//////////////////////////////////////////////////////////////////////
// (C) Copyright 1993-2003 Faraday Technology Corp. All Rights Reserved.
// 
// FTC Verilog Simulation Library
//   Cell Library            : fsc0h_d
//   Library Release Version : 2009Q1v3.0
//   Date                    : Thu Jan 15 11:18:14 CST 2009 
//////////////////////////////////////////////////////////////////////
//
//   Note : This library uses delayed signals to support negative
//          timing checks.
//          Please add command-line options
//             "+neg_tchk" and "+nowarnNTCDSN" when runnning simulation with Verilog-XL
//             "+neg_tchk" when runnning simulation with NC-verilog
//          to support negative timing checks.
//
//////////////////////////////////////////////////////////////////////

`timescale 10ps / 1ps

//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AN2B1CHD(O, I1, B1);
   output O;
   input I1, B1;

//Function Block
`protect
   not g0(i2, B1);
   and g1(O, I1,i2);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (4.82:4.82:4.82, 6.34:6.34:6.34);
      (B1 *> O) = (3.57:3.57:3.57, 2.27:2.27:2.27);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AN2B1EHD(O, I1, B1);
   output O;
   input I1, B1;

//Function Block
`protect
   not g0(i2, B1);
   and g1(O, I1,i2);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (4.20:4.20:4.20, 5.38:5.38:5.38);
      (B1 *> O) = (7.67:7.67:7.67, 6.58:6.58:6.58);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AN2B1HHD(O, I1, B1);
   output O;
   input I1, B1;

//Function Block
`protect
   not g0(i2, B1);
   and g1(O, I1,i2);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (4.04:4.04:4.04, 5.70:5.70:5.70);
      (B1 *> O) = (8.08:8.08:8.08, 7.24:7.24:7.24);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AN2B1KHD(O, I1, B1);
   output O;
   input I1, B1;

//Function Block
`protect
   not g0(i2, B1);
   and g1(O, I1,i2);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (4.00:4.00:4.00, 5.67:5.67:5.67);
      (B1 *> O) = (8.22:8.22:8.22, 7.84:7.84:7.84);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AN2CHD(O, I1, I2);
   output O;
   input I1, I2;

//Function Block
`protect
   and g1(O, I1,I2);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (4.79:4.79:4.79, 5.62:5.62:5.62);
      (I2 *> O) = (4.87:4.87:4.87, 6.20:6.20:6.20);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AN2EHD(O, I1, I2);
   output O;
   input I1, I2;

//Function Block
`protect
   and g1(O, I1,I2);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (4.36:4.36:4.36, 5.45:5.45:5.45);
      (I2 *> O) = (4.44:4.44:4.44, 6.03:6.03:6.03);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AN2HHD(O, I1, I2);
   output O;
   input I1, I2;

//Function Block
`protect
   and g1(O, I1,I2);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (3.81:3.81:3.81, 4.82:4.82:4.82);
      (I2 *> O) = (3.89:3.89:3.89, 5.36:5.36:5.36);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AN2KHD(O, I1, I2);
   output O;
   input I1, I2;

//Function Block
`protect
   and g1(O, I1,I2);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (5.23:5.23:5.23, 5.73:5.73:5.73);
      (I2 *> O) = (5.47:5.47:5.47, 6.34:6.34:6.34);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AN3B1CHD(O, I1, I2, B1);
   output O;
   input I1, I2, B1;

//Function Block
`protect
   not g0(i3, B1);
   and g1(O, I1,I2,i3);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (5.82:5.82:5.82, 6.40:6.40:6.40);
      (I2 *> O) = (5.96:5.96:5.96, 7.03:7.03:7.03);
      (B1 *> O) = (9.01:9.01:9.01, 7.21:7.21:7.21);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AN3B1EHD(O, I1, I2, B1);
   output O;
   input I1, I2, B1;

//Function Block
`protect
   not g0(i3, B1);
   and g1(O, I1,I2,i3);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (4.91:4.91:4.91, 5.88:5.88:5.88);
      (I2 *> O) = (5.06:5.06:5.06, 6.55:6.55:6.55);
      (B1 *> O) = (8.59:8.59:8.59, 7.08:7.08:7.08);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AN3B1HHD(O, I1, I2, B1);
   output O;
   input I1, I2, B1;

//Function Block
`protect
   not g0(i3, B1);
   and g1(O, I1,I2,i3);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (5.64:5.64:5.64, 5.22:5.22:5.22);
      (I2 *> O) = (5.78:5.78:5.78, 5.64:5.64:5.64);
      (B1 *> O) = (8.88:8.88:8.88, 6.59:6.59:6.59);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AN3B2BHD(O, I1, B1, B2);
   output O;
   input I1, B1, B2;

//Function Block
`protect
   not g0(i3, B2);
   and g1(O, I1,i2,i3);
   not g2(i2, B1);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (6.11:6.11:6.11, 7.63:7.63:7.63);
      (B1 *> O) = (5.84:5.84:5.84, 2.69:2.69:2.69);
      (B2 *> O) = (6.63:6.63:6.63, 2.88:2.88:2.88);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AN3B2EHD(O, I1, B1, B2);
   output O;
   input I1, B1, B2;

//Function Block
`protect
   not g0(i3, B2);
   and g1(O, I1,i2,i3);
   not g2(i2, B1);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (5.39:5.39:5.39, 6.33:6.33:6.33);
      (B1 *> O) = (8.69:8.69:8.69, 7.07:7.07:7.07);
      (B2 *> O) = (9.66:9.66:9.66, 8.05:8.05:8.05);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AN3B2HHD(O, I1, B1, B2);
   output O;
   input I1, B1, B2;

//Function Block
`protect
   not g0(i3, B2);
   and g1(O, I1,i2,i3);
   not g2(i2, B1);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (5.63:5.63:5.63, 6.57:6.57:6.57);
      (B1 *> O) = (8.13:8.13:8.13, 7.38:7.38:7.38);
      (B2 *> O) = (8.95:8.95:8.95, 8.25:8.25:8.25);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AN3CHD(O, I1, I2, I3);
   output O;
   input I1, I2, I3;

//Function Block
`protect
   and g1(O, I1,I2,I3);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (5.41:5.41:5.41, 6.20:6.20:6.20);
      (I2 *> O) = (5.73:5.73:5.73, 7.05:7.05:7.05);
      (I3 *> O) = (5.86:5.86:5.86, 7.72:7.72:7.72);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AN3EHD(O, I1, I2, I3);
   output O;
   input I1, I2, I3;

//Function Block
`protect
   and g1(O, I1,I2,I3);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (4.53:4.53:4.53, 5.69:5.69:5.69);
      (I2 *> O) = (4.80:4.80:4.80, 6.53:6.53:6.53);
      (I3 *> O) = (4.93:4.93:4.93, 7.24:7.24:7.24);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AN3HHD(O, I1, I2, I3);
   output O;
   input I1, I2, I3;

//Function Block
`protect
   and g1(O, I1,I2,I3);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (4.93:4.93:4.93, 5.74:5.74:5.74);
      (I2 *> O) = (5.19:5.19:5.19, 6.37:6.37:6.37);
      (I3 *> O) = (5.30:5.30:5.30, 6.92:6.92:6.92);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AN4B1BHD(O, I1, I2, I3, B1);
   output O;
   input I1, I2, I3, B1;

//Function Block
`protect
   and g1(O, I1,I2,I3,i4);
   not g2(i4, B1);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (6.26:6.26:6.26, 8.33:8.33:8.33);
      (I2 *> O) = (6.58:6.58:6.58, 9.40:9.40:9.40);
      (I3 *> O) = (6.71:6.71:6.71, 10.26:10.26:10.26);
      (B1 *> O) = (3.97:3.97:3.97, 2.14:2.14:2.14);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AN4B1EHD(O, I1, I2, I3, B1);
   output O;
   input I1, I2, I3, B1;

//Function Block
`protect
   and g1(O, I1,I2,I3,i4);
   not g2(i4, B1);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (5.18:5.18:5.18, 7.40:7.40:7.40);
      (I2 *> O) = (5.49:5.49:5.49, 8.37:8.37:8.37);
      (I3 *> O) = (5.62:5.62:5.62, 9.15:9.15:9.15);
      (B1 *> O) = (3.06:3.06:3.06, 1.72:1.72:1.72);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AN4B1HHD(O, I1, I2, I3, B1);
   output O;
   input I1, I2, I3, B1;

//Function Block
`protect
   and g1(O, I1,I2,I3,i4);
   not g2(i4, B1);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (6.68:6.68:6.68, 8.65:8.65:8.65);
      (I2 *> O) = (6.98:6.98:6.98, 9.36:9.36:9.36);
      (I3 *> O) = (7.10:7.10:7.10, 9.96:9.96:9.96);
      (B1 *> O) = (2.90:2.90:2.90, 1.58:1.58:1.58);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AN4CHD(O, I1, I2, I3, I4);
   output O;
   input I1, I2, I3, I4;

//Function Block
`protect
   and g1(O, I1,I2,I3,I4);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (6.53:6.53:6.53, 7.31:7.31:7.31);
      (I2 *> O) = (6.61:6.61:6.61, 7.96:7.96:7.96);
      (I3 *> O) = (5.78:5.78:5.78, 7.07:7.07:7.07);
      (I4 *> O) = (5.86:5.86:5.86, 7.70:7.70:7.70);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AN4EHD(O, I1, I2, I3, I4);
   output O;
   input I1, I2, I3, I4;

//Function Block
`protect
   and g1(O, I1,I2,I3,I4);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (5.66:5.66:5.66, 8.46:8.46:8.46);
      (I2 *> O) = (5.74:5.74:5.74, 9.25:9.25:9.25);
      (I3 *> O) = (4.70:4.70:4.70, 7.70:7.70:7.70);
      (I4 *> O) = (4.77:4.77:4.77, 8.45:8.45:8.45);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AN4HHD(O, I1, I2, I3, I4);
   output O;
   input I1, I2, I3, I4;

//Function Block
`protect
   and g1(O, I1,I2,I3,I4);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (6.10:6.10:6.10, 9.50:9.50:9.50);
      (I2 *> O) = (6.17:6.17:6.17, 10.21:10.21:10.21);
      (I3 *> O) = (5.08:5.08:5.08, 8.63:8.63:8.63);
      (I4 *> O) = (5.15:5.15:5.15, 9.32:9.32:9.32);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module ANTHD(A);
  input A;

//Function Block

//Specify Block

endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AO112CHD(O, A1, B1, C1, C2);
   output O;
   input A1, B1, C1, C2;

//Function Block
`protect
   and g1(o1, C1, C2);
   nor g2(o2, A1, B1, o1);
   not g3(O, o2);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (C1 == 1 && C2 == 0) (B1 *> O) = (6.06:6.06:6.06, 8.76:8.76:8.76);
      if (C1 == 0 && C2 == 1) (B1 *> O) = (5.71:5.71:5.71, 7.78:7.78:7.78);
      if (C1 == 0 && C2 == 0) (B1 *> O) = (5.69:5.69:5.69, 6.77:6.77:6.77);
      ifnone (B1 *> O) = (5.69:5.69:5.69, 6.77:6.77:6.77);
      if (C1 == 0 && C2 == 0) (A1 *> O) = (4.96:4.96:4.96, 5.59:5.59:5.59);
      if (C1 == 1 && C2 == 0) (A1 *> O) = (5.30:5.30:5.30, 7.08:7.08:7.08);
      if (C1 == 0 && C2 == 1) (A1 *> O) = (4.97:4.97:4.97, 6.10:6.10:6.10);
      ifnone (A1 *> O) = (4.97:4.97:4.97, 6.10:6.10:6.10);

      //  Module Path Delay
      (C1 *> O) = (5.83:5.83:5.83, 9.26:9.26:9.26);
      (C2 *> O) = (5.90:5.90:5.90, 10.12:10.12:10.12);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AO112EHD(O, A1, B1, C1, C2);
   output O;
   input A1, B1, C1, C2;

//Function Block
`protect
   and g1(o1, C1, C2);
   nor g2(o2, A1, B1, o1);
   not g3(O, o2);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (C1 == 1 && C2 == 0) (B1 *> O) = (5.62:5.62:5.62, 9.91:9.91:9.91);
      if (C1 == 0 && C2 == 1) (B1 *> O) = (5.29:5.29:5.29, 8.74:8.74:8.74);
      if (C1 == 0 && C2 == 0) (B1 *> O) = (5.27:5.27:5.27, 7.62:7.62:7.62);
      ifnone (B1 *> O) = (5.27:5.27:5.27, 7.62:7.62:7.62);
      if (C1 == 0 && C2 == 0) (A1 *> O) = (4.64:4.64:4.64, 6.47:6.47:6.47);
      if (C1 == 1 && C2 == 0) (A1 *> O) = (4.95:4.95:4.95, 8.25:8.25:8.25);
      if (C1 == 0 && C2 == 1) (A1 *> O) = (4.64:4.64:4.64, 7.07:7.07:7.07);
      ifnone (A1 *> O) = (4.64:4.64:4.64, 7.07:7.07:7.07);

      //  Module Path Delay
      (C1 *> O) = (5.11:5.11:5.11, 10.28:10.28:10.28);
      (C2 *> O) = (5.17:5.17:5.17, 11.29:11.29:11.29);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AO112HHD(O, A1, B1, C1, C2);
   output O;
   input A1, B1, C1, C2;

//Function Block
`protect
   and g1(o1, C1, C2);
   nor g2(o2, A1, B1, o1);
   not g3(O, o2);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (C1 == 1 && C2 == 0) (B1 *> O) = (6.17:6.17:6.17, 11.89:11.89:11.89);
      if (C1 == 0 && C2 == 1) (B1 *> O) = (5.86:5.86:5.86, 10.70:10.70:10.70);
      if (C1 == 0 && C2 == 0) (B1 *> O) = (5.85:5.85:5.85, 9.25:9.25:9.25);
      ifnone (B1 *> O) = (5.85:5.85:5.85, 9.25:9.25:9.25);
      if (C1 == 0 && C2 == 0) (A1 *> O) = (5.21:5.21:5.21, 8.11:8.11:8.11);
      if (C1 == 1 && C2 == 0) (A1 *> O) = (5.51:5.51:5.51, 10.23:10.23:10.23);
      if (C1 == 0 && C2 == 1) (A1 *> O) = (5.21:5.21:5.21, 9.04:9.04:9.04);
      ifnone (A1 *> O) = (5.21:5.21:5.21, 9.04:9.04:9.04);

      //  Module Path Delay
      (C1 *> O) = (5.33:5.33:5.33, 12.30:12.30:12.30);
      (C2 *> O) = (5.40:5.40:5.40, 13.29:13.29:13.29);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AO112KHD(O, A1, B1, C1, C2);
   output O;
   input A1, B1, C1, C2;

//Function Block
`protect
   and g1(o1, C1, C2);
   nor g2(o2, A1, B1, o1);
   not g3(O, o2);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (C1 == 1 && C2 == 0) (B1 *> O) = (7.29:7.29:7.29, 16.93:16.93:16.93);
      if (C1 == 0 && C2 == 1) (B1 *> O) = (7.00:7.00:7.00, 15.62:15.62:15.62);
      if (C1 == 0 && C2 == 0) (B1 *> O) = (6.98:6.98:6.98, 13.40:13.40:13.40);
      ifnone (B1 *> O) = (6.98:6.98:6.98, 13.40:13.40:13.40);
      if (C1 == 0 && C2 == 0) (A1 *> O) = (6.41:6.41:6.41, 12.26:12.26:12.26);
      if (C1 == 1 && C2 == 0) (A1 *> O) = (6.70:6.70:6.70, 15.28:15.28:15.28);
      if (C1 == 0 && C2 == 1) (A1 *> O) = (6.41:6.41:6.41, 13.96:13.96:13.96);
      ifnone (A1 *> O) = (6.41:6.41:6.41, 13.96:13.96:13.96);

      //  Module Path Delay
      (C1 *> O) = (6.30:6.30:6.30, 17.30:17.30:17.30);
      (C2 *> O) = (6.37:6.37:6.37, 18.35:18.35:18.35);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AO12CHD(O, A1, B1, B2);
   output O;
   input A1, B1, B2;

//Function Block
`protect
   and g1(o1, B1, B2);
   nor g2(o2, A1, o1);
   not g3(O, o2);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (B1 == 0 && B2 == 0) (A1 *> O) = (6.37:6.37:6.37, 6.19:6.19:6.19);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (6.34:6.34:6.34, 7.89:7.89:7.89);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (5.97:5.97:5.97, 7.09:7.09:7.09);
      ifnone (A1 *> O) = (5.97:5.97:5.97, 7.09:7.09:7.09);

      //  Module Path Delay
      (B1 *> O) = (4.71:4.71:4.71, 5.72:5.72:5.72);
      (B2 *> O) = (4.79:4.79:4.79, 6.41:6.41:6.41);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AO12EHD(O, A1, B1, B2);
   output O;
   input A1, B1, B2;

//Function Block
`protect
   and g1(o1, B1, B2);
   nor g2(o2, A1, o1);
   not g3(O, o2);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (B1 == 0 && B2 == 0) (A1 *> O) = (5.00:5.00:5.00, 6.06:6.06:6.06);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (5.05:5.05:5.05, 7.71:7.71:7.71);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (4.65:4.65:4.65, 7.52:7.52:7.52);
      ifnone (A1 *> O) = (4.65:4.65:4.65, 7.52:7.52:7.52);

      //  Module Path Delay
      (B1 *> O) = (4.08:4.08:4.08, 6.31:6.31:6.31);
      (B2 *> O) = (4.22:4.22:4.22, 6.39:6.39:6.39);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AO12HHD(O, A1, B1, B2);
   output O;
   input A1, B1, B2;

//Function Block
`protect
   and g1(o1, B1, B2);
   nor g2(o2, A1, o1);
   not g3(O, o2);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (B1 == 0 && B2 == 0) (A1 *> O) = (5.45:5.45:5.45, 6.77:6.77:6.77);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (5.43:5.43:5.43, 8.93:8.93:8.93);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (5.15:5.15:5.15, 8.04:8.04:8.04);
      ifnone (A1 *> O) = (5.15:5.15:5.15, 8.04:8.04:8.04);

      //  Module Path Delay
      (B1 *> O) = (4.21:4.21:4.21, 6.85:6.85:6.85);
      (B2 *> O) = (4.28:4.28:4.28, 7.60:7.60:7.60);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AO12KHD(O, A1, B1, B2);
   output O;
   input A1, B1, B2;

//Function Block
`protect
   and g1(o1, B1, B2);
   nor g2(o2, A1, o1);
   not g3(O, o2);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (B1 == 0 && B2 == 0) (A1 *> O) = (5.94:5.94:5.94, 8.94:8.94:8.94);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (5.91:5.91:5.91, 11.76:11.76:11.76);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (5.69:5.69:5.69, 10.90:10.90:10.90);
      ifnone (A1 *> O) = (5.69:5.69:5.69, 10.90:10.90:10.90);

      //  Module Path Delay
      (B1 *> O) = (5.39:5.39:5.39, 9.71:9.71:9.71);
      (B2 *> O) = (5.45:5.45:5.45, 10.40:10.40:10.40);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AO13CHD(O, A1, B1, B2, B3);
   output O;
   input A1, B1, B2, B3;

//Function Block
`protect
   and g1(o1, B1, B2, B3);
   nor g2(o2, A1, o1);
   not g3(O, o2);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (B1 == 1 && B2 == 0 && B3 == 0) (A1 *> O) = (5.16:5.16:5.16, 5.61:5.61:5.61);
      if (B1 == 0 && B2 == 1 && B3 == 0) (A1 *> O) = (4.66:4.66:4.66, 4.64:4.64:4.64);
      if (B1 == 0 && B2 == 0 && B3 == 1) (A1 *> O) = (4.66:4.66:4.66, 4.64:4.64:4.64);
      if (B1 == 1 && B2 == 1 && B3 == 0) (A1 *> O) = (5.45:5.45:5.45, 7.80:7.80:7.80);
      if (B1 == 1 && B2 == 0 && B3 == 1) (A1 *> O) = (5.15:5.15:5.15, 6.72:6.72:6.72);
      if (B1 == 0 && B2 == 1 && B3 == 1) (A1 *> O) = (4.67:4.67:4.67, 5.43:5.43:5.43);
      if (B1 == 0 && B2 == 0 && B3 == 0) (A1 *> O) = (4.65:4.65:4.65, 4.36:4.36:4.36);
      ifnone (A1 *> O) = (4.65:4.65:4.65, 4.36:4.36:4.36);

      //  Module Path Delay
      (B1 *> O) = (5.21:5.21:5.21, 7.62:7.62:7.62);
      (B2 *> O) = (5.51:5.51:5.51, 8.86:8.86:8.86);
      (B3 *> O) = (5.63:5.63:5.63, 9.81:9.81:9.81);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AO13EHD(O, A1, B1, B2, B3);
   output O;
   input A1, B1, B2, B3;

//Function Block
`protect
   and g1(o1, B1, B2, B3);
   nor g2(o2, A1, o1);
   not g3(O, o2);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (B1 == 1 && B2 == 0 && B3 == 0) (A1 *> O) = (4.17:4.17:4.17, 5.87:5.87:5.87);
      if (B1 == 0 && B2 == 1 && B3 == 0) (A1 *> O) = (3.84:3.84:3.84, 4.94:4.94:4.94);
      if (B1 == 0 && B2 == 0 && B3 == 1) (A1 *> O) = (3.84:3.84:3.84, 4.94:4.94:4.94);
      if (B1 == 1 && B2 == 1 && B3 == 0) (A1 *> O) = (4.34:4.34:4.34, 7.85:7.85:7.85);
      if (B1 == 1 && B2 == 0 && B3 == 1) (A1 *> O) = (4.17:4.17:4.17, 6.86:6.86:6.86);
      if (B1 == 0 && B2 == 1 && B3 == 1) (A1 *> O) = (3.85:3.85:3.85, 5.69:5.69:5.69);
      if (B1 == 0 && B2 == 0 && B3 == 0) (A1 *> O) = (3.84:3.84:3.84, 4.67:4.67:4.67);
      ifnone (A1 *> O) = (3.84:3.84:3.84, 4.67:4.67:4.67);

      //  Module Path Delay
      (B1 *> O) = (5.21:5.21:5.21, 7.71:7.71:7.71);
      (B2 *> O) = (5.51:5.51:5.51, 8.81:8.81:8.81);
      (B3 *> O) = (5.62:5.62:5.62, 9.67:9.67:9.67);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AO13HHD(O, A1, B1, B2, B3);
   output O;
   input A1, B1, B2, B3;

//Function Block
`protect
   and g1(o1, B1, B2, B3);
   nor g2(o2, A1, o1);
   not g3(O, o2);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (B1 == 1 && B2 == 0 && B3 == 0) (A1 *> O) = (4.45:4.45:4.45, 6.80:6.80:6.80);
      if (B1 == 0 && B2 == 1 && B3 == 0) (A1 *> O) = (4.16:4.16:4.16, 5.92:5.92:5.92);
      if (B1 == 0 && B2 == 0 && B3 == 1) (A1 *> O) = (4.16:4.16:4.16, 5.92:5.92:5.92);
      if (B1 == 1 && B2 == 1 && B3 == 0) (A1 *> O) = (4.57:4.57:4.57, 9.08:9.08:9.08);
      if (B1 == 1 && B2 == 0 && B3 == 1) (A1 *> O) = (4.44:4.44:4.44, 8.11:8.11:8.11);
      if (B1 == 0 && B2 == 1 && B3 == 1) (A1 *> O) = (4.17:4.17:4.17, 6.99:6.99:6.99);
      if (B1 == 0 && B2 == 0 && B3 == 0) (A1 *> O) = (4.16:4.16:4.16, 5.55:5.55:5.55);
      ifnone (A1 *> O) = (4.16:4.16:4.16, 5.55:5.55:5.55);

      //  Module Path Delay
      (B1 *> O) = (5.64:5.64:5.64, 9.05:9.05:9.05);
      (B2 *> O) = (5.94:5.94:5.94, 10.07:10.07:10.07);
      (B3 *> O) = (6.05:6.05:6.05, 10.89:10.89:10.89);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AO13KHD(O, A1, B1, B2, B3);
   output O;
   input A1, B1, B2, B3;

//Function Block
`protect
   and g1(o1, B1, B2, B3);
   nor g2(o2, A1, o1);
   not g3(O, o2);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (B1 == 1 && B2 == 0 && B3 == 0) (A1 *> O) = (5.21:5.21:5.21, 8.02:8.02:8.02);
      if (B1 == 0 && B2 == 1 && B3 == 0) (A1 *> O) = (4.97:4.97:4.97, 7.32:7.32:7.32);
      if (B1 == 0 && B2 == 0 && B3 == 1) (A1 *> O) = (4.97:4.97:4.97, 7.32:7.32:7.32);
      if (B1 == 1 && B2 == 1 && B3 == 0) (A1 *> O) = (5.32:5.32:5.32, 10.94:10.94:10.94);
      if (B1 == 1 && B2 == 0 && B3 == 1) (A1 *> O) = (5.21:5.21:5.21, 10.11:10.11:10.11);
      if (B1 == 0 && B2 == 1 && B3 == 1) (A1 *> O) = (4.98:4.98:4.98, 9.17:9.17:9.17);
      if (B1 == 0 && B2 == 0 && B3 == 0) (A1 *> O) = (4.97:4.97:4.97, 6.69:6.69:6.69);
      ifnone (A1 *> O) = (4.97:4.97:4.97, 6.69:6.69:6.69);

      //  Module Path Delay
      (B1 *> O) = (7.66:7.66:7.66, 11.24:11.24:11.24);
      (B2 *> O) = (7.96:7.96:7.96, 12.05:12.05:12.05);
      (B3 *> O) = (8.07:8.07:8.07, 12.74:12.74:12.74);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AO2222BHD(O, A1, A2, B1, B2, C1, C2, D1, D2);
   output O;
   input A1, A2, B1, B2, C1, C2, D1, D2;

//Function Block
`protect
   and g1(o1, B1, B2);
   and g3(o2, A1, A2);
   and g4(o3, C1, C2);
   and g5(o4, D1, D2);
   nor g2(o5, o1, o2, o3, o4);
   not g6(O,o5);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (6.67:6.67:6.67, 6.65:6.65:6.65);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (7.40:7.40:7.40, 8.24:8.24:8.24);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D1 *> O) = (6.66:6.66:6.66, 5.65:5.65:5.65);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (6.66:6.66:6.66, 5.65:5.65:5.65);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (6.67:6.67:6.67, 6.65:6.65:6.65);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (6.67:6.67:6.67, 6.65:6.65:6.65);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (6.66:6.66:6.66, 5.65:5.65:5.65);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (6.67:6.67:6.67, 6.65:6.65:6.65);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (7.40:7.40:7.40, 8.24:8.24:8.24);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (7.40:7.40:7.40, 8.24:8.24:8.24);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (6.66:6.66:6.66, 5.65:5.65:5.65);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (6.67:6.67:6.67, 6.65:6.65:6.65);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (6.66:6.66:6.66, 5.65:5.65:5.65);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (6.67:6.67:6.67, 6.65:6.65:6.65);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (7.40:7.40:7.40, 8.24:8.24:8.24);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (7.40:7.40:7.40, 8.24:8.24:8.24);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D1 *> O) = (6.66:6.66:6.66, 5.65:5.65:5.65);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (6.66:6.66:6.66, 5.65:5.65:5.65);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (6.67:6.67:6.67, 6.65:6.65:6.65);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (7.40:7.40:7.40, 8.24:8.24:8.24);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (6.67:6.67:6.67, 6.65:6.65:6.65);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (7.40:7.40:7.40, 8.24:8.24:8.24);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (7.40:7.40:7.40, 8.24:8.24:8.24);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (7.40:7.40:7.40, 8.24:8.24:8.24);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D1 *> O) = (6.66:6.66:6.66, 5.65:5.65:5.65);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (6.66:6.66:6.66, 5.65:5.65:5.65);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (6.67:6.67:6.67, 6.65:6.65:6.65);
      ifnone (D1 *> O) = (6.67:6.67:6.67, 6.65:6.65:6.65);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (7.47:7.47:7.47, 8.85:8.85:8.85);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (7.47:7.47:7.47, 8.85:8.85:8.85);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D2 *> O) = (6.73:6.73:6.73, 6.14:6.14:6.14);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (6.74:6.74:6.74, 6.14:6.14:6.14);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (7.47:7.47:7.47, 8.85:8.85:8.85);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (6.75:6.75:6.75, 7.29:7.29:7.29);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (6.75:6.75:6.75, 7.29:7.29:7.29);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (7.47:7.47:7.47, 8.85:8.85:8.85);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (7.47:7.47:7.47, 8.85:8.85:8.85);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (7.47:7.47:7.47, 8.85:8.85:8.85);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D2 *> O) = (6.73:6.73:6.73, 6.14:6.14:6.14);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (6.74:6.74:6.74, 6.14:6.14:6.14);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (6.75:6.75:6.75, 7.29:7.29:7.29);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (6.75:6.75:6.75, 7.29:7.29:7.29);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (7.47:7.47:7.47, 8.85:8.85:8.85);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D2 *> O) = (6.74:6.74:6.74, 6.14:6.14:6.14);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (6.74:6.74:6.74, 6.14:6.14:6.14);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (6.75:6.75:6.75, 7.29:7.29:7.29);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (6.75:6.75:6.75, 7.29:7.29:7.29);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (6.73:6.73:6.73, 6.14:6.14:6.14);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (7.47:7.47:7.47, 8.85:8.85:8.85);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (6.75:6.75:6.75, 7.29:7.29:7.29);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (7.47:7.47:7.47, 8.85:8.85:8.85);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (6.73:6.73:6.73, 6.14:6.14:6.14);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (6.75:6.75:6.75, 7.29:7.29:7.29);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (6.74:6.74:6.74, 6.14:6.14:6.14);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (6.75:6.75:6.75, 7.29:7.29:7.29);
      ifnone (D2 *> O) = (6.75:6.75:6.75, 7.29:7.29:7.29);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (8.13:8.13:8.13, 7.44:7.44:7.44);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (7.73:7.73:7.73, 8.58:8.58:8.58);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (7.73:7.73:7.73, 8.58:8.58:8.58);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (8.08:8.08:8.08, 9.34:9.34:9.34);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C1 *> O) = (8.13:8.13:8.13, 7.44:7.44:7.44);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (8.13:8.13:8.13, 7.44:7.44:7.44);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (7.73:7.73:7.73, 8.58:8.58:8.58);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (7.73:7.73:7.73, 8.58:8.58:8.58);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (8.13:8.13:8.13, 7.44:7.44:7.44);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (8.08:8.08:8.08, 9.34:9.34:9.34);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (7.73:7.73:7.73, 8.58:8.58:8.58);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (8.08:8.08:8.08, 9.34:9.34:9.34);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (8.13:8.13:8.13, 7.44:7.44:7.44);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (7.73:7.73:7.73, 8.58:8.58:8.58);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (8.13:8.13:8.13, 7.44:7.44:7.44);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (7.73:7.73:7.73, 8.58:8.58:8.58);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (8.08:8.08:8.08, 9.34:9.34:9.34);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (8.08:8.08:8.08, 9.34:9.34:9.34);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C1 *> O) = (8.13:8.13:8.13, 7.44:7.44:7.44);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (8.13:8.13:8.13, 7.44:7.44:7.44);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (8.08:8.08:8.08, 9.34:9.34:9.34);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (7.73:7.73:7.73, 8.58:8.58:8.58);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (8.08:8.08:8.08, 9.34:9.34:9.34);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (7.73:7.73:7.73, 8.58:8.58:8.58);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (8.08:8.08:8.08, 9.34:9.34:9.34);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (8.08:8.08:8.08, 9.34:9.34:9.34);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C1 *> O) = (8.13:8.13:8.13, 7.44:7.44:7.44);
      ifnone (C1 *> O) = (8.13:8.13:8.13, 7.44:7.44:7.44);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (8.56:8.56:8.56, 10.79:10.79:10.79);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (8.56:8.56:8.56, 10.79:10.79:10.79);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C2 *> O) = (8.61:8.61:8.61, 8.57:8.57:8.57);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (8.61:8.61:8.61, 8.57:8.57:8.57);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (8.56:8.56:8.56, 10.79:10.79:10.79);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (8.22:8.22:8.22, 10.05:10.05:10.05);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (8.56:8.56:8.56, 10.79:10.79:10.79);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (8.22:8.22:8.22, 10.05:10.05:10.05);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (8.56:8.56:8.56, 10.79:10.79:10.79);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (8.56:8.56:8.56, 10.79:10.79:10.79);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C2 *> O) = (8.61:8.61:8.61, 8.57:8.57:8.57);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (8.61:8.61:8.61, 8.57:8.57:8.57);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (8.22:8.22:8.22, 10.05:10.05:10.05);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (8.22:8.22:8.22, 10.05:10.05:10.05);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (8.56:8.56:8.56, 10.79:10.79:10.79);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C2 *> O) = (8.61:8.61:8.61, 8.57:8.57:8.57);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (8.61:8.61:8.61, 8.57:8.57:8.57);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (8.22:8.22:8.22, 10.05:10.05:10.05);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (8.22:8.22:8.22, 10.05:10.05:10.05);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (8.61:8.61:8.61, 8.57:8.57:8.57);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (8.56:8.56:8.56, 10.79:10.79:10.79);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (8.22:8.22:8.22, 10.05:10.05:10.05);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (8.56:8.56:8.56, 10.79:10.79:10.79);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (8.61:8.61:8.61, 8.57:8.57:8.57);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (8.22:8.22:8.22, 10.05:10.05:10.05);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (8.61:8.61:8.61, 8.57:8.57:8.57);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (8.22:8.22:8.22, 10.05:10.05:10.05);
      ifnone (C2 *> O) = (8.22:8.22:8.22, 10.05:10.05:10.05);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (8.95:8.95:8.95, 9.44:9.44:9.44);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (8.96:8.96:8.96, 9.44:9.44:9.44);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B1 *> O) = (8.97:8.97:8.97, 9.44:9.44:9.44);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (8.98:8.98:8.98, 9.43:9.43:9.43);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (8.20:8.20:8.20, 7.92:7.92:7.92);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (8.95:8.95:8.95, 9.44:9.44:9.44);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (8.21:8.21:8.21, 7.92:7.92:7.92);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (8.96:8.96:8.96, 9.44:9.44:9.44);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (8.19:8.19:8.19, 6.65:6.65:6.65);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (8.20:8.20:8.20, 6.65:6.65:6.65);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B1 *> O) = (8.21:8.21:8.21, 7.91:7.91:7.91);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (8.22:8.22:8.22, 7.91:7.91:7.91);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (8.20:8.20:8.20, 7.92:7.92:7.92);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (8.21:8.21:8.21, 7.92:7.92:7.92);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (8.95:8.95:8.95, 9.44:9.44:9.44);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B1 *> O) = (8.20:8.20:8.20, 6.65:6.65:6.65);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (8.21:8.21:8.21, 6.64:6.64:6.64);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (8.19:8.19:8.19, 6.65:6.65:6.65);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (8.20:8.20:8.20, 6.65:6.65:6.65);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (8.97:8.97:8.97, 9.44:9.44:9.44);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (8.20:8.20:8.20, 7.92:7.92:7.92);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (8.95:8.95:8.95, 9.44:9.44:9.44);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (8.19:8.19:8.19, 6.65:6.65:6.65);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (8.21:8.21:8.21, 7.91:7.91:7.91);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (8.20:8.20:8.20, 7.92:7.92:7.92);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (8.20:8.20:8.20, 6.65:6.65:6.65);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (8.19:8.19:8.19, 6.65:6.65:6.65);
      ifnone (B1 *> O) = (8.19:8.19:8.19, 6.65:6.65:6.65);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (8.27:8.27:8.27, 7.11:7.11:7.11);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (9.03:9.03:9.03, 10.02:10.02:10.02);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (8.27:8.27:8.27, 8.52:8.52:8.52);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (9.02:9.02:9.02, 10.02:10.02:10.02);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (8.26:8.26:8.26, 7.12:7.12:7.12);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (8.28:8.28:8.28, 8.52:8.52:8.52);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (8.27:8.27:8.27, 8.52:8.52:8.52);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (8.27:8.27:8.27, 7.11:7.11:7.11);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (8.26:8.26:8.26, 7.12:7.12:7.12);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (9.02:9.02:9.02, 10.02:10.02:10.02);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (9.03:9.03:9.03, 10.02:10.02:10.02);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B2 *> O) = (9.03:9.03:9.03, 10.02:10.02:10.02);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (9.05:9.05:9.05, 10.01:10.01:10.01);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (8.27:8.27:8.27, 8.52:8.52:8.52);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (9.02:9.02:9.02, 10.02:10.02:10.02);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (8.28:8.28:8.28, 8.52:8.52:8.52);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (9.03:9.03:9.03, 10.02:10.02:10.02);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (8.26:8.26:8.26, 7.12:7.12:7.12);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (8.27:8.27:8.27, 7.11:7.11:7.11);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B2 *> O) = (8.28:8.28:8.28, 8.52:8.52:8.52);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (8.29:8.29:8.29, 8.51:8.51:8.51);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (8.27:8.27:8.27, 8.52:8.52:8.52);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (8.28:8.28:8.28, 8.52:8.52:8.52);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (9.02:9.02:9.02, 10.02:10.02:10.02);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B2 *> O) = (8.27:8.27:8.27, 7.11:7.11:7.11);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (8.28:8.28:8.28, 7.11:7.11:7.11);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (8.26:8.26:8.26, 7.12:7.12:7.12);
      ifnone (B2 *> O) = (8.26:8.26:8.26, 7.12:7.12:7.12);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A1 *> O) = (9.66:9.66:9.66, 10.49:10.49:10.49);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (9.68:9.68:9.68, 10.48:10.48:10.48);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (9.29:9.29:9.29, 9.76:9.76:9.76);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (9.65:9.65:9.65, 10.49:10.49:10.49);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (9.30:9.30:9.30, 9.75:9.75:9.75);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (9.66:9.66:9.66, 10.49:10.49:10.49);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (9.67:9.67:9.67, 8.38:8.38:8.38);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (9.68:9.68:9.68, 8.38:8.38:8.38);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A1 *> O) = (9.31:9.31:9.31, 9.75:9.75:9.75);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (9.32:9.32:9.32, 9.75:9.75:9.75);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (9.29:9.29:9.29, 9.76:9.76:9.76);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (9.30:9.30:9.30, 9.75:9.75:9.75);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (9.65:9.65:9.65, 10.49:10.49:10.49);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A1 *> O) = (9.68:9.68:9.68, 8.37:8.37:8.37);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (9.70:9.70:9.70, 8.37:8.37:8.37);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (9.67:9.67:9.67, 8.38:8.38:8.38);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (9.68:9.68:9.68, 8.38:8.38:8.38);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (9.66:9.66:9.66, 10.49:10.49:10.49);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (9.29:9.29:9.29, 9.76:9.76:9.76);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (9.65:9.65:9.65, 10.49:10.49:10.49);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (9.67:9.67:9.67, 8.38:8.38:8.38);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (9.31:9.31:9.31, 9.75:9.75:9.75);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (9.29:9.29:9.29, 9.76:9.76:9.76);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (9.68:9.68:9.68, 8.37:8.37:8.37);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (9.67:9.67:9.67, 8.38:8.38:8.38);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (9.65:9.65:9.65, 10.49:10.49:10.49);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (9.66:9.66:9.66, 10.49:10.49:10.49);
      ifnone (A1 *> O) = (9.66:9.66:9.66, 10.49:10.49:10.49);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (9.76:9.76:9.76, 11.15:11.15:11.15);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (10.15:10.15:10.15, 9.45:9.45:9.45);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (10.13:10.13:10.13, 9.46:9.46:9.46);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (10.11:10.11:10.11, 11.87:11.87:11.87);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (10.12:10.12:10.12, 11.87:11.87:11.87);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A2 *> O) = (10.13:10.13:10.13, 11.86:11.86:11.86);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (10.14:10.14:10.14, 11.86:11.86:11.86);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (10.11:10.11:10.11, 11.87:11.87:11.87);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (9.76:9.76:9.76, 11.15:11.15:11.15);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (10.12:10.12:10.12, 11.87:11.87:11.87);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (9.77:9.77:9.77, 11.15:11.15:11.15);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (10.13:10.13:10.13, 9.46:9.46:9.46);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (10.14:10.14:10.14, 9.46:9.46:9.46);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A2 *> O) = (9.77:9.77:9.77, 11.14:11.14:11.14);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (9.79:9.79:9.79, 11.14:11.14:11.14);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (9.76:9.76:9.76, 11.15:11.15:11.15);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (9.77:9.77:9.77, 11.15:11.15:11.15);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (10.11:10.11:10.11, 11.87:11.87:11.87);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A2 *> O) = (10.15:10.15:10.15, 9.45:9.45:9.45);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (10.16:10.16:10.16, 9.45:9.45:9.45);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (10.13:10.13:10.13, 9.46:9.46:9.46);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (10.14:10.14:10.14, 9.46:9.46:9.46);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (10.13:10.13:10.13, 11.86:11.86:11.86);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (10.11:10.11:10.11, 11.87:11.87:11.87);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (9.76:9.76:9.76, 11.15:11.15:11.15);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (10.13:10.13:10.13, 9.46:9.46:9.46);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (9.77:9.77:9.77, 11.14:11.14:11.14);
      ifnone (A2 *> O) = (9.77:9.77:9.77, 11.14:11.14:11.14);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AO2222CHD(O, A1, A2, B1, B2, C1, C2, D1, D2);
   output O;
   input A1, A2, B1, B2, C1, C2, D1, D2;

//Function Block
`protect
   and g1(o1, B1, B2);
   and g3(o2, A1, A2);
   and g4(o3, C1, C2);
   and g5(o4, D1, D2);
   nor g2(o5, o1, o2, o3, o4);
   not g6(O,o5);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (5.69:5.69:5.69, 7.07:7.07:7.07);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (6.31:6.31:6.31, 8.83:8.83:8.83);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D1 *> O) = (5.68:5.68:5.68, 5.95:5.95:5.95);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (5.68:5.68:5.68, 5.95:5.95:5.95);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (5.69:5.69:5.69, 7.07:7.07:7.07);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (5.69:5.69:5.69, 7.07:7.07:7.07);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (5.68:5.68:5.68, 5.95:5.95:5.95);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (5.69:5.69:5.69, 7.07:7.07:7.07);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (6.31:6.31:6.31, 8.83:8.83:8.83);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (6.31:6.31:6.31, 8.83:8.83:8.83);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (5.68:5.68:5.68, 5.95:5.95:5.95);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (5.69:5.69:5.69, 7.07:7.07:7.07);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (5.68:5.68:5.68, 5.95:5.95:5.95);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (5.69:5.69:5.69, 7.07:7.07:7.07);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (6.31:6.31:6.31, 8.83:8.83:8.83);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (6.31:6.31:6.31, 8.83:8.83:8.83);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D1 *> O) = (5.68:5.68:5.68, 5.95:5.95:5.95);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (5.68:5.68:5.68, 5.95:5.95:5.95);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (5.69:5.69:5.69, 7.07:7.07:7.07);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (6.31:6.31:6.31, 8.83:8.83:8.83);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (5.69:5.69:5.69, 7.07:7.07:7.07);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (6.31:6.31:6.31, 8.83:8.83:8.83);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (6.31:6.31:6.31, 8.83:8.83:8.83);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (6.31:6.31:6.31, 8.83:8.83:8.83);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D1 *> O) = (5.68:5.68:5.68, 5.95:5.95:5.95);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (5.68:5.68:5.68, 5.95:5.95:5.95);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (5.69:5.69:5.69, 7.07:7.07:7.07);
      ifnone (D1 *> O) = (5.69:5.69:5.69, 7.07:7.07:7.07);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (6.38:6.38:6.38, 9.55:9.55:9.55);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (6.38:6.38:6.38, 9.55:9.55:9.55);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D2 *> O) = (5.76:5.76:5.76, 6.53:6.53:6.53);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (5.76:5.76:5.76, 6.53:6.53:6.53);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (6.38:6.38:6.38, 9.55:9.55:9.55);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (5.77:5.77:5.77, 7.84:7.84:7.84);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (5.77:5.77:5.77, 7.84:7.84:7.84);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (6.38:6.38:6.38, 9.55:9.55:9.55);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (6.38:6.38:6.38, 9.55:9.55:9.55);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (6.38:6.38:6.38, 9.55:9.55:9.55);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D2 *> O) = (5.76:5.76:5.76, 6.53:6.53:6.53);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (5.76:5.76:5.76, 6.53:6.53:6.53);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (5.77:5.77:5.77, 7.84:7.84:7.84);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (5.77:5.77:5.77, 7.84:7.84:7.84);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (6.38:6.38:6.38, 9.55:9.55:9.55);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D2 *> O) = (5.76:5.76:5.76, 6.53:6.53:6.53);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (5.76:5.76:5.76, 6.53:6.53:6.53);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (5.77:5.77:5.77, 7.84:7.84:7.84);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (5.77:5.77:5.77, 7.84:7.84:7.84);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (5.76:5.76:5.76, 6.53:6.53:6.53);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (6.38:6.38:6.38, 9.55:9.55:9.55);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (5.77:5.77:5.77, 7.84:7.84:7.84);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (6.38:6.38:6.38, 9.55:9.55:9.55);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (5.76:5.76:5.76, 6.53:6.53:6.53);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (5.77:5.77:5.77, 7.84:7.84:7.84);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (5.76:5.76:5.76, 6.53:6.53:6.53);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (5.77:5.77:5.77, 7.84:7.84:7.84);
      ifnone (D2 *> O) = (5.77:5.77:5.77, 7.84:7.84:7.84);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (6.86:6.86:6.86, 7.72:7.72:7.72);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (6.52:6.52:6.52, 8.98:8.98:8.98);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (6.52:6.52:6.52, 8.98:8.98:8.98);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (6.84:6.84:6.84, 9.89:9.89:9.89);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C1 *> O) = (6.86:6.86:6.86, 7.72:7.72:7.72);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (6.86:6.86:6.86, 7.72:7.72:7.72);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (6.52:6.52:6.52, 8.98:8.98:8.98);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (6.52:6.52:6.52, 8.98:8.98:8.98);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (6.86:6.86:6.86, 7.72:7.72:7.72);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (6.84:6.84:6.84, 9.89:9.89:9.89);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (6.52:6.52:6.52, 8.98:8.98:8.98);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (6.84:6.84:6.84, 9.89:9.89:9.89);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (6.86:6.86:6.86, 7.72:7.72:7.72);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (6.52:6.52:6.52, 8.98:8.98:8.98);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (6.86:6.86:6.86, 7.72:7.72:7.72);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (6.52:6.52:6.52, 8.98:8.98:8.98);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (6.84:6.84:6.84, 9.89:9.89:9.89);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (6.84:6.84:6.84, 9.89:9.89:9.89);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C1 *> O) = (6.86:6.86:6.86, 7.72:7.72:7.72);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (6.86:6.86:6.86, 7.72:7.72:7.72);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (6.84:6.84:6.84, 9.89:9.89:9.89);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (6.52:6.52:6.52, 8.98:8.98:8.98);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (6.84:6.84:6.84, 9.89:9.89:9.89);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (6.52:6.52:6.52, 8.98:8.98:8.98);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (6.84:6.84:6.84, 9.89:9.89:9.89);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (6.84:6.84:6.84, 9.89:9.89:9.89);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C1 *> O) = (6.86:6.86:6.86, 7.72:7.72:7.72);
      ifnone (C1 *> O) = (6.86:6.86:6.86, 7.72:7.72:7.72);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (7.26:7.26:7.26, 11.47:11.47:11.47);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (7.26:7.26:7.26, 11.47:11.47:11.47);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C2 *> O) = (7.28:7.28:7.28, 8.96:8.96:8.96);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (7.28:7.28:7.28, 8.96:8.96:8.96);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (7.26:7.26:7.26, 11.47:11.47:11.47);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (6.94:6.94:6.94, 10.59:10.59:10.59);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (7.26:7.26:7.26, 11.47:11.47:11.47);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (6.94:6.94:6.94, 10.59:10.59:10.59);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (7.26:7.26:7.26, 11.47:11.47:11.47);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (7.26:7.26:7.26, 11.47:11.47:11.47);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C2 *> O) = (7.28:7.28:7.28, 8.96:8.96:8.96);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (7.28:7.28:7.28, 8.96:8.96:8.96);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (6.94:6.94:6.94, 10.59:10.59:10.59);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (6.94:6.94:6.94, 10.59:10.59:10.59);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (7.26:7.26:7.26, 11.47:11.47:11.47);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C2 *> O) = (7.28:7.28:7.28, 8.96:8.96:8.96);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (7.28:7.28:7.28, 8.96:8.96:8.96);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (6.94:6.94:6.94, 10.59:10.59:10.59);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (6.94:6.94:6.94, 10.59:10.59:10.59);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (7.28:7.28:7.28, 8.96:8.96:8.96);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (7.26:7.26:7.26, 11.47:11.47:11.47);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (6.94:6.94:6.94, 10.59:10.59:10.59);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (7.26:7.26:7.26, 11.47:11.47:11.47);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (7.28:7.28:7.28, 8.96:8.96:8.96);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (6.94:6.94:6.94, 10.59:10.59:10.59);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (7.28:7.28:7.28, 8.96:8.96:8.96);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (6.94:6.94:6.94, 10.59:10.59:10.59);
      ifnone (C2 *> O) = (6.94:6.94:6.94, 10.59:10.59:10.59);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (7.55:7.55:7.55, 9.97:9.97:9.97);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (7.56:7.56:7.56, 9.97:9.97:9.97);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B1 *> O) = (7.57:7.57:7.57, 9.97:9.97:9.97);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (7.58:7.58:7.58, 9.96:9.96:9.96);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (6.91:6.91:6.91, 8.29:8.29:8.29);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (7.55:7.55:7.55, 9.97:9.97:9.97);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (6.92:6.92:6.92, 8.29:8.29:8.29);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (7.56:7.56:7.56, 9.97:9.97:9.97);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (6.90:6.90:6.90, 6.91:6.91:6.91);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (6.91:6.91:6.91, 6.91:6.91:6.91);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B1 *> O) = (6.92:6.92:6.92, 8.28:8.28:8.28);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (6.93:6.93:6.93, 8.28:8.28:8.28);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (6.91:6.91:6.91, 8.29:8.29:8.29);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (6.92:6.92:6.92, 8.29:8.29:8.29);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (7.55:7.55:7.55, 9.97:9.97:9.97);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B1 *> O) = (6.92:6.92:6.92, 6.90:6.90:6.90);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (6.93:6.93:6.93, 6.90:6.90:6.90);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (6.90:6.90:6.90, 6.91:6.91:6.91);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (6.91:6.91:6.91, 6.91:6.91:6.91);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (7.57:7.57:7.57, 9.97:9.97:9.97);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (6.91:6.91:6.91, 8.29:8.29:8.29);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (7.55:7.55:7.55, 9.97:9.97:9.97);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (6.90:6.90:6.90, 6.91:6.91:6.91);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (6.92:6.92:6.92, 8.28:8.28:8.28);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (6.91:6.91:6.91, 8.29:8.29:8.29);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (6.92:6.92:6.92, 6.90:6.90:6.90);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (6.90:6.90:6.90, 6.91:6.91:6.91);
      ifnone (B1 *> O) = (6.90:6.90:6.90, 6.91:6.91:6.91);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (6.98:6.98:6.98, 7.46:7.46:7.46);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (7.64:7.64:7.64, 10.66:10.66:10.66);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (6.98:6.98:6.98, 9.02:9.02:9.02);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (7.62:7.62:7.62, 10.67:10.67:10.67);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (6.97:6.97:6.97, 7.46:7.46:7.46);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (7.00:7.00:7.00, 9.01:9.01:9.01);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (6.98:6.98:6.98, 9.02:9.02:9.02);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (6.99:6.99:6.99, 7.46:7.46:7.46);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (6.97:6.97:6.97, 7.46:7.46:7.46);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (7.62:7.62:7.62, 10.67:10.67:10.67);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (7.63:7.63:7.63, 10.66:10.66:10.66);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B2 *> O) = (7.64:7.64:7.64, 10.66:10.66:10.66);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (7.65:7.65:7.65, 10.66:10.66:10.66);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (6.98:6.98:6.98, 9.02:9.02:9.02);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (7.62:7.62:7.62, 10.67:10.67:10.67);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (6.99:6.99:6.99, 9.01:9.01:9.01);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (7.63:7.63:7.63, 10.66:10.66:10.66);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (6.97:6.97:6.97, 7.46:7.46:7.46);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (6.98:6.98:6.98, 7.46:7.46:7.46);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B2 *> O) = (7.00:7.00:7.00, 9.01:9.01:9.01);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (7.01:7.01:7.01, 9.00:9.00:9.00);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (6.98:6.98:6.98, 9.02:9.02:9.02);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (6.99:6.99:6.99, 9.01:9.01:9.01);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (7.62:7.62:7.62, 10.67:10.67:10.67);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B2 *> O) = (6.99:6.99:6.99, 7.46:7.46:7.46);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (7.00:7.00:7.00, 7.45:7.45:7.45);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (6.97:6.97:6.97, 7.46:7.46:7.46);
      ifnone (B2 *> O) = (6.97:6.97:6.97, 7.46:7.46:7.46);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A1 *> O) = (8.11:8.11:8.11, 10.97:10.97:10.97);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (8.12:8.12:8.12, 10.97:10.97:10.97);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (7.76:7.76:7.76, 10.10:10.10:10.10);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (8.10:8.10:8.10, 10.98:10.98:10.98);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (7.77:7.77:7.77, 10.10:10.10:10.10);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (8.10:8.10:8.10, 10.98:10.98:10.98);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (8.08:8.08:8.08, 8.62:8.62:8.62);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (8.09:8.09:8.09, 8.62:8.62:8.62);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A1 *> O) = (7.78:7.78:7.78, 10.09:10.09:10.09);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (7.79:7.79:7.79, 10.09:10.09:10.09);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (7.76:7.76:7.76, 10.10:10.10:10.10);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (7.77:7.77:7.77, 10.10:10.10:10.10);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (8.10:8.10:8.10, 10.98:10.98:10.98);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A1 *> O) = (8.10:8.10:8.10, 8.62:8.62:8.62);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (8.11:8.11:8.11, 8.61:8.61:8.61);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (8.08:8.08:8.08, 8.62:8.62:8.62);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (8.09:8.09:8.09, 8.62:8.62:8.62);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (8.11:8.11:8.11, 10.97:10.97:10.97);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (7.76:7.76:7.76, 10.10:10.10:10.10);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (8.10:8.10:8.10, 10.98:10.98:10.98);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (8.08:8.08:8.08, 8.62:8.62:8.62);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (7.78:7.78:7.78, 10.09:10.09:10.09);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (7.76:7.76:7.76, 10.10:10.10:10.10);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (8.10:8.10:8.10, 8.62:8.62:8.62);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (8.08:8.08:8.08, 8.62:8.62:8.62);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (8.10:8.10:8.10, 10.98:10.98:10.98);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (8.10:8.10:8.10, 10.98:10.98:10.98);
      ifnone (A1 *> O) = (8.10:8.10:8.10, 10.98:10.98:10.98);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (8.17:8.17:8.17, 11.63:11.63:11.63);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (8.51:8.51:8.51, 9.80:9.80:9.80);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (8.49:8.49:8.49, 9.81:9.81:9.81);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (8.50:8.50:8.50, 12.49:12.49:12.49);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (8.51:8.51:8.51, 12.49:12.49:12.49);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A2 *> O) = (8.52:8.52:8.52, 12.48:12.48:12.48);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (8.53:8.53:8.53, 12.48:12.48:12.48);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (8.50:8.50:8.50, 12.49:12.49:12.49);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (8.17:8.17:8.17, 11.63:11.63:11.63);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (8.51:8.51:8.51, 12.49:12.49:12.49);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (8.18:8.18:8.18, 11.63:11.63:11.63);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (8.49:8.49:8.49, 9.81:9.81:9.81);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (8.50:8.50:8.50, 9.81:9.81:9.81);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A2 *> O) = (8.19:8.19:8.19, 11.63:11.63:11.63);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (8.20:8.20:8.20, 11.62:11.62:11.62);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (8.17:8.17:8.17, 11.63:11.63:11.63);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (8.18:8.18:8.18, 11.63:11.63:11.63);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (8.50:8.50:8.50, 12.49:12.49:12.49);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A2 *> O) = (8.51:8.51:8.51, 9.80:9.80:9.80);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (8.52:8.52:8.52, 9.80:9.80:9.80);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (8.49:8.49:8.49, 9.81:9.81:9.81);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (8.50:8.50:8.50, 9.81:9.81:9.81);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (8.52:8.52:8.52, 12.48:12.48:12.48);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (8.50:8.50:8.50, 12.49:12.49:12.49);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (8.17:8.17:8.17, 11.63:11.63:11.63);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (8.49:8.49:8.49, 9.81:9.81:9.81);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (8.19:8.19:8.19, 11.63:11.63:11.63);
      ifnone (A2 *> O) = (8.19:8.19:8.19, 11.63:11.63:11.63);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AO2222EHD(O, A1, A2, B1, B2, C1, C2, D1, D2);
   output O;
   input A1, A2, B1, B2, C1, C2, D1, D2;

//Function Block
`protect
   and g1(o1, B1, B2);
   and g3(o2, A1, A2);
   and g4(o3, C1, C2);
   and g5(o4, D1, D2);
   nor g2(o5, o1, o2, o3, o4);
   not g6(O,o5);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (5.70:5.70:5.70, 6.63:6.63:6.63);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (6.22:6.22:6.22, 8.01:8.01:8.01);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D1 *> O) = (5.69:5.69:5.69, 5.52:5.52:5.52);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (5.69:5.69:5.69, 5.52:5.52:5.52);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (5.70:5.70:5.70, 6.63:6.63:6.63);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (5.70:5.70:5.70, 6.63:6.63:6.63);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (5.69:5.69:5.69, 5.52:5.52:5.52);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (5.70:5.70:5.70, 6.63:6.63:6.63);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (6.22:6.22:6.22, 8.01:8.01:8.01);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (6.22:6.22:6.22, 8.01:8.01:8.01);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (5.69:5.69:5.69, 5.52:5.52:5.52);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (5.70:5.70:5.70, 6.63:6.63:6.63);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (5.69:5.69:5.69, 5.52:5.52:5.52);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (5.70:5.70:5.70, 6.63:6.63:6.63);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (6.22:6.22:6.22, 8.01:8.01:8.01);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (6.22:6.22:6.22, 8.01:8.01:8.01);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D1 *> O) = (5.69:5.69:5.69, 5.52:5.52:5.52);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (5.69:5.69:5.69, 5.52:5.52:5.52);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (5.70:5.70:5.70, 6.63:6.63:6.63);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (6.22:6.22:6.22, 8.01:8.01:8.01);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (5.70:5.70:5.70, 6.63:6.63:6.63);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (6.22:6.22:6.22, 8.01:8.01:8.01);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (6.22:6.22:6.22, 8.01:8.01:8.01);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (6.23:6.23:6.23, 8.01:8.01:8.01);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D1 *> O) = (5.69:5.69:5.69, 5.52:5.52:5.52);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (5.69:5.69:5.69, 5.52:5.52:5.52);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (5.70:5.70:5.70, 6.63:6.63:6.63);
      ifnone (D1 *> O) = (5.70:5.70:5.70, 6.63:6.63:6.63);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (6.29:6.29:6.29, 8.66:8.66:8.66);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (6.29:6.29:6.29, 8.66:8.66:8.66);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D2 *> O) = (5.77:5.77:5.77, 6.04:6.04:6.04);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (5.77:5.77:5.77, 6.04:6.04:6.04);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (6.29:6.29:6.29, 8.66:8.66:8.66);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (5.78:5.78:5.78, 7.31:7.31:7.31);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (5.78:5.78:5.78, 7.31:7.31:7.31);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (6.29:6.29:6.29, 8.66:8.66:8.66);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (6.29:6.29:6.29, 8.66:8.66:8.66);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (6.29:6.29:6.29, 8.66:8.66:8.66);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D2 *> O) = (5.77:5.77:5.77, 6.04:6.04:6.04);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (5.77:5.77:5.77, 6.04:6.04:6.04);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (5.78:5.78:5.78, 7.31:7.31:7.31);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (5.78:5.78:5.78, 7.31:7.31:7.31);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (6.29:6.29:6.29, 8.66:8.66:8.66);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D2 *> O) = (5.77:5.77:5.77, 6.04:6.04:6.04);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (5.77:5.77:5.77, 6.04:6.04:6.04);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (5.78:5.78:5.78, 7.31:7.31:7.31);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (5.78:5.78:5.78, 7.31:7.31:7.31);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (5.77:5.77:5.77, 6.04:6.04:6.04);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (6.29:6.29:6.29, 8.66:8.66:8.66);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (5.78:5.78:5.78, 7.31:7.31:7.31);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (6.29:6.29:6.29, 8.66:8.66:8.66);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (5.77:5.77:5.77, 6.04:6.04:6.04);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (5.78:5.78:5.78, 7.31:7.31:7.31);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (5.77:5.77:5.77, 6.04:6.04:6.04);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (5.78:5.78:5.78, 7.31:7.31:7.31);
      ifnone (D2 *> O) = (5.78:5.78:5.78, 7.31:7.31:7.31);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (6.85:6.85:6.85, 7.10:7.10:7.10);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (6.52:6.52:6.52, 8.31:8.31:8.31);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (6.52:6.52:6.52, 8.31:8.31:8.31);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (6.83:6.83:6.83, 9.13:9.13:9.13);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C1 *> O) = (6.85:6.85:6.85, 7.10:7.10:7.10);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (6.85:6.85:6.85, 7.10:7.10:7.10);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (6.52:6.52:6.52, 8.31:8.31:8.31);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (6.52:6.52:6.52, 8.31:8.31:8.31);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (6.84:6.84:6.84, 7.10:7.10:7.10);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (6.83:6.83:6.83, 9.13:9.13:9.13);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (6.52:6.52:6.52, 8.31:8.31:8.31);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (6.83:6.83:6.83, 9.13:9.13:9.13);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (6.84:6.84:6.84, 7.10:7.10:7.10);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (6.52:6.52:6.52, 8.31:8.31:8.31);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (6.85:6.85:6.85, 7.10:7.10:7.10);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (6.52:6.52:6.52, 8.31:8.31:8.31);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (6.83:6.83:6.83, 9.13:9.13:9.13);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (6.83:6.83:6.83, 9.13:9.13:9.13);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C1 *> O) = (6.84:6.84:6.84, 7.10:7.10:7.10);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (6.85:6.85:6.85, 7.10:7.10:7.10);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (6.83:6.83:6.83, 9.13:9.13:9.13);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (6.52:6.52:6.52, 8.31:8.31:8.31);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (6.83:6.83:6.83, 9.13:9.13:9.13);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (6.52:6.52:6.52, 8.31:8.31:8.31);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (6.83:6.83:6.83, 9.13:9.13:9.13);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (6.83:6.83:6.83, 9.13:9.13:9.13);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C1 *> O) = (6.84:6.84:6.84, 7.10:7.10:7.10);
      ifnone (C1 *> O) = (6.84:6.84:6.84, 7.10:7.10:7.10);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (7.15:7.15:7.15, 10.34:10.34:10.34);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (7.15:7.15:7.15, 10.34:10.34:10.34);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C2 *> O) = (7.17:7.17:7.17, 8.06:8.06:8.06);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (7.17:7.17:7.17, 8.06:8.06:8.06);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (7.15:7.15:7.15, 10.34:10.34:10.34);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (6.84:6.84:6.84, 9.55:9.55:9.55);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (7.15:7.15:7.15, 10.34:10.34:10.34);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (6.84:6.84:6.84, 9.55:9.55:9.55);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (7.15:7.15:7.15, 10.34:10.34:10.34);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (7.15:7.15:7.15, 10.34:10.34:10.34);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C2 *> O) = (7.17:7.17:7.17, 8.06:8.06:8.06);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (7.17:7.17:7.17, 8.06:8.06:8.06);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (6.84:6.84:6.84, 9.55:9.55:9.55);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (6.84:6.84:6.84, 9.55:9.55:9.55);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (7.15:7.15:7.15, 10.34:10.34:10.34);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C2 *> O) = (7.17:7.17:7.17, 8.06:8.06:8.06);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (7.17:7.17:7.17, 8.06:8.06:8.06);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (6.84:6.84:6.84, 9.55:9.55:9.55);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (6.84:6.84:6.84, 9.55:9.55:9.55);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (7.17:7.17:7.17, 8.06:8.06:8.06);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (7.15:7.15:7.15, 10.34:10.34:10.34);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (6.84:6.84:6.84, 9.55:9.55:9.55);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (7.15:7.15:7.15, 10.34:10.34:10.34);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (7.17:7.17:7.17, 8.06:8.06:8.06);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (6.84:6.84:6.84, 9.55:9.55:9.55);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (7.17:7.17:7.17, 8.06:8.06:8.06);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (6.84:6.84:6.84, 9.55:9.55:9.55);
      ifnone (C2 *> O) = (6.84:6.84:6.84, 9.55:9.55:9.55);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (7.22:7.22:7.22, 8.38:8.38:8.38);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (7.23:7.23:7.23, 8.38:8.38:8.38);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B1 *> O) = (7.24:7.24:7.24, 8.37:8.37:8.37);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (7.25:7.25:7.25, 8.37:8.37:8.37);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (6.67:6.67:6.67, 7.08:7.08:7.08);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (7.22:7.22:7.22, 8.38:8.38:8.38);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (6.68:6.68:6.68, 7.08:7.08:7.08);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (7.23:7.23:7.23, 8.38:8.38:8.38);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (6.66:6.66:6.66, 5.92:5.92:5.92);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (6.67:6.67:6.67, 5.92:5.92:5.92);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B1 *> O) = (6.69:6.69:6.69, 7.07:7.07:7.07);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (6.71:6.71:6.71, 7.07:7.07:7.07);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (6.67:6.67:6.67, 7.08:7.08:7.08);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (6.68:6.68:6.68, 7.08:7.08:7.08);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (7.22:7.22:7.22, 8.38:8.38:8.38);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B1 *> O) = (6.68:6.68:6.68, 5.91:5.91:5.91);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (6.70:6.70:6.70, 5.91:5.91:5.91);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (6.66:6.66:6.66, 5.92:5.92:5.92);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (6.67:6.67:6.67, 5.92:5.92:5.92);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (7.24:7.24:7.24, 8.37:8.37:8.37);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (6.67:6.67:6.67, 7.08:7.08:7.08);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (7.22:7.22:7.22, 8.38:8.38:8.38);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (6.66:6.66:6.66, 5.92:5.92:5.92);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (6.69:6.69:6.69, 7.07:7.07:7.07);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (6.67:6.67:6.67, 7.08:7.08:7.08);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (6.68:6.68:6.68, 5.91:5.91:5.91);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (6.66:6.66:6.66, 5.92:5.92:5.92);
      ifnone (B1 *> O) = (6.66:6.66:6.66, 5.92:5.92:5.92);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (6.74:6.74:6.74, 6.43:6.43:6.43);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (7.31:7.31:7.31, 9.02:9.02:9.02);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (6.74:6.74:6.74, 7.75:7.75:7.75);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (7.28:7.28:7.28, 9.03:9.03:9.03);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (6.73:6.73:6.73, 6.43:6.43:6.43);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (6.77:6.77:6.77, 7.75:7.75:7.75);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (6.74:6.74:6.74, 7.75:7.75:7.75);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (6.76:6.76:6.76, 6.43:6.43:6.43);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (6.73:6.73:6.73, 6.43:6.43:6.43);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (7.28:7.28:7.28, 9.03:9.03:9.03);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (7.30:7.30:7.30, 9.02:9.02:9.02);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B2 *> O) = (7.31:7.31:7.31, 9.02:9.02:9.02);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (7.32:7.32:7.32, 9.01:9.01:9.01);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (6.74:6.74:6.74, 7.75:7.75:7.75);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (7.28:7.28:7.28, 9.03:9.03:9.03);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (6.75:6.75:6.75, 7.75:7.75:7.75);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (7.30:7.30:7.30, 9.02:9.02:9.02);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (6.73:6.73:6.73, 6.43:6.43:6.43);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (6.74:6.74:6.74, 6.43:6.43:6.43);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B2 *> O) = (6.77:6.77:6.77, 7.75:7.75:7.75);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (6.78:6.78:6.78, 7.74:7.74:7.74);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (6.74:6.74:6.74, 7.75:7.75:7.75);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (6.75:6.75:6.75, 7.75:7.75:7.75);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (7.28:7.28:7.28, 9.03:9.03:9.03);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B2 *> O) = (6.76:6.76:6.76, 6.43:6.43:6.43);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (6.77:6.77:6.77, 6.42:6.42:6.42);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (6.73:6.73:6.73, 6.43:6.43:6.43);
      ifnone (B2 *> O) = (6.73:6.73:6.73, 6.43:6.43:6.43);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A1 *> O) = (8.19:8.19:8.19, 9.54:9.54:9.54);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (8.21:8.21:8.21, 9.53:9.53:9.53);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (7.81:7.81:7.81, 8.73:8.73:8.73);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (8.17:8.17:8.17, 9.55:9.55:9.55);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (7.82:7.82:7.82, 8.73:8.73:8.73);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (8.18:8.18:8.18, 9.54:9.54:9.54);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (8.15:8.15:8.15, 7.47:7.47:7.47);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (8.16:8.16:8.16, 7.47:7.47:7.47);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A1 *> O) = (7.83:7.83:7.83, 8.72:8.72:8.72);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (7.85:7.85:7.85, 8.72:8.72:8.72);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (7.81:7.81:7.81, 8.73:8.73:8.73);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (7.82:7.82:7.82, 8.73:8.73:8.73);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (8.17:8.17:8.17, 9.55:9.55:9.55);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A1 *> O) = (8.17:8.17:8.17, 7.46:7.46:7.46);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (8.19:8.19:8.19, 7.46:7.46:7.46);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (8.15:8.15:8.15, 7.47:7.47:7.47);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (8.16:8.16:8.16, 7.47:7.47:7.47);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (8.19:8.19:8.19, 9.54:9.54:9.54);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (7.81:7.81:7.81, 8.73:8.73:8.73);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (8.17:8.17:8.17, 9.55:9.55:9.55);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (8.15:8.15:8.15, 7.47:7.47:7.47);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (7.83:7.83:7.83, 8.72:8.72:8.72);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (7.81:7.81:7.81, 8.73:8.73:8.73);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (8.17:8.17:8.17, 7.46:7.46:7.46);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (8.15:8.15:8.15, 7.47:7.47:7.47);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (8.17:8.17:8.17, 9.55:9.55:9.55);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (8.18:8.18:8.18, 9.54:9.54:9.54);
      ifnone (A1 *> O) = (8.18:8.18:8.18, 9.54:9.54:9.54);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (8.19:8.19:8.19, 9.86:9.86:9.86);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (8.55:8.55:8.55, 8.34:8.34:8.34);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (8.53:8.53:8.53, 8.35:8.35:8.35);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (8.55:8.55:8.55, 10.64:10.64:10.64);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (8.56:8.56:8.56, 10.64:10.64:10.64);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A2 *> O) = (8.57:8.57:8.57, 10.64:10.64:10.64);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (8.59:8.59:8.59, 10.63:10.63:10.63);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (8.55:8.55:8.55, 10.64:10.64:10.64);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (8.19:8.19:8.19, 9.86:9.86:9.86);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (8.56:8.56:8.56, 10.64:10.64:10.64);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (8.20:8.20:8.20, 9.86:9.86:9.86);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (8.53:8.53:8.53, 8.35:8.35:8.35);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (8.54:8.54:8.54, 8.34:8.34:8.34);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A2 *> O) = (8.21:8.21:8.21, 9.85:9.85:9.85);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (8.23:8.23:8.23, 9.85:9.85:9.85);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (8.19:8.19:8.19, 9.86:9.86:9.86);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (8.20:8.20:8.20, 9.86:9.86:9.86);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (8.55:8.55:8.55, 10.64:10.64:10.64);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A2 *> O) = (8.55:8.55:8.55, 8.34:8.34:8.34);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (8.56:8.56:8.56, 8.34:8.34:8.34);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (8.53:8.53:8.53, 8.35:8.35:8.35);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (8.54:8.54:8.54, 8.34:8.34:8.34);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (8.57:8.57:8.57, 10.64:10.64:10.64);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (8.55:8.55:8.55, 10.64:10.64:10.64);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (8.19:8.19:8.19, 9.86:9.86:9.86);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (8.53:8.53:8.53, 8.35:8.35:8.35);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (8.21:8.21:8.21, 9.85:9.85:9.85);
      ifnone (A2 *> O) = (8.21:8.21:8.21, 9.85:9.85:9.85);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AO2222HHD(O, A1, A2, B1, B2, C1, C2, D1, D2);
   output O;
   input A1, A2, B1, B2, C1, C2, D1, D2;

//Function Block
`protect
   and g1(o1, B1, B2);
   and g3(o2, A1, A2);
   and g4(o3, C1, C2);
   and g5(o4, D1, D2);
   nor g2(o5, o1, o2, o3, o4);
   not g6(O,o5);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (6.60:6.60:6.60, 9.08:9.08:9.08);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (7.08:7.08:7.08, 10.49:10.49:10.49);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D1 *> O) = (6.59:6.59:6.59, 7.35:7.35:7.35);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (6.59:6.59:6.59, 7.35:7.35:7.35);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (6.60:6.60:6.60, 9.08:9.08:9.08);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (6.60:6.60:6.60, 9.08:9.08:9.08);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (6.59:6.59:6.59, 7.35:7.35:7.35);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (6.60:6.60:6.60, 9.08:9.08:9.08);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (7.08:7.08:7.08, 10.49:10.49:10.49);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (7.08:7.08:7.08, 10.49:10.49:10.49);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (6.59:6.59:6.59, 7.35:7.35:7.35);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (6.60:6.60:6.60, 9.08:9.08:9.08);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (6.59:6.59:6.59, 7.35:7.35:7.35);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (6.60:6.60:6.60, 9.08:9.08:9.08);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (7.08:7.08:7.08, 10.49:10.49:10.49);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (7.08:7.08:7.08, 10.50:10.50:10.50);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D1 *> O) = (6.59:6.59:6.59, 7.35:7.35:7.35);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (6.59:6.59:6.59, 7.35:7.35:7.35);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (6.60:6.60:6.60, 9.08:9.08:9.08);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (7.08:7.08:7.08, 10.49:10.49:10.49);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (6.60:6.60:6.60, 9.08:9.08:9.08);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (7.08:7.08:7.08, 10.50:10.50:10.50);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (7.08:7.08:7.08, 10.49:10.49:10.49);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (7.08:7.08:7.08, 10.50:10.50:10.50);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D1 *> O) = (6.59:6.59:6.59, 7.35:7.35:7.35);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (6.59:6.59:6.59, 7.35:7.35:7.35);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (6.60:6.60:6.60, 9.08:9.08:9.08);
      ifnone (D1 *> O) = (6.60:6.60:6.60, 9.08:9.08:9.08);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (7.14:7.14:7.14, 11.15:11.15:11.15);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (7.15:7.15:7.15, 11.15:11.15:11.15);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D2 *> O) = (6.65:6.65:6.65, 7.87:7.87:7.87);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (6.65:6.65:6.65, 7.87:7.87:7.87);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (7.14:7.14:7.14, 11.15:11.15:11.15);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (6.66:6.66:6.66, 9.76:9.76:9.76);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (6.66:6.66:6.66, 9.76:9.76:9.76);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (7.15:7.15:7.15, 11.15:11.15:11.15);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (7.15:7.15:7.15, 11.15:11.15:11.15);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (7.15:7.15:7.15, 11.15:11.15:11.15);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D2 *> O) = (6.65:6.65:6.65, 7.87:7.87:7.87);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (6.65:6.65:6.65, 7.87:7.87:7.87);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (6.66:6.66:6.66, 9.76:9.76:9.76);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (6.66:6.66:6.66, 9.76:9.76:9.76);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (7.14:7.14:7.14, 11.15:11.15:11.15);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D2 *> O) = (6.65:6.65:6.65, 7.87:7.87:7.87);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (6.65:6.65:6.65, 7.87:7.87:7.87);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (6.66:6.66:6.66, 9.76:9.76:9.76);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (6.66:6.66:6.66, 9.76:9.76:9.76);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (6.65:6.65:6.65, 7.87:7.87:7.87);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (7.14:7.14:7.14, 11.15:11.15:11.15);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (6.66:6.66:6.66, 9.76:9.76:9.76);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (7.15:7.15:7.15, 11.15:11.15:11.15);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (6.65:6.65:6.65, 7.87:7.87:7.87);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (6.66:6.66:6.66, 9.76:9.76:9.76);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (6.65:6.65:6.65, 7.87:7.87:7.87);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (6.66:6.66:6.66, 9.76:9.76:9.76);
      ifnone (D2 *> O) = (6.66:6.66:6.66, 9.76:9.76:9.76);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (7.65:7.65:7.65, 8.97:8.97:8.97);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (7.36:7.36:7.36, 10.75:10.75:10.75);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (7.36:7.36:7.36, 10.75:10.75:10.75);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (7.65:7.65:7.65, 11.61:11.61:11.61);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C1 *> O) = (7.65:7.65:7.65, 8.97:8.97:8.97);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (7.65:7.65:7.65, 8.97:8.97:8.97);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (7.36:7.36:7.36, 10.75:10.75:10.75);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (7.36:7.36:7.36, 10.75:10.75:10.75);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (7.65:7.65:7.65, 8.97:8.97:8.97);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (7.65:7.65:7.65, 11.61:11.61:11.61);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (7.36:7.36:7.36, 10.75:10.75:10.75);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (7.65:7.65:7.65, 11.61:11.61:11.61);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (7.65:7.65:7.65, 8.97:8.97:8.97);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (7.36:7.36:7.36, 10.75:10.75:10.75);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (7.65:7.65:7.65, 8.97:8.97:8.97);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (7.36:7.36:7.36, 10.75:10.75:10.75);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (7.65:7.65:7.65, 11.61:11.61:11.61);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (7.65:7.65:7.65, 11.61:11.61:11.61);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C1 *> O) = (7.65:7.65:7.65, 8.97:8.97:8.97);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (7.65:7.65:7.65, 8.97:8.97:8.97);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (7.65:7.65:7.65, 11.61:11.61:11.61);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (7.36:7.36:7.36, 10.75:10.75:10.75);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (7.65:7.65:7.65, 11.61:11.61:11.61);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (7.36:7.36:7.36, 10.75:10.75:10.75);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (7.65:7.65:7.65, 11.61:11.61:11.61);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (7.65:7.65:7.65, 11.61:11.61:11.61);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C1 *> O) = (7.65:7.65:7.65, 8.97:8.97:8.97);
      ifnone (C1 *> O) = (7.65:7.65:7.65, 8.97:8.97:8.97);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (7.95:7.95:7.95, 12.83:12.83:12.83);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (7.95:7.95:7.95, 12.84:12.84:12.84);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C2 *> O) = (7.95:7.95:7.95, 9.94:9.94:9.94);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (7.95:7.95:7.95, 9.94:9.94:9.94);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (7.95:7.95:7.95, 12.83:12.83:12.83);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (7.66:7.66:7.66, 12.00:12.00:12.00);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (7.95:7.95:7.95, 12.84:12.84:12.84);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (7.66:7.66:7.66, 12.00:12.00:12.00);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (7.95:7.95:7.95, 12.83:12.83:12.83);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (7.95:7.95:7.95, 12.84:12.84:12.84);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C2 *> O) = (7.95:7.95:7.95, 9.94:9.94:9.94);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (7.95:7.95:7.95, 9.94:9.94:9.94);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (7.66:7.66:7.66, 12.00:12.00:12.00);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (7.66:7.66:7.66, 12.00:12.00:12.00);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (7.95:7.95:7.95, 12.83:12.83:12.83);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C2 *> O) = (7.95:7.95:7.95, 9.94:9.94:9.94);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (7.95:7.95:7.95, 9.94:9.94:9.94);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (7.66:7.66:7.66, 12.00:12.00:12.00);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (7.66:7.66:7.66, 12.00:12.00:12.00);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (7.95:7.95:7.95, 9.94:9.94:9.94);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (7.95:7.95:7.95, 12.83:12.83:12.83);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (7.66:7.66:7.66, 12.00:12.00:12.00);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (7.95:7.95:7.95, 12.83:12.83:12.83);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (7.95:7.95:7.95, 9.94:9.94:9.94);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (7.66:7.66:7.66, 12.00:12.00:12.00);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (7.95:7.95:7.95, 9.94:9.94:9.94);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (7.66:7.66:7.66, 12.00:12.00:12.00);
      ifnone (C2 *> O) = (7.66:7.66:7.66, 12.00:12.00:12.00);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (7.92:7.92:7.92, 10.70:10.70:10.70);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (7.93:7.93:7.93, 10.70:10.70:10.70);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B1 *> O) = (7.95:7.95:7.95, 10.69:10.69:10.69);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (7.97:7.97:7.97, 10.68:10.68:10.68);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (7.42:7.42:7.42, 9.39:9.39:9.39);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (7.92:7.92:7.92, 10.70:10.70:10.70);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (7.43:7.43:7.43, 9.38:9.38:9.38);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (7.93:7.93:7.93, 10.70:10.70:10.70);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (7.41:7.41:7.41, 7.66:7.66:7.66);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (7.42:7.42:7.42, 7.66:7.66:7.66);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B1 *> O) = (7.45:7.45:7.45, 9.37:9.37:9.37);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (7.47:7.47:7.47, 9.37:9.37:9.37);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (7.42:7.42:7.42, 9.39:9.39:9.39);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (7.43:7.43:7.43, 9.38:9.38:9.38);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (7.92:7.92:7.92, 10.70:10.70:10.70);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B1 *> O) = (7.44:7.44:7.44, 7.65:7.65:7.65);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (7.46:7.46:7.46, 7.64:7.64:7.64);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (7.41:7.41:7.41, 7.66:7.66:7.66);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (7.42:7.42:7.42, 7.66:7.66:7.66);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (7.95:7.95:7.95, 10.69:10.69:10.69);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (7.42:7.42:7.42, 9.39:9.39:9.39);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (7.92:7.92:7.92, 10.70:10.70:10.70);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (7.41:7.41:7.41, 7.66:7.66:7.66);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (7.45:7.45:7.45, 9.37:9.37:9.37);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (7.42:7.42:7.42, 9.39:9.39:9.39);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (7.44:7.44:7.44, 7.65:7.65:7.65);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (7.41:7.41:7.41, 7.66:7.66:7.66);
      ifnone (B1 *> O) = (7.41:7.41:7.41, 7.66:7.66:7.66);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (7.48:7.48:7.48, 8.17:8.17:8.17);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (8.01:8.01:8.01, 11.34:11.34:11.34);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (7.48:7.48:7.48, 10.07:10.07:10.07);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (7.98:7.98:7.98, 11.36:11.36:11.36);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (7.47:7.47:7.47, 8.18:8.18:8.18);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (7.51:7.51:7.51, 10.05:10.05:10.05);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (7.48:7.48:7.48, 10.07:10.07:10.07);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (7.50:7.50:7.50, 8.16:8.16:8.16);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (7.47:7.47:7.47, 8.18:8.18:8.18);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (7.98:7.98:7.98, 11.36:11.36:11.36);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (7.99:7.99:7.99, 11.35:11.35:11.35);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B2 *> O) = (8.01:8.01:8.01, 11.34:11.34:11.34);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (8.03:8.03:8.03, 11.33:11.33:11.33);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (7.48:7.48:7.48, 10.07:10.07:10.07);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (7.98:7.98:7.98, 11.36:11.36:11.36);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (7.49:7.49:7.49, 10.06:10.06:10.06);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (7.99:7.99:7.99, 11.35:11.35:11.35);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (7.47:7.47:7.47, 8.18:8.18:8.18);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (7.48:7.48:7.48, 8.17:8.17:8.17);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B2 *> O) = (7.51:7.51:7.51, 10.05:10.05:10.05);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (7.53:7.53:7.53, 10.04:10.04:10.04);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (7.48:7.48:7.48, 10.07:10.07:10.07);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (7.49:7.49:7.49, 10.06:10.06:10.06);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (7.98:7.98:7.98, 11.36:11.36:11.36);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B2 *> O) = (7.50:7.50:7.50, 8.16:8.16:8.16);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (7.52:7.52:7.52, 8.16:8.16:8.16);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (7.47:7.47:7.47, 8.18:8.18:8.18);
      ifnone (B2 *> O) = (7.47:7.47:7.47, 8.18:8.18:8.18);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A1 *> O) = (9.23:9.23:9.23, 11.88:11.88:11.88);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (9.25:9.25:9.25, 11.87:11.87:11.87);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (8.85:8.85:8.85, 11.04:11.04:11.04);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (9.20:9.20:9.20, 11.89:11.89:11.89);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (8.86:8.86:8.86, 11.04:11.04:11.04);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (9.21:9.21:9.21, 11.89:11.89:11.89);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (9.16:9.16:9.16, 9.26:9.26:9.26);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (9.17:9.17:9.17, 9.25:9.25:9.25);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A1 *> O) = (8.88:8.88:8.88, 11.03:11.03:11.03);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (8.90:8.90:8.90, 11.02:11.02:11.02);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (8.85:8.85:8.85, 11.04:11.04:11.04);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (8.86:8.86:8.86, 11.04:11.04:11.04);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (9.20:9.20:9.20, 11.89:11.89:11.89);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A1 *> O) = (9.19:9.19:9.19, 9.24:9.24:9.24);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (9.21:9.21:9.21, 9.24:9.24:9.24);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (9.16:9.16:9.16, 9.26:9.26:9.26);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (9.17:9.17:9.17, 9.25:9.25:9.25);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (9.23:9.23:9.23, 11.88:11.88:11.88);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (8.85:8.85:8.85, 11.04:11.04:11.04);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (9.20:9.20:9.20, 11.89:11.89:11.89);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (9.16:9.16:9.16, 9.26:9.26:9.26);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (8.88:8.88:8.88, 11.03:11.03:11.03);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (8.85:8.85:8.85, 11.04:11.04:11.04);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (9.19:9.19:9.19, 9.24:9.24:9.24);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (9.16:9.16:9.16, 9.26:9.26:9.26);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (9.20:9.20:9.20, 11.89:11.89:11.89);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (9.21:9.21:9.21, 11.89:11.89:11.89);
      ifnone (A1 *> O) = (9.21:9.21:9.21, 11.89:11.89:11.89);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (9.26:9.26:9.26, 12.12:12.12:12.12);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (9.61:9.61:9.61, 10.08:10.08:10.08);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (9.58:9.58:9.58, 10.10:10.10:10.10);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (9.61:9.61:9.61, 12.95:12.95:12.95);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (9.63:9.63:9.63, 12.94:12.94:12.94);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A2 *> O) = (9.64:9.64:9.64, 12.93:12.93:12.93);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (9.67:9.67:9.67, 12.92:12.92:12.92);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (9.61:9.61:9.61, 12.95:12.95:12.95);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (9.26:9.26:9.26, 12.12:12.12:12.12);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (9.63:9.63:9.63, 12.94:12.94:12.94);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (9.28:9.28:9.28, 12.11:12.11:12.11);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (9.58:9.58:9.58, 10.10:10.10:10.10);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (9.59:9.59:9.59, 10.09:10.09:10.09);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A2 *> O) = (9.29:9.29:9.29, 12.10:12.10:12.10);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (9.32:9.32:9.32, 12.09:12.09:12.09);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (9.26:9.26:9.26, 12.12:12.12:12.12);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (9.28:9.28:9.28, 12.11:12.11:12.11);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (9.61:9.61:9.61, 12.95:12.95:12.95);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A2 *> O) = (9.61:9.61:9.61, 10.08:10.08:10.08);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (9.63:9.63:9.63, 10.08:10.08:10.08);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (9.58:9.58:9.58, 10.10:10.10:10.10);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (9.59:9.59:9.59, 10.09:10.09:10.09);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (9.64:9.64:9.64, 12.93:12.93:12.93);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (9.61:9.61:9.61, 12.95:12.95:12.95);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (9.26:9.26:9.26, 12.12:12.12:12.12);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (9.58:9.58:9.58, 10.10:10.10:10.10);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (9.29:9.29:9.29, 12.10:12.10:12.10);
      ifnone (A2 *> O) = (9.29:9.29:9.29, 12.10:12.10:12.10);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AO222CHD(O, A1, A2, B1, B2, C1, C2);
   output O;
   input A1, A2, B1, B2, C1, C2;

//Function Block
`protect
   and g1(o1, B1, B2);
   and g3(o2, A1, A2);
   and g4(o3, C1, C2);
   nor g2(o4, o1, o2, o3);
   not g5(O, o4);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1) (C1 *> O) = (5.53:5.53:5.53, 6.34:6.34:6.34);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0) (C1 *> O) = (5.81:5.81:5.81, 6.68:6.68:6.68);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C1 *> O) = (5.81:5.81:5.81, 7.62:7.62:7.62);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C1 *> O) = (5.81:5.81:5.81, 7.60:7.60:7.60);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0) (C1 *> O) = (5.81:5.81:5.81, 7.09:7.09:7.09);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C1 *> O) = (6.08:6.08:6.08, 8.50:8.50:8.50);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0) (C1 *> O) = (5.53:5.53:5.53, 5.94:5.94:5.94);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0) (C1 *> O) = (5.52:5.52:5.52, 5.55:5.55:5.55);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C1 *> O) = (5.53:5.53:5.53, 6.72:6.72:6.72);
      ifnone (C1 *> O) = (5.53:5.53:5.53, 6.72:6.72:6.72);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0) (C2 *> O) = (5.64:5.64:5.64, 6.12:6.12:6.12);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C2 *> O) = (5.65:5.65:5.65, 7.54:7.54:7.54);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1) (C2 *> O) = (5.65:5.65:5.65, 7.04:7.04:7.04);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0) (C2 *> O) = (5.92:5.92:5.92, 7.35:7.35:7.35);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C2 *> O) = (5.92:5.92:5.92, 8.41:8.41:8.41);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C2 *> O) = (5.92:5.92:5.92, 8.43:8.43:8.43);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0) (C2 *> O) = (5.92:5.92:5.92, 7.78:7.78:7.78);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C2 *> O) = (6.19:6.19:6.19, 9.30:9.30:9.30);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0) (C2 *> O) = (5.64:5.64:5.64, 6.62:6.62:6.62);
      ifnone (C2 *> O) = (5.64:5.64:5.64, 6.62:6.62:6.62);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0) (B1 *> O) = (7.75:7.75:7.75, 10.71:10.71:10.71);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B1 *> O) = (7.27:7.27:7.27, 12.11:12.11:12.11);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B1 *> O) = (7.24:7.24:7.24, 12.03:12.03:12.03);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0) (B1 *> O) = (7.26:7.26:7.26, 10.41:10.41:10.41);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B1 *> O) = (7.59:7.59:7.59, 13.04:13.04:13.04);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0) (B1 *> O) = (7.44:7.44:7.44, 9.91:9.91:9.91);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0) (B1 *> O) = (7.43:7.43:7.43, 8.45:8.45:8.45);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B1 *> O) = (6.92:6.92:6.92, 11.09:11.09:11.09);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1) (B1 *> O) = (6.91:6.91:6.91, 9.56:9.56:9.56);
      ifnone (B1 *> O) = (6.91:6.91:6.91, 9.56:9.56:9.56);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1) (B2 *> O) = (6.97:6.97:6.97, 10.19:10.19:10.19);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0) (B2 *> O) = (7.81:7.81:7.81, 11.34:11.34:11.34);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B2 *> O) = (7.34:7.34:7.34, 12.85:12.85:12.85);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B2 *> O) = (7.30:7.30:7.30, 12.77:12.77:12.77);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0) (B2 *> O) = (7.32:7.32:7.32, 11.03:11.03:11.03);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B2 *> O) = (7.65:7.65:7.65, 13.76:13.76:13.76);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0) (B2 *> O) = (7.50:7.50:7.50, 10.56:10.56:10.56);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0) (B2 *> O) = (7.49:7.49:7.49, 8.97:8.97:8.97);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B2 *> O) = (6.98:6.98:6.98, 11.85:11.85:11.85);
      ifnone (B2 *> O) = (6.98:6.98:6.98, 11.85:11.85:11.85);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (A1 *> O) = (8.28:8.28:8.28, 11.74:11.74:11.74);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (A1 *> O) = (8.58:8.58:8.58, 10.22:10.22:10.22);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A1 *> O) = (7.43:7.43:7.43, 12.90:12.90:12.90);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (A1 *> O) = (7.63:7.63:7.63, 11.44:11.44:11.44);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (A1 *> O) = (8.61:8.61:8.61, 12.53:12.53:12.53);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A1 *> O) = (7.83:7.83:7.83, 13.93:13.93:13.93);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A1 *> O) = (7.78:7.78:7.78, 13.82:13.82:13.82);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (A1 *> O) = (8.04:8.04:8.04, 12.32:12.32:12.32);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A1 *> O) = (8.17:8.17:8.17, 14.84:14.84:14.84);
      ifnone (A1 *> O) = (8.17:8.17:8.17, 14.84:14.84:14.84);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A2 *> O) = (8.23:8.23:8.23, 15.57:15.57:15.57);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (A2 *> O) = (8.34:8.34:8.34, 12.40:12.40:12.40);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (A2 *> O) = (8.65:8.65:8.65, 10.76:10.76:10.76);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A2 *> O) = (7.49:7.49:7.49, 13.68:13.68:13.68);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (A2 *> O) = (7.69:7.69:7.69, 12.11:12.11:12.11);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (A2 *> O) = (8.68:8.68:8.68, 13.17:13.17:13.17);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A2 *> O) = (7.85:7.85:7.85, 14.58:14.58:14.58);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A2 *> O) = (7.89:7.89:7.89, 14.68:14.68:14.68);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (A2 *> O) = (8.10:8.10:8.10, 12.96:12.96:12.96);
      ifnone (A2 *> O) = (8.10:8.10:8.10, 12.96:12.96:12.96);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AO222EHD(O, A1, A2, B1, B2, C1, C2);
   output O;
   input A1, A2, B1, B2, C1, C2;

//Function Block
`protect
   and g1(o1, B1, B2);
   and g3(o2, A1, A2);
   and g4(o3, C1, C2);
   nor g2(o4, o1, o2, o3);
   not g5(O, o4);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1) (C1 *> O) = (5.00:5.00:5.00, 6.90:6.90:6.90);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0) (C1 *> O) = (5.25:5.25:5.25, 7.38:7.38:7.38);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C1 *> O) = (5.25:5.25:5.25, 8.37:8.37:8.37);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C1 *> O) = (5.25:5.25:5.25, 8.34:8.34:8.34);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0) (C1 *> O) = (5.25:5.25:5.25, 7.75:7.75:7.75);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C1 *> O) = (5.50:5.50:5.50, 9.36:9.36:9.36);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0) (C1 *> O) = (4.99:4.99:4.99, 6.53:6.53:6.53);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0) (C1 *> O) = (4.99:4.99:4.99, 6.07:6.07:6.07);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C1 *> O) = (5.00:5.00:5.00, 7.35:7.35:7.35);
      ifnone (C1 *> O) = (5.00:5.00:5.00, 7.35:7.35:7.35);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0) (C2 *> O) = (5.16:5.16:5.16, 6.14:6.14:6.14);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C2 *> O) = (5.17:5.17:5.17, 7.69:7.69:7.69);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1) (C2 *> O) = (5.17:5.17:5.17, 7.13:7.13:7.13);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0) (C2 *> O) = (5.42:5.42:5.42, 7.46:7.46:7.46);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C2 *> O) = (5.42:5.42:5.42, 8.61:8.61:8.61);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C2 *> O) = (5.42:5.42:5.42, 8.62:8.62:8.62);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0) (C2 *> O) = (5.42:5.42:5.42, 7.90:7.90:7.90);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C2 *> O) = (5.67:5.67:5.67, 9.54:9.54:9.54);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0) (C2 *> O) = (5.16:5.16:5.16, 6.69:6.69:6.69);
      ifnone (C2 *> O) = (5.16:5.16:5.16, 6.69:6.69:6.69);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0) (B1 *> O) = (7.00:7.00:7.00, 10.87:10.87:10.87);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B1 *> O) = (6.64:6.64:6.64, 12.20:12.20:12.20);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B1 *> O) = (6.47:6.47:6.47, 12.76:12.76:12.76);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0) (B1 *> O) = (6.62:6.62:6.62, 10.44:10.44:10.44);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B1 *> O) = (6.93:6.93:6.93, 13.16:13.16:13.16);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0) (B1 *> O) = (6.72:6.72:6.72, 10.02:10.02:10.02);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0) (B1 *> O) = (6.70:6.70:6.70, 8.50:8.50:8.50);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B1 *> O) = (6.17:6.17:6.17, 11.72:11.72:11.72);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1) (B1 *> O) = (6.16:6.16:6.16, 10.10:10.10:10.10);
      ifnone (B1 *> O) = (6.16:6.16:6.16, 10.10:10.10:10.10);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1) (B2 *> O) = (6.22:6.22:6.22, 10.81:10.81:10.81);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0) (B2 *> O) = (7.07:7.07:7.07, 11.53:11.53:11.53);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B2 *> O) = (6.70:6.70:6.70, 12.96:12.96:12.96);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B2 *> O) = (6.52:6.52:6.52, 13.58:13.58:13.58);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0) (B2 *> O) = (6.68:6.68:6.68, 11.08:11.08:11.08);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B2 *> O) = (6.99:6.99:6.99, 13.90:13.90:13.90);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0) (B2 *> O) = (6.78:6.78:6.78, 10.70:10.70:10.70);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0) (B2 *> O) = (6.77:6.77:6.77, 9.05:9.05:9.05);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B2 *> O) = (6.23:6.23:6.23, 12.56:12.56:12.56);
      ifnone (B2 *> O) = (6.23:6.23:6.23, 12.56:12.56:12.56);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (A1 *> O) = (7.40:7.40:7.40, 11.76:11.76:11.76);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (A1 *> O) = (7.67:7.67:7.67, 10.22:10.22:10.22);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A1 *> O) = (6.49:6.49:6.49, 13.43:13.43:13.43);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (A1 *> O) = (6.63:6.63:6.63, 11.96:11.96:11.96);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (A1 *> O) = (7.72:7.72:7.72, 12.59:12.59:12.59);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A1 *> O) = (7.11:7.11:7.11, 13.92:13.92:13.92);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A1 *> O) = (6.82:6.82:6.82, 14.46:14.46:14.46);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (A1 *> O) = (7.29:7.29:7.29, 12.27:12.27:12.27);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A1 *> O) = (7.43:7.43:7.43, 14.87:14.87:14.87);
      ifnone (A1 *> O) = (7.43:7.43:7.43, 14.87:14.87:14.87);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A2 *> O) = (7.49:7.49:7.49, 15.63:15.63:15.63);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (A2 *> O) = (7.47:7.47:7.47, 12.46:12.46:12.46);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (A2 *> O) = (7.73:7.73:7.73, 10.79:10.79:10.79);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A2 *> O) = (6.55:6.55:6.55, 14.30:14.30:14.30);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (A2 *> O) = (6.69:6.69:6.69, 12.70:12.70:12.70);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (A2 *> O) = (7.79:7.79:7.79, 13.27:13.27:13.27);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A2 *> O) = (6.88:6.88:6.88, 15.30:15.30:15.30);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A2 *> O) = (7.17:7.17:7.17, 14.70:14.70:14.70);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (A2 *> O) = (7.35:7.35:7.35, 12.93:12.93:12.93);
      ifnone (A2 *> O) = (7.35:7.35:7.35, 12.93:12.93:12.93);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AO222HHD(O, A1, A2, B1, B2, C1, C2);
   output O;
   input A1, A2, B1, B2, C1, C2;

//Function Block
`protect
   and g1(o1, B1, B2);
   and g3(o2, A1, A2);
   and g4(o3, C1, C2);
   nor g2(o4, o1, o2, o3);
   not g5(O, o4);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1) (C1 *> O) = (5.06:5.06:5.06, 8.65:8.65:8.65);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0) (C1 *> O) = (5.28:5.28:5.28, 8.67:8.67:8.67);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C1 *> O) = (5.29:5.29:5.29, 10.65:10.65:10.65);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C1 *> O) = (5.29:5.29:5.29, 10.00:10.00:10.00);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0) (C1 *> O) = (5.29:5.29:5.29, 8.97:8.97:8.97);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C1 *> O) = (5.51:5.51:5.51, 11.05:11.05:11.05);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0) (C1 *> O) = (5.05:5.05:5.05, 7.78:7.78:7.78);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0) (C1 *> O) = (5.05:5.05:5.05, 6.95:6.95:6.95);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C1 *> O) = (5.06:5.06:5.06, 9.51:9.51:9.51);
      ifnone (C1 *> O) = (5.06:5.06:5.06, 9.51:9.51:9.51);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0) (C2 *> O) = (5.16:5.16:5.16, 7.62:7.62:7.62);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C2 *> O) = (5.17:5.17:5.17, 10.55:10.55:10.55);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1) (C2 *> O) = (5.17:5.17:5.17, 9.53:9.53:9.53);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0) (C2 *> O) = (5.39:5.39:5.39, 9.48:9.48:9.48);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C2 *> O) = (5.39:5.39:5.39, 10.94:10.94:10.94);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C2 *> O) = (5.39:5.39:5.39, 11.67:11.67:11.67);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0) (C2 *> O) = (5.39:5.39:5.39, 9.76:9.76:9.76);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C2 *> O) = (5.62:5.62:5.62, 11.98:11.98:11.98);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0) (C2 *> O) = (5.16:5.16:5.16, 8.60:8.60:8.60);
      ifnone (C2 *> O) = (5.16:5.16:5.16, 8.60:8.60:8.60);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0) (B1 *> O) = (6.66:6.66:6.66, 13.24:13.24:13.24);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B1 *> O) = (6.31:6.31:6.31, 15.08:15.08:15.08);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B1 *> O) = (6.28:6.28:6.28, 14.95:14.95:14.95);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0) (B1 *> O) = (6.30:6.30:6.30, 12.98:12.98:12.98);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B1 *> O) = (6.56:6.56:6.56, 16.21:16.21:16.21);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0) (B1 *> O) = (6.40:6.40:6.40, 12.25:12.25:12.25);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0) (B1 *> O) = (6.40:6.40:6.40, 10.41:10.41:10.41);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B1 *> O) = (6.02:6.02:6.02, 13.81:13.81:13.81);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1) (B1 *> O) = (6.01:6.01:6.01, 11.91:11.91:11.91);
      ifnone (B1 *> O) = (6.01:6.01:6.01, 11.91:11.91:11.91);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1) (B2 *> O) = (6.12:6.12:6.12, 11.69:11.69:11.69);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0) (B2 *> O) = (6.77:6.77:6.77, 12.97:12.97:12.97);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B2 *> O) = (6.42:6.42:6.42, 14.94:14.94:14.94);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B2 *> O) = (6.38:6.38:6.38, 14.82:14.82:14.82);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0) (B2 *> O) = (6.41:6.41:6.41, 12.66:12.66:12.66);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B2 *> O) = (6.67:6.67:6.67, 15.97:15.97:15.97);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0) (B2 *> O) = (6.52:6.52:6.52, 12.08:12.08:12.08);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0) (B2 *> O) = (6.51:6.51:6.51, 10.06:10.06:10.06);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B2 *> O) = (6.13:6.13:6.13, 13.78:13.78:13.78);
      ifnone (B2 *> O) = (6.13:6.13:6.13, 13.78:13.78:13.78);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (A1 *> O) = (6.97:6.97:6.97, 13.80:13.80:13.80);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (A1 *> O) = (7.22:7.22:7.22, 11.21:11.21:11.21);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A1 *> O) = (6.38:6.38:6.38, 15.35:15.35:15.35);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (A1 *> O) = (6.54:6.54:6.54, 12.82:12.82:12.82);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (A1 *> O) = (7.31:7.31:7.31, 13.79:13.79:13.79);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A1 *> O) = (6.70:6.70:6.70, 16.62:16.62:16.62);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A1 *> O) = (6.70:6.70:6.70, 15.51:15.51:15.51);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (A1 *> O) = (6.87:6.87:6.87, 13.83:13.83:13.83);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A1 *> O) = (7.03:7.03:7.03, 16.68:16.68:16.68);
      ifnone (A1 *> O) = (7.03:7.03:7.03, 16.68:16.68:16.68);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A2 *> O) = (7.08:7.08:7.08, 17.49:17.49:17.49);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (A2 *> O) = (7.03:7.03:7.03, 14.59:14.59:14.59);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (A2 *> O) = (7.28:7.28:7.28, 11.81:11.81:11.81);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A2 *> O) = (6.43:6.43:6.43, 16.26:16.26:16.26);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (A2 *> O) = (6.59:6.59:6.59, 13.55:13.55:13.55);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (A2 *> O) = (7.37:7.37:7.37, 14.50:14.50:14.50);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A2 *> O) = (6.76:6.76:6.76, 16.34:16.34:16.34);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A2 *> O) = (6.76:6.76:6.76, 17.51:17.51:17.51);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (A2 *> O) = (6.93:6.93:6.93, 14.54:14.54:14.54);
      ifnone (A2 *> O) = (6.93:6.93:6.93, 14.54:14.54:14.54);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AO222KHD(O, A1, A2, B1, B2, C1, C2);
   output O;
   input A1, A2, B1, B2, C1, C2;

//Function Block
`protect
   and g1(o1, B1, B2);
   and g3(o2, A1, A2);
   and g4(o3, C1, C2);
   nor g2(o4, o1, o2, o3);
   not g5(O, o4);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1) (C1 *> O) = (6.49:6.49:6.49, 12.43:12.43:12.43);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0) (C1 *> O) = (6.70:6.70:6.70, 12.15:12.15:12.15);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C1 *> O) = (6.71:6.71:6.71, 15.13:15.13:15.13);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C1 *> O) = (6.71:6.71:6.71, 14.13:14.13:14.13);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0) (C1 *> O) = (6.71:6.71:6.71, 12.37:12.37:12.37);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C1 *> O) = (6.93:6.93:6.93, 15.15:15.15:15.15);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0) (C1 *> O) = (6.48:6.48:6.48, 11.27:11.27:11.27);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0) (C1 *> O) = (6.48:6.48:6.48, 9.73:9.73:9.73);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C1 *> O) = (6.49:6.49:6.49, 14.02:14.02:14.02);
      ifnone (C1 *> O) = (6.49:6.49:6.49, 14.02:14.02:14.02);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0) (C2 *> O) = (6.58:6.58:6.58, 10.36:10.36:10.36);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C2 *> O) = (6.59:6.59:6.59, 15.00:15.00:15.00);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1) (C2 *> O) = (6.59:6.59:6.59, 13.26:13.26:13.26);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0) (C2 *> O) = (6.81:6.81:6.81, 12.92:12.92:12.92);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C2 *> O) = (6.81:6.81:6.81, 15.03:15.03:15.03);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C2 *> O) = (6.82:6.82:6.82, 16.10:16.10:16.10);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0) (C2 *> O) = (6.81:6.81:6.81, 13.13:13.13:13.13);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C2 *> O) = (7.04:7.04:7.04, 16.05:16.05:16.05);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0) (C2 *> O) = (6.59:6.59:6.59, 12.05:12.05:12.05);
      ifnone (C2 *> O) = (6.59:6.59:6.59, 12.05:12.05:12.05);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0) (B1 *> O) = (8.13:8.13:8.13, 17.06:17.06:17.06);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B1 *> O) = (7.81:7.81:7.81, 19.55:19.55:19.55);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B1 *> O) = (7.77:7.77:7.77, 19.42:19.42:19.42);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0) (B1 *> O) = (7.80:7.80:7.80, 16.72:16.72:16.72);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B1 *> O) = (8.04:8.04:8.04, 20.65:20.65:20.65);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0) (B1 *> O) = (7.89:7.89:7.89, 16.10:16.10:16.10);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0) (B1 *> O) = (7.88:7.88:7.88, 13.52:13.52:13.52);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B1 *> O) = (7.53:7.53:7.53, 18.31:18.31:18.31);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1) (B1 *> O) = (7.52:7.52:7.52, 15.68:15.68:15.68);
      ifnone (B1 *> O) = (7.52:7.52:7.52, 15.68:15.68:15.68);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1) (B2 *> O) = (7.63:7.63:7.63, 15.07:15.07:15.07);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0) (B2 *> O) = (8.24:8.24:8.24, 16.40:16.40:16.40);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B2 *> O) = (7.91:7.91:7.91, 19.02:19.02:19.02);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B2 *> O) = (7.88:7.88:7.88, 18.90:18.90:18.90);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0) (B2 *> O) = (7.90:7.90:7.90, 16.01:16.01:16.01);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B2 *> O) = (8.15:8.15:8.15, 20.03:20.03:20.03);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0) (B2 *> O) = (8.00:8.00:8.00, 15.54:15.54:15.54);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0) (B2 *> O) = (7.99:7.99:7.99, 12.78:12.78:12.78);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B2 *> O) = (7.64:7.64:7.64, 17.89:17.89:17.89);
      ifnone (B2 *> O) = (7.64:7.64:7.64, 17.89:17.89:17.89);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (A1 *> O) = (8.56:8.56:8.56, 17.66:17.66:17.66);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (A1 *> O) = (8.80:8.80:8.80, 14.07:14.07:14.07);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A1 *> O) = (8.01:8.01:8.01, 19.86:19.86:19.86);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (A1 *> O) = (8.19:8.19:8.19, 16.34:16.34:16.34);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (A1 *> O) = (8.87:8.87:8.87, 17.27:17.27:17.27);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A1 *> O) = (8.31:8.31:8.31, 21.09:21.09:21.09);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A1 *> O) = (8.31:8.31:8.31, 19.64:19.64:19.64);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (A1 *> O) = (8.49:8.49:8.49, 17.31:17.31:17.31);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A1 *> O) = (8.61:8.61:8.61, 20.78:20.78:20.78);
      ifnone (A1 *> O) = (8.61:8.61:8.61, 20.78:20.78:20.78);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A2 *> O) = (8.67:8.67:8.67, 21.55:21.55:21.55);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (A2 *> O) = (8.62:8.62:8.62, 18.39:18.39:18.39);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (A2 *> O) = (8.87:8.87:8.87, 14.62:14.62:14.62);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A2 *> O) = (8.06:8.06:8.06, 20.71:20.71:20.71);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (A2 *> O) = (8.24:8.24:8.24, 17.01:17.01:17.01);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (A2 *> O) = (8.93:8.93:8.93, 17.93:17.93:17.93);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A2 *> O) = (8.37:8.37:8.37, 20.42:20.42:20.42);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A2 *> O) = (8.37:8.37:8.37, 21.93:21.93:21.93);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (A2 *> O) = (8.55:8.55:8.55, 17.98:17.98:17.98);
      ifnone (A2 *> O) = (8.55:8.55:8.55, 17.98:17.98:17.98);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AO22CHD(O, A1, A2, B1, B2);
   output O;
   input A1, A2, B1, B2;

//Function Block
`protect
   and g1(o1, B1, B2);
   and g3(o2, A1, A2);
   nor g2(o3, o1, o2);
   not g4(O, o3);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (A1 == 1 && A2 == 0) (B1 *> O) = (4.99:4.99:4.99, 7.58:7.58:7.58);
      if (A1 == 0 && A2 == 1) (B1 *> O) = (4.68:4.68:4.68, 6.53:6.53:6.53);
      if (A1 == 0 && A2 == 0) (B1 *> O) = (4.68:4.68:4.68, 5.53:5.53:5.53);
      ifnone (B1 *> O) = (4.68:4.68:4.68, 5.53:5.53:5.53);
      if (A1 == 0 && A2 == 1) (B2 *> O) = (4.80:4.80:4.80, 7.43:7.43:7.43);
      if (A1 == 0 && A2 == 0) (B2 *> O) = (4.79:4.79:4.79, 6.21:6.21:6.21);
      if (A1 == 1 && A2 == 0) (B2 *> O) = (5.10:5.10:5.10, 8.46:8.46:8.46);
      ifnone (B2 *> O) = (5.10:5.10:5.10, 8.46:8.46:8.46);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (5.50:5.50:5.50, 8.81:8.81:8.81);
      if (B1 == 0 && B2 == 0) (A1 *> O) = (5.87:5.87:5.87, 7.58:7.58:7.58);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (5.85:5.85:5.85, 9.87:9.87:9.87);
      ifnone (A1 *> O) = (5.85:5.85:5.85, 9.87:9.87:9.87);
      if (B1 == 0 && B2 == 0) (A2 *> O) = (5.96:5.96:5.96, 8.28:8.28:8.28);
      if (B1 == 1 && B2 == 0) (A2 *> O) = (5.94:5.94:5.94, 10.75:10.75:10.75);
      if (B1 == 0 && B2 == 1) (A2 *> O) = (5.59:5.59:5.59, 9.72:9.72:9.72);
      ifnone (A2 *> O) = (5.59:5.59:5.59, 9.72:9.72:9.72);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AO22EHD(O, A1, A2, B1, B2);
   output O;
   input A1, A2, B1, B2;

//Function Block
`protect
   and g1(o1, B1, B2);
   and g3(o2, A1, A2);
   nor g2(o3, o1, o2);
   not g4(O, o3);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (A1 == 1 && A2 == 0) (B1 *> O) = (4.68:4.68:4.68, 6.90:6.90:6.90);
      if (A1 == 0 && A2 == 1) (B1 *> O) = (4.43:4.43:4.43, 6.04:6.04:6.04);
      if (A1 == 0 && A2 == 0) (B1 *> O) = (4.42:4.42:4.42, 5.09:5.09:5.09);
      ifnone (B1 *> O) = (4.42:4.42:4.42, 5.09:5.09:5.09);
      if (A1 == 0 && A2 == 1) (B2 *> O) = (4.54:4.54:4.54, 6.83:6.83:6.83);
      if (A1 == 0 && A2 == 0) (B2 *> O) = (4.53:4.53:4.53, 5.68:5.68:5.68);
      if (A1 == 1 && A2 == 0) (B2 *> O) = (4.79:4.79:4.79, 7.66:7.66:7.66);
      ifnone (B2 *> O) = (4.79:4.79:4.79, 7.66:7.66:7.66);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (5.28:5.28:5.28, 8.10:8.10:8.10);
      if (B1 == 0 && B2 == 0) (A1 *> O) = (5.66:5.66:5.66, 6.94:6.94:6.94);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (5.59:5.59:5.59, 9.02:9.02:9.02);
      ifnone (A1 *> O) = (5.59:5.59:5.59, 9.02:9.02:9.02);
      if (B1 == 0 && B2 == 0) (A2 *> O) = (5.72:5.72:5.72, 7.50:7.50:7.50);
      if (B1 == 1 && B2 == 0) (A2 *> O) = (5.65:5.65:5.65, 9.71:9.71:9.71);
      if (B1 == 0 && B2 == 1) (A2 *> O) = (5.34:5.34:5.34, 8.82:8.82:8.82);
      ifnone (A2 *> O) = (5.34:5.34:5.34, 8.82:8.82:8.82);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AO22HHD(O, A1, A2, B1, B2);
   output O;
   input A1, A2, B1, B2;

//Function Block
`protect
   and g1(o1, B1, B2);
   and g3(o2, A1, A2);
   nor g2(o3, o1, o2);
   not g4(O, o3);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (A1 == 1 && A2 == 0) (B1 *> O) = (4.56:4.56:4.56, 7.92:7.92:7.92);
      if (A1 == 0 && A2 == 1) (B1 *> O) = (4.33:4.33:4.33, 7.03:7.03:7.03);
      if (A1 == 0 && A2 == 0) (B1 *> O) = (4.33:4.33:4.33, 5.76:5.76:5.76);
      ifnone (B1 *> O) = (4.33:4.33:4.33, 5.76:5.76:5.76);
      if (A1 == 0 && A2 == 1) (B2 *> O) = (4.43:4.43:4.43, 7.83:7.83:7.83);
      if (A1 == 0 && A2 == 0) (B2 *> O) = (4.42:4.42:4.42, 6.37:6.37:6.37);
      if (A1 == 1 && A2 == 0) (B2 *> O) = (4.66:4.66:4.66, 8.71:8.71:8.71);
      ifnone (B2 *> O) = (4.66:4.66:4.66, 8.71:8.71:8.71);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (5.08:5.08:5.08, 9.04:9.04:9.04);
      if (B1 == 0 && B2 == 0) (A1 *> O) = (5.42:5.42:5.42, 7.59:7.59:7.59);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (5.37:5.37:5.37, 10.01:10.01:10.01);
      ifnone (A1 *> O) = (5.37:5.37:5.37, 10.01:10.01:10.01);
      if (B1 == 0 && B2 == 0) (A2 *> O) = (5.48:5.48:5.48, 8.16:8.16:8.16);
      if (B1 == 1 && B2 == 0) (A2 *> O) = (5.42:5.42:5.42, 10.72:10.72:10.72);
      if (B1 == 0 && B2 == 1) (A2 *> O) = (5.14:5.14:5.14, 9.78:9.78:9.78);
      ifnone (A2 *> O) = (5.14:5.14:5.14, 9.78:9.78:9.78);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AO22KHD(O, A1, A2, B1, B2);
   output O;
   input A1, A2, B1, B2;

//Function Block
`protect
   and g1(o1, B1, B2);
   and g3(o2, A1, A2);
   nor g2(o3, o1, o2);
   not g4(O, o3);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (A1 == 1 && A2 == 0) (B1 *> O) = (5.58:5.58:5.58, 10.45:10.45:10.45);
      if (A1 == 0 && A2 == 1) (B1 *> O) = (5.36:5.36:5.36, 9.58:9.58:9.58);
      if (A1 == 0 && A2 == 0) (B1 *> O) = (5.35:5.35:5.35, 7.64:7.64:7.64);
      ifnone (B1 *> O) = (5.35:5.35:5.35, 7.64:7.64:7.64);
      if (A1 == 0 && A2 == 1) (B2 *> O) = (5.45:5.45:5.45, 10.35:10.35:10.35);
      if (A1 == 0 && A2 == 0) (B2 *> O) = (5.44:5.44:5.44, 8.21:8.21:8.21);
      if (A1 == 1 && A2 == 0) (B2 *> O) = (5.67:5.67:5.67, 11.20:11.20:11.20);
      ifnone (B2 *> O) = (5.67:5.67:5.67, 11.20:11.20:11.20);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (6.17:6.17:6.17, 11.55:11.55:11.55);
      if (B1 == 0 && B2 == 0) (A1 *> O) = (6.48:6.48:6.48, 9.48:9.48:9.48);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (6.44:6.44:6.44, 12.49:12.49:12.49);
      ifnone (A1 *> O) = (6.44:6.44:6.44, 12.49:12.49:12.49);
      if (B1 == 0 && B2 == 0) (A2 *> O) = (6.54:6.54:6.54, 10.02:10.02:10.02);
      if (B1 == 1 && B2 == 0) (A2 *> O) = (6.50:6.50:6.50, 13.16:13.16:13.16);
      if (B1 == 0 && B2 == 1) (A2 *> O) = (6.23:6.23:6.23, 12.24:12.24:12.24);
      ifnone (A2 *> O) = (6.23:6.23:6.23, 12.24:12.24:12.24);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AOI112BHD(O, A1, B1, C1, C2);
   output O;
   input A1, B1, C1, C2;

//Function Block
`protect
   and g1(o1, C1, C2);
   nor g2(O, A1, B1, o1);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (C1 == 1 && C2 == 0) (B1 *> O) = (7.68:7.68:7.68, 2.88:2.88:2.88);
      if (C1 == 0 && C2 == 1) (B1 *> O) = (6.47:6.47:6.47, 2.76:2.76:2.76);
      if (C1 == 0 && C2 == 0) (B1 *> O) = (5.51:5.51:5.51, 2.74:2.74:2.74);
      ifnone (B1 *> O) = (5.51:5.51:5.51, 2.74:2.74:2.74);
      if (C1 == 0 && C2 == 0) (A1 *> O) = (4.36:4.36:4.36, 2.25:2.25:2.25);
      if (C1 == 1 && C2 == 0) (A1 *> O) = (6.01:6.01:6.01, 2.34:2.34:2.34);
      if (C1 == 0 && C2 == 1) (A1 *> O) = (4.80:4.80:4.80, 2.25:2.25:2.25);
      ifnone (A1 *> O) = (4.80:4.80:4.80, 2.25:2.25:2.25);

      //  Module Path Delay
      (C1 *> O) = (7.99:7.99:7.99, 2.47:2.47:2.47);
      (C2 *> O) = (9.06:9.06:9.06, 2.54:2.54:2.54);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AOI112EHD(O, A1, B1, C1, C2);
   output O;
   input A1, B1, C1, C2;

//Function Block
`protect
   and g1(o1, C1, C2);
   nor g2(O, A1, B1, o1);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (C1 == 1 && C2 == 0) (B1 *> O) = (11.13:11.13:11.13, 8.22:8.22:8.22);
      if (C1 == 0 && C2 == 1) (B1 *> O) = (10.08:10.08:10.08, 7.83:7.83:7.83);
      if (C1 == 0 && C2 == 0) (B1 *> O) = (8.99:8.99:8.99, 7.82:7.82:7.82);
      ifnone (B1 *> O) = (8.99:8.99:8.99, 7.82:7.82:7.82);
      if (C1 == 0 && C2 == 0) (A1 *> O) = (7.79:7.79:7.79, 7.05:7.05:7.05);
      if (C1 == 1 && C2 == 0) (A1 *> O) = (9.41:9.41:9.41, 7.42:7.42:7.42);
      if (C1 == 0 && C2 == 1) (A1 *> O) = (8.36:8.36:8.36, 7.05:7.05:7.05);
      ifnone (A1 *> O) = (8.36:8.36:8.36, 7.05:7.05:7.05);

      //  Module Path Delay
      (C1 *> O) = (11.55:11.55:11.55, 8.06:8.06:8.06);
      (C2 *> O) = (12.48:12.48:12.48, 8.13:8.13:8.13);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AOI112HHD(O, A1, B1, C1, C2);
   output O;
   input A1, B1, C1, C2;

//Function Block
`protect
   and g1(o1, C1, C2);
   nor g2(O, A1, B1, o1);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (C1 == 1 && C2 == 0) (B1 *> O) = (12.29:12.29:12.29, 7.95:7.95:7.95);
      if (C1 == 0 && C2 == 1) (B1 *> O) = (11.14:11.14:11.14, 7.57:7.57:7.57);
      if (C1 == 0 && C2 == 0) (B1 *> O) = (9.83:9.83:9.83, 7.56:7.56:7.56);
      ifnone (B1 *> O) = (9.83:9.83:9.83, 7.56:7.56:7.56);
      if (C1 == 0 && C2 == 0) (A1 *> O) = (8.63:8.63:8.63, 6.84:6.84:6.84);
      if (C1 == 1 && C2 == 0) (A1 *> O) = (10.58:10.58:10.58, 7.20:7.20:7.20);
      if (C1 == 0 && C2 == 1) (A1 *> O) = (9.41:9.41:9.41, 6.84:6.84:6.84);
      ifnone (A1 *> O) = (9.41:9.41:9.41, 6.84:6.84:6.84);

      //  Module Path Delay
      (C1 *> O) = (12.65:12.65:12.65, 7.53:7.53:7.53);
      (C2 *> O) = (13.66:13.66:13.66, 7.60:7.60:7.60);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AOI112KHD(O, A1, B1, C1, C2);
   output O;
   input A1, B1, C1, C2;

//Function Block
`protect
   and g1(o1, C1, C2);
   nor g2(O, A1, B1, o1);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (C1 == 1 && C2 == 0) (B1 *> O) = (13.61:13.61:13.61, 9.46:9.46:9.46);
      if (C1 == 0 && C2 == 1) (B1 *> O) = (12.42:12.42:12.42, 9.05:9.05:9.05);
      if (C1 == 0 && C2 == 0) (B1 *> O) = (11.02:11.02:11.02, 9.04:9.04:9.04);
      ifnone (B1 *> O) = (11.02:11.02:11.02, 9.04:9.04:9.04);
      if (C1 == 0 && C2 == 0) (A1 *> O) = (9.82:9.82:9.82, 8.30:8.30:8.30);
      if (C1 == 1 && C2 == 0) (A1 *> O) = (11.90:11.90:11.90, 8.69:8.69:8.69);
      if (C1 == 0 && C2 == 1) (A1 *> O) = (10.70:10.70:10.70, 8.31:8.31:8.31);
      ifnone (A1 *> O) = (10.70:10.70:10.70, 8.31:8.31:8.31);

      //  Module Path Delay
      (C1 *> O) = (13.93:13.93:13.93, 9.10:9.10:9.10);
      (C2 *> O) = (14.98:14.98:14.98, 9.17:9.17:9.17);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AOI12CHD(O, A1, B1, B2);
   output O;
   input A1, B1, B2;

//Function Block
`protect
   and g1(o1, B1, B2);
   nor g2(O, A1, o1);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (B1 == 0 && B2 == 0) (A1 *> O) = (3.17:3.17:3.17, 1.82:1.82:1.82);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (4.91:4.91:4.91, 1.91:1.91:1.91);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (3.78:3.78:3.78, 1.83:1.83:1.83);
      ifnone (A1 *> O) = (3.78:3.78:3.78, 1.83:1.83:1.83);

      //  Module Path Delay
      (B1 *> O) = (5.33:5.33:5.33, 1.92:1.92:1.92);
      (B2 *> O) = (6.35:6.35:6.35, 2.01:2.01:2.01);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AOI12EHD(O, A1, B1, B2);
   output O;
   input A1, B1, B2;

//Function Block
`protect
   and g1(o1, B1, B2);
   nor g2(O, A1, o1);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (B1 == 0 && B2 == 0) (A1 *> O) = (9.16:9.16:9.16, 8.11:8.11:8.11);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (11.27:11.27:11.27, 8.18:8.18:8.18);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (10.22:10.22:10.22, 7.78:7.78:7.78);
      ifnone (A1 *> O) = (10.22:10.22:10.22, 7.78:7.78:7.78);

      //  Module Path Delay
      (B1 *> O) = (8.81:8.81:8.81, 6.67:6.67:6.67);
      (B2 *> O) = (9.74:9.74:9.74, 6.76:6.76:6.76);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AOI12HHD(O, A1, B1, B2);
   output O;
   input A1, B1, B2;

//Function Block
`protect
   and g1(o1, B1, B2);
   nor g2(O, A1, o1);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (B1 == 0 && B2 == 0) (A1 *> O) = (8.34:8.34:8.34, 7.39:7.39:7.39);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (10.39:10.39:10.39, 7.45:7.45:7.45);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (9.38:9.38:9.38, 7.06:7.06:7.06);
      ifnone (A1 *> O) = (9.38:9.38:9.38, 7.06:7.06:7.06);

      //  Module Path Delay
      (B1 *> O) = (8.17:8.17:8.17, 5.94:5.94:5.94);
      (B2 *> O) = (9.06:9.06:9.06, 6.02:6.02:6.02);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AOI12KHD(O, A1, B1, B2);
   output O;
   input A1, B1, B2;

//Function Block
`protect
   and g1(o1, B1, B2);
   nor g2(O, A1, o1);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (B1 == 0 && B2 == 0) (A1 *> O) = (9.46:9.46:9.46, 8.58:8.58:8.58);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (11.58:11.58:11.58, 8.66:8.66:8.66);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (10.54:10.54:10.54, 8.28:8.28:8.28);
      ifnone (A1 *> O) = (10.54:10.54:10.54, 8.28:8.28:8.28);

      //  Module Path Delay
      (B1 *> O) = (9.31:9.31:9.31, 7.41:7.41:7.41);
      (B2 *> O) = (10.24:10.24:10.24, 7.50:7.50:7.50);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AOI13BHD(O, A1, B1, B2, B3);
   output O;
   input A1, B1, B2, B3;

//Function Block
`protect
   and g1(o1, B1, B2, B3);
   nor g2(O, A1, o1);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (B1 == 1 && B2 == 0 && B3 == 0) (A1 *> O) = (3.90:3.90:3.90, 2.25:2.25:2.25);
      if (B1 == 0 && B2 == 1 && B3 == 0) (A1 *> O) = (3.00:3.00:3.00, 2.13:2.13:2.13);
      if (B1 == 0 && B2 == 0 && B3 == 1) (A1 *> O) = (3.00:3.00:3.00, 2.13:2.13:2.13);
      if (B1 == 1 && B2 == 1 && B3 == 0) (A1 *> O) = (5.67:5.67:5.67, 2.25:2.25:2.25);
      if (B1 == 1 && B2 == 0 && B3 == 1) (A1 *> O) = (4.68:4.68:4.68, 2.25:2.25:2.25);
      if (B1 == 0 && B2 == 1 && B3 == 1) (A1 *> O) = (3.51:3.51:3.51, 2.14:2.14:2.14);
      if (B1 == 0 && B2 == 0 && B3 == 0) (A1 *> O) = (2.81:2.81:2.81, 2.12:2.12:2.12);
      ifnone (A1 *> O) = (2.81:2.81:2.81, 2.12:2.12:2.12);

      //  Module Path Delay
      (B1 *> O) = (5.52:5.52:5.52, 2.43:2.43:2.43);
      (B2 *> O) = (6.64:6.64:6.64, 2.73:2.73:2.73);
      (B3 *> O) = (7.52:7.52:7.52, 2.85:2.85:2.85);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AOI13EHD(O, A1, B1, B2, B3);
   output O;
   input A1, B1, B2, B3;

//Function Block
`protect
   and g1(o1, B1, B2, B3);
   nor g2(O, A1, o1);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (B1 == 1 && B2 == 0 && B3 == 0) (A1 *> O) = (7.01:7.01:7.01, 7.04:7.04:7.04);
      if (B1 == 0 && B2 == 1 && B3 == 0) (A1 *> O) = (6.20:6.20:6.20, 6.56:6.56:6.56);
      if (B1 == 0 && B2 == 0 && B3 == 1) (A1 *> O) = (6.20:6.20:6.20, 6.56:6.56:6.56);
      if (B1 == 1 && B2 == 1 && B3 == 0) (A1 *> O) = (8.93:8.93:8.93, 7.37:7.37:7.37);
      if (B1 == 1 && B2 == 0 && B3 == 1) (A1 *> O) = (8.02:8.02:8.02, 7.04:7.04:7.04);
      if (B1 == 0 && B2 == 1 && B3 == 1) (A1 *> O) = (6.94:6.94:6.94, 6.57:6.57:6.57);
      if (B1 == 0 && B2 == 0 && B3 == 0) (A1 *> O) = (5.93:5.93:5.93, 6.55:6.55:6.55);
      ifnone (A1 *> O) = (5.93:5.93:5.93, 6.55:6.55:6.55);

      //  Module Path Delay
      (B1 *> O) = (8.94:8.94:8.94, 7.79:7.79:7.79);
      (B2 *> O) = (9.98:9.98:9.98, 8.09:8.09:8.09);
      (B3 *> O) = (10.79:10.79:10.79, 8.21:8.21:8.21);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AOI13HHD(O, A1, B1, B2, B3);
   output O;
   input A1, B1, B2, B3;

//Function Block
`protect
   and g1(o1, B1, B2, B3);
   nor g2(O, A1, o1);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (B1 == 1 && B2 == 0 && B3 == 0) (A1 *> O) = (8.17:8.17:8.17, 6.70:6.70:6.70);
      if (B1 == 0 && B2 == 1 && B3 == 0) (A1 *> O) = (7.17:7.17:7.17, 6.24:6.24:6.24);
      if (B1 == 0 && B2 == 0 && B3 == 1) (A1 *> O) = (7.17:7.17:7.17, 6.24:6.24:6.24);
      if (B1 == 1 && B2 == 1 && B3 == 0) (A1 *> O) = (10.41:10.41:10.41, 6.99:6.99:6.99);
      if (B1 == 1 && B2 == 0 && B3 == 1) (A1 *> O) = (9.34:9.34:9.34, 6.69:6.69:6.69);
      if (B1 == 0 && B2 == 1 && B3 == 1) (A1 *> O) = (8.06:8.06:8.06, 6.24:6.24:6.24);
      if (B1 == 0 && B2 == 0 && B3 == 0) (A1 *> O) = (6.85:6.85:6.85, 6.23:6.23:6.23);
      ifnone (A1 *> O) = (6.85:6.85:6.85, 6.23:6.23:6.23);

      //  Module Path Delay
      (B1 *> O) = (10.08:10.08:10.08, 7.31:7.31:7.31);
      (B2 *> O) = (11.29:11.29:11.29, 7.61:7.61:7.61);
      (B3 *> O) = (12.24:12.24:12.24, 7.73:7.73:7.73);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AOI13KHD(O, A1, B1, B2, B3);
   output O;
   input A1, B1, B2, B3;

//Function Block
`protect
   and g1(o1, B1, B2, B3);
   nor g2(O, A1, o1);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (B1 == 1 && B2 == 0 && B3 == 0) (A1 *> O) = (9.19:9.19:9.19, 8.13:8.13:8.13);
      if (B1 == 0 && B2 == 1 && B3 == 0) (A1 *> O) = (8.16:8.16:8.16, 7.65:7.65:7.65);
      if (B1 == 0 && B2 == 0 && B3 == 1) (A1 *> O) = (8.16:8.16:8.16, 7.65:7.65:7.65);
      if (B1 == 1 && B2 == 1 && B3 == 0) (A1 *> O) = (11.57:11.57:11.57, 8.48:8.48:8.48);
      if (B1 == 1 && B2 == 0 && B3 == 1) (A1 *> O) = (10.46:10.46:10.46, 8.13:8.13:8.13);
      if (B1 == 0 && B2 == 1 && B3 == 1) (A1 *> O) = (9.14:9.14:9.14, 7.65:7.65:7.65);
      if (B1 == 0 && B2 == 0 && B3 == 0) (A1 *> O) = (7.81:7.81:7.81, 7.64:7.64:7.64);
      ifnone (A1 *> O) = (7.81:7.81:7.81, 7.64:7.64:7.64);

      //  Module Path Delay
      (B1 *> O) = (11.16:11.16:11.16, 8.84:8.84:8.84);
      (B2 *> O) = (12.41:12.41:12.41, 9.14:9.14:9.14);
      (B3 *> O) = (13.40:13.40:13.40, 9.25:9.25:9.25);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AOI2222CHD(O, A1, A2, B1, B2, C1, C2, D1, D2);
   output O;
   input A1, A2, B1, B2, C1, C2, D1, D2;

//Function Block
`protect
   and g1(o1, B1, B2);
   and g3(o2, A1, A2);
   and g4(o3, C1, C2);
   and g5(o4, D1, D2);
   nor g2(O, o1, o2, o3, o4);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (9.00:9.00:9.00, 8.02:8.02:8.02);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (10.84:10.84:10.84, 8.68:8.68:8.68);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D1 *> O) = (7.98:7.98:7.98, 8.02:8.02:8.02);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (7.98:7.98:7.98, 8.02:8.02:8.02);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (9.00:9.00:9.00, 8.02:8.02:8.02);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (9.00:9.00:9.00, 8.02:8.02:8.02);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (7.98:7.98:7.98, 8.02:8.02:8.02);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (9.00:9.00:9.00, 8.02:8.02:8.02);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (10.84:10.84:10.84, 8.68:8.68:8.68);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (10.84:10.84:10.84, 8.68:8.68:8.68);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (7.98:7.98:7.98, 8.02:8.02:8.02);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (9.00:9.00:9.00, 8.02:8.02:8.02);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (7.98:7.98:7.98, 8.02:8.02:8.02);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (9.00:9.00:9.00, 8.02:8.02:8.02);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (10.84:10.84:10.84, 8.68:8.68:8.68);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (10.84:10.84:10.84, 8.68:8.68:8.68);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D1 *> O) = (7.98:7.98:7.98, 8.02:8.02:8.02);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (7.98:7.98:7.98, 8.02:8.02:8.02);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (9.00:9.00:9.00, 8.02:8.02:8.02);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (10.84:10.84:10.84, 8.68:8.68:8.68);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (9.00:9.00:9.00, 8.02:8.02:8.02);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (10.84:10.84:10.84, 8.68:8.68:8.68);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (10.84:10.84:10.84, 8.68:8.68:8.68);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (10.84:10.84:10.84, 8.68:8.68:8.68);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D1 *> O) = (7.98:7.98:7.98, 8.02:8.02:8.02);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (7.98:7.98:7.98, 8.02:8.02:8.02);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (9.00:9.00:9.00, 8.02:8.02:8.02);
      ifnone (D1 *> O) = (9.00:9.00:9.00, 8.02:8.02:8.02);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (11.68:11.68:11.68, 8.76:8.76:8.76);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (11.68:11.68:11.68, 8.76:8.76:8.76);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D2 *> O) = (8.64:8.64:8.64, 8.11:8.11:8.11);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (8.64:8.64:8.64, 8.11:8.11:8.11);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (11.68:11.68:11.68, 8.76:8.76:8.76);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (9.88:9.88:9.88, 8.12:8.12:8.12);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (9.88:9.88:9.88, 8.12:8.12:8.12);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (11.68:11.68:11.68, 8.76:8.76:8.76);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (11.68:11.68:11.68, 8.76:8.76:8.76);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (11.68:11.68:11.68, 8.76:8.76:8.76);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D2 *> O) = (8.64:8.64:8.64, 8.11:8.11:8.11);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (8.64:8.64:8.64, 8.11:8.11:8.11);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (9.88:9.88:9.88, 8.12:8.12:8.12);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (9.88:9.88:9.88, 8.12:8.12:8.12);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (11.68:11.68:11.68, 8.76:8.76:8.76);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D2 *> O) = (8.64:8.64:8.64, 8.11:8.11:8.11);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (8.64:8.64:8.64, 8.11:8.11:8.11);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (9.88:9.88:9.88, 8.12:8.12:8.12);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (9.88:9.88:9.88, 8.12:8.12:8.12);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (8.64:8.64:8.64, 8.11:8.11:8.11);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (11.68:11.68:11.68, 8.76:8.76:8.76);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (9.88:9.88:9.88, 8.12:8.12:8.12);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (11.68:11.68:11.68, 8.76:8.76:8.76);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (8.64:8.64:8.64, 8.11:8.11:8.11);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (9.88:9.88:9.88, 8.12:8.12:8.12);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (8.64:8.64:8.64, 8.11:8.11:8.11);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (9.88:9.88:9.88, 8.12:8.12:8.12);
      ifnone (D2 *> O) = (9.88:9.88:9.88, 8.12:8.12:8.12);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (9.77:9.77:9.77, 9.14:9.14:9.14);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (10.85:10.85:10.85, 8.83:8.83:8.83);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (10.85:10.85:10.85, 8.83:8.83:8.83);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (11.86:11.86:11.86, 9.19:9.19:9.19);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C1 *> O) = (9.77:9.77:9.77, 9.14:9.14:9.14);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (9.77:9.77:9.77, 9.14:9.14:9.14);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (10.85:10.85:10.85, 8.83:8.83:8.83);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (10.85:10.85:10.85, 8.83:8.83:8.83);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (9.77:9.77:9.77, 9.14:9.14:9.14);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (11.86:11.86:11.86, 9.19:9.19:9.19);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (10.85:10.85:10.85, 8.83:8.83:8.83);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (11.86:11.86:11.86, 9.19:9.19:9.19);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (9.77:9.77:9.77, 9.14:9.14:9.14);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (10.85:10.85:10.85, 8.83:8.83:8.83);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (9.77:9.77:9.77, 9.14:9.14:9.14);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (10.85:10.85:10.85, 8.83:8.83:8.83);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (11.86:11.86:11.86, 9.19:9.19:9.19);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (11.86:11.86:11.86, 9.19:9.19:9.19);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C1 *> O) = (9.77:9.77:9.77, 9.14:9.14:9.14);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (9.77:9.77:9.77, 9.14:9.14:9.14);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (11.86:11.86:11.86, 9.19:9.19:9.19);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (10.85:10.85:10.85, 8.83:8.83:8.83);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (11.86:11.86:11.86, 9.19:9.19:9.19);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (10.85:10.85:10.85, 8.83:8.83:8.83);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (11.86:11.86:11.86, 9.19:9.19:9.19);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (11.86:11.86:11.86, 9.19:9.19:9.19);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C1 *> O) = (9.77:9.77:9.77, 9.14:9.14:9.14);
      ifnone (C1 *> O) = (9.77:9.77:9.77, 9.14:9.14:9.14);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (13.54:13.54:13.54, 9.57:9.57:9.57);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (13.54:13.54:13.54, 9.57:9.57:9.57);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C2 *> O) = (11.07:11.07:11.07, 9.53:9.53:9.53);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (11.07:11.07:11.07, 9.53:9.53:9.53);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (13.54:13.54:13.54, 9.57:9.57:9.57);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (12.55:12.55:12.55, 9.22:9.22:9.22);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (13.54:13.54:13.54, 9.57:9.57:9.57);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (12.55:12.55:12.55, 9.22:9.22:9.22);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (13.54:13.54:13.54, 9.57:9.57:9.57);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (13.54:13.54:13.54, 9.57:9.57:9.57);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C2 *> O) = (11.07:11.07:11.07, 9.53:9.53:9.53);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (11.07:11.07:11.07, 9.53:9.53:9.53);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (12.55:12.55:12.55, 9.22:9.22:9.22);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (12.55:12.55:12.55, 9.22:9.22:9.22);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (13.54:13.54:13.54, 9.57:9.57:9.57);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C2 *> O) = (11.07:11.07:11.07, 9.53:9.53:9.53);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (11.07:11.07:11.07, 9.53:9.53:9.53);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (12.55:12.55:12.55, 9.22:9.22:9.22);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (12.55:12.55:12.55, 9.22:9.22:9.22);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (11.07:11.07:11.07, 9.53:9.53:9.53);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (13.54:13.54:13.54, 9.57:9.57:9.57);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (12.55:12.55:12.55, 9.22:9.22:9.22);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (13.54:13.54:13.54, 9.57:9.57:9.57);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (11.07:11.07:11.07, 9.53:9.53:9.53);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (12.55:12.55:12.55, 9.22:9.22:9.22);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (11.07:11.07:11.07, 9.53:9.53:9.53);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (12.55:12.55:12.55, 9.22:9.22:9.22);
      ifnone (C2 *> O) = (12.55:12.55:12.55, 9.22:9.22:9.22);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (11.80:11.80:11.80, 10.05:10.05:10.05);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (11.80:11.80:11.80, 10.05:10.05:10.05);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B1 *> O) = (11.79:11.79:11.79, 10.06:10.06:10.06);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (11.79:11.79:11.79, 10.07:10.07:10.07);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (10.07:10.07:10.07, 9.39:9.39:9.39);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (11.80:11.80:11.80, 10.05:10.05:10.05);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (10.07:10.07:10.07, 9.40:9.40:9.40);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (11.80:11.80:11.80, 10.05:10.05:10.05);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (8.84:8.84:8.84, 9.38:9.38:9.38);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (8.83:8.83:8.83, 9.39:9.39:9.39);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B1 *> O) = (10.06:10.06:10.06, 9.40:9.40:9.40);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (10.06:10.06:10.06, 9.41:9.41:9.41);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (10.07:10.07:10.07, 9.39:9.39:9.39);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (10.07:10.07:10.07, 9.40:9.40:9.40);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (11.80:11.80:11.80, 10.05:10.05:10.05);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B1 *> O) = (8.83:8.83:8.83, 9.40:9.40:9.40);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (8.83:8.83:8.83, 9.40:9.40:9.40);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (8.84:8.84:8.84, 9.38:9.38:9.38);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (8.83:8.83:8.83, 9.39:9.39:9.39);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (11.79:11.79:11.79, 10.06:10.06:10.06);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (10.07:10.07:10.07, 9.39:9.39:9.39);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (11.80:11.80:11.80, 10.05:10.05:10.05);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (8.84:8.84:8.84, 9.38:9.38:9.38);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (10.06:10.06:10.06, 9.40:9.40:9.40);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (10.07:10.07:10.07, 9.39:9.39:9.39);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (8.83:8.83:8.83, 9.40:9.40:9.40);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (8.84:8.84:8.84, 9.38:9.38:9.38);
      ifnone (B1 *> O) = (8.84:8.84:8.84, 9.38:9.38:9.38);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (9.46:9.46:9.46, 9.47:9.47:9.47);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (12.60:12.60:12.60, 10.13:10.13:10.13);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (10.91:10.91:10.91, 9.47:9.47:9.47);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (12.60:12.60:12.60, 10.12:10.12:10.12);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (9.47:9.47:9.47, 9.47:9.47:9.47);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (10.90:10.90:10.90, 9.48:9.48:9.48);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (10.91:10.91:10.91, 9.47:9.47:9.47);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (9.46:9.46:9.46, 9.48:9.48:9.48);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (9.47:9.47:9.47, 9.47:9.47:9.47);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (12.60:12.60:12.60, 10.12:10.12:10.12);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (12.60:12.60:12.60, 10.13:10.13:10.13);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B2 *> O) = (12.60:12.60:12.60, 10.13:10.13:10.13);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (12.60:12.60:12.60, 10.14:10.14:10.14);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (10.91:10.91:10.91, 9.47:9.47:9.47);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (12.60:12.60:12.60, 10.12:10.12:10.12);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (10.90:10.90:10.90, 9.48:9.48:9.48);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (12.60:12.60:12.60, 10.13:10.13:10.13);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (9.47:9.47:9.47, 9.47:9.47:9.47);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (9.46:9.46:9.46, 9.47:9.47:9.47);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B2 *> O) = (10.90:10.90:10.90, 9.48:9.48:9.48);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (10.90:10.90:10.90, 9.49:9.49:9.49);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (10.91:10.91:10.91, 9.47:9.47:9.47);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (10.90:10.90:10.90, 9.48:9.48:9.48);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (12.60:12.60:12.60, 10.12:10.12:10.12);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B2 *> O) = (9.46:9.46:9.46, 9.48:9.48:9.48);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (9.46:9.46:9.46, 9.48:9.48:9.48);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (9.47:9.47:9.47, 9.47:9.47:9.47);
      ifnone (B2 *> O) = (9.47:9.47:9.47, 9.47:9.47:9.47);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A1 *> O) = (12.81:12.81:12.81, 10.60:10.60:10.60);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (12.81:12.81:12.81, 10.61:10.61:10.61);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (11.83:11.83:11.83, 10.22:10.22:10.22);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (12.82:12.82:12.82, 10.59:10.59:10.59);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (11.83:11.83:11.83, 10.23:10.23:10.23);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (12.82:12.82:12.82, 10.60:10.60:10.60);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (10.55:10.55:10.55, 10.52:10.52:10.52);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (10.55:10.55:10.55, 10.53:10.53:10.53);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A1 *> O) = (11.83:11.83:11.83, 10.23:10.23:10.23);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (11.83:11.83:11.83, 10.24:10.24:10.24);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (11.83:11.83:11.83, 10.22:10.22:10.22);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (11.83:11.83:11.83, 10.23:10.23:10.23);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (12.82:12.82:12.82, 10.59:10.59:10.59);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A1 *> O) = (10.54:10.54:10.54, 10.53:10.53:10.53);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (10.54:10.54:10.54, 10.54:10.54:10.54);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (10.55:10.55:10.55, 10.52:10.52:10.52);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (10.55:10.55:10.55, 10.53:10.53:10.53);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (12.81:12.81:12.81, 10.60:10.60:10.60);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (11.83:11.83:11.83, 10.22:10.22:10.22);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (12.82:12.82:12.82, 10.59:10.59:10.59);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (10.55:10.55:10.55, 10.52:10.52:10.52);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (11.83:11.83:11.83, 10.23:10.23:10.23);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (11.83:11.83:11.83, 10.22:10.22:10.22);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (10.54:10.54:10.54, 10.53:10.53:10.53);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (10.55:10.55:10.55, 10.52:10.52:10.52);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (12.82:12.82:12.82, 10.59:10.59:10.59);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (12.82:12.82:12.82, 10.60:10.60:10.60);
      ifnone (A1 *> O) = (12.82:12.82:12.82, 10.60:10.60:10.60);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (13.42:13.42:13.42, 10.58:10.58:10.58);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (11.75:11.75:11.75, 10.89:10.89:10.89);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (11.76:11.76:11.76, 10.88:10.88:10.88);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (14.38:14.38:14.38, 10.94:10.94:10.94);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (14.37:14.37:14.37, 10.95:10.95:10.95);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A2 *> O) = (14.37:14.37:14.37, 10.95:10.95:10.95);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (14.37:14.37:14.37, 10.96:10.96:10.96);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (14.38:14.38:14.38, 10.94:10.94:10.94);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (13.42:13.42:13.42, 10.58:10.58:10.58);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (14.37:14.37:14.37, 10.95:10.95:10.95);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (13.41:13.41:13.41, 10.59:10.59:10.59);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (11.76:11.76:11.76, 10.88:10.88:10.88);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (11.76:11.76:11.76, 10.88:10.88:10.88);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A2 *> O) = (13.41:13.41:13.41, 10.59:10.59:10.59);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (13.41:13.41:13.41, 10.60:10.60:10.60);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (13.42:13.42:13.42, 10.58:10.58:10.58);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (13.41:13.41:13.41, 10.59:10.59:10.59);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (14.38:14.38:14.38, 10.94:10.94:10.94);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A2 *> O) = (11.75:11.75:11.75, 10.89:10.89:10.89);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (11.75:11.75:11.75, 10.89:10.89:10.89);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (11.76:11.76:11.76, 10.88:10.88:10.88);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (11.76:11.76:11.76, 10.88:10.88:10.88);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (14.37:14.37:14.37, 10.95:10.95:10.95);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (14.38:14.38:14.38, 10.94:10.94:10.94);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (13.42:13.42:13.42, 10.58:10.58:10.58);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (11.76:11.76:11.76, 10.88:10.88:10.88);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (13.41:13.41:13.41, 10.59:10.59:10.59);
      ifnone (A2 *> O) = (13.41:13.41:13.41, 10.59:10.59:10.59);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AOI2222EHD(O, A1, A2, B1, B2, C1, C2, D1, D2);
   output O;
   input A1, A2, B1, B2, C1, C2, D1, D2;

//Function Block
`protect
   and g1(o1, B1, B2);
   and g3(o2, A1, A2);
   and g4(o3, C1, C2);
   and g5(o4, D1, D2);
   nor g2(O, o1, o2, o3, o4);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (8.07:8.07:8.07, 7.08:7.08:7.08);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (9.74:9.74:9.74, 7.64:7.64:7.64);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D1 *> O) = (7.13:7.13:7.13, 7.07:7.07:7.07);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (7.13:7.13:7.13, 7.07:7.07:7.07);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (8.07:8.07:8.07, 7.08:7.08:7.08);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (8.07:8.07:8.07, 7.08:7.08:7.08);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (7.13:7.13:7.13, 7.07:7.07:7.07);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (8.07:8.07:8.07, 7.08:7.08:7.08);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (9.74:9.74:9.74, 7.64:7.64:7.64);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (9.74:9.74:9.74, 7.64:7.64:7.64);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (7.13:7.13:7.13, 7.07:7.07:7.07);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (8.07:8.07:8.07, 7.08:7.08:7.08);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (7.13:7.13:7.13, 7.07:7.07:7.07);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (8.07:8.07:8.07, 7.08:7.08:7.08);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (9.74:9.74:9.74, 7.64:7.64:7.64);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (9.74:9.74:9.74, 7.64:7.64:7.64);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D1 *> O) = (7.13:7.13:7.13, 7.07:7.07:7.07);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (7.13:7.13:7.13, 7.07:7.07:7.07);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (8.07:8.07:8.07, 7.08:7.08:7.08);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (9.74:9.74:9.74, 7.64:7.64:7.64);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (8.07:8.07:8.07, 7.08:7.08:7.08);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (9.74:9.74:9.74, 7.64:7.64:7.64);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (9.74:9.74:9.74, 7.64:7.64:7.64);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (9.74:9.74:9.74, 7.64:7.64:7.64);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D1 *> O) = (7.13:7.13:7.13, 7.07:7.07:7.07);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (7.13:7.13:7.13, 7.07:7.07:7.07);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (8.07:8.07:8.07, 7.08:7.08:7.08);
      ifnone (D1 *> O) = (8.07:8.07:8.07, 7.08:7.08:7.08);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (10.58:10.58:10.58, 7.72:7.72:7.72);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (10.58:10.58:10.58, 7.72:7.72:7.72);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D2 *> O) = (7.79:7.79:7.79, 7.16:7.16:7.16);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (7.79:7.79:7.79, 7.16:7.16:7.16);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (10.58:10.58:10.58, 7.72:7.72:7.72);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (8.96:8.96:8.96, 7.17:7.17:7.17);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (8.96:8.96:8.96, 7.17:7.17:7.17);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (10.58:10.58:10.58, 7.72:7.72:7.72);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (10.58:10.58:10.58, 7.72:7.72:7.72);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (10.58:10.58:10.58, 7.72:7.72:7.72);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D2 *> O) = (7.79:7.79:7.79, 7.16:7.16:7.16);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (7.79:7.79:7.79, 7.16:7.16:7.16);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (8.96:8.96:8.96, 7.17:7.17:7.17);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (8.96:8.96:8.96, 7.17:7.17:7.17);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (10.58:10.58:10.58, 7.72:7.72:7.72);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D2 *> O) = (7.79:7.79:7.79, 7.16:7.16:7.16);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (7.79:7.79:7.79, 7.16:7.16:7.16);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (8.96:8.96:8.96, 7.17:7.17:7.17);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (8.96:8.96:8.96, 7.17:7.17:7.17);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (7.79:7.79:7.79, 7.16:7.16:7.16);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (10.58:10.58:10.58, 7.72:7.72:7.72);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (8.96:8.96:8.96, 7.17:7.17:7.17);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (10.58:10.58:10.58, 7.72:7.72:7.72);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (7.79:7.79:7.79, 7.16:7.16:7.16);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (8.96:8.96:8.96, 7.17:7.17:7.17);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (7.79:7.79:7.79, 7.16:7.16:7.16);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (8.96:8.96:8.96, 7.17:7.17:7.17);
      ifnone (D2 *> O) = (8.96:8.96:8.96, 7.17:7.17:7.17);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (8.81:8.81:8.81, 8.12:8.12:8.12);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (9.78:9.78:9.78, 7.81:7.81:7.81);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (9.78:9.78:9.78, 7.81:7.81:7.81);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (10.79:10.79:10.79, 8.16:8.16:8.16);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C1 *> O) = (8.81:8.81:8.81, 8.12:8.12:8.12);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (8.81:8.81:8.81, 8.12:8.12:8.12);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (9.78:9.78:9.78, 7.81:7.81:7.81);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (9.78:9.78:9.78, 7.82:7.82:7.82);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (8.81:8.81:8.81, 8.12:8.12:8.12);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (10.79:10.79:10.79, 8.16:8.16:8.16);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (9.78:9.78:9.78, 7.81:7.81:7.81);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (10.79:10.79:10.79, 8.16:8.16:8.16);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (8.81:8.81:8.81, 8.12:8.12:8.12);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (9.78:9.78:9.78, 7.81:7.81:7.81);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (8.81:8.81:8.81, 8.12:8.12:8.12);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (9.78:9.78:9.78, 7.81:7.81:7.81);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (10.79:10.79:10.79, 8.16:8.16:8.16);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (10.79:10.79:10.79, 8.16:8.16:8.16);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C1 *> O) = (8.81:8.81:8.81, 8.12:8.12:8.12);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (8.81:8.81:8.81, 8.12:8.12:8.12);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (10.79:10.79:10.79, 8.16:8.16:8.16);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (9.78:9.78:9.78, 7.81:7.81:7.81);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (10.79:10.79:10.79, 8.16:8.16:8.16);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (9.78:9.78:9.78, 7.81:7.81:7.81);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (10.79:10.79:10.79, 8.16:8.16:8.16);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (10.79:10.79:10.79, 8.16:8.16:8.16);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C1 *> O) = (8.81:8.81:8.81, 8.12:8.12:8.12);
      ifnone (C1 *> O) = (8.81:8.81:8.81, 8.12:8.12:8.12);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (12.30:12.30:12.30, 8.48:8.48:8.48);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (12.30:12.30:12.30, 8.48:8.48:8.48);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C2 *> O) = (9.97:9.97:9.97, 8.43:8.43:8.43);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (9.97:9.97:9.97, 8.43:8.43:8.43);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (12.30:12.30:12.30, 8.48:8.48:8.48);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (11.31:11.31:11.31, 8.13:8.13:8.13);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (12.30:12.30:12.30, 8.48:8.48:8.48);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (11.31:11.31:11.31, 8.13:8.13:8.13);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (12.30:12.30:12.30, 8.48:8.48:8.48);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (12.30:12.30:12.30, 8.48:8.48:8.48);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C2 *> O) = (9.97:9.97:9.97, 8.43:8.43:8.43);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (9.97:9.97:9.97, 8.43:8.43:8.43);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (11.31:11.31:11.31, 8.13:8.13:8.13);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (11.31:11.31:11.31, 8.13:8.13:8.13);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (12.30:12.30:12.30, 8.48:8.48:8.48);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C2 *> O) = (9.97:9.97:9.97, 8.43:8.43:8.43);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (9.97:9.97:9.97, 8.43:8.43:8.43);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (11.31:11.31:11.31, 8.13:8.13:8.13);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (11.31:11.31:11.31, 8.13:8.13:8.13);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (9.97:9.97:9.97, 8.43:8.43:8.43);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (12.30:12.30:12.30, 8.48:8.48:8.48);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (11.31:11.31:11.31, 8.13:8.13:8.13);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (12.30:12.30:12.30, 8.48:8.48:8.48);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (9.97:9.97:9.97, 8.43:8.43:8.43);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (11.31:11.31:11.31, 8.13:8.13:8.13);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (9.97:9.97:9.97, 8.43:8.43:8.43);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (11.31:11.31:11.31, 8.13:8.13:8.13);
      ifnone (C2 *> O) = (11.31:11.31:11.31, 8.13:8.13:8.13);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (10.21:10.21:10.21, 8.65:8.65:8.65);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (10.21:10.21:10.21, 8.65:8.65:8.65);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B1 *> O) = (10.21:10.21:10.21, 8.66:8.66:8.66);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (10.21:10.21:10.21, 8.67:8.67:8.67);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (8.69:8.69:8.69, 8.10:8.10:8.10);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (10.21:10.21:10.21, 8.65:8.65:8.65);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (8.69:8.69:8.69, 8.11:8.11:8.11);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (10.21:10.21:10.21, 8.65:8.65:8.65);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (7.65:7.65:7.65, 8.09:8.09:8.09);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (7.64:7.64:7.64, 8.10:8.10:8.10);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B1 *> O) = (8.69:8.69:8.69, 8.12:8.12:8.12);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (8.68:8.68:8.68, 8.12:8.12:8.12);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (8.69:8.69:8.69, 8.10:8.10:8.10);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (8.69:8.69:8.69, 8.11:8.11:8.11);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (10.21:10.21:10.21, 8.65:8.65:8.65);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B1 *> O) = (7.64:7.64:7.64, 8.11:8.11:8.11);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (7.63:7.63:7.63, 8.11:8.11:8.11);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (7.65:7.65:7.65, 8.09:8.09:8.09);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (7.64:7.64:7.64, 8.10:8.10:8.10);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (10.21:10.21:10.21, 8.66:8.66:8.66);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (8.69:8.69:8.69, 8.10:8.10:8.10);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (10.21:10.21:10.21, 8.65:8.65:8.65);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (7.65:7.65:7.65, 8.09:8.09:8.09);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (8.69:8.69:8.69, 8.12:8.12:8.12);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (8.69:8.69:8.69, 8.10:8.10:8.10);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (7.64:7.64:7.64, 8.11:8.11:8.11);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (7.65:7.65:7.65, 8.09:8.09:8.09);
      ifnone (B1 *> O) = (7.65:7.65:7.65, 8.09:8.09:8.09);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (8.28:8.28:8.28, 8.19:8.19:8.19);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (11.03:11.03:11.03, 8.74:8.74:8.74);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (9.55:9.55:9.55, 8.19:8.19:8.19);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (11.04:11.04:11.04, 8.73:8.73:8.73);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (8.29:8.29:8.29, 8.18:8.18:8.18);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (9.54:9.54:9.54, 8.20:8.20:8.20);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (9.55:9.55:9.55, 8.19:8.19:8.19);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (8.28:8.28:8.28, 8.19:8.19:8.19);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (8.29:8.29:8.29, 8.18:8.18:8.18);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (11.04:11.04:11.04, 8.73:8.73:8.73);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (11.03:11.03:11.03, 8.73:8.73:8.73);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B2 *> O) = (11.03:11.03:11.03, 8.74:8.74:8.74);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (11.03:11.03:11.03, 8.75:8.75:8.75);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (9.55:9.55:9.55, 8.19:8.19:8.19);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (11.04:11.04:11.04, 8.73:8.73:8.73);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (9.55:9.55:9.55, 8.20:8.20:8.20);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (11.03:11.03:11.03, 8.73:8.73:8.73);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (8.29:8.29:8.29, 8.18:8.18:8.18);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (8.28:8.28:8.28, 8.19:8.19:8.19);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B2 *> O) = (9.54:9.54:9.54, 8.20:8.20:8.20);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (9.54:9.54:9.54, 8.21:8.21:8.21);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (9.55:9.55:9.55, 8.19:8.19:8.19);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (9.55:9.55:9.55, 8.20:8.20:8.20);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (11.04:11.04:11.04, 8.73:8.73:8.73);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B2 *> O) = (8.28:8.28:8.28, 8.19:8.19:8.19);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (8.28:8.28:8.28, 8.20:8.20:8.20);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (8.29:8.29:8.29, 8.18:8.18:8.18);
      ifnone (B2 *> O) = (8.29:8.29:8.29, 8.18:8.18:8.18);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A1 *> O) = (11.34:11.34:11.34, 9.68:9.68:9.68);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (11.34:11.34:11.34, 9.69:9.69:9.69);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (10.35:10.35:10.35, 9.27:9.27:9.27);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (11.34:11.34:11.34, 9.67:9.67:9.67);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (10.35:10.35:10.35, 9.28:9.28:9.28);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (11.34:11.34:11.34, 9.68:9.68:9.68);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (9.26:9.26:9.26, 9.60:9.60:9.60);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (9.26:9.26:9.26, 9.61:9.61:9.61);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A1 *> O) = (10.35:10.35:10.35, 9.29:9.29:9.29);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (10.34:10.34:10.34, 9.29:9.29:9.29);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (10.35:10.35:10.35, 9.27:9.27:9.27);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (10.35:10.35:10.35, 9.28:9.28:9.28);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (11.34:11.34:11.34, 9.67:9.67:9.67);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A1 *> O) = (9.25:9.25:9.25, 9.61:9.61:9.61);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (9.25:9.25:9.25, 9.62:9.62:9.62);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (9.26:9.26:9.26, 9.60:9.60:9.60);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (9.26:9.26:9.26, 9.61:9.61:9.61);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (11.34:11.34:11.34, 9.68:9.68:9.68);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (10.35:10.35:10.35, 9.27:9.27:9.27);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (11.34:11.34:11.34, 9.67:9.67:9.67);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (9.26:9.26:9.26, 9.60:9.60:9.60);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (10.35:10.35:10.35, 9.29:9.29:9.29);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (10.35:10.35:10.35, 9.27:9.27:9.27);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (9.25:9.25:9.25, 9.61:9.61:9.61);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (9.26:9.26:9.26, 9.60:9.60:9.60);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (11.34:11.34:11.34, 9.67:9.67:9.67);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (11.34:11.34:11.34, 9.68:9.68:9.68);
      ifnone (A1 *> O) = (11.34:11.34:11.34, 9.68:9.68:9.68);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (11.67:11.67:11.67, 9.70:9.70:9.70);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (10.27:10.27:10.27, 10.03:10.03:10.03);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (10.27:10.27:10.27, 10.02:10.02:10.02);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (12.64:12.64:12.64, 10.09:10.09:10.09);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (12.63:12.63:12.63, 10.10:10.10:10.10);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A2 *> O) = (12.63:12.63:12.63, 10.10:10.10:10.10);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (12.63:12.63:12.63, 10.11:10.11:10.11);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (12.64:12.64:12.64, 10.09:10.09:10.09);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (11.67:11.67:11.67, 9.70:9.70:9.70);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (12.63:12.63:12.63, 10.10:10.10:10.10);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (11.67:11.67:11.67, 9.70:9.70:9.70);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (10.27:10.27:10.27, 10.02:10.02:10.02);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (10.27:10.27:10.27, 10.03:10.03:10.03);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A2 *> O) = (11.67:11.67:11.67, 9.71:9.71:9.71);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (11.67:11.67:11.67, 9.72:9.72:9.72);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (11.67:11.67:11.67, 9.70:9.70:9.70);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (11.67:11.67:11.67, 9.70:9.70:9.70);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (12.64:12.64:12.64, 10.09:10.09:10.09);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A2 *> O) = (10.27:10.27:10.27, 10.03:10.03:10.03);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (10.26:10.26:10.26, 10.04:10.04:10.04);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (10.27:10.27:10.27, 10.02:10.02:10.02);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (10.27:10.27:10.27, 10.03:10.03:10.03);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (12.63:12.63:12.63, 10.10:10.10:10.10);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (12.64:12.64:12.64, 10.09:10.09:10.09);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (11.67:11.67:11.67, 9.70:9.70:9.70);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (10.27:10.27:10.27, 10.02:10.02:10.02);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (11.67:11.67:11.67, 9.71:9.71:9.71);
      ifnone (A2 *> O) = (11.67:11.67:11.67, 9.71:9.71:9.71);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AOI2222HHD(O, A1, A2, B1, B2, C1, C2, D1, D2);
   output O;
   input A1, A2, B1, B2, C1, C2, D1, D2;

//Function Block
`protect
   and g1(o1, B1, B2);
   and g3(o2, A1, A2);
   and g4(o3, C1, C2);
   and g5(o4, D1, D2);
   nor g2(O, o1, o2, o3, o4);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (8.99:8.99:8.99, 6.81:6.81:6.81);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (10.72:10.72:10.72, 7.36:7.36:7.36);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D1 *> O) = (7.89:7.89:7.89, 6.80:6.80:6.80);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (7.89:7.89:7.89, 6.80:6.80:6.80);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (8.99:8.99:8.99, 6.81:6.81:6.81);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (8.99:8.99:8.99, 6.81:6.81:6.81);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (7.89:7.89:7.89, 6.80:6.80:6.80);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (8.99:8.99:8.99, 6.81:6.81:6.81);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (10.72:10.72:10.72, 7.36:7.36:7.36);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (10.72:10.72:10.72, 7.36:7.36:7.36);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (7.89:7.89:7.89, 6.80:6.80:6.80);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (8.99:8.99:8.99, 6.81:6.81:6.81);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (7.89:7.89:7.89, 6.80:6.80:6.80);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (8.99:8.99:8.99, 6.81:6.81:6.81);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (10.72:10.72:10.72, 7.36:7.36:7.36);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (10.71:10.71:10.71, 7.36:7.36:7.36);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D1 *> O) = (7.89:7.89:7.89, 6.80:6.80:6.80);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (7.89:7.89:7.89, 6.80:6.80:6.80);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (8.99:8.99:8.99, 6.81:6.81:6.81);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (10.72:10.72:10.72, 7.36:7.36:7.36);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (8.99:8.99:8.99, 6.81:6.81:6.81);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (10.71:10.71:10.71, 7.36:7.36:7.36);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (10.72:10.72:10.72, 7.36:7.36:7.36);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (10.71:10.71:10.71, 7.36:7.36:7.36);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D1 *> O) = (7.89:7.89:7.89, 6.80:6.80:6.80);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (7.89:7.89:7.89, 6.80:6.80:6.80);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (8.99:8.99:8.99, 6.81:6.81:6.81);
      ifnone (D1 *> O) = (8.99:8.99:8.99, 6.81:6.81:6.81);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (11.60:11.60:11.60, 7.45:7.45:7.45);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (11.60:11.60:11.60, 7.45:7.45:7.45);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D2 *> O) = (8.57:8.57:8.57, 6.89:6.89:6.89);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (8.57:8.57:8.57, 6.89:6.89:6.89);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (11.60:11.60:11.60, 7.45:7.45:7.45);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (9.90:9.90:9.90, 6.90:6.90:6.90);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (9.90:9.90:9.90, 6.90:6.90:6.90);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (11.60:11.60:11.60, 7.45:7.45:7.45);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (11.60:11.60:11.60, 7.45:7.45:7.45);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (11.60:11.60:11.60, 7.45:7.45:7.45);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D2 *> O) = (8.57:8.57:8.57, 6.89:6.89:6.89);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (8.57:8.57:8.57, 6.89:6.89:6.89);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (9.90:9.90:9.90, 6.90:6.90:6.90);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (9.90:9.90:9.90, 6.90:6.90:6.90);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (11.60:11.60:11.60, 7.45:7.45:7.45);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D2 *> O) = (8.57:8.57:8.57, 6.89:6.89:6.89);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (8.57:8.57:8.57, 6.89:6.89:6.89);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (9.90:9.90:9.90, 6.90:6.90:6.90);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (9.90:9.90:9.90, 6.90:6.90:6.90);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (8.57:8.57:8.57, 6.89:6.89:6.89);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (11.60:11.60:11.60, 7.45:7.45:7.45);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (9.90:9.90:9.90, 6.90:6.90:6.90);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (11.60:11.60:11.60, 7.45:7.45:7.45);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (8.57:8.57:8.57, 6.89:6.89:6.89);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (9.90:9.90:9.90, 6.90:6.90:6.90);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (8.57:8.57:8.57, 6.89:6.89:6.89);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (9.90:9.90:9.90, 6.90:6.90:6.90);
      ifnone (D2 *> O) = (9.90:9.90:9.90, 6.90:6.90:6.90);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (9.64:9.64:9.64, 7.85:7.85:7.85);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (10.70:10.70:10.70, 7.54:7.54:7.54);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (10.70:10.70:10.70, 7.54:7.54:7.54);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (11.74:11.74:11.74, 7.88:7.88:7.88);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C1 *> O) = (9.64:9.64:9.64, 7.85:7.85:7.85);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (9.64:9.64:9.64, 7.85:7.85:7.85);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (10.70:10.70:10.70, 7.54:7.54:7.54);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (10.70:10.70:10.70, 7.54:7.54:7.54);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (9.64:9.64:9.64, 7.85:7.85:7.85);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (11.74:11.74:11.74, 7.88:7.88:7.88);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (10.70:10.70:10.70, 7.54:7.54:7.54);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (11.74:11.74:11.74, 7.88:7.88:7.88);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (9.64:9.64:9.64, 7.85:7.85:7.85);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (10.70:10.70:10.70, 7.54:7.54:7.54);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (9.64:9.64:9.64, 7.85:7.85:7.85);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (10.70:10.70:10.70, 7.54:7.54:7.54);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (11.74:11.74:11.74, 7.88:7.88:7.88);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (11.74:11.74:11.74, 7.88:7.88:7.88);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C1 *> O) = (9.64:9.64:9.64, 7.85:7.85:7.85);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (9.64:9.64:9.64, 7.85:7.85:7.85);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (11.74:11.74:11.74, 7.88:7.88:7.88);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (10.70:10.70:10.70, 7.54:7.54:7.54);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (11.74:11.74:11.74, 7.88:7.88:7.88);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (10.70:10.70:10.70, 7.54:7.54:7.54);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (11.74:11.74:11.74, 7.88:7.88:7.88);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (11.74:11.74:11.74, 7.88:7.88:7.88);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C1 *> O) = (9.64:9.64:9.64, 7.85:7.85:7.85);
      ifnone (C1 *> O) = (9.64:9.64:9.64, 7.85:7.85:7.85);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (13.32:13.32:13.32, 8.20:8.20:8.20);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (13.32:13.32:13.32, 8.20:8.20:8.20);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C2 *> O) = (10.84:10.84:10.84, 8.16:8.16:8.16);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (10.84:10.84:10.84, 8.16:8.16:8.16);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (13.32:13.32:13.32, 8.20:8.20:8.20);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (12.29:12.29:12.29, 7.86:7.86:7.86);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (13.32:13.32:13.32, 8.20:8.20:8.20);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (12.29:12.29:12.29, 7.86:7.86:7.86);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (13.32:13.32:13.32, 8.20:8.20:8.20);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (13.32:13.32:13.32, 8.20:8.20:8.20);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C2 *> O) = (10.84:10.84:10.84, 8.16:8.16:8.16);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (10.84:10.84:10.84, 8.16:8.16:8.16);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (12.29:12.29:12.29, 7.86:7.86:7.86);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (12.29:12.29:12.29, 7.86:7.86:7.86);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (13.32:13.32:13.32, 8.20:8.20:8.20);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C2 *> O) = (10.84:10.84:10.84, 8.16:8.16:8.16);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (10.84:10.84:10.84, 8.16:8.16:8.16);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (12.29:12.29:12.29, 7.86:7.86:7.86);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (12.29:12.29:12.29, 7.86:7.86:7.86);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (10.84:10.84:10.84, 8.16:8.16:8.16);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (13.32:13.32:13.32, 8.20:8.20:8.20);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (12.29:12.29:12.29, 7.86:7.86:7.86);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (13.32:13.32:13.32, 8.20:8.20:8.20);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (10.84:10.84:10.84, 8.16:8.16:8.16);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (12.29:12.29:12.29, 7.86:7.86:7.86);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (10.84:10.84:10.84, 8.16:8.16:8.16);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (12.29:12.29:12.29, 7.86:7.86:7.86);
      ifnone (C2 *> O) = (12.29:12.29:12.29, 7.86:7.86:7.86);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (11.12:11.12:11.12, 8.07:8.07:8.07);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (11.11:11.11:11.11, 8.07:8.07:8.07);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B1 *> O) = (11.11:11.11:11.11, 8.08:8.08:8.08);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (11.10:11.10:11.10, 8.08:8.08:8.08);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (9.55:9.55:9.55, 7.54:7.54:7.54);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (11.12:11.12:11.12, 8.07:8.07:8.07);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (9.55:9.55:9.55, 7.55:7.55:7.55);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (11.11:11.11:11.11, 8.07:8.07:8.07);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (8.37:8.37:8.37, 7.53:7.53:7.53);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (8.37:8.37:8.37, 7.54:7.54:7.54);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B1 *> O) = (9.54:9.54:9.54, 7.55:7.55:7.55);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (9.53:9.53:9.53, 7.56:7.56:7.56);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (9.55:9.55:9.55, 7.54:7.54:7.54);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (9.55:9.55:9.55, 7.55:7.55:7.55);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (11.12:11.12:11.12, 8.07:8.07:8.07);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B1 *> O) = (8.36:8.36:8.36, 7.54:7.54:7.54);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (8.35:8.35:8.35, 7.55:7.55:7.55);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (8.37:8.37:8.37, 7.53:7.53:7.53);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (8.37:8.37:8.37, 7.54:7.54:7.54);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (11.11:11.11:11.11, 8.08:8.08:8.08);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (9.55:9.55:9.55, 7.54:7.54:7.54);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (11.12:11.12:11.12, 8.07:8.07:8.07);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (8.37:8.37:8.37, 7.53:7.53:7.53);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (9.54:9.54:9.54, 7.55:7.55:7.55);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (9.55:9.55:9.55, 7.54:7.54:7.54);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (8.36:8.36:8.36, 7.54:7.54:7.54);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (8.37:8.37:8.37, 7.53:7.53:7.53);
      ifnone (B1 *> O) = (8.37:8.37:8.37, 7.53:7.53:7.53);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (9.02:9.02:9.02, 7.62:7.62:7.62);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (11.96:11.96:11.96, 8.16:8.16:8.16);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (10.43:10.43:10.43, 7.62:7.62:7.62);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (11.97:11.97:11.97, 8.15:8.15:8.15);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (9.03:9.03:9.03, 7.61:7.61:7.61);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (10.42:10.42:10.42, 7.63:7.63:7.63);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (10.43:10.43:10.43, 7.62:7.62:7.62);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (9.01:9.01:9.01, 7.62:7.62:7.62);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (9.03:9.03:9.03, 7.61:7.61:7.61);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (11.97:11.97:11.97, 8.15:8.15:8.15);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (11.97:11.97:11.97, 8.15:8.15:8.15);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B2 *> O) = (11.96:11.96:11.96, 8.16:8.16:8.16);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (11.96:11.96:11.96, 8.16:8.16:8.16);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (10.43:10.43:10.43, 7.62:7.62:7.62);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (11.97:11.97:11.97, 8.15:8.15:8.15);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (10.43:10.43:10.43, 7.63:7.63:7.63);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (11.97:11.97:11.97, 8.15:8.15:8.15);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (9.03:9.03:9.03, 7.61:7.61:7.61);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (9.02:9.02:9.02, 7.62:7.62:7.62);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B2 *> O) = (10.42:10.42:10.42, 7.63:7.63:7.63);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (10.42:10.42:10.42, 7.64:7.64:7.64);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (10.43:10.43:10.43, 7.62:7.62:7.62);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (10.43:10.43:10.43, 7.63:7.63:7.63);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (11.97:11.97:11.97, 8.15:8.15:8.15);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B2 *> O) = (9.01:9.01:9.01, 7.62:7.62:7.62);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (9.00:9.00:9.00, 7.63:7.63:7.63);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (9.03:9.03:9.03, 7.61:7.61:7.61);
      ifnone (B2 *> O) = (9.03:9.03:9.03, 7.61:7.61:7.61);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A1 *> O) = (12.22:12.22:12.22, 9.10:9.10:9.10);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (12.22:12.22:12.22, 9.10:9.10:9.10);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (11.21:11.21:11.21, 8.70:8.70:8.70);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (12.23:12.23:12.23, 9.09:9.09:9.09);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (11.21:11.21:11.21, 8.71:8.71:8.71);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (12.23:12.23:12.23, 9.09:9.09:9.09);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (10.03:10.03:10.03, 9.03:9.03:9.03);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (10.03:10.03:10.03, 9.04:9.04:9.04);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A1 *> O) = (11.20:11.20:11.20, 8.71:8.71:8.71);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (11.19:11.19:11.19, 8.72:8.72:8.72);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (11.21:11.21:11.21, 8.70:8.70:8.70);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (11.21:11.21:11.21, 8.71:8.71:8.71);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (12.23:12.23:12.23, 9.09:9.09:9.09);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A1 *> O) = (10.02:10.02:10.02, 9.04:9.04:9.04);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (10.01:10.01:10.01, 9.04:9.04:9.04);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (10.03:10.03:10.03, 9.03:9.03:9.03);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (10.03:10.03:10.03, 9.04:9.04:9.04);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (12.22:12.22:12.22, 9.10:9.10:9.10);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (11.21:11.21:11.21, 8.70:8.70:8.70);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (12.23:12.23:12.23, 9.09:9.09:9.09);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (10.03:10.03:10.03, 9.03:9.03:9.03);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (11.20:11.20:11.20, 8.71:8.71:8.71);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (11.21:11.21:11.21, 8.70:8.70:8.70);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (10.02:10.02:10.02, 9.04:9.04:9.04);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (10.03:10.03:10.03, 9.03:9.03:9.03);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (12.23:12.23:12.23, 9.09:9.09:9.09);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (12.23:12.23:12.23, 9.09:9.09:9.09);
      ifnone (A1 *> O) = (12.23:12.23:12.23, 9.09:9.09:9.09);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (12.58:12.58:12.58, 9.13:9.13:9.13);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (11.05:11.05:11.05, 9.46:9.46:9.46);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (11.07:11.07:11.07, 9.45:9.45:9.45);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (13.57:13.57:13.57, 9.51:9.51:9.51);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (13.57:13.57:13.57, 9.51:9.51:9.51);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A2 *> O) = (13.56:13.56:13.56, 9.52:9.52:9.52);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (13.56:13.56:13.56, 9.52:9.52:9.52);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (13.57:13.57:13.57, 9.51:9.51:9.51);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (12.58:12.58:12.58, 9.13:9.13:9.13);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (13.57:13.57:13.57, 9.51:9.51:9.51);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (12.57:12.57:12.57, 9.13:9.13:9.13);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (11.07:11.07:11.07, 9.45:9.45:9.45);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (11.06:11.06:11.06, 9.46:9.46:9.46);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A2 *> O) = (12.57:12.57:12.57, 9.14:9.14:9.14);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (12.56:12.56:12.56, 9.14:9.14:9.14);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (12.58:12.58:12.58, 9.13:9.13:9.13);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (12.57:12.57:12.57, 9.13:9.13:9.13);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (13.57:13.57:13.57, 9.51:9.51:9.51);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A2 *> O) = (11.05:11.05:11.05, 9.46:9.46:9.46);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (11.05:11.05:11.05, 9.47:9.47:9.47);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (11.07:11.07:11.07, 9.45:9.45:9.45);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (11.06:11.06:11.06, 9.46:9.46:9.46);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (13.56:13.56:13.56, 9.52:9.52:9.52);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (13.57:13.57:13.57, 9.51:9.51:9.51);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (12.58:12.58:12.58, 9.13:9.13:9.13);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (11.07:11.07:11.07, 9.45:9.45:9.45);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (12.57:12.57:12.57, 9.14:9.14:9.14);
      ifnone (A2 *> O) = (12.57:12.57:12.57, 9.14:9.14:9.14);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AOI2222KHD(O, A1, A2, B1, B2, C1, C2, D1, D2);
   output O;
   input A1, A2, B1, B2, C1, C2, D1, D2;

//Function Block
`protect
   and g1(o1, B1, B2);
   and g3(o2, A1, A2);
   and g4(o3, C1, C2);
   and g5(o4, D1, D2);
   nor g2(O, o1, o2, o3, o4);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (10.35:10.35:10.35, 8.47:8.47:8.47);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (11.93:11.93:11.93, 9.05:9.05:9.05);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D1 *> O) = (8.91:8.91:8.91, 8.46:8.46:8.46);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (8.90:8.90:8.90, 8.46:8.46:8.46);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (10.35:10.35:10.35, 8.47:8.47:8.47);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (10.35:10.35:10.35, 8.47:8.47:8.47);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (8.91:8.91:8.91, 8.46:8.46:8.46);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (10.35:10.35:10.35, 8.47:8.47:8.47);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (11.93:11.93:11.93, 9.05:9.05:9.05);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (11.93:11.93:11.93, 9.06:9.06:9.06);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (8.91:8.91:8.91, 8.46:8.46:8.46);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (10.35:10.35:10.35, 8.47:8.47:8.47);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (8.91:8.91:8.91, 8.46:8.46:8.46);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (10.35:10.35:10.35, 8.47:8.47:8.47);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (11.93:11.93:11.93, 9.05:9.05:9.05);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (11.93:11.93:11.93, 9.06:9.06:9.06);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D1 *> O) = (8.91:8.91:8.91, 8.46:8.46:8.46);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (8.90:8.90:8.90, 8.46:8.46:8.46);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (10.35:10.35:10.35, 8.47:8.47:8.47);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (11.93:11.93:11.93, 9.05:9.05:9.05);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (10.35:10.35:10.35, 8.47:8.47:8.47);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (11.93:11.93:11.93, 9.06:9.06:9.06);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (11.93:11.93:11.93, 9.06:9.06:9.06);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (11.93:11.93:11.93, 9.06:9.06:9.06);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D1 *> O) = (8.91:8.91:8.91, 8.46:8.46:8.46);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D1 *> O) = (8.90:8.90:8.90, 8.46:8.46:8.46);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (10.35:10.35:10.35, 8.47:8.47:8.47);
      ifnone (D1 *> O) = (10.35:10.35:10.35, 8.47:8.47:8.47);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (12.70:12.70:12.70, 9.13:9.13:9.13);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (12.70:12.70:12.70, 9.13:9.13:9.13);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D2 *> O) = (9.50:9.50:9.50, 8.53:8.53:8.53);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (9.50:9.50:9.50, 8.53:8.53:8.53);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (12.70:12.70:12.70, 9.13:9.13:9.13);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (11.14:11.14:11.14, 8.54:8.54:8.54);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (11.14:11.14:11.14, 8.54:8.54:8.54);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (12.70:12.70:12.70, 9.13:9.13:9.13);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (12.70:12.70:12.70, 9.13:9.13:9.13);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (12.70:12.70:12.70, 9.13:9.13:9.13);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D2 *> O) = (9.50:9.50:9.50, 8.53:8.53:8.53);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (9.50:9.50:9.50, 8.53:8.53:8.53);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (11.14:11.14:11.14, 8.54:8.54:8.54);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (11.14:11.14:11.14, 8.54:8.54:8.54);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (12.70:12.70:12.70, 9.13:9.13:9.13);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (D2 *> O) = (9.50:9.50:9.50, 8.53:8.53:8.53);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (9.50:9.50:9.50, 8.54:8.54:8.54);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (11.14:11.14:11.14, 8.54:8.54:8.54);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (11.14:11.14:11.14, 8.54:8.54:8.54);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (9.50:9.50:9.50, 8.53:8.53:8.53);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (12.70:12.70:12.70, 9.13:9.13:9.13);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (11.14:11.14:11.14, 8.54:8.54:8.54);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (12.70:12.70:12.70, 9.13:9.13:9.13);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (9.50:9.50:9.50, 8.53:8.53:8.53);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (11.14:11.14:11.14, 8.54:8.54:8.54);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (D2 *> O) = (9.50:9.50:9.50, 8.53:8.53:8.53);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (11.14:11.14:11.14, 8.54:8.54:8.54);
      ifnone (D2 *> O) = (11.14:11.14:11.14, 8.54:8.54:8.54);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (10.62:10.62:10.62, 9.65:9.65:9.65);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (12.03:12.03:12.03, 9.34:9.34:9.34);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (12.03:12.03:12.03, 9.34:9.34:9.34);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (12.96:12.96:12.96, 9.68:9.68:9.68);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C1 *> O) = (10.62:10.62:10.62, 9.65:9.65:9.65);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (10.62:10.62:10.62, 9.65:9.65:9.65);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (12.03:12.03:12.03, 9.34:9.34:9.34);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (12.03:12.03:12.03, 9.34:9.34:9.34);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (10.62:10.62:10.62, 9.65:9.65:9.65);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (12.96:12.96:12.96, 9.68:9.68:9.68);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (12.03:12.03:12.03, 9.34:9.34:9.34);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (12.96:12.96:12.96, 9.68:9.68:9.68);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (10.62:10.62:10.62, 9.65:9.65:9.65);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (12.03:12.03:12.03, 9.34:9.34:9.34);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (10.62:10.62:10.62, 9.65:9.65:9.65);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (12.03:12.03:12.03, 9.34:9.34:9.34);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (12.96:12.96:12.96, 9.68:9.68:9.68);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (12.96:12.96:12.96, 9.68:9.68:9.68);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C1 *> O) = (10.62:10.62:10.62, 9.65:9.65:9.65);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C1 *> O) = (10.62:10.62:10.62, 9.65:9.65:9.65);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (12.96:12.96:12.96, 9.68:9.68:9.68);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (12.03:12.03:12.03, 9.34:9.34:9.34);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (12.96:12.96:12.96, 9.68:9.68:9.68);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (12.03:12.03:12.03, 9.34:9.34:9.34);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (12.96:12.96:12.96, 9.68:9.68:9.68);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (12.96:12.96:12.96, 9.68:9.68:9.68);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C1 *> O) = (10.62:10.62:10.62, 9.65:9.65:9.65);
      ifnone (C1 *> O) = (10.62:10.62:10.62, 9.65:9.65:9.65);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (14.39:14.39:14.39, 10.00:10.00:10.00);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (14.39:14.39:14.39, 10.00:10.00:10.00);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C2 *> O) = (11.72:11.72:11.72, 9.97:9.97:9.97);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (11.72:11.72:11.72, 9.97:9.97:9.97);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (14.39:14.39:14.39, 10.00:10.00:10.00);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (13.47:13.47:13.47, 9.66:9.66:9.66);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (14.39:14.39:14.39, 10.00:10.00:10.00);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (13.47:13.47:13.47, 9.66:9.66:9.66);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (14.39:14.39:14.39, 10.00:10.00:10.00);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (14.39:14.39:14.39, 10.00:10.00:10.00);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C2 *> O) = (11.72:11.72:11.72, 9.97:9.97:9.97);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (11.72:11.72:11.72, 9.97:9.97:9.97);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (13.47:13.47:13.47, 9.66:9.66:9.66);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (13.47:13.47:13.47, 9.66:9.66:9.66);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (14.39:14.39:14.39, 10.00:10.00:10.00);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 0) (C2 *> O) = (11.72:11.72:11.72, 9.97:9.97:9.97);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (11.72:11.72:11.72, 9.97:9.97:9.97);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (13.47:13.47:13.47, 9.66:9.66:9.66);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (13.47:13.47:13.47, 9.66:9.66:9.66);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (11.72:11.72:11.72, 9.97:9.97:9.97);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (14.39:14.39:14.39, 10.00:10.00:10.00);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (13.47:13.47:13.47, 9.66:9.66:9.66);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (14.39:14.39:14.39, 10.00:10.00:10.00);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (11.72:11.72:11.72, 9.97:9.97:9.97);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (13.47:13.47:13.47, 9.66:9.66:9.66);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 0) (C2 *> O) = (11.72:11.72:11.72, 9.97:9.97:9.97);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (13.47:13.47:13.47, 9.66:9.66:9.66);
      ifnone (C2 *> O) = (13.47:13.47:13.47, 9.66:9.66:9.66);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (11.96:11.96:11.96, 9.67:9.67:9.67);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (11.95:11.95:11.95, 9.68:9.68:9.68);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B1 *> O) = (11.95:11.95:11.95, 9.69:9.69:9.69);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (11.93:11.93:11.93, 9.70:9.70:9.70);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (10.50:10.50:10.50, 9.10:9.10:9.10);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (11.96:11.96:11.96, 9.67:9.67:9.67);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (10.49:10.49:10.49, 9.11:9.11:9.11);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (11.95:11.95:11.95, 9.68:9.68:9.68);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (9.08:9.08:9.08, 9.09:9.09:9.09);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (9.07:9.07:9.07, 9.10:9.10:9.10);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B1 *> O) = (10.48:10.48:10.48, 9.12:9.12:9.12);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (10.47:10.47:10.47, 9.13:9.13:9.13);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (10.50:10.50:10.50, 9.10:9.10:9.10);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (10.49:10.49:10.49, 9.11:9.11:9.11);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (11.96:11.96:11.96, 9.67:9.67:9.67);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B1 *> O) = (9.05:9.05:9.05, 9.11:9.11:9.11);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (9.04:9.04:9.04, 9.12:9.12:9.12);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (9.08:9.08:9.08, 9.09:9.09:9.09);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (9.07:9.07:9.07, 9.10:9.10:9.10);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (11.95:11.95:11.95, 9.69:9.69:9.69);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (10.50:10.50:10.50, 9.10:9.10:9.10);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (11.96:11.96:11.96, 9.67:9.67:9.67);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (9.08:9.08:9.08, 9.09:9.09:9.09);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (10.48:10.48:10.48, 9.12:9.12:9.12);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (10.50:10.50:10.50, 9.10:9.10:9.10);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B1 *> O) = (9.05:9.05:9.05, 9.11:9.11:9.11);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (9.08:9.08:9.08, 9.09:9.09:9.09);
      ifnone (B1 *> O) = (9.08:9.08:9.08, 9.09:9.09:9.09);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (9.64:9.64:9.64, 9.18:9.18:9.18);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (12.70:12.70:12.70, 9.76:9.76:9.76);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (11.27:11.27:11.27, 9.18:9.18:9.18);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (12.71:12.71:12.71, 9.74:9.74:9.74);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (9.65:9.65:9.65, 9.17:9.17:9.17);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (11.25:11.25:11.25, 9.19:9.19:9.19);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (11.27:11.27:11.27, 9.18:9.18:9.18);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (9.63:9.63:9.63, 9.18:9.18:9.18);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (9.65:9.65:9.65, 9.17:9.17:9.17);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (12.71:12.71:12.71, 9.74:9.74:9.74);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (12.70:12.70:12.70, 9.75:9.75:9.75);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B2 *> O) = (12.70:12.70:12.70, 9.76:9.76:9.76);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (12.69:12.69:12.69, 9.77:9.77:9.77);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (11.27:11.27:11.27, 9.18:9.18:9.18);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (12.71:12.71:12.71, 9.74:9.74:9.74);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (11.26:11.26:11.26, 9.19:9.19:9.19);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (12.70:12.70:12.70, 9.75:9.75:9.75);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (9.65:9.65:9.65, 9.17:9.17:9.17);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (9.64:9.64:9.64, 9.18:9.18:9.18);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B2 *> O) = (11.25:11.25:11.25, 9.19:9.19:9.19);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (11.24:11.24:11.24, 9.20:9.20:9.20);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (11.27:11.27:11.27, 9.18:9.18:9.18);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (11.26:11.26:11.26, 9.19:9.19:9.19);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (12.71:12.71:12.71, 9.74:9.74:9.74);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (B2 *> O) = (9.63:9.63:9.63, 9.18:9.18:9.18);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (B2 *> O) = (9.62:9.62:9.62, 9.19:9.19:9.19);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (9.65:9.65:9.65, 9.17:9.17:9.17);
      ifnone (B2 *> O) = (9.65:9.65:9.65, 9.17:9.17:9.17);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A1 *> O) = (13.04:13.04:13.04, 10.66:10.66:10.66);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (13.03:13.03:13.03, 10.67:10.67:10.67);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (12.15:12.15:12.15, 10.28:10.28:10.28);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (13.06:13.06:13.06, 10.65:10.65:10.65);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (12.14:12.14:12.14, 10.29:10.29:10.29);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (13.05:13.05:13.05, 10.66:10.66:10.66);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (10.73:10.73:10.73, 10.60:10.60:10.60);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (10.72:10.72:10.72, 10.61:10.61:10.61);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A1 *> O) = (12.13:12.13:12.13, 10.29:10.29:10.29);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (12.12:12.12:12.12, 10.30:10.30:10.30);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (12.15:12.15:12.15, 10.28:10.28:10.28);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (12.14:12.14:12.14, 10.29:10.29:10.29);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (13.06:13.06:13.06, 10.65:10.65:10.65);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A1 *> O) = (10.70:10.70:10.70, 10.62:10.62:10.62);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (10.69:10.69:10.69, 10.63:10.63:10.63);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (10.73:10.73:10.73, 10.60:10.60:10.60);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (10.72:10.72:10.72, 10.61:10.61:10.61);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (13.04:13.04:13.04, 10.66:10.66:10.66);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (12.15:12.15:12.15, 10.28:10.28:10.28);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (13.06:13.06:13.06, 10.65:10.65:10.65);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (10.73:10.73:10.73, 10.60:10.60:10.60);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (12.13:12.13:12.13, 10.29:10.29:10.29);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (12.15:12.15:12.15, 10.28:10.28:10.28);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A1 *> O) = (10.70:10.70:10.70, 10.62:10.62:10.62);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (10.73:10.73:10.73, 10.60:10.60:10.60);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (13.06:13.06:13.06, 10.65:10.65:10.65);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (13.05:13.05:13.05, 10.66:10.66:10.66);
      ifnone (A1 *> O) = (13.05:13.05:13.05, 10.66:10.66:10.66);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (13.43:13.43:13.43, 10.65:10.65:10.65);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (11.69:11.69:11.69, 10.99:10.99:10.99);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (11.71:11.71:11.71, 10.98:10.98:10.98);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (14.33:14.33:14.33, 11.03:11.03:11.03);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (14.32:14.32:14.32, 11.04:11.04:11.04);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A2 *> O) = (14.31:14.31:14.31, 11.04:11.04:11.04);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (14.30:14.30:14.30, 11.05:11.05:11.05);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (14.33:14.33:14.33, 11.03:11.03:11.03);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (13.43:13.43:13.43, 10.65:10.65:10.65);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (14.32:14.32:14.32, 11.04:11.04:11.04);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (13.42:13.42:13.42, 10.66:10.66:10.66);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (11.71:11.71:11.71, 10.98:10.98:10.98);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (11.70:11.70:11.70, 10.99:10.99:10.99);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A2 *> O) = (13.41:13.41:13.41, 10.67:10.67:10.67);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (13.40:13.40:13.40, 10.68:10.68:10.68);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (13.43:13.43:13.43, 10.65:10.65:10.65);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (13.42:13.42:13.42, 10.66:10.66:10.66);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (14.33:14.33:14.33, 11.03:11.03:11.03);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 0) (A2 *> O) = (11.69:11.69:11.69, 10.99:10.99:10.99);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (11.68:11.68:11.68, 11.01:11.01:11.01);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (11.71:11.71:11.71, 10.98:10.98:10.98);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (11.70:11.70:11.70, 10.99:10.99:10.99);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (14.31:14.31:14.31, 11.04:11.04:11.04);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (14.33:14.33:14.33, 11.03:11.03:11.03);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (13.43:13.43:13.43, 10.65:10.65:10.65);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (11.71:11.71:11.71, 10.98:10.98:10.98);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 0) (A2 *> O) = (13.41:13.41:13.41, 10.67:10.67:10.67);
      ifnone (A2 *> O) = (13.41:13.41:13.41, 10.67:10.67:10.67);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AOI222BHD(O, A1, A2, B1, B2, C1, C2);
   output O;
   input A1, A2, B1, B2, C1, C2;

//Function Block
`protect
   and g1(o1, B1, B2);
   and g3(o2, A1, A2);
   and g4(o3, C1, C2);
   nor g2(O, o1, o2, o3);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1) (C1 *> O) = (4.37:4.37:4.37, 2.35:2.35:2.35);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0) (C1 *> O) = (4.86:4.86:4.86, 2.41:2.41:2.41);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C1 *> O) = (5.77:5.77:5.77, 2.42:2.42:2.42);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C1 *> O) = (5.85:5.85:5.85, 2.42:2.42:2.42);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0) (C1 *> O) = (5.34:5.34:5.34, 2.42:2.42:2.42);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C1 *> O) = (6.94:6.94:6.94, 2.52:2.52:2.52);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0) (C1 *> O) = (4.00:4.00:4.00, 2.34:2.34:2.34);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0) (C1 *> O) = (3.69:3.69:3.69, 2.34:2.34:2.34);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C1 *> O) = (4.70:4.70:4.70, 2.35:2.35:2.35);
      ifnone (C1 *> O) = (4.70:4.70:4.70, 2.35:2.35:2.35);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0) (C2 *> O) = (4.34:4.34:4.34, 2.46:2.46:2.46);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C2 *> O) = (5.68:5.68:5.68, 2.47:2.47:2.47);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1) (C2 *> O) = (5.20:5.20:5.20, 2.46:2.46:2.46);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0) (C2 *> O) = (5.66:5.66:5.66, 2.53:2.53:2.53);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C2 *> O) = (6.85:6.85:6.85, 2.54:2.54:2.54);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C2 *> O) = (6.76:6.76:6.76, 2.54:2.54:2.54);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0) (C2 *> O) = (6.17:6.17:6.17, 2.54:2.54:2.54);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C2 *> O) = (7.94:7.94:7.94, 2.63:2.63:2.63);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0) (C2 *> O) = (4.79:4.79:4.79, 2.46:2.46:2.46);
      ifnone (C2 *> O) = (4.79:4.79:4.79, 2.46:2.46:2.46);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0) (B1 *> O) = (8.74:8.74:8.74, 3.72:3.72:3.72);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B1 *> O) = (10.10:10.10:10.10, 3.27:3.27:3.27);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B1 *> O) = (10.01:10.01:10.01, 3.27:3.27:3.27);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0) (B1 *> O) = (8.45:8.45:8.45, 3.26:3.26:3.26);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B1 *> O) = (11.22:11.22:11.22, 3.44:3.44:3.44);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0) (B1 *> O) = (7.78:7.78:7.78, 3.58:3.58:3.58);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0) (B1 *> O) = (6.42:6.42:6.42, 3.57:3.57:3.57);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B1 *> O) = (8.89:8.89:8.89, 3.14:3.14:3.14);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1) (B1 *> O) = (7.45:7.45:7.45, 3.13:3.13:3.13);
      ifnone (B1 *> O) = (7.45:7.45:7.45, 3.13:3.13:3.13);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1) (B2 *> O) = (8.31:8.31:8.31, 3.22:3.22:3.22);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0) (B2 *> O) = (9.60:9.60:9.60, 3.82:3.82:3.82);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B2 *> O) = (11.12:11.12:11.12, 3.37:3.37:3.37);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B2 *> O) = (11.03:11.03:11.03, 3.37:3.37:3.37);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0) (B2 *> O) = (9.29:9.29:9.29, 3.36:3.36:3.36);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B2 *> O) = (12.22:12.22:12.22, 3.54:3.54:3.54);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0) (B2 *> O) = (8.66:8.66:8.66, 3.68:3.68:3.68);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0) (B2 *> O) = (7.11:7.11:7.11, 3.67:3.67:3.67);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B2 *> O) = (9.93:9.93:9.93, 3.23:3.23:3.23);
      ifnone (B2 *> O) = (9.93:9.93:9.93, 3.23:3.23:3.23);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (A1 *> O) = (9.37:9.37:9.37, 3.94:3.94:3.94);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (A1 *> O) = (7.98:7.98:7.98, 4.13:4.13:4.13);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A1 *> O) = (10.47:10.47:10.47, 3.26:3.26:3.26);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (A1 *> O) = (9.13:9.13:9.13, 3.36:3.36:3.36);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (A1 *> O) = (10.41:10.41:10.41, 4.13:4.13:4.13);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A1 *> O) = (11.69:11.69:11.69, 3.44:3.44:3.44);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A1 *> O) = (11.68:11.68:11.68, 3.44:3.44:3.44);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (A1 *> O) = (10.15:10.15:10.15, 3.55:3.55:3.55);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A1 *> O) = (12.89:12.89:12.89, 3.66:3.66:3.66);
      ifnone (A1 *> O) = (12.89:12.89:12.89, 3.66:3.66:3.66);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A2 *> O) = (13.80:13.80:13.80, 3.72:3.72:3.72);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (A2 *> O) = (10.18:10.18:10.18, 4.00:4.00:4.00);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (A2 *> O) = (8.63:8.63:8.63, 4.19:4.19:4.19);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A2 *> O) = (11.42:11.42:11.42, 3.31:3.31:3.31);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (A2 *> O) = (9.93:9.93:9.93, 3.41:3.41:3.41);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (A2 *> O) = (11.19:11.19:11.19, 4.19:4.19:4.19);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A2 *> O) = (12.61:12.61:12.61, 3.49:3.49:3.49);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A2 *> O) = (12.61:12.61:12.61, 3.49:3.49:3.49);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (A2 *> O) = (10.92:10.92:10.92, 3.60:3.60:3.60);
      ifnone (A2 *> O) = (10.92:10.92:10.92, 3.60:3.60:3.60);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AOI222EHD(O, A1, A2, B1, B2, C1, C2);
   output O;
   input A1, A2, B1, B2, C1, C2;

//Function Block
`protect
   and g1(o1, B1, B2);
   and g3(o2, A1, A2);
   and g4(o3, C1, C2);
   nor g2(O, o1, o2, o3);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1) (C1 *> O) = (6.62:6.62:6.62, 6.42:6.42:6.42);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0) (C1 *> O) = (6.62:6.62:6.62, 6.42:6.42:6.42);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C1 *> O) = (6.62:6.62:6.62, 6.42:6.42:6.42);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C1 *> O) = (6.62:6.62:6.62, 6.42:6.42:6.42);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0) (C1 *> O) = (6.62:6.62:6.62, 6.42:6.42:6.42);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C1 *> O) = (6.62:6.62:6.62, 6.42:6.42:6.42);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0) (C1 *> O) = (6.62:6.62:6.62, 6.42:6.42:6.42);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0) (C1 *> O) = (6.62:6.62:6.62, 6.42:6.42:6.42);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C1 *> O) = (6.62:6.62:6.62, 6.42:6.42:6.42);
      ifnone (C1 *> O) = (6.62:6.62:6.62, 6.42:6.42:6.42);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0) (C2 *> O) = (7.25:7.25:7.25, 6.54:6.54:6.54);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C2 *> O) = (7.25:7.25:7.25, 6.54:6.54:6.54);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1) (C2 *> O) = (7.25:7.25:7.25, 6.54:6.54:6.54);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0) (C2 *> O) = (7.25:7.25:7.25, 6.54:6.54:6.54);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C2 *> O) = (7.25:7.25:7.25, 6.54:6.54:6.54);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C2 *> O) = (7.25:7.25:7.25, 6.54:6.54:6.54);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0) (C2 *> O) = (7.25:7.25:7.25, 6.54:6.54:6.54);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C2 *> O) = (7.25:7.25:7.25, 6.54:6.54:6.54);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0) (C2 *> O) = (7.25:7.25:7.25, 6.54:6.54:6.54);
      ifnone (C2 *> O) = (7.25:7.25:7.25, 6.54:6.54:6.54);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0) (B1 *> O) = (10.01:10.01:10.01, 8.32:8.32:8.32);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B1 *> O) = (8.44:8.44:8.44, 7.69:7.69:7.69);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B1 *> O) = (10.02:10.02:10.02, 8.30:8.30:8.30);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0) (B1 *> O) = (7.45:7.45:7.45, 7.68:7.68:7.68);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B1 *> O) = (10.02:10.02:10.02, 8.30:8.30:8.30);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0) (B1 *> O) = (8.43:8.43:8.43, 7.71:7.71:7.71);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0) (B1 *> O) = (7.43:7.43:7.43, 7.70:7.70:7.70);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B1 *> O) = (8.44:8.44:8.44, 7.69:7.69:7.69);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1) (B1 *> O) = (7.45:7.45:7.45, 7.68:7.68:7.68);
      ifnone (B1 *> O) = (7.45:7.45:7.45, 7.68:7.68:7.68);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1) (B2 *> O) = (8.03:8.03:8.03, 7.76:7.76:7.76);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0) (B2 *> O) = (10.76:10.76:10.76, 8.39:8.39:8.39);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B2 *> O) = (9.22:9.22:9.22, 7.77:7.77:7.77);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B2 *> O) = (10.77:10.77:10.77, 8.37:8.37:8.37);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0) (B2 *> O) = (8.03:8.03:8.03, 7.76:7.76:7.76);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B2 *> O) = (10.77:10.77:10.77, 8.37:8.37:8.37);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0) (B2 *> O) = (9.21:9.21:9.21, 7.79:7.79:7.79);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0) (B2 *> O) = (8.02:8.02:8.02, 7.78:7.78:7.78);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B2 *> O) = (9.22:9.22:9.22, 7.77:7.77:7.77);
      ifnone (B2 *> O) = (9.22:9.22:9.22, 7.77:7.77:7.77);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (A1 *> O) = (10.11:10.11:10.11, 8.55:8.55:8.55);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (A1 *> O) = (9.06:9.06:9.06, 8.87:8.87:8.87);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A1 *> O) = (10.12:10.12:10.12, 8.53:8.53:8.53);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (A1 *> O) = (9.07:9.07:9.07, 8.86:8.86:8.86);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (A1 *> O) = (11.01:11.01:11.01, 8.90:8.90:8.90);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A1 *> O) = (10.12:10.12:10.12, 8.53:8.53:8.53);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A1 *> O) = (11.02:11.02:11.02, 8.88:8.88:8.88);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (A1 *> O) = (9.07:9.07:9.07, 8.86:8.86:8.86);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A1 *> O) = (11.02:11.02:11.02, 8.88:8.88:8.88);
      ifnone (A1 *> O) = (11.02:11.02:11.02, 8.88:8.88:8.88);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A2 *> O) = (12.45:12.45:12.45, 9.23:9.23:9.23);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (A2 *> O) = (11.56:11.56:11.56, 8.90:8.90:8.90);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (A2 *> O) = (10.17:10.17:10.17, 9.22:9.22:9.22);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A2 *> O) = (11.57:11.57:11.57, 8.88:8.88:8.88);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (A2 *> O) = (10.18:10.18:10.18, 9.20:9.20:9.20);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (A2 *> O) = (12.44:12.44:12.44, 9.25:9.25:9.25);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A2 *> O) = (12.45:12.45:12.45, 9.23:9.23:9.23);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A2 *> O) = (11.57:11.57:11.57, 8.88:8.88:8.88);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (A2 *> O) = (10.18:10.18:10.18, 9.20:9.20:9.20);
      ifnone (A2 *> O) = (10.18:10.18:10.18, 9.20:9.20:9.20);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AOI222HHD(O, A1, A2, B1, B2, C1, C2);
   output O;
   input A1, A2, B1, B2, C1, C2;

//Function Block
`protect
   and g1(o1, B1, B2);
   and g3(o2, A1, A2);
   and g4(o3, C1, C2);
   nor g2(O, o1, o2, o3);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1) (C1 *> O) = (7.61:7.61:7.61, 5.88:5.88:5.88);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0) (C1 *> O) = (7.61:7.61:7.61, 5.88:5.88:5.88);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C1 *> O) = (7.61:7.61:7.61, 5.88:5.88:5.88);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C1 *> O) = (7.61:7.61:7.61, 5.88:5.88:5.88);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0) (C1 *> O) = (7.61:7.61:7.61, 5.88:5.88:5.88);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C1 *> O) = (7.61:7.61:7.61, 5.88:5.88:5.88);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0) (C1 *> O) = (7.61:7.61:7.61, 5.88:5.88:5.88);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0) (C1 *> O) = (7.61:7.61:7.61, 5.88:5.88:5.88);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C1 *> O) = (7.61:7.61:7.61, 5.88:5.88:5.88);
      ifnone (C1 *> O) = (7.61:7.61:7.61, 5.88:5.88:5.88);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0) (C2 *> O) = (8.32:8.32:8.32, 5.99:5.99:5.99);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C2 *> O) = (8.32:8.32:8.32, 5.99:5.99:5.99);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1) (C2 *> O) = (8.32:8.32:8.32, 5.99:5.99:5.99);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0) (C2 *> O) = (8.32:8.32:8.32, 5.99:5.99:5.99);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C2 *> O) = (8.32:8.32:8.32, 5.99:5.99:5.99);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C2 *> O) = (8.32:8.32:8.32, 5.99:5.99:5.99);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0) (C2 *> O) = (8.32:8.32:8.32, 5.99:5.99:5.99);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C2 *> O) = (8.32:8.32:8.32, 5.99:5.99:5.99);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0) (C2 *> O) = (8.32:8.32:8.32, 5.99:5.99:5.99);
      ifnone (C2 *> O) = (8.32:8.32:8.32, 5.99:5.99:5.99);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0) (B1 *> O) = (11.36:11.36:11.36, 7.33:7.33:7.33);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B1 *> O) = (9.62:9.62:9.62, 6.75:6.75:6.75);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B1 *> O) = (11.38:11.38:11.38, 7.31:7.31:7.31);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0) (B1 *> O) = (8.43:8.43:8.43, 6.74:6.74:6.74);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B1 *> O) = (11.38:11.38:11.38, 7.31:7.31:7.31);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0) (B1 *> O) = (9.60:9.60:9.60, 6.77:6.77:6.77);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0) (B1 *> O) = (8.40:8.40:8.40, 6.76:6.76:6.76);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B1 *> O) = (9.62:9.62:9.62, 6.75:6.75:6.75);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1) (B1 *> O) = (8.43:8.43:8.43, 6.74:6.74:6.74);
      ifnone (B1 *> O) = (8.43:8.43:8.43, 6.74:6.74:6.74);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1) (B2 *> O) = (9.09:9.09:9.09, 6.83:6.83:6.83);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0) (B2 *> O) = (12.22:12.22:12.22, 7.41:7.41:7.41);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B2 *> O) = (10.51:10.51:10.51, 6.83:6.83:6.83);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B2 *> O) = (12.24:12.24:12.24, 7.39:7.39:7.39);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0) (B2 *> O) = (9.09:9.09:9.09, 6.83:6.83:6.83);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B2 *> O) = (12.24:12.24:12.24, 7.39:7.39:7.39);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0) (B2 *> O) = (10.49:10.49:10.49, 6.85:6.85:6.85);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0) (B2 *> O) = (9.06:9.06:9.06, 6.84:6.84:6.84);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B2 *> O) = (10.51:10.51:10.51, 6.83:6.83:6.83);
      ifnone (B2 *> O) = (10.51:10.51:10.51, 6.83:6.83:6.83);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (A1 *> O) = (11.28:11.28:11.28, 7.50:7.50:7.50);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (A1 *> O) = (10.08:10.08:10.08, 7.80:7.80:7.80);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A1 *> O) = (11.30:11.30:11.30, 7.48:7.48:7.48);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (A1 *> O) = (10.11:10.11:10.11, 7.78:7.78:7.78);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (A1 *> O) = (12.31:12.31:12.31, 7.83:7.83:7.83);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A1 *> O) = (11.30:11.30:11.30, 7.48:7.48:7.48);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A1 *> O) = (12.33:12.33:12.33, 7.81:7.81:7.81);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (A1 *> O) = (10.11:10.11:10.11, 7.78:7.78:7.78);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A1 *> O) = (12.33:12.33:12.33, 7.81:7.81:7.81);
      ifnone (A1 *> O) = (12.33:12.33:12.33, 7.81:7.81:7.81);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A2 *> O) = (13.93:13.93:13.93, 8.15:8.15:8.15);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (A2 *> O) = (12.90:12.90:12.90, 7.83:7.83:7.83);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (A2 *> O) = (11.31:11.31:11.31, 8.13:8.13:8.13);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A2 *> O) = (12.92:12.92:12.92, 7.82:7.82:7.82);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (A2 *> O) = (11.33:11.33:11.33, 8.12:8.12:8.12);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (A2 *> O) = (13.91:13.91:13.91, 8.16:8.16:8.16);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A2 *> O) = (13.93:13.93:13.93, 8.15:8.15:8.15);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A2 *> O) = (12.92:12.92:12.92, 7.82:7.82:7.82);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (A2 *> O) = (11.33:11.33:11.33, 8.12:8.12:8.12);
      ifnone (A2 *> O) = (11.33:11.33:11.33, 8.12:8.12:8.12);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AOI222KHD(O, A1, A2, B1, B2, C1, C2);
   output O;
   input A1, A2, B1, B2, C1, C2;

//Function Block
`protect
   and g1(o1, B1, B2);
   and g3(o2, A1, A2);
   and g4(o3, C1, C2);
   nor g2(O, o1, o2, o3);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1) (C1 *> O) = (8.06:8.06:8.06, 7.54:7.54:7.54);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0) (C1 *> O) = (8.06:8.06:8.06, 7.54:7.54:7.54);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C1 *> O) = (8.06:8.06:8.06, 7.54:7.54:7.54);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C1 *> O) = (8.06:8.06:8.06, 7.54:7.54:7.54);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0) (C1 *> O) = (8.06:8.06:8.06, 7.54:7.54:7.54);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C1 *> O) = (8.06:8.06:8.06, 7.54:7.54:7.54);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0) (C1 *> O) = (8.06:8.06:8.06, 7.54:7.54:7.54);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0) (C1 *> O) = (8.06:8.06:8.06, 7.54:7.54:7.54);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C1 *> O) = (8.06:8.06:8.06, 7.54:7.54:7.54);
      ifnone (C1 *> O) = (8.06:8.06:8.06, 7.54:7.54:7.54);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 0) (C2 *> O) = (8.70:8.70:8.70, 7.64:7.64:7.64);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C2 *> O) = (8.70:8.70:8.70, 7.64:7.64:7.64);
      if (A1 == 0 && A2 == 0 && B1 == 0 && B2 == 1) (C2 *> O) = (8.70:8.70:8.70, 7.64:7.64:7.64);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 0) (C2 *> O) = (8.70:8.70:8.70, 7.64:7.64:7.64);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C2 *> O) = (8.70:8.70:8.70, 7.64:7.64:7.64);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C2 *> O) = (8.70:8.70:8.70, 7.64:7.64:7.64);
      if (A1 == 0 && A2 == 0 && B1 == 1 && B2 == 0) (C2 *> O) = (8.70:8.70:8.70, 7.64:7.64:7.64);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C2 *> O) = (8.70:8.70:8.70, 7.64:7.64:7.64);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 0) (C2 *> O) = (8.70:8.70:8.70, 7.64:7.64:7.64);
      ifnone (C2 *> O) = (8.70:8.70:8.70, 7.64:7.64:7.64);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0) (B1 *> O) = (12.52:12.52:12.52, 8.91:8.91:8.91);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B1 *> O) = (10.82:10.82:10.82, 8.29:8.29:8.29);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B1 *> O) = (12.55:12.55:12.55, 8.88:8.88:8.88);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0) (B1 *> O) = (9.33:9.33:9.33, 8.28:8.28:8.28);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B1 *> O) = (12.55:12.55:12.55, 8.88:8.88:8.88);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0) (B1 *> O) = (10.79:10.79:10.79, 8.31:8.31:8.31);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0) (B1 *> O) = (9.29:9.29:9.29, 8.30:8.30:8.30);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B1 *> O) = (10.82:10.82:10.82, 8.29:8.29:8.29);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1) (B1 *> O) = (9.33:9.33:9.33, 8.28:8.28:8.28);
      ifnone (B1 *> O) = (9.33:9.33:9.33, 8.28:8.28:8.28);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 1) (B2 *> O) = (9.97:9.97:9.97, 8.35:8.35:8.35);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 0) (B2 *> O) = (13.35:13.35:13.35, 8.98:8.98:8.98);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B2 *> O) = (11.67:11.67:11.67, 8.36:8.36:8.36);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B2 *> O) = (13.38:13.38:13.38, 8.95:8.95:8.95);
      if (A1 == 0 && A2 == 0 && C1 == 1 && C2 == 0) (B2 *> O) = (9.97:9.97:9.97, 8.35:8.35:8.35);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B2 *> O) = (13.38:13.38:13.38, 8.95:8.95:8.95);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 0) (B2 *> O) = (11.64:11.64:11.64, 8.39:8.39:8.39);
      if (A1 == 0 && A2 == 0 && C1 == 0 && C2 == 0) (B2 *> O) = (9.93:9.93:9.93, 8.38:8.38:8.38);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B2 *> O) = (11.67:11.67:11.67, 8.36:8.36:8.36);
      ifnone (B2 *> O) = (11.67:11.67:11.67, 8.36:8.36:8.36);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (A1 *> O) = (12.44:12.44:12.44, 9.09:9.09:9.09);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (A1 *> O) = (10.95:10.95:10.95, 9.37:9.37:9.37);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A1 *> O) = (12.47:12.47:12.47, 9.06:9.06:9.06);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (A1 *> O) = (10.99:10.99:10.99, 9.35:9.35:9.35);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (A1 *> O) = (13.45:13.45:13.45, 9.43:9.43:9.43);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A1 *> O) = (12.47:12.47:12.47, 9.06:9.06:9.06);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A1 *> O) = (13.48:13.48:13.48, 9.40:9.40:9.40);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (A1 *> O) = (10.99:10.99:10.99, 9.35:9.35:9.35);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A1 *> O) = (13.48:13.48:13.48, 9.40:9.40:9.40);
      ifnone (A1 *> O) = (13.48:13.48:13.48, 9.40:9.40:9.40);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A2 *> O) = (15.04:15.04:15.04, 9.73:9.73:9.73);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 0) (A2 *> O) = (14.02:14.02:14.02, 9.42:9.42:9.42);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 0) (A2 *> O) = (12.16:12.16:12.16, 9.70:9.70:9.70);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A2 *> O) = (14.05:14.05:14.05, 9.39:9.39:9.39);
      if (B1 == 0 && B2 == 0 && C1 == 0 && C2 == 1) (A2 *> O) = (12.19:12.19:12.19, 9.68:9.68:9.68);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 0) (A2 *> O) = (15.01:15.01:15.01, 9.76:9.76:9.76);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A2 *> O) = (15.04:15.04:15.04, 9.73:9.73:9.73);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A2 *> O) = (14.05:14.05:14.05, 9.39:9.39:9.39);
      if (B1 == 0 && B2 == 0 && C1 == 1 && C2 == 0) (A2 *> O) = (12.19:12.19:12.19, 9.68:9.68:9.68);
      ifnone (A2 *> O) = (12.19:12.19:12.19, 9.68:9.68:9.68);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AOI22BHD(O, A1, A2, B1, B2);
   output O;
   input A1, A2, B1, B2;

//Function Block
`protect
   and g1(o1, B1, B2);
   and g3(o2, A1, A2);
   nor g2(O, o1, o2);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (A1 == 1 && A2 == 0) (B1 *> O) = (5.64:5.64:5.64, 2.01:2.01:2.01);
      if (A1 == 0 && A2 == 1) (B1 *> O) = (3.89:3.89:3.89, 1.94:1.94:1.94);
      if (A1 == 0 && A2 == 0) (B1 *> O) = (3.17:3.17:3.17, 1.93:1.93:1.93);
      ifnone (B1 *> O) = (3.17:3.17:3.17, 1.93:1.93:1.93);
      if (A1 == 0 && A2 == 1) (B2 *> O) = (4.66:4.66:4.66, 2.03:2.03:2.03);
      if (A1 == 0 && A2 == 0) (B2 *> O) = (3.74:3.74:3.74, 2.02:2.02:2.02);
      if (A1 == 1 && A2 == 0) (B2 *> O) = (6.42:6.42:6.42, 2.10:2.10:2.10);
      ifnone (B2 *> O) = (6.42:6.42:6.42, 2.10:2.10:2.10);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (5.56:5.56:5.56, 2.40:2.40:2.40);
      if (B1 == 0 && B2 == 0) (A1 *> O) = (4.67:4.67:4.67, 2.74:2.74:2.74);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (6.46:6.46:6.46, 2.51:2.51:2.51);
      ifnone (A1 *> O) = (6.46:6.46:6.46, 2.51:2.51:2.51);
      if (B1 == 0 && B2 == 0) (A2 *> O) = (6.01:6.01:6.01, 3.11:3.11:3.11);
      if (B1 == 1 && B2 == 0) (A2 *> O) = (8.18:8.18:8.18, 2.89:2.89:2.89);
      if (B1 == 0 && B2 == 1) (A2 *> O) = (7.27:7.27:7.27, 2.78:2.78:2.78);
      ifnone (A2 *> O) = (7.27:7.27:7.27, 2.78:2.78:2.78);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AOI22EHD(O, A1, A2, B1, B2);
   output O;
   input A1, A2, B1, B2;

//Function Block
`protect
   and g1(o1, B1, B2);
   and g3(o2, A1, A2);
   nor g2(O, o1, o2);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (A1 == 1 && A2 == 0) (B1 *> O) = (9.66:9.66:9.66, 6.33:6.33:6.33);
      if (A1 == 0 && A2 == 1) (B1 *> O) = (7.99:7.99:7.99, 5.78:5.78:5.78);
      if (A1 == 0 && A2 == 0) (B1 *> O) = (7.00:7.00:7.00, 5.77:5.77:5.77);
      ifnone (B1 *> O) = (7.00:7.00:7.00, 5.77:5.77:5.77);
      if (A1 == 0 && A2 == 1) (B2 *> O) = (8.80:8.80:8.80, 5.87:5.87:5.87);
      if (A1 == 0 && A2 == 0) (B2 *> O) = (7.61:7.61:7.61, 5.86:5.86:5.86);
      if (A1 == 1 && A2 == 0) (B2 *> O) = (10.45:10.45:10.45, 6.41:6.41:6.41);
      ifnone (B2 *> O) = (10.45:10.45:10.45, 6.41:6.41:6.41);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (9.66:9.66:9.66, 6.55:6.55:6.55);
      if (B1 == 0 && B2 == 0) (A1 *> O) = (8.66:8.66:8.66, 6.90:6.90:6.90);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (10.60:10.60:10.60, 6.87:6.87:6.87);
      ifnone (A1 *> O) = (10.60:10.60:10.60, 6.87:6.87:6.87);
      if (B1 == 0 && B2 == 0) (A2 *> O) = (9.84:9.84:9.84, 7.26:7.26:7.26);
      if (B1 == 1 && B2 == 0) (A2 *> O) = (12.14:12.14:12.14, 7.24:7.24:7.24);
      if (B1 == 0 && B2 == 1) (A2 *> O) = (11.22:11.22:11.22, 6.92:6.92:6.92);
      ifnone (A2 *> O) = (11.22:11.22:11.22, 6.92:6.92:6.92);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AOI22HHD(O, A1, A2, B1, B2);
   output O;
   input A1, A2, B1, B2;

//Function Block
`protect
   and g1(o1, B1, B2);
   and g3(o2, A1, A2);
   nor g2(O, o1, o2);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (A1 == 1 && A2 == 0) (B1 *> O) = (10.80:10.80:10.80, 6.53:6.53:6.53);
      if (A1 == 0 && A2 == 1) (B1 *> O) = (8.22:8.22:8.22, 5.98:5.98:5.98);
      if (A1 == 0 && A2 == 0) (B1 *> O) = (7.23:7.23:7.23, 5.97:5.97:5.97);
      ifnone (B1 *> O) = (7.23:7.23:7.23, 5.97:5.97:5.97);
      if (A1 == 0 && A2 == 1) (B2 *> O) = (9.11:9.11:9.11, 6.07:6.07:6.07);
      if (A1 == 0 && A2 == 0) (B2 *> O) = (7.92:7.92:7.92, 6.06:6.06:6.06);
      if (A1 == 1 && A2 == 0) (B2 *> O) = (11.77:11.77:11.77, 6.61:6.61:6.61);
      ifnone (B2 *> O) = (11.77:11.77:11.77, 6.61:6.61:6.61);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (9.80:9.80:9.80, 6.66:6.66:6.66);
      if (B1 == 0 && B2 == 0) (A1 *> O) = (8.69:8.69:8.69, 6.96:6.96:6.96);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (10.83:10.83:10.83, 6.99:6.99:6.99);
      ifnone (A1 *> O) = (10.83:10.83:10.83, 6.99:6.99:6.99);
      if (B1 == 0 && B2 == 0) (A2 *> O) = (11.15:11.15:11.15, 7.27:7.27:7.27);
      if (B1 == 1 && B2 == 0) (A2 *> O) = (13.76:13.76:13.76, 7.30:7.30:7.30);
      if (B1 == 0 && B2 == 1) (A2 *> O) = (12.62:12.62:12.62, 6.98:6.98:6.98);
      ifnone (A2 *> O) = (12.62:12.62:12.62, 6.98:6.98:6.98);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module AOI22KHD(O, A1, A2, B1, B2);
   output O;
   input A1, A2, B1, B2;

//Function Block
`protect
   and g1(o1, B1, B2);
   and g3(o2, A1, A2);
   nor g2(O, o1, o2);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (A1 == 1 && A2 == 0) (B1 *> O) = (11.10:11.10:11.10, 7.96:7.96:7.96);
      if (A1 == 0 && A2 == 1) (B1 *> O) = (9.26:9.26:9.26, 7.37:7.37:7.37);
      if (A1 == 0 && A2 == 0) (B1 *> O) = (8.04:8.04:8.04, 7.36:7.36:7.36);
      ifnone (B1 *> O) = (8.04:8.04:8.04, 7.36:7.36:7.36);
      if (A1 == 0 && A2 == 1) (B2 *> O) = (10.18:10.18:10.18, 7.45:7.45:7.45);
      if (A1 == 0 && A2 == 0) (B2 *> O) = (8.73:8.73:8.73, 7.44:7.44:7.44);
      if (A1 == 1 && A2 == 0) (B2 *> O) = (12.00:12.00:12.00, 8.04:8.04:8.04);
      ifnone (B2 *> O) = (12.00:12.00:12.00, 8.04:8.04:8.04);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (10.89:10.89:10.89, 8.11:8.11:8.11);
      if (B1 == 0 && B2 == 0) (A1 *> O) = (9.75:9.75:9.75, 8.40:8.40:8.40);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (11.95:11.95:11.95, 8.45:8.45:8.45);
      ifnone (A1 *> O) = (11.95:11.95:11.95, 8.45:8.45:8.45);
      if (B1 == 0 && B2 == 0) (A2 *> O) = (11.05:11.05:11.05, 8.74:8.74:8.74);
      if (B1 == 1 && B2 == 0) (A2 *> O) = (13.64:13.64:13.64, 8.80:8.80:8.80);
      if (B1 == 0 && B2 == 1) (A2 *> O) = (12.60:12.60:12.60, 8.45:8.45:8.45);
      ifnone (A2 *> O) = (12.60:12.60:12.60, 8.45:8.45:8.45);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module BHD1HD(H);
  inout H;

//Function Block
`protect
   buf (z,H);
   buf (weak1, weak0) (H,z);

//Specify Block
   specify
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module BUFBEHD(O, I, EB);
   output O;
   input I, EB;

//Function Block
`protect
   bufif0 g1(O, I, EB);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (5.70:5.70:5.70, 5.97:5.97:5.97);
      (EB *> O) = (1.79:1.79:1.79, 3.89:3.89:3.89, 2.34:2.34:2.34, 1.79:1.79:1.79, 0.30:0.30:0.30, 3.89:3.89:3.89);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module BUFBHHD(O, I, EB);
   output O;
   input I, EB;

//Function Block
`protect
   bufif0 g1(O, I, EB);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (2.96:2.96:2.96, 4.36:4.36:4.36);
      (EB *> O) = (7.54:7.54:7.54, 4.57:4.57:4.57, 3.40:3.40:3.40, 7.54:7.54:7.54, 9.17:9.17:9.17, 4.57:4.57:4.57);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module BUFBIHD(O, I, EB);
   output O;
   input I, EB;

//Function Block
`protect
   bufif0 g1(O, I, EB);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (3.33:3.33:3.33, 4.66:4.66:4.66);
      (EB *> O) = (7.81:7.81:7.81, 4.88:4.88:4.88, 4.16:4.16:4.16, 7.81:7.81:7.81, 10.01:10.01:10.01, 4.88:4.88:4.88);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module BUFBKHD(O, I, EB);
   output O;
   input I, EB;

//Function Block
`protect
   bufif0 g1(O, I, EB);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (3.62:3.62:3.62, 5.43:5.43:5.43);
      (EB *> O) = (8.11:8.11:8.11, 5.29:5.29:5.29, 4.89:4.89:4.89, 8.11:8.11:8.11, 12.75:12.75:12.75, 5.29:5.29:5.29);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module BUFCHD(O, I);
   output O;
   input I;

//Function Block
`protect
   buf g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (3.95:3.95:3.95, 5.07:5.07:5.07);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module BUFCKEHD(O, I);
   output O;
   input I;

//Function Block
`protect
   buf g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (3.86:3.86:3.86, 3.87:3.87:3.87);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module BUFCKGHD(O, I);
   output O;
   input I;

//Function Block
`protect
   buf g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (4.03:4.03:4.03, 3.64:3.64:3.64);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module BUFCKHHD(O, I);
   output O;
   input I;

//Function Block
`protect
   buf g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (3.86:3.86:3.86, 3.44:3.44:3.44);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module BUFCKIHD(O, I);
   output O;
   input I;

//Function Block
`protect
   buf g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (3.90:3.90:3.90, 3.48:3.48:3.48);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module BUFCKJHD(O, I);
   output O;
   input I;

//Function Block
`protect
   buf g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (3.81:3.81:3.81, 3.41:3.41:3.41);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module BUFCKKHD(O, I);
   output O;
   input I;

//Function Block
`protect
   buf g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (3.60:3.60:3.60, 3.19:3.19:3.19);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module BUFCKLHD(O, I);
   output O;
   input I;

//Function Block
`protect
   buf g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (3.52:3.52:3.52, 3.16:3.16:3.16);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module BUFCKMHD(O, I);
   output O;
   input I;

//Function Block
`protect
   buf g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (3.62:3.62:3.62, 3.24:3.24:3.24);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module BUFCKNHD(O, I);
   output O;
   input I;

//Function Block
`protect
   buf g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (3.54:3.54:3.54, 3.15:3.15:3.15);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module BUFCKQHD(O, I);
   output O;
   input I;

//Function Block
`protect
   buf g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (4.08:4.08:4.08, 3.60:3.60:3.60);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module BUFDHD(O, I);
   output O;
   input I;

//Function Block
`protect
   buf g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (3.91:3.91:3.91, 5.40:5.40:5.40);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module BUFEHD(O, I);
   output O;
   input I;

//Function Block
`protect
   buf g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (3.99:3.99:3.99, 5.65:5.65:5.65);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module BUFGHD(O, I);
   output O;
   input I;

//Function Block
`protect
   buf g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (3.65:3.65:3.65, 5.01:5.01:5.01);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module BUFHHD(O, I);
   output O;
   input I;

//Function Block
`protect
   buf g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (3.67:3.67:3.67, 4.85:4.85:4.85);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module BUFIHD(O, I);
   output O;
   input I;

//Function Block
`protect
   buf g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (3.40:3.40:3.40, 4.64:4.64:4.64);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module BUFJHD(O, I);
   output O;
   input I;

//Function Block
`protect
   buf g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (3.30:3.30:3.30, 4.42:4.42:4.42);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module BUFKHD(O, I);
   output O;
   input I;

//Function Block
`protect
   buf g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (3.08:3.08:3.08, 4.22:4.22:4.22);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module BUFLHD(O, I);
   output O;
   input I;

//Function Block
`protect
   buf g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (3.08:3.08:3.08, 4.28:4.28:4.28);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module BUFMHD(O, I);
   output O;
   input I;

//Function Block
`protect
   buf g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (3.10:3.10:3.10, 4.25:4.25:4.25);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module BUFNHD(O, I);
   output O;
   input I;

//Function Block
`protect
   buf g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (3.10:3.10:3.10, 4.30:4.30:4.30);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module BUFQHD(O, I);
   output O;
   input I;

//Function Block
`protect
   buf g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (3.15:3.15:3.15, 4.22:4.22:4.22);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module BUFTEHD(O, I, E);
   output O;
   input I, E;

//Function Block
`protect
   bufif1 g1(O, I, E);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (5.93:5.93:5.93, 5.88:5.88:5.88);
      (E *> O) = (3.86:3.86:3.86, 0.93:0.93:0.93, 0.50:0.50:0.50, 3.86:3.86:3.86, 5.34:5.34:5.34, 0.93:0.93:0.93);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module BUFTHHD(O, I, E);
   output O;
   input I, E;

//Function Block
`protect
   bufif1 g1(O, I, E);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (3.06:3.06:3.06, 4.28:4.28:4.28);
      (E *> O) = (3.03:3.03:3.03, 6.67:6.67:6.67, 9.03:9.03:9.03, 3.03:3.03:3.03, 7.35:7.35:7.35, 6.67:6.67:6.67);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module BUFTIHD(O, I, E);
   output O;
   input I, E;

//Function Block
`protect
   bufif1 g1(O, I, E);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (3.37:3.37:3.37, 4.57:4.57:4.57);
      (E *> O) = (3.22:3.22:3.22, 6.98:6.98:6.98, 9.93:9.93:9.93, 3.22:3.22:3.22, 8.13:8.13:8.13, 6.98:6.98:6.98);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module BUFTJHD(O, I, E);
   output O;
   input I, E;

//Function Block
`protect
   bufif1 g1(O, I, E);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (3.45:3.45:3.45, 4.82:4.82:4.82);
      (E *> O) = (3.31:3.31:3.31, 7.24:7.24:7.24, 10.14:10.14:10.14, 3.31:3.31:3.31, 8.54:8.54:8.54, 7.24:7.24:7.24);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module BUFTKHD(O, I, E);
   output O;
   input I, E;

//Function Block
`protect
   bufif1 g1(O, I, E);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (3.60:3.60:3.60, 5.37:5.37:5.37);
      (E *> O) = (3.45:3.45:3.45, 7.50:7.50:7.50, 10.44:10.44:10.44, 3.45:3.45:3.45, 10.24:10.24:10.24, 7.50:7.50:7.50);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module CKLDHD(I);
  input I;

//Function Block
`protect

//Specify Block
   specify
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DBAHRBEHD(Q, QB, D, GB, RB);
   reg flag; // Notifier flag
   output Q, QB;
   input D, GB, RB;

   wire d_GB, d_D;
   wire d_RB;

//Function Block
`protect
   buf g3(Q, qt);
   not g1(QB, qt);
   dlhrb_udp g2(qt,  d_D,  ck,  d_RB,  flag );
   not g4(ck,  d_GB );

//Specify Block
   specify

      //  Module Path Delay
      (negedge GB *> (Q :1'bx)) = (11.59:11.59:11.59, 12.25:12.25:12.25);
      (negedge GB *> (QB :1'bx)) = (18.04:18.04:18.04, 15.78:15.78:15.78);
      (D *> Q) = (7.28:7.28:7.28, 8.93:8.93:8.93);
      (D *> QB) = (14.74:14.74:14.74, 11.47:11.47:11.47);
      (RB *> Q) = (7.53:7.53:7.53, 6.09:6.09:6.09);
      (RB *> QB) = (10.83:10.83:10.83, 11.72:11.72:11.72);

      //  Setup and Hold Time
      specparam setup_D_GB = 36.39;
      specparam hold_D_GB = 11.21;
      $setuphold(posedge GB &&& RB, posedge D, 6.08:6.08:6.08, -3.22:-3.22:-3.22, flag,,,d_GB, d_D);
      $setuphold(posedge GB &&& RB, negedge D, 6.82:6.82:6.82, -3.71:-3.71:-3.71, flag,,,d_GB, d_D);

      //  Recovery Time
      specparam recovery_RB_GB = 34.10;
      specparam recovery_GB_RB = 19.92;
      $recrem(posedge RB, posedge GB &&& d_D, 6.30:6.30:6.30, 0.00:0.00:0.00, flag,,,d_RB,d_GB);

      //  Minimum Pulse Width
      specparam mpw_neg_GB = 45.03;
      specparam mpw_neg_RB = 27.31;
      $width(negedge GB, 15.98:15.98:15.98, 0, flag);
      $width(negedge RB, 10.56:10.56:10.56, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DBAHRBHHD(Q, QB, D, GB, RB);
   reg flag; // Notifier flag
   output Q, QB;
   input D, GB, RB;

   wire d_GB, d_D;
   wire d_RB;

//Function Block
`protect
   buf g3(Q, qt);
   not g1(QB, qt);
   dlhrb_udp g2(qt,  d_D,  ck,  d_RB,  flag );
   not g4(ck,  d_GB );

//Specify Block
   specify

      //  Module Path Delay
      (negedge GB *> (Q :1'bx)) = (11.45:11.45:11.45, 12.03:12.03:12.03);
      (negedge GB *> (QB :1'bx)) = (18.22:18.22:18.22, 16.96:16.96:16.96);
      (D *> Q) = (7.94:7.94:7.94, 9.31:9.31:9.31);
      (D *> QB) = (15.51:15.51:15.51, 13.44:13.44:13.44);
      (RB *> Q) = (8.14:8.14:8.14, 6.96:6.96:6.96);
      (RB *> QB) = (11.93:11.93:11.93, 13.64:13.64:13.64);

      //  Setup and Hold Time
      specparam setup_D_GB = 36.39;
      specparam hold_D_GB = 11.21;
      $setuphold(posedge GB &&& RB, posedge D, 6.58:6.58:6.58, -4.45:-4.45:-4.45, flag,,,d_GB, d_D);
      $setuphold(posedge GB &&& RB, negedge D, 7.56:7.56:7.56, -4.58:-4.58:-4.58, flag,,,d_GB, d_D);

      //  Recovery Time
      specparam recovery_RB_GB = 34.10;
      specparam recovery_GB_RB = 19.92;
      $recrem(posedge RB, posedge GB &&& d_D, 6.79:6.79:6.79, 0.00:0.00:0.00, flag,,,d_RB,d_GB);

      //  Minimum Pulse Width
      specparam mpw_neg_GB = 45.03;
      specparam mpw_neg_RB = 27.31;
      $width(negedge GB, 15.98:15.98:15.98, 0, flag);
      $width(negedge RB, 12.04:12.04:12.04, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DBFRBEHD(Q, QB, D, CKB, RB);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CKB, RB;
   supply1 vcc;

   wire d_CKB, d_D;
   wire d_RB;

//Function Block
`protect
   buf g3(Q, qt);
   not g1(QB, qt);
   dffrsb_udp g2(qt,  d_D,  ck,  d_RB,  vcc,  flag );
   not g7(ck,  d_CKB );

//Specify Block
   specify

      //  Module Path Delay
      (negedge CKB *> (Q :1'bx)) = (14.63:14.63:14.63, 12.92:12.92:12.92);
      (negedge CKB *> (QB :1'bx)) = (18.49:18.49:18.49, 21.03:21.03:21.03);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 5.24:5.24:5.24);
      (negedge RB *> (QB :1'bx)) = (10.86:10.86:10.86, 0.00:0.00:0.00);

      //  Setup and Hold Time
      specparam setup_D_CKB = 3.36;
      specparam hold_D_CKB = 0.12;
      $setuphold(negedge CKB &&& RB, posedge D, 2.98:2.98:2.98, 0.87:0.87:0.87, flag,,,d_CKB, d_D);
      $setuphold(negedge CKB &&& RB, negedge D, 7.91:7.91:7.91, -2.68:-2.68:-2.68, flag,,,d_CKB, d_D);

      //  Recovery Time
      specparam recovery_RB_CKB = 4.30;
      specparam recovery_CKB_RB = 10.00;
      $recrem(posedge RB, negedge CKB &&& d_D, 0.00:0.00:0.00, 9.75:9.75:9.75, flag,,,d_RB,d_CKB);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 18.63;
      specparam mpw_pos_CKB = 8.40;
      specparam mpw_neg_CKB = 8.40;
      $width(negedge RB, 10.07:10.07:10.07, 0, flag);
      $width(posedge CKB, 10.07:10.07:10.07, 0, flag);
      $width(negedge CKB, 14.01:14.01:14.01, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DBFRBHHD(Q, QB, D, CKB, RB);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CKB, RB;
   supply1 vcc;

   wire d_CKB, d_D;
   wire d_RB;

//Function Block
`protect
   buf g3(Q, qt);
   not g1(QB, qt);
   dffrsb_udp g2(qt,  d_D,  ck,  d_RB,  vcc,  flag );
   not g7(ck,  d_CKB );

//Specify Block
   specify

      //  Module Path Delay
      (negedge CKB *> (Q :1'bx)) = (14.89:14.89:14.89, 13.04:13.04:13.04);
      (negedge CKB *> (QB :1'bx)) = (17.31:17.31:17.31, 19.45:19.45:19.45);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 4.82:4.82:4.82);
      (negedge RB *> (QB :1'bx)) = (9.12:9.12:9.12, 0.00:0.00:0.00);

      //  Setup and Hold Time
      specparam setup_D_CKB = 3.36;
      specparam hold_D_CKB = 0.12;
      $setuphold(negedge CKB &&& RB, posedge D, 3.47:3.47:3.47, 0.87:0.87:0.87, flag,,,d_CKB, d_D);
      $setuphold(negedge CKB &&& RB, negedge D, 8.16:8.16:8.16, -3.13:-3.13:-3.13, flag,,,d_CKB, d_D);

      //  Recovery Time
      specparam recovery_RB_CKB = 4.30;
      specparam recovery_CKB_RB = 10.00;
      $recrem(posedge RB, negedge CKB &&& d_D, 0.00:0.00:0.00, 9.50:9.50:9.50, flag,,,d_RB,d_CKB);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 18.63;
      specparam mpw_pos_CKB = 8.40;
      specparam mpw_neg_CKB = 8.40;
      $width(negedge RB, 8.10:8.10:8.10, 0, flag);
      $width(posedge CKB, 10.07:10.07:10.07, 0, flag);
      $width(negedge CKB, 14.50:14.50:14.50, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DBFRSBEHD(Q, QB, D, CKB, RB, SB);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CKB, RB, SB;

   wire d_CKB, d_D;
   wire d_RB, d_SB;

//Function Block
`protect
   buf g3(Q, qt);
   not g1(qb1, qt);
   dffrsb_udp g2(qt,  d_D,  ck,  d_RB,  d_SB,  flag );
   and g4(rb_and_sb, d_RB, d_SB);
   or g5(rs, d_RB, d_SB);
   and g6(QB, qb1, rs);
   not g7(ck,  d_CKB );

//Append pseudo gate for timing violation checking
and (_SB_and_RB_, d_SB, d_RB);
or (_SB_or_RB_, d_SB, d_RB);

//Timing violation checking statement
always @(negedge _SB_or_RB_) if(_SB_or_RB_ === 0)
  $display($time, " ****Warning! Set and Reset of %m are low simultaneously");

//Specify Block
   specify

      //  Module Path Delay
      (negedge CKB *> (Q :1'bx)) = (17.70:17.70:17.70, 16.87:16.87:16.87);
      (negedge CKB *> (QB :1'bx)) = (25.30:25.30:25.30, 25.50:25.50:25.50);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 7.44:7.44:7.44);
      (negedge RB *> (QB :1'bx)) = (15.83:15.83:15.83, 0.00:0.00:0.00);
      (negedge SB *> (Q :1'bx)) = (18.81:18.81:18.81, 0.00:0.00:0.00);
      (negedge SB *> (QB :1'bx)) = (0.00:0.00:0.00, 9.07:9.07:9.07);

      //  Setup and Hold Time
      specparam setup_D_CKB = 6.66;
      specparam hold_D_CKB = 0.00;
      $setuphold(negedge CKB &&& _SB_and_RB_, posedge D, 7.42:7.42:7.42, 1.86:1.86:1.86, flag,,,d_CKB, d_D);
      $setuphold(negedge CKB &&& _SB_and_RB_, negedge D, 11.36:11.36:11.36, -1.47:-1.47:-1.47, flag,,,d_CKB, d_D);

      //  Recovery Time
      specparam recovery_RB_CKB = 3.81;
      specparam recovery_SB_CKB = 11.30;
      specparam recovery_CKB_RB = 8.90;
      specparam recovery_CKB_SB = 0.50;
      $recrem(posedge RB, negedge CKB &&& d_D, 0.00:0.00:0.00, 13.45:13.45:13.45, flag,,,d_RB,d_CKB);
      $recrem(posedge SB, negedge CKB &&& ~d_D, 2.49:2.49:2.49, 1.12:1.12:1.12, flag,,,d_SB,d_CKB);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 16.47;
      specparam mpw_neg_SB = 16.47;
      specparam mpw_pos_CKB = 12.39;
      specparam mpw_neg_CKB = 12.39;
      $width(negedge RB, 14.50:14.50:14.50, 0, flag);
      $width(negedge SB, 21.89:21.89:21.89, 0, flag);
      $width(posedge CKB, 12.04:12.04:12.04, 0, flag);
      $width(negedge CKB, 18.44:18.44:18.44, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DBFRSBHHD(Q, QB, D, CKB, RB, SB);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CKB, RB, SB;

   wire d_CKB, d_D;
   wire d_RB, d_SB;

//Function Block
`protect
   buf g3(Q, qt);
   not g1(qb1, qt);
   dffrsb_udp g2(qt,  d_D,  ck,  d_RB,  d_SB,  flag );
   and g4(rb_and_sb, d_RB, d_SB);
   or g5(rs, d_RB, d_SB);
   and g6(QB, qb1, rs);
   not g7(ck,  d_CKB );

//Append pseudo gate for timing violation checking
and (_SB_and_RB_, d_SB, d_RB);
or (_SB_or_RB_, d_SB, d_RB);

//Timing violation checking statement
always @(negedge _SB_or_RB_) if(_SB_or_RB_ === 0)
  $display($time, " ****Warning! Set and Reset of %m are low simultaneously");

//Specify Block
   specify

      //  Module Path Delay
      (negedge CKB *> (Q :1'bx)) = (17.44:17.44:17.44, 16.81:16.81:16.81);
      (negedge CKB *> (QB :1'bx)) = (22.60:22.60:22.60, 23.62:23.62:23.62);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 6.55:6.55:6.55);
      (negedge RB *> (QB :1'bx)) = (12.27:12.27:12.27, 0.00:0.00:0.00);
      (negedge SB *> (Q :1'bx)) = (18.66:18.66:18.66, 0.00:0.00:0.00);
      (negedge SB *> (QB :1'bx)) = (0.00:0.00:0.00, 7.18:7.18:7.18);

      //  Setup and Hold Time
      specparam setup_D_CKB = 6.66;
      specparam hold_D_CKB = 0.00;
      $setuphold(negedge CKB &&& _SB_and_RB_, posedge D, 7.91:7.91:7.91, 1.61:1.61:1.61, flag,,,d_CKB, d_D);
      $setuphold(negedge CKB &&& _SB_and_RB_, negedge D, 11.12:11.12:11.12, -1.10:-1.10:-1.10, flag,,,d_CKB, d_D);

      //  Recovery Time
      specparam recovery_RB_CKB = 3.81;
      specparam recovery_SB_CKB = 11.30;
      specparam recovery_CKB_RB = 8.90;
      specparam recovery_CKB_SB = 0.50;
      $recrem(posedge RB, negedge CKB &&& d_D, 0.00:0.00:0.00, 12.21:12.21:12.21, flag,,,d_RB,d_CKB);
      $recrem(posedge SB, negedge CKB &&& ~d_D, 1.99:1.99:1.99, 1.12:1.12:1.12, flag,,,d_SB,d_CKB);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 16.47;
      specparam mpw_neg_SB = 16.47;
      specparam mpw_pos_CKB = 12.39;
      specparam mpw_neg_CKB = 12.39;
      $width(negedge RB, 12.04:12.04:12.04, 0, flag);
      $width(negedge SB, 23.86:23.86:23.86, 0, flag);
      $width(posedge CKB, 12.04:12.04:12.04, 0, flag);
      $width(negedge CKB, 18.69:18.69:18.69, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DBZRBEHD(Q, QB, D, TD, CKB, SEL, RB);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CKB, TD, SEL, RB;
   supply1 vcc;
   reg D_flag;
   wire d_CKB, d_D, d_SEL, d_TD, D_flag1;
   wire d_RB;

//Function Block
`protect
   buf b3 (SEL_, d_SEL );  //Avoid MIPD.

   buf g3(Q, qt);
   not g5(QB, qt);
   dffrsb_udp g2(qt, d1, ck, d_RB, vcc, flag);
   not g1(ck,  d_CKB );
   mux2_udp g4(d1,  d_D,  d_TD,  SEL_ );

//Append pseudo gate for timing violation checking
assign D_flag1 = D_flag; // For Model-Tec complier
always @(SEL_ or d_D or d_TD)
  begin
    if (SEL_ === 1'b0)
        D_flag = d_D;
    else
        D_flag = d_TD;
  end


//Specify Block
   specify

      //  Module Path Delay
      (negedge CKB *> (Q :1'bx)) = (14.53:14.53:14.53, 12.85:12.85:12.85);
      (negedge CKB *> (QB :1'bx)) = (18.47:18.47:18.47, 21.00:21.00:21.00);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 5.23:5.23:5.23);
      (negedge RB *> (QB :1'bx)) = (10.90:10.90:10.90, 0.00:0.00:0.00);

      //  Setup and Hold Time
      specparam setup_D_CKB = 7.00;
      specparam hold_D_CKB = 0.00;
      specparam setup_SEL_CKB = 7.30;
      specparam hold_SEL_CKB = 0.00;
      specparam setup_TD_CKB = 8.28;
      specparam hold_TD_CKB = 0.00;
      $setuphold(negedge CKB &&& RB, posedge D &&& ~SEL, 5.45:5.45:5.45, -0.85:-0.85:-0.85, flag,,,d_CKB, d_D);
      $setuphold(negedge CKB &&& RB, negedge D &&& ~SEL, 8.65:8.65:8.65, -4.06:-4.06:-4.06, flag,,,d_CKB, d_D);
      $setuphold(negedge CKB &&& RB, posedge SEL, 28.38:28.38:28.38, -3.57:-3.57:-3.57, flag,,,d_CKB, d_SEL);
      $setuphold(negedge CKB &&& RB, negedge SEL, 10.13:10.13:10.13, -4.55:-4.55:-4.55, flag,,,d_CKB, d_SEL);
      $setuphold(negedge CKB &&& RB, posedge TD &&& SEL, 9.64:9.64:9.64, -4.31:-4.31:-4.31, flag,,,d_CKB, d_TD);
      $setuphold(negedge CKB &&& RB, negedge TD &&& SEL, 28.87:28.87:28.87, -8.67:-8.67:-8.67, flag,,,d_CKB, d_TD);

      //  Recovery Time
      specparam recovery_RB_CKB = 4.30;
      specparam recovery_CKB_RB = 9.50;
      $recrem(posedge RB, negedge CKB &&& D_flag1, 0.00:0.00:0.00, 9.50:9.50:9.50, flag,,,d_RB,d_CKB);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 18.10;
      specparam mpw_pos_CKB = 15.30;
      specparam mpw_neg_CKB = 15.30;
      $width(negedge RB, 10.07:10.07:10.07, 0, flag);
      $width(posedge CKB, 12.04:12.04:12.04, 0, flag);
      $width(negedge CKB, 14.01:14.01:14.01, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DBZRBHHD(Q, QB, D, TD, CKB, SEL, RB);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CKB, TD, SEL, RB;
   supply1 vcc;
   reg D_flag;
   wire d_CKB, d_D, d_SEL, d_TD, D_flag1;
   wire d_RB;

//Function Block
`protect
   buf b3 (SEL_, d_SEL );  //Avoid MIPD.

   buf g3(Q, qt);
   not g5(QB, qt);
   dffrsb_udp g2(qt, d1, ck, d_RB, vcc, flag);
   not g1(ck,  d_CKB );
   mux2_udp g4(d1,  d_D,  d_TD,  SEL_ );

//Append pseudo gate for timing violation checking
assign D_flag1 = D_flag; // For Model-Tec complier
always @(SEL_ or d_D or d_TD)
  begin
    if (SEL_ === 1'b0)
        D_flag = d_D;
    else
        D_flag = d_TD;
  end


//Specify Block
   specify

      //  Module Path Delay
      (negedge CKB *> (Q :1'bx)) = (15.01:15.01:15.01, 13.14:13.14:13.14);
      (negedge CKB *> (QB :1'bx)) = (17.42:17.42:17.42, 19.59:19.59:19.59);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 4.83:4.83:4.83);
      (negedge RB *> (QB :1'bx)) = (9.14:9.14:9.14, 0.00:0.00:0.00);

      //  Setup and Hold Time
      specparam setup_D_CKB = 7.00;
      specparam hold_D_CKB = 0.00;
      specparam setup_SEL_CKB = 7.30;
      specparam hold_SEL_CKB = 0.00;
      specparam setup_TD_CKB = 8.28;
      specparam hold_TD_CKB = 0.00;
      $setuphold(negedge CKB &&& RB, posedge D &&& ~SEL, 5.45:5.45:5.45, -0.85:-0.85:-0.85, flag,,,d_CKB, d_D);
      $setuphold(negedge CKB &&& RB, negedge D &&& ~SEL, 8.65:8.65:8.65, -4.06:-4.06:-4.06, flag,,,d_CKB, d_D);
      $setuphold(negedge CKB &&& RB, posedge SEL, 28.38:28.38:28.38, -3.57:-3.57:-3.57, flag,,,d_CKB, d_SEL);
      $setuphold(negedge CKB &&& RB, negedge SEL, 10.13:10.13:10.13, -4.31:-4.31:-4.31, flag,,,d_CKB, d_SEL);
      $setuphold(negedge CKB &&& RB, posedge TD &&& SEL, 9.88:9.88:9.88, -4.06:-4.06:-4.06, flag,,,d_CKB, d_TD);
      $setuphold(negedge CKB &&& RB, negedge TD &&& SEL, 29.12:29.12:29.12, -8.90:-8.90:-8.90, flag,,,d_CKB, d_TD);

      //  Recovery Time
      specparam recovery_RB_CKB = 4.30;
      specparam recovery_CKB_RB = 9.50;
      $recrem(posedge RB, negedge CKB &&& D_flag1, 0.00:0.00:0.00, 9.50:9.50:9.50, flag,,,d_RB,d_CKB);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 18.10;
      specparam mpw_pos_CKB = 15.30;
      specparam mpw_neg_CKB = 15.30;
      $width(negedge RB, 8.10:8.10:8.10, 0, flag);
      $width(posedge CKB, 12.04:12.04:12.04, 0, flag);
      $width(negedge CKB, 14.50:14.50:14.50, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DBZRSBEHD(Q, QB, D, TD, CKB, SEL, RB, SB);
   reg flag; // Notifier flag
   output Q, QB;
   input D, TD, CKB, RB, SB, SEL;
   reg D_flag;
   wire d_CKB, d_D, d_SEL, d_TD, D_flag1;
   wire d_RB, d_SB;

//Function Block
`protect
   buf b3 (SEL_, d_SEL );  //Avoid MIPD.

   buf g3(Q, qt);
   not g1(qb1, qt);
   dffrsb_udp g2(qt, d1, ck, d_RB, d_SB, flag);
   and g4(rb_and_sb, d_RB, d_SB);
   or g5(rs, d_RB, d_SB);
   and g6(QB, qb1, rs);
   not g7(ck,  d_CKB );
   mux2_udp g8(d1,  d_D,  d_TD,  SEL_ );

//Append pseudo gate for timing violation checking
and (_SB_and_RB_, d_SB, d_RB);
or (_SB_or_RB_, d_SB, d_RB);
assign D_flag1   = D_flag;    // For Model-Tec complier
always @(SEL_ or d_D or d_TD)
  begin
    if (SEL_ === 1'b0)
        D_flag = d_D;
    else
        D_flag = d_TD;
  end


//Timing violation checking statement
always @(negedge _SB_or_RB_) if(_SB_or_RB_ === 0)
  $display($time, " ****Warning! Set and Reset of %m are low simultaneously");

//Specify Block
   specify

      //  Module Path Delay
      (negedge CKB *> (Q :1'bx)) = (17.64:17.64:17.64, 16.81:16.81:16.81);
      (negedge CKB *> (QB :1'bx)) = (25.30:25.30:25.30, 25.52:25.52:25.52);
      (negedge SB *> (Q :1'bx)) = (18.70:18.70:18.70, 0.00:0.00:0.00);
      (negedge SB *> (QB :1'bx)) = (0.00:0.00:0.00, 9.12:9.12:9.12);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 7.44:7.44:7.44);
      (negedge RB *> (QB :1'bx)) = (15.90:15.90:15.90, 0.00:0.00:0.00);

      //  Setup and Hold Time
      specparam setup_D_CKB = 9.85;
      specparam hold_D_CKB = 0.00;
      specparam setup_SEL_CKB = 8.50;
      specparam hold_SEL_CKB = 0.00;
      specparam setup_TD_CKB = 8.40;
      specparam hold_TD_CKB = 0.00;
      $setuphold(negedge CKB &&& _SB_and_RB_, posedge D &&& ~SEL, 9.64:9.64:9.64, 0.38:0.38:0.38, flag,,,d_CKB, d_D);
      $setuphold(negedge CKB &&& _SB_and_RB_, negedge D &&& ~SEL, 11.86:11.86:11.86, -1.84:-1.84:-1.84, flag,,,d_CKB, d_D);
      $setuphold(negedge CKB &&& _SB_and_RB_, posedge SEL, 33.56:33.56:33.56, -1.59:-1.59:-1.59, flag,,,d_CKB, d_SEL);
      $setuphold(negedge CKB &&& _SB_and_RB_, negedge SEL, 14.08:14.08:14.08, -2.33:-2.33:-2.33, flag,,,d_CKB, d_SEL);
      $setuphold(negedge CKB &&& _SB_and_RB_, posedge TD &&& SEL, 13.83:13.83:13.83, -2.33:-2.33:-2.33, flag,,,d_CKB, d_TD);
      $setuphold(negedge CKB &&& _SB_and_RB_, negedge TD &&& SEL, 35.90:35.90:35.90, -12.44:-12.44:-12.44, flag,,,d_CKB, d_TD);

      //  Recovery Time
      specparam recovery_RB_CKB = 3.81;
      specparam recovery_SB_CKB = 11.83;
      specparam recovery_CKB_RB = 8.90;
      specparam recovery_CKB_SB = 0.50;
      $recrem(posedge RB, negedge CKB &&& D_flag1, 0.00:0.00:0.00, 13.20:13.20:13.20, flag,,,d_RB,d_CKB);
      $recrem(posedge SB, negedge CKB &&& ~D_flag1, 2.24:2.24:2.24, 1.12:1.12:1.12, flag,,,d_SB,d_CKB);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 16.50;
      specparam mpw_neg_SB = 16.50;
      specparam mpw_pos_CKB = 16.17;
      specparam mpw_neg_CKB = 15.31;
      $width(negedge RB, 14.50:14.50:14.50, 0, flag);
      $width(negedge SB, 20.84:20.84:20.84, 0, flag);
      $width(posedge CKB, 14.01:14.01:14.01, 0, flag);
      $width(negedge CKB, 18.44:18.44:18.44, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DBZRSBHHD(Q, QB, D, TD, CKB, SEL, RB, SB);
   reg flag; // Notifier flag
   output Q, QB;
   input D, TD, CKB, RB, SB, SEL;
   reg D_flag;
   wire d_CKB, d_D, d_SEL, d_TD, D_flag1;
   wire d_RB, d_SB;

//Function Block
`protect
   buf b3 (SEL_, d_SEL );  //Avoid MIPD.

   buf g3(Q, qt);
   not g1(qb1, qt);
   dffrsb_udp g2(qt, d1, ck, d_RB, d_SB, flag);
   and g4(rb_and_sb, d_RB, d_SB);
   or g5(rs, d_RB, d_SB);
   and g6(QB, qb1, rs);
   not g7(ck,  d_CKB );
   mux2_udp g8(d1,  d_D,  d_TD,  SEL_ );

//Append pseudo gate for timing violation checking
and (_SB_and_RB_, d_SB, d_RB);
or (_SB_or_RB_, d_SB, d_RB);
assign D_flag1   = D_flag;    // For Model-Tec complier
always @(SEL_ or d_D or d_TD)
  begin
    if (SEL_ === 1'b0)
        D_flag = d_D;
    else
        D_flag = d_TD;
  end


//Timing violation checking statement
always @(negedge _SB_or_RB_) if(_SB_or_RB_ === 0)
  $display($time, " ****Warning! Set and Reset of %m are low simultaneously");

//Specify Block
   specify

      //  Module Path Delay
      (negedge CKB *> (Q :1'bx)) = (17.54:17.54:17.54, 16.91:16.91:16.91);
      (negedge CKB *> (QB :1'bx)) = (22.75:22.75:22.75, 23.77:23.77:23.77);
      (negedge SB *> (Q :1'bx)) = (18.75:18.75:18.75, 0.00:0.00:0.00);
      (negedge SB *> (QB :1'bx)) = (0.00:0.00:0.00, 7.23:7.23:7.23);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 6.64:6.64:6.64);
      (negedge RB *> (QB :1'bx)) = (12.41:12.41:12.41, 0.00:0.00:0.00);

      //  Setup and Hold Time
      specparam setup_D_CKB = 9.85;
      specparam hold_D_CKB = 0.00;
      specparam setup_SEL_CKB = 8.50;
      specparam hold_SEL_CKB = 0.00;
      specparam setup_TD_CKB = 8.40;
      specparam hold_TD_CKB = 0.00;
      $setuphold(negedge CKB &&& _SB_and_RB_, posedge D &&& ~SEL, 10.13:10.13:10.13, 0.38:0.38:0.38, flag,,,d_CKB, d_D);
      $setuphold(negedge CKB &&& _SB_and_RB_, negedge D &&& ~SEL, 11.86:11.86:11.86, -1.35:-1.35:-1.35, flag,,,d_CKB, d_D);
      $setuphold(negedge CKB &&& _SB_and_RB_, posedge SEL, 34.54:34.54:34.54, -1.59:-1.59:-1.59, flag,,,d_CKB, d_SEL);
      $setuphold(negedge CKB &&& _SB_and_RB_, negedge SEL, 14.82:14.82:14.82, -1.84:-1.84:-1.84, flag,,,d_CKB, d_SEL);
      $setuphold(negedge CKB &&& _SB_and_RB_, posedge TD &&& SEL, 14.57:14.57:14.57, -2.33:-2.33:-2.33, flag,,,d_CKB, d_TD);
      $setuphold(negedge CKB &&& _SB_and_RB_, negedge TD &&& SEL, 37.50:37.50:37.50, -11.70:-11.70:-11.70, flag,,,d_CKB, d_TD);

      //  Recovery Time
      specparam recovery_RB_CKB = 3.81;
      specparam recovery_SB_CKB = 11.83;
      specparam recovery_CKB_RB = 8.90;
      specparam recovery_CKB_SB = 0.50;
      $recrem(posedge RB, negedge CKB &&& D_flag1, 0.00:0.00:0.00, 12.21:12.21:12.21, flag,,,d_RB,d_CKB);
      $recrem(posedge SB, negedge CKB &&& ~D_flag1, 1.99:1.99:1.99, 1.12:1.12:1.12, flag,,,d_SB,d_CKB);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 16.50;
      specparam mpw_neg_SB = 16.50;
      specparam mpw_pos_CKB = 16.17;
      specparam mpw_neg_CKB = 15.31;
      $width(negedge RB, 12.04:12.04:12.04, 0, flag);
      $width(negedge SB, 23.86:23.86:23.86, 0, flag);
      $width(posedge CKB, 14.01:14.01:14.01, 0, flag);
      $width(negedge CKB, 18.81:18.81:18.81, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DELAKHD(O, I);

  output O;
  input I;

  parameter error_limit = (43.24:43.24:43.24);
  reg warn_flag;
  reg outact_flag;
  reg O_recover_flag;
  reg O_;  
  real old_time;  
  real delta_time;
  real outact_time;
  real unknown_time;
  real O_recover_time;

`protect
      
//Function Block
`ifdef atpgmodel
  buf g1(O, I);
`else
  `ifdef delaycellchecks
    buf g1 (I_, I);
    buf g2 (O, O_);  
    initial 
    begin
      warn_flag=0;
      outact_flag=0;
      O_recover_flag=0;
    end   

    always @ (I_)
    begin          
      delta_time = $realtime - old_time;
      old_time = $realtime;
      warn_flag=0;
      #0.0 //-- for VCS --
`ifdef nodelaymsg
`else
      if ((old_time == O_recover_time) && (old_time != 0.0))
      begin
        $display("\n ** Warning: -- DELAY CELL WARNING !! -- ");       
        $display("    Time:%t	Instance: %m",$realtime);  
        $display("    The input pulse width is %.0fps",delta_time*10);       
        $display("    ** An effective pulse width should be longer than %.0fps **",error_limit*10);  
      end
`endif
      if ((delta_time < error_limit) && (outact_flag==1))
      begin
        O_=1'bx;
        warn_flag=1;
        unknown_time = delta_time - ($realtime - outact_time);
`ifdef nodelaymsg
`else
        $display("\n ** Warning: -- DELAY CELL WARNING !! -- ");       
        $display("    Time:%t	Instance: %m",$realtime);  
        $display("    The input pulse width is %.0fps",delta_time*10);       
        $display("    ** An effective pulse width should be longer than %.0fps **",error_limit*10);  
`endif
      end
      else 
        O_=I_;
      outact_flag = 0;  
    end 
   
    always @ (O_)
    begin   
      if (warn_flag==1)
      begin      
        #unknown_time warn_flag=0; O_=I_;
        O_recover_flag = ~O_recover_flag;
      end      
    end  

    always @ (O_recover_flag)
    begin
      O_recover_time = $realtime;
    end
  
    always @ (O)  
    begin
      if (O!==1'bx)     
        outact_flag = 1;
      outact_time = $realtime;
    end
  `else
    initial warn_flag=0;
    buf g1(O, I);
  `endif
`endif

//Specify Block
  specify 

      //  Module Path Delay (state dependent)
      if (warn_flag==0) (I *> O) = (17.27:17.27:17.27, 18.74:18.74:18.74);
      ifnone (I *> O) = (17.27:17.27:17.27, 18.74:18.74:18.74);
  endspecify
`endprotect
endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DELBKHD(O, I);

  output O;
  input I;

  parameter error_limit = (69.58:69.58:69.58);
  reg warn_flag;
  reg outact_flag;
  reg O_recover_flag;
  reg O_;  
  real old_time;  
  real delta_time;
  real outact_time;
  real unknown_time;
  real O_recover_time;

`protect
      
//Function Block
`ifdef atpgmodel
  buf g1(O, I);
`else
  `ifdef delaycellchecks
    buf g1 (I_, I);
    buf g2 (O, O_);  
    initial 
    begin
      warn_flag=0;
      outact_flag=0;
      O_recover_flag=0;
    end   

    always @ (I_)
    begin          
      delta_time = $realtime - old_time;
      old_time = $realtime;
      warn_flag=0;
      #0.0 //-- for VCS --
`ifdef nodelaymsg
`else
      if ((old_time == O_recover_time) && (old_time != 0.0))
      begin
        $display("\n ** Warning: -- DELAY CELL WARNING !! -- ");       
        $display("    Time:%t	Instance: %m",$realtime);  
        $display("    The input pulse width is %.0fps",delta_time*10);       
        $display("    ** An effective pulse width should be longer than %.0fps **",error_limit*10);  
      end
`endif
      if ((delta_time < error_limit) && (outact_flag==1))
      begin
        O_=1'bx;
        warn_flag=1;
        unknown_time = delta_time - ($realtime - outact_time);
`ifdef nodelaymsg
`else
        $display("\n ** Warning: -- DELAY CELL WARNING !! -- ");       
        $display("    Time:%t	Instance: %m",$realtime);  
        $display("    The input pulse width is %.0fps",delta_time*10);       
        $display("    ** An effective pulse width should be longer than %.0fps **",error_limit*10);  
`endif
      end
      else 
        O_=I_;
      outact_flag = 0;  
    end 
   
    always @ (O_)
    begin   
      if (warn_flag==1)
      begin      
        #unknown_time warn_flag=0; O_=I_;
        O_recover_flag = ~O_recover_flag;
      end      
    end  

    always @ (O_recover_flag)
    begin
      O_recover_time = $realtime;
    end
  
    always @ (O)  
    begin
      if (O!==1'bx)     
        outact_flag = 1;
      outact_time = $realtime;
    end
  `else
    initial warn_flag=0;
    buf g1(O, I);
  `endif
`endif

//Specify Block
  specify 

      //  Module Path Delay (state dependent)
      if (warn_flag==0) (I *> O) = (30.56:30.56:30.56, 31.64:31.64:31.64);
      ifnone (I *> O) = (30.56:30.56:30.56, 31.64:31.64:31.64);
  endspecify
`endprotect
endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DELCKHD(O, I);

  output O;
  input I;

  parameter error_limit = (91.80:91.80:91.80);
  reg warn_flag;
  reg outact_flag;
  reg O_recover_flag;
  reg O_;  
  real old_time;  
  real delta_time;
  real outact_time;
  real unknown_time;
  real O_recover_time;

`protect
      
//Function Block
`ifdef atpgmodel
  buf g1(O, I);
`else
  `ifdef delaycellchecks
    buf g1 (I_, I);
    buf g2 (O, O_);  
    initial 
    begin
      warn_flag=0;
      outact_flag=0;
      O_recover_flag=0;
    end   

    always @ (I_)
    begin          
      delta_time = $realtime - old_time;
      old_time = $realtime;
      warn_flag=0;
      #0.0 //-- for VCS --
`ifdef nodelaymsg
`else
      if ((old_time == O_recover_time) && (old_time != 0.0))
      begin
        $display("\n ** Warning: -- DELAY CELL WARNING !! -- ");       
        $display("    Time:%t	Instance: %m",$realtime);  
        $display("    The input pulse width is %.0fps",delta_time*10);       
        $display("    ** An effective pulse width should be longer than %.0fps **",error_limit*10);  
      end
`endif
      if ((delta_time < error_limit) && (outact_flag==1))
      begin
        O_=1'bx;
        warn_flag=1;
        unknown_time = delta_time - ($realtime - outact_time);
`ifdef nodelaymsg
`else
        $display("\n ** Warning: -- DELAY CELL WARNING !! -- ");       
        $display("    Time:%t	Instance: %m",$realtime);  
        $display("    The input pulse width is %.0fps",delta_time*10);       
        $display("    ** An effective pulse width should be longer than %.0fps **",error_limit*10);  
`endif
      end
      else 
        O_=I_;
      outact_flag = 0;  
    end 
   
    always @ (O_)
    begin   
      if (warn_flag==1)
      begin      
        #unknown_time warn_flag=0; O_=I_;
        O_recover_flag = ~O_recover_flag;
      end      
    end  

    always @ (O_recover_flag)
    begin
      O_recover_time = $realtime;
    end
  
    always @ (O)  
    begin
      if (O!==1'bx)     
        outact_flag = 1;
      outact_time = $realtime;
    end
  `else
    initial warn_flag=0;
    buf g1(O, I);
  `endif
`endif

//Specify Block
  specify 

      //  Module Path Delay (state dependent)
      if (warn_flag==0) (I *> O) = (50.20:50.20:50.20, 50.05:50.05:50.05);
      ifnone (I *> O) = (50.20:50.20:50.20, 50.05:50.05:50.05);
  endspecify
`endprotect
endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DELDKHD(O, I);

  output O;
  input I;

  parameter error_limit = (149.46:149.46:149.46);
  reg warn_flag;
  reg outact_flag;
  reg O_recover_flag;
  reg O_;  
  real old_time;  
  real delta_time;
  real outact_time;
  real unknown_time;
  real O_recover_time;

`protect
      
//Function Block
`ifdef atpgmodel
  buf g1(O, I);
`else
  `ifdef delaycellchecks
    buf g1 (I_, I);
    buf g2 (O, O_);  
    initial 
    begin
      warn_flag=0;
      outact_flag=0;
      O_recover_flag=0;
    end   

    always @ (I_)
    begin          
      delta_time = $realtime - old_time;
      old_time = $realtime;
      warn_flag=0;
      #0.0 //-- for VCS --
`ifdef nodelaymsg
`else
      if ((old_time == O_recover_time) && (old_time != 0.0))
      begin
        $display("\n ** Warning: -- DELAY CELL WARNING !! -- ");       
        $display("    Time:%t	Instance: %m",$realtime);  
        $display("    The input pulse width is %.0fps",delta_time*10);       
        $display("    ** An effective pulse width should be longer than %.0fps **",error_limit*10);  
      end
`endif
      if ((delta_time < error_limit) && (outact_flag==1))
      begin
        O_=1'bx;
        warn_flag=1;
        unknown_time = delta_time - ($realtime - outact_time);
`ifdef nodelaymsg
`else
        $display("\n ** Warning: -- DELAY CELL WARNING !! -- ");       
        $display("    Time:%t	Instance: %m",$realtime);  
        $display("    The input pulse width is %.0fps",delta_time*10);       
        $display("    ** An effective pulse width should be longer than %.0fps **",error_limit*10);  
`endif
      end
      else 
        O_=I_;
      outact_flag = 0;  
    end 
   
    always @ (O_)
    begin   
      if (warn_flag==1)
      begin      
        #unknown_time warn_flag=0; O_=I_;
        O_recover_flag = ~O_recover_flag;
      end      
    end  

    always @ (O_recover_flag)
    begin
      O_recover_time = $realtime;
    end
  
    always @ (O)  
    begin
      if (O!==1'bx)     
        outact_flag = 1;
      outact_time = $realtime;
    end
  `else
    initial warn_flag=0;
    buf g1(O, I);
  `endif
`endif

//Specify Block
  specify 

      //  Module Path Delay (state dependent)
      if (warn_flag==0) (I *> O) = (85.20:85.20:85.20, 87.72:87.72:87.72);
      ifnone (I *> O) = (85.20:85.20:85.20, 87.72:87.72:87.72);
  endspecify
`endprotect
endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFCLRBEHD(Q, QB, D, CK, RB, LD);
   reg flag; // Notifier flag
   reg  D_flag1, LD_flag1, RB_flag1;
   wire D_flag, LD_flag, RB_flag;
   output Q, QB;
   input D, CK, RB, LD;
   supply1 vcc;

   wire d_CK, d_D, d_LD, d_RB;

//Function Block
`protect
   buf b1 (D_, d_D );
   buf b2 (LD_, d_LD );
   buf b3 (RB_, d_RB );
   buf g3(Q, qt);
   not g1(QB, qt);
   dffrsb_udp g2(qt,  d1,  d_CK,  vcc,  vcc,  flag );
   and g4(d1, di, RB_);
   mux2_udp g5(di, qt, D_, LD_);
// Define the flag for timing check
  assign D_flag  = D_flag1;   // For Model-Tec complier
  assign LD_flag = LD_flag1;  // For Model-Tec complier
  assign RB_flag = RB_flag1;  // For Model-Tec complier
  always @(LD_ or RB_)
    begin
      if ((LD_ === 1'b1) && (RB_ === 1'b1))
         D_flag1 = 1'b1;
      else
         D_flag1 = 1'b0;
    end
  always @(D_ or Q or RB_)
    begin
      if ((RB_ === 1'b1) && (D_ !== Q))
         LD_flag1 = 1'b1;
      else
         LD_flag1 = 1'b0;
    end
  always @(di)
    begin
      if (di===1'b1)
         RB_flag1 = 1'b1;
      else
         RB_flag1 = 1'b0;
    end

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (12.03:12.03:12.03, 12.69:12.69:12.69);
      (posedge CK *> (QB :1'bx)) = (19.72:19.72:19.72, 20.29:20.29:20.29);

      //  Setup and Hold Time
      specparam setup_D_CK = 9.00;
      specparam hold_D_CK = 0.00;
      specparam setup_LD_CK = 14.52;
      specparam hold_LD_CK = 0.00;
      specparam setup_RB_CK = 11.20;
      specparam hold_RB_CK = 0.00;
      $setuphold(posedge CK, posedge D &&& D_flag, 9.14:9.14:9.14, -5.05:-5.05:-5.05, flag,,,d_CK, d_D);
      $setuphold(posedge CK, negedge D &&& D_flag, 9.64:9.64:9.64, -4.31:-4.31:-4.31, flag,,,d_CK, d_D);
      $setuphold(posedge CK, posedge LD &&& LD_flag, 12.10:12.10:12.10, -7.02:-7.02:-7.02, flag,,,d_CK, d_LD);
      $setuphold(posedge CK, negedge LD &&& LD_flag, 12.60:12.60:12.60, -4.80:-4.80:-4.80, flag,,,d_CK, d_LD);
      $setuphold(posedge CK, posedge RB &&& RB_flag, 10.13:10.13:10.13, -6.28:-6.28:-6.28, flag,,,d_CK, d_RB);
      $setuphold(posedge CK, negedge RB &&& RB_flag, 7.66:7.66:7.66, -2.33:-2.33:-2.33, flag,,,d_CK, d_RB);

      //  Minimum Pulse Width
      specparam mpw_neg_CK = 22.89;
      specparam mpw_pos_CK = 18.89;
      $width(negedge CK, 14.50:14.50:14.50, 0, flag);
      $width(posedge CK, 8.84:8.84:8.84, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFCLRBHHD(Q, QB, D, CK, RB, LD);
   reg flag; // Notifier flag
   reg  D_flag1, LD_flag1, RB_flag1;
   wire D_flag, LD_flag, RB_flag;
   output Q, QB;
   input D, CK, RB, LD;
   supply1 vcc;

   wire d_CK, d_D, d_LD, d_RB;

//Function Block
`protect
   buf b1 (D_, d_D );
   buf b2 (LD_, d_LD );
   buf b3 (RB_, d_RB );
   buf g3(Q, qt);
   not g1(QB, qt);
   dffrsb_udp g2(qt,  d1,  d_CK,  vcc,  vcc,  flag );
   and g4(d1, di, RB_);
   mux2_udp g5(di, qt, D_, LD_);
// Define the flag for timing check
  assign D_flag  = D_flag1;   // For Model-Tec complier
  assign LD_flag = LD_flag1;  // For Model-Tec complier
  assign RB_flag = RB_flag1;  // For Model-Tec complier
  always @(LD_ or RB_)
    begin
      if ((LD_ === 1'b1) && (RB_ === 1'b1))
         D_flag1 = 1'b1;
      else
         D_flag1 = 1'b0;
    end
  always @(D_ or Q or RB_)
    begin
      if ((RB_ === 1'b1) && (D_ !== Q))
         LD_flag1 = 1'b1;
      else
         LD_flag1 = 1'b0;
    end
  always @(di)
    begin
      if (di===1'b1)
         RB_flag1 = 1'b1;
      else
         RB_flag1 = 1'b0;
    end

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (12.32:12.32:12.32, 12.32:12.32:12.32);
      (posedge CK *> (QB :1'bx)) = (18.36:18.36:18.36, 18.30:18.30:18.30);

      //  Setup and Hold Time
      specparam setup_D_CK = 8.40;
      specparam hold_D_CK = 0.00;
      specparam setup_LD_CK = 14.40;
      specparam hold_LD_CK = 0.00;
      specparam setup_RB_CK = 10.80;
      specparam hold_RB_CK = 0.00;
      $setuphold(posedge CK, posedge D &&& D_flag, 9.14:9.14:9.14, -5.05:-5.05:-5.05, flag,,,d_CK, d_D);
      $setuphold(posedge CK, negedge D &&& D_flag, 9.88:9.88:9.88, -4.31:-4.31:-4.31, flag,,,d_CK, d_D);
      $setuphold(posedge CK, posedge LD &&& LD_flag, 12.10:12.10:12.10, -7.02:-7.02:-7.02, flag,,,d_CK, d_LD);
      $setuphold(posedge CK, negedge LD &&& LD_flag, 12.60:12.60:12.60, -4.80:-4.80:-4.80, flag,,,d_CK, d_LD);
      $setuphold(posedge CK, posedge RB &&& RB_flag, 9.88:9.88:9.88, -6.03:-6.03:-6.03, flag,,,d_CK, d_RB);
      $setuphold(posedge CK, negedge RB &&& RB_flag, 7.91:7.91:7.91, -2.33:-2.33:-2.33, flag,,,d_CK, d_RB);

      //  Minimum Pulse Width
      specparam mpw_neg_CK = 22.89;
      specparam mpw_pos_CK = 19.69;
      $width(negedge CK, 14.50:14.50:14.50, 0, flag);
      $width(posedge CK, 10.07:10.07:10.07, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFCRBEHD(Q, QB, D, CK, RB);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CK, RB;
   supply1 vcc;

   wire d_CK, d_D, d_RB;

//Function Block
`protect
   buf g3(Q, qt);
   not g1(QB, qt);
   dffrsb_udp g2(qt,  d1,  d_CK,  vcc,  vcc,  flag );
   and g4(d1,  d_D,  d_RB );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (12.03:12.03:12.03, 12.67:12.67:12.67);
      (posedge CK *> (QB :1'bx)) = (18.14:18.14:18.14, 17.87:17.87:17.87);

      //  Setup and Hold Time
      specparam setup_D_CK = 6.12;
      specparam hold_D_CK = 0.00;
      specparam setup_RB_CK = 6.63;
      specparam hold_RB_CK = 0.00;
      $setuphold(posedge CK, posedge D &&& RB, 6.19:6.19:6.19, -2.33:-2.33:-2.33, flag,,,d_CK, d_D);
      $setuphold(posedge CK, negedge D &&& RB, 7.91:7.91:7.91, -2.83:-2.83:-2.83, flag,,,d_CK, d_D);
      $setuphold(posedge CK, posedge RB &&& D, 6.43:6.43:6.43, -2.83:-2.83:-2.83, flag,,,d_CK, d_RB);
      $setuphold(posedge CK, negedge RB &&& D, 8.65:8.65:8.65, -3.32:-3.32:-3.32, flag,,,d_CK, d_RB);

      //  Minimum Pulse Width
      specparam mpw_neg_CK = 13.89;
      specparam mpw_pos_CK = 12.99;
      $width(negedge CK, 14.87:14.87:14.87, 0, flag);
      $width(posedge CK, 8.59:8.59:8.59, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFCRBHHD(Q, QB, D, CK, RB);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CK, RB;
   supply1 vcc;

   wire d_CK, d_D, d_RB;

//Function Block
`protect
   buf g3(Q, qt);
   not g1(QB, qt);
   dffrsb_udp g2(qt,  d1,  d_CK,  vcc,  vcc,  flag );
   and g4(d1,  d_D,  d_RB );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (12.34:12.34:12.34, 12.34:12.34:12.34);
      (posedge CK *> (QB :1'bx)) = (16.96:16.96:16.96, 16.79:16.79:16.79);

      //  Setup and Hold Time
      specparam setup_D_CK = 5.60;
      specparam hold_D_CK = 0.00;
      specparam setup_RB_CK = 6.00;
      specparam hold_RB_CK = 0.00;
      $setuphold(posedge CK, posedge D &&& RB, 5.94:5.94:5.94, -2.33:-2.33:-2.33, flag,,,d_CK, d_D);
      $setuphold(posedge CK, negedge D &&& RB, 8.16:8.16:8.16, -3.32:-3.32:-3.32, flag,,,d_CK, d_D);
      $setuphold(posedge CK, posedge RB &&& D, 6.19:6.19:6.19, -2.33:-2.33:-2.33, flag,,,d_CK, d_RB);
      $setuphold(posedge CK, negedge RB &&& D, 8.90:8.90:8.90, -3.32:-3.32:-3.32, flag,,,d_CK, d_RB);

      //  Minimum Pulse Width
      specparam mpw_neg_CK = 13.02;
      specparam mpw_pos_CK = 12.32;
      $width(negedge CK, 14.93:14.93:14.93, 0, flag);
      $width(posedge CK, 10.07:10.07:10.07, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFECHD(Q, QB, D, CK, EB);

  output Q, QB;
  input D, CK, EB;
  reg flag; // Notifier flag
  supply1 vcc;

   wire d_CK, d_D, d_EB;

//Function Block
`protect
  mux2_udp g1(qt_i,  d_D,  qt,  d_EB );
  dffrsb_udp g2(qt,  qt_i,  d_CK,  vcc,  vcc,  flag );  
  buf g3(Q, qt);
  not g4(QB, qt);


//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (13.36:13.36:13.36, 14.17:14.17:14.17);
      (posedge CK *> (QB :1'bx)) = (20.88:20.88:20.88, 20.75:20.75:20.75);

      //  Setup and Hold Time
      specparam setup_D_CK = 33.05;
      specparam hold_D_CK = 4.97;
      specparam setup_EB_CK = 34.40;
      specparam hold_EB_CK = 9.62;
      $setuphold(posedge CK, posedge D &&& ~EB, 7.91:7.91:7.91, -3.81:-3.81:-3.81, flag,,,d_CK, d_D);
      $setuphold(posedge CK, negedge D &&& ~EB, 11.36:11.36:11.36, -5.29:-5.29:-5.29, flag,,,d_CK, d_D);
      $setuphold(posedge CK, posedge EB, 10.62:10.62:10.62, -4.06:-4.06:-4.06, flag,,,d_CK, d_EB);
      $setuphold(posedge CK, negedge EB, 12.10:12.10:12.10, -9.24:-9.24:-9.24, flag,,,d_CK, d_EB);

      //  Minimum Pulse Width
      specparam mpw_neg_CK = 32.58;
      specparam mpw_pos_CK = 50.23;
      $width(negedge CK, 16.84:16.84:16.84, 0, flag);
      $width(posedge CK, 10.07:10.07:10.07, 0, flag);
   endspecify
`endprotect

endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFEEHD(Q, QB, D, CK, EB);

  output Q, QB;
  input D, CK, EB;
  reg flag; // Notifier flag
  supply1 vcc;

   wire d_CK, d_D, d_EB;

//Function Block
`protect
  mux2_udp g1(qt_i,  d_D,  qt,  d_EB );
  dffrsb_udp g2(qt,  qt_i,  d_CK,  vcc,  vcc,  flag );  
  buf g3(Q, qt);
  not g4(QB, qt);


//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (12.82:12.82:12.82, 13.10:13.10:13.10);
      (posedge CK *> (QB :1'bx)) = (18.66:18.66:18.66, 18.92:18.92:18.92);

      //  Setup and Hold Time
      specparam setup_D_CK = 33.05;
      specparam hold_D_CK = 4.97;
      specparam setup_EB_CK = 34.40;
      specparam hold_EB_CK = 9.62;
      $setuphold(posedge CK, posedge D &&& ~EB, 7.91:7.91:7.91, -3.57:-3.57:-3.57, flag,,,d_CK, d_D);
      $setuphold(posedge CK, negedge D &&& ~EB, 11.86:11.86:11.86, -5.79:-5.79:-5.79, flag,,,d_CK, d_D);
      $setuphold(posedge CK, posedge EB, 10.87:10.87:10.87, -4.06:-4.06:-4.06, flag,,,d_CK, d_EB);
      $setuphold(posedge CK, negedge EB, 12.10:12.10:12.10, -9.48:-9.48:-9.48, flag,,,d_CK, d_EB);

      //  Minimum Pulse Width
      specparam mpw_neg_CK = 32.58;
      specparam mpw_pos_CK = 50.23;
      $width(negedge CK, 15.98:15.98:15.98, 0, flag);
      $width(posedge CK, 10.07:10.07:10.07, 0, flag);
   endspecify
`endprotect

endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFEHHD(Q, QB, D, CK, EB);

  output Q, QB;
  input D, CK, EB;
  reg flag; // Notifier flag
  supply1 vcc;

   wire d_CK, d_D, d_EB;

//Function Block
`protect
  mux2_udp g1(qt_i,  d_D,  qt,  d_EB );
  dffrsb_udp g2(qt,  qt_i,  d_CK,  vcc,  vcc,  flag );  
  buf g3(Q, qt);
  not g4(QB, qt);


//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (13.34:13.34:13.34, 12.95:12.95:12.95);
      (posedge CK *> (QB :1'bx)) = (17.21:17.21:17.21, 17.56:17.56:17.56);

      //  Setup and Hold Time
      specparam setup_D_CK = 33.05;
      specparam hold_D_CK = 4.97;
      specparam setup_EB_CK = 34.40;
      specparam hold_EB_CK = 9.62;
      $setuphold(posedge CK, posedge D &&& ~EB, 7.91:7.91:7.91, -3.57:-3.57:-3.57, flag,,,d_CK, d_D);
      $setuphold(posedge CK, negedge D &&& ~EB, 11.86:11.86:11.86, -5.54:-5.54:-5.54, flag,,,d_CK, d_D);
      $setuphold(posedge CK, posedge EB, 10.38:10.38:10.38, -4.06:-4.06:-4.06, flag,,,d_CK, d_EB);
      $setuphold(posedge CK, negedge EB, 12.35:12.35:12.35, -9.73:-9.73:-9.73, flag,,,d_CK, d_EB);

      //  Minimum Pulse Width
      specparam mpw_neg_CK = 32.58;
      specparam mpw_pos_CK = 50.23;
      $width(negedge CK, 15.98:15.98:15.98, 0, flag);
      $width(posedge CK, 10.56:10.56:10.56, 0, flag);
   endspecify
`endprotect

endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFEKHD(Q, QB, D, CK, EB);

  output Q, QB;
  input D, CK, EB;
  reg flag; // Notifier flag
  supply1 vcc;

   wire d_CK, d_D, d_EB;

//Function Block
`protect
  mux2_udp g1(qt_i,  d_D,  qt,  d_EB );
  dffrsb_udp g2(qt,  qt_i,  d_CK,  vcc,  vcc,  flag );  
  buf g3(Q, qt);
  not g4(QB, qt);


//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (13.33:13.33:13.33, 12.99:12.99:12.99);
      (posedge CK *> (QB :1'bx)) = (19.07:19.07:19.07, 19.38:19.38:19.38);

      //  Setup and Hold Time
      specparam setup_D_CK = 33.05;
      specparam hold_D_CK = 4.97;
      specparam setup_EB_CK = 34.40;
      specparam hold_EB_CK = 9.62;
      $setuphold(posedge CK, posedge D &&& ~EB, 8.16:8.16:8.16, -3.57:-3.57:-3.57, flag,,,d_CK, d_D);
      $setuphold(posedge CK, negedge D &&& ~EB, 12.84:12.84:12.84, -6.28:-6.28:-6.28, flag,,,d_CK, d_D);
      $setuphold(posedge CK, posedge EB, 11.12:11.12:11.12, -3.81:-3.81:-3.81, flag,,,d_CK, d_EB);
      $setuphold(posedge CK, negedge EB, 13.34:13.34:13.34, -10.22:-10.22:-10.22, flag,,,d_CK, d_EB);

      //  Minimum Pulse Width
      specparam mpw_neg_CK = 32.58;
      specparam mpw_pos_CK = 50.23;
      $width(negedge CK, 14.01:14.01:14.01, 0, flag);
      $width(posedge CK, 10.81:10.81:10.81, 0, flag);
   endspecify
`endprotect

endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFERBCHD(Q, QB, D, CK, EB, RB);

  output Q, QB;
  input D, CK, EB, RB;
  reg flag; // Notifier flag
  supply1 vcc;
  reg flag_two1;
  wire d_CK, d_D, d_EB, D_flag;
  wire d_RB;

//Function Block
`protect
  buf b3 (EB_, d_EB );    //Avoid MIPD.

  mux2_udp g1(qt_i,  d_D,  qt,  d_EB );
  dffrsb_udp g2(qt,  qt_i,  d_CK,  d_RB,  vcc,  flag );  
  buf g3(Q, qt);
  not g4(QB, qt);


//Append pseudo gate for timing violation checking
  assign D_flag   = flag_two1;    // For Model-Tec complier
  always @(EB_ or d_D or qt)
    begin
      if (EB_ === 1'b0)
           flag_two1 = d_D;
      else
           flag_two1 = qt;
    end



//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (15.24:15.24:15.24, 15.08:15.08:15.08);
      (posedge CK *> (QB :1'bx)) = (21.79:21.79:21.79, 23.35:23.35:23.35);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 6.93:6.93:6.93);
      (negedge RB *> (QB :1'bx)) = (13.73:13.73:13.73, 0.00:0.00:0.00);

      //  Setup and Hold Time
      specparam setup_D_CK = 33.05;
      specparam hold_D_CK = 4.97;
      specparam setup_EB_CK = 34.40;
      specparam hold_EB_CK = 9.62;
      $setuphold(posedge CK &&& RB, posedge D &&& ~EB, 8.40:8.40:8.40, -3.57:-3.57:-3.57, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, negedge D &&& ~EB, 12.60:12.60:12.60, -4.06:-4.06:-4.06, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, posedge EB, 9.64:9.64:9.64, -3.81:-3.81:-3.81, flag,,,d_CK, d_EB);
      $setuphold(posedge CK &&& RB, negedge EB, 12.84:12.84:12.84, -8.67:-8.67:-8.67, flag,,,d_CK, d_EB);

      //  Recovery Time
      specparam recovery_RB_CK = 63.26;
      specparam recovery_CK_RB = 31.03;
      $recrem(posedge RB, posedge CK &&& D_flag, 0.00:0.00:0.00, 8.52:8.52:8.52, flag,,,d_RB,d_CK);
      
      //  Minimum Pulse Width
      specparam mpw_neg_CK = 32.58;
      specparam mpw_pos_CK = 50.23;
      specparam mpw_neg_RB = 106.96;
      $width(negedge CK, 17.95:17.95:17.95, 0, flag);
      $width(posedge CK, 10.93:10.93:10.93, 0, flag);
      $width(negedge RB, 14.50:14.50:14.50, 0, flag);
   endspecify
`endprotect

endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFERBEHD(Q, QB, D, CK, EB, RB);

  output Q, QB;
  input D, CK, EB, RB;
  reg flag; // Notifier flag
  supply1 vcc;
  reg flag_two1;
  wire d_CK, d_D, d_EB, D_flag;
  wire d_RB;

//Function Block
`protect
  buf b3 (EB_, d_EB );    //Avoid MIPD.

  mux2_udp g1(qt_i,  d_D,  qt,  d_EB );
  dffrsb_udp g2(qt,  qt_i,  d_CK,  d_RB,  vcc,  flag );  
  buf g3(Q, qt);
  not g4(QB, qt);


//Append pseudo gate for timing violation checking
  assign D_flag   = flag_two1;    // For Model-Tec complier
  always @(EB_ or d_D or qt)
    begin
      if (EB_ === 1'b0)
           flag_two1 = d_D;
      else
           flag_two1 = qt;
    end



//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (14.80:14.80:14.80, 13.41:13.41:13.41);
      (posedge CK *> (QB :1'bx)) = (19.22:19.22:19.22, 21.24:21.24:21.24);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 5.49:5.49:5.49);
      (negedge RB *> (QB :1'bx)) = (11.32:11.32:11.32, 0.00:0.00:0.00);

      //  Setup and Hold Time
      specparam setup_D_CK = 33.05;
      specparam hold_D_CK = 4.97;
      specparam setup_EB_CK = 34.40;
      specparam hold_EB_CK = 9.62;
      $setuphold(posedge CK &&& RB, posedge D &&& ~EB, 8.40:8.40:8.40, -3.07:-3.07:-3.07, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, negedge D &&& ~EB, 13.09:13.09:13.09, -4.80:-4.80:-4.80, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, posedge EB, 9.88:9.88:9.88, -3.81:-3.81:-3.81, flag,,,d_CK, d_EB);
      $setuphold(posedge CK &&& RB, negedge EB, 13.34:13.34:13.34, -8.90:-8.90:-8.90, flag,,,d_CK, d_EB);

      //  Recovery Time
      specparam recovery_RB_CK = 63.26;
      specparam recovery_CK_RB = 31.03;
      $recrem(posedge RB, posedge CK &&& D_flag, 0.00:0.00:0.00, 8.02:8.02:8.02, flag,,,d_RB,d_CK);
      
      //  Minimum Pulse Width
      specparam mpw_neg_CK = 32.58;
      specparam mpw_pos_CK = 50.23;
      specparam mpw_neg_RB = 106.96;
      $width(negedge CK, 16.72:16.72:16.72, 0, flag);
      $width(posedge CK, 12.04:12.04:12.04, 0, flag);
      $width(negedge RB, 10.07:10.07:10.07, 0, flag);
   endspecify
`endprotect

endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFERBHHD(Q, QB, D, CK, EB, RB);

  output Q, QB;
  input D, CK, EB, RB;
  reg flag; // Notifier flag
  supply1 vcc;
  reg flag_two1;
  wire d_CK, d_D, d_EB, D_flag;
  wire d_RB;

//Function Block
`protect
  buf b3 (EB_, d_EB );    //Avoid MIPD.

  mux2_udp g1(qt_i,  d_D,  qt,  d_EB );
  dffrsb_udp g2(qt,  qt_i,  d_CK,  d_RB,  vcc,  flag );  
  buf g3(Q, qt);
  not g4(QB, qt);


//Append pseudo gate for timing violation checking
  assign D_flag   = flag_two1;    // For Model-Tec complier
  always @(EB_ or d_D or qt)
    begin
      if (EB_ === 1'b0)
           flag_two1 = d_D;
      else
           flag_two1 = qt;
    end



//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (15.44:15.44:15.44, 13.58:13.58:13.58);
      (posedge CK *> (QB :1'bx)) = (17.98:17.98:17.98, 20.06:20.06:20.06);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 4.98:4.98:4.98);
      (negedge RB *> (QB :1'bx)) = (9.34:9.34:9.34, 0.00:0.00:0.00);

      //  Setup and Hold Time
      specparam setup_D_CK = 33.05;
      specparam hold_D_CK = 4.97;
      specparam setup_EB_CK = 34.40;
      specparam hold_EB_CK = 9.62;
      $setuphold(posedge CK &&& RB, posedge D &&& ~EB, 8.40:8.40:8.40, -2.83:-2.83:-2.83, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, negedge D &&& ~EB, 13.34:13.34:13.34, -4.55:-4.55:-4.55, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, posedge EB, 9.64:9.64:9.64, -3.32:-3.32:-3.32, flag,,,d_CK, d_EB);
      $setuphold(posedge CK &&& RB, negedge EB, 13.58:13.58:13.58, -8.67:-8.67:-8.67, flag,,,d_CK, d_EB);

      //  Recovery Time
      specparam recovery_RB_CK = 63.26;
      specparam recovery_CK_RB = 31.03;
      $recrem(posedge RB, posedge CK &&& D_flag, 0.00:0.00:0.00, 7.53:7.53:7.53, flag,,,d_RB,d_CK);
      
      //  Minimum Pulse Width
      specparam mpw_neg_CK = 32.58;
      specparam mpw_pos_CK = 50.23;
      specparam mpw_neg_RB = 106.96;
      $width(negedge CK, 16.90:16.90:16.90, 0, flag);
      $width(posedge CK, 12.53:12.53:12.53, 0, flag);
      $width(negedge RB, 8.59:8.59:8.59, 0, flag);
   endspecify
`endprotect

endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFERBKHD(Q, QB, D, CK, EB, RB);

  output Q, QB;
  input D, CK, EB, RB;
  reg flag; // Notifier flag
  supply1 vcc;
  reg flag_two1;
  wire d_CK, d_D, d_EB, D_flag;
  wire d_RB;

//Function Block
`protect
  buf b3 (EB_, d_EB );    //Avoid MIPD.

  mux2_udp g1(qt_i,  d_D,  qt,  d_EB );
  dffrsb_udp g2(qt,  qt_i,  d_CK,  d_RB,  vcc,  flag );  
  buf g3(Q, qt);
  not g4(QB, qt);


//Append pseudo gate for timing violation checking
  assign D_flag   = flag_two1;    // For Model-Tec complier
  always @(EB_ or d_D or qt)
    begin
      if (EB_ === 1'b0)
           flag_two1 = d_D;
      else
           flag_two1 = qt;
    end



//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (15.78:15.78:15.78, 13.63:13.63:13.63);
      (posedge CK *> (QB :1'bx)) = (19.83:19.83:19.83, 22.42:22.42:22.42);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 6.29:6.29:6.29);
      (negedge RB *> (QB :1'bx)) = (12.52:12.52:12.52, 0.00:0.00:0.00);

      //  Setup and Hold Time
      specparam setup_D_CK = 33.05;
      specparam hold_D_CK = 4.97;
      specparam setup_EB_CK = 34.40;
      specparam hold_EB_CK = 9.62;
      $setuphold(posedge CK &&& RB, posedge D &&& ~EB, 8.40:8.40:8.40, -2.83:-2.83:-2.83, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, negedge D &&& ~EB, 14.08:14.08:14.08, -5.05:-5.05:-5.05, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, posedge EB, 10.13:10.13:10.13, -2.83:-2.83:-2.83, flag,,,d_CK, d_EB);
      $setuphold(posedge CK &&& RB, negedge EB, 14.32:14.32:14.32, -9.12:-9.12:-9.12, flag,,,d_CK, d_EB);

      //  Recovery Time
      specparam recovery_RB_CK = 63.26;
      specparam recovery_CK_RB = 31.03;
      $recrem(posedge RB, posedge CK &&& D_flag, 0.00:0.00:0.00, 6.05:6.05:6.05, flag,,,d_RB,d_CK);
      
      //  Minimum Pulse Width
      specparam mpw_neg_CK = 32.58;
      specparam mpw_pos_CK = 50.23;
      specparam mpw_neg_RB = 106.96;
      $width(negedge CK, 14.01:14.01:14.01, 0, flag);
      $width(posedge CK, 12.90:12.90:12.90, 0, flag);
      $width(negedge RB, 10.07:10.07:10.07, 0, flag);
   endspecify
`endprotect

endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFERSBCHD(Q, QB, D, CK, EB, RB, SB);

  output Q, QB;
  input D, CK, EB, RB, SB;
  reg flag; // Notifier flag
  supply1 vcc;
  reg flag_two1;
  wire d_CK, d_D, d_EB, D_flag;
  wire d_RB, d_SB;

//Function Block
`protect
  buf b1 (D_, d_D );      //Avoid MIPD.
  buf b2 (EB_, d_EB );      //Avoid MIPD.
  mux2_udp g1(qt_i,  D_,  qt,  d_EB );
  dffrsb_udp g2(qt,  qt_i,  d_CK,  d_RB,  d_SB,  flag );  
  buf g3(Q, qt);
  not g4(qb1, qt);
  or g5(rs, d_RB, d_SB);
  and g6(QB, qb1, rs);

//Append pseudo gate for timing violation checking
  and (_SB_and_RB_, d_SB, d_RB);
  or (_SB_or_RB_, d_SB, d_RB);
  assign D_flag   = flag_two1;    // For Model-Tec complier
  always @(EB_ or D_ or qt)
    begin
      if (EB_ === 1'b0)
           flag_two1 = D_;
      else
           flag_two1 = qt;
    end

//Timing violation checking statement
always @(negedge _SB_or_RB_) if(_SB_or_RB_ === 0)
  $display($time, " ****Warning! Set and Reset of %m are low simultaneously");

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (16.14:16.14:16.14, 16.71:16.71:16.71);
      (posedge CK *> (QB :1'bx)) = (25.37:25.37:25.37, 24.90:24.90:24.90);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 7.04:7.04:7.04);
      (negedge RB *> (QB :1'bx)) = (15.68:15.68:15.68, 0.00:0.00:0.00);
      (negedge SB *> (Q :1'bx)) = (18.30:18.30:18.30, 0.00:0.00:0.00);
      (negedge SB *> (QB :1'bx)) = (0.00:0.00:0.00, 10.72:10.72:10.72);

      //  Setup and Hold Time
      specparam setup_D_CK = 33.05;
      specparam hold_D_CK = 4.97;
      specparam setup_EB_CK = 34.40;
      specparam hold_EB_CK = 9.62;
      $setuphold(posedge CK &&& _SB_and_RB_, posedge D &&& ~EB, 11.49:11.49:11.49, -2.83:-2.83:-2.83, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& _SB_and_RB_, negedge D &&& ~EB, 15.31:15.31:15.31, -4.06:-4.06:-4.06, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& _SB_and_RB_, posedge EB, 10.13:10.13:10.13, -3.32:-3.32:-3.32, flag,,,d_CK, d_EB);
      $setuphold(posedge CK &&& _SB_and_RB_, negedge EB, 15.55:15.55:15.55, -9.12:-9.12:-9.12, flag,,,d_CK, d_EB);

      //  Recovery Time
      specparam recovery_RB_CK = 11.71;
      specparam recovery_SB_CK = 16.24;
      specparam recovery_CK_RB = 33.62;
      specparam recovery_CK_SB = 33.62;
      $recrem(posedge RB, posedge CK &&& D_flag, 0.00:0.00:0.00, 8.02:8.02:8.02, flag,,,d_RB,d_CK);
      $recrem(posedge SB, posedge CK &&& ~D_flag, 2.24:2.24:2.24, 0.63:0.63:0.63, flag,,,d_SB,d_CK);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 64.75;
      specparam mpw_neg_SB = 66.19;
      specparam mpw_pos_CK = 67.31;
      specparam mpw_neg_CK = 67.05;
      $width(negedge RB, 14.50:14.50:14.50, 0, flag);
      $width(negedge SB, 21.89:21.89:21.89, 0, flag);
      $width(posedge CK, 12.53:12.53:12.53, 0, flag);
      $width(negedge CK, 20.78:20.78:20.78, 0, flag);
   endspecify
`endprotect

endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFERSBEHD(Q, QB, D, CK, EB, RB, SB);

  output Q, QB;
  input D, CK, EB, RB, SB;
  reg flag; // Notifier flag
  supply1 vcc;
  reg flag_two1;
  wire d_CK, d_D, d_EB, D_flag;
  wire d_RB, d_SB;

//Function Block
`protect
  buf b1 (D_, d_D );      //Avoid MIPD.
  buf b2 (EB_, d_EB );      //Avoid MIPD.
  mux2_udp g1(qt_i,  D_,  qt,  d_EB );
  dffrsb_udp g2(qt,  qt_i,  d_CK,  d_RB,  d_SB,  flag );  
  buf g3(Q, qt);
  not g4(qb1, qt);
  or g5(rs, d_RB, d_SB);
  and g6(QB, qb1, rs);

//Append pseudo gate for timing violation checking
  and (_SB_and_RB_, d_SB, d_RB);
  or (_SB_or_RB_, d_SB, d_RB);
  assign D_flag   = flag_two1;    // For Model-Tec complier
  always @(EB_ or D_ or qt)
    begin
      if (EB_ === 1'b0)
           flag_two1 = D_;
      else
           flag_two1 = qt;
    end

//Timing violation checking statement
always @(negedge _SB_or_RB_) if(_SB_or_RB_ === 0)
  $display($time, " ****Warning! Set and Reset of %m are low simultaneously");

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (15.79:15.79:15.79, 14.63:14.63:14.63);
      (posedge CK *> (QB :1'bx)) = (23.46:23.46:23.46, 25.32:25.32:25.32);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 5.32:5.32:5.32);
      (negedge RB *> (QB :1'bx)) = (14.02:14.02:14.02, 0.00:0.00:0.00);
      (negedge SB *> (Q :1'bx)) = (18.54:18.54:18.54, 0.00:0.00:0.00);
      (negedge SB *> (QB :1'bx)) = (0.00:0.00:0.00, 11.04:11.04:11.04);

      //  Setup and Hold Time
      specparam setup_D_CK = 33.05;
      specparam hold_D_CK = 4.97;
      specparam setup_EB_CK = 34.40;
      specparam hold_EB_CK = 9.62;
      $setuphold(posedge CK &&& _SB_and_RB_, posedge D &&& ~EB, 11.61:11.61:11.61, -2.83:-2.83:-2.83, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& _SB_and_RB_, negedge D &&& ~EB, 15.80:15.80:15.80, -4.31:-4.31:-4.31, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& _SB_and_RB_, posedge EB, 10.13:10.13:10.13, -3.07:-3.07:-3.07, flag,,,d_CK, d_EB);
      $setuphold(posedge CK &&& _SB_and_RB_, negedge EB, 16.30:16.30:16.30, -9.12:-9.12:-9.12, flag,,,d_CK, d_EB);

      //  Recovery Time
      specparam recovery_RB_CK = 11.71;
      specparam recovery_SB_CK = 16.24;
      specparam recovery_CK_RB = 33.62;
      specparam recovery_CK_SB = 33.62;
      $recrem(posedge RB, posedge CK &&& D_flag, 0.00:0.00:0.00, 7.28:7.28:7.28, flag,,,d_RB,d_CK);
      $recrem(posedge SB, posedge CK &&& ~D_flag, 2.73:2.73:2.73, 0.00:0.00:0.00, flag,,,d_SB,d_CK);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 64.75;
      specparam mpw_neg_SB = 66.19;
      specparam mpw_pos_CK = 67.31;
      specparam mpw_neg_CK = 67.05;
      $width(negedge RB, 10.07:10.07:10.07, 0, flag);
      $width(negedge SB, 21.89:21.89:21.89, 0, flag);
      $width(posedge CK, 12.78:12.78:12.78, 0, flag);
      $width(negedge CK, 19.92:19.92:19.92, 0, flag);
   endspecify
`endprotect

endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFERSBHHD(Q, QB, D, CK, EB, RB, SB);

  output Q, QB;
  input D, CK, EB, RB, SB;
  reg flag; // Notifier flag
  supply1 vcc;
  reg flag_two1;
  wire d_CK, d_D, d_EB, D_flag;
  wire d_RB, d_SB;

//Function Block
`protect
  buf b1 (D_, d_D );      //Avoid MIPD.
  buf b2 (EB_, d_EB );      //Avoid MIPD.
  mux2_udp g1(qt_i,  D_,  qt,  d_EB );
  dffrsb_udp g2(qt,  qt_i,  d_CK,  d_RB,  d_SB,  flag );  
  buf g3(Q, qt);
  not g4(qb1, qt);
  or g5(rs, d_RB, d_SB);
  and g6(QB, qb1, rs);

//Append pseudo gate for timing violation checking
  and (_SB_and_RB_, d_SB, d_RB);
  or (_SB_or_RB_, d_SB, d_RB);
  assign D_flag   = flag_two1;    // For Model-Tec complier
  always @(EB_ or D_ or qt)
    begin
      if (EB_ === 1'b0)
           flag_two1 = D_;
      else
           flag_two1 = qt;
    end

//Timing violation checking statement
always @(negedge _SB_or_RB_) if(_SB_or_RB_ === 0)
  $display($time, " ****Warning! Set and Reset of %m are low simultaneously");

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (15.95:15.95:15.95, 16.63:16.63:16.63);
      (posedge CK *> (QB :1'bx)) = (23.19:23.19:23.19, 23.13:23.13:23.13);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 6.63:6.63:6.63);
      (negedge RB *> (QB :1'bx)) = (13.13:13.13:13.13, 0.00:0.00:0.00);
      (negedge SB *> (Q :1'bx)) = (19.05:19.05:19.05, 0.00:0.00:0.00);
      (negedge SB *> (QB :1'bx)) = (0.00:0.00:0.00, 8.18:8.18:8.18);

      //  Setup and Hold Time
      specparam setup_D_CK = 33.05;
      specparam hold_D_CK = 4.97;
      specparam setup_EB_CK = 34.40;
      specparam hold_EB_CK = 9.62;
      $setuphold(posedge CK &&& _SB_and_RB_, posedge D &&& ~EB, 12.35:12.35:12.35, -2.83:-2.83:-2.83, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& _SB_and_RB_, negedge D &&& ~EB, 16.05:16.05:16.05, -4.31:-4.31:-4.31, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& _SB_and_RB_, posedge EB, 9.88:9.88:9.88, -3.07:-3.07:-3.07, flag,,,d_CK, d_EB);
      $setuphold(posedge CK &&& _SB_and_RB_, negedge EB, 16.54:16.54:16.54, -8.90:-8.90:-8.90, flag,,,d_CK, d_EB);

      //  Recovery Time
      specparam recovery_RB_CK = 11.71;
      specparam recovery_SB_CK = 16.24;
      specparam recovery_CK_RB = 33.62;
      specparam recovery_CK_SB = 33.62;
      $recrem(posedge RB, posedge CK &&& D_flag, 0.00:0.00:0.00, 6.79:6.79:6.79, flag,,,d_RB,d_CK);
      $recrem(posedge SB, posedge CK &&& ~D_flag, 2.73:2.73:2.73, 0.13:0.13:0.13, flag,,,d_SB,d_CK);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 64.75;
      specparam mpw_neg_SB = 66.19;
      specparam mpw_pos_CK = 67.31;
      specparam mpw_neg_CK = 67.05;
      $width(negedge RB, 12.04:12.04:12.04, 0, flag);
      $width(negedge SB, 23.86:23.86:23.86, 0, flag);
      $width(posedge CK, 12.90:12.90:12.90, 0, flag);
      $width(negedge CK, 19.92:19.92:19.92, 0, flag);
   endspecify
`endprotect

endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFERSBKHD(Q, QB, D, CK, EB, RB, SB);

  output Q, QB;
  input D, CK, EB, RB, SB;
  reg flag; // Notifier flag
  supply1 vcc;
  reg flag_two1;
  wire d_CK, d_D, d_EB, D_flag;
  wire d_RB, d_SB;

//Function Block
`protect
  buf b1 (D_, d_D );      //Avoid MIPD.
  buf b2 (EB_, d_EB );      //Avoid MIPD.
  mux2_udp g1(qt_i,  D_,  qt,  d_EB );
  dffrsb_udp g2(qt,  qt_i,  d_CK,  d_RB,  d_SB,  flag );  
  buf g3(Q, qt);
  not g4(qb1, qt);
  or g5(rs, d_RB, d_SB);
  and g6(QB, qb1, rs);

//Append pseudo gate for timing violation checking
  and (_SB_and_RB_, d_SB, d_RB);
  or (_SB_or_RB_, d_SB, d_RB);
  assign D_flag   = flag_two1;    // For Model-Tec complier
  always @(EB_ or D_ or qt)
    begin
      if (EB_ === 1'b0)
           flag_two1 = D_;
      else
           flag_two1 = qt;
    end

//Timing violation checking statement
always @(negedge _SB_or_RB_) if(_SB_or_RB_ === 0)
  $display($time, " ****Warning! Set and Reset of %m are low simultaneously");

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (16.59:16.59:16.59, 17.54:17.54:17.54);
      (posedge CK *> (QB :1'bx)) = (26.89:26.89:26.89, 26.73:26.73:26.73);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 8.75:8.75:8.75);
      (negedge RB *> (QB :1'bx)) = (18.12:18.12:18.12, 0.00:0.00:0.00);
      (negedge SB *> (Q :1'bx)) = (20.63:20.63:20.63, 0.00:0.00:0.00);
      (negedge SB *> (QB :1'bx)) = (0.00:0.00:0.00, 10.38:10.38:10.38);

      //  Setup and Hold Time
      specparam setup_D_CK = 33.05;
      specparam hold_D_CK = 4.97;
      specparam setup_EB_CK = 34.40;
      specparam hold_EB_CK = 9.62;
      $setuphold(posedge CK &&& _SB_and_RB_, posedge D &&& ~EB, 11.86:11.86:11.86, -2.21:-2.21:-2.21, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& _SB_and_RB_, negedge D &&& ~EB, 16.54:16.54:16.54, -4.06:-4.06:-4.06, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& _SB_and_RB_, posedge EB, 10.38:10.38:10.38, -2.58:-2.58:-2.58, flag,,,d_CK, d_EB);
      $setuphold(posedge CK &&& _SB_and_RB_, negedge EB, 16.79:16.79:16.79, -9.34:-9.34:-9.34, flag,,,d_CK, d_EB);

      //  Recovery Time
      specparam recovery_RB_CK = 11.71;
      specparam recovery_SB_CK = 16.24;
      specparam recovery_CK_RB = 33.62;
      specparam recovery_CK_SB = 33.62;
      $recrem(posedge RB, posedge CK &&& D_flag, 0.00:0.00:0.00, 5.31:5.31:5.31, flag,,,d_RB,d_CK);
      $recrem(posedge SB, posedge CK &&& ~D_flag, 3.47:3.47:3.47, 0.00:0.00:0.00, flag,,,d_SB,d_CK);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 64.75;
      specparam mpw_neg_SB = 66.19;
      specparam mpw_pos_CK = 67.31;
      specparam mpw_neg_CK = 67.05;
      $width(negedge RB, 14.87:14.87:14.87, 0, flag);
      $width(negedge SB, 22.82:22.82:22.82, 0, flag);
      $width(posedge CK, 14.01:14.01:14.01, 0, flag);
      $width(negedge CK, 16.72:16.72:16.72, 0, flag);
   endspecify
`endprotect

endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFFCHD(Q, QB, D, CK);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CK;
   supply1 vcc;

   wire d_CK, d_D;

//Function Block
`protect
   buf g3(Q, qt);
   not g1(QB, qt);
   dffrsb_udp g2(qt,  d_D,  d_CK,  vcc,  vcc,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (12.36:12.36:12.36, 12.94:12.94:12.94);
      (posedge CK *> (QB :1'bx)) = (17.96:17.96:17.96, 17.70:17.70:17.70);

      //  Setup and Hold Time
      specparam setup_D_CK = 9.10;
      specparam hold_D_CK = 0.00;
      $setuphold(posedge CK, posedge D, 5.82:5.82:5.82, -2.09:-2.09:-2.09, flag,,,d_CK, d_D);
      $setuphold(posedge CK, negedge D, 6.92:6.92:6.92, -1.84:-1.84:-1.84, flag,,,d_CK, d_D);

      //  Minimum Pulse Width
      specparam mpw_neg_CK = 13.86;
      specparam mpw_pos_CK = 12.21;
      $width(negedge CK, 16.47:16.47:16.47, 0, flag);
      $width(posedge CK, 8.10:8.10:8.10, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFFEHD(Q, QB, D, CK);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CK;
   supply1 vcc;

   wire d_CK, d_D;

//Function Block
`protect
   buf g3(Q, qt);
   not g1(QB, qt);
   dffrsb_udp g2(qt,  d_D,  d_CK,  vcc,  vcc,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (12.02:12.02:12.02, 12.67:12.67:12.67);
      (posedge CK *> (QB :1'bx)) = (18.16:18.16:18.16, 17.87:17.87:17.87);

      //  Setup and Hold Time
      specparam setup_D_CK = 5.60;
      specparam hold_D_CK = 0.00;
      $setuphold(posedge CK, posedge D, 5.69:5.69:5.69, -2.09:-2.09:-2.09, flag,,,d_CK, d_D);
      $setuphold(posedge CK, negedge D, 7.29:7.29:7.29, -2.33:-2.33:-2.33, flag,,,d_CK, d_D);

      //  Minimum Pulse Width
      specparam mpw_neg_CK = 11.03;
      specparam mpw_pos_CK = 11.03;
      $width(negedge CK, 14.87:14.87:14.87, 0, flag);
      $width(posedge CK, 8.59:8.59:8.59, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFFHHD(Q, QB, D, CK);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CK;
   supply1 vcc;

   wire d_CK, d_D;

//Function Block
`protect
   buf g3(Q, qt);
   not g1(QB, qt);
   dffrsb_udp g2(qt,  d_D,  d_CK,  vcc,  vcc,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (12.50:12.50:12.50, 12.51:12.51:12.51);
      (posedge CK *> (QB :1'bx)) = (17.12:17.12:17.12, 16.89:16.89:16.89);

      //  Setup and Hold Time
      specparam setup_D_CK = 4.90;
      specparam hold_D_CK = 0.00;
      $setuphold(posedge CK, posedge D, 5.69:5.69:5.69, -2.09:-2.09:-2.09, flag,,,d_CK, d_D);
      $setuphold(posedge CK, negedge D, 7.42:7.42:7.42, -2.33:-2.33:-2.33, flag,,,d_CK, d_D);

      //  Minimum Pulse Width
      specparam mpw_neg_CK = 10.08;
      specparam mpw_pos_CK = 10.08;
      $width(negedge CK, 14.93:14.93:14.93, 0, flag);
      $width(posedge CK, 10.07:10.07:10.07, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFFKHD(Q, QB, D, CK);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CK;
   supply1 vcc;

   wire d_CK, d_D;

//Function Block
`protect
   buf g3(Q, qt);
   not g1(QB, qt);
   dffrsb_udp g2(qt,  d_D,  d_CK,  vcc,  vcc,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (12.64:12.64:12.64, 12.70:12.70:12.70);
      (posedge CK *> (QB :1'bx)) = (19.15:19.15:19.15, 19.24:19.24:19.24);

      //  Setup and Hold Time
      specparam setup_D_CK = 4.90;
      specparam hold_D_CK = 0.00;
      $setuphold(posedge CK, posedge D, 5.94:5.94:5.94, -2.09:-2.09:-2.09, flag,,,d_CK, d_D);
      $setuphold(posedge CK, negedge D, 8.40:8.40:8.40, -3.32:-3.32:-3.32, flag,,,d_CK, d_D);

      //  Minimum Pulse Width
      specparam mpw_neg_CK = 10.08;
      specparam mpw_pos_CK = 10.08;
      $width(negedge CK, 12.78:12.78:12.78, 0, flag);
      $width(posedge CK, 10.07:10.07:10.07, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFFRBCHD(Q, QB, D, CK, RB);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CK, RB;
   supply1 vcc;

   wire d_CK, d_D;
   wire d_RB;

//Function Block
`protect
   buf g3(Q, qt);
   not g1(QB, qt);
   dffrsb_udp g2(qt,  d_D,  d_CK,  d_RB,  vcc,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (13.01:13.01:13.01, 12.93:12.93:12.93);
      (posedge CK *> (QB :1'bx)) = (17.92:17.92:17.92, 19.09:19.09:19.09);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 5.11:5.11:5.11);
      (negedge RB *> (QB :1'bx)) = (10.14:10.14:10.14, 0.00:0.00:0.00);

      //  Setup and Hold Time
      specparam setup_D_CK = 5.60;
      specparam hold_D_CK = 0.00;
      $setuphold(posedge CK &&& RB, posedge D, 5.45:5.45:5.45, -2.83:-2.83:-2.83, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, negedge D, 7.66:7.66:7.66, -2.83:-2.83:-2.83, flag,,,d_CK, d_D);

      //  Recovery Time
      specparam recovery_RB_CK = 4.80;
      specparam recovery_CK_RB = 7.50;
      $recrem(posedge RB, posedge CK &&& d_D, 0.00:0.00:0.00, 8.76:8.76:8.76, flag,,,d_RB,d_CK);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 4.10;
      specparam mpw_neg_CK = 10.50;
      specparam mpw_pos_CK = 9.60;
      $width(negedge RB, 10.07:10.07:10.07, 0, flag);
      $width(negedge CK, 16.84:16.84:16.84, 0, flag);
      $width(posedge CK, 8.59:8.59:8.59, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFFRBEHD(Q, QB, D, CK, RB);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CK, RB;
   supply1 vcc;

   wire d_CK, d_D;
   wire d_RB;

//Function Block
`protect
   buf g3(Q, qt);
   not g1(QB, qt);
   dffrsb_udp g2(qt,  d_D,  d_CK,  d_RB,  vcc,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (12.76:12.76:12.76, 12.37:12.37:12.37);
      (posedge CK *> (QB :1'bx)) = (17.92:17.92:17.92, 19.15:19.15:19.15);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 5.24:5.24:5.24);
      (negedge RB *> (QB :1'bx)) = (10.86:10.86:10.86, 0.00:0.00:0.00);

      //  Setup and Hold Time
      specparam setup_D_CK = 5.60;
      specparam hold_D_CK = 0.00;
      $setuphold(posedge CK &&& RB, posedge D, 5.45:5.45:5.45, -2.83:-2.83:-2.83, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, negedge D, 8.16:8.16:8.16, -3.57:-3.57:-3.57, flag,,,d_CK, d_D);

      //  Recovery Time
      specparam recovery_RB_CK = 4.80;
      specparam recovery_CK_RB = 7.50;
      $recrem(posedge RB, posedge CK &&& d_D, 0.00:0.00:0.00, 8.02:8.02:8.02, flag,,,d_RB,d_CK);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 4.10;
      specparam mpw_neg_CK = 10.50;
      specparam mpw_pos_CK = 9.60;
      $width(negedge RB, 10.07:10.07:10.07, 0, flag);
      $width(negedge CK, 15.98:15.98:15.98, 0, flag);
      $width(posedge CK, 8.84:8.84:8.84, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFFRBHHD(Q, QB, D, CK, RB);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CK, RB;
   supply1 vcc;

   wire d_CK, d_D;
   wire d_RB;

//Function Block
`protect
   buf g3(Q, qt);
   not g1(QB, qt);
   dffrsb_udp g2(qt,  d_D,  d_CK,  d_RB,  vcc,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (13.25:13.25:13.25, 12.53:12.53:12.53);
      (posedge CK *> (QB :1'bx)) = (16.81:16.81:16.81, 17.83:17.83:17.83);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 4.85:4.85:4.85);
      (negedge RB *> (QB :1'bx)) = (9.16:9.16:9.16, 0.00:0.00:0.00);

      //  Setup and Hold Time
      specparam setup_D_CK = 5.60;
      specparam hold_D_CK = 0.00;
      $setuphold(posedge CK &&& RB, posedge D, 5.45:5.45:5.45, -2.83:-2.83:-2.83, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, negedge D, 8.16:8.16:8.16, -3.57:-3.57:-3.57, flag,,,d_CK, d_D);

      //  Recovery Time
      specparam recovery_RB_CK = 4.80;
      specparam recovery_CK_RB = 7.50;
      $recrem(posedge RB, posedge CK &&& d_D, 0.00:0.00:0.00, 8.02:8.02:8.02, flag,,,d_RB,d_CK);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 4.10;
      specparam mpw_neg_CK = 10.50;
      specparam mpw_pos_CK = 9.60;
      $width(negedge RB, 8.10:8.10:8.10, 0, flag);
      $width(negedge CK, 15.98:15.98:15.98, 0, flag);
      $width(posedge CK, 10.07:10.07:10.07, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFFRBKHD(Q, QB, D, CK, RB);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CK, RB;
   supply1 vcc;

   wire d_CK, d_D;
   wire d_RB;

//Function Block
`protect
   buf g3(Q, qt);
   not g1(QB, qt);
   dffrsb_udp g2(qt,  d_D,  d_CK,  d_RB,  vcc,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (13.51:13.51:13.51, 12.43:12.43:12.43);
      (posedge CK *> (QB :1'bx)) = (18.84:18.84:18.84, 20.57:20.57:20.57);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 6.18:6.18:6.18);
      (negedge RB *> (QB :1'bx)) = (12.67:12.67:12.67, 0.00:0.00:0.00);

      //  Setup and Hold Time
      specparam setup_D_CK = 5.60;
      specparam hold_D_CK = 0.00;
      $setuphold(posedge CK &&& RB, posedge D, 5.94:5.94:5.94, -3.07:-3.07:-3.07, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, negedge D, 9.39:9.39:9.39, -4.55:-4.55:-4.55, flag,,,d_CK, d_D);

      //  Recovery Time
      specparam recovery_RB_CK = 4.80;
      specparam recovery_CK_RB = 7.50;
      $recrem(posedge RB, posedge CK &&& d_D, 0.00:0.00:0.00, 6.54:6.54:6.54, flag,,,d_RB,d_CK);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 4.10;
      specparam mpw_neg_CK = 10.50;
      specparam mpw_pos_CK = 9.60;
      $width(negedge RB, 10.07:10.07:10.07, 0, flag);
      $width(negedge CK, 14.01:14.01:14.01, 0, flag);
      $width(posedge CK, 10.56:10.56:10.56, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFFRSBEHD(Q, QB, D, CK, RB, SB);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CK, RB, SB;

   wire d_CK, d_D;
   wire d_RB, d_SB;

//Function Block
`protect
   buf g1(Q, qt);
   not g2(qb1, qt);
   dffrsb_udp g3(qt,  d_D,  d_CK,  d_RB,  d_SB,  flag );
   or g4(rs, d_RB, d_SB);
   and g5(QB, qb1, rs);

//Append pseudo gate for timing violation checking
and (_SB_and_RB_, d_SB, d_RB);
or (_SB_or_RB_, d_SB, d_RB);

//Timing violation checking statement
always @(negedge _SB_or_RB_) if(_SB_or_RB_ === 0)
  $display($time, " ****Warning! Set and Reset of %m are low simultaneously");

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (16.05:16.05:16.05, 16.64:16.64:16.64);
      (posedge CK *> (QB :1'bx)) = (25.16:25.16:25.16, 23.97:23.97:23.97);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 7.46:7.46:7.46);
      (negedge RB *> (QB :1'bx)) = (15.95:15.95:15.95, 0.00:0.00:0.00);
      (negedge SB *> (Q :1'bx)) = (18.87:18.87:18.87, 0.00:0.00:0.00);
      (negedge SB *> (QB :1'bx)) = (0.00:0.00:0.00, 9.10:9.10:9.10);

      //  Setup and Hold Time
      specparam setup_D_CK = 5.90;
      specparam hold_D_CK = 0.00;
      $setuphold(posedge CK &&& _SB_and_RB_, posedge D, 9.88:9.88:9.88, -1.35:-1.35:-1.35, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& _SB_and_RB_, negedge D, 10.87:10.87:10.87, -1.59:-1.59:-1.59, flag,,,d_CK, d_D);

      //  Recovery Time
      specparam recovery_RB_CK = 5.14;
      specparam recovery_SB_CK = 9.81;
      specparam recovery_CK_RB = 8.80;
      specparam recovery_CK_SB = 1.25;
      $recrem(posedge RB, posedge CK &&& d_D, 0.00:0.00:0.00, 7.53:7.53:7.53, flag,,,d_RB,d_CK);
      $recrem(posedge SB, posedge CK &&& ~d_D, 2.73:2.73:2.73, 0.00:0.00:0.00, flag,,,d_SB,d_CK);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 7.85;
      specparam mpw_neg_SB = 16.69;
      specparam mpw_neg_CK = 11.42;
      specparam mpw_pos_CK = 10.52;
      $width(negedge RB, 14.50:14.50:14.50, 0, flag);
      $width(negedge SB, 21.89:21.89:21.89, 0, flag);
      $width(negedge CK, 18.44:18.44:18.44, 0, flag);
      $width(posedge CK, 12.53:12.53:12.53, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFFRSBHHD(Q, QB, D, CK, RB, SB);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CK, RB, SB;

   wire d_CK, d_D;
   wire d_RB, d_SB;

//Function Block
`protect
   buf g1(Q, qt);
   not g2(qb1, qt);
   dffrsb_udp g3(qt,  d_D,  d_CK,  d_RB,  d_SB,  flag );
   or g4(rs, d_RB, d_SB);
   and g5(QB, qb1, rs);

//Append pseudo gate for timing violation checking
and (_SB_and_RB_, d_SB, d_RB);
or (_SB_or_RB_, d_SB, d_RB);

//Timing violation checking statement
always @(negedge _SB_or_RB_) if(_SB_or_RB_ === 0)
  $display($time, " ****Warning! Set and Reset of %m are low simultaneously");

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (15.67:15.67:15.67, 16.36:16.36:16.36);
      (posedge CK *> (QB :1'bx)) = (22.17:22.17:22.17, 21.86:21.86:21.86);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 6.63:6.63:6.63);
      (negedge RB *> (QB :1'bx)) = (12.39:12.39:12.39, 0.00:0.00:0.00);
      (negedge SB *> (Q :1'bx)) = (18.68:18.68:18.68, 0.00:0.00:0.00);
      (negedge SB *> (QB :1'bx)) = (0.00:0.00:0.00, 7.22:7.22:7.22);

      //  Setup and Hold Time
      specparam setup_D_CK = 5.90;
      specparam hold_D_CK = 0.00;
      $setuphold(posedge CK &&& _SB_and_RB_, posedge D, 10.38:10.38:10.38, -1.35:-1.35:-1.35, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& _SB_and_RB_, negedge D, 10.62:10.62:10.62, -1.59:-1.59:-1.59, flag,,,d_CK, d_D);

      //  Recovery Time
      specparam recovery_RB_CK = 5.14;
      specparam recovery_SB_CK = 9.81;
      specparam recovery_CK_RB = 8.80;
      specparam recovery_CK_SB = 1.25;
      $recrem(posedge RB, posedge CK &&& d_D, 0.00:0.00:0.00, 7.04:7.04:7.04, flag,,,d_RB,d_CK);
      $recrem(posedge SB, posedge CK &&& ~d_D, 2.49:2.49:2.49, 0.13:0.13:0.13, flag,,,d_SB,d_CK);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 7.85;
      specparam mpw_neg_SB = 16.69;
      specparam mpw_neg_CK = 11.42;
      specparam mpw_pos_CK = 10.52;
      $width(negedge RB, 12.04:12.04:12.04, 0, flag);
      $width(negedge SB, 23.86:23.86:23.86, 0, flag);
      $width(negedge CK, 18.44:18.44:18.44, 0, flag);
      $width(posedge CK, 12.53:12.53:12.53, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFFSBEHD(Q, QB, D, CK, SB);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CK, SB;
   supply1 vcc;

   wire d_CK, d_D;
   wire d_SB;

//Function Block
`protect
   buf g3(Q, qt);
   not g1(QB, qt);
   dffrsb_udp g2(qt,  d_D,  d_CK,  vcc,  d_SB,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (14.00:14.00:14.00, 13.29:13.29:13.29);
      (posedge CK *> (QB :1'bx)) = (18.40:18.40:18.40, 19.21:19.21:19.21);
      (negedge SB *> (Q :1'bx)) = (17.04:17.04:17.04, 0.00:0.00:0.00);
      (negedge SB *> (QB :1'bx)) = (0.00:0.00:0.00, 7.20:7.20:7.20);

      //  Setup and Hold Time
      specparam setup_D_CK = 3.36;
      specparam hold_D_CK = 0.00;
      $setuphold(posedge CK &&& SB, posedge D, 8.65:8.65:8.65, -2.09:-2.09:-2.09, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& SB, negedge D, 7.66:7.66:7.66, -2.33:-2.33:-2.33, flag,,,d_CK, d_D);

      //  Recovery Time
      specparam recovery_SB_CK = 1.40;
      specparam recovery_CK_SB = 4.63;
      $recrem(posedge SB, posedge CK &&& ~d_D, 0.00:0.00:0.00, 2.60:2.60:2.60, flag,,,d_SB,d_CK);

      //  Minimum Pulse Width
      specparam mpw_neg_SB = 15.63;
      specparam mpw_neg_CK = 8.30;
      specparam mpw_pos_CK = 8.30;
      $width(negedge SB, 19.92:19.92:19.92, 0, flag);
      $width(negedge CK, 14.93:14.93:14.93, 0, flag);
      $width(posedge CK, 10.56:10.56:10.56, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFFSBHHD(Q, QB, D, CK, SB);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CK, SB;
   supply1 vcc;

   wire d_CK, d_D;
   wire d_SB;

//Function Block
`protect
   buf g3(Q, qt);
   not g1(QB, qt);
   dffrsb_udp g2(qt,  d_D,  d_CK,  vcc,  d_SB,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (13.67:13.67:13.67, 13.29:13.29:13.29);
      (posedge CK *> (QB :1'bx)) = (18.24:18.24:18.24, 18.93:18.93:18.93);
      (negedge SB *> (Q :1'bx)) = (15.44:15.44:15.44, 0.00:0.00:0.00);
      (negedge SB *> (QB :1'bx)) = (0.00:0.00:0.00, 6.70:6.70:6.70);

      //  Setup and Hold Time
      specparam setup_D_CK = 3.36;
      specparam hold_D_CK = 0.00;
      $setuphold(posedge CK &&& SB, posedge D, 7.66:7.66:7.66, -2.33:-2.33:-2.33, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& SB, negedge D, 7.66:7.66:7.66, -2.33:-2.33:-2.33, flag,,,d_CK, d_D);

      //  Recovery Time
      specparam recovery_SB_CK = 1.40;
      specparam recovery_CK_SB = 4.63;
      $recrem(posedge SB, posedge CK &&& ~d_D, 0.00:0.00:0.00, 2.85:2.85:2.85, flag,,,d_SB,d_CK);

      //  Minimum Pulse Width
      specparam mpw_neg_SB = 15.63;
      specparam mpw_neg_CK = 8.30;
      specparam mpw_pos_CK = 8.30;
      $width(negedge SB, 17.95:17.95:17.95, 0, flag);
      $width(negedge CK, 15.98:15.98:15.98, 0, flag);
      $width(posedge CK, 10.81:10.81:10.81, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFTRBCHD(Q, QZ, D, CK, RB, E);
   reg flag; // Notifier flag
   output QZ;
   output Q;
   input D,CK, E, RB;
   supply1 vcc;

   wire d_CK, d_D;
   wire d_RB;

//Function Block
`protect
   dffrsb_udp g1(qt,  d_D,  d_CK,  d_RB,  vcc,  flag );
   buf g2(Q, qt);
   bufif1 g3(QZ, qt, E);

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (14.60:14.60:14.60, 14.22:14.22:14.22);
      (posedge CK *> (QZ :1'bx)) = (16.39:16.39:16.39, 14.92:14.92:14.92);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 6.34:6.34:6.34);
      (negedge RB *> (QZ :1'bx)) = (0.00:0.00:0.00, 7.05:7.05:7.05);
      (E *> QZ) = (4.04:4.04:4.04, 1.08:1.08:1.08, 0.46:0.46:0.46, 4.04:4.04:4.04, 4.01:4.01:4.01, 1.08:1.08:1.08);

      //  Setup and Hold Time
      specparam setup_D_CK = 5.60;
      specparam hold_D_CK = 0.00;
      $setuphold(posedge CK &&& RB, posedge D, 5.45:5.45:5.45, -2.83:-2.83:-2.83, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, negedge D, 7.66:7.66:7.66, -2.83:-2.83:-2.83, flag,,,d_CK, d_D);

      //  Recovery Time
      specparam recovery_RB_CK = 5.10;
      specparam recovery_CK_RB = 7.40;
      $recrem(posedge RB, posedge CK &&& d_D, 0.00:0.00:0.00, 8.76:8.76:8.76, flag,,,d_RB,d_CK);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 5.94;
      specparam mpw_neg_CK = 10.60;
      specparam mpw_pos_CK = 9.71;
      $width(negedge RB, 12.53:12.53:12.53, 0, flag);
      $width(negedge CK, 16.84:16.84:16.84, 0, flag);
      $width(posedge CK, 8.96:8.96:8.96, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFTRBEHD(Q, QZ, D, CK, RB, E);
   reg flag; // Notifier flag
   output QZ;
   output Q;
   input D,CK, E, RB;
   supply1 vcc;

   wire d_CK, d_D;
   wire d_RB;

//Function Block
`protect
   dffrsb_udp g1(qt,  d_D,  d_CK,  d_RB,  vcc,  flag );
   buf g2(Q, qt);
   bufif1 g3(QZ, qt, E);

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (15.17:15.17:15.17, 14.75:14.75:14.75);
      (posedge CK *> (QZ :1'bx)) = (17.62:17.62:17.62, 15.90:15.90:15.90);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 7.53:7.53:7.53);
      (negedge RB *> (QZ :1'bx)) = (0.00:0.00:0.00, 8.70:8.70:8.70);
      (E *> QZ) = (4.31:4.31:4.31, 0.81:0.81:0.81, 0.58:0.58:0.58, 4.31:4.31:4.31, 6.03:6.03:6.03, 0.81:0.81:0.81);

      //  Setup and Hold Time
      specparam setup_D_CK = 5.60;
      specparam hold_D_CK = 0.00;
      $setuphold(posedge CK &&& RB, posedge D, 5.45:5.45:5.45, -2.83:-2.83:-2.83, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, negedge D, 8.16:8.16:8.16, -3.57:-3.57:-3.57, flag,,,d_CK, d_D);

      //  Recovery Time
      specparam recovery_RB_CK = 5.10;
      specparam recovery_CK_RB = 7.40;
      $recrem(posedge RB, posedge CK &&& d_D, 0.00:0.00:0.00, 8.02:8.02:8.02, flag,,,d_RB,d_CK);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 5.94;
      specparam mpw_neg_CK = 10.60;
      specparam mpw_pos_CK = 9.71;
      $width(negedge RB, 14.50:14.50:14.50, 0, flag);
      $width(negedge CK, 15.98:15.98:15.98, 0, flag);
      $width(posedge CK, 10.07:10.07:10.07, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFZCHD(Q, QB, D, TD, CK, SEL);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CK, TD, SEL;
   supply1 vcc;

   wire d_CK, d_D, d_SEL, d_TD;

//Function Block
`protect
   buf g3(Q, qt);
   not g1(QB, qt);
   dffrsb_udp g2(qt,  d1,  d_CK,  vcc,  vcc,  flag );
   mux2_udp g4(d1,  d_D,  d_TD,  d_SEL );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (12.39:12.39:12.39, 12.94:12.94:12.94);
      (posedge CK *> (QB :1'bx)) = (17.93:17.93:17.93, 17.72:17.72:17.72);

      //  Setup and Hold Time
      specparam setup_D_CK = 9.20;
      specparam hold_D_CK = 0.00;
      specparam setup_SEL_CK = 8.60;
      specparam hold_SEL_CK = 0.00;
      specparam setup_TD_CK = 10.20;
      specparam hold_TD_CK = 0.00;
      $setuphold(posedge CK, posedge D &&& ~SEL, 8.40:8.40:8.40, -4.31:-4.31:-4.31, flag,,,d_CK, d_D);
      $setuphold(posedge CK, negedge D &&& ~SEL, 7.66:7.66:7.66, -2.83:-2.83:-2.83, flag,,,d_CK, d_D);
      $setuphold(posedge CK, posedge SEL, 25.66:25.66:25.66, -7.26:-7.26:-7.26, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK, negedge SEL, 12.84:12.84:12.84, -3.57:-3.57:-3.57, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK, posedge TD &&& SEL, 12.84:12.84:12.84, -7.76:-7.76:-7.76, flag,,,d_CK, d_TD);
      $setuphold(posedge CK, negedge TD &&& SEL, 26.16:26.16:26.16, -11.56:-11.56:-11.56, flag,,,d_CK, d_TD);

      //  Minimum Pulse Width
      specparam mpw_neg_CK = 17.34;
      specparam mpw_pos_CK = 15.69;
      $width(negedge CK, 19.92:19.92:19.92, 0, flag);
      $width(posedge CK, 8.10:8.10:8.10, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFZCLRBEHD(Q, QB, D, TD, CK, RB, SEL, LD);
   reg flag; // Notifier flag
   reg  D_flag1, RB_flag1, SEL_flag1, LD_flag1;
   wire D_flag, RB_flag, SEL_flag, LD_flag;
   output Q, QB;
   input D, TD, CK, RB, SEL, LD;
   supply1 vcc;

   wire d_CK, d_D, d_LD, d_RB, d_SEL, d_TD;

//Function Block
`protect
   buf b1 (D_, d_D );      //Avoid MIPD.
   buf b2 (TD_, d_TD );    //Avoid MIPD.
   buf b3 (RB_, d_RB );    //Avoid MIPD.
   buf b4 (SEL_, d_SEL );  //Avoid MIPD.
   buf b5 (LD_, d_LD );    //Avoid MIPD.
   buf g3(Q, qt);
   not g1(QB, qt);
   dffrsb_udp g2(qt,  d1,  d_CK,  vcc,  vcc,  flag );
   and g4(D_tmp, di, RB_);
   mux2_udp g5(di, qt, D_, LD_);
   mux2_udp g9(d1, D_tmp, TD_, SEL_);
// Define the flag for timing check
  assign D_flag   = D_flag1;    // For Model-Tec complier
  assign LD_flag   = LD_flag1;  // For Model-Tec complier
  assign SEL_flag = SEL_flag1;  // For Model-Tec complier
  assign RB_flag  = RB_flag1;   // For Model-Tec complier
  always @(SEL_ or RB_ or LD_)
    begin
      if ((SEL_ === 1'b0) && (RB_ === 1'b1) && (LD_ === 1'b1))
         D_flag1 = 1'b1;
      else
         D_flag1 = 1'b0;
    end
  always @(SEL_ or di)
    begin
      if ((SEL_ === 1'b0) && (di === 1'b1))
         RB_flag1 = 1'b1;
      else
         RB_flag1 = 1'b0;
    end
  always @(D_tmp or TD_)
    begin
      if (D_tmp !== TD_)
         SEL_flag1 = 1'b1;
      else
         SEL_flag1 = 1'b0;
    end
  always @(D_ or Q or RB_ or SEL_)
    begin
      if ((D_ !== Q) && (SEL_ === 1'b0) && (RB_ === 1'b1))
         LD_flag1 = 1'b1;
      else
         LD_flag1 = 1'b0;
    end

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (12.03:12.03:12.03, 12.69:12.69:12.69);
      (posedge CK *> (QB :1'bx)) = (20.11:20.11:20.11, 21.10:21.10:21.10);

      //  Setup and Hold Time
      specparam setup_D_CK = 15.45;
      specparam hold_D_CK = 0.00;
      specparam setup_LD_CK = 18.80;
      specparam hold_LD_CK = 0.00;
      specparam setup_RB_CK = 17.52;
      specparam hold_RB_CK = 0.00;
      specparam setup_SEL_CK = 8.20;
      specparam hold_SEL_CK = 0.00;
      specparam setup_TD_CK = 8.30;
      specparam hold_TD_CK = 0.00;
      $setuphold(posedge CK, posedge D &&& D_flag, 14.82:14.82:14.82, -11.21:-11.21:-11.21, flag,,,d_CK, d_D);
      $setuphold(posedge CK, negedge D &&& D_flag, 15.55:15.55:15.55, -10.72:-10.72:-10.72, flag,,,d_CK, d_D);
      $setuphold(posedge CK, posedge LD &&& LD_flag, 18.02:18.02:18.02, -12.69:-12.69:-12.69, flag,,,d_CK, d_LD);
      $setuphold(posedge CK, negedge LD &&& LD_flag, 18.76:18.76:18.76, -10.96:-10.96:-10.96, flag,,,d_CK, d_LD);
      $setuphold(posedge CK, posedge RB &&& RB_flag, 15.80:15.80:15.80, -12.20:-12.20:-12.20, flag,,,d_CK, d_RB);
      $setuphold(posedge CK, negedge RB &&& RB_flag, 14.57:14.57:14.57, -8.99:-8.99:-8.99, flag,,,d_CK, d_RB);
      $setuphold(posedge CK, posedge SEL &&& SEL_flag, 28.38:28.38:28.38, -7.76:-7.76:-7.76, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK, negedge SEL &&& SEL_flag, 12.35:12.35:12.35, -4.31:-4.31:-4.31, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK, posedge TD &&& SEL, 13.34:13.34:13.34, -8.25:-8.25:-8.25, flag,,,d_CK, d_TD);
      $setuphold(posedge CK, negedge TD &&& SEL, 28.38:28.38:28.38, -12.00:-12.00:-12.00, flag,,,d_CK, d_TD);

      //  Minimum Pulse Width
      specparam mpw_neg_CK = 26.86;
      specparam mpw_pos_CK = 24.26;
      $width(negedge CK, 17.95:17.95:17.95, 0, flag);
      $width(posedge CK, 8.84:8.84:8.84, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFZCLRBHHD(Q, QB, D, TD, CK, RB, SEL, LD);
   reg flag; // Notifier flag
   reg  D_flag1, RB_flag1, SEL_flag1, LD_flag1;
   wire D_flag, RB_flag, SEL_flag, LD_flag;
   output Q, QB;
   input D, TD, CK, RB, SEL, LD;
   supply1 vcc;

   wire d_CK, d_D, d_LD, d_RB, d_SEL, d_TD;

//Function Block
`protect
   buf b1 (D_, d_D );      //Avoid MIPD.
   buf b2 (TD_, d_TD );    //Avoid MIPD.
   buf b3 (RB_, d_RB );    //Avoid MIPD.
   buf b4 (SEL_, d_SEL );  //Avoid MIPD.
   buf b5 (LD_, d_LD );    //Avoid MIPD.
   buf g3(Q, qt);
   not g1(QB, qt);
   dffrsb_udp g2(qt,  d1,  d_CK,  vcc,  vcc,  flag );
   and g4(D_tmp, di, RB_);
   mux2_udp g5(di, qt, D_, LD_);
   mux2_udp g9(d1, D_tmp, TD_, SEL_);
// Define the flag for timing check
  assign D_flag   = D_flag1;    // For Model-Tec complier
  assign LD_flag   = LD_flag1;  // For Model-Tec complier
  assign SEL_flag = SEL_flag1;  // For Model-Tec complier
  assign RB_flag  = RB_flag1;   // For Model-Tec complier
  always @(SEL_ or RB_ or LD_)
    begin
      if ((SEL_ === 1'b0) && (RB_ === 1'b1) && (LD_ === 1'b1))
         D_flag1 = 1'b1;
      else
         D_flag1 = 1'b0;
    end
  always @(SEL_ or di)
    begin
      if ((SEL_ === 1'b0) && (di === 1'b1))
         RB_flag1 = 1'b1;
      else
         RB_flag1 = 1'b0;
    end
  always @(D_tmp or TD_)
    begin
      if (D_tmp !== TD_)
         SEL_flag1 = 1'b1;
      else
         SEL_flag1 = 1'b0;
    end
  always @(D_ or Q or RB_ or SEL_)
    begin
      if ((D_ !== Q) && (SEL_ === 1'b0) && (RB_ === 1'b1))
         LD_flag1 = 1'b1;
      else
         LD_flag1 = 1'b0;
    end

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (12.31:12.31:12.31, 12.32:12.32:12.32);
      (posedge CK *> (QB :1'bx)) = (18.61:18.61:18.61, 18.74:18.74:18.74);

      //  Setup and Hold Time
      specparam setup_D_CK = 14.89;
      specparam hold_D_CK = 0.00;
      specparam setup_LD_CK = 18.75;
      specparam hold_LD_CK = 0.00;
      specparam setup_RB_CK = 16.99;
      specparam hold_RB_CK = 0.00;
      specparam setup_SEL_CK = 7.77;
      specparam hold_SEL_CK = 0.00;
      specparam setup_TD_CK = 8.10;
      specparam hold_TD_CK = 0.00;
      $setuphold(posedge CK, posedge D &&& D_flag, 14.82:14.82:14.82, -10.96:-10.96:-10.96, flag,,,d_CK, d_D);
      $setuphold(posedge CK, negedge D &&& D_flag, 15.55:15.55:15.55, -10.72:-10.72:-10.72, flag,,,d_CK, d_D);
      $setuphold(posedge CK, posedge LD &&& LD_flag, 18.02:18.02:18.02, -12.69:-12.69:-12.69, flag,,,d_CK, d_LD);
      $setuphold(posedge CK, negedge LD &&& LD_flag, 18.51:18.51:18.51, -10.96:-10.96:-10.96, flag,,,d_CK, d_LD);
      $setuphold(posedge CK, posedge RB &&& RB_flag, 15.55:15.55:15.55, -12.20:-12.20:-12.20, flag,,,d_CK, d_RB);
      $setuphold(posedge CK, negedge RB &&& RB_flag, 14.57:14.57:14.57, -8.99:-8.99:-8.99, flag,,,d_CK, d_RB);
      $setuphold(posedge CK, posedge SEL &&& SEL_flag, 28.62:28.62:28.62, -7.51:-7.51:-7.51, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK, negedge SEL &&& SEL_flag, 12.10:12.10:12.10, -4.31:-4.31:-4.31, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK, posedge TD &&& SEL, 13.09:13.09:13.09, -8.00:-8.00:-8.00, flag,,,d_CK, d_TD);
      $setuphold(posedge CK, negedge TD &&& SEL, 28.62:28.62:28.62, -11.78:-11.78:-11.78, flag,,,d_CK, d_TD);

      //  Minimum Pulse Width
      specparam mpw_neg_CK = 26.43;
      specparam mpw_pos_CK = 23.99;
      $width(negedge CK, 18.44:18.44:18.44, 0, flag);
      $width(posedge CK, 10.07:10.07:10.07, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFZCRBEHD(Q, QB, D, TD, CK, SEL, RB);
   reg flag; // Notifier flag
   reg  D_flag1,RB_flag1,SEL_flag1;
   wire D_flag,RB_flag,SEL_flag;
   output Q, QB;
   input D, TD, CK, SEL, RB;
   supply1 vcc;

   wire d_CK, d_D, d_RB, d_SEL, d_TD;

//Function Block
`protect
   buf b1 (D_, d_D );      //Avoid MIPD.
   buf b2 (TD_, d_TD );    //Avoid MIPD.
   buf b3 (RB_, d_RB );    //Avoid MIPD.
   buf b4 (SEL_, d_SEL );  //Avoid MIPD.
   buf g3(Q, qt);
   not g1(QB, qt);
   dffrsb_udp g2(qt,  d1,  d_CK,  vcc,  vcc,  flag );
   and g4(D_tmp, D_, RB_);
   mux2_udp g5(d1, D_tmp, TD_, SEL_);
// Define the flag for timing check
  assign D_flag   = D_flag1;   // For Model-Tec complier
  assign SEL_flag = SEL_flag1;  // For Model-Tec complier
  assign RB_flag  = RB_flag1;  // For Model-Tec complier
  always @(SEL_ or RB_)
    begin
      if ((SEL_ === 1'b0) && (RB_ === 1'b1))
         D_flag1 = 1'b1;
      else
         D_flag1 = 1'b0;
    end
  always @(SEL_ or D_)
    begin
      if ((SEL_ === 1'b0) && (D_ === 1'b1))
         RB_flag1 = 1'b1;
      else
         RB_flag1 = 1'b0;
    end
  always @(D_tmp or TD_)
    begin
      if (D_tmp !== TD_)
         SEL_flag1 = 1'b1;
      else
         SEL_flag1 = 1'b0;
    end

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (12.03:12.03:12.03, 12.67:12.67:12.67);
      (posedge CK *> (QB :1'bx)) = (18.14:18.14:18.14, 17.87:17.87:17.87);

      //  Setup and Hold Time
      specparam setup_D_CK = 11.60;
      specparam hold_D_CK = 0.00;
      specparam setup_RB_CK = 12.03;
      specparam hold_RB_CK = 0.00;
      specparam setup_SEL_CK = 7.60;
      specparam hold_SEL_CK = 0.00;
      specparam setup_TD_CK = 10.80;
      specparam hold_TD_CK = 0.00;
      $setuphold(posedge CK, posedge D &&& D_flag, 11.36:11.36:11.36, -6.77:-6.77:-6.77, flag,,,d_CK, d_D);
      $setuphold(posedge CK, negedge D &&& D_flag, 9.88:9.88:9.88, -4.55:-4.55:-4.55, flag,,,d_CK, d_D);
      $setuphold(posedge CK, posedge RB &&& RB_flag, 11.98:11.98:11.98, -7.26:-7.26:-7.26, flag,,,d_CK, d_RB);
      $setuphold(posedge CK, negedge RB &&& RB_flag, 10.38:10.38:10.38, -4.80:-4.80:-4.80, flag,,,d_CK, d_RB);
      $setuphold(posedge CK, posedge SEL &&& SEL_flag, 29.36:29.36:29.36, -6.52:-6.52:-6.52, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK, negedge SEL &&& SEL_flag, 15.80:15.80:15.80, -2.33:-2.33:-2.33, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK, posedge TD &&& SEL, 11.12:11.12:11.12, -6.28:-6.28:-6.28, flag,,,d_CK, d_TD);
      $setuphold(posedge CK, negedge TD &&& SEL, 24.68:24.68:24.68, -10.01:-10.01:-10.01, flag,,,d_CK, d_TD);

      //  Minimum Pulse Width
      specparam mpw_neg_CK = 19.17;
      specparam mpw_pos_CK = 16.97;
      $width(negedge CK, 17.95:17.95:17.95, 0, flag);
      $width(posedge CK, 8.59:8.59:8.59, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFZCRBHHD(Q, QB, D, TD, CK, SEL, RB);
   reg flag; // Notifier flag
   reg  D_flag1,RB_flag1,SEL_flag1;
   wire D_flag,RB_flag,SEL_flag;
   output Q, QB;
   input D, TD, CK, SEL, RB;
   supply1 vcc;

   wire d_CK, d_D, d_RB, d_SEL, d_TD;

//Function Block
`protect
   buf b1 (D_, d_D );      //Avoid MIPD.
   buf b2 (TD_, d_TD );    //Avoid MIPD.
   buf b3 (RB_, d_RB );    //Avoid MIPD.
   buf b4 (SEL_, d_SEL );  //Avoid MIPD.
   buf g3(Q, qt);
   not g1(QB, qt);
   dffrsb_udp g2(qt,  d1,  d_CK,  vcc,  vcc,  flag );
   and g4(D_tmp, D_, RB_);
   mux2_udp g5(d1, D_tmp, TD_, SEL_);
// Define the flag for timing check
  assign D_flag   = D_flag1;   // For Model-Tec complier
  assign SEL_flag = SEL_flag1;  // For Model-Tec complier
  assign RB_flag  = RB_flag1;  // For Model-Tec complier
  always @(SEL_ or RB_)
    begin
      if ((SEL_ === 1'b0) && (RB_ === 1'b1))
         D_flag1 = 1'b1;
      else
         D_flag1 = 1'b0;
    end
  always @(SEL_ or D_)
    begin
      if ((SEL_ === 1'b0) && (D_ === 1'b1))
         RB_flag1 = 1'b1;
      else
         RB_flag1 = 1'b0;
    end
  always @(D_tmp or TD_)
    begin
      if (D_tmp !== TD_)
         SEL_flag1 = 1'b1;
      else
         SEL_flag1 = 1'b0;
    end

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (12.34:12.34:12.34, 12.35:12.35:12.35);
      (posedge CK *> (QB :1'bx)) = (16.96:16.96:16.96, 16.79:16.79:16.79);

      //  Setup and Hold Time
      specparam setup_D_CK = 11.80;
      specparam hold_D_CK = 0.00;
      specparam setup_RB_CK = 12.05;
      specparam hold_RB_CK = 0.00;
      specparam setup_SEL_CK = 7.00;
      specparam hold_SEL_CK = 0.00;
      specparam setup_TD_CK = 10.20;
      specparam hold_TD_CK = 0.00;
      $setuphold(posedge CK, posedge D &&& D_flag, 11.36:11.36:11.36, -6.65:-6.65:-6.65, flag,,,d_CK, d_D);
      $setuphold(posedge CK, negedge D &&& D_flag, 9.88:9.88:9.88, -4.55:-4.55:-4.55, flag,,,d_CK, d_D);
      $setuphold(posedge CK, posedge RB &&& RB_flag, 11.86:11.86:11.86, -7.02:-7.02:-7.02, flag,,,d_CK, d_RB);
      $setuphold(posedge CK, negedge RB &&& RB_flag, 10.62:10.62:10.62, -4.80:-4.80:-4.80, flag,,,d_CK, d_RB);
      $setuphold(posedge CK, posedge SEL &&& SEL_flag, 29.61:29.61:29.61, -6.28:-6.28:-6.28, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK, negedge SEL &&& SEL_flag, 15.55:15.55:15.55, -2.33:-2.33:-2.33, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK, posedge TD &&& SEL, 11.12:11.12:11.12, -6.28:-6.28:-6.28, flag,,,d_CK, d_TD);
      $setuphold(posedge CK, negedge TD &&& SEL, 24.68:24.68:24.68, -10.01:-10.01:-10.01, flag,,,d_CK, d_TD);

      //  Minimum Pulse Width
      specparam mpw_neg_CK = 18.27;
      specparam mpw_pos_CK = 16.27;
      $width(negedge CK, 18.44:18.44:18.44, 0, flag);
      $width(posedge CK, 10.07:10.07:10.07, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFZECHD(Q, QB, D, TD, CK, SEL, EB);

  output Q, QB;
  input D, TD, CK, SEL, EB;
  reg  D_flag1;
  wire D_flag;
  reg flag; // Notifier flag
  supply1 vcc;

   wire d_CK, d_D, d_EB, d_SEL, d_TD;

//Function Block
`protect
  buf b3 (SEL_, d_SEL );  //Avoid MIPD.
  buf b4 (EB_, d_EB );    //Avoid MIPD.
 
  mux2_udp g1(qt_i1,  d_D,  qt,  EB_ );
  mux2_udp g2(qt_i,  qt_i1,  d_TD,  SEL_ );
  dffrsb_udp g3(qt,  qt_i,  d_CK,  vcc,  vcc,  flag );  
  buf g4(Q, qt);
  not g5(QB, qt);

// Define the flag for timing check
  assign D_flag = D_flag1;      // For Model-Tec complier
  always @(EB_ or SEL_)
    begin
      if ((EB_ === 1'b0) && (SEL_ === 1'b0))
         D_flag1 = 1'b1;
      else
         D_flag1 = 1'b0;
    end

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (13.71:13.71:13.71, 14.40:14.40:14.40);
      (posedge CK *> (QB :1'bx)) = (21.74:21.74:21.74, 21.56:21.56:21.56);

      //  Setup and Hold Time
      specparam setup_D_CK = 33.05;
      specparam hold_D_CK = 4.97;
      specparam setup_EB_CK = 34.40;
      specparam hold_EB_CK = 9.62;
      specparam setup_SEL_CK = 34.40;
      specparam hold_SEL_CK = 9.62;
      specparam setup_TD_CK = 34.40;
      specparam hold_TD_CK = 9.62;
      $setuphold(posedge CK, posedge D &&& D_flag, 13.83:13.83:13.83, -8.00:-8.00:-8.00, flag,,,d_CK, d_D);
      $setuphold(posedge CK, negedge D &&& D_flag, 19.75:19.75:19.75, -8.99:-8.99:-8.99, flag,,,d_CK, d_D);
      $setuphold(posedge CK, posedge EB &&& ~SEL, 13.09:13.09:13.09, -6.77:-6.77:-6.77, flag,,,d_CK, d_EB);
      $setuphold(posedge CK, negedge EB &&& ~SEL, 17.53:17.53:17.53, -11.78:-11.78:-11.78, flag,,,d_CK, d_EB);
      $setuphold(posedge CK, posedge SEL, 19.75:19.75:19.75, -6.28:-6.28:-6.28, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK, negedge SEL, 21.23:21.23:21.23, -11.46:-11.46:-11.46, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK, posedge TD &&& SEL, 11.36:11.36:11.36, -6.03:-6.03:-6.03, flag,,,d_CK, d_TD);
      $setuphold(posedge CK, negedge TD &&& SEL, 15.06:15.06:15.06, -6.03:-6.03:-6.03, flag,,,d_CK, d_TD);

      //  Minimum Pulse Width
      specparam mpw_neg_CK = 32.58;
      specparam mpw_pos_CK = 50.23;
      $width(negedge CK, 16.47:16.47:16.47, 0, flag);
      $width(posedge CK, 10.07:10.07:10.07, 0, flag);
   endspecify
`endprotect

endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFZEEHD(Q, QB, D, TD, CK, SEL, EB);

  output Q, QB;
  input D, TD, CK, SEL, EB;
  reg  D_flag1;
  wire D_flag;
  reg flag; // Notifier flag
  supply1 vcc;

   wire d_CK, d_D, d_EB, d_SEL, d_TD;

//Function Block
`protect
  buf b3 (SEL_, d_SEL );  //Avoid MIPD.
  buf b4 (EB_, d_EB );    //Avoid MIPD.
 
  mux2_udp g1(qt_i1,  d_D,  qt,  EB_ );
  mux2_udp g2(qt_i,  qt_i1,  d_TD,  SEL_ );
  dffrsb_udp g3(qt,  qt_i,  d_CK,  vcc,  vcc,  flag );  
  buf g4(Q, qt);
  not g5(QB, qt);

// Define the flag for timing check
  assign D_flag = D_flag1;      // For Model-Tec complier
  always @(EB_ or SEL_)
    begin
      if ((EB_ === 1'b0) && (SEL_ === 1'b0))
         D_flag1 = 1'b1;
      else
         D_flag1 = 1'b0;
    end

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (12.10:12.10:12.10, 12.73:12.73:12.73);
      (posedge CK *> (QB :1'bx)) = (19.92:19.92:19.92, 20.14:20.14:20.14);

      //  Setup and Hold Time
      specparam setup_D_CK = 33.05;
      specparam hold_D_CK = 4.97;
      specparam setup_EB_CK = 34.40;
      specparam hold_EB_CK = 9.62;
      specparam setup_SEL_CK = 34.40;
      specparam hold_SEL_CK = 9.62;
      specparam setup_TD_CK = 34.40;
      specparam hold_TD_CK = 9.62;
      $setuphold(posedge CK, posedge D &&& D_flag, 13.58:13.58:13.58, -8.25:-8.25:-8.25, flag,,,d_CK, d_D);
      $setuphold(posedge CK, negedge D &&& D_flag, 20.24:20.24:20.24, -9.48:-9.48:-9.48, flag,,,d_CK, d_D);
      $setuphold(posedge CK, posedge EB &&& ~SEL, 13.83:13.83:13.83, -6.77:-6.77:-6.77, flag,,,d_CK, d_EB);
      $setuphold(posedge CK, negedge EB &&& ~SEL, 17.53:17.53:17.53, -12.45:-12.45:-12.45, flag,,,d_CK, d_EB);
      $setuphold(posedge CK, posedge SEL, 19.99:19.99:19.99, -6.28:-6.28:-6.28, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK, negedge SEL, 21.72:21.72:21.72, -11.95:-11.95:-11.95, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK, posedge TD &&& SEL, 11.12:11.12:11.12, -6.03:-6.03:-6.03, flag,,,d_CK, d_TD);
      $setuphold(posedge CK, negedge TD &&& SEL, 15.55:15.55:15.55, -6.28:-6.28:-6.28, flag,,,d_CK, d_TD);

      //  Minimum Pulse Width
      specparam mpw_neg_CK = 32.58;
      specparam mpw_pos_CK = 50.23;
      $width(negedge CK, 15.98:15.98:15.98, 0, flag);
      $width(posedge CK, 8.84:8.84:8.84, 0, flag);
   endspecify
`endprotect

endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFZEHD(Q, QB, D, TD, CK, SEL);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CK, TD, SEL;
   supply1 vcc;

   wire d_CK, d_D, d_SEL, d_TD;

//Function Block
`protect
   buf g3(Q, qt);
   not g1(QB, qt);
   dffrsb_udp g2(qt,  d1,  d_CK,  vcc,  vcc,  flag );
   mux2_udp g4(d1,  d_D,  d_TD,  d_SEL );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (12.00:12.00:12.00, 12.64:12.64:12.64);
      (posedge CK *> (QB :1'bx)) = (18.13:18.13:18.13, 17.87:17.87:17.87);

      //  Setup and Hold Time
      specparam setup_D_CK = 8.90;
      specparam hold_D_CK = 0.00;
      specparam setup_SEL_CK = 8.60;
      specparam hold_SEL_CK = 0.00;
      specparam setup_TD_CK = 9.85;
      specparam hold_TD_CK = 0.00;
      $setuphold(posedge CK, posedge D &&& ~SEL, 8.16:8.16:8.16, -4.31:-4.31:-4.31, flag,,,d_CK, d_D);
      $setuphold(posedge CK, negedge D &&& ~SEL, 8.16:8.16:8.16, -3.32:-3.32:-3.32, flag,,,d_CK, d_D);
      $setuphold(posedge CK, posedge SEL, 26.16:26.16:26.16, -7.26:-7.26:-7.26, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK, negedge SEL, 12.60:12.60:12.60, -3.57:-3.57:-3.57, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK, posedge TD &&& SEL, 12.60:12.60:12.60, -7.76:-7.76:-7.76, flag,,,d_CK, d_TD);
      $setuphold(posedge CK, negedge TD &&& SEL, 26.65:26.65:26.65, -11.34:-11.34:-11.34, flag,,,d_CK, d_TD);

      //  Minimum Pulse Width
      specparam mpw_neg_CK = 17.01;
      specparam mpw_pos_CK = 15.50;
      $width(negedge CK, 18.44:18.44:18.44, 0, flag);
      $width(posedge CK, 8.59:8.59:8.59, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFZEHHD(Q, QB, D, TD, CK, SEL, EB);

  output Q, QB;
  input D, TD, CK, SEL, EB;
  reg  D_flag1;
  wire D_flag;
  reg flag; // Notifier flag
  supply1 vcc;

   wire d_CK, d_D, d_EB, d_SEL, d_TD;

//Function Block
`protect
  buf b3 (SEL_, d_SEL );  //Avoid MIPD.
  buf b4 (EB_, d_EB );    //Avoid MIPD.
 
  mux2_udp g1(qt_i1,  d_D,  qt,  EB_ );
  mux2_udp g2(qt_i,  qt_i1,  d_TD,  SEL_ );
  dffrsb_udp g3(qt,  qt_i,  d_CK,  vcc,  vcc,  flag );  
  buf g4(Q, qt);
  not g5(QB, qt);

// Define the flag for timing check
  assign D_flag = D_flag1;      // For Model-Tec complier
  always @(EB_ or SEL_)
    begin
      if ((EB_ === 1'b0) && (SEL_ === 1'b0))
         D_flag1 = 1'b1;
      else
         D_flag1 = 1'b0;
    end

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (13.64:13.64:13.64, 13.18:13.18:13.18);
      (posedge CK *> (QB :1'bx)) = (17.70:17.70:17.70, 18.08:18.08:18.08);

      //  Setup and Hold Time
      specparam setup_D_CK = 33.05;
      specparam hold_D_CK = 4.97;
      specparam setup_EB_CK = 34.40;
      specparam hold_EB_CK = 9.62;
      specparam setup_SEL_CK = 34.40;
      specparam hold_SEL_CK = 9.62;
      specparam setup_TD_CK = 34.40;
      specparam hold_TD_CK = 9.62;
      $setuphold(posedge CK, posedge D &&& D_flag, 13.58:13.58:13.58, -7.76:-7.76:-7.76, flag,,,d_CK, d_D);
      $setuphold(posedge CK, negedge D &&& D_flag, 20.49:20.49:20.49, -9.24:-9.24:-9.24, flag,,,d_CK, d_D);
      $setuphold(posedge CK, posedge EB &&& ~SEL, 12.84:12.84:12.84, -6.28:-6.28:-6.28, flag,,,d_CK, d_EB);
      $setuphold(posedge CK, negedge EB &&& ~SEL, 17.77:17.77:17.77, -11.56:-11.56:-11.56, flag,,,d_CK, d_EB);
      $setuphold(posedge CK, posedge SEL, 20.24:20.24:20.24, -5.79:-5.79:-5.79, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK, negedge SEL, 21.72:21.72:21.72, -11.70:-11.70:-11.70, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK, posedge TD &&& SEL, 11.12:11.12:11.12, -5.54:-5.54:-5.54, flag,,,d_CK, d_TD);
      $setuphold(posedge CK, negedge TD &&& SEL, 15.80:15.80:15.80, -6.03:-6.03:-6.03, flag,,,d_CK, d_TD);

      //  Minimum Pulse Width
      specparam mpw_neg_CK = 32.58;
      specparam mpw_pos_CK = 50.23;
      $width(negedge CK, 15.98:15.98:15.98, 0, flag);
      $width(posedge CK, 10.81:10.81:10.81, 0, flag);
   endspecify
`endprotect

endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFZEKHD(Q, QB, D, TD, CK, SEL, EB);

  output Q, QB;
  input D, TD, CK, SEL, EB;
  reg  D_flag1;
  wire D_flag;
  reg flag; // Notifier flag
  supply1 vcc;

   wire d_CK, d_D, d_EB, d_SEL, d_TD;

//Function Block
`protect
  buf b3 (SEL_, d_SEL );  //Avoid MIPD.
  buf b4 (EB_, d_EB );    //Avoid MIPD.
 
  mux2_udp g1(qt_i1,  d_D,  qt,  EB_ );
  mux2_udp g2(qt_i,  qt_i1,  d_TD,  SEL_ );
  dffrsb_udp g3(qt,  qt_i,  d_CK,  vcc,  vcc,  flag );  
  buf g4(Q, qt);
  not g5(QB, qt);

// Define the flag for timing check
  assign D_flag = D_flag1;      // For Model-Tec complier
  always @(EB_ or SEL_)
    begin
      if ((EB_ === 1'b0) && (SEL_ === 1'b0))
         D_flag1 = 1'b1;
      else
         D_flag1 = 1'b0;
    end

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (13.64:13.64:13.64, 13.26:13.26:13.26);
      (posedge CK *> (QB :1'bx)) = (19.60:19.60:19.60, 19.88:19.88:19.88);

      //  Setup and Hold Time
      specparam setup_D_CK = 33.05;
      specparam hold_D_CK = 4.97;
      specparam setup_EB_CK = 34.40;
      specparam hold_EB_CK = 9.62;
      specparam setup_SEL_CK = 34.40;
      specparam hold_SEL_CK = 9.62;
      specparam setup_TD_CK = 34.40;
      specparam hold_TD_CK = 9.62;
      $setuphold(posedge CK, posedge D &&& D_flag, 14.08:14.08:14.08, -7.26:-7.26:-7.26, flag,,,d_CK, d_D);
      $setuphold(posedge CK, negedge D &&& D_flag, 21.97:21.97:21.97, -10.47:-10.47:-10.47, flag,,,d_CK, d_D);
      $setuphold(posedge CK, posedge EB &&& ~SEL, 13.83:13.83:13.83, -5.79:-5.79:-5.79, flag,,,d_CK, d_EB);
      $setuphold(posedge CK, negedge EB &&& ~SEL, 19.25:19.25:19.25, -12.45:-12.45:-12.45, flag,,,d_CK, d_EB);
      $setuphold(posedge CK, posedge SEL, 21.72:21.72:21.72, -5.54:-5.54:-5.54, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK, negedge SEL, 23.20:23.20:23.20, -12.44:-12.44:-12.44, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK, posedge TD &&& SEL, 11.61:11.61:11.61, -5.29:-5.29:-5.29, flag,,,d_CK, d_TD);
      $setuphold(posedge CK, negedge TD &&& SEL, 17.16:17.16:17.16, -7.02:-7.02:-7.02, flag,,,d_CK, d_TD);

      //  Minimum Pulse Width
      specparam mpw_neg_CK = 32.58;
      specparam mpw_pos_CK = 50.23;
      $width(negedge CK, 12.90:12.90:12.90, 0, flag);
      $width(posedge CK, 10.99:10.99:10.99, 0, flag);
   endspecify
`endprotect

endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFZERBCHD(Q, QB, D, TD, CK, SEL, EB, RB);

  output Q, QB;
  input D, TD, CK, SEL, EB, RB;
  reg  D_flag1;
  wire D_flag;
  reg flag; // Notifier flag
  supply1 vcc;
  reg flag_two1;
  wire flag_two;
  wire d_CK, d_D, d_EB, d_SEL, d_TD;
  wire d_RB;

//Function Block
`protect
  buf b3 (SEL_, d_SEL );  //Avoid MIPD.
  buf b4 (EB_, d_EB );    //Avoid MIPD.

  mux2_udp g1(qt_i1,  d_D,  qt,  EB_ );
  mux2_udp g2(qt_i,  qt_i1,  d_TD,  SEL_ );
  dffrsb_udp g3(qt,  qt_i,  d_CK,  d_RB,  vcc,  flag );  
  buf g4(Q, qt);
  not g5(QB, qt);

// Define the flag for timing check
  assign D_flag = D_flag1;      // For Model-Tec complier
  always @(EB_ or SEL_)
    begin
      if ((EB_ === 1'b0) && (SEL_ === 1'b0))
         D_flag1 = 1'b1;
      else
         D_flag1 = 1'b0;
    end

//Append pseudo gate for timing violation checking
  assign flag_two = flag_two1;      // For Model-Tec complier
  always @(EB_ or SEL_ or D or TD or qt)
    begin
      if (EB_ === 1'b0) begin
        if (SEL_ === 1'b0) 
           flag_two1 = D;
        else
           flag_two1 = TD;
      end
      else begin
        if (SEL_ === 1'b0) 
           flag_two1 = qt;
        else
           flag_two1 = TD;
      end
    end

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (15.24:15.24:15.24, 15.08:15.08:15.08);
      (posedge CK *> (QB :1'bx)) = (22.29:22.29:22.29, 23.73:23.73:23.73);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 6.93:6.93:6.93);
      (negedge RB *> (QB :1'bx)) = (14.08:14.08:14.08, 0.00:0.00:0.00);

      //  Setup and Hold Time
      specparam setup_D_CK = 33.05;
      specparam hold_D_CK = 4.97;
      specparam setup_EB_CK = 34.40;
      specparam hold_EB_CK = 9.62;
      specparam setup_SEL_CK = 34.40;
      specparam hold_SEL_CK = 9.62;
      specparam setup_TD_CK = 34.40;
      specparam hold_TD_CK = 9.62;
      $setuphold(posedge CK &&& RB, posedge D &&& D_flag, 14.57:14.57:14.57, -8.00:-8.00:-8.00, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, negedge D &&& D_flag, 20.98:20.98:20.98, -8.50:-8.50:-8.50, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, posedge EB &&& ~SEL, 13.09:13.09:13.09, -6.77:-6.77:-6.77, flag,,,d_CK, d_EB);
      $setuphold(posedge CK &&& RB, negedge EB &&& ~SEL, 18.51:18.51:18.51, -11.78:-11.78:-11.78, flag,,,d_CK, d_EB);
      $setuphold(posedge CK &&& RB, posedge SEL, 20.73:20.73:20.73, -6.28:-6.28:-6.28, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& RB, negedge SEL, 22.46:22.46:22.46, -10.84:-10.84:-10.84, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& RB, posedge TD &&& SEL, 11.86:11.86:11.86, -6.03:-6.03:-6.03, flag,,,d_CK, d_TD);
      $setuphold(posedge CK &&& RB, negedge TD &&& SEL, 16.30:16.30:16.30, -5.54:-5.54:-5.54, flag,,,d_CK, d_TD);

      //  Recovery Time
      specparam recovery_RB_CK = 63.26;
      specparam recovery_CK_RB = 31.03;
      $recrem(posedge RB, posedge CK &&& flag_two, 0.00:0.00:0.00, 8.52:8.52:8.52, flag,,,d_RB,d_CK);

      //  Minimum Pulse Width
      specparam mpw_neg_CK = 32.58;
      specparam mpw_pos_CK = 50.23;
      specparam mpw_neg_RB = 106.96;
      $width(negedge CK, 17.95:17.95:17.95, 0, flag);
      $width(posedge CK, 10.99:10.99:10.99, 0, flag);
      $width(negedge RB, 14.50:14.50:14.50, 0, flag);

   endspecify
`endprotect

endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFZERBEHD(Q, QB, D, TD, CK, SEL, EB, RB);

  output Q, QB;
  input D, TD, CK, SEL, EB, RB;
  reg  D_flag1;
  wire D_flag;
  reg flag; // Notifier flag
  supply1 vcc;
  reg flag_two1;
  wire flag_two;
  wire d_CK, d_D, d_EB, d_SEL, d_TD;
  wire d_RB;

//Function Block
`protect
  buf b3 (SEL_, d_SEL );  //Avoid MIPD.
  buf b4 (EB_, d_EB );    //Avoid MIPD.

  mux2_udp g1(qt_i1,  d_D,  qt,  EB_ );
  mux2_udp g2(qt_i,  qt_i1,  d_TD,  SEL_ );
  dffrsb_udp g3(qt,  qt_i,  d_CK,  d_RB,  vcc,  flag );  
  buf g4(Q, qt);
  not g5(QB, qt);

// Define the flag for timing check
  assign D_flag = D_flag1;      // For Model-Tec complier
  always @(EB_ or SEL_)
    begin
      if ((EB_ === 1'b0) && (SEL_ === 1'b0))
         D_flag1 = 1'b1;
      else
         D_flag1 = 1'b0;
    end

//Append pseudo gate for timing violation checking
  assign flag_two = flag_two1;      // For Model-Tec complier
  always @(EB_ or SEL_ or D or TD or qt)
    begin
      if (EB_ === 1'b0) begin
        if (SEL_ === 1'b0) 
           flag_two1 = D;
        else
           flag_two1 = TD;
      end
      else begin
        if (SEL_ === 1'b0) 
           flag_two1 = qt;
        else
           flag_two1 = TD;
      end
    end

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (14.75:14.75:14.75, 13.38:13.38:13.38);
      (posedge CK *> (QB :1'bx)) = (19.53:19.53:19.53, 21.41:21.41:21.41);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 5.46:5.46:5.46);
      (negedge RB *> (QB :1'bx)) = (11.53:11.53:11.53, 0.00:0.00:0.00);

      //  Setup and Hold Time
      specparam setup_D_CK = 33.05;
      specparam hold_D_CK = 4.97;
      specparam setup_EB_CK = 34.40;
      specparam hold_EB_CK = 9.62;
      specparam setup_SEL_CK = 34.40;
      specparam hold_SEL_CK = 9.62;
      specparam setup_TD_CK = 34.40;
      specparam hold_TD_CK = 9.62;
      $setuphold(posedge CK &&& RB, posedge D &&& D_flag, 14.32:14.32:14.32, -7.76:-7.76:-7.76, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, negedge D &&& D_flag, 21.72:21.72:21.72, -8.74:-8.74:-8.74, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, posedge EB &&& ~SEL, 13.09:13.09:13.09, -6.52:-6.52:-6.52, flag,,,d_CK, d_EB);
      $setuphold(posedge CK &&& RB, negedge EB &&& ~SEL, 19.01:19.01:19.01, -11.78:-11.78:-11.78, flag,,,d_CK, d_EB);
      $setuphold(posedge CK &&& RB, posedge SEL, 21.23:21.23:21.23, -6.03:-6.03:-6.03, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& RB, negedge SEL, 22.95:22.95:22.95, -11.21:-11.21:-11.21, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& RB, posedge TD &&& SEL, 11.86:11.86:11.86, -5.79:-5.79:-5.79, flag,,,d_CK, d_TD);
      $setuphold(posedge CK &&& RB, negedge TD &&& SEL, 16.79:16.79:16.79, -6.03:-6.03:-6.03, flag,,,d_CK, d_TD);

      //  Recovery Time
      specparam recovery_RB_CK = 63.26;
      specparam recovery_CK_RB = 31.03;
      $recrem(posedge RB, posedge CK &&& flag_two, 0.00:0.00:0.00, 8.02:8.02:8.02, flag,,,d_RB,d_CK);

      //  Minimum Pulse Width
      specparam mpw_neg_CK = 32.58;
      specparam mpw_pos_CK = 50.23;
      specparam mpw_neg_RB = 106.96;
      $width(negedge CK, 16.47:16.47:16.47, 0, flag);
      $width(posedge CK, 12.04:12.04:12.04, 0, flag);
      $width(negedge RB, 10.07:10.07:10.07, 0, flag);

   endspecify
`endprotect

endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFZERBHHD(Q, QB, D, TD, CK, SEL, EB, RB);

  output Q, QB;
  input D, TD, CK, SEL, EB, RB;
  reg  D_flag1;
  wire D_flag;
  reg flag; // Notifier flag
  supply1 vcc;
  reg flag_two1;
  wire flag_two;
  wire d_CK, d_D, d_EB, d_SEL, d_TD;
  wire d_RB;

//Function Block
`protect
  buf b3 (SEL_, d_SEL );  //Avoid MIPD.
  buf b4 (EB_, d_EB );    //Avoid MIPD.

  mux2_udp g1(qt_i1,  d_D,  qt,  EB_ );
  mux2_udp g2(qt_i,  qt_i1,  d_TD,  SEL_ );
  dffrsb_udp g3(qt,  qt_i,  d_CK,  d_RB,  vcc,  flag );  
  buf g4(Q, qt);
  not g5(QB, qt);

// Define the flag for timing check
  assign D_flag = D_flag1;      // For Model-Tec complier
  always @(EB_ or SEL_)
    begin
      if ((EB_ === 1'b0) && (SEL_ === 1'b0))
         D_flag1 = 1'b1;
      else
         D_flag1 = 1'b0;
    end

//Append pseudo gate for timing violation checking
  assign flag_two = flag_two1;      // For Model-Tec complier
  always @(EB_ or SEL_ or D or TD or qt)
    begin
      if (EB_ === 1'b0) begin
        if (SEL_ === 1'b0) 
           flag_two1 = D;
        else
           flag_two1 = TD;
      end
      else begin
        if (SEL_ === 1'b0) 
           flag_two1 = qt;
        else
           flag_two1 = TD;
      end
    end

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (15.44:15.44:15.44, 13.57:13.57:13.57);
      (posedge CK *> (QB :1'bx)) = (18.16:18.16:18.16, 20.19:20.19:20.19);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 4.98:4.98:4.98);
      (negedge RB *> (QB :1'bx)) = (9.49:9.49:9.49, 0.00:0.00:0.00);

      //  Setup and Hold Time
      specparam setup_D_CK = 33.05;
      specparam hold_D_CK = 4.97;
      specparam setup_EB_CK = 34.40;
      specparam hold_EB_CK = 9.62;
      specparam setup_SEL_CK = 34.40;
      specparam hold_SEL_CK = 9.62;
      specparam setup_TD_CK = 34.40;
      specparam hold_TD_CK = 9.62;
      $setuphold(posedge CK &&& RB, posedge D &&& D_flag, 14.57:14.57:14.57, -7.51:-7.51:-7.51, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, negedge D &&& D_flag, 22.21:22.21:22.21, -8.50:-8.50:-8.50, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, posedge EB &&& ~SEL, 12.84:12.84:12.84, -6.28:-6.28:-6.28, flag,,,d_CK, d_EB);
      $setuphold(posedge CK &&& RB, negedge EB &&& ~SEL, 19.50:19.50:19.50, -11.56:-11.56:-11.56, flag,,,d_CK, d_EB);
      $setuphold(posedge CK &&& RB, posedge SEL, 21.47:21.47:21.47, -5.79:-5.79:-5.79, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& RB, negedge SEL, 23.45:23.45:23.45, -10.96:-10.96:-10.96, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& RB, posedge TD &&& SEL, 11.86:11.86:11.86, -5.54:-5.54:-5.54, flag,,,d_CK, d_TD);
      $setuphold(posedge CK &&& RB, negedge TD &&& SEL, 17.28:17.28:17.28, -5.79:-5.79:-5.79, flag,,,d_CK, d_TD);

      //  Recovery Time
      specparam recovery_RB_CK = 63.26;
      specparam recovery_CK_RB = 31.03;
      $recrem(posedge RB, posedge CK &&& flag_two, 0.00:0.00:0.00, 7.53:7.53:7.53, flag,,,d_RB,d_CK);

      //  Minimum Pulse Width
      specparam mpw_neg_CK = 32.58;
      specparam mpw_pos_CK = 50.23;
      specparam mpw_neg_RB = 106.96;
      $width(negedge CK, 16.47:16.47:16.47, 0, flag);
      $width(posedge CK, 12.53:12.53:12.53, 0, flag);
      $width(negedge RB, 8.59:8.59:8.59, 0, flag);

   endspecify
`endprotect

endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFZERBKHD(Q, QB, D, TD, CK, SEL, EB, RB);

  output Q, QB;
  input D, TD, CK, SEL, EB, RB;
  reg  D_flag1;
  wire D_flag;
  reg flag; // Notifier flag
  supply1 vcc;
  reg flag_two1;
  wire flag_two;
  wire d_CK, d_D, d_EB, d_SEL, d_TD;
  wire d_RB;

//Function Block
`protect
  buf b3 (SEL_, d_SEL );  //Avoid MIPD.
  buf b4 (EB_, d_EB );    //Avoid MIPD.

  mux2_udp g1(qt_i1,  d_D,  qt,  EB_ );
  mux2_udp g2(qt_i,  qt_i1,  d_TD,  SEL_ );
  dffrsb_udp g3(qt,  qt_i,  d_CK,  d_RB,  vcc,  flag );  
  buf g4(Q, qt);
  not g5(QB, qt);

// Define the flag for timing check
  assign D_flag = D_flag1;      // For Model-Tec complier
  always @(EB_ or SEL_)
    begin
      if ((EB_ === 1'b0) && (SEL_ === 1'b0))
         D_flag1 = 1'b1;
      else
         D_flag1 = 1'b0;
    end

//Append pseudo gate for timing violation checking
  assign flag_two = flag_two1;      // For Model-Tec complier
  always @(EB_ or SEL_ or D or TD or qt)
    begin
      if (EB_ === 1'b0) begin
        if (SEL_ === 1'b0) 
           flag_two1 = D;
        else
           flag_two1 = TD;
      end
      else begin
        if (SEL_ === 1'b0) 
           flag_two1 = qt;
        else
           flag_two1 = TD;
      end
    end

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (15.78:15.78:15.78, 13.62:13.62:13.62);
      (posedge CK *> (QB :1'bx)) = (20.03:20.03:20.03, 22.55:22.55:22.55);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 6.29:6.29:6.29);
      (negedge RB *> (QB :1'bx)) = (12.66:12.66:12.66, 0.00:0.00:0.00);

      //  Setup and Hold Time
      specparam setup_D_CK = 33.05;
      specparam hold_D_CK = 4.97;
      specparam setup_EB_CK = 34.40;
      specparam hold_EB_CK = 9.62;
      specparam setup_SEL_CK = 34.40;
      specparam hold_SEL_CK = 9.62;
      specparam setup_TD_CK = 34.40;
      specparam hold_TD_CK = 9.62;
      $setuphold(posedge CK &&& RB, posedge D &&& D_flag, 14.57:14.57:14.57, -6.77:-6.77:-6.77, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, negedge D &&& D_flag, 23.20:23.20:23.20, -9.48:-9.48:-9.48, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, posedge EB &&& ~SEL, 13.34:13.34:13.34, -5.54:-5.54:-5.54, flag,,,d_CK, d_EB);
      $setuphold(posedge CK &&& RB, negedge EB &&& ~SEL, 20.49:20.49:20.49, -12.00:-12.00:-12.00, flag,,,d_CK, d_EB);
      $setuphold(posedge CK &&& RB, posedge SEL, 22.71:22.71:22.71, -5.29:-5.29:-5.29, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& RB, negedge SEL, 24.55:24.55:24.55, -11.83:-11.83:-11.83, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& RB, posedge TD &&& SEL, 12.10:12.10:12.10, -5.05:-5.05:-5.05, flag,,,d_CK, d_TD);
      $setuphold(posedge CK &&& RB, negedge TD &&& SEL, 18.27:18.27:18.27, -6.28:-6.28:-6.28, flag,,,d_CK, d_TD);

      //  Recovery Time
      specparam recovery_RB_CK = 63.26;
      specparam recovery_CK_RB = 31.03;
      $recrem(posedge RB, posedge CK &&& flag_two, 0.00:0.00:0.00, 5.80:5.80:5.80, flag,,,d_RB,d_CK);

      //  Minimum Pulse Width
      specparam mpw_neg_CK = 32.58;
      specparam mpw_pos_CK = 50.23;
      specparam mpw_neg_RB = 106.96;
      $width(negedge CK, 14.01:14.01:14.01, 0, flag);
      $width(posedge CK, 12.90:12.90:12.90, 0, flag);
      $width(negedge RB, 10.07:10.07:10.07, 0, flag);

   endspecify
`endprotect

endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFZERSBCHD(Q, QB, D, TD, CK, SEL, EB, RB, SB);

  output Q, QB;
  input D, TD, CK, SEL, EB, RB, SB;
  reg  D_flag1;
  wire D_flag;
  reg flag; // Notifier flag
  reg flag_two1;
  wire flag_two;
  supply1 vcc;

  wire d_CK, d_D, d_EB, d_SEL, d_TD;
  wire d_RB, d_SB;

//Function Block
`protect
  buf b3 (SEL_, d_SEL );  //Avoid MIPD.
  buf b4 (EB_, d_EB );    //Avoid MIPD.

  mux2_udp g1(qt_i1,  d_D,  qt,  EB_ );
  mux2_udp g2(qt_i,  qt_i1,  d_TD,  SEL_ );
  dffrsb_udp g3(qt,  qt_i,  d_CK,  d_RB,  d_SB,  flag );  
  buf g4(Q, qt);
  not g5(qb1, qt);
  or g6(rs, d_RB, d_SB);
  and g7(QB, qb1, rs);

// Define the flag for timing check
  assign D_flag = D_flag1;      // For Model-Tec complier
  always @(EB_ or SEL_)
    begin
      if ((EB_ === 1'b0) && (SEL_ === 1'b0))
         D_flag1 = 1'b1;
      else
         D_flag1 = 1'b0;
    end

//Append pseudo gate for timing violation checking
  and (_SB_and_RB_, d_SB, d_RB);
  or (_SB_or_RB_, d_SB, d_RB);
  assign flag_two = flag_two1;      // For Model-Tec complier
  always @(EB_ or SEL_ or D or TD or qt)
    begin
      if (EB_ === 1'b0) begin
        if (SEL_ === 1'b0) 
           flag_two1 = D;
        else
           flag_two1 = TD;
      end
      else begin
        if (SEL_ === 1'b0) 
           flag_two1 = qt;
        else
           flag_two1 = TD;
      end
    end



//Timing violation checking statement
always @(negedge _SB_or_RB_) if(_SB_or_RB_ === 0)
  $display($time, " ****Warning! Set and Reset of %m are low simultaneously");

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (16.15:16.15:16.15, 16.72:16.72:16.72);
      (posedge CK *> (QB :1'bx)) = (26.00:26.00:26.00, 25.28:25.28:25.28);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 7.04:7.04:7.04);
      (negedge RB *> (QB :1'bx)) = (16.10:16.10:16.10, 0.00:0.00:0.00);
      (negedge SB *> (Q :1'bx)) = (18.31:18.31:18.31, 0.00:0.00:0.00);
      (negedge SB *> (QB :1'bx)) = (0.00:0.00:0.00, 11.49:11.49:11.49);

      //  Setup and Hold Time
      specparam setup_D_CK = 33.05;
      specparam hold_D_CK = 4.97;
      specparam setup_EB_CK = 34.40;
      specparam hold_EB_CK = 9.62;
      specparam setup_SEL_CK = 34.40;
      specparam hold_SEL_CK = 9.62;
      specparam setup_TD_CK = 34.40;
      specparam hold_TD_CK = 9.62;
      $setuphold(posedge CK &&& _SB_and_RB_, posedge D &&& D_flag, 17.77:17.77:17.77, -7.26:-7.26:-7.26, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& _SB_and_RB_, negedge D &&& D_flag, 24.43:24.43:24.43, -7.26:-7.26:-7.26, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& _SB_and_RB_, posedge EB &&& ~SEL, 13.58:13.58:13.58, -6.03:-6.03:-6.03, flag,,,d_CK, d_EB);
      $setuphold(posedge CK &&& _SB_and_RB_, negedge EB &&& ~SEL, 21.97:21.97:21.97, -12.22:-12.22:-12.22, flag,,,d_CK, d_EB);
      $setuphold(posedge CK &&& _SB_and_RB_, posedge SEL, 23.82:23.82:23.82, -5.54:-5.54:-5.54, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& _SB_and_RB_, negedge SEL, 25.42:25.42:25.42, -10.47:-10.47:-10.47, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& _SB_and_RB_, posedge TD &&& SEL, 15.31:15.31:15.31, -5.29:-5.29:-5.29, flag,,,d_CK, d_TD);
      $setuphold(posedge CK &&& _SB_and_RB_, negedge TD &&& SEL, 19.75:19.75:19.75, -5.29:-5.29:-5.29, flag,,,d_CK, d_TD);

      //  Recovery Time
      specparam recovery_RB_CK = 11.71;
      specparam recovery_SB_CK = 16.24;
      specparam recovery_CK_RB = 33.62;
      specparam recovery_CK_SB = 33.62;
      $recrem(posedge RB, posedge CK &&& flag_two, 0.00:0.00:0.00, 8.02:8.02:8.02, flag,,,d_RB,d_CK);
      $recrem(posedge SB, posedge CK &&& ~flag_two, 1.99:1.99:1.99, 0.63:0.63:0.63, flag,,,d_SB,d_CK);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 64.75;
      specparam mpw_neg_SB = 66.19;
      specparam mpw_pos_CK = 67.31;
      specparam mpw_neg_CK = 67.05;
      $width(negedge RB, 14.50:14.50:14.50, 0, flag);
      $width(negedge SB, 21.89:21.89:21.89, 0, flag);
      $width(posedge CK, 12.53:12.53:12.53, 0, flag);
      $width(negedge CK, 20.41:20.41:20.41, 0, flag);

   endspecify
`endprotect

endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFZERSBEHD(Q, QB, D, TD, CK, SEL, EB, RB, SB);

  output Q, QB;
  input D, TD, CK, SEL, EB, RB, SB;
  reg  D_flag1;
  wire D_flag;
  reg flag; // Notifier flag
  reg flag_two1;
  wire flag_two;
  supply1 vcc;

  wire d_CK, d_D, d_EB, d_SEL, d_TD;
  wire d_RB, d_SB;

//Function Block
`protect
  buf b3 (SEL_, d_SEL );  //Avoid MIPD.
  buf b4 (EB_, d_EB );    //Avoid MIPD.

  mux2_udp g1(qt_i1,  d_D,  qt,  EB_ );
  mux2_udp g2(qt_i,  qt_i1,  d_TD,  SEL_ );
  dffrsb_udp g3(qt,  qt_i,  d_CK,  d_RB,  d_SB,  flag );  
  buf g4(Q, qt);
  not g5(qb1, qt);
  or g6(rs, d_RB, d_SB);
  and g7(QB, qb1, rs);

// Define the flag for timing check
  assign D_flag = D_flag1;      // For Model-Tec complier
  always @(EB_ or SEL_)
    begin
      if ((EB_ === 1'b0) && (SEL_ === 1'b0))
         D_flag1 = 1'b1;
      else
         D_flag1 = 1'b0;
    end

//Append pseudo gate for timing violation checking
  and (_SB_and_RB_, d_SB, d_RB);
  or (_SB_or_RB_, d_SB, d_RB);
  assign flag_two = flag_two1;      // For Model-Tec complier
  always @(EB_ or SEL_ or D or TD or qt)
    begin
      if (EB_ === 1'b0) begin
        if (SEL_ === 1'b0) 
           flag_two1 = D;
        else
           flag_two1 = TD;
      end
      else begin
        if (SEL_ === 1'b0) 
           flag_two1 = qt;
        else
           flag_two1 = TD;
      end
    end



//Timing violation checking statement
always @(negedge _SB_or_RB_) if(_SB_or_RB_ === 0)
  $display($time, " ****Warning! Set and Reset of %m are low simultaneously");

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (15.79:15.79:15.79, 14.62:14.62:14.62);
      (posedge CK *> (QB :1'bx)) = (24.05:24.05:24.05, 25.71:25.71:25.71);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 5.32:5.32:5.32);
      (negedge RB *> (QB :1'bx)) = (14.43:14.43:14.43, 0.00:0.00:0.00);
      (negedge SB *> (Q :1'bx)) = (18.55:18.55:18.55, 0.00:0.00:0.00);
      (negedge SB *> (QB :1'bx)) = (0.00:0.00:0.00, 11.83:11.83:11.83);

      //  Setup and Hold Time
      specparam setup_D_CK = 33.05;
      specparam hold_D_CK = 4.97;
      specparam setup_EB_CK = 34.40;
      specparam hold_EB_CK = 9.62;
      specparam setup_SEL_CK = 34.40;
      specparam hold_SEL_CK = 9.62;
      specparam setup_TD_CK = 34.40;
      specparam hold_TD_CK = 9.62;
      $setuphold(posedge CK &&& _SB_and_RB_, posedge D &&& D_flag, 18.02:18.02:18.02, -7.02:-7.02:-7.02, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& _SB_and_RB_, negedge D &&& D_flag, 24.93:24.93:24.93, -8.25:-8.25:-8.25, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& _SB_and_RB_, posedge EB &&& ~SEL, 13.58:13.58:13.58, -5.54:-5.54:-5.54, flag,,,d_CK, d_EB);
      $setuphold(posedge CK &&& _SB_and_RB_, negedge EB &&& ~SEL, 22.46:22.46:22.46, -12.22:-12.22:-12.22, flag,,,d_CK, d_EB);
      $setuphold(posedge CK &&& _SB_and_RB_, posedge SEL, 24.43:24.43:24.43, -5.29:-5.29:-5.29, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& _SB_and_RB_, negedge SEL, 26.16:26.16:26.16, -10.72:-10.72:-10.72, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& _SB_and_RB_, posedge TD &&& SEL, 15.55:15.55:15.55, -5.05:-5.05:-5.05, flag,,,d_CK, d_TD);
      $setuphold(posedge CK &&& _SB_and_RB_, negedge TD &&& SEL, 20.24:20.24:20.24, -5.54:-5.54:-5.54, flag,,,d_CK, d_TD);

      //  Recovery Time
      specparam recovery_RB_CK = 11.71;
      specparam recovery_SB_CK = 16.24;
      specparam recovery_CK_RB = 33.62;
      specparam recovery_CK_SB = 33.62;
      $recrem(posedge RB, posedge CK &&& flag_two, 0.00:0.00:0.00, 7.28:7.28:7.28, flag,,,d_RB,d_CK);
      $recrem(posedge SB, posedge CK &&& ~flag_two, 2.73:2.73:2.73, 0.00:0.00:0.00, flag,,,d_SB,d_CK);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 64.75;
      specparam mpw_neg_SB = 66.19;
      specparam mpw_pos_CK = 67.31;
      specparam mpw_neg_CK = 67.05;
      $width(negedge RB, 10.07:10.07:10.07, 0, flag);
      $width(negedge SB, 21.89:21.89:21.89, 0, flag);
      $width(posedge CK, 12.78:12.78:12.78, 0, flag);
      $width(negedge CK, 19.92:19.92:19.92, 0, flag);

   endspecify
`endprotect

endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFZERSBHHD(Q, QB, D, TD, CK, SEL, EB, RB, SB);

  output Q, QB;
  input D, TD, CK, SEL, EB, RB, SB;
  reg  D_flag1;
  wire D_flag;
  reg flag; // Notifier flag
  reg flag_two1;
  wire flag_two;
  supply1 vcc;

  wire d_CK, d_D, d_EB, d_SEL, d_TD;
  wire d_RB, d_SB;

//Function Block
`protect
  buf b3 (SEL_, d_SEL );  //Avoid MIPD.
  buf b4 (EB_, d_EB );    //Avoid MIPD.

  mux2_udp g1(qt_i1,  d_D,  qt,  EB_ );
  mux2_udp g2(qt_i,  qt_i1,  d_TD,  SEL_ );
  dffrsb_udp g3(qt,  qt_i,  d_CK,  d_RB,  d_SB,  flag );  
  buf g4(Q, qt);
  not g5(qb1, qt);
  or g6(rs, d_RB, d_SB);
  and g7(QB, qb1, rs);

// Define the flag for timing check
  assign D_flag = D_flag1;      // For Model-Tec complier
  always @(EB_ or SEL_)
    begin
      if ((EB_ === 1'b0) && (SEL_ === 1'b0))
         D_flag1 = 1'b1;
      else
         D_flag1 = 1'b0;
    end

//Append pseudo gate for timing violation checking
  and (_SB_and_RB_, d_SB, d_RB);
  or (_SB_or_RB_, d_SB, d_RB);
  assign flag_two = flag_two1;      // For Model-Tec complier
  always @(EB_ or SEL_ or D or TD or qt)
    begin
      if (EB_ === 1'b0) begin
        if (SEL_ === 1'b0) 
           flag_two1 = D;
        else
           flag_two1 = TD;
      end
      else begin
        if (SEL_ === 1'b0) 
           flag_two1 = qt;
        else
           flag_two1 = TD;
      end
    end



//Timing violation checking statement
always @(negedge _SB_or_RB_) if(_SB_or_RB_ === 0)
  $display($time, " ****Warning! Set and Reset of %m are low simultaneously");

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (15.95:15.95:15.95, 16.62:16.62:16.62);
      (posedge CK *> (QB :1'bx)) = (23.45:23.45:23.45, 23.34:23.34:23.34);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 6.63:6.63:6.63);
      (negedge RB *> (QB :1'bx)) = (13.31:13.31:13.31, 0.00:0.00:0.00);
      (negedge SB *> (Q :1'bx)) = (19.05:19.05:19.05, 0.00:0.00:0.00);
      (negedge SB *> (QB :1'bx)) = (0.00:0.00:0.00, 8.57:8.57:8.57);

      //  Setup and Hold Time
      specparam setup_D_CK = 33.05;
      specparam hold_D_CK = 4.97;
      specparam setup_EB_CK = 34.40;
      specparam hold_EB_CK = 9.62;
      specparam setup_SEL_CK = 34.40;
      specparam hold_SEL_CK = 9.62;
      specparam setup_TD_CK = 34.40;
      specparam hold_TD_CK = 9.62;
      $setuphold(posedge CK &&& _SB_and_RB_, posedge D &&& D_flag, 18.51:18.51:18.51, -6.77:-6.77:-6.77, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& _SB_and_RB_, negedge D &&& D_flag, 25.17:25.17:25.17, -7.26:-7.26:-7.26, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& _SB_and_RB_, posedge EB &&& ~SEL, 13.34:13.34:13.34, -5.29:-5.29:-5.29, flag,,,d_CK, d_EB);
      $setuphold(posedge CK &&& _SB_and_RB_, negedge EB &&& ~SEL, 22.71:22.71:22.71, -12.00:-12.00:-12.00, flag,,,d_CK, d_EB);
      $setuphold(posedge CK &&& _SB_and_RB_, posedge SEL, 24.68:24.68:24.68, -5.05:-5.05:-5.05, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& _SB_and_RB_, negedge SEL, 26.41:26.41:26.41, -10.47:-10.47:-10.47, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& _SB_and_RB_, posedge TD &&& SEL, 16.05:16.05:16.05, -4.80:-4.80:-4.80, flag,,,d_CK, d_TD);
      $setuphold(posedge CK &&& _SB_and_RB_, negedge TD &&& SEL, 20.49:20.49:20.49, -5.54:-5.54:-5.54, flag,,,d_CK, d_TD);

      //  Recovery Time
      specparam recovery_RB_CK = 11.71;
      specparam recovery_SB_CK = 16.24;
      specparam recovery_CK_RB = 33.62;
      specparam recovery_CK_SB = 33.62;
      $recrem(posedge RB, posedge CK &&& flag_two, 0.00:0.00:0.00, 6.79:6.79:6.79, flag,,,d_RB,d_CK);
      $recrem(posedge SB, posedge CK &&& ~flag_two, 2.49:2.49:2.49, 0.13:0.13:0.13, flag,,,d_SB,d_CK);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 64.75;
      specparam mpw_neg_SB = 66.19;
      specparam mpw_pos_CK = 67.31;
      specparam mpw_neg_CK = 67.05;
      $width(negedge RB, 12.04:12.04:12.04, 0, flag);
      $width(negedge SB, 23.86:23.86:23.86, 0, flag);
      $width(posedge CK, 12.90:12.90:12.90, 0, flag);
      $width(negedge CK, 19.92:19.92:19.92, 0, flag);

   endspecify
`endprotect

endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFZERSBKHD(Q, QB, D, TD, CK, SEL, EB, RB, SB);

  output Q, QB;
  input D, TD, CK, SEL, EB, RB, SB;
  reg  D_flag1;
  wire D_flag;
  reg flag; // Notifier flag
  reg flag_two1;
  wire flag_two;
  supply1 vcc;

  wire d_CK, d_D, d_EB, d_SEL, d_TD;
  wire d_RB, d_SB;

//Function Block
`protect
  buf b3 (SEL_, d_SEL );  //Avoid MIPD.
  buf b4 (EB_, d_EB );    //Avoid MIPD.

  mux2_udp g1(qt_i1,  d_D,  qt,  EB_ );
  mux2_udp g2(qt_i,  qt_i1,  d_TD,  SEL_ );
  dffrsb_udp g3(qt,  qt_i,  d_CK,  d_RB,  d_SB,  flag );  
  buf g4(Q, qt);
  not g5(qb1, qt);
  or g6(rs, d_RB, d_SB);
  and g7(QB, qb1, rs);

// Define the flag for timing check
  assign D_flag = D_flag1;      // For Model-Tec complier
  always @(EB_ or SEL_)
    begin
      if ((EB_ === 1'b0) && (SEL_ === 1'b0))
         D_flag1 = 1'b1;
      else
         D_flag1 = 1'b0;
    end

//Append pseudo gate for timing violation checking
  and (_SB_and_RB_, d_SB, d_RB);
  or (_SB_or_RB_, d_SB, d_RB);
  assign flag_two = flag_two1;      // For Model-Tec complier
  always @(EB_ or SEL_ or D or TD or qt)
    begin
      if (EB_ === 1'b0) begin
        if (SEL_ === 1'b0) 
           flag_two1 = D;
        else
           flag_two1 = TD;
      end
      else begin
        if (SEL_ === 1'b0) 
           flag_two1 = qt;
        else
           flag_two1 = TD;
      end
    end



//Timing violation checking statement
always @(negedge _SB_or_RB_) if(_SB_or_RB_ === 0)
  $display($time, " ****Warning! Set and Reset of %m are low simultaneously");

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (16.60:16.60:16.60, 17.53:17.53:17.53);
      (posedge CK *> (QB :1'bx)) = (27.15:27.15:27.15, 26.92:26.92:26.92);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 8.75:8.75:8.75);
      (negedge RB *> (QB :1'bx)) = (18.32:18.32:18.32, 0.00:0.00:0.00);
      (negedge SB *> (Q :1'bx)) = (20.63:20.63:20.63, 0.00:0.00:0.00);
      (negedge SB *> (QB :1'bx)) = (0.00:0.00:0.00, 10.75:10.75:10.75);

      //  Setup and Hold Time
      specparam setup_D_CK = 33.05;
      specparam hold_D_CK = 4.97;
      specparam setup_EB_CK = 34.40;
      specparam hold_EB_CK = 9.62;
      specparam setup_SEL_CK = 34.40;
      specparam hold_SEL_CK = 9.62;
      specparam setup_TD_CK = 34.40;
      specparam hold_TD_CK = 9.62;
      $setuphold(posedge CK &&& _SB_and_RB_, posedge D &&& D_flag, 18.27:18.27:18.27, -6.28:-6.28:-6.28, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& _SB_and_RB_, negedge D &&& D_flag, 26.16:26.16:26.16, -8.74:-8.74:-8.74, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& _SB_and_RB_, posedge EB &&& ~SEL, 13.58:13.58:13.58, -5.05:-5.05:-5.05, flag,,,d_CK, d_EB);
      $setuphold(posedge CK &&& _SB_and_RB_, negedge EB &&& ~SEL, 23.45:23.45:23.45, -12.22:-12.22:-12.22, flag,,,d_CK, d_EB);
      $setuphold(posedge CK &&& _SB_and_RB_, posedge SEL, 25.66:25.66:25.66, -4.80:-4.80:-4.80, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& _SB_and_RB_, negedge SEL, 26.90:26.90:26.90, -11.21:-11.21:-11.21, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& _SB_and_RB_, posedge TD &&& SEL, 15.80:15.80:15.80, -4.55:-4.55:-4.55, flag,,,d_CK, d_TD);
      $setuphold(posedge CK &&& _SB_and_RB_, negedge TD &&& SEL, 21.47:21.47:21.47, -5.54:-5.54:-5.54, flag,,,d_CK, d_TD);

      //  Recovery Time
      specparam recovery_RB_CK = 11.71;
      specparam recovery_SB_CK = 16.24;
      specparam recovery_CK_RB = 33.62;
      specparam recovery_CK_SB = 33.62;
      $recrem(posedge RB, posedge CK &&& flag_two, 0.00:0.00:0.00, 5.31:5.31:5.31, flag,,,d_RB,d_CK);
      $recrem(posedge SB, posedge CK &&& ~flag_two, 3.47:3.47:3.47, 0.00:0.00:0.00, flag,,,d_SB,d_CK);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 64.75;
      specparam mpw_neg_SB = 66.19;
      specparam mpw_pos_CK = 67.31;
      specparam mpw_neg_CK = 67.05;
      $width(negedge RB, 14.87:14.87:14.87, 0, flag);
      $width(negedge SB, 22.82:22.82:22.82, 0, flag);
      $width(posedge CK, 14.01:14.01:14.01, 0, flag);
      $width(negedge CK, 16.47:16.47:16.47, 0, flag);

   endspecify
`endprotect

endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFZHHD(Q, QB, D, TD, CK, SEL);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CK, TD, SEL;
   supply1 vcc;

   wire d_CK, d_D, d_SEL, d_TD;

//Function Block
`protect
   buf g3(Q, qt);
   not g1(QB, qt);
   dffrsb_udp g2(qt,  d1,  d_CK,  vcc,  vcc,  flag );
   mux2_udp g4(d1,  d_D,  d_TD,  d_SEL );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (12.50:12.50:12.50, 12.51:12.51:12.51);
      (posedge CK *> (QB :1'bx)) = (17.12:17.12:17.12, 16.89:16.89:16.89);

      //  Setup and Hold Time
      specparam setup_D_CK = 8.28;
      specparam hold_D_CK = 0.00;
      specparam setup_SEL_CK = 8.60;
      specparam hold_SEL_CK = 0.00;
      specparam setup_TD_CK = 9.30;
      specparam hold_TD_CK = 0.00;
      $setuphold(posedge CK, posedge D &&& ~SEL, 8.16:8.16:8.16, -4.31:-4.31:-4.31, flag,,,d_CK, d_D);
      $setuphold(posedge CK, negedge D &&& ~SEL, 8.16:8.16:8.16, -3.32:-3.32:-3.32, flag,,,d_CK, d_D);
      $setuphold(posedge CK, posedge SEL, 26.41:26.41:26.41, -7.02:-7.02:-7.02, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK, negedge SEL, 12.35:12.35:12.35, -3.57:-3.57:-3.57, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK, posedge TD &&& SEL, 12.35:12.35:12.35, -7.51:-7.51:-7.51, flag,,,d_CK, d_TD);
      $setuphold(posedge CK, negedge TD &&& SEL, 26.90:26.90:26.90, -11.12:-11.12:-11.12, flag,,,d_CK, d_TD);

      //  Minimum Pulse Width
      specparam mpw_neg_CK = 15.97;
      specparam mpw_pos_CK = 14.72;
      $width(negedge CK, 18.44:18.44:18.44, 0, flag);
      $width(posedge CK, 10.07:10.07:10.07, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFZKHD(Q, QB, D, TD, CK, SEL);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CK, TD, SEL;
   supply1 vcc;

   wire d_CK, d_D, d_SEL, d_TD;

//Function Block
`protect
   buf g3(Q, qt);
   not g1(QB, qt);
   dffrsb_udp g2(qt,  d1,  d_CK,  vcc,  vcc,  flag );
   mux2_udp g4(d1,  d_D,  d_TD,  d_SEL );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (12.64:12.64:12.64, 12.70:12.70:12.70);
      (posedge CK *> (QB :1'bx)) = (19.15:19.15:19.15, 19.25:19.25:19.25);

      //  Setup and Hold Time
      specparam setup_D_CK = 8.28;
      specparam hold_D_CK = 0.00;
      specparam setup_SEL_CK = 8.60;
      specparam hold_SEL_CK = 0.00;
      specparam setup_TD_CK = 9.30;
      specparam hold_TD_CK = 0.00;
      $setuphold(posedge CK, posedge D &&& ~SEL, 8.40:8.40:8.40, -4.06:-4.06:-4.06, flag,,,d_CK, d_D);
      $setuphold(posedge CK, negedge D &&& ~SEL, 9.14:9.14:9.14, -4.06:-4.06:-4.06, flag,,,d_CK, d_D);
      $setuphold(posedge CK, posedge SEL, 27.88:27.88:27.88, -6.52:-6.52:-6.52, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK, negedge SEL, 12.84:12.84:12.84, -4.43:-4.43:-4.43, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK, posedge TD &&& SEL, 12.84:12.84:12.84, -7.26:-7.26:-7.26, flag,,,d_CK, d_TD);
      $setuphold(posedge CK, negedge TD &&& SEL, 28.38:28.38:28.38, -11.56:-11.56:-11.56, flag,,,d_CK, d_TD);

      //  Minimum Pulse Width
      specparam mpw_neg_CK = 15.97;
      specparam mpw_pos_CK = 14.72;
      $width(negedge CK, 15.98:15.98:15.98, 0, flag);
      $width(posedge CK, 10.07:10.07:10.07, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFZRBCHD(Q, QB, D, TD, CK, SEL, RB);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CK, TD, RB, SEL;
   supply1 vcc;
   reg D_flag;
   wire D_flag1;
   wire d_CK, d_D, d_SEL, d_TD;
   wire d_RB;

//Function Block
`protect
   buf b3 (SEL_, d_SEL );  //Avoid MIPD.

   buf g3(Q, qt);
   not g1(QB, qt);
   dffrsb_udp g2(qt,  d1,  d_CK,  d_RB,  vcc,  flag );
   mux2_udp g4(d1,  d_D,  d_TD,  SEL_ );

//Append pseudo gate for timing violation checking
assign D_flag1   = D_flag;    // For Model-Tec complier
always @(SEL_ or d_D or d_TD)
  begin
    if (SEL_ === 1'b0)
        D_flag = d_D;
    else
        D_flag = d_TD;
  end


//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (12.93:12.93:12.93, 12.90:12.90:12.90);
      (posedge CK *> (QB :1'bx)) = (17.91:17.91:17.91, 19.05:19.05:19.05);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 5.09:5.09:5.09);
      (negedge RB *> (QB :1'bx)) = (10.15:10.15:10.15, 0.00:0.00:0.00);

      //  Setup and Hold Time
      specparam setup_D_CK = 6.30;
      specparam hold_D_CK = 0.00;
      specparam setup_SEL_CK = 8.28;
      specparam hold_SEL_CK = 0.00;
      specparam setup_TD_CK = 8.28;
      specparam hold_TD_CK = 0.00;
      $setuphold(posedge CK &&& RB, posedge D &&& ~SEL, 7.66:7.66:7.66, -4.80:-4.80:-4.80, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, negedge D &&& ~SEL, 8.40:8.40:8.40, -3.32:-3.32:-3.32, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, posedge SEL, 28.13:28.13:28.13, -8.00:-8.00:-8.00, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& RB, negedge SEL, 12.35:12.35:12.35, -4.06:-4.06:-4.06, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& RB, posedge TD &&& SEL, 12.10:12.10:12.10, -8.50:-8.50:-8.50, flag,,,d_CK, d_TD);
      $setuphold(posedge CK &&& RB, negedge TD &&& SEL, 28.87:28.87:28.87, -10.89:-10.89:-10.89, flag,,,d_CK, d_TD);

      //  Recovery Time
      specparam recovery_RB_CK = 4.30;
      specparam recovery_CK_RB = 9.00;
      $recrem(posedge RB, posedge CK &&& D_flag1, 0.00:0.00:0.00, 8.76:8.76:8.76, flag,,,d_RB,d_CK);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 3.94;
      specparam mpw_neg_CK = 14.51;
      specparam mpw_pos_CK = 13.64;
      $width(negedge RB, 10.07:10.07:10.07, 0, flag);
      $width(negedge CK, 21.89:21.89:21.89, 0, flag);
      $width(posedge CK, 8.59:8.59:8.59, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFZRBEHD(Q, QB, D, TD, CK, SEL, RB);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CK, TD, RB, SEL;
   supply1 vcc;
   reg D_flag;
   wire D_flag1;
   wire d_CK, d_D, d_SEL, d_TD;
   wire d_RB;

//Function Block
`protect
   buf b3 (SEL_, d_SEL );  //Avoid MIPD.

   buf g3(Q, qt);
   not g1(QB, qt);
   dffrsb_udp g2(qt,  d1,  d_CK,  d_RB,  vcc,  flag );
   mux2_udp g4(d1,  d_D,  d_TD,  SEL_ );

//Append pseudo gate for timing violation checking
assign D_flag1   = D_flag;    // For Model-Tec complier
always @(SEL_ or d_D or d_TD)
  begin
    if (SEL_ === 1'b0)
        D_flag = d_D;
    else
        D_flag = d_TD;
  end


//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (12.77:12.77:12.77, 12.41:12.41:12.41);
      (posedge CK *> (QB :1'bx)) = (18.00:18.00:18.00, 19.22:19.22:19.22);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 5.23:5.23:5.23);
      (negedge RB *> (QB :1'bx)) = (10.89:10.89:10.89, 0.00:0.00:0.00);

      //  Setup and Hold Time
      specparam setup_D_CK = 6.30;
      specparam hold_D_CK = 0.00;
      specparam setup_SEL_CK = 8.28;
      specparam hold_SEL_CK = 0.00;
      specparam setup_TD_CK = 8.28;
      specparam hold_TD_CK = 0.00;
      $setuphold(posedge CK &&& RB, posedge D &&& ~SEL, 7.91:7.91:7.91, -4.80:-4.80:-4.80, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, negedge D &&& ~SEL, 8.90:8.90:8.90, -4.06:-4.06:-4.06, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, posedge SEL, 28.87:28.87:28.87, -8.00:-8.00:-8.00, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& RB, negedge SEL, 12.35:12.35:12.35, -4.55:-4.55:-4.55, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& RB, posedge TD &&& SEL, 12.10:12.10:12.10, -8.74:-8.74:-8.74, flag,,,d_CK, d_TD);
      $setuphold(posedge CK &&& RB, negedge TD &&& SEL, 29.36:29.36:29.36, -10.89:-10.89:-10.89, flag,,,d_CK, d_TD);

      //  Recovery Time
      specparam recovery_RB_CK = 4.30;
      specparam recovery_CK_RB = 9.00;
      $recrem(posedge RB, posedge CK &&& D_flag1, 0.00:0.00:0.00, 8.02:8.02:8.02, flag,,,d_RB,d_CK);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 3.94;
      specparam mpw_neg_CK = 14.51;
      specparam mpw_pos_CK = 13.64;
      $width(negedge RB, 10.07:10.07:10.07, 0, flag);
      $width(negedge CK, 19.92:19.92:19.92, 0, flag);
      $width(posedge CK, 8.84:8.84:8.84, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFZRBHHD(Q, QB, D, TD, CK, SEL, RB);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CK, TD, RB, SEL;
   supply1 vcc;
   reg D_flag;
   wire D_flag1;
   wire d_CK, d_D, d_SEL, d_TD;
   wire d_RB;

//Function Block
`protect
   buf b3 (SEL_, d_SEL );  //Avoid MIPD.

   buf g3(Q, qt);
   not g1(QB, qt);
   dffrsb_udp g2(qt,  d1,  d_CK,  d_RB,  vcc,  flag );
   mux2_udp g4(d1,  d_D,  d_TD,  SEL_ );

//Append pseudo gate for timing violation checking
assign D_flag1   = D_flag;    // For Model-Tec complier
always @(SEL_ or d_D or d_TD)
  begin
    if (SEL_ === 1'b0)
        D_flag = d_D;
    else
        D_flag = d_TD;
  end


//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (13.29:13.29:13.29, 12.58:12.58:12.58);
      (posedge CK *> (QB :1'bx)) = (16.86:16.86:16.86, 17.87:17.87:17.87);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 4.85:4.85:4.85);
      (negedge RB *> (QB :1'bx)) = (9.16:9.16:9.16, 0.00:0.00:0.00);

      //  Setup and Hold Time
      specparam setup_D_CK = 6.30;
      specparam hold_D_CK = 0.00;
      specparam setup_SEL_CK = 8.28;
      specparam hold_SEL_CK = 0.00;
      specparam setup_TD_CK = 8.28;
      specparam hold_TD_CK = 0.00;
      $setuphold(posedge CK &&& RB, posedge D &&& ~SEL, 7.91:7.91:7.91, -4.80:-4.80:-4.80, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, negedge D &&& ~SEL, 8.90:8.90:8.90, -4.06:-4.06:-4.06, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, posedge SEL, 28.87:28.87:28.87, -8.00:-8.00:-8.00, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& RB, negedge SEL, 12.35:12.35:12.35, -4.55:-4.55:-4.55, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& RB, posedge TD &&& SEL, 12.23:12.23:12.23, -8.50:-8.50:-8.50, flag,,,d_CK, d_TD);
      $setuphold(posedge CK &&& RB, negedge TD &&& SEL, 29.36:29.36:29.36, -11.00:-11.00:-11.00, flag,,,d_CK, d_TD);

      //  Recovery Time
      specparam recovery_RB_CK = 4.30;
      specparam recovery_CK_RB = 9.00;
      $recrem(posedge RB, posedge CK &&& D_flag1, 0.00:0.00:0.00, 8.02:8.02:8.02, flag,,,d_RB,d_CK);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 3.94;
      specparam mpw_neg_CK = 14.51;
      specparam mpw_pos_CK = 13.64;
      $width(negedge RB, 8.10:8.10:8.10, 0, flag);
      $width(negedge CK, 19.92:19.92:19.92, 0, flag);
      $width(posedge CK, 10.07:10.07:10.07, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFZRBKHD(Q, QB, D, TD, CK, SEL, RB);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CK, TD, RB, SEL;
   supply1 vcc;
   reg D_flag;
   wire D_flag1;
   wire d_CK, d_D, d_SEL, d_TD;
   wire d_RB;

//Function Block
`protect
   buf b3 (SEL_, d_SEL );  //Avoid MIPD.

   buf g3(Q, qt);
   not g1(QB, qt);
   dffrsb_udp g2(qt,  d1,  d_CK,  d_RB,  vcc,  flag );
   mux2_udp g4(d1,  d_D,  d_TD,  SEL_ );

//Append pseudo gate for timing violation checking
assign D_flag1   = D_flag;    // For Model-Tec complier
always @(SEL_ or d_D or d_TD)
  begin
    if (SEL_ === 1'b0)
        D_flag = d_D;
    else
        D_flag = d_TD;
  end


//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (13.48:13.48:13.48, 12.40:12.40:12.40);
      (posedge CK *> (QB :1'bx)) = (18.81:18.81:18.81, 20.54:20.54:20.54);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 6.18:6.18:6.18);
      (negedge RB *> (QB :1'bx)) = (12.68:12.68:12.68, 0.00:0.00:0.00);

      //  Setup and Hold Time
      specparam setup_D_CK = 6.30;
      specparam hold_D_CK = 0.00;
      specparam setup_SEL_CK = 8.28;
      specparam hold_SEL_CK = 0.00;
      specparam setup_TD_CK = 8.28;
      specparam hold_TD_CK = 0.00;
      $setuphold(posedge CK &&& RB, posedge D &&& ~SEL, 8.16:8.16:8.16, -4.80:-4.80:-4.80, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, negedge D &&& ~SEL, 10.13:10.13:10.13, -4.80:-4.80:-4.80, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, posedge SEL, 29.86:29.86:29.86, -7.76:-7.76:-7.76, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& RB, negedge SEL, 12.84:12.84:12.84, -5.29:-5.29:-5.29, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& RB, posedge TD &&& SEL, 12.60:12.60:12.60, -8.50:-8.50:-8.50, flag,,,d_CK, d_TD);
      $setuphold(posedge CK &&& RB, negedge TD &&& SEL, 30.60:30.60:30.60, -11.34:-11.34:-11.34, flag,,,d_CK, d_TD);

      //  Recovery Time
      specparam recovery_RB_CK = 4.30;
      specparam recovery_CK_RB = 9.00;
      $recrem(posedge RB, posedge CK &&& D_flag1, 0.00:0.00:0.00, 6.54:6.54:6.54, flag,,,d_RB,d_CK);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 3.94;
      specparam mpw_neg_CK = 14.51;
      specparam mpw_pos_CK = 13.64;
      $width(negedge RB, 10.07:10.07:10.07, 0, flag);
      $width(negedge CK, 16.47:16.47:16.47, 0, flag);
      $width(posedge CK, 10.56:10.56:10.56, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFZRSBEHD(Q, QB, D, TD, CK, SEL, RB, SB);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CK, TD, SB, SEL, RB;
   reg D_flag;
   wire D_flag1;
   wire d_CK, d_D, d_SEL, d_TD;
   wire d_RB, d_SB;

//Function Block
`protect
   buf b3 (SEL_, d_SEL );  //Avoid MIPD.

   buf g3(Q, qt);
   not g1(qb1, qt);
   dffrsb_udp g2(qt,  d1,  d_CK,  d_RB,  d_SB,  flag );
   and g7(rb_and_sb, d_RB, d_SB);
   or g5(rs, d_RB, d_SB);
   and g6(QB, qb1, rs);
   mux2_udp g4(d1,  d_D,  d_TD,  SEL_);

//Append pseudo gate for timing violation checking
and (_SB_and_RB_, d_SB, d_RB);
or (_SB_or_RB_, d_SB, d_RB);
assign D_flag1   = D_flag;    // For Model-Tec complier
always @(SEL_ or d_D or d_TD)
  begin
    if (SEL_ === 1'b0)
        D_flag = d_D;
    else
        D_flag = d_TD;
  end

//Timing violation checking statement
always @(negedge _SB_or_RB_) if(_SB_or_RB_ === 0)
  $display($time, " ****Warning! Set and Reset of %m are low simultaneously");

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (15.99:15.99:15.99, 16.56:16.56:16.56);
      (posedge CK *> (QB :1'bx)) = (24.99:24.99:24.99, 23.82:23.82:23.82);
      (negedge SB *> (Q :1'bx)) = (18.83:18.83:18.83, 0.00:0.00:0.00);
      (negedge SB *> (QB :1'bx)) = (0.00:0.00:0.00, 9.07:9.07:9.07);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 7.42:7.42:7.42);
      (negedge RB *> (QB :1'bx)) = (15.82:15.82:15.82, 0.00:0.00:0.00);

      //  Setup and Hold Time
      specparam setup_D_CK = 9.00;
      specparam hold_D_CK = 0.00;
      specparam setup_SEL_CK = 8.40;
      specparam hold_SEL_CK = 0.00;
      specparam setup_TD_CK = 8.70;
      specparam hold_TD_CK = 0.00;
      $setuphold(posedge CK &&& _SB_and_RB_, posedge D &&& ~SEL, 12.10:12.10:12.10, -3.32:-3.32:-3.32, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& _SB_and_RB_, negedge D &&& ~SEL, 11.61:11.61:11.61, -2.09:-2.09:-2.09, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& _SB_and_RB_, posedge SEL, 30.84:30.84:30.84, -5.54:-5.54:-5.54, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& _SB_and_RB_, negedge SEL, 16.54:16.54:16.54, -2.83:-2.83:-2.83, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& _SB_and_RB_, posedge TD &&& SEL, 16.30:16.30:16.30, -6.03:-6.03:-6.03, flag,,,d_CK, d_TD);
      $setuphold(posedge CK &&& _SB_and_RB_, negedge TD &&& SEL, 31.58:31.58:31.58, -10.47:-10.47:-10.47, flag,,,d_CK, d_TD);

      //  Recovery Time
      specparam recovery_RB_CK = 5.12;
      specparam recovery_SB_CK = 10.60;
      specparam recovery_CK_RB = 8.90;
      specparam recovery_CK_SB = 1.27;
      $recrem(posedge RB, posedge CK &&& D_flag1, 0.00:0.00:0.00, 7.53:7.53:7.53, flag,,,d_RB,d_CK);
      $recrem(posedge SB, posedge CK &&& ~D_flag1, 2.73:2.73:2.73, 0.00:0.00:0.00, flag,,,d_SB,d_CK);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 7.85;
      specparam mpw_neg_SB = 16.69;
      specparam mpw_neg_CK = 15.09;
      specparam mpw_pos_CK = 12.96;
      $width(negedge RB, 14.50:14.50:14.50, 0, flag);
      $width(negedge SB, 21.89:21.89:21.89, 0, flag);
      $width(negedge CK, 22.82:22.82:22.82, 0, flag);
      $width(posedge CK, 12.53:12.53:12.53, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFZRSBHHD(Q, QB, D, TD, CK, SEL, RB, SB);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CK, TD, SB, SEL, RB;
   reg D_flag;
   wire D_flag1;
   wire d_CK, d_D, d_SEL, d_TD;
   wire d_RB, d_SB;

//Function Block
`protect
   buf b3 (SEL_, d_SEL );  //Avoid MIPD.

   buf g3(Q, qt);
   not g1(qb1, qt);
   dffrsb_udp g2(qt,  d1,  d_CK,  d_RB,  d_SB,  flag );
   and g7(rb_and_sb, d_RB, d_SB);
   or g5(rs, d_RB, d_SB);
   and g6(QB, qb1, rs);
   mux2_udp g4(d1,  d_D,  d_TD,  SEL_);

//Append pseudo gate for timing violation checking
and (_SB_and_RB_, d_SB, d_RB);
or (_SB_or_RB_, d_SB, d_RB);
assign D_flag1   = D_flag;    // For Model-Tec complier
always @(SEL_ or d_D or d_TD)
  begin
    if (SEL_ === 1'b0)
        D_flag = d_D;
    else
        D_flag = d_TD;
  end

//Timing violation checking statement
always @(negedge _SB_or_RB_) if(_SB_or_RB_ === 0)
  $display($time, " ****Warning! Set and Reset of %m are low simultaneously");

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (15.67:15.67:15.67, 16.36:16.36:16.36);
      (posedge CK *> (QB :1'bx)) = (22.18:22.18:22.18, 21.86:21.86:21.86);
      (negedge SB *> (Q :1'bx)) = (18.68:18.68:18.68, 0.00:0.00:0.00);
      (negedge SB *> (QB :1'bx)) = (0.00:0.00:0.00, 7.22:7.22:7.22);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 6.63:6.63:6.63);
      (negedge RB *> (QB :1'bx)) = (12.39:12.39:12.39, 0.00:0.00:0.00);

      //  Setup and Hold Time
      specparam setup_D_CK = 9.00;
      specparam hold_D_CK = 0.00;
      specparam setup_SEL_CK = 8.40;
      specparam hold_SEL_CK = 0.00;
      specparam setup_TD_CK = 8.70;
      specparam hold_TD_CK = 0.00;
      $setuphold(posedge CK &&& _SB_and_RB_, posedge D &&& ~SEL, 12.60:12.60:12.60, -3.32:-3.32:-3.32, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& _SB_and_RB_, negedge D &&& ~SEL, 11.61:11.61:11.61, -2.09:-2.09:-2.09, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& _SB_and_RB_, posedge SEL, 31.09:31.09:31.09, -5.54:-5.54:-5.54, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& _SB_and_RB_, negedge SEL, 17.28:17.28:17.28, -2.83:-2.83:-2.83, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& _SB_and_RB_, posedge TD &&& SEL, 17.04:17.04:17.04, -6.03:-6.03:-6.03, flag,,,d_CK, d_TD);
      $setuphold(posedge CK &&& _SB_and_RB_, negedge TD &&& SEL, 32.32:32.32:32.32, -10.47:-10.47:-10.47, flag,,,d_CK, d_TD);

      //  Recovery Time
      specparam recovery_RB_CK = 5.12;
      specparam recovery_SB_CK = 10.60;
      specparam recovery_CK_RB = 8.90;
      specparam recovery_CK_SB = 1.27;
      $recrem(posedge RB, posedge CK &&& D_flag1, 0.00:0.00:0.00, 7.04:7.04:7.04, flag,,,d_RB,d_CK);
      $recrem(posedge SB, posedge CK &&& ~D_flag1, 2.49:2.49:2.49, 0.13:0.13:0.13, flag,,,d_SB,d_CK);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 7.85;
      specparam mpw_neg_SB = 16.69;
      specparam mpw_neg_CK = 15.09;
      specparam mpw_pos_CK = 12.96;
      $width(negedge RB, 12.04:12.04:12.04, 0, flag);
      $width(negedge SB, 23.86:23.86:23.86, 0, flag);
      $width(negedge CK, 22.63:22.63:22.63, 0, flag);
      $width(posedge CK, 12.53:12.53:12.53, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFZSBEHD(Q, QB, D, TD, CK, SEL, SB);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CK, TD, SB, SEL;
   supply1 vcc;
   reg D_flag;
   wire d_CK, d_D, d_SEL, d_TD, D_flag1;
   wire d_SB;

//Function Block
`protect
   buf b3 (SEL_, d_SEL );  //Avoid MIPD.

   buf g3(Q, qt);
   not g1(QB, qt);
   dffrsb_udp g2(qt,  d1,  d_CK,  vcc,  d_SB,  flag );
   mux2_udp g4(d1,  d_D,  d_TD,  SEL_ );

//Append pseudo gate for timing violation checking
   assign D_flag1   = D_flag;    // For Model-Tec complier
   always @(SEL_ or d_D or d_TD)
     begin
       if (SEL_ === 1'b0)
           D_flag = d_D;
       else
           D_flag = d_TD;
    end

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (14.03:14.03:14.03, 13.34:13.34:13.34);
      (posedge CK *> (QB :1'bx)) = (18.49:18.49:18.49, 19.28:19.28:19.28);
      (negedge SB *> (QB :1'bx)) = (0.00:0.00:0.00, 7.22:7.22:7.22);
      (negedge SB *> (Q :1'bx)) = (17.10:17.10:17.10, 0.00:0.00:0.00);

      //  Setup and Hold Time
      specparam setup_D_CK = 6.90;
      specparam hold_D_CK = 0.00;
      specparam setup_SEL_CK = 9.50;
      specparam hold_SEL_CK = 0.00;
      specparam setup_TD_CK = 9.50;
      specparam hold_TD_CK = 0.00;
      $setuphold(posedge CK &&& SB, posedge D &&& ~SEL, 11.12:11.12:11.12, -4.31:-4.31:-4.31, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& SB, negedge D &&& ~SEL, 8.65:8.65:8.65, -2.83:-2.83:-2.83, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& SB, posedge SEL, 26.41:26.41:26.41, -7.26:-7.26:-7.26, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& SB, negedge SEL, 15.80:15.80:15.80, -3.57:-3.57:-3.57, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& SB, posedge TD &&& SEL, 15.55:15.55:15.55, -7.76:-7.76:-7.76, flag,,,d_CK, d_TD);
      $setuphold(posedge CK &&& SB, negedge TD &&& SEL, 26.65:26.65:26.65, -13.43:-13.43:-13.43, flag,,,d_CK, d_TD);

      //  Recovery Time
      specparam recovery_SB_CK = 1.61;
      specparam recovery_CK_SB = 4.00;
      $recrem(posedge SB, posedge CK &&& ~D_flag1, 0.00:0.00:0.00, 2.60:2.60:2.60, flag,,,d_SB,d_CK);

      //  Minimum Pulse Width
      specparam mpw_neg_SB = 15.58;
      specparam mpw_neg_CK = 15.85;
      specparam mpw_pos_CK = 15.15;
      $width(negedge SB, 19.92:19.92:19.92, 0, flag);
      $width(negedge CK, 18.69:18.69:18.69, 0, flag);
      $width(posedge CK, 10.81:10.81:10.81, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFZSBHHD(Q, QB, D, TD, CK, SEL, SB);
   reg flag; // Notifier flag
   output Q, QB;
   input D, CK, TD, SB, SEL;
   supply1 vcc;
   reg D_flag;
   wire d_CK, d_D, d_SEL, d_TD, D_flag1;
   wire d_SB;

//Function Block
`protect
   buf b3 (SEL_, d_SEL );  //Avoid MIPD.

   buf g3(Q, qt);
   not g1(QB, qt);
   dffrsb_udp g2(qt,  d1,  d_CK,  vcc,  d_SB,  flag );
   mux2_udp g4(d1,  d_D,  d_TD,  SEL_ );

//Append pseudo gate for timing violation checking
   assign D_flag1   = D_flag;    // For Model-Tec complier
   always @(SEL_ or d_D or d_TD)
     begin
       if (SEL_ === 1'b0)
           D_flag = d_D;
       else
           D_flag = d_TD;
    end

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (13.68:13.68:13.68, 13.29:13.29:13.29);
      (posedge CK *> (QB :1'bx)) = (18.21:18.21:18.21, 18.89:18.89:18.89);
      (negedge SB *> (QB :1'bx)) = (0.00:0.00:0.00, 6.66:6.66:6.66);
      (negedge SB *> (Q :1'bx)) = (15.40:15.40:15.40, 0.00:0.00:0.00);

      //  Setup and Hold Time
      specparam setup_D_CK = 6.90;
      specparam hold_D_CK = 0.00;
      specparam setup_SEL_CK = 9.50;
      specparam hold_SEL_CK = 0.00;
      specparam setup_TD_CK = 9.50;
      specparam hold_TD_CK = 0.00;
      $setuphold(posedge CK &&& SB, posedge D &&& ~SEL, 10.13:10.13:10.13, -4.31:-4.31:-4.31, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& SB, negedge D &&& ~SEL, 8.40:8.40:8.40, -3.32:-3.32:-3.32, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& SB, posedge SEL, 26.41:26.41:26.41, -7.26:-7.26:-7.26, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& SB, negedge SEL, 15.06:15.06:15.06, -3.57:-3.57:-3.57, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& SB, posedge TD &&& SEL, 14.57:14.57:14.57, -8.00:-8.00:-8.00, flag,,,d_CK, d_TD);
      $setuphold(posedge CK &&& SB, negedge TD &&& SEL, 26.90:26.90:26.90, -13.68:-13.68:-13.68, flag,,,d_CK, d_TD);

      //  Recovery Time
      specparam recovery_SB_CK = 1.61;
      specparam recovery_CK_SB = 4.00;
      $recrem(posedge SB, posedge CK &&& ~D_flag1, 0.00:0.00:0.00, 2.85:2.85:2.85, flag,,,d_SB,d_CK);

      //  Minimum Pulse Width
      specparam mpw_neg_SB = 15.58;
      specparam mpw_neg_CK = 15.85;
      specparam mpw_pos_CK = 15.15;
      $width(negedge SB, 17.95:17.95:17.95, 0, flag);
      $width(negedge CK, 18.69:18.69:18.69, 0, flag);
      $width(posedge CK, 10.81:10.81:10.81, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFZTRBCHD(Q, QZ, D, TD, CK, SEL, RB, E);
   reg flag; // Notifier flag
   output QZ;
   output Q;
   input D, TD, CK, E, SEL, RB;
   supply1 vcc;
   reg D_flag;
   wire d_CK, d_D, d_SEL, d_TD, D_flag1;
   wire d_RB;

//Function Block
`protect
   buf b3 (SEL_, d_SEL );  //Avoid MIPD.

   dffrsb_udp g1(qt,  d1,  d_CK,  d_RB,  vcc,  flag );
   buf g2(Q, qt);
   bufif1 g3(QZ, qt, E);
   mux2_udp g4(d1,  d_D,  d_TD,  SEL_ );


//Append pseudo gate for timing violation checking
assign D_flag1   = D_flag;    // For Model-Tec complier
always @(SEL_ or d_D or d_TD)
  begin
    if (SEL_ === 1'b0)
        D_flag = d_D;
    else
        D_flag = d_TD;
  end

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (14.42:14.42:14.42, 14.05:14.05:14.05);
      (posedge CK *> (QZ :1'bx)) = (16.34:16.34:16.34, 14.83:14.83:14.83);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 6.27:6.27:6.27);
      (negedge RB *> (QZ :1'bx)) = (0.00:0.00:0.00, 7.07:7.07:7.07);
      (E *> QZ) = (4.03:4.03:4.03, 1.08:1.08:1.08, 0.46:0.46:0.46, 4.03:4.03:4.03, 3.97:3.97:3.97, 1.08:1.08:1.08);

      //  Setup and Hold Time
      specparam setup_D_CK = 8.29;
      specparam hold_D_CK = 0.00;
      specparam setup_SEL_CK = 8.10;
      specparam hold_SEL_CK = 0.00;
      specparam setup_TD_CK = 8.50;
      specparam hold_TD_CK = 0.00;
      $setuphold(posedge CK &&& RB, posedge D &&& ~SEL, 7.66:7.66:7.66, -4.31:-4.31:-4.31, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, negedge D &&& ~SEL, 8.40:8.40:8.40, -3.57:-3.57:-3.57, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, posedge SEL, 28.13:28.13:28.13, -7.76:-7.76:-7.76, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& RB, negedge SEL, 12.84:12.84:12.84, -4.06:-4.06:-4.06, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& RB, posedge TD &&& SEL, 12.10:12.10:12.10, -8.50:-8.50:-8.50, flag,,,d_CK, d_TD);
      $setuphold(posedge CK &&& RB, negedge TD &&& SEL, 28.38:28.38:28.38, -10.89:-10.89:-10.89, flag,,,d_CK, d_TD);

      //  Recovery Time
      specparam recovery_RB_CK = 5.10;
      specparam recovery_CK_RB = 7.40;
      $recrem(posedge RB, posedge CK &&& D_flag1, 0.00:0.00:0.00, 8.76:8.76:8.76, flag,,,d_RB,d_CK);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 5.94;
      specparam mpw_neg_CK = 14.17;
      specparam mpw_pos_CK = 12.01;
      $width(negedge RB, 12.53:12.53:12.53, 0, flag);
      $width(negedge CK, 21.89:21.89:21.89, 0, flag);
      $width(posedge CK, 8.96:8.96:8.96, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DFZTRBEHD(Q, QZ, D, TD, CK, SEL, RB, E);
   reg flag; // Notifier flag
   output QZ;
   output Q;
   input D, TD, CK, E, SEL, RB;
   supply1 vcc;
   reg D_flag;
   wire d_CK, d_D, d_SEL, d_TD, D_flag1;
   wire d_RB;

//Function Block
`protect
   buf b3 (SEL_, d_SEL );  //Avoid MIPD.

   dffrsb_udp g1(qt,  d1,  d_CK,  d_RB,  vcc,  flag );
   buf g2(Q, qt);
   bufif1 g3(QZ, qt, E);
   mux2_udp g4(d1,  d_D,  d_TD,  SEL_ );


//Append pseudo gate for timing violation checking
assign D_flag1   = D_flag;    // For Model-Tec complier
always @(SEL_ or d_D or d_TD)
  begin
    if (SEL_ === 1'b0)
        D_flag = d_D;
    else
        D_flag = d_TD;
  end

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (15.11:15.11:15.11, 14.67:14.67:14.67);
      (posedge CK *> (QZ :1'bx)) = (17.61:17.61:17.61, 15.82:15.82:15.82);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 7.51:7.51:7.51);
      (negedge RB *> (QZ :1'bx)) = (0.00:0.00:0.00, 8.69:8.69:8.69);
      (E *> QZ) = (4.31:4.31:4.31, 0.81:0.81:0.81, 0.58:0.58:0.58, 4.31:4.31:4.31, 6.04:6.04:6.04, 0.81:0.81:0.81);

      //  Setup and Hold Time
      specparam setup_D_CK = 8.29;
      specparam hold_D_CK = 0.00;
      specparam setup_SEL_CK = 8.10;
      specparam hold_SEL_CK = 0.00;
      specparam setup_TD_CK = 8.50;
      specparam hold_TD_CK = 0.00;
      $setuphold(posedge CK &&& RB, posedge D &&& ~SEL, 7.66:7.66:7.66, -4.31:-4.31:-4.31, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, negedge D &&& ~SEL, 8.90:8.90:8.90, -4.06:-4.06:-4.06, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, posedge SEL, 28.38:28.38:28.38, -7.76:-7.76:-7.76, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& RB, negedge SEL, 12.60:12.60:12.60, -4.55:-4.55:-4.55, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& RB, posedge TD &&& SEL, 11.86:11.86:11.86, -8.50:-8.50:-8.50, flag,,,d_CK, d_TD);
      $setuphold(posedge CK &&& RB, negedge TD &&& SEL, 28.87:28.87:28.87, -10.67:-10.67:-10.67, flag,,,d_CK, d_TD);

      //  Recovery Time
      specparam recovery_RB_CK = 5.10;
      specparam recovery_CK_RB = 7.40;
      $recrem(posedge RB, posedge CK &&& D_flag1, 0.00:0.00:0.00, 8.02:8.02:8.02, flag,,,d_RB,d_CK);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 5.94;
      specparam mpw_neg_CK = 14.17;
      specparam mpw_pos_CK = 12.01;
      $width(negedge RB, 14.50:14.50:14.50, 0, flag);
      $width(negedge CK, 19.92:19.92:19.92, 0, flag);
      $width(posedge CK, 10.07:10.07:10.07, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DLAHCHD(Q, QB, D, G);
   reg flag; // Notifier flag
   output Q, QB;
   input D, G;
   supply1 vcc;

   wire d_G, d_D;

//Function Block
`protect
   buf g3(Q, qt);
   not g1(QB, qt);
   dlhrb_udp g2(qt,  d_D,  d_G,  vcc,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge G *> (Q :1'bx)) = (10.84:10.84:10.84, 10.26:10.26:10.26);
      (posedge G *> (QB :1'bx)) = (15.35:15.35:15.35, 15.30:15.30:15.30);
      (D *> Q) = (6.64:6.64:6.64, 7.41:7.41:7.41);
      (D *> QB) = (12.51:12.51:12.51, 11.09:11.09:11.09);

      //  Setup and Hold Time
      specparam setup_D_G = 28.88;
      specparam hold_D_G = 8.13;
      $setuphold(negedge G, posedge D, 3.87:3.87:3.87, 0.23:0.23:0.23, flag,,,d_G, d_D);
      $setuphold(negedge G, negedge D, 6.33:6.33:6.33, -2.48:-2.48:-2.48, flag,,,d_G, d_D);

      //  Minimum Pulse Width
      specparam mpw_pos_G = 42.82;
      $width(posedge G, 10.56:10.56:10.56, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DLAHEHD(Q, QB, D, G);
   reg flag; // Notifier flag
   output Q, QB;
   input D, G;
   supply1 vcc;

   wire d_G, d_D;

//Function Block
`protect
   buf g3(Q, qt);
   not g1(QB, qt);
   dlhrb_udp g2(qt,  d_D,  d_G,  vcc,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge G *> (Q :1'bx)) = (10.42:10.42:10.42, 9.63:9.63:9.63);
      (posedge G *> (QB :1'bx)) = (14.88:14.88:14.88, 14.88:14.88:14.88);
      (D *> Q) = (6.33:6.33:6.33, 6.99:6.99:6.99);
      (D *> QB) = (12.24:12.24:12.24, 10.77:10.77:10.77);

      //  Setup and Hold Time
      specparam setup_D_G = 28.88;
      specparam hold_D_G = 8.13;
      $setuphold(negedge G, posedge D, 2.14:2.14:2.14, 0.48:0.48:0.48, flag,,,d_G, d_D);
      $setuphold(negedge G, negedge D, 5.35:5.35:5.35, -1.93:-1.93:-1.93, flag,,,d_G, d_D);

      //  Minimum Pulse Width
      specparam mpw_pos_G = 42.82;
      $width(posedge G, 10.07:10.07:10.07, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DLAHHHD(Q, QB, D, G);
   reg flag; // Notifier flag
   output Q, QB;
   input D, G;
   supply1 vcc;

   wire d_G, d_D;

//Function Block
`protect
   buf g3(Q, qt);
   not g1(QB, qt);
   dlhrb_udp g2(qt,  d_D,  d_G,  vcc,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge G *> (Q :1'bx)) = (9.37:9.37:9.37, 9.08:9.08:9.08);
      (posedge G *> (QB :1'bx)) = (14.61:14.61:14.61, 14.51:14.51:14.51);
      (D *> Q) = (6.02:6.02:6.02, 6.79:6.79:6.79);
      (D *> QB) = (12.31:12.31:12.31, 11.15:11.15:11.15);

      //  Setup and Hold Time
      specparam setup_D_G = 28.88;
      specparam hold_D_G = 8.13;
      $setuphold(negedge G, posedge D, 1.65:1.65:1.65, 0.23:0.23:0.23, flag,,,d_G, d_D);
      $setuphold(negedge G, negedge D, 4.85:4.85:4.85, -1.48:-1.48:-1.48, flag,,,d_G, d_D);

      //  Minimum Pulse Width
      specparam mpw_pos_G = 42.82;
      $width(posedge G, 8.84:8.84:8.84, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DLAHRBCHD(Q, QB, D, G, RB);
   reg flag; // Notifier flag
   output Q, QB;
   input D, G, RB;

   wire d_G, d_D;
   wire d_RB;

//Function Block
`protect
   buf g3(Q, qt);
   not g1(QB, qt);
   dlhrb_udp g2(qt,  d_D,  d_G,  d_RB,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge G *> (Q :1'bx)) = (12.17:12.17:12.17, 11.56:11.56:11.56);
      (posedge G *> (QB :1'bx)) = (16.78:16.78:16.78, 16.99:16.99:16.99);
      (D *> Q) = (7.33:7.33:7.33, 8.49:8.49:8.49);
      (D *> QB) = (13.71:13.71:13.71, 12.12:12.12:12.12);
      (RB *> Q) = (7.60:7.60:7.60, 5.82:5.82:5.82);
      (RB *> QB) = (10.14:10.14:10.14, 12.40:12.40:12.40);

      //  Setup and Hold Time
      specparam setup_D_G = 37.21;
      specparam hold_D_G = 7.84;
      $setuphold(negedge G &&& RB, posedge D, 4.36:4.36:4.36, -0.01:-0.01:-0.01, flag,,,d_G, d_D);
      $setuphold(negedge G &&& RB, negedge D, 7.32:7.32:7.32, -3.22:-3.22:-3.22, flag,,,d_G, d_D);

      //  Recovery Time
      specparam recovery_RB_G = 35.06;
      specparam recovery_G_RB = 18.27;
      $recrem(posedge RB, negedge G &&& d_D, 4.57:4.57:4.57, 0.00:0.00:0.00, flag,,,d_RB,d_G);

      //  Minimum Pulse Width
      specparam mpw_pos_G = 47.06;
      specparam mpw_neg_RB = 27.35;
      $width(posedge G, 12.04:12.04:12.04, 0, flag);
      $width(negedge RB, 10.93:10.93:10.93, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DLAHRBEHD(Q, QB, D, G, RB);
   reg flag; // Notifier flag
   output Q, QB;
   input D, G, RB;

   wire d_G, d_D;
   wire d_RB;

//Function Block
`protect
   buf g3(Q, qt);
   not g1(QB, qt);
   dlhrb_udp g2(qt,  d_D,  d_G,  d_RB,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge G *> (Q :1'bx)) = (11.67:11.67:11.67, 10.86:10.86:10.86);
      (posedge G *> (QB :1'bx)) = (16.49:16.49:16.49, 15.87:15.87:15.87);
      (D *> Q) = (7.38:7.38:7.38, 8.22:8.22:8.22);
      (D *> QB) = (13.87:13.87:13.87, 11.57:11.57:11.57);
      (RB *> Q) = (7.62:7.62:7.62, 6.13:6.13:6.13);
      (RB *> QB) = (10.87:10.87:10.87, 11.81:11.81:11.81);

      //  Setup and Hold Time
      specparam setup_D_G = 37.21;
      specparam hold_D_G = 7.84;
      $setuphold(negedge G &&& RB, posedge D, 3.13:3.13:3.13, -0.26:-0.26:-0.26, flag,,,d_G, d_D);
      $setuphold(negedge G &&& RB, negedge D, 6.58:6.58:6.58, -2.97:-2.97:-2.97, flag,,,d_G, d_D);

      //  Recovery Time
      specparam recovery_RB_G = 35.06;
      specparam recovery_G_RB = 18.27;
      $recrem(posedge RB, negedge G &&& d_D, 3.34:3.34:3.34, 0.00:0.00:0.00, flag,,,d_RB,d_G);

      //  Minimum Pulse Width
      specparam mpw_pos_G = 47.06;
      specparam mpw_neg_RB = 27.35;
      $width(posedge G, 10.99:10.99:10.99, 0, flag);
      $width(negedge RB, 10.81:10.81:10.81, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module DLAHRBHHD(Q, QB, D, G, RB);
   reg flag; // Notifier flag
   output Q, QB;
   input D, G, RB;

   wire d_G, d_D;
   wire d_RB;

//Function Block
`protect
   buf g3(Q, qt);
   not g1(QB, qt);
   dlhrb_udp g2(qt,  d_D,  d_G,  d_RB,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge G *> (Q :1'bx)) = (10.83:10.83:10.83, 10.42:10.42:10.42);
      (posedge G *> (QB :1'bx)) = (16.34:16.34:16.34, 16.35:16.35:16.35);
      (D *> Q) = (8.00:8.00:8.00, 8.62:8.62:8.62);
      (D *> QB) = (14.56:14.56:14.56, 13.51:13.51:13.51);
      (RB *> Q) = (8.17:8.17:8.17, 7.03:7.03:7.03);
      (RB *> QB) = (12.04:12.04:12.04, 13.68:13.68:13.68);

      //  Setup and Hold Time
      specparam setup_D_G = 37.21;
      specparam hold_D_G = 7.84;
      $setuphold(negedge G &&& RB, posedge D, 3.62:3.62:3.62, -1.25:-1.25:-1.25, flag,,,d_G, d_D);
      $setuphold(negedge G &&& RB, negedge D, 6.58:6.58:6.58, -3.22:-3.22:-3.22, flag,,,d_G, d_D);

      //  Recovery Time
      specparam recovery_RB_G = 35.06;
      specparam recovery_G_RB = 18.27;
      $recrem(posedge RB, negedge G &&& d_D, 3.83:3.83:3.83, 0.00:0.00:0.00, flag,,,d_RB,d_G);

      //  Minimum Pulse Width
      specparam mpw_pos_G = 47.06;
      specparam mpw_neg_RB = 27.35;
      $width(posedge G, 10.07:10.07:10.07, 0, flag);
      $width(negedge RB, 12.04:12.04:12.04, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module FA1DHD(S, CO, A, B, CI);
   output S, CO;
   input A, B, CI;

//Function Block
`protect
   and g1 (a1,A,B);
   and g2 (a2,B,CI);
   and g3 (a3,A,CI);
   or  g4 (CO,a1,a2,a3);
   xor g5 (S,A,B,CI);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (A == 0 && CI == 1) (B *> S) = (15.89:15.89:15.89, 13.37:13.37:13.37);
      if (A == 1 && CI == 1) (B *> S) = (6.20:6.20:6.20, 9.52:9.52:9.52);
      if (A == 0 && CI == 0) (B *> S) = (4.98:4.98:4.98, 13.31:13.31:13.31);
      if (A == 1 && CI == 0) (B *> S) = (19.16:19.16:19.16, 11.52:11.52:11.52);
      ifnone (B *> S) = (19.16:19.16:19.16, 11.52:11.52:11.52);
      if (A == 1 && CI == 0) (B *> CO) = (6.55:6.55:6.55, 12.00:12.00:12.00);
      if (A == 0 && CI == 1) (B *> CO) = (6.54:6.54:6.54, 11.00:11.00:11.00);
      ifnone (B *> CO) = (6.54:6.54:6.54, 11.00:11.00:11.00);
      if (B == 0 && CI == 0) (A *> S) = (6.85:6.85:6.85, 13.37:13.37:13.37);
      if (B == 1 && CI == 0) (A *> S) = (16.40:16.40:16.40, 11.28:11.28:11.28);
      if (B == 0 && CI == 1) (A *> S) = (17.34:17.34:17.34, 13.27:13.27:13.27);
      if (B == 1 && CI == 1) (A *> S) = (6.26:6.26:6.26, 10.31:10.31:10.31);
      ifnone (A *> S) = (6.26:6.26:6.26, 10.31:10.31:10.31);
      if (B == 1 && CI == 0) (A *> CO) = (6.21:6.21:6.21, 11.25:11.25:11.25);
      if (B == 0 && CI == 1) (A *> CO) = (7.18:7.18:7.18, 12.34:12.34:12.34);
      ifnone (A *> CO) = (7.18:7.18:7.18, 12.34:12.34:12.34);
      if (A == 1 && B == 0) (CI *> S) = (18.46:18.46:18.46, 12.86:12.86:12.86);
      if (A == 0 && B == 1) (CI *> S) = (14.84:14.84:14.84, 12.84:12.84:12.84);
      if (A == 0 && B == 0) (CI *> S) = (4.91:4.91:4.91, 12.13:12.13:12.13);
      if (A == 1 && B == 1) (CI *> S) = (6.13:6.13:6.13, 8.42:8.42:8.42);
      ifnone (CI *> S) = (6.13:6.13:6.13, 8.42:8.42:8.42);
      if (A == 1 && B == 0) (CI *> CO) = (6.85:6.85:6.85, 11.13:11.13:11.13);
      if (A == 0 && B == 1) (CI *> CO) = (6.02:6.02:6.02, 9.83:9.83:9.83);
      ifnone (CI *> CO) = (6.02:6.02:6.02, 9.83:9.83:9.83);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module FA1EHD(S, CO, A, B, CI);
   output S, CO;
   input A, B, CI;

//Function Block
`protect
   and g1 (a1,A,B);
   and g2 (a2,B,CI);
   and g3 (a3,A,CI);
   or  g4 (CO,a1,a2,a3);
   xor g5 (S,A,B,CI);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (A == 0 && CI == 1) (B *> S) = (12.43:12.43:12.43, 10.19:10.19:10.19);
      if (A == 1 && CI == 1) (B *> S) = (11.73:11.73:11.73, 11.72:11.72:11.72);
      if (A == 0 && CI == 0) (B *> S) = (11.12:11.12:11.12, 13.10:13.10:13.10);
      if (A == 1 && CI == 0) (B *> S) = (12.65:12.65:12.65, 12.43:12.43:12.43);
      ifnone (B *> S) = (12.65:12.65:12.65, 12.43:12.43:12.43);
      if (A == 1 && CI == 0) (B *> CO) = (5.10:5.10:5.10, 9.02:9.02:9.02);
      if (A == 0 && CI == 1) (B *> CO) = (5.15:5.15:5.15, 9.13:9.13:9.13);
      ifnone (B *> CO) = (5.15:5.15:5.15, 9.13:9.13:9.13);
      if (B == 0 && CI == 0) (A *> S) = (12.90:12.90:12.90, 15.46:15.46:15.46);
      if (B == 1 && CI == 0) (A *> S) = (15.31:15.31:15.31, 15.08:15.08:15.08);
      if (B == 0 && CI == 1) (A *> S) = (14.89:14.89:14.89, 11.98:11.98:11.98);
      if (B == 1 && CI == 1) (A *> S) = (14.39:14.39:14.39, 14.38:14.38:14.38);
      ifnone (A *> S) = (14.39:14.39:14.39, 14.38:14.38:14.38);
      if (B == 1 && CI == 0) (A *> CO) = (5.31:5.31:5.31, 8.10:8.10:8.10);
      if (B == 0 && CI == 1) (A *> CO) = (4.92:4.92:4.92, 9.02:9.02:9.02);
      ifnone (A *> CO) = (4.92:4.92:4.92, 9.02:9.02:9.02);
      if (A == 1 && B == 0) (CI *> S) = (7.13:7.13:7.13, 5.19:5.19:5.19);
      if (A == 0 && B == 1) (CI *> S) = (7.13:7.13:7.13, 5.19:5.19:5.19);
      if (A == 0 && B == 0) (CI *> S) = (4.42:4.42:4.42, 6.65:6.65:6.65);
      if (A == 1 && B == 1) (CI *> S) = (4.42:4.42:4.42, 6.65:6.65:6.65);
      ifnone (CI *> S) = (4.42:4.42:4.42, 6.65:6.65:6.65);
      if (A == 1 && B == 0) (CI *> CO) = (4.58:4.58:4.58, 7.46:7.46:7.46);
      if (A == 0 && B == 1) (CI *> CO) = (4.79:4.79:4.79, 6.77:6.77:6.77);
      ifnone (CI *> CO) = (4.79:4.79:4.79, 6.77:6.77:6.77);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module FA1HHD(S, CO, A, B, CI);
   output S, CO;
   input A, B, CI;

//Function Block
`protect
   and g1 (a1,A,B);
   and g2 (a2,B,CI);
   and g3 (a3,A,CI);
   or  g4 (CO,a1,a2,a3);
   xor g5 (S,A,B,CI);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (A == 0 && CI == 1) (B *> S) = (13.18:13.18:13.18, 10.16:10.16:10.16);
      if (A == 1 && CI == 1) (B *> S) = (12.48:12.48:12.48, 11.60:11.60:11.60);
      if (A == 0 && CI == 0) (B *> S) = (11.31:11.31:11.31, 13.43:13.43:13.43);
      if (A == 1 && CI == 0) (B *> S) = (12.75:12.75:12.75, 12.81:12.81:12.81);
      ifnone (B *> S) = (12.75:12.75:12.75, 12.81:12.81:12.81);
      if (A == 1 && CI == 0) (B *> CO) = (5.60:5.60:5.60, 10.62:10.62:10.62);
      if (A == 0 && CI == 1) (B *> CO) = (5.62:5.62:5.62, 10.72:10.72:10.72);
      ifnone (B *> CO) = (5.62:5.62:5.62, 10.72:10.72:10.72);
      if (B == 0 && CI == 0) (A *> S) = (13.21:13.21:13.21, 16.27:16.27:16.27);
      if (B == 1 && CI == 0) (A *> S) = (15.82:15.82:15.82, 15.40:15.40:15.40);
      if (B == 0 && CI == 1) (A *> S) = (16.15:16.15:16.15, 12.07:12.07:12.07);
      if (B == 1 && CI == 1) (A *> S) = (15.08:15.08:15.08, 14.67:14.67:14.67);
      ifnone (A *> S) = (15.08:15.08:15.08, 14.67:14.67:14.67);
      if (B == 1 && CI == 0) (A *> CO) = (5.81:5.81:5.81, 9.72:9.72:9.72);
      if (B == 0 && CI == 1) (A *> CO) = (5.35:5.35:5.35, 10.66:10.66:10.66);
      ifnone (A *> CO) = (5.35:5.35:5.35, 10.66:10.66:10.66);
      if (A == 1 && B == 0) (CI *> S) = (7.71:7.71:7.71, 5.61:5.61:5.61);
      if (A == 0 && B == 1) (CI *> S) = (7.71:7.71:7.71, 5.61:5.61:5.61);
      if (A == 0 && B == 0) (CI *> S) = (4.91:4.91:4.91, 7.26:7.26:7.26);
      if (A == 1 && B == 1) (CI *> S) = (4.91:4.91:4.91, 7.26:7.26:7.26);
      ifnone (CI *> S) = (4.91:4.91:4.91, 7.26:7.26:7.26);
      if (A == 1 && B == 0) (CI *> CO) = (5.03:5.03:5.03, 9.11:9.11:9.11);
      if (A == 0 && B == 1) (CI *> CO) = (5.27:5.27:5.27, 8.41:8.41:8.41);
      ifnone (CI *> CO) = (5.27:5.27:5.27, 8.41:8.41:8.41);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module FA1KHD(S, CO, A, B, CI);
   output S, CO;
   input A, B, CI;

//Function Block
`protect
   and g1 (a1,A,B);
   and g2 (a2,B,CI);
   and g3 (a3,A,CI);
   or  g4 (CO,a1,a2,a3);
   xor g5 (S,A,B,CI);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (A == 0 && CI == 1) (B *> S) = (13.87:13.87:13.87, 11.63:11.63:11.63);
      if (A == 1 && CI == 1) (B *> S) = (12.92:12.92:12.92, 13.23:13.23:13.23);
      if (A == 0 && CI == 0) (B *> S) = (11.91:11.91:11.91, 14.61:14.61:14.61);
      if (A == 1 && CI == 0) (B *> S) = (13.50:13.50:13.50, 13.86:13.86:13.86);
      ifnone (B *> S) = (13.50:13.50:13.50, 13.86:13.86:13.86);
      if (A == 1 && CI == 0) (B *> CO) = (6.37:6.37:6.37, 11.39:11.39:11.39);
      if (A == 0 && CI == 1) (B *> CO) = (6.79:6.79:6.79, 11.32:11.32:11.32);
      ifnone (B *> CO) = (6.79:6.79:6.79, 11.32:11.32:11.32);
      if (B == 0 && CI == 0) (A *> S) = (14.01:14.01:14.01, 18.28:18.28:18.28);
      if (B == 1 && CI == 0) (A *> S) = (16.84:16.84:16.84, 16.45:16.45:16.45);
      if (B == 0 && CI == 1) (A *> S) = (17.77:17.77:17.77, 13.76:13.76:13.76);
      if (B == 1 && CI == 1) (A *> S) = (15.51:15.51:15.51, 16.56:16.56:16.56);
      ifnone (A *> S) = (15.51:15.51:15.51, 16.56:16.56:16.56);
      if (B == 1 && CI == 0) (A *> CO) = (6.61:6.61:6.61, 10.57:10.57:10.57);
      if (B == 0 && CI == 1) (A *> CO) = (6.44:6.44:6.44, 11.27:11.27:11.27);
      ifnone (A *> CO) = (6.44:6.44:6.44, 11.27:11.27:11.27);
      if (A == 1 && B == 0) (CI *> S) = (8.56:8.56:8.56, 7.07:7.07:7.07);
      if (A == 0 && B == 1) (CI *> S) = (8.56:8.56:8.56, 7.07:7.07:7.07);
      if (A == 0 && B == 0) (CI *> S) = (6.23:6.23:6.23, 8.41:8.41:8.41);
      if (A == 1 && B == 1) (CI *> S) = (6.23:6.23:6.23, 8.41:8.41:8.41);
      ifnone (CI *> S) = (6.23:6.23:6.23, 8.41:8.41:8.41);
      if (A == 1 && B == 0) (CI *> CO) = (6.09:6.09:6.09, 10.08:10.08:10.08);
      if (A == 0 && B == 1) (CI *> CO) = (6.41:6.41:6.41, 9.48:9.48:9.48);
      ifnone (CI *> CO) = (6.41:6.41:6.41, 9.48:9.48:9.48);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module GCBETCHD(Q, E, TE, CKB);
   reg flag; // Notifier flag
   output Q;
   input E, TE, CKB;
   supply1 vcc;

   wire d_CKB, d_E;

//Function Block
`protect
   dlhrb_udp g1(qt,  d_E,  d_CKB,  vcc,  flag );
   nor g2(nor_o, TE, qt);
   or g3(Q,  d_CKB,  nor_o );
   
//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (TE == 0) (CKB *> Q) = (5.66:5.66:5.66, 7.94:7.94:7.94);
      if (TE == 1) (CKB *> Q) = (5.68:5.68:5.68, 8.74:8.74:8.74);
      ifnone (CKB *> Q) = (5.68:5.68:5.68, 8.74:8.74:8.74);

      //  Module Path Delay
      (TE *> Q) = (5.43:5.43:5.43, 2.89:2.89:2.89);

      //  Setup and Hold Time
      specparam setup_E_CKB = 33.05;
      specparam hold_E_CKB = 4.97;
      $setuphold(negedge CKB, posedge E, 2.78:2.78:2.78, 1.14:1.14:1.14, flag,,,d_CKB, d_E);
      $setuphold(negedge CKB, negedge E, 3.87:3.87:3.87, -2.66:-2.66:-2.66, flag,,,d_CKB, d_E);

      //  Minimum Pulse Width
      specparam mpw_pos_CKB = 40.60;
      $width(posedge CKB, 6.99:6.99:6.99, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module GCBETEHD(Q, E, TE, CKB);
   reg flag; // Notifier flag
   output Q;
   input E, TE, CKB;
   supply1 vcc;

   wire d_CKB, d_E;

//Function Block
`protect
   dlhrb_udp g1(qt,  d_E,  d_CKB,  vcc,  flag );
   nor g2(nor_o, TE, qt);
   or g3(Q,  d_CKB,  nor_o );
   
//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (TE == 0) (CKB *> Q) = (9.14:9.14:9.14, 13.19:13.19:13.19);
      if (TE == 1) (CKB *> Q) = (9.16:9.16:9.16, 14.09:14.09:14.09);
      ifnone (CKB *> Q) = (9.16:9.16:9.16, 14.09:14.09:14.09);

      //  Module Path Delay
      (TE *> Q) = (9.42:9.42:9.42, 8.08:8.08:8.08);

      //  Setup and Hold Time
      specparam setup_E_CKB = 33.05;
      specparam hold_E_CKB = 4.97;
      $setuphold(negedge CKB, posedge E, 2.51:2.51:2.51, 1.14:1.14:1.14, flag,,,d_CKB, d_E);
      $setuphold(negedge CKB, negedge E, 3.87:3.87:3.87, -2.26:-2.26:-2.26, flag,,,d_CKB, d_E);

      //  Minimum Pulse Width
      specparam mpw_pos_CKB = 40.60;
      $width(posedge CKB, 6.99:6.99:6.99, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module GCBETHHD(Q, E, TE, CKB);
   reg flag; // Notifier flag
   output Q;
   input E, TE, CKB;
   supply1 vcc;

   wire d_CKB, d_E;

//Function Block
`protect
   dlhrb_udp g1(qt,  d_E,  d_CKB,  vcc,  flag );
   nor g2(nor_o, TE, qt);
   or g3(Q,  d_CKB,  nor_o );
   
//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (TE == 0) (CKB *> Q) = (9.45:9.45:9.45, 12.77:12.77:12.77);
      if (TE == 1) (CKB *> Q) = (9.47:9.47:9.47, 13.62:13.62:13.62);
      ifnone (CKB *> Q) = (9.47:9.47:9.47, 13.62:13.62:13.62);

      //  Module Path Delay
      (TE *> Q) = (10.13:10.13:10.13, 7.52:7.52:7.52);

      //  Setup and Hold Time
      specparam setup_E_CKB = 33.05;
      specparam hold_E_CKB = 4.97;
      $setuphold(negedge CKB, posedge E, 2.51:2.51:2.51, 1.14:1.14:1.14, flag,,,d_CKB, d_E);
      $setuphold(negedge CKB, negedge E, 3.87:3.87:3.87, -2.26:-2.26:-2.26, flag,,,d_CKB, d_E);

      //  Minimum Pulse Width
      specparam mpw_pos_CKB = 40.60;
      $width(posedge CKB, 6.99:6.99:6.99, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module GCBETKHD(Q, E, TE, CKB);
   reg flag; // Notifier flag
   output Q;
   input E, TE, CKB;
   supply1 vcc;

   wire d_CKB, d_E;

//Function Block
`protect
   dlhrb_udp g1(qt,  d_E,  d_CKB,  vcc,  flag );
   nor g2(nor_o, TE, qt);
   or g3(Q,  d_CKB,  nor_o );
   
//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (TE == 0) (CKB *> Q) = (10.32:10.32:10.32, 14.02:14.02:14.02);
      if (TE == 1) (CKB *> Q) = (10.35:10.35:10.35, 14.89:14.89:14.89);
      ifnone (CKB *> Q) = (10.35:10.35:10.35, 14.89:14.89:14.89);

      //  Module Path Delay
      (TE *> Q) = (11.23:11.23:11.23, 8.79:8.79:8.79);

      //  Setup and Hold Time
      specparam setup_E_CKB = 33.05;
      specparam hold_E_CKB = 4.97;
      $setuphold(negedge CKB, posedge E, 2.51:2.51:2.51, 1.14:1.14:1.14, flag,,,d_CKB, d_E);
      $setuphold(negedge CKB, negedge E, 3.87:3.87:3.87, -2.26:-2.26:-2.26, flag,,,d_CKB, d_E);

      //  Minimum Pulse Width
      specparam mpw_pos_CKB = 40.60;
      $width(posedge CKB, 6.99:6.99:6.99, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module GCKETCHD(Q, E, TE, CK);
   reg flag; // Notifier flag
   output Q;
   input E, TE, CK;
   supply1 vcc;

   wire d_CK, d_E;

//Function Block
`protect

   not g1(ckb,  d_CK );
   dlhrb_udp g2(qt,  d_E,  ckb,  vcc,  flag );
   or g4(or_o, TE, qt);
   and g5(Q,  d_CK,  or_o );
   
//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (TE == 0) (CK *> Q) = (4.38:4.38:4.38, 3.83:3.83:3.83);
      if (TE == 1) (CK *> Q) = (4.99:4.99:4.99, 3.82:3.82:3.82);
      ifnone (CK *> Q) = (4.99:4.99:4.99, 3.82:3.82:3.82);

      //  Module Path Delay
      (TE *> Q) = (5.32:5.32:5.32, 7.68:7.68:7.68);

      //  Setup and Hold Time
      specparam setup_E_CK = 33.05;
      specparam hold_E_CK = 4.97;
      $setuphold(posedge CK, posedge E, 7.66:7.66:7.66, -2.93:-2.93:-2.93, flag,,,d_CK, d_E);
      $setuphold(posedge CK, negedge E, 5.77:5.77:5.77, -4.01:-4.01:-4.01, flag,,,d_CK, d_E);

      //  Minimum Pulse Width
      specparam mpw_neg_CK = 33.13;
      $width(negedge CK, 10.56:10.56:10.56, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module GCKETEHD(Q, E, TE, CK);
   reg flag; // Notifier flag
   output Q;
   input E, TE, CK;
   supply1 vcc;

   wire d_CK, d_E;

//Function Block
`protect

   not g1(ckb,  d_CK );
   dlhrb_udp g2(qt,  d_E,  ckb,  vcc,  flag );
   or g4(or_o, TE, qt);
   and g5(Q,  d_CK,  or_o );
   
//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (TE == 0) (CK *> Q) = (4.04:4.04:4.04, 4.05:4.05:4.05);
      if (TE == 1) (CK *> Q) = (4.63:4.63:4.63, 4.03:4.03:4.03);
      ifnone (CK *> Q) = (4.63:4.63:4.63, 4.03:4.03:4.03);

      //  Module Path Delay
      (TE *> Q) = (4.95:4.95:4.95, 8.14:8.14:8.14);

      //  Setup and Hold Time
      specparam setup_E_CK = 33.05;
      specparam hold_E_CK = 4.97;
      $setuphold(posedge CK, posedge E, 7.66:7.66:7.66, -2.93:-2.93:-2.93, flag,,,d_CK, d_E);
      $setuphold(posedge CK, negedge E, 6.04:6.04:6.04, -4.28:-4.28:-4.28, flag,,,d_CK, d_E);

      //  Minimum Pulse Width
      specparam mpw_neg_CK = 33.13;
      $width(negedge CK, 10.56:10.56:10.56, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module GCKETHHD(Q, E, TE, CK);
   reg flag; // Notifier flag
   output Q;
   input E, TE, CK;
   supply1 vcc;

   wire d_CK, d_E;

//Function Block
`protect

   not g1(ckb,  d_CK );
   dlhrb_udp g2(qt,  d_E,  ckb,  vcc,  flag );
   or g4(or_o, TE, qt);
   and g5(Q,  d_CK,  or_o );
   
//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (TE == 0) (CK *> Q) = (4.43:4.43:4.43, 4.49:4.49:4.49);
      if (TE == 1) (CK *> Q) = (5.01:5.01:5.01, 4.47:4.47:4.47);
      ifnone (CK *> Q) = (5.01:5.01:5.01, 4.47:4.47:4.47);

      //  Module Path Delay
      (TE *> Q) = (5.33:5.33:5.33, 9.13:9.13:9.13);

      //  Setup and Hold Time
      specparam setup_E_CK = 33.05;
      specparam hold_E_CK = 4.97;
      $setuphold(posedge CK, posedge E, 7.66:7.66:7.66, -2.93:-2.93:-2.93, flag,,,d_CK, d_E);
      $setuphold(posedge CK, negedge E, 5.77:5.77:5.77, -4.28:-4.28:-4.28, flag,,,d_CK, d_E);

      //  Minimum Pulse Width
      specparam mpw_neg_CK = 33.13;
      $width(negedge CK, 10.56:10.56:10.56, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module GCKETKHD(Q, E, TE, CK);
   reg flag; // Notifier flag
   output Q;
   input E, TE, CK;
   supply1 vcc;

   wire d_CK, d_E;

//Function Block
`protect

   not g1(ckb,  d_CK );
   dlhrb_udp g2(qt,  d_E,  ckb,  vcc,  flag );
   or g4(or_o, TE, qt);
   and g5(Q,  d_CK,  or_o );
   
//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (TE == 0) (CK *> Q) = (5.42:5.42:5.42, 5.58:5.58:5.58);
      if (TE == 1) (CK *> Q) = (6.02:6.02:6.02, 5.56:5.56:5.56);
      ifnone (CK *> Q) = (6.02:6.02:6.02, 5.56:5.56:5.56);

      //  Module Path Delay
      (TE *> Q) = (6.33:6.33:6.33, 11.40:11.40:11.40);

      //  Setup and Hold Time
      specparam setup_E_CK = 33.05;
      specparam hold_E_CK = 4.97;
      $setuphold(posedge CK, posedge E, 7.93:7.93:7.93, -2.93:-2.93:-2.93, flag,,,d_CK, d_E);
      $setuphold(posedge CK, negedge E, 4.95:4.95:4.95, -3.74:-3.74:-3.74, flag,,,d_CK, d_E);

      //  Minimum Pulse Width
      specparam mpw_neg_CK = 33.13;
      $width(negedge CK, 10.56:10.56:10.56, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine
//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module HA1CHD(S, C, A, B);
   output S, C;
   input A, B;

//Function Block
`protect
   and g1(C, A, B);
   xor g2(S, A, B);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (B == 0) (A *> S) = (6.97:6.97:6.97, 9.78:9.78:9.78);
      if (B == 1) (A *> S) = (10.09:10.09:10.09, 8.74:8.74:8.74);
      ifnone (A *> S) = (10.09:10.09:10.09, 8.74:8.74:8.74);
      if (A == 0) (B *> S) = (5.15:5.15:5.15, 8.13:8.13:8.13);
      if (A == 1) (B *> S) = (8.61:8.61:8.61, 6.09:6.09:6.09);
      ifnone (B *> S) = (8.61:8.61:8.61, 6.09:6.09:6.09);

      //  Module Path Delay
      (A *> C) = (5.34:5.34:5.34, 5.51:5.51:5.51);
      (B *> C) = (5.27:5.27:5.27, 5.08:5.08:5.08);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module HA1EHD(S, C, A, B);
   output S, C;
   input A, B;

//Function Block
`protect
   and g1(C, A, B);
   xor g2(S, A, B);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (B == 0) (A *> S) = (7.24:7.24:7.24, 10.87:10.87:10.87);
      if (B == 1) (A *> S) = (9.96:9.96:9.96, 8.64:8.64:8.64);
      ifnone (A *> S) = (9.96:9.96:9.96, 8.64:8.64:8.64);
      if (A == 0) (B *> S) = (5.02:5.02:5.02, 8.49:8.49:8.49);
      if (A == 1) (B *> S) = (8.40:8.40:8.40, 6.14:6.14:6.14);
      ifnone (B *> S) = (8.40:8.40:8.40, 6.14:6.14:6.14);

      //  Module Path Delay
      (A *> C) = (4.15:4.15:4.15, 4.86:4.86:4.86);
      (B *> C) = (4.03:4.03:4.03, 4.31:4.31:4.31);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module HA1HHD(S, C, A, B);
   output S, C;
   input A, B;

//Function Block
`protect
   and g1(C, A, B);
   xor g2(S, A, B);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (B == 0) (A *> S) = (6.63:6.63:6.63, 8.41:8.41:8.41);
      if (B == 1) (A *> S) = (8.86:8.86:8.86, 8.82:8.82:8.82);
      ifnone (A *> S) = (8.86:8.86:8.86, 8.82:8.82:8.82);
      if (A == 0) (B *> S) = (5.32:5.32:5.32, 8.30:8.30:8.30);
      if (A == 1) (B *> S) = (8.40:8.40:8.40, 6.52:6.52:6.52);
      ifnone (B *> S) = (8.40:8.40:8.40, 6.52:6.52:6.52);

      //  Module Path Delay
      (A *> C) = (4.76:4.76:4.76, 5.92:5.92:5.92);
      (B *> C) = (4.66:4.66:4.66, 5.42:5.42:5.42);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module HA1KHD(S, C, A, B);
   output S, C;
   input A, B;

//Function Block
`protect
   and g1(C, A, B);
   xor g2(S, A, B);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (B == 0) (A *> S) = (7.49:7.49:7.49, 9.55:9.55:9.55);
      if (B == 1) (A *> S) = (10.60:10.60:10.60, 10.46:10.46:10.46);
      ifnone (A *> S) = (10.60:10.60:10.60, 10.46:10.46:10.46);
      if (A == 0) (B *> S) = (7.26:7.26:7.26, 8.96:8.96:8.96);
      if (A == 1) (B *> S) = (8.96:8.96:8.96, 8.40:8.40:8.40);
      ifnone (B *> S) = (8.96:8.96:8.96, 8.40:8.40:8.40);

      //  Module Path Delay
      (A *> C) = (5.03:5.03:5.03, 8.75:8.75:8.75);
      (B *> C) = (4.97:4.97:4.97, 6.19:6.19:6.19);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module INVCHD(O, I);
   output O;
   input I;

//Function Block
`protect
   not g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (2.14:2.14:2.14, 1.16:1.16:1.16);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module INVCKDHD(O, I);
   output O;
   input I;

//Function Block
`protect
   not g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (1.74:1.74:1.74, 1.90:1.90:1.90);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module INVCKGHD(O, I);
   output O;
   input I;

//Function Block
`protect
   not g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (1.31:1.31:1.31, 1.45:1.45:1.45);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module INVCKHHD(O, I);
   output O;
   input I;

//Function Block
`protect
   not g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (1.17:1.17:1.17, 1.29:1.29:1.29);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module INVCKIHD(O, I);
   output O;
   input I;

//Function Block
`protect
   not g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (1.18:1.18:1.18, 1.30:1.30:1.30);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module INVCKJHD(O, I);
   output O;
   input I;

//Function Block
`protect
   not g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (1.12:1.12:1.12, 1.27:1.27:1.27);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module INVCKKHD(O, I);
   output O;
   input I;

//Function Block
`protect
   not g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (1.02:1.02:1.02, 1.14:1.14:1.14);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module INVCKLHD(O, I);
   output O;
   input I;

//Function Block
`protect
   not g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (1.04:1.04:1.04, 1.15:1.15:1.15);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module INVCKMHD(O, I);
   output O;
   input I;

//Function Block
`protect
   not g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (1.07:1.07:1.07, 1.19:1.19:1.19);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module INVCKNHD(O, I);
   output O;
   input I;

//Function Block
`protect
   not g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (1.02:1.02:1.02, 1.14:1.14:1.14);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module INVCKQHD(O, I);
   output O;
   input I;

//Function Block
`protect
   not g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (1.02:1.02:1.02, 1.12:1.12:1.12);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module INVDHD(O, I);
   output O;
   input I;

//Function Block
`protect
   not g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (1.83:1.83:1.83, 1.05:1.05:1.05);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module INVGHD(O, I);
   output O;
   input I;

//Function Block
`protect
   not g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (1.41:1.41:1.41, 0.79:0.79:0.79);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module INVHHD(O, I);
   output O;
   input I;

//Function Block
`protect
   not g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (1.51:1.51:1.51, 0.86:0.86:0.86);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module INVIHD(O, I);
   output O;
   input I;

//Function Block
`protect
   not g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (1.34:1.34:1.34, 0.74:0.74:0.74);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module INVJHD(O, I);
   output O;
   input I;

//Function Block
`protect
   not g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (1.27:1.27:1.27, 0.71:0.71:0.71);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module INVKHD(O, I);
   output O;
   input I;

//Function Block
`protect
   not g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (1.16:1.16:1.16, 0.65:0.65:0.65);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module INVLHD(O, I);
   output O;
   input I;

//Function Block
`protect
   not g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (1.19:1.19:1.19, 0.67:0.67:0.67);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module INVMHD(O, I);
   output O;
   input I;

//Function Block
`protect
   not g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (1.22:1.22:1.22, 0.68:0.68:0.68);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module INVNHD(O, I);
   output O;
   input I;

//Function Block
`protect
   not g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (1.18:1.18:1.18, 0.66:0.66:0.66);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module INVQHD(O, I);
   output O;
   input I;

//Function Block
`protect
   not g1(O, I);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (1.22:1.22:1.22, 0.68:0.68:0.68);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module INVTCHD(O, I, E);
   output O;
   input I, E;

//Function Block
`protect
   notif1 g1(O, I, E);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (4.02:4.02:4.02, 2.61:2.61:2.61);
      (E *> O) = (3.95:3.95:3.95, 1.52:1.52:1.52, 0.39:0.39:0.39, 3.95:3.95:3.95, 4.05:4.05:4.05, 1.52:1.52:1.52);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module INVTEHD(O, I, E);
   output O;
   input I, E;

//Function Block
`protect
   notif1 g1(O, I, E);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (3.70:3.70:3.70, 1.97:1.97:1.97);
      (E *> O) = (4.20:4.20:4.20, 1.04:1.04:1.04, 0.47:0.47:0.47, 4.20:4.20:4.20, 5.03:5.03:5.03, 1.04:1.04:1.04);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module INVTHHD(O, I, E);
   output O;
   input I, E;

//Function Block
`protect
   notif1 g1(O, I, E);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (8.63:8.63:8.63, 8.03:8.03:8.03);
      (E *> O) = (3.16:3.16:3.16, 7.24:7.24:7.24, 7.98:7.98:7.98, 3.16:3.16:3.16, 6.40:6.40:6.40, 7.24:7.24:7.24);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module INVTKHD(O, I, E);
   output O;
   input I, E;

//Function Block
`protect
   notif1 g1(O, I, E);

//Specify Block
   specify

      //  Module Path Delay
      (I *> O) = (8.07:8.07:8.07, 8.45:8.45:8.45);
      (E *> O) = (3.54:3.54:3.54, 7.50:7.50:7.50, 8.46:8.46:8.46, 3.54:3.54:3.54, 8.89:8.89:8.89, 7.50:7.50:7.50);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MAO222CHD(O, A1, B1, C1);
   output O;
   input A1, B1, C1;

//Function Block
`protect
   and   g1(o1, A1, B1),
         g2(o2, A1, C1),
         g3(o3, B1, C1);
   nor   g4(o4, o1, o2, o3);
   not   g5(O, o4);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (A1 == 1 && C1 == 0) (B1 *> O) = (5.96:5.96:5.96, 6.80:6.80:6.80);
      if (A1 == 0 && C1 == 1) (B1 *> O) = (7.06:7.06:7.06, 6.77:6.77:6.77);
      ifnone (B1 *> O) = (7.06:7.06:7.06, 6.77:6.77:6.77);
      if (B1 == 1 && C1 == 0) (A1 *> O) = (5.65:5.65:5.65, 5.86:5.86:5.86);
      if (B1 == 0 && C1 == 1) (A1 *> O) = (6.18:6.18:6.18, 5.61:5.61:5.61);
      ifnone (A1 *> O) = (6.18:6.18:6.18, 5.61:5.61:5.61);
      if (A1 == 1 && B1 == 0) (C1 *> O) = (6.48:6.48:6.48, 7.10:7.10:7.10);
      if (A1 == 0 && B1 == 1) (C1 *> O) = (6.66:6.66:6.66, 7.26:7.26:7.26);
      ifnone (C1 *> O) = (6.66:6.66:6.66, 7.26:7.26:7.26);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MAO222EHD(O, A1, B1, C1);
   output O;
   input A1, B1, C1;

//Function Block
`protect
   and   g1(o1, A1, B1),
         g2(o2, A1, C1),
         g3(o3, B1, C1);
   nor   g4(o4, o1, o2, o3);
   not   g5(O, o4);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (A1 == 1 && C1 == 0) (B1 *> O) = (5.08:5.08:5.08, 6.82:6.82:6.82);
      if (A1 == 0 && C1 == 1) (B1 *> O) = (5.87:5.87:5.87, 6.47:6.47:6.47);
      ifnone (B1 *> O) = (5.87:5.87:5.87, 6.47:6.47:6.47);
      if (B1 == 1 && C1 == 0) (A1 *> O) = (4.82:4.82:4.82, 6.53:6.53:6.53);
      if (B1 == 0 && C1 == 1) (A1 *> O) = (5.23:5.23:5.23, 5.51:5.51:5.51);
      ifnone (A1 *> O) = (5.23:5.23:5.23, 5.51:5.51:5.51);
      if (A1 == 1 && B1 == 0) (C1 *> O) = (5.50:5.50:5.50, 7.06:7.06:7.06);
      if (A1 == 0 && B1 == 1) (C1 *> O) = (5.49:5.49:5.49, 8.10:8.10:8.10);
      ifnone (C1 *> O) = (5.49:5.49:5.49, 8.10:8.10:8.10);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MAO222HHD(O, A1, B1, C1);
   output O;
   input A1, B1, C1;

//Function Block
`protect
   and   g1(o1, A1, B1),
         g2(o2, A1, C1),
         g3(o3, B1, C1);
   nor   g4(o4, o1, o2, o3);
   not   g5(O, o4);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (A1 == 1 && C1 == 0) (B1 *> O) = (4.72:4.72:4.72, 8.50:8.50:8.50);
      if (A1 == 0 && C1 == 1) (B1 *> O) = (5.26:5.26:5.26, 7.79:7.79:7.79);
      ifnone (B1 *> O) = (5.26:5.26:5.26, 7.79:7.79:7.79);
      if (B1 == 1 && C1 == 0) (A1 *> O) = (4.49:4.49:4.49, 7.34:7.34:7.34);
      if (B1 == 0 && C1 == 1) (A1 *> O) = (4.75:4.75:4.75, 6.73:6.73:6.73);
      ifnone (A1 *> O) = (4.75:4.75:4.75, 6.73:6.73:6.73);
      if (A1 == 1 && B1 == 0) (C1 *> O) = (5.00:5.00:5.00, 8.60:8.60:8.60);
      if (A1 == 0 && B1 == 1) (C1 *> O) = (5.02:5.02:5.02, 8.60:8.60:8.60);
      ifnone (C1 *> O) = (5.02:5.02:5.02, 8.60:8.60:8.60);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MAO222KHD(O, A1, B1, C1);
   output O;
   input A1, B1, C1;

//Function Block
`protect
   and   g1(o1, A1, B1),
         g2(o2, A1, C1),
         g3(o3, B1, C1);
   nor   g4(o4, o1, o2, o3);
   not   g5(O, o4);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (A1 == 1 && C1 == 0) (B1 *> O) = (10.65:10.65:10.65, 12.38:12.38:12.38);
      if (A1 == 0 && C1 == 1) (B1 *> O) = (11.78:11.78:11.78, 12.50:12.50:12.50);
      ifnone (B1 *> O) = (11.78:11.78:11.78, 12.50:12.50:12.50);
      if (B1 == 1 && C1 == 0) (A1 *> O) = (10.35:10.35:10.35, 11.41:11.41:11.41);
      if (B1 == 0 && C1 == 1) (A1 *> O) = (10.87:10.87:10.87, 11.45:11.45:11.45);
      ifnone (A1 *> O) = (10.87:10.87:10.87, 11.45:11.45:11.45);
      if (A1 == 1 && B1 == 0) (C1 *> O) = (11.17:11.17:11.17, 12.68:12.68:12.68);
      if (A1 == 0 && B1 == 1) (C1 *> O) = (11.38:11.38:11.38, 12.81:12.81:12.81);
      ifnone (C1 *> O) = (11.38:11.38:11.38, 12.81:12.81:12.81);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MAOI1CHD(O, A1, A2, B1, B2);
   output O;
   input A1, A2, B1, B2;

//Function Block
`protect
   nor g1(o1, B1, B2);
   and g3(o2, A1, A2);
   nor g2(O, o1, o2);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (A1 == 0 && A2 == 1) (B2 *> O) = (5.22:5.22:5.22, 6.23:6.23:6.23);
      if (A1 == 0 && A2 == 0) (B2 *> O) = (4.69:4.69:4.69, 6.22:6.22:6.22);
      if (A1 == 1 && A2 == 0) (B2 *> O) = (6.17:6.17:6.17, 6.37:6.37:6.37);
      ifnone (B2 *> O) = (6.17:6.17:6.17, 6.37:6.37:6.37);
      if (A1 == 1 && A2 == 0) (B1 *> O) = (6.59:6.59:6.59, 7.07:7.07:7.07);
      if (A1 == 0 && A2 == 1) (B1 *> O) = (5.63:5.63:5.63, 6.93:6.93:6.93);
      if (A1 == 0 && A2 == 0) (B1 *> O) = (5.11:5.11:5.11, 6.91:6.91:6.91);
      ifnone (B1 *> O) = (5.11:5.11:5.11, 6.91:6.91:6.91);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (4.78:4.78:4.78, 1.96:1.96:1.96);
      if (B1 == 1 && B2 == 1) (A1 *> O) = (4.73:4.73:4.73, 1.96:1.96:1.96);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (4.78:4.78:4.78, 1.96:1.96:1.96);
      ifnone (A1 *> O) = (4.78:4.78:4.78, 1.96:1.96:1.96);
      if (B1 == 1 && B2 == 0) (A2 *> O) = (5.65:5.65:5.65, 2.04:2.04:2.04);
      if (B1 == 0 && B2 == 1) (A2 *> O) = (5.65:5.65:5.65, 2.04:2.04:2.04);
      if (B1 == 1 && B2 == 1) (A2 *> O) = (5.61:5.61:5.61, 2.04:2.04:2.04);
      ifnone (A2 *> O) = (5.61:5.61:5.61, 2.04:2.04:2.04);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MAOI1EHD(O, A1, A2, B1, B2);
   output O;
   input A1, A2, B1, B2;

//Function Block
`protect
   nor g1(o1, B1, B2);
   and g3(o2, A1, A2);
   nor g2(O, o1, o2);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (A1 == 0 && A2 == 1) (B2 *> O) = (5.40:5.40:5.40, 6.72:6.72:6.72);
      if (A1 == 0 && A2 == 0) (B2 *> O) = (5.40:5.40:5.40, 6.73:6.73:6.73);
      if (A1 == 1 && A2 == 0) (B2 *> O) = (5.40:5.40:5.40, 6.72:6.72:6.72);
      ifnone (B2 *> O) = (5.40:5.40:5.40, 6.72:6.72:6.72);
      if (A1 == 1 && A2 == 0) (B1 *> O) = (4.83:4.83:4.83, 6.04:6.04:6.04);
      if (A1 == 0 && A2 == 1) (B1 *> O) = (4.83:4.83:4.83, 6.04:6.04:6.04);
      if (A1 == 0 && A2 == 0) (B1 *> O) = (4.83:4.83:4.83, 6.04:6.04:6.04);
      ifnone (B1 *> O) = (4.83:4.83:4.83, 6.04:6.04:6.04);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (10.68:10.68:10.68, 9.68:9.68:9.68);
      if (B1 == 1 && B2 == 1) (A1 *> O) = (9.66:9.66:9.66, 9.71:9.71:9.71);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (9.98:9.98:9.98, 9.45:9.45:9.45);
      ifnone (A1 *> O) = (9.98:9.98:9.98, 9.45:9.45:9.45);
      if (B1 == 1 && B2 == 0) (A2 *> O) = (10.52:10.52:10.52, 9.52:9.52:9.52);
      if (B1 == 0 && B2 == 1) (A2 *> O) = (11.23:11.23:11.23, 9.75:9.75:9.75);
      if (B1 == 1 && B2 == 1) (A2 *> O) = (10.22:10.22:10.22, 9.79:9.79:9.79);
      ifnone (A2 *> O) = (10.22:10.22:10.22, 9.79:9.79:9.79);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MAOI1HHD(O, A1, A2, B1, B2);
   output O;
   input A1, A2, B1, B2;

//Function Block
`protect
   nor g1(o1, B1, B2);
   and g3(o2, A1, A2);
   nor g2(O, o1, o2);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (A1 == 0 && A2 == 1) (B2 *> O) = (5.07:5.07:5.07, 7.15:7.15:7.15);
      if (A1 == 0 && A2 == 0) (B2 *> O) = (5.07:5.07:5.07, 7.16:7.16:7.16);
      if (A1 == 1 && A2 == 0) (B2 *> O) = (5.07:5.07:5.07, 7.15:7.15:7.15);
      ifnone (B2 *> O) = (5.07:5.07:5.07, 7.15:7.15:7.15);
      if (A1 == 1 && A2 == 0) (B1 *> O) = (4.57:4.57:4.57, 6.49:6.49:6.49);
      if (A1 == 0 && A2 == 1) (B1 *> O) = (4.57:4.57:4.57, 6.49:6.49:6.49);
      if (A1 == 0 && A2 == 0) (B1 *> O) = (4.57:4.57:4.57, 6.49:6.49:6.49);
      ifnone (B1 *> O) = (4.57:4.57:4.57, 6.49:6.49:6.49);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (9.42:9.42:9.42, 8.82:8.82:8.82);
      if (B1 == 1 && B2 == 1) (A1 *> O) = (8.44:8.44:8.44, 8.90:8.90:8.90);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (8.82:8.82:8.82, 8.66:8.66:8.66);
      ifnone (A1 *> O) = (8.82:8.82:8.82, 8.66:8.66:8.66);
      if (B1 == 1 && B2 == 0) (A2 *> O) = (9.36:9.36:9.36, 8.74:8.74:8.74);
      if (B1 == 0 && B2 == 1) (A2 *> O) = (9.97:9.97:9.97, 8.91:8.91:8.91);
      if (B1 == 1 && B2 == 1) (A2 *> O) = (8.99:8.99:8.99, 8.99:8.99:8.99);
      ifnone (A2 *> O) = (8.99:8.99:8.99, 8.99:8.99:8.99);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MAOI1KHD(O, A1, A2, B1, B2);
   output O;
   input A1, A2, B1, B2;

//Function Block
`protect
   nor g1(o1, B1, B2);
   and g3(o2, A1, A2);
   nor g2(O, o1, o2);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (A1 == 0 && A2 == 1) (B2 *> O) = (11.23:11.23:11.23, 11.88:11.88:11.88);
      if (A1 == 0 && A2 == 0) (B2 *> O) = (10.16:10.16:10.16, 11.87:11.87:11.87);
      if (A1 == 1 && A2 == 0) (B2 *> O) = (12.32:12.32:12.32, 12.30:12.30:12.30);
      ifnone (B2 *> O) = (12.32:12.32:12.32, 12.30:12.30:12.30);
      if (A1 == 1 && A2 == 0) (B1 *> O) = (12.74:12.74:12.74, 13.00:13.00:13.00);
      if (A1 == 0 && A2 == 1) (B1 *> O) = (11.64:11.64:11.64, 12.58:12.58:12.58);
      if (A1 == 0 && A2 == 0) (B1 *> O) = (10.59:10.59:10.59, 12.57:12.57:12.57);
      ifnone (B1 *> O) = (10.59:10.59:10.59, 12.57:12.57:12.57);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (10.81:10.81:10.81, 7.71:7.71:7.71);
      if (B1 == 1 && B2 == 1) (A1 *> O) = (10.76:10.76:10.76, 7.70:7.70:7.70);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (10.81:10.81:10.81, 7.71:7.71:7.71);
      ifnone (A1 *> O) = (10.81:10.81:10.81, 7.71:7.71:7.71);
      if (B1 == 1 && B2 == 0) (A2 *> O) = (11.80:11.80:11.80, 7.79:7.79:7.79);
      if (B1 == 0 && B2 == 1) (A2 *> O) = (11.80:11.80:11.80, 7.79:7.79:7.79);
      if (B1 == 1 && B2 == 1) (A2 *> O) = (11.75:11.75:11.75, 7.79:7.79:7.79);
      ifnone (A2 *> O) = (11.75:11.75:11.75, 7.79:7.79:7.79);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MOAI1CHD(O, A1, A2, B1, B2);
   output O;
   input A1, A2, B1, B2;

//Function Block
`protect
   nand g1(o1, B1, B2);
   or g2(o2, A1, A2);
   nand g3(O, o1, o2);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (B1 == 0 && B2 == 0) (A2 *> O) = (4.20:4.20:4.20, 2.04:2.04:2.04);
      if (B1 == 1 && B2 == 0) (A2 *> O) = (4.20:4.20:4.20, 2.04:2.04:2.04);
      if (B1 == 0 && B2 == 1) (A2 *> O) = (4.20:4.20:4.20, 2.04:2.04:2.04);
      ifnone (A2 *> O) = (4.20:4.20:4.20, 2.04:2.04:2.04);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (3.54:3.54:3.54, 1.72:1.72:1.72);
      if (B1 == 0 && B2 == 0) (A1 *> O) = (3.54:3.54:3.54, 1.72:1.72:1.72);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (3.54:3.54:3.54, 1.72:1.72:1.72);
      ifnone (A1 *> O) = (3.54:3.54:3.54, 1.72:1.72:1.72);
      if (A1 == 1 && A2 == 0) (B1 *> O) = (6.39:6.39:6.39, 5.82:5.82:5.82);
      if (A1 == 0 && A2 == 1) (B1 *> O) = (6.53:6.53:6.53, 6.28:6.28:6.28);
      if (A1 == 1 && A2 == 1) (B1 *> O) = (6.70:6.70:6.70, 5.65:5.65:5.65);
      ifnone (B1 *> O) = (6.70:6.70:6.70, 5.65:5.65:5.65);
      if (A1 == 0 && A2 == 1) (B2 *> O) = (6.62:6.62:6.62, 6.81:6.81:6.81);
      if (A1 == 1 && A2 == 1) (B2 *> O) = (6.79:6.79:6.79, 6.17:6.17:6.17);
      if (A1 == 1 && A2 == 0) (B2 *> O) = (6.48:6.48:6.48, 6.34:6.34:6.34);
      ifnone (B2 *> O) = (6.48:6.48:6.48, 6.34:6.34:6.34);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MOAI1EHD(O, A1, A2, B1, B2);
   output O;
   input A1, A2, B1, B2;

//Function Block
`protect
   nand g1(o1, B1, B2);
   or g2(o2, A1, A2);
   nand g3(O, o1, o2);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (B1 == 0 && B2 == 0) (A2 *> O) = (10.98:10.98:10.98, 7.80:7.80:7.80);
      if (B1 == 1 && B2 == 0) (A2 *> O) = (10.85:10.85:10.85, 9.30:9.30:9.30);
      if (B1 == 0 && B2 == 1) (A2 *> O) = (10.53:10.53:10.53, 8.66:8.66:8.66);
      ifnone (A2 *> O) = (10.53:10.53:10.53, 8.66:8.66:8.66);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (11.21:11.21:11.21, 9.07:9.07:9.07);
      if (B1 == 0 && B2 == 0) (A1 *> O) = (11.65:11.65:11.65, 8.22:8.22:8.22);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (11.52:11.52:11.52, 9.72:9.72:9.72);
      ifnone (A1 *> O) = (11.52:11.52:11.52, 9.72:9.72:9.72);
      if (A1 == 1 && A2 == 0) (B1 *> O) = (4.64:4.64:4.64, 5.26:5.26:5.26);
      if (A1 == 0 && A2 == 1) (B1 *> O) = (4.64:4.64:4.64, 5.26:5.26:5.26);
      if (A1 == 1 && A2 == 1) (B1 *> O) = (4.64:4.64:4.64, 5.26:5.26:5.26);
      ifnone (B1 *> O) = (4.64:4.64:4.64, 5.26:5.26:5.26);
      if (A1 == 0 && A2 == 1) (B2 *> O) = (4.72:4.72:4.72, 5.81:5.81:5.81);
      if (A1 == 1 && A2 == 1) (B2 *> O) = (4.72:4.72:4.72, 5.81:5.81:5.81);
      if (A1 == 1 && A2 == 0) (B2 *> O) = (4.72:4.72:4.72, 5.81:5.81:5.81);
      ifnone (B2 *> O) = (4.72:4.72:4.72, 5.81:5.81:5.81);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MOAI1HHD(O, A1, A2, B1, B2);
   output O;
   input A1, A2, B1, B2;

//Function Block
`protect
   nand g1(o1, B1, B2);
   or g2(o2, A1, A2);
   nand g3(O, o1, o2);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (B1 == 0 && B2 == 0) (A2 *> O) = (10.16:10.16:10.16, 8.78:8.78:8.78);
      if (B1 == 1 && B2 == 0) (A2 *> O) = (10.10:10.10:10.10, 10.80:10.80:10.80);
      if (B1 == 0 && B2 == 1) (A2 *> O) = (9.84:9.84:9.84, 9.99:9.99:9.99);
      ifnone (A2 *> O) = (9.84:9.84:9.84, 9.99:9.99:9.99);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (10.51:10.51:10.51, 10.40:10.40:10.40);
      if (B1 == 0 && B2 == 0) (A1 *> O) = (10.83:10.83:10.83, 9.20:9.20:9.20);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (10.78:10.78:10.78, 11.21:11.21:11.21);
      ifnone (A1 *> O) = (10.78:10.78:10.78, 11.21:11.21:11.21);
      if (A1 == 1 && A2 == 0) (B1 *> O) = (4.30:4.30:4.30, 6.52:6.52:6.52);
      if (A1 == 0 && A2 == 1) (B1 *> O) = (4.30:4.30:4.30, 6.52:6.52:6.52);
      if (A1 == 1 && A2 == 1) (B1 *> O) = (4.30:4.30:4.30, 6.52:6.52:6.52);
      ifnone (B1 *> O) = (4.30:4.30:4.30, 6.52:6.52:6.52);
      if (A1 == 0 && A2 == 1) (B2 *> O) = (4.37:4.37:4.37, 7.20:7.20:7.20);
      if (A1 == 1 && A2 == 1) (B2 *> O) = (4.37:4.37:4.37, 7.20:7.20:7.20);
      if (A1 == 1 && A2 == 0) (B2 *> O) = (4.37:4.37:4.37, 7.20:7.20:7.20);
      ifnone (B2 *> O) = (4.37:4.37:4.37, 7.20:7.20:7.20);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MOAI1KHD(O, A1, A2, B1, B2);
   output O;
   input A1, A2, B1, B2;

//Function Block
`protect
   nand g1(o1, B1, B2);
   or g2(o2, A1, A2);
   nand g3(O, o1, o2);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (B1 == 0 && B2 == 0) (A2 *> O) = (9.62:9.62:9.62, 7.67:7.67:7.67);
      if (B1 == 1 && B2 == 0) (A2 *> O) = (9.61:9.61:9.61, 7.67:7.67:7.67);
      if (B1 == 0 && B2 == 1) (A2 *> O) = (9.61:9.61:9.61, 7.67:7.67:7.67);
      ifnone (A2 *> O) = (9.61:9.61:9.61, 7.67:7.67:7.67);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (8.96:8.96:8.96, 7.22:7.22:7.22);
      if (B1 == 0 && B2 == 0) (A1 *> O) = (8.96:8.96:8.96, 7.21:7.21:7.21);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (8.96:8.96:8.96, 7.22:7.22:7.22);
      ifnone (A1 *> O) = (8.96:8.96:8.96, 7.22:7.22:7.22);
      if (A1 == 1 && A2 == 0) (B1 *> O) = (11.47:11.47:11.47, 11.44:11.44:11.44);
      if (A1 == 0 && A2 == 1) (B1 *> O) = (12.09:12.09:12.09, 12.00:12.00:12.00);
      if (A1 == 1 && A2 == 1) (B1 *> O) = (11.81:11.81:11.81, 11.24:11.24:11.24);
      ifnone (B1 *> O) = (11.81:11.81:11.81, 11.24:11.24:11.24);
      if (A1 == 0 && A2 == 1) (B2 *> O) = (12.18:12.18:12.18, 12.55:12.55:12.55);
      if (A1 == 1 && A2 == 1) (B2 *> O) = (11.89:11.89:11.89, 11.78:11.78:11.78);
      if (A1 == 1 && A2 == 0) (B2 *> O) = (11.56:11.56:11.56, 11.98:11.98:11.98);
      ifnone (B2 *> O) = (11.56:11.56:11.56, 11.98:11.98:11.98);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MUX2CHD(O, S, A, B);
   input A, B, S;
   output O;

//Function Block
`protect
   mux2_udp g1(O, A, B, S);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (B == 0) (A *> O) = (6.36:6.36:6.36, 6.49:6.49:6.49);
      if (B == 1) (A *> O) = (6.36:6.36:6.36, 6.49:6.49:6.49);
      ifnone (A *> O) = (6.36:6.36:6.36, 6.49:6.49:6.49);
      if (A == 1 && B == 0) (S *> O) = (8.61:8.61:8.61, 5.74:5.74:5.74);
      if (A == 0 && B == 1) (S *> O) = (5.32:5.32:5.32, 6.87:6.87:6.87);
      ifnone (S *> O) = (5.32:5.32:5.32, 6.87:6.87:6.87);
      if (A == 0) (B *> O) = (6.53:6.53:6.53, 7.02:7.02:7.02);
      if (A == 1) (B *> O) = (6.53:6.53:6.53, 7.02:7.02:7.02);
      ifnone (B *> O) = (6.53:6.53:6.53, 7.02:7.02:7.02);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MUX2EHD(O, S, A, B);
   input A, B, S;
   output O;

//Function Block
`protect
   mux2_udp g1(O, A, B, S);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (B == 0) (A *> O) = (5.74:5.74:5.74, 7.11:7.11:7.11);
      if (B == 1) (A *> O) = (5.74:5.74:5.74, 7.11:7.11:7.11);
      ifnone (A *> O) = (5.74:5.74:5.74, 7.11:7.11:7.11);
      if (A == 1 && B == 0) (S *> O) = (8.47:8.47:8.47, 6.10:6.10:6.10);
      if (A == 0 && B == 1) (S *> O) = (4.96:4.96:4.96, 7.35:7.35:7.35);
      ifnone (S *> O) = (4.96:4.96:4.96, 7.35:7.35:7.35);
      if (A == 0) (B *> O) = (5.80:5.80:5.80, 7.64:7.64:7.64);
      if (A == 1) (B *> O) = (5.80:5.80:5.80, 7.64:7.64:7.64);
      ifnone (B *> O) = (5.80:5.80:5.80, 7.64:7.64:7.64);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MUX2HHD(O, S, A, B);
   input A, B, S;
   output O;

//Function Block
`protect
   mux2_udp g1(O, A, B, S);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (B == 0) (A *> O) = (5.33:5.33:5.33, 5.85:5.85:5.85);
      if (B == 1) (A *> O) = (5.33:5.33:5.33, 5.85:5.85:5.85);
      ifnone (A *> O) = (5.33:5.33:5.33, 5.85:5.85:5.85);
      if (A == 1 && B == 0) (S *> O) = (7.95:7.95:7.95, 5.76:5.76:5.76);
      if (A == 0 && B == 1) (S *> O) = (4.80:4.80:4.80, 6.47:6.47:6.47);
      ifnone (S *> O) = (4.80:4.80:4.80, 6.47:6.47:6.47);
      if (A == 0) (B *> O) = (5.29:5.29:5.29, 6.30:6.30:6.30);
      if (A == 1) (B *> O) = (5.29:5.29:5.29, 6.30:6.30:6.30);
      ifnone (B *> O) = (5.29:5.29:5.29, 6.30:6.30:6.30);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MUX2KHD(O, S, A, B);
   input A, B, S;
   output O;

//Function Block
`protect
   mux2_udp g1(O, A, B, S);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (B == 0) (A *> O) = (6.55:6.55:6.55, 7.49:7.49:7.49);
      if (B == 1) (A *> O) = (6.55:6.55:6.55, 7.49:7.49:7.49);
      ifnone (A *> O) = (6.55:6.55:6.55, 7.49:7.49:7.49);
      if (A == 1 && B == 0) (S *> O) = (9.13:9.13:9.13, 7.18:7.18:7.18);
      if (A == 0 && B == 1) (S *> O) = (5.98:5.98:5.98, 8.56:8.56:8.56);
      ifnone (S *> O) = (5.98:5.98:5.98, 8.56:8.56:8.56);
      if (A == 0) (B *> O) = (6.47:6.47:6.47, 7.97:7.97:7.97);
      if (A == 1) (B *> O) = (6.47:6.47:6.47, 7.97:7.97:7.97);
      ifnone (B *> O) = (6.47:6.47:6.47, 7.97:7.97:7.97);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MUX3CHD(O, S0, S1, A, B, C);
   reg flag; // Notifier flag
   input A, B, C, S0, S1;
   output O;

//Function Block
`protect
   mux3_udp g1(O, A, B, C, S0, S1);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (B == 0 && C == 0) (A *> O) = (9.49:9.49:9.49, 9.02:9.02:9.02);
      if (B == 1 && C == 1) (A *> O) = (9.49:9.49:9.49, 9.02:9.02:9.02);
      if (B == 0 && C == 1) (A *> O) = (9.49:9.49:9.49, 9.02:9.02:9.02);
      if (B == 1 && C == 0) (A *> O) = (9.49:9.49:9.49, 9.02:9.02:9.02);
      ifnone (A *> O) = (9.49:9.49:9.49, 9.02:9.02:9.02);
      if (S0 == 0 && A == 0 && B == 0 && C == 1) (S1 *> O) = (5.41:5.41:5.41, 7.56:7.56:7.56);
      if (S0 == 0 && A == 1 && B == 0 && C == 0) (S1 *> O) = (9.67:9.67:9.67, 5.96:5.96:5.96);
      if (S0 == 1 && A == 1 && B == 0 && C == 1) (S1 *> O) = (5.41:5.41:5.41, 7.55:7.55:7.55);
      if (S0 == 1 && A == 1 && B == 1 && C == 0) (S1 *> O) = (9.68:9.68:9.68, 5.96:5.96:5.96);
      if (S0 == 0 && A == 0 && B == 1 && C == 1) (S1 *> O) = (5.41:5.41:5.41, 7.56:7.56:7.56);
      if (S0 == 0 && A == 1 && B == 1 && C == 0) (S1 *> O) = (9.67:9.67:9.67, 5.96:5.96:5.96);
      if (S0 == 1 && A == 0 && B == 0 && C == 1) (S1 *> O) = (5.41:5.41:5.41, 7.55:7.55:7.55);
      if (S0 == 1 && A == 0 && B == 1 && C == 0) (S1 *> O) = (9.68:9.68:9.68, 5.96:5.96:5.96);
      ifnone (S1 *> O) = (9.68:9.68:9.68, 5.96:5.96:5.96);
      if (A == 1 && B == 0 && C == 1) (S0 *> O) = (11.91:11.91:11.91, 8.75:8.75:8.75);
      if (A == 0 && B == 1 && C == 1) (S0 *> O) = (8.74:8.74:8.74, 10.47:10.47:10.47);
      if (A == 1 && B == 0 && C == 0) (S0 *> O) = (11.91:11.91:11.91, 8.75:8.75:8.75);
      if (A == 0 && B == 1 && C == 0) (S0 *> O) = (8.74:8.74:8.74, 10.47:10.47:10.47);
      ifnone (S0 *> O) = (8.74:8.74:8.74, 10.47:10.47:10.47);
      if (S0 == 1 && A == 1 && B == 1) (C *> O) = (6.38:6.38:6.38, 6.84:6.84:6.84);
      if (S0 == 0 && A == 0 && B == 0) (C *> O) = (6.38:6.38:6.38, 6.84:6.84:6.84);
      if (S0 == 1 && A == 1 && B == 0) (C *> O) = (6.38:6.38:6.38, 6.84:6.84:6.84);
      if (S0 == 1 && A == 0 && B == 1) (C *> O) = (6.38:6.38:6.38, 6.84:6.84:6.84);
      if (S0 == 0 && A == 1 && B == 1) (C *> O) = (6.38:6.38:6.38, 6.84:6.84:6.84);
      if (S0 == 1 && A == 0 && B == 0) (C *> O) = (6.38:6.38:6.38, 6.84:6.84:6.84);
      if (S0 == 0 && A == 1 && B == 0) (C *> O) = (6.38:6.38:6.38, 6.84:6.84:6.84);
      if (S0 == 0 && A == 0 && B == 1) (C *> O) = (6.38:6.38:6.38, 6.84:6.84:6.84);
      ifnone (C *> O) = (6.38:6.38:6.38, 6.84:6.84:6.84);
      if (A == 1 && C == 0) (B *> O) = (9.41:9.41:9.41, 9.33:9.33:9.33);
      if (A == 0 && C == 1) (B *> O) = (9.41:9.41:9.41, 9.33:9.33:9.33);
      if (A == 0 && C == 0) (B *> O) = (9.41:9.41:9.41, 9.33:9.33:9.33);
      if (A == 1 && C == 1) (B *> O) = (9.41:9.41:9.41, 9.33:9.33:9.33);
      ifnone (B *> O) = (9.41:9.41:9.41, 9.33:9.33:9.33);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MUX3EHD(O, S0, S1, A, B, C);
   reg flag; // Notifier flag
   input A, B, C, S0, S1;
   output O;

//Function Block
`protect
   mux3_udp g1(O, A, B, C, S0, S1);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (B == 0 && C == 0) (A *> O) = (8.83:8.83:8.83, 8.79:8.79:8.79);
      if (B == 1 && C == 1) (A *> O) = (8.83:8.83:8.83, 8.79:8.79:8.79);
      if (B == 0 && C == 1) (A *> O) = (8.83:8.83:8.83, 8.79:8.79:8.79);
      if (B == 1 && C == 0) (A *> O) = (8.83:8.83:8.83, 8.79:8.79:8.79);
      ifnone (A *> O) = (8.83:8.83:8.83, 8.79:8.79:8.79);
      if (S0 == 0 && A == 0 && B == 0 && C == 1) (S1 *> O) = (4.84:4.84:4.84, 7.87:7.87:7.87);
      if (S0 == 0 && A == 1 && B == 0 && C == 0) (S1 *> O) = (9.54:9.54:9.54, 5.70:5.70:5.70);
      if (S0 == 1 && A == 1 && B == 0 && C == 1) (S1 *> O) = (4.84:4.84:4.84, 7.86:7.86:7.86);
      if (S0 == 1 && A == 1 && B == 1 && C == 0) (S1 *> O) = (9.54:9.54:9.54, 5.70:5.70:5.70);
      if (S0 == 0 && A == 0 && B == 1 && C == 1) (S1 *> O) = (4.84:4.84:4.84, 7.87:7.87:7.87);
      if (S0 == 0 && A == 1 && B == 1 && C == 0) (S1 *> O) = (9.54:9.54:9.54, 5.70:5.70:5.70);
      if (S0 == 1 && A == 0 && B == 0 && C == 1) (S1 *> O) = (4.84:4.84:4.84, 7.86:7.86:7.86);
      if (S0 == 1 && A == 0 && B == 1 && C == 0) (S1 *> O) = (9.54:9.54:9.54, 5.70:5.70:5.70);
      ifnone (S1 *> O) = (9.54:9.54:9.54, 5.70:5.70:5.70);
      if (A == 1 && B == 0 && C == 1) (S0 *> O) = (11.54:11.54:11.54, 8.74:8.74:8.74);
      if (A == 0 && B == 1 && C == 1) (S0 *> O) = (8.21:8.21:8.21, 10.65:10.65:10.65);
      if (A == 1 && B == 0 && C == 0) (S0 *> O) = (11.54:11.54:11.54, 8.74:8.74:8.74);
      if (A == 0 && B == 1 && C == 0) (S0 *> O) = (8.21:8.21:8.21, 10.65:10.65:10.65);
      ifnone (S0 *> O) = (8.21:8.21:8.21, 10.65:10.65:10.65);
      if (S0 == 1 && A == 1 && B == 1) (C *> O) = (5.26:5.26:5.26, 6.30:6.30:6.30);
      if (S0 == 0 && A == 0 && B == 0) (C *> O) = (5.26:5.26:5.26, 6.30:6.30:6.30);
      if (S0 == 1 && A == 1 && B == 0) (C *> O) = (5.26:5.26:5.26, 6.30:6.30:6.30);
      if (S0 == 1 && A == 0 && B == 1) (C *> O) = (5.26:5.26:5.26, 6.30:6.30:6.30);
      if (S0 == 0 && A == 1 && B == 1) (C *> O) = (5.26:5.26:5.26, 6.30:6.30:6.30);
      if (S0 == 1 && A == 0 && B == 0) (C *> O) = (5.26:5.26:5.26, 6.30:6.30:6.30);
      if (S0 == 0 && A == 1 && B == 0) (C *> O) = (5.26:5.26:5.26, 6.30:6.30:6.30);
      if (S0 == 0 && A == 0 && B == 1) (C *> O) = (5.26:5.26:5.26, 6.30:6.30:6.30);
      ifnone (C *> O) = (5.26:5.26:5.26, 6.30:6.30:6.30);
      if (A == 1 && C == 0) (B *> O) = (8.66:8.66:8.66, 9.10:9.10:9.10);
      if (A == 0 && C == 1) (B *> O) = (8.66:8.66:8.66, 9.10:9.10:9.10);
      if (A == 0 && C == 0) (B *> O) = (8.66:8.66:8.66, 9.10:9.10:9.10);
      if (A == 1 && C == 1) (B *> O) = (8.66:8.66:8.66, 9.10:9.10:9.10);
      ifnone (B *> O) = (8.66:8.66:8.66, 9.10:9.10:9.10);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MUX3HHD(O, S0, S1, A, B, C);
   reg flag; // Notifier flag
   input A, B, C, S0, S1;
   output O;

//Function Block
`protect
   mux3_udp g1(O, A, B, C, S0, S1);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (B == 0 && C == 0) (A *> O) = (8.82:8.82:8.82, 9.53:9.53:9.53);
      if (B == 1 && C == 1) (A *> O) = (8.82:8.82:8.82, 9.53:9.53:9.53);
      if (B == 0 && C == 1) (A *> O) = (8.82:8.82:8.82, 9.53:9.53:9.53);
      if (B == 1 && C == 0) (A *> O) = (8.82:8.82:8.82, 9.53:9.53:9.53);
      ifnone (A *> O) = (8.82:8.82:8.82, 9.53:9.53:9.53);
      if (S0 == 0 && A == 0 && B == 0 && C == 1) (S1 *> O) = (5.08:5.08:5.08, 6.84:6.84:6.84);
      if (S0 == 0 && A == 1 && B == 0 && C == 0) (S1 *> O) = (8.86:8.86:8.86, 6.44:6.44:6.44);
      if (S0 == 1 && A == 1 && B == 0 && C == 1) (S1 *> O) = (5.08:5.08:5.08, 6.79:6.79:6.79);
      if (S0 == 1 && A == 1 && B == 1 && C == 0) (S1 *> O) = (8.86:8.86:8.86, 6.44:6.44:6.44);
      if (S0 == 0 && A == 0 && B == 1 && C == 1) (S1 *> O) = (5.08:5.08:5.08, 6.84:6.84:6.84);
      if (S0 == 0 && A == 1 && B == 1 && C == 0) (S1 *> O) = (8.86:8.86:8.86, 6.44:6.44:6.44);
      if (S0 == 1 && A == 0 && B == 0 && C == 1) (S1 *> O) = (5.08:5.08:5.08, 6.79:6.79:6.79);
      if (S0 == 1 && A == 0 && B == 1 && C == 0) (S1 *> O) = (8.86:8.86:8.86, 6.44:6.44:6.44);
      ifnone (S1 *> O) = (8.86:8.86:8.86, 6.44:6.44:6.44);
      if (A == 1 && B == 0 && C == 1) (S0 *> O) = (11.47:11.47:11.47, 9.24:9.24:9.24);
      if (A == 0 && B == 1 && C == 1) (S0 *> O) = (8.33:8.33:8.33, 10.14:10.14:10.14);
      if (A == 1 && B == 0 && C == 0) (S0 *> O) = (11.47:11.47:11.47, 9.24:9.24:9.24);
      if (A == 0 && B == 1 && C == 0) (S0 *> O) = (8.33:8.33:8.33, 10.14:10.14:10.14);
      ifnone (S0 *> O) = (8.33:8.33:8.33, 10.14:10.14:10.14);
      if (S0 == 1 && A == 1 && B == 1) (C *> O) = (5.92:5.92:5.92, 7.79:7.79:7.79);
      if (S0 == 0 && A == 0 && B == 0) (C *> O) = (5.92:5.92:5.92, 7.79:7.79:7.79);
      if (S0 == 1 && A == 1 && B == 0) (C *> O) = (5.92:5.92:5.92, 7.79:7.79:7.79);
      if (S0 == 1 && A == 0 && B == 1) (C *> O) = (5.92:5.92:5.92, 7.79:7.79:7.79);
      if (S0 == 0 && A == 1 && B == 1) (C *> O) = (5.92:5.92:5.92, 7.79:7.79:7.79);
      if (S0 == 1 && A == 0 && B == 0) (C *> O) = (5.92:5.92:5.92, 7.79:7.79:7.79);
      if (S0 == 0 && A == 1 && B == 0) (C *> O) = (5.92:5.92:5.92, 7.79:7.79:7.79);
      if (S0 == 0 && A == 0 && B == 1) (C *> O) = (5.92:5.92:5.92, 7.79:7.79:7.79);
      ifnone (C *> O) = (5.92:5.92:5.92, 7.79:7.79:7.79);
      if (A == 1 && C == 0) (B *> O) = (8.69:8.69:8.69, 10.02:10.02:10.02);
      if (A == 0 && C == 1) (B *> O) = (8.69:8.69:8.69, 10.02:10.02:10.02);
      if (A == 0 && C == 0) (B *> O) = (8.69:8.69:8.69, 10.02:10.02:10.02);
      if (A == 1 && C == 1) (B *> O) = (8.69:8.69:8.69, 10.02:10.02:10.02);
      ifnone (B *> O) = (8.69:8.69:8.69, 10.02:10.02:10.02);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MUX3KHD(O, S0, S1, A, B, C);
   reg flag; // Notifier flag
   input A, B, C, S0, S1;
   output O;

//Function Block
`protect
   mux3_udp g1(O, A, B, C, S0, S1);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (B == 0 && C == 0) (A *> O) = (9.70:9.70:9.70, 9.44:9.44:9.44);
      if (B == 1 && C == 1) (A *> O) = (9.70:9.70:9.70, 9.44:9.44:9.44);
      if (B == 0 && C == 1) (A *> O) = (9.70:9.70:9.70, 9.44:9.44:9.44);
      if (B == 1 && C == 0) (A *> O) = (9.70:9.70:9.70, 9.44:9.44:9.44);
      ifnone (A *> O) = (9.70:9.70:9.70, 9.44:9.44:9.44);
      if (S0 == 0 && A == 0 && B == 0 && C == 1) (S1 *> O) = (5.92:5.92:5.92, 8.66:8.66:8.66);
      if (S0 == 0 && A == 1 && B == 0 && C == 0) (S1 *> O) = (10.09:10.09:10.09, 7.12:7.12:7.12);
      if (S0 == 1 && A == 1 && B == 0 && C == 1) (S1 *> O) = (5.92:5.92:5.92, 8.64:8.64:8.64);
      if (S0 == 1 && A == 1 && B == 1 && C == 0) (S1 *> O) = (10.09:10.09:10.09, 7.12:7.12:7.12);
      if (S0 == 0 && A == 0 && B == 1 && C == 1) (S1 *> O) = (5.92:5.92:5.92, 8.66:8.66:8.66);
      if (S0 == 0 && A == 1 && B == 1 && C == 0) (S1 *> O) = (10.09:10.09:10.09, 7.12:7.12:7.12);
      if (S0 == 1 && A == 0 && B == 0 && C == 1) (S1 *> O) = (5.92:5.92:5.92, 8.64:8.64:8.64);
      if (S0 == 1 && A == 0 && B == 1 && C == 0) (S1 *> O) = (10.09:10.09:10.09, 7.12:7.12:7.12);
      ifnone (S1 *> O) = (10.09:10.09:10.09, 7.12:7.12:7.12);
      if (A == 1 && B == 0 && C == 1) (S0 *> O) = (12.88:12.88:12.88, 9.84:9.84:9.84);
      if (A == 0 && B == 1 && C == 1) (S0 *> O) = (9.37:9.37:9.37, 10.62:10.62:10.62);
      if (A == 1 && B == 0 && C == 0) (S0 *> O) = (12.88:12.88:12.88, 9.84:9.84:9.84);
      if (A == 0 && B == 1 && C == 0) (S0 *> O) = (9.37:9.37:9.37, 10.62:10.62:10.62);
      ifnone (S0 *> O) = (9.37:9.37:9.37, 10.62:10.62:10.62);
      if (S0 == 1 && A == 1 && B == 1) (C *> O) = (6.23:6.23:6.23, 7.97:7.97:7.97);
      if (S0 == 0 && A == 0 && B == 0) (C *> O) = (6.23:6.23:6.23, 7.97:7.97:7.97);
      if (S0 == 1 && A == 1 && B == 0) (C *> O) = (6.23:6.23:6.23, 7.97:7.97:7.97);
      if (S0 == 1 && A == 0 && B == 1) (C *> O) = (6.23:6.23:6.23, 7.97:7.97:7.97);
      if (S0 == 0 && A == 1 && B == 1) (C *> O) = (6.23:6.23:6.23, 7.97:7.97:7.97);
      if (S0 == 1 && A == 0 && B == 0) (C *> O) = (6.23:6.23:6.23, 7.97:7.97:7.97);
      if (S0 == 0 && A == 1 && B == 0) (C *> O) = (6.23:6.23:6.23, 7.97:7.97:7.97);
      if (S0 == 0 && A == 0 && B == 1) (C *> O) = (6.23:6.23:6.23, 7.97:7.97:7.97);
      ifnone (C *> O) = (6.23:6.23:6.23, 7.97:7.97:7.97);
      if (A == 1 && C == 0) (B *> O) = (9.40:9.40:9.40, 9.84:9.84:9.84);
      if (A == 0 && C == 1) (B *> O) = (9.40:9.40:9.40, 9.84:9.84:9.84);
      if (A == 0 && C == 0) (B *> O) = (9.40:9.40:9.40, 9.84:9.84:9.84);
      if (A == 1 && C == 1) (B *> O) = (9.40:9.40:9.40, 9.84:9.84:9.84);
      ifnone (B *> O) = (9.40:9.40:9.40, 9.84:9.84:9.84);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MUX4CHD(O, S0, S1, A, B, C, D);
   reg flag; // Notifier flag
   output O;
   input S0, S1, A, B, C, D;

//Function Block
`protect
   mux4_udp g1(O, A, B, C, D, S0, S1);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (B == 0 && C == 0 && D == 1) (A *> O) = (10.33:10.33:10.33, 9.74:9.74:9.74);
      if (B == 1 && C == 1 && D == 1) (A *> O) = (10.33:10.33:10.33, 9.74:9.74:9.74);
      if (B == 0 && C == 1 && D == 0) (A *> O) = (10.33:10.33:10.33, 9.74:9.74:9.74);
      if (B == 0 && C == 1 && D == 1) (A *> O) = (10.33:10.33:10.33, 9.74:9.74:9.74);
      if (B == 1 && C == 0 && D == 0) (A *> O) = (10.33:10.33:10.33, 9.74:9.74:9.74);
      if (B == 1 && C == 0 && D == 1) (A *> O) = (10.33:10.33:10.33, 9.74:9.74:9.74);
      if (B == 0 && C == 0 && D == 0) (A *> O) = (10.33:10.33:10.33, 9.74:9.74:9.74);
      if (B == 1 && C == 1 && D == 0) (A *> O) = (10.33:10.33:10.33, 9.74:9.74:9.74);
      ifnone (A *> O) = (10.33:10.33:10.33, 9.74:9.74:9.74);
      if (S0 == 0 && A == 1 && B == 0 && C == 0 && D == 0) (S1 *> O) = (9.01:9.01:9.01, 5.61:5.61:5.61);
      if (S0 == 0 && A == 0 && B == 1 && C == 1 && D == 0) (S1 *> O) = (5.87:5.87:5.87, 5.84:5.84:5.84);
      if (S0 == 0 && A == 1 && B == 0 && C == 0 && D == 1) (S1 *> O) = (9.01:9.01:9.01, 5.61:5.61:5.61);
      if (S0 == 1 && A == 1 && B == 1 && C == 1 && D == 0) (S1 *> O) = (9.02:9.02:9.02, 5.61:5.61:5.61);
      if (S0 == 0 && A == 0 && B == 1 && C == 1 && D == 1) (S1 *> O) = (5.87:5.87:5.87, 5.84:5.84:5.84);
      if (S0 == 1 && A == 0 && B == 1 && C == 1 && D == 0) (S1 *> O) = (9.02:9.02:9.02, 5.61:5.61:5.61);
      if (S0 == 1 && A == 1 && B == 0 && C == 0 && D == 1) (S1 *> O) = (5.89:5.89:5.89, 5.83:5.83:5.83);
      if (S0 == 1 && A == 0 && B == 0 && C == 0 && D == 1) (S1 *> O) = (5.89:5.89:5.89, 5.83:5.83:5.83);
      if (S0 == 0 && A == 0 && B == 0 && C == 1 && D == 0) (S1 *> O) = (5.87:5.87:5.87, 5.84:5.84:5.84);
      if (S0 == 0 && A == 0 && B == 0 && C == 1 && D == 1) (S1 *> O) = (5.87:5.87:5.87, 5.84:5.84:5.84);
      if (S0 == 0 && A == 1 && B == 1 && C == 0 && D == 0) (S1 *> O) = (9.01:9.01:9.01, 5.61:5.61:5.61);
      if (S0 == 1 && A == 1 && B == 0 && C == 1 && D == 1) (S1 *> O) = (5.89:5.89:5.89, 5.83:5.83:5.83);
      if (S0 == 0 && A == 1 && B == 1 && C == 0 && D == 1) (S1 *> O) = (9.01:9.01:9.01, 5.61:5.61:5.61);
      if (S0 == 1 && A == 0 && B == 0 && C == 1 && D == 1) (S1 *> O) = (5.89:5.89:5.89, 5.83:5.83:5.83);
      if (S0 == 1 && A == 1 && B == 1 && C == 0 && D == 0) (S1 *> O) = (9.02:9.02:9.02, 5.61:5.61:5.61);
      if (S0 == 1 && A == 0 && B == 1 && C == 0 && D == 0) (S1 *> O) = (9.02:9.02:9.02, 5.61:5.61:5.61);
      ifnone (S1 *> O) = (9.02:9.02:9.02, 5.61:5.61:5.61);
      if (S1 == 0 && A == 0 && B == 1 && C == 1 && D == 1) (S0 *> O) = (9.38:9.38:9.38, 9.86:9.86:9.86);
      if (S1 == 1 && A == 0 && B == 1 && C == 1 && D == 0) (S0 *> O) = (12.22:12.22:12.22, 9.04:9.04:9.04);
      if (S1 == 1 && A == 1 && B == 0 && C == 0 && D == 1) (S0 *> O) = (9.17:9.17:9.17, 10.18:10.18:10.18);
      if (S1 == 0 && A == 1 && B == 0 && C == 1 && D == 0) (S0 *> O) = (13.30:13.30:13.30, 9.12:9.12:9.12);
      if (S1 == 1 && A == 0 && B == 0 && C == 0 && D == 1) (S0 *> O) = (9.16:9.16:9.16, 10.15:10.15:10.15);
      if (S1 == 0 && A == 1 && B == 0 && C == 1 && D == 1) (S0 *> O) = (12.74:12.74:12.74, 9.10:9.10:9.10);
      if (S1 == 1 && A == 1 && B == 0 && C == 1 && D == 0) (S0 *> O) = (13.07:13.07:13.07, 9.20:9.20:9.20);
      if (S1 == 1 && A == 0 && B == 0 && C == 1 && D == 0) (S0 *> O) = (12.77:12.77:12.77, 9.15:9.15:9.15);
      if (S1 == 0 && A == 0 && B == 1 && C == 0 && D == 0) (S0 *> O) = (9.39:9.39:9.39, 9.89:9.89:9.89);
      if (S1 == 0 && A == 0 && B == 1 && C == 0 && D == 1) (S0 *> O) = (9.40:9.40:9.40, 9.75:9.75:9.75);
      if (S1 == 1 && A == 1 && B == 1 && C == 0 && D == 1) (S0 *> O) = (9.15:9.15:9.15, 10.12:10.12:10.12);
      if (S1 == 0 && A == 1 && B == 0 && C == 0 && D == 0) (S0 *> O) = (12.96:12.96:12.96, 9.12:9.12:9.12);
      if (S1 == 1 && A == 0 && B == 1 && C == 0 && D == 1) (S0 *> O) = (9.12:9.12:9.12, 10.03:10.03:10.03);
      if (S1 == 0 && A == 0 && B == 1 && C == 1 && D == 0) (S0 *> O) = (9.36:9.36:9.36, 9.98:9.98:9.98);
      if (S1 == 0 && A == 1 && B == 0 && C == 0 && D == 1) (S0 *> O) = (12.39:12.39:12.39, 9.04:9.04:9.04);
      if (S1 == 1 && A == 1 && B == 1 && C == 1 && D == 0) (S0 *> O) = (12.55:12.55:12.55, 9.13:9.13:9.13);
      ifnone (S0 *> O) = (12.55:12.55:12.55, 9.13:9.13:9.13);
      if (A == 1 && B == 0 && D == 0) (C *> O) = (10.05:10.05:10.05, 10.28:10.28:10.28);
      if (A == 1 && B == 0 && D == 1) (C *> O) = (10.05:10.05:10.05, 10.28:10.28:10.28);
      if (A == 0 && B == 0 && D == 0) (C *> O) = (10.06:10.06:10.06, 10.28:10.28:10.28);
      if (A == 1 && B == 1 && D == 0) (C *> O) = (10.05:10.05:10.05, 10.28:10.28:10.28);
      if (A == 0 && B == 0 && D == 1) (C *> O) = (10.06:10.06:10.06, 10.28:10.28:10.28);
      if (A == 1 && B == 1 && D == 1) (C *> O) = (10.05:10.05:10.05, 10.28:10.28:10.28);
      if (A == 0 && B == 1 && D == 0) (C *> O) = (10.06:10.06:10.06, 10.28:10.28:10.28);
      if (A == 0 && B == 1 && D == 1) (C *> O) = (10.06:10.06:10.06, 10.28:10.28:10.28);
      ifnone (C *> O) = (10.06:10.06:10.06, 10.28:10.28:10.28);
      if (A == 1 && C == 1 && D == 0) (B *> O) = (10.25:10.25:10.25, 10.00:10.00:10.00);
      if (A == 0 && C == 0 && D == 1) (B *> O) = (10.25:10.25:10.25, 10.00:10.00:10.00);
      if (A == 1 && C == 1 && D == 1) (B *> O) = (10.25:10.25:10.25, 10.00:10.00:10.00);
      if (A == 0 && C == 1 && D == 0) (B *> O) = (10.25:10.25:10.25, 10.00:10.00:10.00);
      if (A == 0 && C == 1 && D == 1) (B *> O) = (10.25:10.25:10.25, 10.00:10.00:10.00);
      if (A == 1 && C == 0 && D == 0) (B *> O) = (10.25:10.25:10.25, 10.00:10.00:10.00);
      if (A == 1 && C == 0 && D == 1) (B *> O) = (10.25:10.25:10.25, 10.00:10.00:10.00);
      if (A == 0 && C == 0 && D == 0) (B *> O) = (10.25:10.25:10.25, 10.00:10.00:10.00);
      ifnone (B *> O) = (10.25:10.25:10.25, 10.00:10.00:10.00);
      if (A == 1 && B == 1 && C == 0) (D *> O) = (9.48:9.48:9.48, 9.27:9.27:9.27);
      if (A == 0 && B == 0 && C == 1) (D *> O) = (9.48:9.48:9.48, 9.27:9.27:9.27);
      if (A == 1 && B == 1 && C == 1) (D *> O) = (9.48:9.48:9.48, 9.27:9.27:9.27);
      if (A == 0 && B == 1 && C == 0) (D *> O) = (9.48:9.48:9.48, 9.27:9.27:9.27);
      if (A == 0 && B == 1 && C == 1) (D *> O) = (9.48:9.48:9.48, 9.27:9.27:9.27);
      if (A == 1 && B == 0 && C == 0) (D *> O) = (9.48:9.48:9.48, 9.27:9.27:9.27);
      if (A == 1 && B == 0 && C == 1) (D *> O) = (9.48:9.48:9.48, 9.27:9.27:9.27);
      if (A == 0 && B == 0 && C == 0) (D *> O) = (9.48:9.48:9.48, 9.27:9.27:9.27);
      ifnone (D *> O) = (9.48:9.48:9.48, 9.27:9.27:9.27);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MUX4EHD(O, S0, S1, A, B, C, D);
   reg flag; // Notifier flag
   output O;
   input S0, S1, A, B, C, D;

//Function Block
`protect
   mux4_udp g1(O, A, B, C, D, S0, S1);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (B == 0 && C == 0 && D == 1) (A *> O) = (9.38:9.38:9.38, 8.88:8.88:8.88);
      if (B == 1 && C == 1 && D == 1) (A *> O) = (9.37:9.37:9.37, 8.88:8.88:8.88);
      if (B == 0 && C == 1 && D == 0) (A *> O) = (9.37:9.37:9.37, 8.88:8.88:8.88);
      if (B == 0 && C == 1 && D == 1) (A *> O) = (9.37:9.37:9.37, 8.88:8.88:8.88);
      if (B == 1 && C == 0 && D == 0) (A *> O) = (9.38:9.38:9.38, 8.88:8.88:8.88);
      if (B == 1 && C == 0 && D == 1) (A *> O) = (9.38:9.38:9.38, 8.88:8.88:8.88);
      if (B == 0 && C == 0 && D == 0) (A *> O) = (9.38:9.38:9.38, 8.88:8.88:8.88);
      if (B == 1 && C == 1 && D == 0) (A *> O) = (9.37:9.37:9.37, 8.88:8.88:8.88);
      ifnone (A *> O) = (9.37:9.37:9.37, 8.88:8.88:8.88);
      if (S0 == 0 && A == 1 && B == 0 && C == 0 && D == 0) (S1 *> O) = (8.67:8.67:8.67, 5.58:5.58:5.58);
      if (S0 == 0 && A == 0 && B == 1 && C == 1 && D == 0) (S1 *> O) = (5.29:5.29:5.29, 6.01:6.01:6.01);
      if (S0 == 0 && A == 1 && B == 0 && C == 0 && D == 1) (S1 *> O) = (8.67:8.67:8.67, 5.58:5.58:5.58);
      if (S0 == 1 && A == 1 && B == 1 && C == 1 && D == 0) (S1 *> O) = (8.68:8.68:8.68, 5.49:5.49:5.49);
      if (S0 == 0 && A == 0 && B == 1 && C == 1 && D == 1) (S1 *> O) = (5.29:5.29:5.29, 6.01:6.01:6.01);
      if (S0 == 1 && A == 0 && B == 1 && C == 1 && D == 0) (S1 *> O) = (8.68:8.68:8.68, 5.49:5.49:5.49);
      if (S0 == 1 && A == 1 && B == 0 && C == 0 && D == 1) (S1 *> O) = (5.24:5.24:5.24, 6.15:6.15:6.15);
      if (S0 == 1 && A == 0 && B == 0 && C == 0 && D == 1) (S1 *> O) = (5.24:5.24:5.24, 6.15:6.15:6.15);
      if (S0 == 0 && A == 0 && B == 0 && C == 1 && D == 0) (S1 *> O) = (5.29:5.29:5.29, 6.01:6.01:6.01);
      if (S0 == 0 && A == 0 && B == 0 && C == 1 && D == 1) (S1 *> O) = (5.29:5.29:5.29, 6.01:6.01:6.01);
      if (S0 == 0 && A == 1 && B == 1 && C == 0 && D == 0) (S1 *> O) = (8.67:8.67:8.67, 5.58:5.58:5.58);
      if (S0 == 1 && A == 1 && B == 0 && C == 1 && D == 1) (S1 *> O) = (5.24:5.24:5.24, 6.15:6.15:6.15);
      if (S0 == 0 && A == 1 && B == 1 && C == 0 && D == 1) (S1 *> O) = (8.67:8.67:8.67, 5.58:5.58:5.58);
      if (S0 == 1 && A == 0 && B == 0 && C == 1 && D == 1) (S1 *> O) = (5.24:5.24:5.24, 6.15:6.15:6.15);
      if (S0 == 1 && A == 1 && B == 1 && C == 0 && D == 0) (S1 *> O) = (8.68:8.68:8.68, 5.49:5.49:5.49);
      if (S0 == 1 && A == 0 && B == 1 && C == 0 && D == 0) (S1 *> O) = (8.68:8.68:8.68, 5.49:5.49:5.49);
      ifnone (S1 *> O) = (8.68:8.68:8.68, 5.49:5.49:5.49);
      if (S1 == 0 && A == 0 && B == 1 && C == 1 && D == 1) (S0 *> O) = (8.34:8.34:8.34, 9.04:9.04:9.04);
      if (S1 == 1 && A == 0 && B == 1 && C == 1 && D == 0) (S0 *> O) = (11.45:11.45:11.45, 8.45:8.45:8.45);
      if (S1 == 1 && A == 1 && B == 0 && C == 0 && D == 1) (S0 *> O) = (8.13:8.13:8.13, 10.11:10.11:10.11);
      if (S1 == 0 && A == 1 && B == 0 && C == 1 && D == 0) (S0 *> O) = (12.24:12.24:12.24, 8.61:8.61:8.61);
      if (S1 == 1 && A == 0 && B == 0 && C == 0 && D == 1) (S0 *> O) = (8.12:8.12:8.12, 10.05:10.05:10.05);
      if (S1 == 0 && A == 1 && B == 0 && C == 1 && D == 1) (S0 *> O) = (11.60:11.60:11.60, 8.58:8.58:8.58);
      if (S1 == 1 && A == 1 && B == 0 && C == 1 && D == 0) (S0 *> O) = (12.34:12.34:12.34, 8.64:8.64:8.64);
      if (S1 == 1 && A == 0 && B == 0 && C == 1 && D == 0) (S0 *> O) = (12.01:12.01:12.01, 8.58:8.58:8.58);
      if (S1 == 0 && A == 0 && B == 1 && C == 0 && D == 0) (S0 *> O) = (8.35:8.35:8.35, 9.06:9.06:9.06);
      if (S1 == 0 && A == 0 && B == 1 && C == 0 && D == 1) (S0 *> O) = (8.39:8.39:8.39, 8.93:8.93:8.93);
      if (S1 == 1 && A == 1 && B == 1 && C == 0 && D == 1) (S0 *> O) = (8.12:8.12:8.12, 10.01:10.01:10.01);
      if (S1 == 0 && A == 1 && B == 0 && C == 0 && D == 0) (S0 *> O) = (11.85:11.85:11.85, 8.61:8.61:8.61);
      if (S1 == 1 && A == 0 && B == 1 && C == 0 && D == 1) (S0 *> O) = (8.09:8.09:8.09, 9.89:9.89:9.89);
      if (S1 == 0 && A == 0 && B == 1 && C == 1 && D == 0) (S0 *> O) = (8.30:8.30:8.30, 9.17:9.17:9.17);
      if (S1 == 0 && A == 1 && B == 0 && C == 0 && D == 1) (S0 *> O) = (11.20:11.20:11.20, 8.51:8.51:8.51);
      if (S1 == 1 && A == 1 && B == 1 && C == 1 && D == 0) (S0 *> O) = (11.82:11.82:11.82, 8.57:8.57:8.57);
      ifnone (S0 *> O) = (11.82:11.82:11.82, 8.57:8.57:8.57);
      if (A == 1 && B == 0 && D == 0) (C *> O) = (9.60:9.60:9.60, 10.49:10.49:10.49);
      if (A == 1 && B == 0 && D == 1) (C *> O) = (9.60:9.60:9.60, 10.49:10.49:10.49);
      if (A == 0 && B == 0 && D == 0) (C *> O) = (9.60:9.60:9.60, 10.49:10.49:10.49);
      if (A == 1 && B == 1 && D == 0) (C *> O) = (9.60:9.60:9.60, 10.49:10.49:10.49);
      if (A == 0 && B == 0 && D == 1) (C *> O) = (9.60:9.60:9.60, 10.49:10.49:10.49);
      if (A == 1 && B == 1 && D == 1) (C *> O) = (9.60:9.60:9.60, 10.49:10.49:10.49);
      if (A == 0 && B == 1 && D == 0) (C *> O) = (9.60:9.60:9.60, 10.49:10.49:10.49);
      if (A == 0 && B == 1 && D == 1) (C *> O) = (9.60:9.60:9.60, 10.49:10.49:10.49);
      ifnone (C *> O) = (9.60:9.60:9.60, 10.49:10.49:10.49);
      if (A == 1 && C == 1 && D == 0) (B *> O) = (9.29:9.29:9.29, 9.22:9.22:9.22);
      if (A == 0 && C == 0 && D == 1) (B *> O) = (9.29:9.29:9.29, 9.22:9.22:9.22);
      if (A == 1 && C == 1 && D == 1) (B *> O) = (9.29:9.29:9.29, 9.22:9.22:9.22);
      if (A == 0 && C == 1 && D == 0) (B *> O) = (9.29:9.29:9.29, 9.22:9.22:9.22);
      if (A == 0 && C == 1 && D == 1) (B *> O) = (9.29:9.29:9.29, 9.22:9.22:9.22);
      if (A == 1 && C == 0 && D == 0) (B *> O) = (9.29:9.29:9.29, 9.22:9.22:9.22);
      if (A == 1 && C == 0 && D == 1) (B *> O) = (9.29:9.29:9.29, 9.22:9.22:9.22);
      if (A == 0 && C == 0 && D == 0) (B *> O) = (9.29:9.29:9.29, 9.22:9.22:9.22);
      ifnone (B *> O) = (9.29:9.29:9.29, 9.22:9.22:9.22);
      if (A == 1 && B == 1 && C == 0) (D *> O) = (8.58:8.58:8.58, 8.62:8.62:8.62);
      if (A == 0 && B == 0 && C == 1) (D *> O) = (8.58:8.58:8.58, 8.62:8.62:8.62);
      if (A == 1 && B == 1 && C == 1) (D *> O) = (8.58:8.58:8.58, 8.62:8.62:8.62);
      if (A == 0 && B == 1 && C == 0) (D *> O) = (8.58:8.58:8.58, 8.62:8.62:8.62);
      if (A == 0 && B == 1 && C == 1) (D *> O) = (8.58:8.58:8.58, 8.62:8.62:8.62);
      if (A == 1 && B == 0 && C == 0) (D *> O) = (8.58:8.58:8.58, 8.62:8.62:8.62);
      if (A == 1 && B == 0 && C == 1) (D *> O) = (8.58:8.58:8.58, 8.62:8.62:8.62);
      if (A == 0 && B == 0 && C == 0) (D *> O) = (8.58:8.58:8.58, 8.62:8.62:8.62);
      ifnone (D *> O) = (8.58:8.58:8.58, 8.62:8.62:8.62);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MUX4HHD(O, S0, S1, A, B, C, D);
   reg flag; // Notifier flag
   output O;
   input S0, S1, A, B, C, D;

//Function Block
`protect
   mux4_udp g1(O, A, B, C, D, S0, S1);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (B == 0 && C == 0 && D == 1) (A *> O) = (10.26:10.26:10.26, 10.01:10.01:10.01);
      if (B == 1 && C == 1 && D == 1) (A *> O) = (10.26:10.26:10.26, 10.01:10.01:10.01);
      if (B == 0 && C == 1 && D == 0) (A *> O) = (10.26:10.26:10.26, 10.01:10.01:10.01);
      if (B == 0 && C == 1 && D == 1) (A *> O) = (10.26:10.26:10.26, 10.01:10.01:10.01);
      if (B == 1 && C == 0 && D == 0) (A *> O) = (10.26:10.26:10.26, 10.01:10.01:10.01);
      if (B == 1 && C == 0 && D == 1) (A *> O) = (10.26:10.26:10.26, 10.01:10.01:10.01);
      if (B == 0 && C == 0 && D == 0) (A *> O) = (10.26:10.26:10.26, 10.01:10.01:10.01);
      if (B == 1 && C == 1 && D == 0) (A *> O) = (10.26:10.26:10.26, 10.01:10.01:10.01);
      ifnone (A *> O) = (10.26:10.26:10.26, 10.01:10.01:10.01);
      if (S0 == 0 && A == 1 && B == 0 && C == 0 && D == 0) (S1 *> O) = (8.40:8.40:8.40, 6.62:6.62:6.62);
      if (S0 == 0 && A == 0 && B == 1 && C == 1 && D == 0) (S1 *> O) = (6.33:6.33:6.33, 7.02:7.02:7.02);
      if (S0 == 0 && A == 1 && B == 0 && C == 0 && D == 1) (S1 *> O) = (8.40:8.40:8.40, 6.62:6.62:6.62);
      if (S0 == 1 && A == 1 && B == 1 && C == 1 && D == 0) (S1 *> O) = (8.41:8.41:8.41, 6.44:6.44:6.44);
      if (S0 == 0 && A == 0 && B == 1 && C == 1 && D == 1) (S1 *> O) = (6.33:6.33:6.33, 7.02:7.02:7.02);
      if (S0 == 1 && A == 0 && B == 1 && C == 1 && D == 0) (S1 *> O) = (8.41:8.41:8.41, 6.44:6.44:6.44);
      if (S0 == 1 && A == 1 && B == 0 && C == 0 && D == 1) (S1 *> O) = (6.23:6.23:6.23, 7.16:7.16:7.16);
      if (S0 == 1 && A == 0 && B == 0 && C == 0 && D == 1) (S1 *> O) = (6.23:6.23:6.23, 7.16:7.16:7.16);
      if (S0 == 0 && A == 0 && B == 0 && C == 1 && D == 0) (S1 *> O) = (6.33:6.33:6.33, 7.01:7.01:7.01);
      if (S0 == 0 && A == 0 && B == 0 && C == 1 && D == 1) (S1 *> O) = (6.33:6.33:6.33, 7.01:7.01:7.01);
      if (S0 == 0 && A == 1 && B == 1 && C == 0 && D == 0) (S1 *> O) = (8.40:8.40:8.40, 6.62:6.62:6.62);
      if (S0 == 1 && A == 1 && B == 0 && C == 1 && D == 1) (S1 *> O) = (6.23:6.23:6.23, 7.16:7.16:7.16);
      if (S0 == 0 && A == 1 && B == 1 && C == 0 && D == 1) (S1 *> O) = (8.40:8.40:8.40, 6.62:6.62:6.62);
      if (S0 == 1 && A == 0 && B == 0 && C == 1 && D == 1) (S1 *> O) = (6.23:6.23:6.23, 7.16:7.16:7.16);
      if (S0 == 1 && A == 1 && B == 1 && C == 0 && D == 0) (S1 *> O) = (8.41:8.41:8.41, 6.44:6.44:6.44);
      if (S0 == 1 && A == 0 && B == 1 && C == 0 && D == 0) (S1 *> O) = (8.41:8.41:8.41, 6.44:6.44:6.44);
      ifnone (S1 *> O) = (8.41:8.41:8.41, 6.44:6.44:6.44);
      if (S1 == 0 && A == 0 && B == 1 && C == 1 && D == 1) (S0 *> O) = (9.21:9.21:9.21, 9.97:9.97:9.97);
      if (S1 == 1 && A == 0 && B == 1 && C == 1 && D == 0) (S0 *> O) = (11.44:11.44:11.44, 9.19:9.19:9.19);
      if (S1 == 1 && A == 1 && B == 0 && C == 0 && D == 1) (S0 *> O) = (9.02:9.02:9.02, 11.11:11.11:11.11);
      if (S1 == 0 && A == 1 && B == 0 && C == 1 && D == 0) (S0 *> O) = (11.83:11.83:11.83, 9.36:9.36:9.36);
      if (S1 == 1 && A == 0 && B == 0 && C == 0 && D == 1) (S0 *> O) = (9.01:9.01:9.01, 10.95:10.95:10.95);
      if (S1 == 0 && A == 1 && B == 0 && C == 1 && D == 1) (S0 *> O) = (11.42:11.42:11.42, 9.35:9.35:9.35);
      if (S1 == 1 && A == 1 && B == 0 && C == 1 && D == 0) (S0 *> O) = (11.99:11.99:11.99, 9.31:9.31:9.31);
      if (S1 == 1 && A == 0 && B == 0 && C == 1 && D == 0) (S0 *> O) = (11.77:11.77:11.77, 9.27:9.27:9.27);
      if (S1 == 0 && A == 0 && B == 1 && C == 0 && D == 0) (S0 *> O) = (9.22:9.22:9.22, 10.03:10.03:10.03);
      if (S1 == 0 && A == 0 && B == 1 && C == 0 && D == 1) (S0 *> O) = (9.23:9.23:9.23, 9.78:9.78:9.78);
      if (S1 == 1 && A == 1 && B == 1 && C == 0 && D == 1) (S0 *> O) = (9.00:9.00:9.00, 10.90:10.90:10.90);
      if (S1 == 0 && A == 1 && B == 0 && C == 0 && D == 0) (S0 *> O) = (11.56:11.56:11.56, 9.37:9.37:9.37);
      if (S1 == 1 && A == 0 && B == 1 && C == 0 && D == 1) (S0 *> O) = (8.97:8.97:8.97, 10.74:10.74:10.74);
      if (S1 == 0 && A == 0 && B == 1 && C == 1 && D == 0) (S0 *> O) = (9.19:9.19:9.19, 10.22:10.22:10.22);
      if (S1 == 0 && A == 1 && B == 0 && C == 0 && D == 1) (S0 *> O) = (11.16:11.16:11.16, 9.31:9.31:9.31);
      if (S1 == 1 && A == 1 && B == 1 && C == 1 && D == 0) (S0 *> O) = (11.66:11.66:11.66, 9.27:9.27:9.27);
      ifnone (S0 *> O) = (11.66:11.66:11.66, 9.27:9.27:9.27);
      if (A == 1 && B == 0 && D == 0) (C *> O) = (10.57:10.57:10.57, 11.78:11.78:11.78);
      if (A == 1 && B == 0 && D == 1) (C *> O) = (10.57:10.57:10.57, 11.78:11.78:11.78);
      if (A == 0 && B == 0 && D == 0) (C *> O) = (10.57:10.57:10.57, 11.78:11.78:11.78);
      if (A == 1 && B == 1 && D == 0) (C *> O) = (10.57:10.57:10.57, 11.78:11.78:11.78);
      if (A == 0 && B == 0 && D == 1) (C *> O) = (10.57:10.57:10.57, 11.78:11.78:11.78);
      if (A == 1 && B == 1 && D == 1) (C *> O) = (10.57:10.57:10.57, 11.78:11.78:11.78);
      if (A == 0 && B == 1 && D == 0) (C *> O) = (10.57:10.57:10.57, 11.78:11.78:11.78);
      if (A == 0 && B == 1 && D == 1) (C *> O) = (10.57:10.57:10.57, 11.78:11.78:11.78);
      ifnone (C *> O) = (10.57:10.57:10.57, 11.78:11.78:11.78);
      if (A == 1 && C == 1 && D == 0) (B *> O) = (10.21:10.21:10.21, 10.34:10.34:10.34);
      if (A == 0 && C == 0 && D == 1) (B *> O) = (10.21:10.21:10.21, 10.34:10.34:10.34);
      if (A == 1 && C == 1 && D == 1) (B *> O) = (10.21:10.21:10.21, 10.34:10.34:10.34);
      if (A == 0 && C == 1 && D == 0) (B *> O) = (10.21:10.21:10.21, 10.34:10.34:10.34);
      if (A == 0 && C == 1 && D == 1) (B *> O) = (10.21:10.21:10.21, 10.34:10.34:10.34);
      if (A == 1 && C == 0 && D == 0) (B *> O) = (10.21:10.21:10.21, 10.34:10.34:10.34);
      if (A == 1 && C == 0 && D == 1) (B *> O) = (10.21:10.21:10.21, 10.34:10.34:10.34);
      if (A == 0 && C == 0 && D == 0) (B *> O) = (10.21:10.21:10.21, 10.34:10.34:10.34);
      ifnone (B *> O) = (10.21:10.21:10.21, 10.34:10.34:10.34);
      if (A == 1 && B == 1 && C == 0) (D *> O) = (9.53:9.53:9.53, 9.66:9.66:9.66);
      if (A == 0 && B == 0 && C == 1) (D *> O) = (9.53:9.53:9.53, 9.66:9.66:9.66);
      if (A == 1 && B == 1 && C == 1) (D *> O) = (9.53:9.53:9.53, 9.66:9.66:9.66);
      if (A == 0 && B == 1 && C == 0) (D *> O) = (9.53:9.53:9.53, 9.66:9.66:9.66);
      if (A == 0 && B == 1 && C == 1) (D *> O) = (9.53:9.53:9.53, 9.66:9.66:9.66);
      if (A == 1 && B == 0 && C == 0) (D *> O) = (9.53:9.53:9.53, 9.66:9.66:9.66);
      if (A == 1 && B == 0 && C == 1) (D *> O) = (9.53:9.53:9.53, 9.66:9.66:9.66);
      if (A == 0 && B == 0 && C == 0) (D *> O) = (9.53:9.53:9.53, 9.66:9.66:9.66);
      ifnone (D *> O) = (9.53:9.53:9.53, 9.66:9.66:9.66);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MUX4KHD(O, S0, S1, A, B, C, D);
   reg flag; // Notifier flag
   output O;
   input S0, S1, A, B, C, D;

//Function Block
`protect
   mux4_udp g1(O, A, B, C, D, S0, S1);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (B == 0 && C == 0 && D == 1) (A *> O) = (14.25:14.25:14.25, 15.51:15.51:15.51);
      if (B == 1 && C == 1 && D == 1) (A *> O) = (14.25:14.25:14.25, 15.51:15.51:15.51);
      if (B == 0 && C == 1 && D == 0) (A *> O) = (14.25:14.25:14.25, 15.51:15.51:15.51);
      if (B == 0 && C == 1 && D == 1) (A *> O) = (14.25:14.25:14.25, 15.51:15.51:15.51);
      if (B == 1 && C == 0 && D == 0) (A *> O) = (14.25:14.25:14.25, 15.51:15.51:15.51);
      if (B == 1 && C == 0 && D == 1) (A *> O) = (14.25:14.25:14.25, 15.51:15.51:15.51);
      if (B == 0 && C == 0 && D == 0) (A *> O) = (14.25:14.25:14.25, 15.51:15.51:15.51);
      if (B == 1 && C == 1 && D == 0) (A *> O) = (14.25:14.25:14.25, 15.51:15.51:15.51);
      ifnone (A *> O) = (14.25:14.25:14.25, 15.51:15.51:15.51);
      if (S0 == 0 && A == 1 && B == 0 && C == 0 && D == 0) (S1 *> O) = (9.80:9.80:9.80, 8.31:8.31:8.31);
      if (S0 == 0 && A == 0 && B == 1 && C == 1 && D == 0) (S1 *> O) = (9.37:9.37:9.37, 10.73:10.73:10.73);
      if (S0 == 0 && A == 1 && B == 0 && C == 0 && D == 1) (S1 *> O) = (9.80:9.80:9.80, 8.31:8.31:8.31);
      if (S0 == 1 && A == 1 && B == 1 && C == 1 && D == 0) (S1 *> O) = (9.80:9.80:9.80, 8.31:8.31:8.31);
      if (S0 == 0 && A == 0 && B == 1 && C == 1 && D == 1) (S1 *> O) = (9.37:9.37:9.37, 10.73:10.73:10.73);
      if (S0 == 1 && A == 0 && B == 1 && C == 1 && D == 0) (S1 *> O) = (9.80:9.80:9.80, 8.31:8.31:8.31);
      if (S0 == 1 && A == 1 && B == 0 && C == 0 && D == 1) (S1 *> O) = (9.37:9.37:9.37, 10.73:10.73:10.73);
      if (S0 == 1 && A == 0 && B == 0 && C == 0 && D == 1) (S1 *> O) = (9.37:9.37:9.37, 10.73:10.73:10.73);
      if (S0 == 0 && A == 0 && B == 0 && C == 1 && D == 0) (S1 *> O) = (9.37:9.37:9.37, 10.73:10.73:10.73);
      if (S0 == 0 && A == 0 && B == 0 && C == 1 && D == 1) (S1 *> O) = (9.37:9.37:9.37, 10.73:10.73:10.73);
      if (S0 == 0 && A == 1 && B == 1 && C == 0 && D == 0) (S1 *> O) = (9.80:9.80:9.80, 8.31:8.31:8.31);
      if (S0 == 1 && A == 1 && B == 0 && C == 1 && D == 1) (S1 *> O) = (9.37:9.37:9.37, 10.73:10.73:10.73);
      if (S0 == 0 && A == 1 && B == 1 && C == 0 && D == 1) (S1 *> O) = (9.80:9.80:9.80, 8.31:8.31:8.31);
      if (S0 == 1 && A == 0 && B == 0 && C == 1 && D == 1) (S1 *> O) = (9.37:9.37:9.37, 10.73:10.73:10.73);
      if (S0 == 1 && A == 1 && B == 1 && C == 0 && D == 0) (S1 *> O) = (9.80:9.80:9.80, 8.31:8.31:8.31);
      if (S0 == 1 && A == 0 && B == 1 && C == 0 && D == 0) (S1 *> O) = (9.80:9.80:9.80, 8.31:8.31:8.31);
      ifnone (S1 *> O) = (9.80:9.80:9.80, 8.31:8.31:8.31);
      if (S1 == 0 && A == 0 && B == 1 && C == 1 && D == 1) (S0 *> O) = (13.34:13.34:13.34, 15.16:15.16:15.16);
      if (S1 == 1 && A == 0 && B == 1 && C == 1 && D == 0) (S0 *> O) = (16.19:16.19:16.19, 14.45:14.45:14.45);
      if (S1 == 1 && A == 1 && B == 0 && C == 0 && D == 1) (S0 *> O) = (13.85:13.85:13.85, 15.23:15.23:15.23);
      if (S1 == 0 && A == 1 && B == 0 && C == 1 && D == 0) (S0 *> O) = (15.78:15.78:15.78, 14.53:14.53:14.53);
      if (S1 == 1 && A == 0 && B == 0 && C == 0 && D == 1) (S0 *> O) = (13.85:13.85:13.85, 15.20:15.20:15.20);
      if (S1 == 0 && A == 1 && B == 0 && C == 1 && D == 1) (S0 *> O) = (15.60:15.60:15.60, 14.46:14.46:14.46);
      if (S1 == 1 && A == 1 && B == 0 && C == 1 && D == 0) (S0 *> O) = (16.52:16.52:16.52, 14.54:14.54:14.54);
      if (S1 == 1 && A == 0 && B == 0 && C == 1 && D == 0) (S0 *> O) = (16.40:16.40:16.40, 14.51:14.51:14.51);
      if (S1 == 0 && A == 0 && B == 1 && C == 0 && D == 0) (S0 *> O) = (13.35:13.35:13.35, 15.18:15.18:15.18);
      if (S1 == 0 && A == 0 && B == 1 && C == 0 && D == 1) (S0 *> O) = (13.29:13.29:13.29, 15.12:15.12:15.12);
      if (S1 == 1 && A == 1 && B == 1 && C == 0 && D == 1) (S0 *> O) = (13.85:13.85:13.85, 15.18:15.18:15.18);
      if (S1 == 0 && A == 1 && B == 0 && C == 0 && D == 0) (S0 *> O) = (15.70:15.70:15.70, 14.46:14.46:14.46);
      if (S1 == 1 && A == 0 && B == 1 && C == 0 && D == 1) (S0 *> O) = (13.84:13.84:13.84, 15.14:15.14:15.14);
      if (S1 == 0 && A == 0 && B == 1 && C == 1 && D == 0) (S0 *> O) = (13.41:13.41:13.41, 15.20:15.20:15.20);
      if (S1 == 0 && A == 1 && B == 0 && C == 0 && D == 1) (S0 *> O) = (15.50:15.50:15.50, 14.37:14.37:14.37);
      if (S1 == 1 && A == 1 && B == 1 && C == 1 && D == 0) (S0 *> O) = (16.31:16.31:16.31, 14.51:14.51:14.51);
      ifnone (S0 *> O) = (16.31:16.31:16.31, 14.51:14.51:14.51);
      if (A == 1 && B == 0 && D == 0) (C *> O) = (15.20:15.20:15.20, 15.92:15.92:15.92);
      if (A == 1 && B == 0 && D == 1) (C *> O) = (15.20:15.20:15.20, 15.92:15.92:15.92);
      if (A == 0 && B == 0 && D == 0) (C *> O) = (15.20:15.20:15.20, 15.92:15.92:15.92);
      if (A == 1 && B == 1 && D == 0) (C *> O) = (15.20:15.20:15.20, 15.92:15.92:15.92);
      if (A == 0 && B == 0 && D == 1) (C *> O) = (15.20:15.20:15.20, 15.92:15.92:15.92);
      if (A == 1 && B == 1 && D == 1) (C *> O) = (15.20:15.20:15.20, 15.92:15.92:15.92);
      if (A == 0 && B == 1 && D == 0) (C *> O) = (15.20:15.20:15.20, 15.92:15.92:15.92);
      if (A == 0 && B == 1 && D == 1) (C *> O) = (15.20:15.20:15.20, 15.92:15.92:15.92);
      ifnone (C *> O) = (15.20:15.20:15.20, 15.92:15.92:15.92);
      if (A == 1 && C == 1 && D == 0) (B *> O) = (14.23:14.23:14.23, 15.73:15.73:15.73);
      if (A == 0 && C == 0 && D == 1) (B *> O) = (14.23:14.23:14.23, 15.73:15.73:15.73);
      if (A == 1 && C == 1 && D == 1) (B *> O) = (14.23:14.23:14.23, 15.73:15.73:15.73);
      if (A == 0 && C == 1 && D == 0) (B *> O) = (14.23:14.23:14.23, 15.73:15.73:15.73);
      if (A == 0 && C == 1 && D == 1) (B *> O) = (14.23:14.23:14.23, 15.73:15.73:15.73);
      if (A == 1 && C == 0 && D == 0) (B *> O) = (14.23:14.23:14.23, 15.73:15.73:15.73);
      if (A == 1 && C == 0 && D == 1) (B *> O) = (14.23:14.23:14.23, 15.73:15.73:15.73);
      if (A == 0 && C == 0 && D == 0) (B *> O) = (14.23:14.23:14.23, 15.73:15.73:15.73);
      ifnone (B *> O) = (14.23:14.23:14.23, 15.73:15.73:15.73);
      if (A == 1 && B == 1 && C == 0) (D *> O) = (14.30:14.30:14.30, 14.95:14.95:14.95);
      if (A == 0 && B == 0 && C == 1) (D *> O) = (14.30:14.30:14.30, 14.95:14.95:14.95);
      if (A == 1 && B == 1 && C == 1) (D *> O) = (14.30:14.30:14.30, 14.95:14.95:14.95);
      if (A == 0 && B == 1 && C == 0) (D *> O) = (14.30:14.30:14.30, 14.95:14.95:14.95);
      if (A == 0 && B == 1 && C == 1) (D *> O) = (14.30:14.30:14.30, 14.95:14.95:14.95);
      if (A == 1 && B == 0 && C == 0) (D *> O) = (14.30:14.30:14.30, 14.95:14.95:14.95);
      if (A == 1 && B == 0 && C == 1) (D *> O) = (14.30:14.30:14.30, 14.95:14.95:14.95);
      if (A == 0 && B == 0 && C == 0) (D *> O) = (14.30:14.30:14.30, 14.95:14.95:14.95);
      ifnone (D *> O) = (14.30:14.30:14.30, 14.95:14.95:14.95);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MUX5EHD(O, S0, S1, S2, A, B, C, D, E);
   reg flag; // Notifier flag
   output O;
   input S0, S1, S2, A, B, C, D, E;

//Function Block
`protect
   mux4_udp g1(o1, A, B, C, D, S0, S1);
   mux2_udp g2(O, o1, E, S2);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (B == 1 && C == 1 && D == 1 && E == 0) (A *> O) = (16.50:16.50:16.50, 16.74:16.74:16.74);
      if (B == 1 && C == 1 && D == 1 && E == 1) (A *> O) = (16.50:16.50:16.50, 16.74:16.74:16.74);
      if (B == 0 && C == 0 && D == 0 && E == 0) (A *> O) = (16.50:16.50:16.50, 16.74:16.74:16.74);
      if (B == 0 && C == 0 && D == 0 && E == 1) (A *> O) = (16.50:16.50:16.50, 16.74:16.74:16.74);
      if (B == 0 && C == 0 && D == 1 && E == 0) (A *> O) = (16.50:16.50:16.50, 16.74:16.74:16.74);
      if (B == 0 && C == 0 && D == 1 && E == 1) (A *> O) = (16.50:16.50:16.50, 16.74:16.74:16.74);
      if (B == 0 && C == 1 && D == 0 && E == 0) (A *> O) = (16.50:16.50:16.50, 16.74:16.74:16.74);
      if (B == 0 && C == 1 && D == 0 && E == 1) (A *> O) = (16.50:16.50:16.50, 16.74:16.74:16.74);
      if (B == 1 && C == 0 && D == 0 && E == 0) (A *> O) = (16.50:16.50:16.50, 16.74:16.74:16.74);
      if (B == 0 && C == 1 && D == 1 && E == 0) (A *> O) = (16.50:16.50:16.50, 16.74:16.74:16.74);
      if (B == 1 && C == 0 && D == 0 && E == 1) (A *> O) = (16.50:16.50:16.50, 16.74:16.74:16.74);
      if (B == 0 && C == 1 && D == 1 && E == 1) (A *> O) = (16.50:16.50:16.50, 16.74:16.74:16.74);
      if (B == 1 && C == 0 && D == 1 && E == 0) (A *> O) = (16.50:16.50:16.50, 16.74:16.74:16.74);
      if (B == 1 && C == 0 && D == 1 && E == 1) (A *> O) = (16.50:16.50:16.50, 16.74:16.74:16.74);
      if (B == 1 && C == 1 && D == 0 && E == 0) (A *> O) = (16.50:16.50:16.50, 16.74:16.74:16.74);
      if (B == 1 && C == 1 && D == 0 && E == 1) (A *> O) = (16.50:16.50:16.50, 16.74:16.74:16.74);
      ifnone (A *> O) = (16.50:16.50:16.50, 16.74:16.74:16.74);
      if (S0 == 0 && S1 == 0 && A == 0 && B == 1 && C == 1 && D == 0 && E == 1) (S2 *> O) = (5.05:5.05:5.05, 5.60:5.60:5.60);
      if (S0 == 1 && S1 == 1 && A == 1 && B == 0 && C == 0 && D == 1 && E == 0) (S2 *> O) = (7.29:7.29:7.29, 5.33:5.33:5.33);
      if (S0 == 0 && S1 == 0 && A == 1 && B == 0 && C == 1 && D == 0 && E == 0) (S2 *> O) = (7.29:7.29:7.29, 5.33:5.33:5.33);
      if (S0 == 1 && S1 == 0 && A == 1 && B == 1 && C == 1 && D == 1 && E == 0) (S2 *> O) = (7.29:7.29:7.29, 5.33:5.33:5.33);
      if (S0 == 1 && S1 == 1 && A == 0 && B == 1 && C == 1 && D == 0 && E == 1) (S2 *> O) = (5.05:5.05:5.05, 5.60:5.60:5.60);
      if (S0 == 0 && S1 == 1 && A == 0 && B == 0 && C == 0 && D == 1 && E == 1) (S2 *> O) = (5.05:5.05:5.05, 5.60:5.60:5.60);
      if (S0 == 0 && S1 == 1 && A == 0 && B == 0 && C == 1 && D == 0 && E == 0) (S2 *> O) = (7.29:7.29:7.29, 5.33:5.33:5.33);
      if (S0 == 0 && S1 == 0 && A == 1 && B == 1 && C == 0 && D == 0 && E == 0) (S2 *> O) = (7.29:7.29:7.29, 5.33:5.33:5.33);
      if (S0 == 0 && S1 == 0 && A == 0 && B == 1 && C == 1 && D == 1 && E == 1) (S2 *> O) = (5.05:5.05:5.05, 5.60:5.60:5.60);
      if (S0 == 1 && S1 == 1 && A == 0 && B == 1 && C == 1 && D == 1 && E == 0) (S2 *> O) = (7.29:7.29:7.29, 5.33:5.33:5.33);
      if (S0 == 1 && S1 == 1 && A == 1 && B == 0 && C == 1 && D == 0 && E == 1) (S2 *> O) = (5.05:5.05:5.05, 5.60:5.60:5.60);
      if (S0 == 0 && S1 == 0 && A == 1 && B == 0 && C == 1 && D == 1 && E == 0) (S2 *> O) = (7.29:7.29:7.29, 5.33:5.33:5.33);
      if (S0 == 1 && S1 == 1 && A == 1 && B == 0 && C == 1 && D == 1 && E == 0) (S2 *> O) = (7.29:7.29:7.29, 5.33:5.33:5.33);
      if (S0 == 1 && S1 == 1 && A == 1 && B == 1 && C == 0 && D == 0 && E == 1) (S2 *> O) = (5.05:5.05:5.05, 5.60:5.60:5.60);
      if (S0 == 0 && S1 == 1 && A == 0 && B == 1 && C == 0 && D == 0 && E == 1) (S2 *> O) = (5.05:5.05:5.05, 5.60:5.60:5.60);
      if (S0 == 0 && S1 == 1 && A == 0 && B == 0 && C == 1 && D == 1 && E == 0) (S2 *> O) = (7.29:7.29:7.29, 5.33:5.33:5.33);
      if (S0 == 0 && S1 == 0 && A == 1 && B == 1 && C == 0 && D == 1 && E == 0) (S2 *> O) = (7.29:7.29:7.29, 5.33:5.33:5.33);
      if (S0 == 1 && S1 == 1 && A == 1 && B == 1 && C == 0 && D == 1 && E == 0) (S2 *> O) = (7.29:7.29:7.29, 5.33:5.33:5.33);
      if (S0 == 0 && S1 == 1 && A == 1 && B == 0 && C == 0 && D == 0 && E == 1) (S2 *> O) = (5.05:5.05:5.05, 5.60:5.60:5.60);
      if (S0 == 0 && S1 == 0 && A == 1 && B == 1 && C == 1 && D == 0 && E == 0) (S2 *> O) = (7.29:7.29:7.29, 5.33:5.33:5.33);
      if (S0 == 0 && S1 == 1 && A == 0 && B == 1 && C == 0 && D == 1 && E == 1) (S2 *> O) = (5.05:5.05:5.05, 5.60:5.60:5.60);
      if (S0 == 1 && S1 == 0 && A == 0 && B == 0 && C == 0 && D == 0 && E == 1) (S2 *> O) = (5.05:5.05:5.05, 5.60:5.60:5.60);
      if (S0 == 0 && S1 == 1 && A == 0 && B == 1 && C == 1 && D == 0 && E == 0) (S2 *> O) = (7.29:7.29:7.29, 5.33:5.33:5.33);
      if (S0 == 1 && S1 == 1 && A == 1 && B == 1 && C == 1 && D == 0 && E == 1) (S2 *> O) = (5.05:5.05:5.05, 5.60:5.60:5.60);
      if (S0 == 0 && S1 == 1 && A == 1 && B == 0 && C == 0 && D == 1 && E == 1) (S2 *> O) = (5.05:5.05:5.05, 5.60:5.60:5.60);
      if (S0 == 0 && S1 == 0 && A == 1 && B == 1 && C == 1 && D == 1 && E == 0) (S2 *> O) = (7.29:7.29:7.29, 5.33:5.33:5.33);
      if (S0 == 0 && S1 == 1 && A == 1 && B == 0 && C == 1 && D == 0 && E == 0) (S2 *> O) = (7.29:7.29:7.29, 5.33:5.33:5.33);
      if (S0 == 1 && S1 == 1 && A == 1 && B == 1 && C == 1 && D == 1 && E == 0) (S2 *> O) = (7.29:7.29:7.29, 5.33:5.33:5.33);
      if (S0 == 1 && S1 == 0 && A == 0 && B == 0 && C == 0 && D == 1 && E == 1) (S2 *> O) = (5.05:5.05:5.05, 5.60:5.60:5.60);
      if (S0 == 0 && S1 == 1 && A == 0 && B == 1 && C == 1 && D == 1 && E == 0) (S2 *> O) = (7.29:7.29:7.29, 5.33:5.33:5.33);
      if (S0 == 1 && S1 == 0 && A == 0 && B == 0 && C == 1 && D == 0 && E == 1) (S2 *> O) = (5.05:5.05:5.05, 5.60:5.60:5.60);
      if (S0 == 0 && S1 == 1 && A == 1 && B == 1 && C == 0 && D == 0 && E == 1) (S2 *> O) = (5.05:5.05:5.05, 5.60:5.60:5.60);
      if (S0 == 0 && S1 == 1 && A == 1 && B == 0 && C == 1 && D == 1 && E == 0) (S2 *> O) = (7.29:7.29:7.29, 5.33:5.33:5.33);
      if (S0 == 1 && S1 == 0 && A == 0 && B == 1 && C == 0 && D == 0 && E == 0) (S2 *> O) = (7.29:7.29:7.29, 5.33:5.33:5.33);
      if (S0 == 1 && S1 == 0 && A == 0 && B == 0 && C == 1 && D == 1 && E == 1) (S2 *> O) = (5.05:5.05:5.05, 5.60:5.60:5.60);
      if (S0 == 0 && S1 == 1 && A == 1 && B == 1 && C == 0 && D == 1 && E == 1) (S2 *> O) = (5.05:5.05:5.05, 5.60:5.60:5.60);
      if (S0 == 1 && S1 == 0 && A == 0 && B == 1 && C == 0 && D == 1 && E == 0) (S2 *> O) = (7.29:7.29:7.29, 5.33:5.33:5.33);
      if (S0 == 1 && S1 == 0 && A == 1 && B == 0 && C == 0 && D == 0 && E == 1) (S2 *> O) = (5.05:5.05:5.05, 5.60:5.60:5.60);
      if (S0 == 0 && S1 == 1 && A == 1 && B == 1 && C == 1 && D == 0 && E == 0) (S2 *> O) = (7.29:7.29:7.29, 5.33:5.33:5.33);
      if (S0 == 0 && S1 == 0 && A == 0 && B == 0 && C == 0 && D == 0 && E == 1) (S2 *> O) = (5.05:5.05:5.05, 5.60:5.60:5.60);
      if (S0 == 1 && S1 == 0 && A == 0 && B == 1 && C == 1 && D == 0 && E == 0) (S2 *> O) = (7.29:7.29:7.29, 5.33:5.33:5.33);
      if (S0 == 1 && S1 == 1 && A == 0 && B == 0 && C == 0 && D == 0 && E == 1) (S2 *> O) = (5.05:5.05:5.05, 5.60:5.60:5.60);
      if (S0 == 1 && S1 == 0 && A == 1 && B == 0 && C == 0 && D == 1 && E == 1) (S2 *> O) = (5.05:5.05:5.05, 5.60:5.60:5.60);
      if (S0 == 0 && S1 == 1 && A == 1 && B == 1 && C == 1 && D == 1 && E == 0) (S2 *> O) = (7.29:7.29:7.29, 5.33:5.33:5.33);
      if (S0 == 0 && S1 == 0 && A == 0 && B == 0 && C == 0 && D == 1 && E == 1) (S2 *> O) = (5.05:5.05:5.05, 5.60:5.60:5.60);
      if (S0 == 1 && S1 == 1 && A == 0 && B == 0 && C == 0 && D == 1 && E == 0) (S2 *> O) = (7.29:7.29:7.29, 5.33:5.33:5.33);
      if (S0 == 1 && S1 == 0 && A == 0 && B == 1 && C == 1 && D == 1 && E == 0) (S2 *> O) = (7.29:7.29:7.29, 5.33:5.33:5.33);
      if (S0 == 1 && S1 == 0 && A == 1 && B == 0 && C == 1 && D == 0 && E == 1) (S2 *> O) = (5.05:5.05:5.05, 5.60:5.60:5.60);
      if (S0 == 0 && S1 == 0 && A == 0 && B == 0 && C == 1 && D == 0 && E == 1) (S2 *> O) = (5.05:5.05:5.05, 5.60:5.60:5.60);
      if (S0 == 1 && S1 == 0 && A == 1 && B == 1 && C == 0 && D == 0 && E == 0) (S2 *> O) = (7.29:7.29:7.29, 5.33:5.33:5.33);
      if (S0 == 1 && S1 == 1 && A == 0 && B == 0 && C == 1 && D == 0 && E == 1) (S2 *> O) = (5.05:5.05:5.05, 5.60:5.60:5.60);
      if (S0 == 0 && S1 == 0 && A == 0 && B == 1 && C == 0 && D == 0 && E == 1) (S2 *> O) = (5.05:5.05:5.05, 5.60:5.60:5.60);
      if (S0 == 1 && S1 == 0 && A == 1 && B == 0 && C == 1 && D == 1 && E == 1) (S2 *> O) = (5.05:5.05:5.05, 5.60:5.60:5.60);
      if (S0 == 0 && S1 == 0 && A == 1 && B == 0 && C == 0 && D == 0 && E == 0) (S2 *> O) = (7.29:7.29:7.29, 5.33:5.33:5.33);
      if (S0 == 0 && S1 == 0 && A == 0 && B == 0 && C == 1 && D == 1 && E == 1) (S2 *> O) = (5.05:5.05:5.05, 5.60:5.60:5.60);
      if (S0 == 1 && S1 == 0 && A == 1 && B == 1 && C == 0 && D == 1 && E == 0) (S2 *> O) = (7.29:7.29:7.29, 5.33:5.33:5.33);
      if (S0 == 1 && S1 == 1 && A == 0 && B == 0 && C == 1 && D == 1 && E == 0) (S2 *> O) = (7.29:7.29:7.29, 5.33:5.33:5.33);
      if (S0 == 1 && S1 == 1 && A == 0 && B == 1 && C == 0 && D == 0 && E == 1) (S2 *> O) = (5.05:5.05:5.05, 5.60:5.60:5.60);
      if (S0 == 0 && S1 == 0 && A == 0 && B == 1 && C == 0 && D == 1 && E == 1) (S2 *> O) = (5.05:5.05:5.05, 5.60:5.60:5.60);
      if (S0 == 1 && S1 == 0 && A == 1 && B == 1 && C == 1 && D == 0 && E == 0) (S2 *> O) = (7.29:7.29:7.29, 5.33:5.33:5.33);
      if (S0 == 1 && S1 == 1 && A == 0 && B == 1 && C == 0 && D == 1 && E == 0) (S2 *> O) = (7.29:7.29:7.29, 5.33:5.33:5.33);
      if (S0 == 1 && S1 == 1 && A == 1 && B == 0 && C == 0 && D == 0 && E == 1) (S2 *> O) = (5.05:5.05:5.05, 5.60:5.60:5.60);
      if (S0 == 0 && S1 == 1 && A == 0 && B == 0 && C == 0 && D == 0 && E == 1) (S2 *> O) = (5.05:5.05:5.05, 5.60:5.60:5.60);
      if (S0 == 0 && S1 == 0 && A == 1 && B == 0 && C == 0 && D == 1 && E == 0) (S2 *> O) = (7.29:7.29:7.29, 5.33:5.33:5.33);
      ifnone (S2 *> O) = (7.29:7.29:7.29, 5.33:5.33:5.33);
      if (S0 == 1 && A == 1 && B == 1 && C == 1 && D == 0 && E == 0) (S1 *> O) = (11.56:11.56:11.56, 9.53:9.53:9.53);
      if (S0 == 1 && A == 1 && B == 1 && C == 1 && D == 0 && E == 1) (S1 *> O) = (11.56:11.56:11.56, 9.53:9.53:9.53);
      if (S0 == 0 && A == 0 && B == 0 && C == 1 && D == 0 && E == 0) (S1 *> O) = (11.31:11.31:11.31, 11.81:11.81:11.81);
      if (S0 == 0 && A == 0 && B == 0 && C == 1 && D == 0 && E == 1) (S1 *> O) = (11.31:11.31:11.31, 11.81:11.81:11.81);
      if (S0 == 0 && A == 0 && B == 0 && C == 1 && D == 1 && E == 0) (S1 *> O) = (11.31:11.31:11.31, 11.81:11.81:11.81);
      if (S0 == 0 && A == 1 && B == 0 && C == 0 && D == 0 && E == 0) (S1 *> O) = (11.56:11.56:11.56, 9.53:9.53:9.53);
      if (S0 == 0 && A == 0 && B == 0 && C == 1 && D == 1 && E == 1) (S1 *> O) = (11.31:11.31:11.31, 11.81:11.81:11.81);
      if (S0 == 0 && A == 1 && B == 0 && C == 0 && D == 0 && E == 1) (S1 *> O) = (11.56:11.56:11.56, 9.53:9.53:9.53);
      if (S0 == 0 && A == 0 && B == 1 && C == 1 && D == 0 && E == 0) (S1 *> O) = (11.31:11.31:11.31, 11.81:11.81:11.81);
      if (S0 == 0 && A == 1 && B == 0 && C == 0 && D == 1 && E == 0) (S1 *> O) = (11.56:11.56:11.56, 9.53:9.53:9.53);
      if (S0 == 0 && A == 0 && B == 1 && C == 1 && D == 0 && E == 1) (S1 *> O) = (11.31:11.31:11.31, 11.81:11.81:11.81);
      if (S0 == 0 && A == 1 && B == 0 && C == 0 && D == 1 && E == 1) (S1 *> O) = (11.56:11.56:11.56, 9.53:9.53:9.53);
      if (S0 == 1 && A == 0 && B == 0 && C == 0 && D == 1 && E == 0) (S1 *> O) = (11.31:11.31:11.31, 11.81:11.81:11.81);
      if (S0 == 0 && A == 0 && B == 1 && C == 1 && D == 1 && E == 0) (S1 *> O) = (11.31:11.31:11.31, 11.81:11.81:11.81);
      if (S0 == 1 && A == 0 && B == 0 && C == 0 && D == 1 && E == 1) (S1 *> O) = (11.31:11.31:11.31, 11.81:11.81:11.81);
      if (S0 == 0 && A == 1 && B == 1 && C == 0 && D == 0 && E == 0) (S1 *> O) = (11.56:11.56:11.56, 9.53:9.53:9.53);
      if (S0 == 0 && A == 0 && B == 1 && C == 1 && D == 1 && E == 1) (S1 *> O) = (11.31:11.31:11.31, 11.81:11.81:11.81);
      if (S0 == 0 && A == 1 && B == 1 && C == 0 && D == 0 && E == 1) (S1 *> O) = (11.56:11.56:11.56, 9.53:9.53:9.53);
      if (S0 == 1 && A == 0 && B == 1 && C == 0 && D == 0 && E == 0) (S1 *> O) = (11.56:11.56:11.56, 9.53:9.53:9.53);
      if (S0 == 0 && A == 1 && B == 1 && C == 0 && D == 1 && E == 0) (S1 *> O) = (11.56:11.56:11.56, 9.53:9.53:9.53);
      if (S0 == 1 && A == 0 && B == 0 && C == 1 && D == 1 && E == 0) (S1 *> O) = (11.31:11.31:11.31, 11.81:11.81:11.81);
      if (S0 == 1 && A == 0 && B == 1 && C == 0 && D == 0 && E == 1) (S1 *> O) = (11.56:11.56:11.56, 9.53:9.53:9.53);
      if (S0 == 0 && A == 1 && B == 1 && C == 0 && D == 1 && E == 1) (S1 *> O) = (11.56:11.56:11.56, 9.53:9.53:9.53);
      if (S0 == 1 && A == 0 && B == 0 && C == 1 && D == 1 && E == 1) (S1 *> O) = (11.31:11.31:11.31, 11.81:11.81:11.81);
      if (S0 == 1 && A == 0 && B == 1 && C == 1 && D == 0 && E == 0) (S1 *> O) = (11.56:11.56:11.56, 9.53:9.53:9.53);
      if (S0 == 1 && A == 1 && B == 0 && C == 0 && D == 1 && E == 0) (S1 *> O) = (11.31:11.31:11.31, 11.81:11.81:11.81);
      if (S0 == 1 && A == 0 && B == 1 && C == 1 && D == 0 && E == 1) (S1 *> O) = (11.56:11.56:11.56, 9.53:9.53:9.53);
      if (S0 == 1 && A == 1 && B == 0 && C == 0 && D == 1 && E == 1) (S1 *> O) = (11.31:11.31:11.31, 11.81:11.81:11.81);
      if (S0 == 1 && A == 1 && B == 1 && C == 0 && D == 0 && E == 0) (S1 *> O) = (11.56:11.56:11.56, 9.53:9.53:9.53);
      if (S0 == 1 && A == 1 && B == 0 && C == 1 && D == 1 && E == 0) (S1 *> O) = (11.31:11.31:11.31, 11.81:11.81:11.81);
      if (S0 == 1 && A == 1 && B == 1 && C == 0 && D == 0 && E == 1) (S1 *> O) = (11.56:11.56:11.56, 9.53:9.53:9.53);
      if (S0 == 1 && A == 1 && B == 0 && C == 1 && D == 1 && E == 1) (S1 *> O) = (11.31:11.31:11.31, 11.81:11.81:11.81);
      ifnone (S1 *> O) = (11.31:11.31:11.31, 11.81:11.81:11.81);
      if (S1 == 0 && A == 0 && B == 1 && C == 1 && D == 1 && E == 1) (S0 *> O) = (15.36:15.36:15.36, 16.06:16.06:16.06);
      if (S1 == 0 && A == 1 && B == 0 && C == 1 && D == 1 && E == 0) (S0 *> O) = (17.61:17.61:17.61, 15.70:15.70:15.70);
      if (S1 == 1 && A == 0 && B == 0 && C == 1 && D == 0 && E == 1) (S0 *> O) = (18.13:18.13:18.13, 15.73:15.73:15.73);
      if (S1 == 0 && A == 1 && B == 0 && C == 1 && D == 1 && E == 1) (S0 *> O) = (17.61:17.61:17.61, 15.70:15.70:15.70);
      if (S1 == 1 && A == 0 && B == 1 && C == 0 && D == 1 && E == 0) (S0 *> O) = (15.68:15.68:15.68, 15.96:15.96:15.96);
      if (S1 == 1 && A == 0 && B == 1 && C == 0 && D == 1 && E == 1) (S0 *> O) = (15.68:15.68:15.68, 15.96:15.96:15.96);
      if (S1 == 1 && A == 0 && B == 1 && C == 1 && D == 0 && E == 0) (S0 *> O) = (17.87:17.87:17.87, 15.67:15.67:15.67);
      if (S1 == 1 && A == 1 && B == 0 && C == 0 && D == 1 && E == 0) (S0 *> O) = (15.69:15.69:15.69, 16.00:16.00:16.00);
      if (S1 == 1 && A == 0 && B == 1 && C == 1 && D == 0 && E == 1) (S0 *> O) = (17.87:17.87:17.87, 15.67:15.67:15.67);
      if (S1 == 1 && A == 1 && B == 0 && C == 0 && D == 1 && E == 1) (S0 *> O) = (15.69:15.69:15.69, 16.00:16.00:16.00);
      if (S1 == 1 && A == 1 && B == 0 && C == 1 && D == 0 && E == 0) (S0 *> O) = (18.26:18.26:18.26, 15.76:15.76:15.76);
      if (S1 == 1 && A == 1 && B == 0 && C == 1 && D == 0 && E == 1) (S0 *> O) = (18.26:18.26:18.26, 15.76:15.76:15.76);
      if (S1 == 1 && A == 1 && B == 1 && C == 0 && D == 1 && E == 0) (S0 *> O) = (15.69:15.69:15.69, 15.98:15.98:15.98);
      if (S1 == 1 && A == 1 && B == 1 && C == 0 && D == 1 && E == 1) (S0 *> O) = (15.69:15.69:15.69, 15.98:15.98:15.98);
      if (S1 == 1 && A == 1 && B == 1 && C == 1 && D == 0 && E == 0) (S0 *> O) = (18.00:18.00:18.00, 15.72:15.72:15.72);
      if (S1 == 1 && A == 1 && B == 1 && C == 1 && D == 0 && E == 1) (S0 *> O) = (18.00:18.00:18.00, 15.72:15.72:15.72);
      if (S1 == 0 && A == 0 && B == 1 && C == 0 && D == 0 && E == 0) (S0 *> O) = (15.36:15.36:15.36, 16.08:16.08:16.08);
      if (S1 == 0 && A == 0 && B == 1 && C == 0 && D == 0 && E == 1) (S0 *> O) = (15.36:15.36:15.36, 16.08:16.08:16.08);
      if (S1 == 0 && A == 1 && B == 0 && C == 0 && D == 0 && E == 0) (S0 *> O) = (17.74:17.74:17.74, 15.71:15.71:15.71);
      if (S1 == 0 && A == 0 && B == 1 && C == 0 && D == 1 && E == 0) (S0 *> O) = (15.30:15.30:15.30, 16.05:16.05:16.05);
      if (S1 == 0 && A == 1 && B == 0 && C == 0 && D == 0 && E == 1) (S0 *> O) = (17.74:17.74:17.74, 15.71:15.71:15.71);
      if (S1 == 0 && A == 0 && B == 1 && C == 0 && D == 1 && E == 1) (S0 *> O) = (15.30:15.30:15.30, 16.05:16.05:16.05);
      if (S1 == 0 && A == 0 && B == 1 && C == 1 && D == 0 && E == 0) (S0 *> O) = (15.42:15.42:15.42, 16.07:16.07:16.07);
      if (S1 == 0 && A == 1 && B == 0 && C == 0 && D == 1 && E == 0) (S0 *> O) = (17.49:17.49:17.49, 15.61:15.61:15.61);
      if (S1 == 0 && A == 0 && B == 1 && C == 1 && D == 0 && E == 1) (S0 *> O) = (15.42:15.42:15.42, 16.07:16.07:16.07);
      if (S1 == 0 && A == 1 && B == 0 && C == 0 && D == 1 && E == 1) (S0 *> O) = (17.49:17.49:17.49, 15.61:15.61:15.61);
      if (S1 == 0 && A == 1 && B == 0 && C == 1 && D == 0 && E == 0) (S0 *> O) = (17.84:17.84:17.84, 15.78:15.78:15.78);
      if (S1 == 1 && A == 0 && B == 0 && C == 0 && D == 1 && E == 0) (S0 *> O) = (15.69:15.69:15.69, 15.98:15.98:15.98);
      if (S1 == 0 && A == 0 && B == 1 && C == 1 && D == 1 && E == 0) (S0 *> O) = (15.36:15.36:15.36, 16.06:16.06:16.06);
      if (S1 == 0 && A == 1 && B == 0 && C == 1 && D == 0 && E == 1) (S0 *> O) = (17.84:17.84:17.84, 15.78:15.78:15.78);
      if (S1 == 1 && A == 0 && B == 0 && C == 0 && D == 1 && E == 1) (S0 *> O) = (15.69:15.69:15.69, 15.98:15.98:15.98);
      if (S1 == 1 && A == 0 && B == 0 && C == 1 && D == 0 && E == 0) (S0 *> O) = (18.13:18.13:18.13, 15.73:15.73:15.73);
      ifnone (S0 *> O) = (18.13:18.13:18.13, 15.73:15.73:15.73);
      if (S0 == 0 && S1 == 1 && A == 0 && B == 1 && C == 1 && D == 0) (E *> O) = (5.69:5.69:5.69, 5.85:5.85:5.85);
      if (S0 == 0 && S1 == 1 && A == 1 && B == 0 && C == 0 && D == 1) (E *> O) = (5.69:5.69:5.69, 5.85:5.85:5.85);
      if (S0 == 1 && S1 == 1 && A == 0 && B == 0 && C == 1 && D == 1) (E *> O) = (5.69:5.69:5.69, 5.85:5.85:5.85);
      if (S0 == 1 && S1 == 0 && A == 1 && B == 1 && C == 0 && D == 1) (E *> O) = (5.69:5.69:5.69, 5.85:5.85:5.85);
      if (S0 == 1 && S1 == 1 && A == 0 && B == 1 && C == 0 && D == 0) (E *> O) = (5.69:5.69:5.69, 5.85:5.85:5.85);
      if (S0 == 0 && S1 == 1 && A == 0 && B == 1 && C == 1 && D == 1) (E *> O) = (5.69:5.69:5.69, 5.85:5.85:5.85);
      if (S0 == 0 && S1 == 1 && A == 1 && B == 0 && C == 1 && D == 0) (E *> O) = (5.69:5.69:5.69, 5.85:5.85:5.85);
      if (S0 == 1 && S1 == 1 && A == 0 && B == 1 && C == 0 && D == 1) (E *> O) = (5.69:5.69:5.69, 5.85:5.85:5.85);
      if (S0 == 1 && S1 == 0 && A == 1 && B == 1 && C == 1 && D == 0) (E *> O) = (5.69:5.69:5.69, 5.85:5.85:5.85);
      if (S0 == 1 && S1 == 1 && A == 1 && B == 0 && C == 0 && D == 0) (E *> O) = (5.69:5.69:5.69, 5.85:5.85:5.85);
      if (S0 == 0 && S1 == 1 && A == 1 && B == 0 && C == 1 && D == 1) (E *> O) = (5.69:5.69:5.69, 5.85:5.85:5.85);
      if (S0 == 1 && S1 == 0 && A == 1 && B == 1 && C == 1 && D == 1) (E *> O) = (5.69:5.69:5.69, 5.85:5.85:5.85);
      if (S0 == 0 && S1 == 1 && A == 1 && B == 1 && C == 0 && D == 0) (E *> O) = (5.69:5.69:5.69, 5.85:5.85:5.85);
      if (S0 == 1 && S1 == 1 && A == 1 && B == 0 && C == 0 && D == 1) (E *> O) = (5.69:5.69:5.69, 5.85:5.85:5.85);
      if (S0 == 1 && S1 == 1 && A == 0 && B == 1 && C == 1 && D == 0) (E *> O) = (5.69:5.69:5.69, 5.85:5.85:5.85);
      if (S0 == 0 && S1 == 1 && A == 1 && B == 1 && C == 0 && D == 1) (E *> O) = (5.69:5.69:5.69, 5.85:5.85:5.85);
      if (S0 == 1 && S1 == 1 && A == 0 && B == 1 && C == 1 && D == 1) (E *> O) = (5.69:5.69:5.69, 5.85:5.85:5.85);
      if (S0 == 1 && S1 == 1 && A == 1 && B == 0 && C == 1 && D == 0) (E *> O) = (5.69:5.69:5.69, 5.85:5.85:5.85);
      if (S0 == 0 && S1 == 1 && A == 1 && B == 1 && C == 1 && D == 0) (E *> O) = (5.69:5.69:5.69, 5.85:5.85:5.85);
      if (S0 == 1 && S1 == 1 && A == 1 && B == 0 && C == 1 && D == 1) (E *> O) = (5.69:5.69:5.69, 5.85:5.85:5.85);
      if (S0 == 1 && S1 == 1 && A == 1 && B == 1 && C == 0 && D == 0) (E *> O) = (5.69:5.69:5.69, 5.85:5.85:5.85);
      if (S0 == 0 && S1 == 1 && A == 1 && B == 1 && C == 1 && D == 1) (E *> O) = (5.69:5.69:5.69, 5.85:5.85:5.85);
      if (S0 == 1 && S1 == 1 && A == 1 && B == 1 && C == 0 && D == 1) (E *> O) = (5.69:5.69:5.69, 5.85:5.85:5.85);
      if (S0 == 1 && S1 == 1 && A == 1 && B == 1 && C == 1 && D == 0) (E *> O) = (5.69:5.69:5.69, 5.85:5.85:5.85);
      if (S0 == 1 && S1 == 1 && A == 1 && B == 1 && C == 1 && D == 1) (E *> O) = (5.69:5.69:5.69, 5.85:5.85:5.85);
      if (S0 == 0 && S1 == 0 && A == 0 && B == 0 && C == 0 && D == 0) (E *> O) = (5.69:5.69:5.69, 5.85:5.85:5.85);
      if (S0 == 0 && S1 == 0 && A == 0 && B == 0 && C == 0 && D == 1) (E *> O) = (5.69:5.69:5.69, 5.85:5.85:5.85);
      if (S0 == 0 && S1 == 0 && A == 0 && B == 0 && C == 1 && D == 0) (E *> O) = (5.69:5.69:5.69, 5.85:5.85:5.85);
      if (S0 == 1 && S1 == 0 && A == 0 && B == 0 && C == 0 && D == 0) (E *> O) = (5.69:5.69:5.69, 5.85:5.85:5.85);
      if (S0 == 0 && S1 == 0 && A == 0 && B == 0 && C == 1 && D == 1) (E *> O) = (5.69:5.69:5.69, 5.85:5.85:5.85);
      if (S0 == 0 && S1 == 0 && A == 0 && B == 1 && C == 0 && D == 0) (E *> O) = (5.69:5.69:5.69, 5.85:5.85:5.85);
      if (S0 == 1 && S1 == 0 && A == 0 && B == 0 && C == 0 && D == 1) (E *> O) = (5.69:5.69:5.69, 5.85:5.85:5.85);
      if (S0 == 0 && S1 == 0 && A == 0 && B == 1 && C == 0 && D == 1) (E *> O) = (5.69:5.69:5.69, 5.85:5.85:5.85);
      if (S0 == 0 && S1 == 0 && A == 1 && B == 0 && C == 0 && D == 0) (E *> O) = (5.69:5.69:5.69, 5.85:5.85:5.85);
      if (S0 == 1 && S1 == 0 && A == 0 && B == 0 && C == 1 && D == 0) (E *> O) = (5.69:5.69:5.69, 5.85:5.85:5.85);
      if (S0 == 0 && S1 == 0 && A == 0 && B == 1 && C == 1 && D == 0) (E *> O) = (5.69:5.69:5.69, 5.85:5.85:5.85);
      if (S0 == 0 && S1 == 0 && A == 1 && B == 0 && C == 0 && D == 1) (E *> O) = (5.69:5.69:5.69, 5.85:5.85:5.85);
      if (S0 == 1 && S1 == 0 && A == 0 && B == 0 && C == 1 && D == 1) (E *> O) = (5.69:5.69:5.69, 5.85:5.85:5.85);
      if (S0 == 0 && S1 == 1 && A == 0 && B == 0 && C == 0 && D == 0) (E *> O) = (5.69:5.69:5.69, 5.85:5.85:5.85);
      if (S0 == 1 && S1 == 0 && A == 0 && B == 1 && C == 0 && D == 0) (E *> O) = (5.69:5.69:5.69, 5.85:5.85:5.85);
      if (S0 == 0 && S1 == 0 && A == 0 && B == 1 && C == 1 && D == 1) (E *> O) = (5.69:5.69:5.69, 5.85:5.85:5.85);
      if (S0 == 0 && S1 == 0 && A == 1 && B == 0 && C == 1 && D == 0) (E *> O) = (5.69:5.69:5.69, 5.85:5.85:5.85);
      if (S0 == 0 && S1 == 1 && A == 0 && B == 0 && C == 0 && D == 1) (E *> O) = (5.69:5.69:5.69, 5.85:5.85:5.85);
      if (S0 == 1 && S1 == 0 && A == 0 && B == 1 && C == 0 && D == 1) (E *> O) = (5.69:5.69:5.69, 5.85:5.85:5.85);
      if (S0 == 1 && S1 == 0 && A == 1 && B == 0 && C == 0 && D == 0) (E *> O) = (5.69:5.69:5.69, 5.85:5.85:5.85);
      if (S0 == 0 && S1 == 0 && A == 1 && B == 0 && C == 1 && D == 1) (E *> O) = (5.69:5.69:5.69, 5.85:5.85:5.85);
      if (S0 == 0 && S1 == 0 && A == 1 && B == 1 && C == 0 && D == 0) (E *> O) = (5.69:5.69:5.69, 5.85:5.85:5.85);
      if (S0 == 0 && S1 == 1 && A == 0 && B == 0 && C == 1 && D == 0) (E *> O) = (5.69:5.69:5.69, 5.85:5.85:5.85);
      if (S0 == 1 && S1 == 0 && A == 0 && B == 1 && C == 1 && D == 0) (E *> O) = (5.69:5.69:5.69, 5.85:5.85:5.85);
      if (S0 == 1 && S1 == 0 && A == 1 && B == 0 && C == 0 && D == 1) (E *> O) = (5.69:5.69:5.69, 5.85:5.85:5.85);
      if (S0 == 1 && S1 == 1 && A == 0 && B == 0 && C == 0 && D == 0) (E *> O) = (5.69:5.69:5.69, 5.85:5.85:5.85);
      if (S0 == 0 && S1 == 0 && A == 1 && B == 1 && C == 0 && D == 1) (E *> O) = (5.69:5.69:5.69, 5.85:5.85:5.85);
      if (S0 == 0 && S1 == 1 && A == 0 && B == 0 && C == 1 && D == 1) (E *> O) = (5.69:5.69:5.69, 5.85:5.85:5.85);
      if (S0 == 1 && S1 == 0 && A == 0 && B == 1 && C == 1 && D == 1) (E *> O) = (5.69:5.69:5.69, 5.85:5.85:5.85);
      if (S0 == 0 && S1 == 1 && A == 0 && B == 1 && C == 0 && D == 0) (E *> O) = (5.69:5.69:5.69, 5.85:5.85:5.85);
      if (S0 == 1 && S1 == 1 && A == 0 && B == 0 && C == 0 && D == 1) (E *> O) = (5.69:5.69:5.69, 5.85:5.85:5.85);
      if (S0 == 1 && S1 == 0 && A == 1 && B == 0 && C == 1 && D == 0) (E *> O) = (5.69:5.69:5.69, 5.85:5.85:5.85);
      if (S0 == 0 && S1 == 0 && A == 1 && B == 1 && C == 1 && D == 0) (E *> O) = (5.69:5.69:5.69, 5.85:5.85:5.85);
      if (S0 == 0 && S1 == 1 && A == 0 && B == 1 && C == 0 && D == 1) (E *> O) = (5.69:5.69:5.69, 5.85:5.85:5.85);
      if (S0 == 1 && S1 == 0 && A == 1 && B == 0 && C == 1 && D == 1) (E *> O) = (5.69:5.69:5.69, 5.85:5.85:5.85);
      if (S0 == 0 && S1 == 1 && A == 1 && B == 0 && C == 0 && D == 0) (E *> O) = (5.69:5.69:5.69, 5.85:5.85:5.85);
      if (S0 == 1 && S1 == 1 && A == 0 && B == 0 && C == 1 && D == 0) (E *> O) = (5.69:5.69:5.69, 5.85:5.85:5.85);
      if (S0 == 1 && S1 == 0 && A == 1 && B == 1 && C == 0 && D == 0) (E *> O) = (5.69:5.69:5.69, 5.85:5.85:5.85);
      if (S0 == 0 && S1 == 0 && A == 1 && B == 1 && C == 1 && D == 1) (E *> O) = (5.69:5.69:5.69, 5.85:5.85:5.85);
      ifnone (E *> O) = (5.69:5.69:5.69, 5.85:5.85:5.85);
      if (A == 1 && B == 0 && D == 1 && E == 1) (C *> O) = (16.80:16.80:16.80, 17.19:17.19:17.19);
      if (A == 1 && B == 1 && D == 0 && E == 0) (C *> O) = (16.80:16.80:16.80, 17.19:17.19:17.19);
      if (A == 1 && B == 1 && D == 0 && E == 1) (C *> O) = (16.80:16.80:16.80, 17.19:17.19:17.19);
      if (A == 1 && B == 1 && D == 1 && E == 0) (C *> O) = (16.80:16.80:16.80, 17.19:17.19:17.19);
      if (A == 1 && B == 1 && D == 1 && E == 1) (C *> O) = (16.80:16.80:16.80, 17.19:17.19:17.19);
      if (A == 0 && B == 0 && D == 0 && E == 0) (C *> O) = (16.80:16.80:16.80, 17.19:17.19:17.19);
      if (A == 0 && B == 0 && D == 0 && E == 1) (C *> O) = (16.80:16.80:16.80, 17.19:17.19:17.19);
      if (A == 0 && B == 0 && D == 1 && E == 0) (C *> O) = (16.80:16.80:16.80, 17.19:17.19:17.19);
      if (A == 0 && B == 0 && D == 1 && E == 1) (C *> O) = (16.80:16.80:16.80, 17.19:17.19:17.19);
      if (A == 0 && B == 1 && D == 0 && E == 0) (C *> O) = (16.80:16.80:16.80, 17.19:17.19:17.19);
      if (A == 0 && B == 1 && D == 0 && E == 1) (C *> O) = (16.80:16.80:16.80, 17.19:17.19:17.19);
      if (A == 1 && B == 0 && D == 0 && E == 0) (C *> O) = (16.80:16.80:16.80, 17.19:17.19:17.19);
      if (A == 1 && B == 0 && D == 0 && E == 1) (C *> O) = (16.80:16.80:16.80, 17.19:17.19:17.19);
      if (A == 0 && B == 1 && D == 1 && E == 0) (C *> O) = (16.80:16.80:16.80, 17.19:17.19:17.19);
      if (A == 0 && B == 1 && D == 1 && E == 1) (C *> O) = (16.80:16.80:16.80, 17.19:17.19:17.19);
      if (A == 1 && B == 0 && D == 1 && E == 0) (C *> O) = (16.80:16.80:16.80, 17.19:17.19:17.19);
      ifnone (C *> O) = (16.80:16.80:16.80, 17.19:17.19:17.19);
      if (A == 0 && C == 1 && D == 0 && E == 1) (B *> O) = (16.51:16.51:16.51, 16.97:16.97:16.97);
      if (A == 1 && C == 0 && D == 0 && E == 0) (B *> O) = (16.51:16.51:16.51, 16.97:16.97:16.97);
      if (A == 1 && C == 0 && D == 0 && E == 1) (B *> O) = (16.51:16.51:16.51, 16.97:16.97:16.97);
      if (A == 0 && C == 1 && D == 1 && E == 0) (B *> O) = (16.51:16.51:16.51, 16.97:16.97:16.97);
      if (A == 0 && C == 1 && D == 1 && E == 1) (B *> O) = (16.51:16.51:16.51, 16.97:16.97:16.97);
      if (A == 1 && C == 0 && D == 1 && E == 0) (B *> O) = (16.51:16.51:16.51, 16.97:16.97:16.97);
      if (A == 1 && C == 0 && D == 1 && E == 1) (B *> O) = (16.51:16.51:16.51, 16.98:16.98:16.98);
      if (A == 1 && C == 1 && D == 0 && E == 0) (B *> O) = (16.51:16.51:16.51, 16.97:16.97:16.97);
      if (A == 1 && C == 1 && D == 0 && E == 1) (B *> O) = (16.51:16.51:16.51, 16.97:16.97:16.97);
      if (A == 1 && C == 1 && D == 1 && E == 0) (B *> O) = (16.51:16.51:16.51, 16.97:16.97:16.97);
      if (A == 1 && C == 1 && D == 1 && E == 1) (B *> O) = (16.51:16.51:16.51, 16.98:16.98:16.98);
      if (A == 0 && C == 0 && D == 0 && E == 0) (B *> O) = (16.51:16.51:16.51, 16.97:16.97:16.97);
      if (A == 0 && C == 0 && D == 0 && E == 1) (B *> O) = (16.51:16.51:16.51, 16.97:16.97:16.97);
      if (A == 0 && C == 0 && D == 1 && E == 0) (B *> O) = (16.51:16.51:16.51, 16.97:16.97:16.97);
      if (A == 0 && C == 0 && D == 1 && E == 1) (B *> O) = (16.51:16.51:16.51, 16.97:16.97:16.97);
      if (A == 0 && C == 1 && D == 0 && E == 0) (B *> O) = (16.51:16.51:16.51, 16.97:16.97:16.97);
      ifnone (B *> O) = (16.51:16.51:16.51, 16.97:16.97:16.97);
      if (A == 0 && B == 0 && C == 0 && E == 0) (D *> O) = (16.31:16.31:16.31, 16.10:16.10:16.10);
      if (A == 0 && B == 0 && C == 0 && E == 1) (D *> O) = (16.31:16.31:16.31, 16.10:16.10:16.10);
      if (A == 0 && B == 0 && C == 1 && E == 0) (D *> O) = (16.31:16.31:16.31, 16.10:16.10:16.10);
      if (A == 0 && B == 0 && C == 1 && E == 1) (D *> O) = (16.31:16.31:16.31, 16.10:16.10:16.10);
      if (A == 0 && B == 1 && C == 0 && E == 0) (D *> O) = (16.31:16.31:16.31, 16.10:16.10:16.10);
      if (A == 0 && B == 1 && C == 0 && E == 1) (D *> O) = (16.31:16.31:16.31, 16.10:16.10:16.10);
      if (A == 1 && B == 0 && C == 0 && E == 0) (D *> O) = (16.31:16.31:16.31, 16.10:16.10:16.10);
      if (A == 1 && B == 0 && C == 0 && E == 1) (D *> O) = (16.31:16.31:16.31, 16.10:16.10:16.10);
      if (A == 0 && B == 1 && C == 1 && E == 0) (D *> O) = (16.31:16.31:16.31, 16.10:16.10:16.10);
      if (A == 0 && B == 1 && C == 1 && E == 1) (D *> O) = (16.31:16.31:16.31, 16.10:16.10:16.10);
      if (A == 1 && B == 0 && C == 1 && E == 0) (D *> O) = (16.31:16.31:16.31, 16.10:16.10:16.10);
      if (A == 1 && B == 0 && C == 1 && E == 1) (D *> O) = (16.31:16.31:16.31, 16.10:16.10:16.10);
      if (A == 1 && B == 1 && C == 0 && E == 0) (D *> O) = (16.31:16.31:16.31, 16.10:16.10:16.10);
      if (A == 1 && B == 1 && C == 0 && E == 1) (D *> O) = (16.31:16.31:16.31, 16.10:16.10:16.10);
      if (A == 1 && B == 1 && C == 1 && E == 0) (D *> O) = (16.31:16.31:16.31, 16.10:16.10:16.10);
      if (A == 1 && B == 1 && C == 1 && E == 1) (D *> O) = (16.31:16.31:16.31, 16.10:16.10:16.10);
      ifnone (D *> O) = (16.31:16.31:16.31, 16.10:16.10:16.10);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MUXB2BHD(O, S, A, B, EB);
   reg flag; // Notifier flag
   input A, B, S, EB;
   output O;

//Function Block
`protect
   mux2_udp g1(o1, A, B, S);
   not g2(eb1, EB);
   and g3(O, o1, eb1);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (B == 0) (A *> O) = (6.39:6.39:6.39, 6.73:6.73:6.73);
      if (B == 1) (A *> O) = (6.39:6.39:6.39, 6.73:6.73:6.73);
      ifnone (A *> O) = (6.39:6.39:6.39, 6.73:6.73:6.73);
      if (A == 1 && B == 0) (S *> O) = (8.70:8.70:8.70, 6.63:6.63:6.63);
      if (A == 0 && B == 1) (S *> O) = (5.69:5.69:5.69, 7.39:7.39:7.39);
      ifnone (S *> O) = (5.69:5.69:5.69, 7.39:7.39:7.39);
      if (S == 1 && A == 0 && B == 1) (EB *> O) = (3.97:3.97:3.97, 2.15:2.15:2.15);
      if (S == 0 && A == 1 && B == 1) (EB *> O) = (3.97:3.97:3.97, 2.15:2.15:2.15);
      if (S == 1 && A == 1 && B == 1) (EB *> O) = (3.97:3.97:3.97, 2.15:2.15:2.15);
      if (S == 0 && A == 1 && B == 0) (EB *> O) = (3.97:3.97:3.97, 2.15:2.15:2.15);
      ifnone (EB *> O) = (3.97:3.97:3.97, 2.15:2.15:2.15);
      if (A == 0) (B *> O) = (6.26:6.26:6.26, 7.34:7.34:7.34);
      if (A == 1) (B *> O) = (6.26:6.26:6.26, 7.34:7.34:7.34);
      ifnone (B *> O) = (6.26:6.26:6.26, 7.34:7.34:7.34);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MUXB2CHD(O, S, A, B, EB);
   reg flag; // Notifier flag
   input A, B, S, EB;
   output O;

//Function Block
`protect
   mux2_udp g1(o1, A, B, S);
   not g2(eb1, EB);
   and g3(O, o1, eb1);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (B == 0) (A *> O) = (6.25:6.25:6.25, 6.14:6.14:6.14);
      if (B == 1) (A *> O) = (6.25:6.25:6.25, 6.14:6.14:6.14);
      ifnone (A *> O) = (6.25:6.25:6.25, 6.14:6.14:6.14);
      if (A == 1 && B == 0) (S *> O) = (8.77:8.77:8.77, 6.44:6.44:6.44);
      if (A == 0 && B == 1) (S *> O) = (5.43:5.43:5.43, 6.80:6.80:6.80);
      ifnone (S *> O) = (5.43:5.43:5.43, 6.80:6.80:6.80);
      if (S == 1 && A == 0 && B == 1) (EB *> O) = (3.62:3.62:3.62, 2.00:2.00:2.00);
      if (S == 0 && A == 1 && B == 1) (EB *> O) = (3.62:3.62:3.62, 2.00:2.00:2.00);
      if (S == 1 && A == 1 && B == 1) (EB *> O) = (3.62:3.62:3.62, 2.00:2.00:2.00);
      if (S == 0 && A == 1 && B == 0) (EB *> O) = (3.62:3.62:3.62, 2.00:2.00:2.00);
      ifnone (EB *> O) = (3.62:3.62:3.62, 2.00:2.00:2.00);
      if (A == 0) (B *> O) = (6.07:6.07:6.07, 6.98:6.98:6.98);
      if (A == 1) (B *> O) = (6.07:6.07:6.07, 6.98:6.98:6.98);
      ifnone (B *> O) = (6.07:6.07:6.07, 6.98:6.98:6.98);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MUXB4CHD(O, S0, S1, A, B, C, D, EB);
   reg flag; // Notifier flag
   output O;
   input S0, S1, A, B, C, D, EB;

//Function Block
`protect
   mux4_udp g1(o1, A, B, C, D, S0, S1);
   not g2(e, EB);
   and g3(O, e, o1);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (B == 0 && C == 0 && D == 1) (A *> O) = (9.53:9.53:9.53, 10.22:10.22:10.22);
      if (B == 1 && C == 1 && D == 1) (A *> O) = (9.52:9.52:9.52, 10.23:10.23:10.23);
      if (B == 0 && C == 1 && D == 0) (A *> O) = (9.52:9.52:9.52, 10.23:10.23:10.23);
      if (B == 0 && C == 1 && D == 1) (A *> O) = (9.52:9.52:9.52, 10.23:10.23:10.23);
      if (B == 1 && C == 0 && D == 0) (A *> O) = (9.53:9.53:9.53, 10.22:10.22:10.22);
      if (B == 1 && C == 0 && D == 1) (A *> O) = (9.53:9.53:9.53, 10.22:10.22:10.22);
      if (B == 0 && C == 0 && D == 0) (A *> O) = (9.53:9.53:9.53, 10.22:10.22:10.22);
      if (B == 1 && C == 1 && D == 0) (A *> O) = (9.52:9.52:9.52, 10.23:10.23:10.23);
      ifnone (A *> O) = (9.52:9.52:9.52, 10.23:10.23:10.23);
      if (S0 == 0 && A == 1 && B == 0 && C == 0 && D == 0) (S1 *> O) = (8.82:8.82:8.82, 7.08:7.08:7.08);
      if (S0 == 0 && A == 0 && B == 1 && C == 1 && D == 0) (S1 *> O) = (5.99:5.99:5.99, 7.42:7.42:7.42);
      if (S0 == 0 && A == 1 && B == 0 && C == 0 && D == 1) (S1 *> O) = (8.82:8.82:8.82, 7.08:7.08:7.08);
      if (S0 == 1 && A == 1 && B == 1 && C == 1 && D == 0) (S1 *> O) = (8.82:8.82:8.82, 6.95:6.95:6.95);
      if (S0 == 0 && A == 0 && B == 1 && C == 1 && D == 1) (S1 *> O) = (5.99:5.99:5.99, 7.42:7.42:7.42);
      if (S0 == 1 && A == 0 && B == 1 && C == 1 && D == 0) (S1 *> O) = (8.82:8.82:8.82, 6.95:6.95:6.95);
      if (S0 == 1 && A == 1 && B == 0 && C == 0 && D == 1) (S1 *> O) = (5.88:5.88:5.88, 7.41:7.41:7.41);
      if (S0 == 1 && A == 0 && B == 0 && C == 0 && D == 1) (S1 *> O) = (5.88:5.88:5.88, 7.41:7.41:7.41);
      if (S0 == 0 && A == 0 && B == 0 && C == 1 && D == 0) (S1 *> O) = (5.99:5.99:5.99, 7.42:7.42:7.42);
      if (S0 == 0 && A == 0 && B == 0 && C == 1 && D == 1) (S1 *> O) = (5.99:5.99:5.99, 7.42:7.42:7.42);
      if (S0 == 0 && A == 1 && B == 1 && C == 0 && D == 0) (S1 *> O) = (8.82:8.82:8.82, 7.08:7.08:7.08);
      if (S0 == 1 && A == 1 && B == 0 && C == 1 && D == 1) (S1 *> O) = (5.88:5.88:5.88, 7.41:7.41:7.41);
      if (S0 == 0 && A == 1 && B == 1 && C == 0 && D == 1) (S1 *> O) = (8.82:8.82:8.82, 7.08:7.08:7.08);
      if (S0 == 1 && A == 0 && B == 0 && C == 1 && D == 1) (S1 *> O) = (5.88:5.88:5.88, 7.41:7.41:7.41);
      if (S0 == 1 && A == 1 && B == 1 && C == 0 && D == 0) (S1 *> O) = (8.82:8.82:8.82, 6.95:6.95:6.95);
      if (S0 == 1 && A == 0 && B == 1 && C == 0 && D == 0) (S1 *> O) = (8.82:8.82:8.82, 6.95:6.95:6.95);
      ifnone (S1 *> O) = (8.82:8.82:8.82, 6.95:6.95:6.95);
      if (S1 == 0 && A == 0 && B == 1 && C == 1 && D == 1) (S0 *> O) = (8.59:8.59:8.59, 11.02:11.02:11.02);
      if (S1 == 1 && A == 0 && B == 1 && C == 1 && D == 0) (S0 *> O) = (11.90:11.90:11.90, 9.75:9.75:9.75);
      if (S1 == 1 && A == 1 && B == 0 && C == 0 && D == 1) (S0 *> O) = (8.40:8.40:8.40, 12.07:12.07:12.07);
      if (S1 == 0 && A == 1 && B == 0 && C == 1 && D == 0) (S0 *> O) = (12.53:12.53:12.53, 9.86:9.86:9.86);
      if (S1 == 1 && A == 0 && B == 0 && C == 0 && D == 1) (S0 *> O) = (8.39:8.39:8.39, 11.92:11.92:11.92);
      if (S1 == 0 && A == 1 && B == 0 && C == 1 && D == 1) (S0 *> O) = (12.03:12.03:12.03, 9.84:9.84:9.84);
      if (S1 == 1 && A == 1 && B == 0 && C == 1 && D == 0) (S0 *> O) = (12.70:12.70:12.70, 9.94:9.94:9.94);
      if (S1 == 1 && A == 0 && B == 0 && C == 1 && D == 0) (S0 *> O) = (12.39:12.39:12.39, 9.87:9.87:9.87);
      if (S1 == 0 && A == 0 && B == 1 && C == 0 && D == 0) (S0 *> O) = (8.59:8.59:8.59, 11.05:11.05:11.05);
      if (S1 == 0 && A == 0 && B == 1 && C == 0 && D == 1) (S0 *> O) = (8.63:8.63:8.63, 10.83:10.83:10.83);
      if (S1 == 1 && A == 1 && B == 1 && C == 0 && D == 1) (S0 *> O) = (8.39:8.39:8.39, 11.87:11.87:11.87);
      if (S1 == 0 && A == 1 && B == 0 && C == 0 && D == 0) (S0 *> O) = (12.19:12.19:12.19, 9.84:9.84:9.84);
      if (S1 == 1 && A == 0 && B == 1 && C == 0 && D == 1) (S0 *> O) = (8.38:8.38:8.38, 11.67:11.67:11.67);
      if (S1 == 0 && A == 0 && B == 1 && C == 1 && D == 0) (S0 *> O) = (8.56:8.56:8.56, 11.20:11.20:11.20);
      if (S1 == 0 && A == 1 && B == 0 && C == 0 && D == 1) (S0 *> O) = (11.69:11.69:11.69, 9.75:9.75:9.75);
      if (S1 == 1 && A == 1 && B == 1 && C == 1 && D == 0) (S0 *> O) = (12.23:12.23:12.23, 9.87:9.87:9.87);
      ifnone (S0 *> O) = (12.23:12.23:12.23, 9.87:9.87:9.87);
      if (S0 == 0 && S1 == 1 && A == 1 && B == 0 && C == 1 && D == 0) (EB *> O) = (3.65:3.65:3.65, 2.00:2.00:2.00);
      if (S0 == 0 && S1 == 0 && A == 1 && B == 0 && C == 1 && D == 1) (EB *> O) = (3.65:3.65:3.65, 2.00:2.00:2.00);
      if (S0 == 1 && S1 == 1 && A == 0 && B == 1 && C == 0 && D == 1) (EB *> O) = (3.65:3.65:3.65, 2.00:2.00:2.00);
      if (S0 == 1 && S1 == 0 && A == 1 && B == 1 && C == 1 && D == 0) (EB *> O) = (3.65:3.65:3.65, 2.00:2.00:2.00);
      if (S0 == 0 && S1 == 1 && A == 0 && B == 0 && C == 1 && D == 0) (EB *> O) = (3.65:3.65:3.65, 2.00:2.00:2.00);
      if (S0 == 0 && S1 == 0 && A == 1 && B == 1 && C == 0 && D == 0) (EB *> O) = (3.65:3.65:3.65, 2.00:2.00:2.00);
      if (S0 == 1 && S1 == 0 && A == 0 && B == 1 && C == 1 && D == 0) (EB *> O) = (3.65:3.65:3.65, 2.00:2.00:2.00);
      if (S0 == 0 && S1 == 1 && A == 1 && B == 0 && C == 1 && D == 1) (EB *> O) = (3.65:3.65:3.65, 2.00:2.00:2.00);
      if (S0 == 1 && S1 == 0 && A == 1 && B == 1 && C == 1 && D == 1) (EB *> O) = (3.65:3.65:3.65, 2.00:2.00:2.00);
      if (S0 == 0 && S1 == 1 && A == 0 && B == 0 && C == 1 && D == 1) (EB *> O) = (3.65:3.65:3.65, 2.00:2.00:2.00);
      if (S0 == 0 && S1 == 0 && A == 1 && B == 1 && C == 0 && D == 1) (EB *> O) = (3.65:3.65:3.65, 2.00:2.00:2.00);
      if (S0 == 1 && S1 == 1 && A == 1 && B == 0 && C == 0 && D == 1) (EB *> O) = (3.65:3.65:3.65, 2.00:2.00:2.00);
      if (S0 == 1 && S1 == 0 && A == 0 && B == 1 && C == 1 && D == 1) (EB *> O) = (3.65:3.65:3.65, 2.00:2.00:2.00);
      if (S0 == 1 && S1 == 1 && A == 1 && B == 1 && C == 1 && D == 1) (EB *> O) = (3.65:3.65:3.65, 2.00:2.00:2.00);
      if (S0 == 1 && S1 == 1 && A == 0 && B == 0 && C == 0 && D == 1) (EB *> O) = (3.65:3.65:3.65, 2.00:2.00:2.00);
      if (S0 == 1 && S1 == 1 && A == 0 && B == 1 && C == 1 && D == 1) (EB *> O) = (3.65:3.65:3.65, 2.00:2.00:2.00);
      if (S0 == 0 && S1 == 0 && A == 1 && B == 0 && C == 0 && D == 0) (EB *> O) = (3.65:3.65:3.65, 2.00:2.00:2.00);
      if (S0 == 0 && S1 == 0 && A == 1 && B == 1 && C == 1 && D == 0) (EB *> O) = (3.65:3.65:3.65, 2.00:2.00:2.00);
      if (S0 == 0 && S1 == 0 && A == 1 && B == 0 && C == 0 && D == 1) (EB *> O) = (3.65:3.65:3.65, 2.00:2.00:2.00);
      if (S0 == 1 && S1 == 0 && A == 1 && B == 1 && C == 0 && D == 0) (EB *> O) = (3.65:3.65:3.65, 2.00:2.00:2.00);
      if (S0 == 0 && S1 == 1 && A == 1 && B == 1 && C == 1 && D == 0) (EB *> O) = (3.65:3.65:3.65, 2.00:2.00:2.00);
      if (S0 == 0 && S1 == 0 && A == 1 && B == 1 && C == 1 && D == 1) (EB *> O) = (3.65:3.65:3.65, 2.00:2.00:2.00);
      if (S0 == 1 && S1 == 1 && A == 1 && B == 0 && C == 1 && D == 1) (EB *> O) = (3.65:3.65:3.65, 2.00:2.00:2.00);
      if (S0 == 1 && S1 == 0 && A == 0 && B == 1 && C == 0 && D == 0) (EB *> O) = (3.65:3.65:3.65, 2.00:2.00:2.00);
      if (S0 == 0 && S1 == 1 && A == 0 && B == 1 && C == 1 && D == 0) (EB *> O) = (3.65:3.65:3.65, 2.00:2.00:2.00);
      if (S0 == 1 && S1 == 1 && A == 0 && B == 0 && C == 1 && D == 1) (EB *> O) = (3.65:3.65:3.65, 2.00:2.00:2.00);
      if (S0 == 1 && S1 == 0 && A == 1 && B == 1 && C == 0 && D == 1) (EB *> O) = (3.65:3.65:3.65, 2.00:2.00:2.00);
      if (S0 == 0 && S1 == 1 && A == 1 && B == 1 && C == 1 && D == 1) (EB *> O) = (3.65:3.65:3.65, 2.00:2.00:2.00);
      if (S0 == 0 && S1 == 0 && A == 1 && B == 0 && C == 1 && D == 0) (EB *> O) = (3.65:3.65:3.65, 2.00:2.00:2.00);
      if (S0 == 1 && S1 == 0 && A == 0 && B == 1 && C == 0 && D == 1) (EB *> O) = (3.65:3.65:3.65, 2.00:2.00:2.00);
      if (S0 == 0 && S1 == 1 && A == 0 && B == 1 && C == 1 && D == 1) (EB *> O) = (3.65:3.65:3.65, 2.00:2.00:2.00);
      if (S0 == 1 && S1 == 1 && A == 1 && B == 1 && C == 0 && D == 1) (EB *> O) = (3.65:3.65:3.65, 2.00:2.00:2.00);
      ifnone (EB *> O) = (3.65:3.65:3.65, 2.00:2.00:2.00);
      if (A == 1 && B == 0 && D == 0) (C *> O) = (10.08:10.08:10.08, 11.72:11.72:11.72);
      if (A == 1 && B == 0 && D == 1) (C *> O) = (10.08:10.08:10.08, 11.72:11.72:11.72);
      if (A == 0 && B == 0 && D == 0) (C *> O) = (10.08:10.08:10.08, 11.72:11.72:11.72);
      if (A == 1 && B == 1 && D == 0) (C *> O) = (10.08:10.08:10.08, 11.72:11.72:11.72);
      if (A == 0 && B == 0 && D == 1) (C *> O) = (10.08:10.08:10.08, 11.72:11.72:11.72);
      if (A == 1 && B == 1 && D == 1) (C *> O) = (10.08:10.08:10.08, 11.72:11.72:11.72);
      if (A == 0 && B == 1 && D == 0) (C *> O) = (10.08:10.08:10.08, 11.72:11.72:11.72);
      if (A == 0 && B == 1 && D == 1) (C *> O) = (10.08:10.08:10.08, 11.72:11.72:11.72);
      ifnone (C *> O) = (10.08:10.08:10.08, 11.72:11.72:11.72);
      if (A == 1 && C == 1 && D == 0) (B *> O) = (9.40:9.40:9.40, 10.49:10.49:10.49);
      if (A == 0 && C == 0 && D == 1) (B *> O) = (9.40:9.40:9.40, 10.49:10.49:10.49);
      if (A == 1 && C == 1 && D == 1) (B *> O) = (9.40:9.40:9.40, 10.49:10.49:10.49);
      if (A == 0 && C == 1 && D == 0) (B *> O) = (9.40:9.40:9.40, 10.49:10.49:10.49);
      if (A == 0 && C == 1 && D == 1) (B *> O) = (9.40:9.40:9.40, 10.49:10.49:10.49);
      if (A == 1 && C == 0 && D == 0) (B *> O) = (9.40:9.40:9.40, 10.49:10.49:10.49);
      if (A == 1 && C == 0 && D == 1) (B *> O) = (9.40:9.40:9.40, 10.49:10.49:10.49);
      if (A == 0 && C == 0 && D == 0) (B *> O) = (9.40:9.40:9.40, 10.49:10.49:10.49);
      ifnone (B *> O) = (9.40:9.40:9.40, 10.49:10.49:10.49);
      if (A == 1 && B == 1 && C == 0) (D *> O) = (8.79:8.79:8.79, 9.97:9.97:9.97);
      if (A == 0 && B == 0 && C == 1) (D *> O) = (8.79:8.79:8.79, 9.97:9.97:9.97);
      if (A == 1 && B == 1 && C == 1) (D *> O) = (8.79:8.79:8.79, 9.97:9.97:9.97);
      if (A == 0 && B == 1 && C == 0) (D *> O) = (8.79:8.79:8.79, 9.97:9.97:9.97);
      if (A == 0 && B == 1 && C == 1) (D *> O) = (8.79:8.79:8.79, 9.97:9.97:9.97);
      if (A == 1 && B == 0 && C == 0) (D *> O) = (8.79:8.79:8.79, 9.97:9.97:9.97);
      if (A == 1 && B == 0 && C == 1) (D *> O) = (8.79:8.79:8.79, 9.97:9.97:9.97);
      if (A == 0 && B == 0 && C == 0) (D *> O) = (8.79:8.79:8.79, 9.97:9.97:9.97);
      ifnone (D *> O) = (8.79:8.79:8.79, 9.97:9.97:9.97);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MXL2CHD(OB, S, A, B);
   reg flag; // Notifier flag
   input A, B, S;
   output OB;

//Function Block
`protect
   mux2_udp g1(o, A, B, S);
   not g2(OB, o);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (B == 0) (A *> OB) = (2.78:2.78:2.78, 1.98:1.98:1.98);
      if (B == 1) (A *> OB) = (4.22:4.22:4.22, 2.06:2.06:2.06);
      ifnone (A *> OB) = (4.22:4.22:4.22, 2.06:2.06:2.06);
      if (A == 1 && B == 0) (S *> OB) = (6.04:6.04:6.04, 6.35:6.35:6.35);
      if (A == 0 && B == 1) (S *> OB) = (5.75:5.75:5.75, 2.61:2.61:2.61);
      ifnone (S *> OB) = (5.75:5.75:5.75, 2.61:2.61:2.61);
      if (A == 0) (B *> OB) = (4.57:4.57:4.57, 3.09:3.09:3.09);
      if (A == 1) (B *> OB) = (6.27:6.27:6.27, 2.80:2.80:2.80);
      ifnone (B *> OB) = (6.27:6.27:6.27, 2.80:2.80:2.80);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MXL2EHD(OB, S, A, B);
   reg flag; // Notifier flag
   input A, B, S;
   output OB;

//Function Block
`protect
   mux2_udp g1(o, A, B, S);
   not g2(OB, o);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (B == 0) (A *> OB) = (9.25:9.25:9.25, 8.34:8.34:8.34);
      if (B == 1) (A *> OB) = (9.25:9.25:9.25, 8.34:8.34:8.34);
      ifnone (A *> OB) = (9.25:9.25:9.25, 8.34:8.34:8.34);
      if (A == 1 && B == 0) (S *> OB) = (8.56:8.56:8.56, 10.62:10.62:10.62);
      if (A == 0 && B == 1) (S *> OB) = (9.43:9.43:9.43, 7.31:7.31:7.31);
      ifnone (S *> OB) = (9.43:9.43:9.43, 7.31:7.31:7.31);
      if (A == 0) (B *> OB) = (9.84:9.84:9.84, 8.54:8.54:8.54);
      if (A == 1) (B *> OB) = (9.84:9.84:9.84, 8.54:8.54:8.54);
      ifnone (B *> OB) = (9.84:9.84:9.84, 8.54:8.54:8.54);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MXL2HHD(OB, S, A, B);
   reg flag; // Notifier flag
   input A, B, S;
   output OB;

//Function Block
`protect
   mux2_udp g1(o, A, B, S);
   not g2(OB, o);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (B == 0) (A *> OB) = (8.69:8.69:8.69, 8.03:8.03:8.03);
      if (B == 1) (A *> OB) = (8.69:8.69:8.69, 8.03:8.03:8.03);
      ifnone (A *> OB) = (8.69:8.69:8.69, 8.03:8.03:8.03);
      if (A == 1 && B == 0) (S *> OB) = (8.45:8.45:8.45, 10.39:10.39:10.39);
      if (A == 0 && B == 1) (S *> OB) = (9.33:9.33:9.33, 7.33:7.33:7.33);
      ifnone (S *> OB) = (9.33:9.33:9.33, 7.33:7.33:7.33);
      if (A == 0) (B *> OB) = (8.93:8.93:8.93, 7.92:7.92:7.92);
      if (A == 1) (B *> OB) = (8.93:8.93:8.93, 7.92:7.92:7.92);
      ifnone (B *> OB) = (8.93:8.93:8.93, 7.92:7.92:7.92);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MXL2KHD(OB, S, A, B);
   reg flag; // Notifier flag
   input A, B, S;
   output OB;

//Function Block
`protect
   mux2_udp g1(o, A, B, S);
   not g2(OB, o);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (B == 0) (A *> OB) = (9.57:9.57:9.57, 8.94:8.94:8.94);
      if (B == 1) (A *> OB) = (9.57:9.57:9.57, 8.94:8.94:8.94);
      ifnone (A *> OB) = (9.57:9.57:9.57, 8.94:8.94:8.94);
      if (A == 1 && B == 0) (S *> OB) = (9.28:9.28:9.28, 11.57:11.57:11.57);
      if (A == 0 && B == 1) (S *> OB) = (10.08:10.08:10.08, 8.20:8.20:8.20);
      ifnone (S *> OB) = (10.08:10.08:10.08, 8.20:8.20:8.20);
      if (A == 0) (B *> OB) = (9.85:9.85:9.85, 8.81:8.81:8.81);
      if (A == 1) (B *> OB) = (9.85:9.85:9.85, 8.81:8.81:8.81);
      ifnone (B *> OB) = (9.85:9.85:9.85, 8.81:8.81:8.81);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module MXL3EHD(OB, S0, S1, A, B, C);
   reg flag; // Notifier flag
   input A, B, C, S0, S1;
   output OB;

//Function Block
`protect
   mux3_udp g1(o, A, B, C, S0, S1);
   not g2(OB, o);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (B == 1 && C == 1) (A *> OB) = (12.59:12.59:12.59, 11.88:11.88:11.88);
      if (B == 0 && C == 1) (A *> OB) = (12.59:12.59:12.59, 11.88:11.88:11.88);
      if (B == 1 && C == 0) (A *> OB) = (12.59:12.59:12.59, 11.88:11.88:11.88);
      if (B == 0 && C == 0) (A *> OB) = (12.59:12.59:12.59, 11.88:11.88:11.88);
      ifnone (A *> OB) = (12.59:12.59:12.59, 11.88:11.88:11.88);
      if (S0 == 0 && A == 0 && B == 0 && C == 1) (S1 *> OB) = (10.58:10.58:10.58, 7.66:7.66:7.66);
      if (S0 == 0 && A == 1 && B == 0 && C == 0) (S1 *> OB) = (9.02:9.02:9.02, 12.11:12.11:12.11);
      if (S0 == 1 && A == 1 && B == 0 && C == 1) (S1 *> OB) = (10.56:10.56:10.56, 7.66:7.66:7.66);
      if (S0 == 1 && A == 1 && B == 1 && C == 0) (S1 *> OB) = (9.02:9.02:9.02, 12.12:12.12:12.12);
      if (S0 == 0 && A == 0 && B == 1 && C == 1) (S1 *> OB) = (10.58:10.58:10.58, 7.66:7.66:7.66);
      if (S0 == 0 && A == 1 && B == 1 && C == 0) (S1 *> OB) = (9.02:9.02:9.02, 12.11:12.11:12.11);
      if (S0 == 1 && A == 0 && B == 0 && C == 1) (S1 *> OB) = (10.56:10.56:10.56, 7.66:7.66:7.66);
      if (S0 == 1 && A == 0 && B == 1 && C == 0) (S1 *> OB) = (9.02:9.02:9.02, 12.12:12.12:12.12);
      ifnone (S1 *> OB) = (9.02:9.02:9.02, 12.12:12.12:12.12);
      if (A == 1 && B == 0 && C == 1) (S0 *> OB) = (12.34:12.34:12.34, 14.30:14.30:14.30);
      if (A == 0 && B == 1 && C == 1) (S0 *> OB) = (14.04:14.04:14.04, 11.12:11.12:11.12);
      if (A == 1 && B == 0 && C == 0) (S0 *> OB) = (12.34:12.34:12.34, 14.30:14.30:14.30);
      if (A == 0 && B == 1 && C == 0) (S0 *> OB) = (14.04:14.04:14.04, 11.12:11.12:11.12);
      ifnone (S0 *> OB) = (14.04:14.04:14.04, 11.12:11.12:11.12);
      if (S0 == 0 && A == 0 && B == 0) (C *> OB) = (9.86:9.86:9.86, 8.65:8.65:8.65);
      if (S0 == 1 && A == 1 && B == 0) (C *> OB) = (9.86:9.86:9.86, 8.65:8.65:8.65);
      if (S0 == 1 && A == 0 && B == 1) (C *> OB) = (9.86:9.86:9.86, 8.65:8.65:8.65);
      if (S0 == 0 && A == 1 && B == 1) (C *> OB) = (9.86:9.86:9.86, 8.65:8.65:8.65);
      if (S0 == 1 && A == 0 && B == 0) (C *> OB) = (9.86:9.86:9.86, 8.65:8.65:8.65);
      if (S0 == 0 && A == 1 && B == 0) (C *> OB) = (9.86:9.86:9.86, 8.65:8.65:8.65);
      if (S0 == 0 && A == 0 && B == 1) (C *> OB) = (9.86:9.86:9.86, 8.65:8.65:8.65);
      if (S0 == 1 && A == 1 && B == 1) (C *> OB) = (9.86:9.86:9.86, 8.65:8.65:8.65);
      ifnone (C *> OB) = (9.86:9.86:9.86, 8.65:8.65:8.65);
      if (A == 1 && C == 1) (B *> OB) = (12.92:12.92:12.92, 11.79:11.79:11.79);
      if (A == 1 && C == 0) (B *> OB) = (12.92:12.92:12.92, 11.79:11.79:11.79);
      if (A == 0 && C == 1) (B *> OB) = (12.92:12.92:12.92, 11.79:11.79:11.79);
      if (A == 0 && C == 0) (B *> OB) = (12.92:12.92:12.92, 11.79:11.79:11.79);
      ifnone (B *> OB) = (12.92:12.92:12.92, 11.79:11.79:11.79);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module ND2CHD(O, I1, I2);
   output O;
   input I1, I2;

//Function Block
`protect
   nand g1(O, I1, I2);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (2.44:2.44:2.44, 1.50:1.50:1.50);
      (I2 *> O) = (3.11:3.11:3.11, 1.53:1.53:1.53);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module ND2DHD(O, I1, I2);
   output O;
   input I1, I2;

//Function Block
`protect
   nand g1(O, I1, I2);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (2.11:2.11:2.11, 1.61:1.61:1.61);
      (I2 *> O) = (2.63:2.63:2.63, 1.63:1.63:1.63);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module ND2HHD(O, I1, I2);
   output O;
   input I1, I2;

//Function Block
`protect
   nand g1(O, I1, I2);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (1.73:1.73:1.73, 1.30:1.30:1.30);
      (I2 *> O) = (2.15:2.15:2.15, 1.53:1.53:1.53);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module ND2KHD(O, I1, I2);
   output O;
   input I1, I2;

//Function Block
`protect
   nand g1(O, I1, I2);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (1.63:1.63:1.63, 1.48:1.48:1.48);
      (I2 *> O) = (1.88:1.88:1.88, 1.60:1.60:1.60);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module ND3CHD(O, I1, I2, I3);
   output O;
   input I1, I2, I3;

//Function Block
`protect
   nand g1(O, I1, I2, I3);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (2.84:2.84:2.84, 1.93:1.93:1.93);
      (I2 *> O) = (3.47:3.47:3.47, 2.20:2.20:2.20);
      (I3 *> O) = (4.01:4.01:4.01, 2.36:2.36:2.36);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module ND3EHD(O, I1, I2, I3);
   output O;
   input I1, I2, I3;

//Function Block
`protect
   nand g1(O, I1, I2, I3);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (2.39:2.39:2.39, 1.68:1.68:1.68);
      (I2 *> O) = (3.04:3.04:3.04, 1.99:1.99:1.99);
      (I3 *> O) = (3.54:3.54:3.54, 2.14:2.14:2.14);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module ND3HHD(O, I1, I2, I3);
   output O;
   input I1, I2, I3;

//Function Block
`protect
   nand g1(O, I1, I2, I3);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (8.00:8.00:8.00, 7.04:7.04:7.04);
      (I2 *> O) = (8.99:8.99:8.99, 7.33:7.33:7.33);
      (I3 *> O) = (9.89:9.89:9.89, 7.48:7.48:7.48);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module ND4CHD(O, I1, I2, I3, I4);
   output O;
   input I1, I2, I3, I4;

//Function Block
`protect
   nand g1(O, I1, I2, I3, I4);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (9.28:9.28:9.28, 8.40:8.40:8.40);
      (I2 *> O) = (9.83:9.83:9.83, 8.47:8.47:8.47);
      (I3 *> O) = (9.95:9.95:9.95, 9.33:9.33:9.33);
      (I4 *> O) = (10.51:10.51:10.51, 9.40:9.40:9.40);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module ND4EHD(O, I1, I2, I3, I4);
   output O;
   input I1, I2, I3, I4;

//Function Block
`protect
   nand g1(O, I1, I2, I3, I4);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (9.24:9.24:9.24, 8.48:8.48:8.48);
      (I2 *> O) = (9.80:9.80:9.80, 8.55:8.55:8.55);
      (I3 *> O) = (9.95:9.95:9.95, 9.42:9.42:9.42);
      (I4 *> O) = (10.52:10.52:10.52, 9.49:9.49:9.49);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module ND4HHD(O, I1, I2, I3, I4);
   output O;
   input I1, I2, I3, I4;

//Function Block
`protect
   nand g1(O, I1, I2, I3, I4);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (8.41:8.41:8.41, 8.69:8.69:8.69);
      (I2 *> O) = (8.97:8.97:8.97, 8.78:8.78:8.78);
      (I3 *> O) = (9.03:9.03:9.03, 9.74:9.74:9.74);
      (I4 *> O) = (9.59:9.59:9.59, 9.82:9.82:9.82);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module ND4KHD(O, I1, I2, I3, I4);
   output O;
   input I1, I2, I3, I4;

//Function Block
`protect
   nand g1(O, I1, I2, I3, I4);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (9.61:9.61:9.61, 9.30:9.30:9.30);
      (I2 *> O) = (10.13:10.13:10.13, 9.37:9.37:9.37);
      (I3 *> O) = (10.37:10.37:10.37, 10.44:10.44:10.44);
      (I4 *> O) = (10.90:10.90:10.90, 10.51:10.51:10.51);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module ND5EHD(O, I1, I2, I3, I4, I5);
   output O;
   input I1, I2, I3, I4, I5;

//Function Block
`protect
   nand g1(O, I1, I2, I3, I4, I5);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (8.68:8.68:8.68, 7.42:7.42:7.42);
      (I2 *> O) = (9.69:9.69:9.69, 7.70:7.70:7.70);
      (I3 *> O) = (10.63:10.63:10.63, 7.86:7.86:7.86);
      (I4 *> O) = (7.44:7.44:7.44, 7.44:7.44:7.44);
      (I5 *> O) = (8.28:8.28:8.28, 7.59:7.59:7.59);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module ND5HHD(O, I1, I2, I3, I4, I5);
   output O;
   input I1, I2, I3, I4, I5;

//Function Block
`protect
   nand g1(O, I1, I2, I3, I4, I5);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (9.01:9.01:9.01, 8.86:8.86:8.86);
      (I2 *> O) = (10.02:10.02:10.02, 9.14:9.14:9.14);
      (I3 *> O) = (10.97:10.97:10.97, 9.29:9.29:9.29);
      (I4 *> O) = (7.56:7.56:7.56, 8.67:8.67:8.67);
      (I5 *> O) = (8.49:8.49:8.49, 8.83:8.83:8.83);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module ND6EHD(O, I1, I2, I3, I4, I5, I6);
   output O;
   input I1, I2, I3, I4, I5, I6;

//Function Block
`protect
   nand g1(O, I1, I2, I3, I4, I5, I6);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (9.05:9.05:9.05, 7.97:7.97:7.97);
      (I2 *> O) = (10.00:10.00:10.00, 8.25:8.25:8.25);
      (I3 *> O) = (10.89:10.89:10.89, 8.41:8.41:8.41);
      (I6 *> O) = (10.84:10.84:10.84, 8.85:8.85:8.85);
      (I5 *> O) = (9.91:9.91:9.91, 8.68:8.68:8.68);
      (I4 *> O) = (8.91:8.91:8.91, 8.39:8.39:8.39);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module ND8DHD(O, I1, I2, I3, I4, I5, I6, I7, I8);
   output O;
   input I1, I2, I3, I4, I5, I6, I7, I8;

//Function Block
`protect
   nand g1(O, I1, I2, I3, I4, I5, I6, I7, I8);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (9.37:9.37:9.37, 11.82:11.82:11.82);
      (I2 *> O) = (10.07:10.07:10.07, 11.92:11.92:11.92);
      (I3 *> O) = (9.29:9.29:9.29, 11.13:11.13:11.13);
      (I4 *> O) = (9.98:9.98:9.98, 11.24:11.24:11.24);
      (I5 *> O) = (8.87:8.87:8.87, 9.85:9.85:9.85);
      (I6 *> O) = (9.57:9.57:9.57, 9.95:9.95:9.95);
      (I7 *> O) = (8.96:8.96:8.96, 9.28:9.28:9.28);
      (I8 *> O) = (9.64:9.64:9.64, 9.38:9.38:9.38);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module NR2BHD(O, I1, I2);
   output O;
   input I1, I2;

//Function Block
`protect
   nor g1(O, I1, I2);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (3.78:3.78:3.78, 2.13:2.13:2.13);
      (I2 *> O) = (3.03:3.03:3.03, 1.75:1.75:1.75);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module NR2CHD(O, I1, I2);
   output O;
   input I1, I2;

//Function Block
`protect
   nor g1(O, I1, I2);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (3.86:3.86:3.86, 1.39:1.39:1.39);
      (I2 *> O) = (3.15:3.15:3.15, 1.18:1.18:1.18);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module NR2EHD(O, I1, I2);
   output O;
   input I1, I2;

//Function Block
`protect
   nor g1(O, I1, I2);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (3.31:3.31:3.31, 1.76:1.76:1.76);
      (I2 *> O) = (2.57:2.57:2.57, 1.43:1.43:1.43);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module NR2GHD(O, I1, I2);
   output O;
   input I1, I2;

//Function Block
`protect
   nor g1(O, I1, I2);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (2.93:2.93:2.93, 1.69:1.69:1.69);
      (I2 *> O) = (2.16:2.16:2.16, 1.32:1.32:1.32);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module NR2IHD(O, I1, I2);
   output O;
   input I1, I2;

//Function Block
`protect
   nor g1(O, I1, I2);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (2.58:2.58:2.58, 1.71:1.71:1.71);
      (I2 *> O) = (1.90:1.90:1.90, 1.30:1.30:1.30);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module NR3BHD(O, I1, I2, I3);
   output O;
   input I1, I2, I3;

//Function Block
`protect
   nor g1(O, I1, I2, I3);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (5.99:5.99:5.99, 2.95:2.95:2.95);
      (I2 *> O) = (5.41:5.41:5.41, 2.76:2.76:2.76);
      (I3 *> O) = (3.84:3.84:3.84, 2.20:2.20:2.20);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module NR3EHD(O, I1, I2, I3);
   output O;
   input I1, I2, I3;

//Function Block
`protect
   nor g1(O, I1, I2, I3);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (10.44:10.44:10.44, 8.73:8.73:8.73);
      (I2 *> O) = (9.85:9.85:9.85, 8.26:8.26:8.26);
      (I3 *> O) = (8.28:8.28:8.28, 7.47:7.47:7.47);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module NR3HHD(O, I1, I2, I3);
   output O;
   input I1, I2, I3;

//Function Block
`protect
   nor g1(O, I1, I2, I3);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (10.90:10.90:10.90, 8.43:8.43:8.43);
      (I2 *> O) = (10.32:10.32:10.32, 7.96:7.96:7.96);
      (I3 *> O) = (8.75:8.75:8.75, 7.17:7.17:7.17);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module NR4CHD(O, I1, I2, I3, I4);
   output O;
   input I1, I2, I3, I4;

//Function Block
`protect
   nor g1(O, I1, I2, I3, I4);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (9.98:9.98:9.98, 7.79:7.79:7.79);
      (I2 *> O) = (9.28:9.28:9.28, 7.35:7.35:7.35);
      (I3 *> O) = (10.56:10.56:10.56, 8.60:8.60:8.60);
      (I4 *> O) = (9.86:9.86:9.86, 8.14:8.14:8.14);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module NR4EHD(O, I1, I2, I3, I4);
   output O;
   input I1, I2, I3, I4;

//Function Block
`protect
   nor g1(O, I1, I2, I3, I4);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (10.29:10.29:10.29, 8.50:8.50:8.50);
      (I2 *> O) = (9.58:9.58:9.58, 8.05:8.05:8.05);
      (I3 *> O) = (10.84:10.84:10.84, 9.28:9.28:9.28);
      (I4 *> O) = (10.14:10.14:10.14, 8.82:8.82:8.82);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module NR4HHD(O, I1, I2, I3, I4);
   output O;
   input I1, I2, I3, I4;

//Function Block
`protect
   nor g1(O, I1, I2, I3, I4);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (10.51:10.51:10.51, 7.93:7.93:7.93);
      (I2 *> O) = (9.82:9.82:9.82, 7.48:7.48:7.48);
      (I3 *> O) = (11.18:11.18:11.18, 8.67:8.67:8.67);
      (I4 *> O) = (10.49:10.49:10.49, 8.21:8.21:8.21);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module NR5EHD(O, I1, I2, I3, I4, I5);
   output O;
   input I1, I2, I3, I4, I5;

//Function Block
`protect
   nor g1(O, I1, I2, I3, I4, I5);

//Specify Block
   specify

      //  Module Path Delay
      (I4 *> O) = (10.34:10.34:10.34, 9.00:9.00:9.00);
      (I3 *> O) = (10.79:10.79:10.79, 8.85:8.85:8.85);
      (I2 *> O) = (12.56:12.56:12.56, 9.66:9.66:9.66);
      (I1 *> O) = (13.15:13.15:13.15, 10.12:10.12:10.12);
      (I5 *> O) = (9.62:9.62:9.62, 8.53:8.53:8.53);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module NR6EHD(O, I1, I2, I3, I4, I5, I6);
   output O;
   input I1, I2, I3, I4, I5, I6;

//Function Block
`protect
   nor g1(O, I1, I2, I3, I4, I5, I6);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (13.15:13.15:13.15, 10.12:10.12:10.12);
      (I2 *> O) = (12.56:12.56:12.56, 9.66:9.66:9.66);
      (I3 *> O) = (10.80:10.80:10.80, 8.85:8.85:8.85);
      (I4 *> O) = (12.43:12.43:12.43, 10.33:10.33:10.33);
      (I5 *> O) = (11.81:11.81:11.81, 9.85:9.85:9.85);
      (I6 *> O) = (10.18:10.18:10.18, 9.08:9.08:9.08);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module NR8EHD(O, I1, I2, I3, I4, I5, I6, I7, I8);
   output O;
   input I1, I2, I3, I4, I5, I6, I7, I8;

//Function Block
`protect
   nor g1(O, I1, I2, I3, I4, I5, I6, I7, I8);

//Specify Block
   specify

      //  Module Path Delay
      (I4 *> O) = (12.14:12.14:12.14, 10.97:10.97:10.97);
      (I3 *> O) = (11.00:11.00:11.00, 10.80:10.80:10.80);
      (I2 *> O) = (11.75:11.75:11.75, 11.29:11.29:11.29);
      (I1 *> O) = (11.44:11.44:11.44, 10.51:10.51:10.51);
      (I8 *> O) = (12.54:12.54:12.54, 10.83:10.83:10.83);
      (I7 *> O) = (11.28:11.28:11.28, 10.67:10.67:10.67);
      (I6 *> O) = (12.04:12.04:12.04, 11.15:11.15:11.15);
      (I5 *> O) = (11.83:11.83:11.83, 10.38:10.38:10.38);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OA112CHD(O, A1, B1, C1, C2);
   output O;
   input A1, B1, C1, C2;

//Function Block
`protect
   or g1(o1, C1, C2);
   nand g2(o2, A1, B1, o1);
   not g3(O, o2);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (C1 == 1 && C2 == 1) (A1 *> O) = (4.62:4.62:4.62, 6.87:6.87:6.87);
      if (C1 == 1 && C2 == 0) (A1 *> O) = (4.99:4.99:4.99, 6.90:6.90:6.90);
      if (C1 == 0 && C2 == 1) (A1 *> O) = (5.63:5.63:5.63, 7.28:7.28:7.28);
      ifnone (A1 *> O) = (5.63:5.63:5.63, 7.28:7.28:7.28);
      if (C1 == 1 && C2 == 0) (B1 *> O) = (5.25:5.25:5.25, 7.93:7.93:7.93);
      if (C1 == 0 && C2 == 1) (B1 *> O) = (5.89:5.89:5.89, 8.30:8.30:8.30);
      if (C1 == 1 && C2 == 1) (B1 *> O) = (4.79:4.79:4.79, 7.88:7.88:7.88);
      ifnone (B1 *> O) = (4.79:4.79:4.79, 7.88:7.88:7.88);

      //  Module Path Delay
      (C2 *> O) = (6.40:6.40:6.40, 9.11:9.11:9.11);
      (C1 *> O) = (5.85:5.85:5.85, 8.46:8.46:8.46);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OA112EHD(O, A1, B1, C1, C2);
   output O;
   input A1, B1, C1, C2;

//Function Block
`protect
   or g1(o1, C1, C2);
   nand g2(o2, A1, B1, o1);
   not g3(O, o2);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (C1 == 1 && C2 == 1) (A1 *> O) = (4.20:4.20:4.20, 5.72:5.72:5.72);
      if (C1 == 1 && C2 == 0) (A1 *> O) = (4.56:4.56:4.56, 5.74:5.74:5.74);
      if (C1 == 0 && C2 == 1) (A1 *> O) = (5.23:5.23:5.23, 6.03:6.03:6.03);
      ifnone (A1 *> O) = (5.23:5.23:5.23, 6.03:6.03:6.03);
      if (C1 == 1 && C2 == 0) (B1 *> O) = (4.82:4.82:4.82, 6.55:6.55:6.55);
      if (C1 == 0 && C2 == 1) (B1 *> O) = (5.49:5.49:5.49, 6.84:6.84:6.84);
      if (C1 == 1 && C2 == 1) (B1 *> O) = (4.37:4.37:4.37, 6.51:6.51:6.51);
      ifnone (B1 *> O) = (4.37:4.37:4.37, 6.51:6.51:6.51);

      //  Module Path Delay
      (C2 *> O) = (5.96:5.96:5.96, 8.23:8.23:8.23);
      (C1 *> O) = (5.37:5.37:5.37, 7.60:7.60:7.60);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OA112HHD(O, A1, B1, C1, C2);
   output O;
   input A1, B1, C1, C2;

//Function Block
`protect
   or g1(o1, C1, C2);
   nand g2(o2, A1, B1, o1);
   not g3(O, o2);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (C1 == 1 && C2 == 1) (A1 *> O) = (4.93:4.93:4.93, 5.54:5.54:5.54);
      if (C1 == 1 && C2 == 0) (A1 *> O) = (5.42:5.42:5.42, 5.56:5.56:5.56);
      if (C1 == 0 && C2 == 1) (A1 *> O) = (6.11:6.11:6.11, 5.74:5.74:5.74);
      ifnone (A1 *> O) = (6.11:6.11:6.11, 5.74:5.74:5.74);
      if (C1 == 1 && C2 == 0) (B1 *> O) = (5.68:5.68:5.68, 6.10:6.10:6.10);
      if (C1 == 0 && C2 == 1) (B1 *> O) = (6.36:6.36:6.36, 6.27:6.27:6.27);
      if (C1 == 1 && C2 == 1) (B1 *> O) = (5.08:5.08:5.08, 6.07:6.07:6.07);
      ifnone (B1 *> O) = (5.08:5.08:5.08, 6.07:6.07:6.07);

      //  Module Path Delay
      (C2 *> O) = (6.78:6.78:6.78, 9.59:9.59:9.59);
      (C1 *> O) = (6.18:6.18:6.18, 8.97:8.97:8.97);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OA112KHD(O, A1, B1, C1, C2);
   output O;
   input A1, B1, C1, C2;

//Function Block
`protect
   or g1(o1, C1, C2);
   nand g2(o2, A1, B1, o1);
   not g3(O, o2);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (C1 == 1 && C2 == 1) (A1 *> O) = (6.30:6.30:6.30, 7.47:7.47:7.47);
      if (C1 == 1 && C2 == 0) (A1 *> O) = (7.05:7.05:7.05, 7.49:7.49:7.49);
      if (C1 == 0 && C2 == 1) (A1 *> O) = (7.76:7.76:7.76, 7.64:7.64:7.64);
      ifnone (A1 *> O) = (7.76:7.76:7.76, 7.64:7.64:7.64);
      if (C1 == 1 && C2 == 0) (B1 *> O) = (7.30:7.30:7.30, 7.99:7.99:7.99);
      if (C1 == 0 && C2 == 1) (B1 *> O) = (8.02:8.02:8.02, 8.14:8.14:8.14);
      if (C1 == 1 && C2 == 1) (B1 *> O) = (6.45:6.45:6.45, 7.96:7.96:7.96);
      ifnone (B1 *> O) = (6.45:6.45:6.45, 7.96:7.96:7.96);

      //  Module Path Delay
      (C2 *> O) = (8.43:8.43:8.43, 12.21:12.21:12.21);
      (C1 *> O) = (7.81:7.81:7.81, 11.60:11.60:11.60);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OA12CHD(O, A1, B1, B2);
   output O;
   input A1, B1, B2;

//Function Block
`protect
   or g1(o1, B1, B2);
   nand g2(o2, A1, o1);
   not g3(O, o2);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (B1 == 1 && B2 == 0) (A1 *> O) = (5.44:5.44:5.44, 7.97:7.97:7.97);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (6.02:6.02:6.02, 8.28:8.28:8.28);
      if (B1 == 1 && B2 == 1) (A1 *> O) = (4.97:4.97:4.97, 8.33:8.33:8.33);
      ifnone (A1 *> O) = (4.97:4.97:4.97, 8.33:8.33:8.33);

      //  Module Path Delay
      (B2 *> O) = (5.63:5.63:5.63, 7.13:7.13:7.13);
      (B1 *> O) = (5.11:5.11:5.11, 6.45:6.45:6.45);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OA12EHD(O, A1, B1, B2);
   output O;
   input A1, B1, B2;

//Function Block
`protect
   or g1(o1, B1, B2);
   nand g2(o2, A1, o1);
   not g3(O, o2);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (B1 == 1 && B2 == 0) (A1 *> O) = (4.75:4.75:4.75, 6.64:6.64:6.64);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (5.26:5.26:5.26, 6.87:6.87:6.87);
      if (B1 == 1 && B2 == 1) (A1 *> O) = (4.33:4.33:4.33, 6.96:6.96:6.96);
      ifnone (A1 *> O) = (4.33:4.33:4.33, 6.96:6.96:6.96);

      //  Module Path Delay
      (B2 *> O) = (4.89:4.89:4.89, 6.90:6.90:6.90);
      (B1 *> O) = (4.44:4.44:4.44, 6.24:6.24:6.24);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OA12HHD(O, A1, B1, B2);
   output O;
   input A1, B1, B2;

//Function Block
`protect
   or g1(o1, B1, B2);
   nand g2(o2, A1, o1);
   not g3(O, o2);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (B1 == 1 && B2 == 0) (A1 *> O) = (5.09:5.09:5.09, 6.25:6.25:6.25);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (5.65:5.65:5.65, 6.43:6.43:6.43);
      if (B1 == 1 && B2 == 1) (A1 *> O) = (4.54:4.54:4.54, 6.50:6.50:6.50);
      ifnone (A1 *> O) = (4.54:4.54:4.54, 6.50:6.50:6.50);

      //  Module Path Delay
      (B2 *> O) = (5.34:5.34:5.34, 7.45:7.45:7.45);
      (B1 *> O) = (4.85:4.85:4.85, 6.81:6.81:6.81);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OA12KHD(O, A1, B1, B2);
   output O;
   input A1, B1, B2;

//Function Block
`protect
   or g1(o1, B1, B2);
   nand g2(o2, A1, o1);
   not g3(O, o2);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (B1 == 1 && B2 == 0) (A1 *> O) = (5.92:5.92:5.92, 7.42:7.42:7.42);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (6.43:6.43:6.43, 7.55:7.55:7.55);
      if (B1 == 1 && B2 == 1) (A1 *> O) = (5.13:5.13:5.13, 7.65:7.65:7.65);
      ifnone (A1 *> O) = (5.13:5.13:5.13, 7.65:7.65:7.65);

      //  Module Path Delay
      (B2 *> O) = (6.11:6.11:6.11, 10.25:10.25:10.25);
      (B1 *> O) = (5.67:5.67:5.67, 9.62:9.62:9.62);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OA13CHD(O, A1, B1, B2, B3);
   output O;
   input A1, B1, B2, B3;

//Function Block
`protect
   or g1(o1, B1, B2, B3);
   nand g2(o2, A1, o1);
   not g3(O, o2);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (B1 == 1 && B2 == 0 && B3 == 0) (A1 *> O) = (5.18:5.18:5.18, 5.56:5.56:5.56);
      if (B1 == 0 && B2 == 1 && B3 == 0) (A1 *> O) = (6.03:6.03:6.03, 5.91:5.91:5.91);
      if (B1 == 0 && B2 == 0 && B3 == 1) (A1 *> O) = (6.54:6.54:6.54, 5.91:5.91:5.91);
      if (B1 == 1 && B2 == 1 && B3 == 0) (A1 *> O) = (4.60:4.60:4.60, 5.53:5.53:5.53);
      if (B1 == 1 && B2 == 0 && B3 == 1) (A1 *> O) = (4.60:4.60:4.60, 5.53:5.53:5.53);
      if (B1 == 0 && B2 == 1 && B3 == 1) (A1 *> O) = (5.25:5.25:5.25, 5.89:5.89:5.89);
      if (B1 == 1 && B2 == 1 && B3 == 1) (A1 *> O) = (4.42:4.42:4.42, 5.52:5.52:5.52);
      ifnone (A1 *> O) = (4.42:4.42:4.42, 5.52:5.52:5.52);

      //  Module Path Delay
      (B3 *> O) = (7.12:7.12:7.12, 10.92:10.92:10.92);
      (B2 *> O) = (6.69:6.69:6.69, 10.30:10.30:10.30);
      (B1 *> O) = (5.88:5.88:5.88, 8.54:8.54:8.54);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OA13EHD(O, A1, B1, B2, B3);
   output O;
   input A1, B1, B2, B3;

//Function Block
`protect
   or g1(o1, B1, B2, B3);
   nand g2(o2, A1, o1);
   not g3(O, o2);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (B1 == 1 && B2 == 0 && B3 == 0) (A1 *> O) = (4.38:4.38:4.38, 5.47:5.47:5.47);
      if (B1 == 0 && B2 == 1 && B3 == 0) (A1 *> O) = (5.07:5.07:5.07, 5.77:5.77:5.77);
      if (B1 == 0 && B2 == 0 && B3 == 1) (A1 *> O) = (5.46:5.46:5.46, 5.77:5.77:5.77);
      if (B1 == 1 && B2 == 1 && B3 == 0) (A1 *> O) = (3.88:3.88:3.88, 5.44:5.44:5.44);
      if (B1 == 1 && B2 == 0 && B3 == 1) (A1 *> O) = (3.88:3.88:3.88, 5.44:5.44:5.44);
      if (B1 == 0 && B2 == 1 && B3 == 1) (A1 *> O) = (4.42:4.42:4.42, 5.75:5.75:5.75);
      if (B1 == 1 && B2 == 1 && B3 == 1) (A1 *> O) = (3.73:3.73:3.73, 5.42:5.42:5.42);
      ifnone (A1 *> O) = (3.73:3.73:3.73, 5.42:5.42:5.42);

      //  Module Path Delay
      (B3 *> O) = (5.95:5.95:5.95, 10.91:10.91:10.91);
      (B2 *> O) = (5.64:5.64:5.64, 10.30:10.30:10.30);
      (B1 *> O) = (4.99:4.99:4.99, 8.58:8.58:8.58);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OA13HHD(O, A1, B1, B2, B3);
   output O;
   input A1, B1, B2, B3;

//Function Block
`protect
   or g1(o1, B1, B2, B3);
   nand g2(o2, A1, o1);
   not g3(O, o2);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (B1 == 1 && B2 == 0 && B3 == 0) (A1 *> O) = (4.53:4.53:4.53, 4.67:4.67:4.67);
      if (B1 == 0 && B2 == 1 && B3 == 0) (A1 *> O) = (5.13:5.13:5.13, 4.81:4.81:4.81);
      if (B1 == 0 && B2 == 0 && B3 == 1) (A1 *> O) = (5.45:5.45:5.45, 4.81:4.81:4.81);
      if (B1 == 1 && B2 == 1 && B3 == 0) (A1 *> O) = (4.06:4.06:4.06, 4.65:4.65:4.65);
      if (B1 == 1 && B2 == 0 && B3 == 1) (A1 *> O) = (4.06:4.06:4.06, 4.65:4.65:4.65);
      if (B1 == 0 && B2 == 1 && B3 == 1) (A1 *> O) = (4.54:4.54:4.54, 4.80:4.80:4.80);
      if (B1 == 1 && B2 == 1 && B3 == 1) (A1 *> O) = (3.91:3.91:3.91, 4.64:4.64:4.64);
      ifnone (A1 *> O) = (3.91:3.91:3.91, 4.64:4.64:4.64);

      //  Module Path Delay
      (B3 *> O) = (5.75:5.75:5.75, 13.06:13.06:13.06);
      (B2 *> O) = (5.49:5.49:5.49, 12.48:12.48:12.48);
      (B1 *> O) = (4.94:4.94:4.94, 10.76:10.76:10.76);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OA13KHD(O, A1, B1, B2, B3);
   output O;
   input A1, B1, B2, B3;

//Function Block
`protect
   or g1(o1, B1, B2, B3);
   nand g2(o2, A1, o1);
   not g3(O, o2);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (B1 == 1 && B2 == 0 && B3 == 0) (A1 *> O) = (5.94:5.94:5.94, 6.37:6.37:6.37);
      if (B1 == 0 && B2 == 1 && B3 == 0) (A1 *> O) = (6.56:6.56:6.56, 6.50:6.50:6.50);
      if (B1 == 0 && B2 == 0 && B3 == 1) (A1 *> O) = (6.96:6.96:6.96, 6.50:6.50:6.50);
      if (B1 == 1 && B2 == 1 && B3 == 0) (A1 *> O) = (5.22:5.22:5.22, 6.35:6.35:6.35);
      if (B1 == 1 && B2 == 0 && B3 == 1) (A1 *> O) = (5.22:5.22:5.22, 6.35:6.35:6.35);
      if (B1 == 0 && B2 == 1 && B3 == 1) (A1 *> O) = (5.72:5.72:5.72, 6.49:6.49:6.49);
      if (B1 == 1 && B2 == 1 && B3 == 1) (A1 *> O) = (5.00:5.00:5.00, 6.34:6.34:6.34);
      ifnone (A1 *> O) = (5.00:5.00:5.00, 6.34:6.34:6.34);

      //  Module Path Delay
      (B3 *> O) = (7.26:7.26:7.26, 17.15:17.15:17.15);
      (B2 *> O) = (6.92:6.92:6.92, 16.54:16.54:16.54);
      (B1 *> O) = (6.35:6.35:6.35, 14.84:14.84:14.84);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OA2222CHD(O, A1, A2, B1, B2, C1, C2, D1, D2);
   output O;
   input A1, A2, B1, B2, C1, C2, D1, D2;

//Function Block
`protect
   or g1(o1, B1, B2);
   or g3(o2, A1, A2);
   or g4(o3, C1, C2);
   or g5(o4, D1, D2);
   nand g2(o5, o1, o2, o3, o4);
   not g6(O,o5);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (7.44:7.44:7.44, 8.31:8.31:8.31);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (7.46:7.46:7.46, 8.31:8.31:8.31);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (6.31:6.31:6.31, 7.74:7.74:7.74);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (A2 *> O) = (6.28:6.28:6.28, 7.74:7.74:7.74);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (6.86:6.86:6.86, 7.78:7.78:7.78);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (A2 *> O) = (6.84:6.84:6.84, 7.78:7.78:7.78);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (6.31:6.31:6.31, 7.74:7.74:7.74);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (7.46:7.46:7.46, 8.31:8.31:8.31);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (6.86:6.86:6.86, 7.78:7.78:7.78);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (A2 *> O) = (7.44:7.44:7.44, 8.31:8.31:8.31);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (6.28:6.28:6.28, 7.74:7.74:7.74);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (6.31:6.31:6.31, 7.74:7.74:7.74);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (A2 *> O) = (6.26:6.26:6.26, 7.75:7.75:7.75);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (A2 *> O) = (6.28:6.28:6.28, 7.74:7.74:7.74);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (7.46:7.46:7.46, 8.31:8.31:8.31);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (6.84:6.84:6.84, 7.78:7.78:7.78);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (6.86:6.86:6.86, 7.78:7.78:7.78);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (A2 *> O) = (6.82:6.82:6.82, 7.78:7.78:7.78);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (A2 *> O) = (6.84:6.84:6.84, 7.78:7.78:7.78);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (6.28:6.28:6.28, 7.74:7.74:7.74);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (6.31:6.31:6.31, 7.74:7.74:7.74);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (6.84:6.84:6.84, 7.78:7.78:7.78);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (7.44:7.44:7.44, 8.31:8.31:8.31);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (6.86:6.86:6.86, 7.78:7.78:7.78);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (7.46:7.46:7.46, 8.31:8.31:8.31);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (A2 *> O) = (7.42:7.42:7.42, 8.31:8.31:8.31);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (A2 *> O) = (7.44:7.44:7.44, 8.31:8.31:8.31);
      ifnone (A2 *> O) = (7.44:7.44:7.44, 8.31:8.31:8.31);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (7.42:7.42:7.42, 8.53:8.53:8.53);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (8.03:8.03:8.03, 9.06:9.06:9.06);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (A1 *> O) = (8.02:8.02:8.02, 9.07:9.07:9.07);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (6.71:6.71:6.71, 8.50:8.50:8.50);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (6.73:6.73:6.73, 8.50:8.50:8.50);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (A1 *> O) = (6.69:6.69:6.69, 8.51:8.51:8.51);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (A1 *> O) = (6.71:6.71:6.71, 8.50:8.50:8.50);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (8.03:8.03:8.03, 9.06:9.06:9.06);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (7.40:7.40:7.40, 8.53:8.53:8.53);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (7.42:7.42:7.42, 8.53:8.53:8.53);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (A1 *> O) = (7.38:7.38:7.38, 8.54:8.54:8.54);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (A1 *> O) = (7.40:7.40:7.40, 8.53:8.53:8.53);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (6.71:6.71:6.71, 8.50:8.50:8.50);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (6.73:6.73:6.73, 8.50:8.50:8.50);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (7.40:7.40:7.40, 8.53:8.53:8.53);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (8.01:8.01:8.01, 9.07:9.07:9.07);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (7.42:7.42:7.42, 8.53:8.53:8.53);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (8.03:8.03:8.03, 9.06:9.06:9.06);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (A1 *> O) = (7.99:7.99:7.99, 9.07:9.07:9.07);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (A1 *> O) = (8.02:8.02:8.02, 9.07:9.07:9.07);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (8.01:8.01:8.01, 9.07:9.07:9.07);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (8.03:8.03:8.03, 9.06:9.06:9.06);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (6.73:6.73:6.73, 8.50:8.50:8.50);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (A1 *> O) = (6.71:6.71:6.71, 8.50:8.50:8.50);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (7.42:7.42:7.42, 8.53:8.53:8.53);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (A1 *> O) = (7.40:7.40:7.40, 8.53:8.53:8.53);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (6.73:6.73:6.73, 8.50:8.50:8.50);
      ifnone (A1 *> O) = (6.73:6.73:6.73, 8.50:8.50:8.50);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (7.33:7.33:7.33, 10.60:10.60:10.60);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (7.98:7.98:7.98, 10.23:10.23:10.23);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (8.63:8.63:8.63, 10.80:10.80:10.80);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (8.00:8.00:8.00, 10.22:10.22:10.22);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (8.65:8.65:8.65, 10.80:10.80:10.80);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (B2 *> O) = (7.96:7.96:7.96, 10.23:10.23:10.23);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (B2 *> O) = (7.98:7.98:7.98, 10.23:10.23:10.23);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (7.98:7.98:7.98, 10.23:10.23:10.23);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (8.00:8.00:8.00, 10.22:10.22:10.22);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (7.33:7.33:7.33, 10.60:10.60:10.60);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (B2 *> O) = (7.31:7.31:7.31, 10.60:10.60:10.60);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (8.65:8.65:8.65, 10.80:10.80:10.80);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (B2 *> O) = (8.63:8.63:8.63, 10.80:10.80:10.80);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (7.33:7.33:7.33, 10.60:10.60:10.60);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (8.00:8.00:8.00, 10.22:10.22:10.22);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (8.65:8.65:8.65, 10.80:10.80:10.80);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (B2 *> O) = (7.98:7.98:7.98, 10.23:10.23:10.23);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (7.31:7.31:7.31, 10.60:10.60:10.60);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (7.33:7.33:7.33, 10.60:10.60:10.60);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (B2 *> O) = (7.28:7.28:7.28, 10.60:10.60:10.60);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (B2 *> O) = (7.31:7.31:7.31, 10.60:10.60:10.60);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (8.00:8.00:8.00, 10.22:10.22:10.22);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (8.63:8.63:8.63, 10.80:10.80:10.80);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (8.65:8.65:8.65, 10.80:10.80:10.80);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (B2 *> O) = (8.61:8.61:8.61, 10.80:10.80:10.80);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (B2 *> O) = (8.63:8.63:8.63, 10.80:10.80:10.80);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (7.31:7.31:7.31, 10.60:10.60:10.60);
      ifnone (B2 *> O) = (7.31:7.31:7.31, 10.60:10.60:10.60);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (6.95:6.95:6.95, 9.95:9.95:9.95);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (B1 *> O) = (6.93:6.93:6.93, 9.96:9.96:9.96);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (8.13:8.13:8.13, 10.16:10.16:10.16);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (B1 *> O) = (8.11:8.11:8.11, 10.16:10.16:10.16);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (6.95:6.95:6.95, 9.95:9.95:9.95);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (7.49:7.49:7.49, 9.58:9.58:9.58);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (8.13:8.13:8.13, 10.16:10.16:10.16);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (B1 *> O) = (7.47:7.47:7.47, 9.58:9.58:9.58);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (6.92:6.92:6.92, 9.96:9.96:9.96);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (6.95:6.95:6.95, 9.95:9.95:9.95);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (B1 *> O) = (6.90:6.90:6.90, 9.96:9.96:9.96);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (B1 *> O) = (6.93:6.93:6.93, 9.96:9.96:9.96);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (7.49:7.49:7.49, 9.58:9.58:9.58);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (8.10:8.10:8.10, 10.16:10.16:10.16);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (8.13:8.13:8.13, 10.16:10.16:10.16);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (B1 *> O) = (8.08:8.08:8.08, 10.16:10.16:10.16);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (B1 *> O) = (8.11:8.11:8.11, 10.16:10.16:10.16);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (6.92:6.92:6.92, 9.96:9.96:9.96);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (6.95:6.95:6.95, 9.95:9.95:9.95);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (7.47:7.47:7.47, 9.58:9.58:9.58);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (8.10:8.10:8.10, 10.16:10.16:10.16);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (7.49:7.49:7.49, 9.58:9.58:9.58);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (8.13:8.13:8.13, 10.16:10.16:10.16);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (B1 *> O) = (7.45:7.45:7.45, 9.59:9.59:9.59);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (B1 *> O) = (7.47:7.47:7.47, 9.58:9.58:9.58);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (7.47:7.47:7.47, 9.58:9.58:9.58);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (7.49:7.49:7.49, 9.58:9.58:9.58);
      ifnone (B1 *> O) = (7.49:7.49:7.49, 9.58:9.58:9.58);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (5.80:5.80:5.80, 6.67:6.67:6.67);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 1) (C2 *> O) = (5.26:5.26:5.26, 6.63:6.63:6.63);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (5.80:5.80:5.80, 6.67:6.67:6.67);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 1) (C2 *> O) = (5.26:5.26:5.26, 6.63:6.63:6.63);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (6.43:6.43:6.43, 7.11:7.11:7.11);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (5.80:5.80:5.80, 6.67:6.67:6.67);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (6.43:6.43:6.43, 7.11:7.11:7.11);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 1) (C2 *> O) = (5.26:5.26:5.26, 6.63:6.63:6.63);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (5.80:5.80:5.80, 6.67:6.67:6.67);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (5.80:5.80:5.80, 6.67:6.67:6.67);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 1) (C2 *> O) = (5.26:5.26:5.26, 6.64:6.64:6.64);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 1) (C2 *> O) = (5.26:5.26:5.26, 6.63:6.63:6.63);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (6.43:6.43:6.43, 7.11:7.11:7.11);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (5.80:5.80:5.80, 6.67:6.67:6.67);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (5.80:5.80:5.80, 6.67:6.67:6.67);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 1) (C2 *> O) = (5.26:5.26:5.26, 6.63:6.63:6.63);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 1) (C2 *> O) = (5.26:5.26:5.26, 6.63:6.63:6.63);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (6.43:6.43:6.43, 7.11:7.11:7.11);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (6.43:6.43:6.43, 7.11:7.11:7.11);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (5.80:5.80:5.80, 6.67:6.67:6.67);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (6.43:6.43:6.43, 7.11:7.11:7.11);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (5.80:5.80:5.80, 6.67:6.67:6.67);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (6.43:6.43:6.43, 7.11:7.11:7.11);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 1) (C2 *> O) = (5.26:5.26:5.26, 6.63:6.63:6.63);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 1) (C2 *> O) = (5.26:5.26:5.26, 6.63:6.63:6.63);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (6.43:6.43:6.43, 7.11:7.11:7.11);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (6.43:6.43:6.43, 7.11:7.11:7.11);
      ifnone (C2 *> O) = (6.43:6.43:6.43, 7.11:7.11:7.11);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (7.04:7.04:7.04, 7.86:7.86:7.86);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (6.39:6.39:6.39, 7.43:7.43:7.43);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (6.39:6.39:6.39, 7.43:7.43:7.43);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 1) (C1 *> O) = (5.70:5.70:5.70, 7.40:7.40:7.40);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 1) (C1 *> O) = (5.70:5.70:5.70, 7.40:7.40:7.40);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (7.04:7.04:7.04, 7.86:7.86:7.86);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (7.04:7.04:7.04, 7.86:7.86:7.86);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (6.39:6.39:6.39, 7.43:7.43:7.43);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (7.04:7.04:7.04, 7.86:7.86:7.86);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (6.39:6.39:6.39, 7.43:7.43:7.43);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (7.04:7.04:7.04, 7.86:7.86:7.86);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 1) (C1 *> O) = (5.70:5.70:5.70, 7.40:7.40:7.40);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 1) (C1 *> O) = (5.70:5.70:5.70, 7.40:7.40:7.40);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (7.04:7.04:7.04, 7.86:7.86:7.86);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (7.04:7.04:7.04, 7.86:7.86:7.86);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (6.39:6.39:6.39, 7.43:7.43:7.43);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 1) (C1 *> O) = (5.70:5.70:5.70, 7.40:7.40:7.40);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (6.39:6.39:6.39, 7.43:7.43:7.43);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 1) (C1 *> O) = (5.70:5.70:5.70, 7.40:7.40:7.40);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (7.04:7.04:7.04, 7.86:7.86:7.86);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (6.39:6.39:6.39, 7.43:7.43:7.43);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (7.04:7.04:7.04, 7.86:7.86:7.86);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 1) (C1 *> O) = (5.70:5.70:5.70, 7.40:7.40:7.40);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (6.39:6.39:6.39, 7.43:7.43:7.43);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (6.39:6.39:6.39, 7.43:7.43:7.43);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 1) (C1 *> O) = (5.71:5.71:5.71, 7.40:7.40:7.40);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 1) (C1 *> O) = (5.70:5.70:5.70, 7.40:7.40:7.40);
      ifnone (C1 *> O) = (5.70:5.70:5.70, 7.40:7.40:7.40);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (7.68:7.68:7.68, 9.58:9.58:9.58);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (D2 *> O) = (6.37:6.37:6.37, 9.49:9.49:9.49);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (7.68:7.68:7.68, 9.58:9.58:9.58);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (D2 *> O) = (6.37:6.37:6.37, 9.49:9.49:9.49);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (6.99:6.99:6.99, 9.12:9.12:9.12);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (7.68:7.68:7.68, 9.58:9.58:9.58);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (6.99:6.99:6.99, 9.12:9.12:9.12);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (D2 *> O) = (6.37:6.37:6.37, 9.49:9.49:9.49);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (7.68:7.68:7.68, 9.58:9.58:9.58);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (7.68:7.68:7.68, 9.58:9.58:9.58);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (D2 *> O) = (6.37:6.37:6.37, 9.49:9.49:9.49);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (D2 *> O) = (6.37:6.37:6.37, 9.49:9.49:9.49);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (6.99:6.99:6.99, 9.12:9.12:9.12);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (7.68:7.68:7.68, 9.58:9.58:9.58);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (7.68:7.68:7.68, 9.58:9.58:9.58);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (D2 *> O) = (6.37:6.37:6.37, 9.49:9.49:9.49);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (D2 *> O) = (6.37:6.37:6.37, 9.49:9.49:9.49);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (6.99:6.99:6.99, 9.12:9.12:9.12);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (6.99:6.99:6.99, 9.12:9.12:9.12);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (7.68:7.68:7.68, 9.58:9.58:9.58);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (6.99:6.99:6.99, 9.12:9.12:9.12);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (7.68:7.68:7.68, 9.58:9.58:9.58);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (6.99:6.99:6.99, 9.12:9.12:9.12);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (D2 *> O) = (6.37:6.37:6.37, 9.49:9.49:9.49);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (D2 *> O) = (6.37:6.37:6.37, 9.49:9.49:9.49);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (6.99:6.99:6.99, 9.12:9.12:9.12);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (6.99:6.99:6.99, 9.12:9.12:9.12);
      ifnone (D2 *> O) = (6.99:6.99:6.99, 9.12:9.12:9.12);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (7.11:7.11:7.11, 8.92:8.92:8.92);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (D1 *> O) = (5.97:5.97:5.97, 8.83:8.83:8.83);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (D1 *> O) = (5.96:5.96:5.96, 8.83:8.83:8.83);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (6.45:6.45:6.45, 8.46:8.46:8.46);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (6.45:6.45:6.45, 8.46:8.46:8.46);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (6.45:6.45:6.45, 8.46:8.46:8.46);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (7.11:7.11:7.11, 8.92:8.92:8.92);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (6.45:6.45:6.45, 8.46:8.46:8.46);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (7.11:7.11:7.11, 8.92:8.92:8.92);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (D1 *> O) = (5.97:5.97:5.97, 8.83:8.83:8.83);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (D1 *> O) = (5.96:5.96:5.96, 8.83:8.83:8.83);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (6.45:6.45:6.45, 8.46:8.46:8.46);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (6.45:6.45:6.45, 8.46:8.46:8.46);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (7.11:7.11:7.11, 8.92:8.92:8.92);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (D1 *> O) = (5.97:5.97:5.97, 8.83:8.83:8.83);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (7.11:7.11:7.11, 8.92:8.92:8.92);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (D1 *> O) = (5.96:5.96:5.96, 8.83:8.83:8.83);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (6.45:6.45:6.45, 8.46:8.46:8.46);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (6.45:6.45:6.45, 8.46:8.46:8.46);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (7.11:7.11:7.11, 8.92:8.92:8.92);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (D1 *> O) = (5.96:5.96:5.96, 8.83:8.83:8.83);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (7.11:7.11:7.11, 8.92:8.92:8.92);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (7.11:7.11:7.11, 8.92:8.92:8.92);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (D1 *> O) = (5.97:5.97:5.97, 8.83:8.83:8.83);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (D1 *> O) = (5.97:5.97:5.97, 8.83:8.83:8.83);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (6.45:6.45:6.45, 8.46:8.46:8.46);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (7.11:7.11:7.11, 8.92:8.92:8.92);
      ifnone (D1 *> O) = (7.11:7.11:7.11, 8.92:8.92:8.92);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OA2222EHD(O, A1, A2, B1, B2, C1, C2, D1, D2);
   output O;
   input A1, A2, B1, B2, C1, C2, D1, D2;

//Function Block
`protect
   or g1(o1, B1, B2);
   or g3(o2, A1, A2);
   or g4(o3, C1, C2);
   or g5(o4, D1, D2);
   nand g2(o5, o1, o2, o3, o4);
   not g6(O,o5);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (7.34:7.34:7.34, 8.33:8.33:8.33);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (7.37:7.37:7.37, 8.32:8.32:8.32);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (6.23:6.23:6.23, 7.91:7.91:7.91);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (A2 *> O) = (6.20:6.20:6.20, 7.91:7.91:7.91);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (6.83:6.83:6.83, 7.95:7.95:7.95);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (A2 *> O) = (6.81:6.81:6.81, 7.95:7.95:7.95);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (6.23:6.23:6.23, 7.91:7.91:7.91);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (7.37:7.37:7.37, 8.32:8.32:8.32);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (6.83:6.83:6.83, 7.95:7.95:7.95);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (A2 *> O) = (7.35:7.35:7.35, 8.33:8.33:8.33);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (6.20:6.20:6.20, 7.91:7.91:7.91);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (6.23:6.23:6.23, 7.91:7.91:7.91);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (A2 *> O) = (6.17:6.17:6.17, 7.92:7.92:7.92);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (A2 *> O) = (6.20:6.20:6.20, 7.91:7.91:7.91);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (7.37:7.37:7.37, 8.32:8.32:8.32);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (6.80:6.80:6.80, 7.95:7.95:7.95);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (6.83:6.83:6.83, 7.95:7.95:7.95);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (A2 *> O) = (6.78:6.78:6.78, 7.96:7.96:7.96);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (A2 *> O) = (6.81:6.81:6.81, 7.95:7.95:7.95);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (6.20:6.20:6.20, 7.91:7.91:7.91);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (6.23:6.23:6.23, 7.91:7.91:7.91);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (6.80:6.80:6.80, 7.95:7.95:7.95);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (7.34:7.34:7.34, 8.33:8.33:8.33);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (6.83:6.83:6.83, 7.95:7.95:7.95);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (7.37:7.37:7.37, 8.32:8.32:8.32);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (A2 *> O) = (7.32:7.32:7.32, 8.33:8.33:8.33);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (A2 *> O) = (7.35:7.35:7.35, 8.33:8.33:8.33);
      ifnone (A2 *> O) = (7.35:7.35:7.35, 8.33:8.33:8.33);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (7.33:7.33:7.33, 8.68:8.68:8.68);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (7.88:7.88:7.88, 9.05:9.05:9.05);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (A1 *> O) = (7.86:7.86:7.86, 9.06:9.06:9.06);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (6.58:6.58:6.58, 8.65:8.65:8.65);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (6.61:6.61:6.61, 8.64:8.64:8.64);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (A1 *> O) = (6.55:6.55:6.55, 8.65:8.65:8.65);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (A1 *> O) = (6.58:6.58:6.58, 8.65:8.65:8.65);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (7.88:7.88:7.88, 9.05:9.05:9.05);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (7.30:7.30:7.30, 8.68:8.68:8.68);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (7.33:7.33:7.33, 8.68:8.68:8.68);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (A1 *> O) = (7.27:7.27:7.27, 8.69:8.69:8.69);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (A1 *> O) = (7.30:7.30:7.30, 8.68:8.68:8.68);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (6.58:6.58:6.58, 8.65:8.65:8.65);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (6.61:6.61:6.61, 8.64:8.64:8.64);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (7.30:7.30:7.30, 8.68:8.68:8.68);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (7.85:7.85:7.85, 9.06:9.06:9.06);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (7.33:7.33:7.33, 8.68:8.68:8.68);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (7.88:7.88:7.88, 9.05:9.05:9.05);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (A1 *> O) = (7.83:7.83:7.83, 9.06:9.06:9.06);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (A1 *> O) = (7.86:7.86:7.86, 9.06:9.06:9.06);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (7.85:7.85:7.85, 9.06:9.06:9.06);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (7.88:7.88:7.88, 9.05:9.05:9.05);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (6.61:6.61:6.61, 8.64:8.64:8.64);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (A1 *> O) = (6.58:6.58:6.58, 8.65:8.65:8.65);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (7.33:7.33:7.33, 8.68:8.68:8.68);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (A1 *> O) = (7.30:7.30:7.30, 8.68:8.68:8.68);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (6.61:6.61:6.61, 8.64:8.64:8.64);
      ifnone (A1 *> O) = (6.61:6.61:6.61, 8.64:8.64:8.64);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (7.11:7.11:7.11, 10.62:10.62:10.62);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (7.79:7.79:7.79, 10.25:10.25:10.25);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (8.38:8.38:8.38, 10.64:10.64:10.64);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (7.82:7.82:7.82, 10.25:10.25:10.25);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (8.41:8.41:8.41, 10.64:10.64:10.64);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (B2 *> O) = (7.77:7.77:7.77, 10.25:10.25:10.25);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (B2 *> O) = (7.80:7.80:7.80, 10.25:10.25:10.25);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (7.79:7.79:7.79, 10.25:10.25:10.25);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (7.82:7.82:7.82, 10.25:10.25:10.25);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (7.11:7.11:7.11, 10.62:10.62:10.62);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (B2 *> O) = (7.09:7.09:7.09, 10.62:10.62:10.62);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (8.41:8.41:8.41, 10.64:10.64:10.64);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (B2 *> O) = (8.38:8.38:8.38, 10.64:10.64:10.64);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (7.11:7.11:7.11, 10.62:10.62:10.62);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (7.82:7.82:7.82, 10.25:10.25:10.25);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (8.41:8.41:8.41, 10.64:10.64:10.64);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (B2 *> O) = (7.80:7.80:7.80, 10.25:10.25:10.25);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (7.08:7.08:7.08, 10.62:10.62:10.62);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (7.11:7.11:7.11, 10.62:10.62:10.62);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (B2 *> O) = (7.06:7.06:7.06, 10.62:10.62:10.62);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (B2 *> O) = (7.09:7.09:7.09, 10.62:10.62:10.62);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (7.82:7.82:7.82, 10.25:10.25:10.25);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (8.38:8.38:8.38, 10.64:10.64:10.64);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (8.41:8.41:8.41, 10.64:10.64:10.64);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (B2 *> O) = (8.35:8.35:8.35, 10.64:10.64:10.64);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (B2 *> O) = (8.38:8.38:8.38, 10.64:10.64:10.64);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (7.08:7.08:7.08, 10.62:10.62:10.62);
      ifnone (B2 *> O) = (7.08:7.08:7.08, 10.62:10.62:10.62);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (6.77:6.77:6.77, 9.98:9.98:9.98);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (B1 *> O) = (6.75:6.75:6.75, 9.99:9.99:9.99);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (7.94:7.94:7.94, 10.01:10.01:10.01);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (B1 *> O) = (7.91:7.91:7.91, 10.01:10.01:10.01);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (6.77:6.77:6.77, 9.98:9.98:9.98);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (7.37:7.37:7.37, 9.62:9.62:9.62);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (7.94:7.94:7.94, 10.01:10.01:10.01);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (B1 *> O) = (7.34:7.34:7.34, 9.62:9.62:9.62);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (6.74:6.74:6.74, 9.99:9.99:9.99);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (6.77:6.77:6.77, 9.98:9.98:9.98);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (B1 *> O) = (6.72:6.72:6.72, 9.99:9.99:9.99);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (B1 *> O) = (6.75:6.75:6.75, 9.99:9.99:9.99);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (7.37:7.37:7.37, 9.62:9.62:9.62);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (7.91:7.91:7.91, 10.01:10.01:10.01);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (7.94:7.94:7.94, 10.01:10.01:10.01);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (B1 *> O) = (7.88:7.88:7.88, 10.01:10.01:10.01);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (B1 *> O) = (7.91:7.91:7.91, 10.01:10.01:10.01);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (6.74:6.74:6.74, 9.99:9.99:9.99);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (6.77:6.77:6.77, 9.98:9.98:9.98);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (7.34:7.34:7.34, 9.62:9.62:9.62);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (7.91:7.91:7.91, 10.01:10.01:10.01);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (7.37:7.37:7.37, 9.62:9.62:9.62);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (7.94:7.94:7.94, 10.01:10.01:10.01);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (B1 *> O) = (7.31:7.31:7.31, 9.63:9.63:9.63);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (B1 *> O) = (7.34:7.34:7.34, 9.62:9.62:9.62);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (7.34:7.34:7.34, 9.62:9.62:9.62);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (7.37:7.37:7.37, 9.62:9.62:9.62);
      ifnone (B1 *> O) = (7.37:7.37:7.37, 9.62:9.62:9.62);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (5.98:5.98:5.98, 7.40:7.40:7.40);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 1) (C2 *> O) = (5.34:5.34:5.34, 7.36:7.36:7.36);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (5.98:5.98:5.98, 7.40:7.40:7.40);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 1) (C2 *> O) = (5.33:5.33:5.33, 7.36:7.36:7.36);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (6.55:6.55:6.55, 7.70:7.70:7.70);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (5.98:5.98:5.98, 7.40:7.40:7.40);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (6.55:6.55:6.55, 7.70:7.70:7.70);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 1) (C2 *> O) = (5.33:5.33:5.33, 7.36:7.36:7.36);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (5.98:5.98:5.98, 7.40:7.40:7.40);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (5.98:5.98:5.98, 7.40:7.40:7.40);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 1) (C2 *> O) = (5.34:5.34:5.34, 7.36:7.36:7.36);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 1) (C2 *> O) = (5.34:5.34:5.34, 7.36:7.36:7.36);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (6.55:6.55:6.55, 7.70:7.70:7.70);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (5.98:5.98:5.98, 7.40:7.40:7.40);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (5.98:5.98:5.98, 7.40:7.40:7.40);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 1) (C2 *> O) = (5.34:5.34:5.34, 7.36:7.36:7.36);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 1) (C2 *> O) = (5.33:5.33:5.33, 7.36:7.36:7.36);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (6.55:6.55:6.55, 7.70:7.70:7.70);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (6.55:6.55:6.55, 7.70:7.70:7.70);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (5.98:5.98:5.98, 7.40:7.40:7.40);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (6.55:6.55:6.55, 7.70:7.70:7.70);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (5.98:5.98:5.98, 7.40:7.40:7.40);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (6.55:6.55:6.55, 7.70:7.70:7.70);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 1) (C2 *> O) = (5.34:5.34:5.34, 7.36:7.36:7.36);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 1) (C2 *> O) = (5.33:5.33:5.33, 7.36:7.36:7.36);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (6.55:6.55:6.55, 7.70:7.70:7.70);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (6.55:6.55:6.55, 7.70:7.70:7.70);
      ifnone (C2 *> O) = (6.55:6.55:6.55, 7.70:7.70:7.70);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (7.10:7.10:7.10, 8.42:8.42:8.42);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (6.51:6.51:6.51, 8.13:8.13:8.13);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (6.51:6.51:6.51, 8.13:8.13:8.13);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 1) (C1 *> O) = (5.74:5.74:5.74, 8.10:8.10:8.10);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 1) (C1 *> O) = (5.74:5.74:5.74, 8.10:8.10:8.10);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (7.11:7.11:7.11, 8.43:8.43:8.43);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (7.11:7.11:7.11, 8.42:8.42:8.42);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (6.51:6.51:6.51, 8.13:8.13:8.13);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (7.11:7.11:7.11, 8.42:8.42:8.42);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (6.51:6.51:6.51, 8.13:8.13:8.13);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (7.10:7.10:7.10, 8.42:8.42:8.42);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 1) (C1 *> O) = (5.74:5.74:5.74, 8.10:8.10:8.10);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 1) (C1 *> O) = (5.74:5.74:5.74, 8.10:8.10:8.10);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (7.11:7.11:7.11, 8.42:8.42:8.42);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (7.10:7.10:7.10, 8.42:8.42:8.42);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (6.51:6.51:6.51, 8.13:8.13:8.13);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 1) (C1 *> O) = (5.74:5.74:5.74, 8.10:8.10:8.10);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (6.51:6.51:6.51, 8.13:8.13:8.13);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 1) (C1 *> O) = (5.74:5.74:5.74, 8.10:8.10:8.10);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (7.11:7.11:7.11, 8.42:8.42:8.42);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (6.51:6.51:6.51, 8.13:8.13:8.13);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (7.10:7.10:7.10, 8.42:8.42:8.42);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 1) (C1 *> O) = (5.74:5.74:5.74, 8.10:8.10:8.10);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (6.51:6.51:6.51, 8.13:8.13:8.13);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (6.51:6.51:6.51, 8.13:8.13:8.13);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 1) (C1 *> O) = (5.74:5.74:5.74, 8.10:8.10:8.10);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 1) (C1 *> O) = (5.74:5.74:5.74, 8.10:8.10:8.10);
      ifnone (C1 *> O) = (5.74:5.74:5.74, 8.10:8.10:8.10);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (7.64:7.64:7.64, 9.98:9.98:9.98);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (D2 *> O) = (6.29:6.29:6.29, 10.04:10.04:10.04);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (7.64:7.64:7.64, 9.98:9.98:9.98);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (D2 *> O) = (6.29:6.29:6.29, 10.04:10.04:10.04);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (7.02:7.02:7.02, 9.69:9.69:9.69);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (7.64:7.64:7.64, 9.98:9.98:9.98);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (7.02:7.02:7.02, 9.69:9.69:9.69);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (D2 *> O) = (6.29:6.29:6.29, 10.04:10.04:10.04);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (7.65:7.65:7.65, 9.98:9.98:9.98);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (7.64:7.64:7.64, 9.98:9.98:9.98);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (D2 *> O) = (6.29:6.29:6.29, 10.04:10.04:10.04);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (D2 *> O) = (6.29:6.29:6.29, 10.04:10.04:10.04);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (7.02:7.02:7.02, 9.69:9.69:9.69);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (7.64:7.64:7.64, 9.98:9.98:9.98);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (7.64:7.64:7.64, 9.98:9.98:9.98);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (D2 *> O) = (6.29:6.29:6.29, 10.04:10.04:10.04);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (D2 *> O) = (6.29:6.29:6.29, 10.04:10.04:10.04);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (7.02:7.02:7.02, 9.69:9.69:9.69);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (7.02:7.02:7.02, 9.69:9.69:9.69);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (7.64:7.64:7.64, 9.98:9.98:9.98);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (7.02:7.02:7.02, 9.69:9.69:9.69);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (7.64:7.64:7.64, 9.98:9.98:9.98);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (7.02:7.02:7.02, 9.69:9.69:9.69);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (D2 *> O) = (6.29:6.29:6.29, 10.04:10.04:10.04);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (D2 *> O) = (6.29:6.29:6.29, 10.04:10.04:10.04);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (7.02:7.02:7.02, 9.69:9.69:9.69);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (7.02:7.02:7.02, 9.69:9.69:9.69);
      ifnone (D2 *> O) = (7.02:7.02:7.02, 9.69:9.69:9.69);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (7.13:7.13:7.13, 9.35:9.35:9.35);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (D1 *> O) = (5.93:5.93:5.93, 9.40:9.40:9.40);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (D1 *> O) = (5.93:5.93:5.93, 9.40:9.40:9.40);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (6.53:6.53:6.53, 9.05:9.05:9.05);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (6.53:6.53:6.53, 9.05:9.05:9.05);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (6.53:6.53:6.53, 9.05:9.05:9.05);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (7.13:7.13:7.13, 9.35:9.35:9.35);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (6.52:6.52:6.52, 9.05:9.05:9.05);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (7.13:7.13:7.13, 9.35:9.35:9.35);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (D1 *> O) = (5.93:5.93:5.93, 9.40:9.40:9.40);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (D1 *> O) = (5.93:5.93:5.93, 9.40:9.40:9.40);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (6.53:6.53:6.53, 9.05:9.05:9.05);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (6.52:6.52:6.52, 9.05:9.05:9.05);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (7.13:7.13:7.13, 9.35:9.35:9.35);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (D1 *> O) = (5.93:5.93:5.93, 9.40:9.40:9.40);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (7.13:7.13:7.13, 9.35:9.35:9.35);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (D1 *> O) = (5.93:5.93:5.93, 9.40:9.40:9.40);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (6.53:6.53:6.53, 9.05:9.05:9.05);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (6.52:6.52:6.52, 9.05:9.05:9.05);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (7.13:7.13:7.13, 9.35:9.35:9.35);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (D1 *> O) = (5.93:5.93:5.93, 9.40:9.40:9.40);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (7.13:7.13:7.13, 9.35:9.35:9.35);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (7.13:7.13:7.13, 9.35:9.35:9.35);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (D1 *> O) = (5.93:5.93:5.93, 9.40:9.40:9.40);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (D1 *> O) = (5.93:5.93:5.93, 9.40:9.40:9.40);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (6.52:6.52:6.52, 9.05:9.05:9.05);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (7.13:7.13:7.13, 9.35:9.35:9.35);
      ifnone (D1 *> O) = (7.13:7.13:7.13, 9.35:9.35:9.35);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OA2222HHD(O, A1, A2, B1, B2, C1, C2, D1, D2);
   output O;
   input A1, A2, B1, B2, C1, C2, D1, D2;

//Function Block
`protect
   or g1(o1, B1, B2);
   or g3(o2, A1, A2);
   or g4(o3, C1, C2);
   or g5(o4, D1, D2);
   nand g2(o5, o1, o2, o3, o4);
   not g6(O,o5);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (8.79:8.79:8.79, 11.41:11.41:11.41);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (8.83:8.83:8.83, 11.41:11.41:11.41);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (7.40:7.40:7.40, 11.00:11.00:11.00);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (A2 *> O) = (7.36:7.36:7.36, 11.00:11.00:11.00);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (8.28:8.28:8.28, 11.04:11.04:11.04);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (A2 *> O) = (8.24:8.24:8.24, 11.04:11.04:11.04);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (7.40:7.40:7.40, 11.00:11.00:11.00);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (8.83:8.83:8.83, 11.41:11.41:11.41);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (8.28:8.28:8.28, 11.04:11.04:11.04);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (A2 *> O) = (8.80:8.80:8.80, 11.42:11.42:11.42);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (7.35:7.35:7.35, 11.00:11.00:11.00);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (7.40:7.40:7.40, 11.00:11.00:11.00);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (A2 *> O) = (7.31:7.31:7.31, 11.00:11.00:11.00);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (A2 *> O) = (7.36:7.36:7.36, 11.00:11.00:11.00);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (8.83:8.83:8.83, 11.41:11.41:11.41);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (8.24:8.24:8.24, 11.04:11.04:11.04);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (8.28:8.28:8.28, 11.04:11.04:11.04);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (A2 *> O) = (8.20:8.20:8.20, 11.04:11.04:11.04);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (A2 *> O) = (8.24:8.24:8.24, 11.04:11.04:11.04);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (7.35:7.35:7.35, 11.00:11.00:11.00);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (7.40:7.40:7.40, 11.00:11.00:11.00);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (8.24:8.24:8.24, 11.04:11.04:11.04);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (8.79:8.79:8.79, 11.41:11.41:11.41);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (8.28:8.28:8.28, 11.04:11.04:11.04);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (8.83:8.83:8.83, 11.41:11.41:11.41);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (A2 *> O) = (8.75:8.75:8.75, 11.41:11.41:11.41);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (A2 *> O) = (8.80:8.80:8.80, 11.42:11.42:11.42);
      ifnone (A2 *> O) = (8.80:8.80:8.80, 11.42:11.42:11.42);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (8.79:8.79:8.79, 11.76:11.76:11.76);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (9.35:9.35:9.35, 12.13:12.13:12.13);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (A1 *> O) = (9.32:9.32:9.32, 12.14:12.14:12.14);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (7.74:7.74:7.74, 11.73:11.73:11.73);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (7.79:7.79:7.79, 11.73:11.73:11.73);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (A1 *> O) = (7.70:7.70:7.70, 11.73:11.73:11.73);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (A1 *> O) = (7.75:7.75:7.75, 11.73:11.73:11.73);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (9.35:9.35:9.35, 12.13:12.13:12.13);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (8.75:8.75:8.75, 11.76:11.76:11.76);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (8.79:8.79:8.79, 11.76:11.76:11.76);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (A1 *> O) = (8.71:8.71:8.71, 11.76:11.76:11.76);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (A1 *> O) = (8.75:8.75:8.75, 11.76:11.76:11.76);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (7.74:7.74:7.74, 11.73:11.73:11.73);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (7.79:7.79:7.79, 11.73:11.73:11.73);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (8.75:8.75:8.75, 11.76:11.76:11.76);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (9.31:9.31:9.31, 12.13:12.13:12.13);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (8.79:8.79:8.79, 11.76:11.76:11.76);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (9.35:9.35:9.35, 12.13:12.13:12.13);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (A1 *> O) = (9.27:9.27:9.27, 12.13:12.13:12.13);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (A1 *> O) = (9.32:9.32:9.32, 12.14:12.14:12.14);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (9.31:9.31:9.31, 12.13:12.13:12.13);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (9.35:9.35:9.35, 12.13:12.13:12.13);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (7.79:7.79:7.79, 11.73:11.73:11.73);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (A1 *> O) = (7.75:7.75:7.75, 11.73:11.73:11.73);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (8.79:8.79:8.79, 11.76:11.76:11.76);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (A1 *> O) = (8.75:8.75:8.75, 11.76:11.76:11.76);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (7.79:7.79:7.79, 11.73:11.73:11.73);
      ifnone (A1 *> O) = (7.79:7.79:7.79, 11.73:11.73:11.73);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (8.24:8.24:8.24, 13.64:13.64:13.64);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (9.23:9.23:9.23, 13.29:13.29:13.29);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (9.83:9.83:9.83, 13.68:13.68:13.68);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (9.27:9.27:9.27, 13.29:13.29:13.29);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (9.87:9.87:9.87, 13.68:13.68:13.68);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (B2 *> O) = (9.19:9.19:9.19, 13.29:13.29:13.29);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (B2 *> O) = (9.24:9.24:9.24, 13.29:13.29:13.29);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (9.23:9.23:9.23, 13.29:13.29:13.29);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (9.27:9.27:9.27, 13.29:13.29:13.29);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (8.24:8.24:8.24, 13.64:13.64:13.64);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (B2 *> O) = (8.20:8.20:8.20, 13.64:13.64:13.64);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (9.87:9.87:9.87, 13.68:13.68:13.68);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (B2 *> O) = (9.84:9.84:9.84, 13.68:13.68:13.68);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (8.24:8.24:8.24, 13.64:13.64:13.64);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (9.27:9.27:9.27, 13.29:13.29:13.29);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (9.87:9.87:9.87, 13.68:13.68:13.68);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (B2 *> O) = (9.24:9.24:9.24, 13.29:13.29:13.29);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (8.19:8.19:8.19, 13.64:13.64:13.64);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (8.24:8.24:8.24, 13.64:13.64:13.64);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (B2 *> O) = (8.15:8.15:8.15, 13.64:13.64:13.64);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (B2 *> O) = (8.20:8.20:8.20, 13.64:13.64:13.64);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (9.27:9.27:9.27, 13.29:13.29:13.29);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (9.83:9.83:9.83, 13.68:13.68:13.68);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (9.87:9.87:9.87, 13.68:13.68:13.68);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (B2 *> O) = (9.80:9.80:9.80, 13.67:13.67:13.67);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (B2 *> O) = (9.84:9.84:9.84, 13.68:13.68:13.68);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (8.19:8.19:8.19, 13.64:13.64:13.64);
      ifnone (B2 *> O) = (8.19:8.19:8.19, 13.64:13.64:13.64);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (7.89:7.89:7.89, 13.02:13.02:13.02);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (B1 *> O) = (7.86:7.86:7.86, 13.02:13.02:13.02);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (9.40:9.40:9.40, 13.06:13.06:13.06);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (B1 *> O) = (9.36:9.36:9.36, 13.06:13.06:13.06);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (7.89:7.89:7.89, 13.02:13.02:13.02);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (8.81:8.81:8.81, 12.67:12.67:12.67);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (9.40:9.40:9.40, 13.06:13.06:13.06);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (B1 *> O) = (8.77:8.77:8.77, 12.67:12.67:12.67);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (7.85:7.85:7.85, 13.02:13.02:13.02);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (7.89:7.89:7.89, 13.02:13.02:13.02);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (B1 *> O) = (7.80:7.80:7.80, 13.02:13.02:13.02);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (B1 *> O) = (7.86:7.86:7.86, 13.02:13.02:13.02);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (8.81:8.81:8.81, 12.67:12.67:12.67);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (9.36:9.36:9.36, 13.06:13.06:13.06);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (9.40:9.40:9.40, 13.06:13.06:13.06);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (B1 *> O) = (9.32:9.32:9.32, 13.05:13.05:13.05);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (B1 *> O) = (9.36:9.36:9.36, 13.06:13.06:13.06);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (7.85:7.85:7.85, 13.02:13.02:13.02);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (7.89:7.89:7.89, 13.02:13.02:13.02);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (8.76:8.76:8.76, 12.67:12.67:12.67);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (9.36:9.36:9.36, 13.06:13.06:13.06);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (8.81:8.81:8.81, 12.67:12.67:12.67);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (9.40:9.40:9.40, 13.06:13.06:13.06);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (B1 *> O) = (8.72:8.72:8.72, 12.67:12.67:12.67);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (B1 *> O) = (8.77:8.77:8.77, 12.67:12.67:12.67);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (8.76:8.76:8.76, 12.67:12.67:12.67);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (8.81:8.81:8.81, 12.67:12.67:12.67);
      ifnone (B1 *> O) = (8.81:8.81:8.81, 12.67:12.67:12.67);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (7.19:7.19:7.19, 10.37:10.37:10.37);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 1) (C2 *> O) = (6.26:6.26:6.26, 10.33:10.33:10.33);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (7.19:7.19:7.19, 10.37:10.37:10.37);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 1) (C2 *> O) = (6.26:6.26:6.26, 10.33:10.33:10.33);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (7.79:7.79:7.79, 10.65:10.65:10.65);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (7.19:7.19:7.19, 10.37:10.37:10.37);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (7.79:7.79:7.79, 10.64:10.64:10.64);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 1) (C2 *> O) = (6.26:6.26:6.26, 10.33:10.33:10.33);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (7.19:7.19:7.19, 10.37:10.37:10.37);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (7.19:7.19:7.19, 10.37:10.37:10.37);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 1) (C2 *> O) = (6.26:6.26:6.26, 10.33:10.33:10.33);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 1) (C2 *> O) = (6.26:6.26:6.26, 10.33:10.33:10.33);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (7.79:7.79:7.79, 10.64:10.64:10.64);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (7.19:7.19:7.19, 10.37:10.37:10.37);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (7.19:7.19:7.19, 10.37:10.37:10.37);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 1) (C2 *> O) = (6.26:6.26:6.26, 10.33:10.33:10.33);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 1) (C2 *> O) = (6.26:6.26:6.26, 10.33:10.33:10.33);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (7.79:7.79:7.79, 10.65:10.65:10.65);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (7.79:7.79:7.79, 10.65:10.65:10.65);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (7.19:7.19:7.19, 10.37:10.37:10.37);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (7.79:7.79:7.79, 10.65:10.65:10.65);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (7.19:7.19:7.19, 10.37:10.37:10.37);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (7.79:7.79:7.79, 10.64:10.64:10.64);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 1) (C2 *> O) = (6.26:6.26:6.26, 10.33:10.33:10.33);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 1) (C2 *> O) = (6.26:6.26:6.26, 10.33:10.33:10.33);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (7.79:7.79:7.79, 10.65:10.65:10.65);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (7.79:7.79:7.79, 10.64:10.64:10.64);
      ifnone (C2 *> O) = (7.79:7.79:7.79, 10.64:10.64:10.64);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (8.35:8.35:8.35, 11.36:11.36:11.36);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (7.75:7.75:7.75, 11.09:11.09:11.09);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (7.74:7.74:7.74, 11.08:11.08:11.08);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 1) (C1 *> O) = (6.68:6.68:6.68, 11.05:11.05:11.05);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 1) (C1 *> O) = (6.68:6.68:6.68, 11.05:11.05:11.05);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (8.36:8.36:8.36, 11.36:11.36:11.36);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (8.35:8.35:8.35, 11.36:11.36:11.36);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (7.75:7.75:7.75, 11.09:11.09:11.09);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (8.35:8.35:8.35, 11.36:11.36:11.36);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (7.74:7.74:7.74, 11.08:11.08:11.08);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (8.35:8.35:8.35, 11.36:11.36:11.36);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 1) (C1 *> O) = (6.68:6.68:6.68, 11.05:11.05:11.05);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 1) (C1 *> O) = (6.68:6.68:6.68, 11.05:11.05:11.05);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (8.35:8.35:8.35, 11.36:11.36:11.36);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (8.35:8.35:8.35, 11.36:11.36:11.36);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (7.75:7.75:7.75, 11.09:11.09:11.09);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 1) (C1 *> O) = (6.68:6.68:6.68, 11.05:11.05:11.05);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (7.74:7.74:7.74, 11.08:11.08:11.08);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 1) (C1 *> O) = (6.68:6.68:6.68, 11.05:11.05:11.05);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (8.35:8.35:8.35, 11.36:11.36:11.36);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (7.74:7.74:7.74, 11.08:11.08:11.08);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (8.35:8.35:8.35, 11.36:11.36:11.36);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 1) (C1 *> O) = (6.68:6.68:6.68, 11.05:11.05:11.05);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (7.75:7.75:7.75, 11.09:11.09:11.09);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (7.75:7.75:7.75, 11.09:11.09:11.09);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 1) (C1 *> O) = (6.68:6.68:6.68, 11.05:11.05:11.05);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 1) (C1 *> O) = (6.68:6.68:6.68, 11.05:11.05:11.05);
      ifnone (C1 *> O) = (6.68:6.68:6.68, 11.05:11.05:11.05);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (8.89:8.89:8.89, 12.86:12.86:12.86);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (D2 *> O) = (7.17:7.17:7.17, 12.92:12.92:12.92);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (8.89:8.89:8.89, 12.86:12.86:12.86);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (D2 *> O) = (7.17:7.17:7.17, 12.92:12.92:12.92);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (8.25:8.25:8.25, 12.58:12.58:12.58);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (8.89:8.89:8.89, 12.86:12.86:12.86);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (8.24:8.24:8.24, 12.58:12.58:12.58);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (D2 *> O) = (7.17:7.17:7.17, 12.92:12.92:12.92);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (8.89:8.89:8.89, 12.87:12.87:12.87);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (8.89:8.89:8.89, 12.86:12.86:12.86);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (D2 *> O) = (7.17:7.17:7.17, 12.92:12.92:12.92);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (D2 *> O) = (7.17:7.17:7.17, 12.92:12.92:12.92);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (8.24:8.24:8.24, 12.58:12.58:12.58);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (8.89:8.89:8.89, 12.86:12.86:12.86);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (8.89:8.89:8.89, 12.86:12.86:12.86);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (D2 *> O) = (7.17:7.17:7.17, 12.92:12.92:12.92);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (D2 *> O) = (7.17:7.17:7.17, 12.92:12.92:12.92);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (8.25:8.25:8.25, 12.59:12.59:12.59);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (8.25:8.25:8.25, 12.58:12.58:12.58);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (8.89:8.89:8.89, 12.86:12.86:12.86);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (8.25:8.25:8.25, 12.58:12.58:12.58);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (8.89:8.89:8.89, 12.86:12.86:12.86);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (8.24:8.24:8.24, 12.58:12.58:12.58);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (D2 *> O) = (7.17:7.17:7.17, 12.92:12.92:12.92);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (D2 *> O) = (7.17:7.17:7.17, 12.92:12.92:12.92);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (8.25:8.25:8.25, 12.58:12.58:12.58);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (8.24:8.24:8.24, 12.58:12.58:12.58);
      ifnone (D2 *> O) = (8.24:8.24:8.24, 12.58:12.58:12.58);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (8.37:8.37:8.37, 12.24:12.24:12.24);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (D1 *> O) = (6.79:6.79:6.79, 12.29:12.29:12.29);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (D1 *> O) = (6.79:6.79:6.79, 12.29:12.29:12.29);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (7.74:7.74:7.74, 11.96:11.96:11.96);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (7.73:7.73:7.73, 11.96:11.96:11.96);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (7.73:7.73:7.73, 11.96:11.96:11.96);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (8.37:8.37:8.37, 12.24:12.24:12.24);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (7.73:7.73:7.73, 11.96:11.96:11.96);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (8.37:8.37:8.37, 12.24:12.24:12.24);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (D1 *> O) = (6.79:6.79:6.79, 12.29:12.29:12.29);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (D1 *> O) = (6.79:6.79:6.79, 12.29:12.29:12.29);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (7.73:7.73:7.73, 11.96:11.96:11.96);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (7.73:7.73:7.73, 11.96:11.96:11.96);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (8.37:8.37:8.37, 12.24:12.24:12.24);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (D1 *> O) = (6.79:6.79:6.79, 12.29:12.29:12.29);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (8.37:8.37:8.37, 12.24:12.24:12.24);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (D1 *> O) = (6.79:6.79:6.79, 12.29:12.29:12.29);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (7.73:7.73:7.73, 11.96:11.96:11.96);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (7.73:7.73:7.73, 11.96:11.96:11.96);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (8.37:8.37:8.37, 12.24:12.24:12.24);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (D1 *> O) = (6.79:6.79:6.79, 12.29:12.29:12.29);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (8.37:8.37:8.37, 12.24:12.24:12.24);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (8.37:8.37:8.37, 12.24:12.24:12.24);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (D1 *> O) = (6.79:6.79:6.79, 12.29:12.29:12.29);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (D1 *> O) = (6.79:6.79:6.79, 12.29:12.29:12.29);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (7.73:7.73:7.73, 11.96:11.96:11.96);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (8.37:8.37:8.37, 12.24:12.24:12.24);
      ifnone (D1 *> O) = (8.37:8.37:8.37, 12.24:12.24:12.24);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OA222CHD(O, A1, A2, B1, B2, C1, C2);
   output O;
   input A1, A2, B1, B2, C1, C2;

//Function Block
`protect
   or g1(o1, B1, B2);
   or g2(o2, A1, A2);
   or g5(o3, C1, C2);
   nand g3(o4, o1, o2, o3);
   not g4(O, o4);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (A2 *> O) = (6.05:6.05:6.05, 6.85:6.85:6.85);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A2 *> O) = (6.69:6.69:6.69, 6.87:6.87:6.87);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (A2 *> O) = (4.89:4.89:4.89, 6.51:6.51:6.51);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (A2 *> O) = (5.41:5.41:5.41, 6.54:6.54:6.54);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A2 *> O) = (6.61:6.61:6.61, 6.87:6.87:6.87);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (A2 *> O) = (5.34:5.34:5.34, 6.53:6.53:6.53);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A2 *> O) = (5.84:5.84:5.84, 6.55:6.55:6.55);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A2 *> O) = (7.48:7.48:7.48, 7.20:7.20:7.20);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (A2 *> O) = (6.06:6.06:6.06, 6.85:6.85:6.85);
      ifnone (A2 *> O) = (6.06:6.06:6.06, 6.85:6.85:6.85);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (A1 *> O) = (5.34:5.34:5.34, 7.20:7.20:7.20);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (A1 *> O) = (5.97:5.97:5.97, 7.22:7.22:7.22);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A1 *> O) = (7.29:7.29:7.29, 7.55:7.55:7.55);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (A1 *> O) = (5.89:5.89:5.89, 7.22:7.22:7.22);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A1 *> O) = (8.19:8.19:8.19, 7.88:7.88:7.88);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A1 *> O) = (6.50:6.50:6.50, 7.24:7.24:7.24);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (A1 *> O) = (6.63:6.63:6.63, 7.54:7.54:7.54);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (A1 *> O) = (6.62:6.62:6.62, 7.53:7.53:7.53);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A1 *> O) = (7.38:7.38:7.38, 7.56:7.56:7.56);
      ifnone (A1 *> O) = (7.38:7.38:7.38, 7.56:7.56:7.56);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1) (B2 *> O) = (7.01:7.01:7.01, 9.59:9.59:9.59);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B2 *> O) = (8.42:8.42:8.42, 9.51:9.51:9.51);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B2 *> O) = (8.33:8.33:8.33, 9.50:9.50:9.50);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1) (B2 *> O) = (6.76:6.76:6.76, 9.14:9.14:9.14);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0) (B2 *> O) = (7.74:7.74:7.74, 9.90:9.90:9.90);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B2 *> O) = (9.22:9.22:9.22, 9.83:9.83:9.83);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1) (B2 *> O) = (6.18:6.18:6.18, 9.55:9.55:9.55);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1) (B2 *> O) = (7.41:7.41:7.41, 9.46:9.46:9.46);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B2 *> O) = (7.55:7.55:7.55, 9.18:9.18:9.18);
      ifnone (B2 *> O) = (7.55:7.55:7.55, 9.18:9.18:9.18);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1) (B1 *> O) = (6.45:6.45:6.45, 8.91:8.91:8.91);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B1 *> O) = (7.72:7.72:7.72, 8.82:8.82:8.82);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B1 *> O) = (7.64:7.64:7.64, 8.82:8.82:8.82);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1) (B1 *> O) = (6.19:6.19:6.19, 8.46:8.46:8.46);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0) (B1 *> O) = (7.16:7.16:7.16, 9.22:9.22:9.22);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B1 *> O) = (8.51:8.51:8.51, 9.15:9.15:9.15);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1) (B1 *> O) = (5.74:5.74:5.74, 8.86:8.86:8.86);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1) (B1 *> O) = (6.83:6.83:6.83, 8.77:8.77:8.77);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B1 *> O) = (6.88:6.88:6.88, 8.50:8.50:8.50);
      ifnone (B1 *> O) = (6.88:6.88:6.88, 8.50:8.50:8.50);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C2 *> O) = (8.10:8.10:8.10, 10.14:10.14:10.14);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1) (C2 *> O) = (7.53:7.53:7.53, 10.61:10.61:10.61);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C2 *> O) = (7.34:7.34:7.34, 9.80:9.80:9.80);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C2 *> O) = (8.89:8.89:8.89, 10.48:10.48:10.48);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1) (C2 *> O) = (6.74:6.74:6.74, 10.11:10.11:10.11);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0) (C2 *> O) = (6.89:6.89:6.89, 10.29:10.29:10.29);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C2 *> O) = (8.10:8.10:8.10, 10.14:10.14:10.14);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1) (C2 *> O) = (6.22:6.22:6.22, 10.62:10.62:10.62);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1) (C2 *> O) = (7.37:7.37:7.37, 10.45:10.45:10.45);
      ifnone (C2 *> O) = (7.37:7.37:7.37, 10.45:10.45:10.45);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1) (C1 *> O) = (8.18:8.18:8.18, 11.42:11.42:11.42);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C1 *> O) = (9.69:9.69:9.69, 11.30:11.30:11.30);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C1 *> O) = (8.09:8.09:8.09, 10.61:10.61:10.61);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1) (C1 *> O) = (7.37:7.37:7.37, 10.93:10.93:10.93);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0) (C1 *> O) = (7.52:7.52:7.52, 11.10:11.10:11.10);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C1 *> O) = (8.88:8.88:8.88, 10.95:10.95:10.95);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1) (C1 *> O) = (6.71:6.71:6.71, 11.44:11.44:11.44);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1) (C1 *> O) = (8.03:8.03:8.03, 11.27:11.27:11.27);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C1 *> O) = (8.89:8.89:8.89, 10.96:10.96:10.96);
      ifnone (C1 *> O) = (8.89:8.89:8.89, 10.96:10.96:10.96);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OA222EHD(O, A1, A2, B1, B2, C1, C2);
   output O;
   input A1, A2, B1, B2, C1, C2;

//Function Block
`protect
   or g1(o1, B1, B2);
   or g2(o2, A1, A2);
   or g5(o3, C1, C2);
   nand g3(o4, o1, o2, o3);
   not g4(O, o4);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (A2 *> O) = (5.58:5.58:5.58, 6.58:6.58:6.58);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A2 *> O) = (6.16:6.16:6.16, 6.61:6.61:6.61);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (A2 *> O) = (4.34:4.34:4.34, 6.28:6.28:6.28);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (A2 *> O) = (4.80:4.80:4.80, 6.32:6.32:6.32);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A2 *> O) = (5.85:5.85:5.85, 6.60:6.60:6.60);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (A2 *> O) = (4.69:4.69:4.69, 6.30:6.30:6.30);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A2 *> O) = (5.14:5.14:5.14, 6.33:6.33:6.33);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A2 *> O) = (6.96:6.96:6.96, 6.89:6.89:6.89);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (A2 *> O) = (5.41:5.41:5.41, 6.58:6.58:6.58);
      ifnone (A2 *> O) = (5.41:5.41:5.41, 6.58:6.58:6.58);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (A1 *> O) = (4.75:4.75:4.75, 6.96:6.96:6.96);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (A1 *> O) = (5.32:5.32:5.32, 6.98:6.98:6.98);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A1 *> O) = (6.47:6.47:6.47, 7.26:7.26:7.26);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (A1 *> O) = (5.19:5.19:5.19, 6.97:6.97:6.97);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A1 *> O) = (7.66:7.66:7.66, 7.55:7.55:7.55);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A1 *> O) = (5.75:5.75:5.75, 7.00:7.00:7.00);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (A1 *> O) = (5.94:5.94:5.94, 7.25:7.25:7.25);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (A1 *> O) = (6.17:6.17:6.17, 7.25:7.25:7.25);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A1 *> O) = (6.85:6.85:6.85, 7.27:7.27:7.27);
      ifnone (A1 *> O) = (6.85:6.85:6.85, 7.27:7.27:7.27);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1) (B2 *> O) = (6.25:6.25:6.25, 9.39:9.39:9.39);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B2 *> O) = (8.01:8.01:8.01, 9.27:9.27:9.27);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B2 *> O) = (7.48:7.48:7.48, 9.25:9.25:9.25);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1) (B2 *> O) = (6.11:6.11:6.11, 8.93:8.93:8.93);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0) (B2 *> O) = (7.40:7.40:7.40, 9.67:9.67:9.67);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B2 *> O) = (8.81:8.81:8.81, 9.55:9.55:9.55);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1) (B2 *> O) = (5.57:5.57:5.57, 9.35:9.35:9.35);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1) (B2 *> O) = (6.73:6.73:6.73, 9.21:9.21:9.21);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B2 *> O) = (6.77:6.77:6.77, 8.97:8.97:8.97);
      ifnone (B2 *> O) = (6.77:6.77:6.77, 8.97:8.97:8.97);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1) (B1 *> O) = (5.74:5.74:5.74, 8.72:8.72:8.72);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B1 *> O) = (7.31:7.31:7.31, 8.60:8.60:8.60);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B1 *> O) = (6.85:6.85:6.85, 8.58:8.58:8.58);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1) (B1 *> O) = (5.59:5.59:5.59, 8.27:8.27:8.27);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0) (B1 *> O) = (6.80:6.80:6.80, 9.01:9.01:9.01);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B1 *> O) = (8.10:8.10:8.10, 8.89:8.89:8.89);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1) (B1 *> O) = (5.16:5.16:5.16, 8.68:8.68:8.68);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1) (B1 *> O) = (6.19:6.19:6.19, 8.54:8.54:8.54);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B1 *> O) = (6.15:6.15:6.15, 8.30:8.30:8.30);
      ifnone (B1 *> O) = (6.15:6.15:6.15, 8.30:8.30:8.30);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C2 *> O) = (7.28:7.28:7.28, 10.85:10.85:10.85);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1) (C2 *> O) = (6.72:6.72:6.72, 11.35:11.35:11.35);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C2 *> O) = (6.57:6.57:6.57, 10.51:10.51:10.51);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C2 *> O) = (8.00:8.00:8.00, 11.19:11.19:11.19);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1) (C2 *> O) = (6.03:6.03:6.03, 10.88:10.88:10.88);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0) (C2 *> O) = (6.14:6.14:6.14, 11.04:11.04:11.04);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C2 *> O) = (7.27:7.27:7.27, 10.84:10.84:10.84);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1) (C2 *> O) = (5.52:5.52:5.52, 11.43:11.43:11.43);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1) (C2 *> O) = (6.61:6.61:6.61, 11.21:11.21:11.21);
      ifnone (C2 *> O) = (6.61:6.61:6.61, 11.21:11.21:11.21);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1) (C1 *> O) = (7.91:7.91:7.91, 12.20:12.20:12.20);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C1 *> O) = (9.34:9.34:9.34, 12.04:12.04:12.04);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C1 *> O) = (7.75:7.75:7.75, 11.36:11.36:11.36);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1) (C1 *> O) = (7.14:7.14:7.14, 11.73:11.73:11.73);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0) (C1 *> O) = (7.23:7.23:7.23, 11.89:11.89:11.89);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C1 *> O) = (8.53:8.53:8.53, 11.70:11.70:11.70);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1) (C1 *> O) = (6.57:6.57:6.57, 12.28:12.28:12.28);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1) (C1 *> O) = (7.81:7.81:7.81, 12.06:12.06:12.06);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C1 *> O) = (8.54:8.54:8.54, 11.70:11.70:11.70);
      ifnone (C1 *> O) = (8.54:8.54:8.54, 11.70:11.70:11.70);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OA222HHD(O, A1, A2, B1, B2, C1, C2);
   output O;
   input A1, A2, B1, B2, C1, C2;

//Function Block
`protect
   or g1(o1, B1, B2);
   or g2(o2, A1, A2);
   or g5(o3, C1, C2);
   nand g3(o4, o1, o2, o3);
   not g4(O, o4);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (A2 *> O) = (6.18:6.18:6.18, 7.77:7.77:7.77);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A2 *> O) = (6.88:6.88:6.88, 7.80:7.80:7.80);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (A2 *> O) = (4.76:4.76:4.76, 7.51:7.51:7.51);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (A2 *> O) = (5.34:5.34:5.34, 7.54:7.54:7.54);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A2 *> O) = (6.50:6.50:6.50, 7.79:7.79:7.79);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (A2 *> O) = (5.21:5.21:5.21, 7.53:7.53:7.53);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A2 *> O) = (5.78:5.78:5.78, 7.56:7.56:7.56);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A2 *> O) = (7.69:7.69:7.69, 8.04:8.04:8.04);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (A2 *> O) = (5.96:5.96:5.96, 7.77:7.77:7.77);
      ifnone (A2 *> O) = (5.96:5.96:5.96, 7.77:7.77:7.77);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (A1 *> O) = (5.18:5.18:5.18, 8.18:8.18:8.18);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (A1 *> O) = (5.87:5.87:5.87, 8.20:8.20:8.20);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A1 *> O) = (7.13:7.13:7.13, 8.45:8.45:8.45);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (A1 *> O) = (5.72:5.72:5.72, 8.19:8.19:8.19);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A1 *> O) = (8.39:8.39:8.39, 8.70:8.70:8.70);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A1 *> O) = (6.40:6.40:6.40, 8.22:8.22:8.22);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (A1 *> O) = (6.50:6.50:6.50, 8.44:8.44:8.44);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (A1 *> O) = (6.77:6.77:6.77, 8.44:8.44:8.44);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A1 *> O) = (7.57:7.57:7.57, 8.46:8.46:8.46);
      ifnone (A1 *> O) = (7.57:7.57:7.57, 8.46:8.46:8.46);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1) (B2 *> O) = (6.75:6.75:6.75, 10.53:10.53:10.53);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B2 *> O) = (8.73:8.73:8.73, 10.40:10.40:10.40);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B2 *> O) = (8.14:8.14:8.14, 10.38:10.38:10.38);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1) (B2 *> O) = (6.65:6.65:6.65, 10.10:10.10:10.10);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0) (B2 *> O) = (7.97:7.97:7.97, 10.79:10.79:10.79);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B2 *> O) = (9.54:9.54:9.54, 10.65:10.65:10.65);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1) (B2 *> O) = (5.96:5.96:5.96, 10.49:10.49:10.49);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1) (B2 *> O) = (7.28:7.28:7.28, 10.34:10.34:10.34);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B2 *> O) = (7.41:7.41:7.41, 10.14:10.14:10.14);
      ifnone (B2 *> O) = (7.41:7.41:7.41, 10.14:10.14:10.14);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1) (B1 *> O) = (6.23:6.23:6.23, 9.87:9.87:9.87);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B1 *> O) = (8.04:8.04:8.04, 9.74:9.74:9.74);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B1 *> O) = (7.50:7.50:7.50, 9.72:9.72:9.72);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1) (B1 *> O) = (6.13:6.13:6.13, 9.44:9.44:9.44);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0) (B1 *> O) = (7.37:7.37:7.37, 10.12:10.12:10.12);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B1 *> O) = (8.83:8.83:8.83, 9.99:9.99:9.99);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1) (B1 *> O) = (5.54:5.54:5.54, 9.83:9.83:9.83);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1) (B1 *> O) = (6.73:6.73:6.73, 9.68:9.68:9.68);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B1 *> O) = (6.79:6.79:6.79, 9.48:9.48:9.48);
      ifnone (B1 *> O) = (6.79:6.79:6.79, 9.48:9.48:9.48);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C2 *> O) = (7.93:7.93:7.93, 12.13:12.13:12.13);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1) (C2 *> O) = (7.22:7.22:7.22, 12.60:12.60:12.60);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C2 *> O) = (7.21:7.21:7.21, 11.84:11.84:11.84);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C2 *> O) = (8.66:8.66:8.66, 12.44:12.44:12.44);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1) (C2 *> O) = (6.54:6.54:6.54, 12.21:12.21:12.21);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0) (C2 *> O) = (6.62:6.62:6.62, 12.32:12.32:12.32);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C2 *> O) = (7.92:7.92:7.92, 12.13:12.13:12.13);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1) (C2 *> O) = (5.87:5.87:5.87, 12.71:12.71:12.71);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1) (C2 *> O) = (7.13:7.13:7.13, 12.50:12.50:12.50);
      ifnone (C2 *> O) = (7.13:7.13:7.13, 12.50:12.50:12.50);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1) (C1 *> O) = (8.49:8.49:8.49, 13.45:13.45:13.45);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C1 *> O) = (10.08:10.08:10.08, 13.29:13.29:13.29);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C1 *> O) = (8.46:8.46:8.46, 12.69:12.69:12.69);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1) (C1 *> O) = (7.74:7.74:7.74, 13.05:13.05:13.05);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0) (C1 *> O) = (7.80:7.80:7.80, 13.17:13.17:13.17);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C1 *> O) = (9.26:9.26:9.26, 12.98:12.98:12.98);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1) (C1 *> O) = (7.00:7.00:7.00, 13.55:13.55:13.55);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1) (C1 *> O) = (8.41:8.41:8.41, 13.34:13.34:13.34);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C1 *> O) = (9.27:9.27:9.27, 12.98:12.98:12.98);
      ifnone (C1 *> O) = (9.27:9.27:9.27, 12.98:12.98:12.98);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OA222KHD(O, A1, A2, B1, B2, C1, C2);
   output O;
   input A1, A2, B1, B2, C1, C2;

//Function Block
`protect
   or g1(o1, B1, B2);
   or g2(o2, A1, A2);
   or g5(o3, C1, C2);
   nand g3(o4, o1, o2, o3);
   not g4(O, o4);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (A2 *> O) = (7.72:7.72:7.72, 10.43:10.43:10.43);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A2 *> O) = (8.68:8.68:8.68, 10.45:10.45:10.45);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (A2 *> O) = (5.87:5.87:5.87, 10.18:10.18:10.18);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (A2 *> O) = (6.73:6.73:6.73, 10.21:10.21:10.21);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A2 *> O) = (8.15:8.15:8.15, 10.44:10.44:10.44);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (A2 *> O) = (6.55:6.55:6.55, 10.20:10.20:10.20);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A2 *> O) = (7.40:7.40:7.40, 10.22:10.22:10.22);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A2 *> O) = (9.51:9.51:9.51, 10.69:10.69:10.69);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (A2 *> O) = (7.37:7.37:7.37, 10.43:10.43:10.43);
      ifnone (A2 *> O) = (7.37:7.37:7.37, 10.43:10.43:10.43);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (A1 *> O) = (6.30:6.30:6.30, 10.84:10.84:10.84);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (A1 *> O) = (7.27:7.27:7.27, 10.86:10.86:10.86);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A1 *> O) = (8.79:8.79:8.79, 11.10:11.10:11.10);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (A1 *> O) = (7.08:7.08:7.08, 10.85:10.85:10.85);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A1 *> O) = (10.22:10.22:10.22, 11.34:11.34:11.34);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A1 *> O) = (8.04:8.04:8.04, 10.87:10.87:10.87);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (A1 *> O) = (7.92:7.92:7.92, 11.09:11.09:11.09);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (A1 *> O) = (8.32:8.32:8.32, 11.08:11.08:11.08);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A1 *> O) = (9.39:9.39:9.39, 11.11:11.11:11.11);
      ifnone (A1 *> O) = (9.39:9.39:9.39, 11.11:11.11:11.11);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1) (B2 *> O) = (8.08:8.08:8.08, 13.11:13.11:13.11);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B2 *> O) = (10.55:10.55:10.55, 12.99:12.99:12.99);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B2 *> O) = (9.79:9.79:9.79, 12.97:12.97:12.97);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1) (B2 *> O) = (8.06:8.06:8.06, 12.70:12.70:12.70);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0) (B2 *> O) = (9.49:9.49:9.49, 13.36:13.36:13.36);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B2 *> O) = (11.37:11.37:11.37, 13.23:13.23:13.23);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1) (B2 *> O) = (7.04:7.04:7.04, 13.07:13.07:13.07);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1) (B2 *> O) = (8.69:8.69:8.69, 12.93:12.93:12.93);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B2 *> O) = (9.05:9.05:9.05, 12.74:12.74:12.74);
      ifnone (B2 *> O) = (9.05:9.05:9.05, 12.74:12.74:12.74);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1) (B1 *> O) = (7.55:7.55:7.55, 12.45:12.45:12.45);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B1 *> O) = (9.84:9.84:9.84, 12.34:12.34:12.34);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B1 *> O) = (9.14:9.14:9.14, 12.31:12.31:12.31);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1) (B1 *> O) = (7.51:7.51:7.51, 12.05:12.05:12.05);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0) (B1 *> O) = (8.88:8.88:8.88, 12.70:12.70:12.70);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B1 *> O) = (10.65:10.65:10.65, 12.58:12.58:12.58);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1) (B1 *> O) = (6.61:6.61:6.61, 12.41:12.41:12.41);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1) (B1 *> O) = (8.14:8.14:8.14, 12.27:12.27:12.27);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B1 *> O) = (8.41:8.41:8.41, 12.08:12.08:12.08);
      ifnone (B1 *> O) = (8.41:8.41:8.41, 12.08:12.08:12.08);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C2 *> O) = (9.57:9.57:9.57, 15.07:15.07:15.07);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1) (C2 *> O) = (8.56:8.56:8.56, 15.50:15.50:15.50);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C2 *> O) = (8.83:8.83:8.83, 14.79:14.79:14.79);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C2 *> O) = (10.32:10.32:10.32, 15.37:15.37:15.37);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1) (C2 *> O) = (7.88:7.88:7.88, 15.16:15.16:15.16);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0) (C2 *> O) = (7.94:7.94:7.94, 15.23:15.23:15.23);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C2 *> O) = (9.56:9.56:9.56, 15.07:15.07:15.07);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1) (C2 *> O) = (6.89:6.89:6.89, 15.61:15.61:15.61);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1) (C2 *> O) = (8.50:8.50:8.50, 15.44:15.44:15.44);
      ifnone (C2 *> O) = (8.50:8.50:8.50, 15.44:15.44:15.44);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1) (C1 *> O) = (10.01:10.01:10.01, 16.35:16.35:16.35);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C1 *> O) = (11.90:11.90:11.90, 16.21:16.21:16.21);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C1 *> O) = (10.26:10.26:10.26, 15.63:15.63:15.63);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1) (C1 *> O) = (9.26:9.26:9.26, 16.00:16.00:16.00);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0) (C1 *> O) = (9.30:9.30:9.30, 16.07:16.07:16.07);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C1 *> O) = (11.07:11.07:11.07, 15.91:15.91:15.91);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1) (C1 *> O) = (8.21:8.21:8.21, 16.45:16.45:16.45);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1) (C1 *> O) = (9.96:9.96:9.96, 16.28:16.28:16.28);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C1 *> O) = (11.08:11.08:11.08, 15.91:15.91:15.91);
      ifnone (C1 *> O) = (11.08:11.08:11.08, 15.91:15.91:15.91);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OA22CHD(O, A1, A2, B1, B2);
   output O;
   input A1, A2, B1, B2;

//Function Block
`protect
   or g1(o1, B1, B2);
   or g2(o2, A1, A2);
   nand g3(o3, o1, o2);
   not g4(O, o3);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (B1 == 1 && B2 == 0) (A2 *> O) = (4.63:4.63:4.63, 6.55:6.55:6.55);
      if (B1 == 0 && B2 == 1) (A2 *> O) = (5.11:5.11:5.11, 6.86:6.86:6.86);
      if (B1 == 1 && B2 == 1) (A2 *> O) = (4.15:4.15:4.15, 6.51:6.51:6.51);
      ifnone (A2 *> O) = (4.15:4.15:4.15, 6.51:6.51:6.51);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (5.57:5.57:5.57, 7.65:7.65:7.65);
      if (B1 == 1 && B2 == 1) (A1 *> O) = (4.50:4.50:4.50, 7.30:7.30:7.30);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (5.08:5.08:5.08, 7.34:7.34:7.34);
      ifnone (A1 *> O) = (5.08:5.08:5.08, 7.34:7.34:7.34);
      if (A1 == 0 && A2 == 1) (B2 *> O) = (5.71:5.71:5.71, 9.62:9.62:9.62);
      if (A1 == 1 && A2 == 1) (B2 *> O) = (5.20:5.20:5.20, 10.09:10.09:10.09);
      if (A1 == 1 && A2 == 0) (B2 *> O) = (6.23:6.23:6.23, 9.94:9.94:9.94);
      ifnone (B2 *> O) = (6.23:6.23:6.23, 9.94:9.94:9.94);
      if (A1 == 1 && A2 == 0) (B1 *> O) = (5.81:5.81:5.81, 9.27:9.27:9.27);
      if (A1 == 0 && A2 == 1) (B1 *> O) = (5.31:5.31:5.31, 8.95:8.95:8.95);
      if (A1 == 1 && A2 == 1) (B1 *> O) = (4.90:4.90:4.90, 9.41:9.41:9.41);
      ifnone (B1 *> O) = (4.90:4.90:4.90, 9.41:9.41:9.41);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OA22EHD(O, A1, A2, B1, B2);
   output O;
   input A1, A2, B1, B2;

//Function Block
`protect
   or g1(o1, B1, B2);
   or g2(o2, A1, A2);
   nand g3(o3, o1, o2);
   not g4(O, o3);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (B1 == 1 && B2 == 0) (A2 *> O) = (4.10:4.10:4.10, 6.28:6.28:6.28);
      if (B1 == 0 && B2 == 1) (A2 *> O) = (4.54:4.54:4.54, 6.55:6.55:6.55);
      if (B1 == 1 && B2 == 1) (A2 *> O) = (3.65:3.65:3.65, 6.23:6.23:6.23);
      ifnone (A2 *> O) = (3.65:3.65:3.65, 6.23:6.23:6.23);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (4.96:4.96:4.96, 7.30:7.30:7.30);
      if (B1 == 1 && B2 == 1) (A1 *> O) = (3.97:3.97:3.97, 6.99:6.99:6.99);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (4.51:4.51:4.51, 7.03:7.03:7.03);
      ifnone (A1 *> O) = (4.51:4.51:4.51, 7.03:7.03:7.03);
      if (A1 == 0 && A2 == 1) (B2 *> O) = (5.04:5.04:5.04, 9.06:9.06:9.06);
      if (A1 == 1 && A2 == 1) (B2 *> O) = (4.56:4.56:4.56, 9.52:9.52:9.52);
      if (A1 == 1 && A2 == 0) (B2 *> O) = (5.51:5.51:5.51, 9.34:9.34:9.34);
      ifnone (B2 *> O) = (5.51:5.51:5.51, 9.34:9.34:9.34);
      if (A1 == 1 && A2 == 0) (B1 *> O) = (5.12:5.12:5.12, 8.69:8.69:8.69);
      if (A1 == 0 && A2 == 1) (B1 *> O) = (4.66:4.66:4.66, 8.41:8.41:8.41);
      if (A1 == 1 && A2 == 1) (B1 *> O) = (4.28:4.28:4.28, 8.86:8.86:8.86);
      ifnone (B1 *> O) = (4.28:4.28:4.28, 8.86:8.86:8.86);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OA22HHD(O, A1, A2, B1, B2);
   output O;
   input A1, A2, B1, B2;

//Function Block
`protect
   or g1(o1, B1, B2);
   or g2(o2, A1, A2);
   nand g3(o3, o1, o2);
   not g4(O, o3);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (B1 == 1 && B2 == 0) (A2 *> O) = (4.24:4.24:4.24, 6.93:6.93:6.93);
      if (B1 == 0 && B2 == 1) (A2 *> O) = (4.68:4.68:4.68, 7.16:7.16:7.16);
      if (B1 == 1 && B2 == 1) (A2 *> O) = (3.74:3.74:3.74, 6.88:6.88:6.88);
      ifnone (A2 *> O) = (3.74:3.74:3.74, 6.88:6.88:6.88);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (5.10:5.10:5.10, 7.89:7.89:7.89);
      if (B1 == 1 && B2 == 1) (A1 *> O) = (4.05:4.05:4.05, 7.62:7.62:7.62);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (4.64:4.64:4.64, 7.66:7.66:7.66);
      ifnone (A1 *> O) = (4.64:4.64:4.64, 7.66:7.66:7.66);
      if (A1 == 0 && A2 == 1) (B2 *> O) = (5.13:5.13:5.13, 9.52:9.52:9.52);
      if (A1 == 1 && A2 == 1) (B2 *> O) = (4.57:4.57:4.57, 9.95:9.95:9.95);
      if (A1 == 1 && A2 == 0) (B2 *> O) = (5.61:5.61:5.61, 9.77:9.77:9.77);
      ifnone (B2 *> O) = (5.61:5.61:5.61, 9.77:9.77:9.77);
      if (A1 == 1 && A2 == 0) (B1 *> O) = (5.22:5.22:5.22, 9.13:9.13:9.13);
      if (A1 == 0 && A2 == 1) (B1 *> O) = (4.76:4.76:4.76, 8.89:8.89:8.89);
      if (A1 == 1 && A2 == 1) (B1 *> O) = (4.29:4.29:4.29, 9.31:9.31:9.31);
      ifnone (B1 *> O) = (4.29:4.29:4.29, 9.31:9.31:9.31);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OA22KHD(O, A1, A2, B1, B2);
   output O;
   input A1, A2, B1, B2;

//Function Block
`protect
   or g1(o1, B1, B2);
   or g2(o2, A1, A2);
   nand g3(o3, o1, o2);
   not g4(O, o3);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (B1 == 1 && B2 == 0) (A2 *> O) = (5.28:5.28:5.28, 9.63:9.63:9.63);
      if (B1 == 0 && B2 == 1) (A2 *> O) = (5.74:5.74:5.74, 9.85:9.85:9.85);
      if (B1 == 1 && B2 == 1) (A2 *> O) = (4.55:4.55:4.55, 9.58:9.58:9.58);
      ifnone (A2 *> O) = (4.55:4.55:4.55, 9.58:9.58:9.58);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (6.17:6.17:6.17, 10.57:10.57:10.57);
      if (B1 == 1 && B2 == 1) (A1 *> O) = (4.87:4.87:4.87, 10.30:10.30:10.30);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (5.70:5.70:5.70, 10.35:10.35:10.35);
      ifnone (A1 *> O) = (5.70:5.70:5.70, 10.35:10.35:10.35);
      if (A1 == 0 && A2 == 1) (B2 *> O) = (6.18:6.18:6.18, 12.13:12.13:12.13);
      if (A1 == 1 && A2 == 1) (B2 *> O) = (5.33:5.33:5.33, 12.53:12.53:12.53);
      if (A1 == 1 && A2 == 0) (B2 *> O) = (6.67:6.67:6.67, 12.36:12.36:12.36);
      ifnone (B2 *> O) = (6.67:6.67:6.67, 12.36:12.36:12.36);
      if (A1 == 1 && A2 == 0) (B1 *> O) = (6.27:6.27:6.27, 11.74:11.74:11.74);
      if (A1 == 0 && A2 == 1) (B1 *> O) = (5.79:5.79:5.79, 11.51:11.51:11.51);
      if (A1 == 1 && A2 == 1) (B1 *> O) = (5.04:5.04:5.04, 11.90:11.90:11.90);
      ifnone (B1 *> O) = (5.04:5.04:5.04, 11.90:11.90:11.90);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OAI112BHD(O, A1, B1, C1, C2);
   output O;
   input A1, B1, C1, C2;

//Function Block
`protect
   or g1(o1, C1, C2);
   nand g2(O, A1, B1, o1);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (C1 == 1 && C2 == 1) (A1 *> O) = (3.13:3.13:3.13, 2.32:2.32:2.32);
      if (C1 == 1 && C2 == 0) (A1 *> O) = (3.14:3.14:3.14, 2.57:2.57:2.57);
      if (C1 == 0 && C2 == 1) (A1 *> O) = (3.28:3.28:3.28, 3.32:3.32:3.32);
      ifnone (A1 *> O) = (3.28:3.28:3.28, 3.32:3.32:3.32);
      if (C1 == 1 && C2 == 0) (B1 *> O) = (3.68:3.68:3.68, 2.88:2.88:2.88);
      if (C1 == 0 && C2 == 1) (B1 *> O) = (3.83:3.83:3.83, 3.63:3.63:3.63);
      if (C1 == 1 && C2 == 1) (B1 *> O) = (3.65:3.65:3.65, 2.53:2.53:2.53);
      ifnone (B1 *> O) = (3.65:3.65:3.65, 2.53:2.53:2.53);

      //  Module Path Delay
      (C2 *> O) = (5.79:5.79:5.79, 4.16:4.16:4.16);
      (C1 *> O) = (5.17:5.17:5.17, 3.52:3.52:3.52);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OAI112EHD(O, A1, B1, C1, C2);
   output O;
   input A1, B1, C1, C2;

//Function Block
`protect
   or g1(o1, C1, C2);
   nand g2(O, A1, B1, o1);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (C1 == 1 && C2 == 1) (A1 *> O) = (8.56:8.56:8.56, 7.27:7.27:7.27);
      if (C1 == 1 && C2 == 0) (A1 *> O) = (8.58:8.58:8.58, 7.74:7.74:7.74);
      if (C1 == 0 && C2 == 1) (A1 *> O) = (9.25:9.25:9.25, 8.66:8.66:8.66);
      ifnone (A1 *> O) = (9.25:9.25:9.25, 8.66:8.66:8.66);
      if (C1 == 1 && C2 == 0) (B1 *> O) = (9.29:9.29:9.29, 8.00:8.00:8.00);
      if (C1 == 0 && C2 == 1) (B1 *> O) = (9.96:9.96:9.96, 8.91:8.91:8.91);
      if (C1 == 1 && C2 == 1) (B1 *> O) = (9.25:9.25:9.25, 7.43:7.43:7.43);
      ifnone (B1 *> O) = (9.25:9.25:9.25, 7.43:7.43:7.43);

      //  Module Path Delay
      (C2 *> O) = (11.01:11.01:11.01, 9.47:9.47:9.47);
      (C1 *> O) = (10.37:10.37:10.37, 8.66:8.66:8.66);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OAI112HHD(O, A1, B1, C1, C2);
   output O;
   input A1, B1, C1, C2;

//Function Block
`protect
   or g1(o1, C1, C2);
   nand g2(O, A1, B1, o1);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (C1 == 1 && C2 == 1) (A1 *> O) = (7.57:7.57:7.57, 7.29:7.29:7.29);
      if (C1 == 1 && C2 == 0) (A1 *> O) = (7.59:7.59:7.59, 7.79:7.79:7.79);
      if (C1 == 0 && C2 == 1) (A1 *> O) = (8.19:8.19:8.19, 8.75:8.75:8.75);
      ifnone (A1 *> O) = (8.19:8.19:8.19, 8.75:8.75:8.75);
      if (C1 == 1 && C2 == 0) (B1 *> O) = (8.15:8.15:8.15, 8.06:8.06:8.06);
      if (C1 == 0 && C2 == 1) (B1 *> O) = (8.75:8.75:8.75, 9.01:9.01:9.01);
      if (C1 == 1 && C2 == 1) (B1 *> O) = (8.12:8.12:8.12, 7.45:7.45:7.45);
      ifnone (B1 *> O) = (8.12:8.12:8.12, 7.45:7.45:7.45);

      //  Module Path Delay
      (C2 *> O) = (10.60:10.60:10.60, 9.51:9.51:9.51);
      (C1 *> O) = (9.98:9.98:9.98, 8.65:8.65:8.65);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OAI112KHD(O, A1, B1, C1, C2);
   output O;
   input A1, B1, C1, C2;

//Function Block
`protect
   or g1(o1, C1, C2);
   nand g2(O, A1, B1, o1);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (C1 == 1 && C2 == 1) (A1 *> O) = (8.46:8.46:8.46, 8.51:8.51:8.51);
      if (C1 == 1 && C2 == 0) (A1 *> O) = (8.48:8.48:8.48, 9.08:9.08:9.08);
      if (C1 == 0 && C2 == 1) (A1 *> O) = (9.15:9.15:9.15, 10.06:10.06:10.06);
      ifnone (A1 *> O) = (9.15:9.15:9.15, 10.06:10.06:10.06);
      if (C1 == 1 && C2 == 0) (B1 *> O) = (9.04:9.04:9.04, 9.34:9.34:9.34);
      if (C1 == 0 && C2 == 1) (B1 *> O) = (9.72:9.72:9.72, 10.31:10.31:10.31);
      if (C1 == 1 && C2 == 1) (B1 *> O) = (9.01:9.01:9.01, 8.67:8.67:8.67);
      ifnone (B1 *> O) = (9.01:9.01:9.01, 8.67:8.67:8.67);

      //  Module Path Delay
      (C2 *> O) = (11.61:11.61:11.61, 10.81:10.81:10.81);
      (C1 *> O) = (10.99:10.99:10.99, 9.94:9.94:9.94);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OAI12CHD(O, A1, B1, B2);
   output O;
   input A1, B1, B2;

//Function Block
`protect
   or g1(o1, B1, B2);
   nand g2(O, A1, o1);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (B1 == 1 && B2 == 0) (A1 *> O) = (2.67:2.67:2.67, 1.77:1.77:1.77);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (2.80:2.80:2.80, 2.29:2.29:2.29);
      if (B1 == 1 && B2 == 1) (A1 *> O) = (2.65:2.65:2.65, 1.52:1.52:1.52);
      ifnone (A1 *> O) = (2.65:2.65:2.65, 1.52:1.52:1.52);

      //  Module Path Delay
      (B2 *> O) = (4.69:4.69:4.69, 2.70:2.70:2.70);
      (B1 *> O) = (4.04:4.04:4.04, 2.27:2.27:2.27);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OAI12EHD(O, A1, B1, B2);
   output O;
   input A1, B1, B2;

//Function Block
`protect
   or g1(o1, B1, B2);
   nand g2(O, A1, o1);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (B1 == 1 && B2 == 0) (A1 *> O) = (6.94:6.94:6.94, 6.52:6.52:6.52);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (7.49:7.49:7.49, 7.18:7.18:7.18);
      if (B1 == 1 && B2 == 1) (A1 *> O) = (6.92:6.92:6.92, 6.05:6.05:6.05);
      ifnone (A1 *> O) = (6.92:6.92:6.92, 6.05:6.05:6.05);

      //  Module Path Delay
      (B2 *> O) = (9.62:9.62:9.62, 7.62:7.62:7.62);
      (B1 *> O) = (8.96:8.96:8.96, 7.05:7.05:7.05);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OAI12HHD(O, A1, B1, B2);
   output O;
   input A1, B1, B2;

//Function Block
`protect
   or g1(o1, B1, B2);
   nand g2(O, A1, o1);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (B1 == 1 && B2 == 0) (A1 *> O) = (6.99:6.99:6.99, 6.84:6.84:6.84);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (7.61:7.61:7.61, 7.67:7.67:7.67);
      if (B1 == 1 && B2 == 1) (A1 *> O) = (6.96:6.96:6.96, 6.27:6.27:6.27);
      ifnone (A1 *> O) = (6.96:6.96:6.96, 6.27:6.27:6.27);

      //  Module Path Delay
      (B2 *> O) = (9.24:9.24:9.24, 8.11:8.11:8.11);
      (B1 *> O) = (8.60:8.60:8.60, 7.38:7.38:7.38);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OAI12KHD(O, A1, B1, B2);
   output O;
   input A1, B1, B2;

//Function Block
`protect
   or g1(o1, B1, B2);
   nand g2(O, A1, o1);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (B1 == 1 && B2 == 0) (A1 *> O) = (7.69:7.69:7.69, 7.65:7.65:7.65);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (8.36:8.36:8.36, 8.35:8.35:8.35);
      if (B1 == 1 && B2 == 1) (A1 *> O) = (7.67:7.67:7.67, 7.09:7.09:7.09);
      ifnone (A1 *> O) = (7.67:7.67:7.67, 7.09:7.09:7.09);

      //  Module Path Delay
      (B2 *> O) = (10.21:10.21:10.21, 8.76:8.76:8.76);
      (B1 *> O) = (9.57:9.57:9.57, 8.15:8.15:8.15);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OAI13BHD(O, A1, B1, B2, B3);
   output O;
   input A1, B1, B2, B3;

//Function Block
`protect
   or g1(o1, B1, B2, B3);
   nand g2(O, A1, o1);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (B1 == 1 && B2 == 0 && B3 == 0) (A1 *> O) = (3.01:3.01:3.01, 1.94:1.94:1.94);
      if (B1 == 0 && B2 == 1 && B3 == 0) (A1 *> O) = (3.17:3.17:3.17, 2.59:2.59:2.59);
      if (B1 == 0 && B2 == 0 && B3 == 1) (A1 *> O) = (3.17:3.17:3.17, 2.89:2.89:2.89);
      if (B1 == 1 && B2 == 1 && B3 == 0) (A1 *> O) = (2.98:2.98:2.98, 1.68:1.68:1.68);
      if (B1 == 1 && B2 == 0 && B3 == 1) (A1 *> O) = (2.98:2.98:2.98, 1.68:1.68:1.68);
      if (B1 == 0 && B2 == 1 && B3 == 1) (A1 *> O) = (3.15:3.15:3.15, 2.18:2.18:2.18);
      if (B1 == 1 && B2 == 1 && B3 == 1) (A1 *> O) = (2.97:2.97:2.97, 1.59:1.59:1.59);
      ifnone (A1 *> O) = (2.97:2.97:2.97, 1.59:1.59:1.59);

      //  Module Path Delay
      (B3 *> O) = (7.58:7.58:7.58, 3.41:3.41:3.41);
      (B2 *> O) = (6.92:6.92:6.92, 3.20:3.20:3.20);
      (B1 *> O) = (5.30:5.30:5.30, 2.60:2.60:2.60);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OAI13EHD(O, A1, B1, B2, B3);
   output O;
   input A1, B1, B2, B3;

//Function Block
`protect
   or g1(o1, B1, B2, B3);
   nand g2(O, A1, o1);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (B1 == 1 && B2 == 0 && B3 == 0) (A1 *> O) = (6.84:6.84:6.84, 6.96:6.96:6.96);
      if (B1 == 0 && B2 == 1 && B3 == 0) (A1 *> O) = (7.33:7.33:7.33, 7.70:7.70:7.70);
      if (B1 == 0 && B2 == 0 && B3 == 1) (A1 *> O) = (7.40:7.40:7.40, 8.18:8.18:8.18);
      if (B1 == 1 && B2 == 1 && B3 == 0) (A1 *> O) = (6.82:6.82:6.82, 6.42:6.42:6.42);
      if (B1 == 1 && B2 == 0 && B3 == 1) (A1 *> O) = (6.82:6.82:6.82, 6.42:6.42:6.42);
      if (B1 == 0 && B2 == 1 && B3 == 1) (A1 *> O) = (7.33:7.33:7.33, 6.99:6.99:6.99);
      if (B1 == 1 && B2 == 1 && B3 == 1) (A1 *> O) = (6.81:6.81:6.81, 6.25:6.25:6.25);
      ifnone (A1 *> O) = (6.81:6.81:6.81, 6.25:6.25:6.25);

      //  Module Path Delay
      (B3 *> O) = (14.19:14.19:14.19, 8.70:8.70:8.70);
      (B2 *> O) = (13.51:13.51:13.51, 8.29:8.29:8.29);
      (B1 *> O) = (11.85:11.85:11.85, 7.60:7.60:7.60);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OAI13HHD(O, A1, B1, B2, B3);
   output O;
   input A1, B1, B2, B3;

//Function Block
`protect
   or g1(o1, B1, B2, B3);
   nand g2(O, A1, o1);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (B1 == 1 && B2 == 0 && B3 == 0) (A1 *> O) = (6.46:6.46:6.46, 6.83:6.83:6.83);
      if (B1 == 0 && B2 == 1 && B3 == 0) (A1 *> O) = (7.01:7.01:7.01, 7.54:7.54:7.54);
      if (B1 == 0 && B2 == 0 && B3 == 1) (A1 *> O) = (7.11:7.11:7.11, 8.00:8.00:8.00);
      if (B1 == 1 && B2 == 1 && B3 == 0) (A1 *> O) = (6.44:6.44:6.44, 6.33:6.33:6.33);
      if (B1 == 1 && B2 == 0 && B3 == 1) (A1 *> O) = (6.44:6.44:6.44, 6.33:6.33:6.33);
      if (B1 == 0 && B2 == 1 && B3 == 1) (A1 *> O) = (7.01:7.01:7.01, 6.88:6.88:6.88);
      if (B1 == 1 && B2 == 1 && B3 == 1) (A1 *> O) = (6.43:6.43:6.43, 6.18:6.18:6.18);
      ifnone (A1 *> O) = (6.43:6.43:6.43, 6.18:6.18:6.18);

      //  Module Path Delay
      (B3 *> O) = (13.31:13.31:13.31, 8.43:8.43:8.43);
      (B2 *> O) = (12.66:12.66:12.66, 8.04:8.04:8.04);
      (B1 *> O) = (11.04:11.04:11.04, 7.38:7.38:7.38);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OAI13KHD(O, A1, B1, B2, B3);
   output O;
   input A1, B1, B2, B3;

//Function Block
`protect
   or g1(o1, B1, B2, B3);
   nand g2(O, A1, o1);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (B1 == 1 && B2 == 0 && B3 == 0) (A1 *> O) = (7.38:7.38:7.38, 7.65:7.65:7.65);
      if (B1 == 0 && B2 == 1 && B3 == 0) (A1 *> O) = (8.01:8.01:8.01, 8.37:8.37:8.37);
      if (B1 == 0 && B2 == 0 && B3 == 1) (A1 *> O) = (8.17:8.17:8.17, 8.86:8.86:8.86);
      if (B1 == 1 && B2 == 1 && B3 == 0) (A1 *> O) = (7.35:7.35:7.35, 7.10:7.10:7.10);
      if (B1 == 1 && B2 == 0 && B3 == 1) (A1 *> O) = (7.35:7.35:7.35, 7.10:7.10:7.10);
      if (B1 == 0 && B2 == 1 && B3 == 1) (A1 *> O) = (8.01:8.01:8.01, 7.65:7.65:7.65);
      if (B1 == 1 && B2 == 1 && B3 == 1) (A1 *> O) = (7.34:7.34:7.34, 6.93:6.93:6.93);
      ifnone (A1 *> O) = (7.34:7.34:7.34, 6.93:6.93:6.93);

      //  Module Path Delay
      (B3 *> O) = (14.78:14.78:14.78, 9.28:9.28:9.28);
      (B2 *> O) = (14.12:14.12:14.12, 8.87:8.87:8.87);
      (B1 *> O) = (12.51:12.51:12.51, 8.20:8.20:8.20);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OAI2222CHD(O, A1, A2, B1, B2, C1, C2, D1, D2);
   output O;
   input A1, A2, B1, B2, C1, C2, D1, D2;

//Function Block
`protect
   or g1(o1, B1, B2);
   or g3(o2, A1, A2);
   or g4(o3, C1, C2);
   or g5(o4, D1, D2);
   nand g2(O, o1, o2, o3, o4);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (12.26:12.26:12.26, 10.08:10.08:10.08);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (12.26:12.26:12.26, 10.10:10.10:10.10);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (11.54:11.54:11.54, 9.04:9.04:9.04);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (A2 *> O) = (11.54:11.54:11.54, 9.02:9.02:9.02);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (11.58:11.58:11.58, 9.58:9.58:9.58);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (A2 *> O) = (11.58:11.58:11.58, 9.56:9.56:9.56);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (11.54:11.54:11.54, 9.04:9.04:9.04);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (12.26:12.26:12.26, 10.10:10.10:10.10);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (11.58:11.58:11.58, 9.58:9.58:9.58);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (A2 *> O) = (12.26:12.26:12.26, 10.08:10.08:10.08);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (11.54:11.54:11.54, 9.02:9.02:9.02);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (11.54:11.54:11.54, 9.04:9.04:9.04);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (A2 *> O) = (11.54:11.54:11.54, 9.00:9.00:9.00);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (A2 *> O) = (11.54:11.54:11.54, 9.02:9.02:9.02);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (12.26:12.26:12.26, 10.10:10.10:10.10);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (11.58:11.58:11.58, 9.56:9.56:9.56);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (11.58:11.58:11.58, 9.58:9.58:9.58);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (A2 *> O) = (11.58:11.58:11.58, 9.54:9.54:9.54);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (A2 *> O) = (11.58:11.58:11.58, 9.56:9.56:9.56);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (11.54:11.54:11.54, 9.02:9.02:9.02);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (11.54:11.54:11.54, 9.04:9.04:9.04);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (11.58:11.58:11.58, 9.56:9.56:9.56);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (12.26:12.26:12.26, 10.08:10.08:10.08);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (11.58:11.58:11.58, 9.58:9.58:9.58);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (12.26:12.26:12.26, 10.10:10.10:10.10);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (A2 *> O) = (12.26:12.26:12.26, 10.06:10.06:10.06);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (A2 *> O) = (12.26:12.26:12.26, 10.08:10.08:10.08);
      ifnone (A2 *> O) = (12.26:12.26:12.26, 10.08:10.08:10.08);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (12.36:12.36:12.36, 10.06:10.06:10.06);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (13.04:13.04:13.04, 10.59:10.59:10.59);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (A1 *> O) = (13.04:13.04:13.04, 10.57:10.57:10.57);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (12.33:12.33:12.33, 9.39:9.39:9.39);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (12.33:12.33:12.33, 9.41:9.41:9.41);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (A1 *> O) = (12.33:12.33:12.33, 9.37:9.37:9.37);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (A1 *> O) = (12.33:12.33:12.33, 9.39:9.39:9.39);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (13.04:13.04:13.04, 10.59:10.59:10.59);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (12.36:12.36:12.36, 10.04:10.04:10.04);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (12.36:12.36:12.36, 10.06:10.06:10.06);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (A1 *> O) = (12.36:12.36:12.36, 10.02:10.02:10.02);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (A1 *> O) = (12.36:12.36:12.36, 10.04:10.04:10.04);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (12.33:12.33:12.33, 9.39:9.39:9.39);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (12.33:12.33:12.33, 9.41:9.41:9.41);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (12.36:12.36:12.36, 10.04:10.04:10.04);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (13.04:13.04:13.04, 10.57:10.57:10.57);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (12.36:12.36:12.36, 10.06:10.06:10.06);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (13.04:13.04:13.04, 10.59:10.59:10.59);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (A1 *> O) = (13.04:13.04:13.04, 10.55:10.55:10.55);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (A1 *> O) = (13.04:13.04:13.04, 10.57:10.57:10.57);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (13.04:13.04:13.04, 10.57:10.57:10.57);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (13.04:13.04:13.04, 10.59:10.59:10.59);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (12.33:12.33:12.33, 9.41:9.41:9.41);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (A1 *> O) = (12.33:12.33:12.33, 9.39:9.39:9.39);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (12.36:12.36:12.36, 10.06:10.06:10.06);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (A1 *> O) = (12.36:12.36:12.36, 10.04:10.04:10.04);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (12.33:12.33:12.33, 9.41:9.41:9.41);
      ifnone (A1 *> O) = (12.33:12.33:12.33, 9.41:9.41:9.41);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (15.13:15.13:15.13, 10.09:10.09:10.09);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (14.66:14.66:14.66, 10.70:10.70:10.70);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (15.41:15.41:15.41, 11.26:11.26:11.26);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (14.66:14.66:14.66, 10.72:10.72:10.72);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (15.41:15.41:15.41, 11.28:11.28:11.28);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (B2 *> O) = (14.66:14.66:14.66, 10.68:10.68:10.68);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (B2 *> O) = (14.66:14.66:14.66, 10.70:10.70:10.70);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (14.66:14.66:14.66, 10.70:10.70:10.70);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (14.66:14.66:14.66, 10.72:10.72:10.72);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (15.13:15.13:15.13, 10.09:10.09:10.09);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (B2 *> O) = (15.13:15.13:15.13, 10.07:10.07:10.07);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (15.41:15.41:15.41, 11.28:11.28:11.28);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (B2 *> O) = (15.41:15.41:15.41, 11.26:11.26:11.26);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (15.13:15.13:15.13, 10.09:10.09:10.09);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (14.66:14.66:14.66, 10.72:10.72:10.72);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (15.41:15.41:15.41, 11.28:11.28:11.28);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (B2 *> O) = (14.66:14.66:14.66, 10.70:10.70:10.70);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (15.13:15.13:15.13, 10.07:10.07:10.07);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (15.13:15.13:15.13, 10.09:10.09:10.09);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (B2 *> O) = (15.13:15.13:15.13, 10.05:10.05:10.05);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (B2 *> O) = (15.13:15.13:15.13, 10.07:10.07:10.07);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (14.66:14.66:14.66, 10.72:10.72:10.72);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (15.41:15.41:15.41, 11.26:11.26:11.26);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (15.41:15.41:15.41, 11.28:11.28:11.28);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (B2 *> O) = (15.41:15.41:15.41, 11.24:11.24:11.24);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (B2 *> O) = (15.41:15.41:15.41, 11.26:11.26:11.26);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (15.13:15.13:15.13, 10.07:10.07:10.07);
      ifnone (B2 *> O) = (15.13:15.13:15.13, 10.07:10.07:10.07);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (14.46:14.46:14.46, 9.77:9.77:9.77);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (B1 *> O) = (14.46:14.46:14.46, 9.75:9.75:9.75);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (14.75:14.75:14.75, 10.83:10.83:10.83);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (B1 *> O) = (14.75:14.75:14.75, 10.81:10.81:10.81);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (14.46:14.46:14.46, 9.77:9.77:9.77);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (14.00:14.00:14.00, 10.28:10.28:10.28);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (14.75:14.75:14.75, 10.83:10.83:10.83);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (B1 *> O) = (14.00:14.00:14.00, 10.26:10.26:10.26);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (14.46:14.46:14.46, 9.75:9.75:9.75);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (14.46:14.46:14.46, 9.77:9.77:9.77);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (B1 *> O) = (14.46:14.46:14.46, 9.73:9.73:9.73);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (B1 *> O) = (14.46:14.46:14.46, 9.75:9.75:9.75);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (14.00:14.00:14.00, 10.28:10.28:10.28);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (14.75:14.75:14.75, 10.81:10.81:10.81);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (14.75:14.75:14.75, 10.83:10.83:10.83);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (B1 *> O) = (14.75:14.75:14.75, 10.79:10.79:10.79);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (B1 *> O) = (14.75:14.75:14.75, 10.81:10.81:10.81);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (14.46:14.46:14.46, 9.75:9.75:9.75);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (14.46:14.46:14.46, 9.77:9.77:9.77);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (14.00:14.00:14.00, 10.26:10.26:10.26);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (14.75:14.75:14.75, 10.81:10.81:10.81);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (14.00:14.00:14.00, 10.28:10.28:10.28);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (14.75:14.75:14.75, 10.83:10.83:10.83);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (B1 *> O) = (14.00:14.00:14.00, 10.24:10.24:10.24);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (B1 *> O) = (14.00:14.00:14.00, 10.26:10.26:10.26);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (14.00:14.00:14.00, 10.26:10.26:10.26);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (14.00:14.00:14.00, 10.28:10.28:10.28);
      ifnone (B1 *> O) = (14.00:14.00:14.00, 10.28:10.28:10.28);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (10.14:10.14:10.14, 8.40:8.40:8.40);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 1) (C2 *> O) = (10.10:10.10:10.10, 7.90:7.90:7.90);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (10.14:10.14:10.14, 8.40:8.40:8.40);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 1) (C2 *> O) = (10.10:10.10:10.10, 7.90:7.90:7.90);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (10.78:10.78:10.78, 8.94:8.94:8.94);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (10.14:10.14:10.14, 8.40:8.40:8.40);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (10.78:10.78:10.78, 8.94:8.94:8.94);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 1) (C2 *> O) = (10.10:10.10:10.10, 7.90:7.90:7.90);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (10.14:10.14:10.14, 8.40:8.40:8.40);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (10.14:10.14:10.14, 8.40:8.40:8.40);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 1) (C2 *> O) = (10.10:10.10:10.10, 7.90:7.90:7.90);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 1) (C2 *> O) = (10.10:10.10:10.10, 7.90:7.90:7.90);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (10.78:10.78:10.78, 8.94:8.94:8.94);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (10.14:10.14:10.14, 8.40:8.40:8.40);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (10.14:10.14:10.14, 8.40:8.40:8.40);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 1) (C2 *> O) = (10.10:10.10:10.10, 7.90:7.90:7.90);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 1) (C2 *> O) = (10.10:10.10:10.10, 7.90:7.90:7.90);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (10.78:10.78:10.78, 8.94:8.94:8.94);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (10.78:10.78:10.78, 8.94:8.94:8.94);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (10.14:10.14:10.14, 8.40:8.40:8.40);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (10.78:10.78:10.78, 8.94:8.94:8.94);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (10.14:10.14:10.14, 8.40:8.40:8.40);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (10.78:10.78:10.78, 8.94:8.94:8.94);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 1) (C2 *> O) = (10.10:10.10:10.10, 7.90:7.90:7.90);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 1) (C2 *> O) = (10.10:10.10:10.10, 7.90:7.90:7.90);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (10.78:10.78:10.78, 8.94:8.94:8.94);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (10.78:10.78:10.78, 8.94:8.94:8.94);
      ifnone (C2 *> O) = (10.78:10.78:10.78, 8.94:8.94:8.94);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (11.56:11.56:11.56, 9.46:9.46:9.46);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (10.92:10.92:10.92, 8.90:8.90:8.90);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (10.92:10.92:10.92, 8.90:8.90:8.90);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 1) (C1 *> O) = (10.89:10.89:10.89, 8.28:8.28:8.28);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 1) (C1 *> O) = (10.89:10.89:10.89, 8.28:8.28:8.28);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (11.56:11.56:11.56, 9.46:9.46:9.46);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (11.56:11.56:11.56, 9.46:9.46:9.46);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (10.92:10.92:10.92, 8.90:8.90:8.90);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (11.56:11.56:11.56, 9.46:9.46:9.46);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (10.92:10.92:10.92, 8.90:8.90:8.90);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (11.56:11.56:11.56, 9.46:9.46:9.46);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 1) (C1 *> O) = (10.89:10.89:10.89, 8.28:8.28:8.28);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 1) (C1 *> O) = (10.89:10.89:10.89, 8.28:8.28:8.28);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (11.56:11.56:11.56, 9.46:9.46:9.46);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (11.56:11.56:11.56, 9.46:9.46:9.46);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (10.92:10.92:10.92, 8.90:8.90:8.90);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 1) (C1 *> O) = (10.89:10.89:10.89, 8.28:8.28:8.28);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (10.92:10.92:10.92, 8.90:8.90:8.90);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 1) (C1 *> O) = (10.89:10.89:10.89, 8.28:8.28:8.28);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (11.56:11.56:11.56, 9.46:9.46:9.46);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (10.92:10.92:10.92, 8.90:8.90:8.90);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (11.56:11.56:11.56, 9.46:9.46:9.46);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 1) (C1 *> O) = (10.89:10.89:10.89, 8.28:8.28:8.28);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (10.92:10.92:10.92, 8.90:8.90:8.90);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (10.92:10.92:10.92, 8.90:8.90:8.90);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 1) (C1 *> O) = (10.89:10.89:10.89, 8.28:8.28:8.28);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 1) (C1 *> O) = (10.89:10.89:10.89, 8.28:8.28:8.28);
      ifnone (C1 *> O) = (10.89:10.89:10.89, 8.28:8.28:8.28);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (13.97:13.97:13.97, 10.17:10.17:10.17);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (D2 *> O) = (13.74:13.74:13.74, 9.04:9.04:9.04);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (13.97:13.97:13.97, 10.17:10.17:10.17);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (D2 *> O) = (13.74:13.74:13.74, 9.04:9.04:9.04);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (13.28:13.28:13.28, 9.59:9.59:9.59);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (13.97:13.97:13.97, 10.17:10.17:10.17);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (13.28:13.28:13.28, 9.59:9.59:9.59);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (D2 *> O) = (13.74:13.74:13.74, 9.04:9.04:9.04);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (13.97:13.97:13.97, 10.17:10.17:10.17);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (13.97:13.97:13.97, 10.17:10.17:10.17);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (D2 *> O) = (13.74:13.74:13.74, 9.04:9.04:9.04);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (D2 *> O) = (13.74:13.74:13.74, 9.04:9.04:9.04);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (13.28:13.28:13.28, 9.59:9.59:9.59);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (13.97:13.97:13.97, 10.17:10.17:10.17);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (13.97:13.97:13.97, 10.17:10.17:10.17);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (D2 *> O) = (13.74:13.74:13.74, 9.04:9.04:9.04);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (D2 *> O) = (13.74:13.74:13.74, 9.04:9.04:9.04);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (13.28:13.28:13.28, 9.59:9.59:9.59);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (13.28:13.28:13.28, 9.59:9.59:9.59);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (13.97:13.97:13.97, 10.17:10.17:10.17);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (13.28:13.28:13.28, 9.59:9.59:9.59);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (13.97:13.97:13.97, 10.17:10.17:10.17);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (13.28:13.28:13.28, 9.59:9.59:9.59);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (D2 *> O) = (13.74:13.74:13.74, 9.04:9.04:9.04);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (D2 *> O) = (13.74:13.74:13.74, 9.04:9.04:9.04);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (13.28:13.28:13.28, 9.59:9.59:9.59);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (13.28:13.28:13.28, 9.59:9.59:9.59);
      ifnone (D2 *> O) = (13.28:13.28:13.28, 9.59:9.59:9.59);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (13.29:13.29:13.29, 9.69:9.69:9.69);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (D1 *> O) = (13.06:13.06:13.06, 8.70:8.70:8.70);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (D1 *> O) = (13.06:13.06:13.06, 8.70:8.70:8.70);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (12.59:12.59:12.59, 9.13:9.13:9.13);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (12.59:12.59:12.59, 9.13:9.13:9.13);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (12.59:12.59:12.59, 9.13:9.13:9.13);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (13.29:13.29:13.29, 9.69:9.69:9.69);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (12.59:12.59:12.59, 9.13:9.13:9.13);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (13.29:13.29:13.29, 9.69:9.69:9.69);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (D1 *> O) = (13.06:13.06:13.06, 8.70:8.70:8.70);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (D1 *> O) = (13.06:13.06:13.06, 8.70:8.70:8.70);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (12.59:12.59:12.59, 9.13:9.13:9.13);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (12.59:12.59:12.59, 9.13:9.13:9.13);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (13.29:13.29:13.29, 9.69:9.69:9.69);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (D1 *> O) = (13.06:13.06:13.06, 8.70:8.70:8.70);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (13.29:13.29:13.29, 9.69:9.69:9.69);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (D1 *> O) = (13.06:13.06:13.06, 8.70:8.70:8.70);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (12.59:12.59:12.59, 9.13:9.13:9.13);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (12.59:12.59:12.59, 9.13:9.13:9.13);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (13.29:13.29:13.29, 9.69:9.69:9.69);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (D1 *> O) = (13.06:13.06:13.06, 8.70:8.70:8.70);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (13.29:13.29:13.29, 9.69:9.69:9.69);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (13.29:13.29:13.29, 9.69:9.69:9.69);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (D1 *> O) = (13.06:13.06:13.06, 8.70:8.70:8.70);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (D1 *> O) = (13.06:13.06:13.06, 8.70:8.70:8.70);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (12.59:12.59:12.59, 9.13:9.13:9.13);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (13.29:13.29:13.29, 9.69:9.69:9.69);
      ifnone (D1 *> O) = (13.29:13.29:13.29, 9.69:9.69:9.69);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OAI2222EHD(O, A1, A2, B1, B2, C1, C2, D1, D2);
   output O;
   input A1, A2, B1, B2, C1, C2, D1, D2;

//Function Block
`protect
   or g1(o1, B1, B2);
   or g3(o2, A1, A2);
   or g4(o3, C1, C2);
   or g5(o4, D1, D2);
   nand g2(O, o1, o2, o3, o4);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (11.22:11.22:11.22, 9.37:9.37:9.37);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (11.22:11.22:11.22, 9.39:9.39:9.39);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (10.46:10.46:10.46, 8.40:8.40:8.40);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (A2 *> O) = (10.46:10.46:10.46, 8.38:8.38:8.38);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (10.50:10.50:10.50, 8.89:8.89:8.89);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (A2 *> O) = (10.50:10.50:10.50, 8.87:8.87:8.87);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (10.46:10.46:10.46, 8.40:8.40:8.40);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (11.22:11.22:11.22, 9.39:9.39:9.39);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (10.50:10.50:10.50, 8.89:8.89:8.89);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (A2 *> O) = (11.22:11.22:11.22, 9.37:9.37:9.37);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (10.46:10.46:10.46, 8.38:8.38:8.38);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (10.46:10.46:10.46, 8.40:8.40:8.40);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (A2 *> O) = (10.46:10.46:10.46, 8.36:8.36:8.36);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (A2 *> O) = (10.46:10.46:10.46, 8.38:8.38:8.38);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (11.22:11.22:11.22, 9.39:9.39:9.39);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (10.50:10.50:10.50, 8.87:8.87:8.87);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (10.50:10.50:10.50, 8.89:8.89:8.89);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (A2 *> O) = (10.50:10.50:10.50, 8.85:8.85:8.85);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (A2 *> O) = (10.50:10.50:10.50, 8.87:8.87:8.87);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (10.46:10.46:10.46, 8.38:8.38:8.38);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (10.46:10.46:10.46, 8.40:8.40:8.40);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (10.50:10.50:10.50, 8.87:8.87:8.87);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (11.22:11.22:11.22, 9.37:9.37:9.37);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (10.50:10.50:10.50, 8.89:8.89:8.89);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (11.22:11.22:11.22, 9.39:9.39:9.39);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (A2 *> O) = (11.22:11.22:11.22, 9.35:9.35:9.35);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (A2 *> O) = (11.22:11.22:11.22, 9.37:9.37:9.37);
      ifnone (A2 *> O) = (11.22:11.22:11.22, 9.37:9.37:9.37);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (11.26:11.26:11.26, 9.35:9.35:9.35);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (11.97:11.97:11.97, 9.87:9.87:9.87);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (A1 *> O) = (11.97:11.97:11.97, 9.85:9.85:9.85);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (11.22:11.22:11.22, 8.74:8.74:8.74);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (11.22:11.22:11.22, 8.76:8.76:8.76);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (A1 *> O) = (11.22:11.22:11.22, 8.72:8.72:8.72);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (A1 *> O) = (11.22:11.22:11.22, 8.74:8.74:8.74);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (11.97:11.97:11.97, 9.87:9.87:9.87);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (11.26:11.26:11.26, 9.33:9.33:9.33);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (11.26:11.26:11.26, 9.35:9.35:9.35);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (A1 *> O) = (11.26:11.26:11.26, 9.31:9.31:9.31);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (A1 *> O) = (11.26:11.26:11.26, 9.33:9.33:9.33);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (11.22:11.22:11.22, 8.74:8.74:8.74);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (11.22:11.22:11.22, 8.76:8.76:8.76);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (11.26:11.26:11.26, 9.33:9.33:9.33);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (11.97:11.97:11.97, 9.85:9.85:9.85);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (11.26:11.26:11.26, 9.35:9.35:9.35);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (11.97:11.97:11.97, 9.87:9.87:9.87);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (A1 *> O) = (11.97:11.97:11.97, 9.83:9.83:9.83);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (A1 *> O) = (11.97:11.97:11.97, 9.85:9.85:9.85);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (11.97:11.97:11.97, 9.85:9.85:9.85);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (11.97:11.97:11.97, 9.87:9.87:9.87);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (11.22:11.22:11.22, 8.76:8.76:8.76);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (A1 *> O) = (11.22:11.22:11.22, 8.74:8.74:8.74);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (11.26:11.26:11.26, 9.35:9.35:9.35);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (A1 *> O) = (11.26:11.26:11.26, 9.33:9.33:9.33);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (11.22:11.22:11.22, 8.76:8.76:8.76);
      ifnone (A1 *> O) = (11.22:11.22:11.22, 8.76:8.76:8.76);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (13.70:13.70:13.70, 9.34:9.34:9.34);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (13.25:13.25:13.25, 9.86:9.86:9.86);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (14.03:14.03:14.03, 10.41:10.41:10.41);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (13.25:13.25:13.25, 9.88:9.88:9.88);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (14.03:14.03:14.03, 10.43:10.43:10.43);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (B2 *> O) = (13.25:13.25:13.25, 9.84:9.84:9.84);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (B2 *> O) = (13.25:13.25:13.25, 9.86:9.86:9.86);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (13.25:13.25:13.25, 9.86:9.86:9.86);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (13.25:13.25:13.25, 9.88:9.88:9.88);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (13.70:13.70:13.70, 9.34:9.34:9.34);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (B2 *> O) = (13.70:13.70:13.70, 9.32:9.32:9.32);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (14.03:14.03:14.03, 10.43:10.43:10.43);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (B2 *> O) = (14.03:14.03:14.03, 10.41:10.41:10.41);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (13.70:13.70:13.70, 9.34:9.34:9.34);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (13.25:13.25:13.25, 9.88:9.88:9.88);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (14.03:14.03:14.03, 10.43:10.43:10.43);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (B2 *> O) = (13.25:13.25:13.25, 9.86:9.86:9.86);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (13.70:13.70:13.70, 9.32:9.32:9.32);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (13.70:13.70:13.70, 9.34:9.34:9.34);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (B2 *> O) = (13.70:13.70:13.70, 9.30:9.30:9.30);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (B2 *> O) = (13.70:13.70:13.70, 9.32:9.32:9.32);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (13.25:13.25:13.25, 9.88:9.88:9.88);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (14.03:14.03:14.03, 10.41:10.41:10.41);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (14.03:14.03:14.03, 10.43:10.43:10.43);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (B2 *> O) = (14.03:14.03:14.03, 10.39:10.39:10.39);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (B2 *> O) = (14.03:14.03:14.03, 10.41:10.41:10.41);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (13.70:13.70:13.70, 9.32:9.32:9.32);
      ifnone (B2 *> O) = (13.70:13.70:13.70, 9.32:9.32:9.32);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (13.05:13.05:13.05, 9.02:9.02:9.02);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (B1 *> O) = (13.05:13.05:13.05, 9.00:9.00:9.00);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (13.38:13.38:13.38, 9.99:9.99:9.99);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (B1 *> O) = (13.38:13.38:13.38, 9.97:9.97:9.97);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (13.05:13.05:13.05, 9.02:9.02:9.02);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (12.60:12.60:12.60, 9.46:9.46:9.46);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (13.38:13.38:13.38, 9.99:9.99:9.99);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (B1 *> O) = (12.60:12.60:12.60, 9.44:9.44:9.44);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (13.05:13.05:13.05, 9.00:9.00:9.00);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (13.05:13.05:13.05, 9.02:9.02:9.02);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (B1 *> O) = (13.05:13.05:13.05, 8.98:8.98:8.98);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (B1 *> O) = (13.05:13.05:13.05, 9.00:9.00:9.00);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (12.60:12.60:12.60, 9.46:9.46:9.46);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (13.38:13.38:13.38, 9.97:9.97:9.97);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (13.38:13.38:13.38, 9.99:9.99:9.99);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (B1 *> O) = (13.38:13.38:13.38, 9.95:9.95:9.95);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (B1 *> O) = (13.38:13.38:13.38, 9.97:9.97:9.97);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (13.05:13.05:13.05, 9.00:9.00:9.00);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (13.05:13.05:13.05, 9.02:9.02:9.02);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (12.60:12.60:12.60, 9.44:9.44:9.44);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (13.38:13.38:13.38, 9.97:9.97:9.97);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (12.60:12.60:12.60, 9.46:9.46:9.46);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (13.38:13.38:13.38, 9.99:9.99:9.99);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (B1 *> O) = (12.60:12.60:12.60, 9.42:9.42:9.42);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (B1 *> O) = (12.60:12.60:12.60, 9.44:9.44:9.44);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (12.60:12.60:12.60, 9.44:9.44:9.44);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (12.60:12.60:12.60, 9.46:9.46:9.46);
      ifnone (B1 *> O) = (12.60:12.60:12.60, 9.46:9.46:9.46);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (9.30:9.30:9.30, 7.82:7.82:7.82);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 1) (C2 *> O) = (9.26:9.26:9.26, 7.37:7.37:7.37);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (9.30:9.30:9.30, 7.82:7.82:7.82);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 1) (C2 *> O) = (9.26:9.26:9.26, 7.36:7.36:7.36);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (9.97:9.97:9.97, 8.35:8.35:8.35);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (9.30:9.30:9.30, 7.82:7.82:7.82);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (9.97:9.97:9.97, 8.35:8.35:8.35);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 1) (C2 *> O) = (9.26:9.26:9.26, 7.36:7.36:7.36);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (9.30:9.30:9.30, 7.82:7.82:7.82);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (9.30:9.30:9.30, 7.82:7.82:7.82);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 1) (C2 *> O) = (9.26:9.26:9.26, 7.37:7.37:7.37);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 1) (C2 *> O) = (9.26:9.26:9.26, 7.37:7.37:7.37);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (9.97:9.97:9.97, 8.35:8.35:8.35);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (9.30:9.30:9.30, 7.82:7.82:7.82);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (9.30:9.30:9.30, 7.82:7.82:7.82);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 1) (C2 *> O) = (9.26:9.26:9.26, 7.37:7.37:7.37);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 1) (C2 *> O) = (9.26:9.26:9.26, 7.36:7.36:7.36);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (9.97:9.97:9.97, 8.35:8.35:8.35);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (9.97:9.97:9.97, 8.35:8.35:8.35);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (9.30:9.30:9.30, 7.82:7.82:7.82);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (9.97:9.97:9.97, 8.35:8.35:8.35);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (9.30:9.30:9.30, 7.82:7.82:7.82);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (9.97:9.97:9.97, 8.35:8.35:8.35);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 1) (C2 *> O) = (9.26:9.26:9.26, 7.37:7.37:7.37);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 1) (C2 *> O) = (9.26:9.26:9.26, 7.36:7.36:7.36);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (9.97:9.97:9.97, 8.35:8.35:8.35);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (9.97:9.97:9.97, 8.35:8.35:8.35);
      ifnone (C2 *> O) = (9.97:9.97:9.97, 8.35:8.35:8.35);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (10.73:10.73:10.73, 8.85:8.85:8.85);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (10.06:10.06:10.06, 8.31:8.31:8.31);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (10.06:10.06:10.06, 8.31:8.31:8.31);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 1) (C1 *> O) = (10.02:10.02:10.02, 7.73:7.73:7.73);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 1) (C1 *> O) = (10.02:10.02:10.02, 7.73:7.73:7.73);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (10.73:10.73:10.73, 8.85:8.85:8.85);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (10.73:10.73:10.73, 8.85:8.85:8.85);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (10.06:10.06:10.06, 8.31:8.31:8.31);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (10.73:10.73:10.73, 8.85:8.85:8.85);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (10.06:10.06:10.06, 8.31:8.31:8.31);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (10.73:10.73:10.73, 8.85:8.85:8.85);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 1) (C1 *> O) = (10.02:10.02:10.02, 7.73:7.73:7.73);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 1) (C1 *> O) = (10.02:10.02:10.02, 7.73:7.73:7.73);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (10.73:10.73:10.73, 8.85:8.85:8.85);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (10.73:10.73:10.73, 8.85:8.85:8.85);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (10.06:10.06:10.06, 8.31:8.31:8.31);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 1) (C1 *> O) = (10.02:10.02:10.02, 7.73:7.73:7.73);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (10.06:10.06:10.06, 8.31:8.31:8.31);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 1) (C1 *> O) = (10.02:10.02:10.02, 7.73:7.73:7.73);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (10.73:10.73:10.73, 8.85:8.85:8.85);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (10.06:10.06:10.06, 8.31:8.31:8.31);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (10.73:10.73:10.73, 8.85:8.85:8.85);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 1) (C1 *> O) = (10.02:10.02:10.02, 7.73:7.73:7.73);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (10.06:10.06:10.06, 8.31:8.31:8.31);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (10.06:10.06:10.06, 8.31:8.31:8.31);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 1) (C1 *> O) = (10.02:10.02:10.02, 7.73:7.73:7.73);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 1) (C1 *> O) = (10.02:10.02:10.02, 7.73:7.73:7.73);
      ifnone (C1 *> O) = (10.02:10.02:10.02, 7.73:7.73:7.73);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (12.81:12.81:12.81, 9.43:9.43:9.43);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (D2 *> O) = (12.54:12.54:12.54, 8.38:8.38:8.38);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (12.81:12.81:12.81, 9.43:9.43:9.43);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (D2 *> O) = (12.54:12.54:12.54, 8.38:8.38:8.38);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (12.08:12.08:12.08, 8.86:8.86:8.86);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (12.81:12.81:12.81, 9.43:9.43:9.43);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (12.08:12.08:12.08, 8.86:8.86:8.86);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (D2 *> O) = (12.54:12.54:12.54, 8.38:8.38:8.38);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (12.81:12.81:12.81, 9.43:9.43:9.43);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (12.81:12.81:12.81, 9.43:9.43:9.43);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (D2 *> O) = (12.54:12.54:12.54, 8.38:8.38:8.38);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (D2 *> O) = (12.54:12.54:12.54, 8.38:8.38:8.38);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (12.08:12.08:12.08, 8.86:8.86:8.86);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (12.81:12.81:12.81, 9.43:9.43:9.43);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (12.81:12.81:12.81, 9.43:9.43:9.43);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (D2 *> O) = (12.54:12.54:12.54, 8.38:8.38:8.38);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (D2 *> O) = (12.54:12.54:12.54, 8.38:8.38:8.38);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (12.08:12.08:12.08, 8.86:8.86:8.86);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (12.08:12.08:12.08, 8.86:8.86:8.86);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (12.81:12.81:12.81, 9.43:9.43:9.43);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (12.08:12.08:12.08, 8.86:8.86:8.86);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (12.81:12.81:12.81, 9.43:9.43:9.43);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (12.08:12.08:12.08, 8.86:8.86:8.86);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (D2 *> O) = (12.54:12.54:12.54, 8.38:8.38:8.38);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (D2 *> O) = (12.54:12.54:12.54, 8.38:8.38:8.38);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (12.08:12.08:12.08, 8.86:8.86:8.86);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (12.08:12.08:12.08, 8.86:8.86:8.86);
      ifnone (D2 *> O) = (12.08:12.08:12.08, 8.86:8.86:8.86);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (12.15:12.15:12.15, 8.96:8.96:8.96);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (D1 *> O) = (11.87:11.87:11.87, 8.05:8.05:8.05);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (D1 *> O) = (11.87:11.87:11.87, 8.05:8.05:8.05);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (11.42:11.42:11.42, 8.42:8.42:8.42);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (11.42:11.42:11.42, 8.42:8.42:8.42);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (11.42:11.42:11.42, 8.42:8.42:8.42);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (12.15:12.15:12.15, 8.97:8.97:8.97);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (11.42:11.42:11.42, 8.42:8.42:8.42);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (12.15:12.15:12.15, 8.96:8.96:8.96);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (D1 *> O) = (11.87:11.87:11.87, 8.05:8.05:8.05);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (D1 *> O) = (11.87:11.87:11.87, 8.05:8.05:8.05);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (11.42:11.42:11.42, 8.42:8.42:8.42);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (11.42:11.42:11.42, 8.42:8.42:8.42);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (12.15:12.15:12.15, 8.97:8.97:8.97);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (D1 *> O) = (11.87:11.87:11.87, 8.05:8.05:8.05);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (12.15:12.15:12.15, 8.96:8.96:8.96);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (D1 *> O) = (11.87:11.87:11.87, 8.05:8.05:8.05);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (11.42:11.42:11.42, 8.42:8.42:8.42);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (11.42:11.42:11.42, 8.42:8.42:8.42);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (12.15:12.15:12.15, 8.96:8.96:8.96);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (D1 *> O) = (11.87:11.87:11.87, 8.05:8.05:8.05);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (12.15:12.15:12.15, 8.97:8.97:8.97);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (12.15:12.15:12.15, 8.97:8.97:8.97);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (D1 *> O) = (11.87:11.87:11.87, 8.05:8.05:8.05);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (D1 *> O) = (11.87:11.87:11.87, 8.05:8.05:8.05);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (11.42:11.42:11.42, 8.42:8.42:8.42);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (12.15:12.15:12.15, 8.97:8.97:8.97);
      ifnone (D1 *> O) = (12.15:12.15:12.15, 8.97:8.97:8.97);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OAI2222HHD(O, A1, A2, B1, B2, C1, C2, D1, D2);
   output O;
   input A1, A2, B1, B2, C1, C2, D1, D2;

//Function Block
`protect
   or g1(o1, B1, B2);
   or g3(o2, A1, A2);
   or g4(o3, C1, C2);
   or g5(o4, D1, D2);
   nand g2(O, o1, o2, o3, o4);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (11.96:11.96:11.96, 10.08:10.08:10.08);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (11.96:11.96:11.96, 10.11:10.11:10.11);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (11.14:11.14:11.14, 9.09:9.09:9.09);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (A2 *> O) = (11.14:11.14:11.14, 9.06:9.06:9.06);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (11.18:11.18:11.18, 9.60:9.60:9.60);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (A2 *> O) = (11.18:11.18:11.18, 9.58:9.58:9.58);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (11.14:11.14:11.14, 9.09:9.09:9.09);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (11.96:11.96:11.96, 10.11:10.11:10.11);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (11.18:11.18:11.18, 9.60:9.60:9.60);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (A2 *> O) = (11.96:11.96:11.96, 10.08:10.08:10.08);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (11.14:11.14:11.14, 9.06:9.06:9.06);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (11.14:11.14:11.14, 9.09:9.09:9.09);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (A2 *> O) = (11.14:11.14:11.14, 9.03:9.03:9.03);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (A2 *> O) = (11.14:11.14:11.14, 9.06:9.06:9.06);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (11.96:11.96:11.96, 10.11:10.11:10.11);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (11.18:11.18:11.18, 9.58:9.58:9.58);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (11.18:11.18:11.18, 9.60:9.60:9.60);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (A2 *> O) = (11.18:11.18:11.18, 9.55:9.55:9.55);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (A2 *> O) = (11.18:11.18:11.18, 9.58:9.58:9.58);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (11.14:11.14:11.14, 9.06:9.06:9.06);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (11.14:11.14:11.14, 9.09:9.09:9.09);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (11.18:11.18:11.18, 9.58:9.58:9.58);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (11.96:11.96:11.96, 10.08:10.08:10.08);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (11.18:11.18:11.18, 9.60:9.60:9.60);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (11.96:11.96:11.96, 10.11:10.11:10.11);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (A2 *> O) = (11.96:11.96:11.96, 10.06:10.06:10.06);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (A2 *> O) = (11.96:11.96:11.96, 10.08:10.08:10.08);
      ifnone (A2 *> O) = (11.96:11.96:11.96, 10.08:10.08:10.08);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (11.94:11.94:11.94, 10.07:10.07:10.07);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (12.71:12.71:12.71, 10.59:10.59:10.59);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (A1 *> O) = (12.71:12.71:12.71, 10.56:10.56:10.56);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (11.90:11.90:11.90, 9.42:9.42:9.42);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (11.90:11.90:11.90, 9.44:9.44:9.44);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (A1 *> O) = (11.90:11.90:11.90, 9.39:9.39:9.39);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (A1 *> O) = (11.90:11.90:11.90, 9.42:9.42:9.42);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (12.71:12.71:12.71, 10.59:10.59:10.59);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (11.94:11.94:11.94, 10.04:10.04:10.04);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (11.94:11.94:11.94, 10.07:10.07:10.07);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (A1 *> O) = (11.94:11.94:11.94, 10.02:10.02:10.02);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (A1 *> O) = (11.94:11.94:11.94, 10.04:10.04:10.04);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (11.90:11.90:11.90, 9.42:9.42:9.42);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (11.90:11.90:11.90, 9.44:9.44:9.44);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (11.94:11.94:11.94, 10.04:10.04:10.04);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (12.71:12.71:12.71, 10.56:10.56:10.56);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (11.94:11.94:11.94, 10.07:10.07:10.07);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (12.71:12.71:12.71, 10.59:10.59:10.59);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (A1 *> O) = (12.71:12.71:12.71, 10.54:10.54:10.54);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (A1 *> O) = (12.71:12.71:12.71, 10.56:10.56:10.56);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (12.71:12.71:12.71, 10.56:10.56:10.56);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (12.71:12.71:12.71, 10.59:10.59:10.59);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (11.90:11.90:11.90, 9.44:9.44:9.44);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (A1 *> O) = (11.90:11.90:11.90, 9.42:9.42:9.42);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (11.94:11.94:11.94, 10.07:10.07:10.07);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (A1 *> O) = (11.94:11.94:11.94, 10.04:10.04:10.04);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (11.90:11.90:11.90, 9.44:9.44:9.44);
      ifnone (A1 *> O) = (11.90:11.90:11.90, 9.44:9.44:9.44);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (14.41:14.41:14.41, 10.02:10.02:10.02);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (13.95:13.95:13.95, 10.57:10.57:10.57);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (14.80:14.80:14.80, 11.12:11.12:11.12);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (13.95:13.95:13.95, 10.60:10.60:10.60);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (14.80:14.80:14.80, 11.14:11.14:11.14);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (B2 *> O) = (13.95:13.95:13.95, 10.55:10.55:10.55);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (B2 *> O) = (13.95:13.95:13.95, 10.57:10.57:10.57);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (13.95:13.95:13.95, 10.57:10.57:10.57);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (13.95:13.95:13.95, 10.60:10.60:10.60);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (14.41:14.41:14.41, 10.02:10.02:10.02);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (B2 *> O) = (14.41:14.41:14.41, 9.99:9.99:9.99);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (14.80:14.80:14.80, 11.14:11.14:11.14);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (B2 *> O) = (14.80:14.80:14.80, 11.12:11.12:11.12);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (14.41:14.41:14.41, 10.02:10.02:10.02);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (13.95:13.95:13.95, 10.60:10.60:10.60);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (14.80:14.80:14.80, 11.14:11.14:11.14);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (B2 *> O) = (13.95:13.95:13.95, 10.57:10.57:10.57);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (14.41:14.41:14.41, 9.99:9.99:9.99);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (14.41:14.41:14.41, 10.02:10.02:10.02);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (B2 *> O) = (14.41:14.41:14.41, 9.97:9.97:9.97);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (B2 *> O) = (14.41:14.41:14.41, 9.99:9.99:9.99);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (13.95:13.95:13.95, 10.60:10.60:10.60);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (14.80:14.80:14.80, 11.12:11.12:11.12);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (14.80:14.80:14.80, 11.14:11.14:11.14);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (B2 *> O) = (14.80:14.80:14.80, 11.10:11.10:11.10);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (B2 *> O) = (14.80:14.80:14.80, 11.12:11.12:11.12);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (14.41:14.41:14.41, 9.99:9.99:9.99);
      ifnone (B2 *> O) = (14.41:14.41:14.41, 9.99:9.99:9.99);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (13.76:13.76:13.76, 9.70:9.70:9.70);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (B1 *> O) = (13.76:13.76:13.76, 9.67:9.67:9.67);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (14.16:14.16:14.16, 10.70:10.70:10.70);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (B1 *> O) = (14.16:14.16:14.16, 10.68:10.68:10.68);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (13.76:13.76:13.76, 9.70:9.70:9.70);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (13.31:13.31:13.31, 10.17:10.17:10.17);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (14.16:14.16:14.16, 10.70:10.70:10.70);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (B1 *> O) = (13.31:13.31:13.31, 10.15:10.15:10.15);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (13.76:13.76:13.76, 9.67:9.67:9.67);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (13.76:13.76:13.76, 9.70:9.70:9.70);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (B1 *> O) = (13.76:13.76:13.76, 9.65:9.65:9.65);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (B1 *> O) = (13.76:13.76:13.76, 9.67:9.67:9.67);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (13.31:13.31:13.31, 10.17:10.17:10.17);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (14.16:14.16:14.16, 10.68:10.68:10.68);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (14.16:14.16:14.16, 10.70:10.70:10.70);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (B1 *> O) = (14.16:14.16:14.16, 10.65:10.65:10.65);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (B1 *> O) = (14.16:14.16:14.16, 10.68:10.68:10.68);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (13.76:13.76:13.76, 9.67:9.67:9.67);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (13.76:13.76:13.76, 9.70:9.70:9.70);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (13.31:13.31:13.31, 10.15:10.15:10.15);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (14.16:14.16:14.16, 10.68:10.68:10.68);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (13.31:13.31:13.31, 10.17:10.17:10.17);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (14.16:14.16:14.16, 10.70:10.70:10.70);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (B1 *> O) = (13.31:13.31:13.31, 10.12:10.12:10.12);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (B1 *> O) = (13.31:13.31:13.31, 10.15:10.15:10.15);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (13.31:13.31:13.31, 10.15:10.15:10.15);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (13.31:13.31:13.31, 10.17:10.17:10.17);
      ifnone (B1 *> O) = (13.31:13.31:13.31, 10.17:10.17:10.17);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (10.06:10.06:10.06, 8.58:8.58:8.58);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 1) (C2 *> O) = (10.02:10.02:10.02, 8.07:8.07:8.07);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (10.06:10.06:10.06, 8.58:8.58:8.58);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 1) (C2 *> O) = (10.02:10.02:10.02, 8.07:8.07:8.07);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (10.80:10.80:10.80, 9.11:9.11:9.11);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (10.06:10.06:10.06, 8.58:8.58:8.58);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (10.80:10.80:10.80, 9.10:9.10:9.10);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 1) (C2 *> O) = (10.02:10.02:10.02, 8.07:8.07:8.07);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (10.06:10.06:10.06, 8.58:8.58:8.58);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (10.06:10.06:10.06, 8.58:8.58:8.58);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 1) (C2 *> O) = (10.02:10.02:10.02, 8.08:8.08:8.08);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 1) (C2 *> O) = (10.02:10.02:10.02, 8.07:8.07:8.07);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (10.80:10.80:10.80, 9.10:9.10:9.10);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (10.06:10.06:10.06, 8.58:8.58:8.58);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (10.06:10.06:10.06, 8.58:8.58:8.58);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 1) (C2 *> O) = (10.02:10.02:10.02, 8.07:8.07:8.07);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 1) (C2 *> O) = (10.02:10.02:10.02, 8.07:8.07:8.07);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (10.80:10.80:10.80, 9.11:9.11:9.11);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (10.80:10.80:10.80, 9.11:9.11:9.11);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (10.06:10.06:10.06, 8.58:8.58:8.58);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (10.80:10.80:10.80, 9.11:9.11:9.11);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (10.06:10.06:10.06, 8.58:8.58:8.58);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (10.80:10.80:10.80, 9.10:9.10:9.10);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 1) (C2 *> O) = (10.02:10.02:10.02, 8.07:8.07:8.07);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 1) (C2 *> O) = (10.02:10.02:10.02, 8.07:8.07:8.07);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (10.80:10.80:10.80, 9.11:9.11:9.11);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (10.80:10.80:10.80, 9.10:9.10:9.10);
      ifnone (C2 *> O) = (10.80:10.80:10.80, 9.10:9.10:9.10);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (11.47:11.47:11.47, 9.57:9.57:9.57);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (10.73:10.73:10.73, 9.03:9.03:9.03);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (10.73:10.73:10.73, 9.03:9.03:9.03);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 1) (C1 *> O) = (10.70:10.70:10.70, 8.42:8.42:8.42);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 1) (C1 *> O) = (10.70:10.70:10.70, 8.42:8.42:8.42);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (11.47:11.47:11.47, 9.58:9.58:9.58);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (11.47:11.47:11.47, 9.58:9.58:9.58);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (10.73:10.73:10.73, 9.03:9.03:9.03);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (11.47:11.47:11.47, 9.58:9.58:9.58);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (10.73:10.73:10.73, 9.03:9.03:9.03);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (11.47:11.47:11.47, 9.57:9.57:9.57);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 1) (C1 *> O) = (10.70:10.70:10.70, 8.42:8.42:8.42);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 1) (C1 *> O) = (10.70:10.70:10.70, 8.42:8.42:8.42);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (11.47:11.47:11.47, 9.58:9.58:9.58);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (11.47:11.47:11.47, 9.57:9.57:9.57);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (10.73:10.73:10.73, 9.03:9.03:9.03);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 1) (C1 *> O) = (10.70:10.70:10.70, 8.42:8.42:8.42);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (10.73:10.73:10.73, 9.03:9.03:9.03);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 1) (C1 *> O) = (10.70:10.70:10.70, 8.42:8.42:8.42);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (11.47:11.47:11.47, 9.58:9.58:9.58);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (10.73:10.73:10.73, 9.03:9.03:9.03);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (11.47:11.47:11.47, 9.57:9.57:9.57);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 1) (C1 *> O) = (10.70:10.70:10.70, 8.42:8.42:8.42);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (10.73:10.73:10.73, 9.03:9.03:9.03);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (10.73:10.73:10.73, 9.03:9.03:9.03);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 1) (C1 *> O) = (10.70:10.70:10.70, 8.42:8.42:8.42);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 1) (C1 *> O) = (10.70:10.70:10.70, 8.42:8.42:8.42);
      ifnone (C1 *> O) = (10.70:10.70:10.70, 8.42:8.42:8.42);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (13.61:13.61:13.61, 10.15:10.15:10.15);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (D2 *> O) = (13.32:13.32:13.32, 9.09:9.09:9.09);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (13.61:13.61:13.61, 10.15:10.15:10.15);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (D2 *> O) = (13.32:13.32:13.32, 9.09:9.09:9.09);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (12.87:12.87:12.87, 9.62:9.62:9.62);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (13.61:13.61:13.61, 10.15:10.15:10.15);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (12.87:12.87:12.87, 9.62:9.62:9.62);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (D2 *> O) = (13.32:13.32:13.32, 9.09:9.09:9.09);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (13.61:13.61:13.61, 10.15:10.15:10.15);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (13.61:13.61:13.61, 10.15:10.15:10.15);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (D2 *> O) = (13.32:13.32:13.32, 9.09:9.09:9.09);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (D2 *> O) = (13.32:13.32:13.32, 9.09:9.09:9.09);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (12.87:12.87:12.87, 9.62:9.62:9.62);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (13.61:13.61:13.61, 10.15:10.15:10.15);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (13.61:13.61:13.61, 10.15:10.15:10.15);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (D2 *> O) = (13.32:13.32:13.32, 9.09:9.09:9.09);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (D2 *> O) = (13.32:13.32:13.32, 9.09:9.09:9.09);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (12.87:12.87:12.87, 9.62:9.62:9.62);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (12.87:12.87:12.87, 9.62:9.62:9.62);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (13.61:13.61:13.61, 10.15:10.15:10.15);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (12.87:12.87:12.87, 9.62:9.62:9.62);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (13.61:13.61:13.61, 10.15:10.15:10.15);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (12.87:12.87:12.87, 9.62:9.62:9.62);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (D2 *> O) = (13.32:13.32:13.32, 9.09:9.09:9.09);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (D2 *> O) = (13.32:13.32:13.32, 9.09:9.09:9.09);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (12.87:12.87:12.87, 9.62:9.62:9.62);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (12.87:12.87:12.87, 9.62:9.62:9.62);
      ifnone (D2 *> O) = (12.87:12.87:12.87, 9.62:9.62:9.62);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (12.95:12.95:12.95, 9.69:9.69:9.69);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (D1 *> O) = (12.66:12.66:12.66, 8.76:8.76:8.76);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (D1 *> O) = (12.66:12.66:12.66, 8.76:8.76:8.76);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (12.21:12.21:12.21, 9.17:9.17:9.17);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (12.21:12.21:12.21, 9.17:9.17:9.17);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (12.21:12.21:12.21, 9.17:9.17:9.17);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (12.95:12.95:12.95, 9.69:9.69:9.69);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (12.21:12.21:12.21, 9.17:9.17:9.17);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (12.95:12.95:12.95, 9.69:9.69:9.69);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (D1 *> O) = (12.66:12.66:12.66, 8.76:8.76:8.76);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (D1 *> O) = (12.66:12.66:12.66, 8.76:8.76:8.76);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (12.21:12.21:12.21, 9.17:9.17:9.17);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (12.21:12.21:12.21, 9.17:9.17:9.17);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (12.95:12.95:12.95, 9.69:9.69:9.69);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (D1 *> O) = (12.66:12.66:12.66, 8.76:8.76:8.76);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (12.95:12.95:12.95, 9.69:9.69:9.69);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (D1 *> O) = (12.66:12.66:12.66, 8.76:8.76:8.76);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (12.21:12.21:12.21, 9.17:9.17:9.17);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (12.21:12.21:12.21, 9.17:9.17:9.17);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (12.95:12.95:12.95, 9.69:9.69:9.69);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (D1 *> O) = (12.66:12.66:12.66, 8.76:8.76:8.76);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (12.95:12.95:12.95, 9.69:9.69:9.69);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (12.95:12.95:12.95, 9.69:9.69:9.69);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (D1 *> O) = (12.66:12.66:12.66, 8.76:8.76:8.76);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (D1 *> O) = (12.66:12.66:12.66, 8.76:8.76:8.76);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (12.21:12.21:12.21, 9.17:9.17:9.17);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (12.95:12.95:12.95, 9.69:9.69:9.69);
      ifnone (D1 *> O) = (12.95:12.95:12.95, 9.69:9.69:9.69);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OAI2222KHD(O, A1, A2, B1, B2, C1, C2, D1, D2);
   output O;
   input A1, A2, B1, B2, C1, C2, D1, D2;

//Function Block
`protect
   or g1(o1, B1, B2);
   or g3(o2, A1, A2);
   or g4(o3, C1, C2);
   or g5(o4, D1, D2);
   nand g2(O, o1, o2, o3, o4);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (13.68:13.68:13.68, 12.83:12.83:12.83);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (13.68:13.68:13.68, 12.85:12.85:12.85);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (12.71:12.71:12.71, 11.82:11.82:11.82);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (A2 *> O) = (12.71:12.71:12.71, 11.79:11.79:11.79);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (12.76:12.76:12.76, 12.35:12.35:12.35);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (A2 *> O) = (12.76:12.76:12.76, 12.32:12.32:12.32);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (12.71:12.71:12.71, 11.82:11.82:11.82);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (13.68:13.68:13.68, 12.85:12.85:12.85);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (12.76:12.76:12.76, 12.35:12.35:12.35);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (A2 *> O) = (13.68:13.68:13.68, 12.83:12.83:12.83);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (12.71:12.71:12.71, 11.79:11.79:11.79);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (12.71:12.71:12.71, 11.82:11.82:11.82);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (A2 *> O) = (12.71:12.71:12.71, 11.76:11.76:11.76);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (A2 *> O) = (12.71:12.71:12.71, 11.79:11.79:11.79);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (13.68:13.68:13.68, 12.85:12.85:12.85);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (12.76:12.76:12.76, 12.32:12.32:12.32);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (12.76:12.76:12.76, 12.35:12.35:12.35);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (A2 *> O) = (12.76:12.76:12.76, 12.29:12.29:12.29);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (A2 *> O) = (12.76:12.76:12.76, 12.32:12.32:12.32);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (12.71:12.71:12.71, 11.79:11.79:11.79);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (12.71:12.71:12.71, 11.82:11.82:11.82);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (A2 *> O) = (12.76:12.76:12.76, 12.32:12.32:12.32);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (A2 *> O) = (13.68:13.68:13.68, 12.83:12.83:12.83);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A2 *> O) = (12.76:12.76:12.76, 12.35:12.35:12.35);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A2 *> O) = (13.68:13.68:13.68, 12.85:12.85:12.85);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (A2 *> O) = (13.68:13.68:13.68, 12.80:12.80:12.80);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (A2 *> O) = (13.68:13.68:13.68, 12.83:12.83:12.83);
      ifnone (A2 *> O) = (13.68:13.68:13.68, 12.83:12.83:12.83);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (13.51:13.51:13.51, 12.82:12.82:12.82);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (14.43:14.43:14.43, 13.34:13.34:13.34);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (A1 *> O) = (14.43:14.43:14.43, 13.31:13.31:13.31);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (13.48:13.48:13.48, 12.16:12.16:12.16);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (13.48:13.48:13.48, 12.19:12.19:12.19);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (A1 *> O) = (13.48:13.48:13.48, 12.13:12.13:12.13);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (A1 *> O) = (13.48:13.48:13.48, 12.16:12.16:12.16);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (14.43:14.43:14.43, 13.34:13.34:13.34);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (13.51:13.51:13.51, 12.79:12.79:12.79);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (13.51:13.51:13.51, 12.82:12.82:12.82);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (A1 *> O) = (13.51:13.51:13.51, 12.76:12.76:12.76);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (A1 *> O) = (13.51:13.51:13.51, 12.79:12.79:12.79);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (13.48:13.48:13.48, 12.16:12.16:12.16);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (13.48:13.48:13.48, 12.19:12.19:12.19);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (13.51:13.51:13.51, 12.79:12.79:12.79);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (14.43:14.43:14.43, 13.31:13.31:13.31);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (13.51:13.51:13.51, 12.82:12.82:12.82);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (A1 *> O) = (14.43:14.43:14.43, 13.34:13.34:13.34);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (A1 *> O) = (14.43:14.43:14.43, 13.29:13.29:13.29);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (A1 *> O) = (14.43:14.43:14.43, 13.31:13.31:13.31);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (14.43:14.43:14.43, 13.31:13.31:13.31);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (A1 *> O) = (14.43:14.43:14.43, 13.34:13.34:13.34);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (13.48:13.48:13.48, 12.19:12.19:12.19);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (A1 *> O) = (13.48:13.48:13.48, 12.16:12.16:12.16);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (A1 *> O) = (13.51:13.51:13.51, 12.82:12.82:12.82);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (A1 *> O) = (13.51:13.51:13.51, 12.79:12.79:12.79);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (A1 *> O) = (13.48:13.48:13.48, 12.19:12.19:12.19);
      ifnone (A1 *> O) = (13.48:13.48:13.48, 12.19:12.19:12.19);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (16.05:16.05:16.05, 12.76:12.76:12.76);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (15.58:15.58:15.58, 13.32:13.32:13.32);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (16.59:16.59:16.59, 13.87:13.87:13.87);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (15.58:15.58:15.58, 13.34:13.34:13.34);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (16.59:16.59:16.59, 13.90:13.90:13.90);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (B2 *> O) = (15.58:15.58:15.58, 13.29:13.29:13.29);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (B2 *> O) = (15.58:15.58:15.58, 13.32:13.32:13.32);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (15.58:15.58:15.58, 13.32:13.32:13.32);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B2 *> O) = (15.58:15.58:15.58, 13.34:13.34:13.34);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (16.05:16.05:16.05, 12.76:12.76:12.76);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (B2 *> O) = (16.05:16.05:16.05, 12.73:12.73:12.73);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (16.59:16.59:16.59, 13.90:13.90:13.90);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (B2 *> O) = (16.59:16.59:16.59, 13.87:13.87:13.87);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (16.05:16.05:16.05, 12.76:12.76:12.76);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (15.58:15.58:15.58, 13.35:13.35:13.35);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (16.59:16.59:16.59, 13.90:13.90:13.90);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (B2 *> O) = (15.58:15.58:15.58, 13.32:13.32:13.32);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (16.05:16.05:16.05, 12.74:12.74:12.74);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (16.05:16.05:16.05, 12.76:12.76:12.76);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (B2 *> O) = (16.05:16.05:16.05, 12.71:12.71:12.71);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (B2 *> O) = (16.05:16.05:16.05, 12.73:12.73:12.73);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (15.58:15.58:15.58, 13.34:13.34:13.34);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (B2 *> O) = (16.59:16.59:16.59, 13.87:13.87:13.87);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B2 *> O) = (16.59:16.59:16.59, 13.90:13.90:13.90);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (B2 *> O) = (16.59:16.59:16.59, 13.84:13.84:13.84);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (B2 *> O) = (16.59:16.59:16.59, 13.87:13.87:13.87);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (B2 *> O) = (16.05:16.05:16.05, 12.74:12.74:12.74);
      ifnone (B2 *> O) = (16.05:16.05:16.05, 12.74:12.74:12.74);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (15.40:15.40:15.40, 12.44:12.44:12.44);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (B1 *> O) = (15.40:15.40:15.40, 12.41:12.41:12.41);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (15.95:15.95:15.95, 13.45:13.45:13.45);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (B1 *> O) = (15.95:15.95:15.95, 13.42:13.42:13.42);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (15.40:15.40:15.40, 12.44:12.44:12.44);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (14.94:14.94:14.94, 12.92:12.92:12.92);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (15.95:15.95:15.95, 13.45:13.45:13.45);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 1 && D2 == 1) (B1 *> O) = (14.94:14.94:14.94, 12.89:12.89:12.89);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (15.40:15.40:15.40, 12.41:12.41:12.41);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (15.40:15.40:15.40, 12.44:12.44:12.44);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (B1 *> O) = (15.40:15.40:15.40, 12.38:12.38:12.38);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (B1 *> O) = (15.40:15.40:15.40, 12.41:12.41:12.41);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (14.94:14.94:14.94, 12.92:12.92:12.92);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (15.95:15.95:15.95, 13.43:13.43:13.43);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (15.95:15.95:15.95, 13.45:13.45:13.45);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (B1 *> O) = (15.95:15.95:15.95, 13.40:13.40:13.40);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (B1 *> O) = (15.95:15.95:15.95, 13.42:13.42:13.42);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (15.40:15.40:15.40, 12.41:12.41:12.41);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (15.40:15.40:15.40, 12.44:12.44:12.44);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 0) (B1 *> O) = (14.94:14.94:14.94, 12.89:12.89:12.89);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (15.95:15.95:15.95, 13.43:13.43:13.43);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 0) (B1 *> O) = (14.94:14.94:14.94, 12.92:12.92:12.92);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (15.95:15.95:15.95, 13.45:13.45:13.45);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 1 && D2 == 1) (B1 *> O) = (14.94:14.94:14.94, 12.86:12.86:12.86);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 1 && D2 == 1) (B1 *> O) = (14.94:14.94:14.94, 12.89:12.89:12.89);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1 && D1 == 0 && D2 == 1) (B1 *> O) = (14.94:14.94:14.94, 12.89:12.89:12.89);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0 && D1 == 0 && D2 == 1) (B1 *> O) = (14.94:14.94:14.94, 12.92:12.92:12.92);
      ifnone (B1 *> O) = (14.94:14.94:14.94, 12.92:12.92:12.92);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (11.66:11.66:11.66, 11.33:11.33:11.33);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 1) (C2 *> O) = (11.61:11.61:11.61, 10.82:10.82:10.82);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (11.66:11.66:11.66, 11.33:11.33:11.33);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 1) (C2 *> O) = (11.61:11.61:11.61, 10.82:10.82:10.82);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (12.56:12.56:12.56, 11.86:11.86:11.86);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (11.66:11.66:11.66, 11.33:11.33:11.33);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (12.56:12.56:12.56, 11.86:11.86:11.86);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 1) (C2 *> O) = (11.61:11.61:11.61, 10.82:10.82:10.82);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (11.66:11.66:11.66, 11.33:11.33:11.33);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (11.66:11.66:11.66, 11.33:11.33:11.33);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 1) (C2 *> O) = (11.61:11.61:11.61, 10.82:10.82:10.82);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 1) (C2 *> O) = (11.61:11.61:11.61, 10.82:10.82:10.82);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (12.56:12.56:12.56, 11.86:11.86:11.86);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (11.66:11.66:11.66, 11.33:11.33:11.33);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (11.66:11.66:11.66, 11.33:11.33:11.33);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 1) (C2 *> O) = (11.61:11.61:11.61, 10.82:10.82:10.82);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 1) (C2 *> O) = (11.61:11.61:11.61, 10.82:10.82:10.82);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (12.56:12.56:12.56, 11.86:11.86:11.86);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (12.56:12.56:12.56, 11.86:11.86:11.86);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 0) (C2 *> O) = (11.66:11.66:11.66, 11.33:11.33:11.33);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (12.56:12.56:12.56, 11.86:11.86:11.86);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C2 *> O) = (11.66:11.66:11.66, 11.33:11.33:11.33);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (12.56:12.56:12.56, 11.86:11.86:11.86);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 1) (C2 *> O) = (11.61:11.61:11.61, 10.82:10.82:10.82);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 1) (C2 *> O) = (11.61:11.61:11.61, 10.82:10.82:10.82);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 0 && D2 == 1) (C2 *> O) = (12.56:12.56:12.56, 11.86:11.86:11.86);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C2 *> O) = (12.56:12.56:12.56, 11.86:11.86:11.86);
      ifnone (C2 *> O) = (12.56:12.56:12.56, 11.86:11.86:11.86);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (13.23:13.23:13.23, 12.33:12.33:12.33);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (12.32:12.32:12.32, 11.78:11.78:11.78);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (12.32:12.32:12.32, 11.78:11.78:11.78);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 1) (C1 *> O) = (12.29:12.29:12.29, 11.17:11.17:11.17);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 1) (C1 *> O) = (12.29:12.29:12.29, 11.17:11.17:11.17);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (13.23:13.23:13.23, 12.33:12.33:12.33);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (13.23:13.23:13.23, 12.33:12.33:12.33);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (12.32:12.32:12.32, 11.78:11.78:11.78);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (13.23:13.23:13.23, 12.33:12.33:12.33);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (12.32:12.32:12.32, 11.78:11.78:11.78);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (13.23:13.23:13.23, 12.33:12.33:12.33);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 1) (C1 *> O) = (12.29:12.29:12.29, 11.17:11.17:11.17);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 1) (C1 *> O) = (12.29:12.29:12.29, 11.17:11.17:11.17);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (13.23:13.23:13.23, 12.33:12.33:12.33);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 0 && D2 == 1) (C1 *> O) = (13.23:13.23:13.23, 12.33:12.33:12.33);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (12.32:12.32:12.32, 11.78:11.78:11.78);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 1) (C1 *> O) = (12.29:12.29:12.29, 11.17:11.17:11.17);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (12.32:12.32:12.32, 11.78:11.78:11.78);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 1) (C1 *> O) = (12.29:12.29:12.29, 11.17:11.17:11.17);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (13.23:13.23:13.23, 12.33:12.33:12.33);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (12.32:12.32:12.32, 11.78:11.78:11.78);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && D1 == 0 && D2 == 1) (C1 *> O) = (13.23:13.23:13.23, 12.33:12.33:12.33);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && D1 == 1 && D2 == 1) (C1 *> O) = (12.29:12.29:12.29, 11.17:11.17:11.17);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 0) (C1 *> O) = (12.32:12.32:12.32, 11.79:11.79:11.79);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 0) (C1 *> O) = (12.32:12.32:12.32, 11.78:11.78:11.78);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && D1 == 1 && D2 == 1) (C1 *> O) = (12.29:12.29:12.29, 11.17:11.17:11.17);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && D1 == 1 && D2 == 1) (C1 *> O) = (12.29:12.29:12.29, 11.17:11.17:11.17);
      ifnone (C1 *> O) = (12.29:12.29:12.29, 11.17:11.17:11.17);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (15.44:15.44:15.44, 12.91:12.91:12.91);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (D2 *> O) = (14.99:14.99:14.99, 11.84:11.84:11.84);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (15.44:15.44:15.44, 12.91:12.91:12.91);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (D2 *> O) = (14.99:14.99:14.99, 11.84:11.84:11.84);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (14.53:14.53:14.53, 12.37:12.37:12.37);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (15.44:15.44:15.44, 12.91:12.91:12.91);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (14.53:14.53:14.53, 12.37:12.37:12.37);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (D2 *> O) = (14.99:14.99:14.99, 11.84:11.84:11.84);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (15.44:15.44:15.44, 12.91:12.91:12.91);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (15.44:15.44:15.44, 12.91:12.91:12.91);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (D2 *> O) = (14.99:14.99:14.99, 11.84:11.84:11.84);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (D2 *> O) = (14.99:14.99:14.99, 11.84:11.84:11.84);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (14.53:14.53:14.53, 12.37:12.37:12.37);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (15.44:15.44:15.44, 12.91:12.91:12.91);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (15.44:15.44:15.44, 12.91:12.91:12.91);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (D2 *> O) = (14.99:14.99:14.99, 11.84:11.84:11.84);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (D2 *> O) = (14.99:14.99:14.99, 11.84:11.84:11.84);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (14.53:14.53:14.53, 12.37:12.37:12.37);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (14.53:14.53:14.53, 12.37:12.37:12.37);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (D2 *> O) = (15.44:15.44:15.44, 12.91:12.91:12.91);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (14.53:14.53:14.53, 12.37:12.37:12.37);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D2 *> O) = (15.44:15.44:15.44, 12.91:12.91:12.91);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (14.53:14.53:14.53, 12.37:12.37:12.37);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (D2 *> O) = (14.99:14.99:14.99, 11.84:11.84:11.84);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (D2 *> O) = (14.99:14.99:14.99, 11.84:11.84:11.84);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (D2 *> O) = (14.53:14.53:14.53, 12.37:12.37:12.37);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D2 *> O) = (14.53:14.53:14.53, 12.37:12.37:12.37);
      ifnone (D2 *> O) = (14.53:14.53:14.53, 12.37:12.37:12.37);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (14.78:14.78:14.78, 12.44:12.44:12.44);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (D1 *> O) = (14.33:14.33:14.33, 11.51:11.51:11.51);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (D1 *> O) = (14.33:14.33:14.33, 11.51:11.51:11.51);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (13.87:13.87:13.87, 11.93:11.93:11.93);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (13.87:13.87:13.87, 11.92:11.92:11.92);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (13.87:13.87:13.87, 11.92:11.92:11.92);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (14.78:14.78:14.78, 12.45:12.45:12.45);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (13.87:13.87:13.87, 11.92:11.92:11.92);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (14.78:14.78:14.78, 12.44:12.44:12.44);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (D1 *> O) = (14.33:14.33:14.33, 11.51:11.51:11.51);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (D1 *> O) = (14.33:14.33:14.33, 11.51:11.51:11.51);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (13.87:13.87:13.87, 11.92:11.92:11.92);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (D1 *> O) = (13.87:13.87:13.87, 11.92:11.92:11.92);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (14.78:14.78:14.78, 12.45:12.45:12.45);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (D1 *> O) = (14.33:14.33:14.33, 11.51:11.51:11.51);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (14.78:14.78:14.78, 12.44:12.44:12.44);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (D1 *> O) = (14.33:14.33:14.33, 11.51:11.51:11.51);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (13.87:13.87:13.87, 11.92:11.92:11.92);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (13.87:13.87:13.87, 11.92:11.92:11.92);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (14.78:14.78:14.78, 12.44:12.44:12.44);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (D1 *> O) = (14.33:14.33:14.33, 11.51:11.51:11.51);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (14.78:14.78:14.78, 12.45:12.45:12.45);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (D1 *> O) = (14.78:14.78:14.78, 12.45:12.45:12.45);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (D1 *> O) = (14.33:14.33:14.33, 11.51:11.51:11.51);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (D1 *> O) = (14.33:14.33:14.33, 11.51:11.51:11.51);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (D1 *> O) = (13.87:13.87:13.87, 11.92:11.92:11.92);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (D1 *> O) = (14.78:14.78:14.78, 12.45:12.45:12.45);
      ifnone (D1 *> O) = (14.78:14.78:14.78, 12.45:12.45:12.45);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OAI222BHD(O, A1, A2, B1, B2, C1, C2);
   output O;
   input A1, A2, B1, B2, C1, C2;

//Function Block
`protect
   or g1(o1, B1, B2);
   or g3(o2, A1, A2);
   or g4(o3, C1, C2);
   nand g2(O, o1, o2, o3);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (A2 *> O) = (4.38:4.38:4.38, 2.82:2.82:2.82);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A2 *> O) = (4.41:4.41:4.41, 3.21:3.21:3.21);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (A2 *> O) = (4.18:4.18:4.18, 2.04:2.04:2.04);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (A2 *> O) = (4.21:4.21:4.21, 2.32:2.32:2.32);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A2 *> O) = (4.41:4.41:4.41, 3.10:3.10:3.10);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (A2 *> O) = (4.20:4.20:4.20, 2.23:2.23:2.23);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A2 *> O) = (4.22:4.22:4.22, 2.51:2.51:2.51);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A2 *> O) = (4.63:4.63:4.63, 3.87:3.87:3.87);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (A2 *> O) = (4.39:4.39:4.39, 2.82:2.82:2.82);
      ifnone (A2 *> O) = (4.39:4.39:4.39, 2.82:2.82:2.82);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (A1 *> O) = (4.83:4.83:4.83, 2.37:2.37:2.37);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (A1 *> O) = (4.86:4.86:4.86, 2.73:2.73:2.73);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A1 *> O) = (5.05:5.05:5.05, 3.63:3.63:3.63);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (A1 *> O) = (4.85:4.85:4.85, 2.64:2.64:2.64);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A1 *> O) = (5.28:5.28:5.28, 4.45:4.45:4.45);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A1 *> O) = (4.87:4.87:4.87, 3.00:3.00:3.00);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (A1 *> O) = (5.04:5.04:5.04, 3.27:3.27:3.27);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (A1 *> O) = (5.03:5.03:5.03, 3.28:3.28:3.28);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A1 *> O) = (5.05:5.05:5.05, 3.77:3.77:3.77);
      ifnone (A1 *> O) = (5.05:5.05:5.05, 3.77:3.77:3.77);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1) (B2 *> O) = (7.09:7.09:7.09, 3.52:3.52:3.52);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B2 *> O) = (6.93:6.93:6.93, 4.78:4.78:4.78);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B2 *> O) = (6.93:6.93:6.93, 4.61:4.61:4.61);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1) (B2 *> O) = (6.64:6.64:6.64, 3.48:3.48:3.48);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0) (B2 *> O) = (7.34:7.34:7.34, 4.21:4.21:4.21);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B2 *> O) = (7.23:7.23:7.23, 5.47:5.47:5.47);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1) (B2 *> O) = (7.05:7.05:7.05, 3.03:3.03:3.03);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1) (B2 *> O) = (6.89:6.89:6.89, 4.01:4.01:4.01);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B2 *> O) = (6.68:6.68:6.68, 3.98:3.98:3.98);
      ifnone (B2 *> O) = (6.68:6.68:6.68, 3.98:3.98:3.98);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1) (B1 *> O) = (6.46:6.46:6.46, 3.11:3.11:3.11);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B1 *> O) = (6.30:6.30:6.30, 4.22:4.22:4.22);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B1 *> O) = (6.29:6.29:6.29, 4.07:4.07:4.07);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1) (B1 *> O) = (6.01:6.01:6.01, 3.06:3.06:3.06);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0) (B1 *> O) = (6.71:6.71:6.71, 3.74:3.74:3.74);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B1 *> O) = (6.60:6.60:6.60, 4.89:4.89:4.89);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1) (B1 *> O) = (6.41:6.41:6.41, 2.71:2.71:2.71);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1) (B1 *> O) = (6.25:6.25:6.25, 3.56:3.56:3.56);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B1 *> O) = (6.05:6.05:6.05, 3.47:3.47:3.47);
      ifnone (B1 *> O) = (6.05:6.05:6.05, 3.47:3.47:3.47);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C2 *> O) = (7.58:7.58:7.58, 4.50:4.50:4.50);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1) (C2 *> O) = (8.07:8.07:8.07, 4.01:4.01:4.01);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C2 *> O) = (7.26:7.26:7.26, 3.91:3.91:3.91);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C2 *> O) = (7.96:7.96:7.96, 5.14:5.14:5.14);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1) (C2 *> O) = (7.57:7.57:7.57, 3.54:3.54:3.54);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0) (C2 *> O) = (7.77:7.77:7.77, 3.52:3.52:3.52);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C2 *> O) = (7.58:7.58:7.58, 4.50:4.50:4.50);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1) (C2 *> O) = (8.11:8.11:8.11, 3.10:3.10:3.10);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1) (C2 *> O) = (7.90:7.90:7.90, 4.04:4.04:4.04);
      ifnone (C2 *> O) = (7.90:7.90:7.90, 4.04:4.04:4.04);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1) (C1 *> O) = (8.85:8.85:8.85, 4.67:4.67:4.67);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C1 *> O) = (8.74:8.74:8.74, 5.95:5.95:5.95);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C1 *> O) = (8.04:8.04:8.04, 4.61:4.61:4.61);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1) (C1 *> O) = (8.35:8.35:8.35, 4.15:4.15:4.15);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0) (C1 *> O) = (8.55:8.55:8.55, 4.12:4.12:4.12);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C1 *> O) = (8.36:8.36:8.36, 5.27:5.27:5.27);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1) (C1 *> O) = (8.89:8.89:8.89, 3.60:3.60:3.60);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1) (C1 *> O) = (8.68:8.68:8.68, 4.70:4.70:4.70);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C1 *> O) = (8.36:8.36:8.36, 5.27:5.27:5.27);
      ifnone (C1 *> O) = (8.36:8.36:8.36, 5.27:5.27:5.27);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OAI222EHD(O, A1, A2, B1, B2, C1, C2);
   output O;
   input A1, A2, B1, B2, C1, C2;

//Function Block
`protect
   or g1(o1, B1, B2);
   or g3(o2, A1, A2);
   or g4(o3, C1, C2);
   nand g2(O, o1, o2, o3);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (A2 *> O) = (11.77:11.77:11.77, 7.42:7.42:7.42);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A2 *> O) = (11.81:11.81:11.81, 7.95:7.95:7.95);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (A2 *> O) = (11.15:11.15:11.15, 6.54:6.54:6.54);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (A2 *> O) = (11.20:11.20:11.20, 7.01:7.01:7.01);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A2 *> O) = (11.77:11.77:11.77, 7.89:7.89:7.89);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (A2 *> O) = (11.19:11.19:11.19, 6.96:6.96:6.96);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A2 *> O) = (11.22:11.22:11.22, 7.41:7.41:7.41);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A2 *> O) = (12.36:12.36:12.36, 8.45:8.45:8.45);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (A2 *> O) = (11.74:11.74:11.74, 7.42:7.42:7.42);
      ifnone (A2 *> O) = (11.74:11.74:11.74, 7.42:7.42:7.42);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (A1 *> O) = (11.89:11.89:11.89, 6.82:6.82:6.82);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (A1 *> O) = (11.93:11.93:11.93, 7.36:7.36:7.36);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A1 *> O) = (12.50:12.50:12.50, 8.32:8.32:8.32);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (A1 *> O) = (11.92:11.92:11.92, 7.31:7.31:7.31);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A1 *> O) = (13.09:13.09:13.09, 8.89:8.89:8.89);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A1 *> O) = (11.95:11.95:11.95, 7.82:7.82:7.82);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (A1 *> O) = (12.48:12.48:12.48, 7.78:7.78:7.78);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (A1 *> O) = (12.50:12.50:12.50, 7.78:7.78:7.78);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A1 *> O) = (12.54:12.54:12.54, 8.38:8.38:8.38);
      ifnone (A1 *> O) = (12.54:12.54:12.54, 8.38:8.38:8.38);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1) (B2 *> O) = (16.15:16.15:16.15, 8.49:8.49:8.49);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B2 *> O) = (16.04:16.04:16.04, 9.43:9.43:9.43);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B2 *> O) = (16.00:16.00:16.00, 9.37:9.37:9.37);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1) (B2 *> O) = (15.39:15.39:15.39, 8.16:8.16:8.16);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0) (B2 *> O) = (16.72:16.72:16.72, 8.95:8.95:8.95);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B2 *> O) = (16.58:16.58:16.58, 9.93:9.93:9.93);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1) (B2 *> O) = (16.08:16.08:16.08, 7.73:7.73:7.73);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1) (B2 *> O) = (15.93:15.93:15.93, 8.57:8.57:8.57);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B2 *> O) = (15.45:15.45:15.45, 8.88:8.88:8.88);
      ifnone (B2 *> O) = (15.45:15.45:15.45, 8.88:8.88:8.88);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1) (B1 *> O) = (15.41:15.41:15.41, 8.13:8.13:8.13);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B1 *> O) = (15.31:15.31:15.31, 8.99:8.99:8.99);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B1 *> O) = (15.26:15.26:15.26, 8.93:8.93:8.93);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1) (B1 *> O) = (14.65:14.65:14.65, 7.81:7.81:7.81);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0) (B1 *> O) = (15.98:15.98:15.98, 8.59:8.59:8.59);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B1 *> O) = (15.85:15.85:15.85, 9.49:9.49:9.49);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1) (B1 *> O) = (15.34:15.34:15.34, 7.45:7.45:7.45);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1) (B1 *> O) = (15.20:15.20:15.20, 8.21:8.21:8.21);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B1 *> O) = (14.72:14.72:14.72, 8.45:8.45:8.45);
      ifnone (B1 *> O) = (14.72:14.72:14.72, 8.45:8.45:8.45);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C2 *> O) = (17.73:17.73:17.73, 9.40:9.40:9.40);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1) (C2 *> O) = (18.48:18.48:18.48, 8.98:8.98:8.98);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C2 *> O) = (17.15:17.15:17.15, 8.92:8.92:8.92);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C2 *> O) = (18.28:18.28:18.28, 9.89:9.89:9.89);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1) (C2 *> O) = (17.71:17.71:17.71, 8.38:8.38:8.38);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0) (C2 *> O) = (17.94:17.94:17.94, 8.57:8.57:8.57);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C2 *> O) = (17.72:17.72:17.72, 9.39:9.39:9.39);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1) (C2 *> O) = (18.53:18.53:18.53, 7.98:7.98:7.98);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1) (C2 *> O) = (18.28:18.28:18.28, 8.78:8.78:8.78);
      ifnone (C2 *> O) = (18.28:18.28:18.28, 8.78:8.78:8.78);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1) (C1 *> O) = (19.37:19.37:19.37, 9.39:9.39:9.39);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C1 *> O) = (19.16:19.16:19.16, 10.39:10.39:10.39);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C1 *> O) = (18.03:18.03:18.03, 9.39:9.39:9.39);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1) (C1 *> O) = (18.60:18.60:18.60, 8.78:8.78:8.78);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0) (C1 *> O) = (18.82:18.82:18.82, 8.97:8.97:8.97);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C1 *> O) = (18.60:18.60:18.60, 9.89:9.89:9.89);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1) (C1 *> O) = (19.42:19.42:19.42, 8.29:8.29:8.29);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1) (C1 *> O) = (19.17:19.17:19.17, 9.19:9.19:9.19);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C1 *> O) = (18.61:18.61:18.61, 9.89:9.89:9.89);
      ifnone (C1 *> O) = (18.61:18.61:18.61, 9.89:9.89:9.89);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OAI222HHD(O, A1, A2, B1, B2, C1, C2);
   output O;
   input A1, A2, B1, B2, C1, C2;

//Function Block
`protect
   or g1(o1, B1, B2);
   or g3(o2, A1, A2);
   or g4(o3, C1, C2);
   nand g2(O, o1, o2, o3);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (A2 *> O) = (10.72:10.72:10.72, 7.79:7.79:7.79);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A2 *> O) = (10.75:10.75:10.75, 8.40:8.40:8.40);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (A2 *> O) = (10.03:10.03:10.03, 6.74:6.74:6.74);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (A2 *> O) = (10.07:10.07:10.07, 7.25:7.25:7.25);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A2 *> O) = (10.70:10.70:10.70, 8.33:8.33:8.33);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (A2 *> O) = (10.06:10.06:10.06, 7.21:7.21:7.21);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A2 *> O) = (10.09:10.09:10.09, 7.70:7.70:7.70);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A2 *> O) = (11.37:11.37:11.37, 9.05:9.05:9.05);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (A2 *> O) = (10.68:10.68:10.68, 7.79:7.79:7.79);
      ifnone (A2 *> O) = (10.68:10.68:10.68, 7.79:7.79:7.79);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (A1 *> O) = (10.73:10.73:10.73, 7.11:7.11:7.11);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (A1 *> O) = (10.76:10.76:10.76, 7.71:7.71:7.71);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A1 *> O) = (11.39:11.39:11.39, 8.89:8.89:8.89);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (A1 *> O) = (10.75:10.75:10.75, 7.66:7.66:7.66);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A1 *> O) = (12.06:12.06:12.06, 9.61:9.61:9.61);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A1 *> O) = (10.78:10.78:10.78, 8.24:8.24:8.24);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (A1 *> O) = (11.37:11.37:11.37, 8.26:8.26:8.26);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (A1 *> O) = (11.41:11.41:11.41, 8.26:8.26:8.26);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A1 *> O) = (11.44:11.44:11.44, 8.96:8.96:8.96);
      ifnone (A1 *> O) = (11.44:11.44:11.44, 8.96:8.96:8.96);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1) (B2 *> O) = (13.93:13.93:13.93, 8.79:8.79:8.79);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B2 *> O) = (14.05:14.05:14.05, 9.96:9.96:9.96);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B2 *> O) = (13.99:13.99:13.99, 9.88:9.88:9.88);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1) (B2 *> O) = (13.33:13.33:13.33, 8.47:8.47:8.47);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0) (B2 *> O) = (14.58:14.58:14.58, 9.38:9.38:9.38);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B2 *> O) = (14.66:14.66:14.66, 10.61:10.61:10.61);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1) (B2 *> O) = (13.88:13.88:13.88, 7.97:7.97:7.97);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1) (B2 *> O) = (13.94:13.94:13.94, 9.00:9.00:9.00);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B2 *> O) = (13.38:13.38:13.38, 9.25:9.25:9.25);
      ifnone (B2 *> O) = (13.38:13.38:13.38, 9.25:9.25:9.25);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1) (B1 *> O) = (13.23:13.23:13.23, 8.33:8.33:8.33);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B1 *> O) = (13.36:13.36:13.36, 9.39:9.39:9.39);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B1 *> O) = (13.30:13.30:13.30, 9.32:9.32:9.32);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1) (B1 *> O) = (12.63:12.63:12.63, 8.01:8.01:8.01);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0) (B1 *> O) = (13.89:13.89:13.89, 8.91:8.91:8.91);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B1 *> O) = (13.97:13.97:13.97, 10.03:10.03:10.03);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1) (B1 *> O) = (13.18:13.18:13.18, 7.60:7.60:7.60);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1) (B1 *> O) = (13.25:13.25:13.25, 8.53:8.53:8.53);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B1 *> O) = (12.69:12.69:12.69, 8.70:8.70:8.70);
      ifnone (B1 *> O) = (12.69:12.69:12.69, 8.70:8.70:8.70);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C2 *> O) = (15.14:15.14:15.14, 9.77:9.77:9.77);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1) (C2 *> O) = (15.75:15.75:15.75, 9.27:9.27:9.27);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C2 *> O) = (14.49:14.49:14.49, 9.14:9.14:9.14);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C2 *> O) = (15.77:15.77:15.77, 10.40:10.40:10.40);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1) (C2 *> O) = (14.92:14.92:14.92, 8.56:8.56:8.56);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0) (C2 *> O) = (15.12:15.12:15.12, 8.75:8.75:8.75);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C2 *> O) = (15.13:15.13:15.13, 9.76:9.76:9.76);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1) (C2 *> O) = (15.58:15.58:15.58, 8.10:8.10:8.10);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1) (C2 *> O) = (15.57:15.57:15.57, 9.08:9.08:9.08);
      ifnone (C2 *> O) = (15.57:15.57:15.57, 9.08:9.08:9.08);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1) (C1 *> O) = (16.57:16.57:16.57, 9.80:9.80:9.80);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C1 *> O) = (16.59:16.59:16.59, 11.05:11.05:11.05);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C1 *> O) = (15.31:15.31:15.31, 9.76:9.76:9.76);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1) (C1 *> O) = (15.75:15.75:15.75, 9.08:9.08:9.08);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0) (C1 *> O) = (15.95:15.95:15.95, 9.26:9.26:9.26);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C1 *> O) = (15.96:15.96:15.96, 10.39:10.39:10.39);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1) (C1 *> O) = (16.41:16.41:16.41, 8.51:8.51:8.51);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1) (C1 *> O) = (16.39:16.39:16.39, 9.61:9.61:9.61);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C1 *> O) = (15.96:15.96:15.96, 10.40:10.40:10.40);
      ifnone (C1 *> O) = (15.96:15.96:15.96, 10.40:10.40:10.40);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OAI222KHD(O, A1, A2, B1, B2, C1, C2);
   output O;
   input A1, A2, B1, B2, C1, C2;

//Function Block
`protect
   or g1(o1, B1, B2);
   or g3(o2, A1, A2);
   or g4(o3, C1, C2);
   nand g2(O, o1, o2, o3);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (A2 *> O) = (11.81:11.81:11.81, 8.70:8.70:8.70);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A2 *> O) = (11.84:11.84:11.84, 9.34:9.34:9.34);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (A2 *> O) = (11.02:11.02:11.02, 7.60:7.60:7.60);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (A2 *> O) = (11.06:11.06:11.06, 8.15:8.15:8.15);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A2 *> O) = (11.78:11.78:11.78, 9.27:9.27:9.27);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (A2 *> O) = (11.04:11.04:11.04, 8.11:8.11:8.11);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A2 *> O) = (11.08:11.08:11.08, 8.64:8.64:8.64);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A2 *> O) = (12.55:12.55:12.55, 9.99:9.99:9.99);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (A2 *> O) = (11.76:11.76:11.76, 8.69:8.69:8.69);
      ifnone (A2 *> O) = (11.76:11.76:11.76, 8.69:8.69:8.69);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 1) (A1 *> O) = (11.71:11.71:11.71, 7.97:7.97:7.97);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 1) (A1 *> O) = (11.74:11.74:11.74, 8.61:8.61:8.61);
      if (B1 == 0 && B2 == 1 && C1 == 0 && C2 == 1) (A1 *> O) = (12.47:12.47:12.47, 9.83:9.83:9.83);
      if (B1 == 1 && B2 == 1 && C1 == 0 && C2 == 1) (A1 *> O) = (11.73:11.73:11.73, 8.57:8.57:8.57);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 0) (A1 *> O) = (13.23:13.23:13.23, 10.56:10.56:10.56);
      if (B1 == 1 && B2 == 0 && C1 == 0 && C2 == 1) (A1 *> O) = (11.76:11.76:11.76, 9.18:9.18:9.18);
      if (B1 == 0 && B2 == 1 && C1 == 1 && C2 == 1) (A1 *> O) = (12.45:12.45:12.45, 9.16:9.16:9.16);
      if (B1 == 1 && B2 == 1 && C1 == 1 && C2 == 0) (A1 *> O) = (12.50:12.50:12.50, 9.17:9.17:9.17);
      if (B1 == 1 && B2 == 0 && C1 == 1 && C2 == 0) (A1 *> O) = (12.53:12.53:12.53, 9.90:9.90:9.90);
      ifnone (A1 *> O) = (12.53:12.53:12.53, 9.90:9.90:9.90);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1) (B2 *> O) = (14.94:14.94:14.94, 9.69:9.69:9.69);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B2 *> O) = (15.16:15.16:15.16, 10.88:10.88:10.88);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B2 *> O) = (15.09:15.09:15.09, 10.81:10.81:10.81);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1) (B2 *> O) = (14.33:14.33:14.33, 9.35:9.35:9.35);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0) (B2 *> O) = (15.71:15.71:15.71, 10.29:10.29:10.29);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B2 *> O) = (15.86:15.86:15.86, 11.53:11.53:11.53);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1) (B2 *> O) = (14.89:14.89:14.89, 8.83:8.83:8.83);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1) (B2 *> O) = (15.04:15.04:15.04, 9.89:9.89:9.89);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B2 *> O) = (14.38:14.38:14.38, 10.17:10.17:10.17);
      ifnone (B2 *> O) = (14.38:14.38:14.38, 10.17:10.17:10.17);
      if (A1 == 1 && A2 == 1 && C1 == 0 && C2 == 1) (B1 *> O) = (14.25:14.25:14.25, 9.22:9.22:9.22);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 0) (B1 *> O) = (14.48:14.48:14.48, 10.31:10.31:10.31);
      if (A1 == 1 && A2 == 0 && C1 == 0 && C2 == 1) (B1 *> O) = (14.40:14.40:14.40, 10.24:10.24:10.24);
      if (A1 == 0 && A2 == 1 && C1 == 1 && C2 == 1) (B1 *> O) = (13.64:13.64:13.64, 8.89:8.89:8.89);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 0) (B1 *> O) = (15.02:15.02:15.02, 9.81:9.81:9.81);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 0) (B1 *> O) = (15.17:15.17:15.17, 10.96:10.96:10.96);
      if (A1 == 1 && A2 == 1 && C1 == 1 && C2 == 1) (B1 *> O) = (14.19:14.19:14.19, 8.46:8.46:8.46);
      if (A1 == 1 && A2 == 0 && C1 == 1 && C2 == 1) (B1 *> O) = (14.35:14.35:14.35, 9.41:9.41:9.41);
      if (A1 == 0 && A2 == 1 && C1 == 0 && C2 == 1) (B1 *> O) = (13.69:13.69:13.69, 9.61:9.61:9.61);
      ifnone (B1 *> O) = (13.69:13.69:13.69, 9.61:9.61:9.61);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C2 *> O) = (16.27:16.27:16.27, 10.68:10.68:10.68);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1) (C2 *> O) = (16.89:16.89:16.89, 10.16:10.16:10.16);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C2 *> O) = (15.53:15.53:15.53, 10.05:10.05:10.05);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C2 *> O) = (16.99:16.99:16.99, 11.32:11.32:11.32);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1) (C2 *> O) = (15.97:15.97:15.97, 9.44:9.44:9.44);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0) (C2 *> O) = (16.17:16.17:16.17, 9.63:9.63:9.63);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C2 *> O) = (16.27:16.27:16.27, 10.67:10.67:10.67);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1) (C2 *> O) = (16.64:16.64:16.64, 8.96:8.96:8.96);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1) (C2 *> O) = (16.71:16.71:16.71, 9.96:9.96:9.96);
      ifnone (C2 *> O) = (16.71:16.71:16.71, 9.96:9.96:9.96);
      if (A1 == 1 && A2 == 1 && B1 == 0 && B2 == 1) (C1 *> O) = (17.70:17.70:17.70, 10.70:10.70:10.70);
      if (A1 == 1 && A2 == 0 && B1 == 0 && B2 == 1) (C1 *> O) = (17.80:17.80:17.80, 11.97:11.97:11.97);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 0) (C1 *> O) = (16.35:16.35:16.35, 10.67:10.67:10.67);
      if (A1 == 0 && A2 == 1 && B1 == 1 && B2 == 1) (C1 *> O) = (16.79:16.79:16.79, 9.96:9.96:9.96);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 0) (C1 *> O) = (16.99:16.99:16.99, 10.15:10.15:10.15);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 0) (C1 *> O) = (17.08:17.08:17.08, 11.31:11.31:11.31);
      if (A1 == 1 && A2 == 1 && B1 == 1 && B2 == 1) (C1 *> O) = (17.46:17.46:17.46, 9.37:9.37:9.37);
      if (A1 == 1 && A2 == 0 && B1 == 1 && B2 == 1) (C1 *> O) = (17.53:17.53:17.53, 10.50:10.50:10.50);
      if (A1 == 0 && A2 == 1 && B1 == 0 && B2 == 1) (C1 *> O) = (17.09:17.09:17.09, 11.32:11.32:11.32);
      ifnone (C1 *> O) = (17.09:17.09:17.09, 11.32:11.32:11.32);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OAI22CHD(O, A1, A2, B1, B2);
   output O;
   input A1, A2, B1, B2;

//Function Block
`protect
   or g1(o1, B1, B2);
   or g2(o2, A1, A2);
   nand g3(O, o1, o2);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (B1 == 1 && B2 == 0) (A2 *> O) = (3.32:3.32:3.32, 1.82:1.82:1.82);
      if (B1 == 0 && B2 == 1) (A2 *> O) = (3.48:3.48:3.48, 2.26:2.26:2.26);
      if (B1 == 1 && B2 == 1) (A2 *> O) = (3.28:3.28:3.28, 1.58:1.58:1.58);
      ifnone (A2 *> O) = (3.28:3.28:3.28, 1.58:1.58:1.58);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (4.23:4.23:4.23, 2.69:2.69:2.69);
      if (B1 == 1 && B2 == 1) (A1 *> O) = (4.03:4.03:4.03, 1.88:1.88:1.88);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (4.06:4.06:4.06, 2.21:2.21:2.21);
      ifnone (A1 *> O) = (4.06:4.06:4.06, 2.21:2.21:2.21);
      if (A1 == 0 && A2 == 1) (B2 *> O) = (5.59:5.59:5.59, 2.73:2.73:2.73);
      if (A1 == 1 && A2 == 1) (B2 *> O) = (5.98:5.98:5.98, 2.35:2.35:2.35);
      if (A1 == 1 && A2 == 0) (B2 *> O) = (5.82:5.82:5.82, 3.22:3.22:3.22);
      ifnone (B2 *> O) = (5.82:5.82:5.82, 3.22:3.22:3.22);
      if (A1 == 1 && A2 == 0) (B1 *> O) = (5.18:5.18:5.18, 2.82:2.82:2.82);
      if (A1 == 0 && A2 == 1) (B1 *> O) = (4.95:4.95:4.95, 2.37:2.37:2.37);
      if (A1 == 1 && A2 == 1) (B1 *> O) = (5.34:5.34:5.34, 2.08:2.08:2.08);
      ifnone (B1 *> O) = (5.34:5.34:5.34, 2.08:2.08:2.08);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OAI22EHD(O, A1, A2, B1, B2);
   output O;
   input A1, A2, B1, B2;

//Function Block
`protect
   or g1(o1, B1, B2);
   or g2(o2, A1, A2);
   nand g3(O, o1, o2);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (B1 == 1 && B2 == 0) (A2 *> O) = (8.20:8.20:8.20, 6.99:6.99:6.99);
      if (B1 == 0 && B2 == 1) (A2 *> O) = (8.78:8.78:8.78, 7.66:7.66:7.66);
      if (B1 == 1 && B2 == 1) (A2 *> O) = (8.16:8.16:8.16, 6.44:6.44:6.44);
      ifnone (A2 *> O) = (8.16:8.16:8.16, 6.44:6.44:6.44);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (9.54:9.54:9.54, 8.30:8.30:8.30);
      if (B1 == 1 && B2 == 1) (A1 *> O) = (8.93:8.93:8.93, 6.92:6.92:6.92);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (8.95:8.95:8.95, 7.62:7.62:7.62);
      ifnone (A1 *> O) = (8.95:8.95:8.95, 7.62:7.62:7.62);
      if (A1 == 0 && A2 == 1) (B2 *> O) = (10.73:10.73:10.73, 8.22:8.22:8.22);
      if (A1 == 1 && A2 == 1) (B2 *> O) = (11.12:11.12:11.12, 7.63:7.63:7.63);
      if (A1 == 1 && A2 == 0) (B2 *> O) = (11.36:11.36:11.36, 8.94:8.94:8.94);
      ifnone (B2 *> O) = (11.36:11.36:11.36, 8.94:8.94:8.94);
      if (A1 == 1 && A2 == 0) (B1 *> O) = (10.71:10.71:10.71, 8.35:8.35:8.35);
      if (A1 == 0 && A2 == 1) (B1 *> O) = (10.08:10.08:10.08, 7.65:7.65:7.65);
      if (A1 == 1 && A2 == 1) (B1 *> O) = (10.46:10.46:10.46, 7.20:7.20:7.20);
      ifnone (B1 *> O) = (10.46:10.46:10.46, 7.20:7.20:7.20);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OAI22HHD(O, A1, A2, B1, B2);
   output O;
   input A1, A2, B1, B2;

//Function Block
`protect
   or g1(o1, B1, B2);
   or g2(o2, A1, A2);
   nand g3(O, o1, o2);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (B1 == 1 && B2 == 0) (A2 *> O) = (9.13:9.13:9.13, 6.81:6.81:6.81);
      if (B1 == 0 && B2 == 1) (A2 *> O) = (9.75:9.75:9.75, 7.32:7.32:7.32);
      if (B1 == 1 && B2 == 1) (A2 *> O) = (9.09:9.09:9.09, 6.28:6.28:6.28);
      ifnone (A2 *> O) = (9.09:9.09:9.09, 6.28:6.28:6.28);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (10.52:10.52:10.52, 7.82:7.82:7.82);
      if (B1 == 1 && B2 == 1) (A1 *> O) = (9.86:9.86:9.86, 6.65:6.65:6.65);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (9.90:9.90:9.90, 7.29:7.29:7.29);
      ifnone (A1 *> O) = (9.90:9.90:9.90, 7.29:7.29:7.29);
      if (A1 == 0 && A2 == 1) (B2 *> O) = (12.09:12.09:12.09, 7.85:7.85:7.85);
      if (A1 == 1 && A2 == 1) (B2 *> O) = (12.57:12.57:12.57, 7.33:7.33:7.33);
      if (A1 == 1 && A2 == 0) (B2 *> O) = (12.76:12.76:12.76, 8.41:8.41:8.41);
      ifnone (B2 *> O) = (12.76:12.76:12.76, 8.41:8.41:8.41);
      if (A1 == 1 && A2 == 0) (B1 *> O) = (12.10:12.10:12.10, 7.96:7.96:7.96);
      if (A1 == 0 && A2 == 1) (B1 *> O) = (11.43:11.43:11.43, 7.42:7.42:7.42);
      if (A1 == 1 && A2 == 1) (B1 *> O) = (11.91:11.91:11.91, 7.00:7.00:7.00);
      ifnone (B1 *> O) = (11.91:11.91:11.91, 7.00:7.00:7.00);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OAI22KHD(O, A1, A2, B1, B2);
   output O;
   input A1, A2, B1, B2;

//Function Block
`protect
   or g1(o1, B1, B2);
   or g2(o2, A1, A2);
   nand g3(O, o1, o2);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (B1 == 1 && B2 == 0) (A2 *> O) = (10.00:10.00:10.00, 7.84:7.84:7.84);
      if (B1 == 0 && B2 == 1) (A2 *> O) = (10.71:10.71:10.71, 8.39:8.39:8.39);
      if (B1 == 1 && B2 == 1) (A2 *> O) = (9.96:9.96:9.96, 7.24:7.24:7.24);
      ifnone (A2 *> O) = (9.96:9.96:9.96, 7.24:7.24:7.24);
      if (B1 == 0 && B2 == 1) (A1 *> O) = (11.47:11.47:11.47, 8.93:8.93:8.93);
      if (B1 == 1 && B2 == 1) (A1 *> O) = (10.72:10.72:10.72, 7.65:7.65:7.65);
      if (B1 == 1 && B2 == 0) (A1 *> O) = (10.76:10.76:10.76, 8.36:8.36:8.36);
      ifnone (A1 *> O) = (10.76:10.76:10.76, 8.36:8.36:8.36);
      if (A1 == 0 && A2 == 1) (B2 *> O) = (12.84:12.84:12.84, 8.92:8.92:8.92);
      if (A1 == 1 && A2 == 1) (B2 *> O) = (13.30:13.30:13.30, 8.31:8.31:8.31);
      if (A1 == 1 && A2 == 0) (B2 *> O) = (13.61:13.61:13.61, 9.52:9.52:9.52);
      ifnone (B2 *> O) = (13.61:13.61:13.61, 9.52:9.52:9.52);
      if (A1 == 1 && A2 == 0) (B1 *> O) = (12.96:12.96:12.96, 9.02:9.02:9.02);
      if (A1 == 0 && A2 == 1) (B1 *> O) = (12.19:12.19:12.19, 8.44:8.44:8.44);
      if (A1 == 1 && A2 == 1) (B1 *> O) = (12.64:12.64:12.64, 7.95:7.95:7.95);
      ifnone (B1 *> O) = (12.64:12.64:12.64, 7.95:7.95:7.95);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OR2B1CHD(O, I1, B1);
   output O;
   input I1, B1;

//Function Block
`protect
   or g1(O, I1, i2);
   not g2(i2, B1);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (4.68:4.68:4.68, 5.82:5.82:5.82);
      (B1 *> O) = (3.11:3.11:3.11, 1.74:1.74:1.74);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OR2B1EHD(O, I1, B1);
   output O;
   input I1, B1;

//Function Block
`protect
   or g1(O, I1, i2);
   not g2(i2, B1);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (4.79:4.79:4.79, 6.44:6.44:6.44);
      (B1 *> O) = (8.55:8.55:8.55, 7.32:7.32:7.32);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OR2B1HHD(O, I1, B1);
   output O;
   input I1, B1;

//Function Block
`protect
   or g1(O, I1, i2);
   not g2(i2, B1);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (4.68:4.68:4.68, 6.72:6.72:6.72);
      (B1 *> O) = (9.28:9.28:9.28, 7.85:7.85:7.85);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OR2B1KHD(O, I1, B1);
   output O;
   input I1, B1;

//Function Block
`protect
   or g1(O, I1, i2);
   not g2(i2, B1);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (4.59:4.59:4.59, 6.52:6.52:6.52);
      (B1 *> O) = (9.81:9.81:9.81, 8.13:8.13:8.13);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OR2CHD(O, I1, I2);
   output O;
   input I1, I2;

//Function Block
`protect
   or g1(O, I1, I2);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (4.80:4.80:4.80, 6.36:6.36:6.36);
      (I2 *> O) = (4.36:4.36:4.36, 5.66:5.66:5.66);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OR2EHD(O, I1, I2);
   output O;
   input I1, I2;

//Function Block
`protect
   or g1(O, I1, I2);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (4.81:4.81:4.81, 6.40:6.40:6.40);
      (I2 *> O) = (4.33:4.33:4.33, 5.72:5.72:5.72);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OR2HHD(O, I1, I2);
   output O;
   input I1, I2;

//Function Block
`protect
   or g1(O, I1, I2);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (4.64:4.64:4.64, 6.56:6.56:6.56);
      (I2 *> O) = (4.19:4.19:4.19, 5.91:5.91:5.91);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OR2KHD(O, I1, I2);
   output O;
   input I1, I2;

//Function Block
`protect
   or g1(O, I1, I2);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (4.50:4.50:4.50, 6.22:6.22:6.22);
      (I2 *> O) = (4.03:4.03:4.03, 5.57:5.57:5.57);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OR3B1CHD(O, I1, I2, B1);
   output O;
   input I1, I2, B1;

//Function Block
`protect
   or g1(O, I1, I2, i3);
   not g2(i3, B1);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (6.18:6.18:6.18, 8.59:8.59:8.59);
      (I2 *> O) = (5.75:5.75:5.75, 7.96:7.96:7.96);
      (B1 *> O) = (9.33:9.33:9.33, 7.87:7.87:7.87);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OR3B1EHD(O, I1, I2, B1);
   output O;
   input I1, I2, B1;

//Function Block
`protect
   or g1(O, I1, I2, i3);
   not g2(i3, B1);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (6.11:6.11:6.11, 8.66:8.66:8.66);
      (I2 *> O) = (5.66:5.66:5.66, 8.03:8.03:8.03);
      (B1 *> O) = (9.47:9.47:9.47, 8.01:8.01:8.01);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OR3B1HHD(O, I1, I2, B1);
   output O;
   input I1, I2, B1;

//Function Block
`protect
   or g1(O, I1, I2, i3);
   not g2(i3, B1);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (5.50:5.50:5.50, 7.77:7.77:7.77);
      (I2 *> O) = (4.83:4.83:4.83, 7.09:7.09:7.09);
      (B1 *> O) = (11.81:11.81:11.81, 8.00:8.00:8.00);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OR3B2CHD(O, I1, B1, B2);
   output O;
   input I1, B1, B2;

//Function Block
`protect
   or g1(O, I1, i2, i3);
   not g2(i2, B1),
       g3(i3, B2);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (5.00:5.00:5.00, 5.81:5.81:5.81);
      (B1 *> O) = (3.50:3.50:3.50, 2.25:2.25:2.25);
      (B2 *> O) = (4.13:4.13:4.13, 2.43:2.43:2.43);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OR3B2EHD(O, I1, B1, B2);
   output O;
   input I1, B1, B2;

//Function Block
`protect
   or g1(O, I1, i2, i3);
   not g2(i2, B1),
       g3(i3, B2);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (6.24:6.24:6.24, 8.99:8.99:8.99);
      (B1 *> O) = (9.91:9.91:9.91, 8.34:8.34:8.34);
      (B2 *> O) = (11.34:11.34:11.34, 10.31:10.31:10.31);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OR3B2HHD(O, I1, B1, B2);
   output O;
   input I1, B1, B2;

//Function Block
`protect
   or g1(O, I1, i2, i3);
   not g2(i2, B1),
       g3(i3, B2);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (5.49:5.49:5.49, 7.83:7.83:7.83);
      (B1 *> O) = (8.93:8.93:8.93, 7.24:7.24:7.24);
      (B2 *> O) = (10.20:10.20:10.20, 9.27:9.27:9.27);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OR3B2KHD(O, I1, B1, B2);
   output O;
   input I1, B1, B2;

//Function Block
`protect
   or g1(O, I1, i2, i3);
   not g2(i2, B1),
       g3(i3, B2);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (6.63:6.63:6.63, 9.85:9.85:9.85);
      (B1 *> O) = (10.12:10.12:10.12, 9.29:9.29:9.29);
      (B2 *> O) = (11.38:11.38:11.38, 11.34:11.34:11.34);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OR3CHD(O, I1, I2, I3);
   output O;
   input I1, I2, I3;

//Function Block
`protect
   or g1(O, I1, I2, I3);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (6.10:6.10:6.10, 8.38:8.38:8.38);
      (I2 *> O) = (5.71:5.71:5.71, 7.78:7.78:7.78);
      (I3 *> O) = (4.98:4.98:4.98, 6.19:6.19:6.19);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OR3EHD(O, I1, I2, I3);
   output O;
   input I1, I2, I3;

//Function Block
`protect
   or g1(O, I1, I2, I3);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (6.09:6.09:6.09, 8.53:8.53:8.53);
      (I2 *> O) = (5.67:5.67:5.67, 7.94:7.94:7.94);
      (I3 *> O) = (4.91:4.91:4.91, 6.37:6.37:6.37);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module OR3HHD(O, I1, I2, I3);
   output O;
   input I1, I2, I3;

//Function Block
`protect
   or g1(O, I1, I2, I3);

//Specify Block
   specify

      //  Module Path Delay
      (I1 *> O) = (5.45:5.45:5.45, 7.54:7.54:7.54);
      (I2 *> O) = (5.03:5.03:5.03, 6.92:6.92:6.92);
      (I3 *> O) = (4.25:4.25:4.25, 5.35:5.35:5.35);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDBAHEHD(Q, D, GB);
   reg flag; // Notifier flag
   output Q;
   input D, GB;
   supply1 vcc;

   wire d_GB, d_D;

//Function Block
`protect
   buf g3(Q, qt);
   dlhrb_udp g2(qt,  d_D,  ck,  vcc,  flag );
   not g1(ck,  d_GB );

//Specify Block
   specify

      //  Module Path Delay
      (negedge GB *> (Q :1'bx)) = (10.29:10.29:10.29, 10.95:10.95:10.95);
      (D *> Q) = (6.27:6.27:6.27, 7.01:7.01:7.01);

      //  Setup and Hold Time
      specparam setup_D_GB = 24.18;
      specparam hold_D_GB = 10.91;
      $setuphold(posedge GB, posedge D, 4.61:4.61:4.61, -2.48:-2.48:-2.48, flag,,,d_GB, d_D);
      $setuphold(posedge GB, negedge D, 4.85:4.85:4.85, -1.99:-1.99:-1.99, flag,,,d_GB, d_D);

      //  Minimum Pulse Width
      specparam mpw_neg_GB = 36.91;
      $width(negedge GB, 12.78:12.78:12.78, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDBAHHHD(Q, D, GB);
   reg flag; // Notifier flag
   output Q;
   input D, GB;
   supply1 vcc;

   wire d_GB, d_D;

//Function Block
`protect
   buf g3(Q, qt);
   dlhrb_udp g2(qt,  d_D,  ck,  vcc,  flag );
   not g1(ck,  d_GB );

//Specify Block
   specify

      //  Module Path Delay
      (negedge GB *> (Q :1'bx)) = (9.88:9.88:9.88, 10.39:10.39:10.39);
      (D *> Q) = (5.98:5.98:5.98, 6.82:6.82:6.82);

      //  Setup and Hold Time
      specparam setup_D_GB = 24.18;
      specparam hold_D_GB = 10.91;
      $setuphold(posedge GB, posedge D, 4.61:4.61:4.61, -2.48:-2.48:-2.48, flag,,,d_GB, d_D);
      $setuphold(posedge GB, negedge D, 4.85:4.85:4.85, -2.23:-2.23:-2.23, flag,,,d_GB, d_D);

      //  Minimum Pulse Width
      specparam mpw_neg_GB = 36.91;
      $width(negedge GB, 12.53:12.53:12.53, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDFFCHD(Q, D, CK);
   reg flag; // Notifier flag
   output Q;
   input D, CK;
   supply1 vcc;

   wire d_CK, d_D;

//Function Block
`protect
   buf g2(Q, qt);
   dffrsb_udp g1(qt,  d_D,  d_CK,  vcc,  vcc,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (12.33:12.33:12.33, 12.89:12.89:12.89);

      //  Setup and Hold Time
      specparam setup_D_CK = 9.20;
      specparam hold_D_CK = 0.00;
      $setuphold(posedge CK, posedge D, 5.94:5.94:5.94, -2.09:-2.09:-2.09, flag,,,d_CK, d_D);
      $setuphold(posedge CK, negedge D, 6.92:6.92:6.92, -2.09:-2.09:-2.09, flag,,,d_CK, d_D);

      //  Minimum Pulse Width
      specparam mpw_pos_CK = 12.27;
      specparam mpw_neg_CK = 14.02;
      $width(posedge CK, 8.10:8.10:8.10, 0, flag);
      $width(negedge CK, 16.47:16.47:16.47, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDFFEHD(Q, D, CK);
   reg flag; // Notifier flag
   output Q;
   input D, CK;
   supply1 vcc;

   wire d_CK, d_D;

//Function Block
`protect
   buf g2(Q, qt);
   dffrsb_udp g1(qt,  d_D,  d_CK,  vcc,  vcc,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (11.97:11.97:11.97, 12.58:12.58:12.58);

      //  Setup and Hold Time
      specparam setup_D_CK = 5.70;
      specparam hold_D_CK = 0.00;
      $setuphold(posedge CK, posedge D, 5.94:5.94:5.94, -2.09:-2.09:-2.09, flag,,,d_CK, d_D);
      $setuphold(posedge CK, negedge D, 7.42:7.42:7.42, -2.33:-2.33:-2.33, flag,,,d_CK, d_D);

      //  Minimum Pulse Width
      specparam mpw_pos_CK = 11.13;
      specparam mpw_neg_CK = 11.24;
      $width(posedge CK, 8.10:8.10:8.10, 0, flag);
      $width(negedge CK, 15.98:15.98:15.98, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDFFHHD(Q, D, CK);
   reg flag; // Notifier flag
   output Q;
   input D, CK;
   supply1 vcc;

   wire d_CK, d_D;

//Function Block
`protect
   buf g2(Q, qt);
   dffrsb_udp g1(qt,  d_D,  d_CK,  vcc,  vcc,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (12.08:12.08:12.08, 12.01:12.01:12.01);

      //  Setup and Hold Time
      specparam setup_D_CK = 5.10;
      specparam hold_D_CK = 0.00;
      $setuphold(posedge CK, posedge D, 5.69:5.69:5.69, -2.09:-2.09:-2.09, flag,,,d_CK, d_D);
      $setuphold(posedge CK, negedge D, 7.42:7.42:7.42, -2.33:-2.33:-2.33, flag,,,d_CK, d_D);

      //  Minimum Pulse Width
      specparam mpw_pos_CK = 10.29;
      specparam mpw_neg_CK = 10.29;
      $width(posedge CK, 8.84:8.84:8.84, 0, flag);
      $width(negedge CK, 14.93:14.93:14.93, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDFFKHD(Q, D, CK);
   reg flag; // Notifier flag
   output Q;
   input D, CK;
   supply1 vcc;

   wire d_CK, d_D;

//Function Block
`protect
   buf g2(Q, qt);
   dffrsb_udp g1(qt,  d_D,  d_CK,  vcc,  vcc,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (12.16:12.16:12.16, 12.13:12.13:12.13);

      //  Setup and Hold Time
      specparam setup_D_CK = 5.10;
      specparam hold_D_CK = 0.00;
      $setuphold(posedge CK, posedge D, 5.94:5.94:5.94, -2.09:-2.09:-2.09, flag,,,d_CK, d_D);
      $setuphold(posedge CK, negedge D, 8.40:8.40:8.40, -3.07:-3.07:-3.07, flag,,,d_CK, d_D);

      //  Minimum Pulse Width
      specparam mpw_pos_CK = 10.29;
      specparam mpw_neg_CK = 10.29;
      $width(posedge CK, 9.02:9.02:9.02, 0, flag);
      $width(negedge CK, 12.78:12.78:12.78, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDFFRBCHD(Q, D, CK, RB);
   reg flag; // Notifier flag
   output Q;
   input D, CK, RB;
   supply1 vcc;

   wire d_CK, d_D;
   wire d_RB;

//Function Block
`protect
   buf g2(Q, qt);
   dffrsb_udp g1(qt,  d_D,  d_CK,  d_RB,  vcc,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (12.81:12.81:12.81, 12.78:12.78:12.78);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 4.98:4.98:4.98);

      //  Setup and Hold Time
      specparam setup_D_CK = 5.60;
      specparam hold_D_CK = 0.00;
      $setuphold(posedge CK &&& RB, posedge D, 5.69:5.69:5.69, -2.83:-2.83:-2.83, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, negedge D, 7.66:7.66:7.66, -2.83:-2.83:-2.83, flag,,,d_CK, d_D);

      //  Recovery Time
      specparam recovery_RB_CK = 4.80;
      specparam recovery_CK_RB = 7.50;
      $recrem(posedge RB, posedge CK &&& d_D, 0.00:0.00:0.00, 9.01:9.01:9.01, flag,,,d_RB,d_CK);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 3.80;
      specparam mpw_neg_CK = 10.60;
      specparam mpw_pos_CK = 9.71;
      $width(negedge RB, 10.07:10.07:10.07, 0, flag);
      $width(negedge CK, 16.84:16.84:16.84, 0, flag);
      $width(posedge CK, 8.10:8.10:8.10, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDFFRBEHD(Q, D, CK, RB);
   reg flag; // Notifier flag
   output Q;
   input D, CK, RB;
   supply1 vcc;

   wire d_CK, d_D;
   wire d_RB;

//Function Block
`protect
   buf g2(Q, qt);
   dffrsb_udp g1(qt,  d_D,  d_CK,  d_RB,  vcc,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (12.68:12.68:12.68, 12.33:12.33:12.33);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 5.18:5.18:5.18);

      //  Setup and Hold Time
      specparam setup_D_CK = 5.60;
      specparam hold_D_CK = 0.00;
      $setuphold(posedge CK &&& RB, posedge D, 5.45:5.45:5.45, -2.83:-2.83:-2.83, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, negedge D, 8.16:8.16:8.16, -3.32:-3.32:-3.32, flag,,,d_CK, d_D);

      //  Recovery Time
      specparam recovery_RB_CK = 4.80;
      specparam recovery_CK_RB = 7.50;
      $recrem(posedge RB, posedge CK &&& d_D, 0.00:0.00:0.00, 8.27:8.27:8.27, flag,,,d_RB,d_CK);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 3.80;
      specparam mpw_neg_CK = 10.60;
      specparam mpw_pos_CK = 9.71;
      $width(negedge RB, 10.07:10.07:10.07, 0, flag);
      $width(negedge CK, 15.98:15.98:15.98, 0, flag);
      $width(posedge CK, 8.59:8.59:8.59, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDFFRBHHD(Q, D, CK, RB);
   reg flag; // Notifier flag
   output Q;
   input D, CK, RB;
   supply1 vcc;

   wire d_CK, d_D;
   wire d_RB;

//Function Block
`protect
   buf g2(Q, qt);
   dffrsb_udp g1(qt,  d_D,  d_CK,  d_RB,  vcc,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (12.85:12.85:12.85, 12.15:12.15:12.15);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 4.47:4.47:4.47);

      //  Setup and Hold Time
      specparam setup_D_CK = 5.60;
      specparam hold_D_CK = 0.00;
      $setuphold(posedge CK &&& RB, posedge D, 5.45:5.45:5.45, -2.83:-2.83:-2.83, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, negedge D, 8.16:8.16:8.16, -3.32:-3.32:-3.32, flag,,,d_CK, d_D);

      //  Recovery Time
      specparam recovery_RB_CK = 4.80;
      specparam recovery_CK_RB = 7.50;
      $recrem(posedge RB, posedge CK &&& d_D, 0.00:0.00:0.00, 8.02:8.02:8.02, flag,,,d_RB,d_CK);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 3.80;
      specparam mpw_neg_CK = 10.60;
      specparam mpw_pos_CK = 9.71;
      $width(negedge RB, 8.10:8.10:8.10, 0, flag);
      $width(negedge CK, 15.98:15.98:15.98, 0, flag);
      $width(posedge CK, 9.02:9.02:9.02, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDFFRBKHD(Q, D, CK, RB);
   reg flag; // Notifier flag
   output Q;
   input D, CK, RB;
   supply1 vcc;

   wire d_CK, d_D;
   wire d_RB;

//Function Block
`protect
   buf g2(Q, qt);
   dffrsb_udp g1(qt,  d_D,  d_CK,  d_RB,  vcc,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (13.11:13.11:13.11, 12.03:12.03:12.03);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 5.84:5.84:5.84);

      //  Setup and Hold Time
      specparam setup_D_CK = 5.60;
      specparam hold_D_CK = 0.00;
      $setuphold(posedge CK &&& RB, posedge D, 5.94:5.94:5.94, -3.07:-3.07:-3.07, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, negedge D, 9.39:9.39:9.39, -4.55:-4.55:-4.55, flag,,,d_CK, d_D);

      //  Recovery Time
      specparam recovery_RB_CK = 4.80;
      specparam recovery_CK_RB = 7.50;
      $recrem(posedge RB, posedge CK &&& d_D, 0.00:0.00:0.00, 6.54:6.54:6.54, flag,,,d_RB,d_CK);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 3.80;
      specparam mpw_neg_CK = 10.60;
      specparam mpw_pos_CK = 9.71;
      $width(negedge RB, 10.07:10.07:10.07, 0, flag);
      $width(negedge CK, 14.01:14.01:14.01, 0, flag);
      $width(posedge CK, 10.07:10.07:10.07, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDFFRSBEHD(Q, D, CK, RB, SB);
   reg flag; // Notifier flag
   output Q;
   input D, CK, RB, SB;

   wire d_CK, d_D;
   wire d_RB, d_SB;

//Function Block
`protect
   buf g2(Q, qt);
   dffrsb_udp g1(qt,  d_D,  d_CK,  d_RB,  d_SB,  flag );

//Append pseudo gate for timing violation checking
and (_SB_and_RB_, d_SB, d_RB);
or (_SB_or_RB_, d_SB, d_RB);

//Timing violation checking statement
always @(negedge _SB_or_RB_) if(_SB_or_RB_ === 0)
  $display($time, " ****Warning! Set and Reset of %m are low simultaneously");

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (15.92:15.92:15.92, 16.48:16.48:16.48);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 7.36:7.36:7.36);
      (negedge SB *> (Q :1'bx)) = (18.56:18.56:18.56, 0.00:0.00:0.00);

      //  Setup and Hold Time
      specparam setup_D_CK = 5.90;
      specparam hold_D_CK = 0.00;
      $setuphold(posedge CK &&& _SB_and_RB_, posedge D, 9.64:9.64:9.64, -1.35:-1.35:-1.35, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& _SB_and_RB_, negedge D, 10.87:10.87:10.87, -1.59:-1.59:-1.59, flag,,,d_CK, d_D);

      //  Recovery Time
      specparam recovery_RB_CK = 5.90;
      specparam recovery_SB_CK = 9.50;
      specparam recovery_CK_RB = 8.80;
      specparam recovery_CK_SB = 1.26;
      $recrem(posedge RB, posedge CK &&& d_D, 0.00:0.00:0.00, 7.53:7.53:7.53, flag,,,d_RB,d_CK);
      $recrem(posedge SB, posedge CK &&& ~d_D, 2.49:2.49:2.49, 0.13:0.13:0.13, flag,,,d_SB,d_CK);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 7.17;
      specparam mpw_neg_SB = 20.89;
      specparam mpw_neg_CK = 11.42;
      specparam mpw_pos_CK = 10.53;
      $width(negedge RB, 14.50:14.50:14.50, 0, flag);
      $width(negedge SB, 20.84:20.84:20.84, 0, flag);
      $width(negedge CK, 18.44:18.44:18.44, 0, flag);
      $width(posedge CK, 12.04:12.04:12.04, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDFFRSBHHD(Q, D, CK, RB, SB);
   reg flag; // Notifier flag
   output Q;
   input D, CK, RB, SB;

   wire d_CK, d_D;
   wire d_RB, d_SB;

//Function Block
`protect
   buf g2(Q, qt);
   dffrsb_udp g1(qt,  d_D,  d_CK,  d_RB,  d_SB,  flag );

//Append pseudo gate for timing violation checking
and (_SB_and_RB_, d_SB, d_RB);
or (_SB_or_RB_, d_SB, d_RB);

//Timing violation checking statement
always @(negedge _SB_or_RB_) if(_SB_or_RB_ === 0)
  $display($time, " ****Warning! Set and Reset of %m are low simultaneously");

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (15.23:15.23:15.23, 15.85:15.85:15.85);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 6.11:6.11:6.11);
      (negedge SB *> (Q :1'bx)) = (18.27:18.27:18.27, 0.00:0.00:0.00);

      //  Setup and Hold Time
      specparam setup_D_CK = 5.90;
      specparam hold_D_CK = 0.00;
      $setuphold(posedge CK &&& _SB_and_RB_, posedge D, 10.38:10.38:10.38, -1.35:-1.35:-1.35, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& _SB_and_RB_, negedge D, 10.62:10.62:10.62, -1.59:-1.59:-1.59, flag,,,d_CK, d_D);

      //  Recovery Time
      specparam recovery_RB_CK = 5.90;
      specparam recovery_SB_CK = 9.50;
      specparam recovery_CK_RB = 8.80;
      specparam recovery_CK_SB = 1.26;
      $recrem(posedge RB, posedge CK &&& d_D, 0.00:0.00:0.00, 6.79:6.79:6.79, flag,,,d_RB,d_CK);
      $recrem(posedge SB, posedge CK &&& ~d_D, 2.49:2.49:2.49, 0.13:0.13:0.13, flag,,,d_SB,d_CK);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 7.17;
      specparam mpw_neg_SB = 20.89;
      specparam mpw_neg_CK = 11.42;
      specparam mpw_pos_CK = 10.53;
      $width(negedge RB, 10.81:10.81:10.81, 0, flag);
      $width(negedge SB, 23.86:23.86:23.86, 0, flag);
      $width(negedge CK, 18.44:18.44:18.44, 0, flag);
      $width(posedge CK, 12.04:12.04:12.04, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDFFSBEHD(Q, D, CK, SB);
   reg flag; // Notifier flag
   output Q;
   input D, CK, SB;
   supply1 vcc;

   wire d_CK, d_D;
   wire d_SB;

//Function Block
`protect
   buf g2(Q, qt);
   dffrsb_udp g1(qt,  d_D,  d_CK,  vcc,  d_SB,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (13.36:13.36:13.36, 12.70:12.70:12.70);
      (negedge SB *> (Q :1'bx)) = (16.30:16.30:16.30, 0.00:0.00:0.00);

      //  Setup and Hold Time
      specparam setup_D_CK = 3.36;
      specparam hold_D_CK = 0.00;
      $setuphold(posedge CK &&& SB, posedge D, 8.40:8.40:8.40, -2.09:-2.09:-2.09, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& SB, negedge D, 7.66:7.66:7.66, -2.33:-2.33:-2.33, flag,,,d_CK, d_D);

      //  Recovery Time
      specparam recovery_SB_CK = 1.21;
      specparam recovery_CK_SB = 4.64;
      $recrem(posedge SB, posedge CK &&& ~d_D, 0.00:0.00:0.00, 2.60:2.60:2.60, flag,,,d_SB,d_CK);

      //  Minimum Pulse Width
      specparam mpw_neg_SB = 11.03;
      specparam mpw_neg_CK = 8.30;
      specparam mpw_pos_CK = 8.30;
      $width(negedge SB, 18.81:18.81:18.81, 0, flag);
      $width(negedge CK, 14.93:14.93:14.93, 0, flag);
      $width(posedge CK, 10.07:10.07:10.07, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDFFSBHHD(Q, D, CK, SB);
   reg flag; // Notifier flag
   output Q;
   input D, CK, SB;
   supply1 vcc;

   wire d_CK, d_D;
   wire d_SB;

//Function Block
`protect
   buf g2(Q, qt);
   dffrsb_udp g1(qt,  d_D,  d_CK,  vcc,  d_SB,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (13.20:13.20:13.20, 12.75:12.75:12.75);
      (negedge SB *> (Q :1'bx)) = (14.56:14.56:14.56, 0.00:0.00:0.00);

      //  Setup and Hold Time
      specparam setup_D_CK = 3.36;
      specparam hold_D_CK = 0.00;
      $setuphold(posedge CK &&& SB, posedge D, 7.17:7.17:7.17, -2.33:-2.33:-2.33, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& SB, negedge D, 7.42:7.42:7.42, -2.33:-2.33:-2.33, flag,,,d_CK, d_D);

      //  Recovery Time
      specparam recovery_SB_CK = 1.21;
      specparam recovery_CK_SB = 4.64;
      $recrem(posedge SB, posedge CK &&& ~d_D, 0.00:0.00:0.00, 3.09:3.09:3.09, flag,,,d_SB,d_CK);

      //  Minimum Pulse Width
      specparam mpw_neg_SB = 11.03;
      specparam mpw_neg_CK = 8.30;
      specparam mpw_pos_CK = 8.30;
      $width(negedge SB, 16.90:16.90:16.90, 0, flag);
      $width(negedge CK, 14.87:14.87:14.87, 0, flag);
      $width(posedge CK, 10.07:10.07:10.07, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDFZCHD(Q, D, TD, CK, SEL);
   reg flag; // Notifier flag
   output Q;
   input D, CK, TD, SEL;
   supply1 vcc;

   wire d_CK, d_D, d_TD, d_SEL;

//Function Block
`protect
   buf g3(Q, qt);
   dffrsb_udp g2(qt,  d1,  d_CK,  vcc,  vcc,  flag );
   mux2_udp g4(d1,  d_D,  d_TD,  d_SEL );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (12.23:12.23:12.23, 12.77:12.77:12.77);

      //  Setup and Hold Time
      specparam setup_D_CK = 9.30;
      specparam hold_D_CK = 0.00;
      specparam setup_TD_CK = 10.30;
      specparam hold_TD_CK = 0.00;
      specparam setup_SEL_CK = 8.60;
      specparam hold_SEL_CK = 0.00;
      $setuphold(posedge CK, posedge D &&& ~SEL, 8.40:8.40:8.40, -4.31:-4.31:-4.31, flag,,,d_CK, d_D);
      $setuphold(posedge CK, negedge D &&& ~SEL, 7.66:7.66:7.66, -2.83:-2.83:-2.83, flag,,,d_CK, d_D);
      $setuphold(posedge CK, posedge TD &&& SEL, 12.84:12.84:12.84, -7.76:-7.76:-7.76, flag,,,d_CK, d_TD);
      $setuphold(posedge CK, negedge TD &&& SEL, 26.16:26.16:26.16, -12.69:-12.69:-12.69, flag,,,d_CK, d_TD);
      $setuphold(posedge CK, posedge SEL, 25.66:25.66:25.66, -7.26:-7.26:-7.26, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK, negedge SEL, 12.84:12.84:12.84, -3.57:-3.57:-3.57, flag,,,d_CK, d_SEL);

      //  Minimum Pulse Width
      specparam mpw_pos_CK = 15.64;
      specparam mpw_neg_CK = 17.40;
      $width(posedge CK, 8.10:8.10:8.10, 0, flag);
      $width(negedge CK, 19.92:19.92:19.92, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDFZEHD(Q, D, TD, CK, SEL);
   reg flag; // Notifier flag
   output Q;
   input D, CK, TD, SEL;
   supply1 vcc;

   wire d_CK, d_D, d_TD, d_SEL;

//Function Block
`protect
   buf g3(Q, qt);
   dffrsb_udp g2(qt,  d1,  d_CK,  vcc,  vcc,  flag );
   mux2_udp g4(d1,  d_D,  d_TD,  d_SEL );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (11.90:11.90:11.90, 12.51:12.51:12.51);

      //  Setup and Hold Time
      specparam setup_D_CK = 9.10;
      specparam hold_D_CK = 0.00;
      specparam setup_TD_CK = 10.20;
      specparam hold_TD_CK = 0.00;
      specparam setup_SEL_CK = 8.60;
      specparam hold_SEL_CK = 0.00;
      $setuphold(posedge CK, posedge D &&& ~SEL, 8.16:8.16:8.16, -4.31:-4.31:-4.31, flag,,,d_CK, d_D);
      $setuphold(posedge CK, negedge D &&& ~SEL, 8.16:8.16:8.16, -3.32:-3.32:-3.32, flag,,,d_CK, d_D);
      $setuphold(posedge CK, posedge TD &&& SEL, 12.60:12.60:12.60, -7.76:-7.76:-7.76, flag,,,d_CK, d_TD);
      $setuphold(posedge CK, negedge TD &&& SEL, 26.65:26.65:26.65, -11.34:-11.34:-11.34, flag,,,d_CK, d_TD);
      $setuphold(posedge CK, posedge SEL, 26.16:26.16:26.16, -7.26:-7.26:-7.26, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK, negedge SEL, 12.60:12.60:12.60, -3.57:-3.57:-3.57, flag,,,d_CK, d_SEL);

      //  Minimum Pulse Width
      specparam mpw_pos_CK = 15.74;
      specparam mpw_neg_CK = 17.34;
      $width(posedge CK, 8.10:8.10:8.10, 0, flag);
      $width(negedge CK, 18.44:18.44:18.44, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDFZHHD(Q, D, TD, CK, SEL);
   reg flag; // Notifier flag
   output Q;
   input D, CK, TD, SEL;
   supply1 vcc;

   wire d_CK, d_D, d_TD, d_SEL;

//Function Block
`protect
   buf g3(Q, qt);
   dffrsb_udp g2(qt,  d1,  d_CK,  vcc,  vcc,  flag );
   mux2_udp g4(d1,  d_D,  d_TD,  d_SEL );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (12.08:12.08:12.08, 12.01:12.01:12.01);

      //  Setup and Hold Time
      specparam setup_D_CK = 8.50;
      specparam hold_D_CK = 0.00;
      specparam setup_TD_CK = 9.50;
      specparam hold_TD_CK = 0.00;
      specparam setup_SEL_CK = 8.60;
      specparam hold_SEL_CK = 0.00;
      $setuphold(posedge CK, posedge D &&& ~SEL, 8.16:8.16:8.16, -4.31:-4.31:-4.31, flag,,,d_CK, d_D);
      $setuphold(posedge CK, negedge D &&& ~SEL, 8.16:8.16:8.16, -3.32:-3.32:-3.32, flag,,,d_CK, d_D);
      $setuphold(posedge CK, posedge TD &&& SEL, 12.35:12.35:12.35, -7.51:-7.51:-7.51, flag,,,d_CK, d_TD);
      $setuphold(posedge CK, negedge TD &&& SEL, 26.90:26.90:26.90, -11.12:-11.12:-11.12, flag,,,d_CK, d_TD);
      $setuphold(posedge CK, posedge SEL, 26.41:26.41:26.41, -7.02:-7.02:-7.02, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK, negedge SEL, 12.35:12.35:12.35, -3.57:-3.57:-3.57, flag,,,d_CK, d_SEL);

      //  Minimum Pulse Width
      specparam mpw_pos_CK = 14.96;
      specparam mpw_neg_CK = 16.26;
      $width(posedge CK, 8.84:8.84:8.84, 0, flag);
      $width(negedge CK, 18.44:18.44:18.44, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDFZKHD(Q, D, TD, CK, SEL);
   reg flag; // Notifier flag
   output Q;
   input D, CK, TD, SEL;
   supply1 vcc;

   wire d_CK, d_D, d_TD, d_SEL;

//Function Block
`protect
   buf g3(Q, qt);
   dffrsb_udp g2(qt,  d1,  d_CK,  vcc,  vcc,  flag );
   mux2_udp g4(d1,  d_D,  d_TD,  d_SEL );

//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (12.17:12.17:12.17, 12.13:12.13:12.13);

      //  Setup and Hold Time
      specparam setup_D_CK = 8.50;
      specparam hold_D_CK = 0.00;
      specparam setup_TD_CK = 9.50;
      specparam hold_TD_CK = 0.00;
      specparam setup_SEL_CK = 8.60;
      specparam hold_SEL_CK = 0.00;
      $setuphold(posedge CK, posedge D &&& ~SEL, 8.40:8.40:8.40, -4.06:-4.06:-4.06, flag,,,d_CK, d_D);
      $setuphold(posedge CK, negedge D &&& ~SEL, 9.14:9.14:9.14, -4.06:-4.06:-4.06, flag,,,d_CK, d_D);
      $setuphold(posedge CK, posedge TD &&& SEL, 12.72:12.72:12.72, -7.26:-7.26:-7.26, flag,,,d_CK, d_TD);
      $setuphold(posedge CK, negedge TD &&& SEL, 28.38:28.38:28.38, -11.45:-11.45:-11.45, flag,,,d_CK, d_TD);
      $setuphold(posedge CK, posedge SEL, 27.64:27.64:27.64, -6.52:-6.52:-6.52, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK, negedge SEL, 12.84:12.84:12.84, -4.31:-4.31:-4.31, flag,,,d_CK, d_SEL);

      //  Minimum Pulse Width
      specparam mpw_pos_CK = 14.96;
      specparam mpw_neg_CK = 16.26;
      $width(posedge CK, 9.02:9.02:9.02, 0, flag);
      $width(negedge CK, 15.98:15.98:15.98, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDFZRBCHD(Q, D, TD, CK, SEL, RB);
   reg flag; // Notifier flag
   output Q;
   input D, CK, TD, RB, SEL;
   supply1 vcc;
   reg D_flag;
   wire D_flag1;
   wire d_CK, d_D, d_SEL, d_TD;
   wire d_RB;

//Function Block
`protect
   buf b3 (SEL_, d_SEL );  //Avoid MIPD.

   buf g3(Q, qt);
   dffrsb_udp g2(qt,  d1,  d_CK,  d_RB,  vcc,  flag );
   mux2_udp g4(d1,  d_D,  d_TD,  SEL_ );

//Append pseudo gate for timing violation checking
   assign D_flag1 = D_flag;
   always @(SEL_ or d_D or d_TD)
     begin
       if (SEL_ === 1'b0) 
           D_flag = d_D;
       else
           D_flag = d_TD;
     end



//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (12.84:12.84:12.84, 12.79:12.79:12.79);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 4.99:4.99:4.99);

      //  Setup and Hold Time
      specparam setup_D_CK = 6.30;
      specparam hold_D_CK = 0.00;
      specparam setup_SEL_CK = 8.40;
      specparam hold_SEL_CK = 0.00;
      specparam setup_TD_CK = 8.40;
      specparam hold_TD_CK = 0.00;
      $setuphold(posedge CK &&& RB, posedge D &&& ~SEL, 7.91:7.91:7.91, -4.80:-4.80:-4.80, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, negedge D &&& ~SEL, 8.40:8.40:8.40, -3.32:-3.32:-3.32, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, posedge SEL, 28.38:28.38:28.38, -8.00:-8.00:-8.00, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& RB, negedge SEL, 12.35:12.35:12.35, -4.06:-4.06:-4.06, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& RB, posedge TD &&& SEL, 12.10:12.10:12.10, -8.50:-8.50:-8.50, flag,,,d_CK, d_TD);
      $setuphold(posedge CK &&& RB, negedge TD &&& SEL, 28.87:28.87:28.87, -10.89:-10.89:-10.89, flag,,,d_CK, d_TD);

      //  Recovery Time
      specparam recovery_RB_CK = 4.30;
      specparam recovery_CK_RB = 8.90;
      $recrem(posedge RB, posedge CK &&& D_flag1, 0.00:0.00:0.00, 8.76:8.76:8.76, flag,,,d_RB,d_CK);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 3.87;
      specparam mpw_neg_CK = 14.46;
      specparam mpw_pos_CK = 13.61;
      $width(negedge RB, 10.07:10.07:10.07, 0, flag);
      $width(negedge CK, 21.89:21.89:21.89, 0, flag);
      $width(posedge CK, 8.10:8.10:8.10, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDFZRBEHD(Q, D, TD, CK, SEL, RB);
   reg flag; // Notifier flag
   output Q;
   input D, CK, TD, RB, SEL;
   supply1 vcc;
   reg D_flag;
   wire D_flag1;
   wire d_CK, d_D, d_SEL, d_TD;
   wire d_RB;

//Function Block
`protect
   buf b3 (SEL_, d_SEL );  //Avoid MIPD.

   buf g3(Q, qt);
   dffrsb_udp g2(qt,  d1,  d_CK,  d_RB,  vcc,  flag );
   mux2_udp g4(d1,  d_D,  d_TD,  SEL_ );

//Append pseudo gate for timing violation checking
   assign D_flag1 = D_flag;
   always @(SEL_ or d_D or d_TD)
     begin
       if (SEL_ === 1'b0) 
           D_flag = d_D;
       else
           D_flag = d_TD;
     end



//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (12.52:12.52:12.52, 12.20:12.20:12.20);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 5.09:5.09:5.09);

      //  Setup and Hold Time
      specparam setup_D_CK = 6.30;
      specparam hold_D_CK = 0.00;
      specparam setup_SEL_CK = 8.40;
      specparam hold_SEL_CK = 0.00;
      specparam setup_TD_CK = 8.40;
      specparam hold_TD_CK = 0.00;
      $setuphold(posedge CK &&& RB, posedge D &&& ~SEL, 7.91:7.91:7.91, -4.80:-4.80:-4.80, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, negedge D &&& ~SEL, 8.90:8.90:8.90, -4.06:-4.06:-4.06, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, posedge SEL, 28.62:28.62:28.62, -8.00:-8.00:-8.00, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& RB, negedge SEL, 12.60:12.60:12.60, -4.55:-4.55:-4.55, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& RB, posedge TD &&& SEL, 12.35:12.35:12.35, -8.50:-8.50:-8.50, flag,,,d_CK, d_TD);
      $setuphold(posedge CK &&& RB, negedge TD &&& SEL, 29.36:29.36:29.36, -11.12:-11.12:-11.12, flag,,,d_CK, d_TD);

      //  Recovery Time
      specparam recovery_RB_CK = 4.30;
      specparam recovery_CK_RB = 8.90;
      $recrem(posedge RB, posedge CK &&& D_flag1, 0.00:0.00:0.00, 8.27:8.27:8.27, flag,,,d_RB,d_CK);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 3.87;
      specparam mpw_neg_CK = 14.46;
      specparam mpw_pos_CK = 13.61;
      $width(negedge RB, 10.07:10.07:10.07, 0, flag);
      $width(negedge CK, 19.92:19.92:19.92, 0, flag);
      $width(posedge CK, 8.59:8.59:8.59, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDFZRBHHD(Q, D, TD, CK, SEL, RB);
   reg flag; // Notifier flag
   output Q;
   input D, CK, TD, RB, SEL;
   supply1 vcc;
   reg D_flag;
   wire D_flag1;
   wire d_CK, d_D, d_SEL, d_TD;
   wire d_RB;

//Function Block
`protect
   buf b3 (SEL_, d_SEL );  //Avoid MIPD.

   buf g3(Q, qt);
   dffrsb_udp g2(qt,  d1,  d_CK,  d_RB,  vcc,  flag );
   mux2_udp g4(d1,  d_D,  d_TD,  SEL_ );

//Append pseudo gate for timing violation checking
   assign D_flag1 = D_flag;
   always @(SEL_ or d_D or d_TD)
     begin
       if (SEL_ === 1'b0) 
           D_flag = d_D;
       else
           D_flag = d_TD;
     end



//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (12.87:12.87:12.87, 12.18:12.18:12.18);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 4.50:4.50:4.50);

      //  Setup and Hold Time
      specparam setup_D_CK = 6.30;
      specparam hold_D_CK = 0.00;
      specparam setup_SEL_CK = 8.40;
      specparam hold_SEL_CK = 0.00;
      specparam setup_TD_CK = 8.40;
      specparam hold_TD_CK = 0.00;
      $setuphold(posedge CK &&& RB, posedge D &&& ~SEL, 7.66:7.66:7.66, -4.80:-4.80:-4.80, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, negedge D &&& ~SEL, 8.90:8.90:8.90, -4.06:-4.06:-4.06, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, posedge SEL, 28.87:28.87:28.87, -8.00:-8.00:-8.00, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& RB, negedge SEL, 12.35:12.35:12.35, -4.55:-4.55:-4.55, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& RB, posedge TD &&& SEL, 12.10:12.10:12.10, -8.50:-8.50:-8.50, flag,,,d_CK, d_TD);
      $setuphold(posedge CK &&& RB, negedge TD &&& SEL, 29.36:29.36:29.36, -10.89:-10.89:-10.89, flag,,,d_CK, d_TD);

      //  Recovery Time
      specparam recovery_RB_CK = 4.30;
      specparam recovery_CK_RB = 8.90;
      $recrem(posedge RB, posedge CK &&& D_flag1, 0.00:0.00:0.00, 8.02:8.02:8.02, flag,,,d_RB,d_CK);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 3.87;
      specparam mpw_neg_CK = 14.46;
      specparam mpw_pos_CK = 13.61;
      $width(negedge RB, 8.10:8.10:8.10, 0, flag);
      $width(negedge CK, 19.92:19.92:19.92, 0, flag);
      $width(posedge CK, 9.02:9.02:9.02, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDFZRBKHD(Q, D, TD, CK, SEL, RB);
   reg flag; // Notifier flag
   output Q;
   input D, CK, TD, RB, SEL;
   supply1 vcc;
   reg D_flag;
   wire D_flag1;
   wire d_CK, d_D, d_SEL, d_TD;
   wire d_RB;

//Function Block
`protect
   buf b3 (SEL_, d_SEL );  //Avoid MIPD.

   buf g3(Q, qt);
   dffrsb_udp g2(qt,  d1,  d_CK,  d_RB,  vcc,  flag );
   mux2_udp g4(d1,  d_D,  d_TD,  SEL_ );

//Append pseudo gate for timing violation checking
   assign D_flag1 = D_flag;
   always @(SEL_ or d_D or d_TD)
     begin
       if (SEL_ === 1'b0) 
           D_flag = d_D;
       else
           D_flag = d_TD;
     end



//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (13.22:13.22:13.22, 12.14:12.14:12.14);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 5.89:5.89:5.89);

      //  Setup and Hold Time
      specparam setup_D_CK = 6.30;
      specparam hold_D_CK = 0.00;
      specparam setup_SEL_CK = 8.40;
      specparam hold_SEL_CK = 0.00;
      specparam setup_TD_CK = 8.40;
      specparam hold_TD_CK = 0.00;
      $setuphold(posedge CK &&& RB, posedge D &&& ~SEL, 8.16:8.16:8.16, -4.80:-4.80:-4.80, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, negedge D &&& ~SEL, 10.13:10.13:10.13, -4.80:-4.80:-4.80, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& RB, posedge SEL, 29.86:29.86:29.86, -7.76:-7.76:-7.76, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& RB, negedge SEL, 12.84:12.84:12.84, -5.05:-5.05:-5.05, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& RB, posedge TD &&& SEL, 12.60:12.60:12.60, -8.50:-8.50:-8.50, flag,,,d_CK, d_TD);
      $setuphold(posedge CK &&& RB, negedge TD &&& SEL, 30.35:30.35:30.35, -11.34:-11.34:-11.34, flag,,,d_CK, d_TD);

      //  Recovery Time
      specparam recovery_RB_CK = 4.30;
      specparam recovery_CK_RB = 8.90;
      $recrem(posedge RB, posedge CK &&& D_flag1, 0.00:0.00:0.00, 6.54:6.54:6.54, flag,,,d_RB,d_CK);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 3.87;
      specparam mpw_neg_CK = 14.46;
      specparam mpw_pos_CK = 13.61;
      $width(negedge RB, 10.07:10.07:10.07, 0, flag);
      $width(negedge CK, 16.47:16.47:16.47, 0, flag);
      $width(posedge CK, 10.07:10.07:10.07, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDFZRSBEHD(Q, D, TD, CK, SEL, RB, SB);
   reg flag; // Notifier flag
   output Q;
   input D, TD, CK, RB, SB, SEL;
   reg D_flag;
   wire d_CK, d_D, d_SEL, d_TD, D_flag1;
   wire d_RB, d_SB;

//Function Block
`protect
   buf b3 (SEL_, d_SEL );  //Avoid MIPD.

   buf g2(Q, qt);
   dffrsb_udp g1(qt,  d1,  d_CK,  d_RB,  d_SB,  flag );
   mux2_udp g4(d1,  d_D,  d_TD,  SEL_ );

//Append pseudo gate for timing violation checking
and (_SB_and_RB_, d_SB, d_RB);
or (_SB_or_RB_, d_SB, d_RB);
assign D_flag1 = D_flag;
always @(SEL_ or d_D or d_TD)
  begin
    if (SEL_ === 1'b0)
        D_flag = d_D;
    else
        D_flag = d_TD;
  end

//Timing violation checking statement
always @(negedge _SB_or_RB_) if(_SB_or_RB_ === 0)
  $display($time, " ****Warning! Set and Reset of %m are low simultaneously");




//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (15.84:15.84:15.84, 16.37:16.37:16.37);
      (negedge SB *> (Q :1'bx)) = (18.62:18.62:18.62, 0.00:0.00:0.00);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 7.27:7.27:7.27);

      //  Setup and Hold Time
      specparam setup_D_CK = 9.00;
      specparam hold_D_CK = 0.00;
      specparam setup_SEL_CK = 8.50;
      specparam hold_SEL_CK = 0.00;
      specparam setup_TD_CK = 8.71;
      specparam hold_TD_CK = 0.00;
      $setuphold(posedge CK &&& _SB_and_RB_, posedge D &&& ~SEL, 12.10:12.10:12.10, -3.32:-3.32:-3.32, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& _SB_and_RB_, negedge D &&& ~SEL, 11.61:11.61:11.61, -2.09:-2.09:-2.09, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& _SB_and_RB_, posedge SEL, 30.60:30.60:30.60, -5.54:-5.54:-5.54, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& _SB_and_RB_, negedge SEL, 16.54:16.54:16.54, -2.83:-2.83:-2.83, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& _SB_and_RB_, posedge TD &&& SEL, 16.30:16.30:16.30, -6.03:-6.03:-6.03, flag,,,d_CK, d_TD);
      $setuphold(posedge CK &&& _SB_and_RB_, negedge TD &&& SEL, 31.58:31.58:31.58, -10.47:-10.47:-10.47, flag,,,d_CK, d_TD);

      //  Recovery Time
      specparam recovery_RB_CK = 5.90;
      specparam recovery_SB_CK = 10.35;
      specparam recovery_CK_RB = 8.80;
      specparam recovery_CK_SB = 1.29;
      $recrem(posedge RB, posedge CK &&& D_flag1, 0.00:0.00:0.00, 7.53:7.53:7.53, flag,,,d_RB,d_CK);
      $recrem(posedge SB, posedge CK &&& ~D_flag1, 2.73:2.73:2.73, 0.00:0.00:0.00, flag,,,d_SB,d_CK);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 7.17;
      specparam mpw_neg_SB = 20.89;
      specparam mpw_neg_CK = 15.11;
      specparam mpw_pos_CK = 13.02;
      $width(negedge RB, 14.01:14.01:14.01, 0, flag);
      $width(negedge SB, 21.89:21.89:21.89, 0, flag);
      $width(negedge CK, 22.82:22.82:22.82, 0, flag);
      $width(posedge CK, 12.04:12.04:12.04, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDFZRSBHHD(Q, D, TD, CK, SEL, RB, SB);
   reg flag; // Notifier flag
   output Q;
   input D, TD, CK, RB, SB, SEL;
   reg D_flag;
   wire d_CK, d_D, d_SEL, d_TD, D_flag1;
   wire d_RB, d_SB;

//Function Block
`protect
   buf b3 (SEL_, d_SEL );  //Avoid MIPD.

   buf g2(Q, qt);
   dffrsb_udp g1(qt,  d1,  d_CK,  d_RB,  d_SB,  flag );
   mux2_udp g4(d1,  d_D,  d_TD,  SEL_ );

//Append pseudo gate for timing violation checking
and (_SB_and_RB_, d_SB, d_RB);
or (_SB_or_RB_, d_SB, d_RB);
assign D_flag1 = D_flag;
always @(SEL_ or d_D or d_TD)
  begin
    if (SEL_ === 1'b0)
        D_flag = d_D;
    else
        D_flag = d_TD;
  end

//Timing violation checking statement
always @(negedge _SB_or_RB_) if(_SB_or_RB_ === 0)
  $display($time, " ****Warning! Set and Reset of %m are low simultaneously");




//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (15.26:15.26:15.26, 15.88:15.88:15.88);
      (negedge SB *> (Q :1'bx)) = (18.33:18.33:18.33, 0.00:0.00:0.00);
      (negedge RB *> (Q :1'bx)) = (0.00:0.00:0.00, 6.17:6.17:6.17);

      //  Setup and Hold Time
      specparam setup_D_CK = 9.00;
      specparam hold_D_CK = 0.00;
      specparam setup_SEL_CK = 8.50;
      specparam hold_SEL_CK = 0.00;
      specparam setup_TD_CK = 8.71;
      specparam hold_TD_CK = 0.00;
      $setuphold(posedge CK &&& _SB_and_RB_, posedge D &&& ~SEL, 12.35:12.35:12.35, -3.07:-3.07:-3.07, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& _SB_and_RB_, negedge D &&& ~SEL, 11.36:11.36:11.36, -2.09:-2.09:-2.09, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& _SB_and_RB_, posedge SEL, 30.84:30.84:30.84, -4.80:-4.80:-4.80, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& _SB_and_RB_, negedge SEL, 16.79:16.79:16.79, -2.33:-2.33:-2.33, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& _SB_and_RB_, posedge TD &&& SEL, 16.79:16.79:16.79, -5.79:-5.79:-5.79, flag,,,d_CK, d_TD);
      $setuphold(posedge CK &&& _SB_and_RB_, negedge TD &&& SEL, 31.58:31.58:31.58, -10.22:-10.22:-10.22, flag,,,d_CK, d_TD);

      //  Recovery Time
      specparam recovery_RB_CK = 5.90;
      specparam recovery_SB_CK = 10.35;
      specparam recovery_CK_RB = 8.80;
      specparam recovery_CK_SB = 1.29;
      $recrem(posedge RB, posedge CK &&& D_flag1, 0.00:0.00:0.00, 6.79:6.79:6.79, flag,,,d_RB,d_CK);
      $recrem(posedge SB, posedge CK &&& ~D_flag1, 2.49:2.49:2.49, 0.13:0.13:0.13, flag,,,d_SB,d_CK);

      //  Minimum Pulse Width
      specparam mpw_neg_RB = 7.17;
      specparam mpw_neg_SB = 20.89;
      specparam mpw_neg_CK = 15.11;
      specparam mpw_pos_CK = 13.02;
      $width(negedge RB, 10.93:10.93:10.93, 0, flag);
      $width(negedge SB, 23.86:23.86:23.86, 0, flag);
      $width(negedge CK, 22.63:22.63:22.63, 0, flag);
      $width(posedge CK, 12.04:12.04:12.04, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDFZSBEHD(Q, D, TD, CK, SEL, SB);
   reg flag; // Notifier flag
   output Q;
   input D, CK, TD, SB, SEL;
   supply1 vcc;
   reg D_flag;
   wire d_CK, d_D, d_SEL, d_TD, D_flag1;
   wire d_SB;

//Function Block
`protect
   buf b3 (SEL_, d_SEL );  //Avoid MIPD.

   buf g3(Q, qt);
   dffrsb_udp g1(qt,  d1,  d_CK,  vcc,  d_SB,  flag );
   mux2_udp g4(d1,  d_D,  d_TD,  SEL_ );

//Append pseudo gate for timing violation checking
assign D_flag1 = D_flag;
always @(SEL_ or d_D or d_TD)
  begin
    if (SEL_ === 1'b0)
        D_flag = d_D;
    else
        D_flag = d_TD;
  end


//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (13.37:13.37:13.37, 12.71:12.71:12.71);
      (negedge SB *> (Q :1'bx)) = (16.38:16.38:16.38, 0.00:0.00:0.00);

      //  Setup and Hold Time
      specparam setup_D_CK = 6.90;
      specparam hold_D_CK = 0.00;
      specparam setup_SEL_CK = 9.50;
      specparam hold_SEL_CK = 0.00;
      specparam setup_TD_CK = 9.50;
      specparam hold_TD_CK = 0.00;
      $setuphold(posedge CK &&& SB, posedge D &&& ~SEL, 10.87:10.87:10.87, -4.31:-4.31:-4.31, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& SB, negedge D &&& ~SEL, 8.40:8.40:8.40, -2.83:-2.83:-2.83, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& SB, posedge SEL, 26.41:26.41:26.41, -7.26:-7.26:-7.26, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& SB, negedge SEL, 15.55:15.55:15.55, -3.57:-3.57:-3.57, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& SB, posedge TD &&& SEL, 15.68:15.68:15.68, -7.76:-7.76:-7.76, flag,,,d_CK, d_TD);
      $setuphold(posedge CK &&& SB, negedge TD &&& SEL, 26.65:26.65:26.65, -13.68:-13.68:-13.68, flag,,,d_CK, d_TD);

      //  Recovery Time
      specparam recovery_SB_CK = 1.50;
      specparam recovery_CK_SB = 4.00;
      $recrem(posedge SB, posedge CK &&& ~D_flag1, 0.00:0.00:0.00, 2.60:2.60:2.60, flag,,,d_SB,d_CK);

      //  Minimum Pulse Width
      specparam mpw_neg_SB = 10.98;
      specparam mpw_neg_CK = 15.84;
      specparam mpw_pos_CK = 15.14;
      $width(negedge SB, 19.92:19.92:19.92, 0, flag);
      $width(negedge CK, 18.69:18.69:18.69, 0, flag);
      $width(posedge CK, 10.07:10.07:10.07, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDFZSBHHD(Q, D, TD, CK, SEL, SB);
   reg flag; // Notifier flag
   output Q;
   input D, CK, TD, SB, SEL;
   supply1 vcc;
   reg D_flag;
   wire d_CK, d_D, d_SEL, d_TD, D_flag1;
   wire d_SB;

//Function Block
`protect
   buf b3 (SEL_, d_SEL );  //Avoid MIPD.

   buf g3(Q, qt);
   dffrsb_udp g1(qt,  d1,  d_CK,  vcc,  d_SB,  flag );
   mux2_udp g4(d1,  d_D,  d_TD,  SEL_ );

//Append pseudo gate for timing violation checking
assign D_flag1 = D_flag;
always @(SEL_ or d_D or d_TD)
  begin
    if (SEL_ === 1'b0)
        D_flag = d_D;
    else
        D_flag = d_TD;
  end


//Specify Block
   specify

      //  Module Path Delay
      (posedge CK *> (Q :1'bx)) = (13.18:13.18:13.18, 12.79:12.79:12.79);
      (negedge SB *> (Q :1'bx)) = (14.87:14.87:14.87, 0.00:0.00:0.00);

      //  Setup and Hold Time
      specparam setup_D_CK = 6.90;
      specparam hold_D_CK = 0.00;
      specparam setup_SEL_CK = 9.50;
      specparam hold_SEL_CK = 0.00;
      specparam setup_TD_CK = 9.50;
      specparam hold_TD_CK = 0.00;
      $setuphold(posedge CK &&& SB, posedge D &&& ~SEL, 10.13:10.13:10.13, -4.31:-4.31:-4.31, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& SB, negedge D &&& ~SEL, 8.40:8.40:8.40, -3.07:-3.07:-3.07, flag,,,d_CK, d_D);
      $setuphold(posedge CK &&& SB, posedge SEL, 26.41:26.41:26.41, -7.26:-7.26:-7.26, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& SB, negedge SEL, 14.82:14.82:14.82, -3.81:-3.81:-3.81, flag,,,d_CK, d_SEL);
      $setuphold(posedge CK &&& SB, posedge TD &&& SEL, 14.57:14.57:14.57, -8.00:-8.00:-8.00, flag,,,d_CK, d_TD);
      $setuphold(posedge CK &&& SB, negedge TD &&& SEL, 26.90:26.90:26.90, -13.68:-13.68:-13.68, flag,,,d_CK, d_TD);

      //  Recovery Time
      specparam recovery_SB_CK = 1.50;
      specparam recovery_CK_SB = 4.00;
      $recrem(posedge SB, posedge CK &&& ~D_flag1, 0.00:0.00:0.00, 2.85:2.85:2.85, flag,,,d_SB,d_CK);

      //  Minimum Pulse Width
      specparam mpw_neg_SB = 10.98;
      specparam mpw_neg_CK = 15.84;
      specparam mpw_pos_CK = 15.14;
      $width(negedge SB, 17.95:17.95:17.95, 0, flag);
      $width(negedge CK, 18.69:18.69:18.69, 0, flag);
      $width(posedge CK, 10.07:10.07:10.07, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDLAHCHD(Q, D, G);
   reg flag; // Notifier flag
   output Q;
   input D, G;
   supply1 vcc;

   wire d_G, d_D;

//Function Block
`protect
   buf g3(Q, qt);
   dlhrb_udp g2(qt,  d_D,  d_G,  vcc,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge G *> (Q :1'bx)) = (10.81:10.81:10.81, 10.24:10.24:10.24);
      (D *> Q) = (6.61:6.61:6.61, 7.39:7.39:7.39);

      //  Setup and Hold Time
      specparam setup_D_G = 23.58;
      specparam hold_D_G = 8.28;
      $setuphold(negedge G, posedge D, 2.63:2.63:2.63, 0.23:0.23:0.23, flag,,,d_G, d_D);
      $setuphold(negedge G, negedge D, 5.84:5.84:5.84, -2.48:-2.48:-2.48, flag,,,d_G, d_D);

      //  Minimum Pulse Width
      specparam mpw_pos_G = 35.53;
      $width(posedge G, 10.07:10.07:10.07, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDLAHEHD(Q, D, G);
   reg flag; // Notifier flag
   output Q;
   input D, G;
   supply1 vcc;

   wire d_G, d_D;

//Function Block
`protect
   buf g3(Q, qt);
   dlhrb_udp g2(qt,  d_D,  d_G,  vcc,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge G *> (Q :1'bx)) = (10.39:10.39:10.39, 9.62:9.62:9.62);
      (D *> Q) = (6.30:6.30:6.30, 6.98:6.98:6.98);

      //  Setup and Hold Time
      specparam setup_D_G = 23.58;
      specparam hold_D_G = 8.28;
      $setuphold(negedge G, posedge D, 1.89:1.89:1.89, 0.48:0.48:0.48, flag,,,d_G, d_D);
      $setuphold(negedge G, negedge D, 4.85:4.85:4.85, -1.70:-1.70:-1.70, flag,,,d_G, d_D);

      //  Minimum Pulse Width
      specparam mpw_pos_G = 35.53;
      $width(posedge G, 8.84:8.84:8.84, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDLAHHHD(Q, D, G);
   reg flag; // Notifier flag
   output Q;
   input D, G;
   supply1 vcc;

   wire d_G, d_D;

//Function Block
`protect
   buf g3(Q, qt);
   dlhrb_udp g2(qt,  d_D,  d_G,  vcc,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge G *> (Q :1'bx)) = (9.36:9.36:9.36, 9.09:9.09:9.09);
      (D *> Q) = (6.01:6.01:6.01, 6.80:6.80:6.80);

      //  Setup and Hold Time
      specparam setup_D_G = 23.58;
      specparam hold_D_G = 8.28;
      $setuphold(negedge G, posedge D, 1.65:1.65:1.65, 0.23:0.23:0.23, flag,,,d_G, d_D);
      $setuphold(negedge G, negedge D, 4.61:4.61:4.61, -1.48:-1.48:-1.48, flag,,,d_G, d_D);

      //  Minimum Pulse Width
      specparam mpw_pos_G = 35.53;
      $width(posedge G, 8.59:8.59:8.59, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDLAHRBCHD(Q, D, G, RB);
   reg flag; // Notifier flag
   output Q;
   input D, G, RB;

   wire d_G, d_D;
   wire d_RB;

//Function Block
`protect
   buf g3(Q, qt);
   dlhrb_udp g2(qt,  d_D,  d_G,  d_RB,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge G *> (Q :1'bx)) = (12.14:12.14:12.14, 11.55:11.55:11.55);
      (D *> Q) = (7.29:7.29:7.29, 8.47:8.47:8.47);
      (RB *> Q) = (7.56:7.56:7.56, 5.80:5.80:5.80);

      //  Setup and Hold Time
      specparam setup_D_G = 32.71;
      specparam hold_D_G = 7.82;
      $setuphold(negedge G &&& RB, posedge D, 3.00:3.00:3.00, -0.01:-0.01:-0.01, flag,,,d_G, d_D);
      $setuphold(negedge G &&& RB, negedge D, 6.58:6.58:6.58, -2.70:-2.70:-2.70, flag,,,d_G, d_D);

      //  Recovery Time
      specparam recovery_RB_G = 30.59;
      specparam recovery_G_RB = 18.14;
      $recrem(posedge RB, negedge G &&& d_D, 3.34:3.34:3.34, 0.00:0.00:0.00, flag,,,d_RB,d_G);

      //  Minimum Pulse Width
      specparam mpw_pos_G = 41.71;
      specparam mpw_neg_RB = 24.41;
      $width(posedge G, 10.56:10.56:10.56, 0, flag);
      $width(negedge RB, 10.81:10.81:10.81, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDLAHRBEHD(Q, D, G, RB);
   reg flag; // Notifier flag
   output Q;
   input D, G, RB;

   wire d_G, d_D;
   wire d_RB;

//Function Block
`protect
   buf g3(Q, qt);
   dlhrb_udp g2(qt,  d_D,  d_G,  d_RB,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge G *> (Q :1'bx)) = (11.65:11.65:11.65, 10.84:10.84:10.84);
      (D *> Q) = (7.36:7.36:7.36, 8.21:8.21:8.21);
      (RB *> Q) = (7.59:7.59:7.59, 6.11:6.11:6.11);

      //  Setup and Hold Time
      specparam setup_D_G = 32.71;
      specparam hold_D_G = 7.82;
      $setuphold(negedge G &&& RB, posedge D, 2.63:2.63:2.63, -0.26:-0.26:-0.26, flag,,,d_G, d_D);
      $setuphold(negedge G &&& RB, negedge D, 6.08:6.08:6.08, -2.37:-2.37:-2.37, flag,,,d_G, d_D);

      //  Recovery Time
      specparam recovery_RB_G = 30.59;
      specparam recovery_G_RB = 18.14;
      $recrem(posedge RB, negedge G &&& d_D, 2.85:2.85:2.85, 0.00:0.00:0.00, flag,,,d_RB,d_G);

      //  Minimum Pulse Width
      specparam mpw_pos_G = 41.71;
      specparam mpw_neg_RB = 24.41;
      $width(posedge G, 10.07:10.07:10.07, 0, flag);
      $width(negedge RB, 10.56:10.56:10.56, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDLAHRBHHD(Q, D, G, RB);
   reg flag; // Notifier flag
   output Q;
   input D, G, RB;

   wire d_G, d_D;
   wire d_RB;

//Function Block
`protect
   buf g3(Q, qt);
   dlhrb_udp g2(qt,  d_D,  d_G,  d_RB,  flag );

//Specify Block
   specify

      //  Module Path Delay
      (posedge G *> (Q :1'bx)) = (10.79:10.79:10.79, 10.40:10.40:10.40);
      (D *> Q) = (7.95:7.95:7.95, 8.61:8.61:8.61);
      (RB *> Q) = (8.12:8.12:8.12, 7.01:7.01:7.01);

      //  Setup and Hold Time
      specparam setup_D_G = 32.71;
      specparam hold_D_G = 7.82;
      $setuphold(negedge G &&& RB, posedge D, 3.37:3.37:3.37, -1.25:-1.25:-1.25, flag,,,d_G, d_D);
      $setuphold(negedge G &&& RB, negedge D, 6.33:6.33:6.33, -3.22:-3.22:-3.22, flag,,,d_G, d_D);

      //  Recovery Time
      specparam recovery_RB_G = 30.59;
      specparam recovery_G_RB = 18.14;
      $recrem(posedge RB, negedge G &&& d_D, 3.58:3.58:3.58, 0.00:0.00:0.00, flag,,,d_RB,d_G);

      //  Minimum Pulse Width
      specparam mpw_pos_G = 41.71;
      specparam mpw_neg_RB = 24.41;
      $width(posedge G, 10.07:10.07:10.07, 0, flag);
      $width(negedge RB, 12.04:12.04:12.04, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDLAHSEHD(Q, D, G, S);
   reg flag; // Notifier flag
   input D, G, S;
   output Q;

   wire d_G, d_D;
   wire d_S;

//Function Block
`protect
   dlhsb_udp g1(qt,  d_D,  d_G,  sb,  flag );
   buf g2(Q, qt);
   not g4(sb, d_S);

//Specify Block
   specify

      //  Module Path Delay
      (posedge G *> (Q :1'bx)) = (11.54:11.54:11.54, 11.03:11.03:11.03);
      (D *> Q) = (7.96:7.96:7.96, 9.59:9.59:9.59);
      (S *> Q) = (6.94:6.94:6.94, 10.26:10.26:10.26);

      //  Setup and Hold Time
      specparam setup_D_G = 29.59;
      specparam hold_D_G = 7.05;
      $setuphold(negedge G &&& (~S), posedge D, 3.13:3.13:3.13, -0.75:-0.75:-0.75, flag,,,d_G, d_D);
      $setuphold(negedge G &&& (~S), negedge D, 7.81:7.81:7.81, -2.81:-2.81:-2.81, flag,,,d_G, d_D);

      //  Recovery Time
      specparam recovery_S_G = 24.06;
      specparam recovery_G_S = 17.92;
      $recrem(negedge S, negedge G &&& ~d_D, 8.52:8.52:8.52, 0.00:0.00:0.00, flag,,,d_S,d_G);

      //  Minimum Pulse Width
      specparam mpw_pos_G = 40.15;
      specparam mpw_pos_S = 28.56;
      $width(posedge G, 10.56:10.56:10.56, 0, flag);
      $width(posedge S, 10.93:10.93:10.93, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module QDLAHSHHD(Q, D, G, S);
   reg flag; // Notifier flag
   input D, G, S;
   output Q;

   wire d_G, d_D;
   wire d_S;

//Function Block
`protect
   dlhsb_udp g1(qt,  d_D,  d_G,  sb,  flag );
   buf g2(Q, qt);
   not g4(sb, d_S);

//Specify Block
   specify

      //  Module Path Delay
      (posedge G *> (Q :1'bx)) = (10.75:10.75:10.75, 11.44:11.44:11.44);
      (D *> Q) = (8.18:8.18:8.18, 11.41:11.41:11.41);
      (S *> Q) = (8.33:8.33:8.33, 12.06:12.06:12.06);

      //  Setup and Hold Time
      specparam setup_D_G = 29.59;
      specparam hold_D_G = 7.05;
      $setuphold(negedge G &&& (~S), posedge D, 3.37:3.37:3.37, -1.25:-1.25:-1.25, flag,,,d_G, d_D);
      $setuphold(negedge G &&& (~S), negedge D, 9.04:9.04:9.04, -3.04:-3.04:-3.04, flag,,,d_G, d_D);

      //  Recovery Time
      specparam recovery_S_G = 24.06;
      specparam recovery_G_S = 17.92;
      $recrem(negedge S, negedge G &&& ~d_D, 9.75:9.75:9.75, 0.00:0.00:0.00, flag,,,d_S,d_G);

      //  Minimum Pulse Width
      specparam mpw_pos_G = 40.15;
      specparam mpw_pos_S = 28.56;
      $width(posedge G, 10.56:10.56:10.56, 0, flag);
      $width(posedge S, 12.04:12.04:12.04, 0, flag);
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module TIE0DHD(O);
  output O;
  supply0 gnd;

  //Function Block
`protect
  buf g1(O, gnd);

//Specify Block
   specify
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module TIE0HHD(O);
  output O;
  supply0 gnd;

  //Function Block
`protect
  buf g1(O, gnd);

//Specify Block
   specify
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module TIE0KHD(O);
  output O;
  supply0 gnd;

  //Function Block
`protect
  buf g1(O, gnd);

//Specify Block
   specify
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module TIE1DHD(O);
  output O;
  supply1 vcc;

  //Function Block
`protect
  buf g1(O, vcc);

//Specify Block
   specify
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module TIE1HHD(O);
  output O;
  supply1 vcc;

  //Function Block
`protect
  buf g1(O, vcc);

//Specify Block
   specify
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module TIE1KHD(O);
  output O;
  supply1 vcc;

  //Function Block
`protect
  buf g1(O, vcc);

//Specify Block
   specify
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module XNR2CHD(O, I1, I2);
   output O;
   input I1, I2;

//Function Block
`protect
   xnor g1(O, I1, I2);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (I1 == 0) (I2 *> O) = (8.25:8.25:8.25, 6.29:6.29:6.29);
      if (I1 == 1) (I2 *> O) = (5.87:5.87:5.87, 7.02:7.02:7.02);
      ifnone (I2 *> O) = (5.87:5.87:5.87, 7.02:7.02:7.02);
      if (I2 == 0) (I1 *> O) = (10.88:10.88:10.88, 9.76:9.76:9.76);
      if (I2 == 1) (I1 *> O) = (7.99:7.99:7.99, 8.74:8.74:8.74);
      ifnone (I1 *> O) = (7.99:7.99:7.99, 8.74:8.74:8.74);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module XNR2EHD(O, I1, I2);
   output O;
   input I1, I2;

//Function Block
`protect
   xnor g1(O, I1, I2);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (I1 == 0) (I2 *> O) = (8.10:8.10:8.10, 6.58:6.58:6.58);
      if (I1 == 1) (I2 *> O) = (5.98:5.98:5.98, 7.15:7.15:7.15);
      ifnone (I2 *> O) = (5.98:5.98:5.98, 7.15:7.15:7.15);
      if (I2 == 0) (I1 *> O) = (10.80:10.80:10.80, 9.99:9.99:9.99);
      if (I2 == 1) (I1 *> O) = (8.14:8.14:8.14, 9.31:9.31:9.31);
      ifnone (I1 *> O) = (8.14:8.14:8.14, 9.31:9.31:9.31);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module XNR2HHD(O, I1, I2);
   output O;
   input I1, I2;

//Function Block
`protect
   xnor g1(O, I1, I2);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (I1 == 0) (I2 *> O) = (7.39:7.39:7.39, 6.78:6.78:6.78);
      if (I1 == 1) (I2 *> O) = (6.32:6.32:6.32, 6.57:6.57:6.57);
      ifnone (I2 *> O) = (6.32:6.32:6.32, 6.57:6.57:6.57);
      if (I2 == 0) (I1 *> O) = (9.94:9.94:9.94, 9.09:9.09:9.09);
      if (I2 == 1) (I1 *> O) = (8.85:8.85:8.85, 9.75:9.75:9.75);
      ifnone (I1 *> O) = (8.85:8.85:8.85, 9.75:9.75:9.75);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module XNR2KHD(O, I1, I2);
   output O;
   input I1, I2;

//Function Block
`protect
   xnor g1(O, I1, I2);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (I1 == 0) (I2 *> O) = (7.91:7.91:7.91, 7.08:7.08:7.08);
      if (I1 == 1) (I2 *> O) = (6.65:6.65:6.65, 7.48:7.48:7.48);
      ifnone (I2 *> O) = (6.65:6.65:6.65, 7.48:7.48:7.48);
      if (I2 == 0) (I1 *> O) = (10.53:10.53:10.53, 10.14:10.14:10.14);
      if (I2 == 1) (I1 *> O) = (8.08:8.08:8.08, 9.36:9.36:9.36);
      ifnone (I1 *> O) = (8.08:8.08:8.08, 9.36:9.36:9.36);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module XNR3CHD(O, I1, I2, I3);
   output O;
   input I1, I2, I3;

//Function Block
`protect
   xnor g1(O, I1, I2, I3);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (I1 == 0 && I2 == 1) (I3 *> O) = (5.89:5.89:5.89, 6.01:6.01:6.01);
      if (I1 == 1 && I2 == 1) (I3 *> O) = (7.83:7.83:7.83, 5.75:5.75:5.75);
      if (I1 == 0 && I2 == 0) (I3 *> O) = (7.78:7.78:7.78, 5.81:5.81:5.81);
      if (I1 == 1 && I2 == 0) (I3 *> O) = (5.92:5.92:5.92, 5.95:5.95:5.95);
      ifnone (I3 *> O) = (5.92:5.92:5.92, 5.95:5.95:5.95);
      if (I1 == 0 && I3 == 0) (I2 *> O) = (12.12:12.12:12.12, 9.24:9.24:9.24);
      if (I1 == 1 && I3 == 0) (I2 *> O) = (9.67:9.67:9.67, 9.95:9.95:9.95);
      if (I1 == 0 && I3 == 1) (I2 *> O) = (9.68:9.68:9.68, 10.65:10.65:10.65);
      if (I1 == 1 && I3 == 1) (I2 *> O) = (12.10:12.10:12.10, 8.86:8.86:8.86);
      ifnone (I2 *> O) = (12.10:12.10:12.10, 8.86:8.86:8.86);
      if (I2 == 0 && I3 == 0) (I1 *> O) = (18.58:18.58:18.58, 14.10:14.10:14.10);
      if (I2 == 1 && I3 == 0) (I1 *> O) = (12.51:12.51:12.51, 12.73:12.73:12.73);
      if (I2 == 0 && I3 == 1) (I1 *> O) = (12.47:12.47:12.47, 12.69:12.69:12.69);
      if (I2 == 1 && I3 == 1) (I1 *> O) = (18.47:18.47:18.47, 14.22:14.22:14.22);
      ifnone (I1 *> O) = (18.47:18.47:18.47, 14.22:14.22:14.22);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module XNR3EHD(O, I1, I2, I3);
   output O;
   input I1, I2, I3;

//Function Block
`protect
   xnor g1(O, I1, I2, I3);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (I1 == 0 && I2 == 1) (I3 *> O) = (6.00:6.00:6.00, 5.94:5.94:5.94);
      if (I1 == 1 && I2 == 1) (I3 *> O) = (7.42:7.42:7.42, 5.85:5.85:5.85);
      if (I1 == 0 && I2 == 0) (I3 *> O) = (7.34:7.34:7.34, 5.91:5.91:5.91);
      if (I1 == 1 && I2 == 0) (I3 *> O) = (6.05:6.05:6.05, 5.90:5.90:5.90);
      ifnone (I3 *> O) = (6.05:6.05:6.05, 5.90:5.90:5.90);
      if (I1 == 0 && I3 == 0) (I2 *> O) = (11.19:11.19:11.19, 9.35:9.35:9.35);
      if (I1 == 1 && I3 == 0) (I2 *> O) = (9.69:9.69:9.69, 9.82:9.82:9.82);
      if (I1 == 0 && I3 == 1) (I2 *> O) = (9.55:9.55:9.55, 10.19:10.19:10.19);
      if (I1 == 1 && I3 == 1) (I2 *> O) = (11.26:11.26:11.26, 9.05:9.05:9.05);
      ifnone (I2 *> O) = (11.26:11.26:11.26, 9.05:9.05:9.05);
      if (I2 == 0 && I3 == 0) (I1 *> O) = (17.15:17.15:17.15, 14.30:14.30:14.30);
      if (I2 == 1 && I3 == 0) (I1 *> O) = (12.16:12.16:12.16, 12.56:12.56:12.56);
      if (I2 == 0 && I3 == 1) (I1 *> O) = (12.12:12.12:12.12, 12.54:12.54:12.54);
      if (I2 == 1 && I3 == 1) (I1 *> O) = (17.04:17.04:17.04, 14.39:14.39:14.39);
      ifnone (I1 *> O) = (17.04:17.04:17.04, 14.39:14.39:14.39);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module XNR4EHD(O, I1, I2, I3, I4);
   output O;
   input I1, I2, I3, I4;

//Function Block
`protect
   xnor g1(O, I1, I2, I3, I4);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (I1 == 0 && I2 == 0 && I3 == 0) (I4 *> O) = (14.81:14.81:14.81, 14.81:14.81:14.81);
      if (I1 == 0 && I2 == 1 && I3 == 0) (I4 *> O) = (15.18:15.18:15.18, 13.40:13.40:13.40);
      if (I1 == 1 && I2 == 0 && I3 == 1) (I4 *> O) = (14.16:14.16:14.16, 11.46:11.46:11.46);
      if (I1 == 1 && I2 == 1 && I3 == 1) (I4 *> O) = (13.01:13.01:13.01, 13.85:13.85:13.85);
      if (I1 == 0 && I2 == 0 && I3 == 1) (I4 *> O) = (12.92:12.92:12.92, 13.85:13.85:13.85);
      if (I1 == 1 && I2 == 0 && I3 == 0) (I4 *> O) = (15.17:15.17:15.17, 13.29:13.29:13.29);
      if (I1 == 0 && I2 == 1 && I3 == 1) (I4 *> O) = (14.16:14.16:14.16, 11.57:11.57:11.57);
      if (I1 == 1 && I2 == 1 && I3 == 0) (I4 *> O) = (14.90:14.90:14.90, 14.80:14.80:14.80);
      ifnone (I4 *> O) = (14.90:14.90:14.90, 14.80:14.80:14.80);
      if (I1 == 0 && I2 == 0 && I4 == 0) (I3 *> O) = (17.86:17.86:17.86, 16.15:16.15:16.15);
      if (I1 == 0 && I2 == 1 && I4 == 0) (I3 *> O) = (16.41:16.41:16.41, 16.47:16.47:16.47);
      if (I1 == 1 && I2 == 0 && I4 == 1) (I3 *> O) = (18.69:18.69:18.69, 13.64:13.64:13.64);
      if (I1 == 1 && I2 == 1 && I4 == 1) (I3 *> O) = (15.19:15.19:15.19, 18.33:18.33:18.33);
      if (I1 == 1 && I2 == 0 && I4 == 0) (I3 *> O) = (16.41:16.41:16.41, 16.36:16.36:16.36);
      if (I1 == 0 && I2 == 0 && I4 == 1) (I3 *> O) = (15.10:15.10:15.10, 18.34:18.34:18.34);
      if (I1 == 1 && I2 == 1 && I4 == 0) (I3 *> O) = (17.95:17.95:17.95, 16.15:16.15:16.15);
      if (I1 == 0 && I2 == 1 && I4 == 1) (I3 *> O) = (18.70:18.70:18.70, 13.75:13.75:13.75);
      ifnone (I3 *> O) = (18.70:18.70:18.70, 13.75:13.75:13.75);
      if (I1 == 1 && I3 == 0 && I4 == 0) (I2 *> O) = (12.96:12.96:12.96, 12.01:12.01:12.01);
      if (I1 == 0 && I3 == 0 && I4 == 1) (I2 *> O) = (16.90:16.90:16.90, 13.82:13.82:13.82);
      if (I1 == 1 && I3 == 1 && I4 == 0) (I2 *> O) = (15.64:15.64:15.64, 12.14:12.14:12.14);
      if (I1 == 0 && I3 == 1 && I4 == 1) (I2 *> O) = (14.15:14.15:14.15, 13.16:13.16:13.16);
      if (I1 == 0 && I3 == 0 && I4 == 0) (I2 *> O) = (14.15:14.15:14.15, 13.16:13.16:13.16);
      if (I1 == 0 && I3 == 1 && I4 == 0) (I2 *> O) = (16.90:16.90:16.90, 13.82:13.82:13.82);
      if (I1 == 1 && I3 == 0 && I4 == 1) (I2 *> O) = (15.64:15.64:15.64, 12.14:12.14:12.14);
      if (I1 == 1 && I3 == 1 && I4 == 1) (I2 *> O) = (12.96:12.96:12.96, 12.01:12.01:12.01);
      ifnone (I2 *> O) = (12.96:12.96:12.96, 12.01:12.01:12.01);
      if (I2 == 1 && I3 == 0 && I4 == 0) (I1 *> O) = (15.20:15.20:15.20, 16.34:16.34:16.34);
      if (I2 == 0 && I3 == 0 && I4 == 1) (I1 *> O) = (17.68:17.68:17.68, 16.94:16.94:16.94);
      if (I2 == 1 && I3 == 1 && I4 == 0) (I1 *> O) = (20.06:20.06:20.06, 14.44:14.44:14.44);
      if (I2 == 0 && I3 == 1 && I4 == 1) (I1 *> O) = (17.44:17.44:17.44, 13.94:13.94:13.94);
      if (I2 == 0 && I3 == 0 && I4 == 0) (I1 *> O) = (17.44:17.44:17.44, 13.93:13.93:13.93);
      if (I2 == 0 && I3 == 1 && I4 == 0) (I1 *> O) = (17.69:17.69:17.69, 16.94:16.94:16.94);
      if (I2 == 1 && I3 == 0 && I4 == 1) (I1 *> O) = (20.06:20.06:20.06, 14.43:14.43:14.43);
      if (I2 == 1 && I3 == 1 && I4 == 1) (I1 *> O) = (15.19:15.19:15.19, 16.34:16.34:16.34);
      ifnone (I1 *> O) = (15.19:15.19:15.19, 16.34:16.34:16.34);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module XOR2CHD(O, I1, I2);
   output O;
   input I1, I2;

//Function Block
`protect
   xor g1(O, I1, I2);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (I1 == 0) (I2 *> O) = (5.91:5.91:5.91, 6.86:6.86:6.86);
      if (I1 == 1) (I2 *> O) = (8.18:8.18:8.18, 6.76:6.76:6.76);
      ifnone (I2 *> O) = (8.18:8.18:8.18, 6.76:6.76:6.76);
      if (I2 == 0) (I1 *> O) = (7.98:7.98:7.98, 9.08:9.08:9.08);
      if (I2 == 1) (I1 *> O) = (10.93:10.93:10.93, 10.88:10.88:10.88);
      ifnone (I1 *> O) = (10.93:10.93:10.93, 10.88:10.88:10.88);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module XOR2EHD(O, I1, I2);
   output O;
   input I1, I2;

//Function Block
`protect
   xor g1(O, I1, I2);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (I1 == 0) (I2 *> O) = (5.78:5.78:5.78, 6.93:6.93:6.93);
      if (I1 == 1) (I2 *> O) = (8.04:8.04:8.04, 6.32:6.32:6.32);
      ifnone (I2 *> O) = (8.04:8.04:8.04, 6.32:6.32:6.32);
      if (I2 == 0) (I1 *> O) = (7.81:7.81:7.81, 8.47:8.47:8.47);
      if (I2 == 1) (I1 *> O) = (10.30:10.30:10.30, 9.59:9.59:9.59);
      ifnone (I1 *> O) = (10.30:10.30:10.30, 9.59:9.59:9.59);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module XOR2HHD(O, I1, I2);
   output O;
   input I1, I2;

//Function Block
`protect
   xor g1(O, I1, I2);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (I1 == 0) (I2 *> O) = (5.87:5.87:5.87, 6.26:6.26:6.26);
      if (I1 == 1) (I2 *> O) = (7.27:7.27:7.27, 6.11:6.11:6.11);
      ifnone (I2 *> O) = (7.27:7.27:7.27, 6.11:6.11:6.11);
      if (I2 == 0) (I1 *> O) = (7.10:7.10:7.10, 7.64:7.64:7.64);
      if (I2 == 1) (I1 *> O) = (9.01:9.01:9.01, 8.35:8.35:8.35);
      ifnone (I1 *> O) = (9.01:9.01:9.01, 8.35:8.35:8.35);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module XOR2KHD(O, I1, I2);
   output O;
   input I1, I2;

//Function Block
`protect
   xor g1(O, I1, I2);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (I1 == 0) (I2 *> O) = (7.25:7.25:7.25, 8.58:8.58:8.58);
      if (I1 == 1) (I2 *> O) = (8.65:8.65:8.65, 8.09:8.09:8.09);
      ifnone (I2 *> O) = (8.65:8.65:8.65, 8.09:8.09:8.09);
      if (I2 == 0) (I1 *> O) = (8.32:8.32:8.32, 9.90:9.90:9.90);
      if (I2 == 1) (I1 *> O) = (10.46:10.46:10.46, 10.45:10.45:10.45);
      ifnone (I1 *> O) = (10.46:10.46:10.46, 10.45:10.45:10.45);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module XOR3CHD(O, I1, I2, I3);
   output O;
   input I1, I2, I3;

//Function Block
`protect
   xor g1(O, I1, I2, I3);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (I1 == 0 && I2 == 1) (I3 *> O) = (7.64:7.64:7.64, 6.01:6.01:6.01);
      if (I1 == 1 && I2 == 1) (I3 *> O) = (5.83:5.83:5.83, 6.40:6.40:6.40);
      if (I1 == 0 && I2 == 0) (I3 *> O) = (5.77:5.77:5.77, 6.44:6.44:6.44);
      if (I1 == 1 && I2 == 0) (I3 *> O) = (7.70:7.70:7.70, 5.99:5.99:5.99);
      ifnone (I3 *> O) = (7.70:7.70:7.70, 5.99:5.99:5.99);
      if (I1 == 0 && I3 == 0) (I2 *> O) = (9.37:9.37:9.37, 11.07:11.07:11.07);
      if (I1 == 1 && I3 == 0) (I2 *> O) = (11.85:11.85:11.85, 9.06:9.06:9.06);
      if (I1 == 0 && I3 == 1) (I2 *> O) = (11.73:11.73:11.73, 9.36:9.36:9.36);
      if (I1 == 1 && I3 == 1) (I2 *> O) = (9.40:9.40:9.40, 10.80:10.80:10.80);
      ifnone (I2 *> O) = (9.40:9.40:9.40, 10.80:10.80:10.80);
      if (I2 == 0 && I3 == 0) (I1 *> O) = (12.35:12.35:12.35, 12.84:12.84:12.84);
      if (I2 == 1 && I3 == 0) (I1 *> O) = (18.04:18.04:18.04, 14.96:14.96:14.96);
      if (I2 == 0 && I3 == 1) (I1 *> O) = (18.05:18.05:18.05, 14.97:14.97:14.97);
      if (I2 == 1 && I3 == 1) (I1 *> O) = (12.32:12.32:12.32, 12.93:12.93:12.93);
      ifnone (I1 *> O) = (12.32:12.32:12.32, 12.93:12.93:12.93);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module XOR3EHD(O, I1, I2, I3);
   output O;
   input I1, I2, I3;

//Function Block
`protect
   xor g1(O, I1, I2, I3);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (I1 == 0 && I2 == 1) (I3 *> O) = (7.79:7.79:7.79, 6.03:6.03:6.03);
      if (I1 == 1 && I2 == 1) (I3 *> O) = (6.14:6.14:6.14, 6.16:6.16:6.16);
      if (I1 == 0 && I2 == 0) (I3 *> O) = (6.12:6.12:6.12, 6.22:6.22:6.22);
      if (I1 == 1 && I2 == 0) (I3 *> O) = (7.81:7.81:7.81, 5.99:5.99:5.99);
      ifnone (I3 *> O) = (7.81:7.81:7.81, 5.99:5.99:5.99);
      if (I1 == 0 && I3 == 0) (I2 *> O) = (9.91:9.91:9.91, 10.46:10.46:10.46);
      if (I1 == 1 && I3 == 0) (I2 *> O) = (11.60:11.60:11.60, 9.14:9.14:9.14);
      if (I1 == 0 && I3 == 1) (I2 *> O) = (11.65:11.65:11.65, 9.54:9.54:9.54);
      if (I1 == 1 && I3 == 1) (I2 *> O) = (9.75:9.75:9.75, 10.06:10.06:10.06);
      ifnone (I2 *> O) = (9.75:9.75:9.75, 10.06:10.06:10.06);
      if (I2 == 0 && I3 == 0) (I1 *> O) = (12.18:12.18:12.18, 12.71:12.71:12.71);
      if (I2 == 1 && I3 == 0) (I1 *> O) = (17.88:17.88:17.88, 14.31:14.31:14.31);
      if (I2 == 0 && I3 == 1) (I1 *> O) = (17.90:17.90:17.90, 14.32:14.32:14.32);
      if (I2 == 1 && I3 == 1) (I1 *> O) = (12.15:12.15:12.15, 12.78:12.78:12.78);
      ifnone (I1 *> O) = (12.15:12.15:12.15, 12.78:12.78:12.78);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine


//-- FTC standard cell revision 1.1 --//
`resetall
`timescale 10ps/1ps
`celldefine
module XOR4EHD(O, I1, I2, I3, I4);
   output O;
   input I1, I2, I3, I4;

//Function Block
`protect
   xor g1(O, I1, I2, I3, I4);

//Specify Block
   specify

      //  Module Path Delay (state dependent)
      if (I1 == 0 && I2 == 0 && I3 == 0) (I4 *> O) = (15.32:15.32:15.32, 13.87:13.87:13.87);
      if (I1 == 0 && I2 == 1 && I3 == 0) (I4 *> O) = (13.82:13.82:13.82, 16.62:16.62:16.62);
      if (I1 == 1 && I2 == 0 && I3 == 1) (I4 *> O) = (11.52:11.52:11.52, 17.58:17.58:17.58);
      if (I1 == 1 && I2 == 1 && I3 == 1) (I4 *> O) = (16.26:16.26:16.26, 11.60:11.60:11.60);
      if (I1 == 0 && I2 == 0 && I3 == 1) (I4 *> O) = (16.29:16.29:16.29, 11.60:11.60:11.60);
      if (I1 == 1 && I2 == 0 && I3 == 0) (I4 *> O) = (13.82:13.82:13.82, 16.68:16.68:16.68);
      if (I1 == 0 && I2 == 1 && I3 == 1) (I4 *> O) = (11.52:11.52:11.52, 17.51:17.51:17.51);
      if (I1 == 1 && I2 == 1 && I3 == 0) (I4 *> O) = (15.29:15.29:15.29, 13.87:13.87:13.87);
      ifnone (I4 *> O) = (15.29:15.29:15.29, 13.87:13.87:13.87);
      if (I1 == 0 && I2 == 0 && I4 == 0) (I3 *> O) = (18.70:18.70:18.70, 16.42:16.42:16.42);
      if (I1 == 0 && I2 == 1 && I4 == 0) (I3 *> O) = (16.35:16.35:16.35, 19.97:19.97:19.97);
      if (I1 == 1 && I2 == 0 && I4 == 1) (I3 *> O) = (13.48:13.48:13.48, 19.66:19.66:19.66);
      if (I1 == 1 && I2 == 1 && I4 == 1) (I3 *> O) = (18.20:18.20:18.20, 13.55:13.55:13.55);
      if (I1 == 1 && I2 == 0 && I4 == 0) (I3 *> O) = (16.35:16.35:16.35, 20.03:20.03:20.03);
      if (I1 == 0 && I2 == 0 && I4 == 1) (I3 *> O) = (18.22:18.22:18.22, 13.56:13.56:13.56);
      if (I1 == 1 && I2 == 1 && I4 == 0) (I3 *> O) = (18.68:18.68:18.68, 16.42:16.42:16.42);
      if (I1 == 0 && I2 == 1 && I4 == 1) (I3 *> O) = (13.48:13.48:13.48, 19.60:19.60:19.60);
      ifnone (I3 *> O) = (13.48:13.48:13.48, 19.60:19.60:19.60);
      if (I1 == 1 && I3 == 0 && I4 == 0) (I2 *> O) = (15.37:15.37:15.37, 12.84:12.84:12.84);
      if (I1 == 0 && I3 == 0 && I4 == 1) (I2 *> O) = (14.41:14.41:14.41, 13.34:13.34:13.34);
      if (I1 == 1 && I3 == 1 && I4 == 0) (I2 *> O) = (12.35:12.35:12.35, 14.57:14.57:14.57);
      if (I1 == 0 && I3 == 1 && I4 == 1) (I2 *> O) = (14.30:14.30:14.30, 15.04:15.04:15.04);
      if (I1 == 0 && I3 == 0 && I4 == 0) (I2 *> O) = (14.30:14.30:14.30, 15.04:15.04:15.04);
      if (I1 == 0 && I3 == 1 && I4 == 0) (I2 *> O) = (14.41:14.41:14.41, 13.34:13.34:13.34);
      if (I1 == 1 && I3 == 0 && I4 == 1) (I2 *> O) = (12.35:12.35:12.35, 14.57:14.57:14.57);
      if (I1 == 1 && I3 == 1 && I4 == 1) (I2 *> O) = (15.37:15.37:15.37, 12.84:12.84:12.84);
      ifnone (I2 *> O) = (15.37:15.37:15.37, 12.84:12.84:12.84);
      if (I2 == 1 && I3 == 0 && I4 == 0) (I1 *> O) = (17.21:17.21:17.21, 14.76:14.76:14.76);
      if (I2 == 0 && I3 == 0 && I4 == 1) (I1 *> O) = (17.19:17.19:17.19, 17.16:17.16:17.16);
      if (I2 == 1 && I3 == 1 && I4 == 0) (I1 *> O) = (14.23:14.23:14.23, 16.39:16.39:16.39);
      if (I2 == 0 && I3 == 1 && I4 == 1) (I1 *> O) = (17.89:17.89:17.89, 17.69:17.69:17.69);
      if (I2 == 0 && I3 == 0 && I4 == 0) (I1 *> O) = (17.88:17.88:17.88, 17.69:17.69:17.69);
      if (I2 == 0 && I3 == 1 && I4 == 0) (I1 *> O) = (17.19:17.19:17.19, 17.16:17.16:17.16);
      if (I2 == 1 && I3 == 0 && I4 == 1) (I1 *> O) = (14.23:14.23:14.23, 16.39:16.39:16.39);
      if (I2 == 1 && I3 == 1 && I4 == 1) (I1 *> O) = (17.21:17.21:17.21, 14.76:14.76:14.76);
      ifnone (I1 *> O) = (17.21:17.21:17.21, 14.76:14.76:14.76);

      //  Module Path Delay
   endspecify
`endprotect
endmodule
`endcelldefine



// END_OF_CELL

///////////////////////////////////////////////
// Cell Name : dffrsb_udp
// Cell Type : Primitive
// Revised on: 11/02 2001
// Version   : 1.5
///////////////////////////////////////////////

primitive   dffrsb_udp(q, d, ck, rb, sb, flag);
   output q;
   input d, ck, rb, sb, flag;
   reg q;


`protect
   table
//     D    CK    RB    SB  FLAG :    Qt :  Qt+1
       1  (01)     1     1     ? :     ? :     1;// clocked  data
       1  (01)     1     x     ? :     ? :     1;// pessimism

       1     ?     1     x     ? :     1 :     1;// pessimism
       0     x     1     x     ? :     1 :     x;// pessimism
       0     b     1     x     ? :     1 :     1;// pessimism
       x     ?     1     x     ? :     1 :     x;// pessimism
       x     ?     1     x     ? :     0 :     x;// pessimism
       x     ?     1     x     ? :     x :     x;// pessimism


       0  (01)     1     1     ? :     ? :     0;
       0  (01)     x     1     ? :     ? :     0;// pessimism

       1     x     x     1     ? :     0 :     x;// pessimism
       1     b     x     1     ? :     0 :     0;// pessimism
       0     ?     x     1     ? :     0 :     0;// pessimism
       x     ?     x     1     ? :     0 :     x;// pessimism
       x     ?     x     1     ? :     1 :     x;// pessimism
       x     ?     x     1     ? :     x :     x;// pessimism

       1  (x1)     1     ?     ? :     1 :     1;// reducing pessimism
       0  (x1)     ?     1     ? :     0 :     0;
       1  (0x)     1     ?     ? :     1 :     1;
       0  (0x)     ?     1     ? :     0 :     0;
       ?     ?     0     1     ? :     ? :     0;// asynchronous clear
       ?     ?     1     0     ? :     ? :     1;// asynchronous   set
       ?     ?     0     0     ? :     ? :     0;// preset override
       ?     ?     0     x     ? :     ? :     0;// pessimism
       ?  (?0)     1     1     ? :     ? :     -;// ignore falling clock

       // deal with clk "x"
       1  (1x)     1     ?     ? :     1 :     1;
       0  (1x)     ?     1     ? :     0 :     0;
       *     b     1     1     ? :     ? :     -;// ignore  data edges

       ?     b  (?1)     1     ? :     ? :     -;// ignore   the edges    on
       ?     b     1  (?1)     ? :     ? :     -;//   set   and clear
       0     x  (?1)     1     ? :     ? :     -;
       1     x     1  (?1)     ? :     ? :     -;
       ?     ?     ?     ?     * :     ? :     x;
   endtable
`endprotect
endprimitive
///////////////////////////////////////////////
// Cell Name : dffsb_pri
// Cell Type : Primitive
// Revised on: Fri May 6 17:03:26 1998
///////////////////////////////////////////////
module dffsb_pri (out,d,sb,clk);
 output out;
 input d,clk,sb;

`protect
  not  a1 (p1_s, d);
  pmos #1 p1 (n1_s, p1_s, clk);
  nand  a2 (n2_s, n1_s, sb);
  not  a3 (n1_d, n2_s);
  nmos n1 (n1_tmp, n1_d, clk);
  buf  (pull1, pull0)  b1 (n1_s, n1_tmp);
  nmos n2 (out, n2_s, clk);
`endprotect
endmodule
///////////////////////////////////////////////
// Cell Name : dlhrb_udp
// Cell Type : Primitive
// Version   : 1.1
// Date      : 10/02 2001
// Reason    :
//      1.1  : Initial.
///////////////////////////////////////////////

primitive   dlhrb_udp (q, d, ck, rb, flag);

   output q;
   reg q;
   input d, ck, rb, flag;

`protect
   table
//     D    CK    RB  FLAG :   Qtn : Qtn+1

       ?   (?0)    ?    ?  :    ?  :   -; // Latch state
       *    0      1    ?  :    ?  :   -; 

      (?0)  1      1    ?  :    ?  :   0; // Latch data
       0   (?1)    1    ?  :    ?  :   0;
       0    1     (?1)  ?  :    ?  :   0;

      (?1)  1      1    ?  :    ?  :   1; // Latch data
       1   (?1)    1    ?  :    ?  :   1;
       1    1     (?1)  ?  :    ?  :   1;

     (?1)   x      1    ?  :    1  :   1;
       1   (?x)    1    ?  :    1  :   1;
 
     (?0)   x      1    ?  :    0  :   0;
       0   (?x)    1    ?  :    0  :   0;

       ?    ?      0    ?  :    ?  :   0; // Asyn. reset

      (?0)  1      x    ?  :    ?  :   0;
       0  (?1)     x    ?  :    ?  :   0;
       0    1     (?x)  ?  :    ?  :   0;

      (?0)  ?      x    ?  :    0  :   0;
       0    *      x    ?  :    0  :   0;
       0    ?      *    ?  :    0  :   0;
       *    0      x    ?  :    0  :   0;
       ?    0     (?x)  ?  :    0  :   0;

       ?    0     (?1)  ?  :    ?  :   -;

       ?    ?      ?     * :    ? :    x; // Timing violation toggle
   endtable
`endprotect
endprimitive

///////////////////////////////////////////////
// Cell Name : dlhrsb_udp
// Cell Type : Primitive
// Version   : 1.1
// Date      : 10/02 2001
// Reason    :
//      1.1  : Initial.
///////////////////////////////////////////////

primitive dlhrsb_udp (q, d, ck, rb, sb, flag);
   output q;
   reg q;
   input d, ck, rb, sb, flag;

`protect
   table
//     D    CK    RB   SB   FLAG :   Qtn : Qtn+1

       ?   (?0)    1    1     ?  :    ?  :   -; //Latch state
       *    0      1    1     ?  :    ?  :   -;

      (?0)  1      1    1     ?  :    ?  :   0; //Latch data
       0   (?1)    1    1     ?  :    ?  :   0;
       0    1     (?1)  1     ?  :    ?  :   0;
       0    1      1  (?1)    ?  :    ?  :   0;

      (?1)  1      1    1     ?  :    ?  :   1; //Latch data
       1   (?1)    1    1     ?  :    ?  :   1;
       1    1     (?1)  1     ?  :    ?  :   1;
       1    1      1  (?1)    ?  :    ?  :   1;
 
     (?1)   x      1    1     ?  :    1  :   1;
       1   (?x)    1    1     ?  :    1  :   1;

     (?0)   x      1    1     ?  :    0  :   0;
       0   (?x)    1    1     ?  :    0  :   0;

       ?    ?      0    ?     ?  :    ?  :   0; //Asyn. reset
       ?    ?      1    0     ?  :    ?  :   1; //Asyn. preset

      (?0)  1      x    1     ?  :    ?  :   0;
       0  (?1)     x    1     ?  :    ?  :   0;
       0    1     (?x)  1     ?  :    ?  :   0;
       0    1      x   (?1)   ?  :    ?  :   0;

      (?0)  ?      x    1     ?  :    0  :   0;
       0    *      x    1     ?  :    0  :   0;
       0    ?      *    1     ?  :    0  :   0;
       0    x      x   (?1)   ?  :    0  :   0;
       *    0      x    1     ?  :    0  :   0;

      (?1)  1      1    x     ?  :    ?  :   1;
       1  (?1)     1    x     ?  :    ?  :   1;
       1    1      1   (?x)   ?  :    ?  :   1;
       1    1     (?1)  x     ?  :    ?  :   1;

      (?1)  ?      1    x     ?  :    1  :   1;
       1    *      1    x     ?  :    1  :   1;
       1    ?      1    *     ?  :    1  :   1;
       1    x     (?1)  x     ?  :    1  :   1;
       *    0      1    x     ?  :    1  :   1;

       ?    0     (?1)  1     ?  :    ?  :   -;
       ?    0      1   (?1)   ?  :    ?  :   -;
       
       ?    ?      ?    ?     *  :    ?  :   x; //Timing violation toggle
   endtable
`endprotect
endprimitive
///////////////////////////////////////////////
// Cell Name : dlhsb_udp
// Cell Type : Primitive
// Version   : 1.1
// Date      : 10/02 2001
// Reason    :
//      1.1  : Initial.
///////////////////////////////////////////////

primitive   dlhsb_udp (q, d, ck, sb, flag);

   output q;
   reg q;
   input d, ck, sb, flag;
`protect
   table
//     D    CK    SB  FLAG :   Qtn : Qtn+1

       ?   (?0)    ?    ?  :    ?  :   -; // Latch state
       *    0      1    ?  :    ?  :   -; 

      (?0)  1      1    ?  :    ?  :   0; // Latch data
       0   (?1)    1    ?  :    ?  :   0;
       0    1     (?1)  ?  :    ?  :   0;

      (?1)  1      1    ?  :    ?  :   1; // Latch data
       1   (?1)    1    ?  :    ?  :   1;
       1    1     (?1)  ?  :    ?  :   1;

     (?1)   x      1    ?  :    1  :   1;
       1   (?x)    1    ?  :    1  :   1;

     (?0)   x      1    ?  :    0  :   0;
       0   (?x)    1    ?  :    0  :   0;

       ?    ?      0    ?  :    ?  :   1; // Asyn. preset
 
      (?1)  1      x    ?  :    ?  :   1;
       1  (?1)     x    ?  :    ?  :   1;
       1    1     (?x)  ?  :    ?  :   1;

      (?1)  ?      x    ?  :    1  :   1;
       1    *      x    ?  :    1  :   1;
       1    ?      *    ?  :    1  :   1;
       *    0      x    ?  :    1  :   1;
       ?    0     (?x)  ?  :    1  :   1;

       ?    0     (?1)  ?  :    ?  :   -;

       ?    ?      ?     * :    ? :    x; // Timing violation toggle

   endtable
`endprotect
endprimitive
///////////////////////////////////////////////
// Cell Name : jkffrsb_udp
// Cell Type : Primitive
// Version   : 1.3
// Date      : 11/02 2001
// Reason    :
//      1.3  : modify protection method.
//      1.2  : Deal with unknown ck.
//      1.1  : Initial.
///////////////////////////////////////////////

primitive   jkffrsb_udp (q, j, k, ck, rb, sb, flag);

// JK FLIP FLOP, WITH RB/SB /STANDARD DRIVE
   output q;
   reg q;
   input j,k,ck,rb,sb,flag;


`protect
   table
//     J     K    CK    RB    SB  FLAG :   Qtn : Qtn+1
       0     0     r     1     1     ? :     ? :     -;// Output retains the
                                                       // current state if both
                                                       // J and K are 0.
       0     1     r     ?     1     ? :     ? :     0;// Clocked J & K.
       1     0     r     1     ?     ? :     ? :     1;
       1     1     r     1     ?     ? :     0 :     1;// Clocked toggle.
       1     1     r     ?     1     ? :     1 :     0;

       1     x     r     1     1     ? :     0 :     1;// toggle previous one
       x     1     r     1     1     ? :     1 :     0;// toggle previous one
       ?     1     r     x     1     ? :     1 :     0;//pessimism
       1     ?     r     1     x     ? :     0 :     1;

       ?     0     r     1     ?     ? :     1 :     1;// conflict statements
       0     ?     r     ?     1     ? :     0 :     0;// conflict statement

       ?     ?     f     ?     ?     ? :     ? :     -;// Output state is
						       // insensitive to the
						       // falling edge of
						       // the clock.
       0     0  (x1)     1     1     ? :     ? :     -;// possible clocked JK
       0     ?  (x1)     ?     1     ? :     0 :     0;
       ?     0  (x1)     1     ?     ? :     1 :     1;

       0     0  (?x)     1     1     ? :     ? :     -;
       0     ?  (?x)     ?     1     ? :     0 :     0;
       ?     0  (?x)     1     ?     ? :     1 :     1;

       0     ?     ?     x     1     ? :     0 :     0;//pessimism
       ?     0     ?     1     x     ? :     1 :     1;//pessimism

       // deal with clk "x"
       *     ?     b     1     1     ? :     ? :     -;
       *     0     x     1     1     ? :     1 :     1;
       ?     *     b     1     1     ? :     ? :     -;
       0     *     x     1     1     ? :     0 :     0;
						       
       ?     ?     ?     0     ?     ? :     ? :     0;// Clear.
       ?     ?     ?     1     0     ? :     ? :     1;// Set.

       ?     ?  (?0)     1     1     ? :     ? :     -;// ignore falling clock.

       // deal with clk "x"
       ?     ?     b  (?1)     1     ? :     ? :     -;
       0     0     x  (?1)     1     ? :     ? :     -;
       0     ?     x  (?1)     1     ? :     0 :     0;
       ?     ?     b     1  (?1)     ? :     ? :     -;
       0     0     x     1  (?1)     ? :     ? :     -;
       ?     0     x     1  (?1)     ? :     1 :     1;

       ?     ?     ?     ?     ?     * :     ? :     x;
   endtable
`endprotect
endprimitive
///////////////////////////////////////////////
// Cell Name : mux2_udp
// Cell Type : Primitive
// Revised on: Wed Feb 26 17:03:31 1992
///////////////////////////////////////////////
primitive   mux2_udp (q, a, b, sl);
   output q;
   input a, b, sl;
   // FUNCTION : TWO TO ONE MULTIPLEXER
`protect
   table
   // A B SL : Q
      0 0 ?  : 0 ;
      1 1 ?  : 1 ;
      0 ? 0  : 0 ;
      1 ? 0  : 1 ;
      ? 0 1  : 0 ;
      ? 1 1  : 1 ;
   endtable
`endprotect
endprimitive


///////////////////////////////////////////////
// Cell Name : mux3_udp
// Cell Type : Primitive
// Revised on: Wed Feb 26 17:03:31 1992
///////////////////////////////////////////////
primitive   mux3_udp (Y, D0, D1, D2, S0, S1);
   input D0, D1, D2, S0, S1;
   output Y;
   // FUNCTION : THREE TO ONE MULTIPLEXER WITH 2 SELECT CONTROLS
`protect
   table
   // D0 D1 D2 S0 S1 : Y
       0  ?  ?  0  0 : 0 ;
       1  ?  ?  0  0 : 1 ;
       ?  0  ?  1  0 : 0 ;
       ?  1  ?  1  0 : 1 ;
       ?  ?  0  ?  1 : 0 ;
       ?  ?  1  ?  1 : 1 ;
       0  0  0  ?  ? : 0 ; //pessimism
       1  1  1  ?  ? : 1 ;
       0  0  ?  ?  0 : 0 ; //pessimism
       1  1  ?  ?  0 : 1 ; //pessimism
       0  ?  0  0  ? : 0 ;
       1  ?  1  0  ? : 1 ;
       ?  0  0  1  ? : 0 ;
       ?  1  1  1  ? : 1 ;
   endtable
`endprotect
endprimitive


///////////////////////////////////////////////
// Cell Name : mux4_udp
// Cell Type : Primitive
// Revised on: Wed Feb 26 17:03:35 1992
///////////////////////////////////////////////
primitive   mux4_udp (y, d0, d1, d2, d3, s0, s1);
   input d0, d1, d2, d3, s0, s1;
   output y;
   // FUNCTION : FOUR TO ONE MULTIPLEXER WITH 2 SELECT CONTROLS
`protect
   table
   // D0 D1 D2 D3 S0 S1 : Y
      0   ?  ?  ?  0  0 : 0 ;
      1   ?  ?  ?  0  0 : 1 ;
      ?   0  ?  ?  1  0 : 0 ;
      ?   1  ?  ?  1  0 : 1 ;
      ?   ?  0  ?  0  1 : 0 ;
      ?   ?  1  ?  0  1 : 1 ;
      ?   ?  ?  0  1  1 : 0 ;
      ?   ?  ?  1  1  1 : 1 ;
      0   0  0  0  ?  ? : 0 ;
      1   1  1  1  ?  ? : 1 ;
      0   0  ?  ?  ?  0 : 0 ;
      1   1  ?  ?  ?  0 : 1 ;
      ?   ?  0  0  ?  1 : 0 ;
      ?   ?  1  1  ?  1 : 1 ;
      0   ?  0  ?  0  ? : 0 ;
      1   ?  1  ?  0  ? : 1 ;
      ?   0  ?  0  1  ? : 0 ;
      ?   1  ?  1  1  ? : 1 ;
   endtable
`endprotect
endprimitive


///////////////////////////////////////////////
// Cell Name : pulldown_IO
// Cell Type : Primitive
// Version   : 1.3
// Revised on: 8/20 '02
///////////////////////////////////////////////
module  pulldown_IO (io, i, e);

  input i, e;
  inout io;

`protect
`ifdef ftc_gatelevel
  tri0 io;

  bufif1 (io, i, e);
`else

  `ifdef ftc_verify
     parameter THZ   = 4;
  `else
     parameter THZ   = 400000;
  `endif

   supply1 vcc;
   reg  io_e, pre;
   wire e_tmp, io_i, ne;
   wire io_i_tmp;

   event EventTHZ;

// Function

   buf    g1 (e_tmp, e);
   bufif1 g2 (io_i, i, e_tmp);
   not    g3 (ne,   e_tmp);
   rnmos  g4 (io_i_tmp, io_e, ne);  //-- pull level
   rnmos  g5 (io_i, io_i_tmp, vcc);  //-- added for down scale to weak level   
   nmos   g6 (io,   io_i, vcc);

   always @(e_tmp)
   begin
     if (e_tmp == 1'b1)
     begin
       disable BlockTHZ;
     end
     else if (e_tmp == 1'b0)
     begin
       if (io == 1'b0)
         io_e <= 1'b0;
       else
       begin
         io_e <= 1'bz;
       end
     end
   end

   always @(io)
   begin
     if (e_tmp ==1'b0)
     begin
       if (io===1'b0)
       begin
         disable BlockTHZ;
         io_e = 1'b0;
       end
       else if (io===1'b1)
       begin
         disable BlockTHZ;
         io_e = 1'bz;
       end
       else if (io===1'bz)
       begin
         disable BlockTHZ;
         io_e = 1'bz;
         #0 ->EventTHZ;
       end
     end
   end

   always @(EventTHZ)
   begin:BlockTHZ
     io_e = #THZ 1'b0;
   end
`endif
`endprotect
endmodule
///////////////////////////////////////////////
// Cell Name : pullup_down_IO
// Cell Type : Primitive
// Version   : 1.4
// Revised on: 3/19 '03
///////////////////////////////////////////////
module  pullup2_down_IO (io, i, e, pu1, pu2, pd);

   input i, e, pu1, pu2, pd;
   inout io;
   wire io1_tmp;
   
`protect

`ifdef ftc_gatelevel

`else

`ifdef ftc_verify
   parameter THZ   = 4;
`else
   parameter THZ   = 399999.9;
`endif

   supply1 vcc;
   reg  io_e;
   wire io_i, ne;
   wire e_tmp, pu1_tmp, pu2_tmp, pd_tmp;
   wire io_i_pull, io_i_weak, io_i_med;
   wire str_ctl, io_i_tmp;

   reg io_pre, ioe_ok;

   event Event_PU,
         Event_PD,
         Event_DisableAll;

   buf  g1 (pu1_tmp, pu1);
   buf  g2 (pu2_tmp, pu2);
   buf  g3 (pd_tmp, pd);
   buf  g4 (e_tmp, e);

   bufif1 g5 (io_i, i, e_tmp);
   not    g6 (ne, e_tmp);
   rnmos  g7 (io_i_pull, io_e, ne);  //-- pull level
   rnmos  g8 (io_i_weak, io_i_pull, vcc);  //-- weak level
   rnmos  g9 (io_i_med, io_i_weak, vcc);  //-- medium level
   nmos   ga (io_i, io_i_tmp, vcc);     
   nmos #0.1 gb (io,   io_i, vcc);

   // assign str_ctl = (!pd_tmp) & (!pu1_tmp) & pu2_tmp;
   not 	  ga1 (pd_tmp_bar, pd_tmp);
   not    ga2(pu1_tmp_bar, pu1_tmp);
   and    ga3 (str_ctl, pd_tmp_bar, pu1_tmp_bar, pu2_tmp);
   not    ga4 (str_ctl_bar, str_ctl);
   // assign io_i_tmp = (str_ctl)? io_i_med : io_i_pull;
   nmos   ga5 (io_i_tmp, io_i_pull, str_ctl_bar);     
   nmos   ga6 (io_i_tmp, io_i_med, str_ctl);        
   // assign pu_tmp = pu1_tmp & pu2_tmp;
   or     ga7 (pu_tmp, pu1_tmp, pu2_tmp);
      
   always @(e_tmp or pu_tmp or pd_tmp)
   begin
     ->Event_DisableAll;
     if (e_tmp == 1'b0)
     begin
       case ({pu_tmp,pd_tmp})
         2'b10 :
         begin
           if (io == 1'b1)
             io_e <= 1'b1;
           else
           begin
             if (io_e !== 1'bz)
               io_e <= 1'bz;
             else
             begin
	       #0 ->Event_PU;
             end 
           end
         end
         2'b01 :
         begin
           if (io == 1'b0)
             io_e <= 1'b0;
           else
           begin
             if (io_e !== 1'bz)
             io_e <= 1'bz;
             else
             begin
               #0 ->Event_PD;
             end
           end
         end
         2'b00,
         2'b11 :
         begin
           io_e <= 1'bz; 
         end
         default : 
	 begin
	   io_e <= 1'bx; 	 
	 end
       endcase 
     end
   end

   always @(io)
   begin 
     if (e_tmp==1'b0)
     begin
       case ({pu_tmp,pd_tmp})
         2'b10 :
         begin
           if (io===1'b1)
           begin
             disable BlockPU;
             io_e = 1'b1;
           end
           else if (io===1'b0)
           begin
             disable BlockPU;
             io_e = 1'bz;
           end
           else if (io===1'bz)
           begin
             disable BlockPU;
             io_e = 1'bz;
             #0 ->Event_PU;
           end
         end
         2'b01 :
         begin
           if (io===1'b0)
           begin
             disable BlockPD;
             io_e = 1'b0;
           end
           else if (io===1'b1)
           begin
             disable BlockPD;
             io_e = 1'bz;
           end
           else if (io===1'bz)
           begin
             disable BlockPD;
             io_e = 1'bz;
             #0 ->Event_PD;
           end
         end
         2'b00,
         2'b11 :
         begin
           // do nothing;
         end
         default : 
         begin
	   io_e = 1'bx; 	 
         end
       endcase
     end
   end

   always @(Event_DisableAll)
   begin:BlockDisableAll
     disable BlockPU;
     disable BlockPD;
   end

   always @(Event_PU)
   begin:BlockPU
     io_e = #THZ 1'b1;
   end

   always @(Event_PD)
   begin:BlockPD
     io_e = #THZ 1'b0;
   end

`endif
`endprotect
endmodule
///////////////////////////////////////////////
// Cell Name : pullup_down_ene_IO
// Cell Type : Primitive
// Version   : 1.2
// Revised on: 3/19 '03
///////////////////////////////////////////////
module  pullup_down_ene_IO (io, i, e, ne, pu, pd);

   input i, e, ne, pu, pd;
   inout io;

`protect

`ifdef ftc_gatelevel

`else
  `ifdef ftc_verify
    parameter THZ   = 4;
  `else
    parameter THZ   = 399999.9;
  `endif
 
  supply1 vcc;
  reg  io_e;
  wire io_i;
  wire e_tmp,ne_tmp,pu_tmp,pd_tmp;
  wire io_i_tmp;
 
  event Event_PU,
        Event_PD,
        Event_DisableAll;
 
  buf  g1 (pu_tmp, pu);
  buf  g2 (pd_tmp, pd);
  buf  g3 (e_tmp, e);
  buf  g4 (ne_tmp, ne);
 
  bufif1 g5 (io_i, i, e_tmp);
  rnmos  g6 (io_i_tmp, io_e, ne_tmp);  //-- pull level
  rnmos  g7 (io_i, io_i_tmp, vcc);  //-- added for down scale to weak level   
  nmos #0.1 g8 (io,   io_i, vcc);
 
  always @(e_tmp or pu_tmp or pd_tmp)
  begin
    ->Event_DisableAll;
    if (e_tmp == 1'b0)
    begin
      case ({pu_tmp,pd_tmp})
        2'b10 :
        begin
          if (io == 1'b1)
            io_e <= 1'b1;
          else
          begin
            if (io_e !== 1'bz)
              io_e <= 1'bz;
            else
            begin
	      #0 ->Event_PU;
            end 
          end
        end
        2'b01 :
        begin
          if (io == 1'b0)
            io_e <= 1'b0;
          else
          begin
            if (io_e !== 1'bz)
              io_e <= 1'bz;
            else
            begin
              #0 ->Event_PD;
            end
          end
        end
        2'b00,
        2'b11 :
        begin
          io_e <= 1'bz; 
        end
        default : 
	begin
          io_e <= 1'bx; 	 
	end
      endcase 
    end
  end

  always @(io)
  begin 
    if (e_tmp==1'b0)
    begin
      case ({pu_tmp,pd_tmp})
        2'b10 :
        begin
          if (io===1'b1)
          begin
            disable BlockPU;
            io_e = 1'b1;
          end
          else if (io===1'b0)
          begin
            disable BlockPU;
            io_e = 1'bz;
          end
          else if (io===1'bz)
          begin
            disable BlockPU;
            io_e = 1'bz;
            #0 ->Event_PU;
          end
        end
        2'b01 :
        begin
          if (io===1'b0)
          begin
            disable BlockPD;
            io_e = 1'b0;
          end
          else if (io===1'b1)
          begin
            disable BlockPD;
            io_e = 1'bz;
          end
          else if (io===1'bz)
          begin
            disable BlockPD;
            io_e = 1'bz;
            #0 ->Event_PD;
          end
        end
        2'b00,
        2'b11 :
        begin
          // do nothing;
        end
        default : 
        begin
	  io_e = 1'bx; 	 
        end
      endcase
    end
  end

  always @(Event_DisableAll)
  begin:BlockDisableAll
    disable BlockPU;
    disable BlockPD;
  end

  always @(Event_PU)
  begin:BlockPU
    io_e = #THZ 1'b1;
  end

  always @(Event_PD)
  begin:BlockPD
    io_e = #THZ 1'b0;
  end

`endif
`endprotect
endmodule
///////////////////////////////////////////////
// Cell Name : pullup_down_IO_IEO
// Cell Type : Primitive
// Version   : 1.2
// Revised on: 11/18 '03
///////////////////////////////////////////////
module  pullup_down_IO_IEO (io, o, i, e, ie, pu, pd);

   input i, e, ie, pu, pd;
   inout io; 
   output o;
   wire io1_tmp;

`protect
`ifdef ftc_gatelevel
`else

`ifdef ftc_verify
   parameter THZ   = 4;
`else
   parameter THZ   = 399999.9;
`endif

  supply1 vcc;
  reg  io_e, io_e1;
  wire io_i, ne, nie;
  wire e_tmp, ie_tmp, pu_tmp, pd_tmp;
  wire i0, i1;
  wire io_i_tmp;

  event Event_PU,
        Event_PD,
        Event_DisableAll,
        Event_PU1,
        Event_PD1,
        Event_DisableAll1;

  buf  b1 (pu_tmp, pu);
  buf  b2 (pd_tmp, pd);
  buf  b3 (e_tmp, e);
  buf  b4 (ie_tmp, ie);
  and  g4 (pu_tmp1, ie, pu_tmp);

  bufif1  g5 (io_i, i, e_tmp);
  not     g6 (ne, e_tmp);
  not     g7 (nie, ie_tmp);
  rnmos   g8 (io_i_tmp, io_e, ne);  //-- pull level
  rnmos   g9 (io_i, io_i_tmp, vcc);  //-- added for down scale to weak level   
  nmos #0.1 ga (io,   io_i, vcc);
  //--- mux2 ----
  and gb (i0, io_e1, nie);
  and gc (i1, io, ie_tmp);
  or #0.1 gd (o, i0, i1);

  always @(ie_tmp or pu_tmp or pd_tmp)
  begin
    ->Event_DisableAll1;
    if (ie_tmp === 1'b0)
    begin
     case (pu_tmp)
        1'b1:
        begin
          if (pd_tmp === 1'b0)
          begin
            if (o === 1'b1)
              io_e1 <= 1'b1;
            else
            begin
              if (io_e1 !== 1'bz)
              begin
                io_e1 <= 1'bz;
              end 
              else
              begin
	        #0 ->Event_PU1;
              end 
            end
          end
	  else if (pd_tmp === 1'b1)
            io_e1 <= 1'bz; 
	  else
            io_e1 <= 1'bx; 
        end
        1'b0:
        begin
          io_e1 <= 1'bz; 
        end
        default : 
	begin
          io_e1 <= 1'bx; 	 
	end
      endcase 
    end
  end

  always @(e_tmp or ie_tmp or pu_tmp or pd_tmp)
  begin
    ->Event_DisableAll;
    if (e_tmp === 1'b0)
    begin
      case ({pu_tmp1,pd_tmp})
        2'b10 :
        begin
          if (io === 1'b1)
            io_e <= 1'b1;
          else
          begin
            if (io_e !== 1'bz)
              io_e <= 1'bz;
            else
            begin
	      #0 ->Event_PU;
            end 
          end
        end
        2'b01 :
        begin
          if (pu_tmp === 1'b0)
          begin
            if (io === 1'b0)
              io_e <= 1'b0;
            else
            begin
              if (io_e !== 1'bz)
                io_e <= 1'bz;
              else
              begin
                #0 ->Event_PD;
              end
            end
          end
	  else if (pu_tmp === 1'b1)
            io_e <= 1'bz; 
	  else
            io_e <= 1'bx; 
	end
        2'b00,
        2'b11 :
        begin
          io_e <= 1'bz; 
        end
        default : 
	begin
          io_e <= 1'bx; 	 
	end
      endcase 
    end
  end

  always @(io)
  begin 
    if (e_tmp===1'b0)
    begin
      case ({pu_tmp1,pd_tmp})
        2'b10 :
        begin
          if (io===1'b1)
          begin
            disable BlockPU;
            io_e = 1'b1;
          end
          else if (io===1'b0)
          begin
            disable BlockPU;
            io_e = 1'bz;
          end
          else if (io===1'bz)
          begin
            disable BlockPU;
            io_e = 1'bz;
            #0 ->Event_PU;
          end
        end
        2'b01 :
        begin
          if (pu_tmp === 1'b0)
          begin
            if (io===1'b0)
            begin
              disable BlockPD;
              io_e = 1'b0;
            end
            else if (io===1'b1)
            begin
              disable BlockPD;
              io_e = 1'bz;
            end
            else if (io===1'bz)
            begin
              disable BlockPD;
              io_e = 1'bz;
              #0 ->Event_PD;
            end
          end
	  else if (pu_tmp === 1'b1) 
            io_e <= 1'bz; 
	  else
            io_e <= 1'bx; 
        end
        2'b00,
        2'b11 :
        begin
          // do nothing;
        end
        default : 
        begin
	  io_e = 1'bx; 	 
        end
      endcase
    end
  end

  always @(Event_DisableAll)
  begin:BlockDisableAll
    disable BlockPU;
    disable BlockPD;
  end

  always @(Event_DisableAll1)
  begin:BlockDisableAll1
    disable BlockPU1;
    disable BlockPD1;
  end

  always @(Event_PU)
  begin:BlockPU
    io_e = #THZ 1'b1;
  end

  always @(Event_PU1)
  begin:BlockPU1
   io_e1 = #THZ 1'b1;
  end

  always @(Event_PD)
  begin:BlockPD
    io_e = #THZ 1'b0;
  end

  always @(Event_PD1)
  begin:BlockPD1
    io_e1 = #THZ 1'b0;
  end

`endif
`endprotect
endmodule
///////////////////////////////////////////////
// Cell Name : pullup_down_IO_PSCN
// Cell Type : Primitive
// Version   : 1.4
// Revised on: 3/19 '03
///////////////////////////////////////////////
module  pullup_down_IO_PSCN (o, io, i, e, pu, pd, pscn, ieb);

   input i, e, pu, pd, pscn, ieb;
   inout io;
   output o;
   wire io1_tmp;

`protect

`ifdef ftc_gatelevel
   supply1 vcc;

   buf    gb(e_tmp, e);
   buf    gc(pscn_tmp, pscn);
   and    gd(e_pscn, e_tmp, pscn_tmp);
   bufif1 g1(io1, i, e_pscn);
   not    ge(pscnb, pscn_tmp);
   or     gf(pu_tmp, pu, pscnb);
   and    gg(pd_tmp, pd, pscn_tmp);
   not    g2(pub, pu_tmp);
   not    g3(pdb, pd_tmp);
   and    g4(pupd, pu, pd);
   and    g5(pu_pd_, pub, pdb);
   or     g6(pcon, pupd, pu_pd_);
   or     g7(pull_down1, pdb, pu);
   rpmos  g8(io1_tmp, pull_down1, pcon);  //-- pull level
   rnmos  g9(io1, io1_tmp, vcc);  //-- added for down scale to weak level   
   nmos   ga(io,io1,vcc);
   or     gh(o_tmp, io, ieb);
   and    gi(o, o_tmp, pscn_tmp);
   
`else

`ifdef ftc_verify
   parameter THZ   = 4;
`else
   parameter THZ   = 399999.9;
`endif

  supply1 vcc;
  reg  io_e;
  reg o;
  wire io_i, ne;
  wire e_tmp,pu_tmp,pd_tmp;
  wire io_i_tmp;

  event Event_PU,
        Event_PD,
        Event_DisableAll;

  buf  g1 (pu_tmp, pu);
  buf  g2 (pd_tmp, pd);
  buf  g3 (e_tmp, e);
  buf  g4 (pscn_tmp, pscn);
  and  b1 (e_pscn, e_tmp, pscn_tmp);

  bufif1  g5 (io_i, i, e_pscn); //-- when e=0; io_i=HiZ
  not     g6 (ne, e_pscn);
  rnmos   g7 (io_i_tmp, io_e, ne);  //-- pull level;pass io_e to io_i when e=0
  rnmos   g8 (io_i, io_i_tmp, vcc);  //-- added for down scale to weak level; i has higher priority than io_e
  nmos #0.1 g9 (io, io_i, vcc);

  always @(io or e_tmp or pu_tmp or pd_tmp or pscn_tmp or ieb)
  begin
    if (pscn_tmp == 1'b0)
      o <= 1'bx;
    else
      o = io | ieb; 
  end

  always @(e_tmp or pu_tmp or pd_tmp or pscn_tmp)
  begin
    ->Event_DisableAll;
    if (pscn_tmp == 1'b0)
    begin
      if (io == 1'b1)
        io_e <= 1'b1;
      else
      begin
        if (io_e !== 1'bz)
          io_e <= 1'bz;
        else
        begin
          #0 ->Event_PU;
        end 
      end
    end
    else
    begin
      if (e_tmp == 1'b0)
      begin
        case ({pu_tmp,pd_tmp,pscn_tmp})
          3'b101 :
          begin
            if (io == 1'b1)
              io_e <= 1'b1;
            else
            begin
              if (io_e !== 1'bz)
                io_e <= 1'bz;
              else
              begin
  	      #0 ->Event_PU;
              end 
            end
          end
          3'b011 :
          begin
            if (io == 1'b0)
              io_e <= 1'b0;
            else
            begin
              if (io_e !== 1'bz)
                io_e <= 1'bz;
              else
              begin
                #0 ->Event_PD;
              end
            end
          end
          3'b001,
          3'b111 :
          begin
            io_e <= 1'bz; 
          end
          default : 
  	  begin
            io_e <= 1'bx; 	 
  	  end
        endcase 
      end
    end
  end

  always @(io)
  begin
    if (pscn_tmp == 1'b0)
    begin
      if (io == 1'b1)
      begin
        disable BlockPU;
        io_e = 1'b1;
      end
      else if (io == 1'b0)
      begin
        disable BlockPU;
        io_e = 1'bz;
      end
      else if (io===1'bz)
      begin
        disable BlockPU;
        io_e = 1'bz;
        #0 ->Event_PU;
      end
    end
    else
    begin
      if (e_tmp==1'b0)
      begin
        case ({pu_tmp,pd_tmp,pscn_tmp})
          3'b101 :
          begin
            if (io===1'b1)
            begin
              disable BlockPU;
              io_e = 1'b1;
            end
            else if (io===1'b0)
            begin
              disable BlockPU;
              io_e = 1'bz;
            end
            else if (io===1'bz)
            begin
              disable BlockPU;
              io_e = 1'bz;
              #0 ->Event_PU;
            end
          end
          3'b011 :
          begin
            if (io===1'b0)
            begin
              disable BlockPD;
              io_e = 1'b0;
            end
            else if (io===1'b1)
            begin
              disable BlockPD;
              io_e = 1'bz;
            end
            else if (io===1'bz)
            begin
              disable BlockPD;
              io_e = 1'bz;
              #0 ->Event_PD;
            end
          end
          3'b001,
          3'b111 :
          begin
            // do nothing;
          end
          default : 
          begin
  	  io_e = 1'bx; 	 
          end
        endcase
      end
    end
  end

  always @(Event_DisableAll)
  begin:BlockDisableAll
    disable BlockPU;
    disable BlockPD;
  end

  always @(Event_PU)
  begin:BlockPU
    io_e = #THZ 1'b1;
  end

  always @(Event_PD)
  begin:BlockPD
    io_e = #THZ 1'b0;
  end

`endif
`endprotect
endmodule
///////////////////////////////////////////////
// Cell Name : pullup_down_IO
// Cell Type : Primitive
// Version   : 1.4
// Revised on: 3/19 '03
///////////////////////////////////////////////
module  pullup_down_IO (io, i, e, pu, pd);

   input i, e, pu, pd;
   inout io;
   wire io1_tmp;

`protect

`ifdef ftc_gatelevel
   supply1 vcc;

   bufif1 g1(io1, i, e);
   not    g2(pub, pu);
   not    g3(pdb, pd);
   and    g4(pupd, pu, pd);
   and    g5(pu_pd_, pub, pdb);
   or     g6(pcon, pupd, pu_pd_);
   or     g7(pull_down1, pdb, pu);
   rpmos  g8(io1_tmp, pull_down1, pcon);  //-- pull level
   rnmos  g9(io1, io1_tmp, vcc);  //-- added for down scale to weak level   
   nmos   ga(io,io1,vcc);
`else

`ifdef ftc_verify
   parameter THZ   = 4;
`else
   parameter THZ   = 399999.9;
`endif

  supply1 vcc;
  reg  io_e;
  wire io_i, ne;
  wire e_tmp,pu_tmp,pd_tmp;
  wire io_i_tmp;

  event Event_PU,
        Event_PD,
        Event_DisableAll;

  buf  g1 (pu_tmp, pu);
  buf  g2 (pd_tmp, pd);
  buf  g3 (e_tmp, e);

  bufif1  g4 (io_i, i, e_tmp);
  not     g5 (ne, e_tmp);
  rnmos   g6 (io_i_tmp, io_e, ne);  //-- pull level
  rnmos   g7 (io_i, io_i_tmp, vcc);  //-- added for down scale to weak level   
  nmos #0.1 g8 (io,   io_i, vcc);

  always @(e_tmp or pu_tmp or pd_tmp)
  begin
    ->Event_DisableAll;
    if (e_tmp == 1'b0)
    begin
      case ({pu_tmp,pd_tmp})
        2'b10 :
        begin
          if (io == 1'b1)
            io_e <= 1'b1;
          else
          begin
            if (io_e !== 1'bz)
              io_e <= 1'bz;
            else
            begin
	      #0 ->Event_PU;
            end 
          end
        end
        2'b01 :
        begin
          if (io == 1'b0)
            io_e <= 1'b0;
          else
          begin
            if (io_e !== 1'bz)
              io_e <= 1'bz;
            else
            begin
              #0 ->Event_PD;
            end
          end
        end
        2'b00,
        2'b11 :
        begin
          io_e <= 1'bz; 
        end
        default : 
	begin
          io_e <= 1'bx; 	 
	end
      endcase 
    end
  end

  always @(io)
  begin 
    if (e_tmp==1'b0)
    begin
      case ({pu_tmp,pd_tmp})
        2'b10 :
        begin
          if (io===1'b1)
          begin
            disable BlockPU;
            io_e = 1'b1;
          end
          else if (io===1'b0)
          begin
            disable BlockPU;
            io_e = 1'bz;
          end
          else if (io===1'bz)
          begin
            disable BlockPU;
            io_e = 1'bz;
            #0 ->Event_PU;
          end
        end
        2'b01 :
        begin
          if (io===1'b0)
          begin
            disable BlockPD;
            io_e = 1'b0;
          end
          else if (io===1'b1)
          begin
            disable BlockPD;
            io_e = 1'bz;
          end
          else if (io===1'bz)
          begin
            disable BlockPD;
            io_e = 1'bz;
            #0 ->Event_PD;
          end
        end
        2'b00,
        2'b11 :
        begin
          // do nothing;
        end
        default : 
        begin
	  io_e = 1'bx; 	 
        end
      endcase
    end
  end

  always @(Event_DisableAll)
  begin:BlockDisableAll
    disable BlockPU;
    disable BlockPD;
  end

  always @(Event_PU)
  begin:BlockPU
    io_e = #THZ 1'b1;
  end

  always @(Event_PD)
  begin:BlockPD
    io_e = #THZ 1'b0;
  end

`endif
`endprotect
endmodule
///////////////////////////////////////////////
// Cell Name : pullup_down_keep_IO
// Cell Type : Primitive
// Version   : 1.5
// Revised on: 5/12 '03
///////////////////////////////////////////////

module  pullup_down_keep_IO_03us (io, i, e, pu, pd);

   input i, e, pu, pd;
   inout io;
   wire io1_tmp;

`protect

`ifdef ftc_gatelevel
   supply1 vcc;

   bufif1 g1(io1, i, e);
   not    g2(pub, pu);
   not    g3(pdb, pd);
   and    g4(pupd, pu, pd);
   and    g5(pu_pd_, pub, pdb);
   or     g6(pcon, pupd, pu_pd_);
   or     g7(pull_down1, pdb, pu);
   rpmos  g8(io1_tmp, pull_down1, pcon);  //-- pull level
   rnmos  g9(io1, io1_tmp, vcc);  //-- added for down scale to weak level   

   //-- bus holder for keep function --//
   buf    g10 (z,io1);
   buf    g11 (H,z);
   rnmos  g12 (io1, H, pupd);

   nmos   g13(io,io1,vcc);
`else

`ifdef ftc_verify
   parameter THZ   = 4;
   parameter THZ_PD   = 4;
`else
   parameter THZ   = 399999.9;
   parameter THZ_PD   = 30000.0;
`endif

   supply1 vcc;
   reg  io_e;
   wire io_i, ne;
   wire e_tmp,pu_tmp,pd_tmp;
   wire io_i_tmp;

   event Event_PU,
         Event_PD,
         Event_KEEP,
         Event_DisableAll;

   buf  g1 (pu_tmp, pu);
   buf  g2 (pd_tmp, pd);
   buf  g3 (e_tmp, e);

   bufif1  g4 (io_i, i, e_tmp);
   not     g5 (ne, e_tmp);
   rnmos   g6 (io_i_tmp, io_e, ne);  //-- pull level
   rnmos   g7 (io_i, io_i_tmp, vcc);  //-- added for down scale to weak level   
   nmos #0.1 g8 (io,   io_i, vcc);

   always @(e_tmp or pu_tmp or pd_tmp)
   begin
     ->Event_DisableAll;
     if (e_tmp == 1'b0)
     begin
       case ({pu_tmp,pd_tmp})
         2'b10 :
         begin
           if (io == 1'b1)
             io_e <= 1'b1;
           else
           begin
             if (io_e !== 1'bz)
               io_e <= 1'bz;
             else
             begin
               #0 ->Event_PU;
             end 
           end
         end
         2'b01 :
         begin
           if (io == 1'b0)
             io_e <= 1'b0;
           else
           begin
             if (io_e !== 1'bz)
               io_e <= 1'bz;
             else
             begin
               #0 ->Event_PD;
             end
           end
         end
         2'b00 :
         begin
           io_e <= 1'bz;
         end
         2'b11 :
         begin
           #0 ->Event_KEEP;
         end
         default : 
	 begin
	   io_e <= 1'bx; 	 
	 end
       endcase 
     end
   end

   always @(io)
   begin 
     if (e_tmp==1'b0)
     begin
       case ({pu_tmp,pd_tmp})
         2'b10 :
         begin
           if (io===1'b1)
           begin
             disable BlockPU;
             io_e = 1'b1;
           end
           else if (io===1'b0)
           begin
             disable BlockPU;
             io_e = 1'bz;
           end
           else if (io===1'bz)
           begin
             disable BlockPU;
             io_e = 1'bz;
             #0 ->Event_PU;
           end
         end
         2'b01 :
         begin
           if (io===1'b0)
           begin
             disable BlockPD;
             io_e = 1'b0;
           end
           else if (io===1'b1)
           begin
             disable BlockPD;
             io_e = 1'bz;
           end
           else if (io===1'bz)
           begin
             disable BlockPD;
             io_e = 1'bz;
             #0 ->Event_PD;
           end
         end
         2'b00 :
         begin
           io_e <= 1'bz;
         end
         2'b11 :
         begin
           #0 ->Event_KEEP;
         end
         default : 
	 begin
	   io_e = 1'bx; 	 
	 end
       endcase
     end
   end

   always @(Event_DisableAll)
   begin:BlockDisableAll
     disable BlockPU;
     disable BlockPD;
     disable BlockKEEP;
   end

   always @(Event_PU)
   begin:BlockPU
     io_e = #THZ 1'b1;
   end

   always @(Event_PD)
   begin:BlockPD
     io_e = #THZ_PD 1'b0;
   end

   always @(Event_KEEP)
   begin:BlockKEEP
     io_e = io;
   end

`endif
`endprotect
endmodule
///////////////////////////////////////////////
// Cell Name : pullup_down_keep_IO_IE
// Cell Type : Primitive
// Version   : 1.2
// Revised on: 5/12 '03
///////////////////////////////////////////////

module  pullup_down_keep_IO_IE (io, i, e, ie, pu, pd);

   input i, e, ie, pu, pd;
   inout io;

`protect

`ifdef ftc_gatelevel

`else

  `ifdef ftc_verify
     parameter THZ   = 4;
  `else
     parameter THZ   = 399999.9;
  `endif

   supply1 vcc;
   reg  io_e;
   wire io_i, ne;
   wire e_tmp,pu_tmp,pd_tmp;
   wire io_i_tmp;

   event Event_PU,
         Event_PD,
         Event_KEEP,
         Event_DisableAll;

   buf  b1 (pu_tmp, pu);
   buf  b2 (pd_tmp, pd);
   buf  b3 (e_tmp, e);
   buf  b4 (ie_tmp, ie);

   bufif1  g4 (io_i, i, e_tmp);
   not     g5 (ne, e_tmp);
   rnmos   g6 (io_i_tmp, io_e, ne);  //-- pull level
   rnmos   g7 (io_i, io_i_tmp, vcc);  //-- added for down scale to weak level   
   nmos #0.1 g8 (io,   io_i, vcc);

   always @(e_tmp or ie_tmp or pu_tmp or pd_tmp)
   begin
     ->Event_DisableAll;
     if (e_tmp == 1'b0)
     begin
       case ({pu_tmp,pd_tmp,ie_tmp})
         3'b100 ,
	 3'b101 ,
         3'b10z ,
	 3'b10x :
	 begin
           if (io == 1'b1)
             io_e <= 1'b1;
           else
           begin
             if (io_e !== 1'bz)
               io_e <= 1'bz;
             else
             begin
               #0 ->Event_PU;
             end 
           end
         end
         3'b010 ,
	 3'b011 ,
         3'b01z ,
	 3'b01x ,
	 3'b110 :
         begin
           if (io == 1'b0)
             io_e <= 1'b0;
           else
           begin
             if (io_e !== 1'bz)
               io_e <= 1'bz;
             else
             begin
               #0 ->Event_PD;
             end
           end
         end
         3'b000 ,
	 3'b001 ,
         3'b00z ,
	 3'b00x :
         begin
           io_e <= 1'bz;
         end
         3'b111 :
         begin
           #0 ->Event_KEEP;
         end
         default : 
	 begin
	   io_e <= 1'bx; 	 
	 end
       endcase 
     end
   end

   always @(io)
   begin 
     if (e_tmp==1'b0)
     begin
       case ({pu_tmp,pd_tmp,ie_tmp})
         3'b100 ,
	 3'b101 ,
         3'b10z ,
	 3'b10x :
         begin
           if (io===1'b1)
           begin
             disable BlockPU;
             io_e = 1'b1;
           end
           else if (io===1'b0)
           begin
             disable BlockPU;
             io_e = 1'bz;
           end
           else if (io===1'bz)
           begin
             disable BlockPU;
             io_e = 1'bz;
             #0 ->Event_PU;
           end
         end
         3'b010 ,
	 3'b011 ,
         3'b01z ,
	 3'b01x ,
	 3'b110 :
         begin
           if (io===1'b0)
           begin
             disable BlockPD;
             io_e = 1'b0;
           end
           else if (io===1'b1)
           begin
             disable BlockPD;
             io_e = 1'bz;
           end
           else if (io===1'bz)
           begin
             disable BlockPD;
             io_e = 1'bz;
             #0 ->Event_PD;
           end
         end
         3'b000 ,
	 3'b001 ,
         3'b00z ,
	 3'b00x :
         begin
           io_e <= 1'bz;
         end
         3'b111 :
         begin
           #0 ->Event_KEEP;
         end
         default : 
	 begin
	   io_e = 1'bx; 	 
	 end
       endcase
     end
   end

   always @(Event_DisableAll)
   begin:BlockDisableAll
     disable BlockPU;
     disable BlockPD;
     disable BlockKEEP;
   end

   always @(Event_PU)
   begin:BlockPU
     io_e = #THZ 1'b1;
   end

   always @(Event_PD)
   begin:BlockPD
     io_e = #THZ 1'b0;
   end

   always @(Event_KEEP)
   begin:BlockKEEP
     io_e = io;
   end

`endif   
`endprotect
endmodule
///////////////////////////////////////////////
// Cell Name : pullup_down_keep_IO_IE
// Cell Type : Primitive
// Version   : 1.2
// Revised on: 5/12 '03
///////////////////////////////////////////////

module  pullup_down_keep_IO_IG (io, i, e, ig, pu, pd);

   input i, e, ig, pu, pd;
   inout io;

`protect

`ifdef ftc_gatelevel

`else

  `ifdef ftc_verify
     parameter THZ   = 4;
  `else
     parameter THZ   = 399999.9;
  `endif

   supply1 vcc;
   reg  io_e;
   wire io_i, ne;
   wire e_tmp,pu_tmp,pd_tmp;
   wire io_i_tmp;

   event Event_PU,
         Event_PD,
         Event_KEEP,
         Event_DisableAll;

   buf  b1 (pu_tmp, pu);
   buf  b2 (pd_tmp, pd);
   buf  b3 (e_tmp, e);
   buf  b4 (ig_tmp, ig);

   bufif1  g4 (io_i, i, e_tmp);
   not     g5 (ne, e_tmp);
   rnmos   g6 (io_i_tmp, io_e, ne);  //-- pull level
   rnmos   g7 (io_i, io_i_tmp, vcc);  //-- added for down scale to weak level   
   nmos #0.1 g8 (io,   io_i, vcc);

   always @(e_tmp or ig_tmp or pu_tmp or pd_tmp)
   begin
     ->Event_DisableAll;
     if (e_tmp == 1'b0)
     begin
       case ({pu_tmp,pd_tmp,ig_tmp})
         3'b100 ,
	 3'b101 ,
         3'b10z ,
	 3'b10x :
	 begin
           if (io == 1'b1)
             io_e <= 1'b1;
           else
           begin
             if (io_e !== 1'bz)
               io_e <= 1'bz;
             else
             begin
               #0 ->Event_PU;
             end 
           end
         end
         3'b010 ,
	 3'b011 ,
         3'b01z ,
	 3'b01x ,
	 3'b111 :
         begin
           if (io == 1'b0)
             io_e <= 1'b0;
           else
           begin
             if (io_e !== 1'bz)
               io_e <= 1'bz;
             else
             begin
               #0 ->Event_PD;
             end
           end
         end
         3'b000 ,
	 3'b001 ,
         3'b00z ,
	 3'b00x :
         begin
           io_e <= 1'bz;
         end
         3'b110 :
         begin
           #0 ->Event_KEEP;
         end
         default : 
	 begin
	   io_e <= 1'bx; 	 
	 end
       endcase 
     end
   end

   always @(io)
   begin 
     if (e_tmp==1'b0)
     begin
       case ({pu_tmp,pd_tmp,ig_tmp})
         3'b100 ,
	 3'b101 ,
         3'b10z ,
	 3'b10x :
         begin
           if (io===1'b1)
           begin
             disable BlockPU;
             io_e = 1'b1;
           end
           else if (io===1'b0)
           begin
             disable BlockPU;
             io_e = 1'bz;
           end
           else if (io===1'bz)
           begin
             disable BlockPU;
             io_e = 1'bz;
             #0 ->Event_PU;
           end
         end
         3'b010 ,
	 3'b011 ,
         3'b01z ,
	 3'b01x ,
	 3'b111 :
         begin
           if (io===1'b0)
           begin
             disable BlockPD;
             io_e = 1'b0;
           end
           else if (io===1'b1)
           begin
             disable BlockPD;
             io_e = 1'bz;
           end
           else if (io===1'bz)
           begin
             disable BlockPD;
             io_e = 1'bz;
             #0 ->Event_PD;
           end
         end
         3'b000 ,
	 3'b001 ,
         3'b00z ,
	 3'b00x :
         begin
           io_e <= 1'bz;
         end
         3'b110 :
         begin
           #0 ->Event_KEEP;
         end
         default : 
	 begin
	   io_e = 1'bx; 	 
	 end
       endcase
     end
   end

   always @(Event_DisableAll)
   begin:BlockDisableAll
     disable BlockPU;
     disable BlockPD;
     disable BlockKEEP;
   end

   always @(Event_PU)
   begin:BlockPU
     io_e = #THZ 1'b1;
   end

   always @(Event_PD)
   begin:BlockPD
     io_e = #THZ 1'b0;
   end

   always @(Event_KEEP)
   begin:BlockKEEP
     io_e = io;
   end

`endif   
`endprotect
endmodule
///////////////////////////////////////////////
// Cell Name : pullup_down_keep_IO
// Cell Type : Primitive
// Version   : 1.5
// Revised on: 5/12 '03
///////////////////////////////////////////////

module  pullup_down_keep_IO (io, i, e, pu, pd);

   input i, e, pu, pd;
   inout io;
   wire io1_tmp;

`protect

`ifdef ftc_gatelevel
   supply1 vcc;

   bufif1 g1(io1, i, e);
   not    g2(pub, pu);
   not    g3(pdb, pd);
   and    g4(pupd, pu, pd);
   and    g5(pu_pd_, pub, pdb);
   or     g6(pcon, pupd, pu_pd_);
   or     g7(pull_down1, pdb, pu);
   rpmos  g8(io1_tmp, pull_down1, pcon);  //-- pull level
   rnmos  g9(io1, io1_tmp, vcc);  //-- added for down scale to weak level   

   //-- bus holder for keep function --//
   buf    g10 (z,io1);
   buf    g11 (H,z);
   rnmos  g12 (io1, H, pupd);

   nmos   g13(io,io1,vcc);
`else

`ifdef ftc_verify
   parameter THZ   = 4;
`else
   parameter THZ   = 399999.9;
`endif

   supply1 vcc;
   reg  io_e;
   wire io_i, ne;
   wire e_tmp,pu_tmp,pd_tmp;
   wire io_i_tmp;

   event Event_PU,
         Event_PD,
         Event_KEEP,
         Event_DisableAll;

   buf  g1 (pu_tmp, pu);
   buf  g2 (pd_tmp, pd);
   buf  g3 (e_tmp, e);

   bufif1  g4 (io_i, i, e_tmp);
   not     g5 (ne, e_tmp);
   rnmos   g6 (io_i_tmp, io_e, ne);  //-- pull level
   rnmos   g7 (io_i, io_i_tmp, vcc);  //-- added for down scale to weak level   
   nmos #0.1 g8 (io,   io_i, vcc);

   always @(e_tmp or pu_tmp or pd_tmp)
   begin
     ->Event_DisableAll;
     if (e_tmp == 1'b0)
     begin
       case ({pu_tmp,pd_tmp})
         2'b10 :
         begin
           if (io == 1'b1)
             io_e <= 1'b1;
           else
           begin
             if (io_e !== 1'bz)
               io_e <= 1'bz;
             else
             begin
               #0 ->Event_PU;
             end 
           end
         end
         2'b01 :
         begin
           if (io == 1'b0)
             io_e <= 1'b0;
           else
           begin
             if (io_e !== 1'bz)
               io_e <= 1'bz;
             else
             begin
               #0 ->Event_PD;
             end
           end
         end
         2'b00 :
         begin
           io_e <= 1'bz;
         end
         2'b11 :
         begin
           #0 ->Event_KEEP;
         end
         default : 
	 begin
	   io_e <= 1'bx; 	 
	 end
       endcase 
     end
   end

   always @(io)
   begin 
     if (e_tmp==1'b0)
     begin
       case ({pu_tmp,pd_tmp})
         2'b10 :
         begin
           if (io===1'b1)
           begin
             disable BlockPU;
             io_e = 1'b1;
           end
           else if (io===1'b0)
           begin
             disable BlockPU;
             io_e = 1'bz;
           end
           else if (io===1'bz)
           begin
             disable BlockPU;
             io_e = 1'bz;
             #0 ->Event_PU;
           end
         end
         2'b01 :
         begin
           if (io===1'b0)
           begin
             disable BlockPD;
             io_e = 1'b0;
           end
           else if (io===1'b1)
           begin
             disable BlockPD;
             io_e = 1'bz;
           end
           else if (io===1'bz)
           begin
             disable BlockPD;
             io_e = 1'bz;
             #0 ->Event_PD;
           end
         end
         2'b00 :
         begin
           io_e <= 1'bz;
         end
         2'b11 :
         begin
           #0 ->Event_KEEP;
         end
         default : 
	 begin
	   io_e = 1'bx; 	 
	 end
       endcase
     end
   end

   always @(Event_DisableAll)
   begin:BlockDisableAll
     disable BlockPU;
     disable BlockPD;
     disable BlockKEEP;
   end

   always @(Event_PU)
   begin:BlockPU
     io_e = #THZ 1'b1;
   end

   always @(Event_PD)
   begin:BlockPD
     io_e = #THZ 1'b0;
   end

   always @(Event_KEEP)
   begin:BlockKEEP
     io_e = io;
   end

`endif
`endprotect
endmodule
///////////////////////////////////////////////
// Cell Name : pullup_inv_IO
// Cell Type : Primitive
// Version   : 1.3
// Revised on: 8/20 '02
///////////////////////////////////////////////
module  pullup_inv_IO (io, i, e);

  input i, e;
  inout io;

`protect

`ifdef ftc_gatelevel
  tri1 io;

  notif1 (io, i, e);
`else

  `ifdef ftc_verify
     parameter THZ   = 4;
  `else
     parameter THZ   = 400000;
  `endif

   supply1 vcc;
   reg  io_e, pre;
   wire e_tmp, io_i, ne;
   wire io_i_tmp;

   event EventTHZ;

// Function

   buf      g1 (e_tmp, e);
   notif1   g2 (io_i, i, e_tmp);
   not      g3 (ne,   e_tmp);
   rnmos    g4 (io_i_tmp, io_e, ne);  //-- pull level
   rnmos    g5 (io_i, io_i_tmp, vcc);  //-- added for down scale to weak level   
   nmos     g6 (io,   io_i, vcc);

   always @(e_tmp)
   begin
     if (e_tmp == 1'b1)
     begin
       disable BlockTHZ;
     end
     else if (e_tmp == 1'b0)
     begin
       if (io == 1'b1)
         io_e <= 1'b1;
       else
       begin
         io_e <= 1'bz;
       end
     end
   end

   always @(io)
   begin
     if (e_tmp==1'b0)
     begin
       if (io===1'b1)
       begin
         disable BlockTHZ;
         io_e = 1'b1;
       end
       else if (io===1'b0)
       begin
         disable BlockTHZ;
         io_e = 1'bz;
       end
       else if (io===1'bz)
       begin
         disable BlockTHZ;
         io_e = 1'bz;
         #0 ->EventTHZ;
       end
     end
   end

   always @(EventTHZ)
   begin:BlockTHZ
     io_e = #THZ 1'b1;
   end

`endif
`endprotect
endmodule
///////////////////////////////////////////////
// Cell Name : pullup_IO
// Cell Type : Primitive
// Version   : 1.3
// Revised on: 8/20 '02
///////////////////////////////////////////////
module  pullup_IO (io, i, e);

  input i, e;
  inout io;

`protect

`ifdef ftc_gatelevel
  tri1 io;

  bufif1 (io, i, e);
`else

  `ifdef ftc_verify
     parameter THZ   = 4;
  `else
     parameter THZ   = 400000;
  `endif

   supply1 vcc;
   reg  io_e, pre;
   wire e_tmp, io_i, ne;
   wire io_i_tmp;

   event EventTHZ;

// Function

   buf      g1 (e_tmp, e);
   bufif1   g2 (io_i, i, e_tmp);
   not      g3 (ne,   e_tmp);
   rnmos    g4 (io_i_tmp, io_e, ne);  //-- pull level
   rnmos    g5 (io_i, io_i_tmp, vcc);  //-- added for down scale to weak level   
   nmos     g6 (io,   io_i, vcc);

   always @(e_tmp)
   begin
     if (e_tmp == 1'b1)
     begin
       disable BlockTHZ;
     end
     else if (e_tmp == 1'b0)
     begin
       if (io == 1'b1)
         io_e <= 1'b1;
       else
       begin
         io_e <= 1'bz;
       end
     end
   end

   always @(io)
   begin
     if (e_tmp==1'b0)
     begin
       if (io===1'b1)
       begin
         disable BlockTHZ;
         io_e = 1'b1;
       end
       else if (io===1'b0)
       begin
         disable BlockTHZ;
         io_e = 1'bz;
       end
       else if (io===1'bz)
       begin
         disable BlockTHZ;
         io_e = 1'bz;
         #0 ->EventTHZ;
       end
     end
   end

   always @(EventTHZ)
   begin:BlockTHZ
     io_e = #THZ 1'b1;
   end
`endif
`endprotect
endmodule
///////////////////////////////////////////////
// Cell Name : tffrb_udp
// Cell Type : Primitive
// Version   : 1.3
// Date      : 11/02 2001
// Reason    :
//      1.3  : Modify protection method 
//      1.2  : Deal with unknown ck.
//      1.1  : Initial
///////////////////////////////////////////////

primitive   tffrb_udp (q, ck, rb, flag);
//
// TOGGLE FLIP FLOP WITH CLEAR/STANDARD DRIVE
   output q;
   reg q;
   input ck, rb, flag;// Clock.


`protect
   table
//    CK    RB  FLAG :   Qt : Qt+1
       r     1     ? :     0 :     1;// Toggle condition.
       r     1     ? :     1 :     0;
       r     x     ? :     1 :     0;
    (?0)     1     ? :     ? :     -;

       // deal with clk "x"
       b  (?1)     ? :     ? :     -;

       ?     0     ? :     ? :     0;
       ?     ?     * :     ? :     x;
   endtable
`endprotect
endprimitive

///////////////////////////////////////////////
// Cell Name : tffrsb_udp
// Cell Type : Primitive
// Version   : 1.3
// Date      : 11/02 2001
// Reason    :
//      1.3  : Modify protection method
//      1.2  : Deal with unknown ck.
//      1.1  : Initial
///////////////////////////////////////////////

primitive   tffrsb_udp(q, ck, rb, sb, flag);

// TOGGLE FLIP FLOP WITH SB & RB
   output q;
   reg q;
   input ck, sb, rb, flag;

`protect
   table
//    CK    RB    SB  FLAG :   Qt : Qt+1
       r     1     1     ? :     0 :     1;
       r     1     1     ? :     1 :     0;
       r     1     x     ? :     0 :     1;
       r     x     1     ? :     1 :     0;
    (?0)     1     1     ? :     ? :     -;

       ?     0     0     ? :     ? :     0;
       ?     0     1     ? :     ? :     0;
       ?     1     0     ? :     ? :     1;
       ?     0     x     ? :     ? :     0;

     // deal with clk "x"
       b  (?1)     1     ? :     ? :     -;
       b     1  (?1)     ? :     ? :     -;

       ?     ?     ?     * :     ? :     x;
   endtable
`endprotect
endprimitive
///////////////////////////////////////////////
// Cell Name : tffsb_udp
// Cell Type : Primitive
// Version   : 1.3
// Date      : 11/02 2001
// Reason    :
//      1.3  : Modify protection method
//      1.2  : Deal with unknown ck.
//      1.1  : Initial
///////////////////////////////////////////////

primitive   tffsb_udp(q, ck, sb, flag);
//
// TOGGLE FLIP FLOP WITH SB
   output q;
   reg q;
   input ck, sb, flag;// Clock.

`protect
   table
//    CK    SB  FLAG :   Qt : Qt+1
       r     1     ? :     0 :     1;// Toggle condition.
       r     1     ? :     1 :     0;
       r     x     ? :     0 :     1;
    (?0)     1     ? :     ? :     -;

     // deal with clk "x"
       b  (?1)     ? :     ? :     -;

       ?     0     ? :     ? :     1;
       ?     ?     * :     ? :     x;
   endtable
`endprotect
endprimitive
