module main (
    input clk,
    input rst_n,
    input a,

    output b
);
    
    system_ctrl_2 u_system_ctrl_2(
        .clk    ( clk    ),
        .rst_n  ( rst_n  ),
        .a      ( a      ),
        .b      ( b      )
    );


endmodule