#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Dec  9 20:58:16 2018
# Process ID: 15296
# Current directory: C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.runs/synth_1
# Command line: vivado.exe -log RAT_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source RAT_wrapper.tcl
# Log file: C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.runs/synth_1/RAT_wrapper.vds
# Journal file: C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source RAT_wrapper.tcl -notrace
Command: synth_design -top RAT_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17044 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 357.457 ; gain = 99.141
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RAT_wrapper' [C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/imports/Desktop/RAT_Wrapper.vhd:33]
INFO: [Synth 8-3491] module 'MCU' declared at 'C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/new/MCU.vhd:5' bound to instance 'CPU' of component 'MCU' [C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/imports/Desktop/RAT_Wrapper.vhd:125]
INFO: [Synth 8-638] synthesizing module 'MCU' [C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/new/MCU.vhd:15]
INFO: [Synth 8-226] default block is never used [C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/new/MCU.vhd:246]
INFO: [Synth 8-3491] module 'ControlUnit' declared at 'C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/imports/weise/Desktop/RAT5/RAT5.srcs/sources_1/new/ControlUnit.vhd:4' bound to instance 'cu' of component 'ControlUnit' [C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/new/MCU.vhd:259]
INFO: [Synth 8-638] synthesizing module 'ControlUnit' [C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/imports/weise/Desktop/RAT5/RAT5.srcs/sources_1/new/ControlUnit.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/imports/weise/Desktop/RAT5/RAT5.srcs/sources_1/new/ControlUnit.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'ControlUnit' (1#1) [C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/imports/weise/Desktop/RAT5/RAT5.srcs/sources_1/new/ControlUnit.vhd:41]
INFO: [Synth 8-3491] module 'PC' declared at 'C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/imports/weise/Desktop/rat_2/rat_2.srcs/sources_1/new/PC.vhd:7' bound to instance 'pr_c' of component 'PC' [C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/new/MCU.vhd:290]
INFO: [Synth 8-638] synthesizing module 'PC' [C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/imports/weise/Desktop/rat_2/rat_2.srcs/sources_1/new/PC.vhd:19]
INFO: [Synth 8-3491] module 'programCounter' declared at 'C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/imports/weise/Desktop/rat_2/rat_2.srcs/sources_1/new/programCounter.vhd:5' bound to instance 'progCount' of component 'programCounter' [C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/imports/weise/Desktop/rat_2/rat_2.srcs/sources_1/new/PC.vhd:43]
INFO: [Synth 8-638] synthesizing module 'programCounter' [C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/imports/weise/Desktop/rat_2/rat_2.srcs/sources_1/new/programCounter.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'programCounter' (2#1) [C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/imports/weise/Desktop/rat_2/rat_2.srcs/sources_1/new/programCounter.vhd:14]
INFO: [Synth 8-3491] module 'pc_mux' declared at 'C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/imports/weise/Desktop/rat_2/rat_2.srcs/sources_1/new/pc_mux.vhd:4' bound to instance 'mux' of component 'pc_mux' [C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/imports/weise/Desktop/rat_2/rat_2.srcs/sources_1/new/PC.vhd:50]
INFO: [Synth 8-638] synthesizing module 'pc_mux' [C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/imports/weise/Desktop/rat_2/rat_2.srcs/sources_1/new/pc_mux.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'pc_mux' (3#1) [C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/imports/weise/Desktop/rat_2/rat_2.srcs/sources_1/new/pc_mux.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'PC' (4#1) [C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/imports/weise/Desktop/rat_2/rat_2.srcs/sources_1/new/PC.vhd:19]
INFO: [Synth 8-3491] module 'prog_rom' declared at 'C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/imports/weise/Downloads/RatSim v0.61/RatSimulator/prog_rom.vhd:21' bound to instance 'p_r' of component 'prog_rom' [C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/new/MCU.vhd:299]
INFO: [Synth 8-638] synthesizing module 'prog_rom' [C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/imports/weise/Downloads/RatSim v0.61/RatSimulator/prog_rom.vhd:29]
	Parameter INIT bound to: 20'b00000000000000000000 
	Parameter INITP_00 bound to: 256'b1111110010001100000010001100000010001100000010001100000010001100000010001100000010001100001110111101111111010101000111000011100011001110000011101100111011110100001000110010000000000000111111110000111111001111110011111111001100000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000110000001100000011001100110011001100110011001100000000000000000000000000110000110000000011000000001100000000110000000011111111111111111100111111111111111111001111111111111111111100111111111111111111001111111111111111110011111111111111111100111111111111 
	Parameter INITP_02 bound to: 256'b0000110010000000000010001100100000001100100000001100100000000000100011001000000011001000000011001000000000001000110010000000110010000000110010000000110010000000000010001100000011001000000001111111000000000000000000000000110000000000000000000000000000001100 
	Parameter INITP_03 bound to: 256'b1000000100100011001000000011001000000100100011001000000011001000000100100011001000000011001000000100100011001000000100100011000000110010000000001000110010000000110010000000110010000000000010001100100000001100100000001100100000000000100011001000000011001000 
	Parameter INITP_04 bound to: 256'b0010010010001100100000001100100000010010001100100000001100100000010010001100100000001100100000010010001100100000001100100000010010001100100000001100100000010010001100100000010010001100100000001100100000010010001100100000001100100000010010001100100000001100 
	Parameter INITP_05 bound to: 256'b1111110011111100111111001111111100010011001100110011001100110011010011001100110011001100110011011101001100110011110111010001000000010100000001010100001000011001111111000100011010000000100001100111111100010001101000000100111000111100111101000010001001000010 
	Parameter INITP_06 bound to: 256'b1111110011111100111111001111110011111100111100111111001111110011111100111111001111110011111100111111001111110011111100111111001111110011111100111100111100111100111111001111110011111100111111001111110011111100111111001111110011111100111111001111110011111100 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111001111001111001111001111110011111100 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b1000001001011000100101000010000101101001000110100110011100000101011010000000110110010100001000010110100100011010011001110000010101101000000000101001001111110001011010010000110101100111000110100110100000000010011001101111111110010100010100010110000000000000 
	Parameter INIT_02 bound to: 256'b1000000110001001100001110000000110000001000000100001001100000001100101011011000110001010000000010100101000111001010010110100000110010100101000011000000100101000000000000000000010000001001110010110100000000111011001110000010101100110111111110111001100000000 
	Parameter INIT_03 bound to: 256'b0111000111111111100000011010001000010000000000001101000000000001100000011110000010000010001010100001110000001010100111000000000101110000111111111000001001000010000011110000000011001111000000010111110000000000011011110011000010100000000000011000000101001000 
	Parameter INIT_04 bound to: 256'b0111010100000000101000000000000101101110000000000110110100000000011011000000000010100000000000111000000000000010101000000000001010000001111000001010000000000000011111000000000010000010000010001000000111100010000100010000000011010001000000011000001000001000 
	Parameter INIT_05 bound to: 256'b0101010010101000100000101100100010010101000000011000001011111010000101010101111110000100001110100101010010101000100000101001100010010101000000011000001011001010000101010011111110000011111010100101010010101000010000001000000110000000000000010011010000010001 
	Parameter INIT_06 bound to: 256'b1001010100000001100000111000101000010101101111111000010100101010010101001010100010000011001010001001010100000001100000110101101000010101100111111000010011011010010101001010100010000010111110001001010100000001100000110010101000010101011111111000010010001010 
	Parameter INIT_07 bound to: 256'b0111010100000111011101000000010101110010000100001000001110111000100101010000000110000010110010100001010111111111100001011101001001010100101010001000001110001000100101010000000110000011101110100001010111011111100001011000001001010100101010001000001101011000 
	Parameter INIT_08 bound to: 256'b0111101100001001011110100000010101111001000010000111100000000101011101110000011101110110000001010111010100000110011101000000010101110010001000001000011000100000011110110000100001111010000001100111100100000111011110000000011001110111000010000111011000000101 
	Parameter INIT_09 bound to: 256'b0111011100001000011101100000010101110101000001110111010000000101011100100100000010000110001000000111101100001001011110100000010101111001000010000111100000000101011101110000100001110110000001100111010100000111011101000000011001110010001100001000011000100000 
	Parameter INIT_0A bound to: 256'b1000011000100000011110110000100101111010000001010111100100001000011110000000010101110111000001110111011000000101011101010000011101110100000001100111001001010000011011110011000010000110001000000111101100001001011110100000011001111001000010000111100000000110 
	Parameter INIT_0B bound to: 256'b0111100000000101011101110000011101110110000001010111010100001000011101000000011001110010011100001000011000100000011110110000100101111010000001100111100100001001011110000000010101110111000010000111011000000101011101010000011101110100000001010111001001100000 
	Parameter INIT_0C bound to: 256'b0100101111001001010010101100000110010111011110110000011000000000100101010010100101001011101110010100101010110001100101110111101100000110000000001001010100101001010010111010100101001010101000011000011000100000011110110000100101111010000001010111100100001000 
	Parameter INIT_0D bound to: 256'b1001010010100001010010001011100101000111101100011001010010100001010010001010100101000111101000010110011011111100100001101100100010010111011110110000011000000000100101010010100101001011110110010100101011010001100101110111101100000110000000001001010100101001 
	Parameter INIT_0E bound to: 256'b0001001001100000100010110001001000010010010000001000101001100010000100100011000010001001100000100001001000100000100010010001001000010010000100001000011100111000100101001010000101001000110110010100011111010001100101001010000101001000110010010100011111000001 
	Parameter INIT_0F bound to: 256'b0100100010111001010001111011000101100110000000001001010010100001010010001100100101000111110000010110011000000000100101001010000101001000110110010100011111010001011001100000000010001101001000100001001001110000100011000111001000010010010100001000101111000010 
	Parameter INIT_10 bound to: 256'b0011010101110000001101000110100000110111011000100011011101110000001101100110100000111001011000100011100101110000001110000110100000111011011000100011101101110000001110100110100010010100101000010100100010101001010001111010000101100110000000001001010010100001 
	Parameter INIT_11 bound to: 256'b0110110100000000011011000000000010010100101000010100100010101001010001111010000110010100101000010100100010111001010001111011000110010100101000010100100011001001010001111100000110010100101000010100100011011001010001111101000101100110111111000011010101100010 
	Parameter INIT_12 bound to: 256'b1000100100010000100001111010100110001101000000011000001001011011000001100000000010010101001010010100101111011001100000100101101100000110000000001001010100101001100010100000000101001011110010010100101011000001100000011000100110000000000000100110111000000000 
	Parameter INIT_13 bound to: 256'b1000101000000001010010111100100101001010110000011000001001011011000001100000000010010101001010011000101000000001010010111011100101001010101100011000001001011011000001100000000010010101001010011000101000000001010010111010100101001010101000011000000110001001 
	Parameter INIT_14 bound to: 256'b1000101000000001010010111010100101001010101000011000000110001001100010011000000010000111101010011000110100000001100000100101101100000110000000001001010100101001100010100000000101001011110110010100101011010001100000100101101100000110000000001001010100101001 
	Parameter INIT_15 bound to: 256'b1000110100000001100000100101101100000110000000001001010100101001100010100000000101001011110110010100101011010001100000100101101100000110000000001001010100101001100010100000000101001011101110010100101010110001100000100101101100000110000000001001010100101001 
	Parameter INIT_16 bound to: 256'b0100101011010001100000100101101100000110000000001001010100101001100010100000000101001011110010010100101011000001100000100101101100000110000000001001010100101001100010100000000101001011101010010100101010100001100000011000100110001010011000001000011110101001 
	Parameter INIT_17 bound to: 256'b0100101010110001100000100101101100000110000000001001010100101001100010100000000101001011101010010100101010100001100000011000100110001011000100001000011110101001100011010000000110000010010110110000011000000000100101010010100110001010000000010100101111011001 
	Parameter INIT_18 bound to: 256'b0100101010100001100000011000100110001011110000001000011110101001100011010000000110000010010110110000011000000000100101010010100110001010000000010100101111011001010010101101000110000010010110110000011000000000100101010010100110001010000000010100101110111001 
	Parameter INIT_19 bound to: 256'b0000011000000000100101010010100110001010000000010100101111011001010010101101000110000010010110110000011000000000100101010010100110001010000000010100101111001001010010101100000110000010010110110000011000000000100101010010100110001010000000010100101110101001 
	Parameter INIT_1A bound to: 256'b0000011000000000100101010010100110001010000000010100101110111001010010101011000110000010010110110000011000000000100101010010100110001010000000010100101110101001010010101010000110000001100010011000110001110000100001111010100110001101000000011000001001011011 
	Parameter INIT_1B bound to: 256'b1000001001000011000001100000000010010101001010011000101100000001010010111011100101001010101100011000110100100000100001111010100110001101000000011000001001011011000001100000000010010101001010011000101000000001010010111101100101001010110100011000001001011011 
	Parameter INIT_1C bound to: 256'b1010000000000010100001111010100110001110000000011000001001000011000001100000000010010101001010011000101100000001010010111101100101001010110100011010000000000010100001111010100110001110000000011000001001000011000001100000000010010101001010010100101011010001 
	Parameter INIT_1D bound to: 256'b0100101011010001101000000000001010000111101010011000111000000001100000100100001100000110000000001001010100101001100010110000000101001011101110010100101010110001100000100100001100000110000000001001010100101001100010110000000101001011110110010100101011010001 
	Parameter INIT_1E bound to: 256'b0100101111001001010010101100000110100000000000101000011110101001100011100000000110000010010000110000011000000000100101010010100110001011000000010100101110111001010010101011000110000010010000110000011000000000100101010010100110001011000000010100101111011001 
	Parameter INIT_1F bound to: 256'b1000101100000001010010111010100101001010101000011010000000000010100001111010100110001110000000011000001001000011000001100000000010010101001010011000101100000001010010111101100101001010110100011000001001000011000001100000000010010101001010011000101100000001 
	Parameter INIT_20 bound to: 256'b1001010100101001100010110000000101001011101010010100101010100001101000000000001010000111101010011000111000000001100000100100001100000110000000001001010100101001100010110000000101001011110110010100101011010001100000100100001100000110000000001001010100101001 
	Parameter INIT_21 bound to: 256'b0000011000000000100101010010100111001011000000010100101110101001010010101010000110100000000000101000011110101001100011100000000110000010010000110000011000000000100101010010100110001011000000010100101111011001010010101101000110000010010000110000011000000000 
	Parameter INIT_22 bound to: 256'b1000001001000011000001100000000010010101001010011100101100000001010010111010100101001010101000011010000000000010100001111010100110001100000000011000001001000011000001100000000010010101001010011100101100000001010010111100100101001010110000011000001001000011 
	Parameter INIT_23 bound to: 256'b1000110000000001100000100100001100000110000000001001010100101001110010110000000101001011110010010100101011000001100000100100001100000110000000001001010100101001110010110000000101001011101010010100101010100001101000000000001010000111101010011000110000000001 
	Parameter INIT_24 bound to: 256'b1000011110101001100011000000000110000010010000110000011000000000100101010010100111001011000000010100101111001001010010101100000110000010010000110000011000000000100101010010100111001011000000010100101110101001010010101010000110100000000000101000011110101001 
	Parameter INIT_25 bound to: 256'b1010000000000010100001111010100110001100000000011000001001000011000001100000000010010101001010011100101100000001010010111101100101001010110100011000001001000011000001100000000010010101001010011100101100000001010010111010100101001010101000011010000000000010 
	Parameter INIT_26 bound to: 256'b0100101010100001101000000000001010000111101010011000110000000001100000100100001100000110000000001001010100101001110010110000000101001011101110010100101010110001100000100100001100000110000000001001010100101001110010110000000101001011101010010100101010100001 
	Parameter INIT_27 bound to: 256'b1001010010100001100010010000000110100000000000101000011110101001100011000000000110000010010000110000011000000000100101010010100111001011000000010100101110111001010010101011000110000010010000110000011000000000100101010010100111001011000000010100101110101001 
	Parameter INIT_28 bound to: 256'b1001001111110001011010010010011101101000000000000100011101101001011011010000000001100110000000001000000000000010100101000010101101000111010010001000011100000001100101001010000110001001000000011000000000000010100100111111101101001000010010001000100000000001 
	Parameter INIT_29 bound to: 256'b1000000000000010010001101001001001000100100100000100010110010001101101010001100000000100000000011011010100000000000001000000000100000100000111110000010100111111010001010100000101000100001110011000000000000010100101000110001100001101000111011000110100000001 
	Parameter INIT_2A bound to: 256'b0010011010010011010001001001000001000101100100011011010110100000000001000000000110110101100010000000010000000001000001000001111100000101001111110100010101011001010001000101000110010100111000000010010110000000100101001101000010000000000000000010010101000000 
	Parameter INIT_2B bound to: 256'b1001010010100001001001110000001000101000000000101001010100101001010010110100000101001010001110010010101100000001001010100000000100100110000000011001010100101001100101010110100000100101100000001001010101011000100000000000000000100101010000001000000000000010 
	Parameter INIT_2C bound to: 256'b0110111100000001101000000000001010010110011110100001111100000010100101101000101000011111000001001001011100000010000111110000000100111111000100001000000000000010011100110000000110000000000000101001010010100001001001100000001001000111010100010100100001011001 
	Parameter INIT_2D bound to: 256'b1010000000000010100100110111101000010010011100001001001100000010000100100101000010010010100010100001001001100000100100100001001000010010010000001001000110011010000100100011000010010001010100100001001000100000100100001101101000010010000100001010000000000010 
	Parameter INIT_2E bound to: 256'b1001010001010001101000000000001010010000011000100001001001110000100011111110101000010010010100001000111101110010000100100110000010001110111110100001001001000000100011101000001000010010001100001000111000111010000100100010000010001101110100100001001000010000 
	Parameter INIT_2F bound to: 256'b0110100100001000011001110000011101101000000011001001010000100001011010000000100101101001000010000110011100000101100100111111000101100111000010010110100100001101011010000000101010010011111100010110011011111111011001110000010001101001000011010110100000001010 
	Parameter INIT_30 bound to: 256'b0110100000001111011010010000100101100111000001111001001111110001011001110000100001101001000100110110100000001111100101001010000101101000000011010110100100001000011001110000100010010100101000010110100100001000011001110000011101101000000011011001010010100001 
	Parameter INIT_31 bound to: 256'b0110100100000110011001110000010001101000000100011001010000100001011010010000011001100111000001010110100000010010100101000010000101101000000100000110100100000110011001110000010110010100001000010110100100001001011001110000011101101000000100111001010000100001 
	Parameter INIT_32 bound to: 256'b0110100000011001011010010000100001100111000001011001010000100001011010000001011101101001000010000110011100000101100101000010000101101000000110110110100100001001011001110000010010010100001000010110100000010101011010010000100101100111000001001001010010100001 
	Parameter INIT_33 bound to: 256'b0110100100100000011010000001110110010100001000010110011100000100011010010000100101101000000111011001010010100001011001110000100101101000000110001001010010100001011001110000010001101000000110101001010010100001011001110000010001101000000101101001010000100001 
	Parameter INIT_34 bound to: 256'b0110100100001101011010000000100110010011111100010110011100010100011010010000110101101000000010011001001111110001011001110000011001101001000111110110100000011101100100111111000101100111000010010110100100100000011010000001110110010011111100010110011100000100 
	Parameter INIT_35 bound to: 256'b0110100100011000011001110001011110010100001000010110100000001111011010010001011001100111000101001001010000100001011010000000110101101001000110010110011100010100100101000010000101101000000010010110100100011001011001110001010010010011111100010110011100011001 
	Parameter INIT_36 bound to: 256'b0110011100010100011010010001100101101000000101011001010010100001011001110001100101101000000100011001010000100001011010000001001001101001000110000110011100010111100101000010000101101000000100110110100100010110011001110001010010010100001000010110100000010000 
	Parameter INIT_37 bound to: 256'b0110100000011010011010010001100101100111000101001001001111110001011001110001011001101001000101110110100000010101100100111111000101100111000110010110100100011000011010000001010110010011111100010110011100010100011010010001100001101000000101011001010000100001 
	Parameter INIT_38 bound to: 256'b0110100000011100100101001010000101100111000101110110100000011011100101001010000101100111000101010110100000011101100100111111000101100111000101100110100100011101011010000001101010010011111100010110011100010100011010010001110101101000000110101001010000100001 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100101110111100010010100101000010110011100011001011010000001110110010100101000010110011100011000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b1001011000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SRVAL bound to: 20'b00000000000000000000 
	Parameter WRITE_MODE bound to: WRITE_FIRST - type: string 
INFO: [Synth 8-113] binding component instance 'ram_1024_x_18' to cell 'RAMB16_S18' [C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/imports/weise/Downloads/RatSim v0.61/RatSimulator/prog_rom.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'prog_rom' (5#1) [C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/imports/weise/Downloads/RatSim v0.61/RatSimulator/prog_rom.vhd:29]
INFO: [Synth 8-3491] module 'REG_FILE' declared at 'C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/imports/weise/Desktop/REG_FILE/REG_FILE.srcs/sources_1/new/REG_FILE.vhd:34' bound to instance 'r_f' of component 'REG_FILE' [C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/new/MCU.vhd:303]
INFO: [Synth 8-638] synthesizing module 'REG_FILE' [C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/imports/weise/Desktop/REG_FILE/REG_FILE.srcs/sources_1/new/REG_FILE.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'REG_FILE' (6#1) [C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/imports/weise/Desktop/REG_FILE/REG_FILE.srcs/sources_1/new/REG_FILE.vhd:44]
INFO: [Synth 8-3491] module 'ALU_MUX' declared at 'C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/new/ALU_MUX.vhd:4' bound to instance 'a_m' of component 'ALU_MUX' [C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/new/MCU.vhd:311]
INFO: [Synth 8-638] synthesizing module 'ALU_MUX' [C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/new/ALU_MUX.vhd:11]
INFO: [Synth 8-226] default block is never used [C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/new/ALU_MUX.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'ALU_MUX' (7#1) [C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/new/ALU_MUX.vhd:11]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/imports/weise/Desktop/RAT4/RAT4.srcs/sources_1/new/ALU.vhd:7' bound to instance 'ar_lu' of component 'ALU' [C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/new/MCU.vhd:316]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/imports/weise/Desktop/RAT4/RAT4.srcs/sources_1/new/ALU.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'ALU' (8#1) [C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/imports/weise/Desktop/RAT4/RAT4.srcs/sources_1/new/ALU.vhd:17]
INFO: [Synth 8-3491] module 'cz_flags' declared at 'C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/new/cz_flags.vhd:4' bound to instance 'flags' of component 'cz_flags' [C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/new/MCU.vhd:324]
INFO: [Synth 8-638] synthesizing module 'cz_flags' [C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/new/cz_flags.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'cz_flags' (9#1) [C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/new/cz_flags.vhd:18]
INFO: [Synth 8-3491] module 'int_f' declared at 'C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/new/int_f.vhd:4' bound to instance 'i_f' of component 'int_f' [C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/new/MCU.vhd:349]
INFO: [Synth 8-638] synthesizing module 'int_f' [C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/new/int_f.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'int_f' (10#1) [C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/new/int_f.vhd:11]
INFO: [Synth 8-3491] module 'stack_pointer' declared at 'C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/imports/Desktop/SP/SP.srcs/sources_1/new/stack_pointer.vhd:5' bound to instance 'stackpointer' of component 'stack_pointer' [C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/new/MCU.vhd:354]
INFO: [Synth 8-638] synthesizing module 'stack_pointer' [C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/imports/Desktop/SP/SP.srcs/sources_1/new/stack_pointer.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'stack_pointer' (11#1) [C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/imports/Desktop/SP/SP.srcs/sources_1/new/stack_pointer.vhd:16]
INFO: [Synth 8-3491] module 'Scratch_RAM' declared at 'C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/imports/Desktop/REG_FILE/REG_FILE.srcs/sources_1/new/Scratch_RAM.vhd:5' bound to instance 'scratchram' of component 'Scratch_RAM' [C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/new/MCU.vhd:362]
INFO: [Synth 8-638] synthesizing module 'Scratch_RAM' [C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/imports/Desktop/REG_FILE/REG_FILE.srcs/sources_1/new/Scratch_RAM.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Scratch_RAM' (12#1) [C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/imports/Desktop/REG_FILE/REG_FILE.srcs/sources_1/new/Scratch_RAM.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'MCU' (13#1) [C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/new/MCU.vhd:15]
INFO: [Synth 8-3491] module 'sseg_dec' declared at 'C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/imports/weise/Desktop/CPE133/sseg.vhd:22' bound to instance 'SG' of component 'sseg_dec' [C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/imports/Desktop/RAT_Wrapper.vhd:136]
INFO: [Synth 8-638] synthesizing module 'sseg_dec' [C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/imports/weise/Desktop/CPE133/sseg.vhd:32]
INFO: [Synth 8-3491] module 'bin2bcdconv' declared at 'C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/imports/weise/Desktop/CPE133/sseg.vhd:136' bound to instance 'my_conv' of component 'bin2bcdconv' [C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/imports/weise/Desktop/CPE133/sseg.vhd:56]
INFO: [Synth 8-638] synthesizing module 'bin2bcdconv' [C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/imports/weise/Desktop/CPE133/sseg.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'bin2bcdconv' (14#1) [C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/imports/weise/Desktop/CPE133/sseg.vhd:146]
INFO: [Synth 8-3491] module 'clk_div' declared at 'C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/imports/weise/Desktop/CPE133/sseg.vhd:236' bound to instance 'my_clk' of component 'clk_div' [C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/imports/weise/Desktop/CPE133/sseg.vhd:62]
INFO: [Synth 8-638] synthesizing module 'clk_div' [C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/imports/weise/Desktop/CPE133/sseg.vhd:241]
INFO: [Synth 8-256] done synthesizing module 'clk_div' (15#1) [C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/imports/weise/Desktop/CPE133/sseg.vhd:241]
INFO: [Synth 8-226] default block is never used [C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/imports/weise/Desktop/CPE133/sseg.vhd:112]
INFO: [Synth 8-256] done synthesizing module 'sseg_dec' (16#1) [C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/imports/weise/Desktop/CPE133/sseg.vhd:32]
INFO: [Synth 8-3491] module 'vgaDriverBuffer' declared at 'C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/imports/Desktop/vgaDriverBuffer.vhd:19' bound to instance 'VGA' of component 'vgaDriverBuffer' [C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/imports/Desktop/RAT_Wrapper.vhd:144]
INFO: [Synth 8-638] synthesizing module 'vgaDriverBuffer' [C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/imports/Desktop/vgaDriverBuffer.vhd:32]
INFO: [Synth 8-3491] module 'ram2k_8' declared at 'C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/imports/Desktop/ram2k_8.vhd:17' bound to instance 'frameBuffer' of component 'ram2k_8' [C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/imports/Desktop/vgaDriverBuffer.vhd:77]
INFO: [Synth 8-638] synthesizing module 'ram2k_8' [C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/imports/Desktop/ram2k_8.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'ram2k_8' (17#1) [C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/imports/Desktop/ram2k_8.vhd:27]
INFO: [Synth 8-3491] module 'VGAdrive' declared at 'C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/imports/Desktop/VGAdrive.vhd:19' bound to instance 'vga_out' of component 'VGAdrive' [C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/imports/Desktop/vgaDriverBuffer.vhd:85]
INFO: [Synth 8-638] synthesizing module 'VGAdrive' [C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/imports/Desktop/VGAdrive.vhd:44]
INFO: [Synth 8-4471] merging register 'row_reg[9:0]' into 'vertical_reg[9:0]' [C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/imports/Desktop/VGAdrive.vhd:109]
INFO: [Synth 8-4471] merging register 'column_reg[9:0]' into 'horizontal_reg[9:0]' [C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/imports/Desktop/VGAdrive.vhd:110]
WARNING: [Synth 8-6014] Unused sequential element row_reg was removed.  [C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/imports/Desktop/VGAdrive.vhd:109]
WARNING: [Synth 8-6014] Unused sequential element column_reg was removed.  [C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/imports/Desktop/VGAdrive.vhd:110]
INFO: [Synth 8-256] done synthesizing module 'VGAdrive' (18#1) [C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/imports/Desktop/VGAdrive.vhd:44]
INFO: [Synth 8-3491] module 'vga_clk_div' declared at 'C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/imports/Desktop/vga_clk_div.vhd:14' bound to instance 'vga_clk' of component 'vga_clk_div' [C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/imports/Desktop/vgaDriverBuffer.vhd:106]
INFO: [Synth 8-638] synthesizing module 'vga_clk_div' [C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/imports/Desktop/vga_clk_div.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'vga_clk_div' (19#1) [C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/imports/Desktop/vga_clk_div.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'vgaDriverBuffer' (20#1) [C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/imports/Desktop/vgaDriverBuffer.vhd:32]
INFO: [Synth 8-3491] module 'RandGen' declared at 'C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/new/RNG.vhd:4' bound to instance 'RAND' of component 'RandGen' [C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/imports/Desktop/RAT_Wrapper.vhd:158]
INFO: [Synth 8-638] synthesizing module 'RandGen' [C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/new/RNG.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'RandGen' (21#1) [C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/new/RNG.vhd:10]
WARNING: [Synth 8-614] signal 's_LDR' is read in the process but is not in the sensitivity list [C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/imports/Desktop/RAT_Wrapper.vhd:175]
WARNING: [Synth 8-614] signal 's_RNG' is read in the process but is not in the sensitivity list [C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/imports/Desktop/RAT_Wrapper.vhd:175]
INFO: [Synth 8-256] done synthesizing module 'RAT_wrapper' (22#1) [C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/imports/Desktop/RAT_Wrapper.vhd:33]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 413.488 ; gain = 155.172
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 413.488 ; gain = 155.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 413.488 ; gain = 155.172
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/constrs_1/new/RAT_Constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'INT'. [C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/constrs_1/new/RAT_Constraints.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/constrs_1/new/RAT_Constraints.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'INT'. [C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/constrs_1/new/RAT_Constraints.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/constrs_1/new/RAT_Constraints.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/constrs_1/new/RAT_Constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/constrs_1/new/RAT_Constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/RAT_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/RAT_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  RAMB16_S18 => RAMB18E1: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 751.723 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 751.723 ; gain = 493.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 751.723 ; gain = 493.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 751.723 ; gain = 493.406
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'PS_reg' in module 'ControlUnit'
INFO: [Synth 8-5546] ROM "ALU_OPY_SEL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "I_SET" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "I_CLR" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PC_MUX_SEL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RF_WR_SEL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SP_LD" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SP_INCR" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SP_DECR" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SCR_WE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SCR_ADDR_SEL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SCR_DATA_SEL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IO_STRB" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLG_C_SET" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLG_C_CLR" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLG_LD_SEL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "FLG_SHAD_LD" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RST" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "PC_INC" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/imports/weise/Desktop/RAT4/RAT4.srcs/sources_1/new/ALU.vhd:33]
INFO: [Synth 8-5546] ROM "Z" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.srcs/sources_1/imports/Desktop/SP/SP.srcs/sources_1/new/stack_pointer.vhd:23]
INFO: [Synth 8-5544] ROM "MMSD_OUT" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "tmp_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "div_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_clkf" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "div_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "r_vga_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "s_int" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "r_LEDS" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_vga_wa" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_in" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 st_init |                             0001 |                               00
                st_fetch |                             0010 |                               01
                 st_exec |                             0100 |                               10
                  intrpt |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'PS_reg' using encoding 'one-hot' in module 'ControlUnit'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 751.723 ; gain = 493.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 12    
	   2 Input      4 Bit       Adders := 1     
	   7 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---XORs : 
	   2 Input      9 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 7     
	   4 Input     10 Bit        Muxes := 1     
	  16 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 24    
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 7     
	  48 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	  48 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 6     
	  48 Input      1 Bit        Muxes := 14    
	   4 Input      1 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 18    
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module RAT_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
Module ControlUnit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	  48 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	  48 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 3     
	  48 Input      1 Bit        Muxes := 14    
	   4 Input      1 Bit        Muxes := 16    
Module programCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pc_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
Module ALU_MUX 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 2     
+---XORs : 
	   2 Input      9 Bit         XORs := 1     
+---Muxes : 
	  16 Input      9 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module cz_flags 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module int_f 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module stack_pointer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module MCU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
Module bin2bcdconv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 10    
	   2 Input      4 Bit       Adders := 1     
	   7 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 19    
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module clk_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sseg_dec 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
Module VGAdrive 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module vga_clk_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module RandGen 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "CPU/cu/FLG_LD_SEL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CPU/cu/FLG_C_CLR" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CPU/cu/FLG_C_SET" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CPU/cu/IO_STRB" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CPU/cu/SCR_DATA_SEL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CPU/cu/SCR_ADDR_SEL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CPU/cu/SCR_WE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CPU/cu/SP_DECR" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CPU/cu/SP_INCR" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CPU/cu/SP_LD" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CPU/cu/RF_WR_SEL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CPU/cu/PC_MUX_SEL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CPU/cu/I_CLR" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CPU/cu/I_SET" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CPU/cu/ALU_OPY_SEL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CPU/ar_lu/Z" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "SG/my_clk/div_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SG/my_clk/tmp_clk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "VGA/vga_clk/div_cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "VGA/vga_clk/tmp_clkf" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "r_LEDS" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "O150" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_in" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_vga_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_vga_wa" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 751.723 ; gain = 493.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+-----------------+---------------+----------------+
|Module Name | RTL Object      | Depth x Width | Implemented As | 
+------------+-----------------+---------------+----------------+
|ControlUnit | FLG_Z_LD        | 128x1         | LUT            | 
|ControlUnit | FLG_C_LD        | 128x1         | LUT            | 
|ControlUnit | RF_WR           | 128x1         | LUT            | 
|RAT_wrapper | CPU/cu/FLG_Z_LD | 128x1         | LUT            | 
|RAT_wrapper | CPU/cu/FLG_C_LD | 128x1         | LUT            | 
|RAT_wrapper | CPU/cu/RF_WR    | 128x1         | LUT            | 
+------------+-----------------+---------------+----------------+


Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+-------------------------+-----------+----------------------+-------------------+
|Module Name | RTL Object              | Inference | Size (Depth x Width) | Primitives        | 
+------------+-------------------------+-----------+----------------------+-------------------+
|RAT_wrapper | VGA/frameBuffer/mem_reg | Implied   | 2 K x 8              | RAM128X1D x 128   | 
|RAT_wrapper | CPU/r_f/ram_reg         | Implied   | 32 x 8               | RAM32X1D x 8      | 
|RAT_wrapper | CPU/scratchram/ram_reg  | Implied   | 256 x 10             | RAM256X1S x 10    | 
+------------+-------------------------+-----------+----------------------+-------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 751.723 ; gain = 493.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 792.227 ; gain = 533.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+-------------------------+-----------+----------------------+-------------------+
|Module Name | RTL Object              | Inference | Size (Depth x Width) | Primitives        | 
+------------+-------------------------+-----------+----------------------+-------------------+
|RAT_wrapper | VGA/frameBuffer/mem_reg | Implied   | 2 K x 8              | RAM128X1D x 128   | 
|RAT_wrapper | CPU/r_f/ram_reg         | Implied   | 32 x 8               | RAM32X1D x 8      | 
|RAT_wrapper | CPU/scratchram/ram_reg  | Implied   | 256 x 10             | RAM256X1S x 10    | 
+------------+-------------------------+-----------+----------------------+-------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'p_0_in[0]' (FDR) to 'VGA/vga_out/horizontal_reg[4]'
INFO: [Synth 8-3886] merging instance 'p_0_in[1]' (FDR) to 'VGA/vga_out/horizontal_reg[5]'
INFO: [Synth 8-3886] merging instance 'p_0_in[2]' (FDR) to 'VGA/vga_out/horizontal_reg[6]'
INFO: [Synth 8-3886] merging instance 'p_0_in[3]' (FDR) to 'VGA/vga_out/horizontal_reg[7]'
INFO: [Synth 8-3886] merging instance 'p_0_in[4]' (FDR) to 'VGA/vga_out/horizontal_reg[8]'
INFO: [Synth 8-3886] merging instance 'p_0_in[5]' (FDR) to 'VGA/vga_out/horizontal_reg[9]'
INFO: [Synth 8-3886] merging instance 'p_0_in[6]' (FD) to 'VGA/vga_out/vertical_reg[4]'
INFO: [Synth 8-3886] merging instance 'p_0_in[7]' (FD) to 'VGA/vga_out/vertical_reg[5]'
INFO: [Synth 8-3886] merging instance 'p_0_in[8]' (FD) to 'VGA/vga_out/vertical_reg[6]'
INFO: [Synth 8-3886] merging instance 'p_0_in[9]' (FD) to 'VGA/vga_out/vertical_reg[7]'
INFO: [Synth 8-3886] merging instance 'p_0_in[10]' (FD) to 'VGA/vga_out/vertical_reg[8]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 802.563 ; gain = 544.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 802.563 ; gain = 544.246
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 802.563 ; gain = 544.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 802.563 ; gain = 544.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 802.563 ; gain = 544.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 802.563 ; gain = 544.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 802.563 ; gain = 544.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |CARRY4     |    27|
|3     |LUT1       |     6|
|4     |LUT2       |    43|
|5     |LUT3       |    47|
|6     |LUT4       |    57|
|7     |LUT5       |    77|
|8     |LUT6       |   250|
|9     |MUXF7      |    42|
|10    |MUXF8      |    16|
|11    |RAM128X1D  |   128|
|12    |RAM256X1S  |    10|
|13    |RAM32X1D   |     8|
|14    |RAMB16_S18 |     1|
|15    |FDCE       |    21|
|16    |FDPE       |    15|
|17    |FDRE       |   174|
|18    |IBUF       |    13|
|19    |OBUF       |    30|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------+----------------+------+
|      |Instance         |Module          |Cells |
+------+-----------------+----------------+------+
|1     |top              |                |   968|
|2     |  CPU            |MCU             |   342|
|3     |    ar_lu        |ALU             |    22|
|4     |    cu           |ControlUnit     |     7|
|5     |    flags        |cz_flags        |     5|
|6     |    i_f          |int_f           |     3|
|7     |    p_r          |prog_rom        |   199|
|8     |    pr_c         |PC              |    22|
|9     |      progCount  |programCounter  |    22|
|10    |    r_f          |REG_FILE        |    49|
|11    |    scratchram   |Scratch_RAM     |    10|
|12    |    stackpointer |stack_pointer   |    25|
|13    |  RAND           |RandGen         |    37|
|14    |  SG             |sseg_dec        |    70|
|15    |    my_clk       |clk_div         |    52|
|16    |  VGA            |vgaDriverBuffer |   382|
|17    |    frameBuffer  |ram2k_8         |   256|
|18    |    vga_clk      |vga_clk_div     |    52|
|19    |    vga_out      |VGAdrive        |    74|
+------+-----------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 802.563 ; gain = 544.246
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 802.563 ; gain = 206.012
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 802.563 ; gain = 544.246
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 245 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 147 instances were transformed.
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 128 instances
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 10 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 8 instances
  RAMB16_S18 => RAMB18E1: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
156 Infos, 6 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 802.563 ; gain = 557.250
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/SimWang/Documents/CPE233/Final Project/tetris txt/RAT_MCU_v2/RAT_MCU.runs/synth_1/RAT_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file RAT_wrapper_utilization_synth.rpt -pb RAT_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 802.563 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Dec  9 20:58:55 2018...
