/*
 * Copyright (c) 2023 Huawei Device Co., Ltd.
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *     http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 */

#include "aarch64_phi_elimination.h"
#include "aarch64_cg.h"

namespace maplebe {
RegOperand &AArch64PhiEliminate::CreateTempRegForCSSA(RegOperand &oriOpnd)
{
    return *phiEliAlloc.New<RegOperand>(GetAndIncreaseTempRegNO(), oriOpnd.GetSize(), oriOpnd.GetRegisterType());
}

Insn &AArch64PhiEliminate::CreateMov(RegOperand &destOpnd, RegOperand &fromOpnd)
{
    DEBUG_ASSERT(destOpnd.GetRegisterType() == fromOpnd.GetRegisterType(), "do not support this move in aarch64");
    bool is64bit = destOpnd.GetSize() == k64BitSize;
    bool isFloat = destOpnd.IsOfFloatOrSIMDClass();
    Insn *insn = nullptr;
    if (destOpnd.GetSize() == k128BitSize) {
        DEBUG_ASSERT(isFloat, "unexpect 128bit int operand in aarch64");
        insn = &cgFunc->GetInsnBuilder()->BuildVectorInsn(MOP_vmovvv, AArch64CG::kMd[MOP_vmovvv]);
        insn->AddOpndChain(destOpnd).AddOpndChain(fromOpnd);
        auto *vecSpecSrc = cgFunc->GetMemoryPool()->New<VectorRegSpec>(k128BitSize >> k3ByteSize, k8BitSize);
        auto *vecSpecDest = cgFunc->GetMemoryPool()->New<VectorRegSpec>(k128BitSize >> k3ByteSize, k8BitSize);
        static_cast<VectorInsn *>(insn)->PushRegSpecEntry(vecSpecDest).PushRegSpecEntry(vecSpecSrc);
    } else {
        insn = &cgFunc->GetInsnBuilder()->BuildInsn(
            is64bit ? isFloat ? MOP_xvmovd : MOP_xmovrr : isFloat ? MOP_xvmovs : MOP_wmovrr, destOpnd, fromOpnd);
    }
    /* restore validBitNum */
    if (destOpnd.GetValidBitsNum() != k64BitSize && destOpnd.GetValidBitsNum() != k32BitSize) {
        destOpnd.SetValidBitsNum(destOpnd.GetSize());
    }
    if (fromOpnd.GetValidBitsNum() != k64BitSize && fromOpnd.GetValidBitsNum() != k32BitSize) {
        fromOpnd.SetValidBitsNum(fromOpnd.GetSize());
    }
    /* copy remat info */
    MaintainRematInfo(destOpnd, fromOpnd, true);
    DEBUG_ASSERT(insn != nullptr, "create move insn failed");
    insn->SetIsPhiMovInsn(true);
    return *insn;
}

RegOperand &AArch64PhiEliminate::GetCGVirtualOpearnd(RegOperand &ssaOpnd, const Insn &curInsn)
{
    VRegVersion *ssaVersion = GetSSAInfo()->FindSSAVersion(ssaOpnd.GetRegisterNumber());
    DEBUG_ASSERT(ssaVersion != nullptr, "find ssaVersion failed");
    DEBUG_ASSERT(!ssaVersion->IsDeleted(), "ssaVersion has been deleted");
    RegOperand *regForRecreate = &ssaOpnd;
    if (curInsn.GetMachineOpcode() != MOP_asm && !curInsn.IsVectorOp() && !curInsn.IsSpecialIntrinsic() &&
        ssaVersion->GetAllUseInsns().empty() && !curInsn.IsAtomic()) {
        CHECK_FATAL(false, "plz delete dead version");
    }
    if (GetSSAInfo()->IsNoDefVReg(ssaOpnd.GetRegisterNumber())) {
        regForRecreate = MakeRoomForNoDefVreg(ssaOpnd);
    } else {
        DEBUG_ASSERT(regForRecreate->IsSSAForm(), "Opnd is not in ssa form");
    }
    RegOperand &newReg = cgFunc->GetOrCreateVirtualRegisterOperand(*regForRecreate);

    DUInsnInfo *defInfo = ssaVersion->GetDefInsnInfo();
    Insn *defInsn = defInfo != nullptr ? defInfo->GetInsn() : nullptr;
    /*
     * case1 : both def/use
     * case2 : inline-asm  (do not do aggressive optimization) "0"
     * case3 : cc flag operand
     */
    if (defInsn != nullptr) {
        /* case 1 */
        uint32 defUseIdx = defInsn->GetBothDefUseOpnd();
        if (defUseIdx != kInsnMaxOpnd) {
            if (defInfo->GetOperands().count(defUseIdx)) {
                CHECK_FATAL(defInfo->GetOperands()[defUseIdx] == 1, "multiple definiation");
                Operand &preRegOpnd = defInsn->GetOperand(defUseIdx);
                DEBUG_ASSERT(preRegOpnd.IsRegister(), "unexpect operand type");
                newReg.SetRegisterNumber(static_cast<RegOperand &>(preRegOpnd).GetRegisterNumber());
            }
        }
        /* case 2 */
        if (defInsn->GetMachineOpcode() == MOP_asm) {
            auto &inputList = static_cast<ListOperand &>(defInsn->GetOperand(kAsmInputListOpnd));
            VRegVersion *LastVersion = nullptr;
            for (auto inputReg : inputList.GetOperands()) {
                LastVersion = GetSSAInfo()->FindSSAVersion(inputReg->GetRegisterNumber());
                if (LastVersion != nullptr && LastVersion->GetOriginalRegNO() == ssaVersion->GetOriginalRegNO()) {
                    break;
                }
                LastVersion = nullptr;
            }
            if (LastVersion != nullptr) {
                newReg.SetRegisterNumber(LastVersion->GetSSAvRegOpnd()->GetRegisterNumber());
            } else {
                const MapleMap<uint32, uint32> &bindingMap = defInsn->GetRegBinding();
                auto pairIt = bindingMap.find(ssaVersion->GetOriginalRegNO());
                if (pairIt != bindingMap.end()) {
                    newReg.SetRegisterNumber(pairIt->second);
                }
            }
        }
        /* case 3 */
        if (ssaVersion->GetOriginalRegNO() == kRFLAG) {
            newReg.SetRegisterNumber(kRFLAG);
        }
    } else {
        newReg.SetRegisterNumber(ssaVersion->GetOriginalRegNO());
    }
    MaintainRematInfo(newReg, ssaOpnd, true);
    newReg.SetOpndOutOfSSAForm();
    return newReg;
}

void AArch64PhiEliminate::AppendMovAfterLastVregDef(BB &bb, Insn &movInsn) const
{
    Insn *posInsn = nullptr;
    bool isPosPhi = false;
    FOR_BB_INSNS_REV(insn, &bb) {
        if (insn->IsPhi()) {
            posInsn = insn;
            isPosPhi = true;
            break;
        }
        if (!insn->IsMachineInstruction()) {
            continue;
        }
        if (insn->IsBranch()) {
            posInsn = insn;
            continue;
        }
        break;
    }
    CHECK_FATAL(posInsn != nullptr, "insert mov for phi failed");
    if (isPosPhi) {
        bb.InsertInsnAfter(*posInsn, movInsn);
    } else {
        bb.InsertInsnBefore(*posInsn, movInsn);
    }
}

/* copy remat info */
void AArch64PhiEliminate::MaintainRematInfo(RegOperand &destOpnd, RegOperand &fromOpnd, bool isCopy)
{
    if (CGOptions::GetRematLevel() > 0 && isCopy) {
        if (fromOpnd.IsSSAForm()) {
            VRegVersion *fromSSAVersion = GetSSAInfo()->FindSSAVersion(fromOpnd.GetRegisterNumber());
            DEBUG_ASSERT(fromSSAVersion != nullptr, "nullptr check");
            regno_t rematRegNO = fromSSAVersion->GetOriginalRegNO();
            MIRPreg *fPreg = static_cast<AArch64CGFunc *>(cgFunc)->GetPseudoRegFromVirtualRegNO(rematRegNO);
            if (fPreg != nullptr) {
                PregIdx fPregIdx =
                    cgFunc->GetFunction().GetPregTab()->GetPregIdxFromPregno(static_cast<uint32>(fPreg->GetPregNo()));
                RecordRematInfo(destOpnd.GetRegisterNumber(), fPregIdx);
            }
        } else {
            regno_t rematRegNO = fromOpnd.GetRegisterNumber();
            PregIdx fPreg = FindRematInfo(rematRegNO);
            if (fPreg > 0) {
                RecordRematInfo(destOpnd.GetRegisterNumber(), fPreg);
            }
        }
    }
}

void AArch64PhiEliminate::ReCreateRegOperand(Insn &insn)
{
    auto opndNum = static_cast<int32>(insn.GetOperandSize());
    for (int i = opndNum - 1; i >= 0; --i) {
        Operand &opnd = insn.GetOperand(static_cast<uint32>(i));
        A64OperandPhiElmVisitor a64OpndPhiElmVisitor(this, insn, i);
        opnd.Accept(a64OpndPhiElmVisitor);
    }
}

void A64OperandPhiElmVisitor::Visit(RegOperand *v)
{
    if (v->IsSSAForm()) {
        DEBUG_ASSERT(v->GetRegisterNumber() != kRFLAG, "both condi and reg");
        insn->SetOperand(idx, a64PhiEliminator->GetCGVirtualOpearnd(*v, *insn));
    }
}

void A64OperandPhiElmVisitor::Visit(ListOperand *v)
{
    std::list<RegOperand *> tempRegStore;
    auto &opndList = v->GetOperands();

    while (!opndList.empty()) {
        auto *regOpnd = opndList.front();
        opndList.pop_front();

        if (regOpnd->IsSSAForm()) {
            tempRegStore.push_back(&a64PhiEliminator->GetCGVirtualOpearnd(*regOpnd, *insn));
        } else {
            tempRegStore.push_back(regOpnd);
        }
    }

    DEBUG_ASSERT(v->GetOperands().empty(), "need to clean list");
    v->GetOperands().assign(tempRegStore.begin(), tempRegStore.end());
}

void A64OperandPhiElmVisitor::Visit(MemOperand *a64MemOpnd)
{
    RegOperand *baseRegOpnd = a64MemOpnd->GetBaseRegister();
    RegOperand *indexRegOpnd = a64MemOpnd->GetIndexRegister();
    if ((baseRegOpnd != nullptr && baseRegOpnd->IsSSAForm()) ||
        (indexRegOpnd != nullptr && indexRegOpnd->IsSSAForm())) {
        if (baseRegOpnd != nullptr && baseRegOpnd->IsSSAForm()) {
            a64MemOpnd->SetBaseRegister(a64PhiEliminator->GetCGVirtualOpearnd(*baseRegOpnd, *insn));
        }
        if (indexRegOpnd != nullptr && indexRegOpnd->IsSSAForm()) {
            a64MemOpnd->SetIndexRegister(a64PhiEliminator->GetCGVirtualOpearnd(*indexRegOpnd, *insn));
        }
    }
}
}  // namespace maplebe
