// Seed: 1446403929
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_4;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    input supply0 id_2,
    input supply1 id_3,
    output logic id_4,
    inout wire id_5,
    input supply1 id_6,
    input logic id_7,
    output wor id_8,
    input tri0 id_9,
    input logic id_10,
    output logic id_11,
    output uwire id_12,
    input wand id_13
);
  initial id_5 = id_3;
  always id_4 <= id_7;
  supply1 id_15, id_16, id_17 = 1'h0;
  always
    for (id_8 = id_16; !id_13; id_16 = {(1), id_9, 1})
      @(posedge 1'd0 or posedge id_17) id_11 <= #id_15 1;
  logic id_18, id_19;
  assign id_16 = id_18 && 1;
  assign id_18 = id_10;
  wire id_20, id_21;
  id_22(
      1'b0
  );
  wire id_23 = 1, id_24;
  assign id_12 = 1'b0;
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20
  );
endmodule
