<p align="right"><a href="../../docs-cn/README.md">简体中文</a> | <a href="../../docs-jp/README.md">日本語</a></p>
<table width="100%">
  <tr width="100%">
    <td align="center"><img src="https://www.xilinx.com/content/dam/xilinx/imgs/press/media-kits/corporate/xilinx-logo.png" width="30%"/><h1>Embedded Design Tutorials</h1>
    </td>
 </tr>
 </table>

| Tutorial | Description |
| ------ | ----------- |
| [Versal ACAP Embedded Design Tutorial (UG1305)](./Versal-EDT)   | An introduction to using the Xilinx&reg; Vivado&reg; Design Suite flow for a Versal&trade; VMK180/VCK190 evaluation board. |
| [Zynq-7000 Embedded Design Tutorial (UG1165)](./Zynq7000-EDT) | An introduction to using the Vivado Design Suite flow and the Vitis™ unified software platform with a Zynq®-7000 SoC device. The examples are targeted for the Xilinx ZC702 Rev 1.0 evaluation board. |
| [Zynq MPSoC Embedded Design Tutorial (UG1209)](./ZynqMPSoC-EDT)    | An introduction to using the Vivado Design Suite flow and the Vitis software platform with a Zynq® UltraScale+™ MPSoC. The examples are targeted for the Xilinx ZCU102 Rev 1.0 and Rev 1.1 evaluation boards. |


<p align="center"><sup>Copyright&copy; 2019-2021 Xilinx</sup></p>
