Analysis & Synthesis report for riscv_cpu
Fri Oct 25 22:41:27 2024
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |top|current_state
 12. State Machine - |top|CPU:U5|ControlUnit:CU|current_state
 13. State Machine - |top|KeypadScanner:U3|current_state
 14. State Machine - |top|KeypadScanner:U2|current_state
 15. State Machine - |top|LCDDriver:U1|current_state
 16. Registers Removed During Synthesis
 17. Removed Registers Triggering Further Register Optimizations
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Registers Packed Into Inferred Megafunctions
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Source assignments for Memory:U4|IpMem:IP_MEM|altsyncram:altsyncram_component|altsyncram_uov3:auto_generated
 23. Source assignments for CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated
 24. Source assignments for CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider
 25. Source assignments for CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider
 26. Source assignments for CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_4no:auto_generated|altsyncram_ab81:altsyncram2
 27. Source assignments for CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_ano:auto_generated|altsyncram_fb81:altsyncram2
 28. Source assignments for CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_2no:auto_generated|altsyncram_6b81:altsyncram2
 29. Source assignments for CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_bno:auto_generated|altsyncram_2b81:altsyncram2
 30. Source assignments for CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_9no:auto_generated|altsyncram_5b81:altsyncram2
 31. Source assignments for CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|altshift_taps:dffe52_rtl_0|shift_taps_gmq:auto_generated|altsyncram_jf81:altsyncram2
 32. Parameter Settings for User Entity Instance: KeypadScanner:U2
 33. Parameter Settings for User Entity Instance: KeypadScanner:U3
 34. Parameter Settings for User Entity Instance: Memory:U4|IpMem:IP_MEM|altsyncram:altsyncram_component
 35. Parameter Settings for User Entity Instance: CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component
 36. Parameter Settings for User Entity Instance: CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component
 37. Parameter Settings for User Entity Instance: PLL:U6|altpll:altpll_component
 38. Parameter Settings for Inferred Entity Instance: CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|altshift_taps:DFFQuotient_rtl_0
 39. Parameter Settings for Inferred Entity Instance: CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|altshift_taps:DFFQuotient_rtl_1
 40. Parameter Settings for Inferred Entity Instance: CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|altshift_taps:DFFQuotient_rtl_2
 41. Parameter Settings for Inferred Entity Instance: CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|altshift_taps:DFFQuotient_rtl_3
 42. Parameter Settings for Inferred Entity Instance: CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|altshift_taps:DFFQuotient_rtl_4
 43. Parameter Settings for Inferred Entity Instance: CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|altshift_taps:dffe52_rtl_0
 44. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
 45. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0
 46. altsyncram Parameter Settings by Entity Instance
 47. lpm_mult Parameter Settings by Entity Instance
 48. altpll Parameter Settings by Entity Instance
 49. altshift_taps Parameter Settings by Entity Instance
 50. Port Connectivity Checks: "CPU:U5|ALU:ALU|Divider:DIV1"
 51. Port Connectivity Checks: "CPU:U5|ALU:ALU|Multiplier:MUL1"
 52. Port Connectivity Checks: "CPU:U5"
 53. Port Connectivity Checks: "Memory:U4"
 54. Port Connectivity Checks: "LCDDriver:U1"
 55. Post-Synthesis Netlist Statistics for Top Partition
 56. Elapsed Time Per Partition
 57. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Oct 25 22:41:27 2024       ;
; Quartus Prime Version              ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                      ; riscv_cpu                                   ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 6,834                                       ;
;     Total combinational functions  ; 5,363                                       ;
;     Dedicated logic registers      ; 2,067                                       ;
; Total registers                    ; 2067                                        ;
; Total pins                         ; 57                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 16,600                                      ;
; Embedded Multiplier 9-bit elements ; 8                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE15F23C8       ;                    ;
; Top-level entity name                                            ; top                ; riscv_cpu          ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; VHDL Show LMF Mapping Messages                                   ; Off                ;                    ;
; VHDL Version                                                     ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                  ; Library ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------+---------+
; src/KeypadScanner.vhd            ; yes             ; User VHDL File                         ; C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/KeypadScanner.vhd          ;         ;
; src/top.vhd                      ; yes             ; User VHDL File                         ; C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/top.vhd                    ;         ;
; src/LCDDriver.vhd                ; yes             ; User VHDL File                         ; C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/LCDDriver.vhd              ;         ;
; src/SevenSegmentController.vhd   ; yes             ; User VHDL File                         ; C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/SevenSegmentController.vhd ;         ;
; src/CPU.vhd                      ; yes             ; User VHDL File                         ; C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/CPU.vhd                    ;         ;
; src/InstDecoder.vhd              ; yes             ; User VHDL File                         ; C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/InstDecoder.vhd            ;         ;
; src/RegisterFile.vhd             ; yes             ; User VHDL File                         ; C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/RegisterFile.vhd           ;         ;
; src/ByteEnableEncoder.vhd        ; yes             ; User VHDL File                         ; C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/ByteEnableEncoder.vhd      ;         ;
; src/ProgramCounter.vhd           ; yes             ; User VHDL File                         ; C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/ProgramCounter.vhd         ;         ;
; src/ControlUnit.vhd              ; yes             ; User VHDL File                         ; C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/ControlUnit.vhd            ;         ;
; src/ALU.vhd                      ; yes             ; User VHDL File                         ; C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/ALU.vhd                    ;         ;
; src/Memory.vhd                   ; yes             ; User VHDL File                         ; C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/Memory.vhd                 ;         ;
; src/common_pkg.vhd               ; yes             ; User VHDL File                         ; C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/common_pkg.vhd             ;         ;
; src/IpMem.vhd                    ; yes             ; User Wizard-Generated File             ; C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/IpMem.vhd                  ;         ;
; src/Divider.vhd                  ; yes             ; User Wizard-Generated File             ; C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/Divider.vhd                ;         ;
; src/Multiplier.vhd               ; yes             ; User Wizard-Generated File             ; C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/Multiplier.vhd             ;         ;
; src/PLL.vhd                      ; yes             ; User Wizard-Generated File             ; C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/PLL.vhd                    ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf         ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratix_ram_block.inc  ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mux.inc            ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_decode.inc         ;         ;
; aglobal211.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/aglobal211.inc         ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_rdenreg.inc          ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altrom.inc             ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altram.inc             ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altdpram.inc           ;         ;
; db/altsyncram_uov3.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/db/altsyncram_uov3.tdf         ;         ;
; ipmem.mif                        ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/ipmem.mif                      ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf           ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_add_sub.inc        ;         ;
; multcore.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/multcore.inc           ;         ;
; bypassff.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/bypassff.inc           ;         ;
; altshift.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altshift.inc           ;         ;
; db/mult_7qs.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/db/mult_7qs.tdf                ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_divide.tdf         ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/abs_divider.inc        ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sign_div_unsign.inc    ;         ;
; db/lpm_divide_m9t.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/db/lpm_divide_m9t.tdf          ;         ;
; db/abs_divider_40h.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/db/abs_divider_40h.tdf         ;         ;
; db/alt_u_div_8tf.tdf             ; yes             ; Auto-Generated Megafunction            ; C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/db/alt_u_div_8tf.tdf           ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/db/add_sub_7pc.tdf             ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/db/add_sub_8pc.tdf             ;         ;
; db/lpm_abs_j0a.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/db/lpm_abs_j0a.tdf             ;         ;
; altpll.tdf                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf             ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratix_pll.inc        ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratixii_pll.inc      ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/cycloneii_pll.inc      ;         ;
; db/pll_altpll.v                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/db/pll_altpll.v                ;         ;
; altshift_taps.tdf                ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altshift_taps.tdf      ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_counter.inc        ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_compare.inc        ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_constant.inc       ;         ;
; db/shift_taps_4no.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/db/shift_taps_4no.tdf          ;         ;
; db/altsyncram_ab81.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/db/altsyncram_ab81.tdf         ;         ;
; db/cntr_bpf.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/db/cntr_bpf.tdf                ;         ;
; db/cmpr_pgc.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/db/cmpr_pgc.tdf                ;         ;
; db/shift_taps_ano.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/db/shift_taps_ano.tdf          ;         ;
; db/altsyncram_fb81.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/db/altsyncram_fb81.tdf         ;         ;
; db/cntr_apf.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/db/cntr_apf.tdf                ;         ;
; db/shift_taps_2no.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/db/shift_taps_2no.tdf          ;         ;
; db/altsyncram_6b81.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/db/altsyncram_6b81.tdf         ;         ;
; db/cntr_9pf.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/db/cntr_9pf.tdf                ;         ;
; db/shift_taps_bno.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/db/shift_taps_bno.tdf          ;         ;
; db/altsyncram_2b81.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/db/altsyncram_2b81.tdf         ;         ;
; db/cntr_7pf.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/db/cntr_7pf.tdf                ;         ;
; db/shift_taps_9no.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/db/shift_taps_9no.tdf          ;         ;
; db/altsyncram_5b81.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/db/altsyncram_5b81.tdf         ;         ;
; db/cntr_6pf.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/db/cntr_6pf.tdf                ;         ;
; db/cmpr_ogc.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/db/cmpr_ogc.tdf                ;         ;
; db/shift_taps_gmq.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/db/shift_taps_gmq.tdf          ;         ;
; db/altsyncram_jf81.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/db/altsyncram_jf81.tdf         ;         ;
; db/cntr_4pf.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/db/cntr_4pf.tdf                ;         ;
; db/lpm_divide_ghm.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/db/lpm_divide_ghm.tdf          ;         ;
; db/sign_div_unsign_8kh.tdf       ; yes             ; Auto-Generated Megafunction            ; C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/db/sign_div_unsign_8kh.tdf     ;         ;
; db/alt_u_div_44f.tdf             ; yes             ; Auto-Generated Megafunction            ; C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/db/alt_u_div_44f.tdf           ;         ;
; db/lpm_divide_k9m.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/db/lpm_divide_k9m.tdf          ;         ;
; db/sign_div_unsign_9kh.tdf       ; yes             ; Auto-Generated Megafunction            ; C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/db/sign_div_unsign_9kh.tdf     ;         ;
; db/alt_u_div_64f.tdf             ; yes             ; Auto-Generated Megafunction            ; C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/db/alt_u_div_64f.tdf           ;         ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                             ;
+---------------------------------------------+---------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                     ;
+---------------------------------------------+---------------------------------------------------------------------------+
; Estimated Total logic elements              ; 6,834                                                                     ;
;                                             ;                                                                           ;
; Total combinational functions               ; 5363                                                                      ;
; Logic element usage by number of LUT inputs ;                                                                           ;
;     -- 4 input functions                    ; 3268                                                                      ;
;     -- 3 input functions                    ; 1730                                                                      ;
;     -- <=2 input functions                  ; 365                                                                       ;
;                                             ;                                                                           ;
; Logic elements by mode                      ;                                                                           ;
;     -- normal mode                          ; 4378                                                                      ;
;     -- arithmetic mode                      ; 985                                                                       ;
;                                             ;                                                                           ;
; Total registers                             ; 2067                                                                      ;
;     -- Dedicated logic registers            ; 2067                                                                      ;
;     -- I/O registers                        ; 0                                                                         ;
;                                             ;                                                                           ;
; I/O pins                                    ; 57                                                                        ;
; Total memory bits                           ; 16600                                                                     ;
;                                             ;                                                                           ;
; Embedded Multiplier 9-bit elements          ; 8                                                                         ;
;                                             ;                                                                           ;
; Total PLLs                                  ; 1                                                                         ;
;     -- PLLs                                 ; 1                                                                         ;
;                                             ;                                                                           ;
; Maximum fan-out node                        ; PLL:U6|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 1992                                                                      ;
; Total fan-out                               ; 27181                                                                     ;
; Average fan-out                             ; 3.56                                                                      ;
+---------------------------------------------+---------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                                  ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                    ; Entity Name            ; Library Name ;
+-------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |top                                                        ; 5363 (224)          ; 2067 (75)                 ; 16600       ; 8            ; 0       ; 4         ; 57   ; 0            ; |top                                                                                                                                                                                                                                   ; top                    ; work         ;
;    |CPU:U5|                                                 ; 4564 (0)            ; 1844 (0)                  ; 216         ; 8            ; 0       ; 4         ; 0    ; 0            ; |top|CPU:U5                                                                                                                                                                                                                            ; CPU                    ; work         ;
;       |ALU:ALU|                                             ; 2151 (765)          ; 812 (0)                   ; 216         ; 8            ; 0       ; 4         ; 0    ; 0            ; |top|CPU:U5|ALU:ALU                                                                                                                                                                                                                    ; ALU                    ; work         ;
;          |Divider:DIV1|                                     ; 1292 (0)            ; 593 (0)                   ; 168         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|CPU:U5|ALU:ALU|Divider:DIV1                                                                                                                                                                                                       ; Divider                ; work         ;
;             |lpm_divide:LPM_DIVIDE_component|               ; 1292 (0)            ; 593 (0)                   ; 168         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component                                                                                                                                                                       ; lpm_divide             ; work         ;
;                |lpm_divide_m9t:auto_generated|              ; 1292 (0)            ; 593 (0)                   ; 168         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated                                                                                                                                         ; lpm_divide_m9t         ; work         ;
;                   |abs_divider_40h:divider|                 ; 1292 (64)           ; 593 (20)                  ; 168         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider                                                                                                                 ; abs_divider_40h        ; work         ;
;                      |alt_u_div_8tf:divider|                ; 1119 (1087)         ; 573 (560)                 ; 168         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider                                                                                           ; alt_u_div_8tf          ; work         ;
;                         |add_sub_8pc:add_sub_1|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|add_sub_8pc:add_sub_1                                                                     ; add_sub_8pc            ; work         ;
;                         |altshift_taps:DFFQuotient_rtl_0|   ; 8 (0)               ; 3 (0)                     ; 42          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|altshift_taps:DFFQuotient_rtl_0                                                           ; altshift_taps          ; work         ;
;                            |shift_taps_4no:auto_generated|  ; 8 (0)               ; 3 (0)                     ; 42          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_4no:auto_generated                             ; shift_taps_4no         ; work         ;
;                               |altsyncram_ab81:altsyncram2| ; 0 (0)               ; 0 (0)                     ; 42          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_4no:auto_generated|altsyncram_ab81:altsyncram2 ; altsyncram_ab81        ; work         ;
;                               |cntr_bpf:cntr1|              ; 8 (8)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_4no:auto_generated|cntr_bpf:cntr1              ; cntr_bpf               ; work         ;
;                         |altshift_taps:DFFQuotient_rtl_1|   ; 8 (0)               ; 3 (0)                     ; 48          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|altshift_taps:DFFQuotient_rtl_1                                                           ; altshift_taps          ; work         ;
;                            |shift_taps_ano:auto_generated|  ; 8 (0)               ; 3 (0)                     ; 48          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_ano:auto_generated                             ; shift_taps_ano         ; work         ;
;                               |altsyncram_fb81:altsyncram2| ; 0 (0)               ; 0 (0)                     ; 48          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_ano:auto_generated|altsyncram_fb81:altsyncram2 ; altsyncram_fb81        ; work         ;
;                               |cntr_apf:cntr1|              ; 8 (8)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_ano:auto_generated|cntr_apf:cntr1              ; cntr_apf               ; work         ;
;                         |altshift_taps:DFFQuotient_rtl_2|   ; 8 (0)               ; 3 (0)                     ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|altshift_taps:DFFQuotient_rtl_2                                                           ; altshift_taps          ; work         ;
;                            |shift_taps_2no:auto_generated|  ; 8 (0)               ; 3 (0)                     ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_2no:auto_generated                             ; shift_taps_2no         ; work         ;
;                               |altsyncram_6b81:altsyncram2| ; 0 (0)               ; 0 (0)                     ; 30          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_2no:auto_generated|altsyncram_6b81:altsyncram2 ; altsyncram_6b81        ; work         ;
;                               |cntr_9pf:cntr1|              ; 8 (8)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_2no:auto_generated|cntr_9pf:cntr1              ; cntr_9pf               ; work         ;
;                         |altshift_taps:DFFQuotient_rtl_3|   ; 2 (0)               ; 2 (0)                     ; 24          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|altshift_taps:DFFQuotient_rtl_3                                                           ; altshift_taps          ; work         ;
;                            |shift_taps_bno:auto_generated|  ; 2 (0)               ; 2 (0)                     ; 24          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_bno:auto_generated                             ; shift_taps_bno         ; work         ;
;                               |altsyncram_2b81:altsyncram2| ; 0 (0)               ; 0 (0)                     ; 24          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_bno:auto_generated|altsyncram_2b81:altsyncram2 ; altsyncram_2b81        ; work         ;
;                               |cntr_7pf:cntr1|              ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_bno:auto_generated|cntr_7pf:cntr1              ; cntr_7pf               ; work         ;
;                         |altshift_taps:DFFQuotient_rtl_4|   ; 5 (0)               ; 2 (0)                     ; 24          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|altshift_taps:DFFQuotient_rtl_4                                                           ; altshift_taps          ; work         ;
;                            |shift_taps_9no:auto_generated|  ; 5 (0)               ; 2 (0)                     ; 24          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_9no:auto_generated                             ; shift_taps_9no         ; work         ;
;                               |altsyncram_5b81:altsyncram2| ; 0 (0)               ; 0 (0)                     ; 24          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_9no:auto_generated|altsyncram_5b81:altsyncram2 ; altsyncram_5b81        ; work         ;
;                               |cntr_6pf:cntr1|              ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_9no:auto_generated|cntr_6pf:cntr1              ; cntr_6pf               ; work         ;
;                      |lpm_abs_j0a:my_abs_den|               ; 62 (62)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|lpm_abs_j0a:my_abs_den                                                                                          ; lpm_abs_j0a            ; work         ;
;                      |lpm_abs_j0a:my_abs_num|               ; 47 (47)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|lpm_abs_j0a:my_abs_num                                                                                          ; lpm_abs_j0a            ; work         ;
;          |Multiplier:MUL1|                                  ; 94 (0)              ; 219 (0)                   ; 48          ; 8            ; 0       ; 4         ; 0    ; 0            ; |top|CPU:U5|ALU:ALU|Multiplier:MUL1                                                                                                                                                                                                    ; Multiplier             ; work         ;
;             |lpm_mult:lpm_mult_component|                   ; 94 (0)              ; 219 (0)                   ; 48          ; 8            ; 0       ; 4         ; 0    ; 0            ; |top|CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component                                                                                                                                                                        ; lpm_mult               ; work         ;
;                |mult_7qs:auto_generated|                    ; 94 (93)             ; 219 (218)                 ; 48          ; 8            ; 0       ; 4         ; 0    ; 0            ; |top|CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated                                                                                                                                                ; mult_7qs               ; work         ;
;                   |altshift_taps:dffe52_rtl_0|              ; 1 (0)               ; 1 (0)                     ; 48          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|altshift_taps:dffe52_rtl_0                                                                                                                     ; altshift_taps          ; work         ;
;                      |shift_taps_gmq:auto_generated|        ; 1 (0)               ; 1 (0)                     ; 48          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|altshift_taps:dffe52_rtl_0|shift_taps_gmq:auto_generated                                                                                       ; shift_taps_gmq         ; work         ;
;                         |altsyncram_jf81:altsyncram2|       ; 0 (0)               ; 0 (0)                     ; 48          ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|altshift_taps:dffe52_rtl_0|shift_taps_gmq:auto_generated|altsyncram_jf81:altsyncram2                                                           ; altsyncram_jf81        ; work         ;
;                         |cntr_4pf:cntr1|                    ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|altshift_taps:dffe52_rtl_0|shift_taps_gmq:auto_generated|cntr_4pf:cntr1                                                                        ; cntr_4pf               ; work         ;
;       |ControlUnit:CU|                                      ; 401 (401)           ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|CPU:U5|ControlUnit:CU                                                                                                                                                                                                             ; ControlUnit            ; work         ;
;       |InstDecoder:INST_DCD|                                ; 20 (20)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|CPU:U5|InstDecoder:INST_DCD                                                                                                                                                                                                       ; InstDecoder            ; work         ;
;       |ProgramCounter:PROGCOUNTR|                           ; 17 (17)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|CPU:U5|ProgramCounter:PROGCOUNTR                                                                                                                                                                                                  ; ProgramCounter         ; work         ;
;       |RegisterFile:REGFILE|                                ; 1975 (1975)         ; 992 (992)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|CPU:U5|RegisterFile:REGFILE                                                                                                                                                                                                       ; RegisterFile           ; work         ;
;    |KeypadScanner:U2|                                       ; 36 (36)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|KeypadScanner:U2                                                                                                                                                                                                                  ; KeypadScanner          ; work         ;
;    |KeypadScanner:U3|                                       ; 37 (37)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|KeypadScanner:U3                                                                                                                                                                                                                  ; KeypadScanner          ; work         ;
;    |LCDDriver:U1|                                           ; 177 (177)           ; 38 (38)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|LCDDriver:U1                                                                                                                                                                                                                      ; LCDDriver              ; work         ;
;    |Memory:U4|                                              ; 160 (155)           ; 48 (48)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|Memory:U4                                                                                                                                                                                                                         ; Memory                 ; work         ;
;       |ByteEnableEncoder:BE_ENCODER_A|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|Memory:U4|ByteEnableEncoder:BE_ENCODER_A                                                                                                                                                                                          ; ByteEnableEncoder      ; work         ;
;       |ByteEnableEncoder:BE_ENCODER_B|                      ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|Memory:U4|ByteEnableEncoder:BE_ENCODER_B                                                                                                                                                                                          ; ByteEnableEncoder      ; work         ;
;       |IpMem:IP_MEM|                                        ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|Memory:U4|IpMem:IP_MEM                                                                                                                                                                                                            ; IpMem                  ; work         ;
;          |altsyncram:altsyncram_component|                  ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|Memory:U4|IpMem:IP_MEM|altsyncram:altsyncram_component                                                                                                                                                                            ; altsyncram             ; work         ;
;             |altsyncram_uov3:auto_generated|                ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|Memory:U4|IpMem:IP_MEM|altsyncram:altsyncram_component|altsyncram_uov3:auto_generated                                                                                                                                             ; altsyncram_uov3        ; work         ;
;    |PLL:U6|                                                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|PLL:U6                                                                                                                                                                                                                            ; PLL                    ; work         ;
;       |altpll:altpll_component|                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|PLL:U6|altpll:altpll_component                                                                                                                                                                                                    ; altpll                 ; work         ;
;          |PLL_altpll:auto_generated|                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|PLL:U6|altpll:altpll_component|PLL_altpll:auto_generated                                                                                                                                                                          ; PLL_altpll             ; work         ;
;    |SevenSegmentController:U7|                              ; 128 (128)           ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|SevenSegmentController:U7                                                                                                                                                                                                         ; SevenSegmentController ; work         ;
;    |lpm_divide:Div0|                                        ; 17 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lpm_divide:Div0                                                                                                                                                                                                                   ; lpm_divide             ; work         ;
;       |lpm_divide_ghm:auto_generated|                       ; 17 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lpm_divide:Div0|lpm_divide_ghm:auto_generated                                                                                                                                                                                     ; lpm_divide_ghm         ; work         ;
;          |sign_div_unsign_8kh:divider|                      ; 17 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lpm_divide:Div0|lpm_divide_ghm:auto_generated|sign_div_unsign_8kh:divider                                                                                                                                                         ; sign_div_unsign_8kh    ; work         ;
;             |alt_u_div_44f:divider|                         ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lpm_divide:Div0|lpm_divide_ghm:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_44f:divider                                                                                                                                   ; alt_u_div_44f          ; work         ;
;    |lpm_divide:Mod0|                                        ; 20 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lpm_divide:Mod0                                                                                                                                                                                                                   ; lpm_divide             ; work         ;
;       |lpm_divide_k9m:auto_generated|                       ; 20 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lpm_divide:Mod0|lpm_divide_k9m:auto_generated                                                                                                                                                                                     ; lpm_divide_k9m         ; work         ;
;          |sign_div_unsign_9kh:divider|                      ; 20 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lpm_divide:Mod0|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider                                                                                                                                                         ; sign_div_unsign_9kh    ; work         ;
;             |alt_u_div_64f:divider|                         ; 20 (20)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|lpm_divide:Mod0|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider                                                                                                                                   ; alt_u_div_64f          ; work         ;
+-------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------+
; Name                                                                                                                                                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------+
; CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_4no:auto_generated|altsyncram_ab81:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 7            ; 6            ; 7            ; 6            ; 42    ; None      ;
; CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_ano:auto_generated|altsyncram_fb81:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 6            ; 8            ; 6            ; 8            ; 48    ; None      ;
; CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_2no:auto_generated|altsyncram_6b81:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 5            ; 6            ; 5            ; 6            ; 30    ; None      ;
; CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_bno:auto_generated|altsyncram_2b81:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4            ; 6            ; 4            ; 6            ; 24    ; None      ;
; CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_9no:auto_generated|altsyncram_5b81:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 3            ; 8            ; 3            ; 8            ; 24    ; None      ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|altshift_taps:dffe52_rtl_0|shift_taps_gmq:auto_generated|altsyncram_jf81:altsyncram2|ALTSYNCRAM                                                           ; AUTO ; Simple Dual Port ; 2            ; 24           ; 2            ; 24           ; 48    ; None      ;
; Memory:U4|IpMem:IP_MEM|altsyncram:altsyncram_component|altsyncram_uov3:auto_generated|ALTSYNCRAM                                                                                                                                             ; AUTO ; True Dual Port   ; 512          ; 32           ; 512          ; 32           ; 16384 ; ipmem.mif ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 4           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 8           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 2           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                    ;
+--------+--------------+---------+--------------+--------------+-------------------------------------+--------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                     ; IP Include File    ;
+--------+--------------+---------+--------------+--------------+-------------------------------------+--------------------+
; Altera ; RAM: 2-PORT  ; 23.1    ; N/A          ; N/A          ; |top|Memory:U4|IpMem:IP_MEM         ; src/IpMem.vhd      ;
; Altera ; LPM_DIVIDE   ; 23.1    ; N/A          ; N/A          ; |top|CPU:U5|ALU:ALU|Divider:DIV1    ; src/Divider.vhd    ;
; Altera ; LPM_MULT     ; 23.1    ; N/A          ; N/A          ; |top|CPU:U5|ALU:ALU|Multiplier:MUL1 ; src/Multiplier.vhd ;
; Altera ; ALTPLL       ; 21.1    ; N/A          ; N/A          ; |top|PLL:U6                         ; src/PLL.vhd        ;
+--------+--------------+---------+--------------+--------------+-------------------------------------+--------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|current_state                                                                                                                                                                                  ;
+------------------------------+-------------------------+-------------------------+------------------------+------------------------------+------------------------+----------------------------+--------------------+
; Name                         ; current_state.execute_1 ; current_state.execute_0 ; current_state.mem_view ; current_state.mem_load_write ; current_state.mem_load ; current_state.pre_mem_load ; current_state.idle ;
+------------------------------+-------------------------+-------------------------+------------------------+------------------------------+------------------------+----------------------------+--------------------+
; current_state.idle           ; 0                       ; 0                       ; 0                      ; 0                            ; 0                      ; 0                          ; 0                  ;
; current_state.pre_mem_load   ; 0                       ; 0                       ; 0                      ; 0                            ; 0                      ; 1                          ; 1                  ;
; current_state.mem_load       ; 0                       ; 0                       ; 0                      ; 0                            ; 1                      ; 0                          ; 1                  ;
; current_state.mem_load_write ; 0                       ; 0                       ; 0                      ; 1                            ; 0                      ; 0                          ; 1                  ;
; current_state.mem_view       ; 0                       ; 0                       ; 1                      ; 0                            ; 0                      ; 0                          ; 1                  ;
; current_state.execute_0      ; 0                       ; 1                       ; 0                      ; 0                            ; 0                      ; 0                          ; 1                  ;
; current_state.execute_1      ; 1                       ; 0                       ; 0                      ; 0                            ; 0                      ; 0                          ; 1                  ;
+------------------------------+-------------------------+-------------------------+------------------------+------------------------------+------------------------+----------------------------+--------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|CPU:U5|ControlUnit:CU|current_state                                                                                        ;
+--------------------------+--------------------+----------------------+------------------------+--------------------------+----------------------+
; Name                     ; current_state.halt ; current_state.divide ; current_state.multiply ; current_state.mem_access ; current_state.normal ;
+--------------------------+--------------------+----------------------+------------------------+--------------------------+----------------------+
; current_state.normal     ; 0                  ; 0                    ; 0                      ; 0                        ; 0                    ;
; current_state.mem_access ; 0                  ; 0                    ; 0                      ; 1                        ; 1                    ;
; current_state.multiply   ; 0                  ; 0                    ; 1                      ; 0                        ; 1                    ;
; current_state.divide     ; 0                  ; 1                    ; 0                      ; 0                        ; 1                    ;
; current_state.halt       ; 1                  ; 0                    ; 0                      ; 0                        ; 1                    ;
+--------------------------+--------------------+----------------------+------------------------+--------------------------+----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|KeypadScanner:U3|current_state                                                                                                                                                         ;
+---------------------------+----------------------+--------------------------+---------------------------+---------------------------+-------------------------+------------------------+--------------------+
; Name                      ; current_state.output ; current_state.wait_keyup ; current_state.scan_cols_1 ; current_state.scan_cols_0 ; current_state.scan_rows ; current_state.debounce ; current_state.idle ;
+---------------------------+----------------------+--------------------------+---------------------------+---------------------------+-------------------------+------------------------+--------------------+
; current_state.idle        ; 0                    ; 0                        ; 0                         ; 0                         ; 0                       ; 0                      ; 0                  ;
; current_state.debounce    ; 0                    ; 0                        ; 0                         ; 0                         ; 0                       ; 1                      ; 1                  ;
; current_state.scan_rows   ; 0                    ; 0                        ; 0                         ; 0                         ; 1                       ; 0                      ; 1                  ;
; current_state.scan_cols_0 ; 0                    ; 0                        ; 0                         ; 1                         ; 0                       ; 0                      ; 1                  ;
; current_state.scan_cols_1 ; 0                    ; 0                        ; 1                         ; 0                         ; 0                       ; 0                      ; 1                  ;
; current_state.wait_keyup  ; 0                    ; 1                        ; 0                         ; 0                         ; 0                       ; 0                      ; 1                  ;
; current_state.output      ; 1                    ; 0                        ; 0                         ; 0                         ; 0                       ; 0                      ; 1                  ;
+---------------------------+----------------------+--------------------------+---------------------------+---------------------------+-------------------------+------------------------+--------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|KeypadScanner:U2|current_state                                                                                                                                                         ;
+---------------------------+----------------------+--------------------------+---------------------------+---------------------------+-------------------------+------------------------+--------------------+
; Name                      ; current_state.output ; current_state.wait_keyup ; current_state.scan_cols_1 ; current_state.scan_cols_0 ; current_state.scan_rows ; current_state.debounce ; current_state.idle ;
+---------------------------+----------------------+--------------------------+---------------------------+---------------------------+-------------------------+------------------------+--------------------+
; current_state.idle        ; 0                    ; 0                        ; 0                         ; 0                         ; 0                       ; 0                      ; 0                  ;
; current_state.debounce    ; 0                    ; 0                        ; 0                         ; 0                         ; 0                       ; 1                      ; 1                  ;
; current_state.scan_rows   ; 0                    ; 0                        ; 0                         ; 0                         ; 1                       ; 0                      ; 1                  ;
; current_state.scan_cols_0 ; 0                    ; 0                        ; 0                         ; 1                         ; 0                       ; 0                      ; 1                  ;
; current_state.scan_cols_1 ; 0                    ; 0                        ; 1                         ; 0                         ; 0                       ; 0                      ; 1                  ;
; current_state.wait_keyup  ; 0                    ; 1                        ; 0                         ; 0                         ; 0                       ; 0                      ; 1                  ;
; current_state.output      ; 1                    ; 0                        ; 0                         ; 0                         ; 0                       ; 0                      ; 1                  ;
+---------------------------+----------------------+--------------------------+---------------------------+---------------------------+-------------------------+------------------------+--------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|LCDDriver:U1|current_state                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+---------------------------+--------------------------+--------------------------+-----------------------------+-----------------------------+---------------------------+--------------------------+-------------------------+-------------------------+----------------------+----------------------+----------------------+
; Name                        ; current_state.return_home ; current_state.goto_line2 ; current_state.char_write ; current_state.entrymode_set ; current_state.display_clear ; current_state.display_off ; current_state.display_on ; current_state.func_set1 ; current_state.func_set0 ; current_state.reset2 ; current_state.reset1 ; current_state.reset0 ;
+-----------------------------+---------------------------+--------------------------+--------------------------+-----------------------------+-----------------------------+---------------------------+--------------------------+-------------------------+-------------------------+----------------------+----------------------+----------------------+
; current_state.reset0        ; 0                         ; 0                        ; 0                        ; 0                           ; 0                           ; 0                         ; 0                        ; 0                       ; 0                       ; 0                    ; 0                    ; 0                    ;
; current_state.reset1        ; 0                         ; 0                        ; 0                        ; 0                           ; 0                           ; 0                         ; 0                        ; 0                       ; 0                       ; 0                    ; 1                    ; 1                    ;
; current_state.reset2        ; 0                         ; 0                        ; 0                        ; 0                           ; 0                           ; 0                         ; 0                        ; 0                       ; 0                       ; 1                    ; 0                    ; 1                    ;
; current_state.func_set0     ; 0                         ; 0                        ; 0                        ; 0                           ; 0                           ; 0                         ; 0                        ; 0                       ; 1                       ; 0                    ; 0                    ; 1                    ;
; current_state.func_set1     ; 0                         ; 0                        ; 0                        ; 0                           ; 0                           ; 0                         ; 0                        ; 1                       ; 0                       ; 0                    ; 0                    ; 1                    ;
; current_state.display_on    ; 0                         ; 0                        ; 0                        ; 0                           ; 0                           ; 0                         ; 1                        ; 0                       ; 0                       ; 0                    ; 0                    ; 1                    ;
; current_state.display_off   ; 0                         ; 0                        ; 0                        ; 0                           ; 0                           ; 1                         ; 0                        ; 0                       ; 0                       ; 0                    ; 0                    ; 1                    ;
; current_state.display_clear ; 0                         ; 0                        ; 0                        ; 0                           ; 1                           ; 0                         ; 0                        ; 0                       ; 0                       ; 0                    ; 0                    ; 1                    ;
; current_state.entrymode_set ; 0                         ; 0                        ; 0                        ; 1                           ; 0                           ; 0                         ; 0                        ; 0                       ; 0                       ; 0                    ; 0                    ; 1                    ;
; current_state.char_write    ; 0                         ; 0                        ; 1                        ; 0                           ; 0                           ; 0                         ; 0                        ; 0                       ; 0                       ; 0                    ; 0                    ; 1                    ;
; current_state.goto_line2    ; 0                         ; 1                        ; 0                        ; 0                           ; 0                           ; 0                         ; 0                        ; 0                       ; 0                       ; 0                    ; 0                    ; 1                    ;
; current_state.return_home   ; 1                         ; 0                        ; 0                        ; 0                           ; 0                           ; 0                         ; 0                        ; 0                       ; 0                       ; 0                    ; 0                    ; 1                    ;
+-----------------------------+---------------------------+--------------------------+--------------------------+-----------------------------+-----------------------------+---------------------------+--------------------------+-------------------------+-------------------------+----------------------+----------------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                             ; Reason for Removal                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; Memory:U4|io_reg2[16..31]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                 ;
; mem_addr_io[0,1]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                 ;
; CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|DFFQuotient[32,65,98,131,164,197,230,263,296,329] ; Lost fanout                                                                                            ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe314                                                                                                ; Lost fanout                                                                                            ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe315                                                                                                ; Lost fanout                                                                                            ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe319                                                                                                ; Lost fanout                                                                                            ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe320                                                                                                ; Lost fanout                                                                                            ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe324                                                                                                ; Lost fanout                                                                                            ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe328                                                                                                ; Lost fanout                                                                                            ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe309                                                                                                ; Merged with CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe304 ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe304                                                                                                ; Merged with CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe299 ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe299                                                                                                ; Merged with CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe294 ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe294                                                                                                ; Merged with CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe289 ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe289                                                                                                ; Merged with CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe284 ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe284                                                                                                ; Merged with CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe279 ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe279                                                                                                ; Merged with CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe274 ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe274                                                                                                ; Merged with CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe269 ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe269                                                                                                ; Merged with CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe264 ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe264                                                                                                ; Merged with CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe259 ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe259                                                                                                ; Merged with CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe254 ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe254                                                                                                ; Merged with CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe249 ;
; LCDDriver:U1|current_line[1]                                                                                                                                                              ; Merged with LCDDriver:U1|current_line[0]                                                               ;
; CPU:U5|ControlUnit:CU|current_state.halt                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                 ;
; SevenSegmentController:U7|counter[0]                                                                                                                                                      ; Merged with LCDDriver:U1|counter[0]                                                                    ;
; SevenSegmentController:U7|counter[1]                                                                                                                                                      ; Merged with LCDDriver:U1|counter[1]                                                                    ;
; Total Number of Removed Registers = 50                                                                                                                                                    ;                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                            ; Reason for Removal ; Registers Removed due to This Register                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|DFFQuotient[329] ; Lost Fanouts       ; CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|DFFQuotient[296], ;
;                                                                                                                                                          ;                    ; CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|DFFQuotient[263], ;
;                                                                                                                                                          ;                    ; CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|DFFQuotient[230], ;
;                                                                                                                                                          ;                    ; CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|DFFQuotient[197], ;
;                                                                                                                                                          ;                    ; CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|DFFQuotient[164], ;
;                                                                                                                                                          ;                    ; CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|DFFQuotient[131], ;
;                                                                                                                                                          ;                    ; CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|DFFQuotient[98],  ;
;                                                                                                                                                          ;                    ; CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|DFFQuotient[65],  ;
;                                                                                                                                                          ;                    ; CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|DFFQuotient[32]   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2067  ;
; Number of registers using Synchronous Clear  ; 58    ;
; Number of registers using Synchronous Load   ; 239   ;
; Number of registers using Asynchronous Clear ; 1190  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1168  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                           ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; LCDDriver:U1|current_line[0]                                                                                                                                ; 7       ;
; CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|DFFDenominator[297] ; 1       ;
; CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|DFF_diff_signs[0]                         ; 5       ;
; cpu_reset                                                                                                                                                   ; 1033    ;
; CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|DFFDenominator[99]  ; 4       ;
; CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|DFFDenominator[132] ; 5       ;
; CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|DFFDenominator[165] ; 4       ;
; CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|DFFDenominator[264] ; 4       ;
; CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|DFF_diff_signs[1]                         ; 1       ;
; CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|DFFDenominator[33]  ; 5       ;
; CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|DFFDenominator[66]  ; 4       ;
; CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|DFFDenominator[0]   ; 4       ;
; CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|DFFDenominator[231] ; 5       ;
; CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|DFF_diff_signs[2]                         ; 1       ;
; CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|DFFDenominator[198] ; 4       ;
; CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|DFF_diff_signs[3]                         ; 1       ;
; CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|DFF_diff_signs[4]                         ; 1       ;
; CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|DFF_diff_signs[5]                         ; 1       ;
; CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|DFF_diff_signs[6]                         ; 1       ;
; CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|DFF_diff_signs[7]                         ; 1       ;
; CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|DFF_diff_signs[8]                         ; 1       ;
; CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|DFF_diff_signs[9]                         ; 1       ;
; Total number of inverted registers = 22                                                                                                                     ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+
; Register Name                                                                                                                                                                                                                     ; Megafunction                                                                                                                                              ; Type       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+
; CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|DFFQuotient[61..63,94..96,127..129,160..162,193..195,226..228,259..261,292..294,325..327] ; CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|DFFQuotient_rtl_0 ; SHIFT_TAPS ;
; CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|DFFNumerator[1..3,34..36,67..69,100..102,133..135,166..168,199..201,232..234,265..267]    ; CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|DFFQuotient_rtl_0 ; SHIFT_TAPS ;
; CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|DFFQuotient[90..93,123..126,156..159,189..192,222..225,255..258,288..291,321..324]        ; CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|DFFQuotient_rtl_1 ; SHIFT_TAPS ;
; CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|DFFNumerator[4..7,37..40,70..73,103..106,136..139,169..172,202..205,235..238]             ; CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|DFFQuotient_rtl_1 ; SHIFT_TAPS ;
; CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|DFFQuotient[120..122,153..155,186..188,219..221,252..254,285..287,318..320]               ; CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|DFFQuotient_rtl_2 ; SHIFT_TAPS ;
; CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|DFFNumerator[8..10,41..43,74..76,107..109,140..142,173..175,206..208]                     ; CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|DFFQuotient_rtl_2 ; SHIFT_TAPS ;
; CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|DFFQuotient[150..152,183..185,216..218,249..251,282..284,315..317]                        ; CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|DFFQuotient_rtl_3 ; SHIFT_TAPS ;
; CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|DFFNumerator[11..13,44..46,77..79,110..112,143..145,176..178]                             ; CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|DFFQuotient_rtl_3 ; SHIFT_TAPS ;
; CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|DFFQuotient[179..182,212..215,245..248,278..281,311..314]                                 ; CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|DFFQuotient_rtl_4 ; SHIFT_TAPS ;
; CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|DFFNumerator[14..17,47..50,80..83,113..116,146..149]                                      ; CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|DFFQuotient_rtl_4 ; SHIFT_TAPS ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe51                                                                                                                                         ; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe52_rtl_0                                                           ; SHIFT_TAPS ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe50                                                                                                                                         ; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe52_rtl_0                                                           ; SHIFT_TAPS ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe49                                                                                                                                         ; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe52_rtl_0                                                           ; SHIFT_TAPS ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe52                                                                                                                                         ; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe52_rtl_0                                                           ; SHIFT_TAPS ;
; CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|DFFQuotient[209..211,242..244,275..277,308..310]                                          ; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe52_rtl_0                                                           ; SHIFT_TAPS ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe47                                                                                                                                         ; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe52_rtl_0                                                           ; SHIFT_TAPS ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe46                                                                                                                                         ; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe52_rtl_0                                                           ; SHIFT_TAPS ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe45                                                                                                                                         ; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe52_rtl_0                                                           ; SHIFT_TAPS ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe48                                                                                                                                         ; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe52_rtl_0                                                           ; SHIFT_TAPS ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe43                                                                                                                                         ; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe52_rtl_0                                                           ; SHIFT_TAPS ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe42                                                                                                                                         ; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe52_rtl_0                                                           ; SHIFT_TAPS ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe41                                                                                                                                         ; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe52_rtl_0                                                           ; SHIFT_TAPS ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe44                                                                                                                                         ; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe52_rtl_0                                                           ; SHIFT_TAPS ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe39                                                                                                                                         ; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe52_rtl_0                                                           ; SHIFT_TAPS ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe38                                                                                                                                         ; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe52_rtl_0                                                           ; SHIFT_TAPS ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe37                                                                                                                                         ; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe52_rtl_0                                                           ; SHIFT_TAPS ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe40                                                                                                                                         ; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe52_rtl_0                                                           ; SHIFT_TAPS ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe35                                                                                                                                         ; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe52_rtl_0                                                           ; SHIFT_TAPS ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe34                                                                                                                                         ; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe52_rtl_0                                                           ; SHIFT_TAPS ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe33                                                                                                                                         ; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe52_rtl_0                                                           ; SHIFT_TAPS ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe36                                                                                                                                         ; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe52_rtl_0                                                           ; SHIFT_TAPS ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe31                                                                                                                                         ; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe52_rtl_0                                                           ; SHIFT_TAPS ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe30                                                                                                                                         ; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe52_rtl_0                                                           ; SHIFT_TAPS ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe29                                                                                                                                         ; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe52_rtl_0                                                           ; SHIFT_TAPS ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe32                                                                                                                                         ; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe52_rtl_0                                                           ; SHIFT_TAPS ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe27                                                                                                                                         ; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe52_rtl_0                                                           ; SHIFT_TAPS ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe26                                                                                                                                         ; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe52_rtl_0                                                           ; SHIFT_TAPS ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe25                                                                                                                                         ; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe52_rtl_0                                                           ; SHIFT_TAPS ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe28                                                                                                                                         ; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe52_rtl_0                                                           ; SHIFT_TAPS ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe23                                                                                                                                         ; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe52_rtl_0                                                           ; SHIFT_TAPS ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe22                                                                                                                                         ; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe52_rtl_0                                                           ; SHIFT_TAPS ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe21                                                                                                                                         ; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe52_rtl_0                                                           ; SHIFT_TAPS ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe24                                                                                                                                         ; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe52_rtl_0                                                           ; SHIFT_TAPS ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe19                                                                                                                                         ; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe52_rtl_0                                                           ; SHIFT_TAPS ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe18                                                                                                                                         ; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe52_rtl_0                                                           ; SHIFT_TAPS ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe17                                                                                                                                         ; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe52_rtl_0                                                           ; SHIFT_TAPS ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe20                                                                                                                                         ; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe52_rtl_0                                                           ; SHIFT_TAPS ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe15                                                                                                                                         ; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe52_rtl_0                                                           ; SHIFT_TAPS ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe14                                                                                                                                         ; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe52_rtl_0                                                           ; SHIFT_TAPS ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe13                                                                                                                                         ; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe52_rtl_0                                                           ; SHIFT_TAPS ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe16                                                                                                                                         ; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe52_rtl_0                                                           ; SHIFT_TAPS ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe11                                                                                                                                         ; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe52_rtl_0                                                           ; SHIFT_TAPS ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe10                                                                                                                                         ; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe52_rtl_0                                                           ; SHIFT_TAPS ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe9                                                                                                                                          ; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe52_rtl_0                                                           ; SHIFT_TAPS ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe12                                                                                                                                         ; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe52_rtl_0                                                           ; SHIFT_TAPS ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe79                                                                                                                                         ; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe52_rtl_0                                                           ; SHIFT_TAPS ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe78                                                                                                                                         ; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe52_rtl_0                                                           ; SHIFT_TAPS ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe77                                                                                                                                         ; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe52_rtl_0                                                           ; SHIFT_TAPS ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe80                                                                                                                                         ; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe52_rtl_0                                                           ; SHIFT_TAPS ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe75                                                                                                                                         ; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe52_rtl_0                                                           ; SHIFT_TAPS ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe74                                                                                                                                         ; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe52_rtl_0                                                           ; SHIFT_TAPS ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe73                                                                                                                                         ; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe52_rtl_0                                                           ; SHIFT_TAPS ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe76                                                                                                                                         ; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe52_rtl_0                                                           ; SHIFT_TAPS ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe71                                                                                                                                         ; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe52_rtl_0                                                           ; SHIFT_TAPS ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe70                                                                                                                                         ; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe52_rtl_0                                                           ; SHIFT_TAPS ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe69                                                                                                                                         ; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe52_rtl_0                                                           ; SHIFT_TAPS ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe72                                                                                                                                         ; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe52_rtl_0                                                           ; SHIFT_TAPS ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe67                                                                                                                                         ; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe52_rtl_0                                                           ; SHIFT_TAPS ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe66                                                                                                                                         ; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe52_rtl_0                                                           ; SHIFT_TAPS ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe65                                                                                                                                         ; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe52_rtl_0                                                           ; SHIFT_TAPS ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe68                                                                                                                                         ; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe52_rtl_0                                                           ; SHIFT_TAPS ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe63                                                                                                                                         ; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe52_rtl_0                                                           ; SHIFT_TAPS ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe62                                                                                                                                         ; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe52_rtl_0                                                           ; SHIFT_TAPS ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe61                                                                                                                                         ; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe52_rtl_0                                                           ; SHIFT_TAPS ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe64                                                                                                                                         ; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe52_rtl_0                                                           ; SHIFT_TAPS ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe59                                                                                                                                         ; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe52_rtl_0                                                           ; SHIFT_TAPS ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe58                                                                                                                                         ; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe52_rtl_0                                                           ; SHIFT_TAPS ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe57                                                                                                                                         ; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe52_rtl_0                                                           ; SHIFT_TAPS ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe60                                                                                                                                         ; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe52_rtl_0                                                           ; SHIFT_TAPS ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe55                                                                                                                                         ; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe52_rtl_0                                                           ; SHIFT_TAPS ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe54                                                                                                                                         ; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe52_rtl_0                                                           ; SHIFT_TAPS ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe53                                                                                                                                         ; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe52_rtl_0                                                           ; SHIFT_TAPS ;
; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe56                                                                                                                                         ; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe52_rtl_0                                                           ; SHIFT_TAPS ;
; CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|DFFNumerator[18..20,51..53,84..86,117..119]                                               ; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe52_rtl_0                                                           ; SHIFT_TAPS ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|Memory:U4|io_reg1[29]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|Memory:U4|io_reg1[23]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|Memory:U4|io_reg1[13]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|Memory:U4|io_reg1[7]                    ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |top|buf_reg[19]                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |top|KeypadScanner:U3|col_idx[1]             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |top|KeypadScanner:U2|col_idx[1]             ;
; 8:1                ; 9 bits    ; 45 LEs        ; 9 LEs                ; 36 LEs                 ; Yes        ; |top|mem_addr_io[7]                          ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |top|LCDDriver:U1|state_ctr[1]               ;
; 1:1                ; 8 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |top|Memory:U4|Mux35                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top|Memory:U4|word_out_a[12]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top|Memory:U4|word_out_a[25]                ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |top|Memory:U4|word_out_b[11]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top|Memory:U4|word_out_b[28]                ;
; 8:1                ; 7 bits    ; 35 LEs        ; 35 LEs               ; 0 LEs                  ; No         ; |top|SevenSegmentController:U7|Mux66         ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; No         ; |top|CPU:U5|ControlUnit:CU|Mux26             ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; No         ; |top|CPU:U5|RegisterFile:REGFILE|Mux69       ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; No         ; |top|CPU:U5|RegisterFile:REGFILE|Mux59       ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; No         ; |top|CPU:U5|RegisterFile:REGFILE|Mux27       ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; No         ; |top|CPU:U5|ControlUnit:CU|Mux84             ;
; 8:1                ; 16 bits   ; 80 LEs        ; 64 LEs               ; 16 LEs                 ; No         ; |top|CPU:U5|ControlUnit:CU|Mux71             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |top|KeypadScanner:U3|row_idx                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |top|KeypadScanner:U2|row_idx                ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top|CPU:U5|ControlUnit:CU|next_state.divide ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |top|CPU:U5|InstDecoder:INST_DCD|Mux25       ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; No         ; |top|CPU:U5|InstDecoder:INST_DCD|Mux7        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |top|CPU:U5|InstDecoder:INST_DCD|Mux18       ;
; 12:1               ; 7 bits    ; 56 LEs        ; 35 LEs               ; 21 LEs                 ; No         ; |top|CPU:U5|ControlUnit:CU|Mux92             ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |top|CPU:U5|InstDecoder:INST_DCD|Mux27       ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |top|LCDDriver:U1|current_state              ;
; 20:1               ; 8 bits    ; 104 LEs       ; 80 LEs               ; 24 LEs                 ; No         ; |top|CPU:U5|ALU:ALU|Selector81               ;
; 21:1               ; 7 bits    ; 98 LEs        ; 70 LEs               ; 28 LEs                 ; No         ; |top|CPU:U5|ALU:ALU|Selector76               ;
; 21:1               ; 4 bits    ; 56 LEs        ; 40 LEs               ; 16 LEs                 ; No         ; |top|CPU:U5|ALU:ALU|Selector90               ;
; 22:1               ; 4 bits    ; 56 LEs        ; 44 LEs               ; 12 LEs                 ; No         ; |top|CPU:U5|ALU:ALU|Selector71               ;
; 22:1               ; 2 bits    ; 28 LEs        ; 24 LEs               ; 4 LEs                  ; No         ; |top|CPU:U5|ALU:ALU|Selector93               ;
; 23:1               ; 2 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; No         ; |top|CPU:U5|ALU:ALU|Selector67               ;
; 15:1               ; 4 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; No         ; |top|current_state                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for Memory:U4|IpMem:IP_MEM|altsyncram:altsyncram_component|altsyncram_uov3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated ;
+----------------+-------+------+---------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                        ;
+----------------+-------+------+---------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe100                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe101                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe102                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe103                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe104                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe105                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe106                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe107                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe108                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe109                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe110                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe111                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe112                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe113                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe114                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe115                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe116                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe117                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe118                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe119                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe120                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe121                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe122                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe123                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe124                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe125                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe126                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe127                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe128                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe129                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe130                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe131                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe132                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe133                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe134                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe135                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe136                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe137                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe138                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe139                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe140                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe141                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe142                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe143                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe144                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe145                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe146                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe147                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe148                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe149                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe150                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe151                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe152                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe153                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe154                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe155                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe156                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe157                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe158                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe159                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe160                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe161                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe162                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe163                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe164                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe165                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe166                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe167                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe168                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe169                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe170                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe171                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe172                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe173                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe174                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe175                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe176                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe177                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe178                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe179                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe180                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe181                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe182                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe183                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe184                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe185                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe186                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe187                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe188                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe189                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe190                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe191                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe192                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe193                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe194                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe195                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe196                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe197                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe198                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe199                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe200                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe201                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe202                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe203                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe204                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe205                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe206                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe207                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe208                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe209                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe210                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe211                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe212                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe213                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe214                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe215                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe216                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe217                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe218                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe219                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe220                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe221                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe222                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe223                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe224                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe225                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe226                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe227                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe228                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe229                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe230                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe231                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe232                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe233                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe234                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe235                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe236                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe237                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe238                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe239                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe240                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe241                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe242                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe243                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe244                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe245                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe246                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe247                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe248                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe249                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe250                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe251                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe252                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe253                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe254                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe255                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe256                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe257                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe258                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe259                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe260                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe261                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe262                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe263                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe264                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe265                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe266                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe267                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe268                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe269                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe270                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe271                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe272                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe273                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe274                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe275                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe276                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe277                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe278                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe279                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe280                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe281                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe282                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe283                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe284                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe285                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe286                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe287                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe288                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe289                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe290                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe291                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe292                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe293                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe294                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe295                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe296                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe297                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe298                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe299                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe300                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe301                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe302                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe303                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe304                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe305                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe306                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe307                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe308                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe309                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe310                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe311                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe312                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe313                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe314                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe315                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe316                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe317                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe318                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe319                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe320                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe321                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe322                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe323                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe324                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe325                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe326                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe327                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe328                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe41                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe42                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe43                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe44                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe45                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe46                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe47                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe48                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe49                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe50                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe51                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe52                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe53                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe54                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe55                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe56                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe57                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe58                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe59                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe60                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe61                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe62                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe63                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe64                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe65                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe66                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe67                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe68                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe69                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe70                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe71                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe72                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe73                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe74                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe75                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe76                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe77                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe78                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe79                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe80                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe81                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe82                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe83                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe84                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe85                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe86                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe87                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe88                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe89                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe90                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe91                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe92                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe93                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe94                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe95                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe96                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe97                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe98                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe99                                                                    ;
+----------------+-------+------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                       ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; DFF_diff_signs                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                             ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFDenominator[0]                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[1]                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[2]                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[3]                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[4]                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[5]                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[6]                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[7]                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[8]                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[9]                                                                                                              ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[10]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[11]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[12]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[13]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[14]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[15]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[16]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[17]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[18]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[19]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[20]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[21]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[22]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[23]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[24]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[25]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[26]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[27]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[28]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[29]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[30]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[31]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[32]                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFDenominator[33]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[34]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[35]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[36]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[37]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[38]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[39]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[40]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[41]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[42]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[43]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[44]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[45]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[46]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[47]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[48]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[49]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[50]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[51]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[52]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[53]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[54]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[55]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[56]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[57]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[58]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[59]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[60]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[61]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[62]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[63]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[64]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[65]                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFDenominator[66]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[67]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[68]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[69]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[70]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[71]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[72]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[73]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[74]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[75]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[76]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[77]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[78]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[79]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[80]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[81]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[82]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[83]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[84]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[85]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[86]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[87]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[88]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[89]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[90]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[91]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[92]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[93]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[94]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[95]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[96]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[97]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[98]                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFDenominator[99]                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[100]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[101]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[102]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[103]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[104]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[105]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[106]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[107]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[108]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[109]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[110]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[111]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[112]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[113]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[114]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[115]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[116]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[117]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[118]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[119]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[120]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[121]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[122]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[123]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[124]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[125]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[126]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[127]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[128]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[129]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[130]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[131]                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFDenominator[132]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[133]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[134]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[135]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[136]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[137]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[138]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[139]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[140]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[141]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[142]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[143]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[144]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[145]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[146]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[147]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[148]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[149]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[150]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[151]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[152]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[153]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[154]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[155]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[156]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[157]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[158]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[159]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[160]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[161]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[162]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[163]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[164]                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFDenominator[165]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[166]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[167]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[168]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[169]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[170]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[171]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[172]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[173]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[174]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[175]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[176]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[177]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[178]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[179]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[180]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[181]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[182]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[183]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[184]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[185]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[186]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[187]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[188]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[189]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[190]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[191]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[192]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[193]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[194]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[195]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[196]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[197]                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFDenominator[198]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[199]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[200]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[201]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[202]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[203]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[204]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[205]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[206]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[207]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[208]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[209]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[210]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[211]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[212]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[213]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[214]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[215]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[216]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[217]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[218]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[219]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[220]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[221]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[222]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[223]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[224]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[225]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[226]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[227]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[228]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[229]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[230]                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFDenominator[231]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[232]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[233]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[234]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[235]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[236]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[237]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[238]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[239]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[240]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[241]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[242]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[243]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[244]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[245]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[246]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[247]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[248]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[249]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[250]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[251]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[252]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[253]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[254]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[255]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[256]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[257]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[258]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[259]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[260]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[261]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[262]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[263]                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFDenominator[264]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[265]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[266]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[267]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[268]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[269]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[270]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[271]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[272]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[273]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[274]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[275]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[276]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[277]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[278]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[279]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[280]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[281]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[282]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[283]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[284]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[285]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[286]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[287]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[288]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[289]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[290]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[291]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[292]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[293]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[294]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[295]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[296]                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFDenominator[297]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[298]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[299]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[300]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[301]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[302]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[303]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[304]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[305]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[306]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[307]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[308]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[309]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[310]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[311]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[312]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[313]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[314]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[315]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[316]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[317]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[318]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[319]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[320]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[321]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[322]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[323]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[324]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[325]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[326]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[327]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[328]                                                                                                            ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFDenominator[329]                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[0]                                                                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[1]                                                                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[2]                                                                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[3]                                                                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[4]                                                                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[5]                                                                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[6]                                                                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[7]                                                                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[8]                                                                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[9]                                                                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[10]                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[11]                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[12]                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[13]                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[14]                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[15]                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[16]                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[17]                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[18]                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[19]                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[20]                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[21]                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[22]                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[23]                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[24]                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[25]                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[26]                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[27]                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[28]                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[29]                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[30]                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[31]                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[32]                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[33]                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[34]                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[35]                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[36]                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[37]                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[38]                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[39]                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[40]                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[41]                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[42]                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[43]                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[44]                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[45]                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[46]                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[47]                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[48]                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[49]                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[50]                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[51]                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[52]                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[53]                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[54]                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[55]                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[56]                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[57]                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[58]                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[59]                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[60]                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[61]                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[62]                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[63]                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[64]                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[65]                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[66]                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[67]                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[68]                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[69]                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[70]                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[71]                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[72]                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[73]                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[74]                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[75]                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[76]                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[77]                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[78]                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[79]                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[80]                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[81]                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[82]                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[83]                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[84]                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[85]                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[86]                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[87]                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[88]                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[89]                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[90]                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[91]                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[92]                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[93]                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[94]                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[95]                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[96]                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[97]                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[98]                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[99]                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[100]                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[101]                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[102]                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[103]                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[104]                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[105]                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[106]                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[107]                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[108]                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[109]                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[110]                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[111]                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[112]                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[113]                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[114]                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[115]                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[116]                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[117]                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[118]                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[119]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[120]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[121]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[122]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[123]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[124]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[125]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[126]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[127]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[128]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[129]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[130]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[131]                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[132]                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[133]                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[134]                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[135]                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[136]                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[137]                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[138]                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[139]                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[140]                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[141]                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[142]                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[143]                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[144]                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[145]                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[146]                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[147]                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[148]                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[149]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[150]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[151]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[152]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[153]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[154]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[155]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[156]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[157]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[158]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[159]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[160]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[161]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[162]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[163]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[164]                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[165]                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[166]                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[167]                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[168]                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[169]                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[170]                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[171]                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[172]                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[173]                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[174]                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[175]                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[176]                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[177]                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[178]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[179]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[180]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[181]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[182]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[183]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[184]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[185]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[186]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[187]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[188]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[189]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[190]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[191]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[192]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[193]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[194]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[195]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[196]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[197]                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[198]                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[199]                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[200]                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[201]                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[202]                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[203]                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[204]                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[205]                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[206]                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[207]                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[208]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[209]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[210]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[211]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[212]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[213]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[214]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[215]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[216]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[217]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[218]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[219]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[220]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[221]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[222]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[223]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[224]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[225]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[226]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[227]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[228]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[229]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[230]                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[231]                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[232]                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[233]                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[234]                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[235]                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[236]                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[237]                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[238]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[239]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[240]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[241]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[242]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[243]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[244]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[245]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[246]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[247]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[248]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[249]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[250]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[251]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[252]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[253]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[254]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[255]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[256]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[257]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[258]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[259]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[260]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[261]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[262]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[263]                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[264]                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[265]                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[266]                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[267]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[268]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[269]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[270]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[271]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[272]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[273]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[274]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[275]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[276]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[277]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[278]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[279]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[280]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[281]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[282]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[283]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[284]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[285]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[286]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[287]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[288]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[289]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[290]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[291]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[292]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[293]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[294]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[295]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[296]                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[297]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[298]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[299]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[300]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[301]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[302]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[303]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[304]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[305]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[306]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[307]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[308]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[309]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[310]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[311]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[312]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[313]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[314]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[315]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[316]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[317]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[318]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[319]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[320]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[321]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[322]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[323]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[324]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[325]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[326]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[327]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[328]                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[329]                                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_4no:auto_generated|altsyncram_ab81:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_ano:auto_generated|altsyncram_fb81:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_2no:auto_generated|altsyncram_6b81:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_bno:auto_generated|altsyncram_2b81:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_9no:auto_generated|altsyncram_5b81:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|altshift_taps:dffe52_rtl_0|shift_taps_gmq:auto_generated|altsyncram_jf81:altsyncram2 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: KeypadScanner:U2 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; clockenfreqhz  ; 100   ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: KeypadScanner:U3 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; clockenfreqhz  ; 100   ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory:U4|IpMem:IP_MEM|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+---------------------------------------+
; Parameter Name                     ; Value                  ; Type                                  ;
+------------------------------------+------------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                               ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT        ; Untyped                               ;
; WIDTH_A                            ; 32                     ; Signed Integer                        ;
; WIDTHAD_A                          ; 9                      ; Signed Integer                        ;
; NUMWORDS_A                         ; 512                    ; Signed Integer                        ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                               ;
; WIDTH_B                            ; 32                     ; Signed Integer                        ;
; WIDTHAD_B                          ; 9                      ; Signed Integer                        ;
; NUMWORDS_B                         ; 512                    ; Signed Integer                        ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 4                      ; Signed Integer                        ;
; WIDTH_BYTEENA_B                    ; 4                      ; Signed Integer                        ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                               ;
; BYTE_SIZE                          ; 8                      ; Signed Integer                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                               ;
; INIT_FILE                          ; ipmem.mif              ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                      ; Signed Integer                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                 ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                      ; Signed Integer                        ;
; DEVICE_FAMILY                      ; Cyclone IV E           ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_uov3        ; Untyped                               ;
+------------------------------------+------------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+-----------------------------------------+
; Parameter Name                                 ; Value        ; Type                                    ;
+------------------------------------------------+--------------+-----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                          ;
; LPM_WIDTHA                                     ; 33           ; Signed Integer                          ;
; LPM_WIDTHB                                     ; 33           ; Signed Integer                          ;
; LPM_WIDTHP                                     ; 66           ; Signed Integer                          ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                 ;
; LPM_PIPELINE                                   ; 6            ; Signed Integer                          ;
; LATENCY                                        ; 0            ; Untyped                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                 ;
; MAXIMIZE_SPEED                                 ; 9            ; Untyped                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES          ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                 ;
; CBXI_PARAMETER                                 ; mult_7qs     ; Untyped                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                 ;
+------------------------------------------------+--------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component ;
+------------------------+----------------+----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                           ;
+------------------------+----------------+----------------------------------------------------------------+
; LPM_WIDTHN             ; 33             ; Signed Integer                                                 ;
; LPM_WIDTHD             ; 33             ; Signed Integer                                                 ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                        ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                        ;
; LPM_PIPELINE           ; 10             ; Signed Integer                                                 ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                        ;
; MAXIMIZE_SPEED         ; 6              ; Untyped                                                        ;
; CBXI_PARAMETER         ; lpm_divide_m9t ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                 ;
+------------------------+----------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:U6|altpll:altpll_component ;
+-------------------------------+-----------------------+---------------------+
; Parameter Name                ; Value                 ; Type                ;
+-------------------------------+-----------------------+---------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped             ;
; PLL_TYPE                      ; AUTO                  ; Untyped             ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL ; Untyped             ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped             ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped             ;
; SCAN_CHAIN                    ; LONG                  ; Untyped             ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped             ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer      ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped             ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped             ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped             ;
; LOCK_HIGH                     ; 1                     ; Untyped             ;
; LOCK_LOW                      ; 1                     ; Untyped             ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped             ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped             ;
; SKIP_VCO                      ; OFF                   ; Untyped             ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped             ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped             ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped             ;
; BANDWIDTH                     ; 0                     ; Untyped             ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped             ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped             ;
; DOWN_SPREAD                   ; 0                     ; Untyped             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped             ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped             ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped             ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped             ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped             ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped             ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped             ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped             ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped             ;
; CLK1_MULTIPLY_BY              ; 3                     ; Signed Integer      ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer      ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped             ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped             ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped             ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped             ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped             ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped             ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped             ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped             ;
; CLK1_DIVIDE_BY                ; 100000                ; Signed Integer      ;
; CLK0_DIVIDE_BY                ; 2                     ; Signed Integer      ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped             ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped             ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped             ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped             ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped             ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped             ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped             ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped             ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped             ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped             ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped             ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped             ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped             ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped             ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer      ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped             ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped             ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped             ;
; DPA_DIVIDER                   ; 0                     ; Untyped             ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped             ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped             ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped             ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped             ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped             ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped             ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped             ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped             ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped             ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped             ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped             ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped             ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped             ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped             ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped             ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped             ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped             ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped             ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped             ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped             ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped             ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped             ;
; VCO_MIN                       ; 0                     ; Untyped             ;
; VCO_MAX                       ; 0                     ; Untyped             ;
; VCO_CENTER                    ; 0                     ; Untyped             ;
; PFD_MIN                       ; 0                     ; Untyped             ;
; PFD_MAX                       ; 0                     ; Untyped             ;
; M_INITIAL                     ; 0                     ; Untyped             ;
; M                             ; 0                     ; Untyped             ;
; N                             ; 1                     ; Untyped             ;
; M2                            ; 1                     ; Untyped             ;
; N2                            ; 1                     ; Untyped             ;
; SS                            ; 1                     ; Untyped             ;
; C0_HIGH                       ; 0                     ; Untyped             ;
; C1_HIGH                       ; 0                     ; Untyped             ;
; C2_HIGH                       ; 0                     ; Untyped             ;
; C3_HIGH                       ; 0                     ; Untyped             ;
; C4_HIGH                       ; 0                     ; Untyped             ;
; C5_HIGH                       ; 0                     ; Untyped             ;
; C6_HIGH                       ; 0                     ; Untyped             ;
; C7_HIGH                       ; 0                     ; Untyped             ;
; C8_HIGH                       ; 0                     ; Untyped             ;
; C9_HIGH                       ; 0                     ; Untyped             ;
; C0_LOW                        ; 0                     ; Untyped             ;
; C1_LOW                        ; 0                     ; Untyped             ;
; C2_LOW                        ; 0                     ; Untyped             ;
; C3_LOW                        ; 0                     ; Untyped             ;
; C4_LOW                        ; 0                     ; Untyped             ;
; C5_LOW                        ; 0                     ; Untyped             ;
; C6_LOW                        ; 0                     ; Untyped             ;
; C7_LOW                        ; 0                     ; Untyped             ;
; C8_LOW                        ; 0                     ; Untyped             ;
; C9_LOW                        ; 0                     ; Untyped             ;
; C0_INITIAL                    ; 0                     ; Untyped             ;
; C1_INITIAL                    ; 0                     ; Untyped             ;
; C2_INITIAL                    ; 0                     ; Untyped             ;
; C3_INITIAL                    ; 0                     ; Untyped             ;
; C4_INITIAL                    ; 0                     ; Untyped             ;
; C5_INITIAL                    ; 0                     ; Untyped             ;
; C6_INITIAL                    ; 0                     ; Untyped             ;
; C7_INITIAL                    ; 0                     ; Untyped             ;
; C8_INITIAL                    ; 0                     ; Untyped             ;
; C9_INITIAL                    ; 0                     ; Untyped             ;
; C0_MODE                       ; BYPASS                ; Untyped             ;
; C1_MODE                       ; BYPASS                ; Untyped             ;
; C2_MODE                       ; BYPASS                ; Untyped             ;
; C3_MODE                       ; BYPASS                ; Untyped             ;
; C4_MODE                       ; BYPASS                ; Untyped             ;
; C5_MODE                       ; BYPASS                ; Untyped             ;
; C6_MODE                       ; BYPASS                ; Untyped             ;
; C7_MODE                       ; BYPASS                ; Untyped             ;
; C8_MODE                       ; BYPASS                ; Untyped             ;
; C9_MODE                       ; BYPASS                ; Untyped             ;
; C0_PH                         ; 0                     ; Untyped             ;
; C1_PH                         ; 0                     ; Untyped             ;
; C2_PH                         ; 0                     ; Untyped             ;
; C3_PH                         ; 0                     ; Untyped             ;
; C4_PH                         ; 0                     ; Untyped             ;
; C5_PH                         ; 0                     ; Untyped             ;
; C6_PH                         ; 0                     ; Untyped             ;
; C7_PH                         ; 0                     ; Untyped             ;
; C8_PH                         ; 0                     ; Untyped             ;
; C9_PH                         ; 0                     ; Untyped             ;
; L0_HIGH                       ; 1                     ; Untyped             ;
; L1_HIGH                       ; 1                     ; Untyped             ;
; G0_HIGH                       ; 1                     ; Untyped             ;
; G1_HIGH                       ; 1                     ; Untyped             ;
; G2_HIGH                       ; 1                     ; Untyped             ;
; G3_HIGH                       ; 1                     ; Untyped             ;
; E0_HIGH                       ; 1                     ; Untyped             ;
; E1_HIGH                       ; 1                     ; Untyped             ;
; E2_HIGH                       ; 1                     ; Untyped             ;
; E3_HIGH                       ; 1                     ; Untyped             ;
; L0_LOW                        ; 1                     ; Untyped             ;
; L1_LOW                        ; 1                     ; Untyped             ;
; G0_LOW                        ; 1                     ; Untyped             ;
; G1_LOW                        ; 1                     ; Untyped             ;
; G2_LOW                        ; 1                     ; Untyped             ;
; G3_LOW                        ; 1                     ; Untyped             ;
; E0_LOW                        ; 1                     ; Untyped             ;
; E1_LOW                        ; 1                     ; Untyped             ;
; E2_LOW                        ; 1                     ; Untyped             ;
; E3_LOW                        ; 1                     ; Untyped             ;
; L0_INITIAL                    ; 1                     ; Untyped             ;
; L1_INITIAL                    ; 1                     ; Untyped             ;
; G0_INITIAL                    ; 1                     ; Untyped             ;
; G1_INITIAL                    ; 1                     ; Untyped             ;
; G2_INITIAL                    ; 1                     ; Untyped             ;
; G3_INITIAL                    ; 1                     ; Untyped             ;
; E0_INITIAL                    ; 1                     ; Untyped             ;
; E1_INITIAL                    ; 1                     ; Untyped             ;
; E2_INITIAL                    ; 1                     ; Untyped             ;
; E3_INITIAL                    ; 1                     ; Untyped             ;
; L0_MODE                       ; BYPASS                ; Untyped             ;
; L1_MODE                       ; BYPASS                ; Untyped             ;
; G0_MODE                       ; BYPASS                ; Untyped             ;
; G1_MODE                       ; BYPASS                ; Untyped             ;
; G2_MODE                       ; BYPASS                ; Untyped             ;
; G3_MODE                       ; BYPASS                ; Untyped             ;
; E0_MODE                       ; BYPASS                ; Untyped             ;
; E1_MODE                       ; BYPASS                ; Untyped             ;
; E2_MODE                       ; BYPASS                ; Untyped             ;
; E3_MODE                       ; BYPASS                ; Untyped             ;
; L0_PH                         ; 0                     ; Untyped             ;
; L1_PH                         ; 0                     ; Untyped             ;
; G0_PH                         ; 0                     ; Untyped             ;
; G1_PH                         ; 0                     ; Untyped             ;
; G2_PH                         ; 0                     ; Untyped             ;
; G3_PH                         ; 0                     ; Untyped             ;
; E0_PH                         ; 0                     ; Untyped             ;
; E1_PH                         ; 0                     ; Untyped             ;
; E2_PH                         ; 0                     ; Untyped             ;
; E3_PH                         ; 0                     ; Untyped             ;
; M_PH                          ; 0                     ; Untyped             ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped             ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped             ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped             ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped             ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped             ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped             ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped             ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped             ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped             ;
; CLK0_COUNTER                  ; G0                    ; Untyped             ;
; CLK1_COUNTER                  ; G0                    ; Untyped             ;
; CLK2_COUNTER                  ; G0                    ; Untyped             ;
; CLK3_COUNTER                  ; G0                    ; Untyped             ;
; CLK4_COUNTER                  ; G0                    ; Untyped             ;
; CLK5_COUNTER                  ; G0                    ; Untyped             ;
; CLK6_COUNTER                  ; E0                    ; Untyped             ;
; CLK7_COUNTER                  ; E1                    ; Untyped             ;
; CLK8_COUNTER                  ; E2                    ; Untyped             ;
; CLK9_COUNTER                  ; E3                    ; Untyped             ;
; L0_TIME_DELAY                 ; 0                     ; Untyped             ;
; L1_TIME_DELAY                 ; 0                     ; Untyped             ;
; G0_TIME_DELAY                 ; 0                     ; Untyped             ;
; G1_TIME_DELAY                 ; 0                     ; Untyped             ;
; G2_TIME_DELAY                 ; 0                     ; Untyped             ;
; G3_TIME_DELAY                 ; 0                     ; Untyped             ;
; E0_TIME_DELAY                 ; 0                     ; Untyped             ;
; E1_TIME_DELAY                 ; 0                     ; Untyped             ;
; E2_TIME_DELAY                 ; 0                     ; Untyped             ;
; E3_TIME_DELAY                 ; 0                     ; Untyped             ;
; M_TIME_DELAY                  ; 0                     ; Untyped             ;
; N_TIME_DELAY                  ; 0                     ; Untyped             ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped             ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped             ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped             ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped             ;
; ENABLE0_COUNTER               ; L0                    ; Untyped             ;
; ENABLE1_COUNTER               ; L0                    ; Untyped             ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped             ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped             ;
; LOOP_FILTER_C                 ; 5                     ; Untyped             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped             ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped             ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped             ;
; VCO_POST_SCALE                ; 0                     ; Untyped             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped             ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped             ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped             ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped             ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped             ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped             ;
; PORT_CLK0                     ; PORT_USED             ; Untyped             ;
; PORT_CLK1                     ; PORT_USED             ; Untyped             ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped             ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped             ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped             ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped             ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped             ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped             ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped             ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped             ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped             ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped             ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped             ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped             ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped             ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped             ;
; PORT_ARESET                   ; PORT_USED             ; Untyped             ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped             ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped             ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped             ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped             ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped             ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped             ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped             ;
; M_TEST_SOURCE                 ; 5                     ; Untyped             ;
; C0_TEST_SOURCE                ; 5                     ; Untyped             ;
; C1_TEST_SOURCE                ; 5                     ; Untyped             ;
; C2_TEST_SOURCE                ; 5                     ; Untyped             ;
; C3_TEST_SOURCE                ; 5                     ; Untyped             ;
; C4_TEST_SOURCE                ; 5                     ; Untyped             ;
; C5_TEST_SOURCE                ; 5                     ; Untyped             ;
; C6_TEST_SOURCE                ; 5                     ; Untyped             ;
; C7_TEST_SOURCE                ; 5                     ; Untyped             ;
; C8_TEST_SOURCE                ; 5                     ; Untyped             ;
; C9_TEST_SOURCE                ; 5                     ; Untyped             ;
; CBXI_PARAMETER                ; PLL_altpll            ; Untyped             ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped             ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped             ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped             ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped             ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE      ;
+-------------------------------+-----------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|altshift_taps:DFFQuotient_rtl_0 ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                                   ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                                                ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                                                ;
; TAP_DISTANCE   ; 9              ; Untyped                                                                                                                                                                                ;
; WIDTH          ; 6              ; Untyped                                                                                                                                                                                ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                                                ;
; CBXI_PARAMETER ; shift_taps_4no ; Untyped                                                                                                                                                                                ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|altshift_taps:DFFQuotient_rtl_1 ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                                   ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                                                ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                                                ;
; TAP_DISTANCE   ; 8              ; Untyped                                                                                                                                                                                ;
; WIDTH          ; 8              ; Untyped                                                                                                                                                                                ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                                                ;
; CBXI_PARAMETER ; shift_taps_ano ; Untyped                                                                                                                                                                                ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|altshift_taps:DFFQuotient_rtl_2 ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                                   ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                                                ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                                                ;
; TAP_DISTANCE   ; 7              ; Untyped                                                                                                                                                                                ;
; WIDTH          ; 6              ; Untyped                                                                                                                                                                                ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                                                ;
; CBXI_PARAMETER ; shift_taps_2no ; Untyped                                                                                                                                                                                ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|altshift_taps:DFFQuotient_rtl_3 ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                                   ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                                                ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                                                ;
; TAP_DISTANCE   ; 6              ; Untyped                                                                                                                                                                                ;
; WIDTH          ; 6              ; Untyped                                                                                                                                                                                ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                                                ;
; CBXI_PARAMETER ; shift_taps_bno ; Untyped                                                                                                                                                                                ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|altshift_taps:DFFQuotient_rtl_4 ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                                   ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                                                ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                                                ;
; TAP_DISTANCE   ; 5              ; Untyped                                                                                                                                                                                ;
; WIDTH          ; 8              ; Untyped                                                                                                                                                                                ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                                                ;
; CBXI_PARAMETER ; shift_taps_9no ; Untyped                                                                                                                                                                                ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|altshift_taps:dffe52_rtl_0 ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                         ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                      ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                      ;
; TAP_DISTANCE   ; 4              ; Untyped                                                                                                                      ;
; WIDTH          ; 24             ; Untyped                                                                                                                      ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                      ;
; CBXI_PARAMETER ; shift_taps_gmq ; Untyped                                                                                                                      ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_ghm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                ;
; LPM_WIDTHD             ; 5              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_k9m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                   ;
+-------------------------------------------+--------------------------------------------------------+
; Name                                      ; Value                                                  ;
+-------------------------------------------+--------------------------------------------------------+
; Number of entity instances                ; 1                                                      ;
; Entity Instance                           ; Memory:U4|IpMem:IP_MEM|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                        ;
;     -- WIDTH_A                            ; 32                                                     ;
;     -- NUMWORDS_A                         ; 512                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                           ;
;     -- WIDTH_B                            ; 32                                                     ;
;     -- NUMWORDS_B                         ; 512                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                              ;
+-------------------------------------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                     ;
+---------------------------------------+------------------------------------------------------------+
; Name                                  ; Value                                                      ;
+---------------------------------------+------------------------------------------------------------+
; Number of entity instances            ; 1                                                          ;
; Entity Instance                       ; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 33                                                         ;
;     -- LPM_WIDTHB                     ; 33                                                         ;
;     -- LPM_WIDTHP                     ; 66                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                         ;
;     -- USE_EAB                        ; OFF                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                         ;
+---------------------------------------+------------------------------------------------------------+


+----------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                   ;
+-------------------------------+--------------------------------+
; Name                          ; Value                          ;
+-------------------------------+--------------------------------+
; Number of entity instances    ; 1                              ;
; Entity Instance               ; PLL:U6|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                         ;
;     -- PLL_TYPE               ; AUTO                           ;
;     -- PRIMARY_CLOCK          ; INCLK0                         ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                          ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                              ;
;     -- VCO_MULTIPLY_BY        ; 0                              ;
;     -- VCO_DIVIDE_BY          ; 0                              ;
+-------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                                                                                                  ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                   ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 6                                                                                                                                                                       ;
; Entity Instance            ; CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|altshift_taps:DFFQuotient_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                                       ;
;     -- TAP_DISTANCE        ; 9                                                                                                                                                                       ;
;     -- WIDTH               ; 6                                                                                                                                                                       ;
; Entity Instance            ; CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|altshift_taps:DFFQuotient_rtl_1 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                                       ;
;     -- TAP_DISTANCE        ; 8                                                                                                                                                                       ;
;     -- WIDTH               ; 8                                                                                                                                                                       ;
; Entity Instance            ; CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|altshift_taps:DFFQuotient_rtl_2 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                                       ;
;     -- TAP_DISTANCE        ; 7                                                                                                                                                                       ;
;     -- WIDTH               ; 6                                                                                                                                                                       ;
; Entity Instance            ; CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|altshift_taps:DFFQuotient_rtl_3 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                                       ;
;     -- TAP_DISTANCE        ; 6                                                                                                                                                                       ;
;     -- WIDTH               ; 6                                                                                                                                                                       ;
; Entity Instance            ; CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|altshift_taps:DFFQuotient_rtl_4 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                                       ;
;     -- TAP_DISTANCE        ; 5                                                                                                                                                                       ;
;     -- WIDTH               ; 8                                                                                                                                                                       ;
; Entity Instance            ; CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|altshift_taps:dffe52_rtl_0                                                           ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                                       ;
;     -- TAP_DISTANCE        ; 4                                                                                                                                                                       ;
;     -- WIDTH               ; 24                                                                                                                                                                      ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:U5|ALU:ALU|Divider:DIV1"                                                                ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; quotient[32] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; remain[32]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:U5|ALU:ALU|Multiplier:MUL1"                                                               ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; result[65..64] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:U5"                                                                                         ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; pc[31..11]       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mem_addr[31..11] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "Memory:U4"                 ;
+---------------------+-------+----------+--------------+
; Port                ; Type  ; Severity ; Details      ;
+---------------------+-------+----------+--------------+
; mode_a[2]           ; Input ; Info     ; Stuck at GND ;
; mode_a[1]           ; Input ; Info     ; Stuck at VCC ;
; mode_a[0]           ; Input ; Info     ; Stuck at GND ;
; in_port_data[15..0] ; Input ; Info     ; Stuck at GND ;
+---------------------+-------+----------+--------------+


+---------------------------------------------------+
; Port Connectivity Checks: "LCDDriver:U1"          ;
+-----------------+-------+----------+--------------+
; Port            ; Type  ; Severity ; Details      ;
+-----------------+-------+----------+--------------+
; chars[0][7..6]  ; Input ; Info     ; Stuck at GND ;
; chars[0][4..0]  ; Input ; Info     ; Stuck at GND ;
; chars[0][5]     ; Input ; Info     ; Stuck at VCC ;
; chars[1][5..1]  ; Input ; Info     ; Stuck at GND ;
; chars[1][7]     ; Input ; Info     ; Stuck at GND ;
; chars[1][6]     ; Input ; Info     ; Stuck at VCC ;
; chars[1][0]     ; Input ; Info     ; Stuck at VCC ;
; chars[2][5..3]  ; Input ; Info     ; Stuck at VCC ;
; chars[2][7..6]  ; Input ; Info     ; Stuck at GND ;
; chars[2][2]     ; Input ; Info     ; Stuck at GND ;
; chars[2][1]     ; Input ; Info     ; Stuck at VCC ;
; chars[2][0]     ; Input ; Info     ; Stuck at GND ;
; chars[3][7]     ; Input ; Info     ; Stuck at GND ;
; chars[4][7]     ; Input ; Info     ; Stuck at GND ;
; chars[5][7]     ; Input ; Info     ; Stuck at GND ;
; chars[6][7]     ; Input ; Info     ; Stuck at GND ;
; chars[7][6..1]  ; Input ; Info     ; Stuck at VCC ;
; chars[7][7]     ; Input ; Info     ; Stuck at GND ;
; chars[7][0]     ; Input ; Info     ; Stuck at GND ;
; chars[8][7]     ; Input ; Info     ; Stuck at GND ;
; chars[9][7]     ; Input ; Info     ; Stuck at GND ;
; chars[10][7]    ; Input ; Info     ; Stuck at GND ;
; chars[11][7]    ; Input ; Info     ; Stuck at GND ;
; chars[12][7]    ; Input ; Info     ; Stuck at GND ;
; chars[13][7]    ; Input ; Info     ; Stuck at GND ;
; chars[14][7]    ; Input ; Info     ; Stuck at GND ;
; chars[15][7]    ; Input ; Info     ; Stuck at GND ;
; chars[16][7..6] ; Input ; Info     ; Stuck at GND ;
; chars[16][4..0] ; Input ; Info     ; Stuck at GND ;
; chars[16][5]    ; Input ; Info     ; Stuck at VCC ;
; chars[17][7..6] ; Input ; Info     ; Stuck at GND ;
; chars[17][4..0] ; Input ; Info     ; Stuck at GND ;
; chars[17][5]    ; Input ; Info     ; Stuck at VCC ;
; chars[18][3..2] ; Input ; Info     ; Stuck at GND ;
; chars[18][7]    ; Input ; Info     ; Stuck at GND ;
; chars[18][6]    ; Input ; Info     ; Stuck at VCC ;
; chars[18][5]    ; Input ; Info     ; Stuck at GND ;
; chars[18][4]    ; Input ; Info     ; Stuck at VCC ;
; chars[18][1]    ; Input ; Info     ; Stuck at VCC ;
; chars[18][0]    ; Input ; Info     ; Stuck at GND ;
; chars[19][5..3] ; Input ; Info     ; Stuck at VCC ;
; chars[19][7..6] ; Input ; Info     ; Stuck at GND ;
; chars[19][2]    ; Input ; Info     ; Stuck at GND ;
; chars[19][1]    ; Input ; Info     ; Stuck at VCC ;
; chars[19][0]    ; Input ; Info     ; Stuck at GND ;
; chars[20][6..3] ; Input ; Info     ; Stuck at VCC ;
; chars[20][2..0] ; Input ; Info     ; Stuck at GND ;
; chars[20][7]    ; Input ; Info     ; Stuck at GND ;
; chars[21][7]    ; Input ; Info     ; Stuck at GND ;
; chars[22][7]    ; Input ; Info     ; Stuck at GND ;
; chars[23][6..1] ; Input ; Info     ; Stuck at VCC ;
; chars[23][7]    ; Input ; Info     ; Stuck at GND ;
; chars[23][0]    ; Input ; Info     ; Stuck at GND ;
; chars[24][7]    ; Input ; Info     ; Stuck at GND ;
; chars[25][7]    ; Input ; Info     ; Stuck at GND ;
; chars[26][7]    ; Input ; Info     ; Stuck at GND ;
; chars[27][7]    ; Input ; Info     ; Stuck at GND ;
; chars[28][7]    ; Input ; Info     ; Stuck at GND ;
; chars[29][7]    ; Input ; Info     ; Stuck at GND ;
; chars[30][7]    ; Input ; Info     ; Stuck at GND ;
; chars[31][7]    ; Input ; Info     ; Stuck at GND ;
+-----------------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 57                          ;
; cycloneiii_ff         ; 2067                        ;
;     CLR               ; 44                          ;
;     CLR SCLR          ; 19                          ;
;     ENA               ; 16                          ;
;     ENA CLR           ; 1073                        ;
;     ENA CLR SCLR      ; 6                           ;
;     ENA CLR SCLR SLD  ; 32                          ;
;     ENA CLR SLD       ; 16                          ;
;     ENA SCLR          ; 1                           ;
;     ENA SLD           ; 24                          ;
;     SLD               ; 167                         ;
;     plain             ; 669                         ;
; cycloneiii_lcell_comb ; 5372                        ;
;     arith             ; 985                         ;
;         2 data inputs ; 172                         ;
;         3 data inputs ; 813                         ;
;     normal            ; 4387                        ;
;         0 data inputs ; 39                          ;
;         1 data inputs ; 31                          ;
;         2 data inputs ; 132                         ;
;         3 data inputs ; 917                         ;
;         4 data inputs ; 3268                        ;
; cycloneiii_mac_mult   ; 4                           ;
; cycloneiii_mac_out    ; 4                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 90                          ;
;                       ;                             ;
; Max LUT depth         ; 33.00                       ;
; Average LUT depth     ; 17.79                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:22     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Fri Oct 25 22:40:51 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off riscv_cpu -c riscv_cpu
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file src/keypadscanner.vhd
    Info (12022): Found design unit 1: KeypadScanner-arch File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/KeypadScanner.vhd Line: 18
    Info (12023): Found entity 1: KeypadScanner File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/KeypadScanner.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file src/top.vhd
    Info (12022): Found design unit 1: top-arch File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/top.vhd Line: 37
    Info (12023): Found entity 1: top File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/top.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file tb/multiplier_tb.vhd
    Info (12022): Found design unit 1: multiplier_tb-arch File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/tb/Multiplier_TB.vhd Line: 9
    Info (12023): Found entity 1: multiplier_tb File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/tb/Multiplier_TB.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file src/lcddriver.vhd
    Info (12022): Found design unit 1: LCDDriver-arch File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/LCDDriver.vhd Line: 19
    Info (12023): Found entity 1: LCDDriver File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/LCDDriver.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file src/lcdcontroller.vhd
    Info (12022): Found design unit 1: LCDController-arch File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/LCDController.vhd Line: 43
    Info (12023): Found entity 1: LCDController File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/LCDController.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file src/sevensegmentcontroller.vhd
    Info (12022): Found design unit 1: SevenSegmentController-arch File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/SevenSegmentController.vhd Line: 15
    Info (12023): Found entity 1: SevenSegmentController File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/SevenSegmentController.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file tb/sevensegmentcontroller_tb.vhd
    Info (12022): Found design unit 1: SevenSegmentController_TB-arch File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/tb/SevenSegmentController_TB.vhd Line: 9
    Info (12023): Found entity 1: SevenSegmentController_TB File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/tb/SevenSegmentController_TB.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file src/cpu.vhd
    Info (12022): Found design unit 1: CPU-arch File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/CPU.vhd Line: 24
    Info (12023): Found entity 1: CPU File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/CPU.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file src/instdecoder.vhd
    Info (12022): Found design unit 1: InstDecoder-arch File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/InstDecoder.vhd Line: 19
    Info (12023): Found entity 1: InstDecoder File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/InstDecoder.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file tb/instdecoder_tb.vhd
    Info (12022): Found design unit 1: InstDecoder_TB-arch File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/tb/InstDecoder_TB.vhd Line: 7
    Info (12023): Found entity 1: InstDecoder_TB File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/tb/InstDecoder_TB.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file src/registerfile.vhd
    Info (12022): Found design unit 1: RegisterFile-arch File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/RegisterFile.vhd Line: 21
    Info (12023): Found entity 1: RegisterFile File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/RegisterFile.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file tb/registerfile_tb.vhd
    Info (12022): Found design unit 1: RegisterFile_TB-arch File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/tb/RegisterFile_TB.vhd Line: 9
    Info (12023): Found entity 1: RegisterFile_TB File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/tb/RegisterFile_TB.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file src/byteenableencoder.vhd
    Info (12022): Found design unit 1: ByteEnableEncoder-arch File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/ByteEnableEncoder.vhd Line: 12
    Info (12023): Found entity 1: ByteEnableEncoder File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/ByteEnableEncoder.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file src/programcounter.vhd
    Info (12022): Found design unit 1: ProgramCounter-arch File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/ProgramCounter.vhd Line: 16
    Info (12023): Found entity 1: ProgramCounter File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/ProgramCounter.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file tb/programcounter_tb.vhd
    Info (12022): Found design unit 1: ProgramCounter_TB-arch File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/tb/ProgramCounter_TB.vhd Line: 9
    Info (12023): Found entity 1: ProgramCounter_TB File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/tb/ProgramCounter_TB.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file src/controlunit.vhd
    Info (12022): Found design unit 1: ControlUnit-arch File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/ControlUnit.vhd Line: 34
    Info (12023): Found entity 1: ControlUnit File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/ControlUnit.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file tb/controlunit_tb.vhd
    Info (12022): Found design unit 1: ControlUnit_TB-arch File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/tb/ControlUnit_TB.vhd Line: 9
    Info (12023): Found entity 1: ControlUnit_TB File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/tb/ControlUnit_TB.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file src/alu.vhd
    Info (12022): Found design unit 1: ALU-arch File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/ALU.vhd Line: 15
    Info (12023): Found entity 1: ALU File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/ALU.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file tb/alu_tb.vhd
    Info (12022): Found design unit 1: ALU_TB-arch File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/tb/ALU_TB.vhd Line: 9
    Info (12023): Found entity 1: ALU_TB File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/tb/ALU_TB.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file src/memory.vhd
    Info (12022): Found design unit 1: Memory-arch File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/Memory.vhd Line: 27
    Info (12023): Found entity 1: Memory File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/Memory.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file tb/memory_tb.vhd
    Info (12022): Found design unit 1: Memory_TB-arch File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/tb/Memory_TB.vhd Line: 9
    Info (12023): Found entity 1: Memory_TB File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/tb/Memory_TB.vhd Line: 6
Info (12021): Found 2 design units, including 0 entities, in source file src/common_pkg.vhd
    Info (12022): Found design unit 1: common_pkg File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/common_pkg.vhd Line: 5
    Info (12022): Found design unit 2: common_pkg-body File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/common_pkg.vhd Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file src/ipmem.vhd
    Info (12022): Found design unit 1: ipmem-SYN File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/IpMem.vhd Line: 62
    Info (12023): Found entity 1: IpMem File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/IpMem.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file src/divider.vhd
    Info (12022): Found design unit 1: divider-SYN File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/Divider.vhd Line: 55
    Info (12023): Found entity 1: Divider File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/Divider.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file src/multiplier.vhd
    Info (12022): Found design unit 1: multiplier-SYN File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/Multiplier.vhd Line: 54
    Info (12023): Found entity 1: Multiplier File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/Multiplier.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file src/pll.vhd
    Info (12022): Found design unit 1: pll-SYN File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/PLL.vhd Line: 54
    Info (12023): Found entity 1: PLL File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/PLL.vhd Line: 43
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10542): VHDL Variable Declaration warning at common_pkg.vhd(51): used initial value expression for variable "x" because variable was never assigned a value File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/common_pkg.vhd Line: 51
Warning (10542): VHDL Variable Declaration warning at common_pkg.vhd(52): used initial value expression for variable "d1" because variable was never assigned a value File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/common_pkg.vhd Line: 52
Warning (10542): VHDL Variable Declaration warning at common_pkg.vhd(53): used initial value expression for variable "d2" because variable was never assigned a value File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/common_pkg.vhd Line: 53
Info (12128): Elaborating entity "LCDDriver" for hierarchy "LCDDriver:U1" File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/top.vhd Line: 118
Info (12128): Elaborating entity "KeypadScanner" for hierarchy "KeypadScanner:U2" File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/top.vhd Line: 134
Info (12128): Elaborating entity "Memory" for hierarchy "Memory:U4" File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/top.vhd Line: 182
Info (12128): Elaborating entity "ByteEnableEncoder" for hierarchy "Memory:U4|ByteEnableEncoder:BE_ENCODER_A" File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/Memory.vhd Line: 86
Info (12128): Elaborating entity "IpMem" for hierarchy "Memory:U4|IpMem:IP_MEM" File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/Memory.vhd Line: 124
Info (12128): Elaborating entity "altsyncram" for hierarchy "Memory:U4|IpMem:IP_MEM|altsyncram:altsyncram_component" File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/IpMem.vhd Line: 71
Info (12130): Elaborated megafunction instantiation "Memory:U4|IpMem:IP_MEM|altsyncram:altsyncram_component" File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/IpMem.vhd Line: 71
Info (12133): Instantiated megafunction "Memory:U4|IpMem:IP_MEM|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/IpMem.vhd Line: 71
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "ipmem.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "width_byteena_b" = "4"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_uov3.tdf
    Info (12023): Found entity 1: altsyncram_uov3 File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/db/altsyncram_uov3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_uov3" for hierarchy "Memory:U4|IpMem:IP_MEM|altsyncram:altsyncram_component|altsyncram_uov3:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "CPU" for hierarchy "CPU:U5" File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/top.vhd Line: 205
Info (12128): Elaborating entity "InstDecoder" for hierarchy "CPU:U5|InstDecoder:INST_DCD" File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/CPU.vhd Line: 41
Info (12128): Elaborating entity "ALU" for hierarchy "CPU:U5|ALU:ALU" File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/CPU.vhd Line: 53
Info (12128): Elaborating entity "Multiplier" for hierarchy "CPU:U5|ALU:ALU|Multiplier:MUL1" File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/ALU.vhd Line: 101
Info (12128): Elaborating entity "lpm_mult" for hierarchy "CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component" File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/Multiplier.vhd Line: 81
Info (12130): Elaborated megafunction instantiation "CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component" File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/Multiplier.vhd Line: 81
Info (12133): Instantiated megafunction "CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component" with the following parameter: File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/Multiplier.vhd Line: 81
    Info (12134): Parameter "lpm_hint" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=9"
    Info (12134): Parameter "lpm_pipeline" = "6"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_widtha" = "33"
    Info (12134): Parameter "lpm_widthb" = "33"
    Info (12134): Parameter "lpm_widthp" = "66"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7qs.tdf
    Info (12023): Found entity 1: mult_7qs File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/db/mult_7qs.tdf Line: 39
Info (12128): Elaborating entity "mult_7qs" for hierarchy "CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 377
Info (12128): Elaborating entity "Divider" for hierarchy "CPU:U5|ALU:ALU|Divider:DIV1" File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/ALU.vhd Line: 111
Info (12128): Elaborating entity "lpm_divide" for hierarchy "CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component" File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/Divider.vhd Line: 85
Info (12130): Elaborated megafunction instantiation "CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component" File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/Divider.vhd Line: 85
Info (12133): Instantiated megafunction "CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component" with the following parameter: File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/Divider.vhd Line: 85
    Info (12134): Parameter "lpm_drepresentation" = "SIGNED"
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=6,LPM_REMAINDERPOSITIVE=FALSE"
    Info (12134): Parameter "lpm_nrepresentation" = "SIGNED"
    Info (12134): Parameter "lpm_pipeline" = "10"
    Info (12134): Parameter "lpm_type" = "LPM_DIVIDE"
    Info (12134): Parameter "lpm_widthd" = "33"
    Info (12134): Parameter "lpm_widthn" = "33"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_m9t.tdf
    Info (12023): Found entity 1: lpm_divide_m9t File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/db/lpm_divide_m9t.tdf Line: 25
Info (12128): Elaborating entity "lpm_divide_m9t" for hierarchy "CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_divide.tdf Line: 148
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_40h.tdf
    Info (12023): Found entity 1: abs_divider_40h File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/db/abs_divider_40h.tdf Line: 29
Info (12128): Elaborating entity "abs_divider_40h" for hierarchy "CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider" File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/db/lpm_divide_m9t.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_8tf.tdf
    Info (12023): Found entity 1: alt_u_div_8tf File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/db/alt_u_div_8tf.tdf Line: 46
Info (12128): Elaborating entity "alt_u_div_8tf" for hierarchy "CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider" File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/db/abs_divider_40h.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/db/add_sub_7pc.tdf Line: 23
Info (12128): Elaborating entity "add_sub_7pc" for hierarchy "CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|add_sub_7pc:add_sub_0" File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/db/alt_u_div_8tf.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/db/add_sub_8pc.tdf Line: 23
Info (12128): Elaborating entity "add_sub_8pc" for hierarchy "CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|add_sub_8pc:add_sub_1" File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/db/alt_u_div_8tf.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_j0a.tdf
    Info (12023): Found entity 1: lpm_abs_j0a File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/db/lpm_abs_j0a.tdf Line: 25
Info (12128): Elaborating entity "lpm_abs_j0a" for hierarchy "CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|lpm_abs_j0a:my_abs_den" File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/db/abs_divider_40h.tdf Line: 44
Info (12128): Elaborating entity "RegisterFile" for hierarchy "CPU:U5|RegisterFile:REGFILE" File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/CPU.vhd Line: 63
Info (12128): Elaborating entity "ControlUnit" for hierarchy "CPU:U5|ControlUnit:CU" File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/CPU.vhd Line: 78
Info (10041): Inferred latch for "next_state.halt" at ControlUnit.vhd(108) File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/ControlUnit.vhd Line: 108
Info (10041): Inferred latch for "next_state.divide" at ControlUnit.vhd(108) File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/ControlUnit.vhd Line: 108
Info (10041): Inferred latch for "next_state.multiply" at ControlUnit.vhd(108) File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/ControlUnit.vhd Line: 108
Info (10041): Inferred latch for "next_state.mem_access" at ControlUnit.vhd(108) File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/ControlUnit.vhd Line: 108
Info (10041): Inferred latch for "next_state.normal" at ControlUnit.vhd(108) File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/ControlUnit.vhd Line: 108
Info (12128): Elaborating entity "ProgramCounter" for hierarchy "CPU:U5|ProgramCounter:PROGCOUNTR" File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/CPU.vhd Line: 103
Info (12128): Elaborating entity "PLL" for hierarchy "PLL:U6" File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/top.vhd Line: 227
Info (12128): Elaborating entity "altpll" for hierarchy "PLL:U6|altpll:altpll_component" File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/PLL.vhd Line: 144
Info (12130): Elaborated megafunction instantiation "PLL:U6|altpll:altpll_component" File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/PLL.vhd Line: 144
Info (12133): Instantiated megafunction "PLL:U6|altpll:altpll_component" with the following parameter: File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/PLL.vhd Line: 144
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "100000"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "3"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: PLL_altpll File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/db/pll_altpll.v Line: 30
Info (12128): Elaborating entity "PLL_altpll" for hierarchy "PLL:U6|altpll:altpll_component|PLL_altpll:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "SevenSegmentController" for hierarchy "SevenSegmentController:U7" File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/top.vhd Line: 239
Info (13014): Ignored 338 buffer(s)
    Info (13016): Ignored 66 CARRY_SUM buffer(s)
    Info (13019): Ignored 272 SOFT buffer(s)
Info (19000): Inferred 6 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|DFFQuotient_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 9
        Info (286033): Parameter WIDTH set to 6
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|DFFQuotient_rtl_1"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 8
        Info (286033): Parameter WIDTH set to 8
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|DFFQuotient_rtl_2"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 7
        Info (286033): Parameter WIDTH set to 6
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|DFFQuotient_rtl_3"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 6
        Info (286033): Parameter WIDTH set to 6
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|DFFQuotient_rtl_4"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 5
        Info (286033): Parameter WIDTH set to 8
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|dffe52_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 4
        Info (286033): Parameter WIDTH set to 24
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0" File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/common_pkg.vhd Line: 52
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod0" File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/common_pkg.vhd Line: 53
Info (12130): Elaborated megafunction instantiation "CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|altshift_taps:DFFQuotient_rtl_0"
Info (12133): Instantiated megafunction "CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|altshift_taps:DFFQuotient_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "9"
    Info (12134): Parameter "WIDTH" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_4no.tdf
    Info (12023): Found entity 1: shift_taps_4no File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/db/shift_taps_4no.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ab81.tdf
    Info (12023): Found entity 1: altsyncram_ab81 File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/db/altsyncram_ab81.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_bpf.tdf
    Info (12023): Found entity 1: cntr_bpf File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/db/cntr_bpf.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_pgc.tdf
    Info (12023): Found entity 1: cmpr_pgc File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/db/cmpr_pgc.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|altshift_taps:DFFQuotient_rtl_1"
Info (12133): Instantiated megafunction "CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|altshift_taps:DFFQuotient_rtl_1" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "8"
    Info (12134): Parameter "WIDTH" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_ano.tdf
    Info (12023): Found entity 1: shift_taps_ano File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/db/shift_taps_ano.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fb81.tdf
    Info (12023): Found entity 1: altsyncram_fb81 File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/db/altsyncram_fb81.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_apf.tdf
    Info (12023): Found entity 1: cntr_apf File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/db/cntr_apf.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|altshift_taps:DFFQuotient_rtl_2"
Info (12133): Instantiated megafunction "CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|altshift_taps:DFFQuotient_rtl_2" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "7"
    Info (12134): Parameter "WIDTH" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_2no.tdf
    Info (12023): Found entity 1: shift_taps_2no File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/db/shift_taps_2no.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6b81.tdf
    Info (12023): Found entity 1: altsyncram_6b81 File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/db/altsyncram_6b81.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_9pf.tdf
    Info (12023): Found entity 1: cntr_9pf File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/db/cntr_9pf.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|altshift_taps:DFFQuotient_rtl_3"
Info (12133): Instantiated megafunction "CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|altshift_taps:DFFQuotient_rtl_3" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "6"
    Info (12134): Parameter "WIDTH" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_bno.tdf
    Info (12023): Found entity 1: shift_taps_bno File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/db/shift_taps_bno.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2b81.tdf
    Info (12023): Found entity 1: altsyncram_2b81 File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/db/altsyncram_2b81.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_7pf.tdf
    Info (12023): Found entity 1: cntr_7pf File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/db/cntr_7pf.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|altshift_taps:DFFQuotient_rtl_4"
Info (12133): Instantiated megafunction "CPU:U5|ALU:ALU|Divider:DIV1|lpm_divide:LPM_DIVIDE_component|lpm_divide_m9t:auto_generated|abs_divider_40h:divider|alt_u_div_8tf:divider|altshift_taps:DFFQuotient_rtl_4" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "5"
    Info (12134): Parameter "WIDTH" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_9no.tdf
    Info (12023): Found entity 1: shift_taps_9no File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/db/shift_taps_9no.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5b81.tdf
    Info (12023): Found entity 1: altsyncram_5b81 File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/db/altsyncram_5b81.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf
    Info (12023): Found entity 1: cntr_6pf File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/db/cntr_6pf.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf
    Info (12023): Found entity 1: cmpr_ogc File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/db/cmpr_ogc.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|altshift_taps:dffe52_rtl_0"
Info (12133): Instantiated megafunction "CPU:U5|ALU:ALU|Multiplier:MUL1|lpm_mult:lpm_mult_component|mult_7qs:auto_generated|altshift_taps:dffe52_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "4"
    Info (12134): Parameter "WIDTH" = "24"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_gmq.tdf
    Info (12023): Found entity 1: shift_taps_gmq File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/db/shift_taps_gmq.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jf81.tdf
    Info (12023): Found entity 1: altsyncram_jf81 File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/db/altsyncram_jf81.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4pf.tdf
    Info (12023): Found entity 1: cntr_4pf File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/db/cntr_4pf.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div0" File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/common_pkg.vhd Line: 52
Info (12133): Instantiated megafunction "lpm_divide:Div0" with the following parameter: File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/common_pkg.vhd Line: 52
    Info (12134): Parameter "LPM_WIDTHN" = "5"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ghm.tdf
    Info (12023): Found entity 1: lpm_divide_ghm File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/db/lpm_divide_ghm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_8kh File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/db/sign_div_unsign_8kh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_44f.tdf
    Info (12023): Found entity 1: alt_u_div_44f File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/db/alt_u_div_44f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod0" File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/common_pkg.vhd Line: 53
Info (12133): Instantiated megafunction "lpm_divide:Mod0" with the following parameter: File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/common_pkg.vhd Line: 53
    Info (12134): Parameter "LPM_WIDTHN" = "5"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_k9m.tdf
    Info (12023): Found entity 1: lpm_divide_k9m File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/db/lpm_divide_k9m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9kh File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/db/sign_div_unsign_9kh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_64f.tdf
    Info (12023): Found entity 1: alt_u_div_64f File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/db/alt_u_div_64f.tdf Line: 27
Info (13000): Registers with preset signals will power-up high File: C:/Users/quwam/Desktop/vhdl projects/riscv-cpu/src/LCDDriver.vhd Line: 71
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 16 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 7289 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 26 input pins
    Info (21059): Implemented 31 output pins
    Info (21061): Implemented 7133 logic cells
    Info (21064): Implemented 90 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 8 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4886 megabytes
    Info: Processing ended: Fri Oct 25 22:41:28 2024
    Info: Elapsed time: 00:00:37
    Info: Total CPU time (on all processors): 00:00:49


