# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project.srcs/sources_1/imports/Sources_Debut_TP_2021/VHDL/ClkAcc.vhd" \
"../../../../project.srcs/sources_1/imports/Desktop/clk25MHz.vhd" \
"../../../../project.srcs/sources_1/imports/Sources_Debut_TP_2021/TESTBENCH/tb_clkdiv.vhd" \

# Do not sort compile order
nosort
