// Seed: 2840446058
`resetall
module module_0 (
    output id_0,
    output logic id_1,
    output id_2,
    input tri1 id_3,
    output id_4,
    output logic id_5,
    output id_6,
    input id_7
);
  assign id_1 = id_3[1];
  logic id_8;
  always @(posedge 1);
  logic id_9;
endmodule
