{
  "module_name": "common_hsi.h",
  "hash_id": "871c888fcff1bb2fb62d970d2a8b80228267ee73526708aa9f747fb8cfac4e1c",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/qed/common_hsi.h",
  "human_readable_source": " \n \n\n#ifndef _COMMON_HSI_H\n#define _COMMON_HSI_H\n\n#include <linux/types.h>\n#include <asm/byteorder.h>\n#include <linux/bitops.h>\n#include <linux/slab.h>\n\n \n#define PTR_LO(x)\t\t((u32)(((uintptr_t)(x)) & 0xffffffff))\n#define PTR_HI(x)\t\t((u32)((((uintptr_t)(x)) >> 16) >> 16))\n#define DMA_LO_LE(x)\t\tcpu_to_le32(lower_32_bits(x))\n#define DMA_HI_LE(x)\t\tcpu_to_le32(upper_32_bits(x))\n#define DMA_REGPAIR_LE(x, val)\tdo { \\\n\t\t\t\t\t(x).hi = DMA_HI_LE((val)); \\\n\t\t\t\t\t(x).lo = DMA_LO_LE((val)); \\\n\t\t\t\t} while (0)\n\n#define HILO_GEN(hi, lo, type)\t\t((((type)(hi)) << 32) + (lo))\n#define HILO_64(hi, lo) \\\n\tHILO_GEN(le32_to_cpu(hi), le32_to_cpu(lo), u64)\n#define HILO_64_REGPAIR(regpair) ({ \\\n\ttypeof(regpair) __regpair = (regpair); \\\n\tHILO_64(__regpair.hi, __regpair.lo); })\n#define HILO_DMA_REGPAIR(regpair)\t((dma_addr_t)HILO_64_REGPAIR(regpair))\n\n#ifndef __COMMON_HSI__\n#define __COMMON_HSI__\n\n \n \n \n\n#define X_FINAL_CLEANUP_AGG_INT\t\t\t1\n\n#define EVENT_RING_PAGE_SIZE_BYTES\t\t4096\n\n#define NUM_OF_GLOBAL_QUEUES\t\t\t128\n#define COMMON_QUEUE_ENTRY_MAX_BYTE_SIZE\t64\n\n#define ISCSI_CDU_TASK_SEG_TYPE\t\t\t0\n#define FCOE_CDU_TASK_SEG_TYPE\t\t\t0\n#define RDMA_CDU_TASK_SEG_TYPE\t\t\t1\n#define ETH_CDU_TASK_SEG_TYPE\t\t\t2\n\n#define FW_ASSERT_GENERAL_ATTN_IDX\t\t32\n\n \n#define TSTORM_QZONE_SIZE\t8\n#define MSTORM_QZONE_SIZE\t16\n#define USTORM_QZONE_SIZE\t8\n#define XSTORM_QZONE_SIZE\t8\n#define YSTORM_QZONE_SIZE\t0\n#define PSTORM_QZONE_SIZE\t0\n\n#define MSTORM_VF_ZONE_DEFAULT_SIZE_LOG\t\t7\n#define ETH_MAX_RXQ_VF_DEFAULT 16\n#define ETH_MAX_RXQ_VF_DOUBLE 48\n#define ETH_MAX_RXQ_VF_QUAD 112\n\n#define ETH_RGSRC_CTX_SIZE\t\t\t6\n#define ETH_TGSRC_CTX_SIZE\t\t\t6\n\n \n \n \n\n#define CORE_LL2_MAX_RAMROD_PER_CON\t8\n#define CORE_LL2_TX_BD_PAGE_SIZE_BYTES\t4096\n#define CORE_LL2_RX_BD_PAGE_SIZE_BYTES\t4096\n#define CORE_LL2_RX_CQE_PAGE_SIZE_BYTES\t4096\n#define CORE_LL2_RX_NUM_NEXT_PAGE_BDS\t1\n\n#define CORE_LL2_TX_MAX_BDS_PER_PACKET\t12\n\n#define CORE_SPQE_PAGE_SIZE_BYTES\t4096\n\n \n#define MAX_NUM_LL2_RX_RAM_QUEUES 32\n\n \n#define MAX_NUM_LL2_RX_CTX_QUEUES 208\n#define MAX_NUM_LL2_RX_QUEUES \\\n\t(MAX_NUM_LL2_RX_RAM_QUEUES + MAX_NUM_LL2_RX_CTX_QUEUES)\n\n#define MAX_NUM_LL2_TX_STATS_COUNTERS  48\n\n#define FW_MAJOR_VERSION\t8\n#define FW_MINOR_VERSION\t59\n#define FW_REVISION_VERSION\t1\n#define FW_ENGINEERING_VERSION\t0\n\n \n \n \n\n \n#define MAX_NUM_PORTS_K2\t(4)\n#define MAX_NUM_PORTS_BB\t(2)\n#define MAX_NUM_PORTS\t\t(MAX_NUM_PORTS_K2)\n\n#define MAX_NUM_PFS_K2\t\t(16)\n#define MAX_NUM_PFS_BB\t\t(8)\n#define MAX_NUM_PFS\t\t(MAX_NUM_PFS_K2)\n#define MAX_NUM_OF_PFS_IN_CHIP\t(16)  \n\n#define MAX_NUM_VFS_K2\t(192)\n#define MAX_NUM_VFS_BB\t(120)\n#define MAX_NUM_VFS\t(MAX_NUM_VFS_K2)\n\n#define MAX_NUM_FUNCTIONS_BB\t(MAX_NUM_PFS_BB + MAX_NUM_VFS_BB)\n#define MAX_NUM_FUNCTIONS_K2    (MAX_NUM_PFS_K2 + MAX_NUM_VFS_K2)\n\n#define MAX_FUNCTION_NUMBER_BB\t(MAX_NUM_PFS + MAX_NUM_VFS_BB)\n#define MAX_FUNCTION_NUMBER_K2  (MAX_NUM_PFS + MAX_NUM_VFS_K2)\n#define MAX_NUM_FUNCTIONS\t(MAX_FUNCTION_NUMBER_K2)\n\n#define MAX_NUM_VPORTS_K2\t(208)\n#define MAX_NUM_VPORTS_BB\t(160)\n#define MAX_NUM_VPORTS\t\t(MAX_NUM_VPORTS_K2)\n\n#define MAX_NUM_L2_QUEUES_K2\t(320)\n#define MAX_NUM_L2_QUEUES_BB\t(256)\n#define MAX_NUM_L2_QUEUES\t(MAX_NUM_L2_QUEUES_K2)\n\n \n#define NUM_PHYS_TCS_4PORT_K2\t(4)\n#define NUM_OF_PHYS_TCS\t\t(8)\n#define PURE_LB_TC\t\tNUM_OF_PHYS_TCS\n#define NUM_TCS_4PORT_K2\t(NUM_PHYS_TCS_4PORT_K2 + 1)\n#define NUM_OF_TCS\t\t(NUM_OF_PHYS_TCS + 1)\n\n \n#define NUM_OF_CONNECTION_TYPES\t(8)\n#define NUM_OF_LCIDS\t\t\t(320)\n#define NUM_OF_LTIDS\t\t\t(320)\n\n \n#define NUM_OF_GTT\t\t19\n#define GTT_DWORD_SIZE_BITS\t10\n#define GTT_BYTE_SIZE_BITS\t(GTT_DWORD_SIZE_BITS + 2)\n#define GTT_DWORD_SIZE\t\tBIT(GTT_DWORD_SIZE_BITS)\n\n \n#define TOOLS_VERSION 11\n\n \n \n \n\n#define CDU_SEG_TYPE_OFFSET_REG_TYPE_SHIFT\t\t\t(17)\n#define CDU_SEG_TYPE_OFFSET_REG_OFFSET_MASK\t\t\t(0x1ffff)\n\n#define CDU_VF_FL_SEG_TYPE_OFFSET_REG_TYPE_SHIFT\t\t(12)\n#define CDU_VF_FL_SEG_TYPE_OFFSET_REG_OFFSET_MASK\t\t(0xfff)\n\n#define CDU_CONTEXT_VALIDATION_CFG_ENABLE_SHIFT\t\t\t(0)\n#define CDU_CONTEXT_VALIDATION_CFG_VALIDATION_TYPE_SHIFT\t(1)\n#define CDU_CONTEXT_VALIDATION_CFG_USE_TYPE\t\t\t(2)\n#define CDU_CONTEXT_VALIDATION_CFG_USE_REGION\t\t\t(3)\n#define CDU_CONTEXT_VALIDATION_CFG_USE_CID\t\t\t(4)\n#define CDU_CONTEXT_VALIDATION_CFG_USE_ACTIVE\t\t\t(5)\n#define CDU_CONTEXT_VALIDATION_DEFAULT_CFG\t\t\t(0x3d)\n\n \n \n \n\n \n#define DQ_DEMS_LEGACY\t\t\t0\n#define DQ_DEMS_TOE_MORE_TO_SEND\t3\n#define DQ_DEMS_TOE_LOCAL_ADV_WND\t4\n#define DQ_DEMS_ROCE_CQ_CONS\t\t7\n\n \n#define DQ_XCM_AGG_VAL_SEL_WORD2\t0\n#define DQ_XCM_AGG_VAL_SEL_WORD3\t1\n#define DQ_XCM_AGG_VAL_SEL_WORD4\t2\n#define DQ_XCM_AGG_VAL_SEL_WORD5\t3\n#define DQ_XCM_AGG_VAL_SEL_REG3\t\t4\n#define DQ_XCM_AGG_VAL_SEL_REG4\t\t5\n#define DQ_XCM_AGG_VAL_SEL_REG5\t\t6\n#define DQ_XCM_AGG_VAL_SEL_REG6\t\t7\n\n \n#define\tDQ_XCM_CORE_TX_BD_CONS_CMD\t\tDQ_XCM_AGG_VAL_SEL_WORD3\n#define\tDQ_XCM_CORE_TX_BD_PROD_CMD\t\tDQ_XCM_AGG_VAL_SEL_WORD4\n#define\tDQ_XCM_CORE_SPQ_PROD_CMD\t\tDQ_XCM_AGG_VAL_SEL_WORD4\n#define\tDQ_XCM_ETH_EDPM_NUM_BDS_CMD\t\tDQ_XCM_AGG_VAL_SEL_WORD2\n#define\tDQ_XCM_ETH_TX_BD_CONS_CMD\t\tDQ_XCM_AGG_VAL_SEL_WORD3\n#define\tDQ_XCM_ETH_TX_BD_PROD_CMD\t\tDQ_XCM_AGG_VAL_SEL_WORD4\n#define\tDQ_XCM_ETH_GO_TO_BD_CONS_CMD\t\tDQ_XCM_AGG_VAL_SEL_WORD5\n#define DQ_XCM_FCOE_SQ_CONS_CMD\t\t\tDQ_XCM_AGG_VAL_SEL_WORD3\n#define DQ_XCM_FCOE_SQ_PROD_CMD\t\t\tDQ_XCM_AGG_VAL_SEL_WORD4\n#define DQ_XCM_FCOE_X_FERQ_PROD_CMD\t\tDQ_XCM_AGG_VAL_SEL_WORD5\n#define DQ_XCM_ISCSI_SQ_CONS_CMD\t\tDQ_XCM_AGG_VAL_SEL_WORD3\n#define DQ_XCM_ISCSI_SQ_PROD_CMD\t\tDQ_XCM_AGG_VAL_SEL_WORD4\n#define DQ_XCM_ISCSI_MORE_TO_SEND_SEQ_CMD\tDQ_XCM_AGG_VAL_SEL_REG3\n#define DQ_XCM_ISCSI_EXP_STAT_SN_CMD\t\tDQ_XCM_AGG_VAL_SEL_REG6\n#define DQ_XCM_ROCE_SQ_PROD_CMD\t\t\tDQ_XCM_AGG_VAL_SEL_WORD4\n#define DQ_XCM_TOE_TX_BD_PROD_CMD\t\tDQ_XCM_AGG_VAL_SEL_WORD4\n#define DQ_XCM_TOE_MORE_TO_SEND_SEQ_CMD\t\tDQ_XCM_AGG_VAL_SEL_REG3\n#define DQ_XCM_TOE_LOCAL_ADV_WND_SEQ_CMD\tDQ_XCM_AGG_VAL_SEL_REG4\n#define DQ_XCM_ROCE_ACK_EDPM_DORQ_SEQ_CMD\tDQ_XCM_AGG_VAL_SEL_WORD5\n\n \n#define\tDQ_UCM_AGG_VAL_SEL_WORD0\t0\n#define\tDQ_UCM_AGG_VAL_SEL_WORD1\t1\n#define\tDQ_UCM_AGG_VAL_SEL_WORD2\t2\n#define\tDQ_UCM_AGG_VAL_SEL_WORD3\t3\n#define\tDQ_UCM_AGG_VAL_SEL_REG0\t\t4\n#define\tDQ_UCM_AGG_VAL_SEL_REG1\t\t5\n#define\tDQ_UCM_AGG_VAL_SEL_REG2\t\t6\n#define\tDQ_UCM_AGG_VAL_SEL_REG3\t\t7\n\n \n#define DQ_UCM_ETH_PMD_TX_CONS_CMD\tDQ_UCM_AGG_VAL_SEL_WORD2\n#define DQ_UCM_ETH_PMD_RX_CONS_CMD\tDQ_UCM_AGG_VAL_SEL_WORD3\n#define DQ_UCM_ROCE_CQ_CONS_CMD\t\tDQ_UCM_AGG_VAL_SEL_REG0\n#define DQ_UCM_ROCE_CQ_PROD_CMD\t\tDQ_UCM_AGG_VAL_SEL_REG2\n\n \n#define\tDQ_TCM_AGG_VAL_SEL_WORD0\t0\n#define\tDQ_TCM_AGG_VAL_SEL_WORD1\t1\n#define\tDQ_TCM_AGG_VAL_SEL_WORD2\t2\n#define\tDQ_TCM_AGG_VAL_SEL_WORD3\t3\n#define\tDQ_TCM_AGG_VAL_SEL_REG1\t\t4\n#define\tDQ_TCM_AGG_VAL_SEL_REG2\t\t5\n#define\tDQ_TCM_AGG_VAL_SEL_REG6\t\t6\n#define\tDQ_TCM_AGG_VAL_SEL_REG9\t\t7\n\n \n#define DQ_TCM_L2B_BD_PROD_CMD \\\n\tDQ_TCM_AGG_VAL_SEL_WORD1\n#define DQ_TCM_ROCE_RQ_PROD_CMD\t\\\n\tDQ_TCM_AGG_VAL_SEL_WORD0\n\n \n#define\tDQ_XCM_AGG_FLG_SHIFT_BIT14\t0\n#define\tDQ_XCM_AGG_FLG_SHIFT_BIT15\t1\n#define\tDQ_XCM_AGG_FLG_SHIFT_CF12\t2\n#define\tDQ_XCM_AGG_FLG_SHIFT_CF13\t3\n#define\tDQ_XCM_AGG_FLG_SHIFT_CF18\t4\n#define\tDQ_XCM_AGG_FLG_SHIFT_CF19\t5\n#define\tDQ_XCM_AGG_FLG_SHIFT_CF22\t6\n#define\tDQ_XCM_AGG_FLG_SHIFT_CF23\t7\n\n \n#define DQ_XCM_CORE_DQ_CF_CMD\t\t\tBIT(DQ_XCM_AGG_FLG_SHIFT_CF18)\n#define DQ_XCM_CORE_TERMINATE_CMD\t\tBIT(DQ_XCM_AGG_FLG_SHIFT_CF19)\n#define DQ_XCM_CORE_SLOW_PATH_CMD\t\tBIT(DQ_XCM_AGG_FLG_SHIFT_CF22)\n#define DQ_XCM_ETH_DQ_CF_CMD\t\t\tBIT(DQ_XCM_AGG_FLG_SHIFT_CF18)\n#define DQ_XCM_ETH_TERMINATE_CMD\t\tBIT(DQ_XCM_AGG_FLG_SHIFT_CF19)\n#define DQ_XCM_ETH_SLOW_PATH_CMD\t\tBIT(DQ_XCM_AGG_FLG_SHIFT_CF22)\n#define DQ_XCM_ETH_TPH_EN_CMD\t\t\tBIT(DQ_XCM_AGG_FLG_SHIFT_CF23)\n#define DQ_XCM_FCOE_SLOW_PATH_CMD\t\tBIT(DQ_XCM_AGG_FLG_SHIFT_CF22)\n#define DQ_XCM_ISCSI_DQ_FLUSH_CMD\t\tBIT(DQ_XCM_AGG_FLG_SHIFT_CF19)\n#define DQ_XCM_ISCSI_SLOW_PATH_CMD\t\tBIT(DQ_XCM_AGG_FLG_SHIFT_CF22)\n#define DQ_XCM_ISCSI_PROC_ONLY_CLEANUP_CMD\tBIT(DQ_XCM_AGG_FLG_SHIFT_CF23)\n#define DQ_XCM_TOE_DQ_FLUSH_CMD\t\t\tBIT(DQ_XCM_AGG_FLG_SHIFT_CF19)\n#define DQ_XCM_TOE_SLOW_PATH_CMD\t\tBIT(DQ_XCM_AGG_FLG_SHIFT_CF22)\n\n \n#define\tDQ_UCM_AGG_FLG_SHIFT_CF0\t0\n#define\tDQ_UCM_AGG_FLG_SHIFT_CF1\t1\n#define\tDQ_UCM_AGG_FLG_SHIFT_CF3\t2\n#define\tDQ_UCM_AGG_FLG_SHIFT_CF4\t3\n#define\tDQ_UCM_AGG_FLG_SHIFT_CF5\t4\n#define\tDQ_UCM_AGG_FLG_SHIFT_CF6\t5\n#define\tDQ_UCM_AGG_FLG_SHIFT_RULE0EN\t6\n#define\tDQ_UCM_AGG_FLG_SHIFT_RULE1EN\t7\n\n \n#define DQ_UCM_ETH_PMD_TX_ARM_CMD\tBIT(DQ_UCM_AGG_FLG_SHIFT_CF4)\n#define DQ_UCM_ETH_PMD_RX_ARM_CMD\tBIT(DQ_UCM_AGG_FLG_SHIFT_CF5)\n#define DQ_UCM_ROCE_CQ_ARM_SE_CF_CMD\tBIT(DQ_UCM_AGG_FLG_SHIFT_CF4)\n#define DQ_UCM_ROCE_CQ_ARM_CF_CMD\tBIT(DQ_UCM_AGG_FLG_SHIFT_CF5)\n#define DQ_UCM_TOE_TIMER_STOP_ALL_CMD\tBIT(DQ_UCM_AGG_FLG_SHIFT_CF3)\n#define DQ_UCM_TOE_SLOW_PATH_CF_CMD\tBIT(DQ_UCM_AGG_FLG_SHIFT_CF4)\n#define DQ_UCM_TOE_DQ_CF_CMD\t\tBIT(DQ_UCM_AGG_FLG_SHIFT_CF5)\n\n \n#define DQ_TCM_AGG_FLG_SHIFT_CF0\t0\n#define DQ_TCM_AGG_FLG_SHIFT_CF1\t1\n#define DQ_TCM_AGG_FLG_SHIFT_CF2\t2\n#define DQ_TCM_AGG_FLG_SHIFT_CF3\t3\n#define DQ_TCM_AGG_FLG_SHIFT_CF4\t4\n#define DQ_TCM_AGG_FLG_SHIFT_CF5\t5\n#define DQ_TCM_AGG_FLG_SHIFT_CF6\t6\n#define DQ_TCM_AGG_FLG_SHIFT_CF7\t7\n \n#define DQ_TCM_FCOE_FLUSH_Q0_CMD\tBIT(DQ_TCM_AGG_FLG_SHIFT_CF1)\n#define DQ_TCM_FCOE_DUMMY_TIMER_CMD\tBIT(DQ_TCM_AGG_FLG_SHIFT_CF2)\n#define DQ_TCM_FCOE_TIMER_STOP_ALL_CMD\tBIT(DQ_TCM_AGG_FLG_SHIFT_CF3)\n#define DQ_TCM_ISCSI_FLUSH_Q0_CMD\tBIT(DQ_TCM_AGG_FLG_SHIFT_CF1)\n#define DQ_TCM_ISCSI_TIMER_STOP_ALL_CMD\tBIT(DQ_TCM_AGG_FLG_SHIFT_CF3)\n#define DQ_TCM_TOE_FLUSH_Q0_CMD\t\tBIT(DQ_TCM_AGG_FLG_SHIFT_CF1)\n#define DQ_TCM_TOE_TIMER_STOP_ALL_CMD\tBIT(DQ_TCM_AGG_FLG_SHIFT_CF3)\n#define DQ_TCM_IWARP_POST_RQ_CF_CMD\tBIT(DQ_TCM_AGG_FLG_SHIFT_CF1)\n\n \n#define DQ_PWM_OFFSET_DPM_BASE\t\t0x0\n#define DQ_PWM_OFFSET_DPM_END\t\t0x27\n#define DQ_PWM_OFFSET_XCM32_24ICID_BASE 0x28\n#define DQ_PWM_OFFSET_UCM32_24ICID_BASE 0x30\n#define DQ_PWM_OFFSET_TCM32_24ICID_BASE 0x38\n#define DQ_PWM_OFFSET_XCM16_BASE\t0x40\n#define DQ_PWM_OFFSET_XCM32_BASE\t0x44\n#define DQ_PWM_OFFSET_UCM16_BASE\t0x48\n#define DQ_PWM_OFFSET_UCM32_BASE\t0x4C\n#define DQ_PWM_OFFSET_UCM16_4\t\t0x50\n#define DQ_PWM_OFFSET_TCM16_BASE\t0x58\n#define DQ_PWM_OFFSET_TCM32_BASE\t0x5C\n#define DQ_PWM_OFFSET_XCM_FLAGS\t\t0x68\n#define DQ_PWM_OFFSET_UCM_FLAGS\t\t0x69\n#define DQ_PWM_OFFSET_TCM_FLAGS\t\t0x6B\n\n#define DQ_PWM_OFFSET_XCM_RDMA_SQ_PROD\t\t(DQ_PWM_OFFSET_XCM16_BASE + 2)\n#define DQ_PWM_OFFSET_UCM_RDMA_CQ_CONS_32BIT\t(DQ_PWM_OFFSET_UCM32_BASE)\n#define DQ_PWM_OFFSET_UCM_RDMA_CQ_CONS_16BIT\t(DQ_PWM_OFFSET_UCM16_4)\n#define DQ_PWM_OFFSET_UCM_RDMA_INT_TIMEOUT\t(DQ_PWM_OFFSET_UCM16_BASE + 2)\n#define DQ_PWM_OFFSET_UCM_RDMA_ARM_FLAGS\t(DQ_PWM_OFFSET_UCM_FLAGS)\n#define DQ_PWM_OFFSET_TCM_ROCE_RQ_PROD\t\t(DQ_PWM_OFFSET_TCM16_BASE + 1)\n#define DQ_PWM_OFFSET_TCM_IWARP_RQ_PROD\t\t(DQ_PWM_OFFSET_TCM16_BASE + 3)\n\n \n#define DQ_PWM_OFFSET_TCM_LL2_PROD_UPDATE \\\n\t(DQ_PWM_OFFSET_TCM32_BASE + DQ_TCM_AGG_VAL_SEL_REG9 - 4)\n\n#define DQ_PWM_OFFSET_XCM_RDMA_24B_ICID_SQ_PROD \\\n\t(DQ_PWM_OFFSET_XCM32_24ICID_BASE + 2)\n#define DQ_PWM_OFFSET_UCM_RDMA_24B_ICID_CQ_CONS_32BIT \\\n\t(DQ_PWM_OFFSET_UCM32_24ICID_BASE + 4)\n#define DQ_PWM_OFFSET_TCM_ROCE_24B_ICID_RQ_PROD \\\n\t(DQ_PWM_OFFSET_TCM32_24ICID_BASE + 1)\n\n#define\tDQ_REGION_SHIFT\t\t\t(12)\n\n \n#define\tDQ_DPM_WQE_BUFF_SIZE\t\t(320)\n\n \n#define\tDQ_CONN_TYPE_RANGE_SHIFT\t(4)\n\n \n \n \n\n \n#define MAX_QM_TX_QUEUES_K2\t512\n#define MAX_QM_TX_QUEUES_BB\t448\n#define MAX_QM_TX_QUEUES\tMAX_QM_TX_QUEUES_K2\n\n \n#define MAX_QM_OTHER_QUEUES_BB\t64\n#define MAX_QM_OTHER_QUEUES_K2\t128\n#define MAX_QM_OTHER_QUEUES\tMAX_QM_OTHER_QUEUES_K2\n\n \n#define QM_PF_QUEUE_GROUP_SIZE\t8\n\n \n#define QM_PQ_ELEMENT_SIZE\t4\n\n \n#define CM_TX_PQ_BASE\t\t0x200\n\n \n#define MAX_QM_GLOBAL_RLS\t256\n#define COMMON_MAX_QM_GLOBAL_RLS MAX_QM_GLOBAL_RLS\n\n \n#define QM_LINE_CRD_REG_WIDTH\t\t16\n#define QM_LINE_CRD_REG_SIGN_BIT\tBIT((QM_LINE_CRD_REG_WIDTH - 1))\n#define QM_BYTE_CRD_REG_WIDTH\t\t24\n#define QM_BYTE_CRD_REG_SIGN_BIT\tBIT((QM_BYTE_CRD_REG_WIDTH - 1))\n#define QM_WFQ_CRD_REG_WIDTH\t\t32\n#define QM_WFQ_CRD_REG_SIGN_BIT\t\tBIT((QM_WFQ_CRD_REG_WIDTH - 1))\n#define QM_RL_CRD_REG_WIDTH\t\t32\n#define QM_RL_CRD_REG_SIGN_BIT\t\tBIT((QM_RL_CRD_REG_WIDTH - 1))\n\n \n \n \n\n#define CAU_FSM_ETH_RX  0\n#define CAU_FSM_ETH_TX  1\n\n \n#define PIS_PER_SB\t12\n#define MAX_PIS_PER_SB\tPIS_PER_SB\n\n#define CAU_HC_STOPPED_STATE\t3\n#define CAU_HC_DISABLE_STATE\t4\n#define CAU_HC_ENABLE_STATE\t0\n\n \n \n \n\n#define MAX_SB_PER_PATH_K2\t(368)\n#define MAX_SB_PER_PATH_BB\t(288)\n#define MAX_TOT_SB_PER_PATH \\\n\tMAX_SB_PER_PATH_K2\n\n#define MAX_SB_PER_PF_MIMD\t129\n#define MAX_SB_PER_PF_SIMD\t64\n#define MAX_SB_PER_VF\t\t64\n\n \n#define IGU_MEM_BASE\t\t\t0x0000\n\n#define IGU_MEM_MSIX_BASE\t\t0x0000\n#define IGU_MEM_MSIX_UPPER\t\t0x0101\n#define IGU_MEM_MSIX_RESERVED_UPPER\t0x01ff\n\n#define IGU_MEM_PBA_MSIX_BASE\t\t0x0200\n#define IGU_MEM_PBA_MSIX_UPPER\t\t0x0202\n#define IGU_MEM_PBA_MSIX_RESERVED_UPPER\t0x03ff\n\n#define IGU_CMD_INT_ACK_BASE\t\t0x0400\n#define IGU_CMD_INT_ACK_RESERVED_UPPER\t0x05ff\n\n#define IGU_CMD_ATTN_BIT_UPD_UPPER\t0x05f0\n#define IGU_CMD_ATTN_BIT_SET_UPPER\t0x05f1\n#define IGU_CMD_ATTN_BIT_CLR_UPPER\t0x05f2\n\n#define IGU_REG_SISR_MDPC_WMASK_UPPER\t\t0x05f3\n#define IGU_REG_SISR_MDPC_WMASK_LSB_UPPER\t0x05f4\n#define IGU_REG_SISR_MDPC_WMASK_MSB_UPPER\t0x05f5\n#define IGU_REG_SISR_MDPC_WOMASK_UPPER\t\t0x05f6\n\n#define IGU_CMD_PROD_UPD_BASE\t\t\t0x0600\n#define IGU_CMD_PROD_UPD_RESERVED_UPPER\t\t0x07ff\n\n \n \n \n\n \n#define PXP_BAR_GRC\t0\n#define PXP_BAR_TSDM\t0\n#define PXP_BAR_USDM\t0\n#define PXP_BAR_XSDM\t0\n#define PXP_BAR_MSDM\t0\n#define PXP_BAR_YSDM\t0\n#define PXP_BAR_PSDM\t0\n#define PXP_BAR_IGU\t0\n#define PXP_BAR_DQ\t1\n\n \n#define PXP_PER_PF_ENTRY_SIZE\t\t8\n#define PXP_NUM_GLOBAL_WINDOWS\t\t243\n#define PXP_GLOBAL_ENTRY_SIZE\t\t4\n#define PXP_ADMIN_WINDOW_ALLOWED_LENGTH\t4\n#define PXP_PF_WINDOW_ADMIN_START\t0\n#define PXP_PF_WINDOW_ADMIN_LENGTH\t0x1000\n#define PXP_PF_WINDOW_ADMIN_END\t\t(PXP_PF_WINDOW_ADMIN_START + \\\n\t\t\t\t\t PXP_PF_WINDOW_ADMIN_LENGTH - 1)\n#define PXP_PF_WINDOW_ADMIN_PER_PF_START\t0\n#define PXP_PF_WINDOW_ADMIN_PER_PF_LENGTH\t(PXP_NUM_PF_WINDOWS * \\\n\t\t\t\t\t\t PXP_PER_PF_ENTRY_SIZE)\n#define PXP_PF_WINDOW_ADMIN_PER_PF_END\t(PXP_PF_WINDOW_ADMIN_PER_PF_START + \\\n\t\t\t\t\t PXP_PF_WINDOW_ADMIN_PER_PF_LENGTH - 1)\n#define PXP_PF_WINDOW_ADMIN_GLOBAL_START\t0x200\n#define PXP_PF_WINDOW_ADMIN_GLOBAL_LENGTH\t(PXP_NUM_GLOBAL_WINDOWS * \\\n\t\t\t\t\t\t PXP_GLOBAL_ENTRY_SIZE)\n#define PXP_PF_WINDOW_ADMIN_GLOBAL_END \\\n\t\t(PXP_PF_WINDOW_ADMIN_GLOBAL_START + \\\n\t\t PXP_PF_WINDOW_ADMIN_GLOBAL_LENGTH - 1)\n#define PXP_PF_GLOBAL_PRETEND_ADDR\t0x1f0\n#define PXP_PF_ME_OPAQUE_MASK_ADDR\t0xf4\n#define PXP_PF_ME_OPAQUE_ADDR\t\t0x1f8\n#define PXP_PF_ME_CONCRETE_ADDR\t\t0x1fc\n\n#define PXP_NUM_PF_WINDOWS\t12\n#define PXP_EXTERNAL_BAR_PF_WINDOW_START\t0x1000\n#define PXP_EXTERNAL_BAR_PF_WINDOW_NUM\t\tPXP_NUM_PF_WINDOWS\n#define PXP_EXTERNAL_BAR_PF_WINDOW_SINGLE_SIZE\t0x1000\n#define PXP_EXTERNAL_BAR_PF_WINDOW_LENGTH \\\n\t(PXP_EXTERNAL_BAR_PF_WINDOW_NUM * \\\n\t PXP_EXTERNAL_BAR_PF_WINDOW_SINGLE_SIZE)\n#define PXP_EXTERNAL_BAR_PF_WINDOW_END \\\n\t(PXP_EXTERNAL_BAR_PF_WINDOW_START + \\\n\t PXP_EXTERNAL_BAR_PF_WINDOW_LENGTH - 1)\n\n#define PXP_EXTERNAL_BAR_GLOBAL_WINDOW_START \\\n\t(PXP_EXTERNAL_BAR_PF_WINDOW_END + 1)\n#define PXP_EXTERNAL_BAR_GLOBAL_WINDOW_NUM\t\tPXP_NUM_GLOBAL_WINDOWS\n#define PXP_EXTERNAL_BAR_GLOBAL_WINDOW_SINGLE_SIZE\t0x1000\n#define PXP_EXTERNAL_BAR_GLOBAL_WINDOW_LENGTH \\\n\t(PXP_EXTERNAL_BAR_GLOBAL_WINDOW_NUM * \\\n\t PXP_EXTERNAL_BAR_GLOBAL_WINDOW_SINGLE_SIZE)\n#define PXP_EXTERNAL_BAR_GLOBAL_WINDOW_END \\\n\t(PXP_EXTERNAL_BAR_GLOBAL_WINDOW_START + \\\n\t PXP_EXTERNAL_BAR_GLOBAL_WINDOW_LENGTH - 1)\n\n \n#define PXP_BAR0_START_GRC\t\t0x0000\n#define PXP_BAR0_GRC_LENGTH\t\t0x1C00000\n#define PXP_BAR0_END_GRC\t\t(PXP_BAR0_START_GRC + \\\n\t\t\t\t\t PXP_BAR0_GRC_LENGTH - 1)\n\n#define PXP_BAR0_START_IGU\t\t0x1C00000\n#define PXP_BAR0_IGU_LENGTH\t\t0x10000\n#define PXP_BAR0_END_IGU\t\t(PXP_BAR0_START_IGU + \\\n\t\t\t\t\t PXP_BAR0_IGU_LENGTH - 1)\n\n#define PXP_BAR0_START_TSDM\t\t0x1C80000\n#define PXP_BAR0_SDM_LENGTH\t\t0x40000\n#define PXP_BAR0_SDM_RESERVED_LENGTH\t0x40000\n#define PXP_BAR0_END_TSDM\t\t(PXP_BAR0_START_TSDM + \\\n\t\t\t\t\t PXP_BAR0_SDM_LENGTH - 1)\n\n#define PXP_BAR0_START_MSDM\t\t0x1D00000\n#define PXP_BAR0_END_MSDM\t\t(PXP_BAR0_START_MSDM + \\\n\t\t\t\t\t PXP_BAR0_SDM_LENGTH - 1)\n\n#define PXP_BAR0_START_USDM\t\t0x1D80000\n#define PXP_BAR0_END_USDM\t\t(PXP_BAR0_START_USDM + \\\n\t\t\t\t\t PXP_BAR0_SDM_LENGTH - 1)\n\n#define PXP_BAR0_START_XSDM\t\t0x1E00000\n#define PXP_BAR0_END_XSDM\t\t(PXP_BAR0_START_XSDM + \\\n\t\t\t\t\t PXP_BAR0_SDM_LENGTH - 1)\n\n#define PXP_BAR0_START_YSDM\t\t0x1E80000\n#define PXP_BAR0_END_YSDM\t\t(PXP_BAR0_START_YSDM + \\\n\t\t\t\t\t PXP_BAR0_SDM_LENGTH - 1)\n\n#define PXP_BAR0_START_PSDM\t\t0x1F00000\n#define PXP_BAR0_END_PSDM\t\t(PXP_BAR0_START_PSDM + \\\n\t\t\t\t\t PXP_BAR0_SDM_LENGTH - 1)\n\n#define PXP_BAR0_FIRST_INVALID_ADDRESS\t(PXP_BAR0_END_PSDM + 1)\n\n \n#define PXP_VF_BAR0\t\t\t0\n\n#define PXP_VF_BAR0_START_IGU\t\t0\n#define PXP_VF_BAR0_IGU_LENGTH\t\t0x3000\n#define PXP_VF_BAR0_END_IGU\t\t(PXP_VF_BAR0_START_IGU + \\\n\t\t\t\t\t PXP_VF_BAR0_IGU_LENGTH - 1)\n\n#define PXP_VF_BAR0_START_DQ\t\t0x3000\n#define PXP_VF_BAR0_DQ_LENGTH\t\t0x200\n#define PXP_VF_BAR0_DQ_OPAQUE_OFFSET\t0\n#define PXP_VF_BAR0_ME_OPAQUE_ADDRESS\t(PXP_VF_BAR0_START_DQ +\t\\\n\t\t\t\t\t PXP_VF_BAR0_DQ_OPAQUE_OFFSET)\n#define PXP_VF_BAR0_ME_CONCRETE_ADDRESS\t(PXP_VF_BAR0_ME_OPAQUE_ADDRESS \\\n\t\t\t\t\t + 4)\n#define PXP_VF_BAR0_END_DQ\t\t(PXP_VF_BAR0_START_DQ +\t\\\n\t\t\t\t\t PXP_VF_BAR0_DQ_LENGTH - 1)\n\n#define PXP_VF_BAR0_START_TSDM_ZONE_B\t0x3200\n#define PXP_VF_BAR0_SDM_LENGTH_ZONE_B\t0x200\n#define PXP_VF_BAR0_END_TSDM_ZONE_B\t(PXP_VF_BAR0_START_TSDM_ZONE_B + \\\n\t\t\t\t\t PXP_VF_BAR0_SDM_LENGTH_ZONE_B - 1)\n\n#define PXP_VF_BAR0_START_MSDM_ZONE_B\t0x3400\n#define PXP_VF_BAR0_END_MSDM_ZONE_B\t(PXP_VF_BAR0_START_MSDM_ZONE_B + \\\n\t\t\t\t\t PXP_VF_BAR0_SDM_LENGTH_ZONE_B - 1)\n\n#define PXP_VF_BAR0_START_USDM_ZONE_B\t0x3600\n#define PXP_VF_BAR0_END_USDM_ZONE_B\t(PXP_VF_BAR0_START_USDM_ZONE_B + \\\n\t\t\t\t\t PXP_VF_BAR0_SDM_LENGTH_ZONE_B - 1)\n\n#define PXP_VF_BAR0_START_XSDM_ZONE_B\t0x3800\n#define PXP_VF_BAR0_END_XSDM_ZONE_B\t(PXP_VF_BAR0_START_XSDM_ZONE_B + \\\n\t\t\t\t\t PXP_VF_BAR0_SDM_LENGTH_ZONE_B - 1)\n\n#define PXP_VF_BAR0_START_YSDM_ZONE_B\t0x3a00\n#define PXP_VF_BAR0_END_YSDM_ZONE_B\t(PXP_VF_BAR0_START_YSDM_ZONE_B + \\\n\t\t\t\t\t PXP_VF_BAR0_SDM_LENGTH_ZONE_B - 1)\n\n#define PXP_VF_BAR0_START_PSDM_ZONE_B\t0x3c00\n#define PXP_VF_BAR0_END_PSDM_ZONE_B\t(PXP_VF_BAR0_START_PSDM_ZONE_B + \\\n\t\t\t\t\t PXP_VF_BAR0_SDM_LENGTH_ZONE_B - 1)\n\n#define PXP_VF_BAR0_START_GRC\t\t0x3E00\n#define PXP_VF_BAR0_GRC_LENGTH\t\t0x200\n#define PXP_VF_BAR0_END_GRC\t\t(PXP_VF_BAR0_START_GRC + \\\n\t\t\t\t\t PXP_VF_BAR0_GRC_LENGTH - 1)\n\n#define PXP_VF_BAR0_START_SDM_ZONE_A\t0x4000\n#define PXP_VF_BAR0_END_SDM_ZONE_A\t0x10000\n\n#define PXP_VF_BAR0_START_IGU2\t\t0x10000\n#define PXP_VF_BAR0_IGU2_LENGTH\t\t0xD000\n#define PXP_VF_BAR0_END_IGU2\t\t(PXP_VF_BAR0_START_IGU2 + \\\n\t\t\t\t\t PXP_VF_BAR0_IGU2_LENGTH - 1)\n\n#define PXP_VF_BAR0_GRC_WINDOW_LENGTH\t32\n\n#define PXP_ILT_PAGE_SIZE_NUM_BITS_MIN\t12\n#define PXP_ILT_BLOCK_FACTOR_MULTIPLIER\t1024\n\n \n#define PXP_NUM_ILT_RECORDS_BB 7600\n#define PXP_NUM_ILT_RECORDS_K2 11000\n#define MAX_NUM_ILT_RECORDS MAX(PXP_NUM_ILT_RECORDS_BB, PXP_NUM_ILT_RECORDS_K2)\n\n \n#define PXP_QUEUES_ZONE_MAX_NUM\t320\n\n \n \n \n#define PRM_DMA_PAD_BYTES_NUM\t2\n\n \n \n \n\n#define SDM_OP_GEN_TRIG_NONE\t\t0\n#define SDM_OP_GEN_TRIG_WAKE_THREAD\t1\n#define SDM_OP_GEN_TRIG_AGG_INT\t\t2\n#define SDM_OP_GEN_TRIG_LOADER\t\t4\n#define SDM_OP_GEN_TRIG_INDICATE_ERROR  6\n#define SDM_OP_GEN_TRIG_INC_ORDER_CNT   9\n\n \n \n \n\n#define SDM_COMP_TYPE_NONE\t\t0\n#define SDM_COMP_TYPE_WAKE_THREAD\t1\n#define SDM_COMP_TYPE_AGG_INT\t\t2\n#define SDM_COMP_TYPE_CM\t\t3\n#define SDM_COMP_TYPE_LOADER\t\t4\n#define SDM_COMP_TYPE_PXP\t\t5\n#define SDM_COMP_TYPE_INDICATE_ERROR\t6\n#define SDM_COMP_TYPE_RELEASE_THREAD\t7\n#define SDM_COMP_TYPE_RAM\t\t8\n#define SDM_COMP_TYPE_INC_ORDER_CNT\t9\n\n \n \n \n\n \n#define PBF_MAX_CMD_LINES\t3328\n\n \n#define BTB_MAX_BLOCKS_BB 1440\n#define BTB_MAX_BLOCKS_K2 1840\n \n \n \n\n#define PRS_GFT_CAM_LINES_NO_MATCH\t31\n\n \nstruct coalescing_timeset {\n\tu8 value;\n#define\tCOALESCING_TIMESET_TIMESET_MASK\t\t0x7F\n#define\tCOALESCING_TIMESET_TIMESET_SHIFT\t0\n#define\tCOALESCING_TIMESET_VALID_MASK\t\t0x1\n#define\tCOALESCING_TIMESET_VALID_SHIFT\t\t7\n};\n\nstruct common_queue_zone {\n\t__le16 ring_drv_data_consumer;\n\t__le16 reserved;\n};\n\n \nstruct eth_rx_prod_data {\n\t__le16 bd_prod;\n\t__le16 cqe_prod;\n};\n\nstruct tcp_ulp_connect_done_params {\n\t__le16 mss;\n\tu8 snd_wnd_scale;\n\tu8 flags;\n#define TCP_ULP_CONNECT_DONE_PARAMS_TS_EN_MASK\t\t0x1\n#define TCP_ULP_CONNECT_DONE_PARAMS_TS_EN_SHIFT\t\t0\n#define TCP_ULP_CONNECT_DONE_PARAMS_RESERVED_MASK\t0x7F\n#define TCP_ULP_CONNECT_DONE_PARAMS_RESERVED_SHIFT\t1\n};\n\nstruct iscsi_connect_done_results {\n\t__le16 icid;\n\t__le16 conn_id;\n\tstruct tcp_ulp_connect_done_params params;\n};\n\nstruct iscsi_eqe_data {\n\t__le16 icid;\n\t__le16 conn_id;\n\t__le16 reserved;\n\tu8 error_code;\n\tu8 error_pdu_opcode_reserved;\n#define ISCSI_EQE_DATA_ERROR_PDU_OPCODE_MASK\t\t0x3F\n#define ISCSI_EQE_DATA_ERROR_PDU_OPCODE_SHIFT\t\t0\n#define ISCSI_EQE_DATA_ERROR_PDU_OPCODE_VALID_MASK\t0x1\n#define ISCSI_EQE_DATA_ERROR_PDU_OPCODE_VALID_SHIFT\t 6\n#define ISCSI_EQE_DATA_RESERVED0_MASK\t\t\t0x1\n#define ISCSI_EQE_DATA_RESERVED0_SHIFT\t\t\t7\n};\n\n \nenum mf_mode {\n\tERROR_MODE  ,\n\tMF_OVLAN,\n\tMF_NPAR,\n\tMAX_MF_MODE\n};\n\n \nstruct offload_pkt_dup_enable {\n\t__le16 enable_vector;\n};\n\n \nenum protocol_type {\n\tPROTOCOLID_TCP_ULP,\n\tPROTOCOLID_FCOE,\n\tPROTOCOLID_ROCE,\n\tPROTOCOLID_CORE,\n\tPROTOCOLID_ETH,\n\tPROTOCOLID_IWARP,\n\tPROTOCOLID_RESERVED0,\n\tPROTOCOLID_PREROCE,\n\tPROTOCOLID_COMMON,\n\tPROTOCOLID_RESERVED1,\n\tPROTOCOLID_RDMA,\n\tPROTOCOLID_SCSI,\n\tMAX_PROTOCOL_TYPE\n};\n\n \nstruct pstorm_pkt_dup_cfg {\n\tstruct offload_pkt_dup_enable enable;\n\t__le16 reserved[3];\n};\n\nstruct regpair {\n\t__le32 lo;\n\t__le32 hi;\n};\n\n \nstruct rdma_eqe_destroy_qp {\n\t__le32 cid;\n\tu8 reserved[4];\n};\n\n \nstruct rdma_eqe_suspend_qp {\n\t__le32 cid;\n\tu8 reserved[4];\n};\n\n \nunion rdma_eqe_data {\n\tstruct regpair async_handle;\n\tstruct rdma_eqe_destroy_qp rdma_destroy_qp_data;\n\tstruct rdma_eqe_suspend_qp rdma_suspend_qp_data;\n};\n\n \nstruct tstorm_pkt_dup_cfg {\n\tstruct offload_pkt_dup_enable enable;\n\t__le16 reserved;\n\t__le32 cid;\n};\n\nstruct tstorm_queue_zone {\n\t__le32 reserved[2];\n};\n\n \nstruct ustorm_eth_queue_zone {\n\tstruct coalescing_timeset int_coalescing_timeset;\n\tu8 reserved[3];\n};\n\nstruct ustorm_queue_zone {\n\tstruct ustorm_eth_queue_zone eth;\n\tstruct common_queue_zone common;\n};\n\n \nstruct cau_pi_entry {\n\t__le32 prod;\n#define CAU_PI_ENTRY_PROD_VAL_MASK\t0xFFFF\n#define CAU_PI_ENTRY_PROD_VAL_SHIFT\t0\n#define CAU_PI_ENTRY_PI_TIMESET_MASK\t0x7F\n#define CAU_PI_ENTRY_PI_TIMESET_SHIFT\t16\n#define CAU_PI_ENTRY_FSM_SEL_MASK\t0x1\n#define CAU_PI_ENTRY_FSM_SEL_SHIFT\t23\n#define CAU_PI_ENTRY_RESERVED_MASK\t0xFF\n#define CAU_PI_ENTRY_RESERVED_SHIFT\t24\n};\n\n \nstruct cau_sb_entry {\n\t__le32 data;\n#define CAU_SB_ENTRY_SB_PROD_MASK\t0xFFFFFF\n#define CAU_SB_ENTRY_SB_PROD_SHIFT\t0\n#define CAU_SB_ENTRY_STATE0_MASK\t0xF\n#define CAU_SB_ENTRY_STATE0_SHIFT\t24\n#define CAU_SB_ENTRY_STATE1_MASK\t0xF\n#define CAU_SB_ENTRY_STATE1_SHIFT\t28\n\t__le32 params;\n#define CAU_SB_ENTRY_SB_TIMESET0_MASK\t0x7F\n#define CAU_SB_ENTRY_SB_TIMESET0_SHIFT\t0\n#define CAU_SB_ENTRY_SB_TIMESET1_MASK\t0x7F\n#define CAU_SB_ENTRY_SB_TIMESET1_SHIFT\t7\n#define CAU_SB_ENTRY_TIMER_RES0_MASK\t0x3\n#define CAU_SB_ENTRY_TIMER_RES0_SHIFT\t14\n#define CAU_SB_ENTRY_TIMER_RES1_MASK\t0x3\n#define CAU_SB_ENTRY_TIMER_RES1_SHIFT\t16\n#define CAU_SB_ENTRY_VF_NUMBER_MASK\t0xFF\n#define CAU_SB_ENTRY_VF_NUMBER_SHIFT\t18\n#define CAU_SB_ENTRY_VF_VALID_MASK\t0x1\n#define CAU_SB_ENTRY_VF_VALID_SHIFT\t26\n#define CAU_SB_ENTRY_PF_NUMBER_MASK\t0xF\n#define CAU_SB_ENTRY_PF_NUMBER_SHIFT\t27\n#define CAU_SB_ENTRY_TPH_MASK\t\t0x1\n#define CAU_SB_ENTRY_TPH_SHIFT\t\t31\n};\n\n \nenum command_type_bit {\n\tIGU_COMMAND_TYPE_NOP = 0,\n\tIGU_COMMAND_TYPE_SET = 1,\n\tMAX_COMMAND_TYPE_BIT\n};\n\n \nstruct core_db_data {\n\tu8 params;\n#define CORE_DB_DATA_DEST_MASK\t\t0x3\n#define CORE_DB_DATA_DEST_SHIFT\t\t0\n#define CORE_DB_DATA_AGG_CMD_MASK\t0x3\n#define CORE_DB_DATA_AGG_CMD_SHIFT\t2\n#define CORE_DB_DATA_BYPASS_EN_MASK\t0x1\n#define CORE_DB_DATA_BYPASS_EN_SHIFT\t4\n#define CORE_DB_DATA_RESERVED_MASK\t0x1\n#define CORE_DB_DATA_RESERVED_SHIFT\t5\n#define CORE_DB_DATA_AGG_VAL_SEL_MASK\t0x3\n#define CORE_DB_DATA_AGG_VAL_SEL_SHIFT\t6\n\tu8 agg_flags;\n\t__le16 spq_prod;\n};\n\n \nenum db_agg_cmd_sel {\n\tDB_AGG_CMD_NOP,\n\tDB_AGG_CMD_SET,\n\tDB_AGG_CMD_ADD,\n\tDB_AGG_CMD_MAX,\n\tMAX_DB_AGG_CMD_SEL\n};\n\n \nenum db_dest {\n\tDB_DEST_XCM,\n\tDB_DEST_UCM,\n\tDB_DEST_TCM,\n\tDB_NUM_DESTINATIONS,\n\tMAX_DB_DEST\n};\n\n \nenum db_dpm_type {\n\tDPM_LEGACY,\n\tDPM_RDMA,\n\tDPM_L2_INLINE,\n\tDPM_L2_BD,\n\tMAX_DB_DPM_TYPE\n};\n\n \nstruct db_l2_dpm_data {\n\t__le16 icid;\n\t__le16 bd_prod;\n\t__le32 params;\n#define DB_L2_DPM_DATA_SIZE_MASK\t0x3F\n#define DB_L2_DPM_DATA_SIZE_SHIFT\t0\n#define DB_L2_DPM_DATA_DPM_TYPE_MASK\t0x3\n#define DB_L2_DPM_DATA_DPM_TYPE_SHIFT\t6\n#define DB_L2_DPM_DATA_NUM_BDS_MASK\t0xFF\n#define DB_L2_DPM_DATA_NUM_BDS_SHIFT\t8\n#define DB_L2_DPM_DATA_PKT_SIZE_MASK\t0x7FF\n#define DB_L2_DPM_DATA_PKT_SIZE_SHIFT\t16\n#define DB_L2_DPM_DATA_RESERVED0_MASK\t0x1\n#define DB_L2_DPM_DATA_RESERVED0_SHIFT 27\n#define DB_L2_DPM_DATA_SGE_NUM_MASK\t0x7\n#define DB_L2_DPM_DATA_SGE_NUM_SHIFT\t28\n#define DB_L2_DPM_DATA_TGFS_SRC_EN_MASK  0x1\n#define DB_L2_DPM_DATA_TGFS_SRC_EN_SHIFT 31\n};\n\n \nstruct db_l2_dpm_sge {\n\tstruct regpair addr;\n\t__le16 nbytes;\n\t__le16 bitfields;\n#define DB_L2_DPM_SGE_TPH_ST_INDEX_MASK\t\t0x1FF\n#define DB_L2_DPM_SGE_TPH_ST_INDEX_SHIFT\t0\n#define DB_L2_DPM_SGE_RESERVED0_MASK\t\t0x3\n#define DB_L2_DPM_SGE_RESERVED0_SHIFT\t\t9\n#define DB_L2_DPM_SGE_ST_VALID_MASK\t\t0x1\n#define DB_L2_DPM_SGE_ST_VALID_SHIFT\t\t11\n#define DB_L2_DPM_SGE_RESERVED1_MASK\t\t0xF\n#define DB_L2_DPM_SGE_RESERVED1_SHIFT\t\t12\n\t__le32 reserved2;\n};\n\n \nstruct db_legacy_addr {\n\t__le32 addr;\n#define DB_LEGACY_ADDR_RESERVED0_MASK\t0x3\n#define DB_LEGACY_ADDR_RESERVED0_SHIFT\t0\n#define DB_LEGACY_ADDR_DEMS_MASK\t0x7\n#define DB_LEGACY_ADDR_DEMS_SHIFT\t2\n#define DB_LEGACY_ADDR_ICID_MASK\t0x7FFFFFF\n#define DB_LEGACY_ADDR_ICID_SHIFT\t5\n};\n\n \nstruct db_legacy_wo_dems_addr {\n\t__le32 addr;\n#define DB_LEGACY_WO_DEMS_ADDR_RESERVED0_MASK   0x3\n#define DB_LEGACY_WO_DEMS_ADDR_RESERVED0_SHIFT  0\n#define DB_LEGACY_WO_DEMS_ADDR_ICID_MASK        0x3FFFFFFF\n#define DB_LEGACY_WO_DEMS_ADDR_ICID_SHIFT       2\n};\n\n \nstruct db_pwm_addr {\n\t__le32 addr;\n#define DB_PWM_ADDR_RESERVED0_MASK\t0x7\n#define DB_PWM_ADDR_RESERVED0_SHIFT\t0\n#define DB_PWM_ADDR_OFFSET_MASK\t\t0x7F\n#define DB_PWM_ADDR_OFFSET_SHIFT\t3\n#define DB_PWM_ADDR_WID_MASK\t\t0x3\n#define DB_PWM_ADDR_WID_SHIFT\t\t10\n#define DB_PWM_ADDR_DPI_MASK\t\t0xFFFF\n#define DB_PWM_ADDR_DPI_SHIFT\t\t12\n#define DB_PWM_ADDR_RESERVED1_MASK\t0xF\n#define DB_PWM_ADDR_RESERVED1_SHIFT\t28\n};\n\n \nstruct db_rdma_24b_icid_dpm_params {\n\t__le32 params;\n#define DB_RDMA_24B_ICID_DPM_PARAMS_SIZE_MASK   0x3F\n#define DB_RDMA_24B_ICID_DPM_PARAMS_SIZE_SHIFT  0\n#define DB_RDMA_24B_ICID_DPM_PARAMS_DPM_TYPE_MASK       0x3\n#define DB_RDMA_24B_ICID_DPM_PARAMS_DPM_TYPE_SHIFT      6\n#define DB_RDMA_24B_ICID_DPM_PARAMS_OPCODE_MASK 0xFF\n#define DB_RDMA_24B_ICID_DPM_PARAMS_OPCODE_SHIFT        8\n#define DB_RDMA_24B_ICID_DPM_PARAMS_ICID_EXT_MASK       0xFF\n#define DB_RDMA_24B_ICID_DPM_PARAMS_ICID_EXT_SHIFT      16\n#define DB_RDMA_24B_ICID_DPM_PARAMS_INV_BYTE_CNT_MASK   0x7\n#define DB_RDMA_24B_ICID_DPM_PARAMS_INV_BYTE_CNT_SHIFT  24\n#define DB_RDMA_24B_ICID_DPM_PARAMS_EXT_ICID_MODE_EN_MASK       0x1\n#define DB_RDMA_24B_ICID_DPM_PARAMS_EXT_ICID_MODE_EN_SHIFT      27\n#define DB_RDMA_24B_ICID_DPM_PARAMS_COMPLETION_FLG_MASK 0x1\n#define DB_RDMA_24B_ICID_DPM_PARAMS_COMPLETION_FLG_SHIFT        28\n#define DB_RDMA_24B_ICID_DPM_PARAMS_S_FLG_MASK  0x1\n#define DB_RDMA_24B_ICID_DPM_PARAMS_S_FLG_SHIFT 29\n#define DB_RDMA_24B_ICID_DPM_PARAMS_RESERVED1_MASK      0x1\n#define DB_RDMA_24B_ICID_DPM_PARAMS_RESERVED1_SHIFT     30\n#define DB_RDMA_24B_ICID_DPM_PARAMS_CONN_TYPE_IS_IWARP_MASK     0x1\n#define DB_RDMA_24B_ICID_DPM_PARAMS_CONN_TYPE_IS_IWARP_SHIFT    31\n};\n\n \nstruct db_rdma_dpm_params {\n\t__le32 params;\n#define DB_RDMA_DPM_PARAMS_SIZE_MASK\t\t\t0x3F\n#define DB_RDMA_DPM_PARAMS_SIZE_SHIFT\t\t\t0\n#define DB_RDMA_DPM_PARAMS_DPM_TYPE_MASK\t\t0x3\n#define DB_RDMA_DPM_PARAMS_DPM_TYPE_SHIFT\t\t6\n#define DB_RDMA_DPM_PARAMS_OPCODE_MASK\t\t\t0xFF\n#define DB_RDMA_DPM_PARAMS_OPCODE_SHIFT\t\t\t8\n#define DB_RDMA_DPM_PARAMS_WQE_SIZE_MASK\t\t0x7FF\n#define DB_RDMA_DPM_PARAMS_WQE_SIZE_SHIFT\t\t16\n#define DB_RDMA_DPM_PARAMS_RESERVED0_MASK\t\t0x1\n#define DB_RDMA_DPM_PARAMS_RESERVED0_SHIFT\t\t27\n#define DB_RDMA_DPM_PARAMS_ACK_REQUEST_MASK\t\t0x1\n#define DB_RDMA_DPM_PARAMS_ACK_REQUEST_SHIFT\t\t28\n#define DB_RDMA_DPM_PARAMS_S_FLG_MASK\t\t\t0x1\n#define DB_RDMA_DPM_PARAMS_S_FLG_SHIFT\t\t\t29\n#define DB_RDMA_DPM_PARAMS_COMPLETION_FLG_MASK\t\t0x1\n#define DB_RDMA_DPM_PARAMS_COMPLETION_FLG_SHIFT\t\t30\n#define DB_RDMA_DPM_PARAMS_CONN_TYPE_IS_IWARP_MASK\t0x1\n#define DB_RDMA_DPM_PARAMS_CONN_TYPE_IS_IWARP_SHIFT\t31\n};\n\n \nstruct db_rdma_dpm_data {\n\t__le16 icid;\n\t__le16 prod_val;\n\tstruct db_rdma_dpm_params params;\n};\n\n \nenum igu_int_cmd {\n\tIGU_INT_ENABLE\t= 0,\n\tIGU_INT_DISABLE = 1,\n\tIGU_INT_NOP\t= 2,\n\tIGU_INT_NOP2\t= 3,\n\tMAX_IGU_INT_CMD\n};\n\n \nstruct igu_prod_cons_update {\n\t__le32 sb_id_and_flags;\n#define IGU_PROD_CONS_UPDATE_SB_INDEX_MASK\t\t0xFFFFFF\n#define IGU_PROD_CONS_UPDATE_SB_INDEX_SHIFT\t\t0\n#define IGU_PROD_CONS_UPDATE_UPDATE_FLAG_MASK\t\t0x1\n#define IGU_PROD_CONS_UPDATE_UPDATE_FLAG_SHIFT\t\t24\n#define IGU_PROD_CONS_UPDATE_ENABLE_INT_MASK\t\t0x3\n#define IGU_PROD_CONS_UPDATE_ENABLE_INT_SHIFT\t\t25\n#define IGU_PROD_CONS_UPDATE_SEGMENT_ACCESS_MASK\t0x1\n#define IGU_PROD_CONS_UPDATE_SEGMENT_ACCESS_SHIFT\t27\n#define IGU_PROD_CONS_UPDATE_TIMER_MASK_MASK\t\t0x1\n#define IGU_PROD_CONS_UPDATE_TIMER_MASK_SHIFT\t\t28\n#define IGU_PROD_CONS_UPDATE_RESERVED0_MASK\t\t0x3\n#define IGU_PROD_CONS_UPDATE_RESERVED0_SHIFT\t\t29\n#define IGU_PROD_CONS_UPDATE_COMMAND_TYPE_MASK\t\t0x1\n#define IGU_PROD_CONS_UPDATE_COMMAND_TYPE_SHIFT\t\t31\n\t__le32 reserved1;\n};\n\n \nenum igu_seg_access {\n\tIGU_SEG_ACCESS_REG\t= 0,\n\tIGU_SEG_ACCESS_ATTN\t= 1,\n\tMAX_IGU_SEG_ACCESS\n};\n\n \nenum l3_type {\n\te_l3_type_unknown,\n\te_l3_type_ipv4,\n\te_l3_type_ipv6,\n\tMAX_L3_TYPE\n};\n\n \nenum l4_protocol {\n\te_l4_protocol_none,\n\te_l4_protocol_tcp,\n\te_l4_protocol_udp,\n\tMAX_L4_PROTOCOL\n};\n\n \nstruct parsing_and_err_flags {\n\t__le16 flags;\n#define PARSING_AND_ERR_FLAGS_L3TYPE_MASK\t\t\t0x3\n#define PARSING_AND_ERR_FLAGS_L3TYPE_SHIFT\t\t\t0\n#define PARSING_AND_ERR_FLAGS_L4PROTOCOL_MASK\t\t\t0x3\n#define PARSING_AND_ERR_FLAGS_L4PROTOCOL_SHIFT\t\t\t2\n#define PARSING_AND_ERR_FLAGS_IPV4FRAG_MASK\t\t\t0x1\n#define PARSING_AND_ERR_FLAGS_IPV4FRAG_SHIFT\t\t\t4\n#define PARSING_AND_ERR_FLAGS_TAG8021QEXIST_MASK\t\t0x1\n#define PARSING_AND_ERR_FLAGS_TAG8021QEXIST_SHIFT\t\t5\n#define PARSING_AND_ERR_FLAGS_L4CHKSMWASCALCULATED_MASK\t\t0x1\n#define PARSING_AND_ERR_FLAGS_L4CHKSMWASCALCULATED_SHIFT\t6\n#define PARSING_AND_ERR_FLAGS_TIMESYNCPKT_MASK\t\t\t0x1\n#define PARSING_AND_ERR_FLAGS_TIMESYNCPKT_SHIFT\t\t\t7\n#define PARSING_AND_ERR_FLAGS_TIMESTAMPRECORDED_MASK\t\t0x1\n#define PARSING_AND_ERR_FLAGS_TIMESTAMPRECORDED_SHIFT\t\t8\n#define PARSING_AND_ERR_FLAGS_IPHDRERROR_MASK\t\t\t0x1\n#define PARSING_AND_ERR_FLAGS_IPHDRERROR_SHIFT\t\t\t9\n#define PARSING_AND_ERR_FLAGS_L4CHKSMERROR_MASK\t\t\t0x1\n#define PARSING_AND_ERR_FLAGS_L4CHKSMERROR_SHIFT\t\t10\n#define PARSING_AND_ERR_FLAGS_TUNNELEXIST_MASK\t\t\t0x1\n#define PARSING_AND_ERR_FLAGS_TUNNELEXIST_SHIFT\t\t\t11\n#define PARSING_AND_ERR_FLAGS_TUNNEL8021QTAGEXIST_MASK\t\t0x1\n#define PARSING_AND_ERR_FLAGS_TUNNEL8021QTAGEXIST_SHIFT\t\t12\n#define PARSING_AND_ERR_FLAGS_TUNNELIPHDRERROR_MASK\t\t0x1\n#define PARSING_AND_ERR_FLAGS_TUNNELIPHDRERROR_SHIFT\t\t13\n#define PARSING_AND_ERR_FLAGS_TUNNELL4CHKSMWASCALCULATED_MASK\t0x1\n#define PARSING_AND_ERR_FLAGS_TUNNELL4CHKSMWASCALCULATED_SHIFT\t14\n#define PARSING_AND_ERR_FLAGS_TUNNELL4CHKSMERROR_MASK\t\t0x1\n#define PARSING_AND_ERR_FLAGS_TUNNELL4CHKSMERROR_SHIFT\t\t15\n};\n\n \nstruct parsing_err_flags {\n\t__le16 flags;\n#define PARSING_ERR_FLAGS_MAC_ERROR_MASK\t\t\t\t0x1\n#define PARSING_ERR_FLAGS_MAC_ERROR_SHIFT\t\t\t\t0\n#define PARSING_ERR_FLAGS_TRUNC_ERROR_MASK\t\t\t\t0x1\n#define PARSING_ERR_FLAGS_TRUNC_ERROR_SHIFT\t\t\t\t1\n#define PARSING_ERR_FLAGS_PKT_TOO_SMALL_MASK\t\t\t\t0x1\n#define PARSING_ERR_FLAGS_PKT_TOO_SMALL_SHIFT\t\t\t\t2\n#define PARSING_ERR_FLAGS_ANY_HDR_MISSING_TAG_MASK\t\t\t0x1\n#define PARSING_ERR_FLAGS_ANY_HDR_MISSING_TAG_SHIFT\t\t\t3\n#define PARSING_ERR_FLAGS_ANY_HDR_IP_VER_MISMTCH_MASK\t\t\t0x1\n#define PARSING_ERR_FLAGS_ANY_HDR_IP_VER_MISMTCH_SHIFT\t\t\t4\n#define PARSING_ERR_FLAGS_ANY_HDR_IP_V4_HDR_LEN_TOO_SMALL_MASK\t\t0x1\n#define PARSING_ERR_FLAGS_ANY_HDR_IP_V4_HDR_LEN_TOO_SMALL_SHIFT\t\t5\n#define PARSING_ERR_FLAGS_ANY_HDR_IP_BAD_TOTAL_LEN_MASK\t\t\t0x1\n#define PARSING_ERR_FLAGS_ANY_HDR_IP_BAD_TOTAL_LEN_SHIFT\t\t6\n#define PARSING_ERR_FLAGS_IP_V4_CHKSM_ERROR_MASK\t\t\t0x1\n#define PARSING_ERR_FLAGS_IP_V4_CHKSM_ERROR_SHIFT\t\t\t7\n#define PARSING_ERR_FLAGS_ANY_HDR_L4_IP_LEN_MISMTCH_MASK\t\t0x1\n#define PARSING_ERR_FLAGS_ANY_HDR_L4_IP_LEN_MISMTCH_SHIFT\t\t8\n#define PARSING_ERR_FLAGS_ZERO_UDP_IP_V6_CHKSM_MASK\t\t\t0x1\n#define PARSING_ERR_FLAGS_ZERO_UDP_IP_V6_CHKSM_SHIFT\t\t\t9\n#define PARSING_ERR_FLAGS_INNER_L4_CHKSM_ERROR_MASK\t\t\t0x1\n#define PARSING_ERR_FLAGS_INNER_L4_CHKSM_ERROR_SHIFT\t\t\t10\n#define PARSING_ERR_FLAGS_ANY_HDR_ZERO_TTL_OR_HOP_LIM_MASK\t\t0x1\n#define PARSING_ERR_FLAGS_ANY_HDR_ZERO_TTL_OR_HOP_LIM_SHIFT\t\t11\n#define PARSING_ERR_FLAGS_NON_8021Q_TAG_EXISTS_IN_BOTH_HDRS_MASK\t0x1\n#define PARSING_ERR_FLAGS_NON_8021Q_TAG_EXISTS_IN_BOTH_HDRS_SHIFT\t12\n#define PARSING_ERR_FLAGS_GENEVE_OPTION_OVERSIZED_MASK\t\t\t0x1\n#define PARSING_ERR_FLAGS_GENEVE_OPTION_OVERSIZED_SHIFT\t\t\t13\n#define PARSING_ERR_FLAGS_TUNNEL_IP_V4_CHKSM_ERROR_MASK\t\t\t0x1\n#define PARSING_ERR_FLAGS_TUNNEL_IP_V4_CHKSM_ERROR_SHIFT\t\t14\n#define PARSING_ERR_FLAGS_TUNNEL_L4_CHKSM_ERROR_MASK\t\t\t0x1\n#define PARSING_ERR_FLAGS_TUNNEL_L4_CHKSM_ERROR_SHIFT\t\t\t15\n};\n\n \nstruct pb_context {\n\t__le32 crc[4];\n};\n\n \nstruct pxp_concrete_fid {\n\t__le16 fid;\n#define PXP_CONCRETE_FID_PFID_MASK\t0xF\n#define PXP_CONCRETE_FID_PFID_SHIFT\t0\n#define PXP_CONCRETE_FID_PORT_MASK\t0x3\n#define PXP_CONCRETE_FID_PORT_SHIFT\t4\n#define PXP_CONCRETE_FID_PATH_MASK\t0x1\n#define PXP_CONCRETE_FID_PATH_SHIFT\t6\n#define PXP_CONCRETE_FID_VFVALID_MASK\t0x1\n#define PXP_CONCRETE_FID_VFVALID_SHIFT\t7\n#define PXP_CONCRETE_FID_VFID_MASK\t0xFF\n#define PXP_CONCRETE_FID_VFID_SHIFT\t8\n};\n\n \nstruct pxp_pretend_concrete_fid {\n\t__le16 fid;\n#define PXP_PRETEND_CONCRETE_FID_PFID_MASK\t0xF\n#define PXP_PRETEND_CONCRETE_FID_PFID_SHIFT\t0\n#define PXP_PRETEND_CONCRETE_FID_RESERVED_MASK\t0x7\n#define PXP_PRETEND_CONCRETE_FID_RESERVED_SHIFT\t4\n#define PXP_PRETEND_CONCRETE_FID_VFVALID_MASK\t0x1\n#define PXP_PRETEND_CONCRETE_FID_VFVALID_SHIFT\t7\n#define PXP_PRETEND_CONCRETE_FID_VFID_MASK\t0xFF\n#define PXP_PRETEND_CONCRETE_FID_VFID_SHIFT\t8\n};\n\n \nunion pxp_pretend_fid {\n\tstruct pxp_pretend_concrete_fid concrete_fid;\n\t__le16 opaque_fid;\n};\n\n \nstruct pxp_pretend_cmd {\n\tunion pxp_pretend_fid fid;\n\t__le16 control;\n#define PXP_PRETEND_CMD_PATH_MASK\t\t0x1\n#define PXP_PRETEND_CMD_PATH_SHIFT\t\t0\n#define PXP_PRETEND_CMD_USE_PORT_MASK\t\t0x1\n#define PXP_PRETEND_CMD_USE_PORT_SHIFT\t\t1\n#define PXP_PRETEND_CMD_PORT_MASK\t\t0x3\n#define PXP_PRETEND_CMD_PORT_SHIFT\t\t2\n#define PXP_PRETEND_CMD_RESERVED0_MASK\t\t0xF\n#define PXP_PRETEND_CMD_RESERVED0_SHIFT\t\t4\n#define PXP_PRETEND_CMD_RESERVED1_MASK\t\t0xF\n#define PXP_PRETEND_CMD_RESERVED1_SHIFT\t\t8\n#define PXP_PRETEND_CMD_PRETEND_PATH_MASK\t0x1\n#define PXP_PRETEND_CMD_PRETEND_PATH_SHIFT\t12\n#define PXP_PRETEND_CMD_PRETEND_PORT_MASK\t0x1\n#define PXP_PRETEND_CMD_PRETEND_PORT_SHIFT\t13\n#define PXP_PRETEND_CMD_PRETEND_FUNCTION_MASK\t0x1\n#define PXP_PRETEND_CMD_PRETEND_FUNCTION_SHIFT\t14\n#define PXP_PRETEND_CMD_IS_CONCRETE_MASK\t0x1\n#define PXP_PRETEND_CMD_IS_CONCRETE_SHIFT\t15\n};\n\n \nstruct pxp_ptt_entry {\n\t__le32 offset;\n#define PXP_PTT_ENTRY_OFFSET_MASK\t0x7FFFFF\n#define PXP_PTT_ENTRY_OFFSET_SHIFT\t0\n#define PXP_PTT_ENTRY_RESERVED0_MASK\t0x1FF\n#define PXP_PTT_ENTRY_RESERVED0_SHIFT\t23\n\tstruct pxp_pretend_cmd pretend;\n};\n\n \nstruct pxp_vf_zone_a_permission {\n\t__le32 control;\n#define PXP_VF_ZONE_A_PERMISSION_VFID_MASK\t\t0xFF\n#define PXP_VF_ZONE_A_PERMISSION_VFID_SHIFT\t\t0\n#define PXP_VF_ZONE_A_PERMISSION_VALID_MASK\t\t0x1\n#define PXP_VF_ZONE_A_PERMISSION_VALID_SHIFT\t\t8\n#define PXP_VF_ZONE_A_PERMISSION_RESERVED0_MASK\t\t0x7F\n#define PXP_VF_ZONE_A_PERMISSION_RESERVED0_SHIFT\t9\n#define PXP_VF_ZONE_A_PERMISSION_RESERVED1_MASK\t\t0xFFFF\n#define PXP_VF_ZONE_A_PERMISSION_RESERVED1_SHIFT\t16\n};\n\n \nstruct rdif_task_context {\n\t__le32 initial_ref_tag;\n\t__le16 app_tag_value;\n\t__le16 app_tag_mask;\n\tu8 flags0;\n#define RDIF_TASK_CONTEXT_IGNORE_APP_TAG_MASK\t\t0x1\n#define RDIF_TASK_CONTEXT_IGNORE_APP_TAG_SHIFT\t\t0\n#define RDIF_TASK_CONTEXT_INITIAL_REF_TAG_VALID_MASK\t0x1\n#define RDIF_TASK_CONTEXT_INITIAL_REF_TAG_VALID_SHIFT\t1\n#define RDIF_TASK_CONTEXT_HOST_GUARD_TYPE_MASK\t\t0x1\n#define RDIF_TASK_CONTEXT_HOST_GUARD_TYPE_SHIFT\t\t2\n#define RDIF_TASK_CONTEXT_SET_ERROR_WITH_EOP_MASK\t0x1\n#define RDIF_TASK_CONTEXT_SET_ERROR_WITH_EOP_SHIFT\t3\n#define RDIF_TASK_CONTEXT_PROTECTION_TYPE_MASK\t\t0x3\n#define RDIF_TASK_CONTEXT_PROTECTION_TYPE_SHIFT\t\t4\n#define RDIF_TASK_CONTEXT_CRC_SEED_MASK\t\t\t0x1\n#define RDIF_TASK_CONTEXT_CRC_SEED_SHIFT\t\t6\n#define RDIF_TASK_CONTEXT_KEEP_REF_TAG_CONST_MASK\t0x1\n#define RDIF_TASK_CONTEXT_KEEP_REF_TAG_CONST_SHIFT\t7\n\tu8 partial_dif_data[7];\n\t__le16 partial_crc_value;\n\t__le16 partial_checksum_value;\n\t__le32 offset_in_io;\n\t__le16 flags1;\n#define RDIF_TASK_CONTEXT_VALIDATE_GUARD_MASK\t\t\t0x1\n#define RDIF_TASK_CONTEXT_VALIDATE_GUARD_SHIFT\t\t\t0\n#define RDIF_TASK_CONTEXT_VALIDATE_APP_TAG_MASK\t\t\t0x1\n#define RDIF_TASK_CONTEXT_VALIDATE_APP_TAG_SHIFT\t\t1\n#define RDIF_TASK_CONTEXT_VALIDATE_REF_TAG_MASK\t\t\t0x1\n#define RDIF_TASK_CONTEXT_VALIDATE_REF_TAG_SHIFT\t\t2\n#define RDIF_TASK_CONTEXT_FORWARD_GUARD_MASK\t\t\t0x1\n#define RDIF_TASK_CONTEXT_FORWARD_GUARD_SHIFT\t\t\t3\n#define RDIF_TASK_CONTEXT_FORWARD_APP_TAG_MASK\t\t\t0x1\n#define RDIF_TASK_CONTEXT_FORWARD_APP_TAG_SHIFT\t\t\t4\n#define RDIF_TASK_CONTEXT_FORWARD_REF_TAG_MASK\t\t\t0x1\n#define RDIF_TASK_CONTEXT_FORWARD_REF_TAG_SHIFT\t\t\t5\n#define RDIF_TASK_CONTEXT_INTERVAL_SIZE_MASK\t\t\t0x7\n#define RDIF_TASK_CONTEXT_INTERVAL_SIZE_SHIFT\t\t\t6\n#define RDIF_TASK_CONTEXT_HOST_INTERFACE_MASK\t\t\t0x3\n#define RDIF_TASK_CONTEXT_HOST_INTERFACE_SHIFT\t\t\t9\n#define RDIF_TASK_CONTEXT_DIF_BEFORE_DATA_MASK\t\t\t0x1\n#define RDIF_TASK_CONTEXT_DIF_BEFORE_DATA_SHIFT\t\t\t11\n#define RDIF_TASK_CONTEXT_RESERVED0_MASK\t\t\t0x1\n#define RDIF_TASK_CONTEXT_RESERVED0_SHIFT\t\t\t12\n#define RDIF_TASK_CONTEXT_NETWORK_INTERFACE_MASK\t\t0x1\n#define RDIF_TASK_CONTEXT_NETWORK_INTERFACE_SHIFT\t\t13\n#define RDIF_TASK_CONTEXT_FORWARD_APP_TAG_WITH_MASK_MASK\t0x1\n#define RDIF_TASK_CONTEXT_FORWARD_APP_TAG_WITH_MASK_SHIFT\t14\n#define RDIF_TASK_CONTEXT_FORWARD_REF_TAG_WITH_MASK_MASK\t0x1\n#define RDIF_TASK_CONTEXT_FORWARD_REF_TAG_WITH_MASK_SHIFT\t15\n\t__le16 state;\n#define RDIF_TASK_CONTEXT_RECEIVED_DIF_BYTES_LEFT_MASK\t\t0xF\n#define RDIF_TASK_CONTEXT_RECEIVED_DIF_BYTES_LEFT_SHIFT\t\t0\n#define RDIF_TASK_CONTEXT_TRANSMITED_DIF_BYTES_LEFT_MASK\t0xF\n#define RDIF_TASK_CONTEXT_TRANSMITED_DIF_BYTES_LEFT_SHIFT\t4\n#define RDIF_TASK_CONTEXT_ERROR_IN_IO_MASK\t\t\t0x1\n#define RDIF_TASK_CONTEXT_ERROR_IN_IO_SHIFT\t\t\t8\n#define RDIF_TASK_CONTEXT_CHECKSUM_OVERFLOW_MASK\t\t0x1\n#define RDIF_TASK_CONTEXT_CHECKSUM_OVERFLOW_SHIFT\t\t9\n#define RDIF_TASK_CONTEXT_REF_TAG_MASK_MASK\t\t\t0xF\n#define RDIF_TASK_CONTEXT_REF_TAG_MASK_SHIFT\t\t\t10\n#define RDIF_TASK_CONTEXT_RESERVED1_MASK\t\t\t0x3\n#define RDIF_TASK_CONTEXT_RESERVED1_SHIFT\t\t\t14\n\t__le32 reserved2;\n};\n\n \nstruct src_entry_header {\n\t__le32 flags;\n#define SRC_ENTRY_HEADER_NEXT_PTR_TYPE_MASK     0x1\n#define SRC_ENTRY_HEADER_NEXT_PTR_TYPE_SHIFT    0\n#define SRC_ENTRY_HEADER_EMPTY_MASK     0x1\n#define SRC_ENTRY_HEADER_EMPTY_SHIFT    1\n#define SRC_ENTRY_HEADER_RESERVED_MASK  0x3FFFFFFF\n#define SRC_ENTRY_HEADER_RESERVED_SHIFT 2\n\t__le32 magic_number;\n\tstruct regpair next_ptr;\n};\n\n \nenum src_header_next_ptr_type_enum {\n\te_physical_addr,\n\te_logical_addr,\n\tMAX_SRC_HEADER_NEXT_PTR_TYPE_ENUM\n};\n\n \nstruct status_block {\n\t__le16\tpi_array[PIS_PER_SB];\n\t__le32\tsb_num;\n#define STATUS_BLOCK_SB_NUM_MASK\t0x1FF\n#define STATUS_BLOCK_SB_NUM_SHIFT\t0\n#define STATUS_BLOCK_ZERO_PAD_MASK\t0x7F\n#define STATUS_BLOCK_ZERO_PAD_SHIFT\t9\n#define STATUS_BLOCK_ZERO_PAD2_MASK\t0xFFFF\n#define STATUS_BLOCK_ZERO_PAD2_SHIFT\t16\n\t__le32 prod_index;\n#define STATUS_BLOCK_PROD_INDEX_MASK\t\t0xFFFFFF\n#define STATUS_BLOCK_PROD_INDEX_SHIFT\t0\n#define STATUS_BLOCK_ZERO_PAD3_MASK\t\t0xFF\n#define STATUS_BLOCK_ZERO_PAD3_SHIFT\t\t24\n};\n\n \nstruct tdif_task_context {\n\t__le32 initial_ref_tag;\n\t__le16 app_tag_value;\n\t__le16 app_tag_mask;\n\t__le16 partial_crc_value_b;\n\t__le16 partial_checksum_value_b;\n\t__le16 stateB;\n#define TDIF_TASK_CONTEXT_RECEIVED_DIF_BYTES_LEFT_B_MASK\t0xF\n#define TDIF_TASK_CONTEXT_RECEIVED_DIF_BYTES_LEFT_B_SHIFT\t0\n#define TDIF_TASK_CONTEXT_TRANSMITED_DIF_BYTES_LEFT_B_MASK\t0xF\n#define TDIF_TASK_CONTEXT_TRANSMITED_DIF_BYTES_LEFT_B_SHIFT\t4\n#define TDIF_TASK_CONTEXT_ERROR_IN_IO_B_MASK\t\t\t0x1\n#define TDIF_TASK_CONTEXT_ERROR_IN_IO_B_SHIFT\t\t\t8\n#define TDIF_TASK_CONTEXT_CHECKSUM_VERFLOW_MASK\t\t\t0x1\n#define TDIF_TASK_CONTEXT_CHECKSUM_VERFLOW_SHIFT\t\t9\n#define TDIF_TASK_CONTEXT_RESERVED0_MASK\t\t\t0x3F\n#define TDIF_TASK_CONTEXT_RESERVED0_SHIFT\t\t\t10\n\tu8 reserved1;\n\tu8 flags0;\n#define TDIF_TASK_CONTEXT_IGNORE_APP_TAG_MASK\t\t\t0x1\n#define TDIF_TASK_CONTEXT_IGNORE_APP_TAG_SHIFT\t\t\t0\n#define TDIF_TASK_CONTEXT_INITIAL_REF_TAG_VALID_MASK\t\t0x1\n#define TDIF_TASK_CONTEXT_INITIAL_REF_TAG_VALID_SHIFT\t\t1\n#define TDIF_TASK_CONTEXT_HOST_GUARD_TYPE_MASK\t\t\t0x1\n#define TDIF_TASK_CONTEXT_HOST_GUARD_TYPE_SHIFT\t\t\t2\n#define TDIF_TASK_CONTEXT_SET_ERROR_WITH_EOP_MASK\t\t0x1\n#define TDIF_TASK_CONTEXT_SET_ERROR_WITH_EOP_SHIFT\t\t3\n#define TDIF_TASK_CONTEXT_PROTECTION_TYPE_MASK\t\t\t0x3\n#define TDIF_TASK_CONTEXT_PROTECTION_TYPE_SHIFT\t\t\t4\n#define TDIF_TASK_CONTEXT_CRC_SEED_MASK\t\t\t\t0x1\n#define TDIF_TASK_CONTEXT_CRC_SEED_SHIFT\t\t\t6\n#define TDIF_TASK_CONTEXT_RESERVED2_MASK\t\t\t0x1\n#define TDIF_TASK_CONTEXT_RESERVED2_SHIFT\t\t\t7\n\t__le32 flags1;\n#define TDIF_TASK_CONTEXT_VALIDATE_GUARD_MASK\t\t\t0x1\n#define TDIF_TASK_CONTEXT_VALIDATE_GUARD_SHIFT\t\t\t0\n#define TDIF_TASK_CONTEXT_VALIDATE_APP_TAG_MASK\t\t\t0x1\n#define TDIF_TASK_CONTEXT_VALIDATE_APP_TAG_SHIFT\t\t1\n#define TDIF_TASK_CONTEXT_VALIDATE_REF_TAG_MASK\t\t\t0x1\n#define TDIF_TASK_CONTEXT_VALIDATE_REF_TAG_SHIFT\t\t2\n#define TDIF_TASK_CONTEXT_FORWARD_GUARD_MASK\t\t\t0x1\n#define TDIF_TASK_CONTEXT_FORWARD_GUARD_SHIFT\t\t\t3\n#define TDIF_TASK_CONTEXT_FORWARD_APP_TAG_MASK\t\t\t0x1\n#define TDIF_TASK_CONTEXT_FORWARD_APP_TAG_SHIFT\t\t\t4\n#define TDIF_TASK_CONTEXT_FORWARD_REF_TAG_MASK\t\t\t0x1\n#define TDIF_TASK_CONTEXT_FORWARD_REF_TAG_SHIFT\t\t\t5\n#define TDIF_TASK_CONTEXT_INTERVAL_SIZE_MASK\t\t\t0x7\n#define TDIF_TASK_CONTEXT_INTERVAL_SIZE_SHIFT\t\t\t6\n#define TDIF_TASK_CONTEXT_HOST_INTERFACE_MASK\t\t\t0x3\n#define TDIF_TASK_CONTEXT_HOST_INTERFACE_SHIFT\t\t\t9\n#define TDIF_TASK_CONTEXT_DIF_BEFORE_DATA_MASK\t\t\t0x1\n#define TDIF_TASK_CONTEXT_DIF_BEFORE_DATA_SHIFT\t\t\t11\n#define TDIF_TASK_CONTEXT_RESERVED3_MASK\t\t\t0x1\n#define TDIF_TASK_CONTEXT_RESERVED3_SHIFT\t\t\t12\n#define TDIF_TASK_CONTEXT_NETWORK_INTERFACE_MASK\t\t0x1\n#define TDIF_TASK_CONTEXT_NETWORK_INTERFACE_SHIFT\t\t13\n#define TDIF_TASK_CONTEXT_RECEIVED_DIF_BYTES_LEFT_A_MASK\t0xF\n#define TDIF_TASK_CONTEXT_RECEIVED_DIF_BYTES_LEFT_A_SHIFT\t14\n#define TDIF_TASK_CONTEXT_TRANSMITED_DIF_BYTES_LEFT_A_MASK\t0xF\n#define TDIF_TASK_CONTEXT_TRANSMITED_DIF_BYTES_LEFT_A_SHIFT\t18\n#define TDIF_TASK_CONTEXT_ERROR_IN_IO_A_MASK\t\t\t0x1\n#define TDIF_TASK_CONTEXT_ERROR_IN_IO_A_SHIFT\t\t\t22\n#define TDIF_TASK_CONTEXT_CHECKSUM_OVERFLOW_A_MASK\t\t0x1\n#define TDIF_TASK_CONTEXT_CHECKSUM_OVERFLOW_A_SHIFT\t\t23\n#define TDIF_TASK_CONTEXT_REF_TAG_MASK_MASK\t\t\t0xF\n#define TDIF_TASK_CONTEXT_REF_TAG_MASK_SHIFT\t\t\t24\n#define TDIF_TASK_CONTEXT_FORWARD_APP_TAG_WITH_MASK_MASK\t0x1\n#define TDIF_TASK_CONTEXT_FORWARD_APP_TAG_WITH_MASK_SHIFT\t28\n#define TDIF_TASK_CONTEXT_FORWARD_REF_TAG_WITH_MASK_MASK\t0x1\n#define TDIF_TASK_CONTEXT_FORWARD_REF_TAG_WITH_MASK_SHIFT\t29\n#define TDIF_TASK_CONTEXT_KEEP_REF_TAG_CONST_MASK\t\t0x1\n#define TDIF_TASK_CONTEXT_KEEP_REF_TAG_CONST_SHIFT\t\t30\n#define TDIF_TASK_CONTEXT_RESERVED4_MASK\t\t\t0x1\n#define TDIF_TASK_CONTEXT_RESERVED4_SHIFT\t\t\t31\n\t__le32 offset_in_io_b;\n\t__le16 partial_crc_value_a;\n\t__le16 partial_checksum_value_a;\n\t__le32 offset_in_io_a;\n\tu8 partial_dif_data_a[8];\n\tu8 partial_dif_data_b[8];\n};\n\n \nstruct timers_context {\n\t__le32 logical_client_0;\n#define TIMERS_CONTEXT_EXPIRATIONTIMELC0_MASK\t0x7FFFFFF\n#define TIMERS_CONTEXT_EXPIRATIONTIMELC0_SHIFT\t0\n#define TIMERS_CONTEXT_RESERVED0_MASK\t\t0x1\n#define TIMERS_CONTEXT_RESERVED0_SHIFT\t\t27\n#define TIMERS_CONTEXT_VALIDLC0_MASK\t\t0x1\n#define TIMERS_CONTEXT_VALIDLC0_SHIFT\t\t28\n#define TIMERS_CONTEXT_ACTIVELC0_MASK\t\t0x1\n#define TIMERS_CONTEXT_ACTIVELC0_SHIFT\t\t29\n#define TIMERS_CONTEXT_RESERVED1_MASK\t\t0x3\n#define TIMERS_CONTEXT_RESERVED1_SHIFT\t\t30\n\t__le32 logical_client_1;\n#define TIMERS_CONTEXT_EXPIRATIONTIMELC1_MASK\t0x7FFFFFF\n#define TIMERS_CONTEXT_EXPIRATIONTIMELC1_SHIFT\t0\n#define TIMERS_CONTEXT_RESERVED2_MASK\t\t0x1\n#define TIMERS_CONTEXT_RESERVED2_SHIFT\t\t27\n#define TIMERS_CONTEXT_VALIDLC1_MASK\t\t0x1\n#define TIMERS_CONTEXT_VALIDLC1_SHIFT\t\t28\n#define TIMERS_CONTEXT_ACTIVELC1_MASK\t\t0x1\n#define TIMERS_CONTEXT_ACTIVELC1_SHIFT\t\t29\n#define TIMERS_CONTEXT_RESERVED3_MASK\t\t0x3\n#define TIMERS_CONTEXT_RESERVED3_SHIFT\t\t30\n\t__le32 logical_client_2;\n#define TIMERS_CONTEXT_EXPIRATIONTIMELC2_MASK\t0x7FFFFFF\n#define TIMERS_CONTEXT_EXPIRATIONTIMELC2_SHIFT\t0\n#define TIMERS_CONTEXT_RESERVED4_MASK\t\t0x1\n#define TIMERS_CONTEXT_RESERVED4_SHIFT\t\t27\n#define TIMERS_CONTEXT_VALIDLC2_MASK\t\t0x1\n#define TIMERS_CONTEXT_VALIDLC2_SHIFT\t\t28\n#define TIMERS_CONTEXT_ACTIVELC2_MASK\t\t0x1\n#define TIMERS_CONTEXT_ACTIVELC2_SHIFT\t\t29\n#define TIMERS_CONTEXT_RESERVED5_MASK\t\t0x3\n#define TIMERS_CONTEXT_RESERVED5_SHIFT\t\t30\n\t__le32 host_expiration_fields;\n#define TIMERS_CONTEXT_HOSTEXPRIRATIONVALUE_MASK\t0x7FFFFFF\n#define TIMERS_CONTEXT_HOSTEXPRIRATIONVALUE_SHIFT\t0\n#define TIMERS_CONTEXT_RESERVED6_MASK\t\t\t0x1\n#define TIMERS_CONTEXT_RESERVED6_SHIFT\t\t\t27\n#define TIMERS_CONTEXT_HOSTEXPRIRATIONVALID_MASK\t0x1\n#define TIMERS_CONTEXT_HOSTEXPRIRATIONVALID_SHIFT\t 28\n#define TIMERS_CONTEXT_RESERVED7_MASK\t\t\t0x7\n#define TIMERS_CONTEXT_RESERVED7_SHIFT\t\t\t29\n};\n\n \nenum tunnel_next_protocol {\n\te_unknown = 0,\n\te_l2 = 1,\n\te_ipv4 = 2,\n\te_ipv6 = 3,\n\tMAX_TUNNEL_NEXT_PROTOCOL\n};\n\n#endif  \n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}