// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module activation_accelerator_float_rmsnorm_Pipeline_rms_loop_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_0_address0,
        x_0_ce0,
        x_0_q0,
        x_1_address0,
        x_1_ce0,
        x_1_q0,
        x_2_address0,
        x_2_ce0,
        x_2_q0,
        x_3_address0,
        x_3_ce0,
        x_3_q0,
        x_4_address0,
        x_4_ce0,
        x_4_q0,
        x_5_address0,
        x_5_ce0,
        x_5_q0,
        x_6_address0,
        x_6_ce0,
        x_6_q0,
        x_7_address0,
        x_7_ce0,
        x_7_q0,
        x_8_address0,
        x_8_ce0,
        x_8_q0,
        x_9_address0,
        x_9_ce0,
        x_9_q0,
        x_10_address0,
        x_10_ce0,
        x_10_q0,
        x_11_address0,
        x_11_ce0,
        x_11_q0,
        x_12_address0,
        x_12_ce0,
        x_12_q0,
        x_13_address0,
        x_13_ce0,
        x_13_q0,
        x_14_address0,
        x_14_ce0,
        x_14_q0,
        x_15_address0,
        x_15_ce0,
        x_15_q0,
        x_16_address0,
        x_16_ce0,
        x_16_q0,
        x_17_address0,
        x_17_ce0,
        x_17_q0,
        x_18_address0,
        x_18_ce0,
        x_18_q0,
        x_19_address0,
        x_19_ce0,
        x_19_q0,
        x_20_address0,
        x_20_ce0,
        x_20_q0,
        x_21_address0,
        x_21_ce0,
        x_21_q0,
        x_22_address0,
        x_22_ce0,
        x_22_q0,
        x_23_address0,
        x_23_ce0,
        x_23_q0,
        x_24_address0,
        x_24_ce0,
        x_24_q0,
        x_25_address0,
        x_25_ce0,
        x_25_q0,
        x_26_address0,
        x_26_ce0,
        x_26_q0,
        x_27_address0,
        x_27_ce0,
        x_27_q0,
        x_28_address0,
        x_28_ce0,
        x_28_q0,
        x_29_address0,
        x_29_ce0,
        x_29_q0,
        x_30_address0,
        x_30_ce0,
        x_30_q0,
        x_31_address0,
        x_31_ce0,
        x_31_q0,
        re_rms,
        y_bf16_0_address1,
        y_bf16_0_ce1,
        y_bf16_0_we1,
        y_bf16_0_d1,
        y_bf16_1_address1,
        y_bf16_1_ce1,
        y_bf16_1_we1,
        y_bf16_1_d1,
        y_bf16_2_address1,
        y_bf16_2_ce1,
        y_bf16_2_we1,
        y_bf16_2_d1,
        y_bf16_3_address1,
        y_bf16_3_ce1,
        y_bf16_3_we1,
        y_bf16_3_d1,
        y_bf16_4_address1,
        y_bf16_4_ce1,
        y_bf16_4_we1,
        y_bf16_4_d1,
        y_bf16_5_address1,
        y_bf16_5_ce1,
        y_bf16_5_we1,
        y_bf16_5_d1,
        y_bf16_6_address1,
        y_bf16_6_ce1,
        y_bf16_6_we1,
        y_bf16_6_d1,
        y_bf16_7_address1,
        y_bf16_7_ce1,
        y_bf16_7_we1,
        y_bf16_7_d1,
        y_bf16_8_address1,
        y_bf16_8_ce1,
        y_bf16_8_we1,
        y_bf16_8_d1,
        y_bf16_9_address1,
        y_bf16_9_ce1,
        y_bf16_9_we1,
        y_bf16_9_d1,
        y_bf16_10_address1,
        y_bf16_10_ce1,
        y_bf16_10_we1,
        y_bf16_10_d1,
        y_bf16_11_address1,
        y_bf16_11_ce1,
        y_bf16_11_we1,
        y_bf16_11_d1,
        y_bf16_12_address1,
        y_bf16_12_ce1,
        y_bf16_12_we1,
        y_bf16_12_d1,
        y_bf16_13_address1,
        y_bf16_13_ce1,
        y_bf16_13_we1,
        y_bf16_13_d1,
        y_bf16_14_address1,
        y_bf16_14_ce1,
        y_bf16_14_we1,
        y_bf16_14_d1,
        y_bf16_15_address1,
        y_bf16_15_ce1,
        y_bf16_15_we1,
        y_bf16_15_d1,
        y_bf16_16_address1,
        y_bf16_16_ce1,
        y_bf16_16_we1,
        y_bf16_16_d1,
        y_bf16_17_address1,
        y_bf16_17_ce1,
        y_bf16_17_we1,
        y_bf16_17_d1,
        y_bf16_18_address1,
        y_bf16_18_ce1,
        y_bf16_18_we1,
        y_bf16_18_d1,
        y_bf16_19_address1,
        y_bf16_19_ce1,
        y_bf16_19_we1,
        y_bf16_19_d1,
        y_bf16_20_address1,
        y_bf16_20_ce1,
        y_bf16_20_we1,
        y_bf16_20_d1,
        y_bf16_21_address1,
        y_bf16_21_ce1,
        y_bf16_21_we1,
        y_bf16_21_d1,
        y_bf16_22_address1,
        y_bf16_22_ce1,
        y_bf16_22_we1,
        y_bf16_22_d1,
        y_bf16_23_address1,
        y_bf16_23_ce1,
        y_bf16_23_we1,
        y_bf16_23_d1,
        y_bf16_24_address1,
        y_bf16_24_ce1,
        y_bf16_24_we1,
        y_bf16_24_d1,
        y_bf16_25_address1,
        y_bf16_25_ce1,
        y_bf16_25_we1,
        y_bf16_25_d1,
        y_bf16_26_address1,
        y_bf16_26_ce1,
        y_bf16_26_we1,
        y_bf16_26_d1,
        y_bf16_27_address1,
        y_bf16_27_ce1,
        y_bf16_27_we1,
        y_bf16_27_d1,
        y_bf16_28_address1,
        y_bf16_28_ce1,
        y_bf16_28_we1,
        y_bf16_28_d1,
        y_bf16_29_address1,
        y_bf16_29_ce1,
        y_bf16_29_we1,
        y_bf16_29_d1,
        y_bf16_30_address1,
        y_bf16_30_ce1,
        y_bf16_30_we1,
        y_bf16_30_d1,
        y_bf16_31_address1,
        y_bf16_31_ce1,
        y_bf16_31_we1,
        y_bf16_31_d1,
        grp_fu_372_p_din0,
        grp_fu_372_p_din1,
        grp_fu_372_p_dout0,
        grp_fu_372_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [4:0] x_0_address0;
output   x_0_ce0;
input  [31:0] x_0_q0;
output  [4:0] x_1_address0;
output   x_1_ce0;
input  [31:0] x_1_q0;
output  [4:0] x_2_address0;
output   x_2_ce0;
input  [31:0] x_2_q0;
output  [4:0] x_3_address0;
output   x_3_ce0;
input  [31:0] x_3_q0;
output  [4:0] x_4_address0;
output   x_4_ce0;
input  [31:0] x_4_q0;
output  [4:0] x_5_address0;
output   x_5_ce0;
input  [31:0] x_5_q0;
output  [4:0] x_6_address0;
output   x_6_ce0;
input  [31:0] x_6_q0;
output  [4:0] x_7_address0;
output   x_7_ce0;
input  [31:0] x_7_q0;
output  [4:0] x_8_address0;
output   x_8_ce0;
input  [31:0] x_8_q0;
output  [4:0] x_9_address0;
output   x_9_ce0;
input  [31:0] x_9_q0;
output  [4:0] x_10_address0;
output   x_10_ce0;
input  [31:0] x_10_q0;
output  [4:0] x_11_address0;
output   x_11_ce0;
input  [31:0] x_11_q0;
output  [4:0] x_12_address0;
output   x_12_ce0;
input  [31:0] x_12_q0;
output  [4:0] x_13_address0;
output   x_13_ce0;
input  [31:0] x_13_q0;
output  [4:0] x_14_address0;
output   x_14_ce0;
input  [31:0] x_14_q0;
output  [4:0] x_15_address0;
output   x_15_ce0;
input  [31:0] x_15_q0;
output  [4:0] x_16_address0;
output   x_16_ce0;
input  [31:0] x_16_q0;
output  [4:0] x_17_address0;
output   x_17_ce0;
input  [31:0] x_17_q0;
output  [4:0] x_18_address0;
output   x_18_ce0;
input  [31:0] x_18_q0;
output  [4:0] x_19_address0;
output   x_19_ce0;
input  [31:0] x_19_q0;
output  [4:0] x_20_address0;
output   x_20_ce0;
input  [31:0] x_20_q0;
output  [4:0] x_21_address0;
output   x_21_ce0;
input  [31:0] x_21_q0;
output  [4:0] x_22_address0;
output   x_22_ce0;
input  [31:0] x_22_q0;
output  [4:0] x_23_address0;
output   x_23_ce0;
input  [31:0] x_23_q0;
output  [4:0] x_24_address0;
output   x_24_ce0;
input  [31:0] x_24_q0;
output  [4:0] x_25_address0;
output   x_25_ce0;
input  [31:0] x_25_q0;
output  [4:0] x_26_address0;
output   x_26_ce0;
input  [31:0] x_26_q0;
output  [4:0] x_27_address0;
output   x_27_ce0;
input  [31:0] x_27_q0;
output  [4:0] x_28_address0;
output   x_28_ce0;
input  [31:0] x_28_q0;
output  [4:0] x_29_address0;
output   x_29_ce0;
input  [31:0] x_29_q0;
output  [4:0] x_30_address0;
output   x_30_ce0;
input  [31:0] x_30_q0;
output  [4:0] x_31_address0;
output   x_31_ce0;
input  [31:0] x_31_q0;
input  [31:0] re_rms;
output  [4:0] y_bf16_0_address1;
output   y_bf16_0_ce1;
output   y_bf16_0_we1;
output  [15:0] y_bf16_0_d1;
output  [4:0] y_bf16_1_address1;
output   y_bf16_1_ce1;
output   y_bf16_1_we1;
output  [15:0] y_bf16_1_d1;
output  [4:0] y_bf16_2_address1;
output   y_bf16_2_ce1;
output   y_bf16_2_we1;
output  [15:0] y_bf16_2_d1;
output  [4:0] y_bf16_3_address1;
output   y_bf16_3_ce1;
output   y_bf16_3_we1;
output  [15:0] y_bf16_3_d1;
output  [4:0] y_bf16_4_address1;
output   y_bf16_4_ce1;
output   y_bf16_4_we1;
output  [15:0] y_bf16_4_d1;
output  [4:0] y_bf16_5_address1;
output   y_bf16_5_ce1;
output   y_bf16_5_we1;
output  [15:0] y_bf16_5_d1;
output  [4:0] y_bf16_6_address1;
output   y_bf16_6_ce1;
output   y_bf16_6_we1;
output  [15:0] y_bf16_6_d1;
output  [4:0] y_bf16_7_address1;
output   y_bf16_7_ce1;
output   y_bf16_7_we1;
output  [15:0] y_bf16_7_d1;
output  [4:0] y_bf16_8_address1;
output   y_bf16_8_ce1;
output   y_bf16_8_we1;
output  [15:0] y_bf16_8_d1;
output  [4:0] y_bf16_9_address1;
output   y_bf16_9_ce1;
output   y_bf16_9_we1;
output  [15:0] y_bf16_9_d1;
output  [4:0] y_bf16_10_address1;
output   y_bf16_10_ce1;
output   y_bf16_10_we1;
output  [15:0] y_bf16_10_d1;
output  [4:0] y_bf16_11_address1;
output   y_bf16_11_ce1;
output   y_bf16_11_we1;
output  [15:0] y_bf16_11_d1;
output  [4:0] y_bf16_12_address1;
output   y_bf16_12_ce1;
output   y_bf16_12_we1;
output  [15:0] y_bf16_12_d1;
output  [4:0] y_bf16_13_address1;
output   y_bf16_13_ce1;
output   y_bf16_13_we1;
output  [15:0] y_bf16_13_d1;
output  [4:0] y_bf16_14_address1;
output   y_bf16_14_ce1;
output   y_bf16_14_we1;
output  [15:0] y_bf16_14_d1;
output  [4:0] y_bf16_15_address1;
output   y_bf16_15_ce1;
output   y_bf16_15_we1;
output  [15:0] y_bf16_15_d1;
output  [4:0] y_bf16_16_address1;
output   y_bf16_16_ce1;
output   y_bf16_16_we1;
output  [15:0] y_bf16_16_d1;
output  [4:0] y_bf16_17_address1;
output   y_bf16_17_ce1;
output   y_bf16_17_we1;
output  [15:0] y_bf16_17_d1;
output  [4:0] y_bf16_18_address1;
output   y_bf16_18_ce1;
output   y_bf16_18_we1;
output  [15:0] y_bf16_18_d1;
output  [4:0] y_bf16_19_address1;
output   y_bf16_19_ce1;
output   y_bf16_19_we1;
output  [15:0] y_bf16_19_d1;
output  [4:0] y_bf16_20_address1;
output   y_bf16_20_ce1;
output   y_bf16_20_we1;
output  [15:0] y_bf16_20_d1;
output  [4:0] y_bf16_21_address1;
output   y_bf16_21_ce1;
output   y_bf16_21_we1;
output  [15:0] y_bf16_21_d1;
output  [4:0] y_bf16_22_address1;
output   y_bf16_22_ce1;
output   y_bf16_22_we1;
output  [15:0] y_bf16_22_d1;
output  [4:0] y_bf16_23_address1;
output   y_bf16_23_ce1;
output   y_bf16_23_we1;
output  [15:0] y_bf16_23_d1;
output  [4:0] y_bf16_24_address1;
output   y_bf16_24_ce1;
output   y_bf16_24_we1;
output  [15:0] y_bf16_24_d1;
output  [4:0] y_bf16_25_address1;
output   y_bf16_25_ce1;
output   y_bf16_25_we1;
output  [15:0] y_bf16_25_d1;
output  [4:0] y_bf16_26_address1;
output   y_bf16_26_ce1;
output   y_bf16_26_we1;
output  [15:0] y_bf16_26_d1;
output  [4:0] y_bf16_27_address1;
output   y_bf16_27_ce1;
output   y_bf16_27_we1;
output  [15:0] y_bf16_27_d1;
output  [4:0] y_bf16_28_address1;
output   y_bf16_28_ce1;
output   y_bf16_28_we1;
output  [15:0] y_bf16_28_d1;
output  [4:0] y_bf16_29_address1;
output   y_bf16_29_ce1;
output   y_bf16_29_we1;
output  [15:0] y_bf16_29_d1;
output  [4:0] y_bf16_30_address1;
output   y_bf16_30_ce1;
output   y_bf16_30_we1;
output  [15:0] y_bf16_30_d1;
output  [4:0] y_bf16_31_address1;
output   y_bf16_31_ce1;
output   y_bf16_31_we1;
output  [15:0] y_bf16_31_d1;
output  [31:0] grp_fu_372_p_din0;
output  [31:0] grp_fu_372_p_din1;
input  [31:0] grp_fu_372_p_dout0;
output   grp_fu_372_p_ce;

reg ap_idle;
reg x_0_ce0;
reg x_1_ce0;
reg x_2_ce0;
reg x_3_ce0;
reg x_4_ce0;
reg x_5_ce0;
reg x_6_ce0;
reg x_7_ce0;
reg x_8_ce0;
reg x_9_ce0;
reg x_10_ce0;
reg x_11_ce0;
reg x_12_ce0;
reg x_13_ce0;
reg x_14_ce0;
reg x_15_ce0;
reg x_16_ce0;
reg x_17_ce0;
reg x_18_ce0;
reg x_19_ce0;
reg x_20_ce0;
reg x_21_ce0;
reg x_22_ce0;
reg x_23_ce0;
reg x_24_ce0;
reg x_25_ce0;
reg x_26_ce0;
reg x_27_ce0;
reg x_28_ce0;
reg x_29_ce0;
reg x_30_ce0;
reg x_31_ce0;
reg y_bf16_0_ce1;
reg y_bf16_0_we1;
reg y_bf16_1_ce1;
reg y_bf16_1_we1;
reg y_bf16_2_ce1;
reg y_bf16_2_we1;
reg y_bf16_3_ce1;
reg y_bf16_3_we1;
reg y_bf16_4_ce1;
reg y_bf16_4_we1;
reg y_bf16_5_ce1;
reg y_bf16_5_we1;
reg y_bf16_6_ce1;
reg y_bf16_6_we1;
reg y_bf16_7_ce1;
reg y_bf16_7_we1;
reg y_bf16_8_ce1;
reg y_bf16_8_we1;
reg y_bf16_9_ce1;
reg y_bf16_9_we1;
reg y_bf16_10_ce1;
reg y_bf16_10_we1;
reg y_bf16_11_ce1;
reg y_bf16_11_we1;
reg y_bf16_12_ce1;
reg y_bf16_12_we1;
reg y_bf16_13_ce1;
reg y_bf16_13_we1;
reg y_bf16_14_ce1;
reg y_bf16_14_we1;
reg y_bf16_15_ce1;
reg y_bf16_15_we1;
reg y_bf16_16_ce1;
reg y_bf16_16_we1;
reg y_bf16_17_ce1;
reg y_bf16_17_we1;
reg y_bf16_18_ce1;
reg y_bf16_18_we1;
reg y_bf16_19_ce1;
reg y_bf16_19_we1;
reg y_bf16_20_ce1;
reg y_bf16_20_we1;
reg y_bf16_21_ce1;
reg y_bf16_21_we1;
reg y_bf16_22_ce1;
reg y_bf16_22_we1;
reg y_bf16_23_ce1;
reg y_bf16_23_we1;
reg y_bf16_24_ce1;
reg y_bf16_24_we1;
reg y_bf16_25_ce1;
reg y_bf16_25_we1;
reg y_bf16_26_ce1;
reg y_bf16_26_we1;
reg y_bf16_27_ce1;
reg y_bf16_27_we1;
reg y_bf16_28_ce1;
reg y_bf16_28_we1;
reg y_bf16_29_ce1;
reg y_bf16_29_we1;
reg y_bf16_30_ce1;
reg y_bf16_30_we1;
reg y_bf16_31_ce1;
reg y_bf16_31_we1;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln318_fu_1226_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [63:0] zext_ln319_fu_1248_p1;
reg   [63:0] zext_ln319_reg_1392;
reg   [63:0] zext_ln319_reg_1392_pp0_iter1_reg;
reg   [63:0] zext_ln319_reg_1392_pp0_iter2_reg;
reg   [63:0] zext_ln319_reg_1392_pp0_iter3_reg;
reg   [63:0] zext_ln319_reg_1392_pp0_iter4_reg;
wire   [4:0] trunc_ln319_fu_1284_p1;
reg   [4:0] trunc_ln319_reg_1588;
reg   [4:0] trunc_ln319_reg_1588_pp0_iter1_reg;
reg   [4:0] trunc_ln319_reg_1588_pp0_iter2_reg;
reg   [4:0] trunc_ln319_reg_1588_pp0_iter3_reg;
reg   [4:0] trunc_ln319_reg_1588_pp0_iter4_reg;
wire   [31:0] tmp_fu_1293_p34;
reg   [31:0] tmp_reg_1593;
reg   [15:0] trunc_ln3_reg_1598;
wire    ap_block_pp0_stage0;
reg   [9:0] i_fu_244;
wire   [9:0] add_ln318_fu_1232_p2;
wire    ap_loop_init;
reg   [9:0] ap_sig_allocacmp_i_1;
wire   [4:0] lshr_ln1_fu_1238_p4;
wire   [31:0] w_V_fu_1362_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_done_reg = 1'b0;
end

activation_accelerator_mux_325_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
mux_325_32_1_1_U432(
    .din0(x_0_q0),
    .din1(x_1_q0),
    .din2(x_2_q0),
    .din3(x_3_q0),
    .din4(x_4_q0),
    .din5(x_5_q0),
    .din6(x_6_q0),
    .din7(x_7_q0),
    .din8(x_8_q0),
    .din9(x_9_q0),
    .din10(x_10_q0),
    .din11(x_11_q0),
    .din12(x_12_q0),
    .din13(x_13_q0),
    .din14(x_14_q0),
    .din15(x_15_q0),
    .din16(x_16_q0),
    .din17(x_17_q0),
    .din18(x_18_q0),
    .din19(x_19_q0),
    .din20(x_20_q0),
    .din21(x_21_q0),
    .din22(x_22_q0),
    .din23(x_23_q0),
    .din24(x_24_q0),
    .din25(x_25_q0),
    .din26(x_26_q0),
    .din27(x_27_q0),
    .din28(x_28_q0),
    .din29(x_29_q0),
    .din30(x_30_q0),
    .din31(x_31_q0),
    .din32(trunc_ln319_reg_1588),
    .dout(tmp_fu_1293_p34)
);

activation_accelerator_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter4_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln318_fu_1226_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_244 <= add_ln318_fu_1232_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_244 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        tmp_reg_1593 <= tmp_fu_1293_p34;
        trunc_ln319_reg_1588_pp0_iter1_reg <= trunc_ln319_reg_1588;
        zext_ln319_reg_1392_pp0_iter1_reg[4 : 0] <= zext_ln319_reg_1392[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        trunc_ln319_reg_1588_pp0_iter2_reg <= trunc_ln319_reg_1588_pp0_iter1_reg;
        trunc_ln319_reg_1588_pp0_iter3_reg <= trunc_ln319_reg_1588_pp0_iter2_reg;
        trunc_ln319_reg_1588_pp0_iter4_reg <= trunc_ln319_reg_1588_pp0_iter3_reg;
        trunc_ln3_reg_1598 <= {{w_V_fu_1362_p1[31:16]}};
        zext_ln319_reg_1392_pp0_iter2_reg[4 : 0] <= zext_ln319_reg_1392_pp0_iter1_reg[4 : 0];
        zext_ln319_reg_1392_pp0_iter3_reg[4 : 0] <= zext_ln319_reg_1392_pp0_iter2_reg[4 : 0];
        zext_ln319_reg_1392_pp0_iter4_reg[4 : 0] <= zext_ln319_reg_1392_pp0_iter3_reg[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln318_fu_1226_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        trunc_ln319_reg_1588 <= trunc_ln319_fu_1284_p1;
        zext_ln319_reg_1392[4 : 0] <= zext_ln319_fu_1248_p1[4 : 0];
    end
end

always @ (*) begin
    if (((icmp_ln318_fu_1226_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter4_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_1 = 10'd0;
    end else begin
        ap_sig_allocacmp_i_1 = i_fu_244;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_0_ce0 = 1'b1;
    end else begin
        x_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_10_ce0 = 1'b1;
    end else begin
        x_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_11_ce0 = 1'b1;
    end else begin
        x_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_12_ce0 = 1'b1;
    end else begin
        x_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_13_ce0 = 1'b1;
    end else begin
        x_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_14_ce0 = 1'b1;
    end else begin
        x_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_15_ce0 = 1'b1;
    end else begin
        x_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_16_ce0 = 1'b1;
    end else begin
        x_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_17_ce0 = 1'b1;
    end else begin
        x_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_18_ce0 = 1'b1;
    end else begin
        x_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_19_ce0 = 1'b1;
    end else begin
        x_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_1_ce0 = 1'b1;
    end else begin
        x_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_20_ce0 = 1'b1;
    end else begin
        x_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_21_ce0 = 1'b1;
    end else begin
        x_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_22_ce0 = 1'b1;
    end else begin
        x_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_23_ce0 = 1'b1;
    end else begin
        x_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_24_ce0 = 1'b1;
    end else begin
        x_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_25_ce0 = 1'b1;
    end else begin
        x_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_26_ce0 = 1'b1;
    end else begin
        x_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_27_ce0 = 1'b1;
    end else begin
        x_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_28_ce0 = 1'b1;
    end else begin
        x_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_29_ce0 = 1'b1;
    end else begin
        x_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_2_ce0 = 1'b1;
    end else begin
        x_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_30_ce0 = 1'b1;
    end else begin
        x_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_31_ce0 = 1'b1;
    end else begin
        x_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_3_ce0 = 1'b1;
    end else begin
        x_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_4_ce0 = 1'b1;
    end else begin
        x_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_5_ce0 = 1'b1;
    end else begin
        x_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_6_ce0 = 1'b1;
    end else begin
        x_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_7_ce0 = 1'b1;
    end else begin
        x_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_8_ce0 = 1'b1;
    end else begin
        x_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_9_ce0 = 1'b1;
    end else begin
        x_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        y_bf16_0_ce1 = 1'b1;
    end else begin
        y_bf16_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln319_reg_1588_pp0_iter4_reg == 5'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        y_bf16_0_we1 = 1'b1;
    end else begin
        y_bf16_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        y_bf16_10_ce1 = 1'b1;
    end else begin
        y_bf16_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln319_reg_1588_pp0_iter4_reg == 5'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        y_bf16_10_we1 = 1'b1;
    end else begin
        y_bf16_10_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        y_bf16_11_ce1 = 1'b1;
    end else begin
        y_bf16_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln319_reg_1588_pp0_iter4_reg == 5'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        y_bf16_11_we1 = 1'b1;
    end else begin
        y_bf16_11_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        y_bf16_12_ce1 = 1'b1;
    end else begin
        y_bf16_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln319_reg_1588_pp0_iter4_reg == 5'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        y_bf16_12_we1 = 1'b1;
    end else begin
        y_bf16_12_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        y_bf16_13_ce1 = 1'b1;
    end else begin
        y_bf16_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln319_reg_1588_pp0_iter4_reg == 5'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        y_bf16_13_we1 = 1'b1;
    end else begin
        y_bf16_13_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        y_bf16_14_ce1 = 1'b1;
    end else begin
        y_bf16_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln319_reg_1588_pp0_iter4_reg == 5'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        y_bf16_14_we1 = 1'b1;
    end else begin
        y_bf16_14_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        y_bf16_15_ce1 = 1'b1;
    end else begin
        y_bf16_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln319_reg_1588_pp0_iter4_reg == 5'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        y_bf16_15_we1 = 1'b1;
    end else begin
        y_bf16_15_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        y_bf16_16_ce1 = 1'b1;
    end else begin
        y_bf16_16_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln319_reg_1588_pp0_iter4_reg == 5'd16) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        y_bf16_16_we1 = 1'b1;
    end else begin
        y_bf16_16_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        y_bf16_17_ce1 = 1'b1;
    end else begin
        y_bf16_17_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln319_reg_1588_pp0_iter4_reg == 5'd17) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        y_bf16_17_we1 = 1'b1;
    end else begin
        y_bf16_17_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        y_bf16_18_ce1 = 1'b1;
    end else begin
        y_bf16_18_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln319_reg_1588_pp0_iter4_reg == 5'd18) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        y_bf16_18_we1 = 1'b1;
    end else begin
        y_bf16_18_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        y_bf16_19_ce1 = 1'b1;
    end else begin
        y_bf16_19_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln319_reg_1588_pp0_iter4_reg == 5'd19) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        y_bf16_19_we1 = 1'b1;
    end else begin
        y_bf16_19_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        y_bf16_1_ce1 = 1'b1;
    end else begin
        y_bf16_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln319_reg_1588_pp0_iter4_reg == 5'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        y_bf16_1_we1 = 1'b1;
    end else begin
        y_bf16_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        y_bf16_20_ce1 = 1'b1;
    end else begin
        y_bf16_20_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln319_reg_1588_pp0_iter4_reg == 5'd20) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        y_bf16_20_we1 = 1'b1;
    end else begin
        y_bf16_20_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        y_bf16_21_ce1 = 1'b1;
    end else begin
        y_bf16_21_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln319_reg_1588_pp0_iter4_reg == 5'd21) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        y_bf16_21_we1 = 1'b1;
    end else begin
        y_bf16_21_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        y_bf16_22_ce1 = 1'b1;
    end else begin
        y_bf16_22_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln319_reg_1588_pp0_iter4_reg == 5'd22) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        y_bf16_22_we1 = 1'b1;
    end else begin
        y_bf16_22_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        y_bf16_23_ce1 = 1'b1;
    end else begin
        y_bf16_23_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln319_reg_1588_pp0_iter4_reg == 5'd23) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        y_bf16_23_we1 = 1'b1;
    end else begin
        y_bf16_23_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        y_bf16_24_ce1 = 1'b1;
    end else begin
        y_bf16_24_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln319_reg_1588_pp0_iter4_reg == 5'd24) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        y_bf16_24_we1 = 1'b1;
    end else begin
        y_bf16_24_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        y_bf16_25_ce1 = 1'b1;
    end else begin
        y_bf16_25_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln319_reg_1588_pp0_iter4_reg == 5'd25) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        y_bf16_25_we1 = 1'b1;
    end else begin
        y_bf16_25_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        y_bf16_26_ce1 = 1'b1;
    end else begin
        y_bf16_26_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln319_reg_1588_pp0_iter4_reg == 5'd26) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        y_bf16_26_we1 = 1'b1;
    end else begin
        y_bf16_26_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        y_bf16_27_ce1 = 1'b1;
    end else begin
        y_bf16_27_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln319_reg_1588_pp0_iter4_reg == 5'd27) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        y_bf16_27_we1 = 1'b1;
    end else begin
        y_bf16_27_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        y_bf16_28_ce1 = 1'b1;
    end else begin
        y_bf16_28_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln319_reg_1588_pp0_iter4_reg == 5'd28) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        y_bf16_28_we1 = 1'b1;
    end else begin
        y_bf16_28_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        y_bf16_29_ce1 = 1'b1;
    end else begin
        y_bf16_29_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln319_reg_1588_pp0_iter4_reg == 5'd29) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        y_bf16_29_we1 = 1'b1;
    end else begin
        y_bf16_29_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        y_bf16_2_ce1 = 1'b1;
    end else begin
        y_bf16_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln319_reg_1588_pp0_iter4_reg == 5'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        y_bf16_2_we1 = 1'b1;
    end else begin
        y_bf16_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        y_bf16_30_ce1 = 1'b1;
    end else begin
        y_bf16_30_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln319_reg_1588_pp0_iter4_reg == 5'd30) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        y_bf16_30_we1 = 1'b1;
    end else begin
        y_bf16_30_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        y_bf16_31_ce1 = 1'b1;
    end else begin
        y_bf16_31_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln319_reg_1588_pp0_iter4_reg == 5'd31) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        y_bf16_31_we1 = 1'b1;
    end else begin
        y_bf16_31_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        y_bf16_3_ce1 = 1'b1;
    end else begin
        y_bf16_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln319_reg_1588_pp0_iter4_reg == 5'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        y_bf16_3_we1 = 1'b1;
    end else begin
        y_bf16_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        y_bf16_4_ce1 = 1'b1;
    end else begin
        y_bf16_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln319_reg_1588_pp0_iter4_reg == 5'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        y_bf16_4_we1 = 1'b1;
    end else begin
        y_bf16_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        y_bf16_5_ce1 = 1'b1;
    end else begin
        y_bf16_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln319_reg_1588_pp0_iter4_reg == 5'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        y_bf16_5_we1 = 1'b1;
    end else begin
        y_bf16_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        y_bf16_6_ce1 = 1'b1;
    end else begin
        y_bf16_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln319_reg_1588_pp0_iter4_reg == 5'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        y_bf16_6_we1 = 1'b1;
    end else begin
        y_bf16_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        y_bf16_7_ce1 = 1'b1;
    end else begin
        y_bf16_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln319_reg_1588_pp0_iter4_reg == 5'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        y_bf16_7_we1 = 1'b1;
    end else begin
        y_bf16_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        y_bf16_8_ce1 = 1'b1;
    end else begin
        y_bf16_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln319_reg_1588_pp0_iter4_reg == 5'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        y_bf16_8_we1 = 1'b1;
    end else begin
        y_bf16_8_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        y_bf16_9_ce1 = 1'b1;
    end else begin
        y_bf16_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln319_reg_1588_pp0_iter4_reg == 5'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        y_bf16_9_we1 = 1'b1;
    end else begin
        y_bf16_9_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln318_fu_1232_p2 = (ap_sig_allocacmp_i_1 + 10'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign grp_fu_372_p_ce = 1'b1;

assign grp_fu_372_p_din0 = tmp_reg_1593;

assign grp_fu_372_p_din1 = re_rms;

assign icmp_ln318_fu_1226_p2 = ((ap_sig_allocacmp_i_1 == 10'd768) ? 1'b1 : 1'b0);

assign lshr_ln1_fu_1238_p4 = {{ap_sig_allocacmp_i_1[9:5]}};

assign trunc_ln319_fu_1284_p1 = ap_sig_allocacmp_i_1[4:0];

assign w_V_fu_1362_p1 = grp_fu_372_p_dout0;

assign x_0_address0 = zext_ln319_fu_1248_p1;

assign x_10_address0 = zext_ln319_fu_1248_p1;

assign x_11_address0 = zext_ln319_fu_1248_p1;

assign x_12_address0 = zext_ln319_fu_1248_p1;

assign x_13_address0 = zext_ln319_fu_1248_p1;

assign x_14_address0 = zext_ln319_fu_1248_p1;

assign x_15_address0 = zext_ln319_fu_1248_p1;

assign x_16_address0 = zext_ln319_fu_1248_p1;

assign x_17_address0 = zext_ln319_fu_1248_p1;

assign x_18_address0 = zext_ln319_fu_1248_p1;

assign x_19_address0 = zext_ln319_fu_1248_p1;

assign x_1_address0 = zext_ln319_fu_1248_p1;

assign x_20_address0 = zext_ln319_fu_1248_p1;

assign x_21_address0 = zext_ln319_fu_1248_p1;

assign x_22_address0 = zext_ln319_fu_1248_p1;

assign x_23_address0 = zext_ln319_fu_1248_p1;

assign x_24_address0 = zext_ln319_fu_1248_p1;

assign x_25_address0 = zext_ln319_fu_1248_p1;

assign x_26_address0 = zext_ln319_fu_1248_p1;

assign x_27_address0 = zext_ln319_fu_1248_p1;

assign x_28_address0 = zext_ln319_fu_1248_p1;

assign x_29_address0 = zext_ln319_fu_1248_p1;

assign x_2_address0 = zext_ln319_fu_1248_p1;

assign x_30_address0 = zext_ln319_fu_1248_p1;

assign x_31_address0 = zext_ln319_fu_1248_p1;

assign x_3_address0 = zext_ln319_fu_1248_p1;

assign x_4_address0 = zext_ln319_fu_1248_p1;

assign x_5_address0 = zext_ln319_fu_1248_p1;

assign x_6_address0 = zext_ln319_fu_1248_p1;

assign x_7_address0 = zext_ln319_fu_1248_p1;

assign x_8_address0 = zext_ln319_fu_1248_p1;

assign x_9_address0 = zext_ln319_fu_1248_p1;

assign y_bf16_0_address1 = zext_ln319_reg_1392_pp0_iter4_reg;

assign y_bf16_0_d1 = trunc_ln3_reg_1598;

assign y_bf16_10_address1 = zext_ln319_reg_1392_pp0_iter4_reg;

assign y_bf16_10_d1 = trunc_ln3_reg_1598;

assign y_bf16_11_address1 = zext_ln319_reg_1392_pp0_iter4_reg;

assign y_bf16_11_d1 = trunc_ln3_reg_1598;

assign y_bf16_12_address1 = zext_ln319_reg_1392_pp0_iter4_reg;

assign y_bf16_12_d1 = trunc_ln3_reg_1598;

assign y_bf16_13_address1 = zext_ln319_reg_1392_pp0_iter4_reg;

assign y_bf16_13_d1 = trunc_ln3_reg_1598;

assign y_bf16_14_address1 = zext_ln319_reg_1392_pp0_iter4_reg;

assign y_bf16_14_d1 = trunc_ln3_reg_1598;

assign y_bf16_15_address1 = zext_ln319_reg_1392_pp0_iter4_reg;

assign y_bf16_15_d1 = trunc_ln3_reg_1598;

assign y_bf16_16_address1 = zext_ln319_reg_1392_pp0_iter4_reg;

assign y_bf16_16_d1 = trunc_ln3_reg_1598;

assign y_bf16_17_address1 = zext_ln319_reg_1392_pp0_iter4_reg;

assign y_bf16_17_d1 = trunc_ln3_reg_1598;

assign y_bf16_18_address1 = zext_ln319_reg_1392_pp0_iter4_reg;

assign y_bf16_18_d1 = trunc_ln3_reg_1598;

assign y_bf16_19_address1 = zext_ln319_reg_1392_pp0_iter4_reg;

assign y_bf16_19_d1 = trunc_ln3_reg_1598;

assign y_bf16_1_address1 = zext_ln319_reg_1392_pp0_iter4_reg;

assign y_bf16_1_d1 = trunc_ln3_reg_1598;

assign y_bf16_20_address1 = zext_ln319_reg_1392_pp0_iter4_reg;

assign y_bf16_20_d1 = trunc_ln3_reg_1598;

assign y_bf16_21_address1 = zext_ln319_reg_1392_pp0_iter4_reg;

assign y_bf16_21_d1 = trunc_ln3_reg_1598;

assign y_bf16_22_address1 = zext_ln319_reg_1392_pp0_iter4_reg;

assign y_bf16_22_d1 = trunc_ln3_reg_1598;

assign y_bf16_23_address1 = zext_ln319_reg_1392_pp0_iter4_reg;

assign y_bf16_23_d1 = trunc_ln3_reg_1598;

assign y_bf16_24_address1 = zext_ln319_reg_1392_pp0_iter4_reg;

assign y_bf16_24_d1 = trunc_ln3_reg_1598;

assign y_bf16_25_address1 = zext_ln319_reg_1392_pp0_iter4_reg;

assign y_bf16_25_d1 = trunc_ln3_reg_1598;

assign y_bf16_26_address1 = zext_ln319_reg_1392_pp0_iter4_reg;

assign y_bf16_26_d1 = trunc_ln3_reg_1598;

assign y_bf16_27_address1 = zext_ln319_reg_1392_pp0_iter4_reg;

assign y_bf16_27_d1 = trunc_ln3_reg_1598;

assign y_bf16_28_address1 = zext_ln319_reg_1392_pp0_iter4_reg;

assign y_bf16_28_d1 = trunc_ln3_reg_1598;

assign y_bf16_29_address1 = zext_ln319_reg_1392_pp0_iter4_reg;

assign y_bf16_29_d1 = trunc_ln3_reg_1598;

assign y_bf16_2_address1 = zext_ln319_reg_1392_pp0_iter4_reg;

assign y_bf16_2_d1 = trunc_ln3_reg_1598;

assign y_bf16_30_address1 = zext_ln319_reg_1392_pp0_iter4_reg;

assign y_bf16_30_d1 = trunc_ln3_reg_1598;

assign y_bf16_31_address1 = zext_ln319_reg_1392_pp0_iter4_reg;

assign y_bf16_31_d1 = trunc_ln3_reg_1598;

assign y_bf16_3_address1 = zext_ln319_reg_1392_pp0_iter4_reg;

assign y_bf16_3_d1 = trunc_ln3_reg_1598;

assign y_bf16_4_address1 = zext_ln319_reg_1392_pp0_iter4_reg;

assign y_bf16_4_d1 = trunc_ln3_reg_1598;

assign y_bf16_5_address1 = zext_ln319_reg_1392_pp0_iter4_reg;

assign y_bf16_5_d1 = trunc_ln3_reg_1598;

assign y_bf16_6_address1 = zext_ln319_reg_1392_pp0_iter4_reg;

assign y_bf16_6_d1 = trunc_ln3_reg_1598;

assign y_bf16_7_address1 = zext_ln319_reg_1392_pp0_iter4_reg;

assign y_bf16_7_d1 = trunc_ln3_reg_1598;

assign y_bf16_8_address1 = zext_ln319_reg_1392_pp0_iter4_reg;

assign y_bf16_8_d1 = trunc_ln3_reg_1598;

assign y_bf16_9_address1 = zext_ln319_reg_1392_pp0_iter4_reg;

assign y_bf16_9_d1 = trunc_ln3_reg_1598;

assign zext_ln319_fu_1248_p1 = lshr_ln1_fu_1238_p4;

always @ (posedge ap_clk) begin
    zext_ln319_reg_1392[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln319_reg_1392_pp0_iter1_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln319_reg_1392_pp0_iter2_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln319_reg_1392_pp0_iter3_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln319_reg_1392_pp0_iter4_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
end

endmodule //activation_accelerator_float_rmsnorm_Pipeline_rms_loop_1
