verilog work "output_dwe.vf"
verilog work "output_final_test_dwe.v"
verilog work "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
