

================================================================
== Vivado HLS Report for 'AFAProcessFunction'
================================================================
* Date:           Sat Feb 14 17:21:40 2015

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        proj_axi_master
* Solution:       solution2
* Product family: virtex7
* Target device:  xc7vx690tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   2.50|      2.39|        0.31|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  142|  142|  143|  143|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                                             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |                  Loop Name                  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- memcpy.AFAProcessFunctionParamBlock.p      |   65|   65|         3|          1|          1|    64|    yes   |
        |- memcpy.p.AFAProcessFunctionParamBlock.gep  |   65|   65|         3|          1|          1|    64|    yes   |
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|       -|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 17
* Pipeline: 2
  Pipeline-0: II = 1, D = 3, States = { 7 8 9 }
  Pipeline-1: II = 1, D = 3, States = { 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	10  / (exitcond)
	8  / (!exitcond)
8 --> 
	9  / true
9 --> 
	7  / true
10 --> 
	11  / true
11 --> 
	14  / (exitcond6)
	12  / (!exitcond6)
12 --> 
	13  / true
13 --> 
	11  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: AFAProcessFunctionParamBlock [1/1] 2.39ns
:4  %AFAProcessFunctionParamBlock = alloca [64 x i32], align 16

ST_1: p_rd_req [6/6] 2.19ns
:8  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %p, i32 64) nounwind


 <State 2>: 2.19ns
ST_2: p_rd_req [5/6] 2.19ns
:8  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %p, i32 64) nounwind


 <State 3>: 2.19ns
ST_3: p_rd_req [4/6] 2.19ns
:8  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %p, i32 64) nounwind


 <State 4>: 2.19ns
ST_4: p_rd_req [3/6] 2.19ns
:8  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %p, i32 64) nounwind


 <State 5>: 2.19ns
ST_5: p_rd_req [2/6] 2.19ns
:8  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %p, i32 64) nounwind


 <State 6>: 2.19ns
ST_6: stg_24 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %p) nounwind, !map !0

ST_6: stg_25 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i8* %srcNet) nounwind, !map !6

ST_6: stg_26 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i8* %dstNet) nounwind, !map !12

ST_6: stg_27 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecTopModule([19 x i8]* @str) nounwind

ST_6: stg_28 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecInterface(i32* %p, [6 x i8]* @p_str, i32 0, i32 0, i32 0, i32 64, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_6: stg_29 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecInterface(i8* %srcNet, [6 x i8]* @p_str, i32 0, i32 0, i32 0, i32 256, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_6: stg_30 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecInterface(i8* %dstNet, [6 x i8]* @p_str, i32 0, i32 0, i32 0, i32 256, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_6: p_rd_req [1/6] 2.19ns
:8  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %p, i32 64) nounwind

ST_6: stg_32 [1/1] 0.89ns
:9  br label %burst.rd.header


 <State 7>: 1.27ns
ST_7: indvar [1/1] 0.00ns
burst.rd.header:0  %indvar = phi i7 [ 0, %0 ], [ %indvar_next, %burst.rd.body ]

ST_7: exitcond [1/1] 1.18ns
burst.rd.header:1  %exitcond = icmp eq i7 %indvar, -64

ST_7: empty [1/1] 0.00ns
burst.rd.header:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

ST_7: indvar_next [1/1] 1.27ns
burst.rd.header:3  %indvar_next = add i7 %indvar, 1

ST_7: stg_37 [1/1] 0.00ns
burst.rd.header:4  br i1 %exitcond, label %burst.wr.header.preheader, label %burst.rd.body


 <State 8>: 2.19ns
ST_8: p_read [1/1] 2.19ns
burst.rd.body:4  %p_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %p) nounwind


 <State 9>: 2.39ns
ST_9: burstread_rbegin [1/1] 0.00ns
burst.rd.body:0  %burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str4) nounwind

ST_9: empty_3 [1/1] 0.00ns
burst.rd.body:1  %empty_3 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @str2) nounwind

ST_9: empty_4 [1/1] 0.00ns
burst.rd.body:2  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopName([38 x i8]* @str1) nounwind

ST_9: tmp [1/1] 0.00ns
burst.rd.body:3  %tmp = zext i7 %indvar to i64

ST_9: AFAProcessFunctionParamBlock_a [1/1] 0.00ns
burst.rd.body:5  %AFAProcessFunctionParamBlock_a = getelementptr [64 x i32]* %AFAProcessFunctionParamBlock, i64 0, i64 %tmp

ST_9: stg_44 [1/1] 2.39ns
burst.rd.body:6  store i32 %p_read, i32* %AFAProcessFunctionParamBlock_a, align 4

ST_9: burstread_rend [1/1] 0.00ns
burst.rd.body:7  %burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str4, i32 %burstread_rbegin) nounwind

ST_9: stg_46 [1/1] 0.00ns
burst.rd.body:8  br label %burst.rd.header


 <State 10>: 2.19ns
ST_10: p_wr_req [1/1] 2.19ns
burst.wr.header.preheader:0  %p_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %p, i32 64) nounwind

ST_10: stg_48 [1/1] 0.89ns
burst.wr.header.preheader:1  br label %burst.wr.header


 <State 11>: 2.39ns
ST_11: indvar4 [1/1] 0.00ns
burst.wr.header:0  %indvar4 = phi i7 [ %indvar_next5, %burst.wr.body ], [ 0, %burst.wr.header.preheader ]

ST_11: exitcond6 [1/1] 1.18ns
burst.wr.header:1  %exitcond6 = icmp eq i7 %indvar4, -64

ST_11: empty_5 [1/1] 0.00ns
burst.wr.header:2  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

ST_11: indvar_next5 [1/1] 1.27ns
burst.wr.header:3  %indvar_next5 = add i7 %indvar4, 1

ST_11: stg_53 [1/1] 0.00ns
burst.wr.header:4  br i1 %exitcond6, label %burst.wr.end, label %burst.wr.body

ST_11: tmp_1 [1/1] 0.00ns
burst.wr.body:3  %tmp_1 = zext i7 %indvar4 to i64

ST_11: AFAProcessFunctionParamBlock_a_1 [1/1] 0.00ns
burst.wr.body:4  %AFAProcessFunctionParamBlock_a_1 = getelementptr [64 x i32]* %AFAProcessFunctionParamBlock, i64 0, i64 %tmp_1

ST_11: AFAProcessFunctionParamBlock_l [2/2] 2.39ns
burst.wr.body:5  %AFAProcessFunctionParamBlock_l = load i32* %AFAProcessFunctionParamBlock_a_1, align 4


 <State 12>: 2.39ns
ST_12: AFAProcessFunctionParamBlock_l [1/2] 2.39ns
burst.wr.body:5  %AFAProcessFunctionParamBlock_l = load i32* %AFAProcessFunctionParamBlock_a_1, align 4


 <State 13>: 2.19ns
ST_13: burstwrite_rbegin [1/1] 0.00ns
burst.wr.body:0  %burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str8) nounwind

ST_13: empty_6 [1/1] 0.00ns
burst.wr.body:1  %empty_6 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @str6) nounwind

ST_13: empty_7 [1/1] 0.00ns
burst.wr.body:2  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopName([42 x i8]* @str5) nounwind

ST_13: stg_61 [1/1] 2.19ns
burst.wr.body:6  call void @_ssdm_op_Write.m_axi.i32P(i32* %p, i32 %AFAProcessFunctionParamBlock_l, i4 -1) nounwind

ST_13: burstwrite_rend [1/1] 0.00ns
burst.wr.body:7  %burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str8, i32 %burstwrite_rbegin) nounwind

ST_13: stg_63 [1/1] 0.00ns
burst.wr.body:8  br label %burst.wr.header


 <State 14>: 2.19ns
ST_14: p_wr_resp [4/4] 2.19ns
burst.wr.end:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %p) nounwind


 <State 15>: 2.19ns
ST_15: p_wr_resp [3/4] 2.19ns
burst.wr.end:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %p) nounwind


 <State 16>: 2.19ns
ST_16: p_wr_resp [2/4] 2.19ns
burst.wr.end:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %p) nounwind


 <State 17>: 2.19ns
ST_17: p_wr_resp [1/4] 2.19ns
burst.wr.end:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %p) nounwind

ST_17: stg_68 [1/1] 0.00ns
burst.wr.end:1  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; mode=0x1a10f73400; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ srcNet]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=4; mode=0x1a10f72e60; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ dstNet]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=4; mode=0x1a10f73c70; pingpong=0; private_global=0; IO mode=m_axi:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
AFAProcessFunctionParamBlock     (alloca           ) [ 001111111111110000]
stg_24                           (specbitsmap      ) [ 000000000000000000]
stg_25                           (specbitsmap      ) [ 000000000000000000]
stg_26                           (specbitsmap      ) [ 000000000000000000]
stg_27                           (spectopmodule    ) [ 000000000000000000]
stg_28                           (specinterface    ) [ 000000000000000000]
stg_29                           (specinterface    ) [ 000000000000000000]
stg_30                           (specinterface    ) [ 000000000000000000]
p_rd_req                         (readreq          ) [ 000000000000000000]
stg_32                           (br               ) [ 000000111100000000]
indvar                           (phi              ) [ 000000011100000000]
exitcond                         (icmp             ) [ 000000011100000000]
empty                            (speclooptripcount) [ 000000000000000000]
indvar_next                      (add              ) [ 000000111100000000]
stg_37                           (br               ) [ 000000000000000000]
p_read                           (read             ) [ 000000010100000000]
burstread_rbegin                 (specregionbegin  ) [ 000000000000000000]
empty_3                          (specpipeline     ) [ 000000000000000000]
empty_4                          (specloopname     ) [ 000000000000000000]
tmp                              (zext             ) [ 000000000000000000]
AFAProcessFunctionParamBlock_a   (getelementptr    ) [ 000000000000000000]
stg_44                           (store            ) [ 000000000000000000]
burstread_rend                   (specregionend    ) [ 000000000000000000]
stg_46                           (br               ) [ 000000111100000000]
p_wr_req                         (writereq         ) [ 000000000000000000]
stg_48                           (br               ) [ 000000000011110000]
indvar4                          (phi              ) [ 000000000001000000]
exitcond6                        (icmp             ) [ 000000000001110000]
empty_5                          (speclooptripcount) [ 000000000000000000]
indvar_next5                     (add              ) [ 000000000011110000]
stg_53                           (br               ) [ 000000000000000000]
tmp_1                            (zext             ) [ 000000000000000000]
AFAProcessFunctionParamBlock_a_1 (getelementptr    ) [ 000000000001100000]
AFAProcessFunctionParamBlock_l   (load             ) [ 000000000001010000]
burstwrite_rbegin                (specregionbegin  ) [ 000000000000000000]
empty_6                          (specpipeline     ) [ 000000000000000000]
empty_7                          (specloopname     ) [ 000000000000000000]
stg_61                           (write            ) [ 000000000000000000]
burstwrite_rend                  (specregionend    ) [ 000000000000000000]
stg_63                           (br               ) [ 000000000011110000]
p_wr_resp                        (writeresp        ) [ 000000000000000000]
stg_68                           (ret              ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="srcNet">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcNet"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dstNet">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dstNet"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str6"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str5"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="AFAProcessFunctionParamBlock_alloca_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="AFAProcessFunctionParamBlock/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_writeresp_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="0" index="2" bw="32" slack="0"/>
<pin id="91" dir="0" index="4" bw="1" slack="0"/>
<pin id="80" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="p_rd_req/1 p_wr_req/10 stg_61/13 p_wr_resp/14 "/>
</bind>
</comp>

<comp id="84" class="1004" name="p_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/8 "/>
</bind>
</comp>

<comp id="95" class="1004" name="AFAProcessFunctionParamBlock_a_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="7" slack="0"/>
<pin id="99" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AFAProcessFunctionParamBlock_a/9 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="6" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="1"/>
<pin id="104" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_44/9 AFAProcessFunctionParamBlock_l/11 "/>
</bind>
</comp>

<comp id="106" class="1004" name="AFAProcessFunctionParamBlock_a_1_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="7" slack="0"/>
<pin id="110" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AFAProcessFunctionParamBlock_a_1/11 "/>
</bind>
</comp>

<comp id="113" class="1005" name="indvar_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="7" slack="1"/>
<pin id="115" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar (phireg) "/>
</bind>
</comp>

<comp id="117" class="1004" name="indvar_phi_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="1"/>
<pin id="119" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="7" slack="0"/>
<pin id="121" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar/7 "/>
</bind>
</comp>

<comp id="125" class="1005" name="indvar4_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="7" slack="1"/>
<pin id="127" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar4 (phireg) "/>
</bind>
</comp>

<comp id="129" class="1004" name="indvar4_phi_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="7" slack="0"/>
<pin id="131" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="1" slack="1"/>
<pin id="133" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar4/11 "/>
</bind>
</comp>

<comp id="137" class="1004" name="exitcond_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="7" slack="0"/>
<pin id="139" dir="0" index="1" bw="7" slack="0"/>
<pin id="140" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/7 "/>
</bind>
</comp>

<comp id="143" class="1004" name="indvar_next_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="7" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next/7 "/>
</bind>
</comp>

<comp id="149" class="1004" name="tmp_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="7" slack="2"/>
<pin id="151" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/9 "/>
</bind>
</comp>

<comp id="154" class="1004" name="exitcond6_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="7" slack="0"/>
<pin id="156" dir="0" index="1" bw="7" slack="0"/>
<pin id="157" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6/11 "/>
</bind>
</comp>

<comp id="160" class="1004" name="indvar_next5_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="7" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next5/11 "/>
</bind>
</comp>

<comp id="166" class="1004" name="tmp_1_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="7" slack="0"/>
<pin id="168" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/11 "/>
</bind>
</comp>

<comp id="171" class="1005" name="exitcond_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="1"/>
<pin id="173" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="175" class="1005" name="indvar_next_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="7" slack="0"/>
<pin id="177" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next "/>
</bind>
</comp>

<comp id="180" class="1005" name="p_read_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="1"/>
<pin id="182" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read "/>
</bind>
</comp>

<comp id="185" class="1005" name="exitcond6_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="1"/>
<pin id="187" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond6 "/>
</bind>
</comp>

<comp id="189" class="1005" name="indvar_next5_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="7" slack="0"/>
<pin id="191" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next5 "/>
</bind>
</comp>

<comp id="194" class="1005" name="AFAProcessFunctionParamBlock_a_1_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="6" slack="1"/>
<pin id="196" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="AFAProcessFunctionParamBlock_a_1 "/>
</bind>
</comp>

<comp id="199" class="1005" name="AFAProcessFunctionParamBlock_l_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="1"/>
<pin id="201" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="AFAProcessFunctionParamBlock_l "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="6" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="83"><net_src comp="10" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="88"><net_src comp="38" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="90"><net_src comp="58" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="92"><net_src comp="66" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="93"><net_src comp="68" pin="0"/><net_sink comp="76" pin=4"/></net>

<net id="94"><net_src comp="70" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="100"><net_src comp="54" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="105"><net_src comp="95" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="111"><net_src comp="54" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="112"><net_src comp="106" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="116"><net_src comp="28" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="123"><net_src comp="113" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="124"><net_src comp="117" pin="4"/><net_sink comp="113" pin=0"/></net>

<net id="128"><net_src comp="28" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="135"><net_src comp="125" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="141"><net_src comp="117" pin="4"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="30" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="147"><net_src comp="117" pin="4"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="36" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="152"><net_src comp="113" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="158"><net_src comp="129" pin="4"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="30" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="129" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="36" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="169"><net_src comp="129" pin="4"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="174"><net_src comp="137" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="178"><net_src comp="143" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="183"><net_src comp="84" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="188"><net_src comp="154" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="192"><net_src comp="160" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="197"><net_src comp="106" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="202"><net_src comp="101" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="76" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p | {13 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
		exitcond : 1
		indvar_next : 1
		stg_37 : 2
	State 8
	State 9
		AFAProcessFunctionParamBlock_a : 1
		stg_44 : 2
		burstread_rend : 1
	State 10
	State 11
		exitcond6 : 1
		indvar_next5 : 1
		stg_53 : 2
		tmp_1 : 1
		AFAProcessFunctionParamBlock_a_1 : 2
		AFAProcessFunctionParamBlock_l : 3
	State 12
	State 13
		burstwrite_rend : 1
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|    add   |  indvar_next_fu_143 |    0    |    7    |
|          | indvar_next5_fu_160 |    0    |    7    |
|----------|---------------------|---------|---------|
|   icmp   |   exitcond_fu_137   |    0    |    6    |
|          |   exitcond6_fu_154  |    0    |    6    |
|----------|---------------------|---------|---------|
| writeresp| grp_writeresp_fu_76 |    0    |    0    |
|----------|---------------------|---------|---------|
|   read   |  p_read_read_fu_84  |    0    |    0    |
|----------|---------------------|---------|---------|
|   zext   |      tmp_fu_149     |    0    |    0    |
|          |     tmp_1_fu_166    |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |    26   |
|----------|---------------------|---------|---------|

Memories:
+----------------------------+--------+--------+--------+
|                            |  BRAM  |   FF   |   LUT  |
+----------------------------+--------+--------+--------+
|AFAProcessFunctionParamBlock|    1   |    0   |    0   |
+----------------------------+--------+--------+--------+
|            Total           |    1   |    0   |    0   |
+----------------------------+--------+--------+--------+

* Register list:
+----------------------------------------+--------+
|                                        |   FF   |
+----------------------------------------+--------+
|AFAProcessFunctionParamBlock_a_1_reg_194|    6   |
| AFAProcessFunctionParamBlock_l_reg_199 |   32   |
|            exitcond6_reg_185           |    1   |
|            exitcond_reg_171            |    1   |
|             indvar4_reg_125            |    7   |
|          indvar_next5_reg_189          |    7   |
|           indvar_next_reg_175          |    7   |
|             indvar_reg_113             |    7   |
|             p_read_reg_180             |   32   |
+----------------------------------------+--------+
|                  Total                 |   100  |
+----------------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_76 |  p0  |   4  |   1  |    4   ||    1    |
| grp_writeresp_fu_76 |  p2  |   2  |  32  |   64   ||    32   |
|  grp_access_fu_101  |  p0  |   3  |   6  |   18   ||    6    |
|    indvar_reg_113   |  p0  |   2  |   7  |   14   ||    7    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   100  ||  3.568  ||    46   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   26   |
|   Memory  |    1   |    -   |    0   |    0   |
|Multiplexer|    -   |    3   |    -   |   46   |
|  Register |    -   |    -   |   100  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    3   |   100  |   72   |
+-----------+--------+--------+--------+--------+
