

================================================================
== Vitis HLS Report for 'lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27'
================================================================
* Date:           Tue Jul  2 15:30:41 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        proj_lenet5
* Solution:       zed (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     5060|     5060|  50.600 us|  50.600 us|  5060|  5060|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_64_1_VITIS_LOOP_68_2  |     5058|     5058|        20|          6|          1|   840|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 20


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 1
  Pipeline-0 : II = 6, D = 20, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.93>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sum = alloca i32 1"   --->   Operation 23 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 24 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%o = alloca i32 1"   --->   Operation 25 'alloca' 'o' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten26 = alloca i32 1"   --->   Operation 26 'alloca' 'indvar_flatten26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln64_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %sext_ln64"   --->   Operation 27 'read' 'sext_ln64_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln64_cast = sext i30 %sext_ln64_read"   --->   Operation 28 'sext' 'sext_ln64_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data, void @empty_7, i32 0, i32 0, void @empty_11, i32 0, i32 10, void @empty_10, void @empty, void @empty_11, i32 16, i32 16, i32 16, i32 16, void @empty_11, void @empty_11"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten26"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %o"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %sum"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 34 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%indvar_flatten26_load = load i10 %indvar_flatten26" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:64]   --->   Operation 35 'load' 'indvar_flatten26_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.77ns)   --->   "%icmp_ln64 = icmp_eq  i10 %indvar_flatten26_load, i10 840" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:64]   --->   Operation 36 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.73ns)   --->   "%add_ln64 = add i10 %indvar_flatten26_load, i10 1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:64]   --->   Operation 37 'add' 'add_ln64' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %icmp_ln64, void %.split2, void %_ZN3dlr8Linear1dIfLi0ELi0ELj1036831949EEEvPT_PKS1_S4_S4_ttt.exit.exitStub" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:64]   --->   Operation 38 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%i_load = load i7 %i" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:68]   --->   Operation 39 'load' 'i_load' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%o_load = load i4 %o" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:64]   --->   Operation 40 'load' 'o_load' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.73ns)   --->   "%add_ln64_1 = add i4 %o_load, i4 1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:64]   --->   Operation 41 'add' 'add_ln64_1' <Predicate = (!icmp_ln64)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (1.48ns)   --->   "%icmp_ln68 = icmp_eq  i7 %i_load, i7 84" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:68]   --->   Operation 42 'icmp' 'icmp_ln68' <Predicate = (!icmp_ln64)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.99ns)   --->   "%select_ln68 = select i1 %icmp_ln68, i7 0, i7 %i_load" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:68]   --->   Operation 43 'select' 'select_ln68' <Predicate = (!icmp_ln64)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (1.02ns)   --->   "%select_ln68_2 = select i1 %icmp_ln68, i4 %add_ln64_1, i4 %o_load" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:68]   --->   Operation 44 'select' 'select_ln68_2' <Predicate = (!icmp_ln64)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln68_1 = zext i4 %select_ln68_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:68]   --->   Operation 45 'zext' 'zext_ln68_1' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_1 : Operation 46 [3/3] (1.05ns) (grouped into DSP with root node add_ln70)   --->   "%mul_ln68 = mul i10 %zext_ln68_1, i10 84" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:68]   --->   Operation 46 'mul' 'mul_ln68' <Predicate = (!icmp_ln64)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i7 %select_ln68" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:69]   --->   Operation 47 'zext' 'zext_ln69' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%pX = getelementptr i32 %f2_out_data, i32 0, i32 %zext_ln69" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:69]   --->   Operation 48 'getelementptr' 'pX' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_1 : Operation 49 [2/2] (3.25ns)   --->   "%pX_load = load i7 %pX" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71]   --->   Operation 49 'load' 'pX_load' <Predicate = (!icmp_ln64)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 84> <RAM>
ST_1 : Operation 50 [1/1] (1.87ns)   --->   "%add_ln68 = add i7 %select_ln68, i7 1" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:68]   --->   Operation 50 'add' 'add_ln68' <Predicate = (!icmp_ln64)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (1.48ns)   --->   "%ifzero19 = icmp_eq  i7 %add_ln68, i7 84" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:68]   --->   Operation 51 'icmp' 'ifzero19' <Predicate = (!icmp_ln64)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %ifzero19, void %ifFalse18, void %ifTrue17" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:68]   --->   Operation 52 'br' 'br_ln68' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln64 = store i10 %add_ln64, i10 %indvar_flatten26" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:64]   --->   Operation 53 'store' 'store_ln64' <Predicate = (!icmp_ln64)> <Delay = 1.58>
ST_1 : Operation 54 [1/1] (1.58ns)   --->   "%store_ln68 = store i4 %select_ln68_2, i4 %o" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:68]   --->   Operation 54 'store' 'store_ln68' <Predicate = (!icmp_ln64)> <Delay = 1.58>
ST_1 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln68 = store i7 %add_ln68, i7 %i" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:68]   --->   Operation 55 'store' 'store_ln68' <Predicate = (!icmp_ln64)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 56 [2/3] (1.05ns) (grouped into DSP with root node add_ln70)   --->   "%mul_ln68 = mul i10 %zext_ln68_1, i10 84" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:68]   --->   Operation 56 'mul' 'mul_ln68' <Predicate = (!icmp_ln64)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 57 [1/2] (3.25ns)   --->   "%pX_load = load i7 %pX" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71]   --->   Operation 57 'load' 'pX_load' <Predicate = (!icmp_ln64)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 84> <RAM>

State 3 <SV = 2> <Delay = 2.10>
ST_3 : Operation 58 [1/3] (0.00ns) (grouped into DSP with root node add_ln70)   --->   "%mul_ln68 = mul i10 %zext_ln68_1, i10 84" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:68]   --->   Operation 58 'mul' 'mul_ln68' <Predicate = (!icmp_ln64)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln69_cast = zext i7 %select_ln68" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:68]   --->   Operation 59 'zext' 'trunc_ln69_cast' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_3 : Operation 60 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln70 = add i10 %trunc_ln69_cast, i10 %mul_ln68" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:70]   --->   Operation 60 'add' 'add_ln70' <Predicate = (!icmp_ln64)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 5.35>
ST_4 : Operation 61 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln70 = add i10 %trunc_ln69_cast, i10 %mul_ln68" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:70]   --->   Operation 61 'add' 'add_ln70' <Predicate = (!icmp_ln64)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i10 %add_ln70" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:70]   --->   Operation 62 'zext' 'zext_ln70' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%pW = getelementptr i32 %fc3_weight, i32 0, i32 %zext_ln70" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:70]   --->   Operation 63 'getelementptr' 'pW' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_4 : Operation 64 [2/2] (3.25ns)   --->   "%pW_load = load i10 %pW" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71]   --->   Operation 64 'load' 'pW_load' <Predicate = (!icmp_ln64)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 840> <ROM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 65 [1/2] (3.25ns)   --->   "%pW_load = load i10 %pW" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71]   --->   Operation 65 'load' 'pW_load' <Predicate = (!icmp_ln64)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 840> <ROM>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 66 [4/4] (5.70ns)   --->   "%mul20_i2 = fmul i32 %pX_load, i32 %pW_load" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71]   --->   Operation 66 'fmul' 'mul20_i2' <Predicate = (!icmp_ln64)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 67 [3/4] (5.70ns)   --->   "%mul20_i2 = fmul i32 %pX_load, i32 %pW_load" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71]   --->   Operation 67 'fmul' 'mul20_i2' <Predicate = (!icmp_ln64)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 68 [2/4] (5.70ns)   --->   "%mul20_i2 = fmul i32 %pX_load, i32 %pW_load" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71]   --->   Operation 68 'fmul' 'mul20_i2' <Predicate = (!icmp_ln64)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.70>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "%sum_load = load i32 %sum" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:68]   --->   Operation 69 'load' 'sum_load' <Predicate = (!icmp_ln64 & !icmp_ln68)> <Delay = 0.00>
ST_9 : Operation 70 [1/1] (0.69ns)   --->   "%select_ln68_1 = select i1 %icmp_ln68, i32 0, i32 %sum_load" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:68]   --->   Operation 70 'select' 'select_ln68_1' <Predicate = (!icmp_ln64)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 71 [1/4] (5.70ns)   --->   "%mul20_i2 = fmul i32 %pX_load, i32 %pW_load" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71]   --->   Operation 71 'fmul' 'mul20_i2' <Predicate = (!icmp_ln64)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 72 [5/5] (7.25ns)   --->   "%sum_1 = fadd i32 %select_ln68_1, i32 %mul20_i2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71]   --->   Operation 72 'fadd' 'sum_1' <Predicate = (!icmp_ln64)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 73 [4/5] (7.25ns)   --->   "%sum_1 = fadd i32 %select_ln68_1, i32 %mul20_i2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71]   --->   Operation 73 'fadd' 'sum_1' <Predicate = (!icmp_ln64)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 74 [3/5] (7.25ns)   --->   "%sum_1 = fadd i32 %select_ln68_1, i32 %mul20_i2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71]   --->   Operation 74 'fadd' 'sum_1' <Predicate = (!icmp_ln64)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i4 %select_ln68_2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:68]   --->   Operation 75 'zext' 'zext_ln68' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_13 : Operation 76 [1/1] (0.00ns)   --->   "%fc3_bias_addr = getelementptr i32 %fc3_bias, i32 0, i32 %zext_ln68" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:67]   --->   Operation 76 'getelementptr' 'fc3_bias_addr' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_13 : Operation 77 [2/2] (2.32ns)   --->   "%fc3_bias_load = load i4 %fc3_bias_addr" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:68]   --->   Operation 77 'load' 'fc3_bias_load' <Predicate = (!icmp_ln64)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_13 : Operation 78 [2/5] (7.25ns)   --->   "%sum_1 = fadd i32 %select_ln68_1, i32 %mul20_i2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71]   --->   Operation 78 'fadd' 'sum_1' <Predicate = (!icmp_ln64)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 79 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_64_1_VITIS_LOOP_68_2_str"   --->   Operation 79 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_14 : Operation 80 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 840, i64 840, i64 840"   --->   Operation 80 'speclooptripcount' 'empty' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_14 : Operation 81 [1/2] (2.32ns)   --->   "%fc3_bias_load = load i4 %fc3_bias_addr" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:68]   --->   Operation 81 'load' 'fc3_bias_load' <Predicate = (!icmp_ln64)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_14 : Operation 82 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 82 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_14 : Operation 83 [1/1] (0.00ns)   --->   "%specloopname_ln62 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:62]   --->   Operation 83 'specloopname' 'specloopname_ln62' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_14 : Operation 84 [1/5] (7.25ns)   --->   "%sum_1 = fadd i32 %select_ln68_1, i32 %mul20_i2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71]   --->   Operation 84 'fadd' 'sum_1' <Predicate = (!icmp_ln64)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 85 [5/5] (7.25ns)   --->   "%add22_i2 = fadd i32 %sum_1, i32 %fc3_bias_load" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:80]   --->   Operation 85 'fadd' 'add22_i2' <Predicate = (!icmp_ln64 & ifzero19)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 86 [1/1] (1.58ns)   --->   "%store_ln71 = store i32 %sum_1, i32 %sum" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:71]   --->   Operation 86 'store' 'store_ln71' <Predicate = (!icmp_ln64)> <Delay = 1.58>
ST_15 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 87 'br' 'br_ln0' <Predicate = (!icmp_ln64)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 88 [4/5] (7.25ns)   --->   "%add22_i2 = fadd i32 %sum_1, i32 %fc3_bias_load" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:80]   --->   Operation 88 'fadd' 'add22_i2' <Predicate = (!icmp_ln64 & ifzero19)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 89 [3/5] (7.25ns)   --->   "%add22_i2 = fadd i32 %sum_1, i32 %fc3_bias_load" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:80]   --->   Operation 89 'fadd' 'add22_i2' <Predicate = (!icmp_ln64 & ifzero19)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 90 [2/5] (7.25ns)   --->   "%add22_i2 = fadd i32 %sum_1, i32 %fc3_bias_load" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:80]   --->   Operation 90 'fadd' 'add22_i2' <Predicate = (!icmp_ln64 & ifzero19)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 91 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data"   --->   Operation 91 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 92 [1/1] (0.00ns)   --->   "%data_addr = getelementptr i32 %data, i32 %sext_ln64_cast" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:64]   --->   Operation 92 'getelementptr' 'data_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 93 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 93 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 94 [1/5] (7.25ns)   --->   "%add22_i2 = fadd i32 %sum_1, i32 %fc3_bias_load" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:80]   --->   Operation 94 'fadd' 'add22_i2' <Predicate = (!icmp_ln64 & ifzero19)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 98 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 98 'ret' 'ret_ln0' <Predicate = (icmp_ln64)> <Delay = 0.00>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 95 [1/1] (0.00ns)   --->   "%bitcast_ln80 = bitcast i32 %add22_i2" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:80]   --->   Operation 95 'bitcast' 'bitcast_ln80' <Predicate = (!icmp_ln64 & ifzero19)> <Delay = 0.00>
ST_20 : Operation 96 [1/1] (7.30ns)   --->   "%write_ln80 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %data_addr, i32 %bitcast_ln80, i4 15" [/home/idec/work/ai_fpga/codes/Deep_Learning_Routines/v1.4.1/src/linear_1d.hpp:80]   --->   Operation 96 'write' 'write_ln80' <Predicate = (!icmp_ln64 & ifzero19)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse18"   --->   Operation 97 'br' 'br_ln0' <Predicate = (!icmp_ln64 & ifzero19)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln64]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ f2_out_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ fc3_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fc3_weight]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sum                   (alloca           ) [ 011111111111111100000]
i                     (alloca           ) [ 010000000000000000000]
o                     (alloca           ) [ 010000000000000000000]
indvar_flatten26      (alloca           ) [ 010000000000000000000]
sext_ln64_read        (read             ) [ 000000000000000000000]
sext_ln64_cast        (sext             ) [ 011111111111111111110]
specinterface_ln0     (specinterface    ) [ 000000000000000000000]
store_ln0             (store            ) [ 000000000000000000000]
store_ln0             (store            ) [ 000000000000000000000]
store_ln0             (store            ) [ 000000000000000000000]
store_ln0             (store            ) [ 000000000000000000000]
br_ln0                (br               ) [ 000000000000000000000]
indvar_flatten26_load (load             ) [ 000000000000000000000]
icmp_ln64             (icmp             ) [ 011111111111111111111]
add_ln64              (add              ) [ 000000000000000000000]
br_ln64               (br               ) [ 000000000000000000000]
i_load                (load             ) [ 000000000000000000000]
o_load                (load             ) [ 000000000000000000000]
add_ln64_1            (add              ) [ 000000000000000000000]
icmp_ln68             (icmp             ) [ 011111111100000000000]
select_ln68           (select           ) [ 001100000000000000000]
select_ln68_2         (select           ) [ 011111111111110000000]
zext_ln68_1           (zext             ) [ 001100000000000000000]
zext_ln69             (zext             ) [ 000000000000000000000]
pX                    (getelementptr    ) [ 001000000000000000000]
add_ln68              (add              ) [ 000000000000000000000]
ifzero19              (icmp             ) [ 011111111111111111111]
br_ln68               (br               ) [ 000000000000000000000]
store_ln64            (store            ) [ 000000000000000000000]
store_ln68            (store            ) [ 000000000000000000000]
store_ln68            (store            ) [ 000000000000000000000]
pX_load               (load             ) [ 011111111100000000000]
mul_ln68              (mul              ) [ 000010000000000000000]
trunc_ln69_cast       (zext             ) [ 000010000000000000000]
add_ln70              (add              ) [ 000000000000000000000]
zext_ln70             (zext             ) [ 000000000000000000000]
pW                    (getelementptr    ) [ 000001000000000000000]
pW_load               (load             ) [ 011100111100000000000]
sum_load              (load             ) [ 000000000000000000000]
select_ln68_1         (select           ) [ 011011100011111000000]
mul20_i2              (fmul             ) [ 011011100011111000000]
zext_ln68             (zext             ) [ 000000000000000000000]
fc3_bias_addr         (getelementptr    ) [ 001000000000001000000]
specloopname_ln0      (specloopname     ) [ 000000000000000000000]
empty                 (speclooptripcount) [ 000000000000000000000]
fc3_bias_load         (load             ) [ 010111100000000111110]
specpipeline_ln0      (specpipeline     ) [ 000000000000000000000]
specloopname_ln62     (specloopname     ) [ 000000000000000000000]
sum_1                 (fadd             ) [ 010111100000000111110]
store_ln71            (store            ) [ 000000000000000000000]
br_ln0                (br               ) [ 000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000000000000000000]
data_addr             (getelementptr    ) [ 001000000000000000001]
specpipeline_ln0      (specpipeline     ) [ 000000000000000000000]
add22_i2              (fadd             ) [ 001000000000000000001]
bitcast_ln80          (bitcast          ) [ 000000000000000000000]
write_ln80            (write            ) [ 000000000000000000000]
br_ln0                (br               ) [ 000000000000000000000]
ret_ln0               (ret              ) [ 000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln64">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln64"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="f2_out_data">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f2_out_data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fc3_bias">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc3_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="fc3_weight">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc3_weight"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i30"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_64_1_VITIS_LOOP_68_2_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="sum_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="i_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="o_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="indvar_flatten26_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten26/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="sext_ln64_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="30" slack="0"/>
<pin id="90" dir="0" index="1" bw="30" slack="0"/>
<pin id="91" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln64_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="write_ln80_write_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="1"/>
<pin id="97" dir="0" index="2" bw="32" slack="0"/>
<pin id="98" dir="0" index="3" bw="1" slack="0"/>
<pin id="99" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln80/20 "/>
</bind>
</comp>

<comp id="102" class="1004" name="pX_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="7" slack="0"/>
<pin id="106" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pX/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="7" slack="0"/>
<pin id="111" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="3" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pX_load/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="pW_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="10" slack="0"/>
<pin id="119" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pW/4 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="10" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pW_load/4 "/>
</bind>
</comp>

<comp id="128" class="1004" name="fc3_bias_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="4" slack="0"/>
<pin id="132" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc3_bias_addr/13 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_access_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="4" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fc3_bias_load/13 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="1"/>
<pin id="143" dir="0" index="1" bw="32" slack="1"/>
<pin id="144" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_1/10 add22_i2/15 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="4"/>
<pin id="147" dir="0" index="1" bw="32" slack="1"/>
<pin id="148" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul20_i2/6 "/>
</bind>
</comp>

<comp id="149" class="1005" name="reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="1"/>
<pin id="151" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 add22_i2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="sext_ln64_cast_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="30" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="18"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln64_cast/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="store_ln0_store_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="10" slack="0"/>
<pin id="161" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="store_ln0_store_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="0"/>
<pin id="165" dir="0" index="1" bw="4" slack="0"/>
<pin id="166" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="store_ln0_store_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="7" slack="0"/>
<pin id="171" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="store_ln0_store_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="0"/>
<pin id="176" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="indvar_flatten26_load_load_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="10" slack="0"/>
<pin id="180" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten26_load/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="icmp_ln64_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="10" slack="0"/>
<pin id="183" dir="0" index="1" bw="9" slack="0"/>
<pin id="184" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln64/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="add_ln64_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="10" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln64/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="i_load_load_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="7" slack="0"/>
<pin id="195" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="o_load_load_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="4" slack="0"/>
<pin id="198" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o_load/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="add_ln64_1_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="4" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln64_1/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="icmp_ln68_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="7" slack="0"/>
<pin id="207" dir="0" index="1" bw="7" slack="0"/>
<pin id="208" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="select_ln68_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="7" slack="0"/>
<pin id="215" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln68/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="select_ln68_2_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="4" slack="0"/>
<pin id="222" dir="0" index="2" bw="4" slack="0"/>
<pin id="223" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln68_2/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="zext_ln68_1_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="4" slack="0"/>
<pin id="229" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_1/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="zext_ln69_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="7" slack="0"/>
<pin id="233" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="add_ln68_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="7" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="ifzero19_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="7" slack="0"/>
<pin id="244" dir="0" index="1" bw="7" slack="0"/>
<pin id="245" dir="1" index="2" bw="1" slack="14"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ifzero19/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="store_ln64_store_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="10" slack="0"/>
<pin id="250" dir="0" index="1" bw="10" slack="0"/>
<pin id="251" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="store_ln68_store_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="4" slack="0"/>
<pin id="255" dir="0" index="1" bw="4" slack="0"/>
<pin id="256" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="store_ln68_store_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="7" slack="0"/>
<pin id="260" dir="0" index="1" bw="7" slack="0"/>
<pin id="261" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="trunc_ln69_cast_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="7" slack="2"/>
<pin id="265" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="trunc_ln69_cast/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="zext_ln70_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="10" slack="0"/>
<pin id="268" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70/4 "/>
</bind>
</comp>

<comp id="270" class="1004" name="sum_load_load_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="8"/>
<pin id="272" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load/9 "/>
</bind>
</comp>

<comp id="273" class="1004" name="select_ln68_1_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="8"/>
<pin id="275" dir="0" index="1" bw="32" slack="0"/>
<pin id="276" dir="0" index="2" bw="32" slack="0"/>
<pin id="277" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln68_1/9 "/>
</bind>
</comp>

<comp id="280" class="1004" name="zext_ln68_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="4" slack="12"/>
<pin id="282" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68/13 "/>
</bind>
</comp>

<comp id="284" class="1004" name="store_ln71_store_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="1"/>
<pin id="286" dir="0" index="1" bw="32" slack="14"/>
<pin id="287" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/15 "/>
</bind>
</comp>

<comp id="289" class="1004" name="data_addr_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="0"/>
<pin id="291" dir="0" index="1" bw="30" slack="18"/>
<pin id="292" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_addr/19 "/>
</bind>
</comp>

<comp id="294" class="1004" name="bitcast_ln80_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="1"/>
<pin id="296" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln80/20 "/>
</bind>
</comp>

<comp id="299" class="1007" name="grp_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="4" slack="0"/>
<pin id="301" dir="0" index="1" bw="7" slack="0"/>
<pin id="302" dir="0" index="2" bw="7" slack="0"/>
<pin id="303" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln68/1 add_ln70/3 "/>
</bind>
</comp>

<comp id="308" class="1005" name="sum_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="315" class="1005" name="i_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="7" slack="0"/>
<pin id="317" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="322" class="1005" name="o_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="4" slack="0"/>
<pin id="324" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="o "/>
</bind>
</comp>

<comp id="329" class="1005" name="indvar_flatten26_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="10" slack="0"/>
<pin id="331" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten26 "/>
</bind>
</comp>

<comp id="336" class="1005" name="sext_ln64_cast_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="18"/>
<pin id="338" dir="1" index="1" bw="32" slack="18"/>
</pin_list>
<bind>
<opset="sext_ln64_cast "/>
</bind>
</comp>

<comp id="341" class="1005" name="icmp_ln64_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="1"/>
<pin id="343" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln64 "/>
</bind>
</comp>

<comp id="345" class="1005" name="icmp_ln68_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="8"/>
<pin id="347" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="icmp_ln68 "/>
</bind>
</comp>

<comp id="350" class="1005" name="select_ln68_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="7" slack="2"/>
<pin id="352" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="select_ln68 "/>
</bind>
</comp>

<comp id="355" class="1005" name="select_ln68_2_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="4" slack="12"/>
<pin id="357" dir="1" index="1" bw="4" slack="12"/>
</pin_list>
<bind>
<opset="select_ln68_2 "/>
</bind>
</comp>

<comp id="360" class="1005" name="zext_ln68_1_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="10" slack="1"/>
<pin id="362" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln68_1 "/>
</bind>
</comp>

<comp id="365" class="1005" name="pX_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="7" slack="1"/>
<pin id="367" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="pX "/>
</bind>
</comp>

<comp id="370" class="1005" name="ifzero19_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="14"/>
<pin id="372" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="ifzero19 "/>
</bind>
</comp>

<comp id="374" class="1005" name="pX_load_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="4"/>
<pin id="376" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="pX_load "/>
</bind>
</comp>

<comp id="379" class="1005" name="trunc_ln69_cast_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="10" slack="1"/>
<pin id="381" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln69_cast "/>
</bind>
</comp>

<comp id="384" class="1005" name="pW_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="10" slack="1"/>
<pin id="386" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="pW "/>
</bind>
</comp>

<comp id="389" class="1005" name="pW_load_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="1"/>
<pin id="391" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pW_load "/>
</bind>
</comp>

<comp id="394" class="1005" name="select_ln68_1_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="1"/>
<pin id="396" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln68_1 "/>
</bind>
</comp>

<comp id="399" class="1005" name="mul20_i2_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="1"/>
<pin id="401" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul20_i2 "/>
</bind>
</comp>

<comp id="404" class="1005" name="fc3_bias_addr_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="4" slack="1"/>
<pin id="406" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="fc3_bias_addr "/>
</bind>
</comp>

<comp id="409" class="1005" name="fc3_bias_load_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="1"/>
<pin id="411" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fc3_bias_load "/>
</bind>
</comp>

<comp id="414" class="1005" name="data_addr_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="1"/>
<pin id="416" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="10" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="10" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="10" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="12" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="68" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="70" pin="0"/><net_sink comp="94" pin=3"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="18" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="102" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="120"><net_src comp="8" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="18" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="115" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="133"><net_src comp="6" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="18" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="128" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="152"><net_src comp="141" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="157"><net_src comp="88" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="30" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="167"><net_src comp="32" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="172"><net_src comp="34" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="177"><net_src comp="36" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="185"><net_src comp="178" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="38" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="178" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="40" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="203"><net_src comp="196" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="42" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="209"><net_src comp="193" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="44" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="216"><net_src comp="205" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="34" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="218"><net_src comp="193" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="224"><net_src comp="205" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="199" pin="2"/><net_sink comp="219" pin=1"/></net>

<net id="226"><net_src comp="196" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="230"><net_src comp="219" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="211" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="240"><net_src comp="211" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="48" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="236" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="44" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="187" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="257"><net_src comp="219" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="262"><net_src comp="236" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="269"><net_src comp="266" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="278"><net_src comp="36" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="279"><net_src comp="270" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="283"><net_src comp="280" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="288"><net_src comp="149" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="293"><net_src comp="0" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="297"><net_src comp="149" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="304"><net_src comp="227" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="46" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="306"><net_src comp="263" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="307"><net_src comp="299" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="311"><net_src comp="72" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="313"><net_src comp="308" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="314"><net_src comp="308" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="318"><net_src comp="76" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="320"><net_src comp="315" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="321"><net_src comp="315" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="325"><net_src comp="80" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="327"><net_src comp="322" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="328"><net_src comp="322" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="332"><net_src comp="84" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="334"><net_src comp="329" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="335"><net_src comp="329" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="339"><net_src comp="154" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="344"><net_src comp="181" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="348"><net_src comp="205" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="353"><net_src comp="211" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="358"><net_src comp="219" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="363"><net_src comp="227" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="368"><net_src comp="102" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="373"><net_src comp="242" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="109" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="382"><net_src comp="263" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="387"><net_src comp="115" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="392"><net_src comp="122" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="397"><net_src comp="273" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="402"><net_src comp="145" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="407"><net_src comp="128" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="412"><net_src comp="135" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="417"><net_src comp="289" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="94" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data | {20 }
 - Input state : 
	Port: lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27 : sext_ln64 | {1 }
	Port: lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27 : f2_out_data | {1 2 }
	Port: lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27 : fc3_bias | {13 14 }
	Port: lenet5_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_68_27 : fc3_weight | {4 5 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten26_load : 1
		icmp_ln64 : 2
		add_ln64 : 2
		br_ln64 : 3
		i_load : 1
		o_load : 1
		add_ln64_1 : 2
		icmp_ln68 : 2
		select_ln68 : 3
		select_ln68_2 : 3
		zext_ln68_1 : 4
		mul_ln68 : 5
		zext_ln69 : 4
		pX : 5
		pX_load : 6
		add_ln68 : 4
		ifzero19 : 5
		br_ln68 : 6
		store_ln64 : 3
		store_ln68 : 4
		store_ln68 : 5
	State 2
	State 3
		add_ln70 : 1
	State 4
		zext_ln70 : 1
		pW : 2
		pW_load : 3
	State 5
	State 6
	State 7
	State 8
	State 9
		select_ln68_1 : 1
	State 10
	State 11
	State 12
	State 13
		fc3_bias_addr : 1
		fc3_bias_load : 2
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
		write_ln80 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|   fadd   |         grp_fu_141        |    2    |   205   |   390   |
|----------|---------------------------|---------|---------|---------|
|   fmul   |         grp_fu_145        |    3    |   143   |   321   |
|----------|---------------------------|---------|---------|---------|
|          |     select_ln68_fu_211    |    0    |    0    |    7    |
|  select  |    select_ln68_2_fu_219   |    0    |    0    |    4    |
|          |    select_ln68_1_fu_273   |    0    |    0    |    32   |
|----------|---------------------------|---------|---------|---------|
|          |      add_ln64_fu_187      |    0    |    0    |    13   |
|    add   |     add_ln64_1_fu_199     |    0    |    0    |    13   |
|          |      add_ln68_fu_236      |    0    |    0    |    14   |
|----------|---------------------------|---------|---------|---------|
|          |      icmp_ln64_fu_181     |    0    |    0    |    11   |
|   icmp   |      icmp_ln68_fu_205     |    0    |    0    |    10   |
|          |      ifzero19_fu_242      |    0    |    0    |    10   |
|----------|---------------------------|---------|---------|---------|
|  muladd  |         grp_fu_299        |    1    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   read   | sext_ln64_read_read_fu_88 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   write  |   write_ln80_write_fu_94  |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   sext   |   sext_ln64_cast_fu_154   |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     zext_ln68_1_fu_227    |    0    |    0    |    0    |
|          |      zext_ln69_fu_231     |    0    |    0    |    0    |
|   zext   |   trunc_ln69_cast_fu_263  |    0    |    0    |    0    |
|          |      zext_ln70_fu_266     |    0    |    0    |    0    |
|          |      zext_ln68_fu_280     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    6    |   348   |   825   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    data_addr_reg_414   |   32   |
|  fc3_bias_addr_reg_404 |    4   |
|  fc3_bias_load_reg_409 |   32   |
|        i_reg_315       |    7   |
|    icmp_ln64_reg_341   |    1   |
|    icmp_ln68_reg_345   |    1   |
|    ifzero19_reg_370    |    1   |
|indvar_flatten26_reg_329|   10   |
|    mul20_i2_reg_399    |   32   |
|        o_reg_322       |    4   |
|     pW_load_reg_389    |   32   |
|       pW_reg_384       |   10   |
|     pX_load_reg_374    |   32   |
|       pX_reg_365       |    7   |
|         reg_149        |   32   |
|  select_ln68_1_reg_394 |   32   |
|  select_ln68_2_reg_355 |    4   |
|   select_ln68_reg_350  |    7   |
| sext_ln64_cast_reg_336 |   32   |
|       sum_reg_308      |   32   |
| trunc_ln69_cast_reg_379|   10   |
|   zext_ln68_1_reg_360  |   10   |
+------------------------+--------+
|          Total         |   364  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_109 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_122 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_135 |  p0  |   2  |   4  |    8   ||    9    |
|     grp_fu_141    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_141    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_299    |  p0  |   3  |   4  |   12   ||    14   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   182  ||  9.6473 ||    59   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |   348  |   825  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    -   |   59   |
|  Register |    -   |    -   |   364  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    9   |   712  |   884  |
+-----------+--------+--------+--------+--------+
