Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Oct  4 16:57:32 2021
| Host         : DESKTOP-P2TKCK6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Vend_Main_timing_summary_routed.rpt -pb Vend_Main_timing_summary_routed.pb -rpx Vend_Main_timing_summary_routed.rpx -warn_on_violation
| Design       : Vend_Main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (384)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (107)
5. checking no_input_delay (13)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (384)
--------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: money_in[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: money_in[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: money_in[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: money_in[3] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: money_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: money_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: money_reg[11]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: money_reg[12]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: money_reg[13]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: money_reg[14]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: money_reg[15]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: money_reg[16]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: money_reg[17]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: money_reg[18]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: money_reg[19]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: money_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: money_reg[20]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: money_reg[21]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: money_reg[22]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: money_reg[23]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: money_reg[24]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: money_reg[25]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: money_reg[26]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: money_reg[27]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: money_reg[28]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: money_reg[29]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: money_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: money_reg[30]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: money_reg[31]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: money_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: money_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: money_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: money_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: money_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: money_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: money_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: reset_money_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (107)
--------------------------------------------------
 There are 107 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.994        0.000                      0                   87        0.176        0.000                      0                   87        4.500        0.000                       0                    48  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.994        0.000                      0                   87        0.176        0.000                      0                   87        4.500        0.000                       0                    48  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.994ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.994ns  (required time - arrival time)
  Source:                 refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.511ns  (logic 2.639ns (40.533%)  route 3.872ns (59.467%))
  Logic Levels:           12  (CARRY4=8 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.550     5.071    Clk_IBUF_BUFG
    SLICE_X47Y63         FDRE                                         r  refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y63         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  refresh_counter_reg[0]/Q
                         net (fo=4, routed)           0.544     6.071    refresh_counter_reg[0]
    SLICE_X46Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.666 r  refresh_counter_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.666    refresh_counter_reg[0]_i_4_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.783 r  LED_activating_counter_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.783    LED_activating_counter_reg[1]_i_4_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.900 r  LED_activating_counter_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.900    LED_activating_counter_reg[1]_i_3_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.017 r  LED_activating_counter_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.017    LED_activating_counter_reg[1]_i_9_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.134 r  LED_activating_counter_reg[1]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.134    LED_activating_counter_reg[1]_i_18_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.251 r  LED_activating_counter_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.251    LED_activating_counter_reg[1]_i_21_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.368 r  LED_activating_counter_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.368    LED_activating_counter_reg[1]_i_19_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.587 f  LED_activating_counter_reg[1]_i_20/O[0]
                         net (fo=1, routed)           0.802     8.388    LED_activating_counter_reg[1]_i_20_n_7
    SLICE_X45Y70         LUT5 (Prop_lut5_I2_O)        0.295     8.683 r  LED_activating_counter[1]_i_12/O
                         net (fo=2, routed)           0.558     9.242    LED_activating_counter[1]_i_12_n_0
    SLICE_X45Y67         LUT6 (Prop_lut6_I0_O)        0.124     9.366 r  refresh_counter[0]_i_8/O
                         net (fo=1, routed)           0.301     9.667    refresh_counter[0]_i_8_n_0
    SLICE_X45Y66         LUT6 (Prop_lut6_I0_O)        0.124     9.791 r  refresh_counter[0]_i_3/O
                         net (fo=1, routed)           0.433    10.224    refresh_counter[0]_i_3_n_0
    SLICE_X45Y66         LUT6 (Prop_lut6_I0_O)        0.124    10.348 r  refresh_counter[0]_i_1/O
                         net (fo=32, routed)          1.234    11.582    clear
    SLICE_X47Y70         FDRE                                         r  refresh_counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.427    14.768    Clk_IBUF_BUFG
    SLICE_X47Y70         FDRE                                         r  refresh_counter_reg[28]/C
                         clock pessimism              0.272    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X47Y70         FDRE (Setup_fdre_C_R)       -0.429    14.576    refresh_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.576    
                         arrival time                         -11.582    
  -------------------------------------------------------------------
                         slack                                  2.994    

Slack (MET) :             2.994ns  (required time - arrival time)
  Source:                 refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.511ns  (logic 2.639ns (40.533%)  route 3.872ns (59.467%))
  Logic Levels:           12  (CARRY4=8 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.550     5.071    Clk_IBUF_BUFG
    SLICE_X47Y63         FDRE                                         r  refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y63         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  refresh_counter_reg[0]/Q
                         net (fo=4, routed)           0.544     6.071    refresh_counter_reg[0]
    SLICE_X46Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.666 r  refresh_counter_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.666    refresh_counter_reg[0]_i_4_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.783 r  LED_activating_counter_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.783    LED_activating_counter_reg[1]_i_4_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.900 r  LED_activating_counter_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.900    LED_activating_counter_reg[1]_i_3_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.017 r  LED_activating_counter_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.017    LED_activating_counter_reg[1]_i_9_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.134 r  LED_activating_counter_reg[1]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.134    LED_activating_counter_reg[1]_i_18_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.251 r  LED_activating_counter_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.251    LED_activating_counter_reg[1]_i_21_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.368 r  LED_activating_counter_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.368    LED_activating_counter_reg[1]_i_19_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.587 f  LED_activating_counter_reg[1]_i_20/O[0]
                         net (fo=1, routed)           0.802     8.388    LED_activating_counter_reg[1]_i_20_n_7
    SLICE_X45Y70         LUT5 (Prop_lut5_I2_O)        0.295     8.683 r  LED_activating_counter[1]_i_12/O
                         net (fo=2, routed)           0.558     9.242    LED_activating_counter[1]_i_12_n_0
    SLICE_X45Y67         LUT6 (Prop_lut6_I0_O)        0.124     9.366 r  refresh_counter[0]_i_8/O
                         net (fo=1, routed)           0.301     9.667    refresh_counter[0]_i_8_n_0
    SLICE_X45Y66         LUT6 (Prop_lut6_I0_O)        0.124     9.791 r  refresh_counter[0]_i_3/O
                         net (fo=1, routed)           0.433    10.224    refresh_counter[0]_i_3_n_0
    SLICE_X45Y66         LUT6 (Prop_lut6_I0_O)        0.124    10.348 r  refresh_counter[0]_i_1/O
                         net (fo=32, routed)          1.234    11.582    clear
    SLICE_X47Y70         FDRE                                         r  refresh_counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.427    14.768    Clk_IBUF_BUFG
    SLICE_X47Y70         FDRE                                         r  refresh_counter_reg[29]/C
                         clock pessimism              0.272    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X47Y70         FDRE (Setup_fdre_C_R)       -0.429    14.576    refresh_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.576    
                         arrival time                         -11.582    
  -------------------------------------------------------------------
                         slack                                  2.994    

Slack (MET) :             2.994ns  (required time - arrival time)
  Source:                 refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.511ns  (logic 2.639ns (40.533%)  route 3.872ns (59.467%))
  Logic Levels:           12  (CARRY4=8 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.550     5.071    Clk_IBUF_BUFG
    SLICE_X47Y63         FDRE                                         r  refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y63         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  refresh_counter_reg[0]/Q
                         net (fo=4, routed)           0.544     6.071    refresh_counter_reg[0]
    SLICE_X46Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.666 r  refresh_counter_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.666    refresh_counter_reg[0]_i_4_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.783 r  LED_activating_counter_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.783    LED_activating_counter_reg[1]_i_4_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.900 r  LED_activating_counter_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.900    LED_activating_counter_reg[1]_i_3_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.017 r  LED_activating_counter_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.017    LED_activating_counter_reg[1]_i_9_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.134 r  LED_activating_counter_reg[1]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.134    LED_activating_counter_reg[1]_i_18_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.251 r  LED_activating_counter_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.251    LED_activating_counter_reg[1]_i_21_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.368 r  LED_activating_counter_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.368    LED_activating_counter_reg[1]_i_19_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.587 f  LED_activating_counter_reg[1]_i_20/O[0]
                         net (fo=1, routed)           0.802     8.388    LED_activating_counter_reg[1]_i_20_n_7
    SLICE_X45Y70         LUT5 (Prop_lut5_I2_O)        0.295     8.683 r  LED_activating_counter[1]_i_12/O
                         net (fo=2, routed)           0.558     9.242    LED_activating_counter[1]_i_12_n_0
    SLICE_X45Y67         LUT6 (Prop_lut6_I0_O)        0.124     9.366 r  refresh_counter[0]_i_8/O
                         net (fo=1, routed)           0.301     9.667    refresh_counter[0]_i_8_n_0
    SLICE_X45Y66         LUT6 (Prop_lut6_I0_O)        0.124     9.791 r  refresh_counter[0]_i_3/O
                         net (fo=1, routed)           0.433    10.224    refresh_counter[0]_i_3_n_0
    SLICE_X45Y66         LUT6 (Prop_lut6_I0_O)        0.124    10.348 r  refresh_counter[0]_i_1/O
                         net (fo=32, routed)          1.234    11.582    clear
    SLICE_X47Y70         FDRE                                         r  refresh_counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.427    14.768    Clk_IBUF_BUFG
    SLICE_X47Y70         FDRE                                         r  refresh_counter_reg[30]/C
                         clock pessimism              0.272    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X47Y70         FDRE (Setup_fdre_C_R)       -0.429    14.576    refresh_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.576    
                         arrival time                         -11.582    
  -------------------------------------------------------------------
                         slack                                  2.994    

Slack (MET) :             2.994ns  (required time - arrival time)
  Source:                 refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.511ns  (logic 2.639ns (40.533%)  route 3.872ns (59.467%))
  Logic Levels:           12  (CARRY4=8 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.550     5.071    Clk_IBUF_BUFG
    SLICE_X47Y63         FDRE                                         r  refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y63         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  refresh_counter_reg[0]/Q
                         net (fo=4, routed)           0.544     6.071    refresh_counter_reg[0]
    SLICE_X46Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.666 r  refresh_counter_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.666    refresh_counter_reg[0]_i_4_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.783 r  LED_activating_counter_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.783    LED_activating_counter_reg[1]_i_4_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.900 r  LED_activating_counter_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.900    LED_activating_counter_reg[1]_i_3_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.017 r  LED_activating_counter_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.017    LED_activating_counter_reg[1]_i_9_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.134 r  LED_activating_counter_reg[1]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.134    LED_activating_counter_reg[1]_i_18_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.251 r  LED_activating_counter_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.251    LED_activating_counter_reg[1]_i_21_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.368 r  LED_activating_counter_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.368    LED_activating_counter_reg[1]_i_19_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.587 f  LED_activating_counter_reg[1]_i_20/O[0]
                         net (fo=1, routed)           0.802     8.388    LED_activating_counter_reg[1]_i_20_n_7
    SLICE_X45Y70         LUT5 (Prop_lut5_I2_O)        0.295     8.683 r  LED_activating_counter[1]_i_12/O
                         net (fo=2, routed)           0.558     9.242    LED_activating_counter[1]_i_12_n_0
    SLICE_X45Y67         LUT6 (Prop_lut6_I0_O)        0.124     9.366 r  refresh_counter[0]_i_8/O
                         net (fo=1, routed)           0.301     9.667    refresh_counter[0]_i_8_n_0
    SLICE_X45Y66         LUT6 (Prop_lut6_I0_O)        0.124     9.791 r  refresh_counter[0]_i_3/O
                         net (fo=1, routed)           0.433    10.224    refresh_counter[0]_i_3_n_0
    SLICE_X45Y66         LUT6 (Prop_lut6_I0_O)        0.124    10.348 r  refresh_counter[0]_i_1/O
                         net (fo=32, routed)          1.234    11.582    clear
    SLICE_X47Y70         FDRE                                         r  refresh_counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.427    14.768    Clk_IBUF_BUFG
    SLICE_X47Y70         FDRE                                         r  refresh_counter_reg[31]/C
                         clock pessimism              0.272    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X47Y70         FDRE (Setup_fdre_C_R)       -0.429    14.576    refresh_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.576    
                         arrival time                         -11.582    
  -------------------------------------------------------------------
                         slack                                  2.994    

Slack (MET) :             3.132ns  (required time - arrival time)
  Source:                 refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.372ns  (logic 2.639ns (41.413%)  route 3.733ns (58.587%))
  Logic Levels:           12  (CARRY4=8 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.550     5.071    Clk_IBUF_BUFG
    SLICE_X47Y63         FDRE                                         r  refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y63         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  refresh_counter_reg[0]/Q
                         net (fo=4, routed)           0.544     6.071    refresh_counter_reg[0]
    SLICE_X46Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.666 r  refresh_counter_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.666    refresh_counter_reg[0]_i_4_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.783 r  LED_activating_counter_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.783    LED_activating_counter_reg[1]_i_4_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.900 r  LED_activating_counter_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.900    LED_activating_counter_reg[1]_i_3_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.017 r  LED_activating_counter_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.017    LED_activating_counter_reg[1]_i_9_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.134 r  LED_activating_counter_reg[1]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.134    LED_activating_counter_reg[1]_i_18_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.251 r  LED_activating_counter_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.251    LED_activating_counter_reg[1]_i_21_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.368 r  LED_activating_counter_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.368    LED_activating_counter_reg[1]_i_19_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.587 f  LED_activating_counter_reg[1]_i_20/O[0]
                         net (fo=1, routed)           0.802     8.388    LED_activating_counter_reg[1]_i_20_n_7
    SLICE_X45Y70         LUT5 (Prop_lut5_I2_O)        0.295     8.683 r  LED_activating_counter[1]_i_12/O
                         net (fo=2, routed)           0.558     9.242    LED_activating_counter[1]_i_12_n_0
    SLICE_X45Y67         LUT6 (Prop_lut6_I0_O)        0.124     9.366 r  refresh_counter[0]_i_8/O
                         net (fo=1, routed)           0.301     9.667    refresh_counter[0]_i_8_n_0
    SLICE_X45Y66         LUT6 (Prop_lut6_I0_O)        0.124     9.791 r  refresh_counter[0]_i_3/O
                         net (fo=1, routed)           0.433    10.224    refresh_counter[0]_i_3_n_0
    SLICE_X45Y66         LUT6 (Prop_lut6_I0_O)        0.124    10.348 r  refresh_counter[0]_i_1/O
                         net (fo=32, routed)          1.096    11.443    clear
    SLICE_X47Y69         FDRE                                         r  refresh_counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.427    14.768    Clk_IBUF_BUFG
    SLICE_X47Y69         FDRE                                         r  refresh_counter_reg[24]/C
                         clock pessimism              0.272    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X47Y69         FDRE (Setup_fdre_C_R)       -0.429    14.576    refresh_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.576    
                         arrival time                         -11.443    
  -------------------------------------------------------------------
                         slack                                  3.132    

Slack (MET) :             3.132ns  (required time - arrival time)
  Source:                 refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.372ns  (logic 2.639ns (41.413%)  route 3.733ns (58.587%))
  Logic Levels:           12  (CARRY4=8 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.550     5.071    Clk_IBUF_BUFG
    SLICE_X47Y63         FDRE                                         r  refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y63         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  refresh_counter_reg[0]/Q
                         net (fo=4, routed)           0.544     6.071    refresh_counter_reg[0]
    SLICE_X46Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.666 r  refresh_counter_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.666    refresh_counter_reg[0]_i_4_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.783 r  LED_activating_counter_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.783    LED_activating_counter_reg[1]_i_4_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.900 r  LED_activating_counter_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.900    LED_activating_counter_reg[1]_i_3_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.017 r  LED_activating_counter_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.017    LED_activating_counter_reg[1]_i_9_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.134 r  LED_activating_counter_reg[1]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.134    LED_activating_counter_reg[1]_i_18_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.251 r  LED_activating_counter_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.251    LED_activating_counter_reg[1]_i_21_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.368 r  LED_activating_counter_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.368    LED_activating_counter_reg[1]_i_19_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.587 f  LED_activating_counter_reg[1]_i_20/O[0]
                         net (fo=1, routed)           0.802     8.388    LED_activating_counter_reg[1]_i_20_n_7
    SLICE_X45Y70         LUT5 (Prop_lut5_I2_O)        0.295     8.683 r  LED_activating_counter[1]_i_12/O
                         net (fo=2, routed)           0.558     9.242    LED_activating_counter[1]_i_12_n_0
    SLICE_X45Y67         LUT6 (Prop_lut6_I0_O)        0.124     9.366 r  refresh_counter[0]_i_8/O
                         net (fo=1, routed)           0.301     9.667    refresh_counter[0]_i_8_n_0
    SLICE_X45Y66         LUT6 (Prop_lut6_I0_O)        0.124     9.791 r  refresh_counter[0]_i_3/O
                         net (fo=1, routed)           0.433    10.224    refresh_counter[0]_i_3_n_0
    SLICE_X45Y66         LUT6 (Prop_lut6_I0_O)        0.124    10.348 r  refresh_counter[0]_i_1/O
                         net (fo=32, routed)          1.096    11.443    clear
    SLICE_X47Y69         FDRE                                         r  refresh_counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.427    14.768    Clk_IBUF_BUFG
    SLICE_X47Y69         FDRE                                         r  refresh_counter_reg[25]/C
                         clock pessimism              0.272    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X47Y69         FDRE (Setup_fdre_C_R)       -0.429    14.576    refresh_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.576    
                         arrival time                         -11.443    
  -------------------------------------------------------------------
                         slack                                  3.132    

Slack (MET) :             3.132ns  (required time - arrival time)
  Source:                 refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.372ns  (logic 2.639ns (41.413%)  route 3.733ns (58.587%))
  Logic Levels:           12  (CARRY4=8 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.550     5.071    Clk_IBUF_BUFG
    SLICE_X47Y63         FDRE                                         r  refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y63         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  refresh_counter_reg[0]/Q
                         net (fo=4, routed)           0.544     6.071    refresh_counter_reg[0]
    SLICE_X46Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.666 r  refresh_counter_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.666    refresh_counter_reg[0]_i_4_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.783 r  LED_activating_counter_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.783    LED_activating_counter_reg[1]_i_4_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.900 r  LED_activating_counter_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.900    LED_activating_counter_reg[1]_i_3_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.017 r  LED_activating_counter_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.017    LED_activating_counter_reg[1]_i_9_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.134 r  LED_activating_counter_reg[1]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.134    LED_activating_counter_reg[1]_i_18_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.251 r  LED_activating_counter_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.251    LED_activating_counter_reg[1]_i_21_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.368 r  LED_activating_counter_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.368    LED_activating_counter_reg[1]_i_19_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.587 f  LED_activating_counter_reg[1]_i_20/O[0]
                         net (fo=1, routed)           0.802     8.388    LED_activating_counter_reg[1]_i_20_n_7
    SLICE_X45Y70         LUT5 (Prop_lut5_I2_O)        0.295     8.683 r  LED_activating_counter[1]_i_12/O
                         net (fo=2, routed)           0.558     9.242    LED_activating_counter[1]_i_12_n_0
    SLICE_X45Y67         LUT6 (Prop_lut6_I0_O)        0.124     9.366 r  refresh_counter[0]_i_8/O
                         net (fo=1, routed)           0.301     9.667    refresh_counter[0]_i_8_n_0
    SLICE_X45Y66         LUT6 (Prop_lut6_I0_O)        0.124     9.791 r  refresh_counter[0]_i_3/O
                         net (fo=1, routed)           0.433    10.224    refresh_counter[0]_i_3_n_0
    SLICE_X45Y66         LUT6 (Prop_lut6_I0_O)        0.124    10.348 r  refresh_counter[0]_i_1/O
                         net (fo=32, routed)          1.096    11.443    clear
    SLICE_X47Y69         FDRE                                         r  refresh_counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.427    14.768    Clk_IBUF_BUFG
    SLICE_X47Y69         FDRE                                         r  refresh_counter_reg[26]/C
                         clock pessimism              0.272    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X47Y69         FDRE (Setup_fdre_C_R)       -0.429    14.576    refresh_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.576    
                         arrival time                         -11.443    
  -------------------------------------------------------------------
                         slack                                  3.132    

Slack (MET) :             3.132ns  (required time - arrival time)
  Source:                 refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.372ns  (logic 2.639ns (41.413%)  route 3.733ns (58.587%))
  Logic Levels:           12  (CARRY4=8 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.550     5.071    Clk_IBUF_BUFG
    SLICE_X47Y63         FDRE                                         r  refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y63         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  refresh_counter_reg[0]/Q
                         net (fo=4, routed)           0.544     6.071    refresh_counter_reg[0]
    SLICE_X46Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.666 r  refresh_counter_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.666    refresh_counter_reg[0]_i_4_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.783 r  LED_activating_counter_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.783    LED_activating_counter_reg[1]_i_4_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.900 r  LED_activating_counter_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.900    LED_activating_counter_reg[1]_i_3_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.017 r  LED_activating_counter_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.017    LED_activating_counter_reg[1]_i_9_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.134 r  LED_activating_counter_reg[1]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.134    LED_activating_counter_reg[1]_i_18_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.251 r  LED_activating_counter_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.251    LED_activating_counter_reg[1]_i_21_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.368 r  LED_activating_counter_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.368    LED_activating_counter_reg[1]_i_19_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.587 f  LED_activating_counter_reg[1]_i_20/O[0]
                         net (fo=1, routed)           0.802     8.388    LED_activating_counter_reg[1]_i_20_n_7
    SLICE_X45Y70         LUT5 (Prop_lut5_I2_O)        0.295     8.683 r  LED_activating_counter[1]_i_12/O
                         net (fo=2, routed)           0.558     9.242    LED_activating_counter[1]_i_12_n_0
    SLICE_X45Y67         LUT6 (Prop_lut6_I0_O)        0.124     9.366 r  refresh_counter[0]_i_8/O
                         net (fo=1, routed)           0.301     9.667    refresh_counter[0]_i_8_n_0
    SLICE_X45Y66         LUT6 (Prop_lut6_I0_O)        0.124     9.791 r  refresh_counter[0]_i_3/O
                         net (fo=1, routed)           0.433    10.224    refresh_counter[0]_i_3_n_0
    SLICE_X45Y66         LUT6 (Prop_lut6_I0_O)        0.124    10.348 r  refresh_counter[0]_i_1/O
                         net (fo=32, routed)          1.096    11.443    clear
    SLICE_X47Y69         FDRE                                         r  refresh_counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.427    14.768    Clk_IBUF_BUFG
    SLICE_X47Y69         FDRE                                         r  refresh_counter_reg[27]/C
                         clock pessimism              0.272    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X47Y69         FDRE (Setup_fdre_C_R)       -0.429    14.576    refresh_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.576    
                         arrival time                         -11.443    
  -------------------------------------------------------------------
                         slack                                  3.132    

Slack (MET) :             3.282ns  (required time - arrival time)
  Source:                 refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.224ns  (logic 2.639ns (42.400%)  route 3.585ns (57.600%))
  Logic Levels:           12  (CARRY4=8 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.550     5.071    Clk_IBUF_BUFG
    SLICE_X47Y63         FDRE                                         r  refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y63         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  refresh_counter_reg[0]/Q
                         net (fo=4, routed)           0.544     6.071    refresh_counter_reg[0]
    SLICE_X46Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.666 r  refresh_counter_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.666    refresh_counter_reg[0]_i_4_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.783 r  LED_activating_counter_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.783    LED_activating_counter_reg[1]_i_4_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.900 r  LED_activating_counter_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.900    LED_activating_counter_reg[1]_i_3_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.017 r  LED_activating_counter_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.017    LED_activating_counter_reg[1]_i_9_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.134 r  LED_activating_counter_reg[1]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.134    LED_activating_counter_reg[1]_i_18_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.251 r  LED_activating_counter_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.251    LED_activating_counter_reg[1]_i_21_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.368 r  LED_activating_counter_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.368    LED_activating_counter_reg[1]_i_19_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.587 f  LED_activating_counter_reg[1]_i_20/O[0]
                         net (fo=1, routed)           0.802     8.388    LED_activating_counter_reg[1]_i_20_n_7
    SLICE_X45Y70         LUT5 (Prop_lut5_I2_O)        0.295     8.683 r  LED_activating_counter[1]_i_12/O
                         net (fo=2, routed)           0.558     9.242    LED_activating_counter[1]_i_12_n_0
    SLICE_X45Y67         LUT6 (Prop_lut6_I0_O)        0.124     9.366 r  refresh_counter[0]_i_8/O
                         net (fo=1, routed)           0.301     9.667    refresh_counter[0]_i_8_n_0
    SLICE_X45Y66         LUT6 (Prop_lut6_I0_O)        0.124     9.791 r  refresh_counter[0]_i_3/O
                         net (fo=1, routed)           0.433    10.224    refresh_counter[0]_i_3_n_0
    SLICE_X45Y66         LUT6 (Prop_lut6_I0_O)        0.124    10.348 r  refresh_counter[0]_i_1/O
                         net (fo=32, routed)          0.947    11.295    clear
    SLICE_X47Y68         FDRE                                         r  refresh_counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.428    14.769    Clk_IBUF_BUFG
    SLICE_X47Y68         FDRE                                         r  refresh_counter_reg[20]/C
                         clock pessimism              0.272    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X47Y68         FDRE (Setup_fdre_C_R)       -0.429    14.577    refresh_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.577    
                         arrival time                         -11.295    
  -------------------------------------------------------------------
                         slack                                  3.282    

Slack (MET) :             3.282ns  (required time - arrival time)
  Source:                 refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.224ns  (logic 2.639ns (42.400%)  route 3.585ns (57.600%))
  Logic Levels:           12  (CARRY4=8 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.550     5.071    Clk_IBUF_BUFG
    SLICE_X47Y63         FDRE                                         r  refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y63         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  refresh_counter_reg[0]/Q
                         net (fo=4, routed)           0.544     6.071    refresh_counter_reg[0]
    SLICE_X46Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.666 r  refresh_counter_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.666    refresh_counter_reg[0]_i_4_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.783 r  LED_activating_counter_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.783    LED_activating_counter_reg[1]_i_4_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.900 r  LED_activating_counter_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.900    LED_activating_counter_reg[1]_i_3_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.017 r  LED_activating_counter_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.017    LED_activating_counter_reg[1]_i_9_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.134 r  LED_activating_counter_reg[1]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.134    LED_activating_counter_reg[1]_i_18_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.251 r  LED_activating_counter_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.251    LED_activating_counter_reg[1]_i_21_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.368 r  LED_activating_counter_reg[1]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.368    LED_activating_counter_reg[1]_i_19_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.587 f  LED_activating_counter_reg[1]_i_20/O[0]
                         net (fo=1, routed)           0.802     8.388    LED_activating_counter_reg[1]_i_20_n_7
    SLICE_X45Y70         LUT5 (Prop_lut5_I2_O)        0.295     8.683 r  LED_activating_counter[1]_i_12/O
                         net (fo=2, routed)           0.558     9.242    LED_activating_counter[1]_i_12_n_0
    SLICE_X45Y67         LUT6 (Prop_lut6_I0_O)        0.124     9.366 r  refresh_counter[0]_i_8/O
                         net (fo=1, routed)           0.301     9.667    refresh_counter[0]_i_8_n_0
    SLICE_X45Y66         LUT6 (Prop_lut6_I0_O)        0.124     9.791 r  refresh_counter[0]_i_3/O
                         net (fo=1, routed)           0.433    10.224    refresh_counter[0]_i_3_n_0
    SLICE_X45Y66         LUT6 (Prop_lut6_I0_O)        0.124    10.348 r  refresh_counter[0]_i_1/O
                         net (fo=32, routed)          0.947    11.295    clear
    SLICE_X47Y68         FDRE                                         r  refresh_counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.428    14.769    Clk_IBUF_BUFG
    SLICE_X47Y68         FDRE                                         r  refresh_counter_reg[21]/C
                         clock pessimism              0.272    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X47Y68         FDRE (Setup_fdre_C_R)       -0.429    14.577    refresh_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.577    
                         arrival time                         -11.295    
  -------------------------------------------------------------------
                         slack                                  3.282    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.284%)  route 0.123ns (39.716%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.552     1.435    Clk_IBUF_BUFG
    SLICE_X35Y69         FDRE                                         r  FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  FSM_sequential_state_reg[2]/Q
                         net (fo=7, routed)           0.123     1.699    state[2]
    SLICE_X34Y69         LUT5 (Prop_lut5_I2_O)        0.045     1.744 r  FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.744    FSM_sequential_state[0]_i_1_n_0
    SLICE_X34Y69         FDRE                                         r  FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.818     1.946    Clk_IBUF_BUFG
    SLICE_X34Y69         FDRE                                         r  FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.498     1.448    
    SLICE_X34Y69         FDRE (Hold_fdre_C_D)         0.120     1.568    FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.911%)  route 0.129ns (38.089%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.552     1.435    Clk_IBUF_BUFG
    SLICE_X34Y69         FDRE                                         r  FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y69         FDRE (Prop_fdre_C_Q)         0.164     1.599 r  FSM_sequential_state_reg[0]/Q
                         net (fo=10, routed)          0.129     1.728    state[0]
    SLICE_X35Y69         LUT5 (Prop_lut5_I3_O)        0.045     1.773 r  FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.773    FSM_sequential_state[2]_i_1_n_0
    SLICE_X35Y69         FDRE                                         r  FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.818     1.946    Clk_IBUF_BUFG
    SLICE_X35Y69         FDRE                                         r  FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.498     1.448    
    SLICE_X35Y69         FDRE (Hold_fdre_C_D)         0.091     1.539    FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.992%)  route 0.194ns (51.008%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.552     1.435    Clk_IBUF_BUFG
    SLICE_X35Y69         FDRE                                         r  FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  FSM_sequential_state_reg[2]/Q
                         net (fo=7, routed)           0.194     1.770    state[2]
    SLICE_X34Y68         LUT5 (Prop_lut5_I2_O)        0.045     1.815 r  FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.815    FSM_sequential_state[1]_i_1_n_0
    SLICE_X34Y68         FDRE                                         r  FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.819     1.947    Clk_IBUF_BUFG
    SLICE_X34Y68         FDRE                                         r  FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.497     1.450    
    SLICE_X34Y68         FDRE (Hold_fdre_C_D)         0.120     1.570    FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 refresh_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.558     1.441    Clk_IBUF_BUFG
    SLICE_X47Y65         FDRE                                         r  refresh_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y65         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  refresh_counter_reg[11]/Q
                         net (fo=2, routed)           0.119     1.701    refresh_counter_reg[11]
    SLICE_X47Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.809    refresh_counter_reg[8]_i_1_n_4
    SLICE_X47Y65         FDRE                                         r  refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.826     1.953    Clk_IBUF_BUFG
    SLICE_X47Y65         FDRE                                         r  refresh_counter_reg[11]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X47Y65         FDRE (Hold_fdre_C_D)         0.105     1.546    refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 refresh_counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.553     1.436    Clk_IBUF_BUFG
    SLICE_X47Y70         FDRE                                         r  refresh_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y70         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  refresh_counter_reg[31]/Q
                         net (fo=2, routed)           0.119     1.696    refresh_counter_reg[31]
    SLICE_X47Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.804 r  refresh_counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.804    refresh_counter_reg[28]_i_1_n_4
    SLICE_X47Y70         FDRE                                         r  refresh_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.821     1.948    Clk_IBUF_BUFG
    SLICE_X47Y70         FDRE                                         r  refresh_counter_reg[31]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X47Y70         FDRE (Hold_fdre_C_D)         0.105     1.541    refresh_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 refresh_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.555     1.438    Clk_IBUF_BUFG
    SLICE_X47Y68         FDRE                                         r  refresh_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y68         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  refresh_counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.698    refresh_counter_reg[23]
    SLICE_X47Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.806 r  refresh_counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.806    refresh_counter_reg[20]_i_1_n_4
    SLICE_X47Y68         FDRE                                         r  refresh_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.822     1.950    Clk_IBUF_BUFG
    SLICE_X47Y68         FDRE                                         r  refresh_counter_reg[23]/C
                         clock pessimism             -0.512     1.438    
    SLICE_X47Y68         FDRE (Hold_fdre_C_D)         0.105     1.543    refresh_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.556     1.439    Clk_IBUF_BUFG
    SLICE_X47Y67         FDRE                                         r  refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y67         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  refresh_counter_reg[19]/Q
                         net (fo=2, routed)           0.119     1.699    refresh_counter_reg[19]
    SLICE_X47Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.807 r  refresh_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.807    refresh_counter_reg[16]_i_1_n_4
    SLICE_X47Y67         FDRE                                         r  refresh_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.823     1.951    Clk_IBUF_BUFG
    SLICE_X47Y67         FDRE                                         r  refresh_counter_reg[19]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X47Y67         FDRE (Hold_fdre_C_D)         0.105     1.544    refresh_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 refresh_counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.554     1.437    Clk_IBUF_BUFG
    SLICE_X47Y69         FDRE                                         r  refresh_counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y69         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  refresh_counter_reg[27]/Q
                         net (fo=2, routed)           0.119     1.697    refresh_counter_reg[27]
    SLICE_X47Y69         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.805 r  refresh_counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.805    refresh_counter_reg[24]_i_1_n_4
    SLICE_X47Y69         FDRE                                         r  refresh_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.822     1.949    Clk_IBUF_BUFG
    SLICE_X47Y69         FDRE                                         r  refresh_counter_reg[27]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X47Y69         FDRE (Hold_fdre_C_D)         0.105     1.542    refresh_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 refresh_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.558     1.441    Clk_IBUF_BUFG
    SLICE_X47Y63         FDRE                                         r  refresh_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y63         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  refresh_counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.701    refresh_counter_reg[3]
    SLICE_X47Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  refresh_counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.809    refresh_counter_reg[0]_i_2_n_4
    SLICE_X47Y63         FDRE                                         r  refresh_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.826     1.954    Clk_IBUF_BUFG
    SLICE_X47Y63         FDRE                                         r  refresh_counter_reg[3]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X47Y63         FDRE (Hold_fdre_C_D)         0.105     1.546    refresh_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 refresh_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.558     1.441    Clk_IBUF_BUFG
    SLICE_X47Y64         FDRE                                         r  refresh_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y64         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  refresh_counter_reg[7]/Q
                         net (fo=2, routed)           0.119     1.701    refresh_counter_reg[7]
    SLICE_X47Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  refresh_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.809    refresh_counter_reg[4]_i_1_n_4
    SLICE_X47Y64         FDRE                                         r  refresh_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.826     1.954    Clk_IBUF_BUFG
    SLICE_X47Y64         FDRE                                         r  refresh_counter_reg[7]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X47Y64         FDRE (Hold_fdre_C_D)         0.105     1.546    refresh_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y69   FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y68   FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y69   FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y68   alert_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y65   refresh_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y65   refresh_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y66   refresh_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y66   refresh_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y66   refresh_counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y68   FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y68   alert_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y65   refresh_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y65   refresh_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y66   refresh_counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y66   refresh_counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y66   refresh_counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y66   refresh_counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y67   refresh_counter_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y67   refresh_counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y68   LED_activating_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y68   LED_activating_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y68   refresh_counter_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y68   refresh_counter_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y68   refresh_counter_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y68   refresh_counter_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y68   refresh_counter_reg[22]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y68   refresh_counter_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y68   refresh_counter_reg[23]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y68   refresh_counter_reg[23]/C



