# MIPS-CPU
A MIPS 5 level pipeline CPU written by Verilog
