`timescale 1ns / 1ps
`include "consts.vh"


module ex_mem(

         input wire          clk,
         input wire          rst,
         input wire[5:0]              stall,

         //æ¥è‡ªæ‰§è¡Œé˜¶æ®µçš„ä¿¡æ?
         input wire[`RegAddrBus]       ex_wreg_addr,
         input wire                    ex_wreg_enable,
         input wire[`RegDataBus]       ex_wdata,

         input wire[`AluOpBus]        ex_aluop,
         input wire[`DataAddrBus]     ex_mem_addr, 
         input wire[`DataBus]         ex_reg2,
         
         //é€åˆ°è®¿å­˜é˜¶æ®µçš„ä¿¡æ?
         output reg[`RegAddrBus]      mem_wreg_addr,
         output reg                   mem_wreg_enable,
         output reg[`RegDataBus]      mem_wdata,

         output reg[`AluOpBus]        mem_aluop,
         output reg[`DataAddrBus]     mem_mem_addr, 
         output reg[`DataBus]         mem_reg2
       );


always @ (posedge clk)
  begin
    if(rst == `RstEnable)
      begin
        mem_wreg_addr <= `NOPRegAddr;
        mem_wreg_enable <= `WriteDisable;
        mem_wdata <= `ZeroWord;
      end
    else if(stall[3] == `Stop && stall[4] == `NoStop)
      begin
        mem_wreg_addr <= `NOPRegAddr;
        mem_wreg_enable <= `WriteDisable;
        mem_wdata <= `ZeroWord;
      end
    else if(stall[3]==`NoStop)
      begin
        mem_wreg_addr <= ex_wreg_addr;
        mem_wreg_enable <= ex_wreg_enable;
        mem_wdata <= ex_wdata;
        mem_aluop <= ex_aluop;
        mem_mem_addr <= ex_mem_addr;
        mem_reg2 <= ex_reg2;
      end    //if
  end      //always


endmodule
