Info: Generated by version: 23.4 build 66
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_jtag_uart_0.ip --block-symbol-file --output-directory=/tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_jtag_uart_0 --family="Agilex 7" --part=AGFB014R24B2E2V
Info: qsys_top_jtag_uart_0.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_jtag_uart_0.ip --synthesis=VERILOG --output-directory=/tmp/arc_1559748900/_0/regtest/exampledesigns/quartus_installer_designs/niosv_m/niosv_pio/hw/ip/qsys_top/qsys_top_jtag_uart_0 --family="Agilex 7" --part=AGFB014R24B2E2V
Info: qsys_top_jtag_uart_0.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys_top_jtag_uart_0: "Transforming system: qsys_top_jtag_uart_0"
Info: qsys_top_jtag_uart_0: "Naming system components in system: qsys_top_jtag_uart_0"
Info: qsys_top_jtag_uart_0: "Processing generation queue"
Info: qsys_top_jtag_uart_0: "Generating: qsys_top_jtag_uart_0"
Info: qsys_top_jtag_uart_0: "Generating: qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy"
Info: jtag_uart_0: Starting RTL generation for module 'qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy'
Info: jtag_uart_0:   Generation command is [exec /nfs/site/disks/swbld_releases_6/acds/23.4/66/linux64/quartus/linux64//perl/bin/perl -I /nfs/site/disks/swbld_releases_6/acds/23.4/66/linux64/quartus/linux64//perl/lib -I /nfs/site/disks/swbld_releases_6/acds/23.4/66/linux64/quartus/sopc_builder/bin/europa -I /nfs/site/disks/swbld_releases_6/acds/23.4/66/linux64/quartus/sopc_builder/bin/perl_lib -I /nfs/site/disks/swbld_releases_6/acds/23.4/66/linux64/quartus/sopc_builder/bin -I /nfs/site/disks/swbld_releases_6/acds/23.4/66/linux64/quartus/../ip/altera/sopc_builder_ip/common -I /nfs/site/disks/swbld_releases_6/acds/23.4/66/linux64/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /nfs/site/disks/swbld_releases_6/acds/23.4/66/linux64/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy --dir=/tmp/arc_1559748900/alt9667_2174592460263252452.dir/0001_jtag_uart_0_gen/ --quartus_dir=/nfs/site/disks/swbld_releases_6/acds/23.4/66/linux64/quartus --verilog --config=/tmp/arc_1559748900/alt9667_2174592460263252452.dir/0001_jtag_uart_0_gen//qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'qsys_top_jtag_uart_0_altera_avalon_jtag_uart_1924_2abh6yy'
Info: qsys_top_jtag_uart_0: Done "qsys_top_jtag_uart_0" with 2 modules, 2 files
Info: Finished: Create HDL design files for synthesis
