<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link rel="stylesheet" type="text/css" href="insn.css"/><meta name="generator" content="iform.xsl"/><title>LUTI6 (table, four registers, 8-bit) -- A64</title></head><body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">LUTI6 (table, four registers, 8-bit)</h2><p>Lookup table read with 6-bit indices (8-bit)</p>
      <p class="aml">This instruction copies indexed 8-bit elements from ZT0 to four destination
vectors using packed 6-bit indices in the three source vectors.
This instruction is unpredicated.</p>
    
    <p class="desc">
      It has encodings from 2 classes:
      <a href="#iclass_consecutive">Consecutive</a>
       and 
      <a href="#iclass_strided">Strided</a>
    </p>
    <h3 class="classheading"><a id="iclass_consecutive"/>Consecutive<span style="font-size:smaller;"><br/>(FEAT_SME2p3)
          </span></h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">1</td><td class="l">1</td><td class="r">0</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="l">0</td><td class="r">1</td><td class="lr">0</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="l">0</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="l">0</td><td class="r">0</td><td class="l">0</td><td class="r">0</td><td colspan="3" class="lr">Zn</td><td class="lr">0</td><td class="lr">0</td><td colspan="3" class="lr">Zd</td><td class="l">0</td><td class="r">0</td></tr><tr class="secondrow"><td/><td colspan="2"/><td colspan="4"/><td colspan="2"/><td/><td colspan="3"/><td colspan="5"/><td colspan="2" class="droppedname">size</td><td colspan="2" class="droppedname">opc</td><td colspan="3"/><td/><td/><td colspan="3"/><td colspan="2"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="luti6_mz4_ztmz3_1"/><p class="asm-code">LUTI6  { <a href="#Zd1__2" title="For the &quot;Consecutive&quot; variant: is the name of the first scalable vector register of the destination multi-vector group, encoded as &quot;Zd&quot; times 4.">&lt;Zd1&gt;</a>.B-<a href="#Zd4" title="For the &quot;Consecutive&quot; variant: is the name of the fourth scalable vector register of the destination multi-vector group, encoded as &quot;Zd&quot; times 4 plus 3.">&lt;Zd4&gt;</a>.B }, ZT0, { <a href="#Zn1__9" title="Is the name of the first scalable vector register of the source multi-vector group Z0-Z7, encoded in the &quot;Zn&quot; field.">&lt;Zn1&gt;</a>-<a href="#Zn3" title="Is the name of the third scalable vector register of the source multi-vector group Z2-Z9, encoded as &quot;Zn&quot; plus 2.">&lt;Zn3&gt;</a> }</p></div><h4>Decode for this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_SME2p3) then EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>); end;
let esize : integer{} = 8;
let isize : integer{} = 6;
let n : integer = UInt('00'::Zn);
let dstride : integer = 1;
let d : integer = UInt(Zd::'00');</p>
    <h3 class="classheading"><a id="iclass_strided"/>Strided<span style="font-size:smaller;"><br/>(FEAT_SME2p3)
          </span></h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">1</td><td class="l">1</td><td class="r">0</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="l">0</td><td class="r">0</td><td class="l">0</td><td class="r">0</td><td class="l">0</td><td class="r">0</td><td colspan="3" class="lr">Zn</td><td class="lr">0</td><td class="lr">0</td><td class="lr">D</td><td class="l">0</td><td class="r">0</td><td colspan="2" class="lr">Zd</td></tr><tr class="secondrow"><td/><td colspan="2"/><td colspan="4"/><td colspan="6"/><td colspan="3"/><td colspan="2"/><td colspan="2" class="droppedname">size</td><td colspan="2" class="droppedname">opc</td><td colspan="3"/><td/><td/><td/><td colspan="2"/><td colspan="2"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="luti6_mz4_ztmz3_4"/><p class="asm-code">LUTI6  { <a href="#Zd1__4" title="For the &quot;Strided&quot; variant: is the name of the first scalable vector register Z0-Z3 or Z16-Z19 of the destination multi-vector group, encoded as &quot;D:'00':Zd&quot;.">&lt;Zd1&gt;</a>.B, <a href="#Zd2__3" title="Is the name of the second scalable vector register Z4-Z7 or Z20-Z23 of the destination multi-vector group, encoded as &quot;D:'01':Zd&quot;.">&lt;Zd2&gt;</a>.B, <a href="#Zd3" title="Is the name of the third scalable vector register Z8-Z11 or Z24-Z27 of the destination multi-vector group, encoded as &quot;D:'10':Zd&quot;.">&lt;Zd3&gt;</a>.B, <a href="#Zd4__2" title="For the &quot;Strided&quot; variant: is the name of the fourth scalable vector register Z12-Z15 or Z28-Z31 of the destination multi-vector group, encoded as &quot;D:'11':Zd&quot;.">&lt;Zd4&gt;</a>.B }, ZT0, { <a href="#Zn1__9" title="Is the name of the first scalable vector register of the source multi-vector group Z0-Z7, encoded in the &quot;Zn&quot; field.">&lt;Zn1&gt;</a>-<a href="#Zn3" title="Is the name of the third scalable vector register of the source multi-vector group Z2-Z9, encoded as &quot;Zn&quot; plus 2.">&lt;Zn3&gt;</a> }</p></div><h4>Decode for this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_SME2p3) then EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>); end;
let esize : integer{} = 8;
let isize : integer{} = 6;
let n : integer = UInt('00'::Zn);
let dstride : integer = 4;
let d : integer = UInt(D::'00'::Zd);</p>
  <div class="encoding-notes"/><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Zd1&gt;</td><td><a id="Zd1__2"/>
        
          <p class="aml">For the "Consecutive" variant: is the name of the first scalable vector register of the destination multi-vector group, encoded as "Zd" times 4.</p>
        
      </td></tr><tr><td/><td><a id="Zd1__4"/>
        
          <p class="aml">For the "Strided" variant: is the name of the first scalable vector register Z0-Z3 or Z16-Z19 of the destination multi-vector group, encoded as "D:'00':Zd".</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Zd4&gt;</td><td><a id="Zd4"/>
        
          <p class="aml">For the "Consecutive" variant: is the name of the fourth scalable vector register of the destination multi-vector group, encoded as "Zd" times 4 plus 3.</p>
        
      </td></tr><tr><td/><td><a id="Zd4__2"/>
        
          <p class="aml">For the "Strided" variant: is the name of the fourth scalable vector register Z12-Z15 or Z28-Z31 of the destination multi-vector group, encoded as "D:'11':Zd".</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Zn1&gt;</td><td><a id="Zn1__9"/>
        
          <p class="aml">Is the name of the first scalable vector register of the source multi-vector group Z0-Z7, encoded in the "Zn" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Zn3&gt;</td><td><a id="Zn3"/>
        
          <p class="aml">Is the name of the third scalable vector register of the source multi-vector group Z2-Z9, encoded as "Zn" plus 2.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Zd2&gt;</td><td><a id="Zd2__3"/>
        
          <p class="aml">Is the name of the second scalable vector register Z4-Z7 or Z20-Z23 of the destination multi-vector group, encoded as "D:'01':Zd".</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Zd3&gt;</td><td><a id="Zd3"/>
        
          <p class="aml">Is the name of the third scalable vector register Z8-Z11 or Z24-Z27 of the destination multi-vector group, encoded as "D:'10':Zd".</p>
        
      </td></tr></table></div><div class="syntax-notes"/>
    <div class="ps"><a id=""/><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode">CheckStreamingSVEEnabled();
CheckSMEZT0Enabled();
let VL : integer{} = CurrentVL();
let elements : integer = VL DIV esize;
let indexes : bits(3*VL) = <a href="shared_pseudocode.html#accessor_Z_2" title="">Z</a>{VL}(n+2) :: <a href="shared_pseudocode.html#accessor_Z_2" title="">Z</a>{VL}(n+1) :: <a href="shared_pseudocode.html#accessor_Z_2" title="">Z</a>{VL}(n+0);
var dst : integer = d;
let table : bits(512) = ZT0{}();

for r = 0 to 3 do
    let base : integer = r * elements;
    var result : bits(VL);
    for e = 0 to elements-1 do
        let index : integer = UInt(indexes[(base+e)*:isize]);
        result[e*:esize] = table[index*:esize];
    end;
    <a href="shared_pseudocode.html#accessor_Z_2" title="">Z</a>{VL}(dst) = result;
    dst = dst + dstride;
end;</p>
    </div>
  <h3>Operational information</h3>
    
      
        <p class="aml">This instruction is a data-independent-time instruction as described in <a class="armarm-xref" title="Reference to Armv8 ARM section" data-linkend="ARMARM_BEICCDDAB3">About PSTATE.DIT</a>.</p>
      
    
  <hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      2025-09_rel_asl1

      2025-10-24 12:15:02
    </p><p class="copyconf">
      Copyright Â© 2010-2025 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
