# //  ModelSim SE-64 10.2c Jul 18 2013 Linux 3.2.0-4-amd64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
vsim lib_BENCH.decoderbench
# vsim lib_BENCH.decoderbench 
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: decoder_bench.vhd(155): (vopt-1272) Length of selRegIn is 2; length of component port is 3.
# Optimization failed
# Error loading design
vsim lib_BENCH.decoderbench
# vsim lib_BENCH.decoderbench 
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.decoderbench(arch)#1
# Loading lib_vhdl.decoder(arch)#1
run
# ** Failure: Simulation terminee
#    Time: 310 ns  Iteration: 0  Process: /decoderbench/simulation File: decoder_bench.vhd
# Break in Process simulation at decoder_bench.vhd line 225
restart
add wave -position insertpoint sim:/decoderbench/*
# ** Warning: (vsim-WLF-5022) WLF summary optimizations disabled.  This will adversely affect wave draw performance.
run
# ** Failure: Simulation terminee
#    Time: 310 ns  Iteration: 0  Process: /decoderbench/simulation File: decoder_bench.vhd
# Break in Process simulation at decoder_bench.vhd line 225
run
# ** Failure: Simulation terminee
#    Time: 610 ns  Iteration: 0  Process: /decoderbench/simulation File: decoder_bench.vhd
# Break in Process simulation at decoder_bench.vhd line 225
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.decoderbench(arch)#1
# Loading lib_vhdl.decoder(arch)#1
# ** Warning: (vsim-WLF-5022) WLF summary optimizations disabled.  This will adversely affect wave draw performance.
run
# ** Failure: Simulation terminee
#    Time: 330 ns  Iteration: 0  Process: /decoderbench/simulation File: decoder_bench.vhd
# Break in Process simulation at decoder_bench.vhd line 229
# Causality operation skipped due to absence of debug database file
restart
# ** Warning: (vsim-WLF-5022) WLF summary optimizations disabled.  This will adversely affect wave draw performance.
run
# ** Failure: Simulation terminee
#    Time: 330 ns  Iteration: 0  Process: /decoderbench/simulation File: decoder_bench.vhd
# Break in Process simulation at decoder_bench.vhd line 229
restart
# ** Warning: (vsim-WLF-5022) WLF summary optimizations disabled.  This will adversely affect wave draw performance.
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.decoderbench(arch)#1
# Loading lib_vhdl.decoder(arch)#1
# ** Warning: (vsim-WLF-5022) WLF summary optimizations disabled.  This will adversely affect wave draw performance.
run
# ** Failure: Simulation terminee
#    Time: 330 ns  Iteration: 0  Process: /decoderbench/simulation File: decoder_bench.vhd
# Break in Process simulation at decoder_bench.vhd line 232
