report number csl tr 89 387 institution stanford university computer systems laboratory title specification and automatic verification of self timed queues author dill david l author nowick steven m author sproull robert f date august 1989 abstract speed independent circuit design is of increasing interest because of global timing problems in vlsi unfortunately speed independent design is very subtle we propose the use of state machine verification tools to ameliorate this problem this paper illustrates issues in the modelling specification and verification of speed independent circuits through consideration of self timed queues user level specifications are given as petri nets which are translated into trace structures for automatic processing three different implementations of queues are considered a chain of queue cells two parallel chains and circular buffer example using a separate ram ftp reports stanford edu pub cstr reports csl tr 89 387 csl tr 89 387 pdf
