[["in_0<0>", ["in_0<0>"], ["adder_4bit_0.ha_0", "half_adder", "a"]], ["in_0<1>", ["in_0<1>"], ["adder_4bit_0.fa_1", "full_adder", "a"]], ["in_0<2>", ["in_0<2>"], ["adder_4bit_0.fa_2", "full_adder", "a"]], ["in_0<3>", ["in_0<3>"], ["adder_4bit_0.fa_3", "full_adder", "a"], ["adder_4bit_0.fa_4", "adder_sign_extension", "a"]], ["in_10<0>", ["in_10<0>"], ["adder_4bit_5.ha_0", "half_adder", "a"]], ["in_10<1>", ["in_10<1>"], ["adder_4bit_5.fa_1", "full_adder", "a"]], ["in_10<2>", ["in_10<2>"], ["adder_4bit_5.fa_2", "full_adder", "a"]], ["in_10<3>", ["in_10<3>"], ["adder_4bit_5.fa_3", "full_adder", "a"], ["adder_4bit_5.fa_4", "adder_sign_extension", "a"]], ["in_11<0>", ["in_11<0>"], ["adder_4bit_5.ha_0", "half_adder", "b"]], ["in_11<1>", ["in_11<1>"], ["adder_4bit_5.fa_1", "full_adder", "b"]], ["in_11<2>", ["in_11<2>"], ["adder_4bit_5.fa_2", "full_adder", "b"]], ["in_11<3>", ["in_11<3>"], ["adder_4bit_5.fa_3", "full_adder", "b"], ["adder_4bit_5.fa_4", "adder_sign_extension", "b"]], ["in_12<0>", ["in_12<0>"], ["adder_4bit_6.ha_0", "half_adder", "a"]], ["in_12<1>", ["in_12<1>"], ["adder_4bit_6.fa_1", "full_adder", "a"]], ["in_12<2>", ["in_12<2>"], ["adder_4bit_6.fa_2", "full_adder", "a"]], ["in_12<3>", ["in_12<3>"], ["adder_4bit_6.fa_3", "full_adder", "a"], ["adder_4bit_6.fa_4", "adder_sign_extension", "a"]], ["in_13<0>", ["in_13<0>"], ["adder_4bit_6.ha_0", "half_adder", "b"]], ["in_13<1>", ["in_13<1>"], ["adder_4bit_6.fa_1", "full_adder", "b"]], ["in_13<2>", ["in_13<2>"], ["adder_4bit_6.fa_2", "full_adder", "b"]], ["in_13<3>", ["in_13<3>"], ["adder_4bit_6.fa_3", "full_adder", "b"], ["adder_4bit_6.fa_4", "adder_sign_extension", "b"]], ["in_14<0>", ["in_14<0>"], ["adder_4bit_7.ha_0", "half_adder", "a"]], ["in_14<1>", ["in_14<1>"], ["adder_4bit_7.fa_1", "full_adder", "a"]], ["in_14<2>", ["in_14<2>"], ["adder_4bit_7.fa_2", "full_adder", "a"]], ["in_14<3>", ["in_14<3>"], ["adder_4bit_7.fa_3", "full_adder", "a"], ["adder_4bit_7.fa_4", "adder_sign_extension", "a"]], ["in_15<0>", ["in_15<0>"], ["adder_4bit_7.ha_0", "half_adder", "b"]], ["in_15<1>", ["in_15<1>"], ["adder_4bit_7.fa_1", "full_adder", "b"]], ["in_15<2>", ["in_15<2>"], ["adder_4bit_7.fa_2", "full_adder", "b"]], ["in_15<3>", ["in_15<3>"], ["adder_4bit_7.fa_3", "full_adder", "b"], ["adder_4bit_7.fa_4", "adder_sign_extension", "b"]], ["in_16<0>", ["in_16<0>"], ["adder_4bit_8.ha_0", "half_adder", "a"]], ["in_16<1>", ["in_16<1>"], ["adder_4bit_8.fa_1", "full_adder", "a"]], ["in_16<2>", ["in_16<2>"], ["adder_4bit_8.fa_2", "full_adder", "a"]], ["in_16<3>", ["in_16<3>"], ["adder_4bit_8.fa_3", "full_adder", "a"], ["adder_4bit_8.fa_4", "adder_sign_extension", "a"]], ["in_17<0>", ["in_17<0>"], ["adder_4bit_8.ha_0", "half_adder", "b"]], ["in_17<1>", ["in_17<1>"], ["adder_4bit_8.fa_1", "full_adder", "b"]], ["in_17<2>", ["in_17<2>"], ["adder_4bit_8.fa_2", "full_adder", "b"]], ["in_17<3>", ["in_17<3>"], ["adder_4bit_8.fa_3", "full_adder", "b"], ["adder_4bit_8.fa_4", "adder_sign_extension", "b"]], ["in_18<0>", ["in_18<0>"], ["adder_4bit_9.ha_0", "half_adder", "a"]], ["in_18<1>", ["in_18<1>"], ["adder_4bit_9.fa_1", "full_adder", "a"]], ["in_18<2>", ["in_18<2>"], ["adder_4bit_9.fa_2", "full_adder", "a"]], ["in_18<3>", ["in_18<3>"], ["adder_4bit_9.fa_3", "full_adder", "a"], ["adder_4bit_9.fa_4", "adder_sign_extension", "a"]], ["in_19<0>", ["in_19<0>"], ["adder_4bit_9.ha_0", "half_adder", "b"]], ["in_19<1>", ["in_19<1>"], ["adder_4bit_9.fa_1", "full_adder", "b"]], ["in_19<2>", ["in_19<2>"], ["adder_4bit_9.fa_2", "full_adder", "b"]], ["in_19<3>", ["in_19<3>"], ["adder_4bit_9.fa_3", "full_adder", "b"], ["adder_4bit_9.fa_4", "adder_sign_extension", "b"]], ["in_1<0>", ["in_1<0>"], ["adder_4bit_0.ha_0", "half_adder", "b"]], ["in_1<1>", ["in_1<1>"], ["adder_4bit_0.fa_1", "full_adder", "b"]], ["in_1<2>", ["in_1<2>"], ["adder_4bit_0.fa_2", "full_adder", "b"]], ["in_1<3>", ["in_1<3>"], ["adder_4bit_0.fa_3", "full_adder", "b"], ["adder_4bit_0.fa_4", "adder_sign_extension", "b"]], ["in_20<0>", ["in_20<0>"], ["adder_4bit_10.ha_0", "half_adder", "a"]], ["in_20<1>", ["in_20<1>"], ["adder_4bit_10.fa_1", "full_adder", "a"]], ["in_20<2>", ["in_20<2>"], ["adder_4bit_10.fa_2", "full_adder", "a"]], ["in_20<3>", ["in_20<3>"], ["adder_4bit_10.fa_3", "full_adder", "a"], ["adder_4bit_10.fa_4", "adder_sign_extension", "a"]], ["in_21<0>", ["in_21<0>"], ["adder_4bit_10.ha_0", "half_adder", "b"]], ["in_21<1>", ["in_21<1>"], ["adder_4bit_10.fa_1", "full_adder", "b"]], ["in_21<2>", ["in_21<2>"], ["adder_4bit_10.fa_2", "full_adder", "b"]], ["in_21<3>", ["in_21<3>"], ["adder_4bit_10.fa_3", "full_adder", "b"], ["adder_4bit_10.fa_4", "adder_sign_extension", "b"]], ["in_22<0>", ["in_22<0>"], ["adder_4bit_11.ha_0", "half_adder", "a"]], ["in_22<1>", ["in_22<1>"], ["adder_4bit_11.fa_1", "full_adder", "a"]], ["in_22<2>", ["in_22<2>"], ["adder_4bit_11.fa_2", "full_adder", "a"]], ["in_22<3>", ["in_22<3>"], ["adder_4bit_11.fa_3", "full_adder", "a"], ["adder_4bit_11.fa_4", "adder_sign_extension", "a"]], ["in_23<0>", ["in_23<0>"], ["adder_4bit_11.ha_0", "half_adder", "b"]], ["in_23<1>", ["in_23<1>"], ["adder_4bit_11.fa_1", "full_adder", "b"]], ["in_23<2>", ["in_23<2>"], ["adder_4bit_11.fa_2", "full_adder", "b"]], ["in_23<3>", ["in_23<3>"], ["adder_4bit_11.fa_3", "full_adder", "b"], ["adder_4bit_11.fa_4", "adder_sign_extension", "b"]], ["in_24<0>", ["in_24<0>"], ["adder_4bit_12.ha_0", "half_adder", "a"]], ["in_24<1>", ["in_24<1>"], ["adder_4bit_12.fa_1", "full_adder", "a"]], ["in_24<2>", ["in_24<2>"], ["adder_4bit_12.fa_2", "full_adder", "a"]], ["in_24<3>", ["in_24<3>"], ["adder_4bit_12.fa_3", "full_adder", "a"], ["adder_4bit_12.fa_4", "adder_sign_extension", "a"]], ["in_25<0>", ["in_25<0>"], ["adder_4bit_12.ha_0", "half_adder", "b"]], ["in_25<1>", ["in_25<1>"], ["adder_4bit_12.fa_1", "full_adder", "b"]], ["in_25<2>", ["in_25<2>"], ["adder_4bit_12.fa_2", "full_adder", "b"]], ["in_25<3>", ["in_25<3>"], ["adder_4bit_12.fa_3", "full_adder", "b"], ["adder_4bit_12.fa_4", "adder_sign_extension", "b"]], ["in_26<0>", ["in_26<0>"], ["adder_4bit_13.ha_0", "half_adder", "a"]], ["in_26<1>", ["in_26<1>"], ["adder_4bit_13.fa_1", "full_adder", "a"]], ["in_26<2>", ["in_26<2>"], ["adder_4bit_13.fa_2", "full_adder", "a"]], ["in_26<3>", ["in_26<3>"], ["adder_4bit_13.fa_3", "full_adder", "a"], ["adder_4bit_13.fa_4", "adder_sign_extension", "a"]], ["in_27<0>", ["in_27<0>"], ["adder_4bit_13.ha_0", "half_adder", "b"]], ["in_27<1>", ["in_27<1>"], ["adder_4bit_13.fa_1", "full_adder", "b"]], ["in_27<2>", ["in_27<2>"], ["adder_4bit_13.fa_2", "full_adder", "b"]], ["in_27<3>", ["in_27<3>"], ["adder_4bit_13.fa_3", "full_adder", "b"], ["adder_4bit_13.fa_4", "adder_sign_extension", "b"]], ["in_28<0>", ["in_28<0>"], ["adder_4bit_14.ha_0", "half_adder", "a"]], ["in_28<1>", ["in_28<1>"], ["adder_4bit_14.fa_1", "full_adder", "a"]], ["in_28<2>", ["in_28<2>"], ["adder_4bit_14.fa_2", "full_adder", "a"]], ["in_28<3>", ["in_28<3>"], ["adder_4bit_14.fa_3", "full_adder", "a"], ["adder_4bit_14.fa_4", "adder_sign_extension", "a"]], ["in_29<0>", ["in_29<0>"], ["adder_4bit_14.ha_0", "half_adder", "b"]], ["in_29<1>", ["in_29<1>"], ["adder_4bit_14.fa_1", "full_adder", "b"]], ["in_29<2>", ["in_29<2>"], ["adder_4bit_14.fa_2", "full_adder", "b"]], ["in_29<3>", ["in_29<3>"], ["adder_4bit_14.fa_3", "full_adder", "b"], ["adder_4bit_14.fa_4", "adder_sign_extension", "b"]], ["in_2<0>", ["in_2<0>"], ["adder_4bit_1.ha_0", "half_adder", "a"]], ["in_2<1>", ["in_2<1>"], ["adder_4bit_1.fa_1", "full_adder", "a"]], ["in_2<2>", ["in_2<2>"], ["adder_4bit_1.fa_2", "full_adder", "a"]], ["in_2<3>", ["in_2<3>"], ["adder_4bit_1.fa_3", "full_adder", "a"], ["adder_4bit_1.fa_4", "adder_sign_extension", "a"]], ["in_30<0>", ["in_30<0>"], ["adder_4bit_15.ha_0", "half_adder", "a"]], ["in_30<1>", ["in_30<1>"], ["adder_4bit_15.fa_1", "full_adder", "a"]], ["in_30<2>", ["in_30<2>"], ["adder_4bit_15.fa_2", "full_adder", "a"]], ["in_30<3>", ["in_30<3>"], ["adder_4bit_15.fa_3", "full_adder", "a"], ["adder_4bit_15.fa_4", "adder_sign_extension", "a"]], ["in_31<0>", ["in_31<0>"], ["adder_4bit_15.ha_0", "half_adder", "b"]], ["in_31<1>", ["in_31<1>"], ["adder_4bit_15.fa_1", "full_adder", "b"]], ["in_31<2>", ["in_31<2>"], ["adder_4bit_15.fa_2", "full_adder", "b"]], ["in_31<3>", ["in_31<3>"], ["adder_4bit_15.fa_3", "full_adder", "b"], ["adder_4bit_15.fa_4", "adder_sign_extension", "b"]], ["in_32<0>", ["in_32<0>"], ["adder_4bit_16.ha_0", "half_adder", "a"]], ["in_32<1>", ["in_32<1>"], ["adder_4bit_16.fa_1", "full_adder", "a"]], ["in_32<2>", ["in_32<2>"], ["adder_4bit_16.fa_2", "full_adder", "a"]], ["in_32<3>", ["in_32<3>"], ["adder_4bit_16.fa_3", "full_adder", "a"], ["adder_4bit_16.fa_4", "adder_sign_extension", "a"]], ["in_33<0>", ["in_33<0>"], ["adder_4bit_16.ha_0", "half_adder", "b"]], ["in_33<1>", ["in_33<1>"], ["adder_4bit_16.fa_1", "full_adder", "b"]], ["in_33<2>", ["in_33<2>"], ["adder_4bit_16.fa_2", "full_adder", "b"]], ["in_33<3>", ["in_33<3>"], ["adder_4bit_16.fa_3", "full_adder", "b"], ["adder_4bit_16.fa_4", "adder_sign_extension", "b"]], ["in_34<0>", ["in_34<0>"], ["adder_4bit_17.ha_0", "half_adder", "a"]], ["in_34<1>", ["in_34<1>"], ["adder_4bit_17.fa_1", "full_adder", "a"]], ["in_34<2>", ["in_34<2>"], ["adder_4bit_17.fa_2", "full_adder", "a"]], ["in_34<3>", ["in_34<3>"], ["adder_4bit_17.fa_3", "full_adder", "a"], ["adder_4bit_17.fa_4", "adder_sign_extension", "a"]], ["in_35<0>", ["in_35<0>"], ["adder_4bit_17.ha_0", "half_adder", "b"]], ["in_35<1>", ["in_35<1>"], ["adder_4bit_17.fa_1", "full_adder", "b"]], ["in_35<2>", ["in_35<2>"], ["adder_4bit_17.fa_2", "full_adder", "b"]], ["in_35<3>", ["in_35<3>"], ["adder_4bit_17.fa_3", "full_adder", "b"], ["adder_4bit_17.fa_4", "adder_sign_extension", "b"]], ["in_36<0>", ["in_36<0>"], ["adder_4bit_18.ha_0", "half_adder", "a"]], ["in_36<1>", ["in_36<1>"], ["adder_4bit_18.fa_1", "full_adder", "a"]], ["in_36<2>", ["in_36<2>"], ["adder_4bit_18.fa_2", "full_adder", "a"]], ["in_36<3>", ["in_36<3>"], ["adder_4bit_18.fa_3", "full_adder", "a"], ["adder_4bit_18.fa_4", "adder_sign_extension", "a"]], ["in_37<0>", ["in_37<0>"], ["adder_4bit_18.ha_0", "half_adder", "b"]], ["in_37<1>", ["in_37<1>"], ["adder_4bit_18.fa_1", "full_adder", "b"]], ["in_37<2>", ["in_37<2>"], ["adder_4bit_18.fa_2", "full_adder", "b"]], ["in_37<3>", ["in_37<3>"], ["adder_4bit_18.fa_3", "full_adder", "b"], ["adder_4bit_18.fa_4", "adder_sign_extension", "b"]], ["in_38<0>", ["in_38<0>"], ["adder_4bit_19.ha_0", "half_adder", "a"]], ["in_38<1>", ["in_38<1>"], ["adder_4bit_19.fa_1", "full_adder", "a"]], ["in_38<2>", ["in_38<2>"], ["adder_4bit_19.fa_2", "full_adder", "a"]], ["in_38<3>", ["in_38<3>"], ["adder_4bit_19.fa_3", "full_adder", "a"], ["adder_4bit_19.fa_4", "adder_sign_extension", "a"]], ["in_39<0>", ["in_39<0>"], ["adder_4bit_19.ha_0", "half_adder", "b"]], ["in_39<1>", ["in_39<1>"], ["adder_4bit_19.fa_1", "full_adder", "b"]], ["in_39<2>", ["in_39<2>"], ["adder_4bit_19.fa_2", "full_adder", "b"]], ["in_39<3>", ["in_39<3>"], ["adder_4bit_19.fa_3", "full_adder", "b"], ["adder_4bit_19.fa_4", "adder_sign_extension", "b"]], ["in_3<0>", ["in_3<0>"], ["adder_4bit_1.ha_0", "half_adder", "b"]], ["in_3<1>", ["in_3<1>"], ["adder_4bit_1.fa_1", "full_adder", "b"]], ["in_3<2>", ["in_3<2>"], ["adder_4bit_1.fa_2", "full_adder", "b"]], ["in_3<3>", ["in_3<3>"], ["adder_4bit_1.fa_3", "full_adder", "b"], ["adder_4bit_1.fa_4", "adder_sign_extension", "b"]], ["in_40<0>", ["in_40<0>"], ["adder_4bit_20.ha_0", "half_adder", "a"]], ["in_40<1>", ["in_40<1>"], ["adder_4bit_20.fa_1", "full_adder", "a"]], ["in_40<2>", ["in_40<2>"], ["adder_4bit_20.fa_2", "full_adder", "a"]], ["in_40<3>", ["in_40<3>"], ["adder_4bit_20.fa_3", "full_adder", "a"], ["adder_4bit_20.fa_4", "adder_sign_extension", "a"]], ["in_41<0>", ["in_41<0>"], ["adder_4bit_20.ha_0", "half_adder", "b"]], ["in_41<1>", ["in_41<1>"], ["adder_4bit_20.fa_1", "full_adder", "b"]], ["in_41<2>", ["in_41<2>"], ["adder_4bit_20.fa_2", "full_adder", "b"]], ["in_41<3>", ["in_41<3>"], ["adder_4bit_20.fa_3", "full_adder", "b"], ["adder_4bit_20.fa_4", "adder_sign_extension", "b"]], ["in_42<0>", ["in_42<0>"], ["adder_4bit_21.ha_0", "half_adder", "a"]], ["in_42<1>", ["in_42<1>"], ["adder_4bit_21.fa_1", "full_adder", "a"]], ["in_42<2>", ["in_42<2>"], ["adder_4bit_21.fa_2", "full_adder", "a"]], ["in_42<3>", ["in_42<3>"], ["adder_4bit_21.fa_3", "full_adder", "a"], ["adder_4bit_21.fa_4", "adder_sign_extension", "a"]], ["in_43<0>", ["in_43<0>"], ["adder_4bit_21.ha_0", "half_adder", "b"]], ["in_43<1>", ["in_43<1>"], ["adder_4bit_21.fa_1", "full_adder", "b"]], ["in_43<2>", ["in_43<2>"], ["adder_4bit_21.fa_2", "full_adder", "b"]], ["in_43<3>", ["in_43<3>"], ["adder_4bit_21.fa_3", "full_adder", "b"], ["adder_4bit_21.fa_4", "adder_sign_extension", "b"]], ["in_44<0>", ["in_44<0>"], ["adder_4bit_22.ha_0", "half_adder", "a"]], ["in_44<1>", ["in_44<1>"], ["adder_4bit_22.fa_1", "full_adder", "a"]], ["in_44<2>", ["in_44<2>"], ["adder_4bit_22.fa_2", "full_adder", "a"]], ["in_44<3>", ["in_44<3>"], ["adder_4bit_22.fa_3", "full_adder", "a"], ["adder_4bit_22.fa_4", "adder_sign_extension", "a"]], ["in_45<0>", ["in_45<0>"], ["adder_4bit_22.ha_0", "half_adder", "b"]], ["in_45<1>", ["in_45<1>"], ["adder_4bit_22.fa_1", "full_adder", "b"]], ["in_45<2>", ["in_45<2>"], ["adder_4bit_22.fa_2", "full_adder", "b"]], ["in_45<3>", ["in_45<3>"], ["adder_4bit_22.fa_3", "full_adder", "b"], ["adder_4bit_22.fa_4", "adder_sign_extension", "b"]], ["in_46<0>", ["in_46<0>"], ["adder_4bit_23.ha_0", "half_adder", "a"]], ["in_46<1>", ["in_46<1>"], ["adder_4bit_23.fa_1", "full_adder", "a"]], ["in_46<2>", ["in_46<2>"], ["adder_4bit_23.fa_2", "full_adder", "a"]], ["in_46<3>", ["in_46<3>"], ["adder_4bit_23.fa_3", "full_adder", "a"], ["adder_4bit_23.fa_4", "adder_sign_extension", "a"]], ["in_47<0>", ["in_47<0>"], ["adder_4bit_23.ha_0", "half_adder", "b"]], ["in_47<1>", ["in_47<1>"], ["adder_4bit_23.fa_1", "full_adder", "b"]], ["in_47<2>", ["in_47<2>"], ["adder_4bit_23.fa_2", "full_adder", "b"]], ["in_47<3>", ["in_47<3>"], ["adder_4bit_23.fa_3", "full_adder", "b"], ["adder_4bit_23.fa_4", "adder_sign_extension", "b"]], ["in_48<0>", ["in_48<0>"], ["adder_4bit_24.ha_0", "half_adder", "a"]], ["in_48<1>", ["in_48<1>"], ["adder_4bit_24.fa_1", "full_adder", "a"]], ["in_48<2>", ["in_48<2>"], ["adder_4bit_24.fa_2", "full_adder", "a"]], ["in_48<3>", ["in_48<3>"], ["adder_4bit_24.fa_3", "full_adder", "a"], ["adder_4bit_24.fa_4", "adder_sign_extension", "a"]], ["in_49<0>", ["in_49<0>"], ["adder_4bit_24.ha_0", "half_adder", "b"]], ["in_49<1>", ["in_49<1>"], ["adder_4bit_24.fa_1", "full_adder", "b"]], ["in_49<2>", ["in_49<2>"], ["adder_4bit_24.fa_2", "full_adder", "b"]], ["in_49<3>", ["in_49<3>"], ["adder_4bit_24.fa_3", "full_adder", "b"], ["adder_4bit_24.fa_4", "adder_sign_extension", "b"]], ["in_4<0>", ["in_4<0>"], ["adder_4bit_2.ha_0", "half_adder", "a"]], ["in_4<1>", ["in_4<1>"], ["adder_4bit_2.fa_1", "full_adder", "a"]], ["in_4<2>", ["in_4<2>"], ["adder_4bit_2.fa_2", "full_adder", "a"]], ["in_4<3>", ["in_4<3>"], ["adder_4bit_2.fa_3", "full_adder", "a"], ["adder_4bit_2.fa_4", "adder_sign_extension", "a"]], ["in_50<0>", ["in_50<0>"], ["adder_4bit_25.ha_0", "half_adder", "a"]], ["in_50<1>", ["in_50<1>"], ["adder_4bit_25.fa_1", "full_adder", "a"]], ["in_50<2>", ["in_50<2>"], ["adder_4bit_25.fa_2", "full_adder", "a"]], ["in_50<3>", ["in_50<3>"], ["adder_4bit_25.fa_3", "full_adder", "a"], ["adder_4bit_25.fa_4", "adder_sign_extension", "a"]], ["in_51<0>", ["in_51<0>"], ["adder_4bit_25.ha_0", "half_adder", "b"]], ["in_51<1>", ["in_51<1>"], ["adder_4bit_25.fa_1", "full_adder", "b"]], ["in_51<2>", ["in_51<2>"], ["adder_4bit_25.fa_2", "full_adder", "b"]], ["in_51<3>", ["in_51<3>"], ["adder_4bit_25.fa_3", "full_adder", "b"], ["adder_4bit_25.fa_4", "adder_sign_extension", "b"]], ["in_52<0>", ["in_52<0>"], ["adder_4bit_26.ha_0", "half_adder", "a"]], ["in_52<1>", ["in_52<1>"], ["adder_4bit_26.fa_1", "full_adder", "a"]], ["in_52<2>", ["in_52<2>"], ["adder_4bit_26.fa_2", "full_adder", "a"]], ["in_52<3>", ["in_52<3>"], ["adder_4bit_26.fa_3", "full_adder", "a"], ["adder_4bit_26.fa_4", "adder_sign_extension", "a"]], ["in_53<0>", ["in_53<0>"], ["adder_4bit_26.ha_0", "half_adder", "b"]], ["in_53<1>", ["in_53<1>"], ["adder_4bit_26.fa_1", "full_adder", "b"]], ["in_53<2>", ["in_53<2>"], ["adder_4bit_26.fa_2", "full_adder", "b"]], ["in_53<3>", ["in_53<3>"], ["adder_4bit_26.fa_3", "full_adder", "b"], ["adder_4bit_26.fa_4", "adder_sign_extension", "b"]], ["in_54<0>", ["in_54<0>"], ["adder_4bit_27.ha_0", "half_adder", "a"]], ["in_54<1>", ["in_54<1>"], ["adder_4bit_27.fa_1", "full_adder", "a"]], ["in_54<2>", ["in_54<2>"], ["adder_4bit_27.fa_2", "full_adder", "a"]], ["in_54<3>", ["in_54<3>"], ["adder_4bit_27.fa_3", "full_adder", "a"], ["adder_4bit_27.fa_4", "adder_sign_extension", "a"]], ["in_55<0>", ["in_55<0>"], ["adder_4bit_27.ha_0", "half_adder", "b"]], ["in_55<1>", ["in_55<1>"], ["adder_4bit_27.fa_1", "full_adder", "b"]], ["in_55<2>", ["in_55<2>"], ["adder_4bit_27.fa_2", "full_adder", "b"]], ["in_55<3>", ["in_55<3>"], ["adder_4bit_27.fa_3", "full_adder", "b"], ["adder_4bit_27.fa_4", "adder_sign_extension", "b"]], ["in_56<0>", ["in_56<0>"], ["adder_4bit_28.ha_0", "half_adder", "a"]], ["in_56<1>", ["in_56<1>"], ["adder_4bit_28.fa_1", "full_adder", "a"]], ["in_56<2>", ["in_56<2>"], ["adder_4bit_28.fa_2", "full_adder", "a"]], ["in_56<3>", ["in_56<3>"], ["adder_4bit_28.fa_3", "full_adder", "a"], ["adder_4bit_28.fa_4", "adder_sign_extension", "a"]], ["in_57<0>", ["in_57<0>"], ["adder_4bit_28.ha_0", "half_adder", "b"]], ["in_57<1>", ["in_57<1>"], ["adder_4bit_28.fa_1", "full_adder", "b"]], ["in_57<2>", ["in_57<2>"], ["adder_4bit_28.fa_2", "full_adder", "b"]], ["in_57<3>", ["in_57<3>"], ["adder_4bit_28.fa_3", "full_adder", "b"], ["adder_4bit_28.fa_4", "adder_sign_extension", "b"]], ["in_58<0>", ["in_58<0>"], ["adder_4bit_29.ha_0", "half_adder", "a"]], ["in_58<1>", ["in_58<1>"], ["adder_4bit_29.fa_1", "full_adder", "a"]], ["in_58<2>", ["in_58<2>"], ["adder_4bit_29.fa_2", "full_adder", "a"]], ["in_58<3>", ["in_58<3>"], ["adder_4bit_29.fa_3", "full_adder", "a"], ["adder_4bit_29.fa_4", "adder_sign_extension", "a"]], ["in_59<0>", ["in_59<0>"], ["adder_4bit_29.ha_0", "half_adder", "b"]], ["in_59<1>", ["in_59<1>"], ["adder_4bit_29.fa_1", "full_adder", "b"]], ["in_59<2>", ["in_59<2>"], ["adder_4bit_29.fa_2", "full_adder", "b"]], ["in_59<3>", ["in_59<3>"], ["adder_4bit_29.fa_3", "full_adder", "b"], ["adder_4bit_29.fa_4", "adder_sign_extension", "b"]], ["in_5<0>", ["in_5<0>"], ["adder_4bit_2.ha_0", "half_adder", "b"]], ["in_5<1>", ["in_5<1>"], ["adder_4bit_2.fa_1", "full_adder", "b"]], ["in_5<2>", ["in_5<2>"], ["adder_4bit_2.fa_2", "full_adder", "b"]], ["in_5<3>", ["in_5<3>"], ["adder_4bit_2.fa_3", "full_adder", "b"], ["adder_4bit_2.fa_4", "adder_sign_extension", "b"]], ["in_60<0>", ["in_60<0>"], ["adder_4bit_30.ha_0", "half_adder", "a"]], ["in_60<1>", ["in_60<1>"], ["adder_4bit_30.fa_1", "full_adder", "a"]], ["in_60<2>", ["in_60<2>"], ["adder_4bit_30.fa_2", "full_adder", "a"]], ["in_60<3>", ["in_60<3>"], ["adder_4bit_30.fa_3", "full_adder", "a"], ["adder_4bit_30.fa_4", "adder_sign_extension", "a"]], ["in_61<0>", ["in_61<0>"], ["adder_4bit_30.ha_0", "half_adder", "b"]], ["in_61<1>", ["in_61<1>"], ["adder_4bit_30.fa_1", "full_adder", "b"]], ["in_61<2>", ["in_61<2>"], ["adder_4bit_30.fa_2", "full_adder", "b"]], ["in_61<3>", ["in_61<3>"], ["adder_4bit_30.fa_3", "full_adder", "b"], ["adder_4bit_30.fa_4", "adder_sign_extension", "b"]], ["in_62<0>", ["in_62<0>"], ["adder_4bit_31.ha_0", "half_adder", "a"]], ["in_62<1>", ["in_62<1>"], ["adder_4bit_31.fa_1", "full_adder", "a"]], ["in_62<2>", ["in_62<2>"], ["adder_4bit_31.fa_2", "full_adder", "a"]], ["in_62<3>", ["in_62<3>"], ["adder_4bit_31.fa_3", "full_adder", "a"], ["adder_4bit_31.fa_4", "adder_sign_extension", "a"]], ["in_63<0>", ["in_63<0>"], ["adder_4bit_31.ha_0", "half_adder", "b"]], ["in_63<1>", ["in_63<1>"], ["adder_4bit_31.fa_1", "full_adder", "b"]], ["in_63<2>", ["in_63<2>"], ["adder_4bit_31.fa_2", "full_adder", "b"]], ["in_63<3>", ["in_63<3>"], ["adder_4bit_31.fa_3", "full_adder", "b"], ["adder_4bit_31.fa_4", "adder_sign_extension", "b"]], ["in_6<0>", ["in_6<0>"], ["adder_4bit_3.ha_0", "half_adder", "a"]], ["in_6<1>", ["in_6<1>"], ["adder_4bit_3.fa_1", "full_adder", "a"]], ["in_6<2>", ["in_6<2>"], ["adder_4bit_3.fa_2", "full_adder", "a"]], ["in_6<3>", ["in_6<3>"], ["adder_4bit_3.fa_3", "full_adder", "a"], ["adder_4bit_3.fa_4", "adder_sign_extension", "a"]], ["in_7<0>", ["in_7<0>"], ["adder_4bit_3.ha_0", "half_adder", "b"]], ["in_7<1>", ["in_7<1>"], ["adder_4bit_3.fa_1", "full_adder", "b"]], ["in_7<2>", ["in_7<2>"], ["adder_4bit_3.fa_2", "full_adder", "b"]], ["in_7<3>", ["in_7<3>"], ["adder_4bit_3.fa_3", "full_adder", "b"], ["adder_4bit_3.fa_4", "adder_sign_extension", "b"]], ["in_8<0>", ["in_8<0>"], ["adder_4bit_4.ha_0", "half_adder", "a"]], ["in_8<1>", ["in_8<1>"], ["adder_4bit_4.fa_1", "full_adder", "a"]], ["in_8<2>", ["in_8<2>"], ["adder_4bit_4.fa_2", "full_adder", "a"]], ["in_8<3>", ["in_8<3>"], ["adder_4bit_4.fa_3", "full_adder", "a"], ["adder_4bit_4.fa_4", "adder_sign_extension", "a"]], ["in_9<0>", ["in_9<0>"], ["adder_4bit_4.ha_0", "half_adder", "b"]], ["in_9<1>", ["in_9<1>"], ["adder_4bit_4.fa_1", "full_adder", "b"]], ["in_9<2>", ["in_9<2>"], ["adder_4bit_4.fa_2", "full_adder", "b"]], ["in_9<3>", ["in_9<3>"], ["adder_4bit_4.fa_3", "full_adder", "b"], ["adder_4bit_4.fa_4", "adder_sign_extension", "b"]], ["out<0>", ["out<0>"], ["adder_9bit.ha_0", "half_adder", "s"]], ["out<1>", ["out<1>"], ["adder_9bit.fa_1", "full_adder", "s"]], ["out<2>", ["out<2>"], ["adder_9bit.fa_2", "full_adder", "s"]], ["out<3>", ["out<3>"], ["adder_9bit.fa_3", "full_adder", "s"]], ["out<4>", ["out<4>"], ["adder_9bit.fa_4", "full_adder", "s"]], ["out<5>", ["out<5>"], ["adder_9bit.fa_5", "full_adder", "s"]], ["out<6>", ["out<6>"], ["adder_9bit.fa_6", "full_adder", "s"]], ["out<7>", ["out<7>"], ["adder_9bit.fa_7", "full_adder", "s"]], ["out<8>", ["out<8>"], ["adder_9bit.fa_8", "full_adder", "s"]], ["out<9>", ["out<9>"], ["adder_9bit.fa_9", "adder_sign_extension", "s"]], ["sign_weight", ["sign_weight"], ["adder_4bit_0.fa_4", "adder_sign_extension", "sign"], ["adder_4bit_1.fa_4", "adder_sign_extension", "sign"], ["adder_4bit_10.fa_4", "adder_sign_extension", "sign"], ["adder_4bit_11.fa_4", "adder_sign_extension", "sign"], ["adder_4bit_12.fa_4", "adder_sign_extension", "sign"], ["adder_4bit_13.fa_4", "adder_sign_extension", "sign"], ["adder_4bit_14.fa_4", "adder_sign_extension", "sign"], ["adder_4bit_15.fa_4", "adder_sign_extension", "sign"], ["adder_4bit_16.fa_4", "adder_sign_extension", "sign"], ["adder_4bit_17.fa_4", "adder_sign_extension", "sign"], ["adder_4bit_18.fa_4", "adder_sign_extension", "sign"], ["adder_4bit_19.fa_4", "adder_sign_extension", "sign"], ["adder_4bit_2.fa_4", "adder_sign_extension", "sign"], ["adder_4bit_20.fa_4", "adder_sign_extension", "sign"], ["adder_4bit_21.fa_4", "adder_sign_extension", "sign"], ["adder_4bit_22.fa_4", "adder_sign_extension", "sign"], ["adder_4bit_23.fa_4", "adder_sign_extension", "sign"], ["adder_4bit_24.fa_4", "adder_sign_extension", "sign"], ["adder_4bit_25.fa_4", "adder_sign_extension", "sign"], ["adder_4bit_26.fa_4", "adder_sign_extension", "sign"], ["adder_4bit_27.fa_4", "adder_sign_extension", "sign"], ["adder_4bit_28.fa_4", "adder_sign_extension", "sign"], ["adder_4bit_29.fa_4", "adder_sign_extension", "sign"], ["adder_4bit_3.fa_4", "adder_sign_extension", "sign"], ["adder_4bit_30.fa_4", "adder_sign_extension", "sign"], ["adder_4bit_31.fa_4", "adder_sign_extension", "sign"], ["adder_4bit_4.fa_4", "adder_sign_extension", "sign"], ["adder_4bit_5.fa_4", "adder_sign_extension", "sign"], ["adder_4bit_6.fa_4", "adder_sign_extension", "sign"], ["adder_4bit_7.fa_4", "adder_sign_extension", "sign"], ["adder_4bit_8.fa_4", "adder_sign_extension", "sign"], ["adder_4bit_9.fa_4", "adder_sign_extension", "sign"], ["adder_5bit_0.fa_5", "adder_sign_extension", "sign"], ["adder_5bit_1.fa_5", "adder_sign_extension", "sign"], ["adder_5bit_10.fa_5", "adder_sign_extension", "sign"], ["adder_5bit_11.fa_5", "adder_sign_extension", "sign"], ["adder_5bit_12.fa_5", "adder_sign_extension", "sign"], ["adder_5bit_13.fa_5", "adder_sign_extension", "sign"], ["adder_5bit_14.fa_5", "adder_sign_extension", "sign"], ["adder_5bit_15.fa_5", "adder_sign_extension", "sign"], ["adder_5bit_2.fa_5", "adder_sign_extension", "sign"], ["adder_5bit_3.fa_5", "adder_sign_extension", "sign"], ["adder_5bit_4.fa_5", "adder_sign_extension", "sign"], ["adder_5bit_5.fa_5", "adder_sign_extension", "sign"], ["adder_5bit_6.fa_5", "adder_sign_extension", "sign"], ["adder_5bit_7.fa_5", "adder_sign_extension", "sign"], ["adder_5bit_8.fa_5", "adder_sign_extension", "sign"], ["adder_5bit_9.fa_5", "adder_sign_extension", "sign"], ["adder_6bit_0.fa_6", "adder_sign_extension", "sign"], ["adder_6bit_1.fa_6", "adder_sign_extension", "sign"], ["adder_6bit_2.fa_6", "adder_sign_extension", "sign"], ["adder_6bit_3.fa_6", "adder_sign_extension", "sign"], ["adder_6bit_4.fa_6", "adder_sign_extension", "sign"], ["adder_6bit_5.fa_6", "adder_sign_extension", "sign"], ["adder_6bit_6.fa_6", "adder_sign_extension", "sign"], ["adder_6bit_7.fa_6", "adder_sign_extension", "sign"], ["adder_7bit_0.fa_7", "adder_sign_extension", "sign"], ["adder_7bit_1.fa_7", "adder_sign_extension", "sign"], ["adder_7bit_2.fa_7", "adder_sign_extension", "sign"], ["adder_7bit_3.fa_7", "adder_sign_extension", "sign"], ["adder_8bit_0.fa_8", "adder_sign_extension", "sign"], ["adder_8bit_1.fa_8", "adder_sign_extension", "sign"], ["adder_9bit.fa_9", "adder_sign_extension", "sign"]], ["adder_4bit_0.c<0>", ["adder_4bit_0.fa_1", "full_adder", "cin"], ["adder_4bit_0.ha_0", "half_adder", "cout"]], ["adder_4bit_0.c<1>", ["adder_4bit_0.fa_1", "full_adder", "cout"], ["adder_4bit_0.fa_2", "full_adder", "cin"]], ["adder_4bit_0.c<2>", ["adder_4bit_0.fa_2", "full_adder", "cout"], ["adder_4bit_0.fa_3", "full_adder", "cin"]], ["adder_4bit_0.c<3>", ["adder_4bit_0.fa_3", "full_adder", "cout"], ["adder_4bit_0.fa_4", "adder_sign_extension", "cin"]], ["adder_4bit_0.s<0>", ["adder_4bit_0.ha_0", "half_adder", "s"], ["adder_5bit_0.ha_0", "half_adder", "a"]], ["adder_4bit_0.s<1>", ["adder_4bit_0.fa_1", "full_adder", "s"], ["adder_5bit_0.fa_1", "full_adder", "a"]], ["adder_4bit_0.s<2>", ["adder_4bit_0.fa_2", "full_adder", "s"], ["adder_5bit_0.fa_2", "full_adder", "a"]], ["adder_4bit_0.s<3>", ["adder_4bit_0.fa_3", "full_adder", "s"], ["adder_5bit_0.fa_3", "full_adder", "a"]], ["adder_4bit_0.s<4>", ["adder_4bit_0.fa_4", "adder_sign_extension", "s"], ["adder_5bit_0.fa_4", "full_adder", "a"], ["adder_5bit_0.fa_5", "adder_sign_extension", "a"]], ["adder_4bit_1.c<0>", ["adder_4bit_1.fa_1", "full_adder", "cin"], ["adder_4bit_1.ha_0", "half_adder", "cout"]], ["adder_4bit_1.c<1>", ["adder_4bit_1.fa_1", "full_adder", "cout"], ["adder_4bit_1.fa_2", "full_adder", "cin"]], ["adder_4bit_1.c<2>", ["adder_4bit_1.fa_2", "full_adder", "cout"], ["adder_4bit_1.fa_3", "full_adder", "cin"]], ["adder_4bit_1.c<3>", ["adder_4bit_1.fa_3", "full_adder", "cout"], ["adder_4bit_1.fa_4", "adder_sign_extension", "cin"]], ["adder_4bit_1.s<0>", ["adder_4bit_1.ha_0", "half_adder", "s"], ["adder_5bit_0.ha_0", "half_adder", "b"]], ["adder_4bit_1.s<1>", ["adder_4bit_1.fa_1", "full_adder", "s"], ["adder_5bit_0.fa_1", "full_adder", "b"]], ["adder_4bit_1.s<2>", ["adder_4bit_1.fa_2", "full_adder", "s"], ["adder_5bit_0.fa_2", "full_adder", "b"]], ["adder_4bit_1.s<3>", ["adder_4bit_1.fa_3", "full_adder", "s"], ["adder_5bit_0.fa_3", "full_adder", "b"]], ["adder_4bit_1.s<4>", ["adder_4bit_1.fa_4", "adder_sign_extension", "s"], ["adder_5bit_0.fa_4", "full_adder", "b"], ["adder_5bit_0.fa_5", "adder_sign_extension", "b"]], ["adder_4bit_10.c<0>", ["adder_4bit_10.fa_1", "full_adder", "cin"], ["adder_4bit_10.ha_0", "half_adder", "cout"]], ["adder_4bit_10.c<1>", ["adder_4bit_10.fa_1", "full_adder", "cout"], ["adder_4bit_10.fa_2", "full_adder", "cin"]], ["adder_4bit_10.c<2>", ["adder_4bit_10.fa_2", "full_adder", "cout"], ["adder_4bit_10.fa_3", "full_adder", "cin"]], ["adder_4bit_10.c<3>", ["adder_4bit_10.fa_3", "full_adder", "cout"], ["adder_4bit_10.fa_4", "adder_sign_extension", "cin"]], ["adder_4bit_10.s<0>", ["adder_4bit_10.ha_0", "half_adder", "s"], ["adder_5bit_5.ha_0", "half_adder", "a"]], ["adder_4bit_10.s<1>", ["adder_4bit_10.fa_1", "full_adder", "s"], ["adder_5bit_5.fa_1", "full_adder", "a"]], ["adder_4bit_10.s<2>", ["adder_4bit_10.fa_2", "full_adder", "s"], ["adder_5bit_5.fa_2", "full_adder", "a"]], ["adder_4bit_10.s<3>", ["adder_4bit_10.fa_3", "full_adder", "s"], ["adder_5bit_5.fa_3", "full_adder", "a"]], ["adder_4bit_10.s<4>", ["adder_4bit_10.fa_4", "adder_sign_extension", "s"], ["adder_5bit_5.fa_4", "full_adder", "a"], ["adder_5bit_5.fa_5", "adder_sign_extension", "a"]], ["adder_4bit_11.c<0>", ["adder_4bit_11.fa_1", "full_adder", "cin"], ["adder_4bit_11.ha_0", "half_adder", "cout"]], ["adder_4bit_11.c<1>", ["adder_4bit_11.fa_1", "full_adder", "cout"], ["adder_4bit_11.fa_2", "full_adder", "cin"]], ["adder_4bit_11.c<2>", ["adder_4bit_11.fa_2", "full_adder", "cout"], ["adder_4bit_11.fa_3", "full_adder", "cin"]], ["adder_4bit_11.c<3>", ["adder_4bit_11.fa_3", "full_adder", "cout"], ["adder_4bit_11.fa_4", "adder_sign_extension", "cin"]], ["adder_4bit_11.s<0>", ["adder_4bit_11.ha_0", "half_adder", "s"], ["adder_5bit_5.ha_0", "half_adder", "b"]], ["adder_4bit_11.s<1>", ["adder_4bit_11.fa_1", "full_adder", "s"], ["adder_5bit_5.fa_1", "full_adder", "b"]], ["adder_4bit_11.s<2>", ["adder_4bit_11.fa_2", "full_adder", "s"], ["adder_5bit_5.fa_2", "full_adder", "b"]], ["adder_4bit_11.s<3>", ["adder_4bit_11.fa_3", "full_adder", "s"], ["adder_5bit_5.fa_3", "full_adder", "b"]], ["adder_4bit_11.s<4>", ["adder_4bit_11.fa_4", "adder_sign_extension", "s"], ["adder_5bit_5.fa_4", "full_adder", "b"], ["adder_5bit_5.fa_5", "adder_sign_extension", "b"]], ["adder_4bit_12.c<0>", ["adder_4bit_12.fa_1", "full_adder", "cin"], ["adder_4bit_12.ha_0", "half_adder", "cout"]], ["adder_4bit_12.c<1>", ["adder_4bit_12.fa_1", "full_adder", "cout"], ["adder_4bit_12.fa_2", "full_adder", "cin"]], ["adder_4bit_12.c<2>", ["adder_4bit_12.fa_2", "full_adder", "cout"], ["adder_4bit_12.fa_3", "full_adder", "cin"]], ["adder_4bit_12.c<3>", ["adder_4bit_12.fa_3", "full_adder", "cout"], ["adder_4bit_12.fa_4", "adder_sign_extension", "cin"]], ["adder_4bit_12.s<0>", ["adder_4bit_12.ha_0", "half_adder", "s"], ["adder_5bit_6.ha_0", "half_adder", "a"]], ["adder_4bit_12.s<1>", ["adder_4bit_12.fa_1", "full_adder", "s"], ["adder_5bit_6.fa_1", "full_adder", "a"]], ["adder_4bit_12.s<2>", ["adder_4bit_12.fa_2", "full_adder", "s"], ["adder_5bit_6.fa_2", "full_adder", "a"]], ["adder_4bit_12.s<3>", ["adder_4bit_12.fa_3", "full_adder", "s"], ["adder_5bit_6.fa_3", "full_adder", "a"]], ["adder_4bit_12.s<4>", ["adder_4bit_12.fa_4", "adder_sign_extension", "s"], ["adder_5bit_6.fa_4", "full_adder", "a"], ["adder_5bit_6.fa_5", "adder_sign_extension", "a"]], ["adder_4bit_13.c<0>", ["adder_4bit_13.fa_1", "full_adder", "cin"], ["adder_4bit_13.ha_0", "half_adder", "cout"]], ["adder_4bit_13.c<1>", ["adder_4bit_13.fa_1", "full_adder", "cout"], ["adder_4bit_13.fa_2", "full_adder", "cin"]], ["adder_4bit_13.c<2>", ["adder_4bit_13.fa_2", "full_adder", "cout"], ["adder_4bit_13.fa_3", "full_adder", "cin"]], ["adder_4bit_13.c<3>", ["adder_4bit_13.fa_3", "full_adder", "cout"], ["adder_4bit_13.fa_4", "adder_sign_extension", "cin"]], ["adder_4bit_13.s<0>", ["adder_4bit_13.ha_0", "half_adder", "s"], ["adder_5bit_6.ha_0", "half_adder", "b"]], ["adder_4bit_13.s<1>", ["adder_4bit_13.fa_1", "full_adder", "s"], ["adder_5bit_6.fa_1", "full_adder", "b"]], ["adder_4bit_13.s<2>", ["adder_4bit_13.fa_2", "full_adder", "s"], ["adder_5bit_6.fa_2", "full_adder", "b"]], ["adder_4bit_13.s<3>", ["adder_4bit_13.fa_3", "full_adder", "s"], ["adder_5bit_6.fa_3", "full_adder", "b"]], ["adder_4bit_13.s<4>", ["adder_4bit_13.fa_4", "adder_sign_extension", "s"], ["adder_5bit_6.fa_4", "full_adder", "b"], ["adder_5bit_6.fa_5", "adder_sign_extension", "b"]], ["adder_4bit_14.c<0>", ["adder_4bit_14.fa_1", "full_adder", "cin"], ["adder_4bit_14.ha_0", "half_adder", "cout"]], ["adder_4bit_14.c<1>", ["adder_4bit_14.fa_1", "full_adder", "cout"], ["adder_4bit_14.fa_2", "full_adder", "cin"]], ["adder_4bit_14.c<2>", ["adder_4bit_14.fa_2", "full_adder", "cout"], ["adder_4bit_14.fa_3", "full_adder", "cin"]], ["adder_4bit_14.c<3>", ["adder_4bit_14.fa_3", "full_adder", "cout"], ["adder_4bit_14.fa_4", "adder_sign_extension", "cin"]], ["adder_4bit_14.s<0>", ["adder_4bit_14.ha_0", "half_adder", "s"], ["adder_5bit_7.ha_0", "half_adder", "a"]], ["adder_4bit_14.s<1>", ["adder_4bit_14.fa_1", "full_adder", "s"], ["adder_5bit_7.fa_1", "full_adder", "a"]], ["adder_4bit_14.s<2>", ["adder_4bit_14.fa_2", "full_adder", "s"], ["adder_5bit_7.fa_2", "full_adder", "a"]], ["adder_4bit_14.s<3>", ["adder_4bit_14.fa_3", "full_adder", "s"], ["adder_5bit_7.fa_3", "full_adder", "a"]], ["adder_4bit_14.s<4>", ["adder_4bit_14.fa_4", "adder_sign_extension", "s"], ["adder_5bit_7.fa_4", "full_adder", "a"], ["adder_5bit_7.fa_5", "adder_sign_extension", "a"]], ["adder_4bit_15.c<0>", ["adder_4bit_15.fa_1", "full_adder", "cin"], ["adder_4bit_15.ha_0", "half_adder", "cout"]], ["adder_4bit_15.c<1>", ["adder_4bit_15.fa_1", "full_adder", "cout"], ["adder_4bit_15.fa_2", "full_adder", "cin"]], ["adder_4bit_15.c<2>", ["adder_4bit_15.fa_2", "full_adder", "cout"], ["adder_4bit_15.fa_3", "full_adder", "cin"]], ["adder_4bit_15.c<3>", ["adder_4bit_15.fa_3", "full_adder", "cout"], ["adder_4bit_15.fa_4", "adder_sign_extension", "cin"]], ["adder_4bit_15.s<0>", ["adder_4bit_15.ha_0", "half_adder", "s"], ["adder_5bit_7.ha_0", "half_adder", "b"]], ["adder_4bit_15.s<1>", ["adder_4bit_15.fa_1", "full_adder", "s"], ["adder_5bit_7.fa_1", "full_adder", "b"]], ["adder_4bit_15.s<2>", ["adder_4bit_15.fa_2", "full_adder", "s"], ["adder_5bit_7.fa_2", "full_adder", "b"]], ["adder_4bit_15.s<3>", ["adder_4bit_15.fa_3", "full_adder", "s"], ["adder_5bit_7.fa_3", "full_adder", "b"]], ["adder_4bit_15.s<4>", ["adder_4bit_15.fa_4", "adder_sign_extension", "s"], ["adder_5bit_7.fa_4", "full_adder", "b"], ["adder_5bit_7.fa_5", "adder_sign_extension", "b"]], ["adder_4bit_16.c<0>", ["adder_4bit_16.fa_1", "full_adder", "cin"], ["adder_4bit_16.ha_0", "half_adder", "cout"]], ["adder_4bit_16.c<1>", ["adder_4bit_16.fa_1", "full_adder", "cout"], ["adder_4bit_16.fa_2", "full_adder", "cin"]], ["adder_4bit_16.c<2>", ["adder_4bit_16.fa_2", "full_adder", "cout"], ["adder_4bit_16.fa_3", "full_adder", "cin"]], ["adder_4bit_16.c<3>", ["adder_4bit_16.fa_3", "full_adder", "cout"], ["adder_4bit_16.fa_4", "adder_sign_extension", "cin"]], ["adder_4bit_16.s<0>", ["adder_4bit_16.ha_0", "half_adder", "s"], ["adder_5bit_8.ha_0", "half_adder", "a"]], ["adder_4bit_16.s<1>", ["adder_4bit_16.fa_1", "full_adder", "s"], ["adder_5bit_8.fa_1", "full_adder", "a"]], ["adder_4bit_16.s<2>", ["adder_4bit_16.fa_2", "full_adder", "s"], ["adder_5bit_8.fa_2", "full_adder", "a"]], ["adder_4bit_16.s<3>", ["adder_4bit_16.fa_3", "full_adder", "s"], ["adder_5bit_8.fa_3", "full_adder", "a"]], ["adder_4bit_16.s<4>", ["adder_4bit_16.fa_4", "adder_sign_extension", "s"], ["adder_5bit_8.fa_4", "full_adder", "a"], ["adder_5bit_8.fa_5", "adder_sign_extension", "a"]], ["adder_4bit_17.c<0>", ["adder_4bit_17.fa_1", "full_adder", "cin"], ["adder_4bit_17.ha_0", "half_adder", "cout"]], ["adder_4bit_17.c<1>", ["adder_4bit_17.fa_1", "full_adder", "cout"], ["adder_4bit_17.fa_2", "full_adder", "cin"]], ["adder_4bit_17.c<2>", ["adder_4bit_17.fa_2", "full_adder", "cout"], ["adder_4bit_17.fa_3", "full_adder", "cin"]], ["adder_4bit_17.c<3>", ["adder_4bit_17.fa_3", "full_adder", "cout"], ["adder_4bit_17.fa_4", "adder_sign_extension", "cin"]], ["adder_4bit_17.s<0>", ["adder_4bit_17.ha_0", "half_adder", "s"], ["adder_5bit_8.ha_0", "half_adder", "b"]], ["adder_4bit_17.s<1>", ["adder_4bit_17.fa_1", "full_adder", "s"], ["adder_5bit_8.fa_1", "full_adder", "b"]], ["adder_4bit_17.s<2>", ["adder_4bit_17.fa_2", "full_adder", "s"], ["adder_5bit_8.fa_2", "full_adder", "b"]], ["adder_4bit_17.s<3>", ["adder_4bit_17.fa_3", "full_adder", "s"], ["adder_5bit_8.fa_3", "full_adder", "b"]], ["adder_4bit_17.s<4>", ["adder_4bit_17.fa_4", "adder_sign_extension", "s"], ["adder_5bit_8.fa_4", "full_adder", "b"], ["adder_5bit_8.fa_5", "adder_sign_extension", "b"]], ["adder_4bit_18.c<0>", ["adder_4bit_18.fa_1", "full_adder", "cin"], ["adder_4bit_18.ha_0", "half_adder", "cout"]], ["adder_4bit_18.c<1>", ["adder_4bit_18.fa_1", "full_adder", "cout"], ["adder_4bit_18.fa_2", "full_adder", "cin"]], ["adder_4bit_18.c<2>", ["adder_4bit_18.fa_2", "full_adder", "cout"], ["adder_4bit_18.fa_3", "full_adder", "cin"]], ["adder_4bit_18.c<3>", ["adder_4bit_18.fa_3", "full_adder", "cout"], ["adder_4bit_18.fa_4", "adder_sign_extension", "cin"]], ["adder_4bit_18.s<0>", ["adder_4bit_18.ha_0", "half_adder", "s"], ["adder_5bit_9.ha_0", "half_adder", "a"]], ["adder_4bit_18.s<1>", ["adder_4bit_18.fa_1", "full_adder", "s"], ["adder_5bit_9.fa_1", "full_adder", "a"]], ["adder_4bit_18.s<2>", ["adder_4bit_18.fa_2", "full_adder", "s"], ["adder_5bit_9.fa_2", "full_adder", "a"]], ["adder_4bit_18.s<3>", ["adder_4bit_18.fa_3", "full_adder", "s"], ["adder_5bit_9.fa_3", "full_adder", "a"]], ["adder_4bit_18.s<4>", ["adder_4bit_18.fa_4", "adder_sign_extension", "s"], ["adder_5bit_9.fa_4", "full_adder", "a"], ["adder_5bit_9.fa_5", "adder_sign_extension", "a"]], ["adder_4bit_19.c<0>", ["adder_4bit_19.fa_1", "full_adder", "cin"], ["adder_4bit_19.ha_0", "half_adder", "cout"]], ["adder_4bit_19.c<1>", ["adder_4bit_19.fa_1", "full_adder", "cout"], ["adder_4bit_19.fa_2", "full_adder", "cin"]], ["adder_4bit_19.c<2>", ["adder_4bit_19.fa_2", "full_adder", "cout"], ["adder_4bit_19.fa_3", "full_adder", "cin"]], ["adder_4bit_19.c<3>", ["adder_4bit_19.fa_3", "full_adder", "cout"], ["adder_4bit_19.fa_4", "adder_sign_extension", "cin"]], ["adder_4bit_19.s<0>", ["adder_4bit_19.ha_0", "half_adder", "s"], ["adder_5bit_9.ha_0", "half_adder", "b"]], ["adder_4bit_19.s<1>", ["adder_4bit_19.fa_1", "full_adder", "s"], ["adder_5bit_9.fa_1", "full_adder", "b"]], ["adder_4bit_19.s<2>", ["adder_4bit_19.fa_2", "full_adder", "s"], ["adder_5bit_9.fa_2", "full_adder", "b"]], ["adder_4bit_19.s<3>", ["adder_4bit_19.fa_3", "full_adder", "s"], ["adder_5bit_9.fa_3", "full_adder", "b"]], ["adder_4bit_19.s<4>", ["adder_4bit_19.fa_4", "adder_sign_extension", "s"], ["adder_5bit_9.fa_4", "full_adder", "b"], ["adder_5bit_9.fa_5", "adder_sign_extension", "b"]], ["adder_4bit_2.c<0>", ["adder_4bit_2.fa_1", "full_adder", "cin"], ["adder_4bit_2.ha_0", "half_adder", "cout"]], ["adder_4bit_2.c<1>", ["adder_4bit_2.fa_1", "full_adder", "cout"], ["adder_4bit_2.fa_2", "full_adder", "cin"]], ["adder_4bit_2.c<2>", ["adder_4bit_2.fa_2", "full_adder", "cout"], ["adder_4bit_2.fa_3", "full_adder", "cin"]], ["adder_4bit_2.c<3>", ["adder_4bit_2.fa_3", "full_adder", "cout"], ["adder_4bit_2.fa_4", "adder_sign_extension", "cin"]], ["adder_4bit_2.s<0>", ["adder_4bit_2.ha_0", "half_adder", "s"], ["adder_5bit_1.ha_0", "half_adder", "a"]], ["adder_4bit_2.s<1>", ["adder_4bit_2.fa_1", "full_adder", "s"], ["adder_5bit_1.fa_1", "full_adder", "a"]], ["adder_4bit_2.s<2>", ["adder_4bit_2.fa_2", "full_adder", "s"], ["adder_5bit_1.fa_2", "full_adder", "a"]], ["adder_4bit_2.s<3>", ["adder_4bit_2.fa_3", "full_adder", "s"], ["adder_5bit_1.fa_3", "full_adder", "a"]], ["adder_4bit_2.s<4>", ["adder_4bit_2.fa_4", "adder_sign_extension", "s"], ["adder_5bit_1.fa_4", "full_adder", "a"], ["adder_5bit_1.fa_5", "adder_sign_extension", "a"]], ["adder_4bit_20.c<0>", ["adder_4bit_20.fa_1", "full_adder", "cin"], ["adder_4bit_20.ha_0", "half_adder", "cout"]], ["adder_4bit_20.c<1>", ["adder_4bit_20.fa_1", "full_adder", "cout"], ["adder_4bit_20.fa_2", "full_adder", "cin"]], ["adder_4bit_20.c<2>", ["adder_4bit_20.fa_2", "full_adder", "cout"], ["adder_4bit_20.fa_3", "full_adder", "cin"]], ["adder_4bit_20.c<3>", ["adder_4bit_20.fa_3", "full_adder", "cout"], ["adder_4bit_20.fa_4", "adder_sign_extension", "cin"]], ["adder_4bit_20.s<0>", ["adder_4bit_20.ha_0", "half_adder", "s"], ["adder_5bit_10.ha_0", "half_adder", "a"]], ["adder_4bit_20.s<1>", ["adder_4bit_20.fa_1", "full_adder", "s"], ["adder_5bit_10.fa_1", "full_adder", "a"]], ["adder_4bit_20.s<2>", ["adder_4bit_20.fa_2", "full_adder", "s"], ["adder_5bit_10.fa_2", "full_adder", "a"]], ["adder_4bit_20.s<3>", ["adder_4bit_20.fa_3", "full_adder", "s"], ["adder_5bit_10.fa_3", "full_adder", "a"]], ["adder_4bit_20.s<4>", ["adder_4bit_20.fa_4", "adder_sign_extension", "s"], ["adder_5bit_10.fa_4", "full_adder", "a"], ["adder_5bit_10.fa_5", "adder_sign_extension", "a"]], ["adder_4bit_21.c<0>", ["adder_4bit_21.fa_1", "full_adder", "cin"], ["adder_4bit_21.ha_0", "half_adder", "cout"]], ["adder_4bit_21.c<1>", ["adder_4bit_21.fa_1", "full_adder", "cout"], ["adder_4bit_21.fa_2", "full_adder", "cin"]], ["adder_4bit_21.c<2>", ["adder_4bit_21.fa_2", "full_adder", "cout"], ["adder_4bit_21.fa_3", "full_adder", "cin"]], ["adder_4bit_21.c<3>", ["adder_4bit_21.fa_3", "full_adder", "cout"], ["adder_4bit_21.fa_4", "adder_sign_extension", "cin"]], ["adder_4bit_21.s<0>", ["adder_4bit_21.ha_0", "half_adder", "s"], ["adder_5bit_10.ha_0", "half_adder", "b"]], ["adder_4bit_21.s<1>", ["adder_4bit_21.fa_1", "full_adder", "s"], ["adder_5bit_10.fa_1", "full_adder", "b"]], ["adder_4bit_21.s<2>", ["adder_4bit_21.fa_2", "full_adder", "s"], ["adder_5bit_10.fa_2", "full_adder", "b"]], ["adder_4bit_21.s<3>", ["adder_4bit_21.fa_3", "full_adder", "s"], ["adder_5bit_10.fa_3", "full_adder", "b"]], ["adder_4bit_21.s<4>", ["adder_4bit_21.fa_4", "adder_sign_extension", "s"], ["adder_5bit_10.fa_4", "full_adder", "b"], ["adder_5bit_10.fa_5", "adder_sign_extension", "b"]], ["adder_4bit_22.c<0>", ["adder_4bit_22.fa_1", "full_adder", "cin"], ["adder_4bit_22.ha_0", "half_adder", "cout"]], ["adder_4bit_22.c<1>", ["adder_4bit_22.fa_1", "full_adder", "cout"], ["adder_4bit_22.fa_2", "full_adder", "cin"]], ["adder_4bit_22.c<2>", ["adder_4bit_22.fa_2", "full_adder", "cout"], ["adder_4bit_22.fa_3", "full_adder", "cin"]], ["adder_4bit_22.c<3>", ["adder_4bit_22.fa_3", "full_adder", "cout"], ["adder_4bit_22.fa_4", "adder_sign_extension", "cin"]], ["adder_4bit_22.s<0>", ["adder_4bit_22.ha_0", "half_adder", "s"], ["adder_5bit_11.ha_0", "half_adder", "a"]], ["adder_4bit_22.s<1>", ["adder_4bit_22.fa_1", "full_adder", "s"], ["adder_5bit_11.fa_1", "full_adder", "a"]], ["adder_4bit_22.s<2>", ["adder_4bit_22.fa_2", "full_adder", "s"], ["adder_5bit_11.fa_2", "full_adder", "a"]], ["adder_4bit_22.s<3>", ["adder_4bit_22.fa_3", "full_adder", "s"], ["adder_5bit_11.fa_3", "full_adder", "a"]], ["adder_4bit_22.s<4>", ["adder_4bit_22.fa_4", "adder_sign_extension", "s"], ["adder_5bit_11.fa_4", "full_adder", "a"], ["adder_5bit_11.fa_5", "adder_sign_extension", "a"]], ["adder_4bit_23.c<0>", ["adder_4bit_23.fa_1", "full_adder", "cin"], ["adder_4bit_23.ha_0", "half_adder", "cout"]], ["adder_4bit_23.c<1>", ["adder_4bit_23.fa_1", "full_adder", "cout"], ["adder_4bit_23.fa_2", "full_adder", "cin"]], ["adder_4bit_23.c<2>", ["adder_4bit_23.fa_2", "full_adder", "cout"], ["adder_4bit_23.fa_3", "full_adder", "cin"]], ["adder_4bit_23.c<3>", ["adder_4bit_23.fa_3", "full_adder", "cout"], ["adder_4bit_23.fa_4", "adder_sign_extension", "cin"]], ["adder_4bit_23.s<0>", ["adder_4bit_23.ha_0", "half_adder", "s"], ["adder_5bit_11.ha_0", "half_adder", "b"]], ["adder_4bit_23.s<1>", ["adder_4bit_23.fa_1", "full_adder", "s"], ["adder_5bit_11.fa_1", "full_adder", "b"]], ["adder_4bit_23.s<2>", ["adder_4bit_23.fa_2", "full_adder", "s"], ["adder_5bit_11.fa_2", "full_adder", "b"]], ["adder_4bit_23.s<3>", ["adder_4bit_23.fa_3", "full_adder", "s"], ["adder_5bit_11.fa_3", "full_adder", "b"]], ["adder_4bit_23.s<4>", ["adder_4bit_23.fa_4", "adder_sign_extension", "s"], ["adder_5bit_11.fa_4", "full_adder", "b"], ["adder_5bit_11.fa_5", "adder_sign_extension", "b"]], ["adder_4bit_24.c<0>", ["adder_4bit_24.fa_1", "full_adder", "cin"], ["adder_4bit_24.ha_0", "half_adder", "cout"]], ["adder_4bit_24.c<1>", ["adder_4bit_24.fa_1", "full_adder", "cout"], ["adder_4bit_24.fa_2", "full_adder", "cin"]], ["adder_4bit_24.c<2>", ["adder_4bit_24.fa_2", "full_adder", "cout"], ["adder_4bit_24.fa_3", "full_adder", "cin"]], ["adder_4bit_24.c<3>", ["adder_4bit_24.fa_3", "full_adder", "cout"], ["adder_4bit_24.fa_4", "adder_sign_extension", "cin"]], ["adder_4bit_24.s<0>", ["adder_4bit_24.ha_0", "half_adder", "s"], ["adder_5bit_12.ha_0", "half_adder", "a"]], ["adder_4bit_24.s<1>", ["adder_4bit_24.fa_1", "full_adder", "s"], ["adder_5bit_12.fa_1", "full_adder", "a"]], ["adder_4bit_24.s<2>", ["adder_4bit_24.fa_2", "full_adder", "s"], ["adder_5bit_12.fa_2", "full_adder", "a"]], ["adder_4bit_24.s<3>", ["adder_4bit_24.fa_3", "full_adder", "s"], ["adder_5bit_12.fa_3", "full_adder", "a"]], ["adder_4bit_24.s<4>", ["adder_4bit_24.fa_4", "adder_sign_extension", "s"], ["adder_5bit_12.fa_4", "full_adder", "a"], ["adder_5bit_12.fa_5", "adder_sign_extension", "a"]], ["adder_4bit_25.c<0>", ["adder_4bit_25.fa_1", "full_adder", "cin"], ["adder_4bit_25.ha_0", "half_adder", "cout"]], ["adder_4bit_25.c<1>", ["adder_4bit_25.fa_1", "full_adder", "cout"], ["adder_4bit_25.fa_2", "full_adder", "cin"]], ["adder_4bit_25.c<2>", ["adder_4bit_25.fa_2", "full_adder", "cout"], ["adder_4bit_25.fa_3", "full_adder", "cin"]], ["adder_4bit_25.c<3>", ["adder_4bit_25.fa_3", "full_adder", "cout"], ["adder_4bit_25.fa_4", "adder_sign_extension", "cin"]], ["adder_4bit_25.s<0>", ["adder_4bit_25.ha_0", "half_adder", "s"], ["adder_5bit_12.ha_0", "half_adder", "b"]], ["adder_4bit_25.s<1>", ["adder_4bit_25.fa_1", "full_adder", "s"], ["adder_5bit_12.fa_1", "full_adder", "b"]], ["adder_4bit_25.s<2>", ["adder_4bit_25.fa_2", "full_adder", "s"], ["adder_5bit_12.fa_2", "full_adder", "b"]], ["adder_4bit_25.s<3>", ["adder_4bit_25.fa_3", "full_adder", "s"], ["adder_5bit_12.fa_3", "full_adder", "b"]], ["adder_4bit_25.s<4>", ["adder_4bit_25.fa_4", "adder_sign_extension", "s"], ["adder_5bit_12.fa_4", "full_adder", "b"], ["adder_5bit_12.fa_5", "adder_sign_extension", "b"]], ["adder_4bit_26.c<0>", ["adder_4bit_26.fa_1", "full_adder", "cin"], ["adder_4bit_26.ha_0", "half_adder", "cout"]], ["adder_4bit_26.c<1>", ["adder_4bit_26.fa_1", "full_adder", "cout"], ["adder_4bit_26.fa_2", "full_adder", "cin"]], ["adder_4bit_26.c<2>", ["adder_4bit_26.fa_2", "full_adder", "cout"], ["adder_4bit_26.fa_3", "full_adder", "cin"]], ["adder_4bit_26.c<3>", ["adder_4bit_26.fa_3", "full_adder", "cout"], ["adder_4bit_26.fa_4", "adder_sign_extension", "cin"]], ["adder_4bit_26.s<0>", ["adder_4bit_26.ha_0", "half_adder", "s"], ["adder_5bit_13.ha_0", "half_adder", "a"]], ["adder_4bit_26.s<1>", ["adder_4bit_26.fa_1", "full_adder", "s"], ["adder_5bit_13.fa_1", "full_adder", "a"]], ["adder_4bit_26.s<2>", ["adder_4bit_26.fa_2", "full_adder", "s"], ["adder_5bit_13.fa_2", "full_adder", "a"]], ["adder_4bit_26.s<3>", ["adder_4bit_26.fa_3", "full_adder", "s"], ["adder_5bit_13.fa_3", "full_adder", "a"]], ["adder_4bit_26.s<4>", ["adder_4bit_26.fa_4", "adder_sign_extension", "s"], ["adder_5bit_13.fa_4", "full_adder", "a"], ["adder_5bit_13.fa_5", "adder_sign_extension", "a"]], ["adder_4bit_27.c<0>", ["adder_4bit_27.fa_1", "full_adder", "cin"], ["adder_4bit_27.ha_0", "half_adder", "cout"]], ["adder_4bit_27.c<1>", ["adder_4bit_27.fa_1", "full_adder", "cout"], ["adder_4bit_27.fa_2", "full_adder", "cin"]], ["adder_4bit_27.c<2>", ["adder_4bit_27.fa_2", "full_adder", "cout"], ["adder_4bit_27.fa_3", "full_adder", "cin"]], ["adder_4bit_27.c<3>", ["adder_4bit_27.fa_3", "full_adder", "cout"], ["adder_4bit_27.fa_4", "adder_sign_extension", "cin"]], ["adder_4bit_27.s<0>", ["adder_4bit_27.ha_0", "half_adder", "s"], ["adder_5bit_13.ha_0", "half_adder", "b"]], ["adder_4bit_27.s<1>", ["adder_4bit_27.fa_1", "full_adder", "s"], ["adder_5bit_13.fa_1", "full_adder", "b"]], ["adder_4bit_27.s<2>", ["adder_4bit_27.fa_2", "full_adder", "s"], ["adder_5bit_13.fa_2", "full_adder", "b"]], ["adder_4bit_27.s<3>", ["adder_4bit_27.fa_3", "full_adder", "s"], ["adder_5bit_13.fa_3", "full_adder", "b"]], ["adder_4bit_27.s<4>", ["adder_4bit_27.fa_4", "adder_sign_extension", "s"], ["adder_5bit_13.fa_4", "full_adder", "b"], ["adder_5bit_13.fa_5", "adder_sign_extension", "b"]], ["adder_4bit_28.c<0>", ["adder_4bit_28.fa_1", "full_adder", "cin"], ["adder_4bit_28.ha_0", "half_adder", "cout"]], ["adder_4bit_28.c<1>", ["adder_4bit_28.fa_1", "full_adder", "cout"], ["adder_4bit_28.fa_2", "full_adder", "cin"]], ["adder_4bit_28.c<2>", ["adder_4bit_28.fa_2", "full_adder", "cout"], ["adder_4bit_28.fa_3", "full_adder", "cin"]], ["adder_4bit_28.c<3>", ["adder_4bit_28.fa_3", "full_adder", "cout"], ["adder_4bit_28.fa_4", "adder_sign_extension", "cin"]], ["adder_4bit_28.s<0>", ["adder_4bit_28.ha_0", "half_adder", "s"], ["adder_5bit_14.ha_0", "half_adder", "a"]], ["adder_4bit_28.s<1>", ["adder_4bit_28.fa_1", "full_adder", "s"], ["adder_5bit_14.fa_1", "full_adder", "a"]], ["adder_4bit_28.s<2>", ["adder_4bit_28.fa_2", "full_adder", "s"], ["adder_5bit_14.fa_2", "full_adder", "a"]], ["adder_4bit_28.s<3>", ["adder_4bit_28.fa_3", "full_adder", "s"], ["adder_5bit_14.fa_3", "full_adder", "a"]], ["adder_4bit_28.s<4>", ["adder_4bit_28.fa_4", "adder_sign_extension", "s"], ["adder_5bit_14.fa_4", "full_adder", "a"], ["adder_5bit_14.fa_5", "adder_sign_extension", "a"]], ["adder_4bit_29.c<0>", ["adder_4bit_29.fa_1", "full_adder", "cin"], ["adder_4bit_29.ha_0", "half_adder", "cout"]], ["adder_4bit_29.c<1>", ["adder_4bit_29.fa_1", "full_adder", "cout"], ["adder_4bit_29.fa_2", "full_adder", "cin"]], ["adder_4bit_29.c<2>", ["adder_4bit_29.fa_2", "full_adder", "cout"], ["adder_4bit_29.fa_3", "full_adder", "cin"]], ["adder_4bit_29.c<3>", ["adder_4bit_29.fa_3", "full_adder", "cout"], ["adder_4bit_29.fa_4", "adder_sign_extension", "cin"]], ["adder_4bit_29.s<0>", ["adder_4bit_29.ha_0", "half_adder", "s"], ["adder_5bit_14.ha_0", "half_adder", "b"]], ["adder_4bit_29.s<1>", ["adder_4bit_29.fa_1", "full_adder", "s"], ["adder_5bit_14.fa_1", "full_adder", "b"]], ["adder_4bit_29.s<2>", ["adder_4bit_29.fa_2", "full_adder", "s"], ["adder_5bit_14.fa_2", "full_adder", "b"]], ["adder_4bit_29.s<3>", ["adder_4bit_29.fa_3", "full_adder", "s"], ["adder_5bit_14.fa_3", "full_adder", "b"]], ["adder_4bit_29.s<4>", ["adder_4bit_29.fa_4", "adder_sign_extension", "s"], ["adder_5bit_14.fa_4", "full_adder", "b"], ["adder_5bit_14.fa_5", "adder_sign_extension", "b"]], ["adder_4bit_3.c<0>", ["adder_4bit_3.fa_1", "full_adder", "cin"], ["adder_4bit_3.ha_0", "half_adder", "cout"]], ["adder_4bit_3.c<1>", ["adder_4bit_3.fa_1", "full_adder", "cout"], ["adder_4bit_3.fa_2", "full_adder", "cin"]], ["adder_4bit_3.c<2>", ["adder_4bit_3.fa_2", "full_adder", "cout"], ["adder_4bit_3.fa_3", "full_adder", "cin"]], ["adder_4bit_3.c<3>", ["adder_4bit_3.fa_3", "full_adder", "cout"], ["adder_4bit_3.fa_4", "adder_sign_extension", "cin"]], ["adder_4bit_3.s<0>", ["adder_4bit_3.ha_0", "half_adder", "s"], ["adder_5bit_1.ha_0", "half_adder", "b"]], ["adder_4bit_3.s<1>", ["adder_4bit_3.fa_1", "full_adder", "s"], ["adder_5bit_1.fa_1", "full_adder", "b"]], ["adder_4bit_3.s<2>", ["adder_4bit_3.fa_2", "full_adder", "s"], ["adder_5bit_1.fa_2", "full_adder", "b"]], ["adder_4bit_3.s<3>", ["adder_4bit_3.fa_3", "full_adder", "s"], ["adder_5bit_1.fa_3", "full_adder", "b"]], ["adder_4bit_3.s<4>", ["adder_4bit_3.fa_4", "adder_sign_extension", "s"], ["adder_5bit_1.fa_4", "full_adder", "b"], ["adder_5bit_1.fa_5", "adder_sign_extension", "b"]], ["adder_4bit_30.c<0>", ["adder_4bit_30.fa_1", "full_adder", "cin"], ["adder_4bit_30.ha_0", "half_adder", "cout"]], ["adder_4bit_30.c<1>", ["adder_4bit_30.fa_1", "full_adder", "cout"], ["adder_4bit_30.fa_2", "full_adder", "cin"]], ["adder_4bit_30.c<2>", ["adder_4bit_30.fa_2", "full_adder", "cout"], ["adder_4bit_30.fa_3", "full_adder", "cin"]], ["adder_4bit_30.c<3>", ["adder_4bit_30.fa_3", "full_adder", "cout"], ["adder_4bit_30.fa_4", "adder_sign_extension", "cin"]], ["adder_4bit_30.s<0>", ["adder_4bit_30.ha_0", "half_adder", "s"], ["adder_5bit_15.ha_0", "half_adder", "a"]], ["adder_4bit_30.s<1>", ["adder_4bit_30.fa_1", "full_adder", "s"], ["adder_5bit_15.fa_1", "full_adder", "a"]], ["adder_4bit_30.s<2>", ["adder_4bit_30.fa_2", "full_adder", "s"], ["adder_5bit_15.fa_2", "full_adder", "a"]], ["adder_4bit_30.s<3>", ["adder_4bit_30.fa_3", "full_adder", "s"], ["adder_5bit_15.fa_3", "full_adder", "a"]], ["adder_4bit_30.s<4>", ["adder_4bit_30.fa_4", "adder_sign_extension", "s"], ["adder_5bit_15.fa_4", "full_adder", "a"], ["adder_5bit_15.fa_5", "adder_sign_extension", "a"]], ["adder_4bit_31.c<0>", ["adder_4bit_31.fa_1", "full_adder", "cin"], ["adder_4bit_31.ha_0", "half_adder", "cout"]], ["adder_4bit_31.c<1>", ["adder_4bit_31.fa_1", "full_adder", "cout"], ["adder_4bit_31.fa_2", "full_adder", "cin"]], ["adder_4bit_31.c<2>", ["adder_4bit_31.fa_2", "full_adder", "cout"], ["adder_4bit_31.fa_3", "full_adder", "cin"]], ["adder_4bit_31.c<3>", ["adder_4bit_31.fa_3", "full_adder", "cout"], ["adder_4bit_31.fa_4", "adder_sign_extension", "cin"]], ["adder_4bit_31.s<0>", ["adder_4bit_31.ha_0", "half_adder", "s"], ["adder_5bit_15.ha_0", "half_adder", "b"]], ["adder_4bit_31.s<1>", ["adder_4bit_31.fa_1", "full_adder", "s"], ["adder_5bit_15.fa_1", "full_adder", "b"]], ["adder_4bit_31.s<2>", ["adder_4bit_31.fa_2", "full_adder", "s"], ["adder_5bit_15.fa_2", "full_adder", "b"]], ["adder_4bit_31.s<3>", ["adder_4bit_31.fa_3", "full_adder", "s"], ["adder_5bit_15.fa_3", "full_adder", "b"]], ["adder_4bit_31.s<4>", ["adder_4bit_31.fa_4", "adder_sign_extension", "s"], ["adder_5bit_15.fa_4", "full_adder", "b"], ["adder_5bit_15.fa_5", "adder_sign_extension", "b"]], ["adder_4bit_4.c<0>", ["adder_4bit_4.fa_1", "full_adder", "cin"], ["adder_4bit_4.ha_0", "half_adder", "cout"]], ["adder_4bit_4.c<1>", ["adder_4bit_4.fa_1", "full_adder", "cout"], ["adder_4bit_4.fa_2", "full_adder", "cin"]], ["adder_4bit_4.c<2>", ["adder_4bit_4.fa_2", "full_adder", "cout"], ["adder_4bit_4.fa_3", "full_adder", "cin"]], ["adder_4bit_4.c<3>", ["adder_4bit_4.fa_3", "full_adder", "cout"], ["adder_4bit_4.fa_4", "adder_sign_extension", "cin"]], ["adder_4bit_4.s<0>", ["adder_4bit_4.ha_0", "half_adder", "s"], ["adder_5bit_2.ha_0", "half_adder", "a"]], ["adder_4bit_4.s<1>", ["adder_4bit_4.fa_1", "full_adder", "s"], ["adder_5bit_2.fa_1", "full_adder", "a"]], ["adder_4bit_4.s<2>", ["adder_4bit_4.fa_2", "full_adder", "s"], ["adder_5bit_2.fa_2", "full_adder", "a"]], ["adder_4bit_4.s<3>", ["adder_4bit_4.fa_3", "full_adder", "s"], ["adder_5bit_2.fa_3", "full_adder", "a"]], ["adder_4bit_4.s<4>", ["adder_4bit_4.fa_4", "adder_sign_extension", "s"], ["adder_5bit_2.fa_4", "full_adder", "a"], ["adder_5bit_2.fa_5", "adder_sign_extension", "a"]], ["adder_4bit_5.c<0>", ["adder_4bit_5.fa_1", "full_adder", "cin"], ["adder_4bit_5.ha_0", "half_adder", "cout"]], ["adder_4bit_5.c<1>", ["adder_4bit_5.fa_1", "full_adder", "cout"], ["adder_4bit_5.fa_2", "full_adder", "cin"]], ["adder_4bit_5.c<2>", ["adder_4bit_5.fa_2", "full_adder", "cout"], ["adder_4bit_5.fa_3", "full_adder", "cin"]], ["adder_4bit_5.c<3>", ["adder_4bit_5.fa_3", "full_adder", "cout"], ["adder_4bit_5.fa_4", "adder_sign_extension", "cin"]], ["adder_4bit_5.s<0>", ["adder_4bit_5.ha_0", "half_adder", "s"], ["adder_5bit_2.ha_0", "half_adder", "b"]], ["adder_4bit_5.s<1>", ["adder_4bit_5.fa_1", "full_adder", "s"], ["adder_5bit_2.fa_1", "full_adder", "b"]], ["adder_4bit_5.s<2>", ["adder_4bit_5.fa_2", "full_adder", "s"], ["adder_5bit_2.fa_2", "full_adder", "b"]], ["adder_4bit_5.s<3>", ["adder_4bit_5.fa_3", "full_adder", "s"], ["adder_5bit_2.fa_3", "full_adder", "b"]], ["adder_4bit_5.s<4>", ["adder_4bit_5.fa_4", "adder_sign_extension", "s"], ["adder_5bit_2.fa_4", "full_adder", "b"], ["adder_5bit_2.fa_5", "adder_sign_extension", "b"]], ["adder_4bit_6.c<0>", ["adder_4bit_6.fa_1", "full_adder", "cin"], ["adder_4bit_6.ha_0", "half_adder", "cout"]], ["adder_4bit_6.c<1>", ["adder_4bit_6.fa_1", "full_adder", "cout"], ["adder_4bit_6.fa_2", "full_adder", "cin"]], ["adder_4bit_6.c<2>", ["adder_4bit_6.fa_2", "full_adder", "cout"], ["adder_4bit_6.fa_3", "full_adder", "cin"]], ["adder_4bit_6.c<3>", ["adder_4bit_6.fa_3", "full_adder", "cout"], ["adder_4bit_6.fa_4", "adder_sign_extension", "cin"]], ["adder_4bit_6.s<0>", ["adder_4bit_6.ha_0", "half_adder", "s"], ["adder_5bit_3.ha_0", "half_adder", "a"]], ["adder_4bit_6.s<1>", ["adder_4bit_6.fa_1", "full_adder", "s"], ["adder_5bit_3.fa_1", "full_adder", "a"]], ["adder_4bit_6.s<2>", ["adder_4bit_6.fa_2", "full_adder", "s"], ["adder_5bit_3.fa_2", "full_adder", "a"]], ["adder_4bit_6.s<3>", ["adder_4bit_6.fa_3", "full_adder", "s"], ["adder_5bit_3.fa_3", "full_adder", "a"]], ["adder_4bit_6.s<4>", ["adder_4bit_6.fa_4", "adder_sign_extension", "s"], ["adder_5bit_3.fa_4", "full_adder", "a"], ["adder_5bit_3.fa_5", "adder_sign_extension", "a"]], ["adder_4bit_7.c<0>", ["adder_4bit_7.fa_1", "full_adder", "cin"], ["adder_4bit_7.ha_0", "half_adder", "cout"]], ["adder_4bit_7.c<1>", ["adder_4bit_7.fa_1", "full_adder", "cout"], ["adder_4bit_7.fa_2", "full_adder", "cin"]], ["adder_4bit_7.c<2>", ["adder_4bit_7.fa_2", "full_adder", "cout"], ["adder_4bit_7.fa_3", "full_adder", "cin"]], ["adder_4bit_7.c<3>", ["adder_4bit_7.fa_3", "full_adder", "cout"], ["adder_4bit_7.fa_4", "adder_sign_extension", "cin"]], ["adder_4bit_7.s<0>", ["adder_4bit_7.ha_0", "half_adder", "s"], ["adder_5bit_3.ha_0", "half_adder", "b"]], ["adder_4bit_7.s<1>", ["adder_4bit_7.fa_1", "full_adder", "s"], ["adder_5bit_3.fa_1", "full_adder", "b"]], ["adder_4bit_7.s<2>", ["adder_4bit_7.fa_2", "full_adder", "s"], ["adder_5bit_3.fa_2", "full_adder", "b"]], ["adder_4bit_7.s<3>", ["adder_4bit_7.fa_3", "full_adder", "s"], ["adder_5bit_3.fa_3", "full_adder", "b"]], ["adder_4bit_7.s<4>", ["adder_4bit_7.fa_4", "adder_sign_extension", "s"], ["adder_5bit_3.fa_4", "full_adder", "b"], ["adder_5bit_3.fa_5", "adder_sign_extension", "b"]], ["adder_4bit_8.c<0>", ["adder_4bit_8.fa_1", "full_adder", "cin"], ["adder_4bit_8.ha_0", "half_adder", "cout"]], ["adder_4bit_8.c<1>", ["adder_4bit_8.fa_1", "full_adder", "cout"], ["adder_4bit_8.fa_2", "full_adder", "cin"]], ["adder_4bit_8.c<2>", ["adder_4bit_8.fa_2", "full_adder", "cout"], ["adder_4bit_8.fa_3", "full_adder", "cin"]], ["adder_4bit_8.c<3>", ["adder_4bit_8.fa_3", "full_adder", "cout"], ["adder_4bit_8.fa_4", "adder_sign_extension", "cin"]], ["adder_4bit_8.s<0>", ["adder_4bit_8.ha_0", "half_adder", "s"], ["adder_5bit_4.ha_0", "half_adder", "a"]], ["adder_4bit_8.s<1>", ["adder_4bit_8.fa_1", "full_adder", "s"], ["adder_5bit_4.fa_1", "full_adder", "a"]], ["adder_4bit_8.s<2>", ["adder_4bit_8.fa_2", "full_adder", "s"], ["adder_5bit_4.fa_2", "full_adder", "a"]], ["adder_4bit_8.s<3>", ["adder_4bit_8.fa_3", "full_adder", "s"], ["adder_5bit_4.fa_3", "full_adder", "a"]], ["adder_4bit_8.s<4>", ["adder_4bit_8.fa_4", "adder_sign_extension", "s"], ["adder_5bit_4.fa_4", "full_adder", "a"], ["adder_5bit_4.fa_5", "adder_sign_extension", "a"]], ["adder_4bit_9.c<0>", ["adder_4bit_9.fa_1", "full_adder", "cin"], ["adder_4bit_9.ha_0", "half_adder", "cout"]], ["adder_4bit_9.c<1>", ["adder_4bit_9.fa_1", "full_adder", "cout"], ["adder_4bit_9.fa_2", "full_adder", "cin"]], ["adder_4bit_9.c<2>", ["adder_4bit_9.fa_2", "full_adder", "cout"], ["adder_4bit_9.fa_3", "full_adder", "cin"]], ["adder_4bit_9.c<3>", ["adder_4bit_9.fa_3", "full_adder", "cout"], ["adder_4bit_9.fa_4", "adder_sign_extension", "cin"]], ["adder_4bit_9.s<0>", ["adder_4bit_9.ha_0", "half_adder", "s"], ["adder_5bit_4.ha_0", "half_adder", "b"]], ["adder_4bit_9.s<1>", ["adder_4bit_9.fa_1", "full_adder", "s"], ["adder_5bit_4.fa_1", "full_adder", "b"]], ["adder_4bit_9.s<2>", ["adder_4bit_9.fa_2", "full_adder", "s"], ["adder_5bit_4.fa_2", "full_adder", "b"]], ["adder_4bit_9.s<3>", ["adder_4bit_9.fa_3", "full_adder", "s"], ["adder_5bit_4.fa_3", "full_adder", "b"]], ["adder_4bit_9.s<4>", ["adder_4bit_9.fa_4", "adder_sign_extension", "s"], ["adder_5bit_4.fa_4", "full_adder", "b"], ["adder_5bit_4.fa_5", "adder_sign_extension", "b"]], ["adder_5bit_0.c<0>", ["adder_5bit_0.fa_1", "full_adder", "cin"], ["adder_5bit_0.ha_0", "half_adder", "cout"]], ["adder_5bit_0.c<1>", ["adder_5bit_0.fa_1", "full_adder", "cout"], ["adder_5bit_0.fa_2", "full_adder", "cin"]], ["adder_5bit_0.c<2>", ["adder_5bit_0.fa_2", "full_adder", "cout"], ["adder_5bit_0.fa_3", "full_adder", "cin"]], ["adder_5bit_0.c<3>", ["adder_5bit_0.fa_3", "full_adder", "cout"], ["adder_5bit_0.fa_4", "full_adder", "cin"]], ["adder_5bit_0.c<4>", ["adder_5bit_0.fa_4", "full_adder", "cout"], ["adder_5bit_0.fa_5", "adder_sign_extension", "cin"]], ["adder_5bit_0.s<0>", ["adder_5bit_0.ha_0", "half_adder", "s"], ["adder_6bit_0.ha_0", "half_adder", "a"]], ["adder_5bit_0.s<1>", ["adder_5bit_0.fa_1", "full_adder", "s"], ["adder_6bit_0.fa_1", "full_adder", "a"]], ["adder_5bit_0.s<2>", ["adder_5bit_0.fa_2", "full_adder", "s"], ["adder_6bit_0.fa_2", "full_adder", "a"]], ["adder_5bit_0.s<3>", ["adder_5bit_0.fa_3", "full_adder", "s"], ["adder_6bit_0.fa_3", "full_adder", "a"]], ["adder_5bit_0.s<4>", ["adder_5bit_0.fa_4", "full_adder", "s"], ["adder_6bit_0.fa_4", "full_adder", "a"]], ["adder_5bit_0.s<5>", ["adder_5bit_0.fa_5", "adder_sign_extension", "s"], ["adder_6bit_0.fa_5", "full_adder", "a"], ["adder_6bit_0.fa_6", "adder_sign_extension", "a"]], ["adder_5bit_1.c<0>", ["adder_5bit_1.fa_1", "full_adder", "cin"], ["adder_5bit_1.ha_0", "half_adder", "cout"]], ["adder_5bit_1.c<1>", ["adder_5bit_1.fa_1", "full_adder", "cout"], ["adder_5bit_1.fa_2", "full_adder", "cin"]], ["adder_5bit_1.c<2>", ["adder_5bit_1.fa_2", "full_adder", "cout"], ["adder_5bit_1.fa_3", "full_adder", "cin"]], ["adder_5bit_1.c<3>", ["adder_5bit_1.fa_3", "full_adder", "cout"], ["adder_5bit_1.fa_4", "full_adder", "cin"]], ["adder_5bit_1.c<4>", ["adder_5bit_1.fa_4", "full_adder", "cout"], ["adder_5bit_1.fa_5", "adder_sign_extension", "cin"]], ["adder_5bit_1.s<0>", ["adder_5bit_1.ha_0", "half_adder", "s"], ["adder_6bit_0.ha_0", "half_adder", "b"]], ["adder_5bit_1.s<1>", ["adder_5bit_1.fa_1", "full_adder", "s"], ["adder_6bit_0.fa_1", "full_adder", "b"]], ["adder_5bit_1.s<2>", ["adder_5bit_1.fa_2", "full_adder", "s"], ["adder_6bit_0.fa_2", "full_adder", "b"]], ["adder_5bit_1.s<3>", ["adder_5bit_1.fa_3", "full_adder", "s"], ["adder_6bit_0.fa_3", "full_adder", "b"]], ["adder_5bit_1.s<4>", ["adder_5bit_1.fa_4", "full_adder", "s"], ["adder_6bit_0.fa_4", "full_adder", "b"]], ["adder_5bit_1.s<5>", ["adder_5bit_1.fa_5", "adder_sign_extension", "s"], ["adder_6bit_0.fa_5", "full_adder", "b"], ["adder_6bit_0.fa_6", "adder_sign_extension", "b"]], ["adder_5bit_10.c<0>", ["adder_5bit_10.fa_1", "full_adder", "cin"], ["adder_5bit_10.ha_0", "half_adder", "cout"]], ["adder_5bit_10.c<1>", ["adder_5bit_10.fa_1", "full_adder", "cout"], ["adder_5bit_10.fa_2", "full_adder", "cin"]], ["adder_5bit_10.c<2>", ["adder_5bit_10.fa_2", "full_adder", "cout"], ["adder_5bit_10.fa_3", "full_adder", "cin"]], ["adder_5bit_10.c<3>", ["adder_5bit_10.fa_3", "full_adder", "cout"], ["adder_5bit_10.fa_4", "full_adder", "cin"]], ["adder_5bit_10.c<4>", ["adder_5bit_10.fa_4", "full_adder", "cout"], ["adder_5bit_10.fa_5", "adder_sign_extension", "cin"]], ["adder_5bit_10.s<0>", ["adder_5bit_10.ha_0", "half_adder", "s"], ["adder_6bit_5.ha_0", "half_adder", "a"]], ["adder_5bit_10.s<1>", ["adder_5bit_10.fa_1", "full_adder", "s"], ["adder_6bit_5.fa_1", "full_adder", "a"]], ["adder_5bit_10.s<2>", ["adder_5bit_10.fa_2", "full_adder", "s"], ["adder_6bit_5.fa_2", "full_adder", "a"]], ["adder_5bit_10.s<3>", ["adder_5bit_10.fa_3", "full_adder", "s"], ["adder_6bit_5.fa_3", "full_adder", "a"]], ["adder_5bit_10.s<4>", ["adder_5bit_10.fa_4", "full_adder", "s"], ["adder_6bit_5.fa_4", "full_adder", "a"]], ["adder_5bit_10.s<5>", ["adder_5bit_10.fa_5", "adder_sign_extension", "s"], ["adder_6bit_5.fa_5", "full_adder", "a"], ["adder_6bit_5.fa_6", "adder_sign_extension", "a"]], ["adder_5bit_11.c<0>", ["adder_5bit_11.fa_1", "full_adder", "cin"], ["adder_5bit_11.ha_0", "half_adder", "cout"]], ["adder_5bit_11.c<1>", ["adder_5bit_11.fa_1", "full_adder", "cout"], ["adder_5bit_11.fa_2", "full_adder", "cin"]], ["adder_5bit_11.c<2>", ["adder_5bit_11.fa_2", "full_adder", "cout"], ["adder_5bit_11.fa_3", "full_adder", "cin"]], ["adder_5bit_11.c<3>", ["adder_5bit_11.fa_3", "full_adder", "cout"], ["adder_5bit_11.fa_4", "full_adder", "cin"]], ["adder_5bit_11.c<4>", ["adder_5bit_11.fa_4", "full_adder", "cout"], ["adder_5bit_11.fa_5", "adder_sign_extension", "cin"]], ["adder_5bit_11.s<0>", ["adder_5bit_11.ha_0", "half_adder", "s"], ["adder_6bit_5.ha_0", "half_adder", "b"]], ["adder_5bit_11.s<1>", ["adder_5bit_11.fa_1", "full_adder", "s"], ["adder_6bit_5.fa_1", "full_adder", "b"]], ["adder_5bit_11.s<2>", ["adder_5bit_11.fa_2", "full_adder", "s"], ["adder_6bit_5.fa_2", "full_adder", "b"]], ["adder_5bit_11.s<3>", ["adder_5bit_11.fa_3", "full_adder", "s"], ["adder_6bit_5.fa_3", "full_adder", "b"]], ["adder_5bit_11.s<4>", ["adder_5bit_11.fa_4", "full_adder", "s"], ["adder_6bit_5.fa_4", "full_adder", "b"]], ["adder_5bit_11.s<5>", ["adder_5bit_11.fa_5", "adder_sign_extension", "s"], ["adder_6bit_5.fa_5", "full_adder", "b"], ["adder_6bit_5.fa_6", "adder_sign_extension", "b"]], ["adder_5bit_12.c<0>", ["adder_5bit_12.fa_1", "full_adder", "cin"], ["adder_5bit_12.ha_0", "half_adder", "cout"]], ["adder_5bit_12.c<1>", ["adder_5bit_12.fa_1", "full_adder", "cout"], ["adder_5bit_12.fa_2", "full_adder", "cin"]], ["adder_5bit_12.c<2>", ["adder_5bit_12.fa_2", "full_adder", "cout"], ["adder_5bit_12.fa_3", "full_adder", "cin"]], ["adder_5bit_12.c<3>", ["adder_5bit_12.fa_3", "full_adder", "cout"], ["adder_5bit_12.fa_4", "full_adder", "cin"]], ["adder_5bit_12.c<4>", ["adder_5bit_12.fa_4", "full_adder", "cout"], ["adder_5bit_12.fa_5", "adder_sign_extension", "cin"]], ["adder_5bit_12.s<0>", ["adder_5bit_12.ha_0", "half_adder", "s"], ["adder_6bit_6.ha_0", "half_adder", "a"]], ["adder_5bit_12.s<1>", ["adder_5bit_12.fa_1", "full_adder", "s"], ["adder_6bit_6.fa_1", "full_adder", "a"]], ["adder_5bit_12.s<2>", ["adder_5bit_12.fa_2", "full_adder", "s"], ["adder_6bit_6.fa_2", "full_adder", "a"]], ["adder_5bit_12.s<3>", ["adder_5bit_12.fa_3", "full_adder", "s"], ["adder_6bit_6.fa_3", "full_adder", "a"]], ["adder_5bit_12.s<4>", ["adder_5bit_12.fa_4", "full_adder", "s"], ["adder_6bit_6.fa_4", "full_adder", "a"]], ["adder_5bit_12.s<5>", ["adder_5bit_12.fa_5", "adder_sign_extension", "s"], ["adder_6bit_6.fa_5", "full_adder", "a"], ["adder_6bit_6.fa_6", "adder_sign_extension", "a"]], ["adder_5bit_13.c<0>", ["adder_5bit_13.fa_1", "full_adder", "cin"], ["adder_5bit_13.ha_0", "half_adder", "cout"]], ["adder_5bit_13.c<1>", ["adder_5bit_13.fa_1", "full_adder", "cout"], ["adder_5bit_13.fa_2", "full_adder", "cin"]], ["adder_5bit_13.c<2>", ["adder_5bit_13.fa_2", "full_adder", "cout"], ["adder_5bit_13.fa_3", "full_adder", "cin"]], ["adder_5bit_13.c<3>", ["adder_5bit_13.fa_3", "full_adder", "cout"], ["adder_5bit_13.fa_4", "full_adder", "cin"]], ["adder_5bit_13.c<4>", ["adder_5bit_13.fa_4", "full_adder", "cout"], ["adder_5bit_13.fa_5", "adder_sign_extension", "cin"]], ["adder_5bit_13.s<0>", ["adder_5bit_13.ha_0", "half_adder", "s"], ["adder_6bit_6.ha_0", "half_adder", "b"]], ["adder_5bit_13.s<1>", ["adder_5bit_13.fa_1", "full_adder", "s"], ["adder_6bit_6.fa_1", "full_adder", "b"]], ["adder_5bit_13.s<2>", ["adder_5bit_13.fa_2", "full_adder", "s"], ["adder_6bit_6.fa_2", "full_adder", "b"]], ["adder_5bit_13.s<3>", ["adder_5bit_13.fa_3", "full_adder", "s"], ["adder_6bit_6.fa_3", "full_adder", "b"]], ["adder_5bit_13.s<4>", ["adder_5bit_13.fa_4", "full_adder", "s"], ["adder_6bit_6.fa_4", "full_adder", "b"]], ["adder_5bit_13.s<5>", ["adder_5bit_13.fa_5", "adder_sign_extension", "s"], ["adder_6bit_6.fa_5", "full_adder", "b"], ["adder_6bit_6.fa_6", "adder_sign_extension", "b"]], ["adder_5bit_14.c<0>", ["adder_5bit_14.fa_1", "full_adder", "cin"], ["adder_5bit_14.ha_0", "half_adder", "cout"]], ["adder_5bit_14.c<1>", ["adder_5bit_14.fa_1", "full_adder", "cout"], ["adder_5bit_14.fa_2", "full_adder", "cin"]], ["adder_5bit_14.c<2>", ["adder_5bit_14.fa_2", "full_adder", "cout"], ["adder_5bit_14.fa_3", "full_adder", "cin"]], ["adder_5bit_14.c<3>", ["adder_5bit_14.fa_3", "full_adder", "cout"], ["adder_5bit_14.fa_4", "full_adder", "cin"]], ["adder_5bit_14.c<4>", ["adder_5bit_14.fa_4", "full_adder", "cout"], ["adder_5bit_14.fa_5", "adder_sign_extension", "cin"]], ["adder_5bit_14.s<0>", ["adder_5bit_14.ha_0", "half_adder", "s"], ["adder_6bit_7.ha_0", "half_adder", "a"]], ["adder_5bit_14.s<1>", ["adder_5bit_14.fa_1", "full_adder", "s"], ["adder_6bit_7.fa_1", "full_adder", "a"]], ["adder_5bit_14.s<2>", ["adder_5bit_14.fa_2", "full_adder", "s"], ["adder_6bit_7.fa_2", "full_adder", "a"]], ["adder_5bit_14.s<3>", ["adder_5bit_14.fa_3", "full_adder", "s"], ["adder_6bit_7.fa_3", "full_adder", "a"]], ["adder_5bit_14.s<4>", ["adder_5bit_14.fa_4", "full_adder", "s"], ["adder_6bit_7.fa_4", "full_adder", "a"]], ["adder_5bit_14.s<5>", ["adder_5bit_14.fa_5", "adder_sign_extension", "s"], ["adder_6bit_7.fa_5", "full_adder", "a"], ["adder_6bit_7.fa_6", "adder_sign_extension", "a"]], ["adder_5bit_15.c<0>", ["adder_5bit_15.fa_1", "full_adder", "cin"], ["adder_5bit_15.ha_0", "half_adder", "cout"]], ["adder_5bit_15.c<1>", ["adder_5bit_15.fa_1", "full_adder", "cout"], ["adder_5bit_15.fa_2", "full_adder", "cin"]], ["adder_5bit_15.c<2>", ["adder_5bit_15.fa_2", "full_adder", "cout"], ["adder_5bit_15.fa_3", "full_adder", "cin"]], ["adder_5bit_15.c<3>", ["adder_5bit_15.fa_3", "full_adder", "cout"], ["adder_5bit_15.fa_4", "full_adder", "cin"]], ["adder_5bit_15.c<4>", ["adder_5bit_15.fa_4", "full_adder", "cout"], ["adder_5bit_15.fa_5", "adder_sign_extension", "cin"]], ["adder_5bit_15.s<0>", ["adder_5bit_15.ha_0", "half_adder", "s"], ["adder_6bit_7.ha_0", "half_adder", "b"]], ["adder_5bit_15.s<1>", ["adder_5bit_15.fa_1", "full_adder", "s"], ["adder_6bit_7.fa_1", "full_adder", "b"]], ["adder_5bit_15.s<2>", ["adder_5bit_15.fa_2", "full_adder", "s"], ["adder_6bit_7.fa_2", "full_adder", "b"]], ["adder_5bit_15.s<3>", ["adder_5bit_15.fa_3", "full_adder", "s"], ["adder_6bit_7.fa_3", "full_adder", "b"]], ["adder_5bit_15.s<4>", ["adder_5bit_15.fa_4", "full_adder", "s"], ["adder_6bit_7.fa_4", "full_adder", "b"]], ["adder_5bit_15.s<5>", ["adder_5bit_15.fa_5", "adder_sign_extension", "s"], ["adder_6bit_7.fa_5", "full_adder", "b"], ["adder_6bit_7.fa_6", "adder_sign_extension", "b"]], ["adder_5bit_2.c<0>", ["adder_5bit_2.fa_1", "full_adder", "cin"], ["adder_5bit_2.ha_0", "half_adder", "cout"]], ["adder_5bit_2.c<1>", ["adder_5bit_2.fa_1", "full_adder", "cout"], ["adder_5bit_2.fa_2", "full_adder", "cin"]], ["adder_5bit_2.c<2>", ["adder_5bit_2.fa_2", "full_adder", "cout"], ["adder_5bit_2.fa_3", "full_adder", "cin"]], ["adder_5bit_2.c<3>", ["adder_5bit_2.fa_3", "full_adder", "cout"], ["adder_5bit_2.fa_4", "full_adder", "cin"]], ["adder_5bit_2.c<4>", ["adder_5bit_2.fa_4", "full_adder", "cout"], ["adder_5bit_2.fa_5", "adder_sign_extension", "cin"]], ["adder_5bit_2.s<0>", ["adder_5bit_2.ha_0", "half_adder", "s"], ["adder_6bit_1.ha_0", "half_adder", "a"]], ["adder_5bit_2.s<1>", ["adder_5bit_2.fa_1", "full_adder", "s"], ["adder_6bit_1.fa_1", "full_adder", "a"]], ["adder_5bit_2.s<2>", ["adder_5bit_2.fa_2", "full_adder", "s"], ["adder_6bit_1.fa_2", "full_adder", "a"]], ["adder_5bit_2.s<3>", ["adder_5bit_2.fa_3", "full_adder", "s"], ["adder_6bit_1.fa_3", "full_adder", "a"]], ["adder_5bit_2.s<4>", ["adder_5bit_2.fa_4", "full_adder", "s"], ["adder_6bit_1.fa_4", "full_adder", "a"]], ["adder_5bit_2.s<5>", ["adder_5bit_2.fa_5", "adder_sign_extension", "s"], ["adder_6bit_1.fa_5", "full_adder", "a"], ["adder_6bit_1.fa_6", "adder_sign_extension", "a"]], ["adder_5bit_3.c<0>", ["adder_5bit_3.fa_1", "full_adder", "cin"], ["adder_5bit_3.ha_0", "half_adder", "cout"]], ["adder_5bit_3.c<1>", ["adder_5bit_3.fa_1", "full_adder", "cout"], ["adder_5bit_3.fa_2", "full_adder", "cin"]], ["adder_5bit_3.c<2>", ["adder_5bit_3.fa_2", "full_adder", "cout"], ["adder_5bit_3.fa_3", "full_adder", "cin"]], ["adder_5bit_3.c<3>", ["adder_5bit_3.fa_3", "full_adder", "cout"], ["adder_5bit_3.fa_4", "full_adder", "cin"]], ["adder_5bit_3.c<4>", ["adder_5bit_3.fa_4", "full_adder", "cout"], ["adder_5bit_3.fa_5", "adder_sign_extension", "cin"]], ["adder_5bit_3.s<0>", ["adder_5bit_3.ha_0", "half_adder", "s"], ["adder_6bit_1.ha_0", "half_adder", "b"]], ["adder_5bit_3.s<1>", ["adder_5bit_3.fa_1", "full_adder", "s"], ["adder_6bit_1.fa_1", "full_adder", "b"]], ["adder_5bit_3.s<2>", ["adder_5bit_3.fa_2", "full_adder", "s"], ["adder_6bit_1.fa_2", "full_adder", "b"]], ["adder_5bit_3.s<3>", ["adder_5bit_3.fa_3", "full_adder", "s"], ["adder_6bit_1.fa_3", "full_adder", "b"]], ["adder_5bit_3.s<4>", ["adder_5bit_3.fa_4", "full_adder", "s"], ["adder_6bit_1.fa_4", "full_adder", "b"]], ["adder_5bit_3.s<5>", ["adder_5bit_3.fa_5", "adder_sign_extension", "s"], ["adder_6bit_1.fa_5", "full_adder", "b"], ["adder_6bit_1.fa_6", "adder_sign_extension", "b"]], ["adder_5bit_4.c<0>", ["adder_5bit_4.fa_1", "full_adder", "cin"], ["adder_5bit_4.ha_0", "half_adder", "cout"]], ["adder_5bit_4.c<1>", ["adder_5bit_4.fa_1", "full_adder", "cout"], ["adder_5bit_4.fa_2", "full_adder", "cin"]], ["adder_5bit_4.c<2>", ["adder_5bit_4.fa_2", "full_adder", "cout"], ["adder_5bit_4.fa_3", "full_adder", "cin"]], ["adder_5bit_4.c<3>", ["adder_5bit_4.fa_3", "full_adder", "cout"], ["adder_5bit_4.fa_4", "full_adder", "cin"]], ["adder_5bit_4.c<4>", ["adder_5bit_4.fa_4", "full_adder", "cout"], ["adder_5bit_4.fa_5", "adder_sign_extension", "cin"]], ["adder_5bit_4.s<0>", ["adder_5bit_4.ha_0", "half_adder", "s"], ["adder_6bit_2.ha_0", "half_adder", "a"]], ["adder_5bit_4.s<1>", ["adder_5bit_4.fa_1", "full_adder", "s"], ["adder_6bit_2.fa_1", "full_adder", "a"]], ["adder_5bit_4.s<2>", ["adder_5bit_4.fa_2", "full_adder", "s"], ["adder_6bit_2.fa_2", "full_adder", "a"]], ["adder_5bit_4.s<3>", ["adder_5bit_4.fa_3", "full_adder", "s"], ["adder_6bit_2.fa_3", "full_adder", "a"]], ["adder_5bit_4.s<4>", ["adder_5bit_4.fa_4", "full_adder", "s"], ["adder_6bit_2.fa_4", "full_adder", "a"]], ["adder_5bit_4.s<5>", ["adder_5bit_4.fa_5", "adder_sign_extension", "s"], ["adder_6bit_2.fa_5", "full_adder", "a"], ["adder_6bit_2.fa_6", "adder_sign_extension", "a"]], ["adder_5bit_5.c<0>", ["adder_5bit_5.fa_1", "full_adder", "cin"], ["adder_5bit_5.ha_0", "half_adder", "cout"]], ["adder_5bit_5.c<1>", ["adder_5bit_5.fa_1", "full_adder", "cout"], ["adder_5bit_5.fa_2", "full_adder", "cin"]], ["adder_5bit_5.c<2>", ["adder_5bit_5.fa_2", "full_adder", "cout"], ["adder_5bit_5.fa_3", "full_adder", "cin"]], ["adder_5bit_5.c<3>", ["adder_5bit_5.fa_3", "full_adder", "cout"], ["adder_5bit_5.fa_4", "full_adder", "cin"]], ["adder_5bit_5.c<4>", ["adder_5bit_5.fa_4", "full_adder", "cout"], ["adder_5bit_5.fa_5", "adder_sign_extension", "cin"]], ["adder_5bit_5.s<0>", ["adder_5bit_5.ha_0", "half_adder", "s"], ["adder_6bit_2.ha_0", "half_adder", "b"]], ["adder_5bit_5.s<1>", ["adder_5bit_5.fa_1", "full_adder", "s"], ["adder_6bit_2.fa_1", "full_adder", "b"]], ["adder_5bit_5.s<2>", ["adder_5bit_5.fa_2", "full_adder", "s"], ["adder_6bit_2.fa_2", "full_adder", "b"]], ["adder_5bit_5.s<3>", ["adder_5bit_5.fa_3", "full_adder", "s"], ["adder_6bit_2.fa_3", "full_adder", "b"]], ["adder_5bit_5.s<4>", ["adder_5bit_5.fa_4", "full_adder", "s"], ["adder_6bit_2.fa_4", "full_adder", "b"]], ["adder_5bit_5.s<5>", ["adder_5bit_5.fa_5", "adder_sign_extension", "s"], ["adder_6bit_2.fa_5", "full_adder", "b"], ["adder_6bit_2.fa_6", "adder_sign_extension", "b"]], ["adder_5bit_6.c<0>", ["adder_5bit_6.fa_1", "full_adder", "cin"], ["adder_5bit_6.ha_0", "half_adder", "cout"]], ["adder_5bit_6.c<1>", ["adder_5bit_6.fa_1", "full_adder", "cout"], ["adder_5bit_6.fa_2", "full_adder", "cin"]], ["adder_5bit_6.c<2>", ["adder_5bit_6.fa_2", "full_adder", "cout"], ["adder_5bit_6.fa_3", "full_adder", "cin"]], ["adder_5bit_6.c<3>", ["adder_5bit_6.fa_3", "full_adder", "cout"], ["adder_5bit_6.fa_4", "full_adder", "cin"]], ["adder_5bit_6.c<4>", ["adder_5bit_6.fa_4", "full_adder", "cout"], ["adder_5bit_6.fa_5", "adder_sign_extension", "cin"]], ["adder_5bit_6.s<0>", ["adder_5bit_6.ha_0", "half_adder", "s"], ["adder_6bit_3.ha_0", "half_adder", "a"]], ["adder_5bit_6.s<1>", ["adder_5bit_6.fa_1", "full_adder", "s"], ["adder_6bit_3.fa_1", "full_adder", "a"]], ["adder_5bit_6.s<2>", ["adder_5bit_6.fa_2", "full_adder", "s"], ["adder_6bit_3.fa_2", "full_adder", "a"]], ["adder_5bit_6.s<3>", ["adder_5bit_6.fa_3", "full_adder", "s"], ["adder_6bit_3.fa_3", "full_adder", "a"]], ["adder_5bit_6.s<4>", ["adder_5bit_6.fa_4", "full_adder", "s"], ["adder_6bit_3.fa_4", "full_adder", "a"]], ["adder_5bit_6.s<5>", ["adder_5bit_6.fa_5", "adder_sign_extension", "s"], ["adder_6bit_3.fa_5", "full_adder", "a"], ["adder_6bit_3.fa_6", "adder_sign_extension", "a"]], ["adder_5bit_7.c<0>", ["adder_5bit_7.fa_1", "full_adder", "cin"], ["adder_5bit_7.ha_0", "half_adder", "cout"]], ["adder_5bit_7.c<1>", ["adder_5bit_7.fa_1", "full_adder", "cout"], ["adder_5bit_7.fa_2", "full_adder", "cin"]], ["adder_5bit_7.c<2>", ["adder_5bit_7.fa_2", "full_adder", "cout"], ["adder_5bit_7.fa_3", "full_adder", "cin"]], ["adder_5bit_7.c<3>", ["adder_5bit_7.fa_3", "full_adder", "cout"], ["adder_5bit_7.fa_4", "full_adder", "cin"]], ["adder_5bit_7.c<4>", ["adder_5bit_7.fa_4", "full_adder", "cout"], ["adder_5bit_7.fa_5", "adder_sign_extension", "cin"]], ["adder_5bit_7.s<0>", ["adder_5bit_7.ha_0", "half_adder", "s"], ["adder_6bit_3.ha_0", "half_adder", "b"]], ["adder_5bit_7.s<1>", ["adder_5bit_7.fa_1", "full_adder", "s"], ["adder_6bit_3.fa_1", "full_adder", "b"]], ["adder_5bit_7.s<2>", ["adder_5bit_7.fa_2", "full_adder", "s"], ["adder_6bit_3.fa_2", "full_adder", "b"]], ["adder_5bit_7.s<3>", ["adder_5bit_7.fa_3", "full_adder", "s"], ["adder_6bit_3.fa_3", "full_adder", "b"]], ["adder_5bit_7.s<4>", ["adder_5bit_7.fa_4", "full_adder", "s"], ["adder_6bit_3.fa_4", "full_adder", "b"]], ["adder_5bit_7.s<5>", ["adder_5bit_7.fa_5", "adder_sign_extension", "s"], ["adder_6bit_3.fa_5", "full_adder", "b"], ["adder_6bit_3.fa_6", "adder_sign_extension", "b"]], ["adder_5bit_8.c<0>", ["adder_5bit_8.fa_1", "full_adder", "cin"], ["adder_5bit_8.ha_0", "half_adder", "cout"]], ["adder_5bit_8.c<1>", ["adder_5bit_8.fa_1", "full_adder", "cout"], ["adder_5bit_8.fa_2", "full_adder", "cin"]], ["adder_5bit_8.c<2>", ["adder_5bit_8.fa_2", "full_adder", "cout"], ["adder_5bit_8.fa_3", "full_adder", "cin"]], ["adder_5bit_8.c<3>", ["adder_5bit_8.fa_3", "full_adder", "cout"], ["adder_5bit_8.fa_4", "full_adder", "cin"]], ["adder_5bit_8.c<4>", ["adder_5bit_8.fa_4", "full_adder", "cout"], ["adder_5bit_8.fa_5", "adder_sign_extension", "cin"]], ["adder_5bit_8.s<0>", ["adder_5bit_8.ha_0", "half_adder", "s"], ["adder_6bit_4.ha_0", "half_adder", "a"]], ["adder_5bit_8.s<1>", ["adder_5bit_8.fa_1", "full_adder", "s"], ["adder_6bit_4.fa_1", "full_adder", "a"]], ["adder_5bit_8.s<2>", ["adder_5bit_8.fa_2", "full_adder", "s"], ["adder_6bit_4.fa_2", "full_adder", "a"]], ["adder_5bit_8.s<3>", ["adder_5bit_8.fa_3", "full_adder", "s"], ["adder_6bit_4.fa_3", "full_adder", "a"]], ["adder_5bit_8.s<4>", ["adder_5bit_8.fa_4", "full_adder", "s"], ["adder_6bit_4.fa_4", "full_adder", "a"]], ["adder_5bit_8.s<5>", ["adder_5bit_8.fa_5", "adder_sign_extension", "s"], ["adder_6bit_4.fa_5", "full_adder", "a"], ["adder_6bit_4.fa_6", "adder_sign_extension", "a"]], ["adder_5bit_9.c<0>", ["adder_5bit_9.fa_1", "full_adder", "cin"], ["adder_5bit_9.ha_0", "half_adder", "cout"]], ["adder_5bit_9.c<1>", ["adder_5bit_9.fa_1", "full_adder", "cout"], ["adder_5bit_9.fa_2", "full_adder", "cin"]], ["adder_5bit_9.c<2>", ["adder_5bit_9.fa_2", "full_adder", "cout"], ["adder_5bit_9.fa_3", "full_adder", "cin"]], ["adder_5bit_9.c<3>", ["adder_5bit_9.fa_3", "full_adder", "cout"], ["adder_5bit_9.fa_4", "full_adder", "cin"]], ["adder_5bit_9.c<4>", ["adder_5bit_9.fa_4", "full_adder", "cout"], ["adder_5bit_9.fa_5", "adder_sign_extension", "cin"]], ["adder_5bit_9.s<0>", ["adder_5bit_9.ha_0", "half_adder", "s"], ["adder_6bit_4.ha_0", "half_adder", "b"]], ["adder_5bit_9.s<1>", ["adder_5bit_9.fa_1", "full_adder", "s"], ["adder_6bit_4.fa_1", "full_adder", "b"]], ["adder_5bit_9.s<2>", ["adder_5bit_9.fa_2", "full_adder", "s"], ["adder_6bit_4.fa_2", "full_adder", "b"]], ["adder_5bit_9.s<3>", ["adder_5bit_9.fa_3", "full_adder", "s"], ["adder_6bit_4.fa_3", "full_adder", "b"]], ["adder_5bit_9.s<4>", ["adder_5bit_9.fa_4", "full_adder", "s"], ["adder_6bit_4.fa_4", "full_adder", "b"]], ["adder_5bit_9.s<5>", ["adder_5bit_9.fa_5", "adder_sign_extension", "s"], ["adder_6bit_4.fa_5", "full_adder", "b"], ["adder_6bit_4.fa_6", "adder_sign_extension", "b"]], ["adder_6bit_0.c<0>", ["adder_6bit_0.fa_1", "full_adder", "cin"], ["adder_6bit_0.ha_0", "half_adder", "cout"]], ["adder_6bit_0.c<1>", ["adder_6bit_0.fa_1", "full_adder", "cout"], ["adder_6bit_0.fa_2", "full_adder", "cin"]], ["adder_6bit_0.c<2>", ["adder_6bit_0.fa_2", "full_adder", "cout"], ["adder_6bit_0.fa_3", "full_adder", "cin"]], ["adder_6bit_0.c<3>", ["adder_6bit_0.fa_3", "full_adder", "cout"], ["adder_6bit_0.fa_4", "full_adder", "cin"]], ["adder_6bit_0.c<4>", ["adder_6bit_0.fa_4", "full_adder", "cout"], ["adder_6bit_0.fa_5", "full_adder", "cin"]], ["adder_6bit_0.c<5>", ["adder_6bit_0.fa_5", "full_adder", "cout"], ["adder_6bit_0.fa_6", "adder_sign_extension", "cin"]], ["adder_6bit_0.s<0>", ["adder_6bit_0.ha_0", "half_adder", "s"], ["adder_7bit_0.ha_0", "half_adder", "a"]], ["adder_6bit_0.s<1>", ["adder_6bit_0.fa_1", "full_adder", "s"], ["adder_7bit_0.fa_1", "full_adder", "a"]], ["adder_6bit_0.s<2>", ["adder_6bit_0.fa_2", "full_adder", "s"], ["adder_7bit_0.fa_2", "full_adder", "a"]], ["adder_6bit_0.s<3>", ["adder_6bit_0.fa_3", "full_adder", "s"], ["adder_7bit_0.fa_3", "full_adder", "a"]], ["adder_6bit_0.s<4>", ["adder_6bit_0.fa_4", "full_adder", "s"], ["adder_7bit_0.fa_4", "full_adder", "a"]], ["adder_6bit_0.s<5>", ["adder_6bit_0.fa_5", "full_adder", "s"], ["adder_7bit_0.fa_5", "full_adder", "a"]], ["adder_6bit_0.s<6>", ["adder_6bit_0.fa_6", "adder_sign_extension", "s"], ["adder_7bit_0.fa_6", "full_adder", "a"], ["adder_7bit_0.fa_7", "adder_sign_extension", "a"]], ["adder_6bit_1.c<0>", ["adder_6bit_1.fa_1", "full_adder", "cin"], ["adder_6bit_1.ha_0", "half_adder", "cout"]], ["adder_6bit_1.c<1>", ["adder_6bit_1.fa_1", "full_adder", "cout"], ["adder_6bit_1.fa_2", "full_adder", "cin"]], ["adder_6bit_1.c<2>", ["adder_6bit_1.fa_2", "full_adder", "cout"], ["adder_6bit_1.fa_3", "full_adder", "cin"]], ["adder_6bit_1.c<3>", ["adder_6bit_1.fa_3", "full_adder", "cout"], ["adder_6bit_1.fa_4", "full_adder", "cin"]], ["adder_6bit_1.c<4>", ["adder_6bit_1.fa_4", "full_adder", "cout"], ["adder_6bit_1.fa_5", "full_adder", "cin"]], ["adder_6bit_1.c<5>", ["adder_6bit_1.fa_5", "full_adder", "cout"], ["adder_6bit_1.fa_6", "adder_sign_extension", "cin"]], ["adder_6bit_1.s<0>", ["adder_6bit_1.ha_0", "half_adder", "s"], ["adder_7bit_0.ha_0", "half_adder", "b"]], ["adder_6bit_1.s<1>", ["adder_6bit_1.fa_1", "full_adder", "s"], ["adder_7bit_0.fa_1", "full_adder", "b"]], ["adder_6bit_1.s<2>", ["adder_6bit_1.fa_2", "full_adder", "s"], ["adder_7bit_0.fa_2", "full_adder", "b"]], ["adder_6bit_1.s<3>", ["adder_6bit_1.fa_3", "full_adder", "s"], ["adder_7bit_0.fa_3", "full_adder", "b"]], ["adder_6bit_1.s<4>", ["adder_6bit_1.fa_4", "full_adder", "s"], ["adder_7bit_0.fa_4", "full_adder", "b"]], ["adder_6bit_1.s<5>", ["adder_6bit_1.fa_5", "full_adder", "s"], ["adder_7bit_0.fa_5", "full_adder", "b"]], ["adder_6bit_1.s<6>", ["adder_6bit_1.fa_6", "adder_sign_extension", "s"], ["adder_7bit_0.fa_6", "full_adder", "b"], ["adder_7bit_0.fa_7", "adder_sign_extension", "b"]], ["adder_6bit_2.c<0>", ["adder_6bit_2.fa_1", "full_adder", "cin"], ["adder_6bit_2.ha_0", "half_adder", "cout"]], ["adder_6bit_2.c<1>", ["adder_6bit_2.fa_1", "full_adder", "cout"], ["adder_6bit_2.fa_2", "full_adder", "cin"]], ["adder_6bit_2.c<2>", ["adder_6bit_2.fa_2", "full_adder", "cout"], ["adder_6bit_2.fa_3", "full_adder", "cin"]], ["adder_6bit_2.c<3>", ["adder_6bit_2.fa_3", "full_adder", "cout"], ["adder_6bit_2.fa_4", "full_adder", "cin"]], ["adder_6bit_2.c<4>", ["adder_6bit_2.fa_4", "full_adder", "cout"], ["adder_6bit_2.fa_5", "full_adder", "cin"]], ["adder_6bit_2.c<5>", ["adder_6bit_2.fa_5", "full_adder", "cout"], ["adder_6bit_2.fa_6", "adder_sign_extension", "cin"]], ["adder_6bit_2.s<0>", ["adder_6bit_2.ha_0", "half_adder", "s"], ["adder_7bit_1.ha_0", "half_adder", "a"]], ["adder_6bit_2.s<1>", ["adder_6bit_2.fa_1", "full_adder", "s"], ["adder_7bit_1.fa_1", "full_adder", "a"]], ["adder_6bit_2.s<2>", ["adder_6bit_2.fa_2", "full_adder", "s"], ["adder_7bit_1.fa_2", "full_adder", "a"]], ["adder_6bit_2.s<3>", ["adder_6bit_2.fa_3", "full_adder", "s"], ["adder_7bit_1.fa_3", "full_adder", "a"]], ["adder_6bit_2.s<4>", ["adder_6bit_2.fa_4", "full_adder", "s"], ["adder_7bit_1.fa_4", "full_adder", "a"]], ["adder_6bit_2.s<5>", ["adder_6bit_2.fa_5", "full_adder", "s"], ["adder_7bit_1.fa_5", "full_adder", "a"]], ["adder_6bit_2.s<6>", ["adder_6bit_2.fa_6", "adder_sign_extension", "s"], ["adder_7bit_1.fa_6", "full_adder", "a"], ["adder_7bit_1.fa_7", "adder_sign_extension", "a"]], ["adder_6bit_3.c<0>", ["adder_6bit_3.fa_1", "full_adder", "cin"], ["adder_6bit_3.ha_0", "half_adder", "cout"]], ["adder_6bit_3.c<1>", ["adder_6bit_3.fa_1", "full_adder", "cout"], ["adder_6bit_3.fa_2", "full_adder", "cin"]], ["adder_6bit_3.c<2>", ["adder_6bit_3.fa_2", "full_adder", "cout"], ["adder_6bit_3.fa_3", "full_adder", "cin"]], ["adder_6bit_3.c<3>", ["adder_6bit_3.fa_3", "full_adder", "cout"], ["adder_6bit_3.fa_4", "full_adder", "cin"]], ["adder_6bit_3.c<4>", ["adder_6bit_3.fa_4", "full_adder", "cout"], ["adder_6bit_3.fa_5", "full_adder", "cin"]], ["adder_6bit_3.c<5>", ["adder_6bit_3.fa_5", "full_adder", "cout"], ["adder_6bit_3.fa_6", "adder_sign_extension", "cin"]], ["adder_6bit_3.s<0>", ["adder_6bit_3.ha_0", "half_adder", "s"], ["adder_7bit_1.ha_0", "half_adder", "b"]], ["adder_6bit_3.s<1>", ["adder_6bit_3.fa_1", "full_adder", "s"], ["adder_7bit_1.fa_1", "full_adder", "b"]], ["adder_6bit_3.s<2>", ["adder_6bit_3.fa_2", "full_adder", "s"], ["adder_7bit_1.fa_2", "full_adder", "b"]], ["adder_6bit_3.s<3>", ["adder_6bit_3.fa_3", "full_adder", "s"], ["adder_7bit_1.fa_3", "full_adder", "b"]], ["adder_6bit_3.s<4>", ["adder_6bit_3.fa_4", "full_adder", "s"], ["adder_7bit_1.fa_4", "full_adder", "b"]], ["adder_6bit_3.s<5>", ["adder_6bit_3.fa_5", "full_adder", "s"], ["adder_7bit_1.fa_5", "full_adder", "b"]], ["adder_6bit_3.s<6>", ["adder_6bit_3.fa_6", "adder_sign_extension", "s"], ["adder_7bit_1.fa_6", "full_adder", "b"], ["adder_7bit_1.fa_7", "adder_sign_extension", "b"]], ["adder_6bit_4.c<0>", ["adder_6bit_4.fa_1", "full_adder", "cin"], ["adder_6bit_4.ha_0", "half_adder", "cout"]], ["adder_6bit_4.c<1>", ["adder_6bit_4.fa_1", "full_adder", "cout"], ["adder_6bit_4.fa_2", "full_adder", "cin"]], ["adder_6bit_4.c<2>", ["adder_6bit_4.fa_2", "full_adder", "cout"], ["adder_6bit_4.fa_3", "full_adder", "cin"]], ["adder_6bit_4.c<3>", ["adder_6bit_4.fa_3", "full_adder", "cout"], ["adder_6bit_4.fa_4", "full_adder", "cin"]], ["adder_6bit_4.c<4>", ["adder_6bit_4.fa_4", "full_adder", "cout"], ["adder_6bit_4.fa_5", "full_adder", "cin"]], ["adder_6bit_4.c<5>", ["adder_6bit_4.fa_5", "full_adder", "cout"], ["adder_6bit_4.fa_6", "adder_sign_extension", "cin"]], ["adder_6bit_4.s<0>", ["adder_6bit_4.ha_0", "half_adder", "s"], ["adder_7bit_2.ha_0", "half_adder", "a"]], ["adder_6bit_4.s<1>", ["adder_6bit_4.fa_1", "full_adder", "s"], ["adder_7bit_2.fa_1", "full_adder", "a"]], ["adder_6bit_4.s<2>", ["adder_6bit_4.fa_2", "full_adder", "s"], ["adder_7bit_2.fa_2", "full_adder", "a"]], ["adder_6bit_4.s<3>", ["adder_6bit_4.fa_3", "full_adder", "s"], ["adder_7bit_2.fa_3", "full_adder", "a"]], ["adder_6bit_4.s<4>", ["adder_6bit_4.fa_4", "full_adder", "s"], ["adder_7bit_2.fa_4", "full_adder", "a"]], ["adder_6bit_4.s<5>", ["adder_6bit_4.fa_5", "full_adder", "s"], ["adder_7bit_2.fa_5", "full_adder", "a"]], ["adder_6bit_4.s<6>", ["adder_6bit_4.fa_6", "adder_sign_extension", "s"], ["adder_7bit_2.fa_6", "full_adder", "a"], ["adder_7bit_2.fa_7", "adder_sign_extension", "a"]], ["adder_6bit_5.c<0>", ["adder_6bit_5.fa_1", "full_adder", "cin"], ["adder_6bit_5.ha_0", "half_adder", "cout"]], ["adder_6bit_5.c<1>", ["adder_6bit_5.fa_1", "full_adder", "cout"], ["adder_6bit_5.fa_2", "full_adder", "cin"]], ["adder_6bit_5.c<2>", ["adder_6bit_5.fa_2", "full_adder", "cout"], ["adder_6bit_5.fa_3", "full_adder", "cin"]], ["adder_6bit_5.c<3>", ["adder_6bit_5.fa_3", "full_adder", "cout"], ["adder_6bit_5.fa_4", "full_adder", "cin"]], ["adder_6bit_5.c<4>", ["adder_6bit_5.fa_4", "full_adder", "cout"], ["adder_6bit_5.fa_5", "full_adder", "cin"]], ["adder_6bit_5.c<5>", ["adder_6bit_5.fa_5", "full_adder", "cout"], ["adder_6bit_5.fa_6", "adder_sign_extension", "cin"]], ["adder_6bit_5.s<0>", ["adder_6bit_5.ha_0", "half_adder", "s"], ["adder_7bit_2.ha_0", "half_adder", "b"]], ["adder_6bit_5.s<1>", ["adder_6bit_5.fa_1", "full_adder", "s"], ["adder_7bit_2.fa_1", "full_adder", "b"]], ["adder_6bit_5.s<2>", ["adder_6bit_5.fa_2", "full_adder", "s"], ["adder_7bit_2.fa_2", "full_adder", "b"]], ["adder_6bit_5.s<3>", ["adder_6bit_5.fa_3", "full_adder", "s"], ["adder_7bit_2.fa_3", "full_adder", "b"]], ["adder_6bit_5.s<4>", ["adder_6bit_5.fa_4", "full_adder", "s"], ["adder_7bit_2.fa_4", "full_adder", "b"]], ["adder_6bit_5.s<5>", ["adder_6bit_5.fa_5", "full_adder", "s"], ["adder_7bit_2.fa_5", "full_adder", "b"]], ["adder_6bit_5.s<6>", ["adder_6bit_5.fa_6", "adder_sign_extension", "s"], ["adder_7bit_2.fa_6", "full_adder", "b"], ["adder_7bit_2.fa_7", "adder_sign_extension", "b"]], ["adder_6bit_6.c<0>", ["adder_6bit_6.fa_1", "full_adder", "cin"], ["adder_6bit_6.ha_0", "half_adder", "cout"]], ["adder_6bit_6.c<1>", ["adder_6bit_6.fa_1", "full_adder", "cout"], ["adder_6bit_6.fa_2", "full_adder", "cin"]], ["adder_6bit_6.c<2>", ["adder_6bit_6.fa_2", "full_adder", "cout"], ["adder_6bit_6.fa_3", "full_adder", "cin"]], ["adder_6bit_6.c<3>", ["adder_6bit_6.fa_3", "full_adder", "cout"], ["adder_6bit_6.fa_4", "full_adder", "cin"]], ["adder_6bit_6.c<4>", ["adder_6bit_6.fa_4", "full_adder", "cout"], ["adder_6bit_6.fa_5", "full_adder", "cin"]], ["adder_6bit_6.c<5>", ["adder_6bit_6.fa_5", "full_adder", "cout"], ["adder_6bit_6.fa_6", "adder_sign_extension", "cin"]], ["adder_6bit_6.s<0>", ["adder_6bit_6.ha_0", "half_adder", "s"], ["adder_7bit_3.ha_0", "half_adder", "a"]], ["adder_6bit_6.s<1>", ["adder_6bit_6.fa_1", "full_adder", "s"], ["adder_7bit_3.fa_1", "full_adder", "a"]], ["adder_6bit_6.s<2>", ["adder_6bit_6.fa_2", "full_adder", "s"], ["adder_7bit_3.fa_2", "full_adder", "a"]], ["adder_6bit_6.s<3>", ["adder_6bit_6.fa_3", "full_adder", "s"], ["adder_7bit_3.fa_3", "full_adder", "a"]], ["adder_6bit_6.s<4>", ["adder_6bit_6.fa_4", "full_adder", "s"], ["adder_7bit_3.fa_4", "full_adder", "a"]], ["adder_6bit_6.s<5>", ["adder_6bit_6.fa_5", "full_adder", "s"], ["adder_7bit_3.fa_5", "full_adder", "a"]], ["adder_6bit_6.s<6>", ["adder_6bit_6.fa_6", "adder_sign_extension", "s"], ["adder_7bit_3.fa_6", "full_adder", "a"], ["adder_7bit_3.fa_7", "adder_sign_extension", "a"]], ["adder_6bit_7.c<0>", ["adder_6bit_7.fa_1", "full_adder", "cin"], ["adder_6bit_7.ha_0", "half_adder", "cout"]], ["adder_6bit_7.c<1>", ["adder_6bit_7.fa_1", "full_adder", "cout"], ["adder_6bit_7.fa_2", "full_adder", "cin"]], ["adder_6bit_7.c<2>", ["adder_6bit_7.fa_2", "full_adder", "cout"], ["adder_6bit_7.fa_3", "full_adder", "cin"]], ["adder_6bit_7.c<3>", ["adder_6bit_7.fa_3", "full_adder", "cout"], ["adder_6bit_7.fa_4", "full_adder", "cin"]], ["adder_6bit_7.c<4>", ["adder_6bit_7.fa_4", "full_adder", "cout"], ["adder_6bit_7.fa_5", "full_adder", "cin"]], ["adder_6bit_7.c<5>", ["adder_6bit_7.fa_5", "full_adder", "cout"], ["adder_6bit_7.fa_6", "adder_sign_extension", "cin"]], ["adder_6bit_7.s<0>", ["adder_6bit_7.ha_0", "half_adder", "s"], ["adder_7bit_3.ha_0", "half_adder", "b"]], ["adder_6bit_7.s<1>", ["adder_6bit_7.fa_1", "full_adder", "s"], ["adder_7bit_3.fa_1", "full_adder", "b"]], ["adder_6bit_7.s<2>", ["adder_6bit_7.fa_2", "full_adder", "s"], ["adder_7bit_3.fa_2", "full_adder", "b"]], ["adder_6bit_7.s<3>", ["adder_6bit_7.fa_3", "full_adder", "s"], ["adder_7bit_3.fa_3", "full_adder", "b"]], ["adder_6bit_7.s<4>", ["adder_6bit_7.fa_4", "full_adder", "s"], ["adder_7bit_3.fa_4", "full_adder", "b"]], ["adder_6bit_7.s<5>", ["adder_6bit_7.fa_5", "full_adder", "s"], ["adder_7bit_3.fa_5", "full_adder", "b"]], ["adder_6bit_7.s<6>", ["adder_6bit_7.fa_6", "adder_sign_extension", "s"], ["adder_7bit_3.fa_6", "full_adder", "b"], ["adder_7bit_3.fa_7", "adder_sign_extension", "b"]], ["adder_7bit_0.c<0>", ["adder_7bit_0.fa_1", "full_adder", "cin"], ["adder_7bit_0.ha_0", "half_adder", "cout"]], ["adder_7bit_0.c<1>", ["adder_7bit_0.fa_1", "full_adder", "cout"], ["adder_7bit_0.fa_2", "full_adder", "cin"]], ["adder_7bit_0.c<2>", ["adder_7bit_0.fa_2", "full_adder", "cout"], ["adder_7bit_0.fa_3", "full_adder", "cin"]], ["adder_7bit_0.c<3>", ["adder_7bit_0.fa_3", "full_adder", "cout"], ["adder_7bit_0.fa_4", "full_adder", "cin"]], ["adder_7bit_0.c<4>", ["adder_7bit_0.fa_4", "full_adder", "cout"], ["adder_7bit_0.fa_5", "full_adder", "cin"]], ["adder_7bit_0.c<5>", ["adder_7bit_0.fa_5", "full_adder", "cout"], ["adder_7bit_0.fa_6", "full_adder", "cin"]], ["adder_7bit_0.c<6>", ["adder_7bit_0.fa_6", "full_adder", "cout"], ["adder_7bit_0.fa_7", "adder_sign_extension", "cin"]], ["adder_7bit_0.s<0>", ["adder_7bit_0.ha_0", "half_adder", "s"], ["adder_8bit_0.ha_0", "half_adder", "a"]], ["adder_7bit_0.s<1>", ["adder_7bit_0.fa_1", "full_adder", "s"], ["adder_8bit_0.fa_1", "full_adder", "a"]], ["adder_7bit_0.s<2>", ["adder_7bit_0.fa_2", "full_adder", "s"], ["adder_8bit_0.fa_2", "full_adder", "a"]], ["adder_7bit_0.s<3>", ["adder_7bit_0.fa_3", "full_adder", "s"], ["adder_8bit_0.fa_3", "full_adder", "a"]], ["adder_7bit_0.s<4>", ["adder_7bit_0.fa_4", "full_adder", "s"], ["adder_8bit_0.fa_4", "full_adder", "a"]], ["adder_7bit_0.s<5>", ["adder_7bit_0.fa_5", "full_adder", "s"], ["adder_8bit_0.fa_5", "full_adder", "a"]], ["adder_7bit_0.s<6>", ["adder_7bit_0.fa_6", "full_adder", "s"], ["adder_8bit_0.fa_6", "full_adder", "a"]], ["adder_7bit_0.s<7>", ["adder_7bit_0.fa_7", "adder_sign_extension", "s"], ["adder_8bit_0.fa_7", "full_adder", "a"], ["adder_8bit_0.fa_8", "adder_sign_extension", "a"]], ["adder_7bit_1.c<0>", ["adder_7bit_1.fa_1", "full_adder", "cin"], ["adder_7bit_1.ha_0", "half_adder", "cout"]], ["adder_7bit_1.c<1>", ["adder_7bit_1.fa_1", "full_adder", "cout"], ["adder_7bit_1.fa_2", "full_adder", "cin"]], ["adder_7bit_1.c<2>", ["adder_7bit_1.fa_2", "full_adder", "cout"], ["adder_7bit_1.fa_3", "full_adder", "cin"]], ["adder_7bit_1.c<3>", ["adder_7bit_1.fa_3", "full_adder", "cout"], ["adder_7bit_1.fa_4", "full_adder", "cin"]], ["adder_7bit_1.c<4>", ["adder_7bit_1.fa_4", "full_adder", "cout"], ["adder_7bit_1.fa_5", "full_adder", "cin"]], ["adder_7bit_1.c<5>", ["adder_7bit_1.fa_5", "full_adder", "cout"], ["adder_7bit_1.fa_6", "full_adder", "cin"]], ["adder_7bit_1.c<6>", ["adder_7bit_1.fa_6", "full_adder", "cout"], ["adder_7bit_1.fa_7", "adder_sign_extension", "cin"]], ["adder_7bit_1.s<0>", ["adder_7bit_1.ha_0", "half_adder", "s"], ["adder_8bit_0.ha_0", "half_adder", "b"]], ["adder_7bit_1.s<1>", ["adder_7bit_1.fa_1", "full_adder", "s"], ["adder_8bit_0.fa_1", "full_adder", "b"]], ["adder_7bit_1.s<2>", ["adder_7bit_1.fa_2", "full_adder", "s"], ["adder_8bit_0.fa_2", "full_adder", "b"]], ["adder_7bit_1.s<3>", ["adder_7bit_1.fa_3", "full_adder", "s"], ["adder_8bit_0.fa_3", "full_adder", "b"]], ["adder_7bit_1.s<4>", ["adder_7bit_1.fa_4", "full_adder", "s"], ["adder_8bit_0.fa_4", "full_adder", "b"]], ["adder_7bit_1.s<5>", ["adder_7bit_1.fa_5", "full_adder", "s"], ["adder_8bit_0.fa_5", "full_adder", "b"]], ["adder_7bit_1.s<6>", ["adder_7bit_1.fa_6", "full_adder", "s"], ["adder_8bit_0.fa_6", "full_adder", "b"]], ["adder_7bit_1.s<7>", ["adder_7bit_1.fa_7", "adder_sign_extension", "s"], ["adder_8bit_0.fa_7", "full_adder", "b"], ["adder_8bit_0.fa_8", "adder_sign_extension", "b"]], ["adder_7bit_2.c<0>", ["adder_7bit_2.fa_1", "full_adder", "cin"], ["adder_7bit_2.ha_0", "half_adder", "cout"]], ["adder_7bit_2.c<1>", ["adder_7bit_2.fa_1", "full_adder", "cout"], ["adder_7bit_2.fa_2", "full_adder", "cin"]], ["adder_7bit_2.c<2>", ["adder_7bit_2.fa_2", "full_adder", "cout"], ["adder_7bit_2.fa_3", "full_adder", "cin"]], ["adder_7bit_2.c<3>", ["adder_7bit_2.fa_3", "full_adder", "cout"], ["adder_7bit_2.fa_4", "full_adder", "cin"]], ["adder_7bit_2.c<4>", ["adder_7bit_2.fa_4", "full_adder", "cout"], ["adder_7bit_2.fa_5", "full_adder", "cin"]], ["adder_7bit_2.c<5>", ["adder_7bit_2.fa_5", "full_adder", "cout"], ["adder_7bit_2.fa_6", "full_adder", "cin"]], ["adder_7bit_2.c<6>", ["adder_7bit_2.fa_6", "full_adder", "cout"], ["adder_7bit_2.fa_7", "adder_sign_extension", "cin"]], ["adder_7bit_2.s<0>", ["adder_7bit_2.ha_0", "half_adder", "s"], ["adder_8bit_1.ha_0", "half_adder", "a"]], ["adder_7bit_2.s<1>", ["adder_7bit_2.fa_1", "full_adder", "s"], ["adder_8bit_1.fa_1", "full_adder", "a"]], ["adder_7bit_2.s<2>", ["adder_7bit_2.fa_2", "full_adder", "s"], ["adder_8bit_1.fa_2", "full_adder", "a"]], ["adder_7bit_2.s<3>", ["adder_7bit_2.fa_3", "full_adder", "s"], ["adder_8bit_1.fa_3", "full_adder", "a"]], ["adder_7bit_2.s<4>", ["adder_7bit_2.fa_4", "full_adder", "s"], ["adder_8bit_1.fa_4", "full_adder", "a"]], ["adder_7bit_2.s<5>", ["adder_7bit_2.fa_5", "full_adder", "s"], ["adder_8bit_1.fa_5", "full_adder", "a"]], ["adder_7bit_2.s<6>", ["adder_7bit_2.fa_6", "full_adder", "s"], ["adder_8bit_1.fa_6", "full_adder", "a"]], ["adder_7bit_2.s<7>", ["adder_7bit_2.fa_7", "adder_sign_extension", "s"], ["adder_8bit_1.fa_7", "full_adder", "a"], ["adder_8bit_1.fa_8", "adder_sign_extension", "a"]], ["adder_7bit_3.c<0>", ["adder_7bit_3.fa_1", "full_adder", "cin"], ["adder_7bit_3.ha_0", "half_adder", "cout"]], ["adder_7bit_3.c<1>", ["adder_7bit_3.fa_1", "full_adder", "cout"], ["adder_7bit_3.fa_2", "full_adder", "cin"]], ["adder_7bit_3.c<2>", ["adder_7bit_3.fa_2", "full_adder", "cout"], ["adder_7bit_3.fa_3", "full_adder", "cin"]], ["adder_7bit_3.c<3>", ["adder_7bit_3.fa_3", "full_adder", "cout"], ["adder_7bit_3.fa_4", "full_adder", "cin"]], ["adder_7bit_3.c<4>", ["adder_7bit_3.fa_4", "full_adder", "cout"], ["adder_7bit_3.fa_5", "full_adder", "cin"]], ["adder_7bit_3.c<5>", ["adder_7bit_3.fa_5", "full_adder", "cout"], ["adder_7bit_3.fa_6", "full_adder", "cin"]], ["adder_7bit_3.c<6>", ["adder_7bit_3.fa_6", "full_adder", "cout"], ["adder_7bit_3.fa_7", "adder_sign_extension", "cin"]], ["adder_7bit_3.s<0>", ["adder_7bit_3.ha_0", "half_adder", "s"], ["adder_8bit_1.ha_0", "half_adder", "b"]], ["adder_7bit_3.s<1>", ["adder_7bit_3.fa_1", "full_adder", "s"], ["adder_8bit_1.fa_1", "full_adder", "b"]], ["adder_7bit_3.s<2>", ["adder_7bit_3.fa_2", "full_adder", "s"], ["adder_8bit_1.fa_2", "full_adder", "b"]], ["adder_7bit_3.s<3>", ["adder_7bit_3.fa_3", "full_adder", "s"], ["adder_8bit_1.fa_3", "full_adder", "b"]], ["adder_7bit_3.s<4>", ["adder_7bit_3.fa_4", "full_adder", "s"], ["adder_8bit_1.fa_4", "full_adder", "b"]], ["adder_7bit_3.s<5>", ["adder_7bit_3.fa_5", "full_adder", "s"], ["adder_8bit_1.fa_5", "full_adder", "b"]], ["adder_7bit_3.s<6>", ["adder_7bit_3.fa_6", "full_adder", "s"], ["adder_8bit_1.fa_6", "full_adder", "b"]], ["adder_7bit_3.s<7>", ["adder_7bit_3.fa_7", "adder_sign_extension", "s"], ["adder_8bit_1.fa_7", "full_adder", "b"], ["adder_8bit_1.fa_8", "adder_sign_extension", "b"]], ["adder_8bit_0.c<0>", ["adder_8bit_0.fa_1", "full_adder", "cin"], ["adder_8bit_0.ha_0", "half_adder", "cout"]], ["adder_8bit_0.c<1>", ["adder_8bit_0.fa_1", "full_adder", "cout"], ["adder_8bit_0.fa_2", "full_adder", "cin"]], ["adder_8bit_0.c<2>", ["adder_8bit_0.fa_2", "full_adder", "cout"], ["adder_8bit_0.fa_3", "full_adder", "cin"]], ["adder_8bit_0.c<3>", ["adder_8bit_0.fa_3", "full_adder", "cout"], ["adder_8bit_0.fa_4", "full_adder", "cin"]], ["adder_8bit_0.c<4>", ["adder_8bit_0.fa_4", "full_adder", "cout"], ["adder_8bit_0.fa_5", "full_adder", "cin"]], ["adder_8bit_0.c<5>", ["adder_8bit_0.fa_5", "full_adder", "cout"], ["adder_8bit_0.fa_6", "full_adder", "cin"]], ["adder_8bit_0.c<6>", ["adder_8bit_0.fa_6", "full_adder", "cout"], ["adder_8bit_0.fa_7", "full_adder", "cin"]], ["adder_8bit_0.c<7>", ["adder_8bit_0.fa_7", "full_adder", "cout"], ["adder_8bit_0.fa_8", "adder_sign_extension", "cin"]], ["adder_8bit_0.s<0>", ["adder_8bit_0.ha_0", "half_adder", "s"], ["adder_9bit.ha_0", "half_adder", "a"]], ["adder_8bit_0.s<1>", ["adder_8bit_0.fa_1", "full_adder", "s"], ["adder_9bit.fa_1", "full_adder", "a"]], ["adder_8bit_0.s<2>", ["adder_8bit_0.fa_2", "full_adder", "s"], ["adder_9bit.fa_2", "full_adder", "a"]], ["adder_8bit_0.s<3>", ["adder_8bit_0.fa_3", "full_adder", "s"], ["adder_9bit.fa_3", "full_adder", "a"]], ["adder_8bit_0.s<4>", ["adder_8bit_0.fa_4", "full_adder", "s"], ["adder_9bit.fa_4", "full_adder", "a"]], ["adder_8bit_0.s<5>", ["adder_8bit_0.fa_5", "full_adder", "s"], ["adder_9bit.fa_5", "full_adder", "a"]], ["adder_8bit_0.s<6>", ["adder_8bit_0.fa_6", "full_adder", "s"], ["adder_9bit.fa_6", "full_adder", "a"]], ["adder_8bit_0.s<7>", ["adder_8bit_0.fa_7", "full_adder", "s"], ["adder_9bit.fa_7", "full_adder", "a"]], ["adder_8bit_0.s<8>", ["adder_8bit_0.fa_8", "adder_sign_extension", "s"], ["adder_9bit.fa_8", "full_adder", "a"], ["adder_9bit.fa_9", "adder_sign_extension", "a"]], ["adder_8bit_1.c<0>", ["adder_8bit_1.fa_1", "full_adder", "cin"], ["adder_8bit_1.ha_0", "half_adder", "cout"]], ["adder_8bit_1.c<1>", ["adder_8bit_1.fa_1", "full_adder", "cout"], ["adder_8bit_1.fa_2", "full_adder", "cin"]], ["adder_8bit_1.c<2>", ["adder_8bit_1.fa_2", "full_adder", "cout"], ["adder_8bit_1.fa_3", "full_adder", "cin"]], ["adder_8bit_1.c<3>", ["adder_8bit_1.fa_3", "full_adder", "cout"], ["adder_8bit_1.fa_4", "full_adder", "cin"]], ["adder_8bit_1.c<4>", ["adder_8bit_1.fa_4", "full_adder", "cout"], ["adder_8bit_1.fa_5", "full_adder", "cin"]], ["adder_8bit_1.c<5>", ["adder_8bit_1.fa_5", "full_adder", "cout"], ["adder_8bit_1.fa_6", "full_adder", "cin"]], ["adder_8bit_1.c<6>", ["adder_8bit_1.fa_6", "full_adder", "cout"], ["adder_8bit_1.fa_7", "full_adder", "cin"]], ["adder_8bit_1.c<7>", ["adder_8bit_1.fa_7", "full_adder", "cout"], ["adder_8bit_1.fa_8", "adder_sign_extension", "cin"]], ["adder_8bit_1.s<0>", ["adder_8bit_1.ha_0", "half_adder", "s"], ["adder_9bit.ha_0", "half_adder", "b"]], ["adder_8bit_1.s<1>", ["adder_8bit_1.fa_1", "full_adder", "s"], ["adder_9bit.fa_1", "full_adder", "b"]], ["adder_8bit_1.s<2>", ["adder_8bit_1.fa_2", "full_adder", "s"], ["adder_9bit.fa_2", "full_adder", "b"]], ["adder_8bit_1.s<3>", ["adder_8bit_1.fa_3", "full_adder", "s"], ["adder_9bit.fa_3", "full_adder", "b"]], ["adder_8bit_1.s<4>", ["adder_8bit_1.fa_4", "full_adder", "s"], ["adder_9bit.fa_4", "full_adder", "b"]], ["adder_8bit_1.s<5>", ["adder_8bit_1.fa_5", "full_adder", "s"], ["adder_9bit.fa_5", "full_adder", "b"]], ["adder_8bit_1.s<6>", ["adder_8bit_1.fa_6", "full_adder", "s"], ["adder_9bit.fa_6", "full_adder", "b"]], ["adder_8bit_1.s<7>", ["adder_8bit_1.fa_7", "full_adder", "s"], ["adder_9bit.fa_7", "full_adder", "b"]], ["adder_8bit_1.s<8>", ["adder_8bit_1.fa_8", "adder_sign_extension", "s"], ["adder_9bit.fa_8", "full_adder", "b"], ["adder_9bit.fa_9", "adder_sign_extension", "b"]], ["adder_9bit.c<0>", ["adder_9bit.fa_1", "full_adder", "cin"], ["adder_9bit.ha_0", "half_adder", "cout"]], ["adder_9bit.c<1>", ["adder_9bit.fa_1", "full_adder", "cout"], ["adder_9bit.fa_2", "full_adder", "cin"]], ["adder_9bit.c<2>", ["adder_9bit.fa_2", "full_adder", "cout"], ["adder_9bit.fa_3", "full_adder", "cin"]], ["adder_9bit.c<3>", ["adder_9bit.fa_3", "full_adder", "cout"], ["adder_9bit.fa_4", "full_adder", "cin"]], ["adder_9bit.c<4>", ["adder_9bit.fa_4", "full_adder", "cout"], ["adder_9bit.fa_5", "full_adder", "cin"]], ["adder_9bit.c<5>", ["adder_9bit.fa_5", "full_adder", "cout"], ["adder_9bit.fa_6", "full_adder", "cin"]], ["adder_9bit.c<6>", ["adder_9bit.fa_6", "full_adder", "cout"], ["adder_9bit.fa_7", "full_adder", "cin"]], ["adder_9bit.c<7>", ["adder_9bit.fa_7", "full_adder", "cout"], ["adder_9bit.fa_8", "full_adder", "cin"]], ["adder_9bit.c<8>", ["adder_9bit.fa_8", "full_adder", "cout"], ["adder_9bit.fa_9", "adder_sign_extension", "cin"]]]