
library ieee;
use ieee.std_logic_1164.all;

library work;

entity selectAndEncodeSubComponentCsignExtension is
port(
	input 					: std_logic_vector(31 downto 0);
	output					: std_logic_vector(31 downto 0);
);
end;

architecture behaviour of selectAndEncodeSubComponentCsignExtension is

begin
output(31 downto 18) <= (input => others(18));
output(17 downto 0) <= input(17 downto 0);
end behaviour;