------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
library std;
use std.standard.all;

package EE224_Components is
   component AND_5 is
	port (a, b, c, d, e: in std_logic; o : out std_logic);
   end component;
   component D_FF is
    	port (D, CLK: in std_logic; Q: out std_logic);
   end component;
   component NQ_1 is
	port (a ,b, G,U,N,r: in std_logic; o : out std_logic);
   end component;
   component NQ_0 is
	port (a ,b, G,U,N,r: in std_logic; o : out std_logic);
   end component;
   
end EE224_Components;
library ieee;
use ieee.std_logic_1164.all;
entity AND_5 is
	port (a, b, c, d, e: in std_logic; o : out std_logic);
end entity;
architecture WhatDoYouCar of AND_5 is
begin 
    o <= a and b and c and d and e;
end WhatDoYouCar;
---------------------D Flip Flop------------------------------

library ieee;
use ieee.std_logic_1164.all;
entity D_FF is
    	port (D, CLK: in std_logic; Q: out std_logic);
end entity;
architecture WhatDoYouCare of D_FF is
begin 
   process (CLK) 
   begin
	if CLK'event and (CLK = '1') then
	     Q <= D;
	end if;
   end process;
end WhatDoYouCare;
---------------------------****NEXT STATES****----------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
entity NQ_1 is
	port (a ,b, G,U,N,r: in std_logic; o : out std_logic);
end entity;
architecture WhatDoYouCar0 of NQ_1 is
begin 
    o <= (((not r) and (not a) and b and U) or ((not r) and a and (not b) and (not N)) )
	 ;
end WhatDoYouCar0;
--------------------------------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
entity NQ_0 is
	port (a ,b, G,U,N,r: in std_logic; o : out std_logic);
end entity;
architecture WhatDo of NQ_0 is
begin 
    o <= (((not r) and (not a) and (not b) and G) or ((not r) and b and (not a) and (not U))) ;
end WhatDo;
-----------------------------___________________---------------------------------------------------


----------------------------GUNMAN---------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
library work;
use work.EE224_Components.all;

entity gunman is
port(x: in std_logic_vector(4 downto 0);rst, clk: in std_logic;s: out std_logic);
end entity;

architecture gun_detector of gunman is
signal q,mq: std_logic_vector(1 downto 0);signal c: std_logic_vector(4 downto 0);
signal G,U,N: std_logic;

begin
c(0) <= (not x(0));
c(1) <= (not x(1));
c(2) <= (not x(2));
c(3) <= (not x(3));
c(4) <= (not x(4));

An0: AND_5 port map(c(4),c(3),x(2),x(1),x(0),G);           ---g
An1: AND_5 port map(x(4),x(3),c(2),c(1),x(0),U);           ---u
An2: AND_5 port map(c(4),x(3),x(2),x(1),c(0),N);           ---n


N01: NQ_0 port map(q(1),q(0),G,U,N,rst,mq(0));
N11: NQ_1 port map(q(1),q(0),G,U,N,rst,mq(1));
s <=  ((not rst) and q(1) and (not q(0)) and N);

D0: D_FF port map(mq(0),clk,q(0));
D1: D_FF port map(mq(1),clk,q(1));


end gun_detector;



