
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.09G-Beta2
Install: D:\Gowin\Gowin_V1.9.3.01Beta_37928_20200110\SynplifyPro
OS: Windows 6.1

Hostname: GZAE-AE-CAOJIE

Implementation : rev_1

# Written on Wed Mar 11 16:59:47 2020

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                            Requested     Requested     Clock        Clock                     Clock
Level     Clock                                            Frequency     Period        Type         Group                     Load 
-----------------------------------------------------------------------------------------------------------------------------------
0 -       System                                           150.0 MHz     6.667         system       system_clkgroup           0    
                                                                                                                                   
0 -       _~idesx4_DPHY_RX_TOP_|sclk_inferred_clock        261.9 MHz     3.818         inferred     Autoconstr_clkgroup_0     279  
                                                                                                                                   
0 -       _~DPHY_RX_DPHY_RX_TOP_|HS_CLK_inferred_clock     880.5 MHz     1.136         inferred     Autoconstr_clkgroup_2     4    
                                                                                                                                   
0 -       _~idesx4_DPHY_RX_TOP_|eclko_inferred_clock       150.0 MHz     6.667         inferred     Autoconstr_clkgroup_1     2    
===================================================================================================================================


Clock Load Summary
******************

                                                 Clock     Source                                                Clock Pin                                                       Non-clock Pin     Non-clock Pin
Clock                                            Load      Pin                                                   Seq Example                                                     Seq Example       Comb Example 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                           0         -                                                     -                                                               -                 -            
                                                                                                                                                                                                                
_~idesx4_DPHY_RX_TOP_|sclk_inferred_clock        279       DPHY_RX_INST.u_idesx4.Inst3_CLKDIV.CLKOUT(CLKDIV)     DPHY_RX_INST.u_Aligner.genblk6\.ln0.genblk1\.q_in0_0[7:0].C     -                 -            
                                                                                                                                                                                                                
_~DPHY_RX_DPHY_RX_TOP_|HS_CLK_inferred_clock     4         DPHY_RX_INST.U0_IB.O(TLVDS_IBUF)                      DPHY_RX_INST.u_idesx4.opensync[3:0].C                           -                 -            
                                                                                                                                                                                                                
_~idesx4_DPHY_RX_TOP_|eclko_inferred_clock       2         DPHY_RX_INST.u_idesx4.u_DHCEN.CLKOUT(DHCEN)           DPHY_RX_INST.u_idesx4.Inst4_IDES81.FCLK                         -                 -            
================================================================================================================================================================================================================
