
Intelligent-Safety-System-Assisting-Cyclist.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011464  080001e8  080001e8  000101e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b7c  08011650  08011650  00021650  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080121cc  080121cc  00030240  2**0
                  CONTENTS
  4 .ARM          00000000  080121cc  080121cc  00030240  2**0
                  CONTENTS
  5 .preinit_array 00000000  080121cc  080121cc  00030240  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080121cc  080121cc  000221cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080121d0  080121d0  000221d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000240  20000000  080121d4  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000758  20000240  08012414  00030240  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000998  08012414  00030998  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00030240  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002ad3f  00000000  00000000  00030269  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003d51  00000000  00000000  0005afa8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001980  00000000  00000000  0005ed00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000017e0  00000000  00000000  00060680  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00021d70  00000000  00000000  00061e60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001ff98  00000000  00000000  00083bd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000be9f1  00000000  00000000  000a3b68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00162559  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007ff0  00000000  00000000  001625ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	; (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	; (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	20000240 	.word	0x20000240
 8000204:	00000000 	.word	0x00000000
 8000208:	08011634 	.word	0x08011634

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	; (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	; (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	; (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	20000244 	.word	0x20000244
 8000224:	08011634 	.word	0x08011634

08000228 <strlen>:
 8000228:	4603      	mov	r3, r0
 800022a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022e:	2a00      	cmp	r2, #0
 8000230:	d1fb      	bne.n	800022a <strlen+0x2>
 8000232:	1a18      	subs	r0, r3, r0
 8000234:	3801      	subs	r0, #1
 8000236:	4770      	bx	lr

08000238 <__aeabi_drsub>:
 8000238:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800023c:	e002      	b.n	8000244 <__adddf3>
 800023e:	bf00      	nop

08000240 <__aeabi_dsub>:
 8000240:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000244 <__adddf3>:
 8000244:	b530      	push	{r4, r5, lr}
 8000246:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800024a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800024e:	ea94 0f05 	teq	r4, r5
 8000252:	bf08      	it	eq
 8000254:	ea90 0f02 	teqeq	r0, r2
 8000258:	bf1f      	itttt	ne
 800025a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800025e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000262:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000266:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800026a:	f000 80e2 	beq.w	8000432 <__adddf3+0x1ee>
 800026e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000272:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000276:	bfb8      	it	lt
 8000278:	426d      	neglt	r5, r5
 800027a:	dd0c      	ble.n	8000296 <__adddf3+0x52>
 800027c:	442c      	add	r4, r5
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	ea82 0000 	eor.w	r0, r2, r0
 800028a:	ea83 0101 	eor.w	r1, r3, r1
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	2d36      	cmp	r5, #54	; 0x36
 8000298:	bf88      	it	hi
 800029a:	bd30      	pophi	{r4, r5, pc}
 800029c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002a4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002ac:	d002      	beq.n	80002b4 <__adddf3+0x70>
 80002ae:	4240      	negs	r0, r0
 80002b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002bc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c0:	d002      	beq.n	80002c8 <__adddf3+0x84>
 80002c2:	4252      	negs	r2, r2
 80002c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c8:	ea94 0f05 	teq	r4, r5
 80002cc:	f000 80a7 	beq.w	800041e <__adddf3+0x1da>
 80002d0:	f1a4 0401 	sub.w	r4, r4, #1
 80002d4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d8:	db0d      	blt.n	80002f6 <__adddf3+0xb2>
 80002da:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002de:	fa22 f205 	lsr.w	r2, r2, r5
 80002e2:	1880      	adds	r0, r0, r2
 80002e4:	f141 0100 	adc.w	r1, r1, #0
 80002e8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002ec:	1880      	adds	r0, r0, r2
 80002ee:	fa43 f305 	asr.w	r3, r3, r5
 80002f2:	4159      	adcs	r1, r3
 80002f4:	e00e      	b.n	8000314 <__adddf3+0xd0>
 80002f6:	f1a5 0520 	sub.w	r5, r5, #32
 80002fa:	f10e 0e20 	add.w	lr, lr, #32
 80002fe:	2a01      	cmp	r2, #1
 8000300:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000304:	bf28      	it	cs
 8000306:	f04c 0c02 	orrcs.w	ip, ip, #2
 800030a:	fa43 f305 	asr.w	r3, r3, r5
 800030e:	18c0      	adds	r0, r0, r3
 8000310:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000314:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000318:	d507      	bpl.n	800032a <__adddf3+0xe6>
 800031a:	f04f 0e00 	mov.w	lr, #0
 800031e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000322:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000326:	eb6e 0101 	sbc.w	r1, lr, r1
 800032a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800032e:	d31b      	bcc.n	8000368 <__adddf3+0x124>
 8000330:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000334:	d30c      	bcc.n	8000350 <__adddf3+0x10c>
 8000336:	0849      	lsrs	r1, r1, #1
 8000338:	ea5f 0030 	movs.w	r0, r0, rrx
 800033c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000340:	f104 0401 	add.w	r4, r4, #1
 8000344:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000348:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800034c:	f080 809a 	bcs.w	8000484 <__adddf3+0x240>
 8000350:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	ea41 0105 	orr.w	r1, r1, r5
 8000366:	bd30      	pop	{r4, r5, pc}
 8000368:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800036c:	4140      	adcs	r0, r0
 800036e:	eb41 0101 	adc.w	r1, r1, r1
 8000372:	3c01      	subs	r4, #1
 8000374:	bf28      	it	cs
 8000376:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800037a:	d2e9      	bcs.n	8000350 <__adddf3+0x10c>
 800037c:	f091 0f00 	teq	r1, #0
 8000380:	bf04      	itt	eq
 8000382:	4601      	moveq	r1, r0
 8000384:	2000      	moveq	r0, #0
 8000386:	fab1 f381 	clz	r3, r1
 800038a:	bf08      	it	eq
 800038c:	3320      	addeq	r3, #32
 800038e:	f1a3 030b 	sub.w	r3, r3, #11
 8000392:	f1b3 0220 	subs.w	r2, r3, #32
 8000396:	da0c      	bge.n	80003b2 <__adddf3+0x16e>
 8000398:	320c      	adds	r2, #12
 800039a:	dd08      	ble.n	80003ae <__adddf3+0x16a>
 800039c:	f102 0c14 	add.w	ip, r2, #20
 80003a0:	f1c2 020c 	rsb	r2, r2, #12
 80003a4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a8:	fa21 f102 	lsr.w	r1, r1, r2
 80003ac:	e00c      	b.n	80003c8 <__adddf3+0x184>
 80003ae:	f102 0214 	add.w	r2, r2, #20
 80003b2:	bfd8      	it	le
 80003b4:	f1c2 0c20 	rsble	ip, r2, #32
 80003b8:	fa01 f102 	lsl.w	r1, r1, r2
 80003bc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c0:	bfdc      	itt	le
 80003c2:	ea41 010c 	orrle.w	r1, r1, ip
 80003c6:	4090      	lslle	r0, r2
 80003c8:	1ae4      	subs	r4, r4, r3
 80003ca:	bfa2      	ittt	ge
 80003cc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d0:	4329      	orrge	r1, r5
 80003d2:	bd30      	popge	{r4, r5, pc}
 80003d4:	ea6f 0404 	mvn.w	r4, r4
 80003d8:	3c1f      	subs	r4, #31
 80003da:	da1c      	bge.n	8000416 <__adddf3+0x1d2>
 80003dc:	340c      	adds	r4, #12
 80003de:	dc0e      	bgt.n	80003fe <__adddf3+0x1ba>
 80003e0:	f104 0414 	add.w	r4, r4, #20
 80003e4:	f1c4 0220 	rsb	r2, r4, #32
 80003e8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ec:	fa01 f302 	lsl.w	r3, r1, r2
 80003f0:	ea40 0003 	orr.w	r0, r0, r3
 80003f4:	fa21 f304 	lsr.w	r3, r1, r4
 80003f8:	ea45 0103 	orr.w	r1, r5, r3
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f1c4 040c 	rsb	r4, r4, #12
 8000402:	f1c4 0220 	rsb	r2, r4, #32
 8000406:	fa20 f002 	lsr.w	r0, r0, r2
 800040a:	fa01 f304 	lsl.w	r3, r1, r4
 800040e:	ea40 0003 	orr.w	r0, r0, r3
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	fa21 f004 	lsr.w	r0, r1, r4
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	f094 0f00 	teq	r4, #0
 8000422:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000426:	bf06      	itte	eq
 8000428:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800042c:	3401      	addeq	r4, #1
 800042e:	3d01      	subne	r5, #1
 8000430:	e74e      	b.n	80002d0 <__adddf3+0x8c>
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf18      	it	ne
 8000438:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800043c:	d029      	beq.n	8000492 <__adddf3+0x24e>
 800043e:	ea94 0f05 	teq	r4, r5
 8000442:	bf08      	it	eq
 8000444:	ea90 0f02 	teqeq	r0, r2
 8000448:	d005      	beq.n	8000456 <__adddf3+0x212>
 800044a:	ea54 0c00 	orrs.w	ip, r4, r0
 800044e:	bf04      	itt	eq
 8000450:	4619      	moveq	r1, r3
 8000452:	4610      	moveq	r0, r2
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea91 0f03 	teq	r1, r3
 800045a:	bf1e      	ittt	ne
 800045c:	2100      	movne	r1, #0
 800045e:	2000      	movne	r0, #0
 8000460:	bd30      	popne	{r4, r5, pc}
 8000462:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000466:	d105      	bne.n	8000474 <__adddf3+0x230>
 8000468:	0040      	lsls	r0, r0, #1
 800046a:	4149      	adcs	r1, r1
 800046c:	bf28      	it	cs
 800046e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000472:	bd30      	pop	{r4, r5, pc}
 8000474:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000478:	bf3c      	itt	cc
 800047a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800047e:	bd30      	popcc	{r4, r5, pc}
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000484:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000488:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800048c:	f04f 0000 	mov.w	r0, #0
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000496:	bf1a      	itte	ne
 8000498:	4619      	movne	r1, r3
 800049a:	4610      	movne	r0, r2
 800049c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a0:	bf1c      	itt	ne
 80004a2:	460b      	movne	r3, r1
 80004a4:	4602      	movne	r2, r0
 80004a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004aa:	bf06      	itte	eq
 80004ac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b0:	ea91 0f03 	teqeq	r1, r3
 80004b4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b8:	bd30      	pop	{r4, r5, pc}
 80004ba:	bf00      	nop

080004bc <__aeabi_ui2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d0:	f04f 0500 	mov.w	r5, #0
 80004d4:	f04f 0100 	mov.w	r1, #0
 80004d8:	e750      	b.n	800037c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_i2d>:
 80004dc:	f090 0f00 	teq	r0, #0
 80004e0:	bf04      	itt	eq
 80004e2:	2100      	moveq	r1, #0
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ec:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004f0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004f4:	bf48      	it	mi
 80004f6:	4240      	negmi	r0, r0
 80004f8:	f04f 0100 	mov.w	r1, #0
 80004fc:	e73e      	b.n	800037c <__adddf3+0x138>
 80004fe:	bf00      	nop

08000500 <__aeabi_f2d>:
 8000500:	0042      	lsls	r2, r0, #1
 8000502:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000506:	ea4f 0131 	mov.w	r1, r1, rrx
 800050a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800050e:	bf1f      	itttt	ne
 8000510:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000514:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000518:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800051c:	4770      	bxne	lr
 800051e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000522:	bf08      	it	eq
 8000524:	4770      	bxeq	lr
 8000526:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800052a:	bf04      	itt	eq
 800052c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000530:	4770      	bxeq	lr
 8000532:	b530      	push	{r4, r5, lr}
 8000534:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000540:	e71c      	b.n	800037c <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_ul2d>:
 8000544:	ea50 0201 	orrs.w	r2, r0, r1
 8000548:	bf08      	it	eq
 800054a:	4770      	bxeq	lr
 800054c:	b530      	push	{r4, r5, lr}
 800054e:	f04f 0500 	mov.w	r5, #0
 8000552:	e00a      	b.n	800056a <__aeabi_l2d+0x16>

08000554 <__aeabi_l2d>:
 8000554:	ea50 0201 	orrs.w	r2, r0, r1
 8000558:	bf08      	it	eq
 800055a:	4770      	bxeq	lr
 800055c:	b530      	push	{r4, r5, lr}
 800055e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000562:	d502      	bpl.n	800056a <__aeabi_l2d+0x16>
 8000564:	4240      	negs	r0, r0
 8000566:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800056a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800056e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000572:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000576:	f43f aed8 	beq.w	800032a <__adddf3+0xe6>
 800057a:	f04f 0203 	mov.w	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000592:	f1c2 0320 	rsb	r3, r2, #32
 8000596:	fa00 fc03 	lsl.w	ip, r0, r3
 800059a:	fa20 f002 	lsr.w	r0, r0, r2
 800059e:	fa01 fe03 	lsl.w	lr, r1, r3
 80005a2:	ea40 000e 	orr.w	r0, r0, lr
 80005a6:	fa21 f102 	lsr.w	r1, r1, r2
 80005aa:	4414      	add	r4, r2
 80005ac:	e6bd      	b.n	800032a <__adddf3+0xe6>
 80005ae:	bf00      	nop

080005b0 <__aeabi_dmul>:
 80005b0:	b570      	push	{r4, r5, r6, lr}
 80005b2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005b6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005be:	bf1d      	ittte	ne
 80005c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005c4:	ea94 0f0c 	teqne	r4, ip
 80005c8:	ea95 0f0c 	teqne	r5, ip
 80005cc:	f000 f8de 	bleq	800078c <__aeabi_dmul+0x1dc>
 80005d0:	442c      	add	r4, r5
 80005d2:	ea81 0603 	eor.w	r6, r1, r3
 80005d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005e2:	bf18      	it	ne
 80005e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005ec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005f0:	d038      	beq.n	8000664 <__aeabi_dmul+0xb4>
 80005f2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005fe:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000602:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000606:	f04f 0600 	mov.w	r6, #0
 800060a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800060e:	f09c 0f00 	teq	ip, #0
 8000612:	bf18      	it	ne
 8000614:	f04e 0e01 	orrne.w	lr, lr, #1
 8000618:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800061c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000620:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000624:	d204      	bcs.n	8000630 <__aeabi_dmul+0x80>
 8000626:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800062a:	416d      	adcs	r5, r5
 800062c:	eb46 0606 	adc.w	r6, r6, r6
 8000630:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000634:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000638:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800063c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000640:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000644:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000648:	bf88      	it	hi
 800064a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800064e:	d81e      	bhi.n	800068e <__aeabi_dmul+0xde>
 8000650:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000654:	bf08      	it	eq
 8000656:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800065a:	f150 0000 	adcs.w	r0, r0, #0
 800065e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000668:	ea46 0101 	orr.w	r1, r6, r1
 800066c:	ea40 0002 	orr.w	r0, r0, r2
 8000670:	ea81 0103 	eor.w	r1, r1, r3
 8000674:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000678:	bfc2      	ittt	gt
 800067a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800067e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000682:	bd70      	popgt	{r4, r5, r6, pc}
 8000684:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000688:	f04f 0e00 	mov.w	lr, #0
 800068c:	3c01      	subs	r4, #1
 800068e:	f300 80ab 	bgt.w	80007e8 <__aeabi_dmul+0x238>
 8000692:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000696:	bfde      	ittt	le
 8000698:	2000      	movle	r0, #0
 800069a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800069e:	bd70      	pople	{r4, r5, r6, pc}
 80006a0:	f1c4 0400 	rsb	r4, r4, #0
 80006a4:	3c20      	subs	r4, #32
 80006a6:	da35      	bge.n	8000714 <__aeabi_dmul+0x164>
 80006a8:	340c      	adds	r4, #12
 80006aa:	dc1b      	bgt.n	80006e4 <__aeabi_dmul+0x134>
 80006ac:	f104 0414 	add.w	r4, r4, #20
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f305 	lsl.w	r3, r0, r5
 80006b8:	fa20 f004 	lsr.w	r0, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea40 0002 	orr.w	r0, r0, r2
 80006c4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006c8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d0:	fa21 f604 	lsr.w	r6, r1, r4
 80006d4:	eb42 0106 	adc.w	r1, r2, r6
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 040c 	rsb	r4, r4, #12
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f304 	lsl.w	r3, r0, r4
 80006f0:	fa20 f005 	lsr.w	r0, r0, r5
 80006f4:	fa01 f204 	lsl.w	r2, r1, r4
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000700:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000704:	f141 0100 	adc.w	r1, r1, #0
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f1c4 0520 	rsb	r5, r4, #32
 8000718:	fa00 f205 	lsl.w	r2, r0, r5
 800071c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000720:	fa20 f304 	lsr.w	r3, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea43 0302 	orr.w	r3, r3, r2
 800072c:	fa21 f004 	lsr.w	r0, r1, r4
 8000730:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000734:	fa21 f204 	lsr.w	r2, r1, r4
 8000738:	ea20 0002 	bic.w	r0, r0, r2
 800073c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f094 0f00 	teq	r4, #0
 8000750:	d10f      	bne.n	8000772 <__aeabi_dmul+0x1c2>
 8000752:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000756:	0040      	lsls	r0, r0, #1
 8000758:	eb41 0101 	adc.w	r1, r1, r1
 800075c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000760:	bf08      	it	eq
 8000762:	3c01      	subeq	r4, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1a6>
 8000766:	ea41 0106 	orr.w	r1, r1, r6
 800076a:	f095 0f00 	teq	r5, #0
 800076e:	bf18      	it	ne
 8000770:	4770      	bxne	lr
 8000772:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000776:	0052      	lsls	r2, r2, #1
 8000778:	eb43 0303 	adc.w	r3, r3, r3
 800077c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000780:	bf08      	it	eq
 8000782:	3d01      	subeq	r5, #1
 8000784:	d0f7      	beq.n	8000776 <__aeabi_dmul+0x1c6>
 8000786:	ea43 0306 	orr.w	r3, r3, r6
 800078a:	4770      	bx	lr
 800078c:	ea94 0f0c 	teq	r4, ip
 8000790:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000794:	bf18      	it	ne
 8000796:	ea95 0f0c 	teqne	r5, ip
 800079a:	d00c      	beq.n	80007b6 <__aeabi_dmul+0x206>
 800079c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a0:	bf18      	it	ne
 80007a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a6:	d1d1      	bne.n	800074c <__aeabi_dmul+0x19c>
 80007a8:	ea81 0103 	eor.w	r1, r1, r3
 80007ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b0:	f04f 0000 	mov.w	r0, #0
 80007b4:	bd70      	pop	{r4, r5, r6, pc}
 80007b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007ba:	bf06      	itte	eq
 80007bc:	4610      	moveq	r0, r2
 80007be:	4619      	moveq	r1, r3
 80007c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007c4:	d019      	beq.n	80007fa <__aeabi_dmul+0x24a>
 80007c6:	ea94 0f0c 	teq	r4, ip
 80007ca:	d102      	bne.n	80007d2 <__aeabi_dmul+0x222>
 80007cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d0:	d113      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007d2:	ea95 0f0c 	teq	r5, ip
 80007d6:	d105      	bne.n	80007e4 <__aeabi_dmul+0x234>
 80007d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007dc:	bf1c      	itt	ne
 80007de:	4610      	movne	r0, r2
 80007e0:	4619      	movne	r1, r3
 80007e2:	d10a      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007e4:	ea81 0103 	eor.w	r1, r1, r3
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ec:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007f4:	f04f 0000 	mov.w	r0, #0
 80007f8:	bd70      	pop	{r4, r5, r6, pc}
 80007fa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007fe:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000802:	bd70      	pop	{r4, r5, r6, pc}

08000804 <__aeabi_ddiv>:
 8000804:	b570      	push	{r4, r5, r6, lr}
 8000806:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800080a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800080e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000812:	bf1d      	ittte	ne
 8000814:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000818:	ea94 0f0c 	teqne	r4, ip
 800081c:	ea95 0f0c 	teqne	r5, ip
 8000820:	f000 f8a7 	bleq	8000972 <__aeabi_ddiv+0x16e>
 8000824:	eba4 0405 	sub.w	r4, r4, r5
 8000828:	ea81 0e03 	eor.w	lr, r1, r3
 800082c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000830:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000834:	f000 8088 	beq.w	8000948 <__aeabi_ddiv+0x144>
 8000838:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800083c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000840:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000844:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000848:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800084c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000850:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000854:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000858:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800085c:	429d      	cmp	r5, r3
 800085e:	bf08      	it	eq
 8000860:	4296      	cmpeq	r6, r2
 8000862:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000866:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800086a:	d202      	bcs.n	8000872 <__aeabi_ddiv+0x6e>
 800086c:	085b      	lsrs	r3, r3, #1
 800086e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000872:	1ab6      	subs	r6, r6, r2
 8000874:	eb65 0503 	sbc.w	r5, r5, r3
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000882:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 000c 	orrcs.w	r0, r0, ip
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008e4:	d018      	beq.n	8000918 <__aeabi_ddiv+0x114>
 80008e6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ea:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ee:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008f6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008fa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008fe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000902:	d1c0      	bne.n	8000886 <__aeabi_ddiv+0x82>
 8000904:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000908:	d10b      	bne.n	8000922 <__aeabi_ddiv+0x11e>
 800090a:	ea41 0100 	orr.w	r1, r1, r0
 800090e:	f04f 0000 	mov.w	r0, #0
 8000912:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000916:	e7b6      	b.n	8000886 <__aeabi_ddiv+0x82>
 8000918:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800091c:	bf04      	itt	eq
 800091e:	4301      	orreq	r1, r0
 8000920:	2000      	moveq	r0, #0
 8000922:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000926:	bf88      	it	hi
 8000928:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800092c:	f63f aeaf 	bhi.w	800068e <__aeabi_dmul+0xde>
 8000930:	ebb5 0c03 	subs.w	ip, r5, r3
 8000934:	bf04      	itt	eq
 8000936:	ebb6 0c02 	subseq.w	ip, r6, r2
 800093a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800093e:	f150 0000 	adcs.w	r0, r0, #0
 8000942:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000946:	bd70      	pop	{r4, r5, r6, pc}
 8000948:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800094c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000950:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000954:	bfc2      	ittt	gt
 8000956:	ebd4 050c 	rsbsgt	r5, r4, ip
 800095a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800095e:	bd70      	popgt	{r4, r5, r6, pc}
 8000960:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000964:	f04f 0e00 	mov.w	lr, #0
 8000968:	3c01      	subs	r4, #1
 800096a:	e690      	b.n	800068e <__aeabi_dmul+0xde>
 800096c:	ea45 0e06 	orr.w	lr, r5, r6
 8000970:	e68d      	b.n	800068e <__aeabi_dmul+0xde>
 8000972:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000976:	ea94 0f0c 	teq	r4, ip
 800097a:	bf08      	it	eq
 800097c:	ea95 0f0c 	teqeq	r5, ip
 8000980:	f43f af3b 	beq.w	80007fa <__aeabi_dmul+0x24a>
 8000984:	ea94 0f0c 	teq	r4, ip
 8000988:	d10a      	bne.n	80009a0 <__aeabi_ddiv+0x19c>
 800098a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800098e:	f47f af34 	bne.w	80007fa <__aeabi_dmul+0x24a>
 8000992:	ea95 0f0c 	teq	r5, ip
 8000996:	f47f af25 	bne.w	80007e4 <__aeabi_dmul+0x234>
 800099a:	4610      	mov	r0, r2
 800099c:	4619      	mov	r1, r3
 800099e:	e72c      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009a0:	ea95 0f0c 	teq	r5, ip
 80009a4:	d106      	bne.n	80009b4 <__aeabi_ddiv+0x1b0>
 80009a6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009aa:	f43f aefd 	beq.w	80007a8 <__aeabi_dmul+0x1f8>
 80009ae:	4610      	mov	r0, r2
 80009b0:	4619      	mov	r1, r3
 80009b2:	e722      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b8:	bf18      	it	ne
 80009ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009be:	f47f aec5 	bne.w	800074c <__aeabi_dmul+0x19c>
 80009c2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009c6:	f47f af0d 	bne.w	80007e4 <__aeabi_dmul+0x234>
 80009ca:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ce:	f47f aeeb 	bne.w	80007a8 <__aeabi_dmul+0x1f8>
 80009d2:	e712      	b.n	80007fa <__aeabi_dmul+0x24a>

080009d4 <__gedf2>:
 80009d4:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 80009d8:	e006      	b.n	80009e8 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__ledf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	e002      	b.n	80009e8 <__cmpdf2+0x4>
 80009e2:	bf00      	nop

080009e4 <__cmpdf2>:
 80009e4:	f04f 0c01 	mov.w	ip, #1
 80009e8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009ec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009fe:	d01b      	beq.n	8000a38 <__cmpdf2+0x54>
 8000a00:	b001      	add	sp, #4
 8000a02:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a06:	bf0c      	ite	eq
 8000a08:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a0c:	ea91 0f03 	teqne	r1, r3
 8000a10:	bf02      	ittt	eq
 8000a12:	ea90 0f02 	teqeq	r0, r2
 8000a16:	2000      	moveq	r0, #0
 8000a18:	4770      	bxeq	lr
 8000a1a:	f110 0f00 	cmn.w	r0, #0
 8000a1e:	ea91 0f03 	teq	r1, r3
 8000a22:	bf58      	it	pl
 8000a24:	4299      	cmppl	r1, r3
 8000a26:	bf08      	it	eq
 8000a28:	4290      	cmpeq	r0, r2
 8000a2a:	bf2c      	ite	cs
 8000a2c:	17d8      	asrcs	r0, r3, #31
 8000a2e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a32:	f040 0001 	orr.w	r0, r0, #1
 8000a36:	4770      	bx	lr
 8000a38:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a40:	d102      	bne.n	8000a48 <__cmpdf2+0x64>
 8000a42:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a46:	d107      	bne.n	8000a58 <__cmpdf2+0x74>
 8000a48:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a50:	d1d6      	bne.n	8000a00 <__cmpdf2+0x1c>
 8000a52:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a56:	d0d3      	beq.n	8000a00 <__cmpdf2+0x1c>
 8000a58:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a5c:	4770      	bx	lr
 8000a5e:	bf00      	nop

08000a60 <__aeabi_cdrcmple>:
 8000a60:	4684      	mov	ip, r0
 8000a62:	4610      	mov	r0, r2
 8000a64:	4662      	mov	r2, ip
 8000a66:	468c      	mov	ip, r1
 8000a68:	4619      	mov	r1, r3
 8000a6a:	4663      	mov	r3, ip
 8000a6c:	e000      	b.n	8000a70 <__aeabi_cdcmpeq>
 8000a6e:	bf00      	nop

08000a70 <__aeabi_cdcmpeq>:
 8000a70:	b501      	push	{r0, lr}
 8000a72:	f7ff ffb7 	bl	80009e4 <__cmpdf2>
 8000a76:	2800      	cmp	r0, #0
 8000a78:	bf48      	it	mi
 8000a7a:	f110 0f00 	cmnmi.w	r0, #0
 8000a7e:	bd01      	pop	{r0, pc}

08000a80 <__aeabi_dcmpeq>:
 8000a80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a84:	f7ff fff4 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a88:	bf0c      	ite	eq
 8000a8a:	2001      	moveq	r0, #1
 8000a8c:	2000      	movne	r0, #0
 8000a8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a92:	bf00      	nop

08000a94 <__aeabi_dcmplt>:
 8000a94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a98:	f7ff ffea 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a9c:	bf34      	ite	cc
 8000a9e:	2001      	movcc	r0, #1
 8000aa0:	2000      	movcs	r0, #0
 8000aa2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_dcmple>:
 8000aa8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aac:	f7ff ffe0 	bl	8000a70 <__aeabi_cdcmpeq>
 8000ab0:	bf94      	ite	ls
 8000ab2:	2001      	movls	r0, #1
 8000ab4:	2000      	movhi	r0, #0
 8000ab6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aba:	bf00      	nop

08000abc <__aeabi_dcmpge>:
 8000abc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac0:	f7ff ffce 	bl	8000a60 <__aeabi_cdrcmple>
 8000ac4:	bf94      	ite	ls
 8000ac6:	2001      	movls	r0, #1
 8000ac8:	2000      	movhi	r0, #0
 8000aca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ace:	bf00      	nop

08000ad0 <__aeabi_dcmpgt>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff ffc4 	bl	8000a60 <__aeabi_cdrcmple>
 8000ad8:	bf34      	ite	cc
 8000ada:	2001      	movcc	r0, #1
 8000adc:	2000      	movcs	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmpun>:
 8000ae4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aec:	d102      	bne.n	8000af4 <__aeabi_dcmpun+0x10>
 8000aee:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000af2:	d10a      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000af4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000afc:	d102      	bne.n	8000b04 <__aeabi_dcmpun+0x20>
 8000afe:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b02:	d102      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000b04:	f04f 0000 	mov.w	r0, #0
 8000b08:	4770      	bx	lr
 8000b0a:	f04f 0001 	mov.w	r0, #1
 8000b0e:	4770      	bx	lr

08000b10 <__aeabi_d2iz>:
 8000b10:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b14:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b18:	d215      	bcs.n	8000b46 <__aeabi_d2iz+0x36>
 8000b1a:	d511      	bpl.n	8000b40 <__aeabi_d2iz+0x30>
 8000b1c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b20:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b24:	d912      	bls.n	8000b4c <__aeabi_d2iz+0x3c>
 8000b26:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b2e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b32:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b36:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3a:	bf18      	it	ne
 8000b3c:	4240      	negne	r0, r0
 8000b3e:	4770      	bx	lr
 8000b40:	f04f 0000 	mov.w	r0, #0
 8000b44:	4770      	bx	lr
 8000b46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b4a:	d105      	bne.n	8000b58 <__aeabi_d2iz+0x48>
 8000b4c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b50:	bf08      	it	eq
 8000b52:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b56:	4770      	bx	lr
 8000b58:	f04f 0000 	mov.w	r0, #0
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop

08000b60 <__aeabi_d2uiz>:
 8000b60:	004a      	lsls	r2, r1, #1
 8000b62:	d211      	bcs.n	8000b88 <__aeabi_d2uiz+0x28>
 8000b64:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b68:	d211      	bcs.n	8000b8e <__aeabi_d2uiz+0x2e>
 8000b6a:	d50d      	bpl.n	8000b88 <__aeabi_d2uiz+0x28>
 8000b6c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b70:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b74:	d40e      	bmi.n	8000b94 <__aeabi_d2uiz+0x34>
 8000b76:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b7a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b7e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b82:	fa23 f002 	lsr.w	r0, r3, r2
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d102      	bne.n	8000b9a <__aeabi_d2uiz+0x3a>
 8000b94:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000b98:	4770      	bx	lr
 8000b9a:	f04f 0000 	mov.w	r0, #0
 8000b9e:	4770      	bx	lr

08000ba0 <__aeabi_d2f>:
 8000ba0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ba4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ba8:	bf24      	itt	cs
 8000baa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bae:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bb2:	d90d      	bls.n	8000bd0 <__aeabi_d2f+0x30>
 8000bb4:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bb8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bbc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bc4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bc8:	bf08      	it	eq
 8000bca:	f020 0001 	biceq.w	r0, r0, #1
 8000bce:	4770      	bx	lr
 8000bd0:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bd4:	d121      	bne.n	8000c1a <__aeabi_d2f+0x7a>
 8000bd6:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bda:	bfbc      	itt	lt
 8000bdc:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be0:	4770      	bxlt	lr
 8000be2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000be6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bea:	f1c2 0218 	rsb	r2, r2, #24
 8000bee:	f1c2 0c20 	rsb	ip, r2, #32
 8000bf2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bf6:	fa20 f002 	lsr.w	r0, r0, r2
 8000bfa:	bf18      	it	ne
 8000bfc:	f040 0001 	orrne.w	r0, r0, #1
 8000c00:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c04:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c08:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c0c:	ea40 000c 	orr.w	r0, r0, ip
 8000c10:	fa23 f302 	lsr.w	r3, r3, r2
 8000c14:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c18:	e7cc      	b.n	8000bb4 <__aeabi_d2f+0x14>
 8000c1a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c1e:	d107      	bne.n	8000c30 <__aeabi_d2f+0x90>
 8000c20:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c24:	bf1e      	ittt	ne
 8000c26:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c2a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c2e:	4770      	bxne	lr
 8000c30:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c34:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c38:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c3c:	4770      	bx	lr
 8000c3e:	bf00      	nop

08000c40 <__aeabi_frsub>:
 8000c40:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000c44:	e002      	b.n	8000c4c <__addsf3>
 8000c46:	bf00      	nop

08000c48 <__aeabi_fsub>:
 8000c48:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000c4c <__addsf3>:
 8000c4c:	0042      	lsls	r2, r0, #1
 8000c4e:	bf1f      	itttt	ne
 8000c50:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c54:	ea92 0f03 	teqne	r2, r3
 8000c58:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000c5c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c60:	d06a      	beq.n	8000d38 <__addsf3+0xec>
 8000c62:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c66:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c6a:	bfc1      	itttt	gt
 8000c6c:	18d2      	addgt	r2, r2, r3
 8000c6e:	4041      	eorgt	r1, r0
 8000c70:	4048      	eorgt	r0, r1
 8000c72:	4041      	eorgt	r1, r0
 8000c74:	bfb8      	it	lt
 8000c76:	425b      	neglt	r3, r3
 8000c78:	2b19      	cmp	r3, #25
 8000c7a:	bf88      	it	hi
 8000c7c:	4770      	bxhi	lr
 8000c7e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000c82:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c86:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000c8a:	bf18      	it	ne
 8000c8c:	4240      	negne	r0, r0
 8000c8e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000c92:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000c96:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000c9a:	bf18      	it	ne
 8000c9c:	4249      	negne	r1, r1
 8000c9e:	ea92 0f03 	teq	r2, r3
 8000ca2:	d03f      	beq.n	8000d24 <__addsf3+0xd8>
 8000ca4:	f1a2 0201 	sub.w	r2, r2, #1
 8000ca8:	fa41 fc03 	asr.w	ip, r1, r3
 8000cac:	eb10 000c 	adds.w	r0, r0, ip
 8000cb0:	f1c3 0320 	rsb	r3, r3, #32
 8000cb4:	fa01 f103 	lsl.w	r1, r1, r3
 8000cb8:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000cbc:	d502      	bpl.n	8000cc4 <__addsf3+0x78>
 8000cbe:	4249      	negs	r1, r1
 8000cc0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000cc4:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000cc8:	d313      	bcc.n	8000cf2 <__addsf3+0xa6>
 8000cca:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000cce:	d306      	bcc.n	8000cde <__addsf3+0x92>
 8000cd0:	0840      	lsrs	r0, r0, #1
 8000cd2:	ea4f 0131 	mov.w	r1, r1, rrx
 8000cd6:	f102 0201 	add.w	r2, r2, #1
 8000cda:	2afe      	cmp	r2, #254	; 0xfe
 8000cdc:	d251      	bcs.n	8000d82 <__addsf3+0x136>
 8000cde:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000ce2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ce6:	bf08      	it	eq
 8000ce8:	f020 0001 	biceq.w	r0, r0, #1
 8000cec:	ea40 0003 	orr.w	r0, r0, r3
 8000cf0:	4770      	bx	lr
 8000cf2:	0049      	lsls	r1, r1, #1
 8000cf4:	eb40 0000 	adc.w	r0, r0, r0
 8000cf8:	3a01      	subs	r2, #1
 8000cfa:	bf28      	it	cs
 8000cfc:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000d00:	d2ed      	bcs.n	8000cde <__addsf3+0x92>
 8000d02:	fab0 fc80 	clz	ip, r0
 8000d06:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d0a:	ebb2 020c 	subs.w	r2, r2, ip
 8000d0e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d12:	bfaa      	itet	ge
 8000d14:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000d18:	4252      	neglt	r2, r2
 8000d1a:	4318      	orrge	r0, r3
 8000d1c:	bfbc      	itt	lt
 8000d1e:	40d0      	lsrlt	r0, r2
 8000d20:	4318      	orrlt	r0, r3
 8000d22:	4770      	bx	lr
 8000d24:	f092 0f00 	teq	r2, #0
 8000d28:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000d2c:	bf06      	itte	eq
 8000d2e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000d32:	3201      	addeq	r2, #1
 8000d34:	3b01      	subne	r3, #1
 8000d36:	e7b5      	b.n	8000ca4 <__addsf3+0x58>
 8000d38:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d3c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d40:	bf18      	it	ne
 8000d42:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d46:	d021      	beq.n	8000d8c <__addsf3+0x140>
 8000d48:	ea92 0f03 	teq	r2, r3
 8000d4c:	d004      	beq.n	8000d58 <__addsf3+0x10c>
 8000d4e:	f092 0f00 	teq	r2, #0
 8000d52:	bf08      	it	eq
 8000d54:	4608      	moveq	r0, r1
 8000d56:	4770      	bx	lr
 8000d58:	ea90 0f01 	teq	r0, r1
 8000d5c:	bf1c      	itt	ne
 8000d5e:	2000      	movne	r0, #0
 8000d60:	4770      	bxne	lr
 8000d62:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000d66:	d104      	bne.n	8000d72 <__addsf3+0x126>
 8000d68:	0040      	lsls	r0, r0, #1
 8000d6a:	bf28      	it	cs
 8000d6c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000d70:	4770      	bx	lr
 8000d72:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000d76:	bf3c      	itt	cc
 8000d78:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000d7c:	4770      	bxcc	lr
 8000d7e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000d82:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000d86:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d8a:	4770      	bx	lr
 8000d8c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d90:	bf16      	itet	ne
 8000d92:	4608      	movne	r0, r1
 8000d94:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d98:	4601      	movne	r1, r0
 8000d9a:	0242      	lsls	r2, r0, #9
 8000d9c:	bf06      	itte	eq
 8000d9e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000da2:	ea90 0f01 	teqeq	r0, r1
 8000da6:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000daa:	4770      	bx	lr

08000dac <__aeabi_ui2f>:
 8000dac:	f04f 0300 	mov.w	r3, #0
 8000db0:	e004      	b.n	8000dbc <__aeabi_i2f+0x8>
 8000db2:	bf00      	nop

08000db4 <__aeabi_i2f>:
 8000db4:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000db8:	bf48      	it	mi
 8000dba:	4240      	negmi	r0, r0
 8000dbc:	ea5f 0c00 	movs.w	ip, r0
 8000dc0:	bf08      	it	eq
 8000dc2:	4770      	bxeq	lr
 8000dc4:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000dc8:	4601      	mov	r1, r0
 8000dca:	f04f 0000 	mov.w	r0, #0
 8000dce:	e01c      	b.n	8000e0a <__aeabi_l2f+0x2a>

08000dd0 <__aeabi_ul2f>:
 8000dd0:	ea50 0201 	orrs.w	r2, r0, r1
 8000dd4:	bf08      	it	eq
 8000dd6:	4770      	bxeq	lr
 8000dd8:	f04f 0300 	mov.w	r3, #0
 8000ddc:	e00a      	b.n	8000df4 <__aeabi_l2f+0x14>
 8000dde:	bf00      	nop

08000de0 <__aeabi_l2f>:
 8000de0:	ea50 0201 	orrs.w	r2, r0, r1
 8000de4:	bf08      	it	eq
 8000de6:	4770      	bxeq	lr
 8000de8:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000dec:	d502      	bpl.n	8000df4 <__aeabi_l2f+0x14>
 8000dee:	4240      	negs	r0, r0
 8000df0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000df4:	ea5f 0c01 	movs.w	ip, r1
 8000df8:	bf02      	ittt	eq
 8000dfa:	4684      	moveq	ip, r0
 8000dfc:	4601      	moveq	r1, r0
 8000dfe:	2000      	moveq	r0, #0
 8000e00:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000e04:	bf08      	it	eq
 8000e06:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000e0a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000e0e:	fabc f28c 	clz	r2, ip
 8000e12:	3a08      	subs	r2, #8
 8000e14:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000e18:	db10      	blt.n	8000e3c <__aeabi_l2f+0x5c>
 8000e1a:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e1e:	4463      	add	r3, ip
 8000e20:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e24:	f1c2 0220 	rsb	r2, r2, #32
 8000e28:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000e2c:	fa20 f202 	lsr.w	r2, r0, r2
 8000e30:	eb43 0002 	adc.w	r0, r3, r2
 8000e34:	bf08      	it	eq
 8000e36:	f020 0001 	biceq.w	r0, r0, #1
 8000e3a:	4770      	bx	lr
 8000e3c:	f102 0220 	add.w	r2, r2, #32
 8000e40:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e44:	f1c2 0220 	rsb	r2, r2, #32
 8000e48:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000e4c:	fa21 f202 	lsr.w	r2, r1, r2
 8000e50:	eb43 0002 	adc.w	r0, r3, r2
 8000e54:	bf08      	it	eq
 8000e56:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e5a:	4770      	bx	lr

08000e5c <__aeabi_fmul>:
 8000e5c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e60:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e64:	bf1e      	ittt	ne
 8000e66:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e6a:	ea92 0f0c 	teqne	r2, ip
 8000e6e:	ea93 0f0c 	teqne	r3, ip
 8000e72:	d06f      	beq.n	8000f54 <__aeabi_fmul+0xf8>
 8000e74:	441a      	add	r2, r3
 8000e76:	ea80 0c01 	eor.w	ip, r0, r1
 8000e7a:	0240      	lsls	r0, r0, #9
 8000e7c:	bf18      	it	ne
 8000e7e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000e82:	d01e      	beq.n	8000ec2 <__aeabi_fmul+0x66>
 8000e84:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000e88:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000e8c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000e90:	fba0 3101 	umull	r3, r1, r0, r1
 8000e94:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e98:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000e9c:	bf3e      	ittt	cc
 8000e9e:	0049      	lslcc	r1, r1, #1
 8000ea0:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000ea4:	005b      	lslcc	r3, r3, #1
 8000ea6:	ea40 0001 	orr.w	r0, r0, r1
 8000eaa:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000eae:	2afd      	cmp	r2, #253	; 0xfd
 8000eb0:	d81d      	bhi.n	8000eee <__aeabi_fmul+0x92>
 8000eb2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000eb6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000eba:	bf08      	it	eq
 8000ebc:	f020 0001 	biceq.w	r0, r0, #1
 8000ec0:	4770      	bx	lr
 8000ec2:	f090 0f00 	teq	r0, #0
 8000ec6:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000eca:	bf08      	it	eq
 8000ecc:	0249      	lsleq	r1, r1, #9
 8000ece:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000ed2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000ed6:	3a7f      	subs	r2, #127	; 0x7f
 8000ed8:	bfc2      	ittt	gt
 8000eda:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000ede:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ee2:	4770      	bxgt	lr
 8000ee4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ee8:	f04f 0300 	mov.w	r3, #0
 8000eec:	3a01      	subs	r2, #1
 8000eee:	dc5d      	bgt.n	8000fac <__aeabi_fmul+0x150>
 8000ef0:	f112 0f19 	cmn.w	r2, #25
 8000ef4:	bfdc      	itt	le
 8000ef6:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000efa:	4770      	bxle	lr
 8000efc:	f1c2 0200 	rsb	r2, r2, #0
 8000f00:	0041      	lsls	r1, r0, #1
 8000f02:	fa21 f102 	lsr.w	r1, r1, r2
 8000f06:	f1c2 0220 	rsb	r2, r2, #32
 8000f0a:	fa00 fc02 	lsl.w	ip, r0, r2
 8000f0e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000f12:	f140 0000 	adc.w	r0, r0, #0
 8000f16:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000f1a:	bf08      	it	eq
 8000f1c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000f20:	4770      	bx	lr
 8000f22:	f092 0f00 	teq	r2, #0
 8000f26:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f2a:	bf02      	ittt	eq
 8000f2c:	0040      	lsleq	r0, r0, #1
 8000f2e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f32:	3a01      	subeq	r2, #1
 8000f34:	d0f9      	beq.n	8000f2a <__aeabi_fmul+0xce>
 8000f36:	ea40 000c 	orr.w	r0, r0, ip
 8000f3a:	f093 0f00 	teq	r3, #0
 8000f3e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f42:	bf02      	ittt	eq
 8000f44:	0049      	lsleq	r1, r1, #1
 8000f46:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f4a:	3b01      	subeq	r3, #1
 8000f4c:	d0f9      	beq.n	8000f42 <__aeabi_fmul+0xe6>
 8000f4e:	ea41 010c 	orr.w	r1, r1, ip
 8000f52:	e78f      	b.n	8000e74 <__aeabi_fmul+0x18>
 8000f54:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f58:	ea92 0f0c 	teq	r2, ip
 8000f5c:	bf18      	it	ne
 8000f5e:	ea93 0f0c 	teqne	r3, ip
 8000f62:	d00a      	beq.n	8000f7a <__aeabi_fmul+0x11e>
 8000f64:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f68:	bf18      	it	ne
 8000f6a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f6e:	d1d8      	bne.n	8000f22 <__aeabi_fmul+0xc6>
 8000f70:	ea80 0001 	eor.w	r0, r0, r1
 8000f74:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000f78:	4770      	bx	lr
 8000f7a:	f090 0f00 	teq	r0, #0
 8000f7e:	bf17      	itett	ne
 8000f80:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000f84:	4608      	moveq	r0, r1
 8000f86:	f091 0f00 	teqne	r1, #0
 8000f8a:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000f8e:	d014      	beq.n	8000fba <__aeabi_fmul+0x15e>
 8000f90:	ea92 0f0c 	teq	r2, ip
 8000f94:	d101      	bne.n	8000f9a <__aeabi_fmul+0x13e>
 8000f96:	0242      	lsls	r2, r0, #9
 8000f98:	d10f      	bne.n	8000fba <__aeabi_fmul+0x15e>
 8000f9a:	ea93 0f0c 	teq	r3, ip
 8000f9e:	d103      	bne.n	8000fa8 <__aeabi_fmul+0x14c>
 8000fa0:	024b      	lsls	r3, r1, #9
 8000fa2:	bf18      	it	ne
 8000fa4:	4608      	movne	r0, r1
 8000fa6:	d108      	bne.n	8000fba <__aeabi_fmul+0x15e>
 8000fa8:	ea80 0001 	eor.w	r0, r0, r1
 8000fac:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000fb0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000fb4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000fb8:	4770      	bx	lr
 8000fba:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000fbe:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000fc2:	4770      	bx	lr

08000fc4 <__aeabi_fdiv>:
 8000fc4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000fc8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000fcc:	bf1e      	ittt	ne
 8000fce:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000fd2:	ea92 0f0c 	teqne	r2, ip
 8000fd6:	ea93 0f0c 	teqne	r3, ip
 8000fda:	d069      	beq.n	80010b0 <__aeabi_fdiv+0xec>
 8000fdc:	eba2 0203 	sub.w	r2, r2, r3
 8000fe0:	ea80 0c01 	eor.w	ip, r0, r1
 8000fe4:	0249      	lsls	r1, r1, #9
 8000fe6:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000fea:	d037      	beq.n	800105c <__aeabi_fdiv+0x98>
 8000fec:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000ff0:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000ff4:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ff8:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ffc:	428b      	cmp	r3, r1
 8000ffe:	bf38      	it	cc
 8001000:	005b      	lslcc	r3, r3, #1
 8001002:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8001006:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 800100a:	428b      	cmp	r3, r1
 800100c:	bf24      	itt	cs
 800100e:	1a5b      	subcs	r3, r3, r1
 8001010:	ea40 000c 	orrcs.w	r0, r0, ip
 8001014:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8001018:	bf24      	itt	cs
 800101a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800101e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8001022:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8001026:	bf24      	itt	cs
 8001028:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 800102c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8001030:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8001034:	bf24      	itt	cs
 8001036:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 800103a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800103e:	011b      	lsls	r3, r3, #4
 8001040:	bf18      	it	ne
 8001042:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8001046:	d1e0      	bne.n	800100a <__aeabi_fdiv+0x46>
 8001048:	2afd      	cmp	r2, #253	; 0xfd
 800104a:	f63f af50 	bhi.w	8000eee <__aeabi_fmul+0x92>
 800104e:	428b      	cmp	r3, r1
 8001050:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8001054:	bf08      	it	eq
 8001056:	f020 0001 	biceq.w	r0, r0, #1
 800105a:	4770      	bx	lr
 800105c:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8001060:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8001064:	327f      	adds	r2, #127	; 0x7f
 8001066:	bfc2      	ittt	gt
 8001068:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 800106c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8001070:	4770      	bxgt	lr
 8001072:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8001076:	f04f 0300 	mov.w	r3, #0
 800107a:	3a01      	subs	r2, #1
 800107c:	e737      	b.n	8000eee <__aeabi_fmul+0x92>
 800107e:	f092 0f00 	teq	r2, #0
 8001082:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8001086:	bf02      	ittt	eq
 8001088:	0040      	lsleq	r0, r0, #1
 800108a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800108e:	3a01      	subeq	r2, #1
 8001090:	d0f9      	beq.n	8001086 <__aeabi_fdiv+0xc2>
 8001092:	ea40 000c 	orr.w	r0, r0, ip
 8001096:	f093 0f00 	teq	r3, #0
 800109a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800109e:	bf02      	ittt	eq
 80010a0:	0049      	lsleq	r1, r1, #1
 80010a2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 80010a6:	3b01      	subeq	r3, #1
 80010a8:	d0f9      	beq.n	800109e <__aeabi_fdiv+0xda>
 80010aa:	ea41 010c 	orr.w	r1, r1, ip
 80010ae:	e795      	b.n	8000fdc <__aeabi_fdiv+0x18>
 80010b0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80010b4:	ea92 0f0c 	teq	r2, ip
 80010b8:	d108      	bne.n	80010cc <__aeabi_fdiv+0x108>
 80010ba:	0242      	lsls	r2, r0, #9
 80010bc:	f47f af7d 	bne.w	8000fba <__aeabi_fmul+0x15e>
 80010c0:	ea93 0f0c 	teq	r3, ip
 80010c4:	f47f af70 	bne.w	8000fa8 <__aeabi_fmul+0x14c>
 80010c8:	4608      	mov	r0, r1
 80010ca:	e776      	b.n	8000fba <__aeabi_fmul+0x15e>
 80010cc:	ea93 0f0c 	teq	r3, ip
 80010d0:	d104      	bne.n	80010dc <__aeabi_fdiv+0x118>
 80010d2:	024b      	lsls	r3, r1, #9
 80010d4:	f43f af4c 	beq.w	8000f70 <__aeabi_fmul+0x114>
 80010d8:	4608      	mov	r0, r1
 80010da:	e76e      	b.n	8000fba <__aeabi_fmul+0x15e>
 80010dc:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80010e0:	bf18      	it	ne
 80010e2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 80010e6:	d1ca      	bne.n	800107e <__aeabi_fdiv+0xba>
 80010e8:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 80010ec:	f47f af5c 	bne.w	8000fa8 <__aeabi_fmul+0x14c>
 80010f0:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 80010f4:	f47f af3c 	bne.w	8000f70 <__aeabi_fmul+0x114>
 80010f8:	e75f      	b.n	8000fba <__aeabi_fmul+0x15e>
 80010fa:	bf00      	nop

080010fc <__gesf2>:
 80010fc:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8001100:	e006      	b.n	8001110 <__cmpsf2+0x4>
 8001102:	bf00      	nop

08001104 <__lesf2>:
 8001104:	f04f 0c01 	mov.w	ip, #1
 8001108:	e002      	b.n	8001110 <__cmpsf2+0x4>
 800110a:	bf00      	nop

0800110c <__cmpsf2>:
 800110c:	f04f 0c01 	mov.w	ip, #1
 8001110:	f84d cd04 	str.w	ip, [sp, #-4]!
 8001114:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001118:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800111c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001120:	bf18      	it	ne
 8001122:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8001126:	d011      	beq.n	800114c <__cmpsf2+0x40>
 8001128:	b001      	add	sp, #4
 800112a:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800112e:	bf18      	it	ne
 8001130:	ea90 0f01 	teqne	r0, r1
 8001134:	bf58      	it	pl
 8001136:	ebb2 0003 	subspl.w	r0, r2, r3
 800113a:	bf88      	it	hi
 800113c:	17c8      	asrhi	r0, r1, #31
 800113e:	bf38      	it	cc
 8001140:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8001144:	bf18      	it	ne
 8001146:	f040 0001 	orrne.w	r0, r0, #1
 800114a:	4770      	bx	lr
 800114c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001150:	d102      	bne.n	8001158 <__cmpsf2+0x4c>
 8001152:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001156:	d105      	bne.n	8001164 <__cmpsf2+0x58>
 8001158:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 800115c:	d1e4      	bne.n	8001128 <__cmpsf2+0x1c>
 800115e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8001162:	d0e1      	beq.n	8001128 <__cmpsf2+0x1c>
 8001164:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001168:	4770      	bx	lr
 800116a:	bf00      	nop

0800116c <__aeabi_cfrcmple>:
 800116c:	4684      	mov	ip, r0
 800116e:	4608      	mov	r0, r1
 8001170:	4661      	mov	r1, ip
 8001172:	e7ff      	b.n	8001174 <__aeabi_cfcmpeq>

08001174 <__aeabi_cfcmpeq>:
 8001174:	b50f      	push	{r0, r1, r2, r3, lr}
 8001176:	f7ff ffc9 	bl	800110c <__cmpsf2>
 800117a:	2800      	cmp	r0, #0
 800117c:	bf48      	it	mi
 800117e:	f110 0f00 	cmnmi.w	r0, #0
 8001182:	bd0f      	pop	{r0, r1, r2, r3, pc}

08001184 <__aeabi_fcmpeq>:
 8001184:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001188:	f7ff fff4 	bl	8001174 <__aeabi_cfcmpeq>
 800118c:	bf0c      	ite	eq
 800118e:	2001      	moveq	r0, #1
 8001190:	2000      	movne	r0, #0
 8001192:	f85d fb08 	ldr.w	pc, [sp], #8
 8001196:	bf00      	nop

08001198 <__aeabi_fcmplt>:
 8001198:	f84d ed08 	str.w	lr, [sp, #-8]!
 800119c:	f7ff ffea 	bl	8001174 <__aeabi_cfcmpeq>
 80011a0:	bf34      	ite	cc
 80011a2:	2001      	movcc	r0, #1
 80011a4:	2000      	movcs	r0, #0
 80011a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80011aa:	bf00      	nop

080011ac <__aeabi_fcmple>:
 80011ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011b0:	f7ff ffe0 	bl	8001174 <__aeabi_cfcmpeq>
 80011b4:	bf94      	ite	ls
 80011b6:	2001      	movls	r0, #1
 80011b8:	2000      	movhi	r0, #0
 80011ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80011be:	bf00      	nop

080011c0 <__aeabi_fcmpge>:
 80011c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011c4:	f7ff ffd2 	bl	800116c <__aeabi_cfrcmple>
 80011c8:	bf94      	ite	ls
 80011ca:	2001      	movls	r0, #1
 80011cc:	2000      	movhi	r0, #0
 80011ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80011d2:	bf00      	nop

080011d4 <__aeabi_fcmpgt>:
 80011d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011d8:	f7ff ffc8 	bl	800116c <__aeabi_cfrcmple>
 80011dc:	bf34      	ite	cc
 80011de:	2001      	movcc	r0, #1
 80011e0:	2000      	movcs	r0, #0
 80011e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80011e6:	bf00      	nop

080011e8 <CountRPM>:
static uint16_t firstDetected;
static uint16_t newDetected;
static float time_diff;

void CountRPM(uint16_t counter)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b082      	sub	sp, #8
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	4603      	mov	r3, r0
 80011f0:	80fb      	strh	r3, [r7, #6]
	static uint8_t flip = 0;

	if (flip != HAL_GPIO_ReadPin(A3144_Port, A3144_PIN))
 80011f2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80011f6:	4821      	ldr	r0, [pc, #132]	; (800127c <CountRPM+0x94>)
 80011f8:	f003 fe62 	bl	8004ec0 <HAL_GPIO_ReadPin>
 80011fc:	4603      	mov	r3, r0
 80011fe:	461a      	mov	r2, r3
 8001200:	4b1f      	ldr	r3, [pc, #124]	; (8001280 <CountRPM+0x98>)
 8001202:	781b      	ldrb	r3, [r3, #0]
 8001204:	429a      	cmp	r2, r3
 8001206:	d034      	beq.n	8001272 <CountRPM+0x8a>
	{
		flip = HAL_GPIO_ReadPin(A3144_Port, A3144_PIN);
 8001208:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800120c:	481b      	ldr	r0, [pc, #108]	; (800127c <CountRPM+0x94>)
 800120e:	f003 fe57 	bl	8004ec0 <HAL_GPIO_ReadPin>
 8001212:	4603      	mov	r3, r0
 8001214:	461a      	mov	r2, r3
 8001216:	4b1a      	ldr	r3, [pc, #104]	; (8001280 <CountRPM+0x98>)
 8001218:	701a      	strb	r2, [r3, #0]
		rotCount++;
 800121a:	4b1a      	ldr	r3, [pc, #104]	; (8001284 <CountRPM+0x9c>)
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	3301      	adds	r3, #1
 8001220:	4a18      	ldr	r2, [pc, #96]	; (8001284 <CountRPM+0x9c>)
 8001222:	6013      	str	r3, [r2, #0]

		if (rotCount == 1){
 8001224:	4b17      	ldr	r3, [pc, #92]	; (8001284 <CountRPM+0x9c>)
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	2b01      	cmp	r3, #1
 800122a:	d103      	bne.n	8001234 <CountRPM+0x4c>
			firstDetected = counter;
 800122c:	4a16      	ldr	r2, [pc, #88]	; (8001288 <CountRPM+0xa0>)
 800122e:	88fb      	ldrh	r3, [r7, #6]
 8001230:	8013      	strh	r3, [r2, #0]
			rotSpeed = time_diff / 1000 ;

			rotCount = 0; //reset
		}
	}
}
 8001232:	e01e      	b.n	8001272 <CountRPM+0x8a>
			newDetected = counter;
 8001234:	4a15      	ldr	r2, [pc, #84]	; (800128c <CountRPM+0xa4>)
 8001236:	88fb      	ldrh	r3, [r7, #6]
 8001238:	8013      	strh	r3, [r2, #0]
			time_diff = abs(newDetected - firstDetected);
 800123a:	4b14      	ldr	r3, [pc, #80]	; (800128c <CountRPM+0xa4>)
 800123c:	881b      	ldrh	r3, [r3, #0]
 800123e:	461a      	mov	r2, r3
 8001240:	4b11      	ldr	r3, [pc, #68]	; (8001288 <CountRPM+0xa0>)
 8001242:	881b      	ldrh	r3, [r3, #0]
 8001244:	1ad3      	subs	r3, r2, r3
 8001246:	2b00      	cmp	r3, #0
 8001248:	bfb8      	it	lt
 800124a:	425b      	neglt	r3, r3
 800124c:	4618      	mov	r0, r3
 800124e:	f7ff fdb1 	bl	8000db4 <__aeabi_i2f>
 8001252:	4603      	mov	r3, r0
 8001254:	4a0e      	ldr	r2, [pc, #56]	; (8001290 <CountRPM+0xa8>)
 8001256:	6013      	str	r3, [r2, #0]
			rotSpeed = time_diff / 1000 ;
 8001258:	4b0d      	ldr	r3, [pc, #52]	; (8001290 <CountRPM+0xa8>)
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	490d      	ldr	r1, [pc, #52]	; (8001294 <CountRPM+0xac>)
 800125e:	4618      	mov	r0, r3
 8001260:	f7ff feb0 	bl	8000fc4 <__aeabi_fdiv>
 8001264:	4603      	mov	r3, r0
 8001266:	461a      	mov	r2, r3
 8001268:	4b0b      	ldr	r3, [pc, #44]	; (8001298 <CountRPM+0xb0>)
 800126a:	601a      	str	r2, [r3, #0]
			rotCount = 0; //reset
 800126c:	4b05      	ldr	r3, [pc, #20]	; (8001284 <CountRPM+0x9c>)
 800126e:	2200      	movs	r2, #0
 8001270:	601a      	str	r2, [r3, #0]
}
 8001272:	bf00      	nop
 8001274:	3708      	adds	r7, #8
 8001276:	46bd      	mov	sp, r7
 8001278:	bd80      	pop	{r7, pc}
 800127a:	bf00      	nop
 800127c:	40010c00 	.word	0x40010c00
 8001280:	2000026c 	.word	0x2000026c
 8001284:	20000260 	.word	0x20000260
 8001288:	20000264 	.word	0x20000264
 800128c:	20000266 	.word	0x20000266
 8001290:	20000268 	.word	0x20000268
 8001294:	447a0000 	.word	0x447a0000
 8001298:	2000025c 	.word	0x2000025c
 800129c:	00000000 	.word	0x00000000

080012a0 <GetRotationSpeed>:

float GetRotationSpeed(void)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	af00      	add	r7, sp, #0
//	static float beforeSpeed = 0;
	static int clear = 0;
	clear++;
 80012a4:	4b16      	ldr	r3, [pc, #88]	; (8001300 <GetRotationSpeed+0x60>)
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	3301      	adds	r3, #1
 80012aa:	4a15      	ldr	r2, [pc, #84]	; (8001300 <GetRotationSpeed+0x60>)
 80012ac:	6013      	str	r3, [r2, #0]
//
	if (clear == Time_Out_Period) //Time-out: stopped rotation => reset
 80012ae:	4b14      	ldr	r3, [pc, #80]	; (8001300 <GetRotationSpeed+0x60>)
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	2b03      	cmp	r3, #3
 80012b4:	d115      	bne.n	80012e2 <GetRotationSpeed+0x42>
	{
		clear = 0;
 80012b6:	4b12      	ldr	r3, [pc, #72]	; (8001300 <GetRotationSpeed+0x60>)
 80012b8:	2200      	movs	r2, #0
 80012ba:	601a      	str	r2, [r3, #0]
		rotSpeed *= 1.45;
 80012bc:	4b11      	ldr	r3, [pc, #68]	; (8001304 <GetRotationSpeed+0x64>)
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	4618      	mov	r0, r3
 80012c2:	f7ff f91d 	bl	8000500 <__aeabi_f2d>
 80012c6:	a30c      	add	r3, pc, #48	; (adr r3, 80012f8 <GetRotationSpeed+0x58>)
 80012c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012cc:	f7ff f970 	bl	80005b0 <__aeabi_dmul>
 80012d0:	4602      	mov	r2, r0
 80012d2:	460b      	mov	r3, r1
 80012d4:	4610      	mov	r0, r2
 80012d6:	4619      	mov	r1, r3
 80012d8:	f7ff fc62 	bl	8000ba0 <__aeabi_d2f>
 80012dc:	4603      	mov	r3, r0
 80012de:	4a09      	ldr	r2, [pc, #36]	; (8001304 <GetRotationSpeed+0x64>)
 80012e0:	6013      	str	r3, [r2, #0]
//
//		beforeSpeed = rotSpeed;
//		rotSpeed = 0;
//	}

	return 60 / rotSpeed;
 80012e2:	4b08      	ldr	r3, [pc, #32]	; (8001304 <GetRotationSpeed+0x64>)
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	4619      	mov	r1, r3
 80012e8:	4807      	ldr	r0, [pc, #28]	; (8001308 <GetRotationSpeed+0x68>)
 80012ea:	f7ff fe6b 	bl	8000fc4 <__aeabi_fdiv>
 80012ee:	4603      	mov	r3, r0
}
 80012f0:	4618      	mov	r0, r3
 80012f2:	bd80      	pop	{r7, pc}
 80012f4:	f3af 8000 	nop.w
 80012f8:	33333333 	.word	0x33333333
 80012fc:	3ff73333 	.word	0x3ff73333
 8001300:	20000270 	.word	0x20000270
 8001304:	2000025c 	.word	0x2000025c
 8001308:	42700000 	.word	0x42700000

0800130c <a3144_Init>:

void a3144_Init(void)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim3);
 8001310:	4802      	ldr	r0, [pc, #8]	; (800131c <a3144_Init+0x10>)
 8001312:	f006 f883 	bl	800741c <HAL_TIM_Base_Start_IT>
}
 8001316:	bf00      	nop
 8001318:	bd80      	pop	{r7, pc}
 800131a:	bf00      	nop
 800131c:	200002ac 	.word	0x200002ac

08001320 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)   // Interrupt Call
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b082      	sub	sp, #8
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
	static uint16_t counter_for_1s = 0;


	if (htim == &htim3)
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	4a09      	ldr	r2, [pc, #36]	; (8001350 <HAL_TIM_PeriodElapsedCallback+0x30>)
 800132c:	4293      	cmp	r3, r2
 800132e:	d10a      	bne.n	8001346 <HAL_TIM_PeriodElapsedCallback+0x26>
	{
		CountRPM(counter_for_1s);
 8001330:	4b08      	ldr	r3, [pc, #32]	; (8001354 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8001332:	881b      	ldrh	r3, [r3, #0]
 8001334:	4618      	mov	r0, r3
 8001336:	f7ff ff57 	bl	80011e8 <CountRPM>
		counter_for_1s++;
 800133a:	4b06      	ldr	r3, [pc, #24]	; (8001354 <HAL_TIM_PeriodElapsedCallback+0x34>)
 800133c:	881b      	ldrh	r3, [r3, #0]
 800133e:	3301      	adds	r3, #1
 8001340:	b29a      	uxth	r2, r3
 8001342:	4b04      	ldr	r3, [pc, #16]	; (8001354 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8001344:	801a      	strh	r2, [r3, #0]
	}
}
 8001346:	bf00      	nop
 8001348:	3708      	adds	r7, #8
 800134a:	46bd      	mov	sp, r7
 800134c:	bd80      	pop	{r7, pc}
 800134e:	bf00      	nop
 8001350:	200002ac 	.word	0x200002ac
 8001354:	20000274 	.word	0x20000274

08001358 <Delay>:
void		LCD_REG_Config          ( void );
void		LCD_FillColor           ( uint32_t ulAmout_Point, uint16_t usColor );
uint16_t	LCD_Read_PixelData      ( void );


void Delay ( __IO uint32_t nCount ){  for ( ; nCount != 0; nCount -- );}
 8001358:	b480      	push	{r7}
 800135a:	b083      	sub	sp, #12
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
 8001360:	e002      	b.n	8001368 <Delay+0x10>
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	3b01      	subs	r3, #1
 8001366:	607b      	str	r3, [r7, #4]
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	2b00      	cmp	r3, #0
 800136c:	d1f9      	bne.n	8001362 <Delay+0xa>
 800136e:	bf00      	nop
 8001370:	bf00      	nop
 8001372:	370c      	adds	r7, #12
 8001374:	46bd      	mov	sp, r7
 8001376:	bc80      	pop	{r7}
 8001378:	4770      	bx	lr

0800137a <LCD_INIT>:

void LCD_INIT ( void )
{
 800137a:	b580      	push	{r7, lr}
 800137c:	b082      	sub	sp, #8
 800137e:	af02      	add	r7, sp, #8
	LCD_BackLed_Control(ENABLE);      
 8001380:	2001      	movs	r0, #1
 8001382:	f000 f829 	bl	80013d8 <LCD_BackLed_Control>
	LCD_Rst();
 8001386:	f000 f80f 	bl	80013a8 <LCD_Rst>
	LCD_REG_Config();
 800138a:	f000 f85f 	bl	800144c <LCD_REG_Config>
	LCD_Clear (0, 0, 240, 320, BACKGROUND);
 800138e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001392:	9300      	str	r3, [sp, #0]
 8001394:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8001398:	22f0      	movs	r2, #240	; 0xf0
 800139a:	2100      	movs	r1, #0
 800139c:	2000      	movs	r0, #0
 800139e:	f000 f9e6 	bl	800176e <LCD_Clear>
}
 80013a2:	bf00      	nop
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bd80      	pop	{r7, pc}

080013a8 <LCD_Rst>:


void LCD_Rst ( void )
{			
 80013a8:	b580      	push	{r7, lr}
 80013aa:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_RST_PORT,LCD_RST_PIN,GPIO_PIN_RESET);
 80013ac:	2200      	movs	r2, #0
 80013ae:	2102      	movs	r1, #2
 80013b0:	4807      	ldr	r0, [pc, #28]	; (80013d0 <LCD_Rst+0x28>)
 80013b2:	f003 fd9c 	bl	8004eee <HAL_GPIO_WritePin>
	Delay ( 0xAFFf<<2 ); 					   
 80013b6:	4807      	ldr	r0, [pc, #28]	; (80013d4 <LCD_Rst+0x2c>)
 80013b8:	f7ff ffce 	bl	8001358 <Delay>
	HAL_GPIO_WritePin(LCD_RST_PORT,LCD_RST_PIN,GPIO_PIN_SET);
 80013bc:	2201      	movs	r2, #1
 80013be:	2102      	movs	r1, #2
 80013c0:	4803      	ldr	r0, [pc, #12]	; (80013d0 <LCD_Rst+0x28>)
 80013c2:	f003 fd94 	bl	8004eee <HAL_GPIO_WritePin>
	Delay ( 0xAFFf<<2 ); 	
 80013c6:	4803      	ldr	r0, [pc, #12]	; (80013d4 <LCD_Rst+0x2c>)
 80013c8:	f7ff ffc6 	bl	8001358 <Delay>
}
 80013cc:	bf00      	nop
 80013ce:	bd80      	pop	{r7, pc}
 80013d0:	40011800 	.word	0x40011800
 80013d4:	0002bffc 	.word	0x0002bffc

080013d8 <LCD_BackLed_Control>:


void LCD_BackLed_Control ( FunctionalState enumState )
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b082      	sub	sp, #8
 80013dc:	af00      	add	r7, sp, #0
 80013de:	4603      	mov	r3, r0
 80013e0:	71fb      	strb	r3, [r7, #7]
	if ( enumState )
 80013e2:	79fb      	ldrb	r3, [r7, #7]
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d006      	beq.n	80013f6 <LCD_BackLed_Control+0x1e>
		HAL_GPIO_WritePin(LCD_BK_PORT,LCD_BK_PIN,GPIO_PIN_RESET);	
 80013e8:	2200      	movs	r2, #0
 80013ea:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80013ee:	4807      	ldr	r0, [pc, #28]	; (800140c <LCD_BackLed_Control+0x34>)
 80013f0:	f003 fd7d 	bl	8004eee <HAL_GPIO_WritePin>
	else
		HAL_GPIO_WritePin(LCD_BK_PORT,LCD_BK_PIN,GPIO_PIN_SET);			
}
 80013f4:	e005      	b.n	8001402 <LCD_BackLed_Control+0x2a>
		HAL_GPIO_WritePin(LCD_BK_PORT,LCD_BK_PIN,GPIO_PIN_SET);			
 80013f6:	2201      	movs	r2, #1
 80013f8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80013fc:	4803      	ldr	r0, [pc, #12]	; (800140c <LCD_BackLed_Control+0x34>)
 80013fe:	f003 fd76 	bl	8004eee <HAL_GPIO_WritePin>
}
 8001402:	bf00      	nop
 8001404:	3708      	adds	r7, #8
 8001406:	46bd      	mov	sp, r7
 8001408:	bd80      	pop	{r7, pc}
 800140a:	bf00      	nop
 800140c:	40011400 	.word	0x40011400

08001410 <LCD_Write_Cmd>:


void LCD_Write_Cmd ( uint16_t usCmd )
{
 8001410:	b480      	push	{r7}
 8001412:	b083      	sub	sp, #12
 8001414:	af00      	add	r7, sp, #0
 8001416:	4603      	mov	r3, r0
 8001418:	80fb      	strh	r3, [r7, #6]
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_CMD ) = usCmd;
 800141a:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 800141e:	88fb      	ldrh	r3, [r7, #6]
 8001420:	8013      	strh	r3, [r2, #0]
}
 8001422:	bf00      	nop
 8001424:	370c      	adds	r7, #12
 8001426:	46bd      	mov	sp, r7
 8001428:	bc80      	pop	{r7}
 800142a:	4770      	bx	lr

0800142c <LCD_Write_Data>:




void LCD_Write_Data ( uint16_t usData )
{
 800142c:	b480      	push	{r7}
 800142e:	b083      	sub	sp, #12
 8001430:	af00      	add	r7, sp, #0
 8001432:	4603      	mov	r3, r0
 8001434:	80fb      	strh	r3, [r7, #6]
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 8001436:	4a04      	ldr	r2, [pc, #16]	; (8001448 <LCD_Write_Data+0x1c>)
 8001438:	88fb      	ldrh	r3, [r7, #6]
 800143a:	8013      	strh	r3, [r2, #0]
}
 800143c:	bf00      	nop
 800143e:	370c      	adds	r7, #12
 8001440:	46bd      	mov	sp, r7
 8001442:	bc80      	pop	{r7}
 8001444:	4770      	bx	lr
 8001446:	bf00      	nop
 8001448:	60020000 	.word	0x60020000

0800144c <LCD_REG_Config>:
	return ( * ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) );	
}


void LCD_REG_Config ( void )
{
 800144c:	b580      	push	{r7, lr}
 800144e:	af00      	add	r7, sp, #0
	/*  Power control B (CFh)  */
	DEBUG_DELAY  ();
	LCD_Write_Cmd ( 0xCF  );
 8001450:	20cf      	movs	r0, #207	; 0xcf
 8001452:	f7ff ffdd 	bl	8001410 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00  );
 8001456:	2000      	movs	r0, #0
 8001458:	f7ff ffe8 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x81  );
 800145c:	2081      	movs	r0, #129	; 0x81
 800145e:	f7ff ffe5 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x30  );
 8001462:	2030      	movs	r0, #48	; 0x30
 8001464:	f7ff ffe2 	bl	800142c <LCD_Write_Data>
	
	/*  Power on sequence control (EDh) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xED );
 8001468:	20ed      	movs	r0, #237	; 0xed
 800146a:	f7ff ffd1 	bl	8001410 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x64 );
 800146e:	2064      	movs	r0, #100	; 0x64
 8001470:	f7ff ffdc 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x03 );
 8001474:	2003      	movs	r0, #3
 8001476:	f7ff ffd9 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x12 );
 800147a:	2012      	movs	r0, #18
 800147c:	f7ff ffd6 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x81 );
 8001480:	2081      	movs	r0, #129	; 0x81
 8001482:	f7ff ffd3 	bl	800142c <LCD_Write_Data>
	
	/*  Driver timing control A (E8h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xE8 );
 8001486:	20e8      	movs	r0, #232	; 0xe8
 8001488:	f7ff ffc2 	bl	8001410 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x85 );
 800148c:	2085      	movs	r0, #133	; 0x85
 800148e:	f7ff ffcd 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x10 );
 8001492:	2010      	movs	r0, #16
 8001494:	f7ff ffca 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x78 );
 8001498:	2078      	movs	r0, #120	; 0x78
 800149a:	f7ff ffc7 	bl	800142c <LCD_Write_Data>
	
	/*  Power control A (CBh) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xCB );
 800149e:	20cb      	movs	r0, #203	; 0xcb
 80014a0:	f7ff ffb6 	bl	8001410 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x39 );
 80014a4:	2039      	movs	r0, #57	; 0x39
 80014a6:	f7ff ffc1 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x2C );
 80014aa:	202c      	movs	r0, #44	; 0x2c
 80014ac:	f7ff ffbe 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 80014b0:	2000      	movs	r0, #0
 80014b2:	f7ff ffbb 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x34 );
 80014b6:	2034      	movs	r0, #52	; 0x34
 80014b8:	f7ff ffb8 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x02 );
 80014bc:	2002      	movs	r0, #2
 80014be:	f7ff ffb5 	bl	800142c <LCD_Write_Data>
	
	/* Pump ratio control (F7h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xF7 );
 80014c2:	20f7      	movs	r0, #247	; 0xf7
 80014c4:	f7ff ffa4 	bl	8001410 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x20 );
 80014c8:	2020      	movs	r0, #32
 80014ca:	f7ff ffaf 	bl	800142c <LCD_Write_Data>
	
	/* Driver timing control B */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xEA );
 80014ce:	20ea      	movs	r0, #234	; 0xea
 80014d0:	f7ff ff9e 	bl	8001410 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 80014d4:	2000      	movs	r0, #0
 80014d6:	f7ff ffa9 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 80014da:	2000      	movs	r0, #0
 80014dc:	f7ff ffa6 	bl	800142c <LCD_Write_Data>
	
	/* Frame Rate Control (In Normal Mode/Full Colors) (B1h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xB1 );
 80014e0:	20b1      	movs	r0, #177	; 0xb1
 80014e2:	f7ff ff95 	bl	8001410 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 80014e6:	2000      	movs	r0, #0
 80014e8:	f7ff ffa0 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x1B );
 80014ec:	201b      	movs	r0, #27
 80014ee:	f7ff ff9d 	bl	800142c <LCD_Write_Data>
	
	/*  Display Function Control (B6h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xB6 );
 80014f2:	20b6      	movs	r0, #182	; 0xb6
 80014f4:	f7ff ff8c 	bl	8001410 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x0A );
 80014f8:	200a      	movs	r0, #10
 80014fa:	f7ff ff97 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0xA2 );
 80014fe:	20a2      	movs	r0, #162	; 0xa2
 8001500:	f7ff ff94 	bl	800142c <LCD_Write_Data>
	
	/* Power Control 1 (C0h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xC0 );
 8001504:	20c0      	movs	r0, #192	; 0xc0
 8001506:	f7ff ff83 	bl	8001410 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x35 );
 800150a:	2035      	movs	r0, #53	; 0x35
 800150c:	f7ff ff8e 	bl	800142c <LCD_Write_Data>
	
	/* Power Control 2 (C1h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xC1 );
 8001510:	20c1      	movs	r0, #193	; 0xc1
 8001512:	f7ff ff7d 	bl	8001410 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x11 );
 8001516:	2011      	movs	r0, #17
 8001518:	f7ff ff88 	bl	800142c <LCD_Write_Data>
	
	/* VCOM Control 1 (C5h) */
	LCD_Write_Cmd ( 0xC5 );
 800151c:	20c5      	movs	r0, #197	; 0xc5
 800151e:	f7ff ff77 	bl	8001410 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x45 );
 8001522:	2045      	movs	r0, #69	; 0x45
 8001524:	f7ff ff82 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x45 );
 8001528:	2045      	movs	r0, #69	; 0x45
 800152a:	f7ff ff7f 	bl	800142c <LCD_Write_Data>
	
	/*  VCOM Control 2 (C7h)  */
	LCD_Write_Cmd ( 0xC7 );
 800152e:	20c7      	movs	r0, #199	; 0xc7
 8001530:	f7ff ff6e 	bl	8001410 <LCD_Write_Cmd>
	LCD_Write_Data ( 0xA2 );
 8001534:	20a2      	movs	r0, #162	; 0xa2
 8001536:	f7ff ff79 	bl	800142c <LCD_Write_Data>
	
	/* Enable 3G (F2h) */
	LCD_Write_Cmd ( 0xF2 );
 800153a:	20f2      	movs	r0, #242	; 0xf2
 800153c:	f7ff ff68 	bl	8001410 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 8001540:	2000      	movs	r0, #0
 8001542:	f7ff ff73 	bl	800142c <LCD_Write_Data>
	
	/* Gamma Set (26h) */
	LCD_Write_Cmd ( 0x26 );
 8001546:	2026      	movs	r0, #38	; 0x26
 8001548:	f7ff ff62 	bl	8001410 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x01 );
 800154c:	2001      	movs	r0, #1
 800154e:	f7ff ff6d 	bl	800142c <LCD_Write_Data>
	DEBUG_DELAY ();
	
	/* Positive Gamma Correction */
	LCD_Write_Cmd ( 0xE0 ); //Set Gamma
 8001552:	20e0      	movs	r0, #224	; 0xe0
 8001554:	f7ff ff5c 	bl	8001410 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x0F );
 8001558:	200f      	movs	r0, #15
 800155a:	f7ff ff67 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x26 );
 800155e:	2026      	movs	r0, #38	; 0x26
 8001560:	f7ff ff64 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x24 );
 8001564:	2024      	movs	r0, #36	; 0x24
 8001566:	f7ff ff61 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x0B );
 800156a:	200b      	movs	r0, #11
 800156c:	f7ff ff5e 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x0E );
 8001570:	200e      	movs	r0, #14
 8001572:	f7ff ff5b 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x09 );
 8001576:	2009      	movs	r0, #9
 8001578:	f7ff ff58 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x54 );
 800157c:	2054      	movs	r0, #84	; 0x54
 800157e:	f7ff ff55 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0xA8 );
 8001582:	20a8      	movs	r0, #168	; 0xa8
 8001584:	f7ff ff52 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x46 );
 8001588:	2046      	movs	r0, #70	; 0x46
 800158a:	f7ff ff4f 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x0C );
 800158e:	200c      	movs	r0, #12
 8001590:	f7ff ff4c 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x17 );
 8001594:	2017      	movs	r0, #23
 8001596:	f7ff ff49 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x09 );
 800159a:	2009      	movs	r0, #9
 800159c:	f7ff ff46 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x0F );
 80015a0:	200f      	movs	r0, #15
 80015a2:	f7ff ff43 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x07 );
 80015a6:	2007      	movs	r0, #7
 80015a8:	f7ff ff40 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 80015ac:	2000      	movs	r0, #0
 80015ae:	f7ff ff3d 	bl	800142c <LCD_Write_Data>
	
	/* Negative Gamma Correction (E1h) */
	LCD_Write_Cmd ( 0XE1 ); //Set Gamma
 80015b2:	20e1      	movs	r0, #225	; 0xe1
 80015b4:	f7ff ff2c 	bl	8001410 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 80015b8:	2000      	movs	r0, #0
 80015ba:	f7ff ff37 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x19 );
 80015be:	2019      	movs	r0, #25
 80015c0:	f7ff ff34 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x1B );
 80015c4:	201b      	movs	r0, #27
 80015c6:	f7ff ff31 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x04 );
 80015ca:	2004      	movs	r0, #4
 80015cc:	f7ff ff2e 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x10 );
 80015d0:	2010      	movs	r0, #16
 80015d2:	f7ff ff2b 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x07 );
 80015d6:	2007      	movs	r0, #7
 80015d8:	f7ff ff28 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x2A );
 80015dc:	202a      	movs	r0, #42	; 0x2a
 80015de:	f7ff ff25 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x47 );
 80015e2:	2047      	movs	r0, #71	; 0x47
 80015e4:	f7ff ff22 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x39 );
 80015e8:	2039      	movs	r0, #57	; 0x39
 80015ea:	f7ff ff1f 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x03 );
 80015ee:	2003      	movs	r0, #3
 80015f0:	f7ff ff1c 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x06 );
 80015f4:	2006      	movs	r0, #6
 80015f6:	f7ff ff19 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x06 );
 80015fa:	2006      	movs	r0, #6
 80015fc:	f7ff ff16 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x30 );
 8001600:	2030      	movs	r0, #48	; 0x30
 8001602:	f7ff ff13 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x38 );
 8001606:	2038      	movs	r0, #56	; 0x38
 8001608:	f7ff ff10 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x0F );
 800160c:	200f      	movs	r0, #15
 800160e:	f7ff ff0d 	bl	800142c <LCD_Write_Data>
	
	/* memory access control set */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0x36 ); 	
 8001612:	2036      	movs	r0, #54	; 0x36
 8001614:	f7ff fefc 	bl	8001410 <LCD_Write_Cmd>
	LCD_Write_Data ( 0xC8 );    
 8001618:	20c8      	movs	r0, #200	; 0xc8
 800161a:	f7ff ff07 	bl	800142c <LCD_Write_Data>
	DEBUG_DELAY ();
	
	/* column address control set */
	LCD_Write_Cmd ( CMD_Set_COLUMN ); 
 800161e:	202a      	movs	r0, #42	; 0x2a
 8001620:	f7ff fef6 	bl	8001410 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 8001624:	2000      	movs	r0, #0
 8001626:	f7ff ff01 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 800162a:	2000      	movs	r0, #0
 800162c:	f7ff fefe 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 8001630:	2000      	movs	r0, #0
 8001632:	f7ff fefb 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0xEF );
 8001636:	20ef      	movs	r0, #239	; 0xef
 8001638:	f7ff fef8 	bl	800142c <LCD_Write_Data>
	
	/* page address control set */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( CMD_Set_PAGE ); 
 800163c:	202b      	movs	r0, #43	; 0x2b
 800163e:	f7ff fee7 	bl	8001410 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 8001642:	2000      	movs	r0, #0
 8001644:	f7ff fef2 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 8001648:	2000      	movs	r0, #0
 800164a:	f7ff feef 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x01 );
 800164e:	2001      	movs	r0, #1
 8001650:	f7ff feec 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( 0x3F );
 8001654:	203f      	movs	r0, #63	; 0x3f
 8001656:	f7ff fee9 	bl	800142c <LCD_Write_Data>
	
	/*  Pixel Format Set (3Ah)  */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0x3a ); 
 800165a:	203a      	movs	r0, #58	; 0x3a
 800165c:	f7ff fed8 	bl	8001410 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x55 );
 8001660:	2055      	movs	r0, #85	; 0x55
 8001662:	f7ff fee3 	bl	800142c <LCD_Write_Data>
	
	/* Sleep Out (11h)  */
	LCD_Write_Cmd ( 0x11 );	
 8001666:	2011      	movs	r0, #17
 8001668:	f7ff fed2 	bl	8001410 <LCD_Write_Cmd>
	Delay ( 0xAFFf<<2 );
 800166c:	4803      	ldr	r0, [pc, #12]	; (800167c <LCD_REG_Config+0x230>)
 800166e:	f7ff fe73 	bl	8001358 <Delay>
	DEBUG_DELAY ();
	
	/* Display ON (29h) */
	LCD_Write_Cmd ( 0x29 ); 
 8001672:	2029      	movs	r0, #41	; 0x29
 8001674:	f7ff fecc 	bl	8001410 <LCD_Write_Cmd>
	
}
 8001678:	bf00      	nop
 800167a:	bd80      	pop	{r7, pc}
 800167c:	0002bffc 	.word	0x0002bffc

08001680 <LCD_OpenWindow>:


void LCD_OpenWindow ( uint16_t usCOLUMN, uint16_t usPAGE, uint16_t usWidth, uint16_t usHeight )
{	
 8001680:	b590      	push	{r4, r7, lr}
 8001682:	b083      	sub	sp, #12
 8001684:	af00      	add	r7, sp, #0
 8001686:	4604      	mov	r4, r0
 8001688:	4608      	mov	r0, r1
 800168a:	4611      	mov	r1, r2
 800168c:	461a      	mov	r2, r3
 800168e:	4623      	mov	r3, r4
 8001690:	80fb      	strh	r3, [r7, #6]
 8001692:	4603      	mov	r3, r0
 8001694:	80bb      	strh	r3, [r7, #4]
 8001696:	460b      	mov	r3, r1
 8001698:	807b      	strh	r3, [r7, #2]
 800169a:	4613      	mov	r3, r2
 800169c:	803b      	strh	r3, [r7, #0]
	LCD_Write_Cmd ( CMD_Set_COLUMN ); 				
 800169e:	202a      	movs	r0, #42	; 0x2a
 80016a0:	f7ff feb6 	bl	8001410 <LCD_Write_Cmd>
	LCD_Write_Data ( usCOLUMN >> 8  );	 
 80016a4:	88fb      	ldrh	r3, [r7, #6]
 80016a6:	0a1b      	lsrs	r3, r3, #8
 80016a8:	b29b      	uxth	r3, r3
 80016aa:	4618      	mov	r0, r3
 80016ac:	f7ff febe 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( usCOLUMN & 0xff  );	 
 80016b0:	88fb      	ldrh	r3, [r7, #6]
 80016b2:	b2db      	uxtb	r3, r3
 80016b4:	b29b      	uxth	r3, r3
 80016b6:	4618      	mov	r0, r3
 80016b8:	f7ff feb8 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( ( usCOLUMN + usWidth - 1 ) >> 8  );
 80016bc:	88fa      	ldrh	r2, [r7, #6]
 80016be:	887b      	ldrh	r3, [r7, #2]
 80016c0:	4413      	add	r3, r2
 80016c2:	3b01      	subs	r3, #1
 80016c4:	121b      	asrs	r3, r3, #8
 80016c6:	b29b      	uxth	r3, r3
 80016c8:	4618      	mov	r0, r3
 80016ca:	f7ff feaf 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( ( usCOLUMN + usWidth - 1 ) & 0xff  );
 80016ce:	88fa      	ldrh	r2, [r7, #6]
 80016d0:	887b      	ldrh	r3, [r7, #2]
 80016d2:	4413      	add	r3, r2
 80016d4:	b29b      	uxth	r3, r3
 80016d6:	3b01      	subs	r3, #1
 80016d8:	b29b      	uxth	r3, r3
 80016da:	b2db      	uxtb	r3, r3
 80016dc:	b29b      	uxth	r3, r3
 80016de:	4618      	mov	r0, r3
 80016e0:	f7ff fea4 	bl	800142c <LCD_Write_Data>

	LCD_Write_Cmd ( CMD_Set_PAGE ); 			     
 80016e4:	202b      	movs	r0, #43	; 0x2b
 80016e6:	f7ff fe93 	bl	8001410 <LCD_Write_Cmd>
	LCD_Write_Data ( usPAGE >> 8  );
 80016ea:	88bb      	ldrh	r3, [r7, #4]
 80016ec:	0a1b      	lsrs	r3, r3, #8
 80016ee:	b29b      	uxth	r3, r3
 80016f0:	4618      	mov	r0, r3
 80016f2:	f7ff fe9b 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( usPAGE & 0xff  );
 80016f6:	88bb      	ldrh	r3, [r7, #4]
 80016f8:	b2db      	uxtb	r3, r3
 80016fa:	b29b      	uxth	r3, r3
 80016fc:	4618      	mov	r0, r3
 80016fe:	f7ff fe95 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( ( usPAGE + usHeight - 1 ) >> 8 );
 8001702:	88ba      	ldrh	r2, [r7, #4]
 8001704:	883b      	ldrh	r3, [r7, #0]
 8001706:	4413      	add	r3, r2
 8001708:	3b01      	subs	r3, #1
 800170a:	121b      	asrs	r3, r3, #8
 800170c:	b29b      	uxth	r3, r3
 800170e:	4618      	mov	r0, r3
 8001710:	f7ff fe8c 	bl	800142c <LCD_Write_Data>
	LCD_Write_Data ( ( usPAGE + usHeight - 1) & 0xff );
 8001714:	88ba      	ldrh	r2, [r7, #4]
 8001716:	883b      	ldrh	r3, [r7, #0]
 8001718:	4413      	add	r3, r2
 800171a:	b29b      	uxth	r3, r3
 800171c:	3b01      	subs	r3, #1
 800171e:	b29b      	uxth	r3, r3
 8001720:	b2db      	uxtb	r3, r3
 8001722:	b29b      	uxth	r3, r3
 8001724:	4618      	mov	r0, r3
 8001726:	f7ff fe81 	bl	800142c <LCD_Write_Data>
	
}
 800172a:	bf00      	nop
 800172c:	370c      	adds	r7, #12
 800172e:	46bd      	mov	sp, r7
 8001730:	bd90      	pop	{r4, r7, pc}

08001732 <LCD_FillColor>:


void LCD_FillColor ( uint32_t usPoint, uint16_t usColor )
{
 8001732:	b580      	push	{r7, lr}
 8001734:	b084      	sub	sp, #16
 8001736:	af00      	add	r7, sp, #0
 8001738:	6078      	str	r0, [r7, #4]
 800173a:	460b      	mov	r3, r1
 800173c:	807b      	strh	r3, [r7, #2]
	uint32_t i = 0;
 800173e:	2300      	movs	r3, #0
 8001740:	60fb      	str	r3, [r7, #12]
	
	/* memory write */
	LCD_Write_Cmd ( CMD_SetPixel );	
 8001742:	202c      	movs	r0, #44	; 0x2c
 8001744:	f7ff fe64 	bl	8001410 <LCD_Write_Cmd>
		
	for ( i = 0; i < usPoint; i ++ )
 8001748:	2300      	movs	r3, #0
 800174a:	60fb      	str	r3, [r7, #12]
 800174c:	e006      	b.n	800175c <LCD_FillColor+0x2a>
		LCD_Write_Data ( usColor );
 800174e:	887b      	ldrh	r3, [r7, #2]
 8001750:	4618      	mov	r0, r3
 8001752:	f7ff fe6b 	bl	800142c <LCD_Write_Data>
	for ( i = 0; i < usPoint; i ++ )
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	3301      	adds	r3, #1
 800175a:	60fb      	str	r3, [r7, #12]
 800175c:	68fa      	ldr	r2, [r7, #12]
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	429a      	cmp	r2, r3
 8001762:	d3f4      	bcc.n	800174e <LCD_FillColor+0x1c>
		
}
 8001764:	bf00      	nop
 8001766:	bf00      	nop
 8001768:	3710      	adds	r7, #16
 800176a:	46bd      	mov	sp, r7
 800176c:	bd80      	pop	{r7, pc}

0800176e <LCD_Clear>:


void LCD_Clear ( uint16_t usCOLUMN, uint16_t usPAGE, uint16_t usWidth, uint16_t usHeight, uint16_t usColor )
{
 800176e:	b590      	push	{r4, r7, lr}
 8001770:	b083      	sub	sp, #12
 8001772:	af00      	add	r7, sp, #0
 8001774:	4604      	mov	r4, r0
 8001776:	4608      	mov	r0, r1
 8001778:	4611      	mov	r1, r2
 800177a:	461a      	mov	r2, r3
 800177c:	4623      	mov	r3, r4
 800177e:	80fb      	strh	r3, [r7, #6]
 8001780:	4603      	mov	r3, r0
 8001782:	80bb      	strh	r3, [r7, #4]
 8001784:	460b      	mov	r3, r1
 8001786:	807b      	strh	r3, [r7, #2]
 8001788:	4613      	mov	r3, r2
 800178a:	803b      	strh	r3, [r7, #0]
	LCD_OpenWindow ( usCOLUMN, usPAGE, usWidth, usHeight );
 800178c:	883b      	ldrh	r3, [r7, #0]
 800178e:	887a      	ldrh	r2, [r7, #2]
 8001790:	88b9      	ldrh	r1, [r7, #4]
 8001792:	88f8      	ldrh	r0, [r7, #6]
 8001794:	f7ff ff74 	bl	8001680 <LCD_OpenWindow>

	LCD_FillColor ( usWidth * usHeight, usColor );		
 8001798:	887b      	ldrh	r3, [r7, #2]
 800179a:	883a      	ldrh	r2, [r7, #0]
 800179c:	fb02 f303 	mul.w	r3, r2, r3
 80017a0:	461a      	mov	r2, r3
 80017a2:	8b3b      	ldrh	r3, [r7, #24]
 80017a4:	4619      	mov	r1, r3
 80017a6:	4610      	mov	r0, r2
 80017a8:	f7ff ffc3 	bl	8001732 <LCD_FillColor>
	
}
 80017ac:	bf00      	nop
 80017ae:	370c      	adds	r7, #12
 80017b0:	46bd      	mov	sp, r7
 80017b2:	bd90      	pop	{r4, r7, pc}

080017b4 <LCD_DrawChar>:
	
}   


void LCD_DrawChar ( uint16_t usC, uint16_t usP, const char cChar )
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b084      	sub	sp, #16
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	4603      	mov	r3, r0
 80017bc:	80fb      	strh	r3, [r7, #6]
 80017be:	460b      	mov	r3, r1
 80017c0:	80bb      	strh	r3, [r7, #4]
 80017c2:	4613      	mov	r3, r2
 80017c4:	70fb      	strb	r3, [r7, #3]
	uint8_t ucTemp, ucRelativePositon, ucPage, ucColumn;

	
	ucRelativePositon = cChar - ' ';
 80017c6:	78fb      	ldrb	r3, [r7, #3]
 80017c8:	3b20      	subs	r3, #32
 80017ca:	733b      	strb	r3, [r7, #12]
	
	LCD_OpenWindow ( usC, usP, WIDTH_EN_CHAR, HEIGHT_EN_CHAR );
 80017cc:	88b9      	ldrh	r1, [r7, #4]
 80017ce:	88f8      	ldrh	r0, [r7, #6]
 80017d0:	2310      	movs	r3, #16
 80017d2:	2208      	movs	r2, #8
 80017d4:	f7ff ff54 	bl	8001680 <LCD_OpenWindow>
	
	LCD_Write_Cmd ( CMD_SetPixel );	
 80017d8:	202c      	movs	r0, #44	; 0x2c
 80017da:	f7ff fe19 	bl	8001410 <LCD_Write_Cmd>
	
	for ( ucPage = 0; ucPage < HEIGHT_EN_CHAR; ucPage ++ )
 80017de:	2300      	movs	r3, #0
 80017e0:	73bb      	strb	r3, [r7, #14]
 80017e2:	e023      	b.n	800182c <LCD_DrawChar+0x78>
	{
		ucTemp = ucAscii_1608 [ ucRelativePositon ] [ ucPage ];
 80017e4:	7b3a      	ldrb	r2, [r7, #12]
 80017e6:	7bbb      	ldrb	r3, [r7, #14]
 80017e8:	4914      	ldr	r1, [pc, #80]	; (800183c <LCD_DrawChar+0x88>)
 80017ea:	0112      	lsls	r2, r2, #4
 80017ec:	440a      	add	r2, r1
 80017ee:	4413      	add	r3, r2
 80017f0:	781b      	ldrb	r3, [r3, #0]
 80017f2:	73fb      	strb	r3, [r7, #15]
		
		for ( ucColumn = 0; ucColumn < WIDTH_EN_CHAR; ucColumn ++ )
 80017f4:	2300      	movs	r3, #0
 80017f6:	737b      	strb	r3, [r7, #13]
 80017f8:	e012      	b.n	8001820 <LCD_DrawChar+0x6c>
		{
			if ( ucTemp & 0x01 )
 80017fa:	7bfb      	ldrb	r3, [r7, #15]
 80017fc:	f003 0301 	and.w	r3, r3, #1
 8001800:	2b00      	cmp	r3, #0
 8001802:	d003      	beq.n	800180c <LCD_DrawChar+0x58>
				LCD_Write_Data ( 0x001F );
 8001804:	201f      	movs	r0, #31
 8001806:	f7ff fe11 	bl	800142c <LCD_Write_Data>
 800180a:	e003      	b.n	8001814 <LCD_DrawChar+0x60>
			
			else
				LCD_Write_Data (  0xFFFF );								
 800180c:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001810:	f7ff fe0c 	bl	800142c <LCD_Write_Data>
			
			ucTemp >>= 1;		
 8001814:	7bfb      	ldrb	r3, [r7, #15]
 8001816:	085b      	lsrs	r3, r3, #1
 8001818:	73fb      	strb	r3, [r7, #15]
		for ( ucColumn = 0; ucColumn < WIDTH_EN_CHAR; ucColumn ++ )
 800181a:	7b7b      	ldrb	r3, [r7, #13]
 800181c:	3301      	adds	r3, #1
 800181e:	737b      	strb	r3, [r7, #13]
 8001820:	7b7b      	ldrb	r3, [r7, #13]
 8001822:	2b07      	cmp	r3, #7
 8001824:	d9e9      	bls.n	80017fa <LCD_DrawChar+0x46>
	for ( ucPage = 0; ucPage < HEIGHT_EN_CHAR; ucPage ++ )
 8001826:	7bbb      	ldrb	r3, [r7, #14]
 8001828:	3301      	adds	r3, #1
 800182a:	73bb      	strb	r3, [r7, #14]
 800182c:	7bbb      	ldrb	r3, [r7, #14]
 800182e:	2b0f      	cmp	r3, #15
 8001830:	d9d8      	bls.n	80017e4 <LCD_DrawChar+0x30>
			
		}
		
	}
	
}
 8001832:	bf00      	nop
 8001834:	bf00      	nop
 8001836:	3710      	adds	r7, #16
 8001838:	46bd      	mov	sp, r7
 800183a:	bd80      	pop	{r7, pc}
 800183c:	080117ec 	.word	0x080117ec

08001840 <LCD_DrawString>:



void LCD_DrawString ( uint16_t usC, uint16_t usP, const char * pStr )
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b082      	sub	sp, #8
 8001844:	af00      	add	r7, sp, #0
 8001846:	4603      	mov	r3, r0
 8001848:	603a      	str	r2, [r7, #0]
 800184a:	80fb      	strh	r3, [r7, #6]
 800184c:	460b      	mov	r3, r1
 800184e:	80bb      	strh	r3, [r7, #4]
	while ( * pStr != '\0' )
 8001850:	e01c      	b.n	800188c <LCD_DrawString+0x4c>
	{
		if ( ( usC - LCD_DispWindow_Start_COLUMN + WIDTH_EN_CHAR ) > LCD_DispWindow_COLUMN )
 8001852:	88fb      	ldrh	r3, [r7, #6]
 8001854:	2be8      	cmp	r3, #232	; 0xe8
 8001856:	d904      	bls.n	8001862 <LCD_DrawString+0x22>
		{
			usC = LCD_DispWindow_Start_COLUMN;
 8001858:	2300      	movs	r3, #0
 800185a:	80fb      	strh	r3, [r7, #6]
			usP += HEIGHT_EN_CHAR;
 800185c:	88bb      	ldrh	r3, [r7, #4]
 800185e:	3310      	adds	r3, #16
 8001860:	80bb      	strh	r3, [r7, #4]
		}
		
		if ( ( usP - LCD_DispWindow_Start_PAGE + HEIGHT_EN_CHAR ) > LCD_DispWindow_PAGE )
 8001862:	88bb      	ldrh	r3, [r7, #4]
 8001864:	f5b3 7f98 	cmp.w	r3, #304	; 0x130
 8001868:	d903      	bls.n	8001872 <LCD_DrawString+0x32>
		{
			usC = LCD_DispWindow_Start_COLUMN;
 800186a:	2300      	movs	r3, #0
 800186c:	80fb      	strh	r3, [r7, #6]
			usP = LCD_DispWindow_Start_PAGE;
 800186e:	2300      	movs	r3, #0
 8001870:	80bb      	strh	r3, [r7, #4]
		}
		
		LCD_DrawChar ( usC, usP, * pStr );
 8001872:	683b      	ldr	r3, [r7, #0]
 8001874:	781a      	ldrb	r2, [r3, #0]
 8001876:	88b9      	ldrh	r1, [r7, #4]
 8001878:	88fb      	ldrh	r3, [r7, #6]
 800187a:	4618      	mov	r0, r3
 800187c:	f7ff ff9a 	bl	80017b4 <LCD_DrawChar>
		
		pStr ++;
 8001880:	683b      	ldr	r3, [r7, #0]
 8001882:	3301      	adds	r3, #1
 8001884:	603b      	str	r3, [r7, #0]
		
		usC += WIDTH_EN_CHAR;
 8001886:	88fb      	ldrh	r3, [r7, #6]
 8001888:	3308      	adds	r3, #8
 800188a:	80fb      	strh	r3, [r7, #6]
	while ( * pStr != '\0' )
 800188c:	683b      	ldr	r3, [r7, #0]
 800188e:	781b      	ldrb	r3, [r3, #0]
 8001890:	2b00      	cmp	r3, #0
 8001892:	d1de      	bne.n	8001852 <LCD_DrawString+0x12>
		
	}
	
}
 8001894:	bf00      	nop
 8001896:	bf00      	nop
 8001898:	3708      	adds	r7, #8
 800189a:	46bd      	mov	sp, r7
 800189c:	bd80      	pop	{r7, pc}

0800189e <LCD_DrawDot>:




void LCD_DrawDot(uint16_t usCOLUMN, uint16_t usPAGE, uint16_t usColor)	
{	
 800189e:	b580      	push	{r7, lr}
 80018a0:	b082      	sub	sp, #8
 80018a2:	af00      	add	r7, sp, #0
 80018a4:	4603      	mov	r3, r0
 80018a6:	80fb      	strh	r3, [r7, #6]
 80018a8:	460b      	mov	r3, r1
 80018aa:	80bb      	strh	r3, [r7, #4]
 80018ac:	4613      	mov	r3, r2
 80018ae:	807b      	strh	r3, [r7, #2]
	if (( usCOLUMN < LCD_DispWindow_COLUMN ) && ( usPAGE < LCD_DispWindow_PAGE ))
 80018b0:	88fb      	ldrh	r3, [r7, #6]
 80018b2:	2bef      	cmp	r3, #239	; 0xef
 80018b4:	d809      	bhi.n	80018ca <LCD_DrawDot+0x2c>
 80018b6:	88bb      	ldrh	r3, [r7, #4]
 80018b8:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 80018bc:	d205      	bcs.n	80018ca <LCD_DrawDot+0x2c>
	LCD_OpenWindow ( usCOLUMN, usPAGE, 1, 1 );
 80018be:	88b9      	ldrh	r1, [r7, #4]
 80018c0:	88f8      	ldrh	r0, [r7, #6]
 80018c2:	2301      	movs	r3, #1
 80018c4:	2201      	movs	r2, #1
 80018c6:	f7ff fedb 	bl	8001680 <LCD_OpenWindow>
	LCD_FillColor (1, usColor);
 80018ca:	887b      	ldrh	r3, [r7, #2]
 80018cc:	4619      	mov	r1, r3
 80018ce:	2001      	movs	r0, #1
 80018d0:	f7ff ff2f 	bl	8001732 <LCD_FillColor>

}
 80018d4:	bf00      	nop
 80018d6:	3708      	adds	r7, #8
 80018d8:	46bd      	mov	sp, r7
 80018da:	bd80      	pop	{r7, pc}

080018dc <LCD_DrawChar_Color>:
{	

}

void LCD_DrawChar_Color ( uint16_t usC, uint16_t usP, const char cChar, uint16_t usColor_Background, uint16_t usColor_Foreground )
{
 80018dc:	b590      	push	{r4, r7, lr}
 80018de:	b085      	sub	sp, #20
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	4604      	mov	r4, r0
 80018e4:	4608      	mov	r0, r1
 80018e6:	4611      	mov	r1, r2
 80018e8:	461a      	mov	r2, r3
 80018ea:	4623      	mov	r3, r4
 80018ec:	80fb      	strh	r3, [r7, #6]
 80018ee:	4603      	mov	r3, r0
 80018f0:	80bb      	strh	r3, [r7, #4]
 80018f2:	460b      	mov	r3, r1
 80018f4:	70fb      	strb	r3, [r7, #3]
 80018f6:	4613      	mov	r3, r2
 80018f8:	803b      	strh	r3, [r7, #0]
	uint8_t ucTemp, ucRelativePositon, ucPage, ucColumn;

	ucRelativePositon = cChar - ' ';
 80018fa:	78fb      	ldrb	r3, [r7, #3]
 80018fc:	3b20      	subs	r3, #32
 80018fe:	733b      	strb	r3, [r7, #12]
	
	LCD_OpenWindow ( usC, usP, WIDTH_EN_CHAR, HEIGHT_EN_CHAR );
 8001900:	88b9      	ldrh	r1, [r7, #4]
 8001902:	88f8      	ldrh	r0, [r7, #6]
 8001904:	2310      	movs	r3, #16
 8001906:	2208      	movs	r2, #8
 8001908:	f7ff feba 	bl	8001680 <LCD_OpenWindow>
	
	LCD_Write_Cmd ( CMD_SetPixel );	
 800190c:	202c      	movs	r0, #44	; 0x2c
 800190e:	f7ff fd7f 	bl	8001410 <LCD_Write_Cmd>
	
	for ( ucPage = 0; ucPage < HEIGHT_EN_CHAR; ucPage ++ )
 8001912:	2300      	movs	r3, #0
 8001914:	73bb      	strb	r3, [r7, #14]
 8001916:	e024      	b.n	8001962 <LCD_DrawChar_Color+0x86>
	{
		ucTemp = ucAscii_1608 [ ucRelativePositon ] [ ucPage ];
 8001918:	7b3a      	ldrb	r2, [r7, #12]
 800191a:	7bbb      	ldrb	r3, [r7, #14]
 800191c:	4915      	ldr	r1, [pc, #84]	; (8001974 <LCD_DrawChar_Color+0x98>)
 800191e:	0112      	lsls	r2, r2, #4
 8001920:	440a      	add	r2, r1
 8001922:	4413      	add	r3, r2
 8001924:	781b      	ldrb	r3, [r3, #0]
 8001926:	73fb      	strb	r3, [r7, #15]
		
		for ( ucColumn = 0; ucColumn < WIDTH_EN_CHAR; ucColumn ++ )
 8001928:	2300      	movs	r3, #0
 800192a:	737b      	strb	r3, [r7, #13]
 800192c:	e013      	b.n	8001956 <LCD_DrawChar_Color+0x7a>
		{
			if ( ucTemp & 0x01 )
 800192e:	7bfb      	ldrb	r3, [r7, #15]
 8001930:	f003 0301 	and.w	r3, r3, #1
 8001934:	2b00      	cmp	r3, #0
 8001936:	d004      	beq.n	8001942 <LCD_DrawChar_Color+0x66>
				LCD_Write_Data ( usColor_Foreground );
 8001938:	8c3b      	ldrh	r3, [r7, #32]
 800193a:	4618      	mov	r0, r3
 800193c:	f7ff fd76 	bl	800142c <LCD_Write_Data>
 8001940:	e003      	b.n	800194a <LCD_DrawChar_Color+0x6e>
			
			else
				LCD_Write_Data ( usColor_Background );								
 8001942:	883b      	ldrh	r3, [r7, #0]
 8001944:	4618      	mov	r0, r3
 8001946:	f7ff fd71 	bl	800142c <LCD_Write_Data>
			
			ucTemp >>= 1;		
 800194a:	7bfb      	ldrb	r3, [r7, #15]
 800194c:	085b      	lsrs	r3, r3, #1
 800194e:	73fb      	strb	r3, [r7, #15]
		for ( ucColumn = 0; ucColumn < WIDTH_EN_CHAR; ucColumn ++ )
 8001950:	7b7b      	ldrb	r3, [r7, #13]
 8001952:	3301      	adds	r3, #1
 8001954:	737b      	strb	r3, [r7, #13]
 8001956:	7b7b      	ldrb	r3, [r7, #13]
 8001958:	2b07      	cmp	r3, #7
 800195a:	d9e8      	bls.n	800192e <LCD_DrawChar_Color+0x52>
	for ( ucPage = 0; ucPage < HEIGHT_EN_CHAR; ucPage ++ )
 800195c:	7bbb      	ldrb	r3, [r7, #14]
 800195e:	3301      	adds	r3, #1
 8001960:	73bb      	strb	r3, [r7, #14]
 8001962:	7bbb      	ldrb	r3, [r7, #14]
 8001964:	2b0f      	cmp	r3, #15
 8001966:	d9d7      	bls.n	8001918 <LCD_DrawChar_Color+0x3c>
			
		}
		
	}
	
}
 8001968:	bf00      	nop
 800196a:	bf00      	nop
 800196c:	3714      	adds	r7, #20
 800196e:	46bd      	mov	sp, r7
 8001970:	bd90      	pop	{r4, r7, pc}
 8001972:	bf00      	nop
 8001974:	080117ec 	.word	0x080117ec

08001978 <LCD_DrawCross>:

void LCD_DrawCross ( uint16_t usX, uint16_t usY )
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b084      	sub	sp, #16
 800197c:	af02      	add	r7, sp, #8
 800197e:	4603      	mov	r3, r0
 8001980:	460a      	mov	r2, r1
 8001982:	80fb      	strh	r3, [r7, #6]
 8001984:	4613      	mov	r3, r2
 8001986:	80bb      	strh	r3, [r7, #4]
  LCD_Clear ( usX - 10, usY, 20, 1, RED);
 8001988:	88fb      	ldrh	r3, [r7, #6]
 800198a:	3b0a      	subs	r3, #10
 800198c:	b298      	uxth	r0, r3
 800198e:	88b9      	ldrh	r1, [r7, #4]
 8001990:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001994:	9300      	str	r3, [sp, #0]
 8001996:	2301      	movs	r3, #1
 8001998:	2214      	movs	r2, #20
 800199a:	f7ff fee8 	bl	800176e <LCD_Clear>
  LCD_Clear ( usX, usY - 10, 1, 20, RED);
 800199e:	88bb      	ldrh	r3, [r7, #4]
 80019a0:	3b0a      	subs	r3, #10
 80019a2:	b299      	uxth	r1, r3
 80019a4:	88f8      	ldrh	r0, [r7, #6]
 80019a6:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80019aa:	9300      	str	r3, [sp, #0]
 80019ac:	2314      	movs	r3, #20
 80019ae:	2201      	movs	r2, #1
 80019b0:	f7ff fedd 	bl	800176e <LCD_Clear>
	
}
 80019b4:	bf00      	nop
 80019b6:	3708      	adds	r7, #8
 80019b8:	46bd      	mov	sp, r7
 80019ba:	bd80      	pop	{r7, pc}

080019bc <LCD_DrawString_Color>:


void LCD_DrawString_Color ( uint16_t usC, uint16_t usP, const char * pStr, uint16_t usColor_Background, uint16_t usColor_Foreground )
{
 80019bc:	b590      	push	{r4, r7, lr}
 80019be:	b087      	sub	sp, #28
 80019c0:	af02      	add	r7, sp, #8
 80019c2:	60ba      	str	r2, [r7, #8]
 80019c4:	461a      	mov	r2, r3
 80019c6:	4603      	mov	r3, r0
 80019c8:	81fb      	strh	r3, [r7, #14]
 80019ca:	460b      	mov	r3, r1
 80019cc:	81bb      	strh	r3, [r7, #12]
 80019ce:	4613      	mov	r3, r2
 80019d0:	80fb      	strh	r3, [r7, #6]
	while ( * pStr != '\0' )
 80019d2:	e01f      	b.n	8001a14 <LCD_DrawString_Color+0x58>
	{
		if ( ( usC - LCD_DispWindow_Start_COLUMN + WIDTH_EN_CHAR ) > LCD_DispWindow_COLUMN )
 80019d4:	89fb      	ldrh	r3, [r7, #14]
 80019d6:	2be8      	cmp	r3, #232	; 0xe8
 80019d8:	d904      	bls.n	80019e4 <LCD_DrawString_Color+0x28>
		{
			usC = LCD_DispWindow_Start_COLUMN;
 80019da:	2300      	movs	r3, #0
 80019dc:	81fb      	strh	r3, [r7, #14]
			usP += HEIGHT_EN_CHAR;
 80019de:	89bb      	ldrh	r3, [r7, #12]
 80019e0:	3310      	adds	r3, #16
 80019e2:	81bb      	strh	r3, [r7, #12]
		}
		
		if ( ( usP - LCD_DispWindow_Start_PAGE + HEIGHT_EN_CHAR ) > LCD_DispWindow_PAGE )
 80019e4:	89bb      	ldrh	r3, [r7, #12]
 80019e6:	f5b3 7f98 	cmp.w	r3, #304	; 0x130
 80019ea:	d903      	bls.n	80019f4 <LCD_DrawString_Color+0x38>
		{
			usC = LCD_DispWindow_Start_COLUMN;
 80019ec:	2300      	movs	r3, #0
 80019ee:	81fb      	strh	r3, [r7, #14]
			usP = LCD_DispWindow_Start_PAGE;
 80019f0:	2300      	movs	r3, #0
 80019f2:	81bb      	strh	r3, [r7, #12]
		}
		
		LCD_DrawChar_Color  ( usC, usP, * pStr, usColor_Background, usColor_Foreground );
 80019f4:	68bb      	ldr	r3, [r7, #8]
 80019f6:	781a      	ldrb	r2, [r3, #0]
 80019f8:	88fc      	ldrh	r4, [r7, #6]
 80019fa:	89b9      	ldrh	r1, [r7, #12]
 80019fc:	89f8      	ldrh	r0, [r7, #14]
 80019fe:	8c3b      	ldrh	r3, [r7, #32]
 8001a00:	9300      	str	r3, [sp, #0]
 8001a02:	4623      	mov	r3, r4
 8001a04:	f7ff ff6a 	bl	80018dc <LCD_DrawChar_Color>
		
		pStr ++;
 8001a08:	68bb      	ldr	r3, [r7, #8]
 8001a0a:	3301      	adds	r3, #1
 8001a0c:	60bb      	str	r3, [r7, #8]
		
		usC += WIDTH_EN_CHAR;
 8001a0e:	89fb      	ldrh	r3, [r7, #14]
 8001a10:	3308      	adds	r3, #8
 8001a12:	81fb      	strh	r3, [r7, #14]
	while ( * pStr != '\0' )
 8001a14:	68bb      	ldr	r3, [r7, #8]
 8001a16:	781b      	ldrb	r3, [r3, #0]
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d1db      	bne.n	80019d4 <LCD_DrawString_Color+0x18>
		
	}
	
}
 8001a1c:	bf00      	nop
 8001a1e:	bf00      	nop
 8001a20:	3714      	adds	r7, #20
 8001a22:	46bd      	mov	sp, r7
 8001a24:	bd90      	pop	{r4, r7, pc}
	...

08001a28 <LCD_GramScan>:


void LCD_GramScan ( uint8_t ucOption )
{	
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b082      	sub	sp, #8
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	4603      	mov	r3, r0
 8001a30:	71fb      	strb	r3, [r7, #7]
	switch ( ucOption )
 8001a32:	79fb      	ldrb	r3, [r7, #7]
 8001a34:	3b01      	subs	r3, #1
 8001a36:	2b03      	cmp	r3, #3
 8001a38:	f200 80a0 	bhi.w	8001b7c <LCD_GramScan+0x154>
 8001a3c:	a201      	add	r2, pc, #4	; (adr r2, 8001a44 <LCD_GramScan+0x1c>)
 8001a3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a42:	bf00      	nop
 8001a44:	08001a55 	.word	0x08001a55
 8001a48:	08001a9f 	.word	0x08001a9f
 8001a4c:	08001ae9 	.word	0x08001ae9
 8001a50:	08001b33 	.word	0x08001b33

//		____ x(240)      
//	 |  
//	 |	y(320)        
		  
			LCD_Write_Cmd ( 0x36 ); 
 8001a54:	2036      	movs	r0, #54	; 0x36
 8001a56:	f7ff fcdb 	bl	8001410 <LCD_Write_Cmd>
			LCD_Write_Data ( 0xC8 );   
 8001a5a:	20c8      	movs	r0, #200	; 0xc8
 8001a5c:	f7ff fce6 	bl	800142c <LCD_Write_Data>
			LCD_Write_Cmd ( 0x2A  ); 
 8001a60:	202a      	movs	r0, #42	; 0x2a
 8001a62:	f7ff fcd5 	bl	8001410 <LCD_Write_Cmd>
			LCD_Write_Data ( 0x00 );	/* x start */	
 8001a66:	2000      	movs	r0, #0
 8001a68:	f7ff fce0 	bl	800142c <LCD_Write_Data>
			LCD_Write_Data ( 0x00 );
 8001a6c:	2000      	movs	r0, #0
 8001a6e:	f7ff fcdd 	bl	800142c <LCD_Write_Data>
			LCD_Write_Data ( 0x00 );  /* x end */	
 8001a72:	2000      	movs	r0, #0
 8001a74:	f7ff fcda 	bl	800142c <LCD_Write_Data>
			LCD_Write_Data ( 0xEF );
 8001a78:	20ef      	movs	r0, #239	; 0xef
 8001a7a:	f7ff fcd7 	bl	800142c <LCD_Write_Data>

			LCD_Write_Cmd ( 0x2B ); 
 8001a7e:	202b      	movs	r0, #43	; 0x2b
 8001a80:	f7ff fcc6 	bl	8001410 <LCD_Write_Cmd>
			LCD_Write_Data ( 0x00 );	/* y start */  
 8001a84:	2000      	movs	r0, #0
 8001a86:	f7ff fcd1 	bl	800142c <LCD_Write_Data>
			LCD_Write_Data ( 0x00 );
 8001a8a:	2000      	movs	r0, #0
 8001a8c:	f7ff fcce 	bl	800142c <LCD_Write_Data>
			LCD_Write_Data ( 0x01 );	/* y end */   
 8001a90:	2001      	movs	r0, #1
 8001a92:	f7ff fccb 	bl	800142c <LCD_Write_Data>
			LCD_Write_Data ( 0x3F );
 8001a96:	203f      	movs	r0, #63	; 0x3f
 8001a98:	f7ff fcc8 	bl	800142c <LCD_Write_Data>
					
		  break;
 8001a9c:	e06e      	b.n	8001b7c <LCD_GramScan+0x154>

//		|x(320)            
//		|
//		|___ y(240)
		  
			LCD_Write_Cmd ( 0x36 ); 
 8001a9e:	2036      	movs	r0, #54	; 0x36
 8001aa0:	f7ff fcb6 	bl	8001410 <LCD_Write_Cmd>
			LCD_Write_Data ( 0x68 );	
 8001aa4:	2068      	movs	r0, #104	; 0x68
 8001aa6:	f7ff fcc1 	bl	800142c <LCD_Write_Data>
			LCD_Write_Cmd ( 0x2A  ); 
 8001aaa:	202a      	movs	r0, #42	; 0x2a
 8001aac:	f7ff fcb0 	bl	8001410 <LCD_Write_Cmd>
			LCD_Write_Data ( 0x00 );
 8001ab0:	2000      	movs	r0, #0
 8001ab2:	f7ff fcbb 	bl	800142c <LCD_Write_Data>
			LCD_Write_Data ( 0x00 );
 8001ab6:	2000      	movs	r0, #0
 8001ab8:	f7ff fcb8 	bl	800142c <LCD_Write_Data>
			LCD_Write_Data ( 0x01 );
 8001abc:	2001      	movs	r0, #1
 8001abe:	f7ff fcb5 	bl	800142c <LCD_Write_Data>
			LCD_Write_Data ( 0x3F );	
 8001ac2:	203f      	movs	r0, #63	; 0x3f
 8001ac4:	f7ff fcb2 	bl	800142c <LCD_Write_Data>

			LCD_Write_Cmd ( 0x2B ); 
 8001ac8:	202b      	movs	r0, #43	; 0x2b
 8001aca:	f7ff fca1 	bl	8001410 <LCD_Write_Cmd>
			LCD_Write_Data ( 0x00 );
 8001ace:	2000      	movs	r0, #0
 8001ad0:	f7ff fcac 	bl	800142c <LCD_Write_Data>
			LCD_Write_Data ( 0x00 );
 8001ad4:	2000      	movs	r0, #0
 8001ad6:	f7ff fca9 	bl	800142c <LCD_Write_Data>
			LCD_Write_Data ( 0x00 );
 8001ada:	2000      	movs	r0, #0
 8001adc:	f7ff fca6 	bl	800142c <LCD_Write_Data>
			LCD_Write_Data ( 0xEF );		
 8001ae0:	20ef      	movs	r0, #239	; 0xef
 8001ae2:	f7ff fca3 	bl	800142c <LCD_Write_Data>
		
		  break;
 8001ae6:	e049      	b.n	8001b7c <LCD_GramScan+0x154>

//		           |x(320)   
//		           |           
//		y(240) ____|
		
			LCD_Write_Cmd ( 0x36 ); 
 8001ae8:	2036      	movs	r0, #54	; 0x36
 8001aea:	f7ff fc91 	bl	8001410 <LCD_Write_Cmd>
			LCD_Write_Data ( 0x28 );	
 8001aee:	2028      	movs	r0, #40	; 0x28
 8001af0:	f7ff fc9c 	bl	800142c <LCD_Write_Data>
			LCD_Write_Cmd ( 0x2A  ); 
 8001af4:	202a      	movs	r0, #42	; 0x2a
 8001af6:	f7ff fc8b 	bl	8001410 <LCD_Write_Cmd>
			LCD_Write_Data ( 0x00 );
 8001afa:	2000      	movs	r0, #0
 8001afc:	f7ff fc96 	bl	800142c <LCD_Write_Data>
			LCD_Write_Data ( 0x00 );
 8001b00:	2000      	movs	r0, #0
 8001b02:	f7ff fc93 	bl	800142c <LCD_Write_Data>
			LCD_Write_Data ( 0x01 );
 8001b06:	2001      	movs	r0, #1
 8001b08:	f7ff fc90 	bl	800142c <LCD_Write_Data>
			LCD_Write_Data ( 0x3F );	
 8001b0c:	203f      	movs	r0, #63	; 0x3f
 8001b0e:	f7ff fc8d 	bl	800142c <LCD_Write_Data>

			LCD_Write_Cmd ( 0x2B ); 
 8001b12:	202b      	movs	r0, #43	; 0x2b
 8001b14:	f7ff fc7c 	bl	8001410 <LCD_Write_Cmd>
			LCD_Write_Data ( 0x00 );
 8001b18:	2000      	movs	r0, #0
 8001b1a:	f7ff fc87 	bl	800142c <LCD_Write_Data>
			LCD_Write_Data ( 0x00 );
 8001b1e:	2000      	movs	r0, #0
 8001b20:	f7ff fc84 	bl	800142c <LCD_Write_Data>
			LCD_Write_Data ( 0x00 );
 8001b24:	2000      	movs	r0, #0
 8001b26:	f7ff fc81 	bl	800142c <LCD_Write_Data>
			LCD_Write_Data ( 0xEF );			
 8001b2a:	20ef      	movs	r0, #239	; 0xef
 8001b2c:	f7ff fc7e 	bl	800142c <LCD_Write_Data>
		  
		  break;
 8001b30:	e024      	b.n	8001b7c <LCD_GramScan+0x154>

//		|y(320)              
//		|
//		|___ x(240)			
		  
			LCD_Write_Cmd ( 0x36 ); 
 8001b32:	2036      	movs	r0, #54	; 0x36
 8001b34:	f7ff fc6c 	bl	8001410 <LCD_Write_Cmd>
			LCD_Write_Data ( 0x48 );	
 8001b38:	2048      	movs	r0, #72	; 0x48
 8001b3a:	f7ff fc77 	bl	800142c <LCD_Write_Data>
			LCD_Write_Cmd ( 0x2A  ); 
 8001b3e:	202a      	movs	r0, #42	; 0x2a
 8001b40:	f7ff fc66 	bl	8001410 <LCD_Write_Cmd>
			LCD_Write_Data ( 0x00 );
 8001b44:	2000      	movs	r0, #0
 8001b46:	f7ff fc71 	bl	800142c <LCD_Write_Data>
			LCD_Write_Data ( 0x00 );
 8001b4a:	2000      	movs	r0, #0
 8001b4c:	f7ff fc6e 	bl	800142c <LCD_Write_Data>
			LCD_Write_Data ( 0x00 );
 8001b50:	2000      	movs	r0, #0
 8001b52:	f7ff fc6b 	bl	800142c <LCD_Write_Data>
			LCD_Write_Data ( 0xEF );	
 8001b56:	20ef      	movs	r0, #239	; 0xef
 8001b58:	f7ff fc68 	bl	800142c <LCD_Write_Data>

			LCD_Write_Cmd ( 0x2B ); 
 8001b5c:	202b      	movs	r0, #43	; 0x2b
 8001b5e:	f7ff fc57 	bl	8001410 <LCD_Write_Cmd>
			LCD_Write_Data ( 0x00 );
 8001b62:	2000      	movs	r0, #0
 8001b64:	f7ff fc62 	bl	800142c <LCD_Write_Data>
			LCD_Write_Data ( 0x00 );
 8001b68:	2000      	movs	r0, #0
 8001b6a:	f7ff fc5f 	bl	800142c <LCD_Write_Data>
			LCD_Write_Data ( 0x01 );
 8001b6e:	2001      	movs	r0, #1
 8001b70:	f7ff fc5c 	bl	800142c <LCD_Write_Data>
			LCD_Write_Data ( 0x3F );		
 8001b74:	203f      	movs	r0, #63	; 0x3f
 8001b76:	f7ff fc59 	bl	800142c <LCD_Write_Data>
		
	    break;
 8001b7a:	bf00      	nop
		
	}
	
	
	/* write gram start */
	LCD_Write_Cmd ( 0x2C );
 8001b7c:	202c      	movs	r0, #44	; 0x2c
 8001b7e:	f7ff fc47 	bl	8001410 <LCD_Write_Cmd>
	
	
}
 8001b82:	bf00      	nop
 8001b84:	3708      	adds	r7, #8
 8001b86:	46bd      	mov	sp, r7
 8001b88:	bd80      	pop	{r7, pc}
 8001b8a:	bf00      	nop

08001b8c <LCD_DrawEllipse>:

void LCD_DrawEllipse ( uint16_t usC, uint16_t usP, uint16_t SR, uint16_t LR, uint16_t usColor)
{
 8001b8c:	b590      	push	{r4, r7, lr}
 8001b8e:	b089      	sub	sp, #36	; 0x24
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	4604      	mov	r4, r0
 8001b94:	4608      	mov	r0, r1
 8001b96:	4611      	mov	r1, r2
 8001b98:	461a      	mov	r2, r3
 8001b9a:	4623      	mov	r3, r4
 8001b9c:	80fb      	strh	r3, [r7, #6]
 8001b9e:	4603      	mov	r3, r0
 8001ba0:	80bb      	strh	r3, [r7, #4]
 8001ba2:	460b      	mov	r3, r1
 8001ba4:	807b      	strh	r3, [r7, #2]
 8001ba6:	4613      	mov	r3, r2
 8001ba8:	803b      	strh	r3, [r7, #0]
	/*
	 *  Task 3 : Implement LCD_DrawEllipse by using LCD_DrawDot
	 */

	for(int y=-LR; y<=LR; y++) {
 8001baa:	883b      	ldrh	r3, [r7, #0]
 8001bac:	425b      	negs	r3, r3
 8001bae:	61fb      	str	r3, [r7, #28]
 8001bb0:	e03a      	b.n	8001c28 <LCD_DrawEllipse+0x9c>
			for(int x=-SR; x<=SR; x++) {
 8001bb2:	887b      	ldrh	r3, [r7, #2]
 8001bb4:	425b      	negs	r3, r3
 8001bb6:	61bb      	str	r3, [r7, #24]
 8001bb8:	e02f      	b.n	8001c1a <LCD_DrawEllipse+0x8e>
					if(x*x*LR*LR+y*y*SR*SR <= LR*LR*SR*SR)
 8001bba:	69bb      	ldr	r3, [r7, #24]
 8001bbc:	fb03 f303 	mul.w	r3, r3, r3
 8001bc0:	883a      	ldrh	r2, [r7, #0]
 8001bc2:	fb02 f303 	mul.w	r3, r2, r3
 8001bc6:	883a      	ldrh	r2, [r7, #0]
 8001bc8:	fb03 f202 	mul.w	r2, r3, r2
 8001bcc:	69fb      	ldr	r3, [r7, #28]
 8001bce:	fb03 f303 	mul.w	r3, r3, r3
 8001bd2:	8879      	ldrh	r1, [r7, #2]
 8001bd4:	fb01 f303 	mul.w	r3, r1, r3
 8001bd8:	8879      	ldrh	r1, [r7, #2]
 8001bda:	fb01 f303 	mul.w	r3, r1, r3
 8001bde:	441a      	add	r2, r3
 8001be0:	883b      	ldrh	r3, [r7, #0]
 8001be2:	8839      	ldrh	r1, [r7, #0]
 8001be4:	fb01 f303 	mul.w	r3, r1, r3
 8001be8:	8879      	ldrh	r1, [r7, #2]
 8001bea:	fb01 f303 	mul.w	r3, r1, r3
 8001bee:	8879      	ldrh	r1, [r7, #2]
 8001bf0:	fb01 f303 	mul.w	r3, r1, r3
 8001bf4:	429a      	cmp	r2, r3
 8001bf6:	dc0d      	bgt.n	8001c14 <LCD_DrawEllipse+0x88>
						LCD_DrawDot(usC + x, usP + y, usColor);
 8001bf8:	69bb      	ldr	r3, [r7, #24]
 8001bfa:	b29a      	uxth	r2, r3
 8001bfc:	88fb      	ldrh	r3, [r7, #6]
 8001bfe:	4413      	add	r3, r2
 8001c00:	b298      	uxth	r0, r3
 8001c02:	69fb      	ldr	r3, [r7, #28]
 8001c04:	b29a      	uxth	r2, r3
 8001c06:	88bb      	ldrh	r3, [r7, #4]
 8001c08:	4413      	add	r3, r2
 8001c0a:	b29b      	uxth	r3, r3
 8001c0c:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 8001c0e:	4619      	mov	r1, r3
 8001c10:	f7ff fe45 	bl	800189e <LCD_DrawDot>
			for(int x=-SR; x<=SR; x++) {
 8001c14:	69bb      	ldr	r3, [r7, #24]
 8001c16:	3301      	adds	r3, #1
 8001c18:	61bb      	str	r3, [r7, #24]
 8001c1a:	887b      	ldrh	r3, [r7, #2]
 8001c1c:	69ba      	ldr	r2, [r7, #24]
 8001c1e:	429a      	cmp	r2, r3
 8001c20:	ddcb      	ble.n	8001bba <LCD_DrawEllipse+0x2e>
	for(int y=-LR; y<=LR; y++) {
 8001c22:	69fb      	ldr	r3, [r7, #28]
 8001c24:	3301      	adds	r3, #1
 8001c26:	61fb      	str	r3, [r7, #28]
 8001c28:	883b      	ldrh	r3, [r7, #0]
 8001c2a:	69fa      	ldr	r2, [r7, #28]
 8001c2c:	429a      	cmp	r2, r3
 8001c2e:	ddc0      	ble.n	8001bb2 <LCD_DrawEllipse+0x26>
			}
	}

	int whiteLR = LR - 1;
 8001c30:	883b      	ldrh	r3, [r7, #0]
 8001c32:	3b01      	subs	r3, #1
 8001c34:	60fb      	str	r3, [r7, #12]
	int whiteSR = SR - 1;
 8001c36:	887b      	ldrh	r3, [r7, #2]
 8001c38:	3b01      	subs	r3, #1
 8001c3a:	60bb      	str	r3, [r7, #8]

	for(int y=-whiteLR; y<=whiteLR; y++) {
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	425b      	negs	r3, r3
 8001c40:	617b      	str	r3, [r7, #20]
 8001c42:	e03a      	b.n	8001cba <LCD_DrawEllipse+0x12e>
			for(int x=-whiteSR; x<=whiteSR; x++) {
 8001c44:	68bb      	ldr	r3, [r7, #8]
 8001c46:	425b      	negs	r3, r3
 8001c48:	613b      	str	r3, [r7, #16]
 8001c4a:	e02f      	b.n	8001cac <LCD_DrawEllipse+0x120>
					if(x*x*whiteLR*whiteLR+y*y*whiteSR*whiteSR <= whiteLR*whiteLR*whiteSR*whiteSR)
 8001c4c:	693b      	ldr	r3, [r7, #16]
 8001c4e:	fb03 f303 	mul.w	r3, r3, r3
 8001c52:	68fa      	ldr	r2, [r7, #12]
 8001c54:	fb02 f303 	mul.w	r3, r2, r3
 8001c58:	68fa      	ldr	r2, [r7, #12]
 8001c5a:	fb03 f202 	mul.w	r2, r3, r2
 8001c5e:	697b      	ldr	r3, [r7, #20]
 8001c60:	fb03 f303 	mul.w	r3, r3, r3
 8001c64:	68b9      	ldr	r1, [r7, #8]
 8001c66:	fb01 f303 	mul.w	r3, r1, r3
 8001c6a:	68b9      	ldr	r1, [r7, #8]
 8001c6c:	fb01 f303 	mul.w	r3, r1, r3
 8001c70:	441a      	add	r2, r3
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	fb03 f303 	mul.w	r3, r3, r3
 8001c78:	68b9      	ldr	r1, [r7, #8]
 8001c7a:	fb01 f303 	mul.w	r3, r1, r3
 8001c7e:	68b9      	ldr	r1, [r7, #8]
 8001c80:	fb01 f303 	mul.w	r3, r1, r3
 8001c84:	429a      	cmp	r2, r3
 8001c86:	dc0e      	bgt.n	8001ca6 <LCD_DrawEllipse+0x11a>
						LCD_DrawDot(usC + x, usP + y, WHITE);
 8001c88:	693b      	ldr	r3, [r7, #16]
 8001c8a:	b29a      	uxth	r2, r3
 8001c8c:	88fb      	ldrh	r3, [r7, #6]
 8001c8e:	4413      	add	r3, r2
 8001c90:	b298      	uxth	r0, r3
 8001c92:	697b      	ldr	r3, [r7, #20]
 8001c94:	b29a      	uxth	r2, r3
 8001c96:	88bb      	ldrh	r3, [r7, #4]
 8001c98:	4413      	add	r3, r2
 8001c9a:	b29b      	uxth	r3, r3
 8001c9c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001ca0:	4619      	mov	r1, r3
 8001ca2:	f7ff fdfc 	bl	800189e <LCD_DrawDot>
			for(int x=-whiteSR; x<=whiteSR; x++) {
 8001ca6:	693b      	ldr	r3, [r7, #16]
 8001ca8:	3301      	adds	r3, #1
 8001caa:	613b      	str	r3, [r7, #16]
 8001cac:	693a      	ldr	r2, [r7, #16]
 8001cae:	68bb      	ldr	r3, [r7, #8]
 8001cb0:	429a      	cmp	r2, r3
 8001cb2:	ddcb      	ble.n	8001c4c <LCD_DrawEllipse+0xc0>
	for(int y=-whiteLR; y<=whiteLR; y++) {
 8001cb4:	697b      	ldr	r3, [r7, #20]
 8001cb6:	3301      	adds	r3, #1
 8001cb8:	617b      	str	r3, [r7, #20]
 8001cba:	697a      	ldr	r2, [r7, #20]
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	429a      	cmp	r2, r3
 8001cc0:	ddc0      	ble.n	8001c44 <LCD_DrawEllipse+0xb8>
			}
	}


}
 8001cc2:	bf00      	nop
 8001cc4:	bf00      	nop
 8001cc6:	3724      	adds	r7, #36	; 0x24
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	bd90      	pop	{r4, r7, pc}

08001ccc <HAL_TIM_PWM_PulseFinishedCallback>:


// :ED Function callbacks

void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	b082      	sub	sp, #8
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Stop_DMA(&htim2, TIM_CHANNEL_4);
 8001cd4:	210c      	movs	r1, #12
 8001cd6:	4805      	ldr	r0, [pc, #20]	; (8001cec <HAL_TIM_PWM_PulseFinishedCallback+0x20>)
 8001cd8:	f005 fe0a 	bl	80078f0 <HAL_TIM_PWM_Stop_DMA>
	datasentflag=1;
 8001cdc:	4b04      	ldr	r3, [pc, #16]	; (8001cf0 <HAL_TIM_PWM_PulseFinishedCallback+0x24>)
 8001cde:	2201      	movs	r2, #1
 8001ce0:	601a      	str	r2, [r3, #0]
}
 8001ce2:	bf00      	nop
 8001ce4:	3708      	adds	r7, #8
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bd80      	pop	{r7, pc}
 8001cea:	bf00      	nop
 8001cec:	2000084c 	.word	0x2000084c
 8001cf0:	20000278 	.word	0x20000278

08001cf4 <Set_LED>:

void Set_LED (int LEDnum, int Red, int Green, int Blue)
{
 8001cf4:	b480      	push	{r7}
 8001cf6:	b085      	sub	sp, #20
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	60f8      	str	r0, [r7, #12]
 8001cfc:	60b9      	str	r1, [r7, #8]
 8001cfe:	607a      	str	r2, [r7, #4]
 8001d00:	603b      	str	r3, [r7, #0]
	LED_Data[LEDnum][0] = LEDnum;
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	b2d9      	uxtb	r1, r3
 8001d06:	4a10      	ldr	r2, [pc, #64]	; (8001d48 <Set_LED+0x54>)
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	f802 1023 	strb.w	r1, [r2, r3, lsl #2]
	LED_Data[LEDnum][1] = Green;
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	b2d9      	uxtb	r1, r3
 8001d12:	4a0d      	ldr	r2, [pc, #52]	; (8001d48 <Set_LED+0x54>)
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	009b      	lsls	r3, r3, #2
 8001d18:	4413      	add	r3, r2
 8001d1a:	460a      	mov	r2, r1
 8001d1c:	705a      	strb	r2, [r3, #1]
	LED_Data[LEDnum][2] = Red;
 8001d1e:	68bb      	ldr	r3, [r7, #8]
 8001d20:	b2d9      	uxtb	r1, r3
 8001d22:	4a09      	ldr	r2, [pc, #36]	; (8001d48 <Set_LED+0x54>)
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	009b      	lsls	r3, r3, #2
 8001d28:	4413      	add	r3, r2
 8001d2a:	460a      	mov	r2, r1
 8001d2c:	709a      	strb	r2, [r3, #2]
	LED_Data[LEDnum][3] = Blue;
 8001d2e:	683b      	ldr	r3, [r7, #0]
 8001d30:	b2d9      	uxtb	r1, r3
 8001d32:	4a05      	ldr	r2, [pc, #20]	; (8001d48 <Set_LED+0x54>)
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	009b      	lsls	r3, r3, #2
 8001d38:	4413      	add	r3, r2
 8001d3a:	460a      	mov	r2, r1
 8001d3c:	70da      	strb	r2, [r3, #3]
}
 8001d3e:	bf00      	nop
 8001d40:	3714      	adds	r7, #20
 8001d42:	46bd      	mov	sp, r7
 8001d44:	bc80      	pop	{r7}
 8001d46:	4770      	bx	lr
 8001d48:	2000035c 	.word	0x2000035c

08001d4c <Set_Brightness>:

#define PI 3.14159265

void Set_Brightness (int brightness)  // 0-45
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	b083      	sub	sp, #12
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
		}
	}

#endif

}
 8001d54:	bf00      	nop
 8001d56:	370c      	adds	r7, #12
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	bc80      	pop	{r7}
 8001d5c:	4770      	bx	lr
	...

08001d60 <WS2812_Send>:

uint16_t pwmData[(24*MAX_LED)+50];

void WS2812_Send (void)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b086      	sub	sp, #24
 8001d64:	af00      	add	r7, sp, #0
	uint32_t indx=0;
 8001d66:	2300      	movs	r3, #0
 8001d68:	617b      	str	r3, [r7, #20]
	uint32_t color;


	for (int i= 0; i<MAX_LED; i++)
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	613b      	str	r3, [r7, #16]
 8001d6e:	e036      	b.n	8001dde <WS2812_Send+0x7e>
	{
#if USE_BRIGHTNESS
		color = ((LED_Mod[i][1]<<16) | (LED_Mod[i][2]<<8) | (LED_Mod[i][3]));
#else
		color = ((LED_Data[i][1]<<16) | (LED_Data[i][2]<<8) | (LED_Data[i][3]));
 8001d70:	4a2e      	ldr	r2, [pc, #184]	; (8001e2c <WS2812_Send+0xcc>)
 8001d72:	693b      	ldr	r3, [r7, #16]
 8001d74:	009b      	lsls	r3, r3, #2
 8001d76:	4413      	add	r3, r2
 8001d78:	785b      	ldrb	r3, [r3, #1]
 8001d7a:	041a      	lsls	r2, r3, #16
 8001d7c:	492b      	ldr	r1, [pc, #172]	; (8001e2c <WS2812_Send+0xcc>)
 8001d7e:	693b      	ldr	r3, [r7, #16]
 8001d80:	009b      	lsls	r3, r3, #2
 8001d82:	440b      	add	r3, r1
 8001d84:	789b      	ldrb	r3, [r3, #2]
 8001d86:	021b      	lsls	r3, r3, #8
 8001d88:	431a      	orrs	r2, r3
 8001d8a:	4928      	ldr	r1, [pc, #160]	; (8001e2c <WS2812_Send+0xcc>)
 8001d8c:	693b      	ldr	r3, [r7, #16]
 8001d8e:	009b      	lsls	r3, r3, #2
 8001d90:	440b      	add	r3, r1
 8001d92:	78db      	ldrb	r3, [r3, #3]
 8001d94:	4313      	orrs	r3, r2
 8001d96:	607b      	str	r3, [r7, #4]
#endif

		for (int i=23; i>=0; i--)
 8001d98:	2317      	movs	r3, #23
 8001d9a:	60fb      	str	r3, [r7, #12]
 8001d9c:	e019      	b.n	8001dd2 <WS2812_Send+0x72>
		{
			if (color&(1<<i))
 8001d9e:	2201      	movs	r2, #1
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	fa02 f303 	lsl.w	r3, r2, r3
 8001da6:	461a      	mov	r2, r3
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	4013      	ands	r3, r2
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d005      	beq.n	8001dbc <WS2812_Send+0x5c>
			{
				pwmData[indx] = 60;  // 2/3 of 90
 8001db0:	4a1f      	ldr	r2, [pc, #124]	; (8001e30 <WS2812_Send+0xd0>)
 8001db2:	697b      	ldr	r3, [r7, #20]
 8001db4:	213c      	movs	r1, #60	; 0x3c
 8001db6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8001dba:	e004      	b.n	8001dc6 <WS2812_Send+0x66>
			}

			else pwmData[indx] = 30;  // 1/3 of 90
 8001dbc:	4a1c      	ldr	r2, [pc, #112]	; (8001e30 <WS2812_Send+0xd0>)
 8001dbe:	697b      	ldr	r3, [r7, #20]
 8001dc0:	211e      	movs	r1, #30
 8001dc2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

			indx++;
 8001dc6:	697b      	ldr	r3, [r7, #20]
 8001dc8:	3301      	adds	r3, #1
 8001dca:	617b      	str	r3, [r7, #20]
		for (int i=23; i>=0; i--)
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	3b01      	subs	r3, #1
 8001dd0:	60fb      	str	r3, [r7, #12]
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	dae2      	bge.n	8001d9e <WS2812_Send+0x3e>
	for (int i= 0; i<MAX_LED; i++)
 8001dd8:	693b      	ldr	r3, [r7, #16]
 8001dda:	3301      	adds	r3, #1
 8001ddc:	613b      	str	r3, [r7, #16]
 8001dde:	693b      	ldr	r3, [r7, #16]
 8001de0:	2b0d      	cmp	r3, #13
 8001de2:	ddc5      	ble.n	8001d70 <WS2812_Send+0x10>
		}

	}

	for (int i=0; i<50; i++)
 8001de4:	2300      	movs	r3, #0
 8001de6:	60bb      	str	r3, [r7, #8]
 8001de8:	e00a      	b.n	8001e00 <WS2812_Send+0xa0>
	{
		pwmData[indx] = 0;
 8001dea:	4a11      	ldr	r2, [pc, #68]	; (8001e30 <WS2812_Send+0xd0>)
 8001dec:	697b      	ldr	r3, [r7, #20]
 8001dee:	2100      	movs	r1, #0
 8001df0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		indx++;
 8001df4:	697b      	ldr	r3, [r7, #20]
 8001df6:	3301      	adds	r3, #1
 8001df8:	617b      	str	r3, [r7, #20]
	for (int i=0; i<50; i++)
 8001dfa:	68bb      	ldr	r3, [r7, #8]
 8001dfc:	3301      	adds	r3, #1
 8001dfe:	60bb      	str	r3, [r7, #8]
 8001e00:	68bb      	ldr	r3, [r7, #8]
 8001e02:	2b31      	cmp	r3, #49	; 0x31
 8001e04:	ddf1      	ble.n	8001dea <WS2812_Send+0x8a>
	}

	HAL_TIM_PWM_Start_DMA(&htim2, TIM_CHANNEL_4, (uint32_t *)pwmData, indx);
 8001e06:	697b      	ldr	r3, [r7, #20]
 8001e08:	b29b      	uxth	r3, r3
 8001e0a:	4a09      	ldr	r2, [pc, #36]	; (8001e30 <WS2812_Send+0xd0>)
 8001e0c:	210c      	movs	r1, #12
 8001e0e:	4809      	ldr	r0, [pc, #36]	; (8001e34 <WS2812_Send+0xd4>)
 8001e10:	f005 fbbc 	bl	800758c <HAL_TIM_PWM_Start_DMA>
	while (!datasentflag){};
 8001e14:	bf00      	nop
 8001e16:	4b08      	ldr	r3, [pc, #32]	; (8001e38 <WS2812_Send+0xd8>)
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d0fb      	beq.n	8001e16 <WS2812_Send+0xb6>
	datasentflag = 0;
 8001e1e:	4b06      	ldr	r3, [pc, #24]	; (8001e38 <WS2812_Send+0xd8>)
 8001e20:	2200      	movs	r2, #0
 8001e22:	601a      	str	r2, [r3, #0]
}
 8001e24:	bf00      	nop
 8001e26:	3718      	adds	r7, #24
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	bd80      	pop	{r7, pc}
 8001e2c:	2000035c 	.word	0x2000035c
 8001e30:	20000500 	.word	0x20000500
 8001e34:	2000084c 	.word	0x2000084c
 8001e38:	20000278 	.word	0x20000278

08001e3c <Reset_LED>:

void Reset_LED (void)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	b083      	sub	sp, #12
 8001e40:	af00      	add	r7, sp, #0
	for (int i=0; i<MAX_LED; i++)
 8001e42:	2300      	movs	r3, #0
 8001e44:	607b      	str	r3, [r7, #4]
 8001e46:	e01a      	b.n	8001e7e <Reset_LED+0x42>
	{
		LED_Data[i][0] = i;
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	b2d9      	uxtb	r1, r3
 8001e4c:	4a10      	ldr	r2, [pc, #64]	; (8001e90 <Reset_LED+0x54>)
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	f802 1023 	strb.w	r1, [r2, r3, lsl #2]
		LED_Data[i][1] = 0;
 8001e54:	4a0e      	ldr	r2, [pc, #56]	; (8001e90 <Reset_LED+0x54>)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	009b      	lsls	r3, r3, #2
 8001e5a:	4413      	add	r3, r2
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	705a      	strb	r2, [r3, #1]
		LED_Data[i][2] = 0;
 8001e60:	4a0b      	ldr	r2, [pc, #44]	; (8001e90 <Reset_LED+0x54>)
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	009b      	lsls	r3, r3, #2
 8001e66:	4413      	add	r3, r2
 8001e68:	2200      	movs	r2, #0
 8001e6a:	709a      	strb	r2, [r3, #2]
		LED_Data[i][3] = 0;
 8001e6c:	4a08      	ldr	r2, [pc, #32]	; (8001e90 <Reset_LED+0x54>)
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	009b      	lsls	r3, r3, #2
 8001e72:	4413      	add	r3, r2
 8001e74:	2200      	movs	r2, #0
 8001e76:	70da      	strb	r2, [r3, #3]
	for (int i=0; i<MAX_LED; i++)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	3301      	adds	r3, #1
 8001e7c:	607b      	str	r3, [r7, #4]
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	2b0d      	cmp	r3, #13
 8001e82:	dde1      	ble.n	8001e48 <Reset_LED+0xc>
	}
}
 8001e84:	bf00      	nop
 8001e86:	bf00      	nop
 8001e88:	370c      	adds	r7, #12
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	bc80      	pop	{r7}
 8001e8e:	4770      	bx	lr
 8001e90:	2000035c 	.word	0x2000035c

08001e94 <setTailligght>:

uint16_t effStep = 0;

void setTailligght (int light, int R, int G, int B, int bright){
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b084      	sub	sp, #16
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	60f8      	str	r0, [r7, #12]
 8001e9c:	60b9      	str	r1, [r7, #8]
 8001e9e:	607a      	str	r2, [r7, #4]
 8001ea0:	603b      	str	r3, [r7, #0]
	  // Tail light
	  Set_LED(light, R, G, B);
 8001ea2:	683b      	ldr	r3, [r7, #0]
 8001ea4:	687a      	ldr	r2, [r7, #4]
 8001ea6:	68b9      	ldr	r1, [r7, #8]
 8001ea8:	68f8      	ldr	r0, [r7, #12]
 8001eaa:	f7ff ff23 	bl	8001cf4 <Set_LED>
	  Set_Brightness(bright);
 8001eae:	69b8      	ldr	r0, [r7, #24]
 8001eb0:	f7ff ff4c 	bl	8001d4c <Set_Brightness>
	  WS2812_Send();
 8001eb4:	f7ff ff54 	bl	8001d60 <WS2812_Send>
	  HAL_Delay(10);
 8001eb8:	200a      	movs	r0, #10
 8001eba:	f002 f8f3 	bl	80040a4 <HAL_Delay>
	  // Tail light
}
 8001ebe:	bf00      	nop
 8001ec0:	3710      	adds	r7, #16
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bd80      	pop	{r7, pc}
	...

08001ec8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001ec8:	b5b0      	push	{r4, r5, r7, lr}
 8001eca:	f5ad 6d96 	sub.w	sp, sp, #1200	; 0x4b0
 8001ece:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */
	// VL53L1X variable references
	uint8_t buff[50];
	VL53L1_RangingMeasurementData_t RangingData;
	VL53L1_Dev_t  vl53l1_c; // center module
	VL53L1_DEV    Dev = &vl53l1_c;
 8001ed0:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8001ed4:	f8c7 348c 	str.w	r3, [r7, #1164]	; 0x48c
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001ed8:	f002 f882 	bl	8003fe0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001edc:	f000 fbd6 	bl	800268c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001ee0:	f000 fdfe 	bl	8002ae0 <MX_GPIO_Init>
  MX_FSMC_Init();
 8001ee4:	f000 fea8 	bl	8002c38 <MX_FSMC_Init>
  MX_DMA_Init();
 8001ee8:	f000 fdd4 	bl	8002a94 <MX_DMA_Init>
  MX_I2C2_Init();
 8001eec:	f000 fc42 	bl	8002774 <MX_I2C2_Init>
  MX_TIM1_Init();
 8001ef0:	f000 fc6e 	bl	80027d0 <MX_TIM1_Init>
  MX_TIM3_Init();
 8001ef4:	f000 fd80 	bl	80029f8 <MX_TIM3_Init>
  MX_I2C1_Init();
 8001ef8:	f000 fc0e 	bl	8002718 <MX_I2C1_Init>
  MX_TIM2_Init();
 8001efc:	f000 fd08 	bl	8002910 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  // LCD Screen init
  LCD_INIT();
 8001f00:	f7ff fa3b 	bl	800137a <LCD_INIT>

  // Init VL53L1X ToF
  Dev->I2cHandle = &hi2c2;
 8001f04:	f8d7 348c 	ldr.w	r3, [r7, #1164]	; 0x48c
 8001f08:	4acf      	ldr	r2, [pc, #828]	; (8002248 <main+0x380>)
 8001f0a:	f8c3 23a0 	str.w	r2, [r3, #928]	; 0x3a0
  Dev->I2cDevAddr = 0x52;
 8001f0e:	f8d7 348c 	ldr.w	r3, [r7, #1164]	; 0x48c
 8001f12:	2252      	movs	r2, #82	; 0x52
 8001f14:	f883 2398 	strb.w	r2, [r3, #920]	; 0x398

  HAL_GPIO_WritePin(XSHUT_GPIO_Port, XSHUT_Pin, GPIO_PIN_RESET);
 8001f18:	2200      	movs	r2, #0
 8001f1a:	2120      	movs	r1, #32
 8001f1c:	48cb      	ldr	r0, [pc, #812]	; (800224c <main+0x384>)
 8001f1e:	f002 ffe6 	bl	8004eee <HAL_GPIO_WritePin>
  HAL_Delay(2); // 2ms reset time
 8001f22:	2002      	movs	r0, #2
 8001f24:	f002 f8be 	bl	80040a4 <HAL_Delay>
  HAL_GPIO_WritePin(XSHUT_GPIO_Port, XSHUT_Pin, GPIO_PIN_SET);
 8001f28:	2201      	movs	r2, #1
 8001f2a:	2120      	movs	r1, #32
 8001f2c:	48c7      	ldr	r0, [pc, #796]	; (800224c <main+0x384>)
 8001f2e:	f002 ffde 	bl	8004eee <HAL_GPIO_WritePin>
  HAL_Delay(2);
 8001f32:	2002      	movs	r0, #2
 8001f34:	f002 f8b6 	bl	80040a4 <HAL_Delay>

  //  /*-[ I2C Bus Scanning ]-*/
      uint8_t i=0, ret;
 8001f38:	2300      	movs	r3, #0
 8001f3a:	f887 34a7 	strb.w	r3, [r7, #1191]	; 0x4a7
      char text[100];
      for(i=1; i<128; i++)
 8001f3e:	2301      	movs	r3, #1
 8001f40:	f887 34a7 	strb.w	r3, [r7, #1191]	; 0x4a7
 8001f44:	e048      	b.n	8001fd8 <main+0x110>
      {
          ret = HAL_I2C_IsDeviceReady(&hi2c2, (uint16_t)(i<<1), 3, 5);
 8001f46:	f897 34a7 	ldrb.w	r3, [r7, #1191]	; 0x4a7
 8001f4a:	b29b      	uxth	r3, r3
 8001f4c:	005b      	lsls	r3, r3, #1
 8001f4e:	b299      	uxth	r1, r3
 8001f50:	2305      	movs	r3, #5
 8001f52:	2203      	movs	r2, #3
 8001f54:	48bc      	ldr	r0, [pc, #752]	; (8002248 <main+0x380>)
 8001f56:	f003 ffe7 	bl	8005f28 <HAL_I2C_IsDeviceReady>
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	f887 3477 	strb.w	r3, [r7, #1143]	; 0x477
          if (ret != HAL_OK) /* No ACK Received At That Address */
 8001f60:	f897 3477 	ldrb.w	r3, [r7, #1143]	; 0x477
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d009      	beq.n	8001f7c <main+0xb4>
          {
        	  LCD_DrawString(105, 125, "Loading........");
 8001f68:	4ab9      	ldr	r2, [pc, #740]	; (8002250 <main+0x388>)
 8001f6a:	217d      	movs	r1, #125	; 0x7d
 8001f6c:	2069      	movs	r0, #105	; 0x69
 8001f6e:	f7ff fc67 	bl	8001840 <LCD_DrawString>
        	  Delay(10000);
 8001f72:	f242 7010 	movw	r0, #10000	; 0x2710
 8001f76:	f7ff f9ef 	bl	8001358 <Delay>
 8001f7a:	e028      	b.n	8001fce <main+0x106>
        	  //println(&huart1,text);
          }
          else if(ret == HAL_OK)
 8001f7c:	f897 3477 	ldrb.w	r3, [r7, #1143]	; 0x477
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d124      	bne.n	8001fce <main+0x106>
          {
        	  sprintf(text, "Address: %x", i << 1);
 8001f84:	f897 34a7 	ldrb.w	r3, [r7, #1191]	; 0x4a7
 8001f88:	005a      	lsls	r2, r3, #1
 8001f8a:	f107 0320 	add.w	r3, r7, #32
 8001f8e:	49b1      	ldr	r1, [pc, #708]	; (8002254 <main+0x38c>)
 8001f90:	4618      	mov	r0, r3
 8001f92:	f00d f8cf 	bl	800f134 <siprintf>
        	  if (i == 0x40){
 8001f96:	f897 34a7 	ldrb.w	r3, [r7, #1191]	; 0x4a7
 8001f9a:	2b40      	cmp	r3, #64	; 0x40
 8001f9c:	d104      	bne.n	8001fa8 <main+0xe0>
        		  LCD_DrawString(105, 125, "VL53L1X ToF port");
 8001f9e:	4aae      	ldr	r2, [pc, #696]	; (8002258 <main+0x390>)
 8001fa0:	217d      	movs	r1, #125	; 0x7d
 8001fa2:	2069      	movs	r0, #105	; 0x69
 8001fa4:	f7ff fc4c 	bl	8001840 <LCD_DrawString>
        	  }
        	  if (i == 103){
 8001fa8:	f897 34a7 	ldrb.w	r3, [r7, #1191]	; 0x4a7
 8001fac:	2b67      	cmp	r3, #103	; 0x67
 8001fae:	d104      	bne.n	8001fba <main+0xf2>
        		  LCD_DrawString(105, 125, "MPU6050     port");
 8001fb0:	4aaa      	ldr	r2, [pc, #680]	; (800225c <main+0x394>)
 8001fb2:	217d      	movs	r1, #125	; 0x7d
 8001fb4:	2069      	movs	r0, #105	; 0x69
 8001fb6:	f7ff fc43 	bl	8001840 <LCD_DrawString>
        	  }
        	  LCD_DrawString(85, 125, text);
 8001fba:	f107 0320 	add.w	r3, r7, #32
 8001fbe:	461a      	mov	r2, r3
 8001fc0:	217d      	movs	r1, #125	; 0x7d
 8001fc2:	2055      	movs	r0, #85	; 0x55
 8001fc4:	f7ff fc3c 	bl	8001840 <LCD_DrawString>
        	  Delay(10000000);
 8001fc8:	48a5      	ldr	r0, [pc, #660]	; (8002260 <main+0x398>)
 8001fca:	f7ff f9c5 	bl	8001358 <Delay>
      for(i=1; i<128; i++)
 8001fce:	f897 34a7 	ldrb.w	r3, [r7, #1191]	; 0x4a7
 8001fd2:	3301      	adds	r3, #1
 8001fd4:	f887 34a7 	strb.w	r3, [r7, #1191]	; 0x4a7
 8001fd8:	f997 34a7 	ldrsb.w	r3, [r7, #1191]	; 0x4a7
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	dab2      	bge.n	8001f46 <main+0x7e>
          }
      }

      Delay(10000);
 8001fe0:	f242 7010 	movw	r0, #10000	; 0x2710
 8001fe4:	f7ff f9b8 	bl	8001358 <Delay>
//  HAL_I2C_Master_Receive( &hi2c1, EXPANDER_1_ADDR, buff, 1, 0xFFFF );
//  buff[1] = buff[0] | ( 1 << ( 15 - 8 ) ); // set GPIO_15
//  buff[0] = 0x13; // GPSR + 1 ( GPIO set pin state register)
//  HAL_I2C_Master_Transmit( &hi2c1, EXPANDER_1_ADDR, buff, 2, 0xFFFF );

  HAL_Delay( 2 );
 8001fe8:	2002      	movs	r0, #2
 8001fea:	f002 f85b 	bl	80040a4 <HAL_Delay>
  VL53L1_WaitDeviceBooted( Dev );
 8001fee:	f8d7 048c 	ldr.w	r0, [r7, #1164]	; 0x48c
 8001ff2:	f006 fdad 	bl	8008b50 <VL53L1_WaitDeviceBooted>
  VL53L1_DataInit( Dev );
 8001ff6:	f8d7 048c 	ldr.w	r0, [r7, #1164]	; 0x48c
 8001ffa:	f006 fd51 	bl	8008aa0 <VL53L1_DataInit>
  VL53L1_StaticInit( Dev );
 8001ffe:	f8d7 048c 	ldr.w	r0, [r7, #1164]	; 0x48c
 8002002:	f006 fd86 	bl	8008b12 <VL53L1_StaticInit>
  VL53L1_SetDistanceMode( Dev, VL53L1_DISTANCEMODE_LONG );
 8002006:	2103      	movs	r1, #3
 8002008:	f8d7 048c 	ldr.w	r0, [r7, #1164]	; 0x48c
 800200c:	f006 fece 	bl	8008dac <VL53L1_SetDistanceMode>
  VL53L1_SetMeasurementTimingBudgetMicroSeconds( Dev, 50000 );
 8002010:	f24c 3150 	movw	r1, #50000	; 0xc350
 8002014:	f8d7 048c 	ldr.w	r0, [r7, #1164]	; 0x48c
 8002018:	f006 ff3e 	bl	8008e98 <VL53L1_SetMeasurementTimingBudgetMicroSeconds>
  VL53L1_SetInterMeasurementPeriodMilliSeconds( Dev, 500 );
 800201c:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8002020:	f8d7 048c 	ldr.w	r0, [r7, #1164]	; 0x48c
 8002024:	f007 f8c4 	bl	80091b0 <VL53L1_SetInterMeasurementPeriodMilliSeconds>
  VL53L1_StartMeasurement( Dev );
 8002028:	f8d7 048c 	ldr.w	r0, [r7, #1164]	; 0x48c
 800202c:	f007 f9fe 	bl	800942c <VL53L1_StartMeasurement>

  // End VL53L1X init

  // MPU6050 Init

  MPU6050_Initialize(&hi2c2);
 8002030:	4885      	ldr	r0, [pc, #532]	; (8002248 <main+0x380>)
 8002032:	f00c f855 	bl	800e0e0 <MPU6050_Initialize>
  MPU6050_SetScaleAccelRange(&hi2c2, MPU6050_ACCEL_RANGE_8_G);
 8002036:	2110      	movs	r1, #16
 8002038:	4883      	ldr	r0, [pc, #524]	; (8002248 <main+0x380>)
 800203a:	f00c f8af 	bl	800e19c <MPU6050_SetScaleAccelRange>
  MPU6050_SetScaleGyroRange(&hi2c2, MPU6050_GYRO_RANGE_2000_DEG);
 800203e:	2118      	movs	r1, #24
 8002040:	4881      	ldr	r0, [pc, #516]	; (8002248 <main+0x380>)
 8002042:	f00c f8c7 	bl	800e1d4 <MPU6050_SetScaleGyroRange>

  // MPU6050 Init end

  macXPT2046_CS_DISABLE();
 8002046:	2200      	movs	r2, #0
 8002048:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800204c:	4885      	ldr	r0, [pc, #532]	; (8002264 <main+0x39c>)
 800204e:	f002 ff4e 	bl	8004eee <HAL_GPIO_WritePin>
//  __HAL_RCC_I2C2_CLK_DISABLE();
//  __HAL_RCC_FSMC_CLK_ENABLE();

//  LCD_INIT();

   Delay(100000);
 8002052:	4885      	ldr	r0, [pc, #532]	; (8002268 <main+0x3a0>)
 8002054:	f7ff f980 	bl	8001358 <Delay>

  LCD_Clear (50, 80, 140, 70, RED);
 8002058:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800205c:	9300      	str	r3, [sp, #0]
 800205e:	2346      	movs	r3, #70	; 0x46
 8002060:	228c      	movs	r2, #140	; 0x8c
 8002062:	2150      	movs	r1, #80	; 0x50
 8002064:	2032      	movs	r0, #50	; 0x32
 8002066:	f7ff fb82 	bl	800176e <LCD_Clear>
  LCD_DrawString(65, 105, "  ISSAC  DEMO ");
 800206a:	4a80      	ldr	r2, [pc, #512]	; (800226c <main+0x3a4>)
 800206c:	2169      	movs	r1, #105	; 0x69
 800206e:	2041      	movs	r0, #65	; 0x41
 8002070:	f7ff fbe6 	bl	8001840 <LCD_DrawString>
  HAL_Delay(1000);
 8002074:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002078:	f002 f814 	bl	80040a4 <HAL_Delay>

  //Touchscreen calibration

  while( ! XPT2046_Touch_Calibrate () );
 800207c:	bf00      	nop
 800207e:	f001 fcc1 	bl	8003a04 <XPT2046_Touch_Calibrate>
 8002082:	4603      	mov	r3, r0
 8002084:	2b00      	cmp	r3, #0
 8002086:	d0fa      	beq.n	800207e <main+0x1b6>

  LCD_GramScan ( 1 );
 8002088:	2001      	movs	r0, #1
 800208a:	f7ff fccd 	bl	8001a28 <LCD_GramScan>
  LCD_Clear ( 0, 0, 240, 320, WHITE );
 800208e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002092:	9300      	str	r3, [sp, #0]
 8002094:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8002098:	22f0      	movs	r2, #240	; 0xf0
 800209a:	2100      	movs	r1, #0
 800209c:	2000      	movs	r0, #0
 800209e:	f7ff fb66 	bl	800176e <LCD_Clear>
  LCD_Clear ( 90,  282,  60, 60, BLUE	);
 80020a2:	231f      	movs	r3, #31
 80020a4:	9300      	str	r3, [sp, #0]
 80020a6:	233c      	movs	r3, #60	; 0x3c
 80020a8:	223c      	movs	r2, #60	; 0x3c
 80020aa:	f44f 718d 	mov.w	r1, #282	; 0x11a
 80020ae:	205a      	movs	r0, #90	; 0x5a
 80020b0:	f7ff fb5d 	bl	800176e <LCD_Clear>
  LCD_Clear ( 0,  282,  95, 38,  YELLOW);
 80020b4:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80020b8:	9300      	str	r3, [sp, #0]
 80020ba:	2326      	movs	r3, #38	; 0x26
 80020bc:	225f      	movs	r2, #95	; 0x5f
 80020be:	f44f 718d 	mov.w	r1, #282	; 0x11a
 80020c2:	2000      	movs	r0, #0
 80020c4:	f7ff fb53 	bl	800176e <LCD_Clear>
  LCD_Clear ( 150,  282,  95, 38, YELLOW);
 80020c8:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80020cc:	9300      	str	r3, [sp, #0]
 80020ce:	2326      	movs	r3, #38	; 0x26
 80020d0:	225f      	movs	r2, #95	; 0x5f
 80020d2:	f44f 718d 	mov.w	r1, #282	; 0x11a
 80020d6:	2096      	movs	r0, #150	; 0x96
 80020d8:	f7ff fb49 	bl	800176e <LCD_Clear>
 // LCD_DrawString(20, 280, "Turn Left");

  //Button UI
  LCD_DrawString_Color (35, 285, "<---", YELLOW, BLACK );
 80020dc:	2300      	movs	r3, #0
 80020de:	9300      	str	r3, [sp, #0]
 80020e0:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80020e4:	4a62      	ldr	r2, [pc, #392]	; (8002270 <main+0x3a8>)
 80020e6:	f240 111d 	movw	r1, #285	; 0x11d
 80020ea:	2023      	movs	r0, #35	; 0x23
 80020ec:	f7ff fc66 	bl	80019bc <LCD_DrawString_Color>
  LCD_DrawString_Color (170, 285, "--->", YELLOW, BLACK );
 80020f0:	2300      	movs	r3, #0
 80020f2:	9300      	str	r3, [sp, #0]
 80020f4:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80020f8:	4a5e      	ldr	r2, [pc, #376]	; (8002274 <main+0x3ac>)
 80020fa:	f240 111d 	movw	r1, #285	; 0x11d
 80020fe:	20aa      	movs	r0, #170	; 0xaa
 8002100:	f7ff fc5c 	bl	80019bc <LCD_DrawString_Color>

  LCD_DrawEllipse ( 120, 100, 40, 20, RED);
 8002104:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8002108:	9300      	str	r3, [sp, #0]
 800210a:	2314      	movs	r3, #20
 800210c:	2228      	movs	r2, #40	; 0x28
 800210e:	2164      	movs	r1, #100	; 0x64
 8002110:	2078      	movs	r0, #120	; 0x78
 8002112:	f7ff fd3b 	bl	8001b8c <LCD_DrawEllipse>
  // MPU variables
  float Ax, Ay, Az;
//  float Gx, Gy, Gz;

  strType_XPT2046_Coordinate touchCoordinate[4];
  int touchFlag = 0;
 8002116:	2300      	movs	r3, #0
 8002118:	f8c7 34a0 	str.w	r3, [r7, #1184]	; 0x4a0
  int SafetyStatus = 0;	// 0: Save, 1: Caution, 2: Response needed, 3: Danger
 800211c:	2300      	movs	r3, #0
 800211e:	f8c7 3488 	str.w	r3, [r7, #1160]	; 0x488


  /*
   * Init of RPM Counter with timer and A3144 Hall effect sensor
   * */
  a3144_Init();
 8002122:	f7ff f8f3 	bl	800130c <a3144_Init>
  float rotSpeed = 0;
 8002126:	f04f 0300 	mov.w	r3, #0
 800212a:	f8c7 3484 	str.w	r3, [r7, #1156]	; 0x484
  float rpm = 0;
 800212e:	f04f 0300 	mov.w	r3, #0
 8002132:	f8c7 349c 	str.w	r3, [r7, #1180]	; 0x49c
  float tempSpeed = 0;
 8002136:	f04f 0300 	mov.w	r3, #0
 800213a:	f8c7 3498 	str.w	r3, [r7, #1176]	; 0x498
  int Rangecount = 0;
 800213e:	2300      	movs	r3, #0
 8002140:	f8c7 3494 	str.w	r3, [r7, #1172]	; 0x494

  // Reset Previus Tail lights
  Reset_LED();
 8002144:	f7ff fe7a 	bl	8001e3c <Reset_LED>
  WS2812_Send();
 8002148:	f7ff fe0a 	bl	8001d60 <WS2812_Send>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  MPU6050_Read_Gyro(&hi2c2);
 800214c:	483e      	ldr	r0, [pc, #248]	; (8002248 <main+0x380>)
 800214e:	f00c f9d3 	bl	800e4f8 <MPU6050_Read_Gyro>
	  MPU6050_Read_Accel(&hi2c2);
 8002152:	483d      	ldr	r0, [pc, #244]	; (8002248 <main+0x380>)
 8002154:	f00c f85a 	bl	800e20c <MPU6050_Read_Accel>


	  Ax = MPU6050_Ax;
 8002158:	4b47      	ldr	r3, [pc, #284]	; (8002278 <main+0x3b0>)
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	f8c7 3480 	str.w	r3, [r7, #1152]	; 0x480
	  Ay = MPU6050_Ay;
 8002160:	4b46      	ldr	r3, [pc, #280]	; (800227c <main+0x3b4>)
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	f8c7 347c 	str.w	r3, [r7, #1148]	; 0x47c
	  Az = MPU6050_Az;
 8002168:	4b45      	ldr	r3, [pc, #276]	; (8002280 <main+0x3b8>)
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	f8c7 3478 	str.w	r3, [r7, #1144]	; 0x478

//	  Gx = MPU6050_Gx;
//	  Gy = MPU6050_Gy;
//	  Gz = MPU6050_Gz;

	  if (Ay < -0.4){
 8002170:	f8d7 047c 	ldr.w	r0, [r7, #1148]	; 0x47c
 8002174:	f7fe f9c4 	bl	8000500 <__aeabi_f2d>
 8002178:	a32f      	add	r3, pc, #188	; (adr r3, 8002238 <main+0x370>)
 800217a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800217e:	f7fe fc89 	bl	8000a94 <__aeabi_dcmplt>
 8002182:	4603      	mov	r3, r0
 8002184:	2b00      	cmp	r3, #0
 8002186:	d005      	beq.n	8002194 <main+0x2cc>
	 		  LCD_DrawString(80, 140, "Pitch Down");
 8002188:	4a3e      	ldr	r2, [pc, #248]	; (8002284 <main+0x3bc>)
 800218a:	218c      	movs	r1, #140	; 0x8c
 800218c:	2050      	movs	r0, #80	; 0x50
 800218e:	f7ff fb57 	bl	8001840 <LCD_DrawString>
 8002192:	e016      	b.n	80021c2 <main+0x2fa>
	 	  } else if (Ay > 0.4){
 8002194:	f8d7 047c 	ldr.w	r0, [r7, #1148]	; 0x47c
 8002198:	f7fe f9b2 	bl	8000500 <__aeabi_f2d>
 800219c:	a328      	add	r3, pc, #160	; (adr r3, 8002240 <main+0x378>)
 800219e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021a2:	f7fe fc95 	bl	8000ad0 <__aeabi_dcmpgt>
 80021a6:	4603      	mov	r3, r0
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d005      	beq.n	80021b8 <main+0x2f0>
	 		  LCD_DrawString(80, 140, " Pitch up ");
 80021ac:	4a36      	ldr	r2, [pc, #216]	; (8002288 <main+0x3c0>)
 80021ae:	218c      	movs	r1, #140	; 0x8c
 80021b0:	2050      	movs	r0, #80	; 0x50
 80021b2:	f7ff fb45 	bl	8001840 <LCD_DrawString>
 80021b6:	e004      	b.n	80021c2 <main+0x2fa>
	 	  } else{
	 		  LCD_DrawString(80, 140, "No Pitch  ");
 80021b8:	4a34      	ldr	r2, [pc, #208]	; (800228c <main+0x3c4>)
 80021ba:	218c      	movs	r1, #140	; 0x8c
 80021bc:	2050      	movs	r0, #80	; 0x50
 80021be:	f7ff fb3f 	bl	8001840 <LCD_DrawString>
	 	  }

	 	  if (Ax < -0.5){
 80021c2:	f04f 413f 	mov.w	r1, #3204448256	; 0xbf000000
 80021c6:	f8d7 0480 	ldr.w	r0, [r7, #1152]	; 0x480
 80021ca:	f7fe ffe5 	bl	8001198 <__aeabi_fcmplt>
 80021ce:	4603      	mov	r3, r0
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d005      	beq.n	80021e0 <main+0x318>
	 		  LCD_DrawString(90, 160, " Right ");
 80021d4:	4a2e      	ldr	r2, [pc, #184]	; (8002290 <main+0x3c8>)
 80021d6:	21a0      	movs	r1, #160	; 0xa0
 80021d8:	205a      	movs	r0, #90	; 0x5a
 80021da:	f7ff fb31 	bl	8001840 <LCD_DrawString>
 80021de:	e013      	b.n	8002208 <main+0x340>
	 	  } else if (Ax > 0.5){
 80021e0:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80021e4:	f8d7 0480 	ldr.w	r0, [r7, #1152]	; 0x480
 80021e8:	f7fe fff4 	bl	80011d4 <__aeabi_fcmpgt>
 80021ec:	4603      	mov	r3, r0
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d005      	beq.n	80021fe <main+0x336>
	 		  LCD_DrawString(90, 160, " Left ");
 80021f2:	4a28      	ldr	r2, [pc, #160]	; (8002294 <main+0x3cc>)
 80021f4:	21a0      	movs	r1, #160	; 0xa0
 80021f6:	205a      	movs	r0, #90	; 0x5a
 80021f8:	f7ff fb22 	bl	8001840 <LCD_DrawString>
 80021fc:	e004      	b.n	8002208 <main+0x340>
	 	  }	else{
	 		  LCD_DrawString(90, 160, " Still ");
 80021fe:	4a26      	ldr	r2, [pc, #152]	; (8002298 <main+0x3d0>)
 8002200:	21a0      	movs	r1, #160	; 0xa0
 8002202:	205a      	movs	r0, #90	; 0x5a
 8002204:	f7ff fb1c 	bl	8001840 <LCD_DrawString>
	 	  }

	 	  if (Az < 0) {
 8002208:	f04f 0100 	mov.w	r1, #0
 800220c:	f8d7 0478 	ldr.w	r0, [r7, #1144]	; 0x478
 8002210:	f7fe ffc2 	bl	8001198 <__aeabi_fcmplt>
 8002214:	4603      	mov	r3, r0
 8002216:	2b00      	cmp	r3, #0
 8002218:	d057      	beq.n	80022ca <main+0x402>
	 		  LCD_DrawString_Color(90, 180, " Crash?? ", RED, BLACK);
 800221a:	2300      	movs	r3, #0
 800221c:	9300      	str	r3, [sp, #0]
 800221e:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8002222:	4a1e      	ldr	r2, [pc, #120]	; (800229c <main+0x3d4>)
 8002224:	21b4      	movs	r1, #180	; 0xb4
 8002226:	205a      	movs	r0, #90	; 0x5a
 8002228:	f7ff fbc8 	bl	80019bc <LCD_DrawString_Color>
	 		  for (int i =0; i < 14; i++){
 800222c:	2300      	movs	r3, #0
 800222e:	f8c7 3490 	str.w	r3, [r7, #1168]	; 0x490
 8002232:	e043      	b.n	80022bc <main+0x3f4>
 8002234:	f3af 8000 	nop.w
 8002238:	9999999a 	.word	0x9999999a
 800223c:	bfd99999 	.word	0xbfd99999
 8002240:	9999999a 	.word	0x9999999a
 8002244:	3fd99999 	.word	0x3fd99999
 8002248:	200003e8 	.word	0x200003e8
 800224c:	40010c00 	.word	0x40010c00
 8002250:	08011650 	.word	0x08011650
 8002254:	08011660 	.word	0x08011660
 8002258:	0801166c 	.word	0x0801166c
 800225c:	08011680 	.word	0x08011680
 8002260:	00989680 	.word	0x00989680
 8002264:	40011400 	.word	0x40011400
 8002268:	000186a0 	.word	0x000186a0
 800226c:	08011694 	.word	0x08011694
 8002270:	080116a4 	.word	0x080116a4
 8002274:	080116ac 	.word	0x080116ac
 8002278:	2000030c 	.word	0x2000030c
 800227c:	200002f4 	.word	0x200002f4
 8002280:	20000298 	.word	0x20000298
 8002284:	080116b4 	.word	0x080116b4
 8002288:	080116c0 	.word	0x080116c0
 800228c:	080116cc 	.word	0x080116cc
 8002290:	080116d8 	.word	0x080116d8
 8002294:	080116e0 	.word	0x080116e0
 8002298:	080116e8 	.word	0x080116e8
 800229c:	080116f0 	.word	0x080116f0
	 			 setTailligght(i, 255, 0, 0, 10);
 80022a0:	230a      	movs	r3, #10
 80022a2:	9300      	str	r3, [sp, #0]
 80022a4:	2300      	movs	r3, #0
 80022a6:	2200      	movs	r2, #0
 80022a8:	21ff      	movs	r1, #255	; 0xff
 80022aa:	f8d7 0490 	ldr.w	r0, [r7, #1168]	; 0x490
 80022ae:	f7ff fdf1 	bl	8001e94 <setTailligght>
	 		  for (int i =0; i < 14; i++){
 80022b2:	f8d7 3490 	ldr.w	r3, [r7, #1168]	; 0x490
 80022b6:	3301      	adds	r3, #1
 80022b8:	f8c7 3490 	str.w	r3, [r7, #1168]	; 0x490
 80022bc:	f8d7 3490 	ldr.w	r3, [r7, #1168]	; 0x490
 80022c0:	2b0d      	cmp	r3, #13
 80022c2:	dded      	ble.n	80022a0 <main+0x3d8>
	 		  }
	 		  SafetyStatus = 2;
 80022c4:	2302      	movs	r3, #2
 80022c6:	f8c7 3488 	str.w	r3, [r7, #1160]	; 0x488
	 	  }


	 	  HAL_Delay(200);
 80022ca:	20c8      	movs	r0, #200	; 0xc8
 80022cc:	f001 feea 	bl	80040a4 <HAL_Delay>

	 	  if ( touchFlag == 0 )
 80022d0:	f8d7 34a0 	ldr.w	r3, [r7, #1184]	; 0x4a0
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	f040 809b 	bne.w	8002410 <main+0x548>
	 	  {
	 		  if ( XPT2046_Get_TouchedPoint ( & touchCoordinate, & strXPT2046_TouchPara ) )
 80022da:	1d3b      	adds	r3, r7, #4
 80022dc:	49dc      	ldr	r1, [pc, #880]	; (8002650 <main+0x788>)
 80022de:	4618      	mov	r0, r3
 80022e0:	f001 fdd0 	bl	8003e84 <XPT2046_Get_TouchedPoint>
 80022e4:	4603      	mov	r3, r0
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	f000 808e 	beq.w	8002408 <main+0x540>
	 		  {
	 			  if ( ( touchCoordinate->y > 282 ) && ( touchCoordinate->y < 400) )
 80022ec:	f507 6395 	add.w	r3, r7, #1192	; 0x4a8
 80022f0:	f2a3 43a4 	subw	r3, r3, #1188	; 0x4a4
 80022f4:	885b      	ldrh	r3, [r3, #2]
 80022f6:	f5b3 7f8d 	cmp.w	r3, #282	; 0x11a
 80022fa:	f240 8085 	bls.w	8002408 <main+0x540>
 80022fe:	f507 6395 	add.w	r3, r7, #1192	; 0x4a8
 8002302:	f2a3 43a4 	subw	r3, r3, #1188	; 0x4a4
 8002306:	885b      	ldrh	r3, [r3, #2]
 8002308:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 800230c:	d27c      	bcs.n	8002408 <main+0x540>
	 			  {
	 				  if ( ( touchCoordinate->x > 95 ) && ( touchCoordinate->x < 145 ) )
 800230e:	f507 6395 	add.w	r3, r7, #1192	; 0x4a8
 8002312:	f2a3 43a4 	subw	r3, r3, #1188	; 0x4a4
 8002316:	881b      	ldrh	r3, [r3, #0]
 8002318:	2b5f      	cmp	r3, #95	; 0x5f
 800231a:	d927      	bls.n	800236c <main+0x4a4>
 800231c:	f507 6395 	add.w	r3, r7, #1192	; 0x4a8
 8002320:	f2a3 43a4 	subw	r3, r3, #1188	; 0x4a4
 8002324:	881b      	ldrh	r3, [r3, #0]
 8002326:	2b90      	cmp	r3, #144	; 0x90
 8002328:	d820      	bhi.n	800236c <main+0x4a4>
	 				  {
	 					  LCD_DrawString(71, 200, "     Reset    ");
 800232a:	4aca      	ldr	r2, [pc, #808]	; (8002654 <main+0x78c>)
 800232c:	21c8      	movs	r1, #200	; 0xc8
 800232e:	2047      	movs	r0, #71	; 0x47
 8002330:	f7ff fa86 	bl	8001840 <LCD_DrawString>
	 					  SafetyStatus = 0;
 8002334:	2300      	movs	r3, #0
 8002336:	f8c7 3488 	str.w	r3, [r7, #1160]	; 0x488
	 					  LCD_Clear(90, 180, 90, 20, WHITE);
 800233a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800233e:	9300      	str	r3, [sp, #0]
 8002340:	2314      	movs	r3, #20
 8002342:	225a      	movs	r2, #90	; 0x5a
 8002344:	21b4      	movs	r1, #180	; 0xb4
 8002346:	205a      	movs	r0, #90	; 0x5a
 8002348:	f7ff fa11 	bl	800176e <LCD_Clear>
	 					  LCD_Clear(70, 200, 90, 20, WHITE);
 800234c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002350:	9300      	str	r3, [sp, #0]
 8002352:	2314      	movs	r3, #20
 8002354:	225a      	movs	r2, #90	; 0x5a
 8002356:	21c8      	movs	r1, #200	; 0xc8
 8002358:	2046      	movs	r0, #70	; 0x46
 800235a:	f7ff fa08 	bl	800176e <LCD_Clear>
	 					  Reset_LED();
 800235e:	f7ff fd6d 	bl	8001e3c <Reset_LED>
	 					  WS2812_Send();
 8002362:	f7ff fcfd 	bl	8001d60 <WS2812_Send>
	 					  Rangecount = 0;
 8002366:	2300      	movs	r3, #0
 8002368:	f8c7 3494 	str.w	r3, [r7, #1172]	; 0x494
	 				  }

	 				  if (touchCoordinate->x < 90)
 800236c:	f507 6395 	add.w	r3, r7, #1192	; 0x4a8
 8002370:	f2a3 43a4 	subw	r3, r3, #1188	; 0x4a4
 8002374:	881b      	ldrh	r3, [r3, #0]
 8002376:	2b59      	cmp	r3, #89	; 0x59
 8002378:	d81f      	bhi.n	80023ba <main+0x4f2>
	 				  {
	 					  SafetyStatus = 1;
 800237a:	2301      	movs	r3, #1
 800237c:	f8c7 3488 	str.w	r3, [r7, #1160]	; 0x488
	 					  LCD_DrawString(71, 200, "Turning Left! ");
 8002380:	4ab5      	ldr	r2, [pc, #724]	; (8002658 <main+0x790>)
 8002382:	21c8      	movs	r1, #200	; 0xc8
 8002384:	2047      	movs	r0, #71	; 0x47
 8002386:	f7ff fa5b 	bl	8001840 <LCD_DrawString>
	 					  setTailligght(0, 255, 255, 0, 10);
 800238a:	230a      	movs	r3, #10
 800238c:	9300      	str	r3, [sp, #0]
 800238e:	2300      	movs	r3, #0
 8002390:	22ff      	movs	r2, #255	; 0xff
 8002392:	21ff      	movs	r1, #255	; 0xff
 8002394:	2000      	movs	r0, #0
 8002396:	f7ff fd7d 	bl	8001e94 <setTailligght>
	 					  setTailligght(1, 255, 255, 0, 10);
 800239a:	230a      	movs	r3, #10
 800239c:	9300      	str	r3, [sp, #0]
 800239e:	2300      	movs	r3, #0
 80023a0:	22ff      	movs	r2, #255	; 0xff
 80023a2:	21ff      	movs	r1, #255	; 0xff
 80023a4:	2001      	movs	r0, #1
 80023a6:	f7ff fd75 	bl	8001e94 <setTailligght>
	 					  setTailligght(2, 255, 255, 0, 10);
 80023aa:	230a      	movs	r3, #10
 80023ac:	9300      	str	r3, [sp, #0]
 80023ae:	2300      	movs	r3, #0
 80023b0:	22ff      	movs	r2, #255	; 0xff
 80023b2:	21ff      	movs	r1, #255	; 0xff
 80023b4:	2002      	movs	r0, #2
 80023b6:	f7ff fd6d 	bl	8001e94 <setTailligght>
	 				  }

	 				  if (touchCoordinate->x > 150)
 80023ba:	f507 6395 	add.w	r3, r7, #1192	; 0x4a8
 80023be:	f2a3 43a4 	subw	r3, r3, #1188	; 0x4a4
 80023c2:	881b      	ldrh	r3, [r3, #0]
 80023c4:	2b96      	cmp	r3, #150	; 0x96
 80023c6:	d91f      	bls.n	8002408 <main+0x540>
	 				  {
	 					  SafetyStatus = 1;
 80023c8:	2301      	movs	r3, #1
 80023ca:	f8c7 3488 	str.w	r3, [r7, #1160]	; 0x488
	 					  LCD_DrawString(71, 200, "Turning Right!");
 80023ce:	4aa3      	ldr	r2, [pc, #652]	; (800265c <main+0x794>)
 80023d0:	21c8      	movs	r1, #200	; 0xc8
 80023d2:	2047      	movs	r0, #71	; 0x47
 80023d4:	f7ff fa34 	bl	8001840 <LCD_DrawString>
	 					  setTailligght(11, 255, 255, 0, 10);
 80023d8:	230a      	movs	r3, #10
 80023da:	9300      	str	r3, [sp, #0]
 80023dc:	2300      	movs	r3, #0
 80023de:	22ff      	movs	r2, #255	; 0xff
 80023e0:	21ff      	movs	r1, #255	; 0xff
 80023e2:	200b      	movs	r0, #11
 80023e4:	f7ff fd56 	bl	8001e94 <setTailligght>
	 					  setTailligght(12, 255, 255, 0, 10);
 80023e8:	230a      	movs	r3, #10
 80023ea:	9300      	str	r3, [sp, #0]
 80023ec:	2300      	movs	r3, #0
 80023ee:	22ff      	movs	r2, #255	; 0xff
 80023f0:	21ff      	movs	r1, #255	; 0xff
 80023f2:	200c      	movs	r0, #12
 80023f4:	f7ff fd4e 	bl	8001e94 <setTailligght>
	 					  setTailligght(13, 255, 255, 0, 10);
 80023f8:	230a      	movs	r3, #10
 80023fa:	9300      	str	r3, [sp, #0]
 80023fc:	2300      	movs	r3, #0
 80023fe:	22ff      	movs	r2, #255	; 0xff
 8002400:	21ff      	movs	r1, #255	; 0xff
 8002402:	200d      	movs	r0, #13
 8002404:	f7ff fd46 	bl	8001e94 <setTailligght>
	 				  }
	 			  }

	 		  }
	 		  touchFlag = 1;
 8002408:	2301      	movs	r3, #1
 800240a:	f8c7 34a0 	str.w	r3, [r7, #1184]	; 0x4a0
 800240e:	e002      	b.n	8002416 <main+0x54e>
	 	  }
	 	  else {
	 //		  LCD_DrawString(70, 200, "..............");
	 		  touchFlag = 0;
 8002410:	2300      	movs	r3, #0
 8002412:	f8c7 34a0 	str.w	r3, [r7, #1184]	; 0x4a0
	 	  }
	 	  HAL_Delay(50);
 8002416:	2032      	movs	r0, #50	; 0x32
 8002418:	f001 fe44 	bl	80040a4 <HAL_Delay>



		  rpm = GetRotationSpeed(); // RPM not speed
 800241c:	f7fe ff40 	bl	80012a0 <GetRotationSpeed>
 8002420:	f8c7 049c 	str.w	r0, [r7, #1180]	; 0x49c
		  if (rpm < 1){
 8002424:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8002428:	f8d7 049c 	ldr.w	r0, [r7, #1180]	; 0x49c
 800242c:	f7fe feb4 	bl	8001198 <__aeabi_fcmplt>
 8002430:	4603      	mov	r3, r0
 8002432:	2b00      	cmp	r3, #0
 8002434:	d003      	beq.n	800243e <main+0x576>
			  rpm = 0;
 8002436:	f04f 0300 	mov.w	r3, #0
 800243a:	f8c7 349c 	str.w	r3, [r7, #1180]	; 0x49c
		  }
		  sprintf(buf, "%0.2f RPM", rpm);
 800243e:	f8d7 049c 	ldr.w	r0, [r7, #1180]	; 0x49c
 8002442:	f7fe f85d 	bl	8000500 <__aeabi_f2d>
 8002446:	4602      	mov	r2, r0
 8002448:	460b      	mov	r3, r1
 800244a:	f107 0014 	add.w	r0, r7, #20
 800244e:	4984      	ldr	r1, [pc, #528]	; (8002660 <main+0x798>)
 8002450:	f00c fe70 	bl	800f134 <siprintf>
		  LCD_DrawString(90, 90, buf);
 8002454:	f107 0314 	add.w	r3, r7, #20
 8002458:	461a      	mov	r2, r3
 800245a:	215a      	movs	r1, #90	; 0x5a
 800245c:	205a      	movs	r0, #90	; 0x5a
 800245e:	f7ff f9ef 	bl	8001840 <LCD_DrawString>

		  rotSpeed = rpm * 0.737 * 3.14 / 60;
 8002462:	f8d7 049c 	ldr.w	r0, [r7, #1180]	; 0x49c
 8002466:	f7fe f84b 	bl	8000500 <__aeabi_f2d>
 800246a:	a373      	add	r3, pc, #460	; (adr r3, 8002638 <main+0x770>)
 800246c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002470:	f7fe f89e 	bl	80005b0 <__aeabi_dmul>
 8002474:	4602      	mov	r2, r0
 8002476:	460b      	mov	r3, r1
 8002478:	4610      	mov	r0, r2
 800247a:	4619      	mov	r1, r3
 800247c:	a370      	add	r3, pc, #448	; (adr r3, 8002640 <main+0x778>)
 800247e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002482:	f7fe f895 	bl	80005b0 <__aeabi_dmul>
 8002486:	4602      	mov	r2, r0
 8002488:	460b      	mov	r3, r1
 800248a:	4610      	mov	r0, r2
 800248c:	4619      	mov	r1, r3
 800248e:	f04f 0200 	mov.w	r2, #0
 8002492:	4b74      	ldr	r3, [pc, #464]	; (8002664 <main+0x79c>)
 8002494:	f7fe f9b6 	bl	8000804 <__aeabi_ddiv>
 8002498:	4602      	mov	r2, r0
 800249a:	460b      	mov	r3, r1
 800249c:	4610      	mov	r0, r2
 800249e:	4619      	mov	r1, r3
 80024a0:	f7fe fb7e 	bl	8000ba0 <__aeabi_d2f>
 80024a4:	4603      	mov	r3, r0
 80024a6:	f8c7 3484 	str.w	r3, [r7, #1156]	; 0x484
		  sprintf(buf, "%0.2f m/s", rotSpeed);
 80024aa:	f8d7 0484 	ldr.w	r0, [r7, #1156]	; 0x484
 80024ae:	f7fe f827 	bl	8000500 <__aeabi_f2d>
 80024b2:	4602      	mov	r2, r0
 80024b4:	460b      	mov	r3, r1
 80024b6:	f107 0014 	add.w	r0, r7, #20
 80024ba:	496b      	ldr	r1, [pc, #428]	; (8002668 <main+0x7a0>)
 80024bc:	f00c fe3a 	bl	800f134 <siprintf>
		  LCD_DrawString(90, 120, buf);
 80024c0:	f107 0314 	add.w	r3, r7, #20
 80024c4:	461a      	mov	r2, r3
 80024c6:	2178      	movs	r1, #120	; 0x78
 80024c8:	205a      	movs	r0, #90	; 0x5a
 80024ca:	f7ff f9b9 	bl	8001840 <LCD_DrawString>

		  if (tempSpeed > rotSpeed * 0.6){
 80024ce:	f8d7 0498 	ldr.w	r0, [r7, #1176]	; 0x498
 80024d2:	f7fe f815 	bl	8000500 <__aeabi_f2d>
 80024d6:	4604      	mov	r4, r0
 80024d8:	460d      	mov	r5, r1
 80024da:	f8d7 0484 	ldr.w	r0, [r7, #1156]	; 0x484
 80024de:	f7fe f80f 	bl	8000500 <__aeabi_f2d>
 80024e2:	a359      	add	r3, pc, #356	; (adr r3, 8002648 <main+0x780>)
 80024e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024e8:	f7fe f862 	bl	80005b0 <__aeabi_dmul>
 80024ec:	4602      	mov	r2, r0
 80024ee:	460b      	mov	r3, r1
 80024f0:	4620      	mov	r0, r4
 80024f2:	4629      	mov	r1, r5
 80024f4:	f7fe faec 	bl	8000ad0 <__aeabi_dcmpgt>
 80024f8:	4603      	mov	r3, r0
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d038      	beq.n	8002570 <main+0x6a8>
			  setTailligght(4, 255, 0, 0, 10);
 80024fe:	230a      	movs	r3, #10
 8002500:	9300      	str	r3, [sp, #0]
 8002502:	2300      	movs	r3, #0
 8002504:	2200      	movs	r2, #0
 8002506:	21ff      	movs	r1, #255	; 0xff
 8002508:	2004      	movs	r0, #4
 800250a:	f7ff fcc3 	bl	8001e94 <setTailligght>
			  setTailligght(5, 255, 0, 0, 10);
 800250e:	230a      	movs	r3, #10
 8002510:	9300      	str	r3, [sp, #0]
 8002512:	2300      	movs	r3, #0
 8002514:	2200      	movs	r2, #0
 8002516:	21ff      	movs	r1, #255	; 0xff
 8002518:	2005      	movs	r0, #5
 800251a:	f7ff fcbb 	bl	8001e94 <setTailligght>
			  setTailligght(6, 255, 0, 0, 10);
 800251e:	230a      	movs	r3, #10
 8002520:	9300      	str	r3, [sp, #0]
 8002522:	2300      	movs	r3, #0
 8002524:	2200      	movs	r2, #0
 8002526:	21ff      	movs	r1, #255	; 0xff
 8002528:	2006      	movs	r0, #6
 800252a:	f7ff fcb3 	bl	8001e94 <setTailligght>
			  setTailligght(7, 255, 0, 0, 10);
 800252e:	230a      	movs	r3, #10
 8002530:	9300      	str	r3, [sp, #0]
 8002532:	2300      	movs	r3, #0
 8002534:	2200      	movs	r2, #0
 8002536:	21ff      	movs	r1, #255	; 0xff
 8002538:	2007      	movs	r0, #7
 800253a:	f7ff fcab 	bl	8001e94 <setTailligght>
			  setTailligght(8, 255, 0, 0, 10);
 800253e:	230a      	movs	r3, #10
 8002540:	9300      	str	r3, [sp, #0]
 8002542:	2300      	movs	r3, #0
 8002544:	2200      	movs	r2, #0
 8002546:	21ff      	movs	r1, #255	; 0xff
 8002548:	2008      	movs	r0, #8
 800254a:	f7ff fca3 	bl	8001e94 <setTailligght>
			  setTailligght(9, 255, 0, 0, 10);
 800254e:	230a      	movs	r3, #10
 8002550:	9300      	str	r3, [sp, #0]
 8002552:	2300      	movs	r3, #0
 8002554:	2200      	movs	r2, #0
 8002556:	21ff      	movs	r1, #255	; 0xff
 8002558:	2009      	movs	r0, #9
 800255a:	f7ff fc9b 	bl	8001e94 <setTailligght>
			  setTailligght(10, 255, 0, 0, 10);
 800255e:	230a      	movs	r3, #10
 8002560:	9300      	str	r3, [sp, #0]
 8002562:	2300      	movs	r3, #0
 8002564:	2200      	movs	r2, #0
 8002566:	21ff      	movs	r1, #255	; 0xff
 8002568:	200a      	movs	r0, #10
 800256a:	f7ff fc93 	bl	8001e94 <setTailligght>
 800256e:	e037      	b.n	80025e0 <main+0x718>
		  }
		  else {
			  setTailligght(4, 0, 0, 0, 1);
 8002570:	2301      	movs	r3, #1
 8002572:	9300      	str	r3, [sp, #0]
 8002574:	2300      	movs	r3, #0
 8002576:	2200      	movs	r2, #0
 8002578:	2100      	movs	r1, #0
 800257a:	2004      	movs	r0, #4
 800257c:	f7ff fc8a 	bl	8001e94 <setTailligght>
			  setTailligght(5, 0, 0, 0, 1);
 8002580:	2301      	movs	r3, #1
 8002582:	9300      	str	r3, [sp, #0]
 8002584:	2300      	movs	r3, #0
 8002586:	2200      	movs	r2, #0
 8002588:	2100      	movs	r1, #0
 800258a:	2005      	movs	r0, #5
 800258c:	f7ff fc82 	bl	8001e94 <setTailligght>
			  setTailligght(6, 0, 0, 0, 1);
 8002590:	2301      	movs	r3, #1
 8002592:	9300      	str	r3, [sp, #0]
 8002594:	2300      	movs	r3, #0
 8002596:	2200      	movs	r2, #0
 8002598:	2100      	movs	r1, #0
 800259a:	2006      	movs	r0, #6
 800259c:	f7ff fc7a 	bl	8001e94 <setTailligght>
			  setTailligght(7, 0, 0, 0, 1);
 80025a0:	2301      	movs	r3, #1
 80025a2:	9300      	str	r3, [sp, #0]
 80025a4:	2300      	movs	r3, #0
 80025a6:	2200      	movs	r2, #0
 80025a8:	2100      	movs	r1, #0
 80025aa:	2007      	movs	r0, #7
 80025ac:	f7ff fc72 	bl	8001e94 <setTailligght>
			  setTailligght(8, 0, 0, 0, 1);
 80025b0:	2301      	movs	r3, #1
 80025b2:	9300      	str	r3, [sp, #0]
 80025b4:	2300      	movs	r3, #0
 80025b6:	2200      	movs	r2, #0
 80025b8:	2100      	movs	r1, #0
 80025ba:	2008      	movs	r0, #8
 80025bc:	f7ff fc6a 	bl	8001e94 <setTailligght>
			  setTailligght(9, 0, 0, 0, 1);
 80025c0:	2301      	movs	r3, #1
 80025c2:	9300      	str	r3, [sp, #0]
 80025c4:	2300      	movs	r3, #0
 80025c6:	2200      	movs	r2, #0
 80025c8:	2100      	movs	r1, #0
 80025ca:	2009      	movs	r0, #9
 80025cc:	f7ff fc62 	bl	8001e94 <setTailligght>
			  setTailligght(10, 0, 0, 0, 1);
 80025d0:	2301      	movs	r3, #1
 80025d2:	9300      	str	r3, [sp, #0]
 80025d4:	2300      	movs	r3, #0
 80025d6:	2200      	movs	r2, #0
 80025d8:	2100      	movs	r1, #0
 80025da:	200a      	movs	r0, #10
 80025dc:	f7ff fc5a 	bl	8001e94 <setTailligght>
		  }

		  tempSpeed = rotSpeed;
 80025e0:	f8d7 3484 	ldr.w	r3, [r7, #1156]	; 0x484
 80025e4:	f8c7 3498 	str.w	r3, [r7, #1176]	; 0x498

		  // Get Distance Sensor Data
		  VL53L1_WaitMeasurementDataReady( Dev );
 80025e8:	f8d7 048c 	ldr.w	r0, [r7, #1164]	; 0x48c
 80025ec:	f006 ffa0 	bl	8009530 <VL53L1_WaitMeasurementDataReady>

		  VL53L1_GetRangingMeasurementData( Dev, &RangingData );
 80025f0:	f507 6385 	add.w	r3, r7, #1064	; 0x428
 80025f4:	4619      	mov	r1, r3
 80025f6:	f8d7 048c 	ldr.w	r0, [r7, #1164]	; 0x48c
 80025fa:	f007 f953 	bl	80098a4 <VL53L1_GetRangingMeasurementData>


		  if(RangingData.RangeMilliMeter < 2000){
 80025fe:	f9b7 3440 	ldrsh.w	r3, [r7, #1088]	; 0x440
 8002602:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8002606:	da33      	bge.n	8002670 <main+0x7a8>
			  Rangecount++;
 8002608:	f8d7 3494 	ldr.w	r3, [r7, #1172]	; 0x494
 800260c:	3301      	adds	r3, #1
 800260e:	f8c7 3494 	str.w	r3, [r7, #1172]	; 0x494
			  if(Rangecount == 3){
 8002612:	f8d7 3494 	ldr.w	r3, [r7, #1172]	; 0x494
 8002616:	2b03      	cmp	r3, #3
 8002618:	d132      	bne.n	8002680 <main+0x7b8>
				  LCD_DrawString_Color (80, 200, "REAR ALERT!!", RED, BLACK );
 800261a:	2300      	movs	r3, #0
 800261c:	9300      	str	r3, [sp, #0]
 800261e:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8002622:	4a12      	ldr	r2, [pc, #72]	; (800266c <main+0x7a4>)
 8002624:	21c8      	movs	r1, #200	; 0xc8
 8002626:	2050      	movs	r0, #80	; 0x50
 8002628:	f7ff f9c8 	bl	80019bc <LCD_DrawString_Color>
				  Rangecount = 0;
 800262c:	2300      	movs	r3, #0
 800262e:	f8c7 3494 	str.w	r3, [r7, #1172]	; 0x494
 8002632:	e025      	b.n	8002680 <main+0x7b8>
 8002634:	f3af 8000 	nop.w
 8002638:	0624dd2f 	.word	0x0624dd2f
 800263c:	3fe79581 	.word	0x3fe79581
 8002640:	51eb851f 	.word	0x51eb851f
 8002644:	40091eb8 	.word	0x40091eb8
 8002648:	33333333 	.word	0x33333333
 800264c:	3fe33333 	.word	0x3fe33333
 8002650:	20000008 	.word	0x20000008
 8002654:	080116fc 	.word	0x080116fc
 8002658:	0801170c 	.word	0x0801170c
 800265c:	0801171c 	.word	0x0801171c
 8002660:	0801172c 	.word	0x0801172c
 8002664:	404e0000 	.word	0x404e0000
 8002668:	08011738 	.word	0x08011738
 800266c:	08011744 	.word	0x08011744
			  }
		  }
		  else if(RangingData.RangeMilliMeter > 2000){
 8002670:	f9b7 3440 	ldrsh.w	r3, [r7, #1088]	; 0x440
 8002674:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8002678:	dd02      	ble.n	8002680 <main+0x7b8>
			  Rangecount = 0;
 800267a:	2300      	movs	r3, #0
 800267c:	f8c7 3494 	str.w	r3, [r7, #1172]	; 0x494
		  }


		  VL53L1_ClearInterruptAndStartMeasurement( Dev );
 8002680:	f8d7 048c 	ldr.w	r0, [r7, #1164]	; 0x48c
 8002684:	f006 ff3e 	bl	8009504 <VL53L1_ClearInterruptAndStartMeasurement>
	  MPU6050_Read_Gyro(&hi2c2);
 8002688:	e560      	b.n	800214c <main+0x284>
 800268a:	bf00      	nop

0800268c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800268c:	b580      	push	{r7, lr}
 800268e:	b090      	sub	sp, #64	; 0x40
 8002690:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002692:	f107 0318 	add.w	r3, r7, #24
 8002696:	2228      	movs	r2, #40	; 0x28
 8002698:	2100      	movs	r1, #0
 800269a:	4618      	mov	r0, r3
 800269c:	f00c f8e2 	bl	800e864 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80026a0:	1d3b      	adds	r3, r7, #4
 80026a2:	2200      	movs	r2, #0
 80026a4:	601a      	str	r2, [r3, #0]
 80026a6:	605a      	str	r2, [r3, #4]
 80026a8:	609a      	str	r2, [r3, #8]
 80026aa:	60da      	str	r2, [r3, #12]
 80026ac:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80026ae:	2301      	movs	r3, #1
 80026b0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80026b2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80026b6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80026b8:	2300      	movs	r3, #0
 80026ba:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80026bc:	2301      	movs	r3, #1
 80026be:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80026c0:	2302      	movs	r3, #2
 80026c2:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80026c4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80026c8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80026ca:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80026ce:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80026d0:	f107 0318 	add.w	r3, r7, #24
 80026d4:	4618      	mov	r0, r3
 80026d6:	f004 f9ff 	bl	8006ad8 <HAL_RCC_OscConfig>
 80026da:	4603      	mov	r3, r0
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d001      	beq.n	80026e4 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80026e0:	f000 fb28 	bl	8002d34 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80026e4:	230f      	movs	r3, #15
 80026e6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80026e8:	2302      	movs	r3, #2
 80026ea:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80026ec:	2300      	movs	r3, #0
 80026ee:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80026f0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80026f4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80026f6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80026fa:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80026fc:	1d3b      	adds	r3, r7, #4
 80026fe:	2102      	movs	r1, #2
 8002700:	4618      	mov	r0, r3
 8002702:	f004 fc6b 	bl	8006fdc <HAL_RCC_ClockConfig>
 8002706:	4603      	mov	r3, r0
 8002708:	2b00      	cmp	r3, #0
 800270a:	d001      	beq.n	8002710 <SystemClock_Config+0x84>
  {
    Error_Handler();
 800270c:	f000 fb12 	bl	8002d34 <Error_Handler>
  }
}
 8002710:	bf00      	nop
 8002712:	3740      	adds	r7, #64	; 0x40
 8002714:	46bd      	mov	sp, r7
 8002716:	bd80      	pop	{r7, pc}

08002718 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800271c:	4b12      	ldr	r3, [pc, #72]	; (8002768 <MX_I2C1_Init+0x50>)
 800271e:	4a13      	ldr	r2, [pc, #76]	; (800276c <MX_I2C1_Init+0x54>)
 8002720:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8002722:	4b11      	ldr	r3, [pc, #68]	; (8002768 <MX_I2C1_Init+0x50>)
 8002724:	4a12      	ldr	r2, [pc, #72]	; (8002770 <MX_I2C1_Init+0x58>)
 8002726:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002728:	4b0f      	ldr	r3, [pc, #60]	; (8002768 <MX_I2C1_Init+0x50>)
 800272a:	2200      	movs	r2, #0
 800272c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800272e:	4b0e      	ldr	r3, [pc, #56]	; (8002768 <MX_I2C1_Init+0x50>)
 8002730:	2200      	movs	r2, #0
 8002732:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002734:	4b0c      	ldr	r3, [pc, #48]	; (8002768 <MX_I2C1_Init+0x50>)
 8002736:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800273a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800273c:	4b0a      	ldr	r3, [pc, #40]	; (8002768 <MX_I2C1_Init+0x50>)
 800273e:	2200      	movs	r2, #0
 8002740:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002742:	4b09      	ldr	r3, [pc, #36]	; (8002768 <MX_I2C1_Init+0x50>)
 8002744:	2200      	movs	r2, #0
 8002746:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002748:	4b07      	ldr	r3, [pc, #28]	; (8002768 <MX_I2C1_Init+0x50>)
 800274a:	2200      	movs	r2, #0
 800274c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800274e:	4b06      	ldr	r3, [pc, #24]	; (8002768 <MX_I2C1_Init+0x50>)
 8002750:	2200      	movs	r2, #0
 8002752:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002754:	4804      	ldr	r0, [pc, #16]	; (8002768 <MX_I2C1_Init+0x50>)
 8002756:	f002 fbe3 	bl	8004f20 <HAL_I2C_Init>
 800275a:	4603      	mov	r3, r0
 800275c:	2b00      	cmp	r3, #0
 800275e:	d001      	beq.n	8002764 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002760:	f000 fae8 	bl	8002d34 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002764:	bf00      	nop
 8002766:	bd80      	pop	{r7, pc}
 8002768:	20000394 	.word	0x20000394
 800276c:	40005400 	.word	0x40005400
 8002770:	000186a0 	.word	0x000186a0

08002774 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8002778:	4b12      	ldr	r3, [pc, #72]	; (80027c4 <MX_I2C2_Init+0x50>)
 800277a:	4a13      	ldr	r2, [pc, #76]	; (80027c8 <MX_I2C2_Init+0x54>)
 800277c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 800277e:	4b11      	ldr	r3, [pc, #68]	; (80027c4 <MX_I2C2_Init+0x50>)
 8002780:	4a12      	ldr	r2, [pc, #72]	; (80027cc <MX_I2C2_Init+0x58>)
 8002782:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002784:	4b0f      	ldr	r3, [pc, #60]	; (80027c4 <MX_I2C2_Init+0x50>)
 8002786:	2200      	movs	r2, #0
 8002788:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800278a:	4b0e      	ldr	r3, [pc, #56]	; (80027c4 <MX_I2C2_Init+0x50>)
 800278c:	2200      	movs	r2, #0
 800278e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002790:	4b0c      	ldr	r3, [pc, #48]	; (80027c4 <MX_I2C2_Init+0x50>)
 8002792:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002796:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002798:	4b0a      	ldr	r3, [pc, #40]	; (80027c4 <MX_I2C2_Init+0x50>)
 800279a:	2200      	movs	r2, #0
 800279c:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800279e:	4b09      	ldr	r3, [pc, #36]	; (80027c4 <MX_I2C2_Init+0x50>)
 80027a0:	2200      	movs	r2, #0
 80027a2:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80027a4:	4b07      	ldr	r3, [pc, #28]	; (80027c4 <MX_I2C2_Init+0x50>)
 80027a6:	2200      	movs	r2, #0
 80027a8:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80027aa:	4b06      	ldr	r3, [pc, #24]	; (80027c4 <MX_I2C2_Init+0x50>)
 80027ac:	2200      	movs	r2, #0
 80027ae:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80027b0:	4804      	ldr	r0, [pc, #16]	; (80027c4 <MX_I2C2_Init+0x50>)
 80027b2:	f002 fbb5 	bl	8004f20 <HAL_I2C_Init>
 80027b6:	4603      	mov	r3, r0
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d001      	beq.n	80027c0 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80027bc:	f000 faba 	bl	8002d34 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80027c0:	bf00      	nop
 80027c2:	bd80      	pop	{r7, pc}
 80027c4:	200003e8 	.word	0x200003e8
 80027c8:	40005800 	.word	0x40005800
 80027cc:	000186a0 	.word	0x000186a0

080027d0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b096      	sub	sp, #88	; 0x58
 80027d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80027d6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80027da:	2200      	movs	r2, #0
 80027dc:	601a      	str	r2, [r3, #0]
 80027de:	605a      	str	r2, [r3, #4]
 80027e0:	609a      	str	r2, [r3, #8]
 80027e2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80027e4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80027e8:	2200      	movs	r2, #0
 80027ea:	601a      	str	r2, [r3, #0]
 80027ec:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80027ee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80027f2:	2200      	movs	r2, #0
 80027f4:	601a      	str	r2, [r3, #0]
 80027f6:	605a      	str	r2, [r3, #4]
 80027f8:	609a      	str	r2, [r3, #8]
 80027fa:	60da      	str	r2, [r3, #12]
 80027fc:	611a      	str	r2, [r3, #16]
 80027fe:	615a      	str	r2, [r3, #20]
 8002800:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002802:	1d3b      	adds	r3, r7, #4
 8002804:	2220      	movs	r2, #32
 8002806:	2100      	movs	r1, #0
 8002808:	4618      	mov	r0, r3
 800280a:	f00c f82b 	bl	800e864 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800280e:	4b3e      	ldr	r3, [pc, #248]	; (8002908 <MX_TIM1_Init+0x138>)
 8002810:	4a3e      	ldr	r2, [pc, #248]	; (800290c <MX_TIM1_Init+0x13c>)
 8002812:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8002814:	4b3c      	ldr	r3, [pc, #240]	; (8002908 <MX_TIM1_Init+0x138>)
 8002816:	2200      	movs	r2, #0
 8002818:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800281a:	4b3b      	ldr	r3, [pc, #236]	; (8002908 <MX_TIM1_Init+0x138>)
 800281c:	2200      	movs	r2, #0
 800281e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 72-1;
 8002820:	4b39      	ldr	r3, [pc, #228]	; (8002908 <MX_TIM1_Init+0x138>)
 8002822:	2247      	movs	r2, #71	; 0x47
 8002824:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002826:	4b38      	ldr	r3, [pc, #224]	; (8002908 <MX_TIM1_Init+0x138>)
 8002828:	2200      	movs	r2, #0
 800282a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800282c:	4b36      	ldr	r3, [pc, #216]	; (8002908 <MX_TIM1_Init+0x138>)
 800282e:	2200      	movs	r2, #0
 8002830:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002832:	4b35      	ldr	r3, [pc, #212]	; (8002908 <MX_TIM1_Init+0x138>)
 8002834:	2200      	movs	r2, #0
 8002836:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002838:	4833      	ldr	r0, [pc, #204]	; (8002908 <MX_TIM1_Init+0x138>)
 800283a:	f004 fda0 	bl	800737e <HAL_TIM_Base_Init>
 800283e:	4603      	mov	r3, r0
 8002840:	2b00      	cmp	r3, #0
 8002842:	d001      	beq.n	8002848 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8002844:	f000 fa76 	bl	8002d34 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002848:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800284c:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800284e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002852:	4619      	mov	r1, r3
 8002854:	482c      	ldr	r0, [pc, #176]	; (8002908 <MX_TIM1_Init+0x138>)
 8002856:	f005 fadb 	bl	8007e10 <HAL_TIM_ConfigClockSource>
 800285a:	4603      	mov	r3, r0
 800285c:	2b00      	cmp	r3, #0
 800285e:	d001      	beq.n	8002864 <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 8002860:	f000 fa68 	bl	8002d34 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002864:	4828      	ldr	r0, [pc, #160]	; (8002908 <MX_TIM1_Init+0x138>)
 8002866:	f004 fe39 	bl	80074dc <HAL_TIM_PWM_Init>
 800286a:	4603      	mov	r3, r0
 800286c:	2b00      	cmp	r3, #0
 800286e:	d001      	beq.n	8002874 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8002870:	f000 fa60 	bl	8002d34 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002874:	2300      	movs	r3, #0
 8002876:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002878:	2300      	movs	r3, #0
 800287a:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800287c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002880:	4619      	mov	r1, r3
 8002882:	4821      	ldr	r0, [pc, #132]	; (8002908 <MX_TIM1_Init+0x138>)
 8002884:	f005 ff66 	bl	8008754 <HAL_TIMEx_MasterConfigSynchronization>
 8002888:	4603      	mov	r3, r0
 800288a:	2b00      	cmp	r3, #0
 800288c:	d001      	beq.n	8002892 <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 800288e:	f000 fa51 	bl	8002d34 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002892:	2360      	movs	r3, #96	; 0x60
 8002894:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8002896:	2300      	movs	r3, #0
 8002898:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800289a:	2300      	movs	r3, #0
 800289c:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800289e:	2300      	movs	r3, #0
 80028a0:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80028a2:	2300      	movs	r3, #0
 80028a4:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80028a6:	2300      	movs	r3, #0
 80028a8:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80028aa:	2300      	movs	r3, #0
 80028ac:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80028ae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80028b2:	2200      	movs	r2, #0
 80028b4:	4619      	mov	r1, r3
 80028b6:	4814      	ldr	r0, [pc, #80]	; (8002908 <MX_TIM1_Init+0x138>)
 80028b8:	f005 f9ec 	bl	8007c94 <HAL_TIM_PWM_ConfigChannel>
 80028bc:	4603      	mov	r3, r0
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d001      	beq.n	80028c6 <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 80028c2:	f000 fa37 	bl	8002d34 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80028c6:	2300      	movs	r3, #0
 80028c8:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80028ca:	2300      	movs	r3, #0
 80028cc:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80028ce:	2300      	movs	r3, #0
 80028d0:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80028d2:	2300      	movs	r3, #0
 80028d4:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80028d6:	2300      	movs	r3, #0
 80028d8:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80028da:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80028de:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80028e0:	2300      	movs	r3, #0
 80028e2:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80028e4:	1d3b      	adds	r3, r7, #4
 80028e6:	4619      	mov	r1, r3
 80028e8:	4807      	ldr	r0, [pc, #28]	; (8002908 <MX_TIM1_Init+0x138>)
 80028ea:	f005 ff9f 	bl	800882c <HAL_TIMEx_ConfigBreakDeadTime>
 80028ee:	4603      	mov	r3, r0
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d001      	beq.n	80028f8 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 80028f4:	f000 fa1e 	bl	8002d34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80028f8:	4803      	ldr	r0, [pc, #12]	; (8002908 <MX_TIM1_Init+0x138>)
 80028fa:	f000 fb69 	bl	8002fd0 <HAL_TIM_MspPostInit>

}
 80028fe:	bf00      	nop
 8002900:	3758      	adds	r7, #88	; 0x58
 8002902:	46bd      	mov	sp, r7
 8002904:	bd80      	pop	{r7, pc}
 8002906:	bf00      	nop
 8002908:	20000804 	.word	0x20000804
 800290c:	40012c00 	.word	0x40012c00

08002910 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	b08e      	sub	sp, #56	; 0x38
 8002914:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002916:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800291a:	2200      	movs	r2, #0
 800291c:	601a      	str	r2, [r3, #0]
 800291e:	605a      	str	r2, [r3, #4]
 8002920:	609a      	str	r2, [r3, #8]
 8002922:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002924:	f107 0320 	add.w	r3, r7, #32
 8002928:	2200      	movs	r2, #0
 800292a:	601a      	str	r2, [r3, #0]
 800292c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800292e:	1d3b      	adds	r3, r7, #4
 8002930:	2200      	movs	r2, #0
 8002932:	601a      	str	r2, [r3, #0]
 8002934:	605a      	str	r2, [r3, #4]
 8002936:	609a      	str	r2, [r3, #8]
 8002938:	60da      	str	r2, [r3, #12]
 800293a:	611a      	str	r2, [r3, #16]
 800293c:	615a      	str	r2, [r3, #20]
 800293e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002940:	4b2c      	ldr	r3, [pc, #176]	; (80029f4 <MX_TIM2_Init+0xe4>)
 8002942:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002946:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002948:	4b2a      	ldr	r3, [pc, #168]	; (80029f4 <MX_TIM2_Init+0xe4>)
 800294a:	2200      	movs	r2, #0
 800294c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800294e:	4b29      	ldr	r3, [pc, #164]	; (80029f4 <MX_TIM2_Init+0xe4>)
 8002950:	2200      	movs	r2, #0
 8002952:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 89;
 8002954:	4b27      	ldr	r3, [pc, #156]	; (80029f4 <MX_TIM2_Init+0xe4>)
 8002956:	2259      	movs	r2, #89	; 0x59
 8002958:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800295a:	4b26      	ldr	r3, [pc, #152]	; (80029f4 <MX_TIM2_Init+0xe4>)
 800295c:	2200      	movs	r2, #0
 800295e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002960:	4b24      	ldr	r3, [pc, #144]	; (80029f4 <MX_TIM2_Init+0xe4>)
 8002962:	2200      	movs	r2, #0
 8002964:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002966:	4823      	ldr	r0, [pc, #140]	; (80029f4 <MX_TIM2_Init+0xe4>)
 8002968:	f004 fd09 	bl	800737e <HAL_TIM_Base_Init>
 800296c:	4603      	mov	r3, r0
 800296e:	2b00      	cmp	r3, #0
 8002970:	d001      	beq.n	8002976 <MX_TIM2_Init+0x66>
  {
    Error_Handler();
 8002972:	f000 f9df 	bl	8002d34 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002976:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800297a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800297c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002980:	4619      	mov	r1, r3
 8002982:	481c      	ldr	r0, [pc, #112]	; (80029f4 <MX_TIM2_Init+0xe4>)
 8002984:	f005 fa44 	bl	8007e10 <HAL_TIM_ConfigClockSource>
 8002988:	4603      	mov	r3, r0
 800298a:	2b00      	cmp	r3, #0
 800298c:	d001      	beq.n	8002992 <MX_TIM2_Init+0x82>
  {
    Error_Handler();
 800298e:	f000 f9d1 	bl	8002d34 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002992:	4818      	ldr	r0, [pc, #96]	; (80029f4 <MX_TIM2_Init+0xe4>)
 8002994:	f004 fda2 	bl	80074dc <HAL_TIM_PWM_Init>
 8002998:	4603      	mov	r3, r0
 800299a:	2b00      	cmp	r3, #0
 800299c:	d001      	beq.n	80029a2 <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 800299e:	f000 f9c9 	bl	8002d34 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80029a2:	2300      	movs	r3, #0
 80029a4:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80029a6:	2300      	movs	r3, #0
 80029a8:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80029aa:	f107 0320 	add.w	r3, r7, #32
 80029ae:	4619      	mov	r1, r3
 80029b0:	4810      	ldr	r0, [pc, #64]	; (80029f4 <MX_TIM2_Init+0xe4>)
 80029b2:	f005 fecf 	bl	8008754 <HAL_TIMEx_MasterConfigSynchronization>
 80029b6:	4603      	mov	r3, r0
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d001      	beq.n	80029c0 <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 80029bc:	f000 f9ba 	bl	8002d34 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80029c0:	2360      	movs	r3, #96	; 0x60
 80029c2:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80029c4:	2300      	movs	r3, #0
 80029c6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80029c8:	2300      	movs	r3, #0
 80029ca:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 80029cc:	2304      	movs	r3, #4
 80029ce:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80029d0:	1d3b      	adds	r3, r7, #4
 80029d2:	220c      	movs	r2, #12
 80029d4:	4619      	mov	r1, r3
 80029d6:	4807      	ldr	r0, [pc, #28]	; (80029f4 <MX_TIM2_Init+0xe4>)
 80029d8:	f005 f95c 	bl	8007c94 <HAL_TIM_PWM_ConfigChannel>
 80029dc:	4603      	mov	r3, r0
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d001      	beq.n	80029e6 <MX_TIM2_Init+0xd6>
  {
    Error_Handler();
 80029e2:	f000 f9a7 	bl	8002d34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80029e6:	4803      	ldr	r0, [pc, #12]	; (80029f4 <MX_TIM2_Init+0xe4>)
 80029e8:	f000 faf2 	bl	8002fd0 <HAL_TIM_MspPostInit>

}
 80029ec:	bf00      	nop
 80029ee:	3738      	adds	r7, #56	; 0x38
 80029f0:	46bd      	mov	sp, r7
 80029f2:	bd80      	pop	{r7, pc}
 80029f4:	2000084c 	.word	0x2000084c

080029f8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80029f8:	b580      	push	{r7, lr}
 80029fa:	b086      	sub	sp, #24
 80029fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80029fe:	f107 0308 	add.w	r3, r7, #8
 8002a02:	2200      	movs	r2, #0
 8002a04:	601a      	str	r2, [r3, #0]
 8002a06:	605a      	str	r2, [r3, #4]
 8002a08:	609a      	str	r2, [r3, #8]
 8002a0a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002a0c:	463b      	mov	r3, r7
 8002a0e:	2200      	movs	r2, #0
 8002a10:	601a      	str	r2, [r3, #0]
 8002a12:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002a14:	4b1d      	ldr	r3, [pc, #116]	; (8002a8c <MX_TIM3_Init+0x94>)
 8002a16:	4a1e      	ldr	r2, [pc, #120]	; (8002a90 <MX_TIM3_Init+0x98>)
 8002a18:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 71;
 8002a1a:	4b1c      	ldr	r3, [pc, #112]	; (8002a8c <MX_TIM3_Init+0x94>)
 8002a1c:	2247      	movs	r2, #71	; 0x47
 8002a1e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a20:	4b1a      	ldr	r3, [pc, #104]	; (8002a8c <MX_TIM3_Init+0x94>)
 8002a22:	2200      	movs	r2, #0
 8002a24:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8002a26:	4b19      	ldr	r3, [pc, #100]	; (8002a8c <MX_TIM3_Init+0x94>)
 8002a28:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002a2c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002a2e:	4b17      	ldr	r3, [pc, #92]	; (8002a8c <MX_TIM3_Init+0x94>)
 8002a30:	2200      	movs	r2, #0
 8002a32:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002a34:	4b15      	ldr	r3, [pc, #84]	; (8002a8c <MX_TIM3_Init+0x94>)
 8002a36:	2280      	movs	r2, #128	; 0x80
 8002a38:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002a3a:	4814      	ldr	r0, [pc, #80]	; (8002a8c <MX_TIM3_Init+0x94>)
 8002a3c:	f004 fc9f 	bl	800737e <HAL_TIM_Base_Init>
 8002a40:	4603      	mov	r3, r0
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d001      	beq.n	8002a4a <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8002a46:	f000 f975 	bl	8002d34 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002a4a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002a4e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002a50:	f107 0308 	add.w	r3, r7, #8
 8002a54:	4619      	mov	r1, r3
 8002a56:	480d      	ldr	r0, [pc, #52]	; (8002a8c <MX_TIM3_Init+0x94>)
 8002a58:	f005 f9da 	bl	8007e10 <HAL_TIM_ConfigClockSource>
 8002a5c:	4603      	mov	r3, r0
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d001      	beq.n	8002a66 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8002a62:	f000 f967 	bl	8002d34 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002a66:	2300      	movs	r3, #0
 8002a68:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002a6e:	463b      	mov	r3, r7
 8002a70:	4619      	mov	r1, r3
 8002a72:	4806      	ldr	r0, [pc, #24]	; (8002a8c <MX_TIM3_Init+0x94>)
 8002a74:	f005 fe6e 	bl	8008754 <HAL_TIMEx_MasterConfigSynchronization>
 8002a78:	4603      	mov	r3, r0
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d001      	beq.n	8002a82 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8002a7e:	f000 f959 	bl	8002d34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002a82:	bf00      	nop
 8002a84:	3718      	adds	r7, #24
 8002a86:	46bd      	mov	sp, r7
 8002a88:	bd80      	pop	{r7, pc}
 8002a8a:	bf00      	nop
 8002a8c:	200002ac 	.word	0x200002ac
 8002a90:	40000400 	.word	0x40000400

08002a94 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	b082      	sub	sp, #8
 8002a98:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002a9a:	4b10      	ldr	r3, [pc, #64]	; (8002adc <MX_DMA_Init+0x48>)
 8002a9c:	695b      	ldr	r3, [r3, #20]
 8002a9e:	4a0f      	ldr	r2, [pc, #60]	; (8002adc <MX_DMA_Init+0x48>)
 8002aa0:	f043 0301 	orr.w	r3, r3, #1
 8002aa4:	6153      	str	r3, [r2, #20]
 8002aa6:	4b0d      	ldr	r3, [pc, #52]	; (8002adc <MX_DMA_Init+0x48>)
 8002aa8:	695b      	ldr	r3, [r3, #20]
 8002aaa:	f003 0301 	and.w	r3, r3, #1
 8002aae:	607b      	str	r3, [r7, #4]
 8002ab0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	2100      	movs	r1, #0
 8002ab6:	200c      	movs	r0, #12
 8002ab8:	f001 fbef 	bl	800429a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8002abc:	200c      	movs	r0, #12
 8002abe:	f001 fc08 	bl	80042d2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	2100      	movs	r1, #0
 8002ac6:	2011      	movs	r0, #17
 8002ac8:	f001 fbe7 	bl	800429a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8002acc:	2011      	movs	r0, #17
 8002ace:	f001 fc00 	bl	80042d2 <HAL_NVIC_EnableIRQ>

}
 8002ad2:	bf00      	nop
 8002ad4:	3708      	adds	r7, #8
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	bd80      	pop	{r7, pc}
 8002ada:	bf00      	nop
 8002adc:	40021000 	.word	0x40021000

08002ae0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b08a      	sub	sp, #40	; 0x28
 8002ae4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ae6:	f107 0318 	add.w	r3, r7, #24
 8002aea:	2200      	movs	r2, #0
 8002aec:	601a      	str	r2, [r3, #0]
 8002aee:	605a      	str	r2, [r3, #4]
 8002af0:	609a      	str	r2, [r3, #8]
 8002af2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002af4:	4b4c      	ldr	r3, [pc, #304]	; (8002c28 <MX_GPIO_Init+0x148>)
 8002af6:	699b      	ldr	r3, [r3, #24]
 8002af8:	4a4b      	ldr	r2, [pc, #300]	; (8002c28 <MX_GPIO_Init+0x148>)
 8002afa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002afe:	6193      	str	r3, [r2, #24]
 8002b00:	4b49      	ldr	r3, [pc, #292]	; (8002c28 <MX_GPIO_Init+0x148>)
 8002b02:	699b      	ldr	r3, [r3, #24]
 8002b04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b08:	617b      	str	r3, [r7, #20]
 8002b0a:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002b0c:	4b46      	ldr	r3, [pc, #280]	; (8002c28 <MX_GPIO_Init+0x148>)
 8002b0e:	699b      	ldr	r3, [r3, #24]
 8002b10:	4a45      	ldr	r2, [pc, #276]	; (8002c28 <MX_GPIO_Init+0x148>)
 8002b12:	f043 0310 	orr.w	r3, r3, #16
 8002b16:	6193      	str	r3, [r2, #24]
 8002b18:	4b43      	ldr	r3, [pc, #268]	; (8002c28 <MX_GPIO_Init+0x148>)
 8002b1a:	699b      	ldr	r3, [r3, #24]
 8002b1c:	f003 0310 	and.w	r3, r3, #16
 8002b20:	613b      	str	r3, [r7, #16]
 8002b22:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b24:	4b40      	ldr	r3, [pc, #256]	; (8002c28 <MX_GPIO_Init+0x148>)
 8002b26:	699b      	ldr	r3, [r3, #24]
 8002b28:	4a3f      	ldr	r2, [pc, #252]	; (8002c28 <MX_GPIO_Init+0x148>)
 8002b2a:	f043 0304 	orr.w	r3, r3, #4
 8002b2e:	6193      	str	r3, [r2, #24]
 8002b30:	4b3d      	ldr	r3, [pc, #244]	; (8002c28 <MX_GPIO_Init+0x148>)
 8002b32:	699b      	ldr	r3, [r3, #24]
 8002b34:	f003 0304 	and.w	r3, r3, #4
 8002b38:	60fb      	str	r3, [r7, #12]
 8002b3a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b3c:	4b3a      	ldr	r3, [pc, #232]	; (8002c28 <MX_GPIO_Init+0x148>)
 8002b3e:	699b      	ldr	r3, [r3, #24]
 8002b40:	4a39      	ldr	r2, [pc, #228]	; (8002c28 <MX_GPIO_Init+0x148>)
 8002b42:	f043 0308 	orr.w	r3, r3, #8
 8002b46:	6193      	str	r3, [r2, #24]
 8002b48:	4b37      	ldr	r3, [pc, #220]	; (8002c28 <MX_GPIO_Init+0x148>)
 8002b4a:	699b      	ldr	r3, [r3, #24]
 8002b4c:	f003 0308 	and.w	r3, r3, #8
 8002b50:	60bb      	str	r3, [r7, #8]
 8002b52:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002b54:	4b34      	ldr	r3, [pc, #208]	; (8002c28 <MX_GPIO_Init+0x148>)
 8002b56:	699b      	ldr	r3, [r3, #24]
 8002b58:	4a33      	ldr	r2, [pc, #204]	; (8002c28 <MX_GPIO_Init+0x148>)
 8002b5a:	f043 0320 	orr.w	r3, r3, #32
 8002b5e:	6193      	str	r3, [r2, #24]
 8002b60:	4b31      	ldr	r3, [pc, #196]	; (8002c28 <MX_GPIO_Init+0x148>)
 8002b62:	699b      	ldr	r3, [r3, #24]
 8002b64:	f003 0320 	and.w	r3, r3, #32
 8002b68:	607b      	str	r3, [r7, #4]
 8002b6a:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, XPT2046_SPI_MOSI_Pin|LCD_RST_Pin, GPIO_PIN_RESET);
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	2106      	movs	r1, #6
 8002b70:	482e      	ldr	r0, [pc, #184]	; (8002c2c <MX_GPIO_Init+0x14c>)
 8002b72:	f002 f9bc 	bl	8004eee <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LCD_BL_Pin|XPT2046_SPI_CS_Pin, GPIO_PIN_RESET);
 8002b76:	2200      	movs	r2, #0
 8002b78:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8002b7c:	482c      	ldr	r0, [pc, #176]	; (8002c30 <MX_GPIO_Init+0x150>)
 8002b7e:	f002 f9b6 	bl	8004eee <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(XSHUT_GPIO_Port, XSHUT_Pin, GPIO_PIN_RESET);
 8002b82:	2200      	movs	r2, #0
 8002b84:	2120      	movs	r1, #32
 8002b86:	482b      	ldr	r0, [pc, #172]	; (8002c34 <MX_GPIO_Init+0x154>)
 8002b88:	f002 f9b1 	bl	8004eee <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(XPT2046_SPI_CLK_GPIO_Port, XPT2046_SPI_CLK_Pin, GPIO_PIN_SET);
 8002b8c:	2201      	movs	r2, #1
 8002b8e:	2101      	movs	r1, #1
 8002b90:	4826      	ldr	r0, [pc, #152]	; (8002c2c <MX_GPIO_Init+0x14c>)
 8002b92:	f002 f9ac 	bl	8004eee <HAL_GPIO_WritePin>

  /*Configure GPIO pins : XPT2046_SPI_MOSI_Pin XPT2046_SPI_CLK_Pin LCD_RST_Pin */
  GPIO_InitStruct.Pin = XPT2046_SPI_MOSI_Pin|XPT2046_SPI_CLK_Pin|LCD_RST_Pin;
 8002b96:	2307      	movs	r3, #7
 8002b98:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b9a:	2301      	movs	r3, #1
 8002b9c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002ba2:	2303      	movs	r3, #3
 8002ba4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002ba6:	f107 0318 	add.w	r3, r7, #24
 8002baa:	4619      	mov	r1, r3
 8002bac:	481f      	ldr	r0, [pc, #124]	; (8002c2c <MX_GPIO_Init+0x14c>)
 8002bae:	f001 fff3 	bl	8004b98 <HAL_GPIO_Init>

  /*Configure GPIO pin : XPT2046_SPI_MISO_Pin */
  GPIO_InitStruct.Pin = XPT2046_SPI_MISO_Pin;
 8002bb2:	2308      	movs	r3, #8
 8002bb4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002bba:	2301      	movs	r3, #1
 8002bbc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(XPT2046_SPI_MISO_GPIO_Port, &GPIO_InitStruct);
 8002bbe:	f107 0318 	add.w	r3, r7, #24
 8002bc2:	4619      	mov	r1, r3
 8002bc4:	4819      	ldr	r0, [pc, #100]	; (8002c2c <MX_GPIO_Init+0x14c>)
 8002bc6:	f001 ffe7 	bl	8004b98 <HAL_GPIO_Init>

  /*Configure GPIO pin : A3144_Pin */
  GPIO_InitStruct.Pin = A3144_Pin;
 8002bca:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002bce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002bd0:	2300      	movs	r3, #0
 8002bd2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bd4:	2300      	movs	r3, #0
 8002bd6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(A3144_GPIO_Port, &GPIO_InitStruct);
 8002bd8:	f107 0318 	add.w	r3, r7, #24
 8002bdc:	4619      	mov	r1, r3
 8002bde:	4815      	ldr	r0, [pc, #84]	; (8002c34 <MX_GPIO_Init+0x154>)
 8002be0:	f001 ffda 	bl	8004b98 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_BL_Pin XPT2046_SPI_CS_Pin */
  GPIO_InitStruct.Pin = LCD_BL_Pin|XPT2046_SPI_CS_Pin;
 8002be4:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8002be8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002bea:	2301      	movs	r3, #1
 8002bec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bee:	2300      	movs	r3, #0
 8002bf0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002bf2:	2303      	movs	r3, #3
 8002bf4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002bf6:	f107 0318 	add.w	r3, r7, #24
 8002bfa:	4619      	mov	r1, r3
 8002bfc:	480c      	ldr	r0, [pc, #48]	; (8002c30 <MX_GPIO_Init+0x150>)
 8002bfe:	f001 ffcb 	bl	8004b98 <HAL_GPIO_Init>

  /*Configure GPIO pin : XSHUT_Pin */
  GPIO_InitStruct.Pin = XSHUT_Pin;
 8002c02:	2320      	movs	r3, #32
 8002c04:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c06:	2301      	movs	r3, #1
 8002c08:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c0e:	2302      	movs	r3, #2
 8002c10:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(XSHUT_GPIO_Port, &GPIO_InitStruct);
 8002c12:	f107 0318 	add.w	r3, r7, #24
 8002c16:	4619      	mov	r1, r3
 8002c18:	4806      	ldr	r0, [pc, #24]	; (8002c34 <MX_GPIO_Init+0x154>)
 8002c1a:	f001 ffbd 	bl	8004b98 <HAL_GPIO_Init>

}
 8002c1e:	bf00      	nop
 8002c20:	3728      	adds	r7, #40	; 0x28
 8002c22:	46bd      	mov	sp, r7
 8002c24:	bd80      	pop	{r7, pc}
 8002c26:	bf00      	nop
 8002c28:	40021000 	.word	0x40021000
 8002c2c:	40011800 	.word	0x40011800
 8002c30:	40011400 	.word	0x40011400
 8002c34:	40010c00 	.word	0x40010c00

08002c38 <MX_FSMC_Init>:

/* FSMC initialization function */
static void MX_FSMC_Init(void)
{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	b08e      	sub	sp, #56	; 0x38
 8002c3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 8002c3e:	f107 031c 	add.w	r3, r7, #28
 8002c42:	2200      	movs	r2, #0
 8002c44:	601a      	str	r2, [r3, #0]
 8002c46:	605a      	str	r2, [r3, #4]
 8002c48:	609a      	str	r2, [r3, #8]
 8002c4a:	60da      	str	r2, [r3, #12]
 8002c4c:	611a      	str	r2, [r3, #16]
 8002c4e:	615a      	str	r2, [r3, #20]
 8002c50:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 8002c52:	463b      	mov	r3, r7
 8002c54:	2200      	movs	r2, #0
 8002c56:	601a      	str	r2, [r3, #0]
 8002c58:	605a      	str	r2, [r3, #4]
 8002c5a:	609a      	str	r2, [r3, #8]
 8002c5c:	60da      	str	r2, [r3, #12]
 8002c5e:	611a      	str	r2, [r3, #16]
 8002c60:	615a      	str	r2, [r3, #20]
 8002c62:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 8002c64:	4b30      	ldr	r3, [pc, #192]	; (8002d28 <MX_FSMC_Init+0xf0>)
 8002c66:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8002c6a:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8002c6c:	4b2e      	ldr	r3, [pc, #184]	; (8002d28 <MX_FSMC_Init+0xf0>)
 8002c6e:	4a2f      	ldr	r2, [pc, #188]	; (8002d2c <MX_FSMC_Init+0xf4>)
 8002c70:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 8002c72:	4b2d      	ldr	r3, [pc, #180]	; (8002d28 <MX_FSMC_Init+0xf0>)
 8002c74:	2200      	movs	r2, #0
 8002c76:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8002c78:	4b2b      	ldr	r3, [pc, #172]	; (8002d28 <MX_FSMC_Init+0xf0>)
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 8002c7e:	4b2a      	ldr	r3, [pc, #168]	; (8002d28 <MX_FSMC_Init+0xf0>)
 8002c80:	2200      	movs	r2, #0
 8002c82:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8002c84:	4b28      	ldr	r3, [pc, #160]	; (8002d28 <MX_FSMC_Init+0xf0>)
 8002c86:	2210      	movs	r2, #16
 8002c88:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 8002c8a:	4b27      	ldr	r3, [pc, #156]	; (8002d28 <MX_FSMC_Init+0xf0>)
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8002c90:	4b25      	ldr	r3, [pc, #148]	; (8002d28 <MX_FSMC_Init+0xf0>)
 8002c92:	2200      	movs	r2, #0
 8002c94:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 8002c96:	4b24      	ldr	r3, [pc, #144]	; (8002d28 <MX_FSMC_Init+0xf0>)
 8002c98:	2200      	movs	r2, #0
 8002c9a:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8002c9c:	4b22      	ldr	r3, [pc, #136]	; (8002d28 <MX_FSMC_Init+0xf0>)
 8002c9e:	2200      	movs	r2, #0
 8002ca0:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 8002ca2:	4b21      	ldr	r3, [pc, #132]	; (8002d28 <MX_FSMC_Init+0xf0>)
 8002ca4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002ca8:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 8002caa:	4b1f      	ldr	r3, [pc, #124]	; (8002d28 <MX_FSMC_Init+0xf0>)
 8002cac:	2200      	movs	r2, #0
 8002cae:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 8002cb0:	4b1d      	ldr	r3, [pc, #116]	; (8002d28 <MX_FSMC_Init+0xf0>)
 8002cb2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002cb6:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8002cb8:	4b1b      	ldr	r3, [pc, #108]	; (8002d28 <MX_FSMC_Init+0xf0>)
 8002cba:	2200      	movs	r2, #0
 8002cbc:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 8002cbe:	4b1a      	ldr	r3, [pc, #104]	; (8002d28 <MX_FSMC_Init+0xf0>)
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	639a      	str	r2, [r3, #56]	; 0x38
  /* Timing */
  Timing.AddressSetupTime = 0;
 8002cc4:	2300      	movs	r3, #0
 8002cc6:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 8002cc8:	230f      	movs	r3, #15
 8002cca:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 26;
 8002ccc:	231a      	movs	r3, #26
 8002cce:	627b      	str	r3, [r7, #36]	; 0x24
  Timing.BusTurnAroundDuration = 0;
 8002cd0:	2300      	movs	r3, #0
 8002cd2:	62bb      	str	r3, [r7, #40]	; 0x28
  Timing.CLKDivision = 16;
 8002cd4:	2310      	movs	r3, #16
 8002cd6:	62fb      	str	r3, [r7, #44]	; 0x2c
  Timing.DataLatency = 17;
 8002cd8:	2311      	movs	r3, #17
 8002cda:	633b      	str	r3, [r7, #48]	; 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8002cdc:	2300      	movs	r3, #0
 8002cde:	637b      	str	r3, [r7, #52]	; 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 0;
 8002ce0:	2300      	movs	r3, #0
 8002ce2:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 8002ce4:	230f      	movs	r3, #15
 8002ce6:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 1;
 8002ce8:	2301      	movs	r3, #1
 8002cea:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 0;
 8002cec:	2300      	movs	r3, #0
 8002cee:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 8002cf0:	2310      	movs	r3, #16
 8002cf2:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 8002cf4:	2311      	movs	r3, #17
 8002cf6:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 8002cf8:	2300      	movs	r3, #0
 8002cfa:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
 8002cfc:	463a      	mov	r2, r7
 8002cfe:	f107 031c 	add.w	r3, r7, #28
 8002d02:	4619      	mov	r1, r3
 8002d04:	4808      	ldr	r0, [pc, #32]	; (8002d28 <MX_FSMC_Init+0xf0>)
 8002d06:	f004 faed 	bl	80072e4 <HAL_SRAM_Init>
 8002d0a:	4603      	mov	r3, r0
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d001      	beq.n	8002d14 <MX_FSMC_Init+0xdc>
  {
    Error_Handler( );
 8002d10:	f000 f810 	bl	8002d34 <Error_Handler>
  }

  /** Disconnect NADV
  */

  __HAL_AFIO_FSMCNADV_DISCONNECTED();
 8002d14:	4b06      	ldr	r3, [pc, #24]	; (8002d30 <MX_FSMC_Init+0xf8>)
 8002d16:	69db      	ldr	r3, [r3, #28]
 8002d18:	4a05      	ldr	r2, [pc, #20]	; (8002d30 <MX_FSMC_Init+0xf8>)
 8002d1a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002d1e:	61d3      	str	r3, [r2, #28]

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 8002d20:	bf00      	nop
 8002d22:	3738      	adds	r7, #56	; 0x38
 8002d24:	46bd      	mov	sp, r7
 8002d26:	bd80      	pop	{r7, pc}
 8002d28:	200004b8 	.word	0x200004b8
 8002d2c:	a0000104 	.word	0xa0000104
 8002d30:	40010000 	.word	0x40010000

08002d34 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002d34:	b480      	push	{r7}
 8002d36:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002d38:	b672      	cpsid	i
}
 8002d3a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002d3c:	e7fe      	b.n	8002d3c <Error_Handler+0x8>
	...

08002d40 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002d40:	b480      	push	{r7}
 8002d42:	b085      	sub	sp, #20
 8002d44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002d46:	4b15      	ldr	r3, [pc, #84]	; (8002d9c <HAL_MspInit+0x5c>)
 8002d48:	699b      	ldr	r3, [r3, #24]
 8002d4a:	4a14      	ldr	r2, [pc, #80]	; (8002d9c <HAL_MspInit+0x5c>)
 8002d4c:	f043 0301 	orr.w	r3, r3, #1
 8002d50:	6193      	str	r3, [r2, #24]
 8002d52:	4b12      	ldr	r3, [pc, #72]	; (8002d9c <HAL_MspInit+0x5c>)
 8002d54:	699b      	ldr	r3, [r3, #24]
 8002d56:	f003 0301 	and.w	r3, r3, #1
 8002d5a:	60bb      	str	r3, [r7, #8]
 8002d5c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002d5e:	4b0f      	ldr	r3, [pc, #60]	; (8002d9c <HAL_MspInit+0x5c>)
 8002d60:	69db      	ldr	r3, [r3, #28]
 8002d62:	4a0e      	ldr	r2, [pc, #56]	; (8002d9c <HAL_MspInit+0x5c>)
 8002d64:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d68:	61d3      	str	r3, [r2, #28]
 8002d6a:	4b0c      	ldr	r3, [pc, #48]	; (8002d9c <HAL_MspInit+0x5c>)
 8002d6c:	69db      	ldr	r3, [r3, #28]
 8002d6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d72:	607b      	str	r3, [r7, #4]
 8002d74:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002d76:	4b0a      	ldr	r3, [pc, #40]	; (8002da0 <HAL_MspInit+0x60>)
 8002d78:	685b      	ldr	r3, [r3, #4]
 8002d7a:	60fb      	str	r3, [r7, #12]
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002d82:	60fb      	str	r3, [r7, #12]
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002d8a:	60fb      	str	r3, [r7, #12]
 8002d8c:	4a04      	ldr	r2, [pc, #16]	; (8002da0 <HAL_MspInit+0x60>)
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002d92:	bf00      	nop
 8002d94:	3714      	adds	r7, #20
 8002d96:	46bd      	mov	sp, r7
 8002d98:	bc80      	pop	{r7}
 8002d9a:	4770      	bx	lr
 8002d9c:	40021000 	.word	0x40021000
 8002da0:	40010000 	.word	0x40010000

08002da4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002da4:	b580      	push	{r7, lr}
 8002da6:	b08a      	sub	sp, #40	; 0x28
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002dac:	f107 0318 	add.w	r3, r7, #24
 8002db0:	2200      	movs	r2, #0
 8002db2:	601a      	str	r2, [r3, #0]
 8002db4:	605a      	str	r2, [r3, #4]
 8002db6:	609a      	str	r2, [r3, #8]
 8002db8:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	4a2b      	ldr	r2, [pc, #172]	; (8002e6c <HAL_I2C_MspInit+0xc8>)
 8002dc0:	4293      	cmp	r3, r2
 8002dc2:	d124      	bne.n	8002e0e <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002dc4:	4b2a      	ldr	r3, [pc, #168]	; (8002e70 <HAL_I2C_MspInit+0xcc>)
 8002dc6:	699b      	ldr	r3, [r3, #24]
 8002dc8:	4a29      	ldr	r2, [pc, #164]	; (8002e70 <HAL_I2C_MspInit+0xcc>)
 8002dca:	f043 0308 	orr.w	r3, r3, #8
 8002dce:	6193      	str	r3, [r2, #24]
 8002dd0:	4b27      	ldr	r3, [pc, #156]	; (8002e70 <HAL_I2C_MspInit+0xcc>)
 8002dd2:	699b      	ldr	r3, [r3, #24]
 8002dd4:	f003 0308 	and.w	r3, r3, #8
 8002dd8:	617b      	str	r3, [r7, #20]
 8002dda:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002ddc:	23c0      	movs	r3, #192	; 0xc0
 8002dde:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002de0:	2312      	movs	r3, #18
 8002de2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002de4:	2303      	movs	r3, #3
 8002de6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002de8:	f107 0318 	add.w	r3, r7, #24
 8002dec:	4619      	mov	r1, r3
 8002dee:	4821      	ldr	r0, [pc, #132]	; (8002e74 <HAL_I2C_MspInit+0xd0>)
 8002df0:	f001 fed2 	bl	8004b98 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002df4:	4b1e      	ldr	r3, [pc, #120]	; (8002e70 <HAL_I2C_MspInit+0xcc>)
 8002df6:	69db      	ldr	r3, [r3, #28]
 8002df8:	4a1d      	ldr	r2, [pc, #116]	; (8002e70 <HAL_I2C_MspInit+0xcc>)
 8002dfa:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002dfe:	61d3      	str	r3, [r2, #28]
 8002e00:	4b1b      	ldr	r3, [pc, #108]	; (8002e70 <HAL_I2C_MspInit+0xcc>)
 8002e02:	69db      	ldr	r3, [r3, #28]
 8002e04:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002e08:	613b      	str	r3, [r7, #16]
 8002e0a:	693b      	ldr	r3, [r7, #16]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8002e0c:	e029      	b.n	8002e62 <HAL_I2C_MspInit+0xbe>
  else if(hi2c->Instance==I2C2)
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	4a19      	ldr	r2, [pc, #100]	; (8002e78 <HAL_I2C_MspInit+0xd4>)
 8002e14:	4293      	cmp	r3, r2
 8002e16:	d124      	bne.n	8002e62 <HAL_I2C_MspInit+0xbe>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e18:	4b15      	ldr	r3, [pc, #84]	; (8002e70 <HAL_I2C_MspInit+0xcc>)
 8002e1a:	699b      	ldr	r3, [r3, #24]
 8002e1c:	4a14      	ldr	r2, [pc, #80]	; (8002e70 <HAL_I2C_MspInit+0xcc>)
 8002e1e:	f043 0308 	orr.w	r3, r3, #8
 8002e22:	6193      	str	r3, [r2, #24]
 8002e24:	4b12      	ldr	r3, [pc, #72]	; (8002e70 <HAL_I2C_MspInit+0xcc>)
 8002e26:	699b      	ldr	r3, [r3, #24]
 8002e28:	f003 0308 	and.w	r3, r3, #8
 8002e2c:	60fb      	str	r3, [r7, #12]
 8002e2e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = MPU_SCL_Pin|MPU_SDA_Pin;
 8002e30:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002e34:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002e36:	2312      	movs	r3, #18
 8002e38:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002e3a:	2303      	movs	r3, #3
 8002e3c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e3e:	f107 0318 	add.w	r3, r7, #24
 8002e42:	4619      	mov	r1, r3
 8002e44:	480b      	ldr	r0, [pc, #44]	; (8002e74 <HAL_I2C_MspInit+0xd0>)
 8002e46:	f001 fea7 	bl	8004b98 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002e4a:	4b09      	ldr	r3, [pc, #36]	; (8002e70 <HAL_I2C_MspInit+0xcc>)
 8002e4c:	69db      	ldr	r3, [r3, #28]
 8002e4e:	4a08      	ldr	r2, [pc, #32]	; (8002e70 <HAL_I2C_MspInit+0xcc>)
 8002e50:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002e54:	61d3      	str	r3, [r2, #28]
 8002e56:	4b06      	ldr	r3, [pc, #24]	; (8002e70 <HAL_I2C_MspInit+0xcc>)
 8002e58:	69db      	ldr	r3, [r3, #28]
 8002e5a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002e5e:	60bb      	str	r3, [r7, #8]
 8002e60:	68bb      	ldr	r3, [r7, #8]
}
 8002e62:	bf00      	nop
 8002e64:	3728      	adds	r7, #40	; 0x28
 8002e66:	46bd      	mov	sp, r7
 8002e68:	bd80      	pop	{r7, pc}
 8002e6a:	bf00      	nop
 8002e6c:	40005400 	.word	0x40005400
 8002e70:	40021000 	.word	0x40021000
 8002e74:	40010c00 	.word	0x40010c00
 8002e78:	40005800 	.word	0x40005800

08002e7c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	b086      	sub	sp, #24
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	4a4a      	ldr	r2, [pc, #296]	; (8002fb4 <HAL_TIM_Base_MspInit+0x138>)
 8002e8a:	4293      	cmp	r3, r2
 8002e8c:	d134      	bne.n	8002ef8 <HAL_TIM_Base_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002e8e:	4b4a      	ldr	r3, [pc, #296]	; (8002fb8 <HAL_TIM_Base_MspInit+0x13c>)
 8002e90:	699b      	ldr	r3, [r3, #24]
 8002e92:	4a49      	ldr	r2, [pc, #292]	; (8002fb8 <HAL_TIM_Base_MspInit+0x13c>)
 8002e94:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002e98:	6193      	str	r3, [r2, #24]
 8002e9a:	4b47      	ldr	r3, [pc, #284]	; (8002fb8 <HAL_TIM_Base_MspInit+0x13c>)
 8002e9c:	699b      	ldr	r3, [r3, #24]
 8002e9e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002ea2:	617b      	str	r3, [r7, #20]
 8002ea4:	697b      	ldr	r3, [r7, #20]

    /* TIM1 DMA Init */
    /* TIM1_CH1 Init */
    hdma_tim1_ch1.Instance = DMA1_Channel2;
 8002ea6:	4b45      	ldr	r3, [pc, #276]	; (8002fbc <HAL_TIM_Base_MspInit+0x140>)
 8002ea8:	4a45      	ldr	r2, [pc, #276]	; (8002fc0 <HAL_TIM_Base_MspInit+0x144>)
 8002eaa:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002eac:	4b43      	ldr	r3, [pc, #268]	; (8002fbc <HAL_TIM_Base_MspInit+0x140>)
 8002eae:	2210      	movs	r2, #16
 8002eb0:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002eb2:	4b42      	ldr	r3, [pc, #264]	; (8002fbc <HAL_TIM_Base_MspInit+0x140>)
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8002eb8:	4b40      	ldr	r3, [pc, #256]	; (8002fbc <HAL_TIM_Base_MspInit+0x140>)
 8002eba:	2280      	movs	r2, #128	; 0x80
 8002ebc:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002ebe:	4b3f      	ldr	r3, [pc, #252]	; (8002fbc <HAL_TIM_Base_MspInit+0x140>)
 8002ec0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002ec4:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002ec6:	4b3d      	ldr	r3, [pc, #244]	; (8002fbc <HAL_TIM_Base_MspInit+0x140>)
 8002ec8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002ecc:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch1.Init.Mode = DMA_NORMAL;
 8002ece:	4b3b      	ldr	r3, [pc, #236]	; (8002fbc <HAL_TIM_Base_MspInit+0x140>)
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8002ed4:	4b39      	ldr	r3, [pc, #228]	; (8002fbc <HAL_TIM_Base_MspInit+0x140>)
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 8002eda:	4838      	ldr	r0, [pc, #224]	; (8002fbc <HAL_TIM_Base_MspInit+0x140>)
 8002edc:	f001 fa14 	bl	8004308 <HAL_DMA_Init>
 8002ee0:	4603      	mov	r3, r0
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d001      	beq.n	8002eea <HAL_TIM_Base_MspInit+0x6e>
    {
      Error_Handler();
 8002ee6:	f7ff ff25 	bl	8002d34 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim1_ch1);
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	4a33      	ldr	r2, [pc, #204]	; (8002fbc <HAL_TIM_Base_MspInit+0x140>)
 8002eee:	625a      	str	r2, [r3, #36]	; 0x24
 8002ef0:	4a32      	ldr	r2, [pc, #200]	; (8002fbc <HAL_TIM_Base_MspInit+0x140>)
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002ef6:	e058      	b.n	8002faa <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM2)
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f00:	d13a      	bne.n	8002f78 <HAL_TIM_Base_MspInit+0xfc>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002f02:	4b2d      	ldr	r3, [pc, #180]	; (8002fb8 <HAL_TIM_Base_MspInit+0x13c>)
 8002f04:	69db      	ldr	r3, [r3, #28]
 8002f06:	4a2c      	ldr	r2, [pc, #176]	; (8002fb8 <HAL_TIM_Base_MspInit+0x13c>)
 8002f08:	f043 0301 	orr.w	r3, r3, #1
 8002f0c:	61d3      	str	r3, [r2, #28]
 8002f0e:	4b2a      	ldr	r3, [pc, #168]	; (8002fb8 <HAL_TIM_Base_MspInit+0x13c>)
 8002f10:	69db      	ldr	r3, [r3, #28]
 8002f12:	f003 0301 	and.w	r3, r3, #1
 8002f16:	613b      	str	r3, [r7, #16]
 8002f18:	693b      	ldr	r3, [r7, #16]
    hdma_tim2_ch2_ch4.Instance = DMA1_Channel7;
 8002f1a:	4b2a      	ldr	r3, [pc, #168]	; (8002fc4 <HAL_TIM_Base_MspInit+0x148>)
 8002f1c:	4a2a      	ldr	r2, [pc, #168]	; (8002fc8 <HAL_TIM_Base_MspInit+0x14c>)
 8002f1e:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch2_ch4.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002f20:	4b28      	ldr	r3, [pc, #160]	; (8002fc4 <HAL_TIM_Base_MspInit+0x148>)
 8002f22:	2210      	movs	r2, #16
 8002f24:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch2_ch4.Init.PeriphInc = DMA_PINC_DISABLE;
 8002f26:	4b27      	ldr	r3, [pc, #156]	; (8002fc4 <HAL_TIM_Base_MspInit+0x148>)
 8002f28:	2200      	movs	r2, #0
 8002f2a:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch2_ch4.Init.MemInc = DMA_MINC_ENABLE;
 8002f2c:	4b25      	ldr	r3, [pc, #148]	; (8002fc4 <HAL_TIM_Base_MspInit+0x148>)
 8002f2e:	2280      	movs	r2, #128	; 0x80
 8002f30:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch2_ch4.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002f32:	4b24      	ldr	r3, [pc, #144]	; (8002fc4 <HAL_TIM_Base_MspInit+0x148>)
 8002f34:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002f38:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch2_ch4.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002f3a:	4b22      	ldr	r3, [pc, #136]	; (8002fc4 <HAL_TIM_Base_MspInit+0x148>)
 8002f3c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002f40:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch2_ch4.Init.Mode = DMA_NORMAL;
 8002f42:	4b20      	ldr	r3, [pc, #128]	; (8002fc4 <HAL_TIM_Base_MspInit+0x148>)
 8002f44:	2200      	movs	r2, #0
 8002f46:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch2_ch4.Init.Priority = DMA_PRIORITY_LOW;
 8002f48:	4b1e      	ldr	r3, [pc, #120]	; (8002fc4 <HAL_TIM_Base_MspInit+0x148>)
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_tim2_ch2_ch4) != HAL_OK)
 8002f4e:	481d      	ldr	r0, [pc, #116]	; (8002fc4 <HAL_TIM_Base_MspInit+0x148>)
 8002f50:	f001 f9da 	bl	8004308 <HAL_DMA_Init>
 8002f54:	4603      	mov	r3, r0
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d001      	beq.n	8002f5e <HAL_TIM_Base_MspInit+0xe2>
      Error_Handler();
 8002f5a:	f7ff feeb 	bl	8002d34 <Error_Handler>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC2],hdma_tim2_ch2_ch4);
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	4a18      	ldr	r2, [pc, #96]	; (8002fc4 <HAL_TIM_Base_MspInit+0x148>)
 8002f62:	629a      	str	r2, [r3, #40]	; 0x28
 8002f64:	4a17      	ldr	r2, [pc, #92]	; (8002fc4 <HAL_TIM_Base_MspInit+0x148>)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	6253      	str	r3, [r2, #36]	; 0x24
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC4],hdma_tim2_ch2_ch4);
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	4a15      	ldr	r2, [pc, #84]	; (8002fc4 <HAL_TIM_Base_MspInit+0x148>)
 8002f6e:	631a      	str	r2, [r3, #48]	; 0x30
 8002f70:	4a14      	ldr	r2, [pc, #80]	; (8002fc4 <HAL_TIM_Base_MspInit+0x148>)
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	6253      	str	r3, [r2, #36]	; 0x24
}
 8002f76:	e018      	b.n	8002faa <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM3)
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	4a13      	ldr	r2, [pc, #76]	; (8002fcc <HAL_TIM_Base_MspInit+0x150>)
 8002f7e:	4293      	cmp	r3, r2
 8002f80:	d113      	bne.n	8002faa <HAL_TIM_Base_MspInit+0x12e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002f82:	4b0d      	ldr	r3, [pc, #52]	; (8002fb8 <HAL_TIM_Base_MspInit+0x13c>)
 8002f84:	69db      	ldr	r3, [r3, #28]
 8002f86:	4a0c      	ldr	r2, [pc, #48]	; (8002fb8 <HAL_TIM_Base_MspInit+0x13c>)
 8002f88:	f043 0302 	orr.w	r3, r3, #2
 8002f8c:	61d3      	str	r3, [r2, #28]
 8002f8e:	4b0a      	ldr	r3, [pc, #40]	; (8002fb8 <HAL_TIM_Base_MspInit+0x13c>)
 8002f90:	69db      	ldr	r3, [r3, #28]
 8002f92:	f003 0302 	and.w	r3, r3, #2
 8002f96:	60fb      	str	r3, [r7, #12]
 8002f98:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	2100      	movs	r1, #0
 8002f9e:	201d      	movs	r0, #29
 8002fa0:	f001 f97b 	bl	800429a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002fa4:	201d      	movs	r0, #29
 8002fa6:	f001 f994 	bl	80042d2 <HAL_NVIC_EnableIRQ>
}
 8002faa:	bf00      	nop
 8002fac:	3718      	adds	r7, #24
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	bd80      	pop	{r7, pc}
 8002fb2:	bf00      	nop
 8002fb4:	40012c00 	.word	0x40012c00
 8002fb8:	40021000 	.word	0x40021000
 8002fbc:	20000318 	.word	0x20000318
 8002fc0:	4002001c 	.word	0x4002001c
 8002fc4:	20000474 	.word	0x20000474
 8002fc8:	40020080 	.word	0x40020080
 8002fcc:	40000400 	.word	0x40000400

08002fd0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	b088      	sub	sp, #32
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fd8:	f107 0310 	add.w	r3, r7, #16
 8002fdc:	2200      	movs	r2, #0
 8002fde:	601a      	str	r2, [r3, #0]
 8002fe0:	605a      	str	r2, [r3, #4]
 8002fe2:	609a      	str	r2, [r3, #8]
 8002fe4:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	4a1f      	ldr	r2, [pc, #124]	; (8003068 <HAL_TIM_MspPostInit+0x98>)
 8002fec:	4293      	cmp	r3, r2
 8002fee:	d119      	bne.n	8003024 <HAL_TIM_MspPostInit+0x54>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ff0:	4b1e      	ldr	r3, [pc, #120]	; (800306c <HAL_TIM_MspPostInit+0x9c>)
 8002ff2:	699b      	ldr	r3, [r3, #24]
 8002ff4:	4a1d      	ldr	r2, [pc, #116]	; (800306c <HAL_TIM_MspPostInit+0x9c>)
 8002ff6:	f043 0304 	orr.w	r3, r3, #4
 8002ffa:	6193      	str	r3, [r2, #24]
 8002ffc:	4b1b      	ldr	r3, [pc, #108]	; (800306c <HAL_TIM_MspPostInit+0x9c>)
 8002ffe:	699b      	ldr	r3, [r3, #24]
 8003000:	f003 0304 	and.w	r3, r3, #4
 8003004:	60fb      	str	r3, [r7, #12]
 8003006:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003008:	f44f 7380 	mov.w	r3, #256	; 0x100
 800300c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800300e:	2302      	movs	r3, #2
 8003010:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003012:	2302      	movs	r3, #2
 8003014:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003016:	f107 0310 	add.w	r3, r7, #16
 800301a:	4619      	mov	r1, r3
 800301c:	4814      	ldr	r0, [pc, #80]	; (8003070 <HAL_TIM_MspPostInit+0xa0>)
 800301e:	f001 fdbb 	bl	8004b98 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8003022:	e01c      	b.n	800305e <HAL_TIM_MspPostInit+0x8e>
  else if(htim->Instance==TIM2)
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800302c:	d117      	bne.n	800305e <HAL_TIM_MspPostInit+0x8e>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800302e:	4b0f      	ldr	r3, [pc, #60]	; (800306c <HAL_TIM_MspPostInit+0x9c>)
 8003030:	699b      	ldr	r3, [r3, #24]
 8003032:	4a0e      	ldr	r2, [pc, #56]	; (800306c <HAL_TIM_MspPostInit+0x9c>)
 8003034:	f043 0304 	orr.w	r3, r3, #4
 8003038:	6193      	str	r3, [r2, #24]
 800303a:	4b0c      	ldr	r3, [pc, #48]	; (800306c <HAL_TIM_MspPostInit+0x9c>)
 800303c:	699b      	ldr	r3, [r3, #24]
 800303e:	f003 0304 	and.w	r3, r3, #4
 8003042:	60bb      	str	r3, [r7, #8]
 8003044:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003046:	2308      	movs	r3, #8
 8003048:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800304a:	2302      	movs	r3, #2
 800304c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800304e:	2303      	movs	r3, #3
 8003050:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003052:	f107 0310 	add.w	r3, r7, #16
 8003056:	4619      	mov	r1, r3
 8003058:	4805      	ldr	r0, [pc, #20]	; (8003070 <HAL_TIM_MspPostInit+0xa0>)
 800305a:	f001 fd9d 	bl	8004b98 <HAL_GPIO_Init>
}
 800305e:	bf00      	nop
 8003060:	3720      	adds	r7, #32
 8003062:	46bd      	mov	sp, r7
 8003064:	bd80      	pop	{r7, pc}
 8003066:	bf00      	nop
 8003068:	40012c00 	.word	0x40012c00
 800306c:	40021000 	.word	0x40021000
 8003070:	40010800 	.word	0x40010800

08003074 <HAL_FSMC_MspInit>:

}

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8003074:	b580      	push	{r7, lr}
 8003076:	b086      	sub	sp, #24
 8003078:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 800307a:	f107 0308 	add.w	r3, r7, #8
 800307e:	2200      	movs	r2, #0
 8003080:	601a      	str	r2, [r3, #0]
 8003082:	605a      	str	r2, [r3, #4]
 8003084:	609a      	str	r2, [r3, #8]
 8003086:	60da      	str	r2, [r3, #12]
  if (FSMC_Initialized) {
 8003088:	4b18      	ldr	r3, [pc, #96]	; (80030ec <HAL_FSMC_MspInit+0x78>)
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	2b00      	cmp	r3, #0
 800308e:	d129      	bne.n	80030e4 <HAL_FSMC_MspInit+0x70>
    return;
  }
  FSMC_Initialized = 1;
 8003090:	4b16      	ldr	r3, [pc, #88]	; (80030ec <HAL_FSMC_MspInit+0x78>)
 8003092:	2201      	movs	r2, #1
 8003094:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8003096:	4b16      	ldr	r3, [pc, #88]	; (80030f0 <HAL_FSMC_MspInit+0x7c>)
 8003098:	695b      	ldr	r3, [r3, #20]
 800309a:	4a15      	ldr	r2, [pc, #84]	; (80030f0 <HAL_FSMC_MspInit+0x7c>)
 800309c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80030a0:	6153      	str	r3, [r2, #20]
 80030a2:	4b13      	ldr	r3, [pc, #76]	; (80030f0 <HAL_FSMC_MspInit+0x7c>)
 80030a4:	695b      	ldr	r3, [r3, #20]
 80030a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030aa:	607b      	str	r3, [r7, #4]
 80030ac:	687b      	ldr	r3, [r7, #4]
  PD1   ------> FSMC_D3
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 80030ae:	f64f 7380 	movw	r3, #65408	; 0xff80
 80030b2:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030b4:	2302      	movs	r3, #2
 80030b6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80030b8:	2303      	movs	r3, #3
 80030ba:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80030bc:	f107 0308 	add.w	r3, r7, #8
 80030c0:	4619      	mov	r1, r3
 80030c2:	480c      	ldr	r0, [pc, #48]	; (80030f4 <HAL_FSMC_MspInit+0x80>)
 80030c4:	f001 fd68 	bl	8004b98 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 80030c8:	f64c 73b3 	movw	r3, #53171	; 0xcfb3
 80030cc:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030ce:	2302      	movs	r3, #2
 80030d0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80030d2:	2303      	movs	r3, #3
 80030d4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80030d6:	f107 0308 	add.w	r3, r7, #8
 80030da:	4619      	mov	r1, r3
 80030dc:	4806      	ldr	r0, [pc, #24]	; (80030f8 <HAL_FSMC_MspInit+0x84>)
 80030de:	f001 fd5b 	bl	8004b98 <HAL_GPIO_Init>
 80030e2:	e000      	b.n	80030e6 <HAL_FSMC_MspInit+0x72>
    return;
 80030e4:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 80030e6:	3718      	adds	r7, #24
 80030e8:	46bd      	mov	sp, r7
 80030ea:	bd80      	pop	{r7, pc}
 80030ec:	2000027c 	.word	0x2000027c
 80030f0:	40021000 	.word	0x40021000
 80030f4:	40011800 	.word	0x40011800
 80030f8:	40011400 	.word	0x40011400

080030fc <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 80030fc:	b580      	push	{r7, lr}
 80030fe:	b082      	sub	sp, #8
 8003100:	af00      	add	r7, sp, #0
 8003102:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8003104:	f7ff ffb6 	bl	8003074 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8003108:	bf00      	nop
 800310a:	3708      	adds	r7, #8
 800310c:	46bd      	mov	sp, r7
 800310e:	bd80      	pop	{r7, pc}

08003110 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003110:	b480      	push	{r7}
 8003112:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003114:	bf00      	nop
 8003116:	46bd      	mov	sp, r7
 8003118:	bc80      	pop	{r7}
 800311a:	4770      	bx	lr

0800311c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800311c:	b480      	push	{r7}
 800311e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003120:	e7fe      	b.n	8003120 <HardFault_Handler+0x4>

08003122 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003122:	b480      	push	{r7}
 8003124:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003126:	e7fe      	b.n	8003126 <MemManage_Handler+0x4>

08003128 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003128:	b480      	push	{r7}
 800312a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800312c:	e7fe      	b.n	800312c <BusFault_Handler+0x4>

0800312e <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800312e:	b480      	push	{r7}
 8003130:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003132:	e7fe      	b.n	8003132 <UsageFault_Handler+0x4>

08003134 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003134:	b480      	push	{r7}
 8003136:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003138:	bf00      	nop
 800313a:	46bd      	mov	sp, r7
 800313c:	bc80      	pop	{r7}
 800313e:	4770      	bx	lr

08003140 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003140:	b480      	push	{r7}
 8003142:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003144:	bf00      	nop
 8003146:	46bd      	mov	sp, r7
 8003148:	bc80      	pop	{r7}
 800314a:	4770      	bx	lr

0800314c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800314c:	b480      	push	{r7}
 800314e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003150:	bf00      	nop
 8003152:	46bd      	mov	sp, r7
 8003154:	bc80      	pop	{r7}
 8003156:	4770      	bx	lr

08003158 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003158:	b580      	push	{r7, lr}
 800315a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800315c:	f000 ff86 	bl	800406c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003160:	bf00      	nop
 8003162:	bd80      	pop	{r7, pc}

08003164 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8003164:	b580      	push	{r7, lr}
 8003166:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch1);
 8003168:	4802      	ldr	r0, [pc, #8]	; (8003174 <DMA1_Channel2_IRQHandler+0x10>)
 800316a:	f001 faab 	bl	80046c4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800316e:	bf00      	nop
 8003170:	bd80      	pop	{r7, pc}
 8003172:	bf00      	nop
 8003174:	20000318 	.word	0x20000318

08003178 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8003178:	b580      	push	{r7, lr}
 800317a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch2_ch4);
 800317c:	4802      	ldr	r0, [pc, #8]	; (8003188 <DMA1_Channel7_IRQHandler+0x10>)
 800317e:	f001 faa1 	bl	80046c4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8003182:	bf00      	nop
 8003184:	bd80      	pop	{r7, pc}
 8003186:	bf00      	nop
 8003188:	20000474 	.word	0x20000474

0800318c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800318c:	b580      	push	{r7, lr}
 800318e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003190:	4802      	ldr	r0, [pc, #8]	; (800319c <TIM3_IRQHandler+0x10>)
 8003192:	f004 fc77 	bl	8007a84 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8003196:	bf00      	nop
 8003198:	bd80      	pop	{r7, pc}
 800319a:	bf00      	nop
 800319c:	200002ac 	.word	0x200002ac

080031a0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80031a0:	b480      	push	{r7}
 80031a2:	af00      	add	r7, sp, #0
	return 1;
 80031a4:	2301      	movs	r3, #1
}
 80031a6:	4618      	mov	r0, r3
 80031a8:	46bd      	mov	sp, r7
 80031aa:	bc80      	pop	{r7}
 80031ac:	4770      	bx	lr

080031ae <_kill>:

int _kill(int pid, int sig)
{
 80031ae:	b580      	push	{r7, lr}
 80031b0:	b082      	sub	sp, #8
 80031b2:	af00      	add	r7, sp, #0
 80031b4:	6078      	str	r0, [r7, #4]
 80031b6:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80031b8:	f00b fb1c 	bl	800e7f4 <__errno>
 80031bc:	4603      	mov	r3, r0
 80031be:	2216      	movs	r2, #22
 80031c0:	601a      	str	r2, [r3, #0]
	return -1;
 80031c2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80031c6:	4618      	mov	r0, r3
 80031c8:	3708      	adds	r7, #8
 80031ca:	46bd      	mov	sp, r7
 80031cc:	bd80      	pop	{r7, pc}

080031ce <_exit>:

void _exit (int status)
{
 80031ce:	b580      	push	{r7, lr}
 80031d0:	b082      	sub	sp, #8
 80031d2:	af00      	add	r7, sp, #0
 80031d4:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80031d6:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80031da:	6878      	ldr	r0, [r7, #4]
 80031dc:	f7ff ffe7 	bl	80031ae <_kill>
	while (1) {}		/* Make sure we hang here */
 80031e0:	e7fe      	b.n	80031e0 <_exit+0x12>

080031e2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80031e2:	b580      	push	{r7, lr}
 80031e4:	b086      	sub	sp, #24
 80031e6:	af00      	add	r7, sp, #0
 80031e8:	60f8      	str	r0, [r7, #12]
 80031ea:	60b9      	str	r1, [r7, #8]
 80031ec:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80031ee:	2300      	movs	r3, #0
 80031f0:	617b      	str	r3, [r7, #20]
 80031f2:	e00a      	b.n	800320a <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80031f4:	f3af 8000 	nop.w
 80031f8:	4601      	mov	r1, r0
 80031fa:	68bb      	ldr	r3, [r7, #8]
 80031fc:	1c5a      	adds	r2, r3, #1
 80031fe:	60ba      	str	r2, [r7, #8]
 8003200:	b2ca      	uxtb	r2, r1
 8003202:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003204:	697b      	ldr	r3, [r7, #20]
 8003206:	3301      	adds	r3, #1
 8003208:	617b      	str	r3, [r7, #20]
 800320a:	697a      	ldr	r2, [r7, #20]
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	429a      	cmp	r2, r3
 8003210:	dbf0      	blt.n	80031f4 <_read+0x12>
	}

return len;
 8003212:	687b      	ldr	r3, [r7, #4]
}
 8003214:	4618      	mov	r0, r3
 8003216:	3718      	adds	r7, #24
 8003218:	46bd      	mov	sp, r7
 800321a:	bd80      	pop	{r7, pc}

0800321c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800321c:	b580      	push	{r7, lr}
 800321e:	b086      	sub	sp, #24
 8003220:	af00      	add	r7, sp, #0
 8003222:	60f8      	str	r0, [r7, #12]
 8003224:	60b9      	str	r1, [r7, #8]
 8003226:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003228:	2300      	movs	r3, #0
 800322a:	617b      	str	r3, [r7, #20]
 800322c:	e009      	b.n	8003242 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800322e:	68bb      	ldr	r3, [r7, #8]
 8003230:	1c5a      	adds	r2, r3, #1
 8003232:	60ba      	str	r2, [r7, #8]
 8003234:	781b      	ldrb	r3, [r3, #0]
 8003236:	4618      	mov	r0, r3
 8003238:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800323c:	697b      	ldr	r3, [r7, #20]
 800323e:	3301      	adds	r3, #1
 8003240:	617b      	str	r3, [r7, #20]
 8003242:	697a      	ldr	r2, [r7, #20]
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	429a      	cmp	r2, r3
 8003248:	dbf1      	blt.n	800322e <_write+0x12>
	}
	return len;
 800324a:	687b      	ldr	r3, [r7, #4]
}
 800324c:	4618      	mov	r0, r3
 800324e:	3718      	adds	r7, #24
 8003250:	46bd      	mov	sp, r7
 8003252:	bd80      	pop	{r7, pc}

08003254 <_close>:

int _close(int file)
{
 8003254:	b480      	push	{r7}
 8003256:	b083      	sub	sp, #12
 8003258:	af00      	add	r7, sp, #0
 800325a:	6078      	str	r0, [r7, #4]
	return -1;
 800325c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8003260:	4618      	mov	r0, r3
 8003262:	370c      	adds	r7, #12
 8003264:	46bd      	mov	sp, r7
 8003266:	bc80      	pop	{r7}
 8003268:	4770      	bx	lr

0800326a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800326a:	b480      	push	{r7}
 800326c:	b083      	sub	sp, #12
 800326e:	af00      	add	r7, sp, #0
 8003270:	6078      	str	r0, [r7, #4]
 8003272:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003274:	683b      	ldr	r3, [r7, #0]
 8003276:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800327a:	605a      	str	r2, [r3, #4]
	return 0;
 800327c:	2300      	movs	r3, #0
}
 800327e:	4618      	mov	r0, r3
 8003280:	370c      	adds	r7, #12
 8003282:	46bd      	mov	sp, r7
 8003284:	bc80      	pop	{r7}
 8003286:	4770      	bx	lr

08003288 <_isatty>:

int _isatty(int file)
{
 8003288:	b480      	push	{r7}
 800328a:	b083      	sub	sp, #12
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]
	return 1;
 8003290:	2301      	movs	r3, #1
}
 8003292:	4618      	mov	r0, r3
 8003294:	370c      	adds	r7, #12
 8003296:	46bd      	mov	sp, r7
 8003298:	bc80      	pop	{r7}
 800329a:	4770      	bx	lr

0800329c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800329c:	b480      	push	{r7}
 800329e:	b085      	sub	sp, #20
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	60f8      	str	r0, [r7, #12]
 80032a4:	60b9      	str	r1, [r7, #8]
 80032a6:	607a      	str	r2, [r7, #4]
	return 0;
 80032a8:	2300      	movs	r3, #0
}
 80032aa:	4618      	mov	r0, r3
 80032ac:	3714      	adds	r7, #20
 80032ae:	46bd      	mov	sp, r7
 80032b0:	bc80      	pop	{r7}
 80032b2:	4770      	bx	lr

080032b4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80032b4:	b580      	push	{r7, lr}
 80032b6:	b086      	sub	sp, #24
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80032bc:	4a14      	ldr	r2, [pc, #80]	; (8003310 <_sbrk+0x5c>)
 80032be:	4b15      	ldr	r3, [pc, #84]	; (8003314 <_sbrk+0x60>)
 80032c0:	1ad3      	subs	r3, r2, r3
 80032c2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80032c4:	697b      	ldr	r3, [r7, #20]
 80032c6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80032c8:	4b13      	ldr	r3, [pc, #76]	; (8003318 <_sbrk+0x64>)
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d102      	bne.n	80032d6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80032d0:	4b11      	ldr	r3, [pc, #68]	; (8003318 <_sbrk+0x64>)
 80032d2:	4a12      	ldr	r2, [pc, #72]	; (800331c <_sbrk+0x68>)
 80032d4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80032d6:	4b10      	ldr	r3, [pc, #64]	; (8003318 <_sbrk+0x64>)
 80032d8:	681a      	ldr	r2, [r3, #0]
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	4413      	add	r3, r2
 80032de:	693a      	ldr	r2, [r7, #16]
 80032e0:	429a      	cmp	r2, r3
 80032e2:	d207      	bcs.n	80032f4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80032e4:	f00b fa86 	bl	800e7f4 <__errno>
 80032e8:	4603      	mov	r3, r0
 80032ea:	220c      	movs	r2, #12
 80032ec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80032ee:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80032f2:	e009      	b.n	8003308 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80032f4:	4b08      	ldr	r3, [pc, #32]	; (8003318 <_sbrk+0x64>)
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80032fa:	4b07      	ldr	r3, [pc, #28]	; (8003318 <_sbrk+0x64>)
 80032fc:	681a      	ldr	r2, [r3, #0]
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	4413      	add	r3, r2
 8003302:	4a05      	ldr	r2, [pc, #20]	; (8003318 <_sbrk+0x64>)
 8003304:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003306:	68fb      	ldr	r3, [r7, #12]
}
 8003308:	4618      	mov	r0, r3
 800330a:	3718      	adds	r7, #24
 800330c:	46bd      	mov	sp, r7
 800330e:	bd80      	pop	{r7, pc}
 8003310:	20010000 	.word	0x20010000
 8003314:	00000400 	.word	0x00000400
 8003318:	20000280 	.word	0x20000280
 800331c:	20000998 	.word	0x20000998

08003320 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003320:	b480      	push	{r7}
 8003322:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003324:	bf00      	nop
 8003326:	46bd      	mov	sp, r7
 8003328:	bc80      	pop	{r7}
 800332a:	4770      	bx	lr

0800332c <XPT2046_DelayUS>:



	
static void XPT2046_DelayUS ( __IO uint32_t ulCount )
{
 800332c:	b480      	push	{r7}
 800332e:	b085      	sub	sp, #20
 8003330:	af00      	add	r7, sp, #0
 8003332:	6078      	str	r0, [r7, #4]
	uint32_t i;


	for ( i = 0; i < ulCount; i ++ )
 8003334:	2300      	movs	r3, #0
 8003336:	60fb      	str	r3, [r7, #12]
 8003338:	e00a      	b.n	8003350 <XPT2046_DelayUS+0x24>
	{
		uint8_t uc = 12;     
 800333a:	230c      	movs	r3, #12
 800333c:	72fb      	strb	r3, [r7, #11]
	      
		while ( uc -- );     
 800333e:	bf00      	nop
 8003340:	7afb      	ldrb	r3, [r7, #11]
 8003342:	1e5a      	subs	r2, r3, #1
 8003344:	72fa      	strb	r2, [r7, #11]
 8003346:	2b00      	cmp	r3, #0
 8003348:	d1fa      	bne.n	8003340 <XPT2046_DelayUS+0x14>
	for ( i = 0; i < ulCount; i ++ )
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	3301      	adds	r3, #1
 800334e:	60fb      	str	r3, [r7, #12]
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	68fa      	ldr	r2, [r7, #12]
 8003354:	429a      	cmp	r2, r3
 8003356:	d3f0      	bcc.n	800333a <XPT2046_DelayUS+0xe>

	}
	
}
 8003358:	bf00      	nop
 800335a:	bf00      	nop
 800335c:	3714      	adds	r7, #20
 800335e:	46bd      	mov	sp, r7
 8003360:	bc80      	pop	{r7}
 8003362:	4770      	bx	lr

08003364 <XPT2046_WriteCMD>:


static void XPT2046_WriteCMD ( uint8_t ucCmd ) 
{
 8003364:	b580      	push	{r7, lr}
 8003366:	b084      	sub	sp, #16
 8003368:	af00      	add	r7, sp, #0
 800336a:	4603      	mov	r3, r0
 800336c:	71fb      	strb	r3, [r7, #7]
	uint8_t i;


	macXPT2046_MOSI_0();
 800336e:	2200      	movs	r2, #0
 8003370:	2104      	movs	r1, #4
 8003372:	481d      	ldr	r0, [pc, #116]	; (80033e8 <XPT2046_WriteCMD+0x84>)
 8003374:	f001 fdbb 	bl	8004eee <HAL_GPIO_WritePin>
	
	macXPT2046_CLK_LOW();
 8003378:	2200      	movs	r2, #0
 800337a:	2101      	movs	r1, #1
 800337c:	481a      	ldr	r0, [pc, #104]	; (80033e8 <XPT2046_WriteCMD+0x84>)
 800337e:	f001 fdb6 	bl	8004eee <HAL_GPIO_WritePin>

	for ( i = 0; i < 8; i ++ ) 
 8003382:	2300      	movs	r3, #0
 8003384:	73fb      	strb	r3, [r7, #15]
 8003386:	e027      	b.n	80033d8 <XPT2046_WriteCMD+0x74>
	{
		( ( ucCmd >> ( 7 - i ) ) & 0x01 ) ? macXPT2046_MOSI_1() : macXPT2046_MOSI_0();
 8003388:	79fa      	ldrb	r2, [r7, #7]
 800338a:	7bfb      	ldrb	r3, [r7, #15]
 800338c:	f1c3 0307 	rsb	r3, r3, #7
 8003390:	fa42 f303 	asr.w	r3, r2, r3
 8003394:	f003 0301 	and.w	r3, r3, #1
 8003398:	2b00      	cmp	r3, #0
 800339a:	d005      	beq.n	80033a8 <XPT2046_WriteCMD+0x44>
 800339c:	2201      	movs	r2, #1
 800339e:	2104      	movs	r1, #4
 80033a0:	4811      	ldr	r0, [pc, #68]	; (80033e8 <XPT2046_WriteCMD+0x84>)
 80033a2:	f001 fda4 	bl	8004eee <HAL_GPIO_WritePin>
 80033a6:	e004      	b.n	80033b2 <XPT2046_WriteCMD+0x4e>
 80033a8:	2200      	movs	r2, #0
 80033aa:	2104      	movs	r1, #4
 80033ac:	480e      	ldr	r0, [pc, #56]	; (80033e8 <XPT2046_WriteCMD+0x84>)
 80033ae:	f001 fd9e 	bl	8004eee <HAL_GPIO_WritePin>
		
	  XPT2046_DelayUS ( 5 );
 80033b2:	2005      	movs	r0, #5
 80033b4:	f7ff ffba 	bl	800332c <XPT2046_DelayUS>
		
		macXPT2046_CLK_HIGH();
 80033b8:	2201      	movs	r2, #1
 80033ba:	2101      	movs	r1, #1
 80033bc:	480a      	ldr	r0, [pc, #40]	; (80033e8 <XPT2046_WriteCMD+0x84>)
 80033be:	f001 fd96 	bl	8004eee <HAL_GPIO_WritePin>

	  XPT2046_DelayUS ( 5 );
 80033c2:	2005      	movs	r0, #5
 80033c4:	f7ff ffb2 	bl	800332c <XPT2046_DelayUS>

		macXPT2046_CLK_LOW();
 80033c8:	2200      	movs	r2, #0
 80033ca:	2101      	movs	r1, #1
 80033cc:	4806      	ldr	r0, [pc, #24]	; (80033e8 <XPT2046_WriteCMD+0x84>)
 80033ce:	f001 fd8e 	bl	8004eee <HAL_GPIO_WritePin>
	for ( i = 0; i < 8; i ++ ) 
 80033d2:	7bfb      	ldrb	r3, [r7, #15]
 80033d4:	3301      	adds	r3, #1
 80033d6:	73fb      	strb	r3, [r7, #15]
 80033d8:	7bfb      	ldrb	r3, [r7, #15]
 80033da:	2b07      	cmp	r3, #7
 80033dc:	d9d4      	bls.n	8003388 <XPT2046_WriteCMD+0x24>
	}
	
}
 80033de:	bf00      	nop
 80033e0:	bf00      	nop
 80033e2:	3710      	adds	r7, #16
 80033e4:	46bd      	mov	sp, r7
 80033e6:	bd80      	pop	{r7, pc}
 80033e8:	40011800 	.word	0x40011800

080033ec <XPT2046_ReadCMD>:


static uint16_t XPT2046_ReadCMD ( void ) 
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	b082      	sub	sp, #8
 80033f0:	af00      	add	r7, sp, #0
	uint8_t i;
	uint16_t usBuf=0, usTemp;
 80033f2:	2300      	movs	r3, #0
 80033f4:	80bb      	strh	r3, [r7, #4]
	


	macXPT2046_MOSI_0();
 80033f6:	2200      	movs	r2, #0
 80033f8:	2104      	movs	r1, #4
 80033fa:	4819      	ldr	r0, [pc, #100]	; (8003460 <XPT2046_ReadCMD+0x74>)
 80033fc:	f001 fd77 	bl	8004eee <HAL_GPIO_WritePin>

	macXPT2046_CLK_HIGH();
 8003400:	2201      	movs	r2, #1
 8003402:	2101      	movs	r1, #1
 8003404:	4816      	ldr	r0, [pc, #88]	; (8003460 <XPT2046_ReadCMD+0x74>)
 8003406:	f001 fd72 	bl	8004eee <HAL_GPIO_WritePin>

	for ( i=0;i<12;i++ ) 
 800340a:	2300      	movs	r3, #0
 800340c:	71fb      	strb	r3, [r7, #7]
 800340e:	e01e      	b.n	800344e <XPT2046_ReadCMD+0x62>
	{
		macXPT2046_CLK_LOW();    
 8003410:	2200      	movs	r2, #0
 8003412:	2101      	movs	r1, #1
 8003414:	4812      	ldr	r0, [pc, #72]	; (8003460 <XPT2046_ReadCMD+0x74>)
 8003416:	f001 fd6a 	bl	8004eee <HAL_GPIO_WritePin>
	
		usTemp = macXPT2046_MISO();
 800341a:	2108      	movs	r1, #8
 800341c:	4810      	ldr	r0, [pc, #64]	; (8003460 <XPT2046_ReadCMD+0x74>)
 800341e:	f001 fd4f 	bl	8004ec0 <HAL_GPIO_ReadPin>
 8003422:	4603      	mov	r3, r0
 8003424:	807b      	strh	r3, [r7, #2]
		
		usBuf |= usTemp << ( 11 - i );
 8003426:	887a      	ldrh	r2, [r7, #2]
 8003428:	79fb      	ldrb	r3, [r7, #7]
 800342a:	f1c3 030b 	rsb	r3, r3, #11
 800342e:	fa02 f303 	lsl.w	r3, r2, r3
 8003432:	b21a      	sxth	r2, r3
 8003434:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003438:	4313      	orrs	r3, r2
 800343a:	b21b      	sxth	r3, r3
 800343c:	80bb      	strh	r3, [r7, #4]
	
		macXPT2046_CLK_HIGH();
 800343e:	2201      	movs	r2, #1
 8003440:	2101      	movs	r1, #1
 8003442:	4807      	ldr	r0, [pc, #28]	; (8003460 <XPT2046_ReadCMD+0x74>)
 8003444:	f001 fd53 	bl	8004eee <HAL_GPIO_WritePin>
	for ( i=0;i<12;i++ ) 
 8003448:	79fb      	ldrb	r3, [r7, #7]
 800344a:	3301      	adds	r3, #1
 800344c:	71fb      	strb	r3, [r7, #7]
 800344e:	79fb      	ldrb	r3, [r7, #7]
 8003450:	2b0b      	cmp	r3, #11
 8003452:	d9dd      	bls.n	8003410 <XPT2046_ReadCMD+0x24>
		
	}
	
	return usBuf;
 8003454:	88bb      	ldrh	r3, [r7, #4]

}
 8003456:	4618      	mov	r0, r3
 8003458:	3708      	adds	r7, #8
 800345a:	46bd      	mov	sp, r7
 800345c:	bd80      	pop	{r7, pc}
 800345e:	bf00      	nop
 8003460:	40011800 	.word	0x40011800

08003464 <XPT2046_ReadAdc>:


static uint16_t XPT2046_ReadAdc ( uint8_t ucChannel )
{
 8003464:	b580      	push	{r7, lr}
 8003466:	b082      	sub	sp, #8
 8003468:	af00      	add	r7, sp, #0
 800346a:	4603      	mov	r3, r0
 800346c:	71fb      	strb	r3, [r7, #7]
	XPT2046_WriteCMD ( ucChannel );
 800346e:	79fb      	ldrb	r3, [r7, #7]
 8003470:	4618      	mov	r0, r3
 8003472:	f7ff ff77 	bl	8003364 <XPT2046_WriteCMD>

  return 	XPT2046_ReadCMD ();
 8003476:	f7ff ffb9 	bl	80033ec <XPT2046_ReadCMD>
 800347a:	4603      	mov	r3, r0
	
}
 800347c:	4618      	mov	r0, r3
 800347e:	3708      	adds	r7, #8
 8003480:	46bd      	mov	sp, r7
 8003482:	bd80      	pop	{r7, pc}

08003484 <XPT2046_ReadAdc_XY>:


static void XPT2046_ReadAdc_XY ( int16_t * sX_Ad, int16_t * sY_Ad )  
{ 
 8003484:	b580      	push	{r7, lr}
 8003486:	b084      	sub	sp, #16
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]
 800348c:	6039      	str	r1, [r7, #0]
	int16_t sX_Ad_Temp, sY_Ad_Temp; 

	
	
	sX_Ad_Temp = XPT2046_ReadAdc ( macXPT2046_CHANNEL_X );
 800348e:	2090      	movs	r0, #144	; 0x90
 8003490:	f7ff ffe8 	bl	8003464 <XPT2046_ReadAdc>
 8003494:	4603      	mov	r3, r0
 8003496:	81fb      	strh	r3, [r7, #14]

	XPT2046_DelayUS ( 1 ); 
 8003498:	2001      	movs	r0, #1
 800349a:	f7ff ff47 	bl	800332c <XPT2046_DelayUS>

	sY_Ad_Temp = XPT2046_ReadAdc ( macXPT2046_CHANNEL_Y ); 
 800349e:	20d0      	movs	r0, #208	; 0xd0
 80034a0:	f7ff ffe0 	bl	8003464 <XPT2046_ReadAdc>
 80034a4:	4603      	mov	r3, r0
 80034a6:	81bb      	strh	r3, [r7, #12]
	
	
	* sX_Ad = sX_Ad_Temp; 
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	89fa      	ldrh	r2, [r7, #14]
 80034ac:	801a      	strh	r2, [r3, #0]
	* sY_Ad = sY_Ad_Temp; 
 80034ae:	683b      	ldr	r3, [r7, #0]
 80034b0:	89ba      	ldrh	r2, [r7, #12]
 80034b2:	801a      	strh	r2, [r3, #0]
	
	
}
 80034b4:	bf00      	nop
 80034b6:	3710      	adds	r7, #16
 80034b8:	46bd      	mov	sp, r7
 80034ba:	bd80      	pop	{r7, pc}

080034bc <XPT2046_ReadAdc_Smooth_XY>:
}


#else     
static uint8_t XPT2046_ReadAdc_Smooth_XY ( strType_XPT2046_Coordinate * pScreenCoordinate )
{
 80034bc:	b580      	push	{r7, lr}
 80034be:	b092      	sub	sp, #72	; 0x48
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	6078      	str	r0, [r7, #4]
	uint8_t ucCount = 0, i;
 80034c4:	2300      	movs	r3, #0
 80034c6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	
	int16_t sAD_X, sAD_Y;
	int16_t sBufferArray [ 2 ] [ 10 ] = { { 0 },{ 0 } };  
 80034ca:	f107 0308 	add.w	r3, r7, #8
 80034ce:	2228      	movs	r2, #40	; 0x28
 80034d0:	2100      	movs	r1, #0
 80034d2:	4618      	mov	r0, r3
 80034d4:	f00b f9c6 	bl	800e864 <memset>
	int32_t lX_Min, lX_Max, lY_Min, lY_Max;


	do					       				
	{		  
		XPT2046_ReadAdc_XY ( & sAD_X, & sAD_Y );  
 80034d8:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80034dc:	f107 0332 	add.w	r3, r7, #50	; 0x32
 80034e0:	4611      	mov	r1, r2
 80034e2:	4618      	mov	r0, r3
 80034e4:	f7ff ffce 	bl	8003484 <XPT2046_ReadAdc_XY>
		
		sBufferArray [ 0 ] [ ucCount ] = sAD_X;  
 80034e8:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80034ec:	f9b7 2032 	ldrsh.w	r2, [r7, #50]	; 0x32
 80034f0:	005b      	lsls	r3, r3, #1
 80034f2:	3348      	adds	r3, #72	; 0x48
 80034f4:	443b      	add	r3, r7
 80034f6:	f823 2c40 	strh.w	r2, [r3, #-64]
		sBufferArray [ 1 ] [ ucCount ] = sAD_Y;
 80034fa:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80034fe:	f9b7 2030 	ldrsh.w	r2, [r7, #48]	; 0x30
 8003502:	330a      	adds	r3, #10
 8003504:	005b      	lsls	r3, r3, #1
 8003506:	3348      	adds	r3, #72	; 0x48
 8003508:	443b      	add	r3, r7
 800350a:	f823 2c40 	strh.w	r2, [r3, #-64]
		
		ucCount ++;  
 800350e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8003512:	3301      	adds	r3, #1
 8003514:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		
	}	while ( ( macXPT2046_EXTI_Read() == macXPT2046_EXTI_ActiveLevel ) && ( ucCount < 10 ) );
 8003518:	2110      	movs	r1, #16
 800351a:	4871      	ldr	r0, [pc, #452]	; (80036e0 <XPT2046_ReadAdc_Smooth_XY+0x224>)
 800351c:	f001 fcd0 	bl	8004ec0 <HAL_GPIO_ReadPin>
 8003520:	4603      	mov	r3, r0
 8003522:	2b00      	cmp	r3, #0
 8003524:	d103      	bne.n	800352e <XPT2046_ReadAdc_Smooth_XY+0x72>
 8003526:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800352a:	2b09      	cmp	r3, #9
 800352c:	d9d4      	bls.n	80034d8 <XPT2046_ReadAdc_Smooth_XY+0x1c>
	

	if ( macXPT2046_EXTI_Read() != macXPT2046_EXTI_ActiveLevel )
 800352e:	2110      	movs	r1, #16
 8003530:	486b      	ldr	r0, [pc, #428]	; (80036e0 <XPT2046_ReadAdc_Smooth_XY+0x224>)
 8003532:	f001 fcc5 	bl	8004ec0 <HAL_GPIO_ReadPin>
 8003536:	4603      	mov	r3, r0
 8003538:	2b00      	cmp	r3, #0
 800353a:	d002      	beq.n	8003542 <XPT2046_ReadAdc_Smooth_XY+0x86>
		ucXPT2046_TouchFlag = 0;			
 800353c:	4b69      	ldr	r3, [pc, #420]	; (80036e4 <XPT2046_ReadAdc_Smooth_XY+0x228>)
 800353e:	2200      	movs	r2, #0
 8003540:	701a      	strb	r2, [r3, #0]


	if ( ucCount ==10 )		 					
 8003542:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8003546:	2b0a      	cmp	r3, #10
 8003548:	f040 80c4 	bne.w	80036d4 <XPT2046_ReadAdc_Smooth_XY+0x218>
	{
		lX_Max = lX_Min = sBufferArray [ 0 ] [ 0 ];
 800354c:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8003550:	643b      	str	r3, [r7, #64]	; 0x40
 8003552:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003554:	63fb      	str	r3, [r7, #60]	; 0x3c
		lY_Max = lY_Min = sBufferArray [ 1 ] [ 0 ];       
 8003556:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 800355a:	63bb      	str	r3, [r7, #56]	; 0x38
 800355c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800355e:	637b      	str	r3, [r7, #52]	; 0x34
		
		for ( i = 1; i < 10; i ++ )
 8003560:	2301      	movs	r3, #1
 8003562:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 8003566:	e02b      	b.n	80035c0 <XPT2046_ReadAdc_Smooth_XY+0x104>
		{
			if ( sBufferArray [ 0 ] [ i ] < lX_Min )
 8003568:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800356c:	005b      	lsls	r3, r3, #1
 800356e:	3348      	adds	r3, #72	; 0x48
 8003570:	443b      	add	r3, r7
 8003572:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 8003576:	461a      	mov	r2, r3
 8003578:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800357a:	4293      	cmp	r3, r2
 800357c:	dd08      	ble.n	8003590 <XPT2046_ReadAdc_Smooth_XY+0xd4>
				lX_Min = sBufferArray [ 0 ] [ i ];
 800357e:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8003582:	005b      	lsls	r3, r3, #1
 8003584:	3348      	adds	r3, #72	; 0x48
 8003586:	443b      	add	r3, r7
 8003588:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 800358c:	643b      	str	r3, [r7, #64]	; 0x40
 800358e:	e012      	b.n	80035b6 <XPT2046_ReadAdc_Smooth_XY+0xfa>
			
			else if ( sBufferArray [ 0 ] [ i ] > lX_Max )
 8003590:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8003594:	005b      	lsls	r3, r3, #1
 8003596:	3348      	adds	r3, #72	; 0x48
 8003598:	443b      	add	r3, r7
 800359a:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 800359e:	461a      	mov	r2, r3
 80035a0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80035a2:	4293      	cmp	r3, r2
 80035a4:	da07      	bge.n	80035b6 <XPT2046_ReadAdc_Smooth_XY+0xfa>
				lX_Max = sBufferArray [ 0 ] [ i ];
 80035a6:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80035aa:	005b      	lsls	r3, r3, #1
 80035ac:	3348      	adds	r3, #72	; 0x48
 80035ae:	443b      	add	r3, r7
 80035b0:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 80035b4:	63fb      	str	r3, [r7, #60]	; 0x3c
		for ( i = 1; i < 10; i ++ )
 80035b6:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80035ba:	3301      	adds	r3, #1
 80035bc:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 80035c0:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80035c4:	2b09      	cmp	r3, #9
 80035c6:	d9cf      	bls.n	8003568 <XPT2046_ReadAdc_Smooth_XY+0xac>

		}
		
		for ( i = 1; i < 10; i ++ )
 80035c8:	2301      	movs	r3, #1
 80035ca:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 80035ce:	e02f      	b.n	8003630 <XPT2046_ReadAdc_Smooth_XY+0x174>
		{
			if ( sBufferArray [ 1 ] [ i ] < lY_Min )
 80035d0:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80035d4:	330a      	adds	r3, #10
 80035d6:	005b      	lsls	r3, r3, #1
 80035d8:	3348      	adds	r3, #72	; 0x48
 80035da:	443b      	add	r3, r7
 80035dc:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 80035e0:	461a      	mov	r2, r3
 80035e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80035e4:	4293      	cmp	r3, r2
 80035e6:	dd09      	ble.n	80035fc <XPT2046_ReadAdc_Smooth_XY+0x140>
				lY_Min = sBufferArray [ 1 ] [ i ];
 80035e8:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80035ec:	330a      	adds	r3, #10
 80035ee:	005b      	lsls	r3, r3, #1
 80035f0:	3348      	adds	r3, #72	; 0x48
 80035f2:	443b      	add	r3, r7
 80035f4:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 80035f8:	63bb      	str	r3, [r7, #56]	; 0x38
 80035fa:	e014      	b.n	8003626 <XPT2046_ReadAdc_Smooth_XY+0x16a>
			
			else if ( sBufferArray [ 1 ] [ i ] > lY_Max )
 80035fc:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8003600:	330a      	adds	r3, #10
 8003602:	005b      	lsls	r3, r3, #1
 8003604:	3348      	adds	r3, #72	; 0x48
 8003606:	443b      	add	r3, r7
 8003608:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 800360c:	461a      	mov	r2, r3
 800360e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003610:	4293      	cmp	r3, r2
 8003612:	da08      	bge.n	8003626 <XPT2046_ReadAdc_Smooth_XY+0x16a>
				lY_Max = sBufferArray [ 1 ] [ i ];
 8003614:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8003618:	330a      	adds	r3, #10
 800361a:	005b      	lsls	r3, r3, #1
 800361c:	3348      	adds	r3, #72	; 0x48
 800361e:	443b      	add	r3, r7
 8003620:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 8003624:	637b      	str	r3, [r7, #52]	; 0x34
		for ( i = 1; i < 10; i ++ )
 8003626:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800362a:	3301      	adds	r3, #1
 800362c:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 8003630:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8003634:	2b09      	cmp	r3, #9
 8003636:	d9cb      	bls.n	80035d0 <XPT2046_ReadAdc_Smooth_XY+0x114>

		}
		

		pScreenCoordinate ->x =  ( sBufferArray [ 0 ] [ 0 ] + sBufferArray [ 0 ] [ 1 ] + sBufferArray [ 0 ] [ 2 ] + sBufferArray [ 0 ] [ 3 ] + sBufferArray [ 0 ] [ 4 ] + 
 8003638:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800363c:	461a      	mov	r2, r3
 800363e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003642:	4413      	add	r3, r2
 8003644:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8003648:	4413      	add	r3, r2
 800364a:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800364e:	4413      	add	r3, r2
 8003650:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8003654:	4413      	add	r3, r2
		                           sBufferArray [ 0 ] [ 5 ] + sBufferArray [ 0 ] [ 6 ] + sBufferArray [ 0 ] [ 7 ] + sBufferArray [ 0 ] [ 8 ] + sBufferArray [ 0 ] [ 9 ] - lX_Min-lX_Max ) >> 3;
 8003656:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
		pScreenCoordinate ->x =  ( sBufferArray [ 0 ] [ 0 ] + sBufferArray [ 0 ] [ 1 ] + sBufferArray [ 0 ] [ 2 ] + sBufferArray [ 0 ] [ 3 ] + sBufferArray [ 0 ] [ 4 ] + 
 800365a:	4413      	add	r3, r2
		                           sBufferArray [ 0 ] [ 5 ] + sBufferArray [ 0 ] [ 6 ] + sBufferArray [ 0 ] [ 7 ] + sBufferArray [ 0 ] [ 8 ] + sBufferArray [ 0 ] [ 9 ] - lX_Min-lX_Max ) >> 3;
 800365c:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8003660:	4413      	add	r3, r2
 8003662:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8003666:	4413      	add	r3, r2
 8003668:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 800366c:	4413      	add	r3, r2
 800366e:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 8003672:	441a      	add	r2, r3
 8003674:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003676:	1ad2      	subs	r2, r2, r3
 8003678:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800367a:	1ad3      	subs	r3, r2, r3
 800367c:	10db      	asrs	r3, r3, #3
		pScreenCoordinate ->x =  ( sBufferArray [ 0 ] [ 0 ] + sBufferArray [ 0 ] [ 1 ] + sBufferArray [ 0 ] [ 2 ] + sBufferArray [ 0 ] [ 3 ] + sBufferArray [ 0 ] [ 4 ] + 
 800367e:	b29a      	uxth	r2, r3
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	801a      	strh	r2, [r3, #0]
		
		pScreenCoordinate ->y =  ( sBufferArray [ 1 ] [ 0 ] + sBufferArray [ 1 ] [ 1 ] + sBufferArray [ 1 ] [ 2 ] + sBufferArray [ 1 ] [ 3 ] + sBufferArray [ 1 ] [ 4 ] + 
 8003684:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8003688:	461a      	mov	r2, r3
 800368a:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800368e:	4413      	add	r3, r2
 8003690:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8003694:	4413      	add	r3, r2
 8003696:	f9b7 2022 	ldrsh.w	r2, [r7, #34]	; 0x22
 800369a:	4413      	add	r3, r2
 800369c:	f9b7 2024 	ldrsh.w	r2, [r7, #36]	; 0x24
 80036a0:	4413      	add	r3, r2
		                           sBufferArray [ 1 ] [ 5 ] + sBufferArray [ 1 ] [ 6 ] + sBufferArray [ 1 ] [ 7 ] + sBufferArray [ 1 ] [ 8 ] + sBufferArray [ 1 ] [ 9 ] - lY_Min-lY_Max ) >> 3; 
 80036a2:	f9b7 2026 	ldrsh.w	r2, [r7, #38]	; 0x26
		pScreenCoordinate ->y =  ( sBufferArray [ 1 ] [ 0 ] + sBufferArray [ 1 ] [ 1 ] + sBufferArray [ 1 ] [ 2 ] + sBufferArray [ 1 ] [ 3 ] + sBufferArray [ 1 ] [ 4 ] + 
 80036a6:	4413      	add	r3, r2
		                           sBufferArray [ 1 ] [ 5 ] + sBufferArray [ 1 ] [ 6 ] + sBufferArray [ 1 ] [ 7 ] + sBufferArray [ 1 ] [ 8 ] + sBufferArray [ 1 ] [ 9 ] - lY_Min-lY_Max ) >> 3; 
 80036a8:	f9b7 2028 	ldrsh.w	r2, [r7, #40]	; 0x28
 80036ac:	4413      	add	r3, r2
 80036ae:	f9b7 202a 	ldrsh.w	r2, [r7, #42]	; 0x2a
 80036b2:	4413      	add	r3, r2
 80036b4:	f9b7 202c 	ldrsh.w	r2, [r7, #44]	; 0x2c
 80036b8:	4413      	add	r3, r2
 80036ba:	f9b7 202e 	ldrsh.w	r2, [r7, #46]	; 0x2e
 80036be:	441a      	add	r2, r3
 80036c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80036c2:	1ad2      	subs	r2, r2, r3
 80036c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80036c6:	1ad3      	subs	r3, r2, r3
 80036c8:	10db      	asrs	r3, r3, #3
		pScreenCoordinate ->y =  ( sBufferArray [ 1 ] [ 0 ] + sBufferArray [ 1 ] [ 1 ] + sBufferArray [ 1 ] [ 2 ] + sBufferArray [ 1 ] [ 3 ] + sBufferArray [ 1 ] [ 4 ] + 
 80036ca:	b29a      	uxth	r2, r3
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	805a      	strh	r2, [r3, #2]
		
		
		return 1;
 80036d0:	2301      	movs	r3, #1
 80036d2:	e000      	b.n	80036d6 <XPT2046_ReadAdc_Smooth_XY+0x21a>
		

	}   
	
	
	return 0;    
 80036d4:	2300      	movs	r3, #0
	
	
}
 80036d6:	4618      	mov	r0, r3
 80036d8:	3748      	adds	r7, #72	; 0x48
 80036da:	46bd      	mov	sp, r7
 80036dc:	bd80      	pop	{r7, pc}
 80036de:	bf00      	nop
 80036e0:	40011800 	.word	0x40011800
 80036e4:	20000284 	.word	0x20000284

080036e8 <XPT2046_Calculate_CalibrationFactor>:
#endif



static uint8_t XPT2046_Calculate_CalibrationFactor ( strType_XPT2046_Coordinate * pDisplayCoordinate, strType_XPT2046_Coordinate * pScreenSample, strType_XPT2046_Calibration * pCalibrationFactor )
{
 80036e8:	b580      	push	{r7, lr}
 80036ea:	b086      	sub	sp, #24
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	60f8      	str	r0, [r7, #12]
 80036f0:	60b9      	str	r1, [r7, #8]
 80036f2:	607a      	str	r2, [r7, #4]
	uint8_t ucRet = 1;
 80036f4:	2301      	movs	r3, #1
 80036f6:	75fb      	strb	r3, [r7, #23]


	pCalibrationFactor -> Divider =  ( ( pScreenSample [ 0 ] .x - pScreenSample [ 2 ] .x ) *  ( pScreenSample [ 1 ] .y - pScreenSample [ 2 ] .y ) ) - 
 80036f8:	68bb      	ldr	r3, [r7, #8]
 80036fa:	881b      	ldrh	r3, [r3, #0]
 80036fc:	461a      	mov	r2, r3
 80036fe:	68bb      	ldr	r3, [r7, #8]
 8003700:	3308      	adds	r3, #8
 8003702:	881b      	ldrh	r3, [r3, #0]
 8003704:	1ad3      	subs	r3, r2, r3
 8003706:	68ba      	ldr	r2, [r7, #8]
 8003708:	3204      	adds	r2, #4
 800370a:	8852      	ldrh	r2, [r2, #2]
 800370c:	4611      	mov	r1, r2
 800370e:	68ba      	ldr	r2, [r7, #8]
 8003710:	3208      	adds	r2, #8
 8003712:	8852      	ldrh	r2, [r2, #2]
 8003714:	1a8a      	subs	r2, r1, r2
 8003716:	fb03 f202 	mul.w	r2, r3, r2
									                 ( ( pScreenSample [ 1 ] .x - pScreenSample [ 2 ] .x ) *  ( pScreenSample [ 0 ] .y - pScreenSample [ 2 ] .y ) ) ;
 800371a:	68bb      	ldr	r3, [r7, #8]
 800371c:	3304      	adds	r3, #4
 800371e:	881b      	ldrh	r3, [r3, #0]
 8003720:	4619      	mov	r1, r3
 8003722:	68bb      	ldr	r3, [r7, #8]
 8003724:	3308      	adds	r3, #8
 8003726:	881b      	ldrh	r3, [r3, #0]
 8003728:	1acb      	subs	r3, r1, r3
 800372a:	68b9      	ldr	r1, [r7, #8]
 800372c:	8849      	ldrh	r1, [r1, #2]
 800372e:	4608      	mov	r0, r1
 8003730:	68b9      	ldr	r1, [r7, #8]
 8003732:	3108      	adds	r1, #8
 8003734:	8849      	ldrh	r1, [r1, #2]
 8003736:	1a41      	subs	r1, r0, r1
 8003738:	fb01 f303 	mul.w	r3, r1, r3
	pCalibrationFactor -> Divider =  ( ( pScreenSample [ 0 ] .x - pScreenSample [ 2 ] .x ) *  ( pScreenSample [ 1 ] .y - pScreenSample [ 2 ] .y ) ) - 
 800373c:	1ad3      	subs	r3, r2, r3
 800373e:	4618      	mov	r0, r3
 8003740:	f7fc fecc 	bl	80004dc <__aeabi_i2d>
 8003744:	4602      	mov	r2, r0
 8003746:	460b      	mov	r3, r1
 8003748:	6879      	ldr	r1, [r7, #4]
 800374a:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
	
	
	if (  pCalibrationFactor -> Divider == 0  )
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 8003754:	f04f 0200 	mov.w	r2, #0
 8003758:	f04f 0300 	mov.w	r3, #0
 800375c:	f7fd f990 	bl	8000a80 <__aeabi_dcmpeq>
 8003760:	4603      	mov	r3, r0
 8003762:	2b00      	cmp	r3, #0
 8003764:	d002      	beq.n	800376c <XPT2046_Calculate_CalibrationFactor+0x84>
		ucRet = 0;
 8003766:	2300      	movs	r3, #0
 8003768:	75fb      	strb	r3, [r7, #23]
 800376a:	e145      	b.n	80039f8 <XPT2046_Calculate_CalibrationFactor+0x310>

	else
	{

		pCalibrationFactor -> An =  ( ( pDisplayCoordinate [ 0 ] .x - pDisplayCoordinate [ 2 ] .x ) *  ( pScreenSample [ 1 ] .y - pScreenSample [ 2 ] .y ) ) - 
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	881b      	ldrh	r3, [r3, #0]
 8003770:	461a      	mov	r2, r3
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	3308      	adds	r3, #8
 8003776:	881b      	ldrh	r3, [r3, #0]
 8003778:	1ad3      	subs	r3, r2, r3
 800377a:	68ba      	ldr	r2, [r7, #8]
 800377c:	3204      	adds	r2, #4
 800377e:	8852      	ldrh	r2, [r2, #2]
 8003780:	4611      	mov	r1, r2
 8003782:	68ba      	ldr	r2, [r7, #8]
 8003784:	3208      	adds	r2, #8
 8003786:	8852      	ldrh	r2, [r2, #2]
 8003788:	1a8a      	subs	r2, r1, r2
 800378a:	fb03 f202 	mul.w	r2, r3, r2
								                ( ( pDisplayCoordinate [ 1 ] .x - pDisplayCoordinate [ 2 ] .x ) *  ( pScreenSample [ 0 ] .y - pScreenSample [ 2 ] .y ) );
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	3304      	adds	r3, #4
 8003792:	881b      	ldrh	r3, [r3, #0]
 8003794:	4619      	mov	r1, r3
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	3308      	adds	r3, #8
 800379a:	881b      	ldrh	r3, [r3, #0]
 800379c:	1acb      	subs	r3, r1, r3
 800379e:	68b9      	ldr	r1, [r7, #8]
 80037a0:	8849      	ldrh	r1, [r1, #2]
 80037a2:	4608      	mov	r0, r1
 80037a4:	68b9      	ldr	r1, [r7, #8]
 80037a6:	3108      	adds	r1, #8
 80037a8:	8849      	ldrh	r1, [r1, #2]
 80037aa:	1a41      	subs	r1, r0, r1
 80037ac:	fb01 f303 	mul.w	r3, r1, r3
		pCalibrationFactor -> An =  ( ( pDisplayCoordinate [ 0 ] .x - pDisplayCoordinate [ 2 ] .x ) *  ( pScreenSample [ 1 ] .y - pScreenSample [ 2 ] .y ) ) - 
 80037b0:	1ad3      	subs	r3, r2, r3
 80037b2:	4618      	mov	r0, r3
 80037b4:	f7fc fe92 	bl	80004dc <__aeabi_i2d>
 80037b8:	4602      	mov	r2, r0
 80037ba:	460b      	mov	r3, r1
 80037bc:	6879      	ldr	r1, [r7, #4]
 80037be:	e9c1 2300 	strd	r2, r3, [r1]
		
		pCalibrationFactor -> Bn =  ( ( pScreenSample [ 0 ] .x - pScreenSample [ 2 ] .x ) *  ( pDisplayCoordinate [ 1 ] .x - pDisplayCoordinate [ 2 ] .x ) ) - 
 80037c2:	68bb      	ldr	r3, [r7, #8]
 80037c4:	881b      	ldrh	r3, [r3, #0]
 80037c6:	461a      	mov	r2, r3
 80037c8:	68bb      	ldr	r3, [r7, #8]
 80037ca:	3308      	adds	r3, #8
 80037cc:	881b      	ldrh	r3, [r3, #0]
 80037ce:	1ad3      	subs	r3, r2, r3
 80037d0:	68fa      	ldr	r2, [r7, #12]
 80037d2:	3204      	adds	r2, #4
 80037d4:	8812      	ldrh	r2, [r2, #0]
 80037d6:	4611      	mov	r1, r2
 80037d8:	68fa      	ldr	r2, [r7, #12]
 80037da:	3208      	adds	r2, #8
 80037dc:	8812      	ldrh	r2, [r2, #0]
 80037de:	1a8a      	subs	r2, r1, r2
 80037e0:	fb03 f202 	mul.w	r2, r3, r2
								                ( ( pDisplayCoordinate [ 0 ] .x - pDisplayCoordinate [ 2 ] .x ) *  ( pScreenSample [ 1 ] .x - pScreenSample [ 2 ] .x ) );
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	881b      	ldrh	r3, [r3, #0]
 80037e8:	4619      	mov	r1, r3
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	3308      	adds	r3, #8
 80037ee:	881b      	ldrh	r3, [r3, #0]
 80037f0:	1acb      	subs	r3, r1, r3
 80037f2:	68b9      	ldr	r1, [r7, #8]
 80037f4:	3104      	adds	r1, #4
 80037f6:	8809      	ldrh	r1, [r1, #0]
 80037f8:	4608      	mov	r0, r1
 80037fa:	68b9      	ldr	r1, [r7, #8]
 80037fc:	3108      	adds	r1, #8
 80037fe:	8809      	ldrh	r1, [r1, #0]
 8003800:	1a41      	subs	r1, r0, r1
 8003802:	fb01 f303 	mul.w	r3, r1, r3
		pCalibrationFactor -> Bn =  ( ( pScreenSample [ 0 ] .x - pScreenSample [ 2 ] .x ) *  ( pDisplayCoordinate [ 1 ] .x - pDisplayCoordinate [ 2 ] .x ) ) - 
 8003806:	1ad3      	subs	r3, r2, r3
 8003808:	4618      	mov	r0, r3
 800380a:	f7fc fe67 	bl	80004dc <__aeabi_i2d>
 800380e:	4602      	mov	r2, r0
 8003810:	460b      	mov	r3, r1
 8003812:	6879      	ldr	r1, [r7, #4]
 8003814:	e9c1 2302 	strd	r2, r3, [r1, #8]
		
		pCalibrationFactor -> Cn =  ( pScreenSample [ 2 ] .x * pDisplayCoordinate [ 1 ] .x - pScreenSample [ 1 ] .x * pDisplayCoordinate [ 2 ] .x ) * pScreenSample [ 0 ] .y +
 8003818:	68bb      	ldr	r3, [r7, #8]
 800381a:	3308      	adds	r3, #8
 800381c:	881b      	ldrh	r3, [r3, #0]
 800381e:	461a      	mov	r2, r3
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	3304      	adds	r3, #4
 8003824:	881b      	ldrh	r3, [r3, #0]
 8003826:	fb03 f202 	mul.w	r2, r3, r2
 800382a:	68bb      	ldr	r3, [r7, #8]
 800382c:	3304      	adds	r3, #4
 800382e:	881b      	ldrh	r3, [r3, #0]
 8003830:	4619      	mov	r1, r3
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	3308      	adds	r3, #8
 8003836:	881b      	ldrh	r3, [r3, #0]
 8003838:	fb01 f303 	mul.w	r3, r1, r3
 800383c:	1ad3      	subs	r3, r2, r3
 800383e:	68ba      	ldr	r2, [r7, #8]
 8003840:	8852      	ldrh	r2, [r2, #2]
 8003842:	fb03 f202 	mul.w	r2, r3, r2
								                ( pScreenSample [ 0 ] .x * pDisplayCoordinate [ 2 ] .x - pScreenSample [ 2 ] .x * pDisplayCoordinate [ 0 ] .x ) * pScreenSample [ 1 ] .y +
 8003846:	68bb      	ldr	r3, [r7, #8]
 8003848:	881b      	ldrh	r3, [r3, #0]
 800384a:	4619      	mov	r1, r3
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	3308      	adds	r3, #8
 8003850:	881b      	ldrh	r3, [r3, #0]
 8003852:	fb03 f101 	mul.w	r1, r3, r1
 8003856:	68bb      	ldr	r3, [r7, #8]
 8003858:	3308      	adds	r3, #8
 800385a:	881b      	ldrh	r3, [r3, #0]
 800385c:	4618      	mov	r0, r3
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	881b      	ldrh	r3, [r3, #0]
 8003862:	fb00 f303 	mul.w	r3, r0, r3
 8003866:	1acb      	subs	r3, r1, r3
 8003868:	68b9      	ldr	r1, [r7, #8]
 800386a:	3104      	adds	r1, #4
 800386c:	8849      	ldrh	r1, [r1, #2]
 800386e:	fb01 f303 	mul.w	r3, r1, r3
		pCalibrationFactor -> Cn =  ( pScreenSample [ 2 ] .x * pDisplayCoordinate [ 1 ] .x - pScreenSample [ 1 ] .x * pDisplayCoordinate [ 2 ] .x ) * pScreenSample [ 0 ] .y +
 8003872:	441a      	add	r2, r3
								                ( pScreenSample [ 1 ] .x * pDisplayCoordinate [ 0 ] .x - pScreenSample [ 0 ] .x * pDisplayCoordinate [ 1 ] .x ) * pScreenSample [ 2 ] .y ;
 8003874:	68bb      	ldr	r3, [r7, #8]
 8003876:	3304      	adds	r3, #4
 8003878:	881b      	ldrh	r3, [r3, #0]
 800387a:	4619      	mov	r1, r3
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	881b      	ldrh	r3, [r3, #0]
 8003880:	fb03 f101 	mul.w	r1, r3, r1
 8003884:	68bb      	ldr	r3, [r7, #8]
 8003886:	881b      	ldrh	r3, [r3, #0]
 8003888:	4618      	mov	r0, r3
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	3304      	adds	r3, #4
 800388e:	881b      	ldrh	r3, [r3, #0]
 8003890:	fb00 f303 	mul.w	r3, r0, r3
 8003894:	1acb      	subs	r3, r1, r3
 8003896:	68b9      	ldr	r1, [r7, #8]
 8003898:	3108      	adds	r1, #8
 800389a:	8849      	ldrh	r1, [r1, #2]
 800389c:	fb01 f303 	mul.w	r3, r1, r3
								                ( pScreenSample [ 0 ] .x * pDisplayCoordinate [ 2 ] .x - pScreenSample [ 2 ] .x * pDisplayCoordinate [ 0 ] .x ) * pScreenSample [ 1 ] .y +
 80038a0:	4413      	add	r3, r2
		pCalibrationFactor -> Cn =  ( pScreenSample [ 2 ] .x * pDisplayCoordinate [ 1 ] .x - pScreenSample [ 1 ] .x * pDisplayCoordinate [ 2 ] .x ) * pScreenSample [ 0 ] .y +
 80038a2:	4618      	mov	r0, r3
 80038a4:	f7fc fe1a 	bl	80004dc <__aeabi_i2d>
 80038a8:	4602      	mov	r2, r0
 80038aa:	460b      	mov	r3, r1
 80038ac:	6879      	ldr	r1, [r7, #4]
 80038ae:	e9c1 2304 	strd	r2, r3, [r1, #16]
		
		pCalibrationFactor -> Dn =  ( ( pDisplayCoordinate [ 0 ] .y - pDisplayCoordinate [ 2 ] .y ) *  ( pScreenSample [ 1 ] .y - pScreenSample [ 2 ] .y ) ) - 
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	885b      	ldrh	r3, [r3, #2]
 80038b6:	461a      	mov	r2, r3
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	3308      	adds	r3, #8
 80038bc:	885b      	ldrh	r3, [r3, #2]
 80038be:	1ad3      	subs	r3, r2, r3
 80038c0:	68ba      	ldr	r2, [r7, #8]
 80038c2:	3204      	adds	r2, #4
 80038c4:	8852      	ldrh	r2, [r2, #2]
 80038c6:	4611      	mov	r1, r2
 80038c8:	68ba      	ldr	r2, [r7, #8]
 80038ca:	3208      	adds	r2, #8
 80038cc:	8852      	ldrh	r2, [r2, #2]
 80038ce:	1a8a      	subs	r2, r1, r2
 80038d0:	fb03 f202 	mul.w	r2, r3, r2
								                ( ( pDisplayCoordinate [ 1 ] .y - pDisplayCoordinate [ 2 ] .y ) *  ( pScreenSample [ 0 ] .y - pScreenSample [ 2 ] .y ) ) ;
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	3304      	adds	r3, #4
 80038d8:	885b      	ldrh	r3, [r3, #2]
 80038da:	4619      	mov	r1, r3
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	3308      	adds	r3, #8
 80038e0:	885b      	ldrh	r3, [r3, #2]
 80038e2:	1acb      	subs	r3, r1, r3
 80038e4:	68b9      	ldr	r1, [r7, #8]
 80038e6:	8849      	ldrh	r1, [r1, #2]
 80038e8:	4608      	mov	r0, r1
 80038ea:	68b9      	ldr	r1, [r7, #8]
 80038ec:	3108      	adds	r1, #8
 80038ee:	8849      	ldrh	r1, [r1, #2]
 80038f0:	1a41      	subs	r1, r0, r1
 80038f2:	fb01 f303 	mul.w	r3, r1, r3
		pCalibrationFactor -> Dn =  ( ( pDisplayCoordinate [ 0 ] .y - pDisplayCoordinate [ 2 ] .y ) *  ( pScreenSample [ 1 ] .y - pScreenSample [ 2 ] .y ) ) - 
 80038f6:	1ad3      	subs	r3, r2, r3
 80038f8:	4618      	mov	r0, r3
 80038fa:	f7fc fdef 	bl	80004dc <__aeabi_i2d>
 80038fe:	4602      	mov	r2, r0
 8003900:	460b      	mov	r3, r1
 8003902:	6879      	ldr	r1, [r7, #4]
 8003904:	e9c1 2306 	strd	r2, r3, [r1, #24]
		
		pCalibrationFactor -> En =  ( ( pScreenSample [ 0 ] .x - pScreenSample [ 2 ] .x ) *  ( pDisplayCoordinate [ 1 ] .y - pDisplayCoordinate [ 2 ] .y ) ) - 
 8003908:	68bb      	ldr	r3, [r7, #8]
 800390a:	881b      	ldrh	r3, [r3, #0]
 800390c:	461a      	mov	r2, r3
 800390e:	68bb      	ldr	r3, [r7, #8]
 8003910:	3308      	adds	r3, #8
 8003912:	881b      	ldrh	r3, [r3, #0]
 8003914:	1ad3      	subs	r3, r2, r3
 8003916:	68fa      	ldr	r2, [r7, #12]
 8003918:	3204      	adds	r2, #4
 800391a:	8852      	ldrh	r2, [r2, #2]
 800391c:	4611      	mov	r1, r2
 800391e:	68fa      	ldr	r2, [r7, #12]
 8003920:	3208      	adds	r2, #8
 8003922:	8852      	ldrh	r2, [r2, #2]
 8003924:	1a8a      	subs	r2, r1, r2
 8003926:	fb03 f202 	mul.w	r2, r3, r2
								                ( ( pDisplayCoordinate [ 0 ] .y - pDisplayCoordinate [ 2 ] .y ) *  ( pScreenSample [ 1 ] .x - pScreenSample [ 2 ] .x ) ) ;
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	885b      	ldrh	r3, [r3, #2]
 800392e:	4619      	mov	r1, r3
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	3308      	adds	r3, #8
 8003934:	885b      	ldrh	r3, [r3, #2]
 8003936:	1acb      	subs	r3, r1, r3
 8003938:	68b9      	ldr	r1, [r7, #8]
 800393a:	3104      	adds	r1, #4
 800393c:	8809      	ldrh	r1, [r1, #0]
 800393e:	4608      	mov	r0, r1
 8003940:	68b9      	ldr	r1, [r7, #8]
 8003942:	3108      	adds	r1, #8
 8003944:	8809      	ldrh	r1, [r1, #0]
 8003946:	1a41      	subs	r1, r0, r1
 8003948:	fb01 f303 	mul.w	r3, r1, r3
		pCalibrationFactor -> En =  ( ( pScreenSample [ 0 ] .x - pScreenSample [ 2 ] .x ) *  ( pDisplayCoordinate [ 1 ] .y - pDisplayCoordinate [ 2 ] .y ) ) - 
 800394c:	1ad3      	subs	r3, r2, r3
 800394e:	4618      	mov	r0, r3
 8003950:	f7fc fdc4 	bl	80004dc <__aeabi_i2d>
 8003954:	4602      	mov	r2, r0
 8003956:	460b      	mov	r3, r1
 8003958:	6879      	ldr	r1, [r7, #4]
 800395a:	e9c1 2308 	strd	r2, r3, [r1, #32]
		

		pCalibrationFactor -> Fn =  ( pScreenSample [ 2 ] .x * pDisplayCoordinate [ 1 ] .y - pScreenSample [ 1 ] .x * pDisplayCoordinate [ 2 ] .y ) * pScreenSample [ 0 ] .y +
 800395e:	68bb      	ldr	r3, [r7, #8]
 8003960:	3308      	adds	r3, #8
 8003962:	881b      	ldrh	r3, [r3, #0]
 8003964:	461a      	mov	r2, r3
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	3304      	adds	r3, #4
 800396a:	885b      	ldrh	r3, [r3, #2]
 800396c:	fb03 f202 	mul.w	r2, r3, r2
 8003970:	68bb      	ldr	r3, [r7, #8]
 8003972:	3304      	adds	r3, #4
 8003974:	881b      	ldrh	r3, [r3, #0]
 8003976:	4619      	mov	r1, r3
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	3308      	adds	r3, #8
 800397c:	885b      	ldrh	r3, [r3, #2]
 800397e:	fb01 f303 	mul.w	r3, r1, r3
 8003982:	1ad3      	subs	r3, r2, r3
 8003984:	68ba      	ldr	r2, [r7, #8]
 8003986:	8852      	ldrh	r2, [r2, #2]
 8003988:	fb03 f202 	mul.w	r2, r3, r2
								                ( pScreenSample [ 0 ] .x * pDisplayCoordinate [ 2 ] .y - pScreenSample [ 2 ] .x * pDisplayCoordinate [ 0 ] .y ) * pScreenSample [ 1 ] .y +
 800398c:	68bb      	ldr	r3, [r7, #8]
 800398e:	881b      	ldrh	r3, [r3, #0]
 8003990:	4619      	mov	r1, r3
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	3308      	adds	r3, #8
 8003996:	885b      	ldrh	r3, [r3, #2]
 8003998:	fb03 f101 	mul.w	r1, r3, r1
 800399c:	68bb      	ldr	r3, [r7, #8]
 800399e:	3308      	adds	r3, #8
 80039a0:	881b      	ldrh	r3, [r3, #0]
 80039a2:	4618      	mov	r0, r3
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	885b      	ldrh	r3, [r3, #2]
 80039a8:	fb00 f303 	mul.w	r3, r0, r3
 80039ac:	1acb      	subs	r3, r1, r3
 80039ae:	68b9      	ldr	r1, [r7, #8]
 80039b0:	3104      	adds	r1, #4
 80039b2:	8849      	ldrh	r1, [r1, #2]
 80039b4:	fb01 f303 	mul.w	r3, r1, r3
		pCalibrationFactor -> Fn =  ( pScreenSample [ 2 ] .x * pDisplayCoordinate [ 1 ] .y - pScreenSample [ 1 ] .x * pDisplayCoordinate [ 2 ] .y ) * pScreenSample [ 0 ] .y +
 80039b8:	441a      	add	r2, r3
								                ( pScreenSample [ 1 ] .x * pDisplayCoordinate [ 0 ] .y - pScreenSample [ 0 ] .x * pDisplayCoordinate [ 1 ] .y ) * pScreenSample [ 2 ] .y;
 80039ba:	68bb      	ldr	r3, [r7, #8]
 80039bc:	3304      	adds	r3, #4
 80039be:	881b      	ldrh	r3, [r3, #0]
 80039c0:	4619      	mov	r1, r3
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	885b      	ldrh	r3, [r3, #2]
 80039c6:	fb03 f101 	mul.w	r1, r3, r1
 80039ca:	68bb      	ldr	r3, [r7, #8]
 80039cc:	881b      	ldrh	r3, [r3, #0]
 80039ce:	4618      	mov	r0, r3
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	3304      	adds	r3, #4
 80039d4:	885b      	ldrh	r3, [r3, #2]
 80039d6:	fb00 f303 	mul.w	r3, r0, r3
 80039da:	1acb      	subs	r3, r1, r3
 80039dc:	68b9      	ldr	r1, [r7, #8]
 80039de:	3108      	adds	r1, #8
 80039e0:	8849      	ldrh	r1, [r1, #2]
 80039e2:	fb01 f303 	mul.w	r3, r1, r3
								                ( pScreenSample [ 0 ] .x * pDisplayCoordinate [ 2 ] .y - pScreenSample [ 2 ] .x * pDisplayCoordinate [ 0 ] .y ) * pScreenSample [ 1 ] .y +
 80039e6:	4413      	add	r3, r2
		pCalibrationFactor -> Fn =  ( pScreenSample [ 2 ] .x * pDisplayCoordinate [ 1 ] .y - pScreenSample [ 1 ] .x * pDisplayCoordinate [ 2 ] .y ) * pScreenSample [ 0 ] .y +
 80039e8:	4618      	mov	r0, r3
 80039ea:	f7fc fd77 	bl	80004dc <__aeabi_i2d>
 80039ee:	4602      	mov	r2, r0
 80039f0:	460b      	mov	r3, r1
 80039f2:	6879      	ldr	r1, [r7, #4]
 80039f4:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
			
	}
	
	
	return ucRet;
 80039f8:	7dfb      	ldrb	r3, [r7, #23]
	
	
}
 80039fa:	4618      	mov	r0, r3
 80039fc:	3718      	adds	r7, #24
 80039fe:	46bd      	mov	sp, r7
 8003a00:	bd80      	pop	{r7, pc}
	...

08003a04 <XPT2046_Touch_Calibrate>:



uint8_t XPT2046_Touch_Calibrate ( void )
{
 8003a04:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003a08:	b0a0      	sub	sp, #128	; 0x80
 8003a0a:	af02      	add	r7, sp, #8
		uint8_t i;
		
		char cStr [ 10 ];
		
    uint16_t usScreenWidth, usScreenHeigth;
		uint16_t usTest_x = 0, usTest_y = 0, usGap_x = 0, usGap_y = 0;
 8003a0c:	2300      	movs	r3, #0
 8003a0e:	f8a7 3074 	strh.w	r3, [r7, #116]	; 0x74
 8003a12:	2300      	movs	r3, #0
 8003a14:	f8a7 3072 	strh.w	r3, [r7, #114]	; 0x72
 8003a18:	2300      	movs	r3, #0
 8003a1a:	f8a7 3070 	strh.w	r3, [r7, #112]	; 0x70
 8003a1e:	2300      	movs	r3, #0
 8003a20:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
		
	  char * pStr = 0;
 8003a24:	2300      	movs	r3, #0
 8003a26:	66bb      	str	r3, [r7, #104]	; 0x68
	  
	  strType_XPT2046_Calibration CalibrationFactor;
    		

		#if ( macXPT2046_Coordinate_GramScan == 1 ) || ( macXPT2046_Coordinate_GramScan == 4 )
	    usScreenWidth = LCD_Default_Max_Width;
 8003a28:	23f0      	movs	r3, #240	; 0xf0
 8003a2a:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
	    usScreenHeigth = LCD_Default_Max_Heigth;
 8003a2e:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8003a32:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
	
	  #endif
		
		

		strCrossCoordinate [ 0 ] .x = usScreenWidth >> 2;
 8003a36:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8003a3a:	089b      	lsrs	r3, r3, #2
 8003a3c:	b29b      	uxth	r3, r3
 8003a3e:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
		strCrossCoordinate [ 0 ] .y = usScreenHeigth >> 2;
 8003a42:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8003a46:	089b      	lsrs	r3, r3, #2
 8003a48:	b29b      	uxth	r3, r3
 8003a4a:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
		
		strCrossCoordinate [ 1 ] .x = strCrossCoordinate [ 0 ] .x;
 8003a4e:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8003a52:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
		strCrossCoordinate [ 1 ] .y = ( usScreenHeigth * 3 ) >> 2;
 8003a56:	f8b7 2064 	ldrh.w	r2, [r7, #100]	; 0x64
 8003a5a:	4613      	mov	r3, r2
 8003a5c:	005b      	lsls	r3, r3, #1
 8003a5e:	4413      	add	r3, r2
 8003a60:	109b      	asrs	r3, r3, #2
 8003a62:	b29b      	uxth	r3, r3
 8003a64:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
		
		strCrossCoordinate [ 2 ] .x = ( usScreenWidth * 3 ) >> 2;
 8003a68:	f8b7 2066 	ldrh.w	r2, [r7, #102]	; 0x66
 8003a6c:	4613      	mov	r3, r2
 8003a6e:	005b      	lsls	r3, r3, #1
 8003a70:	4413      	add	r3, r2
 8003a72:	109b      	asrs	r3, r3, #2
 8003a74:	b29b      	uxth	r3, r3
 8003a76:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
		strCrossCoordinate [ 2 ] .y = strCrossCoordinate [ 1 ] .y;
 8003a7a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8003a7e:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
		
		strCrossCoordinate [ 3 ] .x = strCrossCoordinate [ 2 ] .x;
 8003a82:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8003a86:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
		strCrossCoordinate [ 3 ] .y = strCrossCoordinate [ 0 ] .y;		
 8003a8a:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8003a8e:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
	  	
			
		LCD_GramScan (1 );
 8003a92:	2001      	movs	r0, #1
 8003a94:	f7fd ffc8 	bl	8001a28 <LCD_GramScan>
		
		
		for ( i = 0; i < 4; i ++ )
 8003a98:	2300      	movs	r3, #0
 8003a9a:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8003a9e:	e066      	b.n	8003b6e <XPT2046_Touch_Calibrate+0x16a>
		{ 
			LCD_Clear ( 0, 0, usScreenWidth, usScreenHeigth, BACKGROUND );       
 8003aa0:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8003aa4:	f8b7 2066 	ldrh.w	r2, [r7, #102]	; 0x66
 8003aa8:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8003aac:	9100      	str	r1, [sp, #0]
 8003aae:	2100      	movs	r1, #0
 8003ab0:	2000      	movs	r0, #0
 8003ab2:	f7fd fe5c 	bl	800176e <LCD_Clear>
			
			pStr = "Touch Calibrate ......";			
 8003ab6:	4bc6      	ldr	r3, [pc, #792]	; (8003dd0 <XPT2046_Touch_Calibrate+0x3cc>)
 8003ab8:	66bb      	str	r3, [r7, #104]	; 0x68
      LCD_DrawString_Color ( ( usScreenWidth - ( strlen ( pStr ) - 7 ) * WIDTH_EN_CHAR ) >> 1, usScreenHeigth >> 1, pStr, BACKGROUND, RED );			
 8003aba:	f8b7 4066 	ldrh.w	r4, [r7, #102]	; 0x66
 8003abe:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8003ac0:	f7fc fbb2 	bl	8000228 <strlen>
 8003ac4:	4603      	mov	r3, r0
 8003ac6:	3b07      	subs	r3, #7
 8003ac8:	00db      	lsls	r3, r3, #3
 8003aca:	1ae3      	subs	r3, r4, r3
 8003acc:	085b      	lsrs	r3, r3, #1
 8003ace:	b298      	uxth	r0, r3
 8003ad0:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8003ad4:	085b      	lsrs	r3, r3, #1
 8003ad6:	b299      	uxth	r1, r3
 8003ad8:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8003adc:	9300      	str	r3, [sp, #0]
 8003ade:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003ae2:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8003ae4:	f7fd ff6a 	bl	80019bc <LCD_DrawString_Color>
		
			sprintf ( cStr, "%d", i + 1 );
 8003ae8:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8003aec:	1c5a      	adds	r2, r3, #1
 8003aee:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8003af2:	49b8      	ldr	r1, [pc, #736]	; (8003dd4 <XPT2046_Touch_Calibrate+0x3d0>)
 8003af4:	4618      	mov	r0, r3
 8003af6:	f00b fb1d 	bl	800f134 <siprintf>
			LCD_DrawString_Color ( usScreenWidth >> 1, ( usScreenHeigth >> 1 ) - HEIGHT_EN_CHAR, cStr, BACKGROUND, RED );
 8003afa:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8003afe:	085b      	lsrs	r3, r3, #1
 8003b00:	b298      	uxth	r0, r3
 8003b02:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8003b06:	085b      	lsrs	r3, r3, #1
 8003b08:	b29b      	uxth	r3, r3
 8003b0a:	3b10      	subs	r3, #16
 8003b0c:	b299      	uxth	r1, r3
 8003b0e:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8003b12:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8003b16:	9300      	str	r3, [sp, #0]
 8003b18:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003b1c:	f7fd ff4e 	bl	80019bc <LCD_DrawString_Color>
		
			XPT2046_DelayUS ( 100000 );		                                                   
 8003b20:	48ad      	ldr	r0, [pc, #692]	; (8003dd8 <XPT2046_Touch_Calibrate+0x3d4>)
 8003b22:	f7ff fc03 	bl	800332c <XPT2046_DelayUS>
			
			LCD_DrawCross ( strCrossCoordinate [ i ] .x, strCrossCoordinate [ i ] .y );  
 8003b26:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8003b2a:	009b      	lsls	r3, r3, #2
 8003b2c:	3378      	adds	r3, #120	; 0x78
 8003b2e:	443b      	add	r3, r7
 8003b30:	f833 2c30 	ldrh.w	r2, [r3, #-48]
 8003b34:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8003b38:	009b      	lsls	r3, r3, #2
 8003b3a:	3378      	adds	r3, #120	; 0x78
 8003b3c:	443b      	add	r3, r7
 8003b3e:	f833 3c2e 	ldrh.w	r3, [r3, #-46]
 8003b42:	4619      	mov	r1, r3
 8003b44:	4610      	mov	r0, r2
 8003b46:	f7fd ff17 	bl	8001978 <LCD_DrawCross>

			while ( ! XPT2046_ReadAdc_Smooth_XY ( & strScreenSample [ i ] ) );         
 8003b4a:	bf00      	nop
 8003b4c:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8003b50:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8003b54:	009b      	lsls	r3, r3, #2
 8003b56:	4413      	add	r3, r2
 8003b58:	4618      	mov	r0, r3
 8003b5a:	f7ff fcaf 	bl	80034bc <XPT2046_ReadAdc_Smooth_XY>
 8003b5e:	4603      	mov	r3, r0
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d0f3      	beq.n	8003b4c <XPT2046_Touch_Calibrate+0x148>
		for ( i = 0; i < 4; i ++ )
 8003b64:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8003b68:	3301      	adds	r3, #1
 8003b6a:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8003b6e:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8003b72:	2b03      	cmp	r3, #3
 8003b74:	d994      	bls.n	8003aa0 <XPT2046_Touch_Calibrate+0x9c>

		}
		
		
		XPT2046_Calculate_CalibrationFactor ( strCrossCoordinate, strScreenSample, & CalibrationFactor ) ;  	 
 8003b76:	463a      	mov	r2, r7
 8003b78:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8003b7c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003b80:	4618      	mov	r0, r3
 8003b82:	f7ff fdb1 	bl	80036e8 <XPT2046_Calculate_CalibrationFactor>
		
		if ( CalibrationFactor .Divider == 0 ) goto Failure;
 8003b86:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8003b8a:	f04f 0200 	mov.w	r2, #0
 8003b8e:	f04f 0300 	mov.w	r3, #0
 8003b92:	f7fc ff75 	bl	8000a80 <__aeabi_dcmpeq>
 8003b96:	4603      	mov	r3, r0
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	f040 8116 	bne.w	8003dca <XPT2046_Touch_Calibrate+0x3c6>
		
			
		usTest_x = ( ( CalibrationFactor .An * strScreenSample [ 3 ] .x ) + ( CalibrationFactor .Bn * strScreenSample [ 3 ] .y ) + CalibrationFactor .Cn ) / CalibrationFactor .Divider;		
 8003b9e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003ba2:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8003ba6:	4618      	mov	r0, r3
 8003ba8:	f7fc fc98 	bl	80004dc <__aeabi_i2d>
 8003bac:	4602      	mov	r2, r0
 8003bae:	460b      	mov	r3, r1
 8003bb0:	4620      	mov	r0, r4
 8003bb2:	4629      	mov	r1, r5
 8003bb4:	f7fc fcfc 	bl	80005b0 <__aeabi_dmul>
 8003bb8:	4602      	mov	r2, r0
 8003bba:	460b      	mov	r3, r1
 8003bbc:	4690      	mov	r8, r2
 8003bbe:	4699      	mov	r9, r3
 8003bc0:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003bc4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8003bc8:	4618      	mov	r0, r3
 8003bca:	f7fc fc87 	bl	80004dc <__aeabi_i2d>
 8003bce:	4602      	mov	r2, r0
 8003bd0:	460b      	mov	r3, r1
 8003bd2:	4620      	mov	r0, r4
 8003bd4:	4629      	mov	r1, r5
 8003bd6:	f7fc fceb 	bl	80005b0 <__aeabi_dmul>
 8003bda:	4602      	mov	r2, r0
 8003bdc:	460b      	mov	r3, r1
 8003bde:	4640      	mov	r0, r8
 8003be0:	4649      	mov	r1, r9
 8003be2:	f7fc fb2f 	bl	8000244 <__adddf3>
 8003be6:	4602      	mov	r2, r0
 8003be8:	460b      	mov	r3, r1
 8003bea:	4610      	mov	r0, r2
 8003bec:	4619      	mov	r1, r3
 8003bee:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003bf2:	f7fc fb27 	bl	8000244 <__adddf3>
 8003bf6:	4602      	mov	r2, r0
 8003bf8:	460b      	mov	r3, r1
 8003bfa:	4610      	mov	r0, r2
 8003bfc:	4619      	mov	r1, r3
 8003bfe:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8003c02:	f7fc fdff 	bl	8000804 <__aeabi_ddiv>
 8003c06:	4602      	mov	r2, r0
 8003c08:	460b      	mov	r3, r1
 8003c0a:	4610      	mov	r0, r2
 8003c0c:	4619      	mov	r1, r3
 8003c0e:	f7fc ffa7 	bl	8000b60 <__aeabi_d2uiz>
 8003c12:	4603      	mov	r3, r0
 8003c14:	f8a7 3074 	strh.w	r3, [r7, #116]	; 0x74
		usTest_y = ( ( CalibrationFactor .Dn * strScreenSample [ 3 ] .x ) + ( CalibrationFactor .En * strScreenSample [ 3 ] .y ) + CalibrationFactor .Fn ) / CalibrationFactor .Divider;   
 8003c18:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 8003c1c:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8003c20:	4618      	mov	r0, r3
 8003c22:	f7fc fc5b 	bl	80004dc <__aeabi_i2d>
 8003c26:	4602      	mov	r2, r0
 8003c28:	460b      	mov	r3, r1
 8003c2a:	4620      	mov	r0, r4
 8003c2c:	4629      	mov	r1, r5
 8003c2e:	f7fc fcbf 	bl	80005b0 <__aeabi_dmul>
 8003c32:	4602      	mov	r2, r0
 8003c34:	460b      	mov	r3, r1
 8003c36:	4690      	mov	r8, r2
 8003c38:	4699      	mov	r9, r3
 8003c3a:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8003c3e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8003c42:	4618      	mov	r0, r3
 8003c44:	f7fc fc4a 	bl	80004dc <__aeabi_i2d>
 8003c48:	4602      	mov	r2, r0
 8003c4a:	460b      	mov	r3, r1
 8003c4c:	4620      	mov	r0, r4
 8003c4e:	4629      	mov	r1, r5
 8003c50:	f7fc fcae 	bl	80005b0 <__aeabi_dmul>
 8003c54:	4602      	mov	r2, r0
 8003c56:	460b      	mov	r3, r1
 8003c58:	4640      	mov	r0, r8
 8003c5a:	4649      	mov	r1, r9
 8003c5c:	f7fc faf2 	bl	8000244 <__adddf3>
 8003c60:	4602      	mov	r2, r0
 8003c62:	460b      	mov	r3, r1
 8003c64:	4610      	mov	r0, r2
 8003c66:	4619      	mov	r1, r3
 8003c68:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003c6c:	f7fc faea 	bl	8000244 <__adddf3>
 8003c70:	4602      	mov	r2, r0
 8003c72:	460b      	mov	r3, r1
 8003c74:	4610      	mov	r0, r2
 8003c76:	4619      	mov	r1, r3
 8003c78:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8003c7c:	f7fc fdc2 	bl	8000804 <__aeabi_ddiv>
 8003c80:	4602      	mov	r2, r0
 8003c82:	460b      	mov	r3, r1
 8003c84:	4610      	mov	r0, r2
 8003c86:	4619      	mov	r1, r3
 8003c88:	f7fc ff6a 	bl	8000b60 <__aeabi_d2uiz>
 8003c8c:	4603      	mov	r3, r0
 8003c8e:	f8a7 3072 	strh.w	r3, [r7, #114]	; 0x72
		
		usGap_x = ( usTest_x > strCrossCoordinate [ 3 ] .x ) ? ( usTest_x - strCrossCoordinate [ 3 ] .x ) : ( strCrossCoordinate [ 3 ] .x - usTest_x );  
 8003c92:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8003c96:	f8b7 2074 	ldrh.w	r2, [r7, #116]	; 0x74
 8003c9a:	429a      	cmp	r2, r3
 8003c9c:	d906      	bls.n	8003cac <XPT2046_Touch_Calibrate+0x2a8>
 8003c9e:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8003ca2:	f8b7 2074 	ldrh.w	r2, [r7, #116]	; 0x74
 8003ca6:	1ad3      	subs	r3, r2, r3
 8003ca8:	b29b      	uxth	r3, r3
 8003caa:	e005      	b.n	8003cb8 <XPT2046_Touch_Calibrate+0x2b4>
 8003cac:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 8003cb0:	f8b7 3074 	ldrh.w	r3, [r7, #116]	; 0x74
 8003cb4:	1ad3      	subs	r3, r2, r3
 8003cb6:	b29b      	uxth	r3, r3
 8003cb8:	f8a7 3070 	strh.w	r3, [r7, #112]	; 0x70
		usGap_y = ( usTest_y > strCrossCoordinate [ 3 ] .y ) ? ( usTest_y - strCrossCoordinate [ 3 ] .y ) : ( strCrossCoordinate [ 3 ] .y - usTest_y );  
 8003cbc:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8003cc0:	f8b7 2072 	ldrh.w	r2, [r7, #114]	; 0x72
 8003cc4:	429a      	cmp	r2, r3
 8003cc6:	d906      	bls.n	8003cd6 <XPT2046_Touch_Calibrate+0x2d2>
 8003cc8:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8003ccc:	f8b7 2072 	ldrh.w	r2, [r7, #114]	; 0x72
 8003cd0:	1ad3      	subs	r3, r2, r3
 8003cd2:	b29b      	uxth	r3, r3
 8003cd4:	e005      	b.n	8003ce2 <XPT2046_Touch_Calibrate+0x2de>
 8003cd6:	f8b7 2056 	ldrh.w	r2, [r7, #86]	; 0x56
 8003cda:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 8003cde:	1ad3      	subs	r3, r2, r3
 8003ce0:	b29b      	uxth	r3, r3
 8003ce2:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
		
    if ( ( usGap_x > 10 ) || ( usGap_y > 10 ) ) goto Failure;       
 8003ce6:	f8b7 3070 	ldrh.w	r3, [r7, #112]	; 0x70
 8003cea:	2b0a      	cmp	r3, #10
 8003cec:	d87c      	bhi.n	8003de8 <XPT2046_Touch_Calibrate+0x3e4>
 8003cee:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8003cf2:	2b0a      	cmp	r3, #10
 8003cf4:	d878      	bhi.n	8003de8 <XPT2046_Touch_Calibrate+0x3e4>
		

		strXPT2046_TouchPara .dX_X = ( CalibrationFactor .An * 1.0 ) / CalibrationFactor .Divider;
 8003cf6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003cfa:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8003cfe:	f7fc fd81 	bl	8000804 <__aeabi_ddiv>
 8003d02:	4602      	mov	r2, r0
 8003d04:	460b      	mov	r3, r1
 8003d06:	4935      	ldr	r1, [pc, #212]	; (8003ddc <XPT2046_Touch_Calibrate+0x3d8>)
 8003d08:	e9c1 2300 	strd	r2, r3, [r1]
		strXPT2046_TouchPara .dX_Y = ( CalibrationFactor .Bn * 1.0 ) / CalibrationFactor .Divider;
 8003d0c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003d10:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8003d14:	f7fc fd76 	bl	8000804 <__aeabi_ddiv>
 8003d18:	4602      	mov	r2, r0
 8003d1a:	460b      	mov	r3, r1
 8003d1c:	492f      	ldr	r1, [pc, #188]	; (8003ddc <XPT2046_Touch_Calibrate+0x3d8>)
 8003d1e:	e9c1 2302 	strd	r2, r3, [r1, #8]
		strXPT2046_TouchPara .dX   = ( CalibrationFactor .Cn * 1.0 ) / CalibrationFactor .Divider;
 8003d22:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003d26:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8003d2a:	f7fc fd6b 	bl	8000804 <__aeabi_ddiv>
 8003d2e:	4602      	mov	r2, r0
 8003d30:	460b      	mov	r3, r1
 8003d32:	492a      	ldr	r1, [pc, #168]	; (8003ddc <XPT2046_Touch_Calibrate+0x3d8>)
 8003d34:	e9c1 2304 	strd	r2, r3, [r1, #16]
		
		strXPT2046_TouchPara .dY_X = ( CalibrationFactor .Dn * 1.0 ) / CalibrationFactor .Divider;
 8003d38:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8003d3c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8003d40:	f7fc fd60 	bl	8000804 <__aeabi_ddiv>
 8003d44:	4602      	mov	r2, r0
 8003d46:	460b      	mov	r3, r1
 8003d48:	4924      	ldr	r1, [pc, #144]	; (8003ddc <XPT2046_Touch_Calibrate+0x3d8>)
 8003d4a:	e9c1 2306 	strd	r2, r3, [r1, #24]
		strXPT2046_TouchPara .dY_Y = ( CalibrationFactor .En * 1.0 ) / CalibrationFactor .Divider;
 8003d4e:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8003d52:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8003d56:	f7fc fd55 	bl	8000804 <__aeabi_ddiv>
 8003d5a:	4602      	mov	r2, r0
 8003d5c:	460b      	mov	r3, r1
 8003d5e:	491f      	ldr	r1, [pc, #124]	; (8003ddc <XPT2046_Touch_Calibrate+0x3d8>)
 8003d60:	e9c1 2308 	strd	r2, r3, [r1, #32]
		strXPT2046_TouchPara .dY   = ( CalibrationFactor .Fn * 1.0 ) / CalibrationFactor .Divider;
 8003d64:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8003d68:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8003d6c:	f7fc fd4a 	bl	8000804 <__aeabi_ddiv>
 8003d70:	4602      	mov	r2, r0
 8003d72:	460b      	mov	r3, r1
 8003d74:	4919      	ldr	r1, [pc, #100]	; (8003ddc <XPT2046_Touch_Calibrate+0x3d8>)
 8003d76:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
	

	#endif
	
	
	LCD_Clear ( 0, 0, usScreenWidth, usScreenHeigth, BACKGROUND );
 8003d7a:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8003d7e:	f8b7 2066 	ldrh.w	r2, [r7, #102]	; 0x66
 8003d82:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8003d86:	9100      	str	r1, [sp, #0]
 8003d88:	2100      	movs	r1, #0
 8003d8a:	2000      	movs	r0, #0
 8003d8c:	f7fd fcef 	bl	800176e <LCD_Clear>
	
	pStr = "Calibrate Succed";			
 8003d90:	4b13      	ldr	r3, [pc, #76]	; (8003de0 <XPT2046_Touch_Calibrate+0x3dc>)
 8003d92:	66bb      	str	r3, [r7, #104]	; 0x68
	LCD_DrawString_Color ( ( usScreenWidth - strlen ( pStr ) * WIDTH_EN_CHAR ) >> 1, usScreenHeigth >> 1, pStr, BACKGROUND, RED );	
 8003d94:	f8b7 4066 	ldrh.w	r4, [r7, #102]	; 0x66
 8003d98:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8003d9a:	f7fc fa45 	bl	8000228 <strlen>
 8003d9e:	4603      	mov	r3, r0
 8003da0:	00db      	lsls	r3, r3, #3
 8003da2:	1ae3      	subs	r3, r4, r3
 8003da4:	085b      	lsrs	r3, r3, #1
 8003da6:	b298      	uxth	r0, r3
 8003da8:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8003dac:	085b      	lsrs	r3, r3, #1
 8003dae:	b299      	uxth	r1, r3
 8003db0:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8003db4:	9300      	str	r3, [sp, #0]
 8003db6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003dba:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8003dbc:	f7fd fdfe 	bl	80019bc <LCD_DrawString_Color>

  XPT2046_DelayUS ( 200000 );
 8003dc0:	4808      	ldr	r0, [pc, #32]	; (8003de4 <XPT2046_Touch_Calibrate+0x3e0>)
 8003dc2:	f7ff fab3 	bl	800332c <XPT2046_DelayUS>

	return 1;    
 8003dc6:	2301      	movs	r3, #1
 8003dc8:	e050      	b.n	8003e6c <XPT2046_Touch_Calibrate+0x468>
		if ( CalibrationFactor .Divider == 0 ) goto Failure;
 8003dca:	bf00      	nop
 8003dcc:	e00d      	b.n	8003dea <XPT2046_Touch_Calibrate+0x3e6>
 8003dce:	bf00      	nop
 8003dd0:	08011754 	.word	0x08011754
 8003dd4:	0801176c 	.word	0x0801176c
 8003dd8:	000186a0 	.word	0x000186a0
 8003ddc:	20000008 	.word	0x20000008
 8003de0:	08011770 	.word	0x08011770
 8003de4:	00030d40 	.word	0x00030d40
    if ( ( usGap_x > 10 ) || ( usGap_y > 10 ) ) goto Failure;       
 8003de8:	bf00      	nop
	

	Failure:
	
	LCD_Clear ( 0, 0, usScreenWidth, usScreenHeigth, BACKGROUND ); 
 8003dea:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8003dee:	f8b7 2066 	ldrh.w	r2, [r7, #102]	; 0x66
 8003df2:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8003df6:	9100      	str	r1, [sp, #0]
 8003df8:	2100      	movs	r1, #0
 8003dfa:	2000      	movs	r0, #0
 8003dfc:	f7fd fcb7 	bl	800176e <LCD_Clear>
	
	pStr = "Calibrate fail";			
 8003e00:	4b1d      	ldr	r3, [pc, #116]	; (8003e78 <XPT2046_Touch_Calibrate+0x474>)
 8003e02:	66bb      	str	r3, [r7, #104]	; 0x68
	LCD_DrawString_Color ( ( usScreenWidth - strlen ( pStr ) * WIDTH_EN_CHAR ) >> 1, usScreenHeigth >> 1, pStr, BACKGROUND, RED );	
 8003e04:	f8b7 4066 	ldrh.w	r4, [r7, #102]	; 0x66
 8003e08:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8003e0a:	f7fc fa0d 	bl	8000228 <strlen>
 8003e0e:	4603      	mov	r3, r0
 8003e10:	00db      	lsls	r3, r3, #3
 8003e12:	1ae3      	subs	r3, r4, r3
 8003e14:	085b      	lsrs	r3, r3, #1
 8003e16:	b298      	uxth	r0, r3
 8003e18:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8003e1c:	085b      	lsrs	r3, r3, #1
 8003e1e:	b299      	uxth	r1, r3
 8003e20:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8003e24:	9300      	str	r3, [sp, #0]
 8003e26:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003e2a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8003e2c:	f7fd fdc6 	bl	80019bc <LCD_DrawString_Color>

	pStr = "try again";			
 8003e30:	4b12      	ldr	r3, [pc, #72]	; (8003e7c <XPT2046_Touch_Calibrate+0x478>)
 8003e32:	66bb      	str	r3, [r7, #104]	; 0x68
	LCD_DrawString_Color ( ( usScreenWidth - strlen ( pStr ) * WIDTH_EN_CHAR ) >> 1, ( usScreenHeigth >> 1 ) + HEIGHT_EN_CHAR, pStr, BACKGROUND, RED );				
 8003e34:	f8b7 4066 	ldrh.w	r4, [r7, #102]	; 0x66
 8003e38:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8003e3a:	f7fc f9f5 	bl	8000228 <strlen>
 8003e3e:	4603      	mov	r3, r0
 8003e40:	00db      	lsls	r3, r3, #3
 8003e42:	1ae3      	subs	r3, r4, r3
 8003e44:	085b      	lsrs	r3, r3, #1
 8003e46:	b298      	uxth	r0, r3
 8003e48:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8003e4c:	085b      	lsrs	r3, r3, #1
 8003e4e:	b29b      	uxth	r3, r3
 8003e50:	3310      	adds	r3, #16
 8003e52:	b299      	uxth	r1, r3
 8003e54:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8003e58:	9300      	str	r3, [sp, #0]
 8003e5a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003e5e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8003e60:	f7fd fdac 	bl	80019bc <LCD_DrawString_Color>

	XPT2046_DelayUS ( 1000000 );		
 8003e64:	4806      	ldr	r0, [pc, #24]	; (8003e80 <XPT2046_Touch_Calibrate+0x47c>)
 8003e66:	f7ff fa61 	bl	800332c <XPT2046_DelayUS>
	
	return 0; 
 8003e6a:	2300      	movs	r3, #0
		
		
}
 8003e6c:	4618      	mov	r0, r3
 8003e6e:	3778      	adds	r7, #120	; 0x78
 8003e70:	46bd      	mov	sp, r7
 8003e72:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003e76:	bf00      	nop
 8003e78:	08011784 	.word	0x08011784
 8003e7c:	08011794 	.word	0x08011794
 8003e80:	000f4240 	.word	0x000f4240

08003e84 <XPT2046_Get_TouchedPoint>:

   

uint8_t XPT2046_Get_TouchedPoint ( strType_XPT2046_Coordinate * pDisplayCoordinate, strType_XPT2046_TouchPara * pTouchPara )
{
 8003e84:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003e88:	b084      	sub	sp, #16
 8003e8a:	af00      	add	r7, sp, #0
 8003e8c:	6078      	str	r0, [r7, #4]
 8003e8e:	6039      	str	r1, [r7, #0]
	uint8_t ucRet = 1;           
 8003e90:	2301      	movs	r3, #1
 8003e92:	73fb      	strb	r3, [r7, #15]
	
	strType_XPT2046_Coordinate strScreenCoordinate; 
	

  if ( XPT2046_ReadAdc_Smooth_XY ( & strScreenCoordinate ) )
 8003e94:	f107 0308 	add.w	r3, r7, #8
 8003e98:	4618      	mov	r0, r3
 8003e9a:	f7ff fb0f 	bl	80034bc <XPT2046_ReadAdc_Smooth_XY>
 8003e9e:	4603      	mov	r3, r0
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d06e      	beq.n	8003f82 <XPT2046_Get_TouchedPoint+0xfe>
  {    
		pDisplayCoordinate ->x = ( ( pTouchPara ->dX_X * strScreenCoordinate .x ) + ( pTouchPara ->dX_Y * strScreenCoordinate .y ) + pTouchPara ->dX );        
 8003ea4:	683b      	ldr	r3, [r7, #0]
 8003ea6:	e9d3 4500 	ldrd	r4, r5, [r3]
 8003eaa:	893b      	ldrh	r3, [r7, #8]
 8003eac:	4618      	mov	r0, r3
 8003eae:	f7fc fb15 	bl	80004dc <__aeabi_i2d>
 8003eb2:	4602      	mov	r2, r0
 8003eb4:	460b      	mov	r3, r1
 8003eb6:	4620      	mov	r0, r4
 8003eb8:	4629      	mov	r1, r5
 8003eba:	f7fc fb79 	bl	80005b0 <__aeabi_dmul>
 8003ebe:	4602      	mov	r2, r0
 8003ec0:	460b      	mov	r3, r1
 8003ec2:	4690      	mov	r8, r2
 8003ec4:	4699      	mov	r9, r3
 8003ec6:	683b      	ldr	r3, [r7, #0]
 8003ec8:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
 8003ecc:	897b      	ldrh	r3, [r7, #10]
 8003ece:	4618      	mov	r0, r3
 8003ed0:	f7fc fb04 	bl	80004dc <__aeabi_i2d>
 8003ed4:	4602      	mov	r2, r0
 8003ed6:	460b      	mov	r3, r1
 8003ed8:	4620      	mov	r0, r4
 8003eda:	4629      	mov	r1, r5
 8003edc:	f7fc fb68 	bl	80005b0 <__aeabi_dmul>
 8003ee0:	4602      	mov	r2, r0
 8003ee2:	460b      	mov	r3, r1
 8003ee4:	4640      	mov	r0, r8
 8003ee6:	4649      	mov	r1, r9
 8003ee8:	f7fc f9ac 	bl	8000244 <__adddf3>
 8003eec:	4602      	mov	r2, r0
 8003eee:	460b      	mov	r3, r1
 8003ef0:	4610      	mov	r0, r2
 8003ef2:	4619      	mov	r1, r3
 8003ef4:	683b      	ldr	r3, [r7, #0]
 8003ef6:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8003efa:	f7fc f9a3 	bl	8000244 <__adddf3>
 8003efe:	4602      	mov	r2, r0
 8003f00:	460b      	mov	r3, r1
 8003f02:	4610      	mov	r0, r2
 8003f04:	4619      	mov	r1, r3
 8003f06:	f7fc fe2b 	bl	8000b60 <__aeabi_d2uiz>
 8003f0a:	4603      	mov	r3, r0
 8003f0c:	b29a      	uxth	r2, r3
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	801a      	strh	r2, [r3, #0]
		pDisplayCoordinate ->y = ( ( pTouchPara ->dY_X * strScreenCoordinate .x ) + ( pTouchPara ->dY_Y * strScreenCoordinate .y ) + pTouchPara ->dY );
 8003f12:	683b      	ldr	r3, [r7, #0]
 8003f14:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8003f18:	893b      	ldrh	r3, [r7, #8]
 8003f1a:	4618      	mov	r0, r3
 8003f1c:	f7fc fade 	bl	80004dc <__aeabi_i2d>
 8003f20:	4602      	mov	r2, r0
 8003f22:	460b      	mov	r3, r1
 8003f24:	4620      	mov	r0, r4
 8003f26:	4629      	mov	r1, r5
 8003f28:	f7fc fb42 	bl	80005b0 <__aeabi_dmul>
 8003f2c:	4602      	mov	r2, r0
 8003f2e:	460b      	mov	r3, r1
 8003f30:	4690      	mov	r8, r2
 8003f32:	4699      	mov	r9, r3
 8003f34:	683b      	ldr	r3, [r7, #0]
 8003f36:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 8003f3a:	897b      	ldrh	r3, [r7, #10]
 8003f3c:	4618      	mov	r0, r3
 8003f3e:	f7fc facd 	bl	80004dc <__aeabi_i2d>
 8003f42:	4602      	mov	r2, r0
 8003f44:	460b      	mov	r3, r1
 8003f46:	4620      	mov	r0, r4
 8003f48:	4629      	mov	r1, r5
 8003f4a:	f7fc fb31 	bl	80005b0 <__aeabi_dmul>
 8003f4e:	4602      	mov	r2, r0
 8003f50:	460b      	mov	r3, r1
 8003f52:	4640      	mov	r0, r8
 8003f54:	4649      	mov	r1, r9
 8003f56:	f7fc f975 	bl	8000244 <__adddf3>
 8003f5a:	4602      	mov	r2, r0
 8003f5c:	460b      	mov	r3, r1
 8003f5e:	4610      	mov	r0, r2
 8003f60:	4619      	mov	r1, r3
 8003f62:	683b      	ldr	r3, [r7, #0]
 8003f64:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8003f68:	f7fc f96c 	bl	8000244 <__adddf3>
 8003f6c:	4602      	mov	r2, r0
 8003f6e:	460b      	mov	r3, r1
 8003f70:	4610      	mov	r0, r2
 8003f72:	4619      	mov	r1, r3
 8003f74:	f7fc fdf4 	bl	8000b60 <__aeabi_d2uiz>
 8003f78:	4603      	mov	r3, r0
 8003f7a:	b29a      	uxth	r2, r3
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	805a      	strh	r2, [r3, #2]
 8003f80:	e001      	b.n	8003f86 <XPT2046_Get_TouchedPoint+0x102>

  }
	 
	else ucRet = 0;            
 8003f82:	2300      	movs	r3, #0
 8003f84:	73fb      	strb	r3, [r7, #15]
	
	return ucRet;
 8003f86:	7bfb      	ldrb	r3, [r7, #15]
	
	
} 
 8003f88:	4618      	mov	r0, r3
 8003f8a:	3710      	adds	r7, #16
 8003f8c:	46bd      	mov	sp, r7
 8003f8e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
	...

08003f94 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003f94:	480c      	ldr	r0, [pc, #48]	; (8003fc8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003f96:	490d      	ldr	r1, [pc, #52]	; (8003fcc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003f98:	4a0d      	ldr	r2, [pc, #52]	; (8003fd0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003f9a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003f9c:	e002      	b.n	8003fa4 <LoopCopyDataInit>

08003f9e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003f9e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003fa0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003fa2:	3304      	adds	r3, #4

08003fa4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003fa4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003fa6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003fa8:	d3f9      	bcc.n	8003f9e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003faa:	4a0a      	ldr	r2, [pc, #40]	; (8003fd4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003fac:	4c0a      	ldr	r4, [pc, #40]	; (8003fd8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003fae:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003fb0:	e001      	b.n	8003fb6 <LoopFillZerobss>

08003fb2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003fb2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003fb4:	3204      	adds	r2, #4

08003fb6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003fb6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003fb8:	d3fb      	bcc.n	8003fb2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8003fba:	f7ff f9b1 	bl	8003320 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003fbe:	f00a fc1f 	bl	800e800 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003fc2:	f7fd ff81 	bl	8001ec8 <main>
  bx lr
 8003fc6:	4770      	bx	lr
  ldr r0, =_sdata
 8003fc8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003fcc:	20000240 	.word	0x20000240
  ldr r2, =_sidata
 8003fd0:	080121d4 	.word	0x080121d4
  ldr r2, =_sbss
 8003fd4:	20000240 	.word	0x20000240
  ldr r4, =_ebss
 8003fd8:	20000998 	.word	0x20000998

08003fdc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003fdc:	e7fe      	b.n	8003fdc <ADC1_2_IRQHandler>
	...

08003fe0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003fe0:	b580      	push	{r7, lr}
 8003fe2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003fe4:	4b08      	ldr	r3, [pc, #32]	; (8004008 <HAL_Init+0x28>)
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	4a07      	ldr	r2, [pc, #28]	; (8004008 <HAL_Init+0x28>)
 8003fea:	f043 0310 	orr.w	r3, r3, #16
 8003fee:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003ff0:	2003      	movs	r0, #3
 8003ff2:	f000 f947 	bl	8004284 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003ff6:	200f      	movs	r0, #15
 8003ff8:	f000 f808 	bl	800400c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003ffc:	f7fe fea0 	bl	8002d40 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004000:	2300      	movs	r3, #0
}
 8004002:	4618      	mov	r0, r3
 8004004:	bd80      	pop	{r7, pc}
 8004006:	bf00      	nop
 8004008:	40022000 	.word	0x40022000

0800400c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800400c:	b580      	push	{r7, lr}
 800400e:	b082      	sub	sp, #8
 8004010:	af00      	add	r7, sp, #0
 8004012:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004014:	4b12      	ldr	r3, [pc, #72]	; (8004060 <HAL_InitTick+0x54>)
 8004016:	681a      	ldr	r2, [r3, #0]
 8004018:	4b12      	ldr	r3, [pc, #72]	; (8004064 <HAL_InitTick+0x58>)
 800401a:	781b      	ldrb	r3, [r3, #0]
 800401c:	4619      	mov	r1, r3
 800401e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004022:	fbb3 f3f1 	udiv	r3, r3, r1
 8004026:	fbb2 f3f3 	udiv	r3, r2, r3
 800402a:	4618      	mov	r0, r3
 800402c:	f000 f95f 	bl	80042ee <HAL_SYSTICK_Config>
 8004030:	4603      	mov	r3, r0
 8004032:	2b00      	cmp	r3, #0
 8004034:	d001      	beq.n	800403a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004036:	2301      	movs	r3, #1
 8004038:	e00e      	b.n	8004058 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	2b0f      	cmp	r3, #15
 800403e:	d80a      	bhi.n	8004056 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004040:	2200      	movs	r2, #0
 8004042:	6879      	ldr	r1, [r7, #4]
 8004044:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004048:	f000 f927 	bl	800429a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800404c:	4a06      	ldr	r2, [pc, #24]	; (8004068 <HAL_InitTick+0x5c>)
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004052:	2300      	movs	r3, #0
 8004054:	e000      	b.n	8004058 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004056:	2301      	movs	r3, #1
}
 8004058:	4618      	mov	r0, r3
 800405a:	3708      	adds	r7, #8
 800405c:	46bd      	mov	sp, r7
 800405e:	bd80      	pop	{r7, pc}
 8004060:	20000000 	.word	0x20000000
 8004064:	2000003c 	.word	0x2000003c
 8004068:	20000038 	.word	0x20000038

0800406c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800406c:	b480      	push	{r7}
 800406e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004070:	4b05      	ldr	r3, [pc, #20]	; (8004088 <HAL_IncTick+0x1c>)
 8004072:	781b      	ldrb	r3, [r3, #0]
 8004074:	461a      	mov	r2, r3
 8004076:	4b05      	ldr	r3, [pc, #20]	; (800408c <HAL_IncTick+0x20>)
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	4413      	add	r3, r2
 800407c:	4a03      	ldr	r2, [pc, #12]	; (800408c <HAL_IncTick+0x20>)
 800407e:	6013      	str	r3, [r2, #0]
}
 8004080:	bf00      	nop
 8004082:	46bd      	mov	sp, r7
 8004084:	bc80      	pop	{r7}
 8004086:	4770      	bx	lr
 8004088:	2000003c 	.word	0x2000003c
 800408c:	20000894 	.word	0x20000894

08004090 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004090:	b480      	push	{r7}
 8004092:	af00      	add	r7, sp, #0
  return uwTick;
 8004094:	4b02      	ldr	r3, [pc, #8]	; (80040a0 <HAL_GetTick+0x10>)
 8004096:	681b      	ldr	r3, [r3, #0]
}
 8004098:	4618      	mov	r0, r3
 800409a:	46bd      	mov	sp, r7
 800409c:	bc80      	pop	{r7}
 800409e:	4770      	bx	lr
 80040a0:	20000894 	.word	0x20000894

080040a4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80040a4:	b580      	push	{r7, lr}
 80040a6:	b084      	sub	sp, #16
 80040a8:	af00      	add	r7, sp, #0
 80040aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80040ac:	f7ff fff0 	bl	8004090 <HAL_GetTick>
 80040b0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80040bc:	d005      	beq.n	80040ca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80040be:	4b0a      	ldr	r3, [pc, #40]	; (80040e8 <HAL_Delay+0x44>)
 80040c0:	781b      	ldrb	r3, [r3, #0]
 80040c2:	461a      	mov	r2, r3
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	4413      	add	r3, r2
 80040c8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80040ca:	bf00      	nop
 80040cc:	f7ff ffe0 	bl	8004090 <HAL_GetTick>
 80040d0:	4602      	mov	r2, r0
 80040d2:	68bb      	ldr	r3, [r7, #8]
 80040d4:	1ad3      	subs	r3, r2, r3
 80040d6:	68fa      	ldr	r2, [r7, #12]
 80040d8:	429a      	cmp	r2, r3
 80040da:	d8f7      	bhi.n	80040cc <HAL_Delay+0x28>
  {
  }
}
 80040dc:	bf00      	nop
 80040de:	bf00      	nop
 80040e0:	3710      	adds	r7, #16
 80040e2:	46bd      	mov	sp, r7
 80040e4:	bd80      	pop	{r7, pc}
 80040e6:	bf00      	nop
 80040e8:	2000003c 	.word	0x2000003c

080040ec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80040ec:	b480      	push	{r7}
 80040ee:	b085      	sub	sp, #20
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	f003 0307 	and.w	r3, r3, #7
 80040fa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80040fc:	4b0c      	ldr	r3, [pc, #48]	; (8004130 <__NVIC_SetPriorityGrouping+0x44>)
 80040fe:	68db      	ldr	r3, [r3, #12]
 8004100:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004102:	68ba      	ldr	r2, [r7, #8]
 8004104:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004108:	4013      	ands	r3, r2
 800410a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004110:	68bb      	ldr	r3, [r7, #8]
 8004112:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004114:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004118:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800411c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800411e:	4a04      	ldr	r2, [pc, #16]	; (8004130 <__NVIC_SetPriorityGrouping+0x44>)
 8004120:	68bb      	ldr	r3, [r7, #8]
 8004122:	60d3      	str	r3, [r2, #12]
}
 8004124:	bf00      	nop
 8004126:	3714      	adds	r7, #20
 8004128:	46bd      	mov	sp, r7
 800412a:	bc80      	pop	{r7}
 800412c:	4770      	bx	lr
 800412e:	bf00      	nop
 8004130:	e000ed00 	.word	0xe000ed00

08004134 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004134:	b480      	push	{r7}
 8004136:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004138:	4b04      	ldr	r3, [pc, #16]	; (800414c <__NVIC_GetPriorityGrouping+0x18>)
 800413a:	68db      	ldr	r3, [r3, #12]
 800413c:	0a1b      	lsrs	r3, r3, #8
 800413e:	f003 0307 	and.w	r3, r3, #7
}
 8004142:	4618      	mov	r0, r3
 8004144:	46bd      	mov	sp, r7
 8004146:	bc80      	pop	{r7}
 8004148:	4770      	bx	lr
 800414a:	bf00      	nop
 800414c:	e000ed00 	.word	0xe000ed00

08004150 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004150:	b480      	push	{r7}
 8004152:	b083      	sub	sp, #12
 8004154:	af00      	add	r7, sp, #0
 8004156:	4603      	mov	r3, r0
 8004158:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800415a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800415e:	2b00      	cmp	r3, #0
 8004160:	db0b      	blt.n	800417a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004162:	79fb      	ldrb	r3, [r7, #7]
 8004164:	f003 021f 	and.w	r2, r3, #31
 8004168:	4906      	ldr	r1, [pc, #24]	; (8004184 <__NVIC_EnableIRQ+0x34>)
 800416a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800416e:	095b      	lsrs	r3, r3, #5
 8004170:	2001      	movs	r0, #1
 8004172:	fa00 f202 	lsl.w	r2, r0, r2
 8004176:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800417a:	bf00      	nop
 800417c:	370c      	adds	r7, #12
 800417e:	46bd      	mov	sp, r7
 8004180:	bc80      	pop	{r7}
 8004182:	4770      	bx	lr
 8004184:	e000e100 	.word	0xe000e100

08004188 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004188:	b480      	push	{r7}
 800418a:	b083      	sub	sp, #12
 800418c:	af00      	add	r7, sp, #0
 800418e:	4603      	mov	r3, r0
 8004190:	6039      	str	r1, [r7, #0]
 8004192:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004194:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004198:	2b00      	cmp	r3, #0
 800419a:	db0a      	blt.n	80041b2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800419c:	683b      	ldr	r3, [r7, #0]
 800419e:	b2da      	uxtb	r2, r3
 80041a0:	490c      	ldr	r1, [pc, #48]	; (80041d4 <__NVIC_SetPriority+0x4c>)
 80041a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041a6:	0112      	lsls	r2, r2, #4
 80041a8:	b2d2      	uxtb	r2, r2
 80041aa:	440b      	add	r3, r1
 80041ac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80041b0:	e00a      	b.n	80041c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80041b2:	683b      	ldr	r3, [r7, #0]
 80041b4:	b2da      	uxtb	r2, r3
 80041b6:	4908      	ldr	r1, [pc, #32]	; (80041d8 <__NVIC_SetPriority+0x50>)
 80041b8:	79fb      	ldrb	r3, [r7, #7]
 80041ba:	f003 030f 	and.w	r3, r3, #15
 80041be:	3b04      	subs	r3, #4
 80041c0:	0112      	lsls	r2, r2, #4
 80041c2:	b2d2      	uxtb	r2, r2
 80041c4:	440b      	add	r3, r1
 80041c6:	761a      	strb	r2, [r3, #24]
}
 80041c8:	bf00      	nop
 80041ca:	370c      	adds	r7, #12
 80041cc:	46bd      	mov	sp, r7
 80041ce:	bc80      	pop	{r7}
 80041d0:	4770      	bx	lr
 80041d2:	bf00      	nop
 80041d4:	e000e100 	.word	0xe000e100
 80041d8:	e000ed00 	.word	0xe000ed00

080041dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80041dc:	b480      	push	{r7}
 80041de:	b089      	sub	sp, #36	; 0x24
 80041e0:	af00      	add	r7, sp, #0
 80041e2:	60f8      	str	r0, [r7, #12]
 80041e4:	60b9      	str	r1, [r7, #8]
 80041e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	f003 0307 	and.w	r3, r3, #7
 80041ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80041f0:	69fb      	ldr	r3, [r7, #28]
 80041f2:	f1c3 0307 	rsb	r3, r3, #7
 80041f6:	2b04      	cmp	r3, #4
 80041f8:	bf28      	it	cs
 80041fa:	2304      	movcs	r3, #4
 80041fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80041fe:	69fb      	ldr	r3, [r7, #28]
 8004200:	3304      	adds	r3, #4
 8004202:	2b06      	cmp	r3, #6
 8004204:	d902      	bls.n	800420c <NVIC_EncodePriority+0x30>
 8004206:	69fb      	ldr	r3, [r7, #28]
 8004208:	3b03      	subs	r3, #3
 800420a:	e000      	b.n	800420e <NVIC_EncodePriority+0x32>
 800420c:	2300      	movs	r3, #0
 800420e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004210:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004214:	69bb      	ldr	r3, [r7, #24]
 8004216:	fa02 f303 	lsl.w	r3, r2, r3
 800421a:	43da      	mvns	r2, r3
 800421c:	68bb      	ldr	r3, [r7, #8]
 800421e:	401a      	ands	r2, r3
 8004220:	697b      	ldr	r3, [r7, #20]
 8004222:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004224:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8004228:	697b      	ldr	r3, [r7, #20]
 800422a:	fa01 f303 	lsl.w	r3, r1, r3
 800422e:	43d9      	mvns	r1, r3
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004234:	4313      	orrs	r3, r2
         );
}
 8004236:	4618      	mov	r0, r3
 8004238:	3724      	adds	r7, #36	; 0x24
 800423a:	46bd      	mov	sp, r7
 800423c:	bc80      	pop	{r7}
 800423e:	4770      	bx	lr

08004240 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004240:	b580      	push	{r7, lr}
 8004242:	b082      	sub	sp, #8
 8004244:	af00      	add	r7, sp, #0
 8004246:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	3b01      	subs	r3, #1
 800424c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004250:	d301      	bcc.n	8004256 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004252:	2301      	movs	r3, #1
 8004254:	e00f      	b.n	8004276 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004256:	4a0a      	ldr	r2, [pc, #40]	; (8004280 <SysTick_Config+0x40>)
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	3b01      	subs	r3, #1
 800425c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800425e:	210f      	movs	r1, #15
 8004260:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004264:	f7ff ff90 	bl	8004188 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004268:	4b05      	ldr	r3, [pc, #20]	; (8004280 <SysTick_Config+0x40>)
 800426a:	2200      	movs	r2, #0
 800426c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800426e:	4b04      	ldr	r3, [pc, #16]	; (8004280 <SysTick_Config+0x40>)
 8004270:	2207      	movs	r2, #7
 8004272:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004274:	2300      	movs	r3, #0
}
 8004276:	4618      	mov	r0, r3
 8004278:	3708      	adds	r7, #8
 800427a:	46bd      	mov	sp, r7
 800427c:	bd80      	pop	{r7, pc}
 800427e:	bf00      	nop
 8004280:	e000e010 	.word	0xe000e010

08004284 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004284:	b580      	push	{r7, lr}
 8004286:	b082      	sub	sp, #8
 8004288:	af00      	add	r7, sp, #0
 800428a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800428c:	6878      	ldr	r0, [r7, #4]
 800428e:	f7ff ff2d 	bl	80040ec <__NVIC_SetPriorityGrouping>
}
 8004292:	bf00      	nop
 8004294:	3708      	adds	r7, #8
 8004296:	46bd      	mov	sp, r7
 8004298:	bd80      	pop	{r7, pc}

0800429a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800429a:	b580      	push	{r7, lr}
 800429c:	b086      	sub	sp, #24
 800429e:	af00      	add	r7, sp, #0
 80042a0:	4603      	mov	r3, r0
 80042a2:	60b9      	str	r1, [r7, #8]
 80042a4:	607a      	str	r2, [r7, #4]
 80042a6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80042a8:	2300      	movs	r3, #0
 80042aa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80042ac:	f7ff ff42 	bl	8004134 <__NVIC_GetPriorityGrouping>
 80042b0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80042b2:	687a      	ldr	r2, [r7, #4]
 80042b4:	68b9      	ldr	r1, [r7, #8]
 80042b6:	6978      	ldr	r0, [r7, #20]
 80042b8:	f7ff ff90 	bl	80041dc <NVIC_EncodePriority>
 80042bc:	4602      	mov	r2, r0
 80042be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80042c2:	4611      	mov	r1, r2
 80042c4:	4618      	mov	r0, r3
 80042c6:	f7ff ff5f 	bl	8004188 <__NVIC_SetPriority>
}
 80042ca:	bf00      	nop
 80042cc:	3718      	adds	r7, #24
 80042ce:	46bd      	mov	sp, r7
 80042d0:	bd80      	pop	{r7, pc}

080042d2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80042d2:	b580      	push	{r7, lr}
 80042d4:	b082      	sub	sp, #8
 80042d6:	af00      	add	r7, sp, #0
 80042d8:	4603      	mov	r3, r0
 80042da:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80042dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042e0:	4618      	mov	r0, r3
 80042e2:	f7ff ff35 	bl	8004150 <__NVIC_EnableIRQ>
}
 80042e6:	bf00      	nop
 80042e8:	3708      	adds	r7, #8
 80042ea:	46bd      	mov	sp, r7
 80042ec:	bd80      	pop	{r7, pc}

080042ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80042ee:	b580      	push	{r7, lr}
 80042f0:	b082      	sub	sp, #8
 80042f2:	af00      	add	r7, sp, #0
 80042f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80042f6:	6878      	ldr	r0, [r7, #4]
 80042f8:	f7ff ffa2 	bl	8004240 <SysTick_Config>
 80042fc:	4603      	mov	r3, r0
}
 80042fe:	4618      	mov	r0, r3
 8004300:	3708      	adds	r7, #8
 8004302:	46bd      	mov	sp, r7
 8004304:	bd80      	pop	{r7, pc}
	...

08004308 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004308:	b480      	push	{r7}
 800430a:	b085      	sub	sp, #20
 800430c:	af00      	add	r7, sp, #0
 800430e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004310:	2300      	movs	r3, #0
 8004312:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	2b00      	cmp	r3, #0
 8004318:	d101      	bne.n	800431e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800431a:	2301      	movs	r3, #1
 800431c:	e059      	b.n	80043d2 <HAL_DMA_Init+0xca>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	461a      	mov	r2, r3
 8004324:	4b2d      	ldr	r3, [pc, #180]	; (80043dc <HAL_DMA_Init+0xd4>)
 8004326:	429a      	cmp	r2, r3
 8004328:	d80f      	bhi.n	800434a <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	461a      	mov	r2, r3
 8004330:	4b2b      	ldr	r3, [pc, #172]	; (80043e0 <HAL_DMA_Init+0xd8>)
 8004332:	4413      	add	r3, r2
 8004334:	4a2b      	ldr	r2, [pc, #172]	; (80043e4 <HAL_DMA_Init+0xdc>)
 8004336:	fba2 2303 	umull	r2, r3, r2, r3
 800433a:	091b      	lsrs	r3, r3, #4
 800433c:	009a      	lsls	r2, r3, #2
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	4a28      	ldr	r2, [pc, #160]	; (80043e8 <HAL_DMA_Init+0xe0>)
 8004346:	63da      	str	r2, [r3, #60]	; 0x3c
 8004348:	e00e      	b.n	8004368 <HAL_DMA_Init+0x60>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	461a      	mov	r2, r3
 8004350:	4b26      	ldr	r3, [pc, #152]	; (80043ec <HAL_DMA_Init+0xe4>)
 8004352:	4413      	add	r3, r2
 8004354:	4a23      	ldr	r2, [pc, #140]	; (80043e4 <HAL_DMA_Init+0xdc>)
 8004356:	fba2 2303 	umull	r2, r3, r2, r3
 800435a:	091b      	lsrs	r3, r3, #4
 800435c:	009a      	lsls	r2, r3, #2
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	4a22      	ldr	r2, [pc, #136]	; (80043f0 <HAL_DMA_Init+0xe8>)
 8004366:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	2202      	movs	r2, #2
 800436c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800437e:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8004382:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 800438c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	68db      	ldr	r3, [r3, #12]
 8004392:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004398:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	695b      	ldr	r3, [r3, #20]
 800439e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80043a4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	69db      	ldr	r3, [r3, #28]
 80043aa:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80043ac:	68fa      	ldr	r2, [r7, #12]
 80043ae:	4313      	orrs	r3, r2
 80043b0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	68fa      	ldr	r2, [r7, #12]
 80043b8:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	2200      	movs	r2, #0
 80043be:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	2201      	movs	r2, #1
 80043c4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2200      	movs	r2, #0
 80043cc:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80043d0:	2300      	movs	r3, #0
}
 80043d2:	4618      	mov	r0, r3
 80043d4:	3714      	adds	r7, #20
 80043d6:	46bd      	mov	sp, r7
 80043d8:	bc80      	pop	{r7}
 80043da:	4770      	bx	lr
 80043dc:	40020407 	.word	0x40020407
 80043e0:	bffdfff8 	.word	0xbffdfff8
 80043e4:	cccccccd 	.word	0xcccccccd
 80043e8:	40020000 	.word	0x40020000
 80043ec:	bffdfbf8 	.word	0xbffdfbf8
 80043f0:	40020400 	.word	0x40020400

080043f4 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80043f4:	b580      	push	{r7, lr}
 80043f6:	b086      	sub	sp, #24
 80043f8:	af00      	add	r7, sp, #0
 80043fa:	60f8      	str	r0, [r7, #12]
 80043fc:	60b9      	str	r1, [r7, #8]
 80043fe:	607a      	str	r2, [r7, #4]
 8004400:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004402:	2300      	movs	r3, #0
 8004404:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	f893 3020 	ldrb.w	r3, [r3, #32]
 800440c:	2b01      	cmp	r3, #1
 800440e:	d101      	bne.n	8004414 <HAL_DMA_Start_IT+0x20>
 8004410:	2302      	movs	r3, #2
 8004412:	e04a      	b.n	80044aa <HAL_DMA_Start_IT+0xb6>
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	2201      	movs	r2, #1
 8004418:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004422:	2b01      	cmp	r3, #1
 8004424:	d13a      	bne.n	800449c <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	2202      	movs	r2, #2
 800442a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	2200      	movs	r2, #0
 8004432:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	681a      	ldr	r2, [r3, #0]
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	f022 0201 	bic.w	r2, r2, #1
 8004442:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004444:	683b      	ldr	r3, [r7, #0]
 8004446:	687a      	ldr	r2, [r7, #4]
 8004448:	68b9      	ldr	r1, [r7, #8]
 800444a:	68f8      	ldr	r0, [r7, #12]
 800444c:	f000 fb76 	bl	8004b3c <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004454:	2b00      	cmp	r3, #0
 8004456:	d008      	beq.n	800446a <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	681a      	ldr	r2, [r3, #0]
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f042 020e 	orr.w	r2, r2, #14
 8004466:	601a      	str	r2, [r3, #0]
 8004468:	e00f      	b.n	800448a <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	681a      	ldr	r2, [r3, #0]
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	f022 0204 	bic.w	r2, r2, #4
 8004478:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	681a      	ldr	r2, [r3, #0]
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f042 020a 	orr.w	r2, r2, #10
 8004488:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	681a      	ldr	r2, [r3, #0]
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f042 0201 	orr.w	r2, r2, #1
 8004498:	601a      	str	r2, [r3, #0]
 800449a:	e005      	b.n	80044a8 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	2200      	movs	r2, #0
 80044a0:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80044a4:	2302      	movs	r3, #2
 80044a6:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80044a8:	7dfb      	ldrb	r3, [r7, #23]
}
 80044aa:	4618      	mov	r0, r3
 80044ac:	3718      	adds	r7, #24
 80044ae:	46bd      	mov	sp, r7
 80044b0:	bd80      	pop	{r7, pc}
	...

080044b4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80044b4:	b580      	push	{r7, lr}
 80044b6:	b084      	sub	sp, #16
 80044b8:	af00      	add	r7, sp, #0
 80044ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80044bc:	2300      	movs	r3, #0
 80044be:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80044c6:	2b02      	cmp	r3, #2
 80044c8:	d005      	beq.n	80044d6 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	2204      	movs	r2, #4
 80044ce:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80044d0:	2301      	movs	r3, #1
 80044d2:	73fb      	strb	r3, [r7, #15]
 80044d4:	e0d6      	b.n	8004684 <HAL_DMA_Abort_IT+0x1d0>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	681a      	ldr	r2, [r3, #0]
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f022 020e 	bic.w	r2, r2, #14
 80044e4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	681a      	ldr	r2, [r3, #0]
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f022 0201 	bic.w	r2, r2, #1
 80044f4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	461a      	mov	r2, r3
 80044fc:	4b64      	ldr	r3, [pc, #400]	; (8004690 <HAL_DMA_Abort_IT+0x1dc>)
 80044fe:	429a      	cmp	r2, r3
 8004500:	d958      	bls.n	80045b4 <HAL_DMA_Abort_IT+0x100>
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	4a63      	ldr	r2, [pc, #396]	; (8004694 <HAL_DMA_Abort_IT+0x1e0>)
 8004508:	4293      	cmp	r3, r2
 800450a:	d04f      	beq.n	80045ac <HAL_DMA_Abort_IT+0xf8>
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	4a61      	ldr	r2, [pc, #388]	; (8004698 <HAL_DMA_Abort_IT+0x1e4>)
 8004512:	4293      	cmp	r3, r2
 8004514:	d048      	beq.n	80045a8 <HAL_DMA_Abort_IT+0xf4>
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	4a60      	ldr	r2, [pc, #384]	; (800469c <HAL_DMA_Abort_IT+0x1e8>)
 800451c:	4293      	cmp	r3, r2
 800451e:	d040      	beq.n	80045a2 <HAL_DMA_Abort_IT+0xee>
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	4a5e      	ldr	r2, [pc, #376]	; (80046a0 <HAL_DMA_Abort_IT+0x1ec>)
 8004526:	4293      	cmp	r3, r2
 8004528:	d038      	beq.n	800459c <HAL_DMA_Abort_IT+0xe8>
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	4a5d      	ldr	r2, [pc, #372]	; (80046a4 <HAL_DMA_Abort_IT+0x1f0>)
 8004530:	4293      	cmp	r3, r2
 8004532:	d030      	beq.n	8004596 <HAL_DMA_Abort_IT+0xe2>
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	4a5b      	ldr	r2, [pc, #364]	; (80046a8 <HAL_DMA_Abort_IT+0x1f4>)
 800453a:	4293      	cmp	r3, r2
 800453c:	d028      	beq.n	8004590 <HAL_DMA_Abort_IT+0xdc>
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	4a53      	ldr	r2, [pc, #332]	; (8004690 <HAL_DMA_Abort_IT+0x1dc>)
 8004544:	4293      	cmp	r3, r2
 8004546:	d020      	beq.n	800458a <HAL_DMA_Abort_IT+0xd6>
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	4a57      	ldr	r2, [pc, #348]	; (80046ac <HAL_DMA_Abort_IT+0x1f8>)
 800454e:	4293      	cmp	r3, r2
 8004550:	d019      	beq.n	8004586 <HAL_DMA_Abort_IT+0xd2>
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	4a56      	ldr	r2, [pc, #344]	; (80046b0 <HAL_DMA_Abort_IT+0x1fc>)
 8004558:	4293      	cmp	r3, r2
 800455a:	d012      	beq.n	8004582 <HAL_DMA_Abort_IT+0xce>
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	4a54      	ldr	r2, [pc, #336]	; (80046b4 <HAL_DMA_Abort_IT+0x200>)
 8004562:	4293      	cmp	r3, r2
 8004564:	d00a      	beq.n	800457c <HAL_DMA_Abort_IT+0xc8>
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	4a53      	ldr	r2, [pc, #332]	; (80046b8 <HAL_DMA_Abort_IT+0x204>)
 800456c:	4293      	cmp	r3, r2
 800456e:	d102      	bne.n	8004576 <HAL_DMA_Abort_IT+0xc2>
 8004570:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004574:	e01b      	b.n	80045ae <HAL_DMA_Abort_IT+0xfa>
 8004576:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800457a:	e018      	b.n	80045ae <HAL_DMA_Abort_IT+0xfa>
 800457c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004580:	e015      	b.n	80045ae <HAL_DMA_Abort_IT+0xfa>
 8004582:	2310      	movs	r3, #16
 8004584:	e013      	b.n	80045ae <HAL_DMA_Abort_IT+0xfa>
 8004586:	2301      	movs	r3, #1
 8004588:	e011      	b.n	80045ae <HAL_DMA_Abort_IT+0xfa>
 800458a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800458e:	e00e      	b.n	80045ae <HAL_DMA_Abort_IT+0xfa>
 8004590:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8004594:	e00b      	b.n	80045ae <HAL_DMA_Abort_IT+0xfa>
 8004596:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800459a:	e008      	b.n	80045ae <HAL_DMA_Abort_IT+0xfa>
 800459c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80045a0:	e005      	b.n	80045ae <HAL_DMA_Abort_IT+0xfa>
 80045a2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80045a6:	e002      	b.n	80045ae <HAL_DMA_Abort_IT+0xfa>
 80045a8:	2310      	movs	r3, #16
 80045aa:	e000      	b.n	80045ae <HAL_DMA_Abort_IT+0xfa>
 80045ac:	2301      	movs	r3, #1
 80045ae:	4a43      	ldr	r2, [pc, #268]	; (80046bc <HAL_DMA_Abort_IT+0x208>)
 80045b0:	6053      	str	r3, [r2, #4]
 80045b2:	e057      	b.n	8004664 <HAL_DMA_Abort_IT+0x1b0>
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	4a36      	ldr	r2, [pc, #216]	; (8004694 <HAL_DMA_Abort_IT+0x1e0>)
 80045ba:	4293      	cmp	r3, r2
 80045bc:	d04f      	beq.n	800465e <HAL_DMA_Abort_IT+0x1aa>
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	4a35      	ldr	r2, [pc, #212]	; (8004698 <HAL_DMA_Abort_IT+0x1e4>)
 80045c4:	4293      	cmp	r3, r2
 80045c6:	d048      	beq.n	800465a <HAL_DMA_Abort_IT+0x1a6>
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	4a33      	ldr	r2, [pc, #204]	; (800469c <HAL_DMA_Abort_IT+0x1e8>)
 80045ce:	4293      	cmp	r3, r2
 80045d0:	d040      	beq.n	8004654 <HAL_DMA_Abort_IT+0x1a0>
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	4a32      	ldr	r2, [pc, #200]	; (80046a0 <HAL_DMA_Abort_IT+0x1ec>)
 80045d8:	4293      	cmp	r3, r2
 80045da:	d038      	beq.n	800464e <HAL_DMA_Abort_IT+0x19a>
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	4a30      	ldr	r2, [pc, #192]	; (80046a4 <HAL_DMA_Abort_IT+0x1f0>)
 80045e2:	4293      	cmp	r3, r2
 80045e4:	d030      	beq.n	8004648 <HAL_DMA_Abort_IT+0x194>
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	4a2f      	ldr	r2, [pc, #188]	; (80046a8 <HAL_DMA_Abort_IT+0x1f4>)
 80045ec:	4293      	cmp	r3, r2
 80045ee:	d028      	beq.n	8004642 <HAL_DMA_Abort_IT+0x18e>
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	4a26      	ldr	r2, [pc, #152]	; (8004690 <HAL_DMA_Abort_IT+0x1dc>)
 80045f6:	4293      	cmp	r3, r2
 80045f8:	d020      	beq.n	800463c <HAL_DMA_Abort_IT+0x188>
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	4a2b      	ldr	r2, [pc, #172]	; (80046ac <HAL_DMA_Abort_IT+0x1f8>)
 8004600:	4293      	cmp	r3, r2
 8004602:	d019      	beq.n	8004638 <HAL_DMA_Abort_IT+0x184>
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	4a29      	ldr	r2, [pc, #164]	; (80046b0 <HAL_DMA_Abort_IT+0x1fc>)
 800460a:	4293      	cmp	r3, r2
 800460c:	d012      	beq.n	8004634 <HAL_DMA_Abort_IT+0x180>
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	4a28      	ldr	r2, [pc, #160]	; (80046b4 <HAL_DMA_Abort_IT+0x200>)
 8004614:	4293      	cmp	r3, r2
 8004616:	d00a      	beq.n	800462e <HAL_DMA_Abort_IT+0x17a>
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	4a26      	ldr	r2, [pc, #152]	; (80046b8 <HAL_DMA_Abort_IT+0x204>)
 800461e:	4293      	cmp	r3, r2
 8004620:	d102      	bne.n	8004628 <HAL_DMA_Abort_IT+0x174>
 8004622:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004626:	e01b      	b.n	8004660 <HAL_DMA_Abort_IT+0x1ac>
 8004628:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800462c:	e018      	b.n	8004660 <HAL_DMA_Abort_IT+0x1ac>
 800462e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004632:	e015      	b.n	8004660 <HAL_DMA_Abort_IT+0x1ac>
 8004634:	2310      	movs	r3, #16
 8004636:	e013      	b.n	8004660 <HAL_DMA_Abort_IT+0x1ac>
 8004638:	2301      	movs	r3, #1
 800463a:	e011      	b.n	8004660 <HAL_DMA_Abort_IT+0x1ac>
 800463c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004640:	e00e      	b.n	8004660 <HAL_DMA_Abort_IT+0x1ac>
 8004642:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8004646:	e00b      	b.n	8004660 <HAL_DMA_Abort_IT+0x1ac>
 8004648:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800464c:	e008      	b.n	8004660 <HAL_DMA_Abort_IT+0x1ac>
 800464e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004652:	e005      	b.n	8004660 <HAL_DMA_Abort_IT+0x1ac>
 8004654:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004658:	e002      	b.n	8004660 <HAL_DMA_Abort_IT+0x1ac>
 800465a:	2310      	movs	r3, #16
 800465c:	e000      	b.n	8004660 <HAL_DMA_Abort_IT+0x1ac>
 800465e:	2301      	movs	r3, #1
 8004660:	4a17      	ldr	r2, [pc, #92]	; (80046c0 <HAL_DMA_Abort_IT+0x20c>)
 8004662:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	2201      	movs	r2, #1
 8004668:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	2200      	movs	r2, #0
 8004670:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004678:	2b00      	cmp	r3, #0
 800467a:	d003      	beq.n	8004684 <HAL_DMA_Abort_IT+0x1d0>
    {
      hdma->XferAbortCallback(hdma);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004680:	6878      	ldr	r0, [r7, #4]
 8004682:	4798      	blx	r3
    } 
  }
  return status;
 8004684:	7bfb      	ldrb	r3, [r7, #15]
}
 8004686:	4618      	mov	r0, r3
 8004688:	3710      	adds	r7, #16
 800468a:	46bd      	mov	sp, r7
 800468c:	bd80      	pop	{r7, pc}
 800468e:	bf00      	nop
 8004690:	40020080 	.word	0x40020080
 8004694:	40020008 	.word	0x40020008
 8004698:	4002001c 	.word	0x4002001c
 800469c:	40020030 	.word	0x40020030
 80046a0:	40020044 	.word	0x40020044
 80046a4:	40020058 	.word	0x40020058
 80046a8:	4002006c 	.word	0x4002006c
 80046ac:	40020408 	.word	0x40020408
 80046b0:	4002041c 	.word	0x4002041c
 80046b4:	40020430 	.word	0x40020430
 80046b8:	40020444 	.word	0x40020444
 80046bc:	40020400 	.word	0x40020400
 80046c0:	40020000 	.word	0x40020000

080046c4 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80046c4:	b580      	push	{r7, lr}
 80046c6:	b084      	sub	sp, #16
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046e0:	2204      	movs	r2, #4
 80046e2:	409a      	lsls	r2, r3
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	4013      	ands	r3, r2
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	f000 80f1 	beq.w	80048d0 <HAL_DMA_IRQHandler+0x20c>
 80046ee:	68bb      	ldr	r3, [r7, #8]
 80046f0:	f003 0304 	and.w	r3, r3, #4
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	f000 80eb 	beq.w	80048d0 <HAL_DMA_IRQHandler+0x20c>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	f003 0320 	and.w	r3, r3, #32
 8004704:	2b00      	cmp	r3, #0
 8004706:	d107      	bne.n	8004718 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	681a      	ldr	r2, [r3, #0]
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	f022 0204 	bic.w	r2, r2, #4
 8004716:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	461a      	mov	r2, r3
 800471e:	4b5f      	ldr	r3, [pc, #380]	; (800489c <HAL_DMA_IRQHandler+0x1d8>)
 8004720:	429a      	cmp	r2, r3
 8004722:	d958      	bls.n	80047d6 <HAL_DMA_IRQHandler+0x112>
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	4a5d      	ldr	r2, [pc, #372]	; (80048a0 <HAL_DMA_IRQHandler+0x1dc>)
 800472a:	4293      	cmp	r3, r2
 800472c:	d04f      	beq.n	80047ce <HAL_DMA_IRQHandler+0x10a>
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	4a5c      	ldr	r2, [pc, #368]	; (80048a4 <HAL_DMA_IRQHandler+0x1e0>)
 8004734:	4293      	cmp	r3, r2
 8004736:	d048      	beq.n	80047ca <HAL_DMA_IRQHandler+0x106>
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	4a5a      	ldr	r2, [pc, #360]	; (80048a8 <HAL_DMA_IRQHandler+0x1e4>)
 800473e:	4293      	cmp	r3, r2
 8004740:	d040      	beq.n	80047c4 <HAL_DMA_IRQHandler+0x100>
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	4a59      	ldr	r2, [pc, #356]	; (80048ac <HAL_DMA_IRQHandler+0x1e8>)
 8004748:	4293      	cmp	r3, r2
 800474a:	d038      	beq.n	80047be <HAL_DMA_IRQHandler+0xfa>
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	4a57      	ldr	r2, [pc, #348]	; (80048b0 <HAL_DMA_IRQHandler+0x1ec>)
 8004752:	4293      	cmp	r3, r2
 8004754:	d030      	beq.n	80047b8 <HAL_DMA_IRQHandler+0xf4>
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	4a56      	ldr	r2, [pc, #344]	; (80048b4 <HAL_DMA_IRQHandler+0x1f0>)
 800475c:	4293      	cmp	r3, r2
 800475e:	d028      	beq.n	80047b2 <HAL_DMA_IRQHandler+0xee>
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	4a4d      	ldr	r2, [pc, #308]	; (800489c <HAL_DMA_IRQHandler+0x1d8>)
 8004766:	4293      	cmp	r3, r2
 8004768:	d020      	beq.n	80047ac <HAL_DMA_IRQHandler+0xe8>
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	4a52      	ldr	r2, [pc, #328]	; (80048b8 <HAL_DMA_IRQHandler+0x1f4>)
 8004770:	4293      	cmp	r3, r2
 8004772:	d019      	beq.n	80047a8 <HAL_DMA_IRQHandler+0xe4>
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	4a50      	ldr	r2, [pc, #320]	; (80048bc <HAL_DMA_IRQHandler+0x1f8>)
 800477a:	4293      	cmp	r3, r2
 800477c:	d012      	beq.n	80047a4 <HAL_DMA_IRQHandler+0xe0>
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	4a4f      	ldr	r2, [pc, #316]	; (80048c0 <HAL_DMA_IRQHandler+0x1fc>)
 8004784:	4293      	cmp	r3, r2
 8004786:	d00a      	beq.n	800479e <HAL_DMA_IRQHandler+0xda>
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	4a4d      	ldr	r2, [pc, #308]	; (80048c4 <HAL_DMA_IRQHandler+0x200>)
 800478e:	4293      	cmp	r3, r2
 8004790:	d102      	bne.n	8004798 <HAL_DMA_IRQHandler+0xd4>
 8004792:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004796:	e01b      	b.n	80047d0 <HAL_DMA_IRQHandler+0x10c>
 8004798:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800479c:	e018      	b.n	80047d0 <HAL_DMA_IRQHandler+0x10c>
 800479e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80047a2:	e015      	b.n	80047d0 <HAL_DMA_IRQHandler+0x10c>
 80047a4:	2340      	movs	r3, #64	; 0x40
 80047a6:	e013      	b.n	80047d0 <HAL_DMA_IRQHandler+0x10c>
 80047a8:	2304      	movs	r3, #4
 80047aa:	e011      	b.n	80047d0 <HAL_DMA_IRQHandler+0x10c>
 80047ac:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80047b0:	e00e      	b.n	80047d0 <HAL_DMA_IRQHandler+0x10c>
 80047b2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80047b6:	e00b      	b.n	80047d0 <HAL_DMA_IRQHandler+0x10c>
 80047b8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80047bc:	e008      	b.n	80047d0 <HAL_DMA_IRQHandler+0x10c>
 80047be:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80047c2:	e005      	b.n	80047d0 <HAL_DMA_IRQHandler+0x10c>
 80047c4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80047c8:	e002      	b.n	80047d0 <HAL_DMA_IRQHandler+0x10c>
 80047ca:	2340      	movs	r3, #64	; 0x40
 80047cc:	e000      	b.n	80047d0 <HAL_DMA_IRQHandler+0x10c>
 80047ce:	2304      	movs	r3, #4
 80047d0:	4a3d      	ldr	r2, [pc, #244]	; (80048c8 <HAL_DMA_IRQHandler+0x204>)
 80047d2:	6053      	str	r3, [r2, #4]
 80047d4:	e057      	b.n	8004886 <HAL_DMA_IRQHandler+0x1c2>
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	4a31      	ldr	r2, [pc, #196]	; (80048a0 <HAL_DMA_IRQHandler+0x1dc>)
 80047dc:	4293      	cmp	r3, r2
 80047de:	d04f      	beq.n	8004880 <HAL_DMA_IRQHandler+0x1bc>
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	4a2f      	ldr	r2, [pc, #188]	; (80048a4 <HAL_DMA_IRQHandler+0x1e0>)
 80047e6:	4293      	cmp	r3, r2
 80047e8:	d048      	beq.n	800487c <HAL_DMA_IRQHandler+0x1b8>
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	4a2e      	ldr	r2, [pc, #184]	; (80048a8 <HAL_DMA_IRQHandler+0x1e4>)
 80047f0:	4293      	cmp	r3, r2
 80047f2:	d040      	beq.n	8004876 <HAL_DMA_IRQHandler+0x1b2>
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	4a2c      	ldr	r2, [pc, #176]	; (80048ac <HAL_DMA_IRQHandler+0x1e8>)
 80047fa:	4293      	cmp	r3, r2
 80047fc:	d038      	beq.n	8004870 <HAL_DMA_IRQHandler+0x1ac>
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	4a2b      	ldr	r2, [pc, #172]	; (80048b0 <HAL_DMA_IRQHandler+0x1ec>)
 8004804:	4293      	cmp	r3, r2
 8004806:	d030      	beq.n	800486a <HAL_DMA_IRQHandler+0x1a6>
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	4a29      	ldr	r2, [pc, #164]	; (80048b4 <HAL_DMA_IRQHandler+0x1f0>)
 800480e:	4293      	cmp	r3, r2
 8004810:	d028      	beq.n	8004864 <HAL_DMA_IRQHandler+0x1a0>
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	4a21      	ldr	r2, [pc, #132]	; (800489c <HAL_DMA_IRQHandler+0x1d8>)
 8004818:	4293      	cmp	r3, r2
 800481a:	d020      	beq.n	800485e <HAL_DMA_IRQHandler+0x19a>
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	4a25      	ldr	r2, [pc, #148]	; (80048b8 <HAL_DMA_IRQHandler+0x1f4>)
 8004822:	4293      	cmp	r3, r2
 8004824:	d019      	beq.n	800485a <HAL_DMA_IRQHandler+0x196>
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	4a24      	ldr	r2, [pc, #144]	; (80048bc <HAL_DMA_IRQHandler+0x1f8>)
 800482c:	4293      	cmp	r3, r2
 800482e:	d012      	beq.n	8004856 <HAL_DMA_IRQHandler+0x192>
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	4a22      	ldr	r2, [pc, #136]	; (80048c0 <HAL_DMA_IRQHandler+0x1fc>)
 8004836:	4293      	cmp	r3, r2
 8004838:	d00a      	beq.n	8004850 <HAL_DMA_IRQHandler+0x18c>
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	4a21      	ldr	r2, [pc, #132]	; (80048c4 <HAL_DMA_IRQHandler+0x200>)
 8004840:	4293      	cmp	r3, r2
 8004842:	d102      	bne.n	800484a <HAL_DMA_IRQHandler+0x186>
 8004844:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004848:	e01b      	b.n	8004882 <HAL_DMA_IRQHandler+0x1be>
 800484a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800484e:	e018      	b.n	8004882 <HAL_DMA_IRQHandler+0x1be>
 8004850:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004854:	e015      	b.n	8004882 <HAL_DMA_IRQHandler+0x1be>
 8004856:	2340      	movs	r3, #64	; 0x40
 8004858:	e013      	b.n	8004882 <HAL_DMA_IRQHandler+0x1be>
 800485a:	2304      	movs	r3, #4
 800485c:	e011      	b.n	8004882 <HAL_DMA_IRQHandler+0x1be>
 800485e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8004862:	e00e      	b.n	8004882 <HAL_DMA_IRQHandler+0x1be>
 8004864:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004868:	e00b      	b.n	8004882 <HAL_DMA_IRQHandler+0x1be>
 800486a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800486e:	e008      	b.n	8004882 <HAL_DMA_IRQHandler+0x1be>
 8004870:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004874:	e005      	b.n	8004882 <HAL_DMA_IRQHandler+0x1be>
 8004876:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800487a:	e002      	b.n	8004882 <HAL_DMA_IRQHandler+0x1be>
 800487c:	2340      	movs	r3, #64	; 0x40
 800487e:	e000      	b.n	8004882 <HAL_DMA_IRQHandler+0x1be>
 8004880:	2304      	movs	r3, #4
 8004882:	4a12      	ldr	r2, [pc, #72]	; (80048cc <HAL_DMA_IRQHandler+0x208>)
 8004884:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800488a:	2b00      	cmp	r3, #0
 800488c:	f000 8136 	beq.w	8004afc <HAL_DMA_IRQHandler+0x438>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004894:	6878      	ldr	r0, [r7, #4]
 8004896:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8004898:	e130      	b.n	8004afc <HAL_DMA_IRQHandler+0x438>
 800489a:	bf00      	nop
 800489c:	40020080 	.word	0x40020080
 80048a0:	40020008 	.word	0x40020008
 80048a4:	4002001c 	.word	0x4002001c
 80048a8:	40020030 	.word	0x40020030
 80048ac:	40020044 	.word	0x40020044
 80048b0:	40020058 	.word	0x40020058
 80048b4:	4002006c 	.word	0x4002006c
 80048b8:	40020408 	.word	0x40020408
 80048bc:	4002041c 	.word	0x4002041c
 80048c0:	40020430 	.word	0x40020430
 80048c4:	40020444 	.word	0x40020444
 80048c8:	40020400 	.word	0x40020400
 80048cc:	40020000 	.word	0x40020000
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048d4:	2202      	movs	r2, #2
 80048d6:	409a      	lsls	r2, r3
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	4013      	ands	r3, r2
 80048dc:	2b00      	cmp	r3, #0
 80048de:	f000 80dd 	beq.w	8004a9c <HAL_DMA_IRQHandler+0x3d8>
 80048e2:	68bb      	ldr	r3, [r7, #8]
 80048e4:	f003 0302 	and.w	r3, r3, #2
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	f000 80d7 	beq.w	8004a9c <HAL_DMA_IRQHandler+0x3d8>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	f003 0320 	and.w	r3, r3, #32
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d10b      	bne.n	8004914 <HAL_DMA_IRQHandler+0x250>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	681a      	ldr	r2, [r3, #0]
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f022 020a 	bic.w	r2, r2, #10
 800490a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	2201      	movs	r2, #1
 8004910:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	461a      	mov	r2, r3
 800491a:	4b7b      	ldr	r3, [pc, #492]	; (8004b08 <HAL_DMA_IRQHandler+0x444>)
 800491c:	429a      	cmp	r2, r3
 800491e:	d958      	bls.n	80049d2 <HAL_DMA_IRQHandler+0x30e>
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	4a79      	ldr	r2, [pc, #484]	; (8004b0c <HAL_DMA_IRQHandler+0x448>)
 8004926:	4293      	cmp	r3, r2
 8004928:	d04f      	beq.n	80049ca <HAL_DMA_IRQHandler+0x306>
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	4a78      	ldr	r2, [pc, #480]	; (8004b10 <HAL_DMA_IRQHandler+0x44c>)
 8004930:	4293      	cmp	r3, r2
 8004932:	d048      	beq.n	80049c6 <HAL_DMA_IRQHandler+0x302>
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	4a76      	ldr	r2, [pc, #472]	; (8004b14 <HAL_DMA_IRQHandler+0x450>)
 800493a:	4293      	cmp	r3, r2
 800493c:	d040      	beq.n	80049c0 <HAL_DMA_IRQHandler+0x2fc>
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	4a75      	ldr	r2, [pc, #468]	; (8004b18 <HAL_DMA_IRQHandler+0x454>)
 8004944:	4293      	cmp	r3, r2
 8004946:	d038      	beq.n	80049ba <HAL_DMA_IRQHandler+0x2f6>
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	4a73      	ldr	r2, [pc, #460]	; (8004b1c <HAL_DMA_IRQHandler+0x458>)
 800494e:	4293      	cmp	r3, r2
 8004950:	d030      	beq.n	80049b4 <HAL_DMA_IRQHandler+0x2f0>
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	4a72      	ldr	r2, [pc, #456]	; (8004b20 <HAL_DMA_IRQHandler+0x45c>)
 8004958:	4293      	cmp	r3, r2
 800495a:	d028      	beq.n	80049ae <HAL_DMA_IRQHandler+0x2ea>
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	4a69      	ldr	r2, [pc, #420]	; (8004b08 <HAL_DMA_IRQHandler+0x444>)
 8004962:	4293      	cmp	r3, r2
 8004964:	d020      	beq.n	80049a8 <HAL_DMA_IRQHandler+0x2e4>
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	4a6e      	ldr	r2, [pc, #440]	; (8004b24 <HAL_DMA_IRQHandler+0x460>)
 800496c:	4293      	cmp	r3, r2
 800496e:	d019      	beq.n	80049a4 <HAL_DMA_IRQHandler+0x2e0>
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	4a6c      	ldr	r2, [pc, #432]	; (8004b28 <HAL_DMA_IRQHandler+0x464>)
 8004976:	4293      	cmp	r3, r2
 8004978:	d012      	beq.n	80049a0 <HAL_DMA_IRQHandler+0x2dc>
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	4a6b      	ldr	r2, [pc, #428]	; (8004b2c <HAL_DMA_IRQHandler+0x468>)
 8004980:	4293      	cmp	r3, r2
 8004982:	d00a      	beq.n	800499a <HAL_DMA_IRQHandler+0x2d6>
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	4a69      	ldr	r2, [pc, #420]	; (8004b30 <HAL_DMA_IRQHandler+0x46c>)
 800498a:	4293      	cmp	r3, r2
 800498c:	d102      	bne.n	8004994 <HAL_DMA_IRQHandler+0x2d0>
 800498e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004992:	e01b      	b.n	80049cc <HAL_DMA_IRQHandler+0x308>
 8004994:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004998:	e018      	b.n	80049cc <HAL_DMA_IRQHandler+0x308>
 800499a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800499e:	e015      	b.n	80049cc <HAL_DMA_IRQHandler+0x308>
 80049a0:	2320      	movs	r3, #32
 80049a2:	e013      	b.n	80049cc <HAL_DMA_IRQHandler+0x308>
 80049a4:	2302      	movs	r3, #2
 80049a6:	e011      	b.n	80049cc <HAL_DMA_IRQHandler+0x308>
 80049a8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80049ac:	e00e      	b.n	80049cc <HAL_DMA_IRQHandler+0x308>
 80049ae:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80049b2:	e00b      	b.n	80049cc <HAL_DMA_IRQHandler+0x308>
 80049b4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80049b8:	e008      	b.n	80049cc <HAL_DMA_IRQHandler+0x308>
 80049ba:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80049be:	e005      	b.n	80049cc <HAL_DMA_IRQHandler+0x308>
 80049c0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80049c4:	e002      	b.n	80049cc <HAL_DMA_IRQHandler+0x308>
 80049c6:	2320      	movs	r3, #32
 80049c8:	e000      	b.n	80049cc <HAL_DMA_IRQHandler+0x308>
 80049ca:	2302      	movs	r3, #2
 80049cc:	4a59      	ldr	r2, [pc, #356]	; (8004b34 <HAL_DMA_IRQHandler+0x470>)
 80049ce:	6053      	str	r3, [r2, #4]
 80049d0:	e057      	b.n	8004a82 <HAL_DMA_IRQHandler+0x3be>
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	4a4d      	ldr	r2, [pc, #308]	; (8004b0c <HAL_DMA_IRQHandler+0x448>)
 80049d8:	4293      	cmp	r3, r2
 80049da:	d04f      	beq.n	8004a7c <HAL_DMA_IRQHandler+0x3b8>
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	4a4b      	ldr	r2, [pc, #300]	; (8004b10 <HAL_DMA_IRQHandler+0x44c>)
 80049e2:	4293      	cmp	r3, r2
 80049e4:	d048      	beq.n	8004a78 <HAL_DMA_IRQHandler+0x3b4>
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	4a4a      	ldr	r2, [pc, #296]	; (8004b14 <HAL_DMA_IRQHandler+0x450>)
 80049ec:	4293      	cmp	r3, r2
 80049ee:	d040      	beq.n	8004a72 <HAL_DMA_IRQHandler+0x3ae>
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	4a48      	ldr	r2, [pc, #288]	; (8004b18 <HAL_DMA_IRQHandler+0x454>)
 80049f6:	4293      	cmp	r3, r2
 80049f8:	d038      	beq.n	8004a6c <HAL_DMA_IRQHandler+0x3a8>
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	4a47      	ldr	r2, [pc, #284]	; (8004b1c <HAL_DMA_IRQHandler+0x458>)
 8004a00:	4293      	cmp	r3, r2
 8004a02:	d030      	beq.n	8004a66 <HAL_DMA_IRQHandler+0x3a2>
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	4a45      	ldr	r2, [pc, #276]	; (8004b20 <HAL_DMA_IRQHandler+0x45c>)
 8004a0a:	4293      	cmp	r3, r2
 8004a0c:	d028      	beq.n	8004a60 <HAL_DMA_IRQHandler+0x39c>
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	4a3d      	ldr	r2, [pc, #244]	; (8004b08 <HAL_DMA_IRQHandler+0x444>)
 8004a14:	4293      	cmp	r3, r2
 8004a16:	d020      	beq.n	8004a5a <HAL_DMA_IRQHandler+0x396>
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	4a41      	ldr	r2, [pc, #260]	; (8004b24 <HAL_DMA_IRQHandler+0x460>)
 8004a1e:	4293      	cmp	r3, r2
 8004a20:	d019      	beq.n	8004a56 <HAL_DMA_IRQHandler+0x392>
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	4a40      	ldr	r2, [pc, #256]	; (8004b28 <HAL_DMA_IRQHandler+0x464>)
 8004a28:	4293      	cmp	r3, r2
 8004a2a:	d012      	beq.n	8004a52 <HAL_DMA_IRQHandler+0x38e>
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	4a3e      	ldr	r2, [pc, #248]	; (8004b2c <HAL_DMA_IRQHandler+0x468>)
 8004a32:	4293      	cmp	r3, r2
 8004a34:	d00a      	beq.n	8004a4c <HAL_DMA_IRQHandler+0x388>
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	4a3d      	ldr	r2, [pc, #244]	; (8004b30 <HAL_DMA_IRQHandler+0x46c>)
 8004a3c:	4293      	cmp	r3, r2
 8004a3e:	d102      	bne.n	8004a46 <HAL_DMA_IRQHandler+0x382>
 8004a40:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004a44:	e01b      	b.n	8004a7e <HAL_DMA_IRQHandler+0x3ba>
 8004a46:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004a4a:	e018      	b.n	8004a7e <HAL_DMA_IRQHandler+0x3ba>
 8004a4c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004a50:	e015      	b.n	8004a7e <HAL_DMA_IRQHandler+0x3ba>
 8004a52:	2320      	movs	r3, #32
 8004a54:	e013      	b.n	8004a7e <HAL_DMA_IRQHandler+0x3ba>
 8004a56:	2302      	movs	r3, #2
 8004a58:	e011      	b.n	8004a7e <HAL_DMA_IRQHandler+0x3ba>
 8004a5a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004a5e:	e00e      	b.n	8004a7e <HAL_DMA_IRQHandler+0x3ba>
 8004a60:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8004a64:	e00b      	b.n	8004a7e <HAL_DMA_IRQHandler+0x3ba>
 8004a66:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004a6a:	e008      	b.n	8004a7e <HAL_DMA_IRQHandler+0x3ba>
 8004a6c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004a70:	e005      	b.n	8004a7e <HAL_DMA_IRQHandler+0x3ba>
 8004a72:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004a76:	e002      	b.n	8004a7e <HAL_DMA_IRQHandler+0x3ba>
 8004a78:	2320      	movs	r3, #32
 8004a7a:	e000      	b.n	8004a7e <HAL_DMA_IRQHandler+0x3ba>
 8004a7c:	2302      	movs	r3, #2
 8004a7e:	4a2e      	ldr	r2, [pc, #184]	; (8004b38 <HAL_DMA_IRQHandler+0x474>)
 8004a80:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	2200      	movs	r2, #0
 8004a86:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d034      	beq.n	8004afc <HAL_DMA_IRQHandler+0x438>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a96:	6878      	ldr	r0, [r7, #4]
 8004a98:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8004a9a:	e02f      	b.n	8004afc <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004aa0:	2208      	movs	r2, #8
 8004aa2:	409a      	lsls	r2, r3
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	4013      	ands	r3, r2
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d028      	beq.n	8004afe <HAL_DMA_IRQHandler+0x43a>
 8004aac:	68bb      	ldr	r3, [r7, #8]
 8004aae:	f003 0308 	and.w	r3, r3, #8
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d023      	beq.n	8004afe <HAL_DMA_IRQHandler+0x43a>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	681a      	ldr	r2, [r3, #0]
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f022 020e 	bic.w	r2, r2, #14
 8004ac4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ace:	2101      	movs	r1, #1
 8004ad0:	fa01 f202 	lsl.w	r2, r1, r2
 8004ad4:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	2201      	movs	r2, #1
 8004ada:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	2201      	movs	r2, #1
 8004ae0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	2200      	movs	r2, #0
 8004ae8:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d004      	beq.n	8004afe <HAL_DMA_IRQHandler+0x43a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004af8:	6878      	ldr	r0, [r7, #4]
 8004afa:	4798      	blx	r3
    }
  }
  return;
 8004afc:	bf00      	nop
 8004afe:	bf00      	nop
}
 8004b00:	3710      	adds	r7, #16
 8004b02:	46bd      	mov	sp, r7
 8004b04:	bd80      	pop	{r7, pc}
 8004b06:	bf00      	nop
 8004b08:	40020080 	.word	0x40020080
 8004b0c:	40020008 	.word	0x40020008
 8004b10:	4002001c 	.word	0x4002001c
 8004b14:	40020030 	.word	0x40020030
 8004b18:	40020044 	.word	0x40020044
 8004b1c:	40020058 	.word	0x40020058
 8004b20:	4002006c 	.word	0x4002006c
 8004b24:	40020408 	.word	0x40020408
 8004b28:	4002041c 	.word	0x4002041c
 8004b2c:	40020430 	.word	0x40020430
 8004b30:	40020444 	.word	0x40020444
 8004b34:	40020400 	.word	0x40020400
 8004b38:	40020000 	.word	0x40020000

08004b3c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004b3c:	b480      	push	{r7}
 8004b3e:	b085      	sub	sp, #20
 8004b40:	af00      	add	r7, sp, #0
 8004b42:	60f8      	str	r0, [r7, #12]
 8004b44:	60b9      	str	r1, [r7, #8]
 8004b46:	607a      	str	r2, [r7, #4]
 8004b48:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b52:	2101      	movs	r1, #1
 8004b54:	fa01 f202 	lsl.w	r2, r1, r2
 8004b58:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	683a      	ldr	r2, [r7, #0]
 8004b60:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	685b      	ldr	r3, [r3, #4]
 8004b66:	2b10      	cmp	r3, #16
 8004b68:	d108      	bne.n	8004b7c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	687a      	ldr	r2, [r7, #4]
 8004b70:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	68ba      	ldr	r2, [r7, #8]
 8004b78:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004b7a:	e007      	b.n	8004b8c <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	68ba      	ldr	r2, [r7, #8]
 8004b82:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	687a      	ldr	r2, [r7, #4]
 8004b8a:	60da      	str	r2, [r3, #12]
}
 8004b8c:	bf00      	nop
 8004b8e:	3714      	adds	r7, #20
 8004b90:	46bd      	mov	sp, r7
 8004b92:	bc80      	pop	{r7}
 8004b94:	4770      	bx	lr
	...

08004b98 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004b98:	b480      	push	{r7}
 8004b9a:	b08b      	sub	sp, #44	; 0x2c
 8004b9c:	af00      	add	r7, sp, #0
 8004b9e:	6078      	str	r0, [r7, #4]
 8004ba0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004ba2:	2300      	movs	r3, #0
 8004ba4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8004ba6:	2300      	movs	r3, #0
 8004ba8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004baa:	e179      	b.n	8004ea0 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8004bac:	2201      	movs	r2, #1
 8004bae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8004bb4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004bb6:	683b      	ldr	r3, [r7, #0]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	69fa      	ldr	r2, [r7, #28]
 8004bbc:	4013      	ands	r3, r2
 8004bbe:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8004bc0:	69ba      	ldr	r2, [r7, #24]
 8004bc2:	69fb      	ldr	r3, [r7, #28]
 8004bc4:	429a      	cmp	r2, r3
 8004bc6:	f040 8168 	bne.w	8004e9a <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8004bca:	683b      	ldr	r3, [r7, #0]
 8004bcc:	685b      	ldr	r3, [r3, #4]
 8004bce:	4a96      	ldr	r2, [pc, #600]	; (8004e28 <HAL_GPIO_Init+0x290>)
 8004bd0:	4293      	cmp	r3, r2
 8004bd2:	d05e      	beq.n	8004c92 <HAL_GPIO_Init+0xfa>
 8004bd4:	4a94      	ldr	r2, [pc, #592]	; (8004e28 <HAL_GPIO_Init+0x290>)
 8004bd6:	4293      	cmp	r3, r2
 8004bd8:	d875      	bhi.n	8004cc6 <HAL_GPIO_Init+0x12e>
 8004bda:	4a94      	ldr	r2, [pc, #592]	; (8004e2c <HAL_GPIO_Init+0x294>)
 8004bdc:	4293      	cmp	r3, r2
 8004bde:	d058      	beq.n	8004c92 <HAL_GPIO_Init+0xfa>
 8004be0:	4a92      	ldr	r2, [pc, #584]	; (8004e2c <HAL_GPIO_Init+0x294>)
 8004be2:	4293      	cmp	r3, r2
 8004be4:	d86f      	bhi.n	8004cc6 <HAL_GPIO_Init+0x12e>
 8004be6:	4a92      	ldr	r2, [pc, #584]	; (8004e30 <HAL_GPIO_Init+0x298>)
 8004be8:	4293      	cmp	r3, r2
 8004bea:	d052      	beq.n	8004c92 <HAL_GPIO_Init+0xfa>
 8004bec:	4a90      	ldr	r2, [pc, #576]	; (8004e30 <HAL_GPIO_Init+0x298>)
 8004bee:	4293      	cmp	r3, r2
 8004bf0:	d869      	bhi.n	8004cc6 <HAL_GPIO_Init+0x12e>
 8004bf2:	4a90      	ldr	r2, [pc, #576]	; (8004e34 <HAL_GPIO_Init+0x29c>)
 8004bf4:	4293      	cmp	r3, r2
 8004bf6:	d04c      	beq.n	8004c92 <HAL_GPIO_Init+0xfa>
 8004bf8:	4a8e      	ldr	r2, [pc, #568]	; (8004e34 <HAL_GPIO_Init+0x29c>)
 8004bfa:	4293      	cmp	r3, r2
 8004bfc:	d863      	bhi.n	8004cc6 <HAL_GPIO_Init+0x12e>
 8004bfe:	4a8e      	ldr	r2, [pc, #568]	; (8004e38 <HAL_GPIO_Init+0x2a0>)
 8004c00:	4293      	cmp	r3, r2
 8004c02:	d046      	beq.n	8004c92 <HAL_GPIO_Init+0xfa>
 8004c04:	4a8c      	ldr	r2, [pc, #560]	; (8004e38 <HAL_GPIO_Init+0x2a0>)
 8004c06:	4293      	cmp	r3, r2
 8004c08:	d85d      	bhi.n	8004cc6 <HAL_GPIO_Init+0x12e>
 8004c0a:	2b12      	cmp	r3, #18
 8004c0c:	d82a      	bhi.n	8004c64 <HAL_GPIO_Init+0xcc>
 8004c0e:	2b12      	cmp	r3, #18
 8004c10:	d859      	bhi.n	8004cc6 <HAL_GPIO_Init+0x12e>
 8004c12:	a201      	add	r2, pc, #4	; (adr r2, 8004c18 <HAL_GPIO_Init+0x80>)
 8004c14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c18:	08004c93 	.word	0x08004c93
 8004c1c:	08004c6d 	.word	0x08004c6d
 8004c20:	08004c7f 	.word	0x08004c7f
 8004c24:	08004cc1 	.word	0x08004cc1
 8004c28:	08004cc7 	.word	0x08004cc7
 8004c2c:	08004cc7 	.word	0x08004cc7
 8004c30:	08004cc7 	.word	0x08004cc7
 8004c34:	08004cc7 	.word	0x08004cc7
 8004c38:	08004cc7 	.word	0x08004cc7
 8004c3c:	08004cc7 	.word	0x08004cc7
 8004c40:	08004cc7 	.word	0x08004cc7
 8004c44:	08004cc7 	.word	0x08004cc7
 8004c48:	08004cc7 	.word	0x08004cc7
 8004c4c:	08004cc7 	.word	0x08004cc7
 8004c50:	08004cc7 	.word	0x08004cc7
 8004c54:	08004cc7 	.word	0x08004cc7
 8004c58:	08004cc7 	.word	0x08004cc7
 8004c5c:	08004c75 	.word	0x08004c75
 8004c60:	08004c89 	.word	0x08004c89
 8004c64:	4a75      	ldr	r2, [pc, #468]	; (8004e3c <HAL_GPIO_Init+0x2a4>)
 8004c66:	4293      	cmp	r3, r2
 8004c68:	d013      	beq.n	8004c92 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8004c6a:	e02c      	b.n	8004cc6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8004c6c:	683b      	ldr	r3, [r7, #0]
 8004c6e:	68db      	ldr	r3, [r3, #12]
 8004c70:	623b      	str	r3, [r7, #32]
          break;
 8004c72:	e029      	b.n	8004cc8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8004c74:	683b      	ldr	r3, [r7, #0]
 8004c76:	68db      	ldr	r3, [r3, #12]
 8004c78:	3304      	adds	r3, #4
 8004c7a:	623b      	str	r3, [r7, #32]
          break;
 8004c7c:	e024      	b.n	8004cc8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8004c7e:	683b      	ldr	r3, [r7, #0]
 8004c80:	68db      	ldr	r3, [r3, #12]
 8004c82:	3308      	adds	r3, #8
 8004c84:	623b      	str	r3, [r7, #32]
          break;
 8004c86:	e01f      	b.n	8004cc8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8004c88:	683b      	ldr	r3, [r7, #0]
 8004c8a:	68db      	ldr	r3, [r3, #12]
 8004c8c:	330c      	adds	r3, #12
 8004c8e:	623b      	str	r3, [r7, #32]
          break;
 8004c90:	e01a      	b.n	8004cc8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8004c92:	683b      	ldr	r3, [r7, #0]
 8004c94:	689b      	ldr	r3, [r3, #8]
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d102      	bne.n	8004ca0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8004c9a:	2304      	movs	r3, #4
 8004c9c:	623b      	str	r3, [r7, #32]
          break;
 8004c9e:	e013      	b.n	8004cc8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8004ca0:	683b      	ldr	r3, [r7, #0]
 8004ca2:	689b      	ldr	r3, [r3, #8]
 8004ca4:	2b01      	cmp	r3, #1
 8004ca6:	d105      	bne.n	8004cb4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004ca8:	2308      	movs	r3, #8
 8004caa:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	69fa      	ldr	r2, [r7, #28]
 8004cb0:	611a      	str	r2, [r3, #16]
          break;
 8004cb2:	e009      	b.n	8004cc8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004cb4:	2308      	movs	r3, #8
 8004cb6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	69fa      	ldr	r2, [r7, #28]
 8004cbc:	615a      	str	r2, [r3, #20]
          break;
 8004cbe:	e003      	b.n	8004cc8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8004cc0:	2300      	movs	r3, #0
 8004cc2:	623b      	str	r3, [r7, #32]
          break;
 8004cc4:	e000      	b.n	8004cc8 <HAL_GPIO_Init+0x130>
          break;
 8004cc6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8004cc8:	69bb      	ldr	r3, [r7, #24]
 8004cca:	2bff      	cmp	r3, #255	; 0xff
 8004ccc:	d801      	bhi.n	8004cd2 <HAL_GPIO_Init+0x13a>
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	e001      	b.n	8004cd6 <HAL_GPIO_Init+0x13e>
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	3304      	adds	r3, #4
 8004cd6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8004cd8:	69bb      	ldr	r3, [r7, #24]
 8004cda:	2bff      	cmp	r3, #255	; 0xff
 8004cdc:	d802      	bhi.n	8004ce4 <HAL_GPIO_Init+0x14c>
 8004cde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ce0:	009b      	lsls	r3, r3, #2
 8004ce2:	e002      	b.n	8004cea <HAL_GPIO_Init+0x152>
 8004ce4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ce6:	3b08      	subs	r3, #8
 8004ce8:	009b      	lsls	r3, r3, #2
 8004cea:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8004cec:	697b      	ldr	r3, [r7, #20]
 8004cee:	681a      	ldr	r2, [r3, #0]
 8004cf0:	210f      	movs	r1, #15
 8004cf2:	693b      	ldr	r3, [r7, #16]
 8004cf4:	fa01 f303 	lsl.w	r3, r1, r3
 8004cf8:	43db      	mvns	r3, r3
 8004cfa:	401a      	ands	r2, r3
 8004cfc:	6a39      	ldr	r1, [r7, #32]
 8004cfe:	693b      	ldr	r3, [r7, #16]
 8004d00:	fa01 f303 	lsl.w	r3, r1, r3
 8004d04:	431a      	orrs	r2, r3
 8004d06:	697b      	ldr	r3, [r7, #20]
 8004d08:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004d0a:	683b      	ldr	r3, [r7, #0]
 8004d0c:	685b      	ldr	r3, [r3, #4]
 8004d0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	f000 80c1 	beq.w	8004e9a <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8004d18:	4b49      	ldr	r3, [pc, #292]	; (8004e40 <HAL_GPIO_Init+0x2a8>)
 8004d1a:	699b      	ldr	r3, [r3, #24]
 8004d1c:	4a48      	ldr	r2, [pc, #288]	; (8004e40 <HAL_GPIO_Init+0x2a8>)
 8004d1e:	f043 0301 	orr.w	r3, r3, #1
 8004d22:	6193      	str	r3, [r2, #24]
 8004d24:	4b46      	ldr	r3, [pc, #280]	; (8004e40 <HAL_GPIO_Init+0x2a8>)
 8004d26:	699b      	ldr	r3, [r3, #24]
 8004d28:	f003 0301 	and.w	r3, r3, #1
 8004d2c:	60bb      	str	r3, [r7, #8]
 8004d2e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8004d30:	4a44      	ldr	r2, [pc, #272]	; (8004e44 <HAL_GPIO_Init+0x2ac>)
 8004d32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d34:	089b      	lsrs	r3, r3, #2
 8004d36:	3302      	adds	r3, #2
 8004d38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004d3c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8004d3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d40:	f003 0303 	and.w	r3, r3, #3
 8004d44:	009b      	lsls	r3, r3, #2
 8004d46:	220f      	movs	r2, #15
 8004d48:	fa02 f303 	lsl.w	r3, r2, r3
 8004d4c:	43db      	mvns	r3, r3
 8004d4e:	68fa      	ldr	r2, [r7, #12]
 8004d50:	4013      	ands	r3, r2
 8004d52:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	4a3c      	ldr	r2, [pc, #240]	; (8004e48 <HAL_GPIO_Init+0x2b0>)
 8004d58:	4293      	cmp	r3, r2
 8004d5a:	d01f      	beq.n	8004d9c <HAL_GPIO_Init+0x204>
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	4a3b      	ldr	r2, [pc, #236]	; (8004e4c <HAL_GPIO_Init+0x2b4>)
 8004d60:	4293      	cmp	r3, r2
 8004d62:	d019      	beq.n	8004d98 <HAL_GPIO_Init+0x200>
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	4a3a      	ldr	r2, [pc, #232]	; (8004e50 <HAL_GPIO_Init+0x2b8>)
 8004d68:	4293      	cmp	r3, r2
 8004d6a:	d013      	beq.n	8004d94 <HAL_GPIO_Init+0x1fc>
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	4a39      	ldr	r2, [pc, #228]	; (8004e54 <HAL_GPIO_Init+0x2bc>)
 8004d70:	4293      	cmp	r3, r2
 8004d72:	d00d      	beq.n	8004d90 <HAL_GPIO_Init+0x1f8>
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	4a38      	ldr	r2, [pc, #224]	; (8004e58 <HAL_GPIO_Init+0x2c0>)
 8004d78:	4293      	cmp	r3, r2
 8004d7a:	d007      	beq.n	8004d8c <HAL_GPIO_Init+0x1f4>
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	4a37      	ldr	r2, [pc, #220]	; (8004e5c <HAL_GPIO_Init+0x2c4>)
 8004d80:	4293      	cmp	r3, r2
 8004d82:	d101      	bne.n	8004d88 <HAL_GPIO_Init+0x1f0>
 8004d84:	2305      	movs	r3, #5
 8004d86:	e00a      	b.n	8004d9e <HAL_GPIO_Init+0x206>
 8004d88:	2306      	movs	r3, #6
 8004d8a:	e008      	b.n	8004d9e <HAL_GPIO_Init+0x206>
 8004d8c:	2304      	movs	r3, #4
 8004d8e:	e006      	b.n	8004d9e <HAL_GPIO_Init+0x206>
 8004d90:	2303      	movs	r3, #3
 8004d92:	e004      	b.n	8004d9e <HAL_GPIO_Init+0x206>
 8004d94:	2302      	movs	r3, #2
 8004d96:	e002      	b.n	8004d9e <HAL_GPIO_Init+0x206>
 8004d98:	2301      	movs	r3, #1
 8004d9a:	e000      	b.n	8004d9e <HAL_GPIO_Init+0x206>
 8004d9c:	2300      	movs	r3, #0
 8004d9e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004da0:	f002 0203 	and.w	r2, r2, #3
 8004da4:	0092      	lsls	r2, r2, #2
 8004da6:	4093      	lsls	r3, r2
 8004da8:	68fa      	ldr	r2, [r7, #12]
 8004daa:	4313      	orrs	r3, r2
 8004dac:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8004dae:	4925      	ldr	r1, [pc, #148]	; (8004e44 <HAL_GPIO_Init+0x2ac>)
 8004db0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004db2:	089b      	lsrs	r3, r3, #2
 8004db4:	3302      	adds	r3, #2
 8004db6:	68fa      	ldr	r2, [r7, #12]
 8004db8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004dbc:	683b      	ldr	r3, [r7, #0]
 8004dbe:	685b      	ldr	r3, [r3, #4]
 8004dc0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d006      	beq.n	8004dd6 <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8004dc8:	4b25      	ldr	r3, [pc, #148]	; (8004e60 <HAL_GPIO_Init+0x2c8>)
 8004dca:	681a      	ldr	r2, [r3, #0]
 8004dcc:	4924      	ldr	r1, [pc, #144]	; (8004e60 <HAL_GPIO_Init+0x2c8>)
 8004dce:	69bb      	ldr	r3, [r7, #24]
 8004dd0:	4313      	orrs	r3, r2
 8004dd2:	600b      	str	r3, [r1, #0]
 8004dd4:	e006      	b.n	8004de4 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8004dd6:	4b22      	ldr	r3, [pc, #136]	; (8004e60 <HAL_GPIO_Init+0x2c8>)
 8004dd8:	681a      	ldr	r2, [r3, #0]
 8004dda:	69bb      	ldr	r3, [r7, #24]
 8004ddc:	43db      	mvns	r3, r3
 8004dde:	4920      	ldr	r1, [pc, #128]	; (8004e60 <HAL_GPIO_Init+0x2c8>)
 8004de0:	4013      	ands	r3, r2
 8004de2:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004de4:	683b      	ldr	r3, [r7, #0]
 8004de6:	685b      	ldr	r3, [r3, #4]
 8004de8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d006      	beq.n	8004dfe <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8004df0:	4b1b      	ldr	r3, [pc, #108]	; (8004e60 <HAL_GPIO_Init+0x2c8>)
 8004df2:	685a      	ldr	r2, [r3, #4]
 8004df4:	491a      	ldr	r1, [pc, #104]	; (8004e60 <HAL_GPIO_Init+0x2c8>)
 8004df6:	69bb      	ldr	r3, [r7, #24]
 8004df8:	4313      	orrs	r3, r2
 8004dfa:	604b      	str	r3, [r1, #4]
 8004dfc:	e006      	b.n	8004e0c <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8004dfe:	4b18      	ldr	r3, [pc, #96]	; (8004e60 <HAL_GPIO_Init+0x2c8>)
 8004e00:	685a      	ldr	r2, [r3, #4]
 8004e02:	69bb      	ldr	r3, [r7, #24]
 8004e04:	43db      	mvns	r3, r3
 8004e06:	4916      	ldr	r1, [pc, #88]	; (8004e60 <HAL_GPIO_Init+0x2c8>)
 8004e08:	4013      	ands	r3, r2
 8004e0a:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004e0c:	683b      	ldr	r3, [r7, #0]
 8004e0e:	685b      	ldr	r3, [r3, #4]
 8004e10:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d025      	beq.n	8004e64 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8004e18:	4b11      	ldr	r3, [pc, #68]	; (8004e60 <HAL_GPIO_Init+0x2c8>)
 8004e1a:	689a      	ldr	r2, [r3, #8]
 8004e1c:	4910      	ldr	r1, [pc, #64]	; (8004e60 <HAL_GPIO_Init+0x2c8>)
 8004e1e:	69bb      	ldr	r3, [r7, #24]
 8004e20:	4313      	orrs	r3, r2
 8004e22:	608b      	str	r3, [r1, #8]
 8004e24:	e025      	b.n	8004e72 <HAL_GPIO_Init+0x2da>
 8004e26:	bf00      	nop
 8004e28:	10320000 	.word	0x10320000
 8004e2c:	10310000 	.word	0x10310000
 8004e30:	10220000 	.word	0x10220000
 8004e34:	10210000 	.word	0x10210000
 8004e38:	10120000 	.word	0x10120000
 8004e3c:	10110000 	.word	0x10110000
 8004e40:	40021000 	.word	0x40021000
 8004e44:	40010000 	.word	0x40010000
 8004e48:	40010800 	.word	0x40010800
 8004e4c:	40010c00 	.word	0x40010c00
 8004e50:	40011000 	.word	0x40011000
 8004e54:	40011400 	.word	0x40011400
 8004e58:	40011800 	.word	0x40011800
 8004e5c:	40011c00 	.word	0x40011c00
 8004e60:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8004e64:	4b15      	ldr	r3, [pc, #84]	; (8004ebc <HAL_GPIO_Init+0x324>)
 8004e66:	689a      	ldr	r2, [r3, #8]
 8004e68:	69bb      	ldr	r3, [r7, #24]
 8004e6a:	43db      	mvns	r3, r3
 8004e6c:	4913      	ldr	r1, [pc, #76]	; (8004ebc <HAL_GPIO_Init+0x324>)
 8004e6e:	4013      	ands	r3, r2
 8004e70:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004e72:	683b      	ldr	r3, [r7, #0]
 8004e74:	685b      	ldr	r3, [r3, #4]
 8004e76:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d006      	beq.n	8004e8c <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8004e7e:	4b0f      	ldr	r3, [pc, #60]	; (8004ebc <HAL_GPIO_Init+0x324>)
 8004e80:	68da      	ldr	r2, [r3, #12]
 8004e82:	490e      	ldr	r1, [pc, #56]	; (8004ebc <HAL_GPIO_Init+0x324>)
 8004e84:	69bb      	ldr	r3, [r7, #24]
 8004e86:	4313      	orrs	r3, r2
 8004e88:	60cb      	str	r3, [r1, #12]
 8004e8a:	e006      	b.n	8004e9a <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8004e8c:	4b0b      	ldr	r3, [pc, #44]	; (8004ebc <HAL_GPIO_Init+0x324>)
 8004e8e:	68da      	ldr	r2, [r3, #12]
 8004e90:	69bb      	ldr	r3, [r7, #24]
 8004e92:	43db      	mvns	r3, r3
 8004e94:	4909      	ldr	r1, [pc, #36]	; (8004ebc <HAL_GPIO_Init+0x324>)
 8004e96:	4013      	ands	r3, r2
 8004e98:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8004e9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e9c:	3301      	adds	r3, #1
 8004e9e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004ea0:	683b      	ldr	r3, [r7, #0]
 8004ea2:	681a      	ldr	r2, [r3, #0]
 8004ea4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ea6:	fa22 f303 	lsr.w	r3, r2, r3
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	f47f ae7e 	bne.w	8004bac <HAL_GPIO_Init+0x14>
  }
}
 8004eb0:	bf00      	nop
 8004eb2:	bf00      	nop
 8004eb4:	372c      	adds	r7, #44	; 0x2c
 8004eb6:	46bd      	mov	sp, r7
 8004eb8:	bc80      	pop	{r7}
 8004eba:	4770      	bx	lr
 8004ebc:	40010400 	.word	0x40010400

08004ec0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004ec0:	b480      	push	{r7}
 8004ec2:	b085      	sub	sp, #20
 8004ec4:	af00      	add	r7, sp, #0
 8004ec6:	6078      	str	r0, [r7, #4]
 8004ec8:	460b      	mov	r3, r1
 8004eca:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	689a      	ldr	r2, [r3, #8]
 8004ed0:	887b      	ldrh	r3, [r7, #2]
 8004ed2:	4013      	ands	r3, r2
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d002      	beq.n	8004ede <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004ed8:	2301      	movs	r3, #1
 8004eda:	73fb      	strb	r3, [r7, #15]
 8004edc:	e001      	b.n	8004ee2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004ede:	2300      	movs	r3, #0
 8004ee0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004ee2:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ee4:	4618      	mov	r0, r3
 8004ee6:	3714      	adds	r7, #20
 8004ee8:	46bd      	mov	sp, r7
 8004eea:	bc80      	pop	{r7}
 8004eec:	4770      	bx	lr

08004eee <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004eee:	b480      	push	{r7}
 8004ef0:	b083      	sub	sp, #12
 8004ef2:	af00      	add	r7, sp, #0
 8004ef4:	6078      	str	r0, [r7, #4]
 8004ef6:	460b      	mov	r3, r1
 8004ef8:	807b      	strh	r3, [r7, #2]
 8004efa:	4613      	mov	r3, r2
 8004efc:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004efe:	787b      	ldrb	r3, [r7, #1]
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d003      	beq.n	8004f0c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004f04:	887a      	ldrh	r2, [r7, #2]
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8004f0a:	e003      	b.n	8004f14 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8004f0c:	887b      	ldrh	r3, [r7, #2]
 8004f0e:	041a      	lsls	r2, r3, #16
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	611a      	str	r2, [r3, #16]
}
 8004f14:	bf00      	nop
 8004f16:	370c      	adds	r7, #12
 8004f18:	46bd      	mov	sp, r7
 8004f1a:	bc80      	pop	{r7}
 8004f1c:	4770      	bx	lr
	...

08004f20 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004f20:	b580      	push	{r7, lr}
 8004f22:	b084      	sub	sp, #16
 8004f24:	af00      	add	r7, sp, #0
 8004f26:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d101      	bne.n	8004f32 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004f2e:	2301      	movs	r3, #1
 8004f30:	e12b      	b.n	800518a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f38:	b2db      	uxtb	r3, r3
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d106      	bne.n	8004f4c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	2200      	movs	r2, #0
 8004f42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004f46:	6878      	ldr	r0, [r7, #4]
 8004f48:	f7fd ff2c 	bl	8002da4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	2224      	movs	r2, #36	; 0x24
 8004f50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	681a      	ldr	r2, [r3, #0]
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	f022 0201 	bic.w	r2, r2, #1
 8004f62:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	681a      	ldr	r2, [r3, #0]
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004f72:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	681a      	ldr	r2, [r3, #0]
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004f82:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004f84:	f002 f97c 	bl	8007280 <HAL_RCC_GetPCLK1Freq>
 8004f88:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	685b      	ldr	r3, [r3, #4]
 8004f8e:	4a81      	ldr	r2, [pc, #516]	; (8005194 <HAL_I2C_Init+0x274>)
 8004f90:	4293      	cmp	r3, r2
 8004f92:	d807      	bhi.n	8004fa4 <HAL_I2C_Init+0x84>
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	4a80      	ldr	r2, [pc, #512]	; (8005198 <HAL_I2C_Init+0x278>)
 8004f98:	4293      	cmp	r3, r2
 8004f9a:	bf94      	ite	ls
 8004f9c:	2301      	movls	r3, #1
 8004f9e:	2300      	movhi	r3, #0
 8004fa0:	b2db      	uxtb	r3, r3
 8004fa2:	e006      	b.n	8004fb2 <HAL_I2C_Init+0x92>
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	4a7d      	ldr	r2, [pc, #500]	; (800519c <HAL_I2C_Init+0x27c>)
 8004fa8:	4293      	cmp	r3, r2
 8004faa:	bf94      	ite	ls
 8004fac:	2301      	movls	r3, #1
 8004fae:	2300      	movhi	r3, #0
 8004fb0:	b2db      	uxtb	r3, r3
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d001      	beq.n	8004fba <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004fb6:	2301      	movs	r3, #1
 8004fb8:	e0e7      	b.n	800518a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	4a78      	ldr	r2, [pc, #480]	; (80051a0 <HAL_I2C_Init+0x280>)
 8004fbe:	fba2 2303 	umull	r2, r3, r2, r3
 8004fc2:	0c9b      	lsrs	r3, r3, #18
 8004fc4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	685b      	ldr	r3, [r3, #4]
 8004fcc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	68ba      	ldr	r2, [r7, #8]
 8004fd6:	430a      	orrs	r2, r1
 8004fd8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	6a1b      	ldr	r3, [r3, #32]
 8004fe0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	685b      	ldr	r3, [r3, #4]
 8004fe8:	4a6a      	ldr	r2, [pc, #424]	; (8005194 <HAL_I2C_Init+0x274>)
 8004fea:	4293      	cmp	r3, r2
 8004fec:	d802      	bhi.n	8004ff4 <HAL_I2C_Init+0xd4>
 8004fee:	68bb      	ldr	r3, [r7, #8]
 8004ff0:	3301      	adds	r3, #1
 8004ff2:	e009      	b.n	8005008 <HAL_I2C_Init+0xe8>
 8004ff4:	68bb      	ldr	r3, [r7, #8]
 8004ff6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004ffa:	fb02 f303 	mul.w	r3, r2, r3
 8004ffe:	4a69      	ldr	r2, [pc, #420]	; (80051a4 <HAL_I2C_Init+0x284>)
 8005000:	fba2 2303 	umull	r2, r3, r2, r3
 8005004:	099b      	lsrs	r3, r3, #6
 8005006:	3301      	adds	r3, #1
 8005008:	687a      	ldr	r2, [r7, #4]
 800500a:	6812      	ldr	r2, [r2, #0]
 800500c:	430b      	orrs	r3, r1
 800500e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	69db      	ldr	r3, [r3, #28]
 8005016:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800501a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	685b      	ldr	r3, [r3, #4]
 8005022:	495c      	ldr	r1, [pc, #368]	; (8005194 <HAL_I2C_Init+0x274>)
 8005024:	428b      	cmp	r3, r1
 8005026:	d819      	bhi.n	800505c <HAL_I2C_Init+0x13c>
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	1e59      	subs	r1, r3, #1
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	685b      	ldr	r3, [r3, #4]
 8005030:	005b      	lsls	r3, r3, #1
 8005032:	fbb1 f3f3 	udiv	r3, r1, r3
 8005036:	1c59      	adds	r1, r3, #1
 8005038:	f640 73fc 	movw	r3, #4092	; 0xffc
 800503c:	400b      	ands	r3, r1
 800503e:	2b00      	cmp	r3, #0
 8005040:	d00a      	beq.n	8005058 <HAL_I2C_Init+0x138>
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	1e59      	subs	r1, r3, #1
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	685b      	ldr	r3, [r3, #4]
 800504a:	005b      	lsls	r3, r3, #1
 800504c:	fbb1 f3f3 	udiv	r3, r1, r3
 8005050:	3301      	adds	r3, #1
 8005052:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005056:	e051      	b.n	80050fc <HAL_I2C_Init+0x1dc>
 8005058:	2304      	movs	r3, #4
 800505a:	e04f      	b.n	80050fc <HAL_I2C_Init+0x1dc>
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	689b      	ldr	r3, [r3, #8]
 8005060:	2b00      	cmp	r3, #0
 8005062:	d111      	bne.n	8005088 <HAL_I2C_Init+0x168>
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	1e58      	subs	r0, r3, #1
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	6859      	ldr	r1, [r3, #4]
 800506c:	460b      	mov	r3, r1
 800506e:	005b      	lsls	r3, r3, #1
 8005070:	440b      	add	r3, r1
 8005072:	fbb0 f3f3 	udiv	r3, r0, r3
 8005076:	3301      	adds	r3, #1
 8005078:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800507c:	2b00      	cmp	r3, #0
 800507e:	bf0c      	ite	eq
 8005080:	2301      	moveq	r3, #1
 8005082:	2300      	movne	r3, #0
 8005084:	b2db      	uxtb	r3, r3
 8005086:	e012      	b.n	80050ae <HAL_I2C_Init+0x18e>
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	1e58      	subs	r0, r3, #1
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	6859      	ldr	r1, [r3, #4]
 8005090:	460b      	mov	r3, r1
 8005092:	009b      	lsls	r3, r3, #2
 8005094:	440b      	add	r3, r1
 8005096:	0099      	lsls	r1, r3, #2
 8005098:	440b      	add	r3, r1
 800509a:	fbb0 f3f3 	udiv	r3, r0, r3
 800509e:	3301      	adds	r3, #1
 80050a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	bf0c      	ite	eq
 80050a8:	2301      	moveq	r3, #1
 80050aa:	2300      	movne	r3, #0
 80050ac:	b2db      	uxtb	r3, r3
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d001      	beq.n	80050b6 <HAL_I2C_Init+0x196>
 80050b2:	2301      	movs	r3, #1
 80050b4:	e022      	b.n	80050fc <HAL_I2C_Init+0x1dc>
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	689b      	ldr	r3, [r3, #8]
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d10e      	bne.n	80050dc <HAL_I2C_Init+0x1bc>
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	1e58      	subs	r0, r3, #1
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	6859      	ldr	r1, [r3, #4]
 80050c6:	460b      	mov	r3, r1
 80050c8:	005b      	lsls	r3, r3, #1
 80050ca:	440b      	add	r3, r1
 80050cc:	fbb0 f3f3 	udiv	r3, r0, r3
 80050d0:	3301      	adds	r3, #1
 80050d2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80050d6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80050da:	e00f      	b.n	80050fc <HAL_I2C_Init+0x1dc>
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	1e58      	subs	r0, r3, #1
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	6859      	ldr	r1, [r3, #4]
 80050e4:	460b      	mov	r3, r1
 80050e6:	009b      	lsls	r3, r3, #2
 80050e8:	440b      	add	r3, r1
 80050ea:	0099      	lsls	r1, r3, #2
 80050ec:	440b      	add	r3, r1
 80050ee:	fbb0 f3f3 	udiv	r3, r0, r3
 80050f2:	3301      	adds	r3, #1
 80050f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80050f8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80050fc:	6879      	ldr	r1, [r7, #4]
 80050fe:	6809      	ldr	r1, [r1, #0]
 8005100:	4313      	orrs	r3, r2
 8005102:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	69da      	ldr	r2, [r3, #28]
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	6a1b      	ldr	r3, [r3, #32]
 8005116:	431a      	orrs	r2, r3
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	430a      	orrs	r2, r1
 800511e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	689b      	ldr	r3, [r3, #8]
 8005126:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800512a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800512e:	687a      	ldr	r2, [r7, #4]
 8005130:	6911      	ldr	r1, [r2, #16]
 8005132:	687a      	ldr	r2, [r7, #4]
 8005134:	68d2      	ldr	r2, [r2, #12]
 8005136:	4311      	orrs	r1, r2
 8005138:	687a      	ldr	r2, [r7, #4]
 800513a:	6812      	ldr	r2, [r2, #0]
 800513c:	430b      	orrs	r3, r1
 800513e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	68db      	ldr	r3, [r3, #12]
 8005146:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	695a      	ldr	r2, [r3, #20]
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	699b      	ldr	r3, [r3, #24]
 8005152:	431a      	orrs	r2, r3
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	430a      	orrs	r2, r1
 800515a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	681a      	ldr	r2, [r3, #0]
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	f042 0201 	orr.w	r2, r2, #1
 800516a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	2200      	movs	r2, #0
 8005170:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	2220      	movs	r2, #32
 8005176:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	2200      	movs	r2, #0
 800517e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	2200      	movs	r2, #0
 8005184:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005188:	2300      	movs	r3, #0
}
 800518a:	4618      	mov	r0, r3
 800518c:	3710      	adds	r7, #16
 800518e:	46bd      	mov	sp, r7
 8005190:	bd80      	pop	{r7, pc}
 8005192:	bf00      	nop
 8005194:	000186a0 	.word	0x000186a0
 8005198:	001e847f 	.word	0x001e847f
 800519c:	003d08ff 	.word	0x003d08ff
 80051a0:	431bde83 	.word	0x431bde83
 80051a4:	10624dd3 	.word	0x10624dd3

080051a8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80051a8:	b580      	push	{r7, lr}
 80051aa:	b088      	sub	sp, #32
 80051ac:	af02      	add	r7, sp, #8
 80051ae:	60f8      	str	r0, [r7, #12]
 80051b0:	607a      	str	r2, [r7, #4]
 80051b2:	461a      	mov	r2, r3
 80051b4:	460b      	mov	r3, r1
 80051b6:	817b      	strh	r3, [r7, #10]
 80051b8:	4613      	mov	r3, r2
 80051ba:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80051bc:	f7fe ff68 	bl	8004090 <HAL_GetTick>
 80051c0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80051c8:	b2db      	uxtb	r3, r3
 80051ca:	2b20      	cmp	r3, #32
 80051cc:	f040 80e0 	bne.w	8005390 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80051d0:	697b      	ldr	r3, [r7, #20]
 80051d2:	9300      	str	r3, [sp, #0]
 80051d4:	2319      	movs	r3, #25
 80051d6:	2201      	movs	r2, #1
 80051d8:	4970      	ldr	r1, [pc, #448]	; (800539c <HAL_I2C_Master_Transmit+0x1f4>)
 80051da:	68f8      	ldr	r0, [r7, #12]
 80051dc:	f001 faa0 	bl	8006720 <I2C_WaitOnFlagUntilTimeout>
 80051e0:	4603      	mov	r3, r0
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d001      	beq.n	80051ea <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80051e6:	2302      	movs	r3, #2
 80051e8:	e0d3      	b.n	8005392 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80051f0:	2b01      	cmp	r3, #1
 80051f2:	d101      	bne.n	80051f8 <HAL_I2C_Master_Transmit+0x50>
 80051f4:	2302      	movs	r3, #2
 80051f6:	e0cc      	b.n	8005392 <HAL_I2C_Master_Transmit+0x1ea>
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	2201      	movs	r2, #1
 80051fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	f003 0301 	and.w	r3, r3, #1
 800520a:	2b01      	cmp	r3, #1
 800520c:	d007      	beq.n	800521e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	681a      	ldr	r2, [r3, #0]
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	f042 0201 	orr.w	r2, r2, #1
 800521c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	681a      	ldr	r2, [r3, #0]
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800522c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	2221      	movs	r2, #33	; 0x21
 8005232:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	2210      	movs	r2, #16
 800523a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	2200      	movs	r2, #0
 8005242:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	687a      	ldr	r2, [r7, #4]
 8005248:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	893a      	ldrh	r2, [r7, #8]
 800524e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005254:	b29a      	uxth	r2, r3
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	4a50      	ldr	r2, [pc, #320]	; (80053a0 <HAL_I2C_Master_Transmit+0x1f8>)
 800525e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005260:	8979      	ldrh	r1, [r7, #10]
 8005262:	697b      	ldr	r3, [r7, #20]
 8005264:	6a3a      	ldr	r2, [r7, #32]
 8005266:	68f8      	ldr	r0, [r7, #12]
 8005268:	f000 ff8c 	bl	8006184 <I2C_MasterRequestWrite>
 800526c:	4603      	mov	r3, r0
 800526e:	2b00      	cmp	r3, #0
 8005270:	d001      	beq.n	8005276 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8005272:	2301      	movs	r3, #1
 8005274:	e08d      	b.n	8005392 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005276:	2300      	movs	r3, #0
 8005278:	613b      	str	r3, [r7, #16]
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	695b      	ldr	r3, [r3, #20]
 8005280:	613b      	str	r3, [r7, #16]
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	699b      	ldr	r3, [r3, #24]
 8005288:	613b      	str	r3, [r7, #16]
 800528a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800528c:	e066      	b.n	800535c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800528e:	697a      	ldr	r2, [r7, #20]
 8005290:	6a39      	ldr	r1, [r7, #32]
 8005292:	68f8      	ldr	r0, [r7, #12]
 8005294:	f001 fb1a 	bl	80068cc <I2C_WaitOnTXEFlagUntilTimeout>
 8005298:	4603      	mov	r3, r0
 800529a:	2b00      	cmp	r3, #0
 800529c:	d00d      	beq.n	80052ba <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052a2:	2b04      	cmp	r3, #4
 80052a4:	d107      	bne.n	80052b6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	681a      	ldr	r2, [r3, #0]
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80052b4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80052b6:	2301      	movs	r3, #1
 80052b8:	e06b      	b.n	8005392 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052be:	781a      	ldrb	r2, [r3, #0]
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052ca:	1c5a      	adds	r2, r3, #1
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052d4:	b29b      	uxth	r3, r3
 80052d6:	3b01      	subs	r3, #1
 80052d8:	b29a      	uxth	r2, r3
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052e2:	3b01      	subs	r3, #1
 80052e4:	b29a      	uxth	r2, r3
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	695b      	ldr	r3, [r3, #20]
 80052f0:	f003 0304 	and.w	r3, r3, #4
 80052f4:	2b04      	cmp	r3, #4
 80052f6:	d11b      	bne.n	8005330 <HAL_I2C_Master_Transmit+0x188>
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d017      	beq.n	8005330 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005304:	781a      	ldrb	r2, [r3, #0]
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005310:	1c5a      	adds	r2, r3, #1
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800531a:	b29b      	uxth	r3, r3
 800531c:	3b01      	subs	r3, #1
 800531e:	b29a      	uxth	r2, r3
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005328:	3b01      	subs	r3, #1
 800532a:	b29a      	uxth	r2, r3
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005330:	697a      	ldr	r2, [r7, #20]
 8005332:	6a39      	ldr	r1, [r7, #32]
 8005334:	68f8      	ldr	r0, [r7, #12]
 8005336:	f001 fb0a 	bl	800694e <I2C_WaitOnBTFFlagUntilTimeout>
 800533a:	4603      	mov	r3, r0
 800533c:	2b00      	cmp	r3, #0
 800533e:	d00d      	beq.n	800535c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005344:	2b04      	cmp	r3, #4
 8005346:	d107      	bne.n	8005358 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	681a      	ldr	r2, [r3, #0]
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005356:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005358:	2301      	movs	r3, #1
 800535a:	e01a      	b.n	8005392 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005360:	2b00      	cmp	r3, #0
 8005362:	d194      	bne.n	800528e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	681a      	ldr	r2, [r3, #0]
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005372:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	2220      	movs	r2, #32
 8005378:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	2200      	movs	r2, #0
 8005380:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	2200      	movs	r2, #0
 8005388:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800538c:	2300      	movs	r3, #0
 800538e:	e000      	b.n	8005392 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8005390:	2302      	movs	r3, #2
  }
}
 8005392:	4618      	mov	r0, r3
 8005394:	3718      	adds	r7, #24
 8005396:	46bd      	mov	sp, r7
 8005398:	bd80      	pop	{r7, pc}
 800539a:	bf00      	nop
 800539c:	00100002 	.word	0x00100002
 80053a0:	ffff0000 	.word	0xffff0000

080053a4 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80053a4:	b580      	push	{r7, lr}
 80053a6:	b08c      	sub	sp, #48	; 0x30
 80053a8:	af02      	add	r7, sp, #8
 80053aa:	60f8      	str	r0, [r7, #12]
 80053ac:	607a      	str	r2, [r7, #4]
 80053ae:	461a      	mov	r2, r3
 80053b0:	460b      	mov	r3, r1
 80053b2:	817b      	strh	r3, [r7, #10]
 80053b4:	4613      	mov	r3, r2
 80053b6:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 80053b8:	2300      	movs	r3, #0
 80053ba:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80053bc:	f7fe fe68 	bl	8004090 <HAL_GetTick>
 80053c0:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80053c8:	b2db      	uxtb	r3, r3
 80053ca:	2b20      	cmp	r3, #32
 80053cc:	f040 823f 	bne.w	800584e <HAL_I2C_Master_Receive+0x4aa>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80053d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053d2:	9300      	str	r3, [sp, #0]
 80053d4:	2319      	movs	r3, #25
 80053d6:	2201      	movs	r2, #1
 80053d8:	497f      	ldr	r1, [pc, #508]	; (80055d8 <HAL_I2C_Master_Receive+0x234>)
 80053da:	68f8      	ldr	r0, [r7, #12]
 80053dc:	f001 f9a0 	bl	8006720 <I2C_WaitOnFlagUntilTimeout>
 80053e0:	4603      	mov	r3, r0
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d001      	beq.n	80053ea <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 80053e6:	2302      	movs	r3, #2
 80053e8:	e232      	b.n	8005850 <HAL_I2C_Master_Receive+0x4ac>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80053f0:	2b01      	cmp	r3, #1
 80053f2:	d101      	bne.n	80053f8 <HAL_I2C_Master_Receive+0x54>
 80053f4:	2302      	movs	r3, #2
 80053f6:	e22b      	b.n	8005850 <HAL_I2C_Master_Receive+0x4ac>
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	2201      	movs	r2, #1
 80053fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	f003 0301 	and.w	r3, r3, #1
 800540a:	2b01      	cmp	r3, #1
 800540c:	d007      	beq.n	800541e <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	681a      	ldr	r2, [r3, #0]
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	f042 0201 	orr.w	r2, r2, #1
 800541c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	681a      	ldr	r2, [r3, #0]
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800542c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	2222      	movs	r2, #34	; 0x22
 8005432:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	2210      	movs	r2, #16
 800543a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	2200      	movs	r2, #0
 8005442:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	687a      	ldr	r2, [r7, #4]
 8005448:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	893a      	ldrh	r2, [r7, #8]
 800544e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005454:	b29a      	uxth	r2, r3
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	4a5f      	ldr	r2, [pc, #380]	; (80055dc <HAL_I2C_Master_Receive+0x238>)
 800545e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005460:	8979      	ldrh	r1, [r7, #10]
 8005462:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005464:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005466:	68f8      	ldr	r0, [r7, #12]
 8005468:	f000 ff0e 	bl	8006288 <I2C_MasterRequestRead>
 800546c:	4603      	mov	r3, r0
 800546e:	2b00      	cmp	r3, #0
 8005470:	d001      	beq.n	8005476 <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 8005472:	2301      	movs	r3, #1
 8005474:	e1ec      	b.n	8005850 <HAL_I2C_Master_Receive+0x4ac>
    }

    if (hi2c->XferSize == 0U)
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800547a:	2b00      	cmp	r3, #0
 800547c:	d113      	bne.n	80054a6 <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800547e:	2300      	movs	r3, #0
 8005480:	61fb      	str	r3, [r7, #28]
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	695b      	ldr	r3, [r3, #20]
 8005488:	61fb      	str	r3, [r7, #28]
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	699b      	ldr	r3, [r3, #24]
 8005490:	61fb      	str	r3, [r7, #28]
 8005492:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	681a      	ldr	r2, [r3, #0]
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80054a2:	601a      	str	r2, [r3, #0]
 80054a4:	e1c0      	b.n	8005828 <HAL_I2C_Master_Receive+0x484>
    }
    else if (hi2c->XferSize == 1U)
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80054aa:	2b01      	cmp	r3, #1
 80054ac:	d11e      	bne.n	80054ec <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	681a      	ldr	r2, [r3, #0]
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80054bc:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80054be:	b672      	cpsid	i
}
 80054c0:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80054c2:	2300      	movs	r3, #0
 80054c4:	61bb      	str	r3, [r7, #24]
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	695b      	ldr	r3, [r3, #20]
 80054cc:	61bb      	str	r3, [r7, #24]
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	699b      	ldr	r3, [r3, #24]
 80054d4:	61bb      	str	r3, [r7, #24]
 80054d6:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	681a      	ldr	r2, [r3, #0]
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80054e6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80054e8:	b662      	cpsie	i
}
 80054ea:	e035      	b.n	8005558 <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80054f0:	2b02      	cmp	r3, #2
 80054f2:	d11e      	bne.n	8005532 <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	681a      	ldr	r2, [r3, #0]
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005502:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8005504:	b672      	cpsid	i
}
 8005506:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005508:	2300      	movs	r3, #0
 800550a:	617b      	str	r3, [r7, #20]
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	695b      	ldr	r3, [r3, #20]
 8005512:	617b      	str	r3, [r7, #20]
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	699b      	ldr	r3, [r3, #24]
 800551a:	617b      	str	r3, [r7, #20]
 800551c:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	681a      	ldr	r2, [r3, #0]
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800552c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800552e:	b662      	cpsie	i
}
 8005530:	e012      	b.n	8005558 <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	681a      	ldr	r2, [r3, #0]
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005540:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005542:	2300      	movs	r3, #0
 8005544:	613b      	str	r3, [r7, #16]
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	695b      	ldr	r3, [r3, #20]
 800554c:	613b      	str	r3, [r7, #16]
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	699b      	ldr	r3, [r3, #24]
 8005554:	613b      	str	r3, [r7, #16]
 8005556:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8005558:	e166      	b.n	8005828 <HAL_I2C_Master_Receive+0x484>
    {
      if (hi2c->XferSize <= 3U)
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800555e:	2b03      	cmp	r3, #3
 8005560:	f200 811f 	bhi.w	80057a2 <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005568:	2b01      	cmp	r3, #1
 800556a:	d123      	bne.n	80055b4 <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800556c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800556e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005570:	68f8      	ldr	r0, [r7, #12]
 8005572:	f001 fa2d 	bl	80069d0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005576:	4603      	mov	r3, r0
 8005578:	2b00      	cmp	r3, #0
 800557a:	d001      	beq.n	8005580 <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 800557c:	2301      	movs	r3, #1
 800557e:	e167      	b.n	8005850 <HAL_I2C_Master_Receive+0x4ac>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	691a      	ldr	r2, [r3, #16]
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800558a:	b2d2      	uxtb	r2, r2
 800558c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005592:	1c5a      	adds	r2, r3, #1
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800559c:	3b01      	subs	r3, #1
 800559e:	b29a      	uxth	r2, r3
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055a8:	b29b      	uxth	r3, r3
 80055aa:	3b01      	subs	r3, #1
 80055ac:	b29a      	uxth	r2, r3
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	855a      	strh	r2, [r3, #42]	; 0x2a
 80055b2:	e139      	b.n	8005828 <HAL_I2C_Master_Receive+0x484>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80055b8:	2b02      	cmp	r3, #2
 80055ba:	d152      	bne.n	8005662 <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80055bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055be:	9300      	str	r3, [sp, #0]
 80055c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80055c2:	2200      	movs	r2, #0
 80055c4:	4906      	ldr	r1, [pc, #24]	; (80055e0 <HAL_I2C_Master_Receive+0x23c>)
 80055c6:	68f8      	ldr	r0, [r7, #12]
 80055c8:	f001 f8aa 	bl	8006720 <I2C_WaitOnFlagUntilTimeout>
 80055cc:	4603      	mov	r3, r0
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d008      	beq.n	80055e4 <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 80055d2:	2301      	movs	r3, #1
 80055d4:	e13c      	b.n	8005850 <HAL_I2C_Master_Receive+0x4ac>
 80055d6:	bf00      	nop
 80055d8:	00100002 	.word	0x00100002
 80055dc:	ffff0000 	.word	0xffff0000
 80055e0:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 80055e4:	b672      	cpsid	i
}
 80055e6:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	681a      	ldr	r2, [r3, #0]
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80055f6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	691a      	ldr	r2, [r3, #16]
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005602:	b2d2      	uxtb	r2, r2
 8005604:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800560a:	1c5a      	adds	r2, r3, #1
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005614:	3b01      	subs	r3, #1
 8005616:	b29a      	uxth	r2, r3
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005620:	b29b      	uxth	r3, r3
 8005622:	3b01      	subs	r3, #1
 8005624:	b29a      	uxth	r2, r3
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800562a:	b662      	cpsie	i
}
 800562c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	691a      	ldr	r2, [r3, #16]
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005638:	b2d2      	uxtb	r2, r2
 800563a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005640:	1c5a      	adds	r2, r3, #1
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800564a:	3b01      	subs	r3, #1
 800564c:	b29a      	uxth	r2, r3
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005656:	b29b      	uxth	r3, r3
 8005658:	3b01      	subs	r3, #1
 800565a:	b29a      	uxth	r2, r3
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005660:	e0e2      	b.n	8005828 <HAL_I2C_Master_Receive+0x484>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005662:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005664:	9300      	str	r3, [sp, #0]
 8005666:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005668:	2200      	movs	r2, #0
 800566a:	497b      	ldr	r1, [pc, #492]	; (8005858 <HAL_I2C_Master_Receive+0x4b4>)
 800566c:	68f8      	ldr	r0, [r7, #12]
 800566e:	f001 f857 	bl	8006720 <I2C_WaitOnFlagUntilTimeout>
 8005672:	4603      	mov	r3, r0
 8005674:	2b00      	cmp	r3, #0
 8005676:	d001      	beq.n	800567c <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 8005678:	2301      	movs	r3, #1
 800567a:	e0e9      	b.n	8005850 <HAL_I2C_Master_Receive+0x4ac>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	681a      	ldr	r2, [r3, #0]
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800568a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800568c:	b672      	cpsid	i
}
 800568e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	691a      	ldr	r2, [r3, #16]
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800569a:	b2d2      	uxtb	r2, r2
 800569c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056a2:	1c5a      	adds	r2, r3, #1
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80056ac:	3b01      	subs	r3, #1
 80056ae:	b29a      	uxth	r2, r3
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80056b8:	b29b      	uxth	r3, r3
 80056ba:	3b01      	subs	r3, #1
 80056bc:	b29a      	uxth	r2, r3
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80056c2:	4b66      	ldr	r3, [pc, #408]	; (800585c <HAL_I2C_Master_Receive+0x4b8>)
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	08db      	lsrs	r3, r3, #3
 80056c8:	4a65      	ldr	r2, [pc, #404]	; (8005860 <HAL_I2C_Master_Receive+0x4bc>)
 80056ca:	fba2 2303 	umull	r2, r3, r2, r3
 80056ce:	0a1a      	lsrs	r2, r3, #8
 80056d0:	4613      	mov	r3, r2
 80056d2:	009b      	lsls	r3, r3, #2
 80056d4:	4413      	add	r3, r2
 80056d6:	00da      	lsls	r2, r3, #3
 80056d8:	1ad3      	subs	r3, r2, r3
 80056da:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 80056dc:	6a3b      	ldr	r3, [r7, #32]
 80056de:	3b01      	subs	r3, #1
 80056e0:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 80056e2:	6a3b      	ldr	r3, [r7, #32]
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d118      	bne.n	800571a <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	2200      	movs	r2, #0
 80056ec:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	2220      	movs	r2, #32
 80056f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	2200      	movs	r2, #0
 80056fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005702:	f043 0220 	orr.w	r2, r3, #32
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 800570a:	b662      	cpsie	i
}
 800570c:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	2200      	movs	r2, #0
 8005712:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 8005716:	2301      	movs	r3, #1
 8005718:	e09a      	b.n	8005850 <HAL_I2C_Master_Receive+0x4ac>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	695b      	ldr	r3, [r3, #20]
 8005720:	f003 0304 	and.w	r3, r3, #4
 8005724:	2b04      	cmp	r3, #4
 8005726:	d1d9      	bne.n	80056dc <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	681a      	ldr	r2, [r3, #0]
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005736:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	691a      	ldr	r2, [r3, #16]
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005742:	b2d2      	uxtb	r2, r2
 8005744:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800574a:	1c5a      	adds	r2, r3, #1
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005754:	3b01      	subs	r3, #1
 8005756:	b29a      	uxth	r2, r3
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005760:	b29b      	uxth	r3, r3
 8005762:	3b01      	subs	r3, #1
 8005764:	b29a      	uxth	r2, r3
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800576a:	b662      	cpsie	i
}
 800576c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	691a      	ldr	r2, [r3, #16]
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005778:	b2d2      	uxtb	r2, r2
 800577a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005780:	1c5a      	adds	r2, r3, #1
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800578a:	3b01      	subs	r3, #1
 800578c:	b29a      	uxth	r2, r3
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005796:	b29b      	uxth	r3, r3
 8005798:	3b01      	subs	r3, #1
 800579a:	b29a      	uxth	r2, r3
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	855a      	strh	r2, [r3, #42]	; 0x2a
 80057a0:	e042      	b.n	8005828 <HAL_I2C_Master_Receive+0x484>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80057a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80057a4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80057a6:	68f8      	ldr	r0, [r7, #12]
 80057a8:	f001 f912 	bl	80069d0 <I2C_WaitOnRXNEFlagUntilTimeout>
 80057ac:	4603      	mov	r3, r0
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d001      	beq.n	80057b6 <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 80057b2:	2301      	movs	r3, #1
 80057b4:	e04c      	b.n	8005850 <HAL_I2C_Master_Receive+0x4ac>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	691a      	ldr	r2, [r3, #16]
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057c0:	b2d2      	uxtb	r2, r2
 80057c2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057c8:	1c5a      	adds	r2, r3, #1
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80057d2:	3b01      	subs	r3, #1
 80057d4:	b29a      	uxth	r2, r3
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80057de:	b29b      	uxth	r3, r3
 80057e0:	3b01      	subs	r3, #1
 80057e2:	b29a      	uxth	r2, r3
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	695b      	ldr	r3, [r3, #20]
 80057ee:	f003 0304 	and.w	r3, r3, #4
 80057f2:	2b04      	cmp	r3, #4
 80057f4:	d118      	bne.n	8005828 <HAL_I2C_Master_Receive+0x484>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	691a      	ldr	r2, [r3, #16]
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005800:	b2d2      	uxtb	r2, r2
 8005802:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005808:	1c5a      	adds	r2, r3, #1
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005812:	3b01      	subs	r3, #1
 8005814:	b29a      	uxth	r2, r3
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800581e:	b29b      	uxth	r3, r3
 8005820:	3b01      	subs	r3, #1
 8005822:	b29a      	uxth	r2, r3
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800582c:	2b00      	cmp	r3, #0
 800582e:	f47f ae94 	bne.w	800555a <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	2220      	movs	r2, #32
 8005836:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	2200      	movs	r2, #0
 800583e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	2200      	movs	r2, #0
 8005846:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800584a:	2300      	movs	r3, #0
 800584c:	e000      	b.n	8005850 <HAL_I2C_Master_Receive+0x4ac>
  }
  else
  {
    return HAL_BUSY;
 800584e:	2302      	movs	r3, #2
  }
}
 8005850:	4618      	mov	r0, r3
 8005852:	3728      	adds	r7, #40	; 0x28
 8005854:	46bd      	mov	sp, r7
 8005856:	bd80      	pop	{r7, pc}
 8005858:	00010004 	.word	0x00010004
 800585c:	20000000 	.word	0x20000000
 8005860:	14f8b589 	.word	0x14f8b589

08005864 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005864:	b580      	push	{r7, lr}
 8005866:	b088      	sub	sp, #32
 8005868:	af02      	add	r7, sp, #8
 800586a:	60f8      	str	r0, [r7, #12]
 800586c:	4608      	mov	r0, r1
 800586e:	4611      	mov	r1, r2
 8005870:	461a      	mov	r2, r3
 8005872:	4603      	mov	r3, r0
 8005874:	817b      	strh	r3, [r7, #10]
 8005876:	460b      	mov	r3, r1
 8005878:	813b      	strh	r3, [r7, #8]
 800587a:	4613      	mov	r3, r2
 800587c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800587e:	f7fe fc07 	bl	8004090 <HAL_GetTick>
 8005882:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800588a:	b2db      	uxtb	r3, r3
 800588c:	2b20      	cmp	r3, #32
 800588e:	f040 80d9 	bne.w	8005a44 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005892:	697b      	ldr	r3, [r7, #20]
 8005894:	9300      	str	r3, [sp, #0]
 8005896:	2319      	movs	r3, #25
 8005898:	2201      	movs	r2, #1
 800589a:	496d      	ldr	r1, [pc, #436]	; (8005a50 <HAL_I2C_Mem_Write+0x1ec>)
 800589c:	68f8      	ldr	r0, [r7, #12]
 800589e:	f000 ff3f 	bl	8006720 <I2C_WaitOnFlagUntilTimeout>
 80058a2:	4603      	mov	r3, r0
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d001      	beq.n	80058ac <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80058a8:	2302      	movs	r3, #2
 80058aa:	e0cc      	b.n	8005a46 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80058b2:	2b01      	cmp	r3, #1
 80058b4:	d101      	bne.n	80058ba <HAL_I2C_Mem_Write+0x56>
 80058b6:	2302      	movs	r3, #2
 80058b8:	e0c5      	b.n	8005a46 <HAL_I2C_Mem_Write+0x1e2>
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	2201      	movs	r2, #1
 80058be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	f003 0301 	and.w	r3, r3, #1
 80058cc:	2b01      	cmp	r3, #1
 80058ce:	d007      	beq.n	80058e0 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	681a      	ldr	r2, [r3, #0]
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	f042 0201 	orr.w	r2, r2, #1
 80058de:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	681a      	ldr	r2, [r3, #0]
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80058ee:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	2221      	movs	r2, #33	; 0x21
 80058f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	2240      	movs	r2, #64	; 0x40
 80058fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	2200      	movs	r2, #0
 8005904:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	6a3a      	ldr	r2, [r7, #32]
 800590a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8005910:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005916:	b29a      	uxth	r2, r3
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	4a4d      	ldr	r2, [pc, #308]	; (8005a54 <HAL_I2C_Mem_Write+0x1f0>)
 8005920:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005922:	88f8      	ldrh	r0, [r7, #6]
 8005924:	893a      	ldrh	r2, [r7, #8]
 8005926:	8979      	ldrh	r1, [r7, #10]
 8005928:	697b      	ldr	r3, [r7, #20]
 800592a:	9301      	str	r3, [sp, #4]
 800592c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800592e:	9300      	str	r3, [sp, #0]
 8005930:	4603      	mov	r3, r0
 8005932:	68f8      	ldr	r0, [r7, #12]
 8005934:	f000 fd76 	bl	8006424 <I2C_RequestMemoryWrite>
 8005938:	4603      	mov	r3, r0
 800593a:	2b00      	cmp	r3, #0
 800593c:	d052      	beq.n	80059e4 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800593e:	2301      	movs	r3, #1
 8005940:	e081      	b.n	8005a46 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005942:	697a      	ldr	r2, [r7, #20]
 8005944:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005946:	68f8      	ldr	r0, [r7, #12]
 8005948:	f000 ffc0 	bl	80068cc <I2C_WaitOnTXEFlagUntilTimeout>
 800594c:	4603      	mov	r3, r0
 800594e:	2b00      	cmp	r3, #0
 8005950:	d00d      	beq.n	800596e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005956:	2b04      	cmp	r3, #4
 8005958:	d107      	bne.n	800596a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	681a      	ldr	r2, [r3, #0]
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005968:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800596a:	2301      	movs	r3, #1
 800596c:	e06b      	b.n	8005a46 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005972:	781a      	ldrb	r2, [r3, #0]
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800597e:	1c5a      	adds	r2, r3, #1
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005988:	3b01      	subs	r3, #1
 800598a:	b29a      	uxth	r2, r3
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005994:	b29b      	uxth	r3, r3
 8005996:	3b01      	subs	r3, #1
 8005998:	b29a      	uxth	r2, r3
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	695b      	ldr	r3, [r3, #20]
 80059a4:	f003 0304 	and.w	r3, r3, #4
 80059a8:	2b04      	cmp	r3, #4
 80059aa:	d11b      	bne.n	80059e4 <HAL_I2C_Mem_Write+0x180>
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d017      	beq.n	80059e4 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059b8:	781a      	ldrb	r2, [r3, #0]
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059c4:	1c5a      	adds	r2, r3, #1
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80059ce:	3b01      	subs	r3, #1
 80059d0:	b29a      	uxth	r2, r3
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80059da:	b29b      	uxth	r3, r3
 80059dc:	3b01      	subs	r3, #1
 80059de:	b29a      	uxth	r2, r3
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d1aa      	bne.n	8005942 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80059ec:	697a      	ldr	r2, [r7, #20]
 80059ee:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80059f0:	68f8      	ldr	r0, [r7, #12]
 80059f2:	f000 ffac 	bl	800694e <I2C_WaitOnBTFFlagUntilTimeout>
 80059f6:	4603      	mov	r3, r0
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d00d      	beq.n	8005a18 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a00:	2b04      	cmp	r3, #4
 8005a02:	d107      	bne.n	8005a14 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	681a      	ldr	r2, [r3, #0]
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005a12:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005a14:	2301      	movs	r3, #1
 8005a16:	e016      	b.n	8005a46 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	681a      	ldr	r2, [r3, #0]
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005a26:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	2220      	movs	r2, #32
 8005a2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	2200      	movs	r2, #0
 8005a34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	2200      	movs	r2, #0
 8005a3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005a40:	2300      	movs	r3, #0
 8005a42:	e000      	b.n	8005a46 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8005a44:	2302      	movs	r3, #2
  }
}
 8005a46:	4618      	mov	r0, r3
 8005a48:	3718      	adds	r7, #24
 8005a4a:	46bd      	mov	sp, r7
 8005a4c:	bd80      	pop	{r7, pc}
 8005a4e:	bf00      	nop
 8005a50:	00100002 	.word	0x00100002
 8005a54:	ffff0000 	.word	0xffff0000

08005a58 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005a58:	b580      	push	{r7, lr}
 8005a5a:	b08c      	sub	sp, #48	; 0x30
 8005a5c:	af02      	add	r7, sp, #8
 8005a5e:	60f8      	str	r0, [r7, #12]
 8005a60:	4608      	mov	r0, r1
 8005a62:	4611      	mov	r1, r2
 8005a64:	461a      	mov	r2, r3
 8005a66:	4603      	mov	r3, r0
 8005a68:	817b      	strh	r3, [r7, #10]
 8005a6a:	460b      	mov	r3, r1
 8005a6c:	813b      	strh	r3, [r7, #8]
 8005a6e:	4613      	mov	r3, r2
 8005a70:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8005a72:	2300      	movs	r3, #0
 8005a74:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005a76:	f7fe fb0b 	bl	8004090 <HAL_GetTick>
 8005a7a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a82:	b2db      	uxtb	r3, r3
 8005a84:	2b20      	cmp	r3, #32
 8005a86:	f040 8244 	bne.w	8005f12 <HAL_I2C_Mem_Read+0x4ba>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005a8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a8c:	9300      	str	r3, [sp, #0]
 8005a8e:	2319      	movs	r3, #25
 8005a90:	2201      	movs	r2, #1
 8005a92:	4982      	ldr	r1, [pc, #520]	; (8005c9c <HAL_I2C_Mem_Read+0x244>)
 8005a94:	68f8      	ldr	r0, [r7, #12]
 8005a96:	f000 fe43 	bl	8006720 <I2C_WaitOnFlagUntilTimeout>
 8005a9a:	4603      	mov	r3, r0
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d001      	beq.n	8005aa4 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8005aa0:	2302      	movs	r3, #2
 8005aa2:	e237      	b.n	8005f14 <HAL_I2C_Mem_Read+0x4bc>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005aaa:	2b01      	cmp	r3, #1
 8005aac:	d101      	bne.n	8005ab2 <HAL_I2C_Mem_Read+0x5a>
 8005aae:	2302      	movs	r3, #2
 8005ab0:	e230      	b.n	8005f14 <HAL_I2C_Mem_Read+0x4bc>
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	2201      	movs	r2, #1
 8005ab6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	f003 0301 	and.w	r3, r3, #1
 8005ac4:	2b01      	cmp	r3, #1
 8005ac6:	d007      	beq.n	8005ad8 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	681a      	ldr	r2, [r3, #0]
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	f042 0201 	orr.w	r2, r2, #1
 8005ad6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	681a      	ldr	r2, [r3, #0]
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005ae6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	2222      	movs	r2, #34	; 0x22
 8005aec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	2240      	movs	r2, #64	; 0x40
 8005af4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	2200      	movs	r2, #0
 8005afc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005b02:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8005b08:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b0e:	b29a      	uxth	r2, r3
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	4a62      	ldr	r2, [pc, #392]	; (8005ca0 <HAL_I2C_Mem_Read+0x248>)
 8005b18:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005b1a:	88f8      	ldrh	r0, [r7, #6]
 8005b1c:	893a      	ldrh	r2, [r7, #8]
 8005b1e:	8979      	ldrh	r1, [r7, #10]
 8005b20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b22:	9301      	str	r3, [sp, #4]
 8005b24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b26:	9300      	str	r3, [sp, #0]
 8005b28:	4603      	mov	r3, r0
 8005b2a:	68f8      	ldr	r0, [r7, #12]
 8005b2c:	f000 fd10 	bl	8006550 <I2C_RequestMemoryRead>
 8005b30:	4603      	mov	r3, r0
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d001      	beq.n	8005b3a <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 8005b36:	2301      	movs	r3, #1
 8005b38:	e1ec      	b.n	8005f14 <HAL_I2C_Mem_Read+0x4bc>
    }

    if (hi2c->XferSize == 0U)
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d113      	bne.n	8005b6a <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005b42:	2300      	movs	r3, #0
 8005b44:	61fb      	str	r3, [r7, #28]
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	695b      	ldr	r3, [r3, #20]
 8005b4c:	61fb      	str	r3, [r7, #28]
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	699b      	ldr	r3, [r3, #24]
 8005b54:	61fb      	str	r3, [r7, #28]
 8005b56:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	681a      	ldr	r2, [r3, #0]
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005b66:	601a      	str	r2, [r3, #0]
 8005b68:	e1c0      	b.n	8005eec <HAL_I2C_Mem_Read+0x494>
    }
    else if (hi2c->XferSize == 1U)
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005b6e:	2b01      	cmp	r3, #1
 8005b70:	d11e      	bne.n	8005bb0 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	681a      	ldr	r2, [r3, #0]
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005b80:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8005b82:	b672      	cpsid	i
}
 8005b84:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005b86:	2300      	movs	r3, #0
 8005b88:	61bb      	str	r3, [r7, #24]
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	695b      	ldr	r3, [r3, #20]
 8005b90:	61bb      	str	r3, [r7, #24]
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	699b      	ldr	r3, [r3, #24]
 8005b98:	61bb      	str	r3, [r7, #24]
 8005b9a:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	681a      	ldr	r2, [r3, #0]
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005baa:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8005bac:	b662      	cpsie	i
}
 8005bae:	e035      	b.n	8005c1c <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005bb4:	2b02      	cmp	r3, #2
 8005bb6:	d11e      	bne.n	8005bf6 <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	681a      	ldr	r2, [r3, #0]
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005bc6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8005bc8:	b672      	cpsid	i
}
 8005bca:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005bcc:	2300      	movs	r3, #0
 8005bce:	617b      	str	r3, [r7, #20]
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	695b      	ldr	r3, [r3, #20]
 8005bd6:	617b      	str	r3, [r7, #20]
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	699b      	ldr	r3, [r3, #24]
 8005bde:	617b      	str	r3, [r7, #20]
 8005be0:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	681a      	ldr	r2, [r3, #0]
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005bf0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8005bf2:	b662      	cpsie	i
}
 8005bf4:	e012      	b.n	8005c1c <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	681a      	ldr	r2, [r3, #0]
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005c04:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005c06:	2300      	movs	r3, #0
 8005c08:	613b      	str	r3, [r7, #16]
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	695b      	ldr	r3, [r3, #20]
 8005c10:	613b      	str	r3, [r7, #16]
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	699b      	ldr	r3, [r3, #24]
 8005c18:	613b      	str	r3, [r7, #16]
 8005c1a:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8005c1c:	e166      	b.n	8005eec <HAL_I2C_Mem_Read+0x494>
    {
      if (hi2c->XferSize <= 3U)
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005c22:	2b03      	cmp	r3, #3
 8005c24:	f200 811f 	bhi.w	8005e66 <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005c2c:	2b01      	cmp	r3, #1
 8005c2e:	d123      	bne.n	8005c78 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005c30:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005c32:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005c34:	68f8      	ldr	r0, [r7, #12]
 8005c36:	f000 fecb 	bl	80069d0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005c3a:	4603      	mov	r3, r0
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d001      	beq.n	8005c44 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8005c40:	2301      	movs	r3, #1
 8005c42:	e167      	b.n	8005f14 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	691a      	ldr	r2, [r3, #16]
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c4e:	b2d2      	uxtb	r2, r2
 8005c50:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c56:	1c5a      	adds	r2, r3, #1
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005c60:	3b01      	subs	r3, #1
 8005c62:	b29a      	uxth	r2, r3
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c6c:	b29b      	uxth	r3, r3
 8005c6e:	3b01      	subs	r3, #1
 8005c70:	b29a      	uxth	r2, r3
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005c76:	e139      	b.n	8005eec <HAL_I2C_Mem_Read+0x494>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005c7c:	2b02      	cmp	r3, #2
 8005c7e:	d152      	bne.n	8005d26 <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005c80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c82:	9300      	str	r3, [sp, #0]
 8005c84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c86:	2200      	movs	r2, #0
 8005c88:	4906      	ldr	r1, [pc, #24]	; (8005ca4 <HAL_I2C_Mem_Read+0x24c>)
 8005c8a:	68f8      	ldr	r0, [r7, #12]
 8005c8c:	f000 fd48 	bl	8006720 <I2C_WaitOnFlagUntilTimeout>
 8005c90:	4603      	mov	r3, r0
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d008      	beq.n	8005ca8 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 8005c96:	2301      	movs	r3, #1
 8005c98:	e13c      	b.n	8005f14 <HAL_I2C_Mem_Read+0x4bc>
 8005c9a:	bf00      	nop
 8005c9c:	00100002 	.word	0x00100002
 8005ca0:	ffff0000 	.word	0xffff0000
 8005ca4:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8005ca8:	b672      	cpsid	i
}
 8005caa:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	681a      	ldr	r2, [r3, #0]
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005cba:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	691a      	ldr	r2, [r3, #16]
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cc6:	b2d2      	uxtb	r2, r2
 8005cc8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cce:	1c5a      	adds	r2, r3, #1
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005cd8:	3b01      	subs	r3, #1
 8005cda:	b29a      	uxth	r2, r3
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ce4:	b29b      	uxth	r3, r3
 8005ce6:	3b01      	subs	r3, #1
 8005ce8:	b29a      	uxth	r2, r3
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8005cee:	b662      	cpsie	i
}
 8005cf0:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	691a      	ldr	r2, [r3, #16]
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cfc:	b2d2      	uxtb	r2, r2
 8005cfe:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d04:	1c5a      	adds	r2, r3, #1
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005d0e:	3b01      	subs	r3, #1
 8005d10:	b29a      	uxth	r2, r3
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d1a:	b29b      	uxth	r3, r3
 8005d1c:	3b01      	subs	r3, #1
 8005d1e:	b29a      	uxth	r2, r3
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005d24:	e0e2      	b.n	8005eec <HAL_I2C_Mem_Read+0x494>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005d26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d28:	9300      	str	r3, [sp, #0]
 8005d2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d2c:	2200      	movs	r2, #0
 8005d2e:	497b      	ldr	r1, [pc, #492]	; (8005f1c <HAL_I2C_Mem_Read+0x4c4>)
 8005d30:	68f8      	ldr	r0, [r7, #12]
 8005d32:	f000 fcf5 	bl	8006720 <I2C_WaitOnFlagUntilTimeout>
 8005d36:	4603      	mov	r3, r0
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d001      	beq.n	8005d40 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8005d3c:	2301      	movs	r3, #1
 8005d3e:	e0e9      	b.n	8005f14 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	681a      	ldr	r2, [r3, #0]
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005d4e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8005d50:	b672      	cpsid	i
}
 8005d52:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	691a      	ldr	r2, [r3, #16]
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d5e:	b2d2      	uxtb	r2, r2
 8005d60:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d66:	1c5a      	adds	r2, r3, #1
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005d70:	3b01      	subs	r3, #1
 8005d72:	b29a      	uxth	r2, r3
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d7c:	b29b      	uxth	r3, r3
 8005d7e:	3b01      	subs	r3, #1
 8005d80:	b29a      	uxth	r2, r3
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8005d86:	4b66      	ldr	r3, [pc, #408]	; (8005f20 <HAL_I2C_Mem_Read+0x4c8>)
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	08db      	lsrs	r3, r3, #3
 8005d8c:	4a65      	ldr	r2, [pc, #404]	; (8005f24 <HAL_I2C_Mem_Read+0x4cc>)
 8005d8e:	fba2 2303 	umull	r2, r3, r2, r3
 8005d92:	0a1a      	lsrs	r2, r3, #8
 8005d94:	4613      	mov	r3, r2
 8005d96:	009b      	lsls	r3, r3, #2
 8005d98:	4413      	add	r3, r2
 8005d9a:	00da      	lsls	r2, r3, #3
 8005d9c:	1ad3      	subs	r3, r2, r3
 8005d9e:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8005da0:	6a3b      	ldr	r3, [r7, #32]
 8005da2:	3b01      	subs	r3, #1
 8005da4:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8005da6:	6a3b      	ldr	r3, [r7, #32]
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d118      	bne.n	8005dde <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	2200      	movs	r2, #0
 8005db0:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	2220      	movs	r2, #32
 8005db6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	2200      	movs	r2, #0
 8005dbe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005dc6:	f043 0220 	orr.w	r2, r3, #32
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8005dce:	b662      	cpsie	i
}
 8005dd0:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	2200      	movs	r2, #0
 8005dd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 8005dda:	2301      	movs	r3, #1
 8005ddc:	e09a      	b.n	8005f14 <HAL_I2C_Mem_Read+0x4bc>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	695b      	ldr	r3, [r3, #20]
 8005de4:	f003 0304 	and.w	r3, r3, #4
 8005de8:	2b04      	cmp	r3, #4
 8005dea:	d1d9      	bne.n	8005da0 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	681a      	ldr	r2, [r3, #0]
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005dfa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	691a      	ldr	r2, [r3, #16]
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e06:	b2d2      	uxtb	r2, r2
 8005e08:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e0e:	1c5a      	adds	r2, r3, #1
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005e18:	3b01      	subs	r3, #1
 8005e1a:	b29a      	uxth	r2, r3
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e24:	b29b      	uxth	r3, r3
 8005e26:	3b01      	subs	r3, #1
 8005e28:	b29a      	uxth	r2, r3
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8005e2e:	b662      	cpsie	i
}
 8005e30:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	691a      	ldr	r2, [r3, #16]
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e3c:	b2d2      	uxtb	r2, r2
 8005e3e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e44:	1c5a      	adds	r2, r3, #1
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005e4e:	3b01      	subs	r3, #1
 8005e50:	b29a      	uxth	r2, r3
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e5a:	b29b      	uxth	r3, r3
 8005e5c:	3b01      	subs	r3, #1
 8005e5e:	b29a      	uxth	r2, r3
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005e64:	e042      	b.n	8005eec <HAL_I2C_Mem_Read+0x494>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005e66:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005e68:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005e6a:	68f8      	ldr	r0, [r7, #12]
 8005e6c:	f000 fdb0 	bl	80069d0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005e70:	4603      	mov	r3, r0
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d001      	beq.n	8005e7a <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 8005e76:	2301      	movs	r3, #1
 8005e78:	e04c      	b.n	8005f14 <HAL_I2C_Mem_Read+0x4bc>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	691a      	ldr	r2, [r3, #16]
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e84:	b2d2      	uxtb	r2, r2
 8005e86:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e8c:	1c5a      	adds	r2, r3, #1
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005e96:	3b01      	subs	r3, #1
 8005e98:	b29a      	uxth	r2, r3
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ea2:	b29b      	uxth	r3, r3
 8005ea4:	3b01      	subs	r3, #1
 8005ea6:	b29a      	uxth	r2, r3
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	695b      	ldr	r3, [r3, #20]
 8005eb2:	f003 0304 	and.w	r3, r3, #4
 8005eb6:	2b04      	cmp	r3, #4
 8005eb8:	d118      	bne.n	8005eec <HAL_I2C_Mem_Read+0x494>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	691a      	ldr	r2, [r3, #16]
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ec4:	b2d2      	uxtb	r2, r2
 8005ec6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ecc:	1c5a      	adds	r2, r3, #1
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005ed6:	3b01      	subs	r3, #1
 8005ed8:	b29a      	uxth	r2, r3
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ee2:	b29b      	uxth	r3, r3
 8005ee4:	3b01      	subs	r3, #1
 8005ee6:	b29a      	uxth	r2, r3
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	f47f ae94 	bne.w	8005c1e <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	2220      	movs	r2, #32
 8005efa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	2200      	movs	r2, #0
 8005f02:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	2200      	movs	r2, #0
 8005f0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005f0e:	2300      	movs	r3, #0
 8005f10:	e000      	b.n	8005f14 <HAL_I2C_Mem_Read+0x4bc>
  }
  else
  {
    return HAL_BUSY;
 8005f12:	2302      	movs	r3, #2
  }
}
 8005f14:	4618      	mov	r0, r3
 8005f16:	3728      	adds	r7, #40	; 0x28
 8005f18:	46bd      	mov	sp, r7
 8005f1a:	bd80      	pop	{r7, pc}
 8005f1c:	00010004 	.word	0x00010004
 8005f20:	20000000 	.word	0x20000000
 8005f24:	14f8b589 	.word	0x14f8b589

08005f28 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8005f28:	b580      	push	{r7, lr}
 8005f2a:	b08a      	sub	sp, #40	; 0x28
 8005f2c:	af02      	add	r7, sp, #8
 8005f2e:	60f8      	str	r0, [r7, #12]
 8005f30:	607a      	str	r2, [r7, #4]
 8005f32:	603b      	str	r3, [r7, #0]
 8005f34:	460b      	mov	r3, r1
 8005f36:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8005f38:	f7fe f8aa 	bl	8004090 <HAL_GetTick>
 8005f3c:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 8005f3e:	2301      	movs	r3, #1
 8005f40:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f48:	b2db      	uxtb	r3, r3
 8005f4a:	2b20      	cmp	r3, #32
 8005f4c:	f040 8111 	bne.w	8006172 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005f50:	69fb      	ldr	r3, [r7, #28]
 8005f52:	9300      	str	r3, [sp, #0]
 8005f54:	2319      	movs	r3, #25
 8005f56:	2201      	movs	r2, #1
 8005f58:	4988      	ldr	r1, [pc, #544]	; (800617c <HAL_I2C_IsDeviceReady+0x254>)
 8005f5a:	68f8      	ldr	r0, [r7, #12]
 8005f5c:	f000 fbe0 	bl	8006720 <I2C_WaitOnFlagUntilTimeout>
 8005f60:	4603      	mov	r3, r0
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d001      	beq.n	8005f6a <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8005f66:	2302      	movs	r3, #2
 8005f68:	e104      	b.n	8006174 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005f70:	2b01      	cmp	r3, #1
 8005f72:	d101      	bne.n	8005f78 <HAL_I2C_IsDeviceReady+0x50>
 8005f74:	2302      	movs	r3, #2
 8005f76:	e0fd      	b.n	8006174 <HAL_I2C_IsDeviceReady+0x24c>
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	2201      	movs	r2, #1
 8005f7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	f003 0301 	and.w	r3, r3, #1
 8005f8a:	2b01      	cmp	r3, #1
 8005f8c:	d007      	beq.n	8005f9e <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	681a      	ldr	r2, [r3, #0]
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	f042 0201 	orr.w	r2, r2, #1
 8005f9c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	681a      	ldr	r2, [r3, #0]
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005fac:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	2224      	movs	r2, #36	; 0x24
 8005fb2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	2200      	movs	r2, #0
 8005fba:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	4a70      	ldr	r2, [pc, #448]	; (8006180 <HAL_I2C_IsDeviceReady+0x258>)
 8005fc0:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	681a      	ldr	r2, [r3, #0]
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005fd0:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8005fd2:	69fb      	ldr	r3, [r7, #28]
 8005fd4:	9300      	str	r3, [sp, #0]
 8005fd6:	683b      	ldr	r3, [r7, #0]
 8005fd8:	2200      	movs	r2, #0
 8005fda:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005fde:	68f8      	ldr	r0, [r7, #12]
 8005fe0:	f000 fb9e 	bl	8006720 <I2C_WaitOnFlagUntilTimeout>
 8005fe4:	4603      	mov	r3, r0
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d00d      	beq.n	8006006 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ff4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005ff8:	d103      	bne.n	8006002 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006000:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8006002:	2303      	movs	r3, #3
 8006004:	e0b6      	b.n	8006174 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006006:	897b      	ldrh	r3, [r7, #10]
 8006008:	b2db      	uxtb	r3, r3
 800600a:	461a      	mov	r2, r3
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006014:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8006016:	f7fe f83b 	bl	8004090 <HAL_GetTick>
 800601a:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	695b      	ldr	r3, [r3, #20]
 8006022:	f003 0302 	and.w	r3, r3, #2
 8006026:	2b02      	cmp	r3, #2
 8006028:	bf0c      	ite	eq
 800602a:	2301      	moveq	r3, #1
 800602c:	2300      	movne	r3, #0
 800602e:	b2db      	uxtb	r3, r3
 8006030:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	695b      	ldr	r3, [r3, #20]
 8006038:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800603c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006040:	bf0c      	ite	eq
 8006042:	2301      	moveq	r3, #1
 8006044:	2300      	movne	r3, #0
 8006046:	b2db      	uxtb	r3, r3
 8006048:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800604a:	e025      	b.n	8006098 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800604c:	f7fe f820 	bl	8004090 <HAL_GetTick>
 8006050:	4602      	mov	r2, r0
 8006052:	69fb      	ldr	r3, [r7, #28]
 8006054:	1ad3      	subs	r3, r2, r3
 8006056:	683a      	ldr	r2, [r7, #0]
 8006058:	429a      	cmp	r2, r3
 800605a:	d302      	bcc.n	8006062 <HAL_I2C_IsDeviceReady+0x13a>
 800605c:	683b      	ldr	r3, [r7, #0]
 800605e:	2b00      	cmp	r3, #0
 8006060:	d103      	bne.n	800606a <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	22a0      	movs	r2, #160	; 0xa0
 8006066:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	695b      	ldr	r3, [r3, #20]
 8006070:	f003 0302 	and.w	r3, r3, #2
 8006074:	2b02      	cmp	r3, #2
 8006076:	bf0c      	ite	eq
 8006078:	2301      	moveq	r3, #1
 800607a:	2300      	movne	r3, #0
 800607c:	b2db      	uxtb	r3, r3
 800607e:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	695b      	ldr	r3, [r3, #20]
 8006086:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800608a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800608e:	bf0c      	ite	eq
 8006090:	2301      	moveq	r3, #1
 8006092:	2300      	movne	r3, #0
 8006094:	b2db      	uxtb	r3, r3
 8006096:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800609e:	b2db      	uxtb	r3, r3
 80060a0:	2ba0      	cmp	r3, #160	; 0xa0
 80060a2:	d005      	beq.n	80060b0 <HAL_I2C_IsDeviceReady+0x188>
 80060a4:	7dfb      	ldrb	r3, [r7, #23]
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d102      	bne.n	80060b0 <HAL_I2C_IsDeviceReady+0x188>
 80060aa:	7dbb      	ldrb	r3, [r7, #22]
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d0cd      	beq.n	800604c <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	2220      	movs	r2, #32
 80060b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	695b      	ldr	r3, [r3, #20]
 80060be:	f003 0302 	and.w	r3, r3, #2
 80060c2:	2b02      	cmp	r3, #2
 80060c4:	d129      	bne.n	800611a <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	681a      	ldr	r2, [r3, #0]
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80060d4:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80060d6:	2300      	movs	r3, #0
 80060d8:	613b      	str	r3, [r7, #16]
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	695b      	ldr	r3, [r3, #20]
 80060e0:	613b      	str	r3, [r7, #16]
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	699b      	ldr	r3, [r3, #24]
 80060e8:	613b      	str	r3, [r7, #16]
 80060ea:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80060ec:	69fb      	ldr	r3, [r7, #28]
 80060ee:	9300      	str	r3, [sp, #0]
 80060f0:	2319      	movs	r3, #25
 80060f2:	2201      	movs	r2, #1
 80060f4:	4921      	ldr	r1, [pc, #132]	; (800617c <HAL_I2C_IsDeviceReady+0x254>)
 80060f6:	68f8      	ldr	r0, [r7, #12]
 80060f8:	f000 fb12 	bl	8006720 <I2C_WaitOnFlagUntilTimeout>
 80060fc:	4603      	mov	r3, r0
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d001      	beq.n	8006106 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8006102:	2301      	movs	r3, #1
 8006104:	e036      	b.n	8006174 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	2220      	movs	r2, #32
 800610a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	2200      	movs	r2, #0
 8006112:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8006116:	2300      	movs	r3, #0
 8006118:	e02c      	b.n	8006174 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	681a      	ldr	r2, [r3, #0]
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006128:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006132:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006134:	69fb      	ldr	r3, [r7, #28]
 8006136:	9300      	str	r3, [sp, #0]
 8006138:	2319      	movs	r3, #25
 800613a:	2201      	movs	r2, #1
 800613c:	490f      	ldr	r1, [pc, #60]	; (800617c <HAL_I2C_IsDeviceReady+0x254>)
 800613e:	68f8      	ldr	r0, [r7, #12]
 8006140:	f000 faee 	bl	8006720 <I2C_WaitOnFlagUntilTimeout>
 8006144:	4603      	mov	r3, r0
 8006146:	2b00      	cmp	r3, #0
 8006148:	d001      	beq.n	800614e <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 800614a:	2301      	movs	r3, #1
 800614c:	e012      	b.n	8006174 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800614e:	69bb      	ldr	r3, [r7, #24]
 8006150:	3301      	adds	r3, #1
 8006152:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8006154:	69ba      	ldr	r2, [r7, #24]
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	429a      	cmp	r2, r3
 800615a:	f4ff af32 	bcc.w	8005fc2 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	2220      	movs	r2, #32
 8006162:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	2200      	movs	r2, #0
 800616a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800616e:	2301      	movs	r3, #1
 8006170:	e000      	b.n	8006174 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8006172:	2302      	movs	r3, #2
  }
}
 8006174:	4618      	mov	r0, r3
 8006176:	3720      	adds	r7, #32
 8006178:	46bd      	mov	sp, r7
 800617a:	bd80      	pop	{r7, pc}
 800617c:	00100002 	.word	0x00100002
 8006180:	ffff0000 	.word	0xffff0000

08006184 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8006184:	b580      	push	{r7, lr}
 8006186:	b088      	sub	sp, #32
 8006188:	af02      	add	r7, sp, #8
 800618a:	60f8      	str	r0, [r7, #12]
 800618c:	607a      	str	r2, [r7, #4]
 800618e:	603b      	str	r3, [r7, #0]
 8006190:	460b      	mov	r3, r1
 8006192:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006198:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800619a:	697b      	ldr	r3, [r7, #20]
 800619c:	2b08      	cmp	r3, #8
 800619e:	d006      	beq.n	80061ae <I2C_MasterRequestWrite+0x2a>
 80061a0:	697b      	ldr	r3, [r7, #20]
 80061a2:	2b01      	cmp	r3, #1
 80061a4:	d003      	beq.n	80061ae <I2C_MasterRequestWrite+0x2a>
 80061a6:	697b      	ldr	r3, [r7, #20]
 80061a8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80061ac:	d108      	bne.n	80061c0 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	681a      	ldr	r2, [r3, #0]
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80061bc:	601a      	str	r2, [r3, #0]
 80061be:	e00b      	b.n	80061d8 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061c4:	2b12      	cmp	r3, #18
 80061c6:	d107      	bne.n	80061d8 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	681a      	ldr	r2, [r3, #0]
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80061d6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80061d8:	683b      	ldr	r3, [r7, #0]
 80061da:	9300      	str	r3, [sp, #0]
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	2200      	movs	r2, #0
 80061e0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80061e4:	68f8      	ldr	r0, [r7, #12]
 80061e6:	f000 fa9b 	bl	8006720 <I2C_WaitOnFlagUntilTimeout>
 80061ea:	4603      	mov	r3, r0
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d00d      	beq.n	800620c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80061fa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80061fe:	d103      	bne.n	8006208 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006206:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006208:	2303      	movs	r3, #3
 800620a:	e035      	b.n	8006278 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	691b      	ldr	r3, [r3, #16]
 8006210:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006214:	d108      	bne.n	8006228 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006216:	897b      	ldrh	r3, [r7, #10]
 8006218:	b2db      	uxtb	r3, r3
 800621a:	461a      	mov	r2, r3
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006224:	611a      	str	r2, [r3, #16]
 8006226:	e01b      	b.n	8006260 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8006228:	897b      	ldrh	r3, [r7, #10]
 800622a:	11db      	asrs	r3, r3, #7
 800622c:	b2db      	uxtb	r3, r3
 800622e:	f003 0306 	and.w	r3, r3, #6
 8006232:	b2db      	uxtb	r3, r3
 8006234:	f063 030f 	orn	r3, r3, #15
 8006238:	b2da      	uxtb	r2, r3
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8006240:	683b      	ldr	r3, [r7, #0]
 8006242:	687a      	ldr	r2, [r7, #4]
 8006244:	490e      	ldr	r1, [pc, #56]	; (8006280 <I2C_MasterRequestWrite+0xfc>)
 8006246:	68f8      	ldr	r0, [r7, #12]
 8006248:	f000 fac1 	bl	80067ce <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800624c:	4603      	mov	r3, r0
 800624e:	2b00      	cmp	r3, #0
 8006250:	d001      	beq.n	8006256 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8006252:	2301      	movs	r3, #1
 8006254:	e010      	b.n	8006278 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8006256:	897b      	ldrh	r3, [r7, #10]
 8006258:	b2da      	uxtb	r2, r3
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006260:	683b      	ldr	r3, [r7, #0]
 8006262:	687a      	ldr	r2, [r7, #4]
 8006264:	4907      	ldr	r1, [pc, #28]	; (8006284 <I2C_MasterRequestWrite+0x100>)
 8006266:	68f8      	ldr	r0, [r7, #12]
 8006268:	f000 fab1 	bl	80067ce <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800626c:	4603      	mov	r3, r0
 800626e:	2b00      	cmp	r3, #0
 8006270:	d001      	beq.n	8006276 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8006272:	2301      	movs	r3, #1
 8006274:	e000      	b.n	8006278 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8006276:	2300      	movs	r3, #0
}
 8006278:	4618      	mov	r0, r3
 800627a:	3718      	adds	r7, #24
 800627c:	46bd      	mov	sp, r7
 800627e:	bd80      	pop	{r7, pc}
 8006280:	00010008 	.word	0x00010008
 8006284:	00010002 	.word	0x00010002

08006288 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8006288:	b580      	push	{r7, lr}
 800628a:	b088      	sub	sp, #32
 800628c:	af02      	add	r7, sp, #8
 800628e:	60f8      	str	r0, [r7, #12]
 8006290:	607a      	str	r2, [r7, #4]
 8006292:	603b      	str	r3, [r7, #0]
 8006294:	460b      	mov	r3, r1
 8006296:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800629c:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	681a      	ldr	r2, [r3, #0]
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80062ac:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80062ae:	697b      	ldr	r3, [r7, #20]
 80062b0:	2b08      	cmp	r3, #8
 80062b2:	d006      	beq.n	80062c2 <I2C_MasterRequestRead+0x3a>
 80062b4:	697b      	ldr	r3, [r7, #20]
 80062b6:	2b01      	cmp	r3, #1
 80062b8:	d003      	beq.n	80062c2 <I2C_MasterRequestRead+0x3a>
 80062ba:	697b      	ldr	r3, [r7, #20]
 80062bc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80062c0:	d108      	bne.n	80062d4 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	681a      	ldr	r2, [r3, #0]
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80062d0:	601a      	str	r2, [r3, #0]
 80062d2:	e00b      	b.n	80062ec <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062d8:	2b11      	cmp	r3, #17
 80062da:	d107      	bne.n	80062ec <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	681a      	ldr	r2, [r3, #0]
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80062ea:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80062ec:	683b      	ldr	r3, [r7, #0]
 80062ee:	9300      	str	r3, [sp, #0]
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	2200      	movs	r2, #0
 80062f4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80062f8:	68f8      	ldr	r0, [r7, #12]
 80062fa:	f000 fa11 	bl	8006720 <I2C_WaitOnFlagUntilTimeout>
 80062fe:	4603      	mov	r3, r0
 8006300:	2b00      	cmp	r3, #0
 8006302:	d00d      	beq.n	8006320 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800630e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006312:	d103      	bne.n	800631c <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	f44f 7200 	mov.w	r2, #512	; 0x200
 800631a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800631c:	2303      	movs	r3, #3
 800631e:	e079      	b.n	8006414 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	691b      	ldr	r3, [r3, #16]
 8006324:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006328:	d108      	bne.n	800633c <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800632a:	897b      	ldrh	r3, [r7, #10]
 800632c:	b2db      	uxtb	r3, r3
 800632e:	f043 0301 	orr.w	r3, r3, #1
 8006332:	b2da      	uxtb	r2, r3
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	611a      	str	r2, [r3, #16]
 800633a:	e05f      	b.n	80063fc <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800633c:	897b      	ldrh	r3, [r7, #10]
 800633e:	11db      	asrs	r3, r3, #7
 8006340:	b2db      	uxtb	r3, r3
 8006342:	f003 0306 	and.w	r3, r3, #6
 8006346:	b2db      	uxtb	r3, r3
 8006348:	f063 030f 	orn	r3, r3, #15
 800634c:	b2da      	uxtb	r2, r3
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8006354:	683b      	ldr	r3, [r7, #0]
 8006356:	687a      	ldr	r2, [r7, #4]
 8006358:	4930      	ldr	r1, [pc, #192]	; (800641c <I2C_MasterRequestRead+0x194>)
 800635a:	68f8      	ldr	r0, [r7, #12]
 800635c:	f000 fa37 	bl	80067ce <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006360:	4603      	mov	r3, r0
 8006362:	2b00      	cmp	r3, #0
 8006364:	d001      	beq.n	800636a <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8006366:	2301      	movs	r3, #1
 8006368:	e054      	b.n	8006414 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800636a:	897b      	ldrh	r3, [r7, #10]
 800636c:	b2da      	uxtb	r2, r3
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006374:	683b      	ldr	r3, [r7, #0]
 8006376:	687a      	ldr	r2, [r7, #4]
 8006378:	4929      	ldr	r1, [pc, #164]	; (8006420 <I2C_MasterRequestRead+0x198>)
 800637a:	68f8      	ldr	r0, [r7, #12]
 800637c:	f000 fa27 	bl	80067ce <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006380:	4603      	mov	r3, r0
 8006382:	2b00      	cmp	r3, #0
 8006384:	d001      	beq.n	800638a <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8006386:	2301      	movs	r3, #1
 8006388:	e044      	b.n	8006414 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800638a:	2300      	movs	r3, #0
 800638c:	613b      	str	r3, [r7, #16]
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	695b      	ldr	r3, [r3, #20]
 8006394:	613b      	str	r3, [r7, #16]
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	699b      	ldr	r3, [r3, #24]
 800639c:	613b      	str	r3, [r7, #16]
 800639e:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	681a      	ldr	r2, [r3, #0]
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80063ae:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80063b0:	683b      	ldr	r3, [r7, #0]
 80063b2:	9300      	str	r3, [sp, #0]
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	2200      	movs	r2, #0
 80063b8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80063bc:	68f8      	ldr	r0, [r7, #12]
 80063be:	f000 f9af 	bl	8006720 <I2C_WaitOnFlagUntilTimeout>
 80063c2:	4603      	mov	r3, r0
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d00d      	beq.n	80063e4 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80063d2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80063d6:	d103      	bne.n	80063e0 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	f44f 7200 	mov.w	r2, #512	; 0x200
 80063de:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 80063e0:	2303      	movs	r3, #3
 80063e2:	e017      	b.n	8006414 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80063e4:	897b      	ldrh	r3, [r7, #10]
 80063e6:	11db      	asrs	r3, r3, #7
 80063e8:	b2db      	uxtb	r3, r3
 80063ea:	f003 0306 	and.w	r3, r3, #6
 80063ee:	b2db      	uxtb	r3, r3
 80063f0:	f063 030e 	orn	r3, r3, #14
 80063f4:	b2da      	uxtb	r2, r3
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80063fc:	683b      	ldr	r3, [r7, #0]
 80063fe:	687a      	ldr	r2, [r7, #4]
 8006400:	4907      	ldr	r1, [pc, #28]	; (8006420 <I2C_MasterRequestRead+0x198>)
 8006402:	68f8      	ldr	r0, [r7, #12]
 8006404:	f000 f9e3 	bl	80067ce <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006408:	4603      	mov	r3, r0
 800640a:	2b00      	cmp	r3, #0
 800640c:	d001      	beq.n	8006412 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800640e:	2301      	movs	r3, #1
 8006410:	e000      	b.n	8006414 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8006412:	2300      	movs	r3, #0
}
 8006414:	4618      	mov	r0, r3
 8006416:	3718      	adds	r7, #24
 8006418:	46bd      	mov	sp, r7
 800641a:	bd80      	pop	{r7, pc}
 800641c:	00010008 	.word	0x00010008
 8006420:	00010002 	.word	0x00010002

08006424 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006424:	b580      	push	{r7, lr}
 8006426:	b088      	sub	sp, #32
 8006428:	af02      	add	r7, sp, #8
 800642a:	60f8      	str	r0, [r7, #12]
 800642c:	4608      	mov	r0, r1
 800642e:	4611      	mov	r1, r2
 8006430:	461a      	mov	r2, r3
 8006432:	4603      	mov	r3, r0
 8006434:	817b      	strh	r3, [r7, #10]
 8006436:	460b      	mov	r3, r1
 8006438:	813b      	strh	r3, [r7, #8]
 800643a:	4613      	mov	r3, r2
 800643c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	681a      	ldr	r2, [r3, #0]
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800644c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800644e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006450:	9300      	str	r3, [sp, #0]
 8006452:	6a3b      	ldr	r3, [r7, #32]
 8006454:	2200      	movs	r2, #0
 8006456:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800645a:	68f8      	ldr	r0, [r7, #12]
 800645c:	f000 f960 	bl	8006720 <I2C_WaitOnFlagUntilTimeout>
 8006460:	4603      	mov	r3, r0
 8006462:	2b00      	cmp	r3, #0
 8006464:	d00d      	beq.n	8006482 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006470:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006474:	d103      	bne.n	800647e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	f44f 7200 	mov.w	r2, #512	; 0x200
 800647c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800647e:	2303      	movs	r3, #3
 8006480:	e05f      	b.n	8006542 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006482:	897b      	ldrh	r3, [r7, #10]
 8006484:	b2db      	uxtb	r3, r3
 8006486:	461a      	mov	r2, r3
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006490:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006492:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006494:	6a3a      	ldr	r2, [r7, #32]
 8006496:	492d      	ldr	r1, [pc, #180]	; (800654c <I2C_RequestMemoryWrite+0x128>)
 8006498:	68f8      	ldr	r0, [r7, #12]
 800649a:	f000 f998 	bl	80067ce <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800649e:	4603      	mov	r3, r0
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d001      	beq.n	80064a8 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80064a4:	2301      	movs	r3, #1
 80064a6:	e04c      	b.n	8006542 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80064a8:	2300      	movs	r3, #0
 80064aa:	617b      	str	r3, [r7, #20]
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	695b      	ldr	r3, [r3, #20]
 80064b2:	617b      	str	r3, [r7, #20]
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	699b      	ldr	r3, [r3, #24]
 80064ba:	617b      	str	r3, [r7, #20]
 80064bc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80064be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80064c0:	6a39      	ldr	r1, [r7, #32]
 80064c2:	68f8      	ldr	r0, [r7, #12]
 80064c4:	f000 fa02 	bl	80068cc <I2C_WaitOnTXEFlagUntilTimeout>
 80064c8:	4603      	mov	r3, r0
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d00d      	beq.n	80064ea <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064d2:	2b04      	cmp	r3, #4
 80064d4:	d107      	bne.n	80064e6 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	681a      	ldr	r2, [r3, #0]
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80064e4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80064e6:	2301      	movs	r3, #1
 80064e8:	e02b      	b.n	8006542 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80064ea:	88fb      	ldrh	r3, [r7, #6]
 80064ec:	2b01      	cmp	r3, #1
 80064ee:	d105      	bne.n	80064fc <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80064f0:	893b      	ldrh	r3, [r7, #8]
 80064f2:	b2da      	uxtb	r2, r3
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	611a      	str	r2, [r3, #16]
 80064fa:	e021      	b.n	8006540 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80064fc:	893b      	ldrh	r3, [r7, #8]
 80064fe:	0a1b      	lsrs	r3, r3, #8
 8006500:	b29b      	uxth	r3, r3
 8006502:	b2da      	uxtb	r2, r3
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800650a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800650c:	6a39      	ldr	r1, [r7, #32]
 800650e:	68f8      	ldr	r0, [r7, #12]
 8006510:	f000 f9dc 	bl	80068cc <I2C_WaitOnTXEFlagUntilTimeout>
 8006514:	4603      	mov	r3, r0
 8006516:	2b00      	cmp	r3, #0
 8006518:	d00d      	beq.n	8006536 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800651e:	2b04      	cmp	r3, #4
 8006520:	d107      	bne.n	8006532 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	681a      	ldr	r2, [r3, #0]
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006530:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006532:	2301      	movs	r3, #1
 8006534:	e005      	b.n	8006542 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006536:	893b      	ldrh	r3, [r7, #8]
 8006538:	b2da      	uxtb	r2, r3
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8006540:	2300      	movs	r3, #0
}
 8006542:	4618      	mov	r0, r3
 8006544:	3718      	adds	r7, #24
 8006546:	46bd      	mov	sp, r7
 8006548:	bd80      	pop	{r7, pc}
 800654a:	bf00      	nop
 800654c:	00010002 	.word	0x00010002

08006550 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006550:	b580      	push	{r7, lr}
 8006552:	b088      	sub	sp, #32
 8006554:	af02      	add	r7, sp, #8
 8006556:	60f8      	str	r0, [r7, #12]
 8006558:	4608      	mov	r0, r1
 800655a:	4611      	mov	r1, r2
 800655c:	461a      	mov	r2, r3
 800655e:	4603      	mov	r3, r0
 8006560:	817b      	strh	r3, [r7, #10]
 8006562:	460b      	mov	r3, r1
 8006564:	813b      	strh	r3, [r7, #8]
 8006566:	4613      	mov	r3, r2
 8006568:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	681a      	ldr	r2, [r3, #0]
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006578:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	681a      	ldr	r2, [r3, #0]
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006588:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800658a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800658c:	9300      	str	r3, [sp, #0]
 800658e:	6a3b      	ldr	r3, [r7, #32]
 8006590:	2200      	movs	r2, #0
 8006592:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006596:	68f8      	ldr	r0, [r7, #12]
 8006598:	f000 f8c2 	bl	8006720 <I2C_WaitOnFlagUntilTimeout>
 800659c:	4603      	mov	r3, r0
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d00d      	beq.n	80065be <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80065ac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80065b0:	d103      	bne.n	80065ba <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80065b8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80065ba:	2303      	movs	r3, #3
 80065bc:	e0aa      	b.n	8006714 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80065be:	897b      	ldrh	r3, [r7, #10]
 80065c0:	b2db      	uxtb	r3, r3
 80065c2:	461a      	mov	r2, r3
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80065cc:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80065ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065d0:	6a3a      	ldr	r2, [r7, #32]
 80065d2:	4952      	ldr	r1, [pc, #328]	; (800671c <I2C_RequestMemoryRead+0x1cc>)
 80065d4:	68f8      	ldr	r0, [r7, #12]
 80065d6:	f000 f8fa 	bl	80067ce <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80065da:	4603      	mov	r3, r0
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d001      	beq.n	80065e4 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80065e0:	2301      	movs	r3, #1
 80065e2:	e097      	b.n	8006714 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80065e4:	2300      	movs	r3, #0
 80065e6:	617b      	str	r3, [r7, #20]
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	695b      	ldr	r3, [r3, #20]
 80065ee:	617b      	str	r3, [r7, #20]
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	699b      	ldr	r3, [r3, #24]
 80065f6:	617b      	str	r3, [r7, #20]
 80065f8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80065fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80065fc:	6a39      	ldr	r1, [r7, #32]
 80065fe:	68f8      	ldr	r0, [r7, #12]
 8006600:	f000 f964 	bl	80068cc <I2C_WaitOnTXEFlagUntilTimeout>
 8006604:	4603      	mov	r3, r0
 8006606:	2b00      	cmp	r3, #0
 8006608:	d00d      	beq.n	8006626 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800660e:	2b04      	cmp	r3, #4
 8006610:	d107      	bne.n	8006622 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	681a      	ldr	r2, [r3, #0]
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006620:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006622:	2301      	movs	r3, #1
 8006624:	e076      	b.n	8006714 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006626:	88fb      	ldrh	r3, [r7, #6]
 8006628:	2b01      	cmp	r3, #1
 800662a:	d105      	bne.n	8006638 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800662c:	893b      	ldrh	r3, [r7, #8]
 800662e:	b2da      	uxtb	r2, r3
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	611a      	str	r2, [r3, #16]
 8006636:	e021      	b.n	800667c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006638:	893b      	ldrh	r3, [r7, #8]
 800663a:	0a1b      	lsrs	r3, r3, #8
 800663c:	b29b      	uxth	r3, r3
 800663e:	b2da      	uxtb	r2, r3
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006646:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006648:	6a39      	ldr	r1, [r7, #32]
 800664a:	68f8      	ldr	r0, [r7, #12]
 800664c:	f000 f93e 	bl	80068cc <I2C_WaitOnTXEFlagUntilTimeout>
 8006650:	4603      	mov	r3, r0
 8006652:	2b00      	cmp	r3, #0
 8006654:	d00d      	beq.n	8006672 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800665a:	2b04      	cmp	r3, #4
 800665c:	d107      	bne.n	800666e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	681a      	ldr	r2, [r3, #0]
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800666c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800666e:	2301      	movs	r3, #1
 8006670:	e050      	b.n	8006714 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006672:	893b      	ldrh	r3, [r7, #8]
 8006674:	b2da      	uxtb	r2, r3
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800667c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800667e:	6a39      	ldr	r1, [r7, #32]
 8006680:	68f8      	ldr	r0, [r7, #12]
 8006682:	f000 f923 	bl	80068cc <I2C_WaitOnTXEFlagUntilTimeout>
 8006686:	4603      	mov	r3, r0
 8006688:	2b00      	cmp	r3, #0
 800668a:	d00d      	beq.n	80066a8 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006690:	2b04      	cmp	r3, #4
 8006692:	d107      	bne.n	80066a4 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	681a      	ldr	r2, [r3, #0]
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80066a2:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80066a4:	2301      	movs	r3, #1
 80066a6:	e035      	b.n	8006714 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	681a      	ldr	r2, [r3, #0]
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80066b6:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80066b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066ba:	9300      	str	r3, [sp, #0]
 80066bc:	6a3b      	ldr	r3, [r7, #32]
 80066be:	2200      	movs	r2, #0
 80066c0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80066c4:	68f8      	ldr	r0, [r7, #12]
 80066c6:	f000 f82b 	bl	8006720 <I2C_WaitOnFlagUntilTimeout>
 80066ca:	4603      	mov	r3, r0
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d00d      	beq.n	80066ec <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80066da:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80066de:	d103      	bne.n	80066e8 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80066e6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80066e8:	2303      	movs	r3, #3
 80066ea:	e013      	b.n	8006714 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80066ec:	897b      	ldrh	r3, [r7, #10]
 80066ee:	b2db      	uxtb	r3, r3
 80066f0:	f043 0301 	orr.w	r3, r3, #1
 80066f4:	b2da      	uxtb	r2, r3
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80066fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066fe:	6a3a      	ldr	r2, [r7, #32]
 8006700:	4906      	ldr	r1, [pc, #24]	; (800671c <I2C_RequestMemoryRead+0x1cc>)
 8006702:	68f8      	ldr	r0, [r7, #12]
 8006704:	f000 f863 	bl	80067ce <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006708:	4603      	mov	r3, r0
 800670a:	2b00      	cmp	r3, #0
 800670c:	d001      	beq.n	8006712 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800670e:	2301      	movs	r3, #1
 8006710:	e000      	b.n	8006714 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8006712:	2300      	movs	r3, #0
}
 8006714:	4618      	mov	r0, r3
 8006716:	3718      	adds	r7, #24
 8006718:	46bd      	mov	sp, r7
 800671a:	bd80      	pop	{r7, pc}
 800671c:	00010002 	.word	0x00010002

08006720 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006720:	b580      	push	{r7, lr}
 8006722:	b084      	sub	sp, #16
 8006724:	af00      	add	r7, sp, #0
 8006726:	60f8      	str	r0, [r7, #12]
 8006728:	60b9      	str	r1, [r7, #8]
 800672a:	603b      	str	r3, [r7, #0]
 800672c:	4613      	mov	r3, r2
 800672e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006730:	e025      	b.n	800677e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006732:	683b      	ldr	r3, [r7, #0]
 8006734:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006738:	d021      	beq.n	800677e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800673a:	f7fd fca9 	bl	8004090 <HAL_GetTick>
 800673e:	4602      	mov	r2, r0
 8006740:	69bb      	ldr	r3, [r7, #24]
 8006742:	1ad3      	subs	r3, r2, r3
 8006744:	683a      	ldr	r2, [r7, #0]
 8006746:	429a      	cmp	r2, r3
 8006748:	d302      	bcc.n	8006750 <I2C_WaitOnFlagUntilTimeout+0x30>
 800674a:	683b      	ldr	r3, [r7, #0]
 800674c:	2b00      	cmp	r3, #0
 800674e:	d116      	bne.n	800677e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	2200      	movs	r2, #0
 8006754:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	2220      	movs	r2, #32
 800675a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	2200      	movs	r2, #0
 8006762:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800676a:	f043 0220 	orr.w	r2, r3, #32
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	2200      	movs	r2, #0
 8006776:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800677a:	2301      	movs	r3, #1
 800677c:	e023      	b.n	80067c6 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800677e:	68bb      	ldr	r3, [r7, #8]
 8006780:	0c1b      	lsrs	r3, r3, #16
 8006782:	b2db      	uxtb	r3, r3
 8006784:	2b01      	cmp	r3, #1
 8006786:	d10d      	bne.n	80067a4 <I2C_WaitOnFlagUntilTimeout+0x84>
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	695b      	ldr	r3, [r3, #20]
 800678e:	43da      	mvns	r2, r3
 8006790:	68bb      	ldr	r3, [r7, #8]
 8006792:	4013      	ands	r3, r2
 8006794:	b29b      	uxth	r3, r3
 8006796:	2b00      	cmp	r3, #0
 8006798:	bf0c      	ite	eq
 800679a:	2301      	moveq	r3, #1
 800679c:	2300      	movne	r3, #0
 800679e:	b2db      	uxtb	r3, r3
 80067a0:	461a      	mov	r2, r3
 80067a2:	e00c      	b.n	80067be <I2C_WaitOnFlagUntilTimeout+0x9e>
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	699b      	ldr	r3, [r3, #24]
 80067aa:	43da      	mvns	r2, r3
 80067ac:	68bb      	ldr	r3, [r7, #8]
 80067ae:	4013      	ands	r3, r2
 80067b0:	b29b      	uxth	r3, r3
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	bf0c      	ite	eq
 80067b6:	2301      	moveq	r3, #1
 80067b8:	2300      	movne	r3, #0
 80067ba:	b2db      	uxtb	r3, r3
 80067bc:	461a      	mov	r2, r3
 80067be:	79fb      	ldrb	r3, [r7, #7]
 80067c0:	429a      	cmp	r2, r3
 80067c2:	d0b6      	beq.n	8006732 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80067c4:	2300      	movs	r3, #0
}
 80067c6:	4618      	mov	r0, r3
 80067c8:	3710      	adds	r7, #16
 80067ca:	46bd      	mov	sp, r7
 80067cc:	bd80      	pop	{r7, pc}

080067ce <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80067ce:	b580      	push	{r7, lr}
 80067d0:	b084      	sub	sp, #16
 80067d2:	af00      	add	r7, sp, #0
 80067d4:	60f8      	str	r0, [r7, #12]
 80067d6:	60b9      	str	r1, [r7, #8]
 80067d8:	607a      	str	r2, [r7, #4]
 80067da:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80067dc:	e051      	b.n	8006882 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	695b      	ldr	r3, [r3, #20]
 80067e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80067e8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80067ec:	d123      	bne.n	8006836 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	681a      	ldr	r2, [r3, #0]
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80067fc:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006806:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	2200      	movs	r2, #0
 800680c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	2220      	movs	r2, #32
 8006812:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	2200      	movs	r2, #0
 800681a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006822:	f043 0204 	orr.w	r2, r3, #4
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	2200      	movs	r2, #0
 800682e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006832:	2301      	movs	r3, #1
 8006834:	e046      	b.n	80068c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800683c:	d021      	beq.n	8006882 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800683e:	f7fd fc27 	bl	8004090 <HAL_GetTick>
 8006842:	4602      	mov	r2, r0
 8006844:	683b      	ldr	r3, [r7, #0]
 8006846:	1ad3      	subs	r3, r2, r3
 8006848:	687a      	ldr	r2, [r7, #4]
 800684a:	429a      	cmp	r2, r3
 800684c:	d302      	bcc.n	8006854 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	2b00      	cmp	r3, #0
 8006852:	d116      	bne.n	8006882 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	2200      	movs	r2, #0
 8006858:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	2220      	movs	r2, #32
 800685e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	2200      	movs	r2, #0
 8006866:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800686e:	f043 0220 	orr.w	r2, r3, #32
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	2200      	movs	r2, #0
 800687a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800687e:	2301      	movs	r3, #1
 8006880:	e020      	b.n	80068c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006882:	68bb      	ldr	r3, [r7, #8]
 8006884:	0c1b      	lsrs	r3, r3, #16
 8006886:	b2db      	uxtb	r3, r3
 8006888:	2b01      	cmp	r3, #1
 800688a:	d10c      	bne.n	80068a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	695b      	ldr	r3, [r3, #20]
 8006892:	43da      	mvns	r2, r3
 8006894:	68bb      	ldr	r3, [r7, #8]
 8006896:	4013      	ands	r3, r2
 8006898:	b29b      	uxth	r3, r3
 800689a:	2b00      	cmp	r3, #0
 800689c:	bf14      	ite	ne
 800689e:	2301      	movne	r3, #1
 80068a0:	2300      	moveq	r3, #0
 80068a2:	b2db      	uxtb	r3, r3
 80068a4:	e00b      	b.n	80068be <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	699b      	ldr	r3, [r3, #24]
 80068ac:	43da      	mvns	r2, r3
 80068ae:	68bb      	ldr	r3, [r7, #8]
 80068b0:	4013      	ands	r3, r2
 80068b2:	b29b      	uxth	r3, r3
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	bf14      	ite	ne
 80068b8:	2301      	movne	r3, #1
 80068ba:	2300      	moveq	r3, #0
 80068bc:	b2db      	uxtb	r3, r3
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d18d      	bne.n	80067de <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80068c2:	2300      	movs	r3, #0
}
 80068c4:	4618      	mov	r0, r3
 80068c6:	3710      	adds	r7, #16
 80068c8:	46bd      	mov	sp, r7
 80068ca:	bd80      	pop	{r7, pc}

080068cc <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80068cc:	b580      	push	{r7, lr}
 80068ce:	b084      	sub	sp, #16
 80068d0:	af00      	add	r7, sp, #0
 80068d2:	60f8      	str	r0, [r7, #12]
 80068d4:	60b9      	str	r1, [r7, #8]
 80068d6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80068d8:	e02d      	b.n	8006936 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80068da:	68f8      	ldr	r0, [r7, #12]
 80068dc:	f000 f8ce 	bl	8006a7c <I2C_IsAcknowledgeFailed>
 80068e0:	4603      	mov	r3, r0
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d001      	beq.n	80068ea <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80068e6:	2301      	movs	r3, #1
 80068e8:	e02d      	b.n	8006946 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80068ea:	68bb      	ldr	r3, [r7, #8]
 80068ec:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80068f0:	d021      	beq.n	8006936 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80068f2:	f7fd fbcd 	bl	8004090 <HAL_GetTick>
 80068f6:	4602      	mov	r2, r0
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	1ad3      	subs	r3, r2, r3
 80068fc:	68ba      	ldr	r2, [r7, #8]
 80068fe:	429a      	cmp	r2, r3
 8006900:	d302      	bcc.n	8006908 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8006902:	68bb      	ldr	r3, [r7, #8]
 8006904:	2b00      	cmp	r3, #0
 8006906:	d116      	bne.n	8006936 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	2200      	movs	r2, #0
 800690c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	2220      	movs	r2, #32
 8006912:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	2200      	movs	r2, #0
 800691a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006922:	f043 0220 	orr.w	r2, r3, #32
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	2200      	movs	r2, #0
 800692e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006932:	2301      	movs	r3, #1
 8006934:	e007      	b.n	8006946 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	695b      	ldr	r3, [r3, #20]
 800693c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006940:	2b80      	cmp	r3, #128	; 0x80
 8006942:	d1ca      	bne.n	80068da <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006944:	2300      	movs	r3, #0
}
 8006946:	4618      	mov	r0, r3
 8006948:	3710      	adds	r7, #16
 800694a:	46bd      	mov	sp, r7
 800694c:	bd80      	pop	{r7, pc}

0800694e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800694e:	b580      	push	{r7, lr}
 8006950:	b084      	sub	sp, #16
 8006952:	af00      	add	r7, sp, #0
 8006954:	60f8      	str	r0, [r7, #12]
 8006956:	60b9      	str	r1, [r7, #8]
 8006958:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800695a:	e02d      	b.n	80069b8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800695c:	68f8      	ldr	r0, [r7, #12]
 800695e:	f000 f88d 	bl	8006a7c <I2C_IsAcknowledgeFailed>
 8006962:	4603      	mov	r3, r0
 8006964:	2b00      	cmp	r3, #0
 8006966:	d001      	beq.n	800696c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006968:	2301      	movs	r3, #1
 800696a:	e02d      	b.n	80069c8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800696c:	68bb      	ldr	r3, [r7, #8]
 800696e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006972:	d021      	beq.n	80069b8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006974:	f7fd fb8c 	bl	8004090 <HAL_GetTick>
 8006978:	4602      	mov	r2, r0
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	1ad3      	subs	r3, r2, r3
 800697e:	68ba      	ldr	r2, [r7, #8]
 8006980:	429a      	cmp	r2, r3
 8006982:	d302      	bcc.n	800698a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8006984:	68bb      	ldr	r3, [r7, #8]
 8006986:	2b00      	cmp	r3, #0
 8006988:	d116      	bne.n	80069b8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	2200      	movs	r2, #0
 800698e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	2220      	movs	r2, #32
 8006994:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	2200      	movs	r2, #0
 800699c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069a4:	f043 0220 	orr.w	r2, r3, #32
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	2200      	movs	r2, #0
 80069b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80069b4:	2301      	movs	r3, #1
 80069b6:	e007      	b.n	80069c8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	695b      	ldr	r3, [r3, #20]
 80069be:	f003 0304 	and.w	r3, r3, #4
 80069c2:	2b04      	cmp	r3, #4
 80069c4:	d1ca      	bne.n	800695c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80069c6:	2300      	movs	r3, #0
}
 80069c8:	4618      	mov	r0, r3
 80069ca:	3710      	adds	r7, #16
 80069cc:	46bd      	mov	sp, r7
 80069ce:	bd80      	pop	{r7, pc}

080069d0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80069d0:	b580      	push	{r7, lr}
 80069d2:	b084      	sub	sp, #16
 80069d4:	af00      	add	r7, sp, #0
 80069d6:	60f8      	str	r0, [r7, #12]
 80069d8:	60b9      	str	r1, [r7, #8]
 80069da:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80069dc:	e042      	b.n	8006a64 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	695b      	ldr	r3, [r3, #20]
 80069e4:	f003 0310 	and.w	r3, r3, #16
 80069e8:	2b10      	cmp	r3, #16
 80069ea:	d119      	bne.n	8006a20 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	f06f 0210 	mvn.w	r2, #16
 80069f4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	2200      	movs	r2, #0
 80069fa:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	2220      	movs	r2, #32
 8006a00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	2200      	movs	r2, #0
 8006a08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	2200      	movs	r2, #0
 8006a18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006a1c:	2301      	movs	r3, #1
 8006a1e:	e029      	b.n	8006a74 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006a20:	f7fd fb36 	bl	8004090 <HAL_GetTick>
 8006a24:	4602      	mov	r2, r0
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	1ad3      	subs	r3, r2, r3
 8006a2a:	68ba      	ldr	r2, [r7, #8]
 8006a2c:	429a      	cmp	r2, r3
 8006a2e:	d302      	bcc.n	8006a36 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8006a30:	68bb      	ldr	r3, [r7, #8]
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d116      	bne.n	8006a64 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	2200      	movs	r2, #0
 8006a3a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	2220      	movs	r2, #32
 8006a40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	2200      	movs	r2, #0
 8006a48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a50:	f043 0220 	orr.w	r2, r3, #32
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	2200      	movs	r2, #0
 8006a5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006a60:	2301      	movs	r3, #1
 8006a62:	e007      	b.n	8006a74 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	695b      	ldr	r3, [r3, #20]
 8006a6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a6e:	2b40      	cmp	r3, #64	; 0x40
 8006a70:	d1b5      	bne.n	80069de <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8006a72:	2300      	movs	r3, #0
}
 8006a74:	4618      	mov	r0, r3
 8006a76:	3710      	adds	r7, #16
 8006a78:	46bd      	mov	sp, r7
 8006a7a:	bd80      	pop	{r7, pc}

08006a7c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006a7c:	b480      	push	{r7}
 8006a7e:	b083      	sub	sp, #12
 8006a80:	af00      	add	r7, sp, #0
 8006a82:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	695b      	ldr	r3, [r3, #20]
 8006a8a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006a8e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006a92:	d11b      	bne.n	8006acc <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006a9c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	2200      	movs	r2, #0
 8006aa2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	2220      	movs	r2, #32
 8006aa8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	2200      	movs	r2, #0
 8006ab0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ab8:	f043 0204 	orr.w	r2, r3, #4
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	2200      	movs	r2, #0
 8006ac4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8006ac8:	2301      	movs	r3, #1
 8006aca:	e000      	b.n	8006ace <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006acc:	2300      	movs	r3, #0
}
 8006ace:	4618      	mov	r0, r3
 8006ad0:	370c      	adds	r7, #12
 8006ad2:	46bd      	mov	sp, r7
 8006ad4:	bc80      	pop	{r7}
 8006ad6:	4770      	bx	lr

08006ad8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006ad8:	b580      	push	{r7, lr}
 8006ada:	b086      	sub	sp, #24
 8006adc:	af00      	add	r7, sp, #0
 8006ade:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d101      	bne.n	8006aea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006ae6:	2301      	movs	r3, #1
 8006ae8:	e272      	b.n	8006fd0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	f003 0301 	and.w	r3, r3, #1
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	f000 8087 	beq.w	8006c06 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006af8:	4b92      	ldr	r3, [pc, #584]	; (8006d44 <HAL_RCC_OscConfig+0x26c>)
 8006afa:	685b      	ldr	r3, [r3, #4]
 8006afc:	f003 030c 	and.w	r3, r3, #12
 8006b00:	2b04      	cmp	r3, #4
 8006b02:	d00c      	beq.n	8006b1e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8006b04:	4b8f      	ldr	r3, [pc, #572]	; (8006d44 <HAL_RCC_OscConfig+0x26c>)
 8006b06:	685b      	ldr	r3, [r3, #4]
 8006b08:	f003 030c 	and.w	r3, r3, #12
 8006b0c:	2b08      	cmp	r3, #8
 8006b0e:	d112      	bne.n	8006b36 <HAL_RCC_OscConfig+0x5e>
 8006b10:	4b8c      	ldr	r3, [pc, #560]	; (8006d44 <HAL_RCC_OscConfig+0x26c>)
 8006b12:	685b      	ldr	r3, [r3, #4]
 8006b14:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006b18:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006b1c:	d10b      	bne.n	8006b36 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006b1e:	4b89      	ldr	r3, [pc, #548]	; (8006d44 <HAL_RCC_OscConfig+0x26c>)
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d06c      	beq.n	8006c04 <HAL_RCC_OscConfig+0x12c>
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	685b      	ldr	r3, [r3, #4]
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d168      	bne.n	8006c04 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8006b32:	2301      	movs	r3, #1
 8006b34:	e24c      	b.n	8006fd0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	685b      	ldr	r3, [r3, #4]
 8006b3a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006b3e:	d106      	bne.n	8006b4e <HAL_RCC_OscConfig+0x76>
 8006b40:	4b80      	ldr	r3, [pc, #512]	; (8006d44 <HAL_RCC_OscConfig+0x26c>)
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	4a7f      	ldr	r2, [pc, #508]	; (8006d44 <HAL_RCC_OscConfig+0x26c>)
 8006b46:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006b4a:	6013      	str	r3, [r2, #0]
 8006b4c:	e02e      	b.n	8006bac <HAL_RCC_OscConfig+0xd4>
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	685b      	ldr	r3, [r3, #4]
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d10c      	bne.n	8006b70 <HAL_RCC_OscConfig+0x98>
 8006b56:	4b7b      	ldr	r3, [pc, #492]	; (8006d44 <HAL_RCC_OscConfig+0x26c>)
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	4a7a      	ldr	r2, [pc, #488]	; (8006d44 <HAL_RCC_OscConfig+0x26c>)
 8006b5c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006b60:	6013      	str	r3, [r2, #0]
 8006b62:	4b78      	ldr	r3, [pc, #480]	; (8006d44 <HAL_RCC_OscConfig+0x26c>)
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	4a77      	ldr	r2, [pc, #476]	; (8006d44 <HAL_RCC_OscConfig+0x26c>)
 8006b68:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006b6c:	6013      	str	r3, [r2, #0]
 8006b6e:	e01d      	b.n	8006bac <HAL_RCC_OscConfig+0xd4>
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	685b      	ldr	r3, [r3, #4]
 8006b74:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006b78:	d10c      	bne.n	8006b94 <HAL_RCC_OscConfig+0xbc>
 8006b7a:	4b72      	ldr	r3, [pc, #456]	; (8006d44 <HAL_RCC_OscConfig+0x26c>)
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	4a71      	ldr	r2, [pc, #452]	; (8006d44 <HAL_RCC_OscConfig+0x26c>)
 8006b80:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006b84:	6013      	str	r3, [r2, #0]
 8006b86:	4b6f      	ldr	r3, [pc, #444]	; (8006d44 <HAL_RCC_OscConfig+0x26c>)
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	4a6e      	ldr	r2, [pc, #440]	; (8006d44 <HAL_RCC_OscConfig+0x26c>)
 8006b8c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006b90:	6013      	str	r3, [r2, #0]
 8006b92:	e00b      	b.n	8006bac <HAL_RCC_OscConfig+0xd4>
 8006b94:	4b6b      	ldr	r3, [pc, #428]	; (8006d44 <HAL_RCC_OscConfig+0x26c>)
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	4a6a      	ldr	r2, [pc, #424]	; (8006d44 <HAL_RCC_OscConfig+0x26c>)
 8006b9a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006b9e:	6013      	str	r3, [r2, #0]
 8006ba0:	4b68      	ldr	r3, [pc, #416]	; (8006d44 <HAL_RCC_OscConfig+0x26c>)
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	4a67      	ldr	r2, [pc, #412]	; (8006d44 <HAL_RCC_OscConfig+0x26c>)
 8006ba6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006baa:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	685b      	ldr	r3, [r3, #4]
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d013      	beq.n	8006bdc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006bb4:	f7fd fa6c 	bl	8004090 <HAL_GetTick>
 8006bb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006bba:	e008      	b.n	8006bce <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006bbc:	f7fd fa68 	bl	8004090 <HAL_GetTick>
 8006bc0:	4602      	mov	r2, r0
 8006bc2:	693b      	ldr	r3, [r7, #16]
 8006bc4:	1ad3      	subs	r3, r2, r3
 8006bc6:	2b64      	cmp	r3, #100	; 0x64
 8006bc8:	d901      	bls.n	8006bce <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8006bca:	2303      	movs	r3, #3
 8006bcc:	e200      	b.n	8006fd0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006bce:	4b5d      	ldr	r3, [pc, #372]	; (8006d44 <HAL_RCC_OscConfig+0x26c>)
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d0f0      	beq.n	8006bbc <HAL_RCC_OscConfig+0xe4>
 8006bda:	e014      	b.n	8006c06 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006bdc:	f7fd fa58 	bl	8004090 <HAL_GetTick>
 8006be0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006be2:	e008      	b.n	8006bf6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006be4:	f7fd fa54 	bl	8004090 <HAL_GetTick>
 8006be8:	4602      	mov	r2, r0
 8006bea:	693b      	ldr	r3, [r7, #16]
 8006bec:	1ad3      	subs	r3, r2, r3
 8006bee:	2b64      	cmp	r3, #100	; 0x64
 8006bf0:	d901      	bls.n	8006bf6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8006bf2:	2303      	movs	r3, #3
 8006bf4:	e1ec      	b.n	8006fd0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006bf6:	4b53      	ldr	r3, [pc, #332]	; (8006d44 <HAL_RCC_OscConfig+0x26c>)
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d1f0      	bne.n	8006be4 <HAL_RCC_OscConfig+0x10c>
 8006c02:	e000      	b.n	8006c06 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006c04:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	f003 0302 	and.w	r3, r3, #2
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d063      	beq.n	8006cda <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006c12:	4b4c      	ldr	r3, [pc, #304]	; (8006d44 <HAL_RCC_OscConfig+0x26c>)
 8006c14:	685b      	ldr	r3, [r3, #4]
 8006c16:	f003 030c 	and.w	r3, r3, #12
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d00b      	beq.n	8006c36 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8006c1e:	4b49      	ldr	r3, [pc, #292]	; (8006d44 <HAL_RCC_OscConfig+0x26c>)
 8006c20:	685b      	ldr	r3, [r3, #4]
 8006c22:	f003 030c 	and.w	r3, r3, #12
 8006c26:	2b08      	cmp	r3, #8
 8006c28:	d11c      	bne.n	8006c64 <HAL_RCC_OscConfig+0x18c>
 8006c2a:	4b46      	ldr	r3, [pc, #280]	; (8006d44 <HAL_RCC_OscConfig+0x26c>)
 8006c2c:	685b      	ldr	r3, [r3, #4]
 8006c2e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d116      	bne.n	8006c64 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006c36:	4b43      	ldr	r3, [pc, #268]	; (8006d44 <HAL_RCC_OscConfig+0x26c>)
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	f003 0302 	and.w	r3, r3, #2
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d005      	beq.n	8006c4e <HAL_RCC_OscConfig+0x176>
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	691b      	ldr	r3, [r3, #16]
 8006c46:	2b01      	cmp	r3, #1
 8006c48:	d001      	beq.n	8006c4e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8006c4a:	2301      	movs	r3, #1
 8006c4c:	e1c0      	b.n	8006fd0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006c4e:	4b3d      	ldr	r3, [pc, #244]	; (8006d44 <HAL_RCC_OscConfig+0x26c>)
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	695b      	ldr	r3, [r3, #20]
 8006c5a:	00db      	lsls	r3, r3, #3
 8006c5c:	4939      	ldr	r1, [pc, #228]	; (8006d44 <HAL_RCC_OscConfig+0x26c>)
 8006c5e:	4313      	orrs	r3, r2
 8006c60:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006c62:	e03a      	b.n	8006cda <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	691b      	ldr	r3, [r3, #16]
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d020      	beq.n	8006cae <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006c6c:	4b36      	ldr	r3, [pc, #216]	; (8006d48 <HAL_RCC_OscConfig+0x270>)
 8006c6e:	2201      	movs	r2, #1
 8006c70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006c72:	f7fd fa0d 	bl	8004090 <HAL_GetTick>
 8006c76:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006c78:	e008      	b.n	8006c8c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006c7a:	f7fd fa09 	bl	8004090 <HAL_GetTick>
 8006c7e:	4602      	mov	r2, r0
 8006c80:	693b      	ldr	r3, [r7, #16]
 8006c82:	1ad3      	subs	r3, r2, r3
 8006c84:	2b02      	cmp	r3, #2
 8006c86:	d901      	bls.n	8006c8c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8006c88:	2303      	movs	r3, #3
 8006c8a:	e1a1      	b.n	8006fd0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006c8c:	4b2d      	ldr	r3, [pc, #180]	; (8006d44 <HAL_RCC_OscConfig+0x26c>)
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	f003 0302 	and.w	r3, r3, #2
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d0f0      	beq.n	8006c7a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006c98:	4b2a      	ldr	r3, [pc, #168]	; (8006d44 <HAL_RCC_OscConfig+0x26c>)
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	695b      	ldr	r3, [r3, #20]
 8006ca4:	00db      	lsls	r3, r3, #3
 8006ca6:	4927      	ldr	r1, [pc, #156]	; (8006d44 <HAL_RCC_OscConfig+0x26c>)
 8006ca8:	4313      	orrs	r3, r2
 8006caa:	600b      	str	r3, [r1, #0]
 8006cac:	e015      	b.n	8006cda <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006cae:	4b26      	ldr	r3, [pc, #152]	; (8006d48 <HAL_RCC_OscConfig+0x270>)
 8006cb0:	2200      	movs	r2, #0
 8006cb2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006cb4:	f7fd f9ec 	bl	8004090 <HAL_GetTick>
 8006cb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006cba:	e008      	b.n	8006cce <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006cbc:	f7fd f9e8 	bl	8004090 <HAL_GetTick>
 8006cc0:	4602      	mov	r2, r0
 8006cc2:	693b      	ldr	r3, [r7, #16]
 8006cc4:	1ad3      	subs	r3, r2, r3
 8006cc6:	2b02      	cmp	r3, #2
 8006cc8:	d901      	bls.n	8006cce <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8006cca:	2303      	movs	r3, #3
 8006ccc:	e180      	b.n	8006fd0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006cce:	4b1d      	ldr	r3, [pc, #116]	; (8006d44 <HAL_RCC_OscConfig+0x26c>)
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	f003 0302 	and.w	r3, r3, #2
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d1f0      	bne.n	8006cbc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	f003 0308 	and.w	r3, r3, #8
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d03a      	beq.n	8006d5c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	699b      	ldr	r3, [r3, #24]
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d019      	beq.n	8006d22 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006cee:	4b17      	ldr	r3, [pc, #92]	; (8006d4c <HAL_RCC_OscConfig+0x274>)
 8006cf0:	2201      	movs	r2, #1
 8006cf2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006cf4:	f7fd f9cc 	bl	8004090 <HAL_GetTick>
 8006cf8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006cfa:	e008      	b.n	8006d0e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006cfc:	f7fd f9c8 	bl	8004090 <HAL_GetTick>
 8006d00:	4602      	mov	r2, r0
 8006d02:	693b      	ldr	r3, [r7, #16]
 8006d04:	1ad3      	subs	r3, r2, r3
 8006d06:	2b02      	cmp	r3, #2
 8006d08:	d901      	bls.n	8006d0e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8006d0a:	2303      	movs	r3, #3
 8006d0c:	e160      	b.n	8006fd0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006d0e:	4b0d      	ldr	r3, [pc, #52]	; (8006d44 <HAL_RCC_OscConfig+0x26c>)
 8006d10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d12:	f003 0302 	and.w	r3, r3, #2
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d0f0      	beq.n	8006cfc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8006d1a:	2001      	movs	r0, #1
 8006d1c:	f000 fac4 	bl	80072a8 <RCC_Delay>
 8006d20:	e01c      	b.n	8006d5c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006d22:	4b0a      	ldr	r3, [pc, #40]	; (8006d4c <HAL_RCC_OscConfig+0x274>)
 8006d24:	2200      	movs	r2, #0
 8006d26:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006d28:	f7fd f9b2 	bl	8004090 <HAL_GetTick>
 8006d2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006d2e:	e00f      	b.n	8006d50 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006d30:	f7fd f9ae 	bl	8004090 <HAL_GetTick>
 8006d34:	4602      	mov	r2, r0
 8006d36:	693b      	ldr	r3, [r7, #16]
 8006d38:	1ad3      	subs	r3, r2, r3
 8006d3a:	2b02      	cmp	r3, #2
 8006d3c:	d908      	bls.n	8006d50 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8006d3e:	2303      	movs	r3, #3
 8006d40:	e146      	b.n	8006fd0 <HAL_RCC_OscConfig+0x4f8>
 8006d42:	bf00      	nop
 8006d44:	40021000 	.word	0x40021000
 8006d48:	42420000 	.word	0x42420000
 8006d4c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006d50:	4b92      	ldr	r3, [pc, #584]	; (8006f9c <HAL_RCC_OscConfig+0x4c4>)
 8006d52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d54:	f003 0302 	and.w	r3, r3, #2
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d1e9      	bne.n	8006d30 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	f003 0304 	and.w	r3, r3, #4
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	f000 80a6 	beq.w	8006eb6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006d6a:	2300      	movs	r3, #0
 8006d6c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006d6e:	4b8b      	ldr	r3, [pc, #556]	; (8006f9c <HAL_RCC_OscConfig+0x4c4>)
 8006d70:	69db      	ldr	r3, [r3, #28]
 8006d72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d10d      	bne.n	8006d96 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006d7a:	4b88      	ldr	r3, [pc, #544]	; (8006f9c <HAL_RCC_OscConfig+0x4c4>)
 8006d7c:	69db      	ldr	r3, [r3, #28]
 8006d7e:	4a87      	ldr	r2, [pc, #540]	; (8006f9c <HAL_RCC_OscConfig+0x4c4>)
 8006d80:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006d84:	61d3      	str	r3, [r2, #28]
 8006d86:	4b85      	ldr	r3, [pc, #532]	; (8006f9c <HAL_RCC_OscConfig+0x4c4>)
 8006d88:	69db      	ldr	r3, [r3, #28]
 8006d8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006d8e:	60bb      	str	r3, [r7, #8]
 8006d90:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006d92:	2301      	movs	r3, #1
 8006d94:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006d96:	4b82      	ldr	r3, [pc, #520]	; (8006fa0 <HAL_RCC_OscConfig+0x4c8>)
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d118      	bne.n	8006dd4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006da2:	4b7f      	ldr	r3, [pc, #508]	; (8006fa0 <HAL_RCC_OscConfig+0x4c8>)
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	4a7e      	ldr	r2, [pc, #504]	; (8006fa0 <HAL_RCC_OscConfig+0x4c8>)
 8006da8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006dac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006dae:	f7fd f96f 	bl	8004090 <HAL_GetTick>
 8006db2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006db4:	e008      	b.n	8006dc8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006db6:	f7fd f96b 	bl	8004090 <HAL_GetTick>
 8006dba:	4602      	mov	r2, r0
 8006dbc:	693b      	ldr	r3, [r7, #16]
 8006dbe:	1ad3      	subs	r3, r2, r3
 8006dc0:	2b64      	cmp	r3, #100	; 0x64
 8006dc2:	d901      	bls.n	8006dc8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8006dc4:	2303      	movs	r3, #3
 8006dc6:	e103      	b.n	8006fd0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006dc8:	4b75      	ldr	r3, [pc, #468]	; (8006fa0 <HAL_RCC_OscConfig+0x4c8>)
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d0f0      	beq.n	8006db6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	68db      	ldr	r3, [r3, #12]
 8006dd8:	2b01      	cmp	r3, #1
 8006dda:	d106      	bne.n	8006dea <HAL_RCC_OscConfig+0x312>
 8006ddc:	4b6f      	ldr	r3, [pc, #444]	; (8006f9c <HAL_RCC_OscConfig+0x4c4>)
 8006dde:	6a1b      	ldr	r3, [r3, #32]
 8006de0:	4a6e      	ldr	r2, [pc, #440]	; (8006f9c <HAL_RCC_OscConfig+0x4c4>)
 8006de2:	f043 0301 	orr.w	r3, r3, #1
 8006de6:	6213      	str	r3, [r2, #32]
 8006de8:	e02d      	b.n	8006e46 <HAL_RCC_OscConfig+0x36e>
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	68db      	ldr	r3, [r3, #12]
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d10c      	bne.n	8006e0c <HAL_RCC_OscConfig+0x334>
 8006df2:	4b6a      	ldr	r3, [pc, #424]	; (8006f9c <HAL_RCC_OscConfig+0x4c4>)
 8006df4:	6a1b      	ldr	r3, [r3, #32]
 8006df6:	4a69      	ldr	r2, [pc, #420]	; (8006f9c <HAL_RCC_OscConfig+0x4c4>)
 8006df8:	f023 0301 	bic.w	r3, r3, #1
 8006dfc:	6213      	str	r3, [r2, #32]
 8006dfe:	4b67      	ldr	r3, [pc, #412]	; (8006f9c <HAL_RCC_OscConfig+0x4c4>)
 8006e00:	6a1b      	ldr	r3, [r3, #32]
 8006e02:	4a66      	ldr	r2, [pc, #408]	; (8006f9c <HAL_RCC_OscConfig+0x4c4>)
 8006e04:	f023 0304 	bic.w	r3, r3, #4
 8006e08:	6213      	str	r3, [r2, #32]
 8006e0a:	e01c      	b.n	8006e46 <HAL_RCC_OscConfig+0x36e>
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	68db      	ldr	r3, [r3, #12]
 8006e10:	2b05      	cmp	r3, #5
 8006e12:	d10c      	bne.n	8006e2e <HAL_RCC_OscConfig+0x356>
 8006e14:	4b61      	ldr	r3, [pc, #388]	; (8006f9c <HAL_RCC_OscConfig+0x4c4>)
 8006e16:	6a1b      	ldr	r3, [r3, #32]
 8006e18:	4a60      	ldr	r2, [pc, #384]	; (8006f9c <HAL_RCC_OscConfig+0x4c4>)
 8006e1a:	f043 0304 	orr.w	r3, r3, #4
 8006e1e:	6213      	str	r3, [r2, #32]
 8006e20:	4b5e      	ldr	r3, [pc, #376]	; (8006f9c <HAL_RCC_OscConfig+0x4c4>)
 8006e22:	6a1b      	ldr	r3, [r3, #32]
 8006e24:	4a5d      	ldr	r2, [pc, #372]	; (8006f9c <HAL_RCC_OscConfig+0x4c4>)
 8006e26:	f043 0301 	orr.w	r3, r3, #1
 8006e2a:	6213      	str	r3, [r2, #32]
 8006e2c:	e00b      	b.n	8006e46 <HAL_RCC_OscConfig+0x36e>
 8006e2e:	4b5b      	ldr	r3, [pc, #364]	; (8006f9c <HAL_RCC_OscConfig+0x4c4>)
 8006e30:	6a1b      	ldr	r3, [r3, #32]
 8006e32:	4a5a      	ldr	r2, [pc, #360]	; (8006f9c <HAL_RCC_OscConfig+0x4c4>)
 8006e34:	f023 0301 	bic.w	r3, r3, #1
 8006e38:	6213      	str	r3, [r2, #32]
 8006e3a:	4b58      	ldr	r3, [pc, #352]	; (8006f9c <HAL_RCC_OscConfig+0x4c4>)
 8006e3c:	6a1b      	ldr	r3, [r3, #32]
 8006e3e:	4a57      	ldr	r2, [pc, #348]	; (8006f9c <HAL_RCC_OscConfig+0x4c4>)
 8006e40:	f023 0304 	bic.w	r3, r3, #4
 8006e44:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	68db      	ldr	r3, [r3, #12]
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d015      	beq.n	8006e7a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006e4e:	f7fd f91f 	bl	8004090 <HAL_GetTick>
 8006e52:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006e54:	e00a      	b.n	8006e6c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006e56:	f7fd f91b 	bl	8004090 <HAL_GetTick>
 8006e5a:	4602      	mov	r2, r0
 8006e5c:	693b      	ldr	r3, [r7, #16]
 8006e5e:	1ad3      	subs	r3, r2, r3
 8006e60:	f241 3288 	movw	r2, #5000	; 0x1388
 8006e64:	4293      	cmp	r3, r2
 8006e66:	d901      	bls.n	8006e6c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8006e68:	2303      	movs	r3, #3
 8006e6a:	e0b1      	b.n	8006fd0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006e6c:	4b4b      	ldr	r3, [pc, #300]	; (8006f9c <HAL_RCC_OscConfig+0x4c4>)
 8006e6e:	6a1b      	ldr	r3, [r3, #32]
 8006e70:	f003 0302 	and.w	r3, r3, #2
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d0ee      	beq.n	8006e56 <HAL_RCC_OscConfig+0x37e>
 8006e78:	e014      	b.n	8006ea4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006e7a:	f7fd f909 	bl	8004090 <HAL_GetTick>
 8006e7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006e80:	e00a      	b.n	8006e98 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006e82:	f7fd f905 	bl	8004090 <HAL_GetTick>
 8006e86:	4602      	mov	r2, r0
 8006e88:	693b      	ldr	r3, [r7, #16]
 8006e8a:	1ad3      	subs	r3, r2, r3
 8006e8c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006e90:	4293      	cmp	r3, r2
 8006e92:	d901      	bls.n	8006e98 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8006e94:	2303      	movs	r3, #3
 8006e96:	e09b      	b.n	8006fd0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006e98:	4b40      	ldr	r3, [pc, #256]	; (8006f9c <HAL_RCC_OscConfig+0x4c4>)
 8006e9a:	6a1b      	ldr	r3, [r3, #32]
 8006e9c:	f003 0302 	and.w	r3, r3, #2
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d1ee      	bne.n	8006e82 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8006ea4:	7dfb      	ldrb	r3, [r7, #23]
 8006ea6:	2b01      	cmp	r3, #1
 8006ea8:	d105      	bne.n	8006eb6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006eaa:	4b3c      	ldr	r3, [pc, #240]	; (8006f9c <HAL_RCC_OscConfig+0x4c4>)
 8006eac:	69db      	ldr	r3, [r3, #28]
 8006eae:	4a3b      	ldr	r2, [pc, #236]	; (8006f9c <HAL_RCC_OscConfig+0x4c4>)
 8006eb0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006eb4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	69db      	ldr	r3, [r3, #28]
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	f000 8087 	beq.w	8006fce <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006ec0:	4b36      	ldr	r3, [pc, #216]	; (8006f9c <HAL_RCC_OscConfig+0x4c4>)
 8006ec2:	685b      	ldr	r3, [r3, #4]
 8006ec4:	f003 030c 	and.w	r3, r3, #12
 8006ec8:	2b08      	cmp	r3, #8
 8006eca:	d061      	beq.n	8006f90 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	69db      	ldr	r3, [r3, #28]
 8006ed0:	2b02      	cmp	r3, #2
 8006ed2:	d146      	bne.n	8006f62 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006ed4:	4b33      	ldr	r3, [pc, #204]	; (8006fa4 <HAL_RCC_OscConfig+0x4cc>)
 8006ed6:	2200      	movs	r2, #0
 8006ed8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006eda:	f7fd f8d9 	bl	8004090 <HAL_GetTick>
 8006ede:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006ee0:	e008      	b.n	8006ef4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006ee2:	f7fd f8d5 	bl	8004090 <HAL_GetTick>
 8006ee6:	4602      	mov	r2, r0
 8006ee8:	693b      	ldr	r3, [r7, #16]
 8006eea:	1ad3      	subs	r3, r2, r3
 8006eec:	2b02      	cmp	r3, #2
 8006eee:	d901      	bls.n	8006ef4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8006ef0:	2303      	movs	r3, #3
 8006ef2:	e06d      	b.n	8006fd0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006ef4:	4b29      	ldr	r3, [pc, #164]	; (8006f9c <HAL_RCC_OscConfig+0x4c4>)
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d1f0      	bne.n	8006ee2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	6a1b      	ldr	r3, [r3, #32]
 8006f04:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006f08:	d108      	bne.n	8006f1c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8006f0a:	4b24      	ldr	r3, [pc, #144]	; (8006f9c <HAL_RCC_OscConfig+0x4c4>)
 8006f0c:	685b      	ldr	r3, [r3, #4]
 8006f0e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	689b      	ldr	r3, [r3, #8]
 8006f16:	4921      	ldr	r1, [pc, #132]	; (8006f9c <HAL_RCC_OscConfig+0x4c4>)
 8006f18:	4313      	orrs	r3, r2
 8006f1a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006f1c:	4b1f      	ldr	r3, [pc, #124]	; (8006f9c <HAL_RCC_OscConfig+0x4c4>)
 8006f1e:	685b      	ldr	r3, [r3, #4]
 8006f20:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	6a19      	ldr	r1, [r3, #32]
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f2c:	430b      	orrs	r3, r1
 8006f2e:	491b      	ldr	r1, [pc, #108]	; (8006f9c <HAL_RCC_OscConfig+0x4c4>)
 8006f30:	4313      	orrs	r3, r2
 8006f32:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006f34:	4b1b      	ldr	r3, [pc, #108]	; (8006fa4 <HAL_RCC_OscConfig+0x4cc>)
 8006f36:	2201      	movs	r2, #1
 8006f38:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006f3a:	f7fd f8a9 	bl	8004090 <HAL_GetTick>
 8006f3e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006f40:	e008      	b.n	8006f54 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006f42:	f7fd f8a5 	bl	8004090 <HAL_GetTick>
 8006f46:	4602      	mov	r2, r0
 8006f48:	693b      	ldr	r3, [r7, #16]
 8006f4a:	1ad3      	subs	r3, r2, r3
 8006f4c:	2b02      	cmp	r3, #2
 8006f4e:	d901      	bls.n	8006f54 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8006f50:	2303      	movs	r3, #3
 8006f52:	e03d      	b.n	8006fd0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006f54:	4b11      	ldr	r3, [pc, #68]	; (8006f9c <HAL_RCC_OscConfig+0x4c4>)
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d0f0      	beq.n	8006f42 <HAL_RCC_OscConfig+0x46a>
 8006f60:	e035      	b.n	8006fce <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006f62:	4b10      	ldr	r3, [pc, #64]	; (8006fa4 <HAL_RCC_OscConfig+0x4cc>)
 8006f64:	2200      	movs	r2, #0
 8006f66:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006f68:	f7fd f892 	bl	8004090 <HAL_GetTick>
 8006f6c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006f6e:	e008      	b.n	8006f82 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006f70:	f7fd f88e 	bl	8004090 <HAL_GetTick>
 8006f74:	4602      	mov	r2, r0
 8006f76:	693b      	ldr	r3, [r7, #16]
 8006f78:	1ad3      	subs	r3, r2, r3
 8006f7a:	2b02      	cmp	r3, #2
 8006f7c:	d901      	bls.n	8006f82 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8006f7e:	2303      	movs	r3, #3
 8006f80:	e026      	b.n	8006fd0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006f82:	4b06      	ldr	r3, [pc, #24]	; (8006f9c <HAL_RCC_OscConfig+0x4c4>)
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d1f0      	bne.n	8006f70 <HAL_RCC_OscConfig+0x498>
 8006f8e:	e01e      	b.n	8006fce <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	69db      	ldr	r3, [r3, #28]
 8006f94:	2b01      	cmp	r3, #1
 8006f96:	d107      	bne.n	8006fa8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8006f98:	2301      	movs	r3, #1
 8006f9a:	e019      	b.n	8006fd0 <HAL_RCC_OscConfig+0x4f8>
 8006f9c:	40021000 	.word	0x40021000
 8006fa0:	40007000 	.word	0x40007000
 8006fa4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8006fa8:	4b0b      	ldr	r3, [pc, #44]	; (8006fd8 <HAL_RCC_OscConfig+0x500>)
 8006faa:	685b      	ldr	r3, [r3, #4]
 8006fac:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	6a1b      	ldr	r3, [r3, #32]
 8006fb8:	429a      	cmp	r2, r3
 8006fba:	d106      	bne.n	8006fca <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006fc6:	429a      	cmp	r2, r3
 8006fc8:	d001      	beq.n	8006fce <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8006fca:	2301      	movs	r3, #1
 8006fcc:	e000      	b.n	8006fd0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8006fce:	2300      	movs	r3, #0
}
 8006fd0:	4618      	mov	r0, r3
 8006fd2:	3718      	adds	r7, #24
 8006fd4:	46bd      	mov	sp, r7
 8006fd6:	bd80      	pop	{r7, pc}
 8006fd8:	40021000 	.word	0x40021000

08006fdc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006fdc:	b580      	push	{r7, lr}
 8006fde:	b084      	sub	sp, #16
 8006fe0:	af00      	add	r7, sp, #0
 8006fe2:	6078      	str	r0, [r7, #4]
 8006fe4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d101      	bne.n	8006ff0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006fec:	2301      	movs	r3, #1
 8006fee:	e0d0      	b.n	8007192 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006ff0:	4b6a      	ldr	r3, [pc, #424]	; (800719c <HAL_RCC_ClockConfig+0x1c0>)
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	f003 0307 	and.w	r3, r3, #7
 8006ff8:	683a      	ldr	r2, [r7, #0]
 8006ffa:	429a      	cmp	r2, r3
 8006ffc:	d910      	bls.n	8007020 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006ffe:	4b67      	ldr	r3, [pc, #412]	; (800719c <HAL_RCC_ClockConfig+0x1c0>)
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	f023 0207 	bic.w	r2, r3, #7
 8007006:	4965      	ldr	r1, [pc, #404]	; (800719c <HAL_RCC_ClockConfig+0x1c0>)
 8007008:	683b      	ldr	r3, [r7, #0]
 800700a:	4313      	orrs	r3, r2
 800700c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800700e:	4b63      	ldr	r3, [pc, #396]	; (800719c <HAL_RCC_ClockConfig+0x1c0>)
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	f003 0307 	and.w	r3, r3, #7
 8007016:	683a      	ldr	r2, [r7, #0]
 8007018:	429a      	cmp	r2, r3
 800701a:	d001      	beq.n	8007020 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800701c:	2301      	movs	r3, #1
 800701e:	e0b8      	b.n	8007192 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	f003 0302 	and.w	r3, r3, #2
 8007028:	2b00      	cmp	r3, #0
 800702a:	d020      	beq.n	800706e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	f003 0304 	and.w	r3, r3, #4
 8007034:	2b00      	cmp	r3, #0
 8007036:	d005      	beq.n	8007044 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007038:	4b59      	ldr	r3, [pc, #356]	; (80071a0 <HAL_RCC_ClockConfig+0x1c4>)
 800703a:	685b      	ldr	r3, [r3, #4]
 800703c:	4a58      	ldr	r2, [pc, #352]	; (80071a0 <HAL_RCC_ClockConfig+0x1c4>)
 800703e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8007042:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	f003 0308 	and.w	r3, r3, #8
 800704c:	2b00      	cmp	r3, #0
 800704e:	d005      	beq.n	800705c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007050:	4b53      	ldr	r3, [pc, #332]	; (80071a0 <HAL_RCC_ClockConfig+0x1c4>)
 8007052:	685b      	ldr	r3, [r3, #4]
 8007054:	4a52      	ldr	r2, [pc, #328]	; (80071a0 <HAL_RCC_ClockConfig+0x1c4>)
 8007056:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800705a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800705c:	4b50      	ldr	r3, [pc, #320]	; (80071a0 <HAL_RCC_ClockConfig+0x1c4>)
 800705e:	685b      	ldr	r3, [r3, #4]
 8007060:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	689b      	ldr	r3, [r3, #8]
 8007068:	494d      	ldr	r1, [pc, #308]	; (80071a0 <HAL_RCC_ClockConfig+0x1c4>)
 800706a:	4313      	orrs	r3, r2
 800706c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	f003 0301 	and.w	r3, r3, #1
 8007076:	2b00      	cmp	r3, #0
 8007078:	d040      	beq.n	80070fc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	685b      	ldr	r3, [r3, #4]
 800707e:	2b01      	cmp	r3, #1
 8007080:	d107      	bne.n	8007092 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007082:	4b47      	ldr	r3, [pc, #284]	; (80071a0 <HAL_RCC_ClockConfig+0x1c4>)
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800708a:	2b00      	cmp	r3, #0
 800708c:	d115      	bne.n	80070ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800708e:	2301      	movs	r3, #1
 8007090:	e07f      	b.n	8007192 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	685b      	ldr	r3, [r3, #4]
 8007096:	2b02      	cmp	r3, #2
 8007098:	d107      	bne.n	80070aa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800709a:	4b41      	ldr	r3, [pc, #260]	; (80071a0 <HAL_RCC_ClockConfig+0x1c4>)
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d109      	bne.n	80070ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80070a6:	2301      	movs	r3, #1
 80070a8:	e073      	b.n	8007192 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80070aa:	4b3d      	ldr	r3, [pc, #244]	; (80071a0 <HAL_RCC_ClockConfig+0x1c4>)
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	f003 0302 	and.w	r3, r3, #2
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d101      	bne.n	80070ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80070b6:	2301      	movs	r3, #1
 80070b8:	e06b      	b.n	8007192 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80070ba:	4b39      	ldr	r3, [pc, #228]	; (80071a0 <HAL_RCC_ClockConfig+0x1c4>)
 80070bc:	685b      	ldr	r3, [r3, #4]
 80070be:	f023 0203 	bic.w	r2, r3, #3
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	685b      	ldr	r3, [r3, #4]
 80070c6:	4936      	ldr	r1, [pc, #216]	; (80071a0 <HAL_RCC_ClockConfig+0x1c4>)
 80070c8:	4313      	orrs	r3, r2
 80070ca:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80070cc:	f7fc ffe0 	bl	8004090 <HAL_GetTick>
 80070d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80070d2:	e00a      	b.n	80070ea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80070d4:	f7fc ffdc 	bl	8004090 <HAL_GetTick>
 80070d8:	4602      	mov	r2, r0
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	1ad3      	subs	r3, r2, r3
 80070de:	f241 3288 	movw	r2, #5000	; 0x1388
 80070e2:	4293      	cmp	r3, r2
 80070e4:	d901      	bls.n	80070ea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80070e6:	2303      	movs	r3, #3
 80070e8:	e053      	b.n	8007192 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80070ea:	4b2d      	ldr	r3, [pc, #180]	; (80071a0 <HAL_RCC_ClockConfig+0x1c4>)
 80070ec:	685b      	ldr	r3, [r3, #4]
 80070ee:	f003 020c 	and.w	r2, r3, #12
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	685b      	ldr	r3, [r3, #4]
 80070f6:	009b      	lsls	r3, r3, #2
 80070f8:	429a      	cmp	r2, r3
 80070fa:	d1eb      	bne.n	80070d4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80070fc:	4b27      	ldr	r3, [pc, #156]	; (800719c <HAL_RCC_ClockConfig+0x1c0>)
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	f003 0307 	and.w	r3, r3, #7
 8007104:	683a      	ldr	r2, [r7, #0]
 8007106:	429a      	cmp	r2, r3
 8007108:	d210      	bcs.n	800712c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800710a:	4b24      	ldr	r3, [pc, #144]	; (800719c <HAL_RCC_ClockConfig+0x1c0>)
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	f023 0207 	bic.w	r2, r3, #7
 8007112:	4922      	ldr	r1, [pc, #136]	; (800719c <HAL_RCC_ClockConfig+0x1c0>)
 8007114:	683b      	ldr	r3, [r7, #0]
 8007116:	4313      	orrs	r3, r2
 8007118:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800711a:	4b20      	ldr	r3, [pc, #128]	; (800719c <HAL_RCC_ClockConfig+0x1c0>)
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	f003 0307 	and.w	r3, r3, #7
 8007122:	683a      	ldr	r2, [r7, #0]
 8007124:	429a      	cmp	r2, r3
 8007126:	d001      	beq.n	800712c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8007128:	2301      	movs	r3, #1
 800712a:	e032      	b.n	8007192 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	f003 0304 	and.w	r3, r3, #4
 8007134:	2b00      	cmp	r3, #0
 8007136:	d008      	beq.n	800714a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007138:	4b19      	ldr	r3, [pc, #100]	; (80071a0 <HAL_RCC_ClockConfig+0x1c4>)
 800713a:	685b      	ldr	r3, [r3, #4]
 800713c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	68db      	ldr	r3, [r3, #12]
 8007144:	4916      	ldr	r1, [pc, #88]	; (80071a0 <HAL_RCC_ClockConfig+0x1c4>)
 8007146:	4313      	orrs	r3, r2
 8007148:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	f003 0308 	and.w	r3, r3, #8
 8007152:	2b00      	cmp	r3, #0
 8007154:	d009      	beq.n	800716a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8007156:	4b12      	ldr	r3, [pc, #72]	; (80071a0 <HAL_RCC_ClockConfig+0x1c4>)
 8007158:	685b      	ldr	r3, [r3, #4]
 800715a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	691b      	ldr	r3, [r3, #16]
 8007162:	00db      	lsls	r3, r3, #3
 8007164:	490e      	ldr	r1, [pc, #56]	; (80071a0 <HAL_RCC_ClockConfig+0x1c4>)
 8007166:	4313      	orrs	r3, r2
 8007168:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800716a:	f000 f821 	bl	80071b0 <HAL_RCC_GetSysClockFreq>
 800716e:	4602      	mov	r2, r0
 8007170:	4b0b      	ldr	r3, [pc, #44]	; (80071a0 <HAL_RCC_ClockConfig+0x1c4>)
 8007172:	685b      	ldr	r3, [r3, #4]
 8007174:	091b      	lsrs	r3, r3, #4
 8007176:	f003 030f 	and.w	r3, r3, #15
 800717a:	490a      	ldr	r1, [pc, #40]	; (80071a4 <HAL_RCC_ClockConfig+0x1c8>)
 800717c:	5ccb      	ldrb	r3, [r1, r3]
 800717e:	fa22 f303 	lsr.w	r3, r2, r3
 8007182:	4a09      	ldr	r2, [pc, #36]	; (80071a8 <HAL_RCC_ClockConfig+0x1cc>)
 8007184:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8007186:	4b09      	ldr	r3, [pc, #36]	; (80071ac <HAL_RCC_ClockConfig+0x1d0>)
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	4618      	mov	r0, r3
 800718c:	f7fc ff3e 	bl	800400c <HAL_InitTick>

  return HAL_OK;
 8007190:	2300      	movs	r3, #0
}
 8007192:	4618      	mov	r0, r3
 8007194:	3710      	adds	r7, #16
 8007196:	46bd      	mov	sp, r7
 8007198:	bd80      	pop	{r7, pc}
 800719a:	bf00      	nop
 800719c:	40022000 	.word	0x40022000
 80071a0:	40021000 	.word	0x40021000
 80071a4:	08011ddc 	.word	0x08011ddc
 80071a8:	20000000 	.word	0x20000000
 80071ac:	20000038 	.word	0x20000038

080071b0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80071b0:	b490      	push	{r4, r7}
 80071b2:	b08a      	sub	sp, #40	; 0x28
 80071b4:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80071b6:	4b29      	ldr	r3, [pc, #164]	; (800725c <HAL_RCC_GetSysClockFreq+0xac>)
 80071b8:	1d3c      	adds	r4, r7, #4
 80071ba:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80071bc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80071c0:	f240 2301 	movw	r3, #513	; 0x201
 80071c4:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80071c6:	2300      	movs	r3, #0
 80071c8:	61fb      	str	r3, [r7, #28]
 80071ca:	2300      	movs	r3, #0
 80071cc:	61bb      	str	r3, [r7, #24]
 80071ce:	2300      	movs	r3, #0
 80071d0:	627b      	str	r3, [r7, #36]	; 0x24
 80071d2:	2300      	movs	r3, #0
 80071d4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80071d6:	2300      	movs	r3, #0
 80071d8:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80071da:	4b21      	ldr	r3, [pc, #132]	; (8007260 <HAL_RCC_GetSysClockFreq+0xb0>)
 80071dc:	685b      	ldr	r3, [r3, #4]
 80071de:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80071e0:	69fb      	ldr	r3, [r7, #28]
 80071e2:	f003 030c 	and.w	r3, r3, #12
 80071e6:	2b04      	cmp	r3, #4
 80071e8:	d002      	beq.n	80071f0 <HAL_RCC_GetSysClockFreq+0x40>
 80071ea:	2b08      	cmp	r3, #8
 80071ec:	d003      	beq.n	80071f6 <HAL_RCC_GetSysClockFreq+0x46>
 80071ee:	e02b      	b.n	8007248 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80071f0:	4b1c      	ldr	r3, [pc, #112]	; (8007264 <HAL_RCC_GetSysClockFreq+0xb4>)
 80071f2:	623b      	str	r3, [r7, #32]
      break;
 80071f4:	e02b      	b.n	800724e <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80071f6:	69fb      	ldr	r3, [r7, #28]
 80071f8:	0c9b      	lsrs	r3, r3, #18
 80071fa:	f003 030f 	and.w	r3, r3, #15
 80071fe:	3328      	adds	r3, #40	; 0x28
 8007200:	443b      	add	r3, r7
 8007202:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8007206:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8007208:	69fb      	ldr	r3, [r7, #28]
 800720a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800720e:	2b00      	cmp	r3, #0
 8007210:	d012      	beq.n	8007238 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8007212:	4b13      	ldr	r3, [pc, #76]	; (8007260 <HAL_RCC_GetSysClockFreq+0xb0>)
 8007214:	685b      	ldr	r3, [r3, #4]
 8007216:	0c5b      	lsrs	r3, r3, #17
 8007218:	f003 0301 	and.w	r3, r3, #1
 800721c:	3328      	adds	r3, #40	; 0x28
 800721e:	443b      	add	r3, r7
 8007220:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8007224:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8007226:	697b      	ldr	r3, [r7, #20]
 8007228:	4a0e      	ldr	r2, [pc, #56]	; (8007264 <HAL_RCC_GetSysClockFreq+0xb4>)
 800722a:	fb03 f202 	mul.w	r2, r3, r2
 800722e:	69bb      	ldr	r3, [r7, #24]
 8007230:	fbb2 f3f3 	udiv	r3, r2, r3
 8007234:	627b      	str	r3, [r7, #36]	; 0x24
 8007236:	e004      	b.n	8007242 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8007238:	697b      	ldr	r3, [r7, #20]
 800723a:	4a0b      	ldr	r2, [pc, #44]	; (8007268 <HAL_RCC_GetSysClockFreq+0xb8>)
 800723c:	fb02 f303 	mul.w	r3, r2, r3
 8007240:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8007242:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007244:	623b      	str	r3, [r7, #32]
      break;
 8007246:	e002      	b.n	800724e <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8007248:	4b06      	ldr	r3, [pc, #24]	; (8007264 <HAL_RCC_GetSysClockFreq+0xb4>)
 800724a:	623b      	str	r3, [r7, #32]
      break;
 800724c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800724e:	6a3b      	ldr	r3, [r7, #32]
}
 8007250:	4618      	mov	r0, r3
 8007252:	3728      	adds	r7, #40	; 0x28
 8007254:	46bd      	mov	sp, r7
 8007256:	bc90      	pop	{r4, r7}
 8007258:	4770      	bx	lr
 800725a:	bf00      	nop
 800725c:	080117a0 	.word	0x080117a0
 8007260:	40021000 	.word	0x40021000
 8007264:	007a1200 	.word	0x007a1200
 8007268:	003d0900 	.word	0x003d0900

0800726c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800726c:	b480      	push	{r7}
 800726e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007270:	4b02      	ldr	r3, [pc, #8]	; (800727c <HAL_RCC_GetHCLKFreq+0x10>)
 8007272:	681b      	ldr	r3, [r3, #0]
}
 8007274:	4618      	mov	r0, r3
 8007276:	46bd      	mov	sp, r7
 8007278:	bc80      	pop	{r7}
 800727a:	4770      	bx	lr
 800727c:	20000000 	.word	0x20000000

08007280 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007280:	b580      	push	{r7, lr}
 8007282:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007284:	f7ff fff2 	bl	800726c <HAL_RCC_GetHCLKFreq>
 8007288:	4602      	mov	r2, r0
 800728a:	4b05      	ldr	r3, [pc, #20]	; (80072a0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800728c:	685b      	ldr	r3, [r3, #4]
 800728e:	0a1b      	lsrs	r3, r3, #8
 8007290:	f003 0307 	and.w	r3, r3, #7
 8007294:	4903      	ldr	r1, [pc, #12]	; (80072a4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007296:	5ccb      	ldrb	r3, [r1, r3]
 8007298:	fa22 f303 	lsr.w	r3, r2, r3
}
 800729c:	4618      	mov	r0, r3
 800729e:	bd80      	pop	{r7, pc}
 80072a0:	40021000 	.word	0x40021000
 80072a4:	08011dec 	.word	0x08011dec

080072a8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80072a8:	b480      	push	{r7}
 80072aa:	b085      	sub	sp, #20
 80072ac:	af00      	add	r7, sp, #0
 80072ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80072b0:	4b0a      	ldr	r3, [pc, #40]	; (80072dc <RCC_Delay+0x34>)
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	4a0a      	ldr	r2, [pc, #40]	; (80072e0 <RCC_Delay+0x38>)
 80072b6:	fba2 2303 	umull	r2, r3, r2, r3
 80072ba:	0a5b      	lsrs	r3, r3, #9
 80072bc:	687a      	ldr	r2, [r7, #4]
 80072be:	fb02 f303 	mul.w	r3, r2, r3
 80072c2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80072c4:	bf00      	nop
  }
  while (Delay --);
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	1e5a      	subs	r2, r3, #1
 80072ca:	60fa      	str	r2, [r7, #12]
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d1f9      	bne.n	80072c4 <RCC_Delay+0x1c>
}
 80072d0:	bf00      	nop
 80072d2:	bf00      	nop
 80072d4:	3714      	adds	r7, #20
 80072d6:	46bd      	mov	sp, r7
 80072d8:	bc80      	pop	{r7}
 80072da:	4770      	bx	lr
 80072dc:	20000000 	.word	0x20000000
 80072e0:	10624dd3 	.word	0x10624dd3

080072e4 <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FSMC_NORSRAM_TimingTypeDef *Timing,
                                FSMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 80072e4:	b580      	push	{r7, lr}
 80072e6:	b084      	sub	sp, #16
 80072e8:	af00      	add	r7, sp, #0
 80072ea:	60f8      	str	r0, [r7, #12]
 80072ec:	60b9      	str	r1, [r7, #8]
 80072ee:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if ((hsram == NULL) || (hsram->Init.BurstAccessMode == FSMC_BURST_ACCESS_MODE_ENABLE))
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d004      	beq.n	8007300 <HAL_SRAM_Init+0x1c>
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	699b      	ldr	r3, [r3, #24]
 80072fa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80072fe:	d101      	bne.n	8007304 <HAL_SRAM_Init+0x20>
  {
    return HAL_ERROR;
 8007300:	2301      	movs	r3, #1
 8007302:	e038      	b.n	8007376 <HAL_SRAM_Init+0x92>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800730a:	b2db      	uxtb	r3, r3
 800730c:	2b00      	cmp	r3, #0
 800730e:	d106      	bne.n	800731e <HAL_SRAM_Init+0x3a>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	2200      	movs	r2, #0
 8007314:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8007318:	68f8      	ldr	r0, [r7, #12]
 800731a:	f7fb feef 	bl	80030fc <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FSMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	681a      	ldr	r2, [r3, #0]
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	3308      	adds	r3, #8
 8007326:	4619      	mov	r1, r3
 8007328:	4610      	mov	r0, r2
 800732a:	f001 fae3 	bl	80088f4 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FSMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	6818      	ldr	r0, [r3, #0]
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	689b      	ldr	r3, [r3, #8]
 8007336:	461a      	mov	r2, r3
 8007338:	68b9      	ldr	r1, [r7, #8]
 800733a:	f001 fb45 	bl	80089c8 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FSMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	6858      	ldr	r0, [r3, #4]
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	689a      	ldr	r2, [r3, #8]
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800734a:	6879      	ldr	r1, [r7, #4]
 800734c:	f001 fb70 	bl	8008a30 <FSMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FSMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	68fa      	ldr	r2, [r7, #12]
 8007356:	6892      	ldr	r2, [r2, #8]
 8007358:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	68fa      	ldr	r2, [r7, #12]
 8007362:	6892      	ldr	r2, [r2, #8]
 8007364:	f041 0101 	orr.w	r1, r1, #1
 8007368:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	2201      	movs	r2, #1
 8007370:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8007374:	2300      	movs	r3, #0
}
 8007376:	4618      	mov	r0, r3
 8007378:	3710      	adds	r7, #16
 800737a:	46bd      	mov	sp, r7
 800737c:	bd80      	pop	{r7, pc}

0800737e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800737e:	b580      	push	{r7, lr}
 8007380:	b082      	sub	sp, #8
 8007382:	af00      	add	r7, sp, #0
 8007384:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	2b00      	cmp	r3, #0
 800738a:	d101      	bne.n	8007390 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800738c:	2301      	movs	r3, #1
 800738e:	e041      	b.n	8007414 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007396:	b2db      	uxtb	r3, r3
 8007398:	2b00      	cmp	r3, #0
 800739a:	d106      	bne.n	80073aa <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	2200      	movs	r2, #0
 80073a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80073a4:	6878      	ldr	r0, [r7, #4]
 80073a6:	f7fb fd69 	bl	8002e7c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	2202      	movs	r2, #2
 80073ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	681a      	ldr	r2, [r3, #0]
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	3304      	adds	r3, #4
 80073ba:	4619      	mov	r1, r3
 80073bc:	4610      	mov	r0, r2
 80073be:	f000 fee9 	bl	8008194 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	2201      	movs	r2, #1
 80073c6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	2201      	movs	r2, #1
 80073ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	2201      	movs	r2, #1
 80073d6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	2201      	movs	r2, #1
 80073de:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	2201      	movs	r2, #1
 80073e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	2201      	movs	r2, #1
 80073ee:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	2201      	movs	r2, #1
 80073f6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	2201      	movs	r2, #1
 80073fe:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	2201      	movs	r2, #1
 8007406:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	2201      	movs	r2, #1
 800740e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007412:	2300      	movs	r3, #0
}
 8007414:	4618      	mov	r0, r3
 8007416:	3708      	adds	r7, #8
 8007418:	46bd      	mov	sp, r7
 800741a:	bd80      	pop	{r7, pc}

0800741c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800741c:	b480      	push	{r7}
 800741e:	b085      	sub	sp, #20
 8007420:	af00      	add	r7, sp, #0
 8007422:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800742a:	b2db      	uxtb	r3, r3
 800742c:	2b01      	cmp	r3, #1
 800742e:	d001      	beq.n	8007434 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007430:	2301      	movs	r3, #1
 8007432:	e044      	b.n	80074be <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	2202      	movs	r2, #2
 8007438:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	68da      	ldr	r2, [r3, #12]
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	f042 0201 	orr.w	r2, r2, #1
 800744a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	4a1d      	ldr	r2, [pc, #116]	; (80074c8 <HAL_TIM_Base_Start_IT+0xac>)
 8007452:	4293      	cmp	r3, r2
 8007454:	d018      	beq.n	8007488 <HAL_TIM_Base_Start_IT+0x6c>
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	4a1c      	ldr	r2, [pc, #112]	; (80074cc <HAL_TIM_Base_Start_IT+0xb0>)
 800745c:	4293      	cmp	r3, r2
 800745e:	d013      	beq.n	8007488 <HAL_TIM_Base_Start_IT+0x6c>
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007468:	d00e      	beq.n	8007488 <HAL_TIM_Base_Start_IT+0x6c>
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	4a18      	ldr	r2, [pc, #96]	; (80074d0 <HAL_TIM_Base_Start_IT+0xb4>)
 8007470:	4293      	cmp	r3, r2
 8007472:	d009      	beq.n	8007488 <HAL_TIM_Base_Start_IT+0x6c>
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	4a16      	ldr	r2, [pc, #88]	; (80074d4 <HAL_TIM_Base_Start_IT+0xb8>)
 800747a:	4293      	cmp	r3, r2
 800747c:	d004      	beq.n	8007488 <HAL_TIM_Base_Start_IT+0x6c>
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	4a15      	ldr	r2, [pc, #84]	; (80074d8 <HAL_TIM_Base_Start_IT+0xbc>)
 8007484:	4293      	cmp	r3, r2
 8007486:	d111      	bne.n	80074ac <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	689b      	ldr	r3, [r3, #8]
 800748e:	f003 0307 	and.w	r3, r3, #7
 8007492:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	2b06      	cmp	r3, #6
 8007498:	d010      	beq.n	80074bc <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	681a      	ldr	r2, [r3, #0]
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	f042 0201 	orr.w	r2, r2, #1
 80074a8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80074aa:	e007      	b.n	80074bc <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	681a      	ldr	r2, [r3, #0]
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	f042 0201 	orr.w	r2, r2, #1
 80074ba:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80074bc:	2300      	movs	r3, #0
}
 80074be:	4618      	mov	r0, r3
 80074c0:	3714      	adds	r7, #20
 80074c2:	46bd      	mov	sp, r7
 80074c4:	bc80      	pop	{r7}
 80074c6:	4770      	bx	lr
 80074c8:	40012c00 	.word	0x40012c00
 80074cc:	40013400 	.word	0x40013400
 80074d0:	40000400 	.word	0x40000400
 80074d4:	40000800 	.word	0x40000800
 80074d8:	40000c00 	.word	0x40000c00

080074dc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80074dc:	b580      	push	{r7, lr}
 80074de:	b082      	sub	sp, #8
 80074e0:	af00      	add	r7, sp, #0
 80074e2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d101      	bne.n	80074ee <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80074ea:	2301      	movs	r3, #1
 80074ec:	e041      	b.n	8007572 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80074f4:	b2db      	uxtb	r3, r3
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d106      	bne.n	8007508 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	2200      	movs	r2, #0
 80074fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007502:	6878      	ldr	r0, [r7, #4]
 8007504:	f000 f839 	bl	800757a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	2202      	movs	r2, #2
 800750c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	681a      	ldr	r2, [r3, #0]
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	3304      	adds	r3, #4
 8007518:	4619      	mov	r1, r3
 800751a:	4610      	mov	r0, r2
 800751c:	f000 fe3a 	bl	8008194 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	2201      	movs	r2, #1
 8007524:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	2201      	movs	r2, #1
 800752c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	2201      	movs	r2, #1
 8007534:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	2201      	movs	r2, #1
 800753c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	2201      	movs	r2, #1
 8007544:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	2201      	movs	r2, #1
 800754c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	2201      	movs	r2, #1
 8007554:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	2201      	movs	r2, #1
 800755c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	2201      	movs	r2, #1
 8007564:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	2201      	movs	r2, #1
 800756c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007570:	2300      	movs	r3, #0
}
 8007572:	4618      	mov	r0, r3
 8007574:	3708      	adds	r7, #8
 8007576:	46bd      	mov	sp, r7
 8007578:	bd80      	pop	{r7, pc}

0800757a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800757a:	b480      	push	{r7}
 800757c:	b083      	sub	sp, #12
 800757e:	af00      	add	r7, sp, #0
 8007580:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007582:	bf00      	nop
 8007584:	370c      	adds	r7, #12
 8007586:	46bd      	mov	sp, r7
 8007588:	bc80      	pop	{r7}
 800758a:	4770      	bx	lr

0800758c <HAL_TIM_PWM_Start_DMA>:
  * @param  pData The source Buffer address.
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 800758c:	b580      	push	{r7, lr}
 800758e:	b086      	sub	sp, #24
 8007590:	af00      	add	r7, sp, #0
 8007592:	60f8      	str	r0, [r7, #12]
 8007594:	60b9      	str	r1, [r7, #8]
 8007596:	607a      	str	r2, [r7, #4]
 8007598:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 800759a:	68bb      	ldr	r3, [r7, #8]
 800759c:	2b00      	cmp	r3, #0
 800759e:	d109      	bne.n	80075b4 <HAL_TIM_PWM_Start_DMA+0x28>
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80075a6:	b2db      	uxtb	r3, r3
 80075a8:	2b02      	cmp	r3, #2
 80075aa:	bf0c      	ite	eq
 80075ac:	2301      	moveq	r3, #1
 80075ae:	2300      	movne	r3, #0
 80075b0:	b2db      	uxtb	r3, r3
 80075b2:	e022      	b.n	80075fa <HAL_TIM_PWM_Start_DMA+0x6e>
 80075b4:	68bb      	ldr	r3, [r7, #8]
 80075b6:	2b04      	cmp	r3, #4
 80075b8:	d109      	bne.n	80075ce <HAL_TIM_PWM_Start_DMA+0x42>
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80075c0:	b2db      	uxtb	r3, r3
 80075c2:	2b02      	cmp	r3, #2
 80075c4:	bf0c      	ite	eq
 80075c6:	2301      	moveq	r3, #1
 80075c8:	2300      	movne	r3, #0
 80075ca:	b2db      	uxtb	r3, r3
 80075cc:	e015      	b.n	80075fa <HAL_TIM_PWM_Start_DMA+0x6e>
 80075ce:	68bb      	ldr	r3, [r7, #8]
 80075d0:	2b08      	cmp	r3, #8
 80075d2:	d109      	bne.n	80075e8 <HAL_TIM_PWM_Start_DMA+0x5c>
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80075da:	b2db      	uxtb	r3, r3
 80075dc:	2b02      	cmp	r3, #2
 80075de:	bf0c      	ite	eq
 80075e0:	2301      	moveq	r3, #1
 80075e2:	2300      	movne	r3, #0
 80075e4:	b2db      	uxtb	r3, r3
 80075e6:	e008      	b.n	80075fa <HAL_TIM_PWM_Start_DMA+0x6e>
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80075ee:	b2db      	uxtb	r3, r3
 80075f0:	2b02      	cmp	r3, #2
 80075f2:	bf0c      	ite	eq
 80075f4:	2301      	moveq	r3, #1
 80075f6:	2300      	movne	r3, #0
 80075f8:	b2db      	uxtb	r3, r3
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d001      	beq.n	8007602 <HAL_TIM_PWM_Start_DMA+0x76>
  {
    return HAL_BUSY;
 80075fe:	2302      	movs	r3, #2
 8007600:	e162      	b.n	80078c8 <HAL_TIM_PWM_Start_DMA+0x33c>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8007602:	68bb      	ldr	r3, [r7, #8]
 8007604:	2b00      	cmp	r3, #0
 8007606:	d109      	bne.n	800761c <HAL_TIM_PWM_Start_DMA+0x90>
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800760e:	b2db      	uxtb	r3, r3
 8007610:	2b01      	cmp	r3, #1
 8007612:	bf0c      	ite	eq
 8007614:	2301      	moveq	r3, #1
 8007616:	2300      	movne	r3, #0
 8007618:	b2db      	uxtb	r3, r3
 800761a:	e022      	b.n	8007662 <HAL_TIM_PWM_Start_DMA+0xd6>
 800761c:	68bb      	ldr	r3, [r7, #8]
 800761e:	2b04      	cmp	r3, #4
 8007620:	d109      	bne.n	8007636 <HAL_TIM_PWM_Start_DMA+0xaa>
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007628:	b2db      	uxtb	r3, r3
 800762a:	2b01      	cmp	r3, #1
 800762c:	bf0c      	ite	eq
 800762e:	2301      	moveq	r3, #1
 8007630:	2300      	movne	r3, #0
 8007632:	b2db      	uxtb	r3, r3
 8007634:	e015      	b.n	8007662 <HAL_TIM_PWM_Start_DMA+0xd6>
 8007636:	68bb      	ldr	r3, [r7, #8]
 8007638:	2b08      	cmp	r3, #8
 800763a:	d109      	bne.n	8007650 <HAL_TIM_PWM_Start_DMA+0xc4>
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007642:	b2db      	uxtb	r3, r3
 8007644:	2b01      	cmp	r3, #1
 8007646:	bf0c      	ite	eq
 8007648:	2301      	moveq	r3, #1
 800764a:	2300      	movne	r3, #0
 800764c:	b2db      	uxtb	r3, r3
 800764e:	e008      	b.n	8007662 <HAL_TIM_PWM_Start_DMA+0xd6>
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007656:	b2db      	uxtb	r3, r3
 8007658:	2b01      	cmp	r3, #1
 800765a:	bf0c      	ite	eq
 800765c:	2301      	moveq	r3, #1
 800765e:	2300      	movne	r3, #0
 8007660:	b2db      	uxtb	r3, r3
 8007662:	2b00      	cmp	r3, #0
 8007664:	d024      	beq.n	80076b0 <HAL_TIM_PWM_Start_DMA+0x124>
  {
    if ((pData == NULL) && (Length > 0U))
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	2b00      	cmp	r3, #0
 800766a:	d104      	bne.n	8007676 <HAL_TIM_PWM_Start_DMA+0xea>
 800766c:	887b      	ldrh	r3, [r7, #2]
 800766e:	2b00      	cmp	r3, #0
 8007670:	d001      	beq.n	8007676 <HAL_TIM_PWM_Start_DMA+0xea>
    {
      return HAL_ERROR;
 8007672:	2301      	movs	r3, #1
 8007674:	e128      	b.n	80078c8 <HAL_TIM_PWM_Start_DMA+0x33c>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007676:	68bb      	ldr	r3, [r7, #8]
 8007678:	2b00      	cmp	r3, #0
 800767a:	d104      	bne.n	8007686 <HAL_TIM_PWM_Start_DMA+0xfa>
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	2202      	movs	r2, #2
 8007680:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007684:	e016      	b.n	80076b4 <HAL_TIM_PWM_Start_DMA+0x128>
 8007686:	68bb      	ldr	r3, [r7, #8]
 8007688:	2b04      	cmp	r3, #4
 800768a:	d104      	bne.n	8007696 <HAL_TIM_PWM_Start_DMA+0x10a>
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	2202      	movs	r2, #2
 8007690:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007694:	e00e      	b.n	80076b4 <HAL_TIM_PWM_Start_DMA+0x128>
 8007696:	68bb      	ldr	r3, [r7, #8]
 8007698:	2b08      	cmp	r3, #8
 800769a:	d104      	bne.n	80076a6 <HAL_TIM_PWM_Start_DMA+0x11a>
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	2202      	movs	r2, #2
 80076a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80076a4:	e006      	b.n	80076b4 <HAL_TIM_PWM_Start_DMA+0x128>
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	2202      	movs	r2, #2
 80076aa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80076ae:	e001      	b.n	80076b4 <HAL_TIM_PWM_Start_DMA+0x128>
    }
  }
  else
  {
    return HAL_ERROR;
 80076b0:	2301      	movs	r3, #1
 80076b2:	e109      	b.n	80078c8 <HAL_TIM_PWM_Start_DMA+0x33c>
  }

  switch (Channel)
 80076b4:	68bb      	ldr	r3, [r7, #8]
 80076b6:	2b0c      	cmp	r3, #12
 80076b8:	f200 80ae 	bhi.w	8007818 <HAL_TIM_PWM_Start_DMA+0x28c>
 80076bc:	a201      	add	r2, pc, #4	; (adr r2, 80076c4 <HAL_TIM_PWM_Start_DMA+0x138>)
 80076be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076c2:	bf00      	nop
 80076c4:	080076f9 	.word	0x080076f9
 80076c8:	08007819 	.word	0x08007819
 80076cc:	08007819 	.word	0x08007819
 80076d0:	08007819 	.word	0x08007819
 80076d4:	08007741 	.word	0x08007741
 80076d8:	08007819 	.word	0x08007819
 80076dc:	08007819 	.word	0x08007819
 80076e0:	08007819 	.word	0x08007819
 80076e4:	08007789 	.word	0x08007789
 80076e8:	08007819 	.word	0x08007819
 80076ec:	08007819 	.word	0x08007819
 80076f0:	08007819 	.word	0x08007819
 80076f4:	080077d1 	.word	0x080077d1
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076fc:	4a74      	ldr	r2, [pc, #464]	; (80078d0 <HAL_TIM_PWM_Start_DMA+0x344>)
 80076fe:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007704:	4a73      	ldr	r2, [pc, #460]	; (80078d4 <HAL_TIM_PWM_Start_DMA+0x348>)
 8007706:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800770c:	4a72      	ldr	r2, [pc, #456]	; (80078d8 <HAL_TIM_PWM_Start_DMA+0x34c>)
 800770e:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8007714:	6879      	ldr	r1, [r7, #4]
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	3334      	adds	r3, #52	; 0x34
 800771c:	461a      	mov	r2, r3
 800771e:	887b      	ldrh	r3, [r7, #2]
 8007720:	f7fc fe68 	bl	80043f4 <HAL_DMA_Start_IT>
 8007724:	4603      	mov	r3, r0
 8007726:	2b00      	cmp	r3, #0
 8007728:	d001      	beq.n	800772e <HAL_TIM_PWM_Start_DMA+0x1a2>
                         Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800772a:	2301      	movs	r3, #1
 800772c:	e0cc      	b.n	80078c8 <HAL_TIM_PWM_Start_DMA+0x33c>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	68da      	ldr	r2, [r3, #12]
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800773c:	60da      	str	r2, [r3, #12]
      break;
 800773e:	e06c      	b.n	800781a <HAL_TIM_PWM_Start_DMA+0x28e>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007744:	4a62      	ldr	r2, [pc, #392]	; (80078d0 <HAL_TIM_PWM_Start_DMA+0x344>)
 8007746:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800774c:	4a61      	ldr	r2, [pc, #388]	; (80078d4 <HAL_TIM_PWM_Start_DMA+0x348>)
 800774e:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007754:	4a60      	ldr	r2, [pc, #384]	; (80078d8 <HAL_TIM_PWM_Start_DMA+0x34c>)
 8007756:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	6a98      	ldr	r0, [r3, #40]	; 0x28
 800775c:	6879      	ldr	r1, [r7, #4]
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	3338      	adds	r3, #56	; 0x38
 8007764:	461a      	mov	r2, r3
 8007766:	887b      	ldrh	r3, [r7, #2]
 8007768:	f7fc fe44 	bl	80043f4 <HAL_DMA_Start_IT>
 800776c:	4603      	mov	r3, r0
 800776e:	2b00      	cmp	r3, #0
 8007770:	d001      	beq.n	8007776 <HAL_TIM_PWM_Start_DMA+0x1ea>
                         Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8007772:	2301      	movs	r3, #1
 8007774:	e0a8      	b.n	80078c8 <HAL_TIM_PWM_Start_DMA+0x33c>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	68da      	ldr	r2, [r3, #12]
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007784:	60da      	str	r2, [r3, #12]
      break;
 8007786:	e048      	b.n	800781a <HAL_TIM_PWM_Start_DMA+0x28e>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800778c:	4a50      	ldr	r2, [pc, #320]	; (80078d0 <HAL_TIM_PWM_Start_DMA+0x344>)
 800778e:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007794:	4a4f      	ldr	r2, [pc, #316]	; (80078d4 <HAL_TIM_PWM_Start_DMA+0x348>)
 8007796:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800779c:	4a4e      	ldr	r2, [pc, #312]	; (80078d8 <HAL_TIM_PWM_Start_DMA+0x34c>)
 800779e:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 80077a4:	6879      	ldr	r1, [r7, #4]
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	333c      	adds	r3, #60	; 0x3c
 80077ac:	461a      	mov	r2, r3
 80077ae:	887b      	ldrh	r3, [r7, #2]
 80077b0:	f7fc fe20 	bl	80043f4 <HAL_DMA_Start_IT>
 80077b4:	4603      	mov	r3, r0
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d001      	beq.n	80077be <HAL_TIM_PWM_Start_DMA+0x232>
                         Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80077ba:	2301      	movs	r3, #1
 80077bc:	e084      	b.n	80078c8 <HAL_TIM_PWM_Start_DMA+0x33c>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	68da      	ldr	r2, [r3, #12]
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80077cc:	60da      	str	r2, [r3, #12]
      break;
 80077ce:	e024      	b.n	800781a <HAL_TIM_PWM_Start_DMA+0x28e>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077d4:	4a3e      	ldr	r2, [pc, #248]	; (80078d0 <HAL_TIM_PWM_Start_DMA+0x344>)
 80077d6:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077dc:	4a3d      	ldr	r2, [pc, #244]	; (80078d4 <HAL_TIM_PWM_Start_DMA+0x348>)
 80077de:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077e4:	4a3c      	ldr	r2, [pc, #240]	; (80078d8 <HAL_TIM_PWM_Start_DMA+0x34c>)
 80077e6:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80077ec:	6879      	ldr	r1, [r7, #4]
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	3340      	adds	r3, #64	; 0x40
 80077f4:	461a      	mov	r2, r3
 80077f6:	887b      	ldrh	r3, [r7, #2]
 80077f8:	f7fc fdfc 	bl	80043f4 <HAL_DMA_Start_IT>
 80077fc:	4603      	mov	r3, r0
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d001      	beq.n	8007806 <HAL_TIM_PWM_Start_DMA+0x27a>
                         Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8007802:	2301      	movs	r3, #1
 8007804:	e060      	b.n	80078c8 <HAL_TIM_PWM_Start_DMA+0x33c>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	68da      	ldr	r2, [r3, #12]
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007814:	60da      	str	r2, [r3, #12]
      break;
 8007816:	e000      	b.n	800781a <HAL_TIM_PWM_Start_DMA+0x28e>
    }

    default:
      break;
 8007818:	bf00      	nop
  }

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	2201      	movs	r2, #1
 8007820:	68b9      	ldr	r1, [r7, #8]
 8007822:	4618      	mov	r0, r3
 8007824:	f000 ff72 	bl	800870c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	4a2b      	ldr	r2, [pc, #172]	; (80078dc <HAL_TIM_PWM_Start_DMA+0x350>)
 800782e:	4293      	cmp	r3, r2
 8007830:	d004      	beq.n	800783c <HAL_TIM_PWM_Start_DMA+0x2b0>
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	4a2a      	ldr	r2, [pc, #168]	; (80078e0 <HAL_TIM_PWM_Start_DMA+0x354>)
 8007838:	4293      	cmp	r3, r2
 800783a:	d101      	bne.n	8007840 <HAL_TIM_PWM_Start_DMA+0x2b4>
 800783c:	2301      	movs	r3, #1
 800783e:	e000      	b.n	8007842 <HAL_TIM_PWM_Start_DMA+0x2b6>
 8007840:	2300      	movs	r3, #0
 8007842:	2b00      	cmp	r3, #0
 8007844:	d007      	beq.n	8007856 <HAL_TIM_PWM_Start_DMA+0x2ca>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007854:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	4a20      	ldr	r2, [pc, #128]	; (80078dc <HAL_TIM_PWM_Start_DMA+0x350>)
 800785c:	4293      	cmp	r3, r2
 800785e:	d018      	beq.n	8007892 <HAL_TIM_PWM_Start_DMA+0x306>
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	4a1e      	ldr	r2, [pc, #120]	; (80078e0 <HAL_TIM_PWM_Start_DMA+0x354>)
 8007866:	4293      	cmp	r3, r2
 8007868:	d013      	beq.n	8007892 <HAL_TIM_PWM_Start_DMA+0x306>
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007872:	d00e      	beq.n	8007892 <HAL_TIM_PWM_Start_DMA+0x306>
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	4a1a      	ldr	r2, [pc, #104]	; (80078e4 <HAL_TIM_PWM_Start_DMA+0x358>)
 800787a:	4293      	cmp	r3, r2
 800787c:	d009      	beq.n	8007892 <HAL_TIM_PWM_Start_DMA+0x306>
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	4a19      	ldr	r2, [pc, #100]	; (80078e8 <HAL_TIM_PWM_Start_DMA+0x35c>)
 8007884:	4293      	cmp	r3, r2
 8007886:	d004      	beq.n	8007892 <HAL_TIM_PWM_Start_DMA+0x306>
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	4a17      	ldr	r2, [pc, #92]	; (80078ec <HAL_TIM_PWM_Start_DMA+0x360>)
 800788e:	4293      	cmp	r3, r2
 8007890:	d111      	bne.n	80078b6 <HAL_TIM_PWM_Start_DMA+0x32a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	689b      	ldr	r3, [r3, #8]
 8007898:	f003 0307 	and.w	r3, r3, #7
 800789c:	617b      	str	r3, [r7, #20]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800789e:	697b      	ldr	r3, [r7, #20]
 80078a0:	2b06      	cmp	r3, #6
 80078a2:	d010      	beq.n	80078c6 <HAL_TIM_PWM_Start_DMA+0x33a>
    {
      __HAL_TIM_ENABLE(htim);
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	681a      	ldr	r2, [r3, #0]
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	f042 0201 	orr.w	r2, r2, #1
 80078b2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80078b4:	e007      	b.n	80078c6 <HAL_TIM_PWM_Start_DMA+0x33a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	681a      	ldr	r2, [r3, #0]
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	f042 0201 	orr.w	r2, r2, #1
 80078c4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80078c6:	2300      	movs	r3, #0
}
 80078c8:	4618      	mov	r0, r3
 80078ca:	3718      	adds	r7, #24
 80078cc:	46bd      	mov	sp, r7
 80078ce:	bd80      	pop	{r7, pc}
 80078d0:	08008085 	.word	0x08008085
 80078d4:	0800812d 	.word	0x0800812d
 80078d8:	08007ff3 	.word	0x08007ff3
 80078dc:	40012c00 	.word	0x40012c00
 80078e0:	40013400 	.word	0x40013400
 80078e4:	40000400 	.word	0x40000400
 80078e8:	40000800 	.word	0x40000800
 80078ec:	40000c00 	.word	0x40000c00

080078f0 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80078f0:	b580      	push	{r7, lr}
 80078f2:	b082      	sub	sp, #8
 80078f4:	af00      	add	r7, sp, #0
 80078f6:	6078      	str	r0, [r7, #4]
 80078f8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 80078fa:	683b      	ldr	r3, [r7, #0]
 80078fc:	2b0c      	cmp	r3, #12
 80078fe:	d855      	bhi.n	80079ac <HAL_TIM_PWM_Stop_DMA+0xbc>
 8007900:	a201      	add	r2, pc, #4	; (adr r2, 8007908 <HAL_TIM_PWM_Stop_DMA+0x18>)
 8007902:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007906:	bf00      	nop
 8007908:	0800793d 	.word	0x0800793d
 800790c:	080079ad 	.word	0x080079ad
 8007910:	080079ad 	.word	0x080079ad
 8007914:	080079ad 	.word	0x080079ad
 8007918:	08007959 	.word	0x08007959
 800791c:	080079ad 	.word	0x080079ad
 8007920:	080079ad 	.word	0x080079ad
 8007924:	080079ad 	.word	0x080079ad
 8007928:	08007975 	.word	0x08007975
 800792c:	080079ad 	.word	0x080079ad
 8007930:	080079ad 	.word	0x080079ad
 8007934:	080079ad 	.word	0x080079ad
 8007938:	08007991 	.word	0x08007991
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	68da      	ldr	r2, [r3, #12]
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800794a:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007950:	4618      	mov	r0, r3
 8007952:	f7fc fdaf 	bl	80044b4 <HAL_DMA_Abort_IT>
      break;
 8007956:	e02a      	b.n	80079ae <HAL_TIM_PWM_Stop_DMA+0xbe>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	68da      	ldr	r2, [r3, #12]
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007966:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800796c:	4618      	mov	r0, r3
 800796e:	f7fc fda1 	bl	80044b4 <HAL_DMA_Abort_IT>
      break;
 8007972:	e01c      	b.n	80079ae <HAL_TIM_PWM_Stop_DMA+0xbe>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	68da      	ldr	r2, [r3, #12]
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007982:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007988:	4618      	mov	r0, r3
 800798a:	f7fc fd93 	bl	80044b4 <HAL_DMA_Abort_IT>
      break;
 800798e:	e00e      	b.n	80079ae <HAL_TIM_PWM_Stop_DMA+0xbe>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	68da      	ldr	r2, [r3, #12]
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800799e:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80079a4:	4618      	mov	r0, r3
 80079a6:	f7fc fd85 	bl	80044b4 <HAL_DMA_Abort_IT>
      break;
 80079aa:	e000      	b.n	80079ae <HAL_TIM_PWM_Stop_DMA+0xbe>
    }

    default:
      break;
 80079ac:	bf00      	nop
  }

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	2200      	movs	r2, #0
 80079b4:	6839      	ldr	r1, [r7, #0]
 80079b6:	4618      	mov	r0, r3
 80079b8:	f000 fea8 	bl	800870c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	4a2e      	ldr	r2, [pc, #184]	; (8007a7c <HAL_TIM_PWM_Stop_DMA+0x18c>)
 80079c2:	4293      	cmp	r3, r2
 80079c4:	d004      	beq.n	80079d0 <HAL_TIM_PWM_Stop_DMA+0xe0>
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	4a2d      	ldr	r2, [pc, #180]	; (8007a80 <HAL_TIM_PWM_Stop_DMA+0x190>)
 80079cc:	4293      	cmp	r3, r2
 80079ce:	d101      	bne.n	80079d4 <HAL_TIM_PWM_Stop_DMA+0xe4>
 80079d0:	2301      	movs	r3, #1
 80079d2:	e000      	b.n	80079d6 <HAL_TIM_PWM_Stop_DMA+0xe6>
 80079d4:	2300      	movs	r3, #0
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d017      	beq.n	8007a0a <HAL_TIM_PWM_Stop_DMA+0x11a>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	6a1a      	ldr	r2, [r3, #32]
 80079e0:	f241 1311 	movw	r3, #4369	; 0x1111
 80079e4:	4013      	ands	r3, r2
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	d10f      	bne.n	8007a0a <HAL_TIM_PWM_Stop_DMA+0x11a>
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	6a1a      	ldr	r2, [r3, #32]
 80079f0:	f240 4344 	movw	r3, #1092	; 0x444
 80079f4:	4013      	ands	r3, r2
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d107      	bne.n	8007a0a <HAL_TIM_PWM_Stop_DMA+0x11a>
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007a08:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	6a1a      	ldr	r2, [r3, #32]
 8007a10:	f241 1311 	movw	r3, #4369	; 0x1111
 8007a14:	4013      	ands	r3, r2
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d10f      	bne.n	8007a3a <HAL_TIM_PWM_Stop_DMA+0x14a>
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	6a1a      	ldr	r2, [r3, #32]
 8007a20:	f240 4344 	movw	r3, #1092	; 0x444
 8007a24:	4013      	ands	r3, r2
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d107      	bne.n	8007a3a <HAL_TIM_PWM_Stop_DMA+0x14a>
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	681a      	ldr	r2, [r3, #0]
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	f022 0201 	bic.w	r2, r2, #1
 8007a38:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8007a3a:	683b      	ldr	r3, [r7, #0]
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	d104      	bne.n	8007a4a <HAL_TIM_PWM_Stop_DMA+0x15a>
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	2201      	movs	r2, #1
 8007a44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007a48:	e013      	b.n	8007a72 <HAL_TIM_PWM_Stop_DMA+0x182>
 8007a4a:	683b      	ldr	r3, [r7, #0]
 8007a4c:	2b04      	cmp	r3, #4
 8007a4e:	d104      	bne.n	8007a5a <HAL_TIM_PWM_Stop_DMA+0x16a>
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	2201      	movs	r2, #1
 8007a54:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007a58:	e00b      	b.n	8007a72 <HAL_TIM_PWM_Stop_DMA+0x182>
 8007a5a:	683b      	ldr	r3, [r7, #0]
 8007a5c:	2b08      	cmp	r3, #8
 8007a5e:	d104      	bne.n	8007a6a <HAL_TIM_PWM_Stop_DMA+0x17a>
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	2201      	movs	r2, #1
 8007a64:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007a68:	e003      	b.n	8007a72 <HAL_TIM_PWM_Stop_DMA+0x182>
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	2201      	movs	r2, #1
 8007a6e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 8007a72:	2300      	movs	r3, #0
}
 8007a74:	4618      	mov	r0, r3
 8007a76:	3708      	adds	r7, #8
 8007a78:	46bd      	mov	sp, r7
 8007a7a:	bd80      	pop	{r7, pc}
 8007a7c:	40012c00 	.word	0x40012c00
 8007a80:	40013400 	.word	0x40013400

08007a84 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007a84:	b580      	push	{r7, lr}
 8007a86:	b082      	sub	sp, #8
 8007a88:	af00      	add	r7, sp, #0
 8007a8a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	691b      	ldr	r3, [r3, #16]
 8007a92:	f003 0302 	and.w	r3, r3, #2
 8007a96:	2b02      	cmp	r3, #2
 8007a98:	d122      	bne.n	8007ae0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	68db      	ldr	r3, [r3, #12]
 8007aa0:	f003 0302 	and.w	r3, r3, #2
 8007aa4:	2b02      	cmp	r3, #2
 8007aa6:	d11b      	bne.n	8007ae0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	f06f 0202 	mvn.w	r2, #2
 8007ab0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	2201      	movs	r2, #1
 8007ab6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	699b      	ldr	r3, [r3, #24]
 8007abe:	f003 0303 	and.w	r3, r3, #3
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	d003      	beq.n	8007ace <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007ac6:	6878      	ldr	r0, [r7, #4]
 8007ac8:	f000 fa6f 	bl	8007faa <HAL_TIM_IC_CaptureCallback>
 8007acc:	e005      	b.n	8007ada <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007ace:	6878      	ldr	r0, [r7, #4]
 8007ad0:	f000 fa62 	bl	8007f98 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007ad4:	6878      	ldr	r0, [r7, #4]
 8007ad6:	f7fa f8f9 	bl	8001ccc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	2200      	movs	r2, #0
 8007ade:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	691b      	ldr	r3, [r3, #16]
 8007ae6:	f003 0304 	and.w	r3, r3, #4
 8007aea:	2b04      	cmp	r3, #4
 8007aec:	d122      	bne.n	8007b34 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	68db      	ldr	r3, [r3, #12]
 8007af4:	f003 0304 	and.w	r3, r3, #4
 8007af8:	2b04      	cmp	r3, #4
 8007afa:	d11b      	bne.n	8007b34 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	f06f 0204 	mvn.w	r2, #4
 8007b04:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	2202      	movs	r2, #2
 8007b0a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	699b      	ldr	r3, [r3, #24]
 8007b12:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d003      	beq.n	8007b22 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007b1a:	6878      	ldr	r0, [r7, #4]
 8007b1c:	f000 fa45 	bl	8007faa <HAL_TIM_IC_CaptureCallback>
 8007b20:	e005      	b.n	8007b2e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007b22:	6878      	ldr	r0, [r7, #4]
 8007b24:	f000 fa38 	bl	8007f98 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007b28:	6878      	ldr	r0, [r7, #4]
 8007b2a:	f7fa f8cf 	bl	8001ccc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	2200      	movs	r2, #0
 8007b32:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	691b      	ldr	r3, [r3, #16]
 8007b3a:	f003 0308 	and.w	r3, r3, #8
 8007b3e:	2b08      	cmp	r3, #8
 8007b40:	d122      	bne.n	8007b88 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	68db      	ldr	r3, [r3, #12]
 8007b48:	f003 0308 	and.w	r3, r3, #8
 8007b4c:	2b08      	cmp	r3, #8
 8007b4e:	d11b      	bne.n	8007b88 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	f06f 0208 	mvn.w	r2, #8
 8007b58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	2204      	movs	r2, #4
 8007b5e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	69db      	ldr	r3, [r3, #28]
 8007b66:	f003 0303 	and.w	r3, r3, #3
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d003      	beq.n	8007b76 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007b6e:	6878      	ldr	r0, [r7, #4]
 8007b70:	f000 fa1b 	bl	8007faa <HAL_TIM_IC_CaptureCallback>
 8007b74:	e005      	b.n	8007b82 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007b76:	6878      	ldr	r0, [r7, #4]
 8007b78:	f000 fa0e 	bl	8007f98 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007b7c:	6878      	ldr	r0, [r7, #4]
 8007b7e:	f7fa f8a5 	bl	8001ccc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	2200      	movs	r2, #0
 8007b86:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	691b      	ldr	r3, [r3, #16]
 8007b8e:	f003 0310 	and.w	r3, r3, #16
 8007b92:	2b10      	cmp	r3, #16
 8007b94:	d122      	bne.n	8007bdc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	68db      	ldr	r3, [r3, #12]
 8007b9c:	f003 0310 	and.w	r3, r3, #16
 8007ba0:	2b10      	cmp	r3, #16
 8007ba2:	d11b      	bne.n	8007bdc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	f06f 0210 	mvn.w	r2, #16
 8007bac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	2208      	movs	r2, #8
 8007bb2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	69db      	ldr	r3, [r3, #28]
 8007bba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d003      	beq.n	8007bca <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007bc2:	6878      	ldr	r0, [r7, #4]
 8007bc4:	f000 f9f1 	bl	8007faa <HAL_TIM_IC_CaptureCallback>
 8007bc8:	e005      	b.n	8007bd6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007bca:	6878      	ldr	r0, [r7, #4]
 8007bcc:	f000 f9e4 	bl	8007f98 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007bd0:	6878      	ldr	r0, [r7, #4]
 8007bd2:	f7fa f87b 	bl	8001ccc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	2200      	movs	r2, #0
 8007bda:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	691b      	ldr	r3, [r3, #16]
 8007be2:	f003 0301 	and.w	r3, r3, #1
 8007be6:	2b01      	cmp	r3, #1
 8007be8:	d10e      	bne.n	8007c08 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	68db      	ldr	r3, [r3, #12]
 8007bf0:	f003 0301 	and.w	r3, r3, #1
 8007bf4:	2b01      	cmp	r3, #1
 8007bf6:	d107      	bne.n	8007c08 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	f06f 0201 	mvn.w	r2, #1
 8007c00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007c02:	6878      	ldr	r0, [r7, #4]
 8007c04:	f7f9 fb8c 	bl	8001320 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	691b      	ldr	r3, [r3, #16]
 8007c0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007c12:	2b80      	cmp	r3, #128	; 0x80
 8007c14:	d10e      	bne.n	8007c34 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	68db      	ldr	r3, [r3, #12]
 8007c1c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007c20:	2b80      	cmp	r3, #128	; 0x80
 8007c22:	d107      	bne.n	8007c34 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007c2c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007c2e:	6878      	ldr	r0, [r7, #4]
 8007c30:	f000 fe56 	bl	80088e0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	691b      	ldr	r3, [r3, #16]
 8007c3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007c3e:	2b40      	cmp	r3, #64	; 0x40
 8007c40:	d10e      	bne.n	8007c60 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	68db      	ldr	r3, [r3, #12]
 8007c48:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007c4c:	2b40      	cmp	r3, #64	; 0x40
 8007c4e:	d107      	bne.n	8007c60 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007c58:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007c5a:	6878      	ldr	r0, [r7, #4]
 8007c5c:	f000 f9b7 	bl	8007fce <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	691b      	ldr	r3, [r3, #16]
 8007c66:	f003 0320 	and.w	r3, r3, #32
 8007c6a:	2b20      	cmp	r3, #32
 8007c6c:	d10e      	bne.n	8007c8c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	68db      	ldr	r3, [r3, #12]
 8007c74:	f003 0320 	and.w	r3, r3, #32
 8007c78:	2b20      	cmp	r3, #32
 8007c7a:	d107      	bne.n	8007c8c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	f06f 0220 	mvn.w	r2, #32
 8007c84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007c86:	6878      	ldr	r0, [r7, #4]
 8007c88:	f000 fe21 	bl	80088ce <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007c8c:	bf00      	nop
 8007c8e:	3708      	adds	r7, #8
 8007c90:	46bd      	mov	sp, r7
 8007c92:	bd80      	pop	{r7, pc}

08007c94 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007c94:	b580      	push	{r7, lr}
 8007c96:	b084      	sub	sp, #16
 8007c98:	af00      	add	r7, sp, #0
 8007c9a:	60f8      	str	r0, [r7, #12]
 8007c9c:	60b9      	str	r1, [r7, #8]
 8007c9e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007ca6:	2b01      	cmp	r3, #1
 8007ca8:	d101      	bne.n	8007cae <HAL_TIM_PWM_ConfigChannel+0x1a>
 8007caa:	2302      	movs	r3, #2
 8007cac:	e0ac      	b.n	8007e08 <HAL_TIM_PWM_ConfigChannel+0x174>
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	2201      	movs	r2, #1
 8007cb2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	2b0c      	cmp	r3, #12
 8007cba:	f200 809f 	bhi.w	8007dfc <HAL_TIM_PWM_ConfigChannel+0x168>
 8007cbe:	a201      	add	r2, pc, #4	; (adr r2, 8007cc4 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8007cc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007cc4:	08007cf9 	.word	0x08007cf9
 8007cc8:	08007dfd 	.word	0x08007dfd
 8007ccc:	08007dfd 	.word	0x08007dfd
 8007cd0:	08007dfd 	.word	0x08007dfd
 8007cd4:	08007d39 	.word	0x08007d39
 8007cd8:	08007dfd 	.word	0x08007dfd
 8007cdc:	08007dfd 	.word	0x08007dfd
 8007ce0:	08007dfd 	.word	0x08007dfd
 8007ce4:	08007d7b 	.word	0x08007d7b
 8007ce8:	08007dfd 	.word	0x08007dfd
 8007cec:	08007dfd 	.word	0x08007dfd
 8007cf0:	08007dfd 	.word	0x08007dfd
 8007cf4:	08007dbb 	.word	0x08007dbb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	68b9      	ldr	r1, [r7, #8]
 8007cfe:	4618      	mov	r0, r3
 8007d00:	f000 fac2 	bl	8008288 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	699a      	ldr	r2, [r3, #24]
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	f042 0208 	orr.w	r2, r2, #8
 8007d12:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	699a      	ldr	r2, [r3, #24]
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	f022 0204 	bic.w	r2, r2, #4
 8007d22:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	6999      	ldr	r1, [r3, #24]
 8007d2a:	68bb      	ldr	r3, [r7, #8]
 8007d2c:	691a      	ldr	r2, [r3, #16]
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	430a      	orrs	r2, r1
 8007d34:	619a      	str	r2, [r3, #24]
      break;
 8007d36:	e062      	b.n	8007dfe <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	68b9      	ldr	r1, [r7, #8]
 8007d3e:	4618      	mov	r0, r3
 8007d40:	f000 fb12 	bl	8008368 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	699a      	ldr	r2, [r3, #24]
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007d52:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	699a      	ldr	r2, [r3, #24]
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007d62:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	6999      	ldr	r1, [r3, #24]
 8007d6a:	68bb      	ldr	r3, [r7, #8]
 8007d6c:	691b      	ldr	r3, [r3, #16]
 8007d6e:	021a      	lsls	r2, r3, #8
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	430a      	orrs	r2, r1
 8007d76:	619a      	str	r2, [r3, #24]
      break;
 8007d78:	e041      	b.n	8007dfe <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	68b9      	ldr	r1, [r7, #8]
 8007d80:	4618      	mov	r0, r3
 8007d82:	f000 fb65 	bl	8008450 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	69da      	ldr	r2, [r3, #28]
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	f042 0208 	orr.w	r2, r2, #8
 8007d94:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	69da      	ldr	r2, [r3, #28]
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	f022 0204 	bic.w	r2, r2, #4
 8007da4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	69d9      	ldr	r1, [r3, #28]
 8007dac:	68bb      	ldr	r3, [r7, #8]
 8007dae:	691a      	ldr	r2, [r3, #16]
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	430a      	orrs	r2, r1
 8007db6:	61da      	str	r2, [r3, #28]
      break;
 8007db8:	e021      	b.n	8007dfe <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	68b9      	ldr	r1, [r7, #8]
 8007dc0:	4618      	mov	r0, r3
 8007dc2:	f000 fbb9 	bl	8008538 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	69da      	ldr	r2, [r3, #28]
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007dd4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007dd6:	68fb      	ldr	r3, [r7, #12]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	69da      	ldr	r2, [r3, #28]
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007de4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	69d9      	ldr	r1, [r3, #28]
 8007dec:	68bb      	ldr	r3, [r7, #8]
 8007dee:	691b      	ldr	r3, [r3, #16]
 8007df0:	021a      	lsls	r2, r3, #8
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	430a      	orrs	r2, r1
 8007df8:	61da      	str	r2, [r3, #28]
      break;
 8007dfa:	e000      	b.n	8007dfe <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8007dfc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	2200      	movs	r2, #0
 8007e02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007e06:	2300      	movs	r3, #0
}
 8007e08:	4618      	mov	r0, r3
 8007e0a:	3710      	adds	r7, #16
 8007e0c:	46bd      	mov	sp, r7
 8007e0e:	bd80      	pop	{r7, pc}

08007e10 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007e10:	b580      	push	{r7, lr}
 8007e12:	b084      	sub	sp, #16
 8007e14:	af00      	add	r7, sp, #0
 8007e16:	6078      	str	r0, [r7, #4]
 8007e18:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007e20:	2b01      	cmp	r3, #1
 8007e22:	d101      	bne.n	8007e28 <HAL_TIM_ConfigClockSource+0x18>
 8007e24:	2302      	movs	r3, #2
 8007e26:	e0b3      	b.n	8007f90 <HAL_TIM_ConfigClockSource+0x180>
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	2201      	movs	r2, #1
 8007e2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	2202      	movs	r2, #2
 8007e34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	689b      	ldr	r3, [r3, #8]
 8007e3e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8007e46:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007e4e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	68fa      	ldr	r2, [r7, #12]
 8007e56:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007e58:	683b      	ldr	r3, [r7, #0]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007e60:	d03e      	beq.n	8007ee0 <HAL_TIM_ConfigClockSource+0xd0>
 8007e62:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007e66:	f200 8087 	bhi.w	8007f78 <HAL_TIM_ConfigClockSource+0x168>
 8007e6a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007e6e:	f000 8085 	beq.w	8007f7c <HAL_TIM_ConfigClockSource+0x16c>
 8007e72:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007e76:	d87f      	bhi.n	8007f78 <HAL_TIM_ConfigClockSource+0x168>
 8007e78:	2b70      	cmp	r3, #112	; 0x70
 8007e7a:	d01a      	beq.n	8007eb2 <HAL_TIM_ConfigClockSource+0xa2>
 8007e7c:	2b70      	cmp	r3, #112	; 0x70
 8007e7e:	d87b      	bhi.n	8007f78 <HAL_TIM_ConfigClockSource+0x168>
 8007e80:	2b60      	cmp	r3, #96	; 0x60
 8007e82:	d050      	beq.n	8007f26 <HAL_TIM_ConfigClockSource+0x116>
 8007e84:	2b60      	cmp	r3, #96	; 0x60
 8007e86:	d877      	bhi.n	8007f78 <HAL_TIM_ConfigClockSource+0x168>
 8007e88:	2b50      	cmp	r3, #80	; 0x50
 8007e8a:	d03c      	beq.n	8007f06 <HAL_TIM_ConfigClockSource+0xf6>
 8007e8c:	2b50      	cmp	r3, #80	; 0x50
 8007e8e:	d873      	bhi.n	8007f78 <HAL_TIM_ConfigClockSource+0x168>
 8007e90:	2b40      	cmp	r3, #64	; 0x40
 8007e92:	d058      	beq.n	8007f46 <HAL_TIM_ConfigClockSource+0x136>
 8007e94:	2b40      	cmp	r3, #64	; 0x40
 8007e96:	d86f      	bhi.n	8007f78 <HAL_TIM_ConfigClockSource+0x168>
 8007e98:	2b30      	cmp	r3, #48	; 0x30
 8007e9a:	d064      	beq.n	8007f66 <HAL_TIM_ConfigClockSource+0x156>
 8007e9c:	2b30      	cmp	r3, #48	; 0x30
 8007e9e:	d86b      	bhi.n	8007f78 <HAL_TIM_ConfigClockSource+0x168>
 8007ea0:	2b20      	cmp	r3, #32
 8007ea2:	d060      	beq.n	8007f66 <HAL_TIM_ConfigClockSource+0x156>
 8007ea4:	2b20      	cmp	r3, #32
 8007ea6:	d867      	bhi.n	8007f78 <HAL_TIM_ConfigClockSource+0x168>
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d05c      	beq.n	8007f66 <HAL_TIM_ConfigClockSource+0x156>
 8007eac:	2b10      	cmp	r3, #16
 8007eae:	d05a      	beq.n	8007f66 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8007eb0:	e062      	b.n	8007f78 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	6818      	ldr	r0, [r3, #0]
 8007eb6:	683b      	ldr	r3, [r7, #0]
 8007eb8:	6899      	ldr	r1, [r3, #8]
 8007eba:	683b      	ldr	r3, [r7, #0]
 8007ebc:	685a      	ldr	r2, [r3, #4]
 8007ebe:	683b      	ldr	r3, [r7, #0]
 8007ec0:	68db      	ldr	r3, [r3, #12]
 8007ec2:	f000 fc04 	bl	80086ce <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	689b      	ldr	r3, [r3, #8]
 8007ecc:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007ed4:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	68fa      	ldr	r2, [r7, #12]
 8007edc:	609a      	str	r2, [r3, #8]
      break;
 8007ede:	e04e      	b.n	8007f7e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	6818      	ldr	r0, [r3, #0]
 8007ee4:	683b      	ldr	r3, [r7, #0]
 8007ee6:	6899      	ldr	r1, [r3, #8]
 8007ee8:	683b      	ldr	r3, [r7, #0]
 8007eea:	685a      	ldr	r2, [r3, #4]
 8007eec:	683b      	ldr	r3, [r7, #0]
 8007eee:	68db      	ldr	r3, [r3, #12]
 8007ef0:	f000 fbed 	bl	80086ce <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	689a      	ldr	r2, [r3, #8]
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007f02:	609a      	str	r2, [r3, #8]
      break;
 8007f04:	e03b      	b.n	8007f7e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	6818      	ldr	r0, [r3, #0]
 8007f0a:	683b      	ldr	r3, [r7, #0]
 8007f0c:	6859      	ldr	r1, [r3, #4]
 8007f0e:	683b      	ldr	r3, [r7, #0]
 8007f10:	68db      	ldr	r3, [r3, #12]
 8007f12:	461a      	mov	r2, r3
 8007f14:	f000 fb64 	bl	80085e0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	2150      	movs	r1, #80	; 0x50
 8007f1e:	4618      	mov	r0, r3
 8007f20:	f000 fbbb 	bl	800869a <TIM_ITRx_SetConfig>
      break;
 8007f24:	e02b      	b.n	8007f7e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	6818      	ldr	r0, [r3, #0]
 8007f2a:	683b      	ldr	r3, [r7, #0]
 8007f2c:	6859      	ldr	r1, [r3, #4]
 8007f2e:	683b      	ldr	r3, [r7, #0]
 8007f30:	68db      	ldr	r3, [r3, #12]
 8007f32:	461a      	mov	r2, r3
 8007f34:	f000 fb82 	bl	800863c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	2160      	movs	r1, #96	; 0x60
 8007f3e:	4618      	mov	r0, r3
 8007f40:	f000 fbab 	bl	800869a <TIM_ITRx_SetConfig>
      break;
 8007f44:	e01b      	b.n	8007f7e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	6818      	ldr	r0, [r3, #0]
 8007f4a:	683b      	ldr	r3, [r7, #0]
 8007f4c:	6859      	ldr	r1, [r3, #4]
 8007f4e:	683b      	ldr	r3, [r7, #0]
 8007f50:	68db      	ldr	r3, [r3, #12]
 8007f52:	461a      	mov	r2, r3
 8007f54:	f000 fb44 	bl	80085e0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	2140      	movs	r1, #64	; 0x40
 8007f5e:	4618      	mov	r0, r3
 8007f60:	f000 fb9b 	bl	800869a <TIM_ITRx_SetConfig>
      break;
 8007f64:	e00b      	b.n	8007f7e <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	681a      	ldr	r2, [r3, #0]
 8007f6a:	683b      	ldr	r3, [r7, #0]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	4619      	mov	r1, r3
 8007f70:	4610      	mov	r0, r2
 8007f72:	f000 fb92 	bl	800869a <TIM_ITRx_SetConfig>
        break;
 8007f76:	e002      	b.n	8007f7e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8007f78:	bf00      	nop
 8007f7a:	e000      	b.n	8007f7e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8007f7c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	2201      	movs	r2, #1
 8007f82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	2200      	movs	r2, #0
 8007f8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007f8e:	2300      	movs	r3, #0
}
 8007f90:	4618      	mov	r0, r3
 8007f92:	3710      	adds	r7, #16
 8007f94:	46bd      	mov	sp, r7
 8007f96:	bd80      	pop	{r7, pc}

08007f98 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007f98:	b480      	push	{r7}
 8007f9a:	b083      	sub	sp, #12
 8007f9c:	af00      	add	r7, sp, #0
 8007f9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007fa0:	bf00      	nop
 8007fa2:	370c      	adds	r7, #12
 8007fa4:	46bd      	mov	sp, r7
 8007fa6:	bc80      	pop	{r7}
 8007fa8:	4770      	bx	lr

08007faa <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007faa:	b480      	push	{r7}
 8007fac:	b083      	sub	sp, #12
 8007fae:	af00      	add	r7, sp, #0
 8007fb0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007fb2:	bf00      	nop
 8007fb4:	370c      	adds	r7, #12
 8007fb6:	46bd      	mov	sp, r7
 8007fb8:	bc80      	pop	{r7}
 8007fba:	4770      	bx	lr

08007fbc <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8007fbc:	b480      	push	{r7}
 8007fbe:	b083      	sub	sp, #12
 8007fc0:	af00      	add	r7, sp, #0
 8007fc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8007fc4:	bf00      	nop
 8007fc6:	370c      	adds	r7, #12
 8007fc8:	46bd      	mov	sp, r7
 8007fca:	bc80      	pop	{r7}
 8007fcc:	4770      	bx	lr

08007fce <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007fce:	b480      	push	{r7}
 8007fd0:	b083      	sub	sp, #12
 8007fd2:	af00      	add	r7, sp, #0
 8007fd4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007fd6:	bf00      	nop
 8007fd8:	370c      	adds	r7, #12
 8007fda:	46bd      	mov	sp, r7
 8007fdc:	bc80      	pop	{r7}
 8007fde:	4770      	bx	lr

08007fe0 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8007fe0:	b480      	push	{r7}
 8007fe2:	b083      	sub	sp, #12
 8007fe4:	af00      	add	r7, sp, #0
 8007fe6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8007fe8:	bf00      	nop
 8007fea:	370c      	adds	r7, #12
 8007fec:	46bd      	mov	sp, r7
 8007fee:	bc80      	pop	{r7}
 8007ff0:	4770      	bx	lr

08007ff2 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8007ff2:	b580      	push	{r7, lr}
 8007ff4:	b084      	sub	sp, #16
 8007ff6:	af00      	add	r7, sp, #0
 8007ff8:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ffe:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008004:	687a      	ldr	r2, [r7, #4]
 8008006:	429a      	cmp	r2, r3
 8008008:	d107      	bne.n	800801a <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	2201      	movs	r2, #1
 800800e:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	2201      	movs	r2, #1
 8008014:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008018:	e02a      	b.n	8008070 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800801e:	687a      	ldr	r2, [r7, #4]
 8008020:	429a      	cmp	r2, r3
 8008022:	d107      	bne.n	8008034 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	2202      	movs	r2, #2
 8008028:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	2201      	movs	r2, #1
 800802e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008032:	e01d      	b.n	8008070 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008038:	687a      	ldr	r2, [r7, #4]
 800803a:	429a      	cmp	r2, r3
 800803c:	d107      	bne.n	800804e <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	2204      	movs	r2, #4
 8008042:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	2201      	movs	r2, #1
 8008048:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800804c:	e010      	b.n	8008070 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008052:	687a      	ldr	r2, [r7, #4]
 8008054:	429a      	cmp	r2, r3
 8008056:	d107      	bne.n	8008068 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	2208      	movs	r2, #8
 800805c:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	2201      	movs	r2, #1
 8008062:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008066:	e003      	b.n	8008070 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	2201      	movs	r2, #1
 800806c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8008070:	68f8      	ldr	r0, [r7, #12]
 8008072:	f7ff ffb5 	bl	8007fe0 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	2200      	movs	r2, #0
 800807a:	771a      	strb	r2, [r3, #28]
}
 800807c:	bf00      	nop
 800807e:	3710      	adds	r7, #16
 8008080:	46bd      	mov	sp, r7
 8008082:	bd80      	pop	{r7, pc}

08008084 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8008084:	b580      	push	{r7, lr}
 8008086:	b084      	sub	sp, #16
 8008088:	af00      	add	r7, sp, #0
 800808a:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008090:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008096:	687a      	ldr	r2, [r7, #4]
 8008098:	429a      	cmp	r2, r3
 800809a:	d10b      	bne.n	80080b4 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	2201      	movs	r2, #1
 80080a0:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	699b      	ldr	r3, [r3, #24]
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d136      	bne.n	8008118 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	2201      	movs	r2, #1
 80080ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80080b2:	e031      	b.n	8008118 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80080b8:	687a      	ldr	r2, [r7, #4]
 80080ba:	429a      	cmp	r2, r3
 80080bc:	d10b      	bne.n	80080d6 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	2202      	movs	r2, #2
 80080c2:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	699b      	ldr	r3, [r3, #24]
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	d125      	bne.n	8008118 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	2201      	movs	r2, #1
 80080d0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80080d4:	e020      	b.n	8008118 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080da:	687a      	ldr	r2, [r7, #4]
 80080dc:	429a      	cmp	r2, r3
 80080de:	d10b      	bne.n	80080f8 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	2204      	movs	r2, #4
 80080e4:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	699b      	ldr	r3, [r3, #24]
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d114      	bne.n	8008118 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	2201      	movs	r2, #1
 80080f2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80080f6:	e00f      	b.n	8008118 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80080fc:	687a      	ldr	r2, [r7, #4]
 80080fe:	429a      	cmp	r2, r3
 8008100:	d10a      	bne.n	8008118 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	2208      	movs	r2, #8
 8008106:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	699b      	ldr	r3, [r3, #24]
 800810c:	2b00      	cmp	r3, #0
 800810e:	d103      	bne.n	8008118 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	2201      	movs	r2, #1
 8008114:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008118:	68f8      	ldr	r0, [r7, #12]
 800811a:	f7f9 fdd7 	bl	8001ccc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	2200      	movs	r2, #0
 8008122:	771a      	strb	r2, [r3, #28]
}
 8008124:	bf00      	nop
 8008126:	3710      	adds	r7, #16
 8008128:	46bd      	mov	sp, r7
 800812a:	bd80      	pop	{r7, pc}

0800812c <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 800812c:	b580      	push	{r7, lr}
 800812e:	b084      	sub	sp, #16
 8008130:	af00      	add	r7, sp, #0
 8008132:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008138:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800813e:	687a      	ldr	r2, [r7, #4]
 8008140:	429a      	cmp	r2, r3
 8008142:	d103      	bne.n	800814c <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	2201      	movs	r2, #1
 8008148:	771a      	strb	r2, [r3, #28]
 800814a:	e019      	b.n	8008180 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008150:	687a      	ldr	r2, [r7, #4]
 8008152:	429a      	cmp	r2, r3
 8008154:	d103      	bne.n	800815e <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	2202      	movs	r2, #2
 800815a:	771a      	strb	r2, [r3, #28]
 800815c:	e010      	b.n	8008180 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008162:	687a      	ldr	r2, [r7, #4]
 8008164:	429a      	cmp	r2, r3
 8008166:	d103      	bne.n	8008170 <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	2204      	movs	r2, #4
 800816c:	771a      	strb	r2, [r3, #28]
 800816e:	e007      	b.n	8008180 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008174:	687a      	ldr	r2, [r7, #4]
 8008176:	429a      	cmp	r2, r3
 8008178:	d102      	bne.n	8008180 <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	2208      	movs	r2, #8
 800817e:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8008180:	68f8      	ldr	r0, [r7, #12]
 8008182:	f7ff ff1b 	bl	8007fbc <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	2200      	movs	r2, #0
 800818a:	771a      	strb	r2, [r3, #28]
}
 800818c:	bf00      	nop
 800818e:	3710      	adds	r7, #16
 8008190:	46bd      	mov	sp, r7
 8008192:	bd80      	pop	{r7, pc}

08008194 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008194:	b480      	push	{r7}
 8008196:	b085      	sub	sp, #20
 8008198:	af00      	add	r7, sp, #0
 800819a:	6078      	str	r0, [r7, #4]
 800819c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	4a33      	ldr	r2, [pc, #204]	; (8008274 <TIM_Base_SetConfig+0xe0>)
 80081a8:	4293      	cmp	r3, r2
 80081aa:	d013      	beq.n	80081d4 <TIM_Base_SetConfig+0x40>
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	4a32      	ldr	r2, [pc, #200]	; (8008278 <TIM_Base_SetConfig+0xe4>)
 80081b0:	4293      	cmp	r3, r2
 80081b2:	d00f      	beq.n	80081d4 <TIM_Base_SetConfig+0x40>
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80081ba:	d00b      	beq.n	80081d4 <TIM_Base_SetConfig+0x40>
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	4a2f      	ldr	r2, [pc, #188]	; (800827c <TIM_Base_SetConfig+0xe8>)
 80081c0:	4293      	cmp	r3, r2
 80081c2:	d007      	beq.n	80081d4 <TIM_Base_SetConfig+0x40>
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	4a2e      	ldr	r2, [pc, #184]	; (8008280 <TIM_Base_SetConfig+0xec>)
 80081c8:	4293      	cmp	r3, r2
 80081ca:	d003      	beq.n	80081d4 <TIM_Base_SetConfig+0x40>
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	4a2d      	ldr	r2, [pc, #180]	; (8008284 <TIM_Base_SetConfig+0xf0>)
 80081d0:	4293      	cmp	r3, r2
 80081d2:	d108      	bne.n	80081e6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80081da:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80081dc:	683b      	ldr	r3, [r7, #0]
 80081de:	685b      	ldr	r3, [r3, #4]
 80081e0:	68fa      	ldr	r2, [r7, #12]
 80081e2:	4313      	orrs	r3, r2
 80081e4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	4a22      	ldr	r2, [pc, #136]	; (8008274 <TIM_Base_SetConfig+0xe0>)
 80081ea:	4293      	cmp	r3, r2
 80081ec:	d013      	beq.n	8008216 <TIM_Base_SetConfig+0x82>
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	4a21      	ldr	r2, [pc, #132]	; (8008278 <TIM_Base_SetConfig+0xe4>)
 80081f2:	4293      	cmp	r3, r2
 80081f4:	d00f      	beq.n	8008216 <TIM_Base_SetConfig+0x82>
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80081fc:	d00b      	beq.n	8008216 <TIM_Base_SetConfig+0x82>
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	4a1e      	ldr	r2, [pc, #120]	; (800827c <TIM_Base_SetConfig+0xe8>)
 8008202:	4293      	cmp	r3, r2
 8008204:	d007      	beq.n	8008216 <TIM_Base_SetConfig+0x82>
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	4a1d      	ldr	r2, [pc, #116]	; (8008280 <TIM_Base_SetConfig+0xec>)
 800820a:	4293      	cmp	r3, r2
 800820c:	d003      	beq.n	8008216 <TIM_Base_SetConfig+0x82>
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	4a1c      	ldr	r2, [pc, #112]	; (8008284 <TIM_Base_SetConfig+0xf0>)
 8008212:	4293      	cmp	r3, r2
 8008214:	d108      	bne.n	8008228 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800821c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800821e:	683b      	ldr	r3, [r7, #0]
 8008220:	68db      	ldr	r3, [r3, #12]
 8008222:	68fa      	ldr	r2, [r7, #12]
 8008224:	4313      	orrs	r3, r2
 8008226:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800822e:	683b      	ldr	r3, [r7, #0]
 8008230:	695b      	ldr	r3, [r3, #20]
 8008232:	4313      	orrs	r3, r2
 8008234:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	68fa      	ldr	r2, [r7, #12]
 800823a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800823c:	683b      	ldr	r3, [r7, #0]
 800823e:	689a      	ldr	r2, [r3, #8]
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008244:	683b      	ldr	r3, [r7, #0]
 8008246:	681a      	ldr	r2, [r3, #0]
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	4a09      	ldr	r2, [pc, #36]	; (8008274 <TIM_Base_SetConfig+0xe0>)
 8008250:	4293      	cmp	r3, r2
 8008252:	d003      	beq.n	800825c <TIM_Base_SetConfig+0xc8>
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	4a08      	ldr	r2, [pc, #32]	; (8008278 <TIM_Base_SetConfig+0xe4>)
 8008258:	4293      	cmp	r3, r2
 800825a:	d103      	bne.n	8008264 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800825c:	683b      	ldr	r3, [r7, #0]
 800825e:	691a      	ldr	r2, [r3, #16]
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	2201      	movs	r2, #1
 8008268:	615a      	str	r2, [r3, #20]
}
 800826a:	bf00      	nop
 800826c:	3714      	adds	r7, #20
 800826e:	46bd      	mov	sp, r7
 8008270:	bc80      	pop	{r7}
 8008272:	4770      	bx	lr
 8008274:	40012c00 	.word	0x40012c00
 8008278:	40013400 	.word	0x40013400
 800827c:	40000400 	.word	0x40000400
 8008280:	40000800 	.word	0x40000800
 8008284:	40000c00 	.word	0x40000c00

08008288 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008288:	b480      	push	{r7}
 800828a:	b087      	sub	sp, #28
 800828c:	af00      	add	r7, sp, #0
 800828e:	6078      	str	r0, [r7, #4]
 8008290:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	6a1b      	ldr	r3, [r3, #32]
 8008296:	f023 0201 	bic.w	r2, r3, #1
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	6a1b      	ldr	r3, [r3, #32]
 80082a2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	685b      	ldr	r3, [r3, #4]
 80082a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	699b      	ldr	r3, [r3, #24]
 80082ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80082b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	f023 0303 	bic.w	r3, r3, #3
 80082be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80082c0:	683b      	ldr	r3, [r7, #0]
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	68fa      	ldr	r2, [r7, #12]
 80082c6:	4313      	orrs	r3, r2
 80082c8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80082ca:	697b      	ldr	r3, [r7, #20]
 80082cc:	f023 0302 	bic.w	r3, r3, #2
 80082d0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80082d2:	683b      	ldr	r3, [r7, #0]
 80082d4:	689b      	ldr	r3, [r3, #8]
 80082d6:	697a      	ldr	r2, [r7, #20]
 80082d8:	4313      	orrs	r3, r2
 80082da:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	4a20      	ldr	r2, [pc, #128]	; (8008360 <TIM_OC1_SetConfig+0xd8>)
 80082e0:	4293      	cmp	r3, r2
 80082e2:	d003      	beq.n	80082ec <TIM_OC1_SetConfig+0x64>
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	4a1f      	ldr	r2, [pc, #124]	; (8008364 <TIM_OC1_SetConfig+0xdc>)
 80082e8:	4293      	cmp	r3, r2
 80082ea:	d10c      	bne.n	8008306 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80082ec:	697b      	ldr	r3, [r7, #20]
 80082ee:	f023 0308 	bic.w	r3, r3, #8
 80082f2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80082f4:	683b      	ldr	r3, [r7, #0]
 80082f6:	68db      	ldr	r3, [r3, #12]
 80082f8:	697a      	ldr	r2, [r7, #20]
 80082fa:	4313      	orrs	r3, r2
 80082fc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80082fe:	697b      	ldr	r3, [r7, #20]
 8008300:	f023 0304 	bic.w	r3, r3, #4
 8008304:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	4a15      	ldr	r2, [pc, #84]	; (8008360 <TIM_OC1_SetConfig+0xd8>)
 800830a:	4293      	cmp	r3, r2
 800830c:	d003      	beq.n	8008316 <TIM_OC1_SetConfig+0x8e>
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	4a14      	ldr	r2, [pc, #80]	; (8008364 <TIM_OC1_SetConfig+0xdc>)
 8008312:	4293      	cmp	r3, r2
 8008314:	d111      	bne.n	800833a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008316:	693b      	ldr	r3, [r7, #16]
 8008318:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800831c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800831e:	693b      	ldr	r3, [r7, #16]
 8008320:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008324:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008326:	683b      	ldr	r3, [r7, #0]
 8008328:	695b      	ldr	r3, [r3, #20]
 800832a:	693a      	ldr	r2, [r7, #16]
 800832c:	4313      	orrs	r3, r2
 800832e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008330:	683b      	ldr	r3, [r7, #0]
 8008332:	699b      	ldr	r3, [r3, #24]
 8008334:	693a      	ldr	r2, [r7, #16]
 8008336:	4313      	orrs	r3, r2
 8008338:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	693a      	ldr	r2, [r7, #16]
 800833e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	68fa      	ldr	r2, [r7, #12]
 8008344:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008346:	683b      	ldr	r3, [r7, #0]
 8008348:	685a      	ldr	r2, [r3, #4]
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	697a      	ldr	r2, [r7, #20]
 8008352:	621a      	str	r2, [r3, #32]
}
 8008354:	bf00      	nop
 8008356:	371c      	adds	r7, #28
 8008358:	46bd      	mov	sp, r7
 800835a:	bc80      	pop	{r7}
 800835c:	4770      	bx	lr
 800835e:	bf00      	nop
 8008360:	40012c00 	.word	0x40012c00
 8008364:	40013400 	.word	0x40013400

08008368 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008368:	b480      	push	{r7}
 800836a:	b087      	sub	sp, #28
 800836c:	af00      	add	r7, sp, #0
 800836e:	6078      	str	r0, [r7, #4]
 8008370:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	6a1b      	ldr	r3, [r3, #32]
 8008376:	f023 0210 	bic.w	r2, r3, #16
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	6a1b      	ldr	r3, [r3, #32]
 8008382:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	685b      	ldr	r3, [r3, #4]
 8008388:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	699b      	ldr	r3, [r3, #24]
 800838e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008396:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800839e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80083a0:	683b      	ldr	r3, [r7, #0]
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	021b      	lsls	r3, r3, #8
 80083a6:	68fa      	ldr	r2, [r7, #12]
 80083a8:	4313      	orrs	r3, r2
 80083aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80083ac:	697b      	ldr	r3, [r7, #20]
 80083ae:	f023 0320 	bic.w	r3, r3, #32
 80083b2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80083b4:	683b      	ldr	r3, [r7, #0]
 80083b6:	689b      	ldr	r3, [r3, #8]
 80083b8:	011b      	lsls	r3, r3, #4
 80083ba:	697a      	ldr	r2, [r7, #20]
 80083bc:	4313      	orrs	r3, r2
 80083be:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	4a21      	ldr	r2, [pc, #132]	; (8008448 <TIM_OC2_SetConfig+0xe0>)
 80083c4:	4293      	cmp	r3, r2
 80083c6:	d003      	beq.n	80083d0 <TIM_OC2_SetConfig+0x68>
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	4a20      	ldr	r2, [pc, #128]	; (800844c <TIM_OC2_SetConfig+0xe4>)
 80083cc:	4293      	cmp	r3, r2
 80083ce:	d10d      	bne.n	80083ec <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80083d0:	697b      	ldr	r3, [r7, #20]
 80083d2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80083d6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80083d8:	683b      	ldr	r3, [r7, #0]
 80083da:	68db      	ldr	r3, [r3, #12]
 80083dc:	011b      	lsls	r3, r3, #4
 80083de:	697a      	ldr	r2, [r7, #20]
 80083e0:	4313      	orrs	r3, r2
 80083e2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80083e4:	697b      	ldr	r3, [r7, #20]
 80083e6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80083ea:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	4a16      	ldr	r2, [pc, #88]	; (8008448 <TIM_OC2_SetConfig+0xe0>)
 80083f0:	4293      	cmp	r3, r2
 80083f2:	d003      	beq.n	80083fc <TIM_OC2_SetConfig+0x94>
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	4a15      	ldr	r2, [pc, #84]	; (800844c <TIM_OC2_SetConfig+0xe4>)
 80083f8:	4293      	cmp	r3, r2
 80083fa:	d113      	bne.n	8008424 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80083fc:	693b      	ldr	r3, [r7, #16]
 80083fe:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008402:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008404:	693b      	ldr	r3, [r7, #16]
 8008406:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800840a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800840c:	683b      	ldr	r3, [r7, #0]
 800840e:	695b      	ldr	r3, [r3, #20]
 8008410:	009b      	lsls	r3, r3, #2
 8008412:	693a      	ldr	r2, [r7, #16]
 8008414:	4313      	orrs	r3, r2
 8008416:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008418:	683b      	ldr	r3, [r7, #0]
 800841a:	699b      	ldr	r3, [r3, #24]
 800841c:	009b      	lsls	r3, r3, #2
 800841e:	693a      	ldr	r2, [r7, #16]
 8008420:	4313      	orrs	r3, r2
 8008422:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	693a      	ldr	r2, [r7, #16]
 8008428:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	68fa      	ldr	r2, [r7, #12]
 800842e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008430:	683b      	ldr	r3, [r7, #0]
 8008432:	685a      	ldr	r2, [r3, #4]
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	697a      	ldr	r2, [r7, #20]
 800843c:	621a      	str	r2, [r3, #32]
}
 800843e:	bf00      	nop
 8008440:	371c      	adds	r7, #28
 8008442:	46bd      	mov	sp, r7
 8008444:	bc80      	pop	{r7}
 8008446:	4770      	bx	lr
 8008448:	40012c00 	.word	0x40012c00
 800844c:	40013400 	.word	0x40013400

08008450 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008450:	b480      	push	{r7}
 8008452:	b087      	sub	sp, #28
 8008454:	af00      	add	r7, sp, #0
 8008456:	6078      	str	r0, [r7, #4]
 8008458:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	6a1b      	ldr	r3, [r3, #32]
 800845e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	6a1b      	ldr	r3, [r3, #32]
 800846a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	685b      	ldr	r3, [r3, #4]
 8008470:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	69db      	ldr	r3, [r3, #28]
 8008476:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800847e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	f023 0303 	bic.w	r3, r3, #3
 8008486:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008488:	683b      	ldr	r3, [r7, #0]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	68fa      	ldr	r2, [r7, #12]
 800848e:	4313      	orrs	r3, r2
 8008490:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008492:	697b      	ldr	r3, [r7, #20]
 8008494:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008498:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800849a:	683b      	ldr	r3, [r7, #0]
 800849c:	689b      	ldr	r3, [r3, #8]
 800849e:	021b      	lsls	r3, r3, #8
 80084a0:	697a      	ldr	r2, [r7, #20]
 80084a2:	4313      	orrs	r3, r2
 80084a4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	4a21      	ldr	r2, [pc, #132]	; (8008530 <TIM_OC3_SetConfig+0xe0>)
 80084aa:	4293      	cmp	r3, r2
 80084ac:	d003      	beq.n	80084b6 <TIM_OC3_SetConfig+0x66>
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	4a20      	ldr	r2, [pc, #128]	; (8008534 <TIM_OC3_SetConfig+0xe4>)
 80084b2:	4293      	cmp	r3, r2
 80084b4:	d10d      	bne.n	80084d2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80084b6:	697b      	ldr	r3, [r7, #20]
 80084b8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80084bc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80084be:	683b      	ldr	r3, [r7, #0]
 80084c0:	68db      	ldr	r3, [r3, #12]
 80084c2:	021b      	lsls	r3, r3, #8
 80084c4:	697a      	ldr	r2, [r7, #20]
 80084c6:	4313      	orrs	r3, r2
 80084c8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80084ca:	697b      	ldr	r3, [r7, #20]
 80084cc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80084d0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	4a16      	ldr	r2, [pc, #88]	; (8008530 <TIM_OC3_SetConfig+0xe0>)
 80084d6:	4293      	cmp	r3, r2
 80084d8:	d003      	beq.n	80084e2 <TIM_OC3_SetConfig+0x92>
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	4a15      	ldr	r2, [pc, #84]	; (8008534 <TIM_OC3_SetConfig+0xe4>)
 80084de:	4293      	cmp	r3, r2
 80084e0:	d113      	bne.n	800850a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80084e2:	693b      	ldr	r3, [r7, #16]
 80084e4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80084e8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80084ea:	693b      	ldr	r3, [r7, #16]
 80084ec:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80084f0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80084f2:	683b      	ldr	r3, [r7, #0]
 80084f4:	695b      	ldr	r3, [r3, #20]
 80084f6:	011b      	lsls	r3, r3, #4
 80084f8:	693a      	ldr	r2, [r7, #16]
 80084fa:	4313      	orrs	r3, r2
 80084fc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80084fe:	683b      	ldr	r3, [r7, #0]
 8008500:	699b      	ldr	r3, [r3, #24]
 8008502:	011b      	lsls	r3, r3, #4
 8008504:	693a      	ldr	r2, [r7, #16]
 8008506:	4313      	orrs	r3, r2
 8008508:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	693a      	ldr	r2, [r7, #16]
 800850e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	68fa      	ldr	r2, [r7, #12]
 8008514:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008516:	683b      	ldr	r3, [r7, #0]
 8008518:	685a      	ldr	r2, [r3, #4]
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	697a      	ldr	r2, [r7, #20]
 8008522:	621a      	str	r2, [r3, #32]
}
 8008524:	bf00      	nop
 8008526:	371c      	adds	r7, #28
 8008528:	46bd      	mov	sp, r7
 800852a:	bc80      	pop	{r7}
 800852c:	4770      	bx	lr
 800852e:	bf00      	nop
 8008530:	40012c00 	.word	0x40012c00
 8008534:	40013400 	.word	0x40013400

08008538 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008538:	b480      	push	{r7}
 800853a:	b087      	sub	sp, #28
 800853c:	af00      	add	r7, sp, #0
 800853e:	6078      	str	r0, [r7, #4]
 8008540:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	6a1b      	ldr	r3, [r3, #32]
 8008546:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	6a1b      	ldr	r3, [r3, #32]
 8008552:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	685b      	ldr	r3, [r3, #4]
 8008558:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	69db      	ldr	r3, [r3, #28]
 800855e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008560:	68fb      	ldr	r3, [r7, #12]
 8008562:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008566:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800856e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008570:	683b      	ldr	r3, [r7, #0]
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	021b      	lsls	r3, r3, #8
 8008576:	68fa      	ldr	r2, [r7, #12]
 8008578:	4313      	orrs	r3, r2
 800857a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800857c:	693b      	ldr	r3, [r7, #16]
 800857e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008582:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008584:	683b      	ldr	r3, [r7, #0]
 8008586:	689b      	ldr	r3, [r3, #8]
 8008588:	031b      	lsls	r3, r3, #12
 800858a:	693a      	ldr	r2, [r7, #16]
 800858c:	4313      	orrs	r3, r2
 800858e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	4a11      	ldr	r2, [pc, #68]	; (80085d8 <TIM_OC4_SetConfig+0xa0>)
 8008594:	4293      	cmp	r3, r2
 8008596:	d003      	beq.n	80085a0 <TIM_OC4_SetConfig+0x68>
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	4a10      	ldr	r2, [pc, #64]	; (80085dc <TIM_OC4_SetConfig+0xa4>)
 800859c:	4293      	cmp	r3, r2
 800859e:	d109      	bne.n	80085b4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80085a0:	697b      	ldr	r3, [r7, #20]
 80085a2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80085a6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80085a8:	683b      	ldr	r3, [r7, #0]
 80085aa:	695b      	ldr	r3, [r3, #20]
 80085ac:	019b      	lsls	r3, r3, #6
 80085ae:	697a      	ldr	r2, [r7, #20]
 80085b0:	4313      	orrs	r3, r2
 80085b2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	697a      	ldr	r2, [r7, #20]
 80085b8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	68fa      	ldr	r2, [r7, #12]
 80085be:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80085c0:	683b      	ldr	r3, [r7, #0]
 80085c2:	685a      	ldr	r2, [r3, #4]
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	693a      	ldr	r2, [r7, #16]
 80085cc:	621a      	str	r2, [r3, #32]
}
 80085ce:	bf00      	nop
 80085d0:	371c      	adds	r7, #28
 80085d2:	46bd      	mov	sp, r7
 80085d4:	bc80      	pop	{r7}
 80085d6:	4770      	bx	lr
 80085d8:	40012c00 	.word	0x40012c00
 80085dc:	40013400 	.word	0x40013400

080085e0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80085e0:	b480      	push	{r7}
 80085e2:	b087      	sub	sp, #28
 80085e4:	af00      	add	r7, sp, #0
 80085e6:	60f8      	str	r0, [r7, #12]
 80085e8:	60b9      	str	r1, [r7, #8]
 80085ea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	6a1b      	ldr	r3, [r3, #32]
 80085f0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	6a1b      	ldr	r3, [r3, #32]
 80085f6:	f023 0201 	bic.w	r2, r3, #1
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	699b      	ldr	r3, [r3, #24]
 8008602:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008604:	693b      	ldr	r3, [r7, #16]
 8008606:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800860a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	011b      	lsls	r3, r3, #4
 8008610:	693a      	ldr	r2, [r7, #16]
 8008612:	4313      	orrs	r3, r2
 8008614:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008616:	697b      	ldr	r3, [r7, #20]
 8008618:	f023 030a 	bic.w	r3, r3, #10
 800861c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800861e:	697a      	ldr	r2, [r7, #20]
 8008620:	68bb      	ldr	r3, [r7, #8]
 8008622:	4313      	orrs	r3, r2
 8008624:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	693a      	ldr	r2, [r7, #16]
 800862a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	697a      	ldr	r2, [r7, #20]
 8008630:	621a      	str	r2, [r3, #32]
}
 8008632:	bf00      	nop
 8008634:	371c      	adds	r7, #28
 8008636:	46bd      	mov	sp, r7
 8008638:	bc80      	pop	{r7}
 800863a:	4770      	bx	lr

0800863c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800863c:	b480      	push	{r7}
 800863e:	b087      	sub	sp, #28
 8008640:	af00      	add	r7, sp, #0
 8008642:	60f8      	str	r0, [r7, #12]
 8008644:	60b9      	str	r1, [r7, #8]
 8008646:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	6a1b      	ldr	r3, [r3, #32]
 800864c:	f023 0210 	bic.w	r2, r3, #16
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	699b      	ldr	r3, [r3, #24]
 8008658:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	6a1b      	ldr	r3, [r3, #32]
 800865e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008660:	697b      	ldr	r3, [r7, #20]
 8008662:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008666:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	031b      	lsls	r3, r3, #12
 800866c:	697a      	ldr	r2, [r7, #20]
 800866e:	4313      	orrs	r3, r2
 8008670:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008672:	693b      	ldr	r3, [r7, #16]
 8008674:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008678:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800867a:	68bb      	ldr	r3, [r7, #8]
 800867c:	011b      	lsls	r3, r3, #4
 800867e:	693a      	ldr	r2, [r7, #16]
 8008680:	4313      	orrs	r3, r2
 8008682:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	697a      	ldr	r2, [r7, #20]
 8008688:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	693a      	ldr	r2, [r7, #16]
 800868e:	621a      	str	r2, [r3, #32]
}
 8008690:	bf00      	nop
 8008692:	371c      	adds	r7, #28
 8008694:	46bd      	mov	sp, r7
 8008696:	bc80      	pop	{r7}
 8008698:	4770      	bx	lr

0800869a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800869a:	b480      	push	{r7}
 800869c:	b085      	sub	sp, #20
 800869e:	af00      	add	r7, sp, #0
 80086a0:	6078      	str	r0, [r7, #4]
 80086a2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	689b      	ldr	r3, [r3, #8]
 80086a8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80086b0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80086b2:	683a      	ldr	r2, [r7, #0]
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	4313      	orrs	r3, r2
 80086b8:	f043 0307 	orr.w	r3, r3, #7
 80086bc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	68fa      	ldr	r2, [r7, #12]
 80086c2:	609a      	str	r2, [r3, #8]
}
 80086c4:	bf00      	nop
 80086c6:	3714      	adds	r7, #20
 80086c8:	46bd      	mov	sp, r7
 80086ca:	bc80      	pop	{r7}
 80086cc:	4770      	bx	lr

080086ce <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80086ce:	b480      	push	{r7}
 80086d0:	b087      	sub	sp, #28
 80086d2:	af00      	add	r7, sp, #0
 80086d4:	60f8      	str	r0, [r7, #12]
 80086d6:	60b9      	str	r1, [r7, #8]
 80086d8:	607a      	str	r2, [r7, #4]
 80086da:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	689b      	ldr	r3, [r3, #8]
 80086e0:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80086e2:	697b      	ldr	r3, [r7, #20]
 80086e4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80086e8:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80086ea:	683b      	ldr	r3, [r7, #0]
 80086ec:	021a      	lsls	r2, r3, #8
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	431a      	orrs	r2, r3
 80086f2:	68bb      	ldr	r3, [r7, #8]
 80086f4:	4313      	orrs	r3, r2
 80086f6:	697a      	ldr	r2, [r7, #20]
 80086f8:	4313      	orrs	r3, r2
 80086fa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	697a      	ldr	r2, [r7, #20]
 8008700:	609a      	str	r2, [r3, #8]
}
 8008702:	bf00      	nop
 8008704:	371c      	adds	r7, #28
 8008706:	46bd      	mov	sp, r7
 8008708:	bc80      	pop	{r7}
 800870a:	4770      	bx	lr

0800870c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800870c:	b480      	push	{r7}
 800870e:	b087      	sub	sp, #28
 8008710:	af00      	add	r7, sp, #0
 8008712:	60f8      	str	r0, [r7, #12]
 8008714:	60b9      	str	r1, [r7, #8]
 8008716:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008718:	68bb      	ldr	r3, [r7, #8]
 800871a:	f003 031f 	and.w	r3, r3, #31
 800871e:	2201      	movs	r2, #1
 8008720:	fa02 f303 	lsl.w	r3, r2, r3
 8008724:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008726:	68fb      	ldr	r3, [r7, #12]
 8008728:	6a1a      	ldr	r2, [r3, #32]
 800872a:	697b      	ldr	r3, [r7, #20]
 800872c:	43db      	mvns	r3, r3
 800872e:	401a      	ands	r2, r3
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	6a1a      	ldr	r2, [r3, #32]
 8008738:	68bb      	ldr	r3, [r7, #8]
 800873a:	f003 031f 	and.w	r3, r3, #31
 800873e:	6879      	ldr	r1, [r7, #4]
 8008740:	fa01 f303 	lsl.w	r3, r1, r3
 8008744:	431a      	orrs	r2, r3
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	621a      	str	r2, [r3, #32]
}
 800874a:	bf00      	nop
 800874c:	371c      	adds	r7, #28
 800874e:	46bd      	mov	sp, r7
 8008750:	bc80      	pop	{r7}
 8008752:	4770      	bx	lr

08008754 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008754:	b480      	push	{r7}
 8008756:	b085      	sub	sp, #20
 8008758:	af00      	add	r7, sp, #0
 800875a:	6078      	str	r0, [r7, #4]
 800875c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008764:	2b01      	cmp	r3, #1
 8008766:	d101      	bne.n	800876c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008768:	2302      	movs	r3, #2
 800876a:	e050      	b.n	800880e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	2201      	movs	r2, #1
 8008770:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	2202      	movs	r2, #2
 8008778:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	685b      	ldr	r3, [r3, #4]
 8008782:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	689b      	ldr	r3, [r3, #8]
 800878a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008792:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008794:	683b      	ldr	r3, [r7, #0]
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	68fa      	ldr	r2, [r7, #12]
 800879a:	4313      	orrs	r3, r2
 800879c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	68fa      	ldr	r2, [r7, #12]
 80087a4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	4a1b      	ldr	r2, [pc, #108]	; (8008818 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80087ac:	4293      	cmp	r3, r2
 80087ae:	d018      	beq.n	80087e2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	4a19      	ldr	r2, [pc, #100]	; (800881c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80087b6:	4293      	cmp	r3, r2
 80087b8:	d013      	beq.n	80087e2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80087c2:	d00e      	beq.n	80087e2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	4a15      	ldr	r2, [pc, #84]	; (8008820 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80087ca:	4293      	cmp	r3, r2
 80087cc:	d009      	beq.n	80087e2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	4a14      	ldr	r2, [pc, #80]	; (8008824 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80087d4:	4293      	cmp	r3, r2
 80087d6:	d004      	beq.n	80087e2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	4a12      	ldr	r2, [pc, #72]	; (8008828 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80087de:	4293      	cmp	r3, r2
 80087e0:	d10c      	bne.n	80087fc <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80087e2:	68bb      	ldr	r3, [r7, #8]
 80087e4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80087e8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80087ea:	683b      	ldr	r3, [r7, #0]
 80087ec:	685b      	ldr	r3, [r3, #4]
 80087ee:	68ba      	ldr	r2, [r7, #8]
 80087f0:	4313      	orrs	r3, r2
 80087f2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	68ba      	ldr	r2, [r7, #8]
 80087fa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	2201      	movs	r2, #1
 8008800:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	2200      	movs	r2, #0
 8008808:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800880c:	2300      	movs	r3, #0
}
 800880e:	4618      	mov	r0, r3
 8008810:	3714      	adds	r7, #20
 8008812:	46bd      	mov	sp, r7
 8008814:	bc80      	pop	{r7}
 8008816:	4770      	bx	lr
 8008818:	40012c00 	.word	0x40012c00
 800881c:	40013400 	.word	0x40013400
 8008820:	40000400 	.word	0x40000400
 8008824:	40000800 	.word	0x40000800
 8008828:	40000c00 	.word	0x40000c00

0800882c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800882c:	b480      	push	{r7}
 800882e:	b085      	sub	sp, #20
 8008830:	af00      	add	r7, sp, #0
 8008832:	6078      	str	r0, [r7, #4]
 8008834:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8008836:	2300      	movs	r3, #0
 8008838:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008840:	2b01      	cmp	r3, #1
 8008842:	d101      	bne.n	8008848 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8008844:	2302      	movs	r3, #2
 8008846:	e03d      	b.n	80088c4 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	2201      	movs	r2, #1
 800884c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008850:	68fb      	ldr	r3, [r7, #12]
 8008852:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8008856:	683b      	ldr	r3, [r7, #0]
 8008858:	68db      	ldr	r3, [r3, #12]
 800885a:	4313      	orrs	r3, r2
 800885c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008864:	683b      	ldr	r3, [r7, #0]
 8008866:	689b      	ldr	r3, [r3, #8]
 8008868:	4313      	orrs	r3, r2
 800886a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8008872:	683b      	ldr	r3, [r7, #0]
 8008874:	685b      	ldr	r3, [r3, #4]
 8008876:	4313      	orrs	r3, r2
 8008878:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800887a:	68fb      	ldr	r3, [r7, #12]
 800887c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8008880:	683b      	ldr	r3, [r7, #0]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	4313      	orrs	r3, r2
 8008886:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800888e:	683b      	ldr	r3, [r7, #0]
 8008890:	691b      	ldr	r3, [r3, #16]
 8008892:	4313      	orrs	r3, r2
 8008894:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800889c:	683b      	ldr	r3, [r7, #0]
 800889e:	695b      	ldr	r3, [r3, #20]
 80088a0:	4313      	orrs	r3, r2
 80088a2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80088aa:	683b      	ldr	r3, [r7, #0]
 80088ac:	69db      	ldr	r3, [r3, #28]
 80088ae:	4313      	orrs	r3, r2
 80088b0:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	68fa      	ldr	r2, [r7, #12]
 80088b8:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	2200      	movs	r2, #0
 80088be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80088c2:	2300      	movs	r3, #0
}
 80088c4:	4618      	mov	r0, r3
 80088c6:	3714      	adds	r7, #20
 80088c8:	46bd      	mov	sp, r7
 80088ca:	bc80      	pop	{r7}
 80088cc:	4770      	bx	lr

080088ce <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80088ce:	b480      	push	{r7}
 80088d0:	b083      	sub	sp, #12
 80088d2:	af00      	add	r7, sp, #0
 80088d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80088d6:	bf00      	nop
 80088d8:	370c      	adds	r7, #12
 80088da:	46bd      	mov	sp, r7
 80088dc:	bc80      	pop	{r7}
 80088de:	4770      	bx	lr

080088e0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80088e0:	b480      	push	{r7}
 80088e2:	b083      	sub	sp, #12
 80088e4:	af00      	add	r7, sp, #0
 80088e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80088e8:	bf00      	nop
 80088ea:	370c      	adds	r7, #12
 80088ec:	46bd      	mov	sp, r7
 80088ee:	bc80      	pop	{r7}
 80088f0:	4770      	bx	lr
	...

080088f4 <FSMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device,
                                    FSMC_NORSRAM_InitTypeDef *Init)
{
 80088f4:	b480      	push	{r7}
 80088f6:	b087      	sub	sp, #28
 80088f8:	af00      	add	r7, sp, #0
 80088fa:	6078      	str	r0, [r7, #4]
 80088fc:	6039      	str	r1, [r7, #0]
  assert_param(IS_FSMC_ASYNWAIT(Init->AsynchronousWait));
  assert_param(IS_FSMC_WRITE_BURST(Init->WriteBurst));
  assert_param(IS_FSMC_PAGESIZE(Init->PageSize));

  /* Disable NORSRAM Device */
  __FSMC_NORSRAM_DISABLE(Device, Init->NSBank);
 80088fe:	683b      	ldr	r3, [r7, #0]
 8008900:	681a      	ldr	r2, [r3, #0]
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008908:	683a      	ldr	r2, [r7, #0]
 800890a:	6812      	ldr	r2, [r2, #0]
 800890c:	f023 0101 	bic.w	r1, r3, #1
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8008916:	683b      	ldr	r3, [r7, #0]
 8008918:	689b      	ldr	r3, [r3, #8]
 800891a:	2b08      	cmp	r3, #8
 800891c:	d102      	bne.n	8008924 <FSMC_NORSRAM_Init+0x30>
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 800891e:	2340      	movs	r3, #64	; 0x40
 8008920:	617b      	str	r3, [r7, #20]
 8008922:	e001      	b.n	8008928 <FSMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_DISABLE;
 8008924:	2300      	movs	r3, #0
 8008926:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 8008928:	683b      	ldr	r3, [r7, #0]
 800892a:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 800892c:	697b      	ldr	r3, [r7, #20]
 800892e:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 8008930:	683b      	ldr	r3, [r7, #0]
 8008932:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 8008934:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 8008936:	683b      	ldr	r3, [r7, #0]
 8008938:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 800893a:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 800893c:	683b      	ldr	r3, [r7, #0]
 800893e:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 8008940:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 8008942:	683b      	ldr	r3, [r7, #0]
 8008944:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 8008946:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 8008948:	683b      	ldr	r3, [r7, #0]
 800894a:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalPolarity      | \
 800894c:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 800894e:	683b      	ldr	r3, [r7, #0]
 8008950:	6a1b      	ldr	r3, [r3, #32]
              Init->WaitSignalActive        | \
 8008952:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 8008954:	683b      	ldr	r3, [r7, #0]
 8008956:	6a5b      	ldr	r3, [r3, #36]	; 0x24
              Init->WriteOperation          | \
 8008958:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 800895a:	683b      	ldr	r3, [r7, #0]
 800895c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
              Init->WaitSignal              | \
 800895e:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 8008960:	683b      	ldr	r3, [r7, #0]
 8008962:	6adb      	ldr	r3, [r3, #44]	; 0x2c
              Init->ExtendedMode            | \
 8008964:	431a      	orrs	r2, r3
              Init->WriteBurst);
 8008966:	683b      	ldr	r3, [r7, #0]
 8008968:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  btcr_reg = (flashaccess                   | \
 800896a:	4313      	orrs	r3, r2
 800896c:	613b      	str	r3, [r7, #16]

  btcr_reg |= Init->WrapMode;
 800896e:	683b      	ldr	r3, [r7, #0]
 8008970:	699b      	ldr	r3, [r3, #24]
 8008972:	693a      	ldr	r2, [r7, #16]
 8008974:	4313      	orrs	r3, r2
 8008976:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->PageSize;
 8008978:	683b      	ldr	r3, [r7, #0]
 800897a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800897c:	693a      	ldr	r2, [r7, #16]
 800897e:	4313      	orrs	r3, r2
 8008980:	613b      	str	r3, [r7, #16]

  mask = (FSMC_BCRx_MBKEN                |
 8008982:	4b10      	ldr	r3, [pc, #64]	; (80089c4 <FSMC_NORSRAM_Init+0xd0>)
 8008984:	60fb      	str	r3, [r7, #12]
          FSMC_BCRx_WAITEN               |
          FSMC_BCRx_EXTMOD               |
          FSMC_BCRx_ASYNCWAIT            |
          FSMC_BCRx_CBURSTRW);

  mask |= FSMC_BCRx_WRAPMOD;
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800898c:	60fb      	str	r3, [r7, #12]
  mask |= 0x00070000U; /* CPSIZE to be defined in CMSIS file */
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 8008994:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 8008996:	683b      	ldr	r3, [r7, #0]
 8008998:	681a      	ldr	r2, [r3, #0]
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	43db      	mvns	r3, r3
 80089a4:	ea02 0103 	and.w	r1, r2, r3
 80089a8:	683b      	ldr	r3, [r7, #0]
 80089aa:	681a      	ldr	r2, [r3, #0]
 80089ac:	693b      	ldr	r3, [r7, #16]
 80089ae:	4319      	orrs	r1, r3
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]


  return HAL_OK;
 80089b6:	2300      	movs	r3, #0
}
 80089b8:	4618      	mov	r0, r3
 80089ba:	371c      	adds	r7, #28
 80089bc:	46bd      	mov	sp, r7
 80089be:	bc80      	pop	{r7}
 80089c0:	4770      	bx	lr
 80089c2:	bf00      	nop
 80089c4:	0008fb7f 	.word	0x0008fb7f

080089c8 <FSMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device,
                                          FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 80089c8:	b480      	push	{r7}
 80089ca:	b085      	sub	sp, #20
 80089cc:	af00      	add	r7, sp, #0
 80089ce:	60f8      	str	r0, [r7, #12]
 80089d0:	60b9      	str	r1, [r7, #8]
 80089d2:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));

  /* Set FSMC_NORSRAM device timing parameters */
  MODIFY_REG(Device->BTCR[Bank + 1U], BTR_CLEAR_MASK, (Timing->AddressSetupTime                                  |
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	1c5a      	adds	r2, r3, #1
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80089de:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 80089e2:	68bb      	ldr	r3, [r7, #8]
 80089e4:	681a      	ldr	r2, [r3, #0]
 80089e6:	68bb      	ldr	r3, [r7, #8]
 80089e8:	685b      	ldr	r3, [r3, #4]
 80089ea:	011b      	lsls	r3, r3, #4
 80089ec:	431a      	orrs	r2, r3
 80089ee:	68bb      	ldr	r3, [r7, #8]
 80089f0:	689b      	ldr	r3, [r3, #8]
 80089f2:	021b      	lsls	r3, r3, #8
 80089f4:	431a      	orrs	r2, r3
 80089f6:	68bb      	ldr	r3, [r7, #8]
 80089f8:	68db      	ldr	r3, [r3, #12]
 80089fa:	041b      	lsls	r3, r3, #16
 80089fc:	431a      	orrs	r2, r3
 80089fe:	68bb      	ldr	r3, [r7, #8]
 8008a00:	691b      	ldr	r3, [r3, #16]
 8008a02:	3b01      	subs	r3, #1
 8008a04:	051b      	lsls	r3, r3, #20
 8008a06:	431a      	orrs	r2, r3
 8008a08:	68bb      	ldr	r3, [r7, #8]
 8008a0a:	695b      	ldr	r3, [r3, #20]
 8008a0c:	3b02      	subs	r3, #2
 8008a0e:	061b      	lsls	r3, r3, #24
 8008a10:	431a      	orrs	r2, r3
 8008a12:	68bb      	ldr	r3, [r7, #8]
 8008a14:	699b      	ldr	r3, [r3, #24]
 8008a16:	4313      	orrs	r3, r2
 8008a18:	687a      	ldr	r2, [r7, #4]
 8008a1a:	3201      	adds	r2, #1
 8008a1c:	4319      	orrs	r1, r3
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                                                       ((Timing->BusTurnAroundDuration)  << FSMC_BTRx_BUSTURN_Pos) |
                                                       (((Timing->CLKDivision) - 1U)     << FSMC_BTRx_CLKDIV_Pos)  |
                                                       (((Timing->DataLatency) - 2U)     << FSMC_BTRx_DATLAT_Pos)  |
                                                       (Timing->AccessMode)));

  return HAL_OK;
 8008a24:	2300      	movs	r3, #0
}
 8008a26:	4618      	mov	r0, r3
 8008a28:	3714      	adds	r7, #20
 8008a2a:	46bd      	mov	sp, r7
 8008a2c:	bc80      	pop	{r7}
 8008a2e:	4770      	bx	lr

08008a30 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                   FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                   uint32_t ExtendedMode)
{
 8008a30:	b480      	push	{r7}
 8008a32:	b085      	sub	sp, #20
 8008a34:	af00      	add	r7, sp, #0
 8008a36:	60f8      	str	r0, [r7, #12]
 8008a38:	60b9      	str	r1, [r7, #8]
 8008a3a:	607a      	str	r2, [r7, #4]
 8008a3c:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 8008a3e:	683b      	ldr	r3, [r7, #0]
 8008a40:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008a44:	d11d      	bne.n	8008a82 <FSMC_NORSRAM_Extended_Timing_Init+0x52>
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
#if defined(FSMC_BWTRx_BUSTURN)
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	687a      	ldr	r2, [r7, #4]
 8008a4a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8008a4e:	4b13      	ldr	r3, [pc, #76]	; (8008a9c <FSMC_NORSRAM_Extended_Timing_Init+0x6c>)
 8008a50:	4013      	ands	r3, r2
 8008a52:	68ba      	ldr	r2, [r7, #8]
 8008a54:	6811      	ldr	r1, [r2, #0]
 8008a56:	68ba      	ldr	r2, [r7, #8]
 8008a58:	6852      	ldr	r2, [r2, #4]
 8008a5a:	0112      	lsls	r2, r2, #4
 8008a5c:	4311      	orrs	r1, r2
 8008a5e:	68ba      	ldr	r2, [r7, #8]
 8008a60:	6892      	ldr	r2, [r2, #8]
 8008a62:	0212      	lsls	r2, r2, #8
 8008a64:	4311      	orrs	r1, r2
 8008a66:	68ba      	ldr	r2, [r7, #8]
 8008a68:	6992      	ldr	r2, [r2, #24]
 8008a6a:	4311      	orrs	r1, r2
 8008a6c:	68ba      	ldr	r2, [r7, #8]
 8008a6e:	68d2      	ldr	r2, [r2, #12]
 8008a70:	0412      	lsls	r2, r2, #16
 8008a72:	430a      	orrs	r2, r1
 8008a74:	ea43 0102 	orr.w	r1, r3, r2
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	687a      	ldr	r2, [r7, #4]
 8008a7c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8008a80:	e005      	b.n	8008a8e <FSMC_NORSRAM_Extended_Timing_Init+0x5e>
                                                     (((Timing->DataLatency) - 2U)     << FSMC_BWTRx_DATLAT_Pos)));
#endif /* FSMC_BWTRx_BUSTURN */
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8008a82:	68fb      	ldr	r3, [r7, #12]
 8008a84:	687a      	ldr	r2, [r7, #4]
 8008a86:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 8008a8a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 8008a8e:	2300      	movs	r3, #0
}
 8008a90:	4618      	mov	r0, r3
 8008a92:	3714      	adds	r7, #20
 8008a94:	46bd      	mov	sp, r7
 8008a96:	bc80      	pop	{r7}
 8008a98:	4770      	bx	lr
 8008a9a:	bf00      	nop
 8008a9c:	cff00000 	.word	0xcff00000

08008aa0 <VL53L1_DataInit>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L1_Error VL53L1_DataInit(VL53L1_DEV Dev)
{
 8008aa0:	b580      	push	{r7, lr}
 8008aa2:	b084      	sub	sp, #16
 8008aa4:	af00      	add	r7, sp, #0
 8008aa6:	6078      	str	r0, [r7, #4]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8008aa8:	2300      	movs	r3, #0
 8008aaa:	73fb      	strb	r3, [r7, #15]
		Status = VL53L1_WrByte(Dev, VL53L1_PAD_I2C_HV__EXTSUP_CONFIG,
				i);
	}
#endif

	if (Status == VL53L1_ERROR_NONE)
 8008aac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	d105      	bne.n	8008ac0 <VL53L1_DataInit+0x20>
		Status = VL53L1_data_init(Dev, 1);
 8008ab4:	2101      	movs	r1, #1
 8008ab6:	6878      	ldr	r0, [r7, #4]
 8008ab8:	f001 f858 	bl	8009b6c <VL53L1_data_init>
 8008abc:	4603      	mov	r3, r0
 8008abe:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L1_ERROR_NONE)
 8008ac0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	d103      	bne.n	8008ad0 <VL53L1_DataInit+0x30>
		VL53L1DevDataSet(Dev, PalState, VL53L1_STATE_WAIT_STATICINIT);
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	2201      	movs	r2, #1
 8008acc:	f883 2378 	strb.w	r2, [r3, #888]	; 0x378

	/* Enable all check */
	for (i = 0; i < VL53L1_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8008ad0:	2300      	movs	r3, #0
 8008ad2:	73bb      	strb	r3, [r7, #14]
 8008ad4:	e012      	b.n	8008afc <VL53L1_DataInit+0x5c>
		if (Status == VL53L1_ERROR_NONE)
 8008ad6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d112      	bne.n	8008b04 <VL53L1_DataInit+0x64>
			Status |= VL53L1_SetLimitCheckEnable(Dev, i, 1);
 8008ade:	7bbb      	ldrb	r3, [r7, #14]
 8008ae0:	b29b      	uxth	r3, r3
 8008ae2:	2201      	movs	r2, #1
 8008ae4:	4619      	mov	r1, r3
 8008ae6:	6878      	ldr	r0, [r7, #4]
 8008ae8:	f000 fbcf 	bl	800928a <VL53L1_SetLimitCheckEnable>
 8008aec:	4603      	mov	r3, r0
 8008aee:	461a      	mov	r2, r3
 8008af0:	7bfb      	ldrb	r3, [r7, #15]
 8008af2:	4313      	orrs	r3, r2
 8008af4:	73fb      	strb	r3, [r7, #15]
	for (i = 0; i < VL53L1_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8008af6:	7bbb      	ldrb	r3, [r7, #14]
 8008af8:	3301      	adds	r3, #1
 8008afa:	73bb      	strb	r3, [r7, #14]
 8008afc:	7bbb      	ldrb	r3, [r7, #14]
 8008afe:	2b01      	cmp	r3, #1
 8008b00:	d9e9      	bls.n	8008ad6 <VL53L1_DataInit+0x36>
 8008b02:	e000      	b.n	8008b06 <VL53L1_DataInit+0x66>
		else
			break;
 8008b04:	bf00      	nop

	}


	LOG_FUNCTION_END(Status);
	return Status;
 8008b06:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008b0a:	4618      	mov	r0, r3
 8008b0c:	3710      	adds	r7, #16
 8008b0e:	46bd      	mov	sp, r7
 8008b10:	bd80      	pop	{r7, pc}

08008b12 <VL53L1_StaticInit>:


VL53L1_Error VL53L1_StaticInit(VL53L1_DEV Dev)
{
 8008b12:	b580      	push	{r7, lr}
 8008b14:	b084      	sub	sp, #16
 8008b16:	af00      	add	r7, sp, #0
 8008b18:	6078      	str	r0, [r7, #4]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8008b1a:	2300      	movs	r3, #0
 8008b1c:	73fb      	strb	r3, [r7, #15]
	uint8_t  measurement_mode;

	LOG_FUNCTION_START("");

	VL53L1DevDataSet(Dev, PalState, VL53L1_STATE_IDLE);
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	2203      	movs	r2, #3
 8008b22:	f883 2378 	strb.w	r2, [r3, #888]	; 0x378

	measurement_mode  = VL53L1_DEVICEMEASUREMENTMODE_BACKTOBACK;
 8008b26:	2320      	movs	r3, #32
 8008b28:	73bb      	strb	r3, [r7, #14]
	VL53L1DevDataSet(Dev, LLData.measurement_mode, measurement_mode);
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	7bba      	ldrb	r2, [r7, #14]
 8008b2e:	709a      	strb	r2, [r3, #2]

	/* ticket 472728 fix */
	Status = VL53L1_SetPresetMode(Dev,
 8008b30:	2108      	movs	r1, #8
 8008b32:	6878      	ldr	r0, [r7, #4]
 8008b34:	f000 f8f5 	bl	8008d22 <VL53L1_SetPresetMode>
 8008b38:	4603      	mov	r3, r0
 8008b3a:	73fb      	strb	r3, [r7, #15]
			VL53L1_PRESETMODE_LOWPOWER_AUTONOMOUS);
	VL53L1DevDataSet(Dev, CurrentParameters.PresetMode,
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	2208      	movs	r2, #8
 8008b40:	f883 237c 	strb.w	r2, [r3, #892]	; 0x37c
			VL53L1_PRESETMODE_LOWPOWER_AUTONOMOUS);
	/* end of ticket 472728 fix */

	LOG_FUNCTION_END(Status);
	return Status;
 8008b44:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008b48:	4618      	mov	r0, r3
 8008b4a:	3710      	adds	r7, #16
 8008b4c:	46bd      	mov	sp, r7
 8008b4e:	bd80      	pop	{r7, pc}

08008b50 <VL53L1_WaitDeviceBooted>:

VL53L1_Error VL53L1_WaitDeviceBooted(VL53L1_DEV Dev)
{
 8008b50:	b580      	push	{r7, lr}
 8008b52:	b084      	sub	sp, #16
 8008b54:	af00      	add	r7, sp, #0
 8008b56:	6078      	str	r0, [r7, #4]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8008b58:	2300      	movs	r3, #0
 8008b5a:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	Status = VL53L1_poll_for_boot_completion(Dev,
 8008b5c:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8008b60:	6878      	ldr	r0, [r7, #4]
 8008b62:	f005 f83b 	bl	800dbdc <VL53L1_poll_for_boot_completion>
 8008b66:	4603      	mov	r3, r0
 8008b68:	73fb      	strb	r3, [r7, #15]
			VL53L1_BOOT_COMPLETION_POLLING_TIMEOUT_MS);

	LOG_FUNCTION_END(Status);
	return Status;
 8008b6a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008b6e:	4618      	mov	r0, r3
 8008b70:	3710      	adds	r7, #16
 8008b72:	46bd      	mov	sp, r7
 8008b74:	bd80      	pop	{r7, pc}
	...

08008b78 <ComputeDevicePresetMode>:
/* Group PAL Parameters Functions */
static VL53L1_Error ComputeDevicePresetMode(
		VL53L1_PresetModes PresetMode,
		VL53L1_DistanceModes DistanceMode,
		VL53L1_DevicePresetModes *pDevicePresetMode)
{
 8008b78:	b480      	push	{r7}
 8008b7a:	b087      	sub	sp, #28
 8008b7c:	af00      	add	r7, sp, #0
 8008b7e:	4603      	mov	r3, r0
 8008b80:	603a      	str	r2, [r7, #0]
 8008b82:	71fb      	strb	r3, [r7, #7]
 8008b84:	460b      	mov	r3, r1
 8008b86:	71bb      	strb	r3, [r7, #6]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8008b88:	2300      	movs	r3, #0
 8008b8a:	75fb      	strb	r3, [r7, #23]

	uint8_t DistIdx;
	VL53L1_DevicePresetModes LightModes[3] = {
 8008b8c:	4a2a      	ldr	r2, [pc, #168]	; (8008c38 <ComputeDevicePresetMode+0xc0>)
 8008b8e:	f107 0310 	add.w	r3, r7, #16
 8008b92:	6812      	ldr	r2, [r2, #0]
 8008b94:	4611      	mov	r1, r2
 8008b96:	8019      	strh	r1, [r3, #0]
 8008b98:	3302      	adds	r3, #2
 8008b9a:	0c12      	lsrs	r2, r2, #16
 8008b9c:	701a      	strb	r2, [r3, #0]
		VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_SHORT_RANGE,
		VL53L1_DEVICEPRESETMODE_STANDARD_RANGING,
		VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_LONG_RANGE};


	VL53L1_DevicePresetModes TimedModes[3] = {
 8008b9e:	4a27      	ldr	r2, [pc, #156]	; (8008c3c <ComputeDevicePresetMode+0xc4>)
 8008ba0:	f107 030c 	add.w	r3, r7, #12
 8008ba4:	6812      	ldr	r2, [r2, #0]
 8008ba6:	4611      	mov	r1, r2
 8008ba8:	8019      	strh	r1, [r3, #0]
 8008baa:	3302      	adds	r3, #2
 8008bac:	0c12      	lsrs	r2, r2, #16
 8008bae:	701a      	strb	r2, [r3, #0]
		VL53L1_DEVICEPRESETMODE_TIMED_RANGING_SHORT_RANGE,
		VL53L1_DEVICEPRESETMODE_TIMED_RANGING,
		VL53L1_DEVICEPRESETMODE_TIMED_RANGING_LONG_RANGE};

	VL53L1_DevicePresetModes LowPowerTimedModes[3] = {
 8008bb0:	4a23      	ldr	r2, [pc, #140]	; (8008c40 <ComputeDevicePresetMode+0xc8>)
 8008bb2:	f107 0308 	add.w	r3, r7, #8
 8008bb6:	6812      	ldr	r2, [r2, #0]
 8008bb8:	4611      	mov	r1, r2
 8008bba:	8019      	strh	r1, [r3, #0]
 8008bbc:	3302      	adds	r3, #2
 8008bbe:	0c12      	lsrs	r2, r2, #16
 8008bc0:	701a      	strb	r2, [r3, #0]
		VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_SHORT_RANGE,
		VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_MEDIUM_RANGE,
		VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_LONG_RANGE};

	*pDevicePresetMode = VL53L1_DEVICEPRESETMODE_STANDARD_RANGING;
 8008bc2:	683b      	ldr	r3, [r7, #0]
 8008bc4:	2201      	movs	r2, #1
 8008bc6:	701a      	strb	r2, [r3, #0]

	switch (DistanceMode) {
 8008bc8:	79bb      	ldrb	r3, [r7, #6]
 8008bca:	2b01      	cmp	r3, #1
 8008bcc:	d002      	beq.n	8008bd4 <ComputeDevicePresetMode+0x5c>
 8008bce:	2b02      	cmp	r3, #2
 8008bd0:	d003      	beq.n	8008bda <ComputeDevicePresetMode+0x62>
 8008bd2:	e005      	b.n	8008be0 <ComputeDevicePresetMode+0x68>
	case VL53L1_DISTANCEMODE_SHORT:
		DistIdx = 0;
 8008bd4:	2300      	movs	r3, #0
 8008bd6:	75bb      	strb	r3, [r7, #22]
		break;
 8008bd8:	e004      	b.n	8008be4 <ComputeDevicePresetMode+0x6c>
	case VL53L1_DISTANCEMODE_MEDIUM:
		DistIdx = 1;
 8008bda:	2301      	movs	r3, #1
 8008bdc:	75bb      	strb	r3, [r7, #22]
		break;
 8008bde:	e001      	b.n	8008be4 <ComputeDevicePresetMode+0x6c>
	default:
		DistIdx = 2;
 8008be0:	2302      	movs	r3, #2
 8008be2:	75bb      	strb	r3, [r7, #22]
	}

	switch (PresetMode) {
 8008be4:	79fb      	ldrb	r3, [r7, #7]
 8008be6:	2b08      	cmp	r3, #8
 8008be8:	d015      	beq.n	8008c16 <ComputeDevicePresetMode+0x9e>
 8008bea:	2b08      	cmp	r3, #8
 8008bec:	dc1b      	bgt.n	8008c26 <ComputeDevicePresetMode+0xae>
 8008bee:	2b03      	cmp	r3, #3
 8008bf0:	d009      	beq.n	8008c06 <ComputeDevicePresetMode+0x8e>
 8008bf2:	2b04      	cmp	r3, #4
 8008bf4:	d117      	bne.n	8008c26 <ComputeDevicePresetMode+0xae>
	case VL53L1_PRESETMODE_LITE_RANGING:
		*pDevicePresetMode = LightModes[DistIdx];
 8008bf6:	7dbb      	ldrb	r3, [r7, #22]
 8008bf8:	3318      	adds	r3, #24
 8008bfa:	443b      	add	r3, r7
 8008bfc:	f813 2c08 	ldrb.w	r2, [r3, #-8]
 8008c00:	683b      	ldr	r3, [r7, #0]
 8008c02:	701a      	strb	r2, [r3, #0]
		break;
 8008c04:	e011      	b.n	8008c2a <ComputeDevicePresetMode+0xb2>


	case VL53L1_PRESETMODE_AUTONOMOUS:
		*pDevicePresetMode = TimedModes[DistIdx];
 8008c06:	7dbb      	ldrb	r3, [r7, #22]
 8008c08:	3318      	adds	r3, #24
 8008c0a:	443b      	add	r3, r7
 8008c0c:	f813 2c0c 	ldrb.w	r2, [r3, #-12]
 8008c10:	683b      	ldr	r3, [r7, #0]
 8008c12:	701a      	strb	r2, [r3, #0]
		break;
 8008c14:	e009      	b.n	8008c2a <ComputeDevicePresetMode+0xb2>

	case VL53L1_PRESETMODE_LOWPOWER_AUTONOMOUS:
		*pDevicePresetMode = LowPowerTimedModes[DistIdx];
 8008c16:	7dbb      	ldrb	r3, [r7, #22]
 8008c18:	3318      	adds	r3, #24
 8008c1a:	443b      	add	r3, r7
 8008c1c:	f813 2c10 	ldrb.w	r2, [r3, #-16]
 8008c20:	683b      	ldr	r3, [r7, #0]
 8008c22:	701a      	strb	r2, [r3, #0]
		break;
 8008c24:	e001      	b.n	8008c2a <ComputeDevicePresetMode+0xb2>

	default:
		/* Unsupported mode */
		Status = VL53L1_ERROR_MODE_NOT_SUPPORTED;
 8008c26:	23f8      	movs	r3, #248	; 0xf8
 8008c28:	75fb      	strb	r3, [r7, #23]
	}

	return Status;
 8008c2a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008c2e:	4618      	mov	r0, r3
 8008c30:	371c      	adds	r7, #28
 8008c32:	46bd      	mov	sp, r7
 8008c34:	bc80      	pop	{r7}
 8008c36:	4770      	bx	lr
 8008c38:	080117dc 	.word	0x080117dc
 8008c3c:	080117e0 	.word	0x080117e0
 8008c40:	080117e4 	.word	0x080117e4

08008c44 <SetPresetMode>:

static VL53L1_Error SetPresetMode(VL53L1_DEV Dev,
		VL53L1_PresetModes PresetMode,
		VL53L1_DistanceModes DistanceMode,
		uint32_t inter_measurement_period_ms)
{
 8008c44:	b5b0      	push	{r4, r5, r7, lr}
 8008c46:	b08e      	sub	sp, #56	; 0x38
 8008c48:	af04      	add	r7, sp, #16
 8008c4a:	60f8      	str	r0, [r7, #12]
 8008c4c:	607b      	str	r3, [r7, #4]
 8008c4e:	460b      	mov	r3, r1
 8008c50:	72fb      	strb	r3, [r7, #11]
 8008c52:	4613      	mov	r3, r2
 8008c54:	72bb      	strb	r3, [r7, #10]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8008c56:	2300      	movs	r3, #0
 8008c58:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	VL53L1_DevicePresetModes   device_preset_mode;
	uint8_t measurement_mode;
	uint16_t dss_config__target_total_rate_mcps = 0;
 8008c5c:	2300      	movs	r3, #0
 8008c5e:	847b      	strh	r3, [r7, #34]	; 0x22
	uint32_t phasecal_config_timeout_us = 0;
 8008c60:	2300      	movs	r3, #0
 8008c62:	61fb      	str	r3, [r7, #28]
	uint32_t mm_config_timeout_us = 0;
 8008c64:	2300      	movs	r3, #0
 8008c66:	61bb      	str	r3, [r7, #24]
	uint32_t lld_range_config_timeout_us = 0;
 8008c68:	2300      	movs	r3, #0
 8008c6a:	617b      	str	r3, [r7, #20]

	LOG_FUNCTION_START("%d", (int)PresetMode);

	if ((PresetMode == VL53L1_PRESETMODE_AUTONOMOUS) ||
 8008c6c:	7afb      	ldrb	r3, [r7, #11]
 8008c6e:	2b03      	cmp	r3, #3
 8008c70:	d002      	beq.n	8008c78 <SetPresetMode+0x34>
 8008c72:	7afb      	ldrb	r3, [r7, #11]
 8008c74:	2b08      	cmp	r3, #8
 8008c76:	d103      	bne.n	8008c80 <SetPresetMode+0x3c>
		(PresetMode == VL53L1_PRESETMODE_LOWPOWER_AUTONOMOUS))
		measurement_mode  = VL53L1_DEVICEMEASUREMENTMODE_TIMED;
 8008c78:	2340      	movs	r3, #64	; 0x40
 8008c7a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8008c7e:	e002      	b.n	8008c86 <SetPresetMode+0x42>
	else
		measurement_mode  = VL53L1_DEVICEMEASUREMENTMODE_BACKTOBACK;
 8008c80:	2320      	movs	r3, #32
 8008c82:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26


	Status = ComputeDevicePresetMode(PresetMode, DistanceMode,
 8008c86:	f107 0225 	add.w	r2, r7, #37	; 0x25
 8008c8a:	7ab9      	ldrb	r1, [r7, #10]
 8008c8c:	7afb      	ldrb	r3, [r7, #11]
 8008c8e:	4618      	mov	r0, r3
 8008c90:	f7ff ff72 	bl	8008b78 <ComputeDevicePresetMode>
 8008c94:	4603      	mov	r3, r0
 8008c96:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			&device_preset_mode);

	if (Status == VL53L1_ERROR_NONE)
 8008c9a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008c9e:	2b00      	cmp	r3, #0
 8008ca0:	d112      	bne.n	8008cc8 <SetPresetMode+0x84>
		Status =  VL53L1_get_preset_mode_timing_cfg(Dev,
 8008ca2:	f897 1025 	ldrb.w	r1, [r7, #37]	; 0x25
 8008ca6:	f107 001c 	add.w	r0, r7, #28
 8008caa:	f107 0222 	add.w	r2, r7, #34	; 0x22
 8008cae:	f107 0314 	add.w	r3, r7, #20
 8008cb2:	9301      	str	r3, [sp, #4]
 8008cb4:	f107 0318 	add.w	r3, r7, #24
 8008cb8:	9300      	str	r3, [sp, #0]
 8008cba:	4603      	mov	r3, r0
 8008cbc:	68f8      	ldr	r0, [r7, #12]
 8008cbe:	f001 fa11 	bl	800a0e4 <VL53L1_get_preset_mode_timing_cfg>
 8008cc2:	4603      	mov	r3, r0
 8008cc4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				&dss_config__target_total_rate_mcps,
				&phasecal_config_timeout_us,
				&mm_config_timeout_us,
				&lld_range_config_timeout_us);

	if (Status == VL53L1_ERROR_NONE)
 8008cc8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008ccc:	2b00      	cmp	r3, #0
 8008cce:	d112      	bne.n	8008cf6 <SetPresetMode+0xb2>
		Status = VL53L1_set_preset_mode(
 8008cd0:	f897 0025 	ldrb.w	r0, [r7, #37]	; 0x25
 8008cd4:	8c7c      	ldrh	r4, [r7, #34]	; 0x22
 8008cd6:	69fd      	ldr	r5, [r7, #28]
 8008cd8:	69bb      	ldr	r3, [r7, #24]
 8008cda:	697a      	ldr	r2, [r7, #20]
 8008cdc:	6879      	ldr	r1, [r7, #4]
 8008cde:	9102      	str	r1, [sp, #8]
 8008ce0:	9201      	str	r2, [sp, #4]
 8008ce2:	9300      	str	r3, [sp, #0]
 8008ce4:	462b      	mov	r3, r5
 8008ce6:	4622      	mov	r2, r4
 8008ce8:	4601      	mov	r1, r0
 8008cea:	68f8      	ldr	r0, [r7, #12]
 8008cec:	f001 faa4 	bl	800a238 <VL53L1_set_preset_mode>
 8008cf0:	4603      	mov	r3, r0
 8008cf2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				phasecal_config_timeout_us,
				mm_config_timeout_us,
				lld_range_config_timeout_us,
				inter_measurement_period_ms);

	if (Status == VL53L1_ERROR_NONE)
 8008cf6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	d103      	bne.n	8008d06 <SetPresetMode+0xc2>
		VL53L1DevDataSet(Dev, LLData.measurement_mode,
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8008d04:	709a      	strb	r2, [r3, #2]
				measurement_mode);

	if (Status == VL53L1_ERROR_NONE)
 8008d06:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	d103      	bne.n	8008d16 <SetPresetMode+0xd2>
		VL53L1DevDataSet(Dev, CurrentParameters.PresetMode, PresetMode);
 8008d0e:	68fb      	ldr	r3, [r7, #12]
 8008d10:	7afa      	ldrb	r2, [r7, #11]
 8008d12:	f883 237c 	strb.w	r2, [r3, #892]	; 0x37c

	LOG_FUNCTION_END(Status);
	return Status;
 8008d16:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8008d1a:	4618      	mov	r0, r3
 8008d1c:	3728      	adds	r7, #40	; 0x28
 8008d1e:	46bd      	mov	sp, r7
 8008d20:	bdb0      	pop	{r4, r5, r7, pc}

08008d22 <VL53L1_SetPresetMode>:
	return Status;
}


VL53L1_Error VL53L1_SetPresetMode(VL53L1_DEV Dev, VL53L1_PresetModes PresetMode)
{
 8008d22:	b580      	push	{r7, lr}
 8008d24:	b084      	sub	sp, #16
 8008d26:	af00      	add	r7, sp, #0
 8008d28:	6078      	str	r0, [r7, #4]
 8008d2a:	460b      	mov	r3, r1
 8008d2c:	70fb      	strb	r3, [r7, #3]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8008d2e:	2300      	movs	r3, #0
 8008d30:	73fb      	strb	r3, [r7, #15]
	VL53L1_DistanceModes DistanceMode = VL53L1_DISTANCEMODE_LONG;
 8008d32:	2303      	movs	r3, #3
 8008d34:	73bb      	strb	r3, [r7, #14]

	LOG_FUNCTION_START("%d", (int)PresetMode);

	/* fix for bug 495690 */
	Status = VL53L1_low_power_auto_data_init(Dev);
 8008d36:	6878      	ldr	r0, [r7, #4]
 8008d38:	f003 fd92 	bl	800c860 <VL53L1_low_power_auto_data_init>
 8008d3c:	4603      	mov	r3, r0
 8008d3e:	73fb      	strb	r3, [r7, #15]

	Status = SetPresetMode(Dev,
 8008d40:	7bba      	ldrb	r2, [r7, #14]
 8008d42:	78f9      	ldrb	r1, [r7, #3]
 8008d44:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8008d48:	6878      	ldr	r0, [r7, #4]
 8008d4a:	f7ff ff7b 	bl	8008c44 <SetPresetMode>
 8008d4e:	4603      	mov	r3, r0
 8008d50:	73fb      	strb	r3, [r7, #15]
			PresetMode,
			DistanceMode,
			1000);

	if (Status == VL53L1_ERROR_NONE) {
 8008d52:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	d117      	bne.n	8008d8a <VL53L1_SetPresetMode+0x68>
		if ((PresetMode == VL53L1_PRESETMODE_LITE_RANGING) ||
 8008d5a:	78fb      	ldrb	r3, [r7, #3]
 8008d5c:	2b04      	cmp	r3, #4
 8008d5e:	d005      	beq.n	8008d6c <VL53L1_SetPresetMode+0x4a>
 8008d60:	78fb      	ldrb	r3, [r7, #3]
 8008d62:	2b03      	cmp	r3, #3
 8008d64:	d002      	beq.n	8008d6c <VL53L1_SetPresetMode+0x4a>
			(PresetMode == VL53L1_PRESETMODE_AUTONOMOUS) ||
 8008d66:	78fb      	ldrb	r3, [r7, #3]
 8008d68:	2b08      	cmp	r3, #8
 8008d6a:	d107      	bne.n	8008d7c <VL53L1_SetPresetMode+0x5a>
			(PresetMode == VL53L1_PRESETMODE_LOWPOWER_AUTONOMOUS))
			Status = VL53L1_SetMeasurementTimingBudgetMicroSeconds(
 8008d6c:	f24a 0128 	movw	r1, #41000	; 0xa028
 8008d70:	6878      	ldr	r0, [r7, #4]
 8008d72:	f000 f891 	bl	8008e98 <VL53L1_SetMeasurementTimingBudgetMicroSeconds>
 8008d76:	4603      	mov	r3, r0
 8008d78:	73fb      	strb	r3, [r7, #15]
 8008d7a:	e006      	b.n	8008d8a <VL53L1_SetPresetMode+0x68>
				Dev, 41000);
		else
			/* Set default timing budget to 30Hz (33.33 ms)*/
			Status = VL53L1_SetMeasurementTimingBudgetMicroSeconds(
 8008d7c:	f248 2135 	movw	r1, #33333	; 0x8235
 8008d80:	6878      	ldr	r0, [r7, #4]
 8008d82:	f000 f889 	bl	8008e98 <VL53L1_SetMeasurementTimingBudgetMicroSeconds>
 8008d86:	4603      	mov	r3, r0
 8008d88:	73fb      	strb	r3, [r7, #15]
				Dev, 33333);
	}

	if (Status == VL53L1_ERROR_NONE) {
 8008d8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008d8e:	2b00      	cmp	r3, #0
 8008d90:	d106      	bne.n	8008da0 <VL53L1_SetPresetMode+0x7e>
		/* Set default intermeasurement period to 1000 ms */
		Status = VL53L1_SetInterMeasurementPeriodMilliSeconds(Dev,
 8008d92:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8008d96:	6878      	ldr	r0, [r7, #4]
 8008d98:	f000 fa0a 	bl	80091b0 <VL53L1_SetInterMeasurementPeriodMilliSeconds>
 8008d9c:	4603      	mov	r3, r0
 8008d9e:	73fb      	strb	r3, [r7, #15]
				1000);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8008da0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008da4:	4618      	mov	r0, r3
 8008da6:	3710      	adds	r7, #16
 8008da8:	46bd      	mov	sp, r7
 8008daa:	bd80      	pop	{r7, pc}

08008dac <VL53L1_SetDistanceMode>:
	return Status;
}

VL53L1_Error VL53L1_SetDistanceMode(VL53L1_DEV Dev,
		VL53L1_DistanceModes DistanceMode)
{
 8008dac:	b580      	push	{r7, lr}
 8008dae:	b088      	sub	sp, #32
 8008db0:	af00      	add	r7, sp, #0
 8008db2:	6078      	str	r0, [r7, #4]
 8008db4:	460b      	mov	r3, r1
 8008db6:	70fb      	strb	r3, [r7, #3]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8008db8:	2300      	movs	r3, #0
 8008dba:	77fb      	strb	r3, [r7, #31]
	VL53L1_PresetModes PresetMode;
	uint32_t inter_measurement_period_ms;
	uint32_t TimingBudget = 0;
 8008dbc:	2300      	movs	r3, #0
 8008dbe:	617b      	str	r3, [r7, #20]
	uint32_t MmTimeoutUs = 0;
 8008dc0:	2300      	movs	r3, #0
 8008dc2:	613b      	str	r3, [r7, #16]
	uint32_t PhaseCalTimeoutUs = 0;
 8008dc4:	2300      	movs	r3, #0
 8008dc6:	60fb      	str	r3, [r7, #12]
	VL53L1_user_zone_t user_zone;

	LOG_FUNCTION_START("%d", (int)DistanceMode);

	PresetMode = VL53L1DevDataGet(Dev, CurrentParameters.PresetMode);
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	f893 337c 	ldrb.w	r3, [r3, #892]	; 0x37c
 8008dce:	77bb      	strb	r3, [r7, #30]
	/* when the distance mode is valid:
	 * Manual Mode: all modes
	 * AUTO AUTO_LITE : LITE_RANGING, RANGING
	 */

	if ((DistanceMode != VL53L1_DISTANCEMODE_SHORT) &&
 8008dd0:	78fb      	ldrb	r3, [r7, #3]
 8008dd2:	2b01      	cmp	r3, #1
 8008dd4:	d008      	beq.n	8008de8 <VL53L1_SetDistanceMode+0x3c>
 8008dd6:	78fb      	ldrb	r3, [r7, #3]
 8008dd8:	2b02      	cmp	r3, #2
 8008dda:	d005      	beq.n	8008de8 <VL53L1_SetDistanceMode+0x3c>
		(DistanceMode != VL53L1_DISTANCEMODE_MEDIUM) &&
 8008ddc:	78fb      	ldrb	r3, [r7, #3]
 8008dde:	2b03      	cmp	r3, #3
 8008de0:	d002      	beq.n	8008de8 <VL53L1_SetDistanceMode+0x3c>
		(DistanceMode != VL53L1_DISTANCEMODE_LONG))
		return VL53L1_ERROR_INVALID_PARAMS;
 8008de2:	f06f 0303 	mvn.w	r3, #3
 8008de6:	e052      	b.n	8008e8e <VL53L1_SetDistanceMode+0xe2>

	if (Status == VL53L1_ERROR_NONE)
 8008de8:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8008dec:	2b00      	cmp	r3, #0
 8008dee:	d107      	bne.n	8008e00 <VL53L1_SetDistanceMode+0x54>
		Status = VL53L1_get_user_zone(Dev, &user_zone);
 8008df0:	f107 0308 	add.w	r3, r7, #8
 8008df4:	4619      	mov	r1, r3
 8008df6:	6878      	ldr	r0, [r7, #4]
 8008df8:	f001 f91e 	bl	800a038 <VL53L1_get_user_zone>
 8008dfc:	4603      	mov	r3, r0
 8008dfe:	77fb      	strb	r3, [r7, #31]

	inter_measurement_period_ms =  VL53L1DevDataGet(Dev,
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	695b      	ldr	r3, [r3, #20]
 8008e04:	61bb      	str	r3, [r7, #24]
				LLData.inter_measurement_period_ms);

	if (Status == VL53L1_ERROR_NONE)
 8008e06:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8008e0a:	2b00      	cmp	r3, #0
 8008e0c:	d10a      	bne.n	8008e24 <VL53L1_SetDistanceMode+0x78>
		Status = VL53L1_get_timeouts_us(Dev, &PhaseCalTimeoutUs,
 8008e0e:	f107 0314 	add.w	r3, r7, #20
 8008e12:	f107 0210 	add.w	r2, r7, #16
 8008e16:	f107 010c 	add.w	r1, r7, #12
 8008e1a:	6878      	ldr	r0, [r7, #4]
 8008e1c:	f001 f848 	bl	8009eb0 <VL53L1_get_timeouts_us>
 8008e20:	4603      	mov	r3, r0
 8008e22:	77fb      	strb	r3, [r7, #31]
			&MmTimeoutUs, &TimingBudget);

	if (Status == VL53L1_ERROR_NONE)
 8008e24:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	d107      	bne.n	8008e3c <VL53L1_SetDistanceMode+0x90>
		Status = SetPresetMode(Dev,
 8008e2c:	78fa      	ldrb	r2, [r7, #3]
 8008e2e:	7fb9      	ldrb	r1, [r7, #30]
 8008e30:	69bb      	ldr	r3, [r7, #24]
 8008e32:	6878      	ldr	r0, [r7, #4]
 8008e34:	f7ff ff06 	bl	8008c44 <SetPresetMode>
 8008e38:	4603      	mov	r3, r0
 8008e3a:	77fb      	strb	r3, [r7, #31]
				PresetMode,
				DistanceMode,
				inter_measurement_period_ms);

	if (Status == VL53L1_ERROR_NONE) {
 8008e3c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8008e40:	2b00      	cmp	r3, #0
 8008e42:	d103      	bne.n	8008e4c <VL53L1_SetDistanceMode+0xa0>
		VL53L1DevDataSet(Dev, CurrentParameters.DistanceMode,
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	78fa      	ldrb	r2, [r7, #3]
 8008e48:	f883 237d 	strb.w	r2, [r3, #893]	; 0x37d
				DistanceMode);
	}

	if (Status == VL53L1_ERROR_NONE) {
 8008e4c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	d10e      	bne.n	8008e72 <VL53L1_SetDistanceMode+0xc6>
		Status = VL53L1_set_timeouts_us(Dev, PhaseCalTimeoutUs,
 8008e54:	68f9      	ldr	r1, [r7, #12]
 8008e56:	693a      	ldr	r2, [r7, #16]
 8008e58:	697b      	ldr	r3, [r7, #20]
 8008e5a:	6878      	ldr	r0, [r7, #4]
 8008e5c:	f000 fff0 	bl	8009e40 <VL53L1_set_timeouts_us>
 8008e60:	4603      	mov	r3, r0
 8008e62:	77fb      	strb	r3, [r7, #31]
			MmTimeoutUs, TimingBudget);

		if (Status == VL53L1_ERROR_NONE)
 8008e64:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	d102      	bne.n	8008e72 <VL53L1_SetDistanceMode+0xc6>
			VL53L1DevDataSet(Dev, LLData.range_config_timeout_us,
 8008e6c:	697a      	ldr	r2, [r7, #20]
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	611a      	str	r2, [r3, #16]
				TimingBudget);
	}

	if (Status == VL53L1_ERROR_NONE)
 8008e72:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8008e76:	2b00      	cmp	r3, #0
 8008e78:	d107      	bne.n	8008e8a <VL53L1_SetDistanceMode+0xde>
		Status = VL53L1_set_user_zone(Dev, &user_zone);
 8008e7a:	f107 0308 	add.w	r3, r7, #8
 8008e7e:	4619      	mov	r1, r3
 8008e80:	6878      	ldr	r0, [r7, #4]
 8008e82:	f001 f8b6 	bl	8009ff2 <VL53L1_set_user_zone>
 8008e86:	4603      	mov	r3, r0
 8008e88:	77fb      	strb	r3, [r7, #31]

	LOG_FUNCTION_END(Status);
	return Status;
 8008e8a:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8008e8e:	4618      	mov	r0, r3
 8008e90:	3720      	adds	r7, #32
 8008e92:	46bd      	mov	sp, r7
 8008e94:	bd80      	pop	{r7, pc}
	...

08008e98 <VL53L1_SetMeasurementTimingBudgetMicroSeconds>:



VL53L1_Error VL53L1_SetMeasurementTimingBudgetMicroSeconds(VL53L1_DEV Dev,
	uint32_t MeasurementTimingBudgetMicroSeconds)
{
 8008e98:	b580      	push	{r7, lr}
 8008e9a:	b08c      	sub	sp, #48	; 0x30
 8008e9c:	af00      	add	r7, sp, #0
 8008e9e:	6078      	str	r0, [r7, #4]
 8008ea0:	6039      	str	r1, [r7, #0]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8008ea2:	2300      	movs	r3, #0
 8008ea4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint8_t Mm1Enabled = 0;
 8008ea8:	2300      	movs	r3, #0
 8008eaa:	76bb      	strb	r3, [r7, #26]
	uint8_t Mm2Enabled = 0;
 8008eac:	2300      	movs	r3, #0
 8008eae:	767b      	strb	r3, [r7, #25]
	uint32_t TimingGuard;
	uint32_t divisor;
	uint32_t TimingBudget = 0;
 8008eb0:	2300      	movs	r3, #0
 8008eb2:	617b      	str	r3, [r7, #20]
	uint32_t MmTimeoutUs = 0;
 8008eb4:	2300      	movs	r3, #0
 8008eb6:	613b      	str	r3, [r7, #16]
	VL53L1_PresetModes PresetMode;
	uint32_t PhaseCalTimeoutUs = 0;
 8008eb8:	2300      	movs	r3, #0
 8008eba:	60fb      	str	r3, [r7, #12]
	uint32_t vhv;
	int32_t vhv_loops;
	uint32_t FDAMaxTimingBudgetUs = FDA_MAX_TIMING_BUDGET_US;
 8008ebc:	4b64      	ldr	r3, [pc, #400]	; (8009050 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x1b8>)
 8008ebe:	61fb      	str	r3, [r7, #28]

	LOG_FUNCTION_START("");

	/* Timing budget is limited to 10 seconds */
	if (MeasurementTimingBudgetMicroSeconds > 10000000)
 8008ec0:	683b      	ldr	r3, [r7, #0]
 8008ec2:	4a64      	ldr	r2, [pc, #400]	; (8009054 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x1bc>)
 8008ec4:	4293      	cmp	r3, r2
 8008ec6:	d902      	bls.n	8008ece <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x36>
		Status = VL53L1_ERROR_INVALID_PARAMS;
 8008ec8:	23fc      	movs	r3, #252	; 0xfc
 8008eca:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if (Status == VL53L1_ERROR_NONE) {
 8008ece:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	d109      	bne.n	8008eea <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x52>
		Status = VL53L1_GetSequenceStepEnable(Dev,
 8008ed6:	f107 031a 	add.w	r3, r7, #26
 8008eda:	461a      	mov	r2, r3
 8008edc:	2105      	movs	r1, #5
 8008ede:	6878      	ldr	r0, [r7, #4]
 8008ee0:	f000 fa8c 	bl	80093fc <VL53L1_GetSequenceStepEnable>
 8008ee4:	4603      	mov	r3, r0
 8008ee6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L1_SEQUENCESTEP_MM1, &Mm1Enabled);
	}

	if (Status == VL53L1_ERROR_NONE) {
 8008eea:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8008eee:	2b00      	cmp	r3, #0
 8008ef0:	d109      	bne.n	8008f06 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x6e>
		Status = VL53L1_GetSequenceStepEnable(Dev,
 8008ef2:	f107 0319 	add.w	r3, r7, #25
 8008ef6:	461a      	mov	r2, r3
 8008ef8:	2106      	movs	r1, #6
 8008efa:	6878      	ldr	r0, [r7, #4]
 8008efc:	f000 fa7e 	bl	80093fc <VL53L1_GetSequenceStepEnable>
 8008f00:	4603      	mov	r3, r0
 8008f02:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L1_SEQUENCESTEP_MM2, &Mm2Enabled);
	}

	if (Status == VL53L1_ERROR_NONE)
 8008f06:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8008f0a:	2b00      	cmp	r3, #0
 8008f0c:	d10b      	bne.n	8008f26 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x8e>
		Status = VL53L1_get_timeouts_us(Dev,
 8008f0e:	f107 0314 	add.w	r3, r7, #20
 8008f12:	f107 0210 	add.w	r2, r7, #16
 8008f16:	f107 010c 	add.w	r1, r7, #12
 8008f1a:	6878      	ldr	r0, [r7, #4]
 8008f1c:	f000 ffc8 	bl	8009eb0 <VL53L1_get_timeouts_us>
 8008f20:	4603      	mov	r3, r0
 8008f22:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			&PhaseCalTimeoutUs,
			&MmTimeoutUs,
			&TimingBudget);

	if (Status == VL53L1_ERROR_NONE) {
 8008f26:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	f040 8081 	bne.w	8009032 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x19a>
		PresetMode = VL53L1DevDataGet(Dev,
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	f893 337c 	ldrb.w	r3, [r3, #892]	; 0x37c
 8008f36:	76fb      	strb	r3, [r7, #27]
				CurrentParameters.PresetMode);

		TimingGuard = 0;
 8008f38:	2300      	movs	r3, #0
 8008f3a:	62bb      	str	r3, [r7, #40]	; 0x28
		divisor = 1;
 8008f3c:	2301      	movs	r3, #1
 8008f3e:	627b      	str	r3, [r7, #36]	; 0x24
		switch (PresetMode) {
 8008f40:	7efb      	ldrb	r3, [r7, #27]
 8008f42:	2b08      	cmp	r3, #8
 8008f44:	d026      	beq.n	8008f94 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xfc>
 8008f46:	2b08      	cmp	r3, #8
 8008f48:	dc43      	bgt.n	8008fd2 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x13a>
 8008f4a:	2b03      	cmp	r3, #3
 8008f4c:	d00f      	beq.n	8008f6e <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xd6>
 8008f4e:	2b04      	cmp	r3, #4
 8008f50:	d13f      	bne.n	8008fd2 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x13a>
		case VL53L1_PRESETMODE_LITE_RANGING:
			if ((Mm1Enabled == 1) || (Mm2Enabled == 1))
 8008f52:	7ebb      	ldrb	r3, [r7, #26]
 8008f54:	2b01      	cmp	r3, #1
 8008f56:	d002      	beq.n	8008f5e <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xc6>
 8008f58:	7e7b      	ldrb	r3, [r7, #25]
 8008f5a:	2b01      	cmp	r3, #1
 8008f5c:	d103      	bne.n	8008f66 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xce>
				TimingGuard = 5000;
 8008f5e:	f241 3388 	movw	r3, #5000	; 0x1388
 8008f62:	62bb      	str	r3, [r7, #40]	; 0x28
			else
				TimingGuard = 1000;
		break;
 8008f64:	e038      	b.n	8008fd8 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x140>
				TimingGuard = 1000;
 8008f66:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8008f6a:	62bb      	str	r3, [r7, #40]	; 0x28
		break;
 8008f6c:	e034      	b.n	8008fd8 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x140>

		case VL53L1_PRESETMODE_AUTONOMOUS:
			FDAMaxTimingBudgetUs *= 2;
 8008f6e:	69fb      	ldr	r3, [r7, #28]
 8008f70:	005b      	lsls	r3, r3, #1
 8008f72:	61fb      	str	r3, [r7, #28]
			if ((Mm1Enabled == 1) || (Mm2Enabled == 1))
 8008f74:	7ebb      	ldrb	r3, [r7, #26]
 8008f76:	2b01      	cmp	r3, #1
 8008f78:	d002      	beq.n	8008f80 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xe8>
 8008f7a:	7e7b      	ldrb	r3, [r7, #25]
 8008f7c:	2b01      	cmp	r3, #1
 8008f7e:	d103      	bne.n	8008f88 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xf0>
				TimingGuard = 26600;
 8008f80:	f246 73e8 	movw	r3, #26600	; 0x67e8
 8008f84:	62bb      	str	r3, [r7, #40]	; 0x28
 8008f86:	e002      	b.n	8008f8e <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0xf6>
			else
				TimingGuard = 21600;
 8008f88:	f245 4360 	movw	r3, #21600	; 0x5460
 8008f8c:	62bb      	str	r3, [r7, #40]	; 0x28
			divisor = 2;
 8008f8e:	2302      	movs	r3, #2
 8008f90:	627b      	str	r3, [r7, #36]	; 0x24
		break;
 8008f92:	e021      	b.n	8008fd8 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x140>

		case VL53L1_PRESETMODE_LOWPOWER_AUTONOMOUS:
			FDAMaxTimingBudgetUs *= 2;
 8008f94:	69fb      	ldr	r3, [r7, #28]
 8008f96:	005b      	lsls	r3, r3, #1
 8008f98:	61fb      	str	r3, [r7, #28]
			vhv = LOWPOWER_AUTO_VHV_LOOP_DURATION_US;
 8008f9a:	23f5      	movs	r3, #245	; 0xf5
 8008f9c:	623b      	str	r3, [r7, #32]
			VL53L1_get_tuning_parm(Dev,
 8008f9e:	f107 0308 	add.w	r3, r7, #8
 8008fa2:	461a      	mov	r2, r3
 8008fa4:	f248 0136 	movw	r1, #32822	; 0x8036
 8008fa8:	6878      	ldr	r0, [r7, #4]
 8008faa:	f001 ffef 	bl	800af8c <VL53L1_get_tuning_parm>
				VL53L1_TUNINGPARM_LOWPOWERAUTO_VHV_LOOP_BOUND,
				&vhv_loops);
			if (vhv_loops > 0) {
 8008fae:	68bb      	ldr	r3, [r7, #8]
 8008fb0:	2b00      	cmp	r3, #0
 8008fb2:	dd07      	ble.n	8008fc4 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x12c>
				vhv += vhv_loops *
 8008fb4:	68bb      	ldr	r3, [r7, #8]
 8008fb6:	22f5      	movs	r2, #245	; 0xf5
 8008fb8:	fb02 f303 	mul.w	r3, r2, r3
 8008fbc:	461a      	mov	r2, r3
 8008fbe:	6a3b      	ldr	r3, [r7, #32]
 8008fc0:	4413      	add	r3, r2
 8008fc2:	623b      	str	r3, [r7, #32]
					LOWPOWER_AUTO_VHV_LOOP_DURATION_US;
			}
			TimingGuard = LOWPOWER_AUTO_OVERHEAD_BEFORE_A_RANGING +
 8008fc4:	6a3b      	ldr	r3, [r7, #32]
 8008fc6:	f603 53dc 	addw	r3, r3, #3548	; 0xddc
 8008fca:	62bb      	str	r3, [r7, #40]	; 0x28
				LOWPOWER_AUTO_OVERHEAD_BETWEEN_A_B_RANGING +
				vhv;
			divisor = 2;
 8008fcc:	2302      	movs	r3, #2
 8008fce:	627b      	str	r3, [r7, #36]	; 0x24
		break;
 8008fd0:	e002      	b.n	8008fd8 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x140>

		default:
			/* Unsupported mode */
			Status = VL53L1_ERROR_MODE_NOT_SUPPORTED;
 8008fd2:	23f8      	movs	r3, #248	; 0xf8
 8008fd4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}

		if (MeasurementTimingBudgetMicroSeconds <= TimingGuard)
 8008fd8:	683a      	ldr	r2, [r7, #0]
 8008fda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008fdc:	429a      	cmp	r2, r3
 8008fde:	d803      	bhi.n	8008fe8 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x150>
			Status = VL53L1_ERROR_INVALID_PARAMS;
 8008fe0:	23fc      	movs	r3, #252	; 0xfc
 8008fe2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8008fe6:	e003      	b.n	8008ff0 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x158>
		else {
			TimingBudget = (MeasurementTimingBudgetMicroSeconds
					- TimingGuard);
 8008fe8:	683a      	ldr	r2, [r7, #0]
 8008fea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008fec:	1ad3      	subs	r3, r2, r3
			TimingBudget = (MeasurementTimingBudgetMicroSeconds
 8008fee:	617b      	str	r3, [r7, #20]
		}

		if (Status == VL53L1_ERROR_NONE) {
 8008ff0:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8008ff4:	2b00      	cmp	r3, #0
 8008ff6:	d11c      	bne.n	8009032 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x19a>
			if (TimingBudget > FDAMaxTimingBudgetUs)
 8008ff8:	697b      	ldr	r3, [r7, #20]
 8008ffa:	69fa      	ldr	r2, [r7, #28]
 8008ffc:	429a      	cmp	r2, r3
 8008ffe:	d203      	bcs.n	8009008 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x170>
				Status = VL53L1_ERROR_INVALID_PARAMS;
 8009000:	23fc      	movs	r3, #252	; 0xfc
 8009002:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8009006:	e00d      	b.n	8009024 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x18c>
			else {
				TimingBudget /= divisor;
 8009008:	697a      	ldr	r2, [r7, #20]
 800900a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800900c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009010:	617b      	str	r3, [r7, #20]
				Status = VL53L1_set_timeouts_us(
 8009012:	68f9      	ldr	r1, [r7, #12]
 8009014:	693a      	ldr	r2, [r7, #16]
 8009016:	697b      	ldr	r3, [r7, #20]
 8009018:	6878      	ldr	r0, [r7, #4]
 800901a:	f000 ff11 	bl	8009e40 <VL53L1_set_timeouts_us>
 800901e:	4603      	mov	r3, r0
 8009020:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					PhaseCalTimeoutUs,
					MmTimeoutUs,
					TimingBudget);
			}

			if (Status == VL53L1_ERROR_NONE)
 8009024:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8009028:	2b00      	cmp	r3, #0
 800902a:	d102      	bne.n	8009032 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x19a>
				VL53L1DevDataSet(Dev,
 800902c:	697a      	ldr	r2, [r7, #20]
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	611a      	str	r2, [r3, #16]
					LLData.range_config_timeout_us,
					TimingBudget);
		}
	}
	if (Status == VL53L1_ERROR_NONE) {
 8009032:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8009036:	2b00      	cmp	r3, #0
 8009038:	d103      	bne.n	8009042 <VL53L1_SetMeasurementTimingBudgetMicroSeconds+0x1aa>
		VL53L1DevDataSet(Dev,
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	683a      	ldr	r2, [r7, #0]
 800903e:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380
			CurrentParameters.MeasurementTimingBudgetMicroSeconds,
			MeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8009042:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 8009046:	4618      	mov	r0, r3
 8009048:	3730      	adds	r7, #48	; 0x30
 800904a:	46bd      	mov	sp, r7
 800904c:	bd80      	pop	{r7, pc}
 800904e:	bf00      	nop
 8009050:	00086470 	.word	0x00086470
 8009054:	00989680 	.word	0x00989680

08009058 <VL53L1_GetMeasurementTimingBudgetMicroSeconds>:


VL53L1_Error VL53L1_GetMeasurementTimingBudgetMicroSeconds(VL53L1_DEV Dev,
	uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 8009058:	b580      	push	{r7, lr}
 800905a:	b08c      	sub	sp, #48	; 0x30
 800905c:	af00      	add	r7, sp, #0
 800905e:	6078      	str	r0, [r7, #4]
 8009060:	6039      	str	r1, [r7, #0]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8009062:	2300      	movs	r3, #0
 8009064:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint8_t Mm1Enabled = 0;
 8009068:	2300      	movs	r3, #0
 800906a:	76fb      	strb	r3, [r7, #27]
	uint8_t Mm2Enabled = 0;
 800906c:	2300      	movs	r3, #0
 800906e:	76bb      	strb	r3, [r7, #26]
	uint32_t  MmTimeoutUs = 0;
 8009070:	2300      	movs	r3, #0
 8009072:	617b      	str	r3, [r7, #20]
	uint32_t  RangeTimeoutUs = 0;
 8009074:	2300      	movs	r3, #0
 8009076:	613b      	str	r3, [r7, #16]
	uint32_t  MeasTimingBdg = 0;
 8009078:	2300      	movs	r3, #0
 800907a:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t PhaseCalTimeoutUs = 0;
 800907c:	2300      	movs	r3, #0
 800907e:	60fb      	str	r3, [r7, #12]
	uint32_t vhv;
	int32_t vhv_loops;

	LOG_FUNCTION_START("");

	*pMeasurementTimingBudgetMicroSeconds = 0;
 8009080:	683b      	ldr	r3, [r7, #0]
 8009082:	2200      	movs	r2, #0
 8009084:	601a      	str	r2, [r3, #0]

	if (Status == VL53L1_ERROR_NONE)
 8009086:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800908a:	2b00      	cmp	r3, #0
 800908c:	d109      	bne.n	80090a2 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x4a>
		Status = VL53L1_GetSequenceStepEnable(Dev,
 800908e:	f107 031b 	add.w	r3, r7, #27
 8009092:	461a      	mov	r2, r3
 8009094:	2105      	movs	r1, #5
 8009096:	6878      	ldr	r0, [r7, #4]
 8009098:	f000 f9b0 	bl	80093fc <VL53L1_GetSequenceStepEnable>
 800909c:	4603      	mov	r3, r0
 800909e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L1_SEQUENCESTEP_MM1, &Mm1Enabled);

	if (Status == VL53L1_ERROR_NONE)
 80090a2:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80090a6:	2b00      	cmp	r3, #0
 80090a8:	d109      	bne.n	80090be <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x66>
		Status = VL53L1_GetSequenceStepEnable(Dev,
 80090aa:	f107 031a 	add.w	r3, r7, #26
 80090ae:	461a      	mov	r2, r3
 80090b0:	2106      	movs	r1, #6
 80090b2:	6878      	ldr	r0, [r7, #4]
 80090b4:	f000 f9a2 	bl	80093fc <VL53L1_GetSequenceStepEnable>
 80090b8:	4603      	mov	r3, r0
 80090ba:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L1_SEQUENCESTEP_MM2, &Mm2Enabled);

	if (Status == VL53L1_ERROR_NONE)
 80090be:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80090c2:	2b00      	cmp	r3, #0
 80090c4:	d10b      	bne.n	80090de <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x86>
		Status = VL53L1_get_timeouts_us(Dev,
 80090c6:	f107 0310 	add.w	r3, r7, #16
 80090ca:	f107 0214 	add.w	r2, r7, #20
 80090ce:	f107 010c 	add.w	r1, r7, #12
 80090d2:	6878      	ldr	r0, [r7, #4]
 80090d4:	f000 feec 	bl	8009eb0 <VL53L1_get_timeouts_us>
 80090d8:	4603      	mov	r3, r0
 80090da:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			&PhaseCalTimeoutUs,
			&MmTimeoutUs,
			&RangeTimeoutUs);

	if (Status == VL53L1_ERROR_NONE) {
 80090de:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	d156      	bne.n	8009194 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x13c>
		PresetMode = VL53L1DevDataGet(Dev,
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	f893 337c 	ldrb.w	r3, [r3, #892]	; 0x37c
 80090ec:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
				CurrentParameters.PresetMode);

		switch (PresetMode) {
 80090f0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80090f4:	2b08      	cmp	r3, #8
 80090f6:	d02a      	beq.n	800914e <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0xf6>
 80090f8:	2b08      	cmp	r3, #8
 80090fa:	dc47      	bgt.n	800918c <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x134>
 80090fc:	2b03      	cmp	r3, #3
 80090fe:	d012      	beq.n	8009126 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0xce>
 8009100:	2b04      	cmp	r3, #4
 8009102:	d143      	bne.n	800918c <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x134>
		case VL53L1_PRESETMODE_LITE_RANGING:
			if ((Mm1Enabled == 1) || (Mm2Enabled == 1))
 8009104:	7efb      	ldrb	r3, [r7, #27]
 8009106:	2b01      	cmp	r3, #1
 8009108:	d002      	beq.n	8009110 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0xb8>
 800910a:	7ebb      	ldrb	r3, [r7, #26]
 800910c:	2b01      	cmp	r3, #1
 800910e:	d105      	bne.n	800911c <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0xc4>
				MeasTimingBdg = RangeTimeoutUs + 5000;
 8009110:	693b      	ldr	r3, [r7, #16]
 8009112:	f503 539c 	add.w	r3, r3, #4992	; 0x1380
 8009116:	3308      	adds	r3, #8
 8009118:	62bb      	str	r3, [r7, #40]	; 0x28
			else
				MeasTimingBdg = RangeTimeoutUs + 1000;

		break;
 800911a:	e03c      	b.n	8009196 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x13e>
				MeasTimingBdg = RangeTimeoutUs + 1000;
 800911c:	693b      	ldr	r3, [r7, #16]
 800911e:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8009122:	62bb      	str	r3, [r7, #40]	; 0x28
		break;
 8009124:	e037      	b.n	8009196 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x13e>

		case VL53L1_PRESETMODE_AUTONOMOUS:
			if ((Mm1Enabled == 1) || (Mm2Enabled == 1))
 8009126:	7efb      	ldrb	r3, [r7, #27]
 8009128:	2b01      	cmp	r3, #1
 800912a:	d002      	beq.n	8009132 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0xda>
 800912c:	7ebb      	ldrb	r3, [r7, #26]
 800912e:	2b01      	cmp	r3, #1
 8009130:	d106      	bne.n	8009140 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0xe8>
				MeasTimingBdg = 2 * RangeTimeoutUs + 26600;
 8009132:	693b      	ldr	r3, [r7, #16]
 8009134:	f503 534f 	add.w	r3, r3, #13248	; 0x33c0
 8009138:	3334      	adds	r3, #52	; 0x34
 800913a:	005b      	lsls	r3, r3, #1
 800913c:	62bb      	str	r3, [r7, #40]	; 0x28
			else
				MeasTimingBdg = 2 * RangeTimeoutUs + 21600;

		break;
 800913e:	e02a      	b.n	8009196 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x13e>
				MeasTimingBdg = 2 * RangeTimeoutUs + 21600;
 8009140:	693b      	ldr	r3, [r7, #16]
 8009142:	f503 5328 	add.w	r3, r3, #10752	; 0x2a00
 8009146:	3330      	adds	r3, #48	; 0x30
 8009148:	005b      	lsls	r3, r3, #1
 800914a:	62bb      	str	r3, [r7, #40]	; 0x28
		break;
 800914c:	e023      	b.n	8009196 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x13e>

		case VL53L1_PRESETMODE_LOWPOWER_AUTONOMOUS:
			vhv = LOWPOWER_AUTO_VHV_LOOP_DURATION_US;
 800914e:	23f5      	movs	r3, #245	; 0xf5
 8009150:	627b      	str	r3, [r7, #36]	; 0x24
			VL53L1_get_tuning_parm(Dev,
 8009152:	f107 0308 	add.w	r3, r7, #8
 8009156:	461a      	mov	r2, r3
 8009158:	f248 0136 	movw	r1, #32822	; 0x8036
 800915c:	6878      	ldr	r0, [r7, #4]
 800915e:	f001 ff15 	bl	800af8c <VL53L1_get_tuning_parm>
				VL53L1_TUNINGPARM_LOWPOWERAUTO_VHV_LOOP_BOUND,
				&vhv_loops);
			if (vhv_loops > 0) {
 8009162:	68bb      	ldr	r3, [r7, #8]
 8009164:	2b00      	cmp	r3, #0
 8009166:	dd07      	ble.n	8009178 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x120>
				vhv += vhv_loops *
 8009168:	68bb      	ldr	r3, [r7, #8]
 800916a:	22f5      	movs	r2, #245	; 0xf5
 800916c:	fb02 f303 	mul.w	r3, r2, r3
 8009170:	461a      	mov	r2, r3
 8009172:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009174:	4413      	add	r3, r2
 8009176:	627b      	str	r3, [r7, #36]	; 0x24
					LOWPOWER_AUTO_VHV_LOOP_DURATION_US;
			}
			TimingGuard = LOWPOWER_AUTO_OVERHEAD_BEFORE_A_RANGING +
 8009178:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800917a:	f603 53dc 	addw	r3, r3, #3548	; 0xddc
 800917e:	61fb      	str	r3, [r7, #28]
				LOWPOWER_AUTO_OVERHEAD_BETWEEN_A_B_RANGING +
				vhv;
			MeasTimingBdg = 2 * RangeTimeoutUs + TimingGuard;
 8009180:	693b      	ldr	r3, [r7, #16]
 8009182:	005b      	lsls	r3, r3, #1
 8009184:	69fa      	ldr	r2, [r7, #28]
 8009186:	4413      	add	r3, r2
 8009188:	62bb      	str	r3, [r7, #40]	; 0x28
		break;
 800918a:	e004      	b.n	8009196 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x13e>

		default:
			/* Unsupported mode */
			Status = VL53L1_ERROR_MODE_NOT_SUPPORTED;
 800918c:	23f8      	movs	r3, #248	; 0xf8
 800918e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8009192:	e000      	b.n	8009196 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x13e>
		}
	}
 8009194:	bf00      	nop
	if (Status == VL53L1_ERROR_NONE)
 8009196:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800919a:	2b00      	cmp	r3, #0
 800919c:	d102      	bne.n	80091a4 <VL53L1_GetMeasurementTimingBudgetMicroSeconds+0x14c>
		*pMeasurementTimingBudgetMicroSeconds = MeasTimingBdg;
 800919e:	683b      	ldr	r3, [r7, #0]
 80091a0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80091a2:	601a      	str	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 80091a4:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 80091a8:	4618      	mov	r0, r3
 80091aa:	3730      	adds	r7, #48	; 0x30
 80091ac:	46bd      	mov	sp, r7
 80091ae:	bd80      	pop	{r7, pc}

080091b0 <VL53L1_SetInterMeasurementPeriodMilliSeconds>:



VL53L1_Error VL53L1_SetInterMeasurementPeriodMilliSeconds(VL53L1_DEV Dev,
	uint32_t InterMeasurementPeriodMilliSeconds)
{
 80091b0:	b580      	push	{r7, lr}
 80091b2:	b084      	sub	sp, #16
 80091b4:	af00      	add	r7, sp, #0
 80091b6:	6078      	str	r0, [r7, #4]
 80091b8:	6039      	str	r1, [r7, #0]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 80091ba:	2300      	movs	r3, #0
 80091bc:	73fb      	strb	r3, [r7, #15]
	uint32_t adjustedIMP;

	LOG_FUNCTION_START("");

	/* Fix for Ticket 468205 actual measurement period shorter than set */
	adjustedIMP = InterMeasurementPeriodMilliSeconds;
 80091be:	683b      	ldr	r3, [r7, #0]
 80091c0:	60bb      	str	r3, [r7, #8]
	adjustedIMP += (adjustedIMP * 64) / 1000;
 80091c2:	68bb      	ldr	r3, [r7, #8]
 80091c4:	019b      	lsls	r3, r3, #6
 80091c6:	4a09      	ldr	r2, [pc, #36]	; (80091ec <VL53L1_SetInterMeasurementPeriodMilliSeconds+0x3c>)
 80091c8:	fba2 2303 	umull	r2, r3, r2, r3
 80091cc:	099b      	lsrs	r3, r3, #6
 80091ce:	68ba      	ldr	r2, [r7, #8]
 80091d0:	4413      	add	r3, r2
 80091d2:	60bb      	str	r3, [r7, #8]
	/* End of fix for Ticket 468205 */
	Status = VL53L1_set_inter_measurement_period_ms(Dev,
 80091d4:	68b9      	ldr	r1, [r7, #8]
 80091d6:	6878      	ldr	r0, [r7, #4]
 80091d8:	f000 fde5 	bl	8009da6 <VL53L1_set_inter_measurement_period_ms>
 80091dc:	4603      	mov	r3, r0
 80091de:	73fb      	strb	r3, [r7, #15]
			adjustedIMP);

	LOG_FUNCTION_END(Status);
	return Status;
 80091e0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80091e4:	4618      	mov	r0, r3
 80091e6:	3710      	adds	r7, #16
 80091e8:	46bd      	mov	sp, r7
 80091ea:	bd80      	pop	{r7, pc}
 80091ec:	10624dd3 	.word	0x10624dd3

080091f0 <VL53L1_GetInterMeasurementPeriodMilliSeconds>:

VL53L1_Error VL53L1_GetInterMeasurementPeriodMilliSeconds(VL53L1_DEV Dev,
	uint32_t *pInterMeasurementPeriodMilliSeconds)
{
 80091f0:	b580      	push	{r7, lr}
 80091f2:	b084      	sub	sp, #16
 80091f4:	af00      	add	r7, sp, #0
 80091f6:	6078      	str	r0, [r7, #4]
 80091f8:	6039      	str	r1, [r7, #0]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 80091fa:	2300      	movs	r3, #0
 80091fc:	73fb      	strb	r3, [r7, #15]
	uint32_t adjustedIMP;

	LOG_FUNCTION_START("");

	Status = VL53L1_get_inter_measurement_period_ms(Dev, &adjustedIMP);
 80091fe:	f107 0308 	add.w	r3, r7, #8
 8009202:	4619      	mov	r1, r3
 8009204:	6878      	ldr	r0, [r7, #4]
 8009206:	f000 fdf6 	bl	8009df6 <VL53L1_get_inter_measurement_period_ms>
 800920a:	4603      	mov	r3, r0
 800920c:	73fb      	strb	r3, [r7, #15]
	/* Fix for Ticket 468205 actual measurement period shorter than set */
	adjustedIMP -= (adjustedIMP * 64) / 1000;
 800920e:	68ba      	ldr	r2, [r7, #8]
 8009210:	68bb      	ldr	r3, [r7, #8]
 8009212:	019b      	lsls	r3, r3, #6
 8009214:	4907      	ldr	r1, [pc, #28]	; (8009234 <VL53L1_GetInterMeasurementPeriodMilliSeconds+0x44>)
 8009216:	fba1 1303 	umull	r1, r3, r1, r3
 800921a:	099b      	lsrs	r3, r3, #6
 800921c:	1ad3      	subs	r3, r2, r3
 800921e:	60bb      	str	r3, [r7, #8]
	*pInterMeasurementPeriodMilliSeconds = adjustedIMP;
 8009220:	68ba      	ldr	r2, [r7, #8]
 8009222:	683b      	ldr	r3, [r7, #0]
 8009224:	601a      	str	r2, [r3, #0]
	/* End of fix for Ticket 468205 */

	LOG_FUNCTION_END(Status);
	return Status;
 8009226:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800922a:	4618      	mov	r0, r3
 800922c:	3710      	adds	r7, #16
 800922e:	46bd      	mov	sp, r7
 8009230:	bd80      	pop	{r7, pc}
 8009232:	bf00      	nop
 8009234:	10624dd3 	.word	0x10624dd3

08009238 <SetLimitValue>:
	return Status;
}

static VL53L1_Error SetLimitValue(VL53L1_DEV Dev, uint16_t LimitCheckId,
		FixPoint1616_t value)
{
 8009238:	b580      	push	{r7, lr}
 800923a:	b086      	sub	sp, #24
 800923c:	af00      	add	r7, sp, #0
 800923e:	60f8      	str	r0, [r7, #12]
 8009240:	460b      	mov	r3, r1
 8009242:	607a      	str	r2, [r7, #4]
 8009244:	817b      	strh	r3, [r7, #10]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8009246:	2300      	movs	r3, #0
 8009248:	75fb      	strb	r3, [r7, #23]
	uint16_t tmpuint16; /* temporary variable */

	LOG_FUNCTION_START("");

	switch (LimitCheckId) {
 800924a:	897b      	ldrh	r3, [r7, #10]
 800924c:	2b00      	cmp	r3, #0
 800924e:	d002      	beq.n	8009256 <SetLimitValue+0x1e>
 8009250:	2b01      	cmp	r3, #1
 8009252:	d009      	beq.n	8009268 <SetLimitValue+0x30>
 8009254:	e011      	b.n	800927a <SetLimitValue+0x42>
	case VL53L1_CHECKENABLE_SIGMA_FINAL_RANGE:
		tmpuint16 = VL53L1_FIXPOINT1616TOFIXPOINT142(value);
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	0b9b      	lsrs	r3, r3, #14
 800925a:	82bb      	strh	r3, [r7, #20]
		VL53L1_set_lite_sigma_threshold(Dev, tmpuint16);
 800925c:	8abb      	ldrh	r3, [r7, #20]
 800925e:	4619      	mov	r1, r3
 8009260:	68f8      	ldr	r0, [r7, #12]
 8009262:	f001 f974 	bl	800a54e <VL53L1_set_lite_sigma_threshold>
		break;
 8009266:	e00a      	b.n	800927e <SetLimitValue+0x46>
	case VL53L1_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:
		tmpuint16 = VL53L1_FIXPOINT1616TOFIXPOINT97(value);
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	0a5b      	lsrs	r3, r3, #9
 800926c:	82bb      	strh	r3, [r7, #20]
		VL53L1_set_lite_min_count_rate(Dev, tmpuint16);
 800926e:	8abb      	ldrh	r3, [r7, #20]
 8009270:	4619      	mov	r1, r3
 8009272:	68f8      	ldr	r0, [r7, #12]
 8009274:	f001 f995 	bl	800a5a2 <VL53L1_set_lite_min_count_rate>
		break;
 8009278:	e001      	b.n	800927e <SetLimitValue+0x46>
	default:
		Status = VL53L1_ERROR_INVALID_PARAMS;
 800927a:	23fc      	movs	r3, #252	; 0xfc
 800927c:	75fb      	strb	r3, [r7, #23]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800927e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009282:	4618      	mov	r0, r3
 8009284:	3718      	adds	r7, #24
 8009286:	46bd      	mov	sp, r7
 8009288:	bd80      	pop	{r7, pc}

0800928a <VL53L1_SetLimitCheckEnable>:


VL53L1_Error VL53L1_SetLimitCheckEnable(VL53L1_DEV Dev, uint16_t LimitCheckId,
	uint8_t LimitCheckEnable)
{
 800928a:	b580      	push	{r7, lr}
 800928c:	b084      	sub	sp, #16
 800928e:	af00      	add	r7, sp, #0
 8009290:	6078      	str	r0, [r7, #4]
 8009292:	460b      	mov	r3, r1
 8009294:	807b      	strh	r3, [r7, #2]
 8009296:	4613      	mov	r3, r2
 8009298:	707b      	strb	r3, [r7, #1]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800929a:	2300      	movs	r3, #0
 800929c:	73fb      	strb	r3, [r7, #15]
	FixPoint1616_t TempFix1616 = 0;
 800929e:	2300      	movs	r3, #0
 80092a0:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");


	if (LimitCheckId >= VL53L1_CHECKENABLE_NUMBER_OF_CHECKS) {
 80092a2:	887b      	ldrh	r3, [r7, #2]
 80092a4:	2b01      	cmp	r3, #1
 80092a6:	d902      	bls.n	80092ae <VL53L1_SetLimitCheckEnable+0x24>
		Status = VL53L1_ERROR_INVALID_PARAMS;
 80092a8:	23fc      	movs	r3, #252	; 0xfc
 80092aa:	73fb      	strb	r3, [r7, #15]
 80092ac:	e014      	b.n	80092d8 <VL53L1_SetLimitCheckEnable+0x4e>
	} else {
		/* TempFix1616 contains either 0 or the limit value */
		if (LimitCheckEnable == 0)
 80092ae:	787b      	ldrb	r3, [r7, #1]
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	d102      	bne.n	80092ba <VL53L1_SetLimitCheckEnable+0x30>
			TempFix1616 = 0;
 80092b4:	2300      	movs	r3, #0
 80092b6:	60bb      	str	r3, [r7, #8]
 80092b8:	e006      	b.n	80092c8 <VL53L1_SetLimitCheckEnable+0x3e>
		else
			VL53L1_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80092ba:	887b      	ldrh	r3, [r7, #2]
 80092bc:	687a      	ldr	r2, [r7, #4]
 80092be:	33e0      	adds	r3, #224	; 0xe0
 80092c0:	009b      	lsls	r3, r3, #2
 80092c2:	4413      	add	r3, r2
 80092c4:	689b      	ldr	r3, [r3, #8]
 80092c6:	60bb      	str	r3, [r7, #8]
				LimitCheckId, TempFix1616);

		Status = SetLimitValue(Dev, LimitCheckId, TempFix1616);
 80092c8:	887b      	ldrh	r3, [r7, #2]
 80092ca:	68ba      	ldr	r2, [r7, #8]
 80092cc:	4619      	mov	r1, r3
 80092ce:	6878      	ldr	r0, [r7, #4]
 80092d0:	f7ff ffb2 	bl	8009238 <SetLimitValue>
 80092d4:	4603      	mov	r3, r0
 80092d6:	73fb      	strb	r3, [r7, #15]
	}

	if (Status == VL53L1_ERROR_NONE)
 80092d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80092dc:	2b00      	cmp	r3, #0
 80092de:	d10c      	bne.n	80092fa <VL53L1_SetLimitCheckEnable+0x70>
		VL53L1_SETARRAYPARAMETERFIELD(Dev,
 80092e0:	787b      	ldrb	r3, [r7, #1]
 80092e2:	2b00      	cmp	r3, #0
 80092e4:	bf14      	ite	ne
 80092e6:	2301      	movne	r3, #1
 80092e8:	2300      	moveq	r3, #0
 80092ea:	b2da      	uxtb	r2, r3
 80092ec:	887b      	ldrh	r3, [r7, #2]
 80092ee:	4611      	mov	r1, r2
 80092f0:	687a      	ldr	r2, [r7, #4]
 80092f2:	4413      	add	r3, r2
 80092f4:	460a      	mov	r2, r1
 80092f6:	f883 2384 	strb.w	r2, [r3, #900]	; 0x384
			((LimitCheckEnable == 0) ? 0 : 1));



	LOG_FUNCTION_END(Status);
	return Status;
 80092fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80092fe:	4618      	mov	r0, r3
 8009300:	3710      	adds	r7, #16
 8009302:	46bd      	mov	sp, r7
 8009304:	bd80      	pop	{r7, pc}

08009306 <VL53L1_GetLimitCheckEnable>:

VL53L1_Error VL53L1_GetLimitCheckEnable(VL53L1_DEV Dev, uint16_t LimitCheckId,
	uint8_t *pLimitCheckEnable)
{
 8009306:	b480      	push	{r7}
 8009308:	b087      	sub	sp, #28
 800930a:	af00      	add	r7, sp, #0
 800930c:	60f8      	str	r0, [r7, #12]
 800930e:	460b      	mov	r3, r1
 8009310:	607a      	str	r2, [r7, #4]
 8009312:	817b      	strh	r3, [r7, #10]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8009314:	2300      	movs	r3, #0
 8009316:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L1_CHECKENABLE_NUMBER_OF_CHECKS) {
 8009318:	897b      	ldrh	r3, [r7, #10]
 800931a:	2b01      	cmp	r3, #1
 800931c:	d905      	bls.n	800932a <VL53L1_GetLimitCheckEnable+0x24>
		Status = VL53L1_ERROR_INVALID_PARAMS;
 800931e:	23fc      	movs	r3, #252	; 0xfc
 8009320:	75fb      	strb	r3, [r7, #23]
		*pLimitCheckEnable = 0;
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	2200      	movs	r2, #0
 8009326:	701a      	strb	r2, [r3, #0]
 8009328:	e008      	b.n	800933c <VL53L1_GetLimitCheckEnable+0x36>
	} else {
		VL53L1_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 800932a:	897b      	ldrh	r3, [r7, #10]
 800932c:	68fa      	ldr	r2, [r7, #12]
 800932e:	4413      	add	r3, r2
 8009330:	f893 3384 	ldrb.w	r3, [r3, #900]	; 0x384
 8009334:	75bb      	strb	r3, [r7, #22]
			LimitCheckId, Temp8);
		*pLimitCheckEnable = Temp8;
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	7dba      	ldrb	r2, [r7, #22]
 800933a:	701a      	strb	r2, [r3, #0]
	}


	LOG_FUNCTION_END(Status);
	return Status;
 800933c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009340:	4618      	mov	r0, r3
 8009342:	371c      	adds	r7, #28
 8009344:	46bd      	mov	sp, r7
 8009346:	bc80      	pop	{r7}
 8009348:	4770      	bx	lr

0800934a <VL53L1_GetLimitCheckValue>:
	return Status;
}

VL53L1_Error VL53L1_GetLimitCheckValue(VL53L1_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t *pLimitCheckValue)
{
 800934a:	b580      	push	{r7, lr}
 800934c:	b088      	sub	sp, #32
 800934e:	af00      	add	r7, sp, #0
 8009350:	60f8      	str	r0, [r7, #12]
 8009352:	460b      	mov	r3, r1
 8009354:	607a      	str	r2, [r7, #4]
 8009356:	817b      	strh	r3, [r7, #10]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8009358:	2300      	movs	r3, #0
 800935a:	77fb      	strb	r3, [r7, #31]
	uint16_t MinCountRate;
	FixPoint1616_t TempFix1616 = 0;
 800935c:	2300      	movs	r3, #0
 800935e:	61bb      	str	r3, [r7, #24]
	uint16_t SigmaThresh;

	LOG_FUNCTION_START("");

	switch (LimitCheckId) {
 8009360:	897b      	ldrh	r3, [r7, #10]
 8009362:	2b00      	cmp	r3, #0
 8009364:	d002      	beq.n	800936c <VL53L1_GetLimitCheckValue+0x22>
 8009366:	2b01      	cmp	r3, #1
 8009368:	d00c      	beq.n	8009384 <VL53L1_GetLimitCheckValue+0x3a>
 800936a:	e017      	b.n	800939c <VL53L1_GetLimitCheckValue+0x52>
	case VL53L1_CHECKENABLE_SIGMA_FINAL_RANGE:
		Status = VL53L1_get_lite_sigma_threshold(Dev, &SigmaThresh);
 800936c:	f107 0314 	add.w	r3, r7, #20
 8009370:	4619      	mov	r1, r3
 8009372:	68f8      	ldr	r0, [r7, #12]
 8009374:	f001 f8d6 	bl	800a524 <VL53L1_get_lite_sigma_threshold>
 8009378:	4603      	mov	r3, r0
 800937a:	77fb      	strb	r3, [r7, #31]
		TempFix1616 = VL53L1_FIXPOINT142TOFIXPOINT1616(SigmaThresh);
 800937c:	8abb      	ldrh	r3, [r7, #20]
 800937e:	039b      	lsls	r3, r3, #14
 8009380:	61bb      	str	r3, [r7, #24]
		break;
 8009382:	e00d      	b.n	80093a0 <VL53L1_GetLimitCheckValue+0x56>
	case VL53L1_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:
		Status = VL53L1_get_lite_min_count_rate(Dev, &MinCountRate);
 8009384:	f107 0316 	add.w	r3, r7, #22
 8009388:	4619      	mov	r1, r3
 800938a:	68f8      	ldr	r0, [r7, #12]
 800938c:	f001 f8f4 	bl	800a578 <VL53L1_get_lite_min_count_rate>
 8009390:	4603      	mov	r3, r0
 8009392:	77fb      	strb	r3, [r7, #31]
		TempFix1616 = VL53L1_FIXPOINT97TOFIXPOINT1616(MinCountRate);
 8009394:	8afb      	ldrh	r3, [r7, #22]
 8009396:	025b      	lsls	r3, r3, #9
 8009398:	61bb      	str	r3, [r7, #24]
		break;
 800939a:	e001      	b.n	80093a0 <VL53L1_GetLimitCheckValue+0x56>
	default:
		Status = VL53L1_ERROR_INVALID_PARAMS;
 800939c:	23fc      	movs	r3, #252	; 0xfc
 800939e:	77fb      	strb	r3, [r7, #31]
	}

	if (Status == VL53L1_ERROR_NONE) {
 80093a0:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80093a4:	2b00      	cmp	r3, #0
 80093a6:	d123      	bne.n	80093f0 <VL53L1_GetLimitCheckValue+0xa6>

		if (TempFix1616 == 0) {
 80093a8:	69bb      	ldr	r3, [r7, #24]
 80093aa:	2b00      	cmp	r3, #0
 80093ac:	d110      	bne.n	80093d0 <VL53L1_GetLimitCheckValue+0x86>
			/* disabled: return value from memory */
			VL53L1_GETARRAYPARAMETERFIELD(Dev,
 80093ae:	897b      	ldrh	r3, [r7, #10]
 80093b0:	68fa      	ldr	r2, [r7, #12]
 80093b2:	33e0      	adds	r3, #224	; 0xe0
 80093b4:	009b      	lsls	r3, r3, #2
 80093b6:	4413      	add	r3, r2
 80093b8:	689b      	ldr	r3, [r3, #8]
 80093ba:	61bb      	str	r3, [r7, #24]
				LimitChecksValue, LimitCheckId,
				TempFix1616);
			*pLimitCheckValue = TempFix1616;
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	69ba      	ldr	r2, [r7, #24]
 80093c0:	601a      	str	r2, [r3, #0]
			VL53L1_SETARRAYPARAMETERFIELD(Dev,
 80093c2:	897b      	ldrh	r3, [r7, #10]
 80093c4:	68fa      	ldr	r2, [r7, #12]
 80093c6:	4413      	add	r3, r2
 80093c8:	2200      	movs	r2, #0
 80093ca:	f883 2384 	strb.w	r2, [r3, #900]	; 0x384
 80093ce:	e00f      	b.n	80093f0 <VL53L1_GetLimitCheckValue+0xa6>
				LimitChecksEnable, LimitCheckId, 0);
		} else {
			*pLimitCheckValue = TempFix1616;
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	69ba      	ldr	r2, [r7, #24]
 80093d4:	601a      	str	r2, [r3, #0]
			VL53L1_SETARRAYPARAMETERFIELD(Dev,
 80093d6:	897b      	ldrh	r3, [r7, #10]
 80093d8:	68fa      	ldr	r2, [r7, #12]
 80093da:	33e0      	adds	r3, #224	; 0xe0
 80093dc:	009b      	lsls	r3, r3, #2
 80093de:	4413      	add	r3, r2
 80093e0:	69ba      	ldr	r2, [r7, #24]
 80093e2:	609a      	str	r2, [r3, #8]
				LimitChecksValue, LimitCheckId,
				TempFix1616);
			VL53L1_SETARRAYPARAMETERFIELD(Dev,
 80093e4:	897b      	ldrh	r3, [r7, #10]
 80093e6:	68fa      	ldr	r2, [r7, #12]
 80093e8:	4413      	add	r3, r2
 80093ea:	2201      	movs	r2, #1
 80093ec:	f883 2384 	strb.w	r2, [r3, #900]	; 0x384
				LimitChecksEnable, LimitCheckId, 1);
		}
	}
	LOG_FUNCTION_END(Status);
	return Status;
 80093f0:	f997 301f 	ldrsb.w	r3, [r7, #31]

}
 80093f4:	4618      	mov	r0, r3
 80093f6:	3720      	adds	r7, #32
 80093f8:	46bd      	mov	sp, r7
 80093fa:	bd80      	pop	{r7, pc}

080093fc <VL53L1_GetSequenceStepEnable>:
}


VL53L1_Error VL53L1_GetSequenceStepEnable(VL53L1_DEV Dev,
	VL53L1_SequenceStepId SequenceStepId, uint8_t *pSequenceStepEnabled)
{
 80093fc:	b580      	push	{r7, lr}
 80093fe:	b086      	sub	sp, #24
 8009400:	af00      	add	r7, sp, #0
 8009402:	60f8      	str	r0, [r7, #12]
 8009404:	460b      	mov	r3, r1
 8009406:	607a      	str	r2, [r7, #4]
 8009408:	72fb      	strb	r3, [r7, #11]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800940a:	2300      	movs	r3, #0
 800940c:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	Status = VL53L1_get_sequence_config_bit(Dev,
 800940e:	7afb      	ldrb	r3, [r7, #11]
 8009410:	687a      	ldr	r2, [r7, #4]
 8009412:	4619      	mov	r1, r3
 8009414:	68f8      	ldr	r0, [r7, #12]
 8009416:	f000 fdb6 	bl	8009f86 <VL53L1_get_sequence_config_bit>
 800941a:	4603      	mov	r3, r0
 800941c:	75fb      	strb	r3, [r7, #23]
		(VL53L1_DeviceSequenceConfig)SequenceStepId,
		pSequenceStepEnabled);

	LOG_FUNCTION_END(Status);
	return Status;
 800941e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009422:	4618      	mov	r0, r3
 8009424:	3718      	adds	r7, #24
 8009426:	46bd      	mov	sp, r7
 8009428:	bd80      	pop	{r7, pc}
	...

0800942c <VL53L1_StartMeasurement>:
/* Group PAL Measurement Functions */



VL53L1_Error VL53L1_StartMeasurement(VL53L1_DEV Dev)
{
 800942c:	b580      	push	{r7, lr}
 800942e:	b086      	sub	sp, #24
 8009430:	af00      	add	r7, sp, #0
 8009432:	6078      	str	r0, [r7, #4]
#define TIMED_MODE_TIMING_GUARD_MILLISECONDS 4
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8009434:	2300      	movs	r3, #0
 8009436:	75fb      	strb	r3, [r7, #23]
	uint32_t MTBus, IMPms;


	LOG_FUNCTION_START("");

	DeviceMeasurementMode = VL53L1DevDataGet(Dev, LLData.measurement_mode);
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	789b      	ldrb	r3, [r3, #2]
 800943c:	75bb      	strb	r3, [r7, #22]
	if (DeviceMeasurementMode != VL53L1_DEVICEMEASUREMENTMODE_TIMED)
 800943e:	7dbb      	ldrb	r3, [r7, #22]
 8009440:	2b40      	cmp	r3, #64	; 0x40
 8009442:	d002      	beq.n	800944a <VL53L1_StartMeasurement+0x1e>
		VL53L1_LoadPatch(Dev);
 8009444:	6878      	ldr	r0, [r7, #4]
 8009446:	f000 fa69 	bl	800991c <VL53L1_LoadPatch>
	CurrPalState = VL53L1DevDataGet(Dev, PalState);
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	f893 3378 	ldrb.w	r3, [r3, #888]	; 0x378
 8009450:	757b      	strb	r3, [r7, #21]
	switch (CurrPalState) {
 8009452:	7d7b      	ldrb	r3, [r7, #21]
 8009454:	2b63      	cmp	r3, #99	; 0x63
 8009456:	dc12      	bgt.n	800947e <VL53L1_StartMeasurement+0x52>
 8009458:	2b62      	cmp	r3, #98	; 0x62
 800945a:	da0d      	bge.n	8009478 <VL53L1_StartMeasurement+0x4c>
 800945c:	2b05      	cmp	r3, #5
 800945e:	dc0e      	bgt.n	800947e <VL53L1_StartMeasurement+0x52>
 8009460:	2b04      	cmp	r3, #4
 8009462:	da09      	bge.n	8009478 <VL53L1_StartMeasurement+0x4c>
 8009464:	2b02      	cmp	r3, #2
 8009466:	dc02      	bgt.n	800946e <VL53L1_StartMeasurement+0x42>
 8009468:	2b00      	cmp	r3, #0
 800946a:	da05      	bge.n	8009478 <VL53L1_StartMeasurement+0x4c>
 800946c:	e007      	b.n	800947e <VL53L1_StartMeasurement+0x52>
 800946e:	2b03      	cmp	r3, #3
 8009470:	d105      	bne.n	800947e <VL53L1_StartMeasurement+0x52>
	case VL53L1_STATE_IDLE:
		Status = VL53L1_ERROR_NONE;
 8009472:	2300      	movs	r3, #0
 8009474:	75fb      	strb	r3, [r7, #23]
		break;
 8009476:	e004      	b.n	8009482 <VL53L1_StartMeasurement+0x56>
	case VL53L1_STATE_STANDBY:
	case VL53L1_STATE_RUNNING:
	case VL53L1_STATE_RESET:
	case VL53L1_STATE_UNKNOWN:
	case VL53L1_STATE_ERROR:
		Status = VL53L1_ERROR_INVALID_COMMAND;
 8009478:	23f2      	movs	r3, #242	; 0xf2
 800947a:	75fb      	strb	r3, [r7, #23]
		break;
 800947c:	e001      	b.n	8009482 <VL53L1_StartMeasurement+0x56>
	default:
		Status = VL53L1_ERROR_UNDEFINED;
 800947e:	23fd      	movs	r3, #253	; 0xfd
 8009480:	75fb      	strb	r3, [r7, #23]
	}

	/* Check timing configuration between timing budget and
	 * inter measurement period */
	if ((Status == VL53L1_ERROR_NONE) &&
 8009482:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009486:	2b00      	cmp	r3, #0
 8009488:	d11f      	bne.n	80094ca <VL53L1_StartMeasurement+0x9e>
 800948a:	7dbb      	ldrb	r3, [r7, #22]
 800948c:	2b40      	cmp	r3, #64	; 0x40
 800948e:	d11c      	bne.n	80094ca <VL53L1_StartMeasurement+0x9e>
		(DeviceMeasurementMode == VL53L1_DEVICEMEASUREMENTMODE_TIMED)) {
		lStatus = VL53L1_GetMeasurementTimingBudgetMicroSeconds(Dev,
 8009490:	f107 0310 	add.w	r3, r7, #16
 8009494:	4619      	mov	r1, r3
 8009496:	6878      	ldr	r0, [r7, #4]
 8009498:	f7ff fdde 	bl	8009058 <VL53L1_GetMeasurementTimingBudgetMicroSeconds>
 800949c:	4603      	mov	r3, r0
 800949e:	753b      	strb	r3, [r7, #20]
				&MTBus);
		/* convert timing budget in ms */
		MTBus /= 1000;
 80094a0:	693b      	ldr	r3, [r7, #16]
 80094a2:	4a17      	ldr	r2, [pc, #92]	; (8009500 <VL53L1_StartMeasurement+0xd4>)
 80094a4:	fba2 2303 	umull	r2, r3, r2, r3
 80094a8:	099b      	lsrs	r3, r3, #6
 80094aa:	613b      	str	r3, [r7, #16]
		lStatus = VL53L1_GetInterMeasurementPeriodMilliSeconds(Dev,
 80094ac:	f107 030c 	add.w	r3, r7, #12
 80094b0:	4619      	mov	r1, r3
 80094b2:	6878      	ldr	r0, [r7, #4]
 80094b4:	f7ff fe9c 	bl	80091f0 <VL53L1_GetInterMeasurementPeriodMilliSeconds>
 80094b8:	4603      	mov	r3, r0
 80094ba:	753b      	strb	r3, [r7, #20]
				&IMPms);
		/* trick to get rid of compiler "set but not used" warning */
		SUPPRESS_UNUSED_WARNING(lStatus);
		if (IMPms < MTBus + TIMED_MODE_TIMING_GUARD_MILLISECONDS)
 80094bc:	693b      	ldr	r3, [r7, #16]
 80094be:	1d1a      	adds	r2, r3, #4
 80094c0:	68fb      	ldr	r3, [r7, #12]
 80094c2:	429a      	cmp	r2, r3
 80094c4:	d901      	bls.n	80094ca <VL53L1_StartMeasurement+0x9e>
			Status = VL53L1_ERROR_INVALID_PARAMS;
 80094c6:	23fc      	movs	r3, #252	; 0xfc
 80094c8:	75fb      	strb	r3, [r7, #23]
	}

	if (Status == VL53L1_ERROR_NONE)
 80094ca:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	d107      	bne.n	80094e2 <VL53L1_StartMeasurement+0xb6>
		Status = VL53L1_init_and_start_range(
 80094d2:	7dbb      	ldrb	r3, [r7, #22]
 80094d4:	2206      	movs	r2, #6
 80094d6:	4619      	mov	r1, r3
 80094d8:	6878      	ldr	r0, [r7, #4]
 80094da:	f001 f897 	bl	800a60c <VL53L1_init_and_start_range>
 80094de:	4603      	mov	r3, r0
 80094e0:	75fb      	strb	r3, [r7, #23]
				Dev,
				DeviceMeasurementMode,
				VL53L1_DEVICECONFIGLEVEL_FULL);

	/* Set PAL State to Running */
	if (Status == VL53L1_ERROR_NONE)
 80094e2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	d103      	bne.n	80094f2 <VL53L1_StartMeasurement+0xc6>
		VL53L1DevDataSet(Dev, PalState, VL53L1_STATE_RUNNING);
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	2204      	movs	r2, #4
 80094ee:	f883 2378 	strb.w	r2, [r3, #888]	; 0x378


	LOG_FUNCTION_END(Status);
	return Status;
 80094f2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80094f6:	4618      	mov	r0, r3
 80094f8:	3718      	adds	r7, #24
 80094fa:	46bd      	mov	sp, r7
 80094fc:	bd80      	pop	{r7, pc}
 80094fe:	bf00      	nop
 8009500:	10624dd3 	.word	0x10624dd3

08009504 <VL53L1_ClearInterruptAndStartMeasurement>:
	return Status;
}


VL53L1_Error VL53L1_ClearInterruptAndStartMeasurement(VL53L1_DEV Dev)
{
 8009504:	b580      	push	{r7, lr}
 8009506:	b084      	sub	sp, #16
 8009508:	af00      	add	r7, sp, #0
 800950a:	6078      	str	r0, [r7, #4]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 800950c:	2300      	movs	r3, #0
 800950e:	73fb      	strb	r3, [r7, #15]
	uint8_t DeviceMeasurementMode;

	LOG_FUNCTION_START("");

	DeviceMeasurementMode = VL53L1DevDataGet(Dev, LLData.measurement_mode);
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	789b      	ldrb	r3, [r3, #2]
 8009514:	73bb      	strb	r3, [r7, #14]

	Status = VL53L1_clear_interrupt_and_enable_next_range(Dev,
 8009516:	7bbb      	ldrb	r3, [r7, #14]
 8009518:	4619      	mov	r1, r3
 800951a:	6878      	ldr	r0, [r7, #4]
 800951c:	f001 fc04 	bl	800ad28 <VL53L1_clear_interrupt_and_enable_next_range>
 8009520:	4603      	mov	r3, r0
 8009522:	73fb      	strb	r3, [r7, #15]
			DeviceMeasurementMode);

	LOG_FUNCTION_END(Status);
	return Status;
 8009524:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009528:	4618      	mov	r0, r3
 800952a:	3710      	adds	r7, #16
 800952c:	46bd      	mov	sp, r7
 800952e:	bd80      	pop	{r7, pc}

08009530 <VL53L1_WaitMeasurementDataReady>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L1_Error VL53L1_WaitMeasurementDataReady(VL53L1_DEV Dev)
{
 8009530:	b580      	push	{r7, lr}
 8009532:	b084      	sub	sp, #16
 8009534:	af00      	add	r7, sp, #0
 8009536:	6078      	str	r0, [r7, #4]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 8009538:	2300      	movs	r3, #0
 800953a:	73fb      	strb	r3, [r7, #15]

	/* Note that the timeout is given by:
	* VL53L1_RANGE_COMPLETION_POLLING_TIMEOUT_MS defined in def.h
	*/

	Status = VL53L1_poll_for_range_completion(Dev,
 800953c:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8009540:	6878      	ldr	r0, [r7, #4]
 8009542:	f004 fb77 	bl	800dc34 <VL53L1_poll_for_range_completion>
 8009546:	4603      	mov	r3, r0
 8009548:	73fb      	strb	r3, [r7, #15]
			VL53L1_RANGE_COMPLETION_POLLING_TIMEOUT_MS);

	LOG_FUNCTION_END(Status);
	return Status;
 800954a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800954e:	4618      	mov	r0, r3
 8009550:	3710      	adds	r7, #16
 8009552:	46bd      	mov	sp, r7
 8009554:	bd80      	pop	{r7, pc}
	...

08009558 <ComputeRQL>:


static uint8_t ComputeRQL(uint8_t active_results,
		uint8_t FilteredRangeStatus,
		VL53L1_range_data_t *presults_data)
{
 8009558:	b480      	push	{r7}
 800955a:	b08d      	sub	sp, #52	; 0x34
 800955c:	af00      	add	r7, sp, #0
 800955e:	4603      	mov	r3, r0
 8009560:	603a      	str	r2, [r7, #0]
 8009562:	71fb      	strb	r3, [r7, #7]
 8009564:	460b      	mov	r3, r1
 8009566:	71bb      	strb	r3, [r7, #6]
	int16_t SRL = 300;
 8009568:	f44f 7396 	mov.w	r3, #300	; 0x12c
 800956c:	84bb      	strh	r3, [r7, #36]	; 0x24
	uint16_t SRAS = 30;
 800956e:	231e      	movs	r3, #30
 8009570:	847b      	strh	r3, [r7, #34]	; 0x22
	FixPoint1616_t RAS;
	FixPoint1616_t SRQL;
	FixPoint1616_t GI =   7713587; /* 117.7 * 65536 */
 8009572:	4b32      	ldr	r3, [pc, #200]	; (800963c <ComputeRQL+0xe4>)
 8009574:	61fb      	str	r3, [r7, #28]
	FixPoint1616_t GGm =  3198157; /* 48.8 * 65536 */
 8009576:	4b32      	ldr	r3, [pc, #200]	; (8009640 <ComputeRQL+0xe8>)
 8009578:	61bb      	str	r3, [r7, #24]
	FixPoint1616_t LRAP = 6554;    /* 0.1 * 65536 */
 800957a:	f641 139a 	movw	r3, #6554	; 0x199a
 800957e:	617b      	str	r3, [r7, #20]
	FixPoint1616_t partial;
	uint8_t finalvalue;
	uint8_t returnvalue;

	if (active_results == 0)
 8009580:	79fb      	ldrb	r3, [r7, #7]
 8009582:	2b00      	cmp	r3, #0
 8009584:	d103      	bne.n	800958e <ComputeRQL+0x36>
		returnvalue = 0;
 8009586:	2300      	movs	r3, #0
 8009588:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800958c:	e04f      	b.n	800962e <ComputeRQL+0xd6>
	else if (FilteredRangeStatus == VL53L1_DEVICEERROR_PHASECONSISTENCY)
 800958e:	79bb      	ldrb	r3, [r7, #6]
 8009590:	2b07      	cmp	r3, #7
 8009592:	d103      	bne.n	800959c <ComputeRQL+0x44>
		returnvalue = 50;
 8009594:	2332      	movs	r3, #50	; 0x32
 8009596:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800959a:	e048      	b.n	800962e <ComputeRQL+0xd6>
	else {
		if (presults_data->median_range_mm < SRL)
 800959c:	683b      	ldr	r3, [r7, #0]
 800959e:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 80095a2:	f9b7 2024 	ldrsh.w	r2, [r7, #36]	; 0x24
 80095a6:	429a      	cmp	r2, r3
 80095a8:	dd03      	ble.n	80095b2 <ComputeRQL+0x5a>
			RAS = SRAS * 65536;
 80095aa:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80095ac:	041b      	lsls	r3, r3, #16
 80095ae:	62fb      	str	r3, [r7, #44]	; 0x2c
 80095b0:	e007      	b.n	80095c2 <ComputeRQL+0x6a>
		else
			RAS = LRAP * presults_data->median_range_mm;
 80095b2:	683b      	ldr	r3, [r7, #0]
 80095b4:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 80095b8:	461a      	mov	r2, r3
 80095ba:	697b      	ldr	r3, [r7, #20]
 80095bc:	fb02 f303 	mul.w	r3, r2, r3
 80095c0:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* Fix1616 + (fix1616 * uint16_t / fix1616) * 65536 = fix1616 */
		if (RAS != 0) {
 80095c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	d020      	beq.n	800960a <ComputeRQL+0xb2>
			partial = (GGm * presults_data->sigma_mm);
 80095c8:	683b      	ldr	r3, [r7, #0]
 80095ca:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 80095cc:	461a      	mov	r2, r3
 80095ce:	69bb      	ldr	r3, [r7, #24]
 80095d0:	fb02 f303 	mul.w	r3, r2, r3
 80095d4:	613b      	str	r3, [r7, #16]
			partial = partial + (RAS >> 1);
 80095d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80095d8:	085b      	lsrs	r3, r3, #1
 80095da:	693a      	ldr	r2, [r7, #16]
 80095dc:	4413      	add	r3, r2
 80095de:	613b      	str	r3, [r7, #16]
			partial = partial / RAS;
 80095e0:	693a      	ldr	r2, [r7, #16]
 80095e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80095e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80095e8:	613b      	str	r3, [r7, #16]
			partial = partial * 65536;
 80095ea:	693b      	ldr	r3, [r7, #16]
 80095ec:	041b      	lsls	r3, r3, #16
 80095ee:	613b      	str	r3, [r7, #16]
			if (partial <= GI)
 80095f0:	693a      	ldr	r2, [r7, #16]
 80095f2:	69fb      	ldr	r3, [r7, #28]
 80095f4:	429a      	cmp	r2, r3
 80095f6:	d804      	bhi.n	8009602 <ComputeRQL+0xaa>
				SRQL = GI - partial;
 80095f8:	69fa      	ldr	r2, [r7, #28]
 80095fa:	693b      	ldr	r3, [r7, #16]
 80095fc:	1ad3      	subs	r3, r2, r3
 80095fe:	62bb      	str	r3, [r7, #40]	; 0x28
 8009600:	e006      	b.n	8009610 <ComputeRQL+0xb8>
			else
				SRQL = 50 * 65536;
 8009602:	f44f 1348 	mov.w	r3, #3276800	; 0x320000
 8009606:	62bb      	str	r3, [r7, #40]	; 0x28
 8009608:	e002      	b.n	8009610 <ComputeRQL+0xb8>
		} else
			SRQL = 100 * 65536;
 800960a:	f44f 03c8 	mov.w	r3, #6553600	; 0x640000
 800960e:	62bb      	str	r3, [r7, #40]	; 0x28

		finalvalue = (uint8_t)(SRQL >> 16);
 8009610:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009612:	0c1b      	lsrs	r3, r3, #16
 8009614:	73fb      	strb	r3, [r7, #15]
		returnvalue = MAX(50, MIN(100, finalvalue));
 8009616:	7bfb      	ldrb	r3, [r7, #15]
 8009618:	2b32      	cmp	r3, #50	; 0x32
 800961a:	d905      	bls.n	8009628 <ComputeRQL+0xd0>
 800961c:	7bfb      	ldrb	r3, [r7, #15]
 800961e:	2b64      	cmp	r3, #100	; 0x64
 8009620:	bf28      	it	cs
 8009622:	2364      	movcs	r3, #100	; 0x64
 8009624:	b2db      	uxtb	r3, r3
 8009626:	e000      	b.n	800962a <ComputeRQL+0xd2>
 8009628:	2332      	movs	r3, #50	; 0x32
 800962a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	return returnvalue;
 800962e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8009632:	4618      	mov	r0, r3
 8009634:	3734      	adds	r7, #52	; 0x34
 8009636:	46bd      	mov	sp, r7
 8009638:	bc80      	pop	{r7}
 800963a:	4770      	bx	lr
 800963c:	0075b333 	.word	0x0075b333
 8009640:	0030cccd 	.word	0x0030cccd

08009644 <ConvertStatusLite>:


static uint8_t ConvertStatusLite(uint8_t FilteredRangeStatus)
{
 8009644:	b480      	push	{r7}
 8009646:	b085      	sub	sp, #20
 8009648:	af00      	add	r7, sp, #0
 800964a:	4603      	mov	r3, r0
 800964c:	71fb      	strb	r3, [r7, #7]
	uint8_t RangeStatus;

	switch (FilteredRangeStatus) {
 800964e:	79fb      	ldrb	r3, [r7, #7]
 8009650:	3b04      	subs	r3, #4
 8009652:	2b0f      	cmp	r3, #15
 8009654:	d83d      	bhi.n	80096d2 <ConvertStatusLite+0x8e>
 8009656:	a201      	add	r2, pc, #4	; (adr r2, 800965c <ConvertStatusLite+0x18>)
 8009658:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800965c:	080096af 	.word	0x080096af
 8009660:	080096a9 	.word	0x080096a9
 8009664:	080096b5 	.word	0x080096b5
 8009668:	080096bb 	.word	0x080096bb
 800966c:	080096c7 	.word	0x080096c7
 8009670:	080096cd 	.word	0x080096cd
 8009674:	080096d3 	.word	0x080096d3
 8009678:	080096d3 	.word	0x080096d3
 800967c:	080096c1 	.word	0x080096c1
 8009680:	080096d3 	.word	0x080096d3
 8009684:	080096d3 	.word	0x080096d3
 8009688:	080096d3 	.word	0x080096d3
 800968c:	080096d3 	.word	0x080096d3
 8009690:	080096d3 	.word	0x080096d3
 8009694:	0800969d 	.word	0x0800969d
 8009698:	080096a3 	.word	0x080096a3
	case VL53L1_DEVICEERROR_GPHSTREAMCOUNT0READY:
		RangeStatus = VL53L1_RANGESTATUS_SYNCRONISATION_INT;
 800969c:	230a      	movs	r3, #10
 800969e:	73fb      	strb	r3, [r7, #15]
		break;
 80096a0:	e019      	b.n	80096d6 <ConvertStatusLite+0x92>
	case VL53L1_DEVICEERROR_RANGECOMPLETE_NO_WRAP_CHECK:
		RangeStatus = VL53L1_RANGESTATUS_RANGE_VALID_NO_WRAP_CHECK_FAIL;
 80096a2:	2306      	movs	r3, #6
 80096a4:	73fb      	strb	r3, [r7, #15]
		break;
 80096a6:	e016      	b.n	80096d6 <ConvertStatusLite+0x92>
	case VL53L1_DEVICEERROR_RANGEPHASECHECK:
		RangeStatus = VL53L1_RANGESTATUS_OUTOFBOUNDS_FAIL;
 80096a8:	2304      	movs	r3, #4
 80096aa:	73fb      	strb	r3, [r7, #15]
		break;
 80096ac:	e013      	b.n	80096d6 <ConvertStatusLite+0x92>
	case VL53L1_DEVICEERROR_MSRCNOTARGET:
		RangeStatus = VL53L1_RANGESTATUS_SIGNAL_FAIL;
 80096ae:	2302      	movs	r3, #2
 80096b0:	73fb      	strb	r3, [r7, #15]
		break;
 80096b2:	e010      	b.n	80096d6 <ConvertStatusLite+0x92>
	case VL53L1_DEVICEERROR_SIGMATHRESHOLDCHECK:
		RangeStatus = VL53L1_RANGESTATUS_SIGMA_FAIL;
 80096b4:	2301      	movs	r3, #1
 80096b6:	73fb      	strb	r3, [r7, #15]
		break;
 80096b8:	e00d      	b.n	80096d6 <ConvertStatusLite+0x92>
	case VL53L1_DEVICEERROR_PHASECONSISTENCY:
		RangeStatus = VL53L1_RANGESTATUS_WRAP_TARGET_FAIL;
 80096ba:	2307      	movs	r3, #7
 80096bc:	73fb      	strb	r3, [r7, #15]
		break;
 80096be:	e00a      	b.n	80096d6 <ConvertStatusLite+0x92>
	case VL53L1_DEVICEERROR_RANGEIGNORETHRESHOLD:
		RangeStatus = VL53L1_RANGESTATUS_XTALK_SIGNAL_FAIL;
 80096c0:	2309      	movs	r3, #9
 80096c2:	73fb      	strb	r3, [r7, #15]
		break;
 80096c4:	e007      	b.n	80096d6 <ConvertStatusLite+0x92>
	case VL53L1_DEVICEERROR_MINCLIP:
		RangeStatus = VL53L1_RANGESTATUS_RANGE_VALID_MIN_RANGE_CLIPPED;
 80096c6:	2303      	movs	r3, #3
 80096c8:	73fb      	strb	r3, [r7, #15]
		break;
 80096ca:	e004      	b.n	80096d6 <ConvertStatusLite+0x92>
	case VL53L1_DEVICEERROR_RANGECOMPLETE:
		RangeStatus = VL53L1_RANGESTATUS_RANGE_VALID;
 80096cc:	2300      	movs	r3, #0
 80096ce:	73fb      	strb	r3, [r7, #15]
		break;
 80096d0:	e001      	b.n	80096d6 <ConvertStatusLite+0x92>
	default:
		RangeStatus = VL53L1_RANGESTATUS_NONE;
 80096d2:	23ff      	movs	r3, #255	; 0xff
 80096d4:	73fb      	strb	r3, [r7, #15]
	}

	return RangeStatus;
 80096d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80096d8:	4618      	mov	r0, r3
 80096da:	3714      	adds	r7, #20
 80096dc:	46bd      	mov	sp, r7
 80096de:	bc80      	pop	{r7}
 80096e0:	4770      	bx	lr
 80096e2:	bf00      	nop

080096e4 <SetSimpleData>:

static VL53L1_Error SetSimpleData(VL53L1_DEV Dev,
	uint8_t active_results, uint8_t device_status,
	VL53L1_range_data_t *presults_data,
	VL53L1_RangingMeasurementData_t *pRangeData)
{
 80096e4:	b580      	push	{r7, lr}
 80096e6:	b08c      	sub	sp, #48	; 0x30
 80096e8:	af00      	add	r7, sp, #0
 80096ea:	60f8      	str	r0, [r7, #12]
 80096ec:	607b      	str	r3, [r7, #4]
 80096ee:	460b      	mov	r3, r1
 80096f0:	72fb      	strb	r3, [r7, #11]
 80096f2:	4613      	mov	r3, r2
 80096f4:	72bb      	strb	r3, [r7, #10]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 80096f6:	2300      	movs	r3, #0
 80096f8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	FixPoint1616_t SignalRate;
	FixPoint1616_t TempFix1616;
	FixPoint1616_t LimitCheckValue;
	int16_t Range;

	pRangeData->TimeStamp = presults_data->time_stamp;
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	685a      	ldr	r2, [r3, #4]
 8009700:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009702:	601a      	str	r2, [r3, #0]

	FilteredRangeStatus = presults_data->range_status & 0x1F;
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800970a:	f003 031f 	and.w	r3, r3, #31
 800970e:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e

	pRangeData->RangeQualityLevel = ComputeRQL(active_results,
 8009712:	f897 102e 	ldrb.w	r1, [r7, #46]	; 0x2e
 8009716:	7afb      	ldrb	r3, [r7, #11]
 8009718:	687a      	ldr	r2, [r7, #4]
 800971a:	4618      	mov	r0, r3
 800971c:	f7ff ff1c 	bl	8009558 <ComputeRQL>
 8009720:	4603      	mov	r3, r0
 8009722:	461a      	mov	r2, r3
 8009724:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009726:	715a      	strb	r2, [r3, #5]
					FilteredRangeStatus,
					presults_data);

	SignalRate = VL53L1_FIXPOINT97TOFIXPOINT1616(
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800972c:	025b      	lsls	r3, r3, #9
 800972e:	62bb      	str	r3, [r7, #40]	; 0x28
		presults_data->peak_signal_count_rate_mcps);
	pRangeData->SignalRateRtnMegaCps
		= SignalRate;
 8009730:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009732:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009734:	609a      	str	r2, [r3, #8]

	AmbientRate = VL53L1_FIXPOINT97TOFIXPOINT1616(
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 800973a:	025b      	lsls	r3, r3, #9
 800973c:	627b      	str	r3, [r7, #36]	; 0x24
		presults_data->ambient_count_rate_mcps);
	pRangeData->AmbientRateRtnMegaCps = AmbientRate;
 800973e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009740:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009742:	60da      	str	r2, [r3, #12]

	pRangeData->EffectiveSpadRtnCount =
		presults_data->actual_effective_spads;
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	8a1a      	ldrh	r2, [r3, #16]
	pRangeData->EffectiveSpadRtnCount =
 8009748:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800974a:	821a      	strh	r2, [r3, #16]

	TempFix1616 = VL53L1_FIXPOINT97TOFIXPOINT1616(
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8009750:	025b      	lsls	r3, r3, #9
 8009752:	623b      	str	r3, [r7, #32]
			presults_data->sigma_mm);

	pRangeData->SigmaMilliMeter = TempFix1616;
 8009754:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009756:	6a3a      	ldr	r2, [r7, #32]
 8009758:	615a      	str	r2, [r3, #20]

	pRangeData->RangeMilliMeter = presults_data->median_range_mm;
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	f9b3 203c 	ldrsh.w	r2, [r3, #60]	; 0x3c
 8009760:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009762:	831a      	strh	r2, [r3, #24]

	pRangeData->RangeFractionalPart = 0;
 8009764:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009766:	2200      	movs	r2, #0
 8009768:	769a      	strb	r2, [r3, #26]

	/* Treat device error status first */
	switch (device_status) {
 800976a:	7abb      	ldrb	r3, [r7, #10]
 800976c:	2b11      	cmp	r3, #17
 800976e:	d009      	beq.n	8009784 <SetSimpleData+0xa0>
 8009770:	2b11      	cmp	r3, #17
 8009772:	dc0f      	bgt.n	8009794 <SetSimpleData+0xb0>
 8009774:	2b03      	cmp	r3, #3
 8009776:	dc02      	bgt.n	800977e <SetSimpleData+0x9a>
 8009778:	2b00      	cmp	r3, #0
 800977a:	dc03      	bgt.n	8009784 <SetSimpleData+0xa0>
 800977c:	e00a      	b.n	8009794 <SetSimpleData+0xb0>
 800977e:	2b0d      	cmp	r3, #13
 8009780:	d004      	beq.n	800978c <SetSimpleData+0xa8>
 8009782:	e007      	b.n	8009794 <SetSimpleData+0xb0>
	case VL53L1_DEVICEERROR_MULTCLIPFAIL:
	case VL53L1_DEVICEERROR_VCSELWATCHDOGTESTFAILURE:
	case VL53L1_DEVICEERROR_VCSELCONTINUITYTESTFAILURE:
	case VL53L1_DEVICEERROR_NOVHVVALUEFOUND:
		pRangeData->RangeStatus = VL53L1_RANGESTATUS_HARDWARE_FAIL;
 8009784:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009786:	2205      	movs	r2, #5
 8009788:	76da      	strb	r2, [r3, #27]
		break;
 800978a:	e006      	b.n	800979a <SetSimpleData+0xb6>
	case VL53L1_DEVICEERROR_USERROICLIP:
		pRangeData->RangeStatus = VL53L1_RANGESTATUS_MIN_RANGE_FAIL;
 800978c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800978e:	220d      	movs	r2, #13
 8009790:	76da      	strb	r2, [r3, #27]
		break;
 8009792:	e002      	b.n	800979a <SetSimpleData+0xb6>
	default:
		pRangeData->RangeStatus = VL53L1_RANGESTATUS_RANGE_VALID;
 8009794:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009796:	2200      	movs	r2, #0
 8009798:	76da      	strb	r2, [r3, #27]
	}

	/* Now deal with range status according to the ranging preset */
	if (pRangeData->RangeStatus == VL53L1_RANGESTATUS_RANGE_VALID) {
 800979a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800979c:	7edb      	ldrb	r3, [r3, #27]
 800979e:	2b00      	cmp	r3, #0
 80097a0:	d108      	bne.n	80097b4 <SetSimpleData+0xd0>
			pRangeData->RangeStatus =
				ConvertStatusLite(FilteredRangeStatus);
 80097a2:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80097a6:	4618      	mov	r0, r3
 80097a8:	f7ff ff4c 	bl	8009644 <ConvertStatusLite>
 80097ac:	4603      	mov	r3, r0
 80097ae:	461a      	mov	r2, r3
			pRangeData->RangeStatus =
 80097b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80097b2:	76da      	strb	r2, [r3, #27]
	}

	/* Update current Limit Check */
	TempFix1616 = VL53L1_FIXPOINT97TOFIXPOINT1616(
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 80097b8:	025b      	lsls	r3, r3, #9
 80097ba:	623b      	str	r3, [r7, #32]
			presults_data->sigma_mm);
	VL53L1_SETARRAYPARAMETERFIELD(Dev,
 80097bc:	68fb      	ldr	r3, [r7, #12]
 80097be:	6a3a      	ldr	r2, [r7, #32]
 80097c0:	f8c3 2390 	str.w	r2, [r3, #912]	; 0x390
		LimitChecksCurrent, VL53L1_CHECKENABLE_SIGMA_FINAL_RANGE,
		TempFix1616);

	TempFix1616 = VL53L1_FIXPOINT97TOFIXPOINT1616(
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80097c8:	025b      	lsls	r3, r3, #9
 80097ca:	623b      	str	r3, [r7, #32]
			presults_data->peak_signal_count_rate_mcps);
	VL53L1_SETARRAYPARAMETERFIELD(Dev,
 80097cc:	68fb      	ldr	r3, [r7, #12]
 80097ce:	6a3a      	ldr	r2, [r7, #32]
 80097d0:	f8c3 2394 	str.w	r2, [r3, #916]	; 0x394
		LimitChecksCurrent, VL53L1_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
		TempFix1616);

	/* Update Limit Check Status */
	/* Sigma */
	VL53L1_GetLimitCheckValue(Dev,
 80097d4:	f107 0314 	add.w	r3, r7, #20
 80097d8:	461a      	mov	r2, r3
 80097da:	2100      	movs	r1, #0
 80097dc:	68f8      	ldr	r0, [r7, #12]
 80097de:	f7ff fdb4 	bl	800934a <VL53L1_GetLimitCheckValue>
			VL53L1_CHECKENABLE_SIGMA_FINAL_RANGE,
			&LimitCheckValue);

	SigmaLimitflag = (FilteredRangeStatus ==
			VL53L1_DEVICEERROR_SIGMATHRESHOLDCHECK)
			? 1 : 0;
 80097e2:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80097e6:	2b06      	cmp	r3, #6
 80097e8:	bf0c      	ite	eq
 80097ea:	2301      	moveq	r3, #1
 80097ec:	2300      	movne	r3, #0
 80097ee:	b2db      	uxtb	r3, r3
	SigmaLimitflag = (FilteredRangeStatus ==
 80097f0:	77fb      	strb	r3, [r7, #31]

	VL53L1_GetLimitCheckEnable(Dev,
 80097f2:	f107 0319 	add.w	r3, r7, #25
 80097f6:	461a      	mov	r2, r3
 80097f8:	2100      	movs	r1, #0
 80097fa:	68f8      	ldr	r0, [r7, #12]
 80097fc:	f7ff fd83 	bl	8009306 <VL53L1_GetLimitCheckEnable>
			VL53L1_CHECKENABLE_SIGMA_FINAL_RANGE,
			&Temp8Enable);

	Temp8 = ((Temp8Enable == 1) && (SigmaLimitflag == 1)) ? 1 : 0;
 8009800:	7e7b      	ldrb	r3, [r7, #25]
 8009802:	2b01      	cmp	r3, #1
 8009804:	d104      	bne.n	8009810 <SetSimpleData+0x12c>
 8009806:	7ffb      	ldrb	r3, [r7, #31]
 8009808:	2b01      	cmp	r3, #1
 800980a:	d101      	bne.n	8009810 <SetSimpleData+0x12c>
 800980c:	2301      	movs	r3, #1
 800980e:	e000      	b.n	8009812 <SetSimpleData+0x12e>
 8009810:	2300      	movs	r3, #0
 8009812:	77bb      	strb	r3, [r7, #30]
	VL53L1_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 8009814:	68fb      	ldr	r3, [r7, #12]
 8009816:	7fba      	ldrb	r2, [r7, #30]
 8009818:	f883 2386 	strb.w	r2, [r3, #902]	; 0x386
			VL53L1_CHECKENABLE_SIGMA_FINAL_RANGE, Temp8);

	/* Signal Rate */
	VL53L1_GetLimitCheckValue(Dev,
 800981c:	f107 0314 	add.w	r3, r7, #20
 8009820:	461a      	mov	r2, r3
 8009822:	2101      	movs	r1, #1
 8009824:	68f8      	ldr	r0, [r7, #12]
 8009826:	f7ff fd90 	bl	800934a <VL53L1_GetLimitCheckValue>
			VL53L1_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
			&LimitCheckValue);

	SignalLimitflag = (FilteredRangeStatus ==
			VL53L1_DEVICEERROR_MSRCNOTARGET)
			? 1 : 0;
 800982a:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800982e:	2b04      	cmp	r3, #4
 8009830:	bf0c      	ite	eq
 8009832:	2301      	moveq	r3, #1
 8009834:	2300      	movne	r3, #0
 8009836:	b2db      	uxtb	r3, r3
	SignalLimitflag = (FilteredRangeStatus ==
 8009838:	777b      	strb	r3, [r7, #29]

	VL53L1_GetLimitCheckEnable(Dev,
 800983a:	f107 0319 	add.w	r3, r7, #25
 800983e:	461a      	mov	r2, r3
 8009840:	2101      	movs	r1, #1
 8009842:	68f8      	ldr	r0, [r7, #12]
 8009844:	f7ff fd5f 	bl	8009306 <VL53L1_GetLimitCheckEnable>
			VL53L1_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
			&Temp8Enable);

	Temp8 = ((Temp8Enable == 1) && (SignalLimitflag == 1)) ? 1 : 0;
 8009848:	7e7b      	ldrb	r3, [r7, #25]
 800984a:	2b01      	cmp	r3, #1
 800984c:	d104      	bne.n	8009858 <SetSimpleData+0x174>
 800984e:	7f7b      	ldrb	r3, [r7, #29]
 8009850:	2b01      	cmp	r3, #1
 8009852:	d101      	bne.n	8009858 <SetSimpleData+0x174>
 8009854:	2301      	movs	r3, #1
 8009856:	e000      	b.n	800985a <SetSimpleData+0x176>
 8009858:	2300      	movs	r3, #0
 800985a:	77bb      	strb	r3, [r7, #30]
	VL53L1_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800985c:	68fb      	ldr	r3, [r7, #12]
 800985e:	7fba      	ldrb	r2, [r7, #30]
 8009860:	f883 2387 	strb.w	r2, [r3, #903]	; 0x387
			VL53L1_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, Temp8);

	Range = pRangeData->RangeMilliMeter;
 8009864:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009866:	8b1b      	ldrh	r3, [r3, #24]
 8009868:	837b      	strh	r3, [r7, #26]
	if ((pRangeData->RangeStatus == VL53L1_RANGESTATUS_RANGE_VALID) &&
 800986a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800986c:	7edb      	ldrb	r3, [r3, #27]
 800986e:	2b00      	cmp	r3, #0
 8009870:	d110      	bne.n	8009894 <SetSimpleData+0x1b0>
 8009872:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8009876:	2b00      	cmp	r3, #0
 8009878:	da0c      	bge.n	8009894 <SetSimpleData+0x1b0>
		(Range < 0)) {
		if (Range < BDTable[VL53L1_TUNING_PROXY_MIN])
 800987a:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 800987e:	4b08      	ldr	r3, [pc, #32]	; (80098a0 <SetSimpleData+0x1bc>)
 8009880:	685b      	ldr	r3, [r3, #4]
 8009882:	429a      	cmp	r2, r3
 8009884:	da03      	bge.n	800988e <SetSimpleData+0x1aa>
			pRangeData->RangeStatus =
 8009886:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009888:	220e      	movs	r2, #14
 800988a:	76da      	strb	r2, [r3, #27]
 800988c:	e002      	b.n	8009894 <SetSimpleData+0x1b0>
					VL53L1_RANGESTATUS_RANGE_INVALID;
		else
			pRangeData->RangeMilliMeter = 0;
 800988e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009890:	2200      	movs	r2, #0
 8009892:	831a      	strh	r2, [r3, #24]
	}

	return Status;
 8009894:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 8009898:	4618      	mov	r0, r3
 800989a:	3730      	adds	r7, #48	; 0x30
 800989c:	46bd      	mov	sp, r7
 800989e:	bd80      	pop	{r7, pc}
 80098a0:	20000040 	.word	0x20000040

080098a4 <VL53L1_GetRangingMeasurementData>:



VL53L1_Error VL53L1_GetRangingMeasurementData(VL53L1_DEV Dev,
	VL53L1_RangingMeasurementData_t *pRangingMeasurementData)
{
 80098a4:	b580      	push	{r7, lr}
 80098a6:	b0a8      	sub	sp, #160	; 0xa0
 80098a8:	af02      	add	r7, sp, #8
 80098aa:	6078      	str	r0, [r7, #4]
 80098ac:	6039      	str	r1, [r7, #0]
	VL53L1_Error Status = VL53L1_ERROR_NONE;
 80098ae:	2300      	movs	r3, #0
 80098b0:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
	VL53L1_range_results_t results;
	VL53L1_range_results_t *presults = &results;
 80098b4:	f107 0308 	add.w	r3, r7, #8
 80098b8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

	LOG_FUNCTION_START("");


	/* Clear Ranging Data */
	memset(pRangingMeasurementData, 0xFF,
 80098bc:	221c      	movs	r2, #28
 80098be:	21ff      	movs	r1, #255	; 0xff
 80098c0:	6838      	ldr	r0, [r7, #0]
 80098c2:	f004 ffcf 	bl	800e864 <memset>
		sizeof(VL53L1_RangingMeasurementData_t));

	/* Get Ranging Data */
	Status = VL53L1_get_device_results(
 80098c6:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 80098ca:	2102      	movs	r1, #2
 80098cc:	6878      	ldr	r0, [r7, #4]
 80098ce:	f001 f9bb 	bl	800ac48 <VL53L1_get_device_results>
 80098d2:	4603      	mov	r3, r0
 80098d4:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
			Dev,
			VL53L1_DEVICERESULTSLEVEL_FULL,
			presults);

	if (Status == VL53L1_ERROR_NONE) {
 80098d8:	f997 3097 	ldrsb.w	r3, [r7, #151]	; 0x97
 80098dc:	2b00      	cmp	r3, #0
 80098de:	d117      	bne.n	8009910 <VL53L1_GetRangingMeasurementData+0x6c>
		pRangingMeasurementData->StreamCount = presults->stream_count;
 80098e0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80098e4:	789a      	ldrb	r2, [r3, #2]
 80098e6:	683b      	ldr	r3, [r7, #0]
 80098e8:	711a      	strb	r2, [r3, #4]

		/* in case of lite ranging or autonomous the following function
		 * returns index = 0
		 */
		presults_data = &(presults->data[0]);
 80098ea:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80098ee:	3304      	adds	r3, #4
 80098f0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
		Status = SetSimpleData(Dev, 1,
 80098f4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80098f8:	78da      	ldrb	r2, [r3, #3]
 80098fa:	683b      	ldr	r3, [r7, #0]
 80098fc:	9300      	str	r3, [sp, #0]
 80098fe:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009902:	2101      	movs	r1, #1
 8009904:	6878      	ldr	r0, [r7, #4]
 8009906:	f7ff feed 	bl	80096e4 <SetSimpleData>
 800990a:	4603      	mov	r3, r0
 800990c:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
				presults_data,
				pRangingMeasurementData);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8009910:	f997 3097 	ldrsb.w	r3, [r7, #151]	; 0x97
}
 8009914:	4618      	mov	r0, r3
 8009916:	3798      	adds	r7, #152	; 0x98
 8009918:	46bd      	mov	sp, r7
 800991a:	bd80      	pop	{r7, pc}

0800991c <VL53L1_LoadPatch>:

/* End Group PAL IRQ Triggered events Functions */


static VL53L1_Error VL53L1_LoadPatch(VL53L1_DEV Dev)
{
 800991c:	b580      	push	{r7, lr}
 800991e:	b0c6      	sub	sp, #280	; 0x118
 8009920:	af00      	add	r7, sp, #0
 8009922:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8009926:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800992a:	6018      	str	r0, [r3, #0]
	VL53L1_Error status = VL53L1_ERROR_NONE;
 800992c:	2300      	movs	r3, #0
 800992e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
	uint32_t patch_tuning = 0;
 8009932:	2300      	movs	r3, #0
 8009934:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
	uint8_t comms_buffer[256];
	uint32_t patch_power;
	LOG_FUNCTION_START("");

	if (status == VL53L1_ERROR_NONE)
 8009938:	f997 3117 	ldrsb.w	r3, [r7, #279]	; 0x117
 800993c:	2b00      	cmp	r3, #0
 800993e:	d10b      	bne.n	8009958 <VL53L1_LoadPatch+0x3c>
		status = VL53L1_WrByte(
 8009940:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8009944:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8009948:	2200      	movs	r2, #0
 800994a:	2185      	movs	r1, #133	; 0x85
 800994c:	6818      	ldr	r0, [r3, #0]
 800994e:	f004 fa4b 	bl	800dde8 <VL53L1_WrByte>
 8009952:	4603      	mov	r3, r0
 8009954:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
				Dev,
				VL53L1_FIRMWARE__ENABLE,
				0x00);
	/* Force GO1 on */
	if (status == VL53L1_ERROR_NONE)
 8009958:	f997 3117 	ldrsb.w	r3, [r7, #279]	; 0x117
 800995c:	2b00      	cmp	r3, #0
 800995e:	d106      	bne.n	800996e <VL53L1_LoadPatch+0x52>
		VL53L1_enable_powerforce(Dev);
 8009960:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8009964:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8009968:	6818      	ldr	r0, [r3, #0]
 800996a:	f002 fd44 	bl	800c3f6 <VL53L1_enable_powerforce>

	patch_tuning = BDTable[VL53L1_TUNING_PHASECAL_PATCH_POWER];
 800996e:	4b7e      	ldr	r3, [pc, #504]	; (8009b68 <VL53L1_LoadPatch+0x24c>)
 8009970:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009972:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c

	switch(patch_tuning) {
 8009976:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800997a:	2b03      	cmp	r3, #3
 800997c:	d81a      	bhi.n	80099b4 <VL53L1_LoadPatch+0x98>
 800997e:	a201      	add	r2, pc, #4	; (adr r2, 8009984 <VL53L1_LoadPatch+0x68>)
 8009980:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009984:	08009995 	.word	0x08009995
 8009988:	0800999d 	.word	0x0800999d
 800998c:	080099a5 	.word	0x080099a5
 8009990:	080099ad 	.word	0x080099ad
	case 0:
		patch_power = 0x00;
 8009994:	2300      	movs	r3, #0
 8009996:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
		break;
 800999a:	e00e      	b.n	80099ba <VL53L1_LoadPatch+0x9e>
	case 1:
		patch_power = 0x10;
 800999c:	2310      	movs	r3, #16
 800999e:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
		break;
 80099a2:	e00a      	b.n	80099ba <VL53L1_LoadPatch+0x9e>
	case 2:
		patch_power = 0x20;
 80099a4:	2320      	movs	r3, #32
 80099a6:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
		break;
 80099aa:	e006      	b.n	80099ba <VL53L1_LoadPatch+0x9e>
	case 3:
		patch_power = 0x40;
 80099ac:	2340      	movs	r3, #64	; 0x40
 80099ae:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
		break;
 80099b2:	e002      	b.n	80099ba <VL53L1_LoadPatch+0x9e>
	default:
		patch_power = 0x00;
 80099b4:	2300      	movs	r3, #0
 80099b6:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
	}
	/* Set patch RAM offsets */
	if (status == VL53L1_ERROR_NONE) {
 80099ba:	f997 3117 	ldrsb.w	r3, [r7, #279]	; 0x117
 80099be:	2b00      	cmp	r3, #0
 80099c0:	d134      	bne.n	8009a2c <VL53L1_LoadPatch+0x110>
		/* Package up MultiByte transaction */
		comms_buffer[0] = 0x29;
 80099c2:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80099c6:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80099ca:	2229      	movs	r2, #41	; 0x29
 80099cc:	701a      	strb	r2, [r3, #0]
		comms_buffer[1] = 0xC9;
 80099ce:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80099d2:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80099d6:	22c9      	movs	r2, #201	; 0xc9
 80099d8:	705a      	strb	r2, [r3, #1]
		comms_buffer[2] = 0x0E;
 80099da:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80099de:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80099e2:	220e      	movs	r2, #14
 80099e4:	709a      	strb	r2, [r3, #2]
		comms_buffer[3] = 0x40;
 80099e6:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80099ea:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80099ee:	2240      	movs	r2, #64	; 0x40
 80099f0:	70da      	strb	r2, [r3, #3]
		comms_buffer[4] = 0x28;
 80099f2:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80099f6:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80099fa:	2228      	movs	r2, #40	; 0x28
 80099fc:	711a      	strb	r2, [r3, #4]
		comms_buffer[5] = patch_power;
 80099fe:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8009a02:	b2da      	uxtb	r2, r3
 8009a04:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8009a08:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8009a0c:	715a      	strb	r2, [r3, #5]
		/* 0x10 for 60ms, 0x20 for 240ms and 0x40 for 3580ms */
		status = VL53L1_WriteMulti(
 8009a0e:	f107 020c 	add.w	r2, r7, #12
 8009a12:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8009a16:	f5a3 708a 	sub.w	r0, r3, #276	; 0x114
 8009a1a:	2306      	movs	r3, #6
 8009a1c:	f240 4176 	movw	r1, #1142	; 0x476
 8009a20:	6800      	ldr	r0, [r0, #0]
 8009a22:	f004 f975 	bl	800dd10 <VL53L1_WriteMulti>
 8009a26:	4603      	mov	r3, r0
 8009a28:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
				VL53L1_PATCH__OFFSET_0,
				comms_buffer,
				6);
	}
	/* Set patch breakpoints */
	if (status == VL53L1_ERROR_NONE) {
 8009a2c:	f997 3117 	ldrsb.w	r3, [r7, #279]	; 0x117
 8009a30:	2b00      	cmp	r3, #0
 8009a32:	d132      	bne.n	8009a9a <VL53L1_LoadPatch+0x17e>
		comms_buffer[0] = 0x03;
 8009a34:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8009a38:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8009a3c:	2203      	movs	r2, #3
 8009a3e:	701a      	strb	r2, [r3, #0]
		comms_buffer[1] = 0x6D;
 8009a40:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8009a44:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8009a48:	226d      	movs	r2, #109	; 0x6d
 8009a4a:	705a      	strb	r2, [r3, #1]
		comms_buffer[2] = 0x03;
 8009a4c:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8009a50:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8009a54:	2203      	movs	r2, #3
 8009a56:	709a      	strb	r2, [r3, #2]
		comms_buffer[3] = 0x6F;
 8009a58:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8009a5c:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8009a60:	226f      	movs	r2, #111	; 0x6f
 8009a62:	70da      	strb	r2, [r3, #3]
		comms_buffer[4] = 0x07;
 8009a64:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8009a68:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8009a6c:	2207      	movs	r2, #7
 8009a6e:	711a      	strb	r2, [r3, #4]
		comms_buffer[5] = 0x29;
 8009a70:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8009a74:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8009a78:	2229      	movs	r2, #41	; 0x29
 8009a7a:	715a      	strb	r2, [r3, #5]
		status = VL53L1_WriteMulti(
 8009a7c:	f107 020c 	add.w	r2, r7, #12
 8009a80:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8009a84:	f5a3 708a 	sub.w	r0, r3, #276	; 0x114
 8009a88:	2306      	movs	r3, #6
 8009a8a:	f240 4196 	movw	r1, #1174	; 0x496
 8009a8e:	6800      	ldr	r0, [r0, #0]
 8009a90:	f004 f93e 	bl	800dd10 <VL53L1_WriteMulti>
 8009a94:	4603      	mov	r3, r0
 8009a96:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
				VL53L1_PATCH__ADDRESS_0,
				comms_buffer,
				6);
	}
	/* Enable patch JMP patches */
	if (status == VL53L1_ERROR_NONE) {
 8009a9a:	f997 3117 	ldrsb.w	r3, [r7, #279]	; 0x117
 8009a9e:	2b00      	cmp	r3, #0
 8009aa0:	d11a      	bne.n	8009ad8 <VL53L1_LoadPatch+0x1bc>
		comms_buffer[0] = 0x00;
 8009aa2:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8009aa6:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8009aaa:	2200      	movs	r2, #0
 8009aac:	701a      	strb	r2, [r3, #0]
		comms_buffer[1] = 0x07;
 8009aae:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8009ab2:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8009ab6:	2207      	movs	r2, #7
 8009ab8:	705a      	strb	r2, [r3, #1]
		status = VL53L1_WriteMulti(
 8009aba:	f107 020c 	add.w	r2, r7, #12
 8009abe:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8009ac2:	f5a3 708a 	sub.w	r0, r3, #276	; 0x114
 8009ac6:	2302      	movs	r3, #2
 8009ac8:	f240 4172 	movw	r1, #1138	; 0x472
 8009acc:	6800      	ldr	r0, [r0, #0]
 8009ace:	f004 f91f 	bl	800dd10 <VL53L1_WriteMulti>
 8009ad2:	4603      	mov	r3, r0
 8009ad4:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
				VL53L1_PATCH__JMP_ENABLES,
				comms_buffer,
				2);
	}
	/* Enable patch DATA patches */
	if (status == VL53L1_ERROR_NONE) {
 8009ad8:	f997 3117 	ldrsb.w	r3, [r7, #279]	; 0x117
 8009adc:	2b00      	cmp	r3, #0
 8009ade:	d11a      	bne.n	8009b16 <VL53L1_LoadPatch+0x1fa>
		comms_buffer[0] = 0x00;
 8009ae0:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8009ae4:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8009ae8:	2200      	movs	r2, #0
 8009aea:	701a      	strb	r2, [r3, #0]
		comms_buffer[1] = 0x07;
 8009aec:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8009af0:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8009af4:	2207      	movs	r2, #7
 8009af6:	705a      	strb	r2, [r3, #1]
		status = VL53L1_WriteMulti(
 8009af8:	f107 020c 	add.w	r2, r7, #12
 8009afc:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8009b00:	f5a3 708a 	sub.w	r0, r3, #276	; 0x114
 8009b04:	2302      	movs	r3, #2
 8009b06:	f240 4174 	movw	r1, #1140	; 0x474
 8009b0a:	6800      	ldr	r0, [r0, #0]
 8009b0c:	f004 f900 	bl	800dd10 <VL53L1_WriteMulti>
 8009b10:	4603      	mov	r3, r0
 8009b12:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
				VL53L1_PATCH__DATA_ENABLES,
				comms_buffer,
				2);
	}
	/* Enable firmware patching */
	if (status == VL53L1_ERROR_NONE)
 8009b16:	f997 3117 	ldrsb.w	r3, [r7, #279]	; 0x117
 8009b1a:	2b00      	cmp	r3, #0
 8009b1c:	d10c      	bne.n	8009b38 <VL53L1_LoadPatch+0x21c>
		status = VL53L1_WrByte(
 8009b1e:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8009b22:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8009b26:	2201      	movs	r2, #1
 8009b28:	f44f 618e 	mov.w	r1, #1136	; 0x470
 8009b2c:	6818      	ldr	r0, [r3, #0]
 8009b2e:	f004 f95b 	bl	800dde8 <VL53L1_WrByte>
 8009b32:	4603      	mov	r3, r0
 8009b34:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
				Dev,
				VL53L1_PATCH__CTRL,
				0x01);
	/* Enable Firmware */
	if (status == VL53L1_ERROR_NONE)
 8009b38:	f997 3117 	ldrsb.w	r3, [r7, #279]	; 0x117
 8009b3c:	2b00      	cmp	r3, #0
 8009b3e:	d10b      	bne.n	8009b58 <VL53L1_LoadPatch+0x23c>
		status = VL53L1_WrByte(
 8009b40:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8009b44:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8009b48:	2201      	movs	r2, #1
 8009b4a:	2185      	movs	r1, #133	; 0x85
 8009b4c:	6818      	ldr	r0, [r3, #0]
 8009b4e:	f004 f94b 	bl	800dde8 <VL53L1_WrByte>
 8009b52:	4603      	mov	r3, r0
 8009b54:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
				VL53L1_FIRMWARE__ENABLE,
				0x01);

	LOG_FUNCTION_END(status);

	return status;
 8009b58:	f997 3117 	ldrsb.w	r3, [r7, #279]	; 0x117
}
 8009b5c:	4618      	mov	r0, r3
 8009b5e:	f507 778c 	add.w	r7, r7, #280	; 0x118
 8009b62:	46bd      	mov	sp, r7
 8009b64:	bd80      	pop	{r7, pc}
 8009b66:	bf00      	nop
 8009b68:	20000040 	.word	0x20000040

08009b6c <VL53L1_data_init>:


VL53L1_Error VL53L1_data_init(
	VL53L1_DEV        Dev,
	uint8_t           read_p2p_data)
{
 8009b6c:	b5b0      	push	{r4, r5, r7, lr}
 8009b6e:	b088      	sub	sp, #32
 8009b70:	af04      	add	r7, sp, #16
 8009b72:	6078      	str	r0, [r7, #4]
 8009b74:	460b      	mov	r3, r1
 8009b76:	70fb      	strb	r3, [r7, #3]
	/*
	 * Initialise pdev data structure
	 */

	VL53L1_Error status       = VL53L1_ERROR_NONE;
 8009b78:	2300      	movs	r3, #0
 8009b7a:	73fb      	strb	r3, [r7, #15]
	VL53L1_LLDriverData_t    *pdev =
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	60bb      	str	r3, [r7, #8]
			VL53L1DevStructGetLLDriverHandle(Dev);

	VL53L1_init_ll_driver_state(
 8009b80:	2162      	movs	r1, #98	; 0x62
 8009b82:	6878      	ldr	r0, [r7, #4]
 8009b84:	f002 f8fb 	bl	800bd7e <VL53L1_init_ll_driver_state>
			Dev,
			VL53L1_DEVICESTATE_UNKNOWN);

	pdev->wait_method             = VL53L1_WAIT_METHOD_BLOCKING;
 8009b88:	68bb      	ldr	r3, [r7, #8]
 8009b8a:	2200      	movs	r2, #0
 8009b8c:	701a      	strb	r2, [r3, #0]
	pdev->preset_mode             = VL53L1_DEVICEPRESETMODE_STANDARD_RANGING;
 8009b8e:	68bb      	ldr	r3, [r7, #8]
 8009b90:	2201      	movs	r2, #1
 8009b92:	705a      	strb	r2, [r3, #1]
	pdev->measurement_mode        = VL53L1_DEVICEMEASUREMENTMODE_STOP;
 8009b94:	68bb      	ldr	r3, [r7, #8]
 8009b96:	2200      	movs	r2, #0
 8009b98:	709a      	strb	r2, [r3, #2]

	pdev->offset_calibration_mode =
 8009b9a:	68bb      	ldr	r3, [r7, #8]
 8009b9c:	2201      	movs	r2, #1
 8009b9e:	70da      	strb	r2, [r3, #3]
		VL53L1_OFFSETCALIBRATIONMODE__MM1_MM2__STANDARD;
	pdev->offset_correction_mode  =
 8009ba0:	68bb      	ldr	r3, [r7, #8]
 8009ba2:	2201      	movs	r2, #1
 8009ba4:	711a      	strb	r2, [r3, #4]
		VL53L1_OFFSETCORRECTIONMODE__MM1_MM2_OFFSETS;

	pdev->phasecal_config_timeout_us  =  1000;
 8009ba6:	68bb      	ldr	r3, [r7, #8]
 8009ba8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8009bac:	609a      	str	r2, [r3, #8]
	pdev->mm_config_timeout_us        =  2000;
 8009bae:	68bb      	ldr	r3, [r7, #8]
 8009bb0:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8009bb4:	60da      	str	r2, [r3, #12]
	pdev->range_config_timeout_us     = 13000;
 8009bb6:	68bb      	ldr	r3, [r7, #8]
 8009bb8:	f243 22c8 	movw	r2, #13000	; 0x32c8
 8009bbc:	611a      	str	r2, [r3, #16]
	pdev->inter_measurement_period_ms =   100;
 8009bbe:	68bb      	ldr	r3, [r7, #8]
 8009bc0:	2264      	movs	r2, #100	; 0x64
 8009bc2:	615a      	str	r2, [r3, #20]
	pdev->dss_config__target_total_rate_mcps = 0x0A00;
 8009bc4:	68bb      	ldr	r3, [r7, #8]
 8009bc6:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 8009bca:	831a      	strh	r2, [r3, #24]
	pdev->debug_mode                  =  0x00;
 8009bcc:	68bb      	ldr	r3, [r7, #8]
 8009bce:	2200      	movs	r2, #0
 8009bd0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

	/* initialise gain calibration values to tuning parameter values */

	pdev->gain_cal.standard_ranging_gain_factor =
 8009bd4:	68bb      	ldr	r3, [r7, #8]
 8009bd6:	f240 72db 	movw	r2, #2011	; 0x7db
 8009bda:	f8a3 209c 	strh.w	r2, [r3, #156]	; 0x9c
			VL53L1_TUNINGPARM_LITE_RANGING_GAIN_FACTOR_DEFAULT;

	/*
	 * Initialise version structure
	 */
	VL53L1_init_version(Dev);
 8009bde:	6878      	ldr	r0, [r7, #4]
 8009be0:	f002 f8b2 	bl	800bd48 <VL53L1_init_version>
	 *
	 *  Contains the key NVM data e.g identification info fast oscillator
	 *  freq, max trim and laser safety info
	 */

	if (read_p2p_data > 0 && status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
 8009be4:	78fb      	ldrb	r3, [r7, #3]
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d008      	beq.n	8009bfc <VL53L1_data_init+0x90>
 8009bea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009bee:	2b00      	cmp	r3, #0
 8009bf0:	d104      	bne.n	8009bfc <VL53L1_data_init+0x90>
			status = VL53L1_read_p2p_data(Dev);
 8009bf2:	6878      	ldr	r0, [r7, #4]
 8009bf4:	f000 f857 	bl	8009ca6 <VL53L1_read_p2p_data>
 8009bf8:	4603      	mov	r3, r0
 8009bfa:	73fb      	strb	r3, [r7, #15]

	/* Initialise Ref SPAD Char configuration structure */
#ifndef VL53L1_NOCALIB
	status =
		VL53L1_init_refspadchar_config_struct(
 8009bfc:	68bb      	ldr	r3, [r7, #8]
 8009bfe:	f503 7388 	add.w	r3, r3, #272	; 0x110
 8009c02:	4618      	mov	r0, r3
 8009c04:	f001 fbe6 	bl	800b3d4 <VL53L1_init_refspadchar_config_struct>
 8009c08:	4603      	mov	r3, r0
 8009c0a:	73fb      	strb	r3, [r7, #15]
#endif

	/* Initialise SPAD Self Check (SSC) configuration structure */
#ifndef VL53L1_NOCALIB
	status =
		VL53L1_init_ssc_config_struct(
 8009c0c:	68bb      	ldr	r3, [r7, #8]
 8009c0e:	f503 7390 	add.w	r3, r3, #288	; 0x120
 8009c12:	4618      	mov	r0, r3
 8009c14:	f001 fc01 	bl	800b41a <VL53L1_init_ssc_config_struct>
 8009c18:	4603      	mov	r3, r0
 8009c1a:	73fb      	strb	r3, [r7, #15]

	/* Initialise Private Xtalk configuration structure
	 * - Fill with customer NVM data to begin
	 */
	status =
		VL53L1_init_xtalk_config_struct(
 8009c1c:	68bb      	ldr	r3, [r7, #8]
 8009c1e:	f103 0242 	add.w	r2, r3, #66	; 0x42
 8009c22:	68bb      	ldr	r3, [r7, #8]
 8009c24:	f503 7396 	add.w	r3, r3, #300	; 0x12c
 8009c28:	4619      	mov	r1, r3
 8009c2a:	4610      	mov	r0, r2
 8009c2c:	f001 fc15 	bl	800b45a <VL53L1_init_xtalk_config_struct>
 8009c30:	4603      	mov	r3, r0
 8009c32:	73fb      	strb	r3, [r7, #15]

	/* Initialise Offset Calibration configuration structure
	 */
#ifndef VL53L1_NOCALIB
	status =
		VL53L1_init_offset_cal_config_struct(
 8009c34:	68bb      	ldr	r3, [r7, #8]
 8009c36:	f503 73a2 	add.w	r3, r3, #324	; 0x144
 8009c3a:	4618      	mov	r0, r3
 8009c3c:	f001 fc6f 	bl	800b51e <VL53L1_init_offset_cal_config_struct>
 8009c40:	4603      	mov	r3, r0
 8009c42:	73fb      	strb	r3, [r7, #15]

	/* Initialise Tuning Parameter structure
	 * - Added as part of Patch_AddingTuningParmStorage_11821
	 */
	status =
		VL53L1_init_tuning_parm_storage_struct(
 8009c44:	68bb      	ldr	r3, [r7, #8]
 8009c46:	33a4      	adds	r3, #164	; 0xa4
 8009c48:	4618      	mov	r0, r3
 8009c4a:	f001 fc8e 	bl	800b56a <VL53L1_init_tuning_parm_storage_struct>
 8009c4e:	4603      	mov	r3, r0
 8009c50:	73fb      	strb	r3, [r7, #15]
			&(pdev->tuning_parms));

	status = VL53L1_set_vhv_loopbound(Dev,
 8009c52:	2120      	movs	r1, #32
 8009c54:	6878      	ldr	r0, [r7, #4]
 8009c56:	f000 fcb9 	bl	800a5cc <VL53L1_set_vhv_loopbound>
 8009c5a:	4603      	mov	r3, r0
 8009c5c:	73fb      	strb	r3, [r7, #15]
	/*
	 * Initialise default settings - much happen *after*
	 * reading /setting  of static_nvm_managed
	 */

	if (status == VL53L1_ERROR_NONE)
 8009c5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009c62:	2b00      	cmp	r3, #0
 8009c64:	d116      	bne.n	8009c94 <VL53L1_data_init+0x128>
		status = VL53L1_set_preset_mode(
 8009c66:	68bb      	ldr	r3, [r7, #8]
 8009c68:	7858      	ldrb	r0, [r3, #1]
 8009c6a:	68bb      	ldr	r3, [r7, #8]
 8009c6c:	8b1c      	ldrh	r4, [r3, #24]
 8009c6e:	68bb      	ldr	r3, [r7, #8]
 8009c70:	689d      	ldr	r5, [r3, #8]
 8009c72:	68bb      	ldr	r3, [r7, #8]
 8009c74:	68db      	ldr	r3, [r3, #12]
 8009c76:	68ba      	ldr	r2, [r7, #8]
 8009c78:	6912      	ldr	r2, [r2, #16]
 8009c7a:	68b9      	ldr	r1, [r7, #8]
 8009c7c:	6949      	ldr	r1, [r1, #20]
 8009c7e:	9102      	str	r1, [sp, #8]
 8009c80:	9201      	str	r2, [sp, #4]
 8009c82:	9300      	str	r3, [sp, #0]
 8009c84:	462b      	mov	r3, r5
 8009c86:	4622      	mov	r2, r4
 8009c88:	4601      	mov	r1, r0
 8009c8a:	6878      	ldr	r0, [r7, #4]
 8009c8c:	f000 fad4 	bl	800a238 <VL53L1_set_preset_mode>
 8009c90:	4603      	mov	r3, r0
 8009c92:	73fb      	strb	r3, [r7, #15]
						pdev->range_config_timeout_us,
						pdev->inter_measurement_period_ms);

	/* Initial Low Power Auto Mode data structures */
	/* Added for Patch_LowPowerAutoMode */
	VL53L1_low_power_auto_data_init(
 8009c94:	6878      	ldr	r0, [r7, #4]
 8009c96:	f002 fde3 	bl	800c860 <VL53L1_low_power_auto_data_init>

#endif

	LOG_FUNCTION_END(status);

	return status;
 8009c9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009c9e:	4618      	mov	r0, r3
 8009ca0:	3710      	adds	r7, #16
 8009ca2:	46bd      	mov	sp, r7
 8009ca4:	bdb0      	pop	{r4, r5, r7, pc}

08009ca6 <VL53L1_read_p2p_data>:


VL53L1_Error VL53L1_read_p2p_data(
	VL53L1_DEV        Dev)
{
 8009ca6:	b580      	push	{r7, lr}
 8009ca8:	b084      	sub	sp, #16
 8009caa:	af00      	add	r7, sp, #0
 8009cac:	6078      	str	r0, [r7, #4]
	 *
	 *  Contains the key NVM data e.g identification info
	 *  fast oscillator freq, max trim and laser safety info
	 */

	VL53L1_Error status       = VL53L1_ERROR_NONE;
 8009cae:	2300      	movs	r3, #0
 8009cb0:	73fb      	strb	r3, [r7, #15]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	if (status == VL53L1_ERROR_NONE)
 8009cb6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009cba:	2b00      	cmp	r3, #0
 8009cbc:	d108      	bne.n	8009cd0 <VL53L1_read_p2p_data+0x2a>
		status = VL53L1_get_static_nvm_managed(
 8009cbe:	68bb      	ldr	r3, [r7, #8]
 8009cc0:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 8009cc4:	4619      	mov	r1, r3
 8009cc6:	6878      	ldr	r0, [r7, #4]
 8009cc8:	f002 ff61 	bl	800cb8e <VL53L1_get_static_nvm_managed>
 8009ccc:	4603      	mov	r3, r0
 8009cce:	73fb      	strb	r3, [r7, #15]
						Dev,
						&(pdev->stat_nvm));

	if (status == VL53L1_ERROR_NONE)
 8009cd0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009cd4:	2b00      	cmp	r3, #0
 8009cd6:	d107      	bne.n	8009ce8 <VL53L1_read_p2p_data+0x42>
		status = VL53L1_get_customer_nvm_managed(
 8009cd8:	68bb      	ldr	r3, [r7, #8]
 8009cda:	3342      	adds	r3, #66	; 0x42
 8009cdc:	4619      	mov	r1, r3
 8009cde:	6878      	ldr	r0, [r7, #4]
 8009ce0:	f003 f893 	bl	800ce0a <VL53L1_get_customer_nvm_managed>
 8009ce4:	4603      	mov	r3, r0
 8009ce6:	73fb      	strb	r3, [r7, #15]
						Dev,
						&(pdev->customer));

	if (status == VL53L1_ERROR_NONE) {
 8009ce8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009cec:	2b00      	cmp	r3, #0
 8009cee:	d115      	bne.n	8009d1c <VL53L1_read_p2p_data+0x76>

		status = VL53L1_get_nvm_copy_data(
 8009cf0:	68bb      	ldr	r3, [r7, #8]
 8009cf2:	f503 73fd 	add.w	r3, r3, #506	; 0x1fa
 8009cf6:	4619      	mov	r1, r3
 8009cf8:	6878      	ldr	r0, [r7, #4]
 8009cfa:	f003 ff44 	bl	800db86 <VL53L1_get_nvm_copy_data>
 8009cfe:	4603      	mov	r3, r0
 8009d00:	73fb      	strb	r3, [r7, #15]
						Dev,
						&(pdev->nvm_copy_data));

		/* copy Return Good SPADs to buffer */
		if (status == VL53L1_ERROR_NONE)
 8009d02:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009d06:	2b00      	cmp	r3, #0
 8009d08:	d108      	bne.n	8009d1c <VL53L1_read_p2p_data+0x76>
			VL53L1_copy_rtn_good_spads_to_buffer(
 8009d0a:	68bb      	ldr	r3, [r7, #8]
 8009d0c:	f503 72fd 	add.w	r2, r3, #506	; 0x1fa
 8009d10:	68bb      	ldr	r3, [r7, #8]
 8009d12:	33f0      	adds	r3, #240	; 0xf0
 8009d14:	4619      	mov	r1, r3
 8009d16:	4610      	mov	r0, r2
 8009d18:	f002 f991 	bl	800c03e <VL53L1_copy_rtn_good_spads_to_buffer>

	/*
	 * read slow osc calibration value
	 * counts per ms
	 */
	if (status == VL53L1_ERROR_NONE)
 8009d1c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009d20:	2b00      	cmp	r3, #0
 8009d22:	d109      	bne.n	8009d38 <VL53L1_read_p2p_data+0x92>
		status =
			VL53L1_RdWord(
 8009d24:	68bb      	ldr	r3, [r7, #8]
 8009d26:	f503 732d 	add.w	r3, r3, #692	; 0x2b4
 8009d2a:	461a      	mov	r2, r3
 8009d2c:	21de      	movs	r1, #222	; 0xde
 8009d2e:	6878      	ldr	r0, [r7, #4]
 8009d30:	f004 f8b8 	bl	800dea4 <VL53L1_RdWord>
 8009d34:	4603      	mov	r3, r0
 8009d36:	73fb      	strb	r3, [r7, #15]

	/*
	 * Check if there a sensible value for osc_measured__fast_osc__frequency
	 */

	if (pdev->stat_nvm.osc_measured__fast_osc__frequency < 0x1000) {
 8009d38:	68bb      	ldr	r3, [r7, #8]
 8009d3a:	f8b3 315e 	ldrh.w	r3, [r3, #350]	; 0x15e
 8009d3e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009d42:	d204      	bcs.n	8009d4e <VL53L1_read_p2p_data+0xa8>
			VL53L1_TRACE_LEVEL_WARNING,
			"\nInvalid %s value (0x%04X) - forcing to 0x%04X\n\n",
			"pdev->stat_nvm.osc_measured__fast_osc__frequency",
			pdev->stat_nvm.osc_measured__fast_osc__frequency,
			0xBCCC);
		pdev->stat_nvm.osc_measured__fast_osc__frequency = 0xBCCC;
 8009d44:	68bb      	ldr	r3, [r7, #8]
 8009d46:	f64b 42cc 	movw	r2, #48332	; 0xbccc
 8009d4a:	f8a3 215e 	strh.w	r2, [r3, #350]	; 0x15e

	/*
	 * Get MM ROI - contains optical centre as SPAD number
	 */

	if (status == VL53L1_ERROR_NONE)
 8009d4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009d52:	2b00      	cmp	r3, #0
 8009d54:	d107      	bne.n	8009d66 <VL53L1_read_p2p_data+0xc0>
		status =
			VL53L1_get_mode_mitigation_roi(
 8009d56:	68bb      	ldr	r3, [r7, #8]
 8009d58:	339e      	adds	r3, #158	; 0x9e
 8009d5a:	4619      	mov	r1, r3
 8009d5c:	6878      	ldr	r0, [r7, #4]
 8009d5e:	f000 f98d 	bl	800a07c <VL53L1_get_mode_mitigation_roi>
 8009d62:	4603      	mov	r3, r0
 8009d64:	73fb      	strb	r3, [r7, #15]

	/* catch parts where the optical centre is
	 * no programmed in to the NVM
	 */

	if (pdev->optical_centre.x_centre == 0 &&
 8009d66:	68bb      	ldr	r3, [r7, #8]
 8009d68:	f893 30a2 	ldrb.w	r3, [r3, #162]	; 0xa2
 8009d6c:	2b00      	cmp	r3, #0
 8009d6e:	d114      	bne.n	8009d9a <VL53L1_read_p2p_data+0xf4>
		pdev->optical_centre.y_centre == 0) {
 8009d70:	68bb      	ldr	r3, [r7, #8]
 8009d72:	f893 30a3 	ldrb.w	r3, [r3, #163]	; 0xa3
	if (pdev->optical_centre.x_centre == 0 &&
 8009d76:	2b00      	cmp	r3, #0
 8009d78:	d10f      	bne.n	8009d9a <VL53L1_read_p2p_data+0xf4>
		pdev->optical_centre.x_centre =
				pdev->mm_roi.x_centre << 4;
 8009d7a:	68bb      	ldr	r3, [r7, #8]
 8009d7c:	f893 309e 	ldrb.w	r3, [r3, #158]	; 0x9e
 8009d80:	011b      	lsls	r3, r3, #4
 8009d82:	b2da      	uxtb	r2, r3
		pdev->optical_centre.x_centre =
 8009d84:	68bb      	ldr	r3, [r7, #8]
 8009d86:	f883 20a2 	strb.w	r2, [r3, #162]	; 0xa2
		pdev->optical_centre.y_centre =
				pdev->mm_roi.y_centre << 4;
 8009d8a:	68bb      	ldr	r3, [r7, #8]
 8009d8c:	f893 309f 	ldrb.w	r3, [r3, #159]	; 0x9f
 8009d90:	011b      	lsls	r3, r3, #4
 8009d92:	b2da      	uxtb	r2, r3
		pdev->optical_centre.y_centre =
 8009d94:	68bb      	ldr	r3, [r7, #8]
 8009d96:	f883 20a3 	strb.w	r2, [r3, #163]	; 0xa3
	}

	LOG_FUNCTION_END(status);

	return status;
 8009d9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009d9e:	4618      	mov	r0, r3
 8009da0:	3710      	adds	r7, #16
 8009da2:	46bd      	mov	sp, r7
 8009da4:	bd80      	pop	{r7, pc}

08009da6 <VL53L1_set_inter_measurement_period_ms>:


VL53L1_Error VL53L1_set_inter_measurement_period_ms(
	VL53L1_DEV              Dev,
	uint32_t                inter_measurement_period_ms)
{
 8009da6:	b480      	push	{r7}
 8009da8:	b085      	sub	sp, #20
 8009daa:	af00      	add	r7, sp, #0
 8009dac:	6078      	str	r0, [r7, #4]
 8009dae:	6039      	str	r1, [r7, #0]
	/**
	 * Convenience function for setting the inter measurement period
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8009db0:	2300      	movs	r3, #0
 8009db2:	73fb      	strb	r3, [r7, #15]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	if (pdev->dbg_results.result__osc_calibrate_val == 0)
 8009db8:	68bb      	ldr	r3, [r7, #8]
 8009dba:	f8b3 32b4 	ldrh.w	r3, [r3, #692]	; 0x2b4
 8009dbe:	2b00      	cmp	r3, #0
 8009dc0:	d101      	bne.n	8009dc6 <VL53L1_set_inter_measurement_period_ms+0x20>
		status = VL53L1_ERROR_DIVISION_BY_ZERO;
 8009dc2:	23f1      	movs	r3, #241	; 0xf1
 8009dc4:	73fb      	strb	r3, [r7, #15]

	if (status == VL53L1_ERROR_NONE) {
 8009dc6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009dca:	2b00      	cmp	r3, #0
 8009dcc:	d10c      	bne.n	8009de8 <VL53L1_set_inter_measurement_period_ms+0x42>
		pdev->inter_measurement_period_ms = inter_measurement_period_ms;
 8009dce:	68bb      	ldr	r3, [r7, #8]
 8009dd0:	683a      	ldr	r2, [r7, #0]
 8009dd2:	615a      	str	r2, [r3, #20]
		pdev->tim_cfg.system__intermeasurement_period = \
			inter_measurement_period_ms *
			(uint32_t)pdev->dbg_results.result__osc_calibrate_val;
 8009dd4:	68bb      	ldr	r3, [r7, #8]
 8009dd6:	f8b3 32b4 	ldrh.w	r3, [r3, #692]	; 0x2b4
 8009dda:	461a      	mov	r2, r3
			inter_measurement_period_ms *
 8009ddc:	683b      	ldr	r3, [r7, #0]
 8009dde:	fb03 f202 	mul.w	r2, r3, r2
		pdev->tim_cfg.system__intermeasurement_period = \
 8009de2:	68bb      	ldr	r3, [r7, #8]
 8009de4:	f8c3 21ac 	str.w	r2, [r3, #428]	; 0x1ac
	}

	LOG_FUNCTION_END(status);

	return status;
 8009de8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009dec:	4618      	mov	r0, r3
 8009dee:	3714      	adds	r7, #20
 8009df0:	46bd      	mov	sp, r7
 8009df2:	bc80      	pop	{r7}
 8009df4:	4770      	bx	lr

08009df6 <VL53L1_get_inter_measurement_period_ms>:


VL53L1_Error VL53L1_get_inter_measurement_period_ms(
	VL53L1_DEV              Dev,
	uint32_t               *pinter_measurement_period_ms)
{
 8009df6:	b480      	push	{r7}
 8009df8:	b085      	sub	sp, #20
 8009dfa:	af00      	add	r7, sp, #0
 8009dfc:	6078      	str	r0, [r7, #4]
 8009dfe:	6039      	str	r1, [r7, #0]
	/**
	 * Convenience function for getting the inter measurement period
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8009e00:	2300      	movs	r3, #0
 8009e02:	73fb      	strb	r3, [r7, #15]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	if (pdev->dbg_results.result__osc_calibrate_val == 0)
 8009e08:	68bb      	ldr	r3, [r7, #8]
 8009e0a:	f8b3 32b4 	ldrh.w	r3, [r3, #692]	; 0x2b4
 8009e0e:	2b00      	cmp	r3, #0
 8009e10:	d101      	bne.n	8009e16 <VL53L1_get_inter_measurement_period_ms+0x20>
		status = VL53L1_ERROR_DIVISION_BY_ZERO;
 8009e12:	23f1      	movs	r3, #241	; 0xf1
 8009e14:	73fb      	strb	r3, [r7, #15]

	if (status == VL53L1_ERROR_NONE)
 8009e16:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009e1a:	2b00      	cmp	r3, #0
 8009e1c:	d109      	bne.n	8009e32 <VL53L1_get_inter_measurement_period_ms+0x3c>
		*pinter_measurement_period_ms = \
			pdev->tim_cfg.system__intermeasurement_period /
 8009e1e:	68bb      	ldr	r3, [r7, #8]
 8009e20:	f8d3 31ac 	ldr.w	r3, [r3, #428]	; 0x1ac
			(uint32_t)pdev->dbg_results.result__osc_calibrate_val;
 8009e24:	68ba      	ldr	r2, [r7, #8]
 8009e26:	f8b2 22b4 	ldrh.w	r2, [r2, #692]	; 0x2b4
			pdev->tim_cfg.system__intermeasurement_period /
 8009e2a:	fbb3 f2f2 	udiv	r2, r3, r2
		*pinter_measurement_period_ms = \
 8009e2e:	683b      	ldr	r3, [r7, #0]
 8009e30:	601a      	str	r2, [r3, #0]


	LOG_FUNCTION_END(status);

	return status;
 8009e32:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009e36:	4618      	mov	r0, r3
 8009e38:	3714      	adds	r7, #20
 8009e3a:	46bd      	mov	sp, r7
 8009e3c:	bc80      	pop	{r7}
 8009e3e:	4770      	bx	lr

08009e40 <VL53L1_set_timeouts_us>:
VL53L1_Error VL53L1_set_timeouts_us(
	VL53L1_DEV          Dev,
	uint32_t            phasecal_config_timeout_us,
	uint32_t            mm_config_timeout_us,
	uint32_t            range_config_timeout_us)
{
 8009e40:	b580      	push	{r7, lr}
 8009e42:	b088      	sub	sp, #32
 8009e44:	af02      	add	r7, sp, #8
 8009e46:	60f8      	str	r0, [r7, #12]
 8009e48:	60b9      	str	r1, [r7, #8]
 8009e4a:	607a      	str	r2, [r7, #4]
 8009e4c:	603b      	str	r3, [r7, #0]
	/**
	 * Convenience function for setting the MM and range
	 * timeouts
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8009e4e:	2300      	movs	r3, #0
 8009e50:	75fb      	strb	r3, [r7, #23]
	VL53L1_LLDriverData_t *pdev =
 8009e52:	68fb      	ldr	r3, [r7, #12]
 8009e54:	613b      	str	r3, [r7, #16]
			VL53L1DevStructGetLLDriverHandle(Dev);

	LOG_FUNCTION_START("");

	if (pdev->stat_nvm.osc_measured__fast_osc__frequency == 0)
 8009e56:	693b      	ldr	r3, [r7, #16]
 8009e58:	f8b3 315e 	ldrh.w	r3, [r3, #350]	; 0x15e
 8009e5c:	2b00      	cmp	r3, #0
 8009e5e:	d101      	bne.n	8009e64 <VL53L1_set_timeouts_us+0x24>
		status = VL53L1_ERROR_DIVISION_BY_ZERO;
 8009e60:	23f1      	movs	r3, #241	; 0xf1
 8009e62:	75fb      	strb	r3, [r7, #23]

	if (status == VL53L1_ERROR_NONE) {
 8009e64:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009e68:	2b00      	cmp	r3, #0
 8009e6a:	d11b      	bne.n	8009ea4 <VL53L1_set_timeouts_us+0x64>

		pdev->phasecal_config_timeout_us = phasecal_config_timeout_us;
 8009e6c:	693b      	ldr	r3, [r7, #16]
 8009e6e:	68ba      	ldr	r2, [r7, #8]
 8009e70:	609a      	str	r2, [r3, #8]
		pdev->mm_config_timeout_us       = mm_config_timeout_us;
 8009e72:	693b      	ldr	r3, [r7, #16]
 8009e74:	687a      	ldr	r2, [r7, #4]
 8009e76:	60da      	str	r2, [r3, #12]
		pdev->range_config_timeout_us    = range_config_timeout_us;
 8009e78:	693b      	ldr	r3, [r7, #16]
 8009e7a:	683a      	ldr	r2, [r7, #0]
 8009e7c:	611a      	str	r2, [r3, #16]

		status =
			VL53L1_calc_timeout_register_values(
 8009e7e:	693b      	ldr	r3, [r7, #16]
 8009e80:	f8b3 115e 	ldrh.w	r1, [r3, #350]	; 0x15e
 8009e84:	693b      	ldr	r3, [r7, #16]
 8009e86:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 8009e8a:	693a      	ldr	r2, [r7, #16]
 8009e8c:	f502 72ce 	add.w	r2, r2, #412	; 0x19c
 8009e90:	9201      	str	r2, [sp, #4]
 8009e92:	9300      	str	r3, [sp, #0]
 8009e94:	460b      	mov	r3, r1
 8009e96:	683a      	ldr	r2, [r7, #0]
 8009e98:	6879      	ldr	r1, [r7, #4]
 8009e9a:	68b8      	ldr	r0, [r7, #8]
 8009e9c:	f002 fc15 	bl	800c6ca <VL53L1_calc_timeout_register_values>
 8009ea0:	4603      	mov	r3, r0
 8009ea2:	75fb      	strb	r3, [r7, #23]
				&(pdev->tim_cfg));
	}

	LOG_FUNCTION_END(status);

	return status;
 8009ea4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009ea8:	4618      	mov	r0, r3
 8009eaa:	3718      	adds	r7, #24
 8009eac:	46bd      	mov	sp, r7
 8009eae:	bd80      	pop	{r7, pc}

08009eb0 <VL53L1_get_timeouts_us>:
VL53L1_Error VL53L1_get_timeouts_us(
	VL53L1_DEV           Dev,
	uint32_t            *pphasecal_config_timeout_us,
	uint32_t            *pmm_config_timeout_us,
	uint32_t			*prange_config_timeout_us)
{
 8009eb0:	b580      	push	{r7, lr}
 8009eb2:	b088      	sub	sp, #32
 8009eb4:	af00      	add	r7, sp, #0
 8009eb6:	60f8      	str	r0, [r7, #12]
 8009eb8:	60b9      	str	r1, [r7, #8]
 8009eba:	607a      	str	r2, [r7, #4]
 8009ebc:	603b      	str	r3, [r7, #0]
	/**
	 * Convenience function for getting the MM and range
	 * timeouts
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8009ebe:	2300      	movs	r3, #0
 8009ec0:	77fb      	strb	r3, [r7, #31]
	VL53L1_LLDriverData_t *pdev =
 8009ec2:	68fb      	ldr	r3, [r7, #12]
 8009ec4:	61bb      	str	r3, [r7, #24]
			VL53L1DevStructGetLLDriverHandle(Dev);

	uint32_t  macro_period_us = 0;
 8009ec6:	2300      	movs	r3, #0
 8009ec8:	617b      	str	r3, [r7, #20]
	uint16_t  timeout_encoded = 0;
 8009eca:	2300      	movs	r3, #0
 8009ecc:	827b      	strh	r3, [r7, #18]

	LOG_FUNCTION_START("");

	if (pdev->stat_nvm.osc_measured__fast_osc__frequency == 0)
 8009ece:	69bb      	ldr	r3, [r7, #24]
 8009ed0:	f8b3 315e 	ldrh.w	r3, [r3, #350]	; 0x15e
 8009ed4:	2b00      	cmp	r3, #0
 8009ed6:	d101      	bne.n	8009edc <VL53L1_get_timeouts_us+0x2c>
		status = VL53L1_ERROR_DIVISION_BY_ZERO;
 8009ed8:	23f1      	movs	r3, #241	; 0xf1
 8009eda:	77fb      	strb	r3, [r7, #31]

	if (status == VL53L1_ERROR_NONE) {
 8009edc:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8009ee0:	2b00      	cmp	r3, #0
 8009ee2:	d14a      	bne.n	8009f7a <VL53L1_get_timeouts_us+0xca>

		/* Update Macro Period for Range A VCSEL Period */
		macro_period_us =
			VL53L1_calc_macro_period_us(
 8009ee4:	69bb      	ldr	r3, [r7, #24]
 8009ee6:	f8b3 215e 	ldrh.w	r2, [r3, #350]	; 0x15e
 8009eea:	69bb      	ldr	r3, [r7, #24]
 8009eec:	f893 31a2 	ldrb.w	r3, [r3, #418]	; 0x1a2
 8009ef0:	4619      	mov	r1, r3
 8009ef2:	4610      	mov	r0, r2
 8009ef4:	f002 fa91 	bl	800c41a <VL53L1_calc_macro_period_us>
 8009ef8:	6178      	str	r0, [r7, #20]

		/*  Get Phase Cal Timing A timeout */

		*pphasecal_config_timeout_us =
			VL53L1_calc_timeout_us(
				(uint32_t)pdev->gen_cfg.phasecal_config__timeout_macrop,
 8009efa:	69bb      	ldr	r3, [r7, #24]
 8009efc:	f893 318b 	ldrb.w	r3, [r3, #395]	; 0x18b
			VL53L1_calc_timeout_us(
 8009f00:	6979      	ldr	r1, [r7, #20]
 8009f02:	4618      	mov	r0, r3
 8009f04:	f002 fb48 	bl	800c598 <VL53L1_calc_timeout_us>
 8009f08:	4602      	mov	r2, r0
		*pphasecal_config_timeout_us =
 8009f0a:	68bb      	ldr	r3, [r7, #8]
 8009f0c:	601a      	str	r2, [r3, #0]
				macro_period_us);

		/*  Get MM Timing A timeout */

		timeout_encoded =
			(uint16_t)pdev->tim_cfg.mm_config__timeout_macrop_a_hi;
 8009f0e:	69bb      	ldr	r3, [r7, #24]
 8009f10:	f893 319c 	ldrb.w	r3, [r3, #412]	; 0x19c
		timeout_encoded =
 8009f14:	827b      	strh	r3, [r7, #18]
		timeout_encoded = (timeout_encoded << 8) +
 8009f16:	8a7b      	ldrh	r3, [r7, #18]
 8009f18:	021b      	lsls	r3, r3, #8
 8009f1a:	b29a      	uxth	r2, r3
			(uint16_t)pdev->tim_cfg.mm_config__timeout_macrop_a_lo;
 8009f1c:	69bb      	ldr	r3, [r7, #24]
 8009f1e:	f893 319d 	ldrb.w	r3, [r3, #413]	; 0x19d
 8009f22:	b29b      	uxth	r3, r3
		timeout_encoded = (timeout_encoded << 8) +
 8009f24:	4413      	add	r3, r2
 8009f26:	827b      	strh	r3, [r7, #18]

		*pmm_config_timeout_us =
			VL53L1_calc_decoded_timeout_us(
 8009f28:	8a7b      	ldrh	r3, [r7, #18]
 8009f2a:	6979      	ldr	r1, [r7, #20]
 8009f2c:	4618      	mov	r0, r3
 8009f2e:	f002 fb73 	bl	800c618 <VL53L1_calc_decoded_timeout_us>
 8009f32:	4602      	mov	r2, r0
		*pmm_config_timeout_us =
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	601a      	str	r2, [r3, #0]
				macro_period_us);

		/* Get Range Timing A timeout */

		timeout_encoded =
			(uint16_t)pdev->tim_cfg.range_config__timeout_macrop_a_hi;
 8009f38:	69bb      	ldr	r3, [r7, #24]
 8009f3a:	f893 31a0 	ldrb.w	r3, [r3, #416]	; 0x1a0
		timeout_encoded =
 8009f3e:	827b      	strh	r3, [r7, #18]
		timeout_encoded = (timeout_encoded << 8) +
 8009f40:	8a7b      	ldrh	r3, [r7, #18]
 8009f42:	021b      	lsls	r3, r3, #8
 8009f44:	b29a      	uxth	r2, r3
			(uint16_t)pdev->tim_cfg.range_config__timeout_macrop_a_lo;
 8009f46:	69bb      	ldr	r3, [r7, #24]
 8009f48:	f893 31a1 	ldrb.w	r3, [r3, #417]	; 0x1a1
 8009f4c:	b29b      	uxth	r3, r3
		timeout_encoded = (timeout_encoded << 8) +
 8009f4e:	4413      	add	r3, r2
 8009f50:	827b      	strh	r3, [r7, #18]

		*prange_config_timeout_us =
			VL53L1_calc_decoded_timeout_us(
 8009f52:	8a7b      	ldrh	r3, [r7, #18]
 8009f54:	6979      	ldr	r1, [r7, #20]
 8009f56:	4618      	mov	r0, r3
 8009f58:	f002 fb5e 	bl	800c618 <VL53L1_calc_decoded_timeout_us>
 8009f5c:	4602      	mov	r2, r0
		*prange_config_timeout_us =
 8009f5e:	683b      	ldr	r3, [r7, #0]
 8009f60:	601a      	str	r2, [r3, #0]
				timeout_encoded,
				macro_period_us);

		pdev->phasecal_config_timeout_us = *pphasecal_config_timeout_us;
 8009f62:	68bb      	ldr	r3, [r7, #8]
 8009f64:	681a      	ldr	r2, [r3, #0]
 8009f66:	69bb      	ldr	r3, [r7, #24]
 8009f68:	609a      	str	r2, [r3, #8]
		pdev->mm_config_timeout_us       = *pmm_config_timeout_us;
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	681a      	ldr	r2, [r3, #0]
 8009f6e:	69bb      	ldr	r3, [r7, #24]
 8009f70:	60da      	str	r2, [r3, #12]
		pdev->range_config_timeout_us    = *prange_config_timeout_us;
 8009f72:	683b      	ldr	r3, [r7, #0]
 8009f74:	681a      	ldr	r2, [r3, #0]
 8009f76:	69bb      	ldr	r3, [r7, #24]
 8009f78:	611a      	str	r2, [r3, #16]

	}

	LOG_FUNCTION_END(status);

	return status;
 8009f7a:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8009f7e:	4618      	mov	r0, r3
 8009f80:	3720      	adds	r7, #32
 8009f82:	46bd      	mov	sp, r7
 8009f84:	bd80      	pop	{r7, pc}

08009f86 <VL53L1_get_sequence_config_bit>:

VL53L1_Error VL53L1_get_sequence_config_bit(
	VL53L1_DEV                    Dev,
	VL53L1_DeviceSequenceConfig   bit_id,
	uint8_t                      *pvalue)
{
 8009f86:	b480      	push	{r7}
 8009f88:	b087      	sub	sp, #28
 8009f8a:	af00      	add	r7, sp, #0
 8009f8c:	60f8      	str	r0, [r7, #12]
 8009f8e:	460b      	mov	r3, r1
 8009f90:	607a      	str	r2, [r7, #4]
 8009f92:	72fb      	strb	r3, [r7, #11]
	/**
	 * Convenience function for getting sequence
	 * config enable bits
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8009f94:	2300      	movs	r3, #0
 8009f96:	75fb      	strb	r3, [r7, #23]
	VL53L1_LLDriverData_t *pdev =
 8009f98:	68fb      	ldr	r3, [r7, #12]
 8009f9a:	613b      	str	r3, [r7, #16]
		VL53L1DevStructGetLLDriverHandle(Dev);

	uint8_t  bit_mask        = 0x01;
 8009f9c:	2301      	movs	r3, #1
 8009f9e:	75bb      	strb	r3, [r7, #22]

	if (bit_id <= VL53L1_DEVICESEQUENCECONFIG_RANGE) {
 8009fa0:	7afb      	ldrb	r3, [r7, #11]
 8009fa2:	2b07      	cmp	r3, #7
 8009fa4:	d81c      	bhi.n	8009fe0 <VL53L1_get_sequence_config_bit+0x5a>

		if (bit_id > 0) {
 8009fa6:	7afb      	ldrb	r3, [r7, #11]
 8009fa8:	2b00      	cmp	r3, #0
 8009faa:	d004      	beq.n	8009fb6 <VL53L1_get_sequence_config_bit+0x30>
			bit_mask  = 0x01 << bit_id;
 8009fac:	7afb      	ldrb	r3, [r7, #11]
 8009fae:	2201      	movs	r2, #1
 8009fb0:	fa02 f303 	lsl.w	r3, r2, r3
 8009fb4:	75bb      	strb	r3, [r7, #22]
		}

		*pvalue =
			pdev->dyn_cfg.system__sequence_config & bit_mask;
 8009fb6:	693b      	ldr	r3, [r7, #16]
 8009fb8:	f893 21c5 	ldrb.w	r2, [r3, #453]	; 0x1c5
		*pvalue =
 8009fbc:	7dbb      	ldrb	r3, [r7, #22]
 8009fbe:	4013      	ands	r3, r2
 8009fc0:	b2da      	uxtb	r2, r3
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	701a      	strb	r2, [r3, #0]

		if (bit_id > 0) {
 8009fc6:	7afb      	ldrb	r3, [r7, #11]
 8009fc8:	2b00      	cmp	r3, #0
 8009fca:	d00b      	beq.n	8009fe4 <VL53L1_get_sequence_config_bit+0x5e>
			*pvalue  = *pvalue >> bit_id;
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	781b      	ldrb	r3, [r3, #0]
 8009fd0:	461a      	mov	r2, r3
 8009fd2:	7afb      	ldrb	r3, [r7, #11]
 8009fd4:	fa42 f303 	asr.w	r3, r2, r3
 8009fd8:	b2da      	uxtb	r2, r3
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	701a      	strb	r2, [r3, #0]
 8009fde:	e001      	b.n	8009fe4 <VL53L1_get_sequence_config_bit+0x5e>
		}

	} else {
		status = VL53L1_ERROR_INVALID_PARAMS;
 8009fe0:	23fc      	movs	r3, #252	; 0xfc
 8009fe2:	75fb      	strb	r3, [r7, #23]
	}

	return status;
 8009fe4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009fe8:	4618      	mov	r0, r3
 8009fea:	371c      	adds	r7, #28
 8009fec:	46bd      	mov	sp, r7
 8009fee:	bc80      	pop	{r7}
 8009ff0:	4770      	bx	lr

08009ff2 <VL53L1_set_user_zone>:


VL53L1_Error VL53L1_set_user_zone(
	VL53L1_DEV              Dev,
	VL53L1_user_zone_t     *puser_zone)
{
 8009ff2:	b580      	push	{r7, lr}
 8009ff4:	b084      	sub	sp, #16
 8009ff6:	af00      	add	r7, sp, #0
 8009ff8:	6078      	str	r0, [r7, #4]
 8009ffa:	6039      	str	r1, [r7, #0]
	/**
	 * Convenience function for setting the user ROI
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 8009ffc:	2300      	movs	r3, #0
 8009ffe:	73fb      	strb	r3, [r7, #15]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	/* convert (row,col) location into a SPAD number */
	VL53L1_encode_row_col(
 800a004:	683b      	ldr	r3, [r7, #0]
 800a006:	7858      	ldrb	r0, [r3, #1]
 800a008:	683b      	ldr	r3, [r7, #0]
 800a00a:	7819      	ldrb	r1, [r3, #0]
 800a00c:	68bb      	ldr	r3, [r7, #8]
 800a00e:	f203 13c3 	addw	r3, r3, #451	; 0x1c3
 800a012:	461a      	mov	r2, r3
 800a014:	f002 fbd2 	bl	800c7bc <VL53L1_encode_row_col>
		puser_zone->y_centre,
		puser_zone->x_centre,
		&(pdev->dyn_cfg.roi_config__user_roi_centre_spad));

	/* merge x and y sizes */
	VL53L1_encode_zone_size(
 800a018:	683b      	ldr	r3, [r7, #0]
 800a01a:	7898      	ldrb	r0, [r3, #2]
 800a01c:	683b      	ldr	r3, [r7, #0]
 800a01e:	78d9      	ldrb	r1, [r3, #3]
 800a020:	68bb      	ldr	r3, [r7, #8]
 800a022:	f503 73e2 	add.w	r3, r3, #452	; 0x1c4
 800a026:	461a      	mov	r2, r3
 800a028:	f002 fc05 	bl	800c836 <VL53L1_encode_zone_size>

	/* need to add checks to ensure ROI is within array */

	LOG_FUNCTION_END(status);

	return status;
 800a02c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a030:	4618      	mov	r0, r3
 800a032:	3710      	adds	r7, #16
 800a034:	46bd      	mov	sp, r7
 800a036:	bd80      	pop	{r7, pc}

0800a038 <VL53L1_get_user_zone>:


VL53L1_Error VL53L1_get_user_zone(
	VL53L1_DEV              Dev,
	VL53L1_user_zone_t     *puser_zone)
{
 800a038:	b580      	push	{r7, lr}
 800a03a:	b084      	sub	sp, #16
 800a03c:	af00      	add	r7, sp, #0
 800a03e:	6078      	str	r0, [r7, #4]
 800a040:	6039      	str	r1, [r7, #0]
	/**
	 * Convenience function for getting the user ROI
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800a042:	2300      	movs	r3, #0
 800a044:	73fb      	strb	r3, [r7, #15]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	/* convert SPAD number into (row,col) location*/
	VL53L1_decode_row_col(
 800a04a:	68bb      	ldr	r3, [r7, #8]
 800a04c:	f893 01c3 	ldrb.w	r0, [r3, #451]	; 0x1c3
 800a050:	683b      	ldr	r3, [r7, #0]
 800a052:	3301      	adds	r3, #1
 800a054:	683a      	ldr	r2, [r7, #0]
 800a056:	4619      	mov	r1, r3
 800a058:	f002 fcb6 	bl	800c9c8 <VL53L1_decode_row_col>
			pdev->dyn_cfg.roi_config__user_roi_centre_spad,
			&(puser_zone->y_centre),
			&(puser_zone->x_centre));

	/* extract x and y sizes */
	VL53L1_decode_zone_size(
 800a05c:	68bb      	ldr	r3, [r7, #8]
 800a05e:	f893 01c4 	ldrb.w	r0, [r3, #452]	; 0x1c4
 800a062:	683b      	ldr	r3, [r7, #0]
 800a064:	1c99      	adds	r1, r3, #2
 800a066:	683b      	ldr	r3, [r7, #0]
 800a068:	3303      	adds	r3, #3
 800a06a:	461a      	mov	r2, r3
 800a06c:	f002 fbcc 	bl	800c808 <VL53L1_decode_zone_size>
		&(puser_zone->width),
		&(puser_zone->height));

	LOG_FUNCTION_END(status);

	return status;
 800a070:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a074:	4618      	mov	r0, r3
 800a076:	3710      	adds	r7, #16
 800a078:	46bd      	mov	sp, r7
 800a07a:	bd80      	pop	{r7, pc}

0800a07c <VL53L1_get_mode_mitigation_roi>:


VL53L1_Error VL53L1_get_mode_mitigation_roi(
	VL53L1_DEV              Dev,
	VL53L1_user_zone_t     *pmm_roi)
{
 800a07c:	b580      	push	{r7, lr}
 800a07e:	b086      	sub	sp, #24
 800a080:	af00      	add	r7, sp, #0
 800a082:	6078      	str	r0, [r7, #4]
 800a084:	6039      	str	r1, [r7, #0]
	/**
	 * Convenience function for getting the mode mitigation ROI
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800a086:	2300      	movs	r3, #0
 800a088:	75fb      	strb	r3, [r7, #23]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	613b      	str	r3, [r7, #16]

	uint8_t  x       = 0;
 800a08e:	2300      	movs	r3, #0
 800a090:	73bb      	strb	r3, [r7, #14]
	uint8_t  y       = 0;
 800a092:	2300      	movs	r3, #0
 800a094:	737b      	strb	r3, [r7, #13]
	uint8_t  xy_size = 0;
 800a096:	2300      	movs	r3, #0
 800a098:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	/* convert SPAD number into (row,col) location */
	VL53L1_decode_row_col(
 800a09a:	693b      	ldr	r3, [r7, #16]
 800a09c:	f893 322a 	ldrb.w	r3, [r3, #554]	; 0x22a
 800a0a0:	f107 020e 	add.w	r2, r7, #14
 800a0a4:	f107 010d 	add.w	r1, r7, #13
 800a0a8:	4618      	mov	r0, r3
 800a0aa:	f002 fc8d 	bl	800c9c8 <VL53L1_decode_row_col>
			pdev->nvm_copy_data.roi_config__mode_roi_centre_spad,
			&y,
			&x);

	pmm_roi->x_centre = x;
 800a0ae:	7bba      	ldrb	r2, [r7, #14]
 800a0b0:	683b      	ldr	r3, [r7, #0]
 800a0b2:	701a      	strb	r2, [r3, #0]
	pmm_roi->y_centre = y;
 800a0b4:	7b7a      	ldrb	r2, [r7, #13]
 800a0b6:	683b      	ldr	r3, [r7, #0]
 800a0b8:	705a      	strb	r2, [r3, #1]
	 * versus the API sense
	 *
	 * MS Nibble = height
	 * LS Nibble = width
	 */
	xy_size = pdev->nvm_copy_data.roi_config__mode_roi_xy_size;
 800a0ba:	693b      	ldr	r3, [r7, #16]
 800a0bc:	f893 322b 	ldrb.w	r3, [r3, #555]	; 0x22b
 800a0c0:	73fb      	strb	r3, [r7, #15]

	pmm_roi->height = xy_size >> 4;
 800a0c2:	7bfb      	ldrb	r3, [r7, #15]
 800a0c4:	091b      	lsrs	r3, r3, #4
 800a0c6:	b2da      	uxtb	r2, r3
 800a0c8:	683b      	ldr	r3, [r7, #0]
 800a0ca:	70da      	strb	r2, [r3, #3]
	pmm_roi->width  = xy_size & 0x0F;
 800a0cc:	7bfb      	ldrb	r3, [r7, #15]
 800a0ce:	f003 030f 	and.w	r3, r3, #15
 800a0d2:	b2da      	uxtb	r2, r3
 800a0d4:	683b      	ldr	r3, [r7, #0]
 800a0d6:	709a      	strb	r2, [r3, #2]

	LOG_FUNCTION_END(status);

	return status;
 800a0d8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a0dc:	4618      	mov	r0, r3
 800a0de:	3718      	adds	r7, #24
 800a0e0:	46bd      	mov	sp, r7
 800a0e2:	bd80      	pop	{r7, pc}

0800a0e4 <VL53L1_get_preset_mode_timing_cfg>:
	VL53L1_DevicePresetModes     device_preset_mode,
	uint16_t                    *pdss_config__target_total_rate_mcps,
	uint32_t                    *pphasecal_config_timeout_us,
	uint32_t                    *pmm_config_timeout_us,
	uint32_t                    *prange_config_timeout_us)
{
 800a0e4:	b480      	push	{r7}
 800a0e6:	b087      	sub	sp, #28
 800a0e8:	af00      	add	r7, sp, #0
 800a0ea:	60f8      	str	r0, [r7, #12]
 800a0ec:	607a      	str	r2, [r7, #4]
 800a0ee:	603b      	str	r3, [r7, #0]
 800a0f0:	460b      	mov	r3, r1
 800a0f2:	72fb      	strb	r3, [r7, #11]
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800a0f4:	2300      	movs	r3, #0
 800a0f6:	75fb      	strb	r3, [r7, #23]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800a0f8:	68fb      	ldr	r3, [r7, #12]
 800a0fa:	613b      	str	r3, [r7, #16]

	LOG_FUNCTION_START("");


	switch (device_preset_mode) {
 800a0fc:	7afb      	ldrb	r3, [r7, #11]
 800a0fe:	3b01      	subs	r3, #1
 800a100:	2b25      	cmp	r3, #37	; 0x25
 800a102:	f200 808e 	bhi.w	800a222 <VL53L1_get_preset_mode_timing_cfg+0x13e>
 800a106:	a201      	add	r2, pc, #4	; (adr r2, 800a10c <VL53L1_get_preset_mode_timing_cfg+0x28>)
 800a108:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a10c:	0800a1a5 	.word	0x0800a1a5
 800a110:	0800a1a5 	.word	0x0800a1a5
 800a114:	0800a1a5 	.word	0x0800a1a5
 800a118:	0800a1a5 	.word	0x0800a1a5
 800a11c:	0800a1a5 	.word	0x0800a1a5
 800a120:	0800a1cf 	.word	0x0800a1cf
 800a124:	0800a1cf 	.word	0x0800a1cf
 800a128:	0800a1cf 	.word	0x0800a1cf
 800a12c:	0800a223 	.word	0x0800a223
 800a130:	0800a223 	.word	0x0800a223
 800a134:	0800a223 	.word	0x0800a223
 800a138:	0800a223 	.word	0x0800a223
 800a13c:	0800a223 	.word	0x0800a223
 800a140:	0800a223 	.word	0x0800a223
 800a144:	0800a223 	.word	0x0800a223
 800a148:	0800a223 	.word	0x0800a223
 800a14c:	0800a1a5 	.word	0x0800a1a5
 800a150:	0800a1cf 	.word	0x0800a1cf
 800a154:	0800a223 	.word	0x0800a223
 800a158:	0800a223 	.word	0x0800a223
 800a15c:	0800a223 	.word	0x0800a223
 800a160:	0800a223 	.word	0x0800a223
 800a164:	0800a223 	.word	0x0800a223
 800a168:	0800a223 	.word	0x0800a223
 800a16c:	0800a223 	.word	0x0800a223
 800a170:	0800a223 	.word	0x0800a223
 800a174:	0800a223 	.word	0x0800a223
 800a178:	0800a223 	.word	0x0800a223
 800a17c:	0800a223 	.word	0x0800a223
 800a180:	0800a223 	.word	0x0800a223
 800a184:	0800a223 	.word	0x0800a223
 800a188:	0800a223 	.word	0x0800a223
 800a18c:	0800a223 	.word	0x0800a223
 800a190:	0800a223 	.word	0x0800a223
 800a194:	0800a223 	.word	0x0800a223
 800a198:	0800a1f9 	.word	0x0800a1f9
 800a19c:	0800a1f9 	.word	0x0800a1f9
 800a1a0:	0800a1f9 	.word	0x0800a1f9
	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_LONG_RANGE:
	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_MM1_CAL:
	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_MM2_CAL:
	case VL53L1_DEVICEPRESETMODE_OLT:
		*pdss_config__target_total_rate_mcps =
				pdev->tuning_parms.tp_dss_target_lite_mcps;
 800a1a4:	693b      	ldr	r3, [r7, #16]
 800a1a6:	f8b3 20ca 	ldrh.w	r2, [r3, #202]	; 0xca
		*pdss_config__target_total_rate_mcps =
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	801a      	strh	r2, [r3, #0]
		*pphasecal_config_timeout_us =
				pdev->tuning_parms.tp_phasecal_timeout_lite_us;
 800a1ae:	693b      	ldr	r3, [r7, #16]
 800a1b0:	f8d3 20d0 	ldr.w	r2, [r3, #208]	; 0xd0
		*pphasecal_config_timeout_us =
 800a1b4:	683b      	ldr	r3, [r7, #0]
 800a1b6:	601a      	str	r2, [r3, #0]
		*pmm_config_timeout_us =
				pdev->tuning_parms.tp_mm_timeout_lite_us;
 800a1b8:	693b      	ldr	r3, [r7, #16]
 800a1ba:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
		*pmm_config_timeout_us =
 800a1be:	6a3b      	ldr	r3, [r7, #32]
 800a1c0:	601a      	str	r2, [r3, #0]
		*prange_config_timeout_us =
				pdev->tuning_parms.tp_range_timeout_lite_us;
 800a1c2:	693b      	ldr	r3, [r7, #16]
 800a1c4:	f8d3 20e4 	ldr.w	r2, [r3, #228]	; 0xe4
		*prange_config_timeout_us =
 800a1c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1ca:	601a      	str	r2, [r3, #0]
	break;
 800a1cc:	e02c      	b.n	800a228 <VL53L1_get_preset_mode_timing_cfg+0x144>
	case VL53L1_DEVICEPRESETMODE_TIMED_RANGING:
	case VL53L1_DEVICEPRESETMODE_TIMED_RANGING_SHORT_RANGE:
	case VL53L1_DEVICEPRESETMODE_TIMED_RANGING_LONG_RANGE:
	case VL53L1_DEVICEPRESETMODE_SINGLESHOT_RANGING:
		*pdss_config__target_total_rate_mcps =
				pdev->tuning_parms.tp_dss_target_timed_mcps;
 800a1ce:	693b      	ldr	r3, [r7, #16]
 800a1d0:	f8b3 20cc 	ldrh.w	r2, [r3, #204]	; 0xcc
		*pdss_config__target_total_rate_mcps =
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	801a      	strh	r2, [r3, #0]
		*pphasecal_config_timeout_us =
				pdev->tuning_parms.tp_phasecal_timeout_timed_us;
 800a1d8:	693b      	ldr	r3, [r7, #16]
 800a1da:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
		*pphasecal_config_timeout_us =
 800a1de:	683b      	ldr	r3, [r7, #0]
 800a1e0:	601a      	str	r2, [r3, #0]
		*pmm_config_timeout_us =
				pdev->tuning_parms.tp_mm_timeout_timed_us;
 800a1e2:	693b      	ldr	r3, [r7, #16]
 800a1e4:	f8d3 20dc 	ldr.w	r2, [r3, #220]	; 0xdc
		*pmm_config_timeout_us =
 800a1e8:	6a3b      	ldr	r3, [r7, #32]
 800a1ea:	601a      	str	r2, [r3, #0]
		*prange_config_timeout_us =
				pdev->tuning_parms.tp_range_timeout_timed_us;
 800a1ec:	693b      	ldr	r3, [r7, #16]
 800a1ee:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
		*prange_config_timeout_us =
 800a1f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1f4:	601a      	str	r2, [r3, #0]
	break;
 800a1f6:	e017      	b.n	800a228 <VL53L1_get_preset_mode_timing_cfg+0x144>

	case VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_SHORT_RANGE:
	case VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_MEDIUM_RANGE:
	case VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_LONG_RANGE:
		*pdss_config__target_total_rate_mcps =
				pdev->tuning_parms.tp_dss_target_timed_mcps;
 800a1f8:	693b      	ldr	r3, [r7, #16]
 800a1fa:	f8b3 20cc 	ldrh.w	r2, [r3, #204]	; 0xcc
		*pdss_config__target_total_rate_mcps =
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	801a      	strh	r2, [r3, #0]
		*pphasecal_config_timeout_us =
				pdev->tuning_parms.tp_phasecal_timeout_timed_us;
 800a202:	693b      	ldr	r3, [r7, #16]
 800a204:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
		*pphasecal_config_timeout_us =
 800a208:	683b      	ldr	r3, [r7, #0]
 800a20a:	601a      	str	r2, [r3, #0]
		*pmm_config_timeout_us =
				pdev->tuning_parms.tp_mm_timeout_lpa_us;
 800a20c:	693b      	ldr	r3, [r7, #16]
 800a20e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
		*pmm_config_timeout_us =
 800a212:	6a3b      	ldr	r3, [r7, #32]
 800a214:	601a      	str	r2, [r3, #0]
		*prange_config_timeout_us =
				pdev->tuning_parms.tp_range_timeout_lpa_us;
 800a216:	693b      	ldr	r3, [r7, #16]
 800a218:	f8d3 20ec 	ldr.w	r2, [r3, #236]	; 0xec
		*prange_config_timeout_us =
 800a21c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a21e:	601a      	str	r2, [r3, #0]
	break;
 800a220:	e002      	b.n	800a228 <VL53L1_get_preset_mode_timing_cfg+0x144>

	default:
		status = VL53L1_ERROR_INVALID_PARAMS;
 800a222:	23fc      	movs	r3, #252	; 0xfc
 800a224:	75fb      	strb	r3, [r7, #23]
		break;
 800a226:	bf00      	nop

	}

	LOG_FUNCTION_END(status);

	return status;
 800a228:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a22c:	4618      	mov	r0, r3
 800a22e:	371c      	adds	r7, #28
 800a230:	46bd      	mov	sp, r7
 800a232:	bc80      	pop	{r7}
 800a234:	4770      	bx	lr
 800a236:	bf00      	nop

0800a238 <VL53L1_set_preset_mode>:
	uint16_t                     dss_config__target_total_rate_mcps,
	uint32_t                     phasecal_config_timeout_us,
	uint32_t                     mm_config_timeout_us,
	uint32_t                     range_config_timeout_us,
	uint32_t                     inter_measurement_period_ms)
{
 800a238:	b580      	push	{r7, lr}
 800a23a:	b092      	sub	sp, #72	; 0x48
 800a23c:	af04      	add	r7, sp, #16
 800a23e:	60f8      	str	r0, [r7, #12]
 800a240:	607b      	str	r3, [r7, #4]
 800a242:	460b      	mov	r3, r1
 800a244:	72fb      	strb	r3, [r7, #11]
 800a246:	4613      	mov	r3, r2
 800a248:	813b      	strh	r3, [r7, #8]
	/**
	 * Initializes static and dynamic data structures for
	 * the provided preset mode
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800a24a:	2300      	movs	r3, #0
 800a24c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	VL53L1_LLDriverData_t *pdev =
 800a250:	68fb      	ldr	r3, [r7, #12]
 800a252:	633b      	str	r3, [r7, #48]	; 0x30
			VL53L1DevStructGetLLDriverHandle(Dev);

	VL53L1_static_config_t        *pstatic       = &(pdev->stat_cfg);
 800a254:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a256:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800a25a:	62fb      	str	r3, [r7, #44]	; 0x2c
	VL53L1_general_config_t       *pgeneral      = &(pdev->gen_cfg);
 800a25c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a25e:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 800a262:	62bb      	str	r3, [r7, #40]	; 0x28
	VL53L1_timing_config_t        *ptiming       = &(pdev->tim_cfg);
 800a264:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a266:	f503 73ce 	add.w	r3, r3, #412	; 0x19c
 800a26a:	627b      	str	r3, [r7, #36]	; 0x24
	VL53L1_dynamic_config_t       *pdynamic      = &(pdev->dyn_cfg);
 800a26c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a26e:	f503 73da 	add.w	r3, r3, #436	; 0x1b4
 800a272:	623b      	str	r3, [r7, #32]
	VL53L1_system_control_t       *psystem       = &(pdev->sys_ctrl);
 800a274:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a276:	f503 73e4 	add.w	r3, r3, #456	; 0x1c8
 800a27a:	61fb      	str	r3, [r7, #28]
	VL53L1_tuning_parm_storage_t  *ptuning_parms = &(pdev->tuning_parms);
 800a27c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a27e:	33a4      	adds	r3, #164	; 0xa4
 800a280:	61bb      	str	r3, [r7, #24]
	VL53L1_low_power_auto_data_t  *plpadata      =
 800a282:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a284:	f503 7339 	add.w	r3, r3, #740	; 0x2e4
 800a288:	617b      	str	r3, [r7, #20]
					&(pdev->low_power_auto_data);

	LOG_FUNCTION_START("");

	/* save input settings */
	pdev->preset_mode                 = device_preset_mode;
 800a28a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a28c:	7afa      	ldrb	r2, [r7, #11]
 800a28e:	705a      	strb	r2, [r3, #1]
	pdev->mm_config_timeout_us        = mm_config_timeout_us;
 800a290:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a292:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800a294:	60da      	str	r2, [r3, #12]
	pdev->range_config_timeout_us     = range_config_timeout_us;
 800a296:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a298:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a29a:	611a      	str	r2, [r3, #16]
	pdev->inter_measurement_period_ms = inter_measurement_period_ms;
 800a29c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a29e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a2a0:	615a      	str	r2, [r3, #20]

	/* Reset LL Driver state variables */

	VL53L1_init_ll_driver_state(
 800a2a2:	2103      	movs	r1, #3
 800a2a4:	68f8      	ldr	r0, [r7, #12]
 800a2a6:	f001 fd6a 	bl	800bd7e <VL53L1_init_ll_driver_state>
			Dev,
			VL53L1_DEVICESTATE_SW_STANDBY);

	/* apply selected preset */

	switch (device_preset_mode) {
 800a2aa:	7afb      	ldrb	r3, [r7, #11]
 800a2ac:	3b01      	subs	r3, #1
 800a2ae:	2b25      	cmp	r3, #37	; 0x25
 800a2b0:	f200 810c 	bhi.w	800a4cc <VL53L1_set_preset_mode+0x294>
 800a2b4:	a201      	add	r2, pc, #4	; (adr r2, 800a2bc <VL53L1_set_preset_mode+0x84>)
 800a2b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a2ba:	bf00      	nop
 800a2bc:	0800a355 	.word	0x0800a355
 800a2c0:	0800a371 	.word	0x0800a371
 800a2c4:	0800a38d 	.word	0x0800a38d
 800a2c8:	0800a3a9 	.word	0x0800a3a9
 800a2cc:	0800a3c5 	.word	0x0800a3c5
 800a2d0:	0800a3e1 	.word	0x0800a3e1
 800a2d4:	0800a3fd 	.word	0x0800a3fd
 800a2d8:	0800a419 	.word	0x0800a419
 800a2dc:	0800a4cd 	.word	0x0800a4cd
 800a2e0:	0800a4cd 	.word	0x0800a4cd
 800a2e4:	0800a4cd 	.word	0x0800a4cd
 800a2e8:	0800a4cd 	.word	0x0800a4cd
 800a2ec:	0800a4cd 	.word	0x0800a4cd
 800a2f0:	0800a4cd 	.word	0x0800a4cd
 800a2f4:	0800a4cd 	.word	0x0800a4cd
 800a2f8:	0800a4cd 	.word	0x0800a4cd
 800a2fc:	0800a435 	.word	0x0800a435
 800a300:	0800a451 	.word	0x0800a451
 800a304:	0800a4cd 	.word	0x0800a4cd
 800a308:	0800a4cd 	.word	0x0800a4cd
 800a30c:	0800a4cd 	.word	0x0800a4cd
 800a310:	0800a4cd 	.word	0x0800a4cd
 800a314:	0800a4cd 	.word	0x0800a4cd
 800a318:	0800a4cd 	.word	0x0800a4cd
 800a31c:	0800a4cd 	.word	0x0800a4cd
 800a320:	0800a4cd 	.word	0x0800a4cd
 800a324:	0800a4cd 	.word	0x0800a4cd
 800a328:	0800a4cd 	.word	0x0800a4cd
 800a32c:	0800a4cd 	.word	0x0800a4cd
 800a330:	0800a4cd 	.word	0x0800a4cd
 800a334:	0800a4cd 	.word	0x0800a4cd
 800a338:	0800a4cd 	.word	0x0800a4cd
 800a33c:	0800a4cd 	.word	0x0800a4cd
 800a340:	0800a4cd 	.word	0x0800a4cd
 800a344:	0800a4cd 	.word	0x0800a4cd
 800a348:	0800a46d 	.word	0x0800a46d
 800a34c:	0800a48d 	.word	0x0800a48d
 800a350:	0800a4ad 	.word	0x0800a4ad

	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING:
		status = VL53L1_preset_mode_standard_ranging(
 800a354:	69bb      	ldr	r3, [r7, #24]
 800a356:	9301      	str	r3, [sp, #4]
 800a358:	69fb      	ldr	r3, [r7, #28]
 800a35a:	9300      	str	r3, [sp, #0]
 800a35c:	6a3b      	ldr	r3, [r7, #32]
 800a35e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a360:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a362:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a364:	f001 f98f 	bl	800b686 <VL53L1_preset_mode_standard_ranging>
 800a368:	4603      	mov	r3, r0
 800a36a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 800a36e:	e0b1      	b.n	800a4d4 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_SHORT_RANGE:
		status = VL53L1_preset_mode_standard_ranging_short_range(
 800a370:	69bb      	ldr	r3, [r7, #24]
 800a372:	9301      	str	r3, [sp, #4]
 800a374:	69fb      	ldr	r3, [r7, #28]
 800a376:	9300      	str	r3, [sp, #0]
 800a378:	6a3b      	ldr	r3, [r7, #32]
 800a37a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a37c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a37e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a380:	f001 fa9e 	bl	800b8c0 <VL53L1_preset_mode_standard_ranging_short_range>
 800a384:	4603      	mov	r3, r0
 800a386:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 800a38a:	e0a3      	b.n	800a4d4 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_LONG_RANGE:
		status = VL53L1_preset_mode_standard_ranging_long_range(
 800a38c:	69bb      	ldr	r3, [r7, #24]
 800a38e:	9301      	str	r3, [sp, #4]
 800a390:	69fb      	ldr	r3, [r7, #28]
 800a392:	9300      	str	r3, [sp, #0]
 800a394:	6a3b      	ldr	r3, [r7, #32]
 800a396:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a398:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a39a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a39c:	f001 fad1 	bl	800b942 <VL53L1_preset_mode_standard_ranging_long_range>
 800a3a0:	4603      	mov	r3, r0
 800a3a2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 800a3a6:	e095      	b.n	800a4d4 <VL53L1_set_preset_mode+0x29c>

#ifndef VL53L1_NOCALIB
	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_MM1_CAL:
		status = VL53L1_preset_mode_standard_ranging_mm1_cal(
 800a3a8:	69bb      	ldr	r3, [r7, #24]
 800a3aa:	9301      	str	r3, [sp, #4]
 800a3ac:	69fb      	ldr	r3, [r7, #28]
 800a3ae:	9300      	str	r3, [sp, #0]
 800a3b0:	6a3b      	ldr	r3, [r7, #32]
 800a3b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a3b4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a3b6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a3b8:	f001 fb04 	bl	800b9c4 <VL53L1_preset_mode_standard_ranging_mm1_cal>
 800a3bc:	4603      	mov	r3, r0
 800a3be:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 800a3c2:	e087      	b.n	800a4d4 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_MM2_CAL:
		status = VL53L1_preset_mode_standard_ranging_mm2_cal(
 800a3c4:	69bb      	ldr	r3, [r7, #24]
 800a3c6:	9301      	str	r3, [sp, #4]
 800a3c8:	69fb      	ldr	r3, [r7, #28]
 800a3ca:	9300      	str	r3, [sp, #0]
 800a3cc:	6a3b      	ldr	r3, [r7, #32]
 800a3ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a3d0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a3d2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a3d4:	f001 fb1b 	bl	800ba0e <VL53L1_preset_mode_standard_ranging_mm2_cal>
 800a3d8:	4603      	mov	r3, r0
 800a3da:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 800a3de:	e079      	b.n	800a4d4 <VL53L1_set_preset_mode+0x29c>
#endif

	case VL53L1_DEVICEPRESETMODE_TIMED_RANGING:
		status = VL53L1_preset_mode_timed_ranging(
 800a3e0:	69bb      	ldr	r3, [r7, #24]
 800a3e2:	9301      	str	r3, [sp, #4]
 800a3e4:	69fb      	ldr	r3, [r7, #28]
 800a3e6:	9300      	str	r3, [sp, #0]
 800a3e8:	6a3b      	ldr	r3, [r7, #32]
 800a3ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a3ec:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a3ee:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a3f0:	f001 fb32 	bl	800ba58 <VL53L1_preset_mode_timed_ranging>
 800a3f4:	4603      	mov	r3, r0
 800a3f6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 800a3fa:	e06b      	b.n	800a4d4 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_TIMED_RANGING_SHORT_RANGE:
		status = VL53L1_preset_mode_timed_ranging_short_range(
 800a3fc:	69bb      	ldr	r3, [r7, #24]
 800a3fe:	9301      	str	r3, [sp, #4]
 800a400:	69fb      	ldr	r3, [r7, #28]
 800a402:	9300      	str	r3, [sp, #0]
 800a404:	6a3b      	ldr	r3, [r7, #32]
 800a406:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a408:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a40a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a40c:	f001 fb5e 	bl	800bacc <VL53L1_preset_mode_timed_ranging_short_range>
 800a410:	4603      	mov	r3, r0
 800a412:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 800a416:	e05d      	b.n	800a4d4 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_TIMED_RANGING_LONG_RANGE:
		status = VL53L1_preset_mode_timed_ranging_long_range(
 800a418:	69bb      	ldr	r3, [r7, #24]
 800a41a:	9301      	str	r3, [sp, #4]
 800a41c:	69fb      	ldr	r3, [r7, #28]
 800a41e:	9300      	str	r3, [sp, #0]
 800a420:	6a3b      	ldr	r3, [r7, #32]
 800a422:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a424:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a426:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a428:	f001 fb8a 	bl	800bb40 <VL53L1_preset_mode_timed_ranging_long_range>
 800a42c:	4603      	mov	r3, r0
 800a42e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 800a432:	e04f      	b.n	800a4d4 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_OLT:
		status = VL53L1_preset_mode_olt(
 800a434:	69bb      	ldr	r3, [r7, #24]
 800a436:	9301      	str	r3, [sp, #4]
 800a438:	69fb      	ldr	r3, [r7, #28]
 800a43a:	9300      	str	r3, [sp, #0]
 800a43c:	6a3b      	ldr	r3, [r7, #32]
 800a43e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a440:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a442:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a444:	f001 fc5e 	bl	800bd04 <VL53L1_preset_mode_olt>
 800a448:	4603      	mov	r3, r0
 800a44a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 800a44e:	e041      	b.n	800a4d4 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_SINGLESHOT_RANGING:
		status = VL53L1_preset_mode_singleshot_ranging(
 800a450:	69bb      	ldr	r3, [r7, #24]
 800a452:	9301      	str	r3, [sp, #4]
 800a454:	69fb      	ldr	r3, [r7, #28]
 800a456:	9300      	str	r3, [sp, #0]
 800a458:	6a3b      	ldr	r3, [r7, #32]
 800a45a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a45c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a45e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a460:	f001 fc1a 	bl	800bc98 <VL53L1_preset_mode_singleshot_ranging>
 800a464:	4603      	mov	r3, r0
 800a466:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					pgeneral,
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms);
		break;
 800a46a:	e033      	b.n	800a4d4 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_SHORT_RANGE:
		status = VL53L1_preset_mode_low_power_auto_short_ranging(
 800a46c:	697b      	ldr	r3, [r7, #20]
 800a46e:	9302      	str	r3, [sp, #8]
 800a470:	69bb      	ldr	r3, [r7, #24]
 800a472:	9301      	str	r3, [sp, #4]
 800a474:	69fb      	ldr	r3, [r7, #28]
 800a476:	9300      	str	r3, [sp, #0]
 800a478:	6a3b      	ldr	r3, [r7, #32]
 800a47a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a47c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a47e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a480:	f001 fbbe 	bl	800bc00 <VL53L1_preset_mode_low_power_auto_short_ranging>
 800a484:	4603      	mov	r3, r0
 800a486:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms,
					plpadata);
		break;
 800a48a:	e023      	b.n	800a4d4 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_MEDIUM_RANGE:
		status = VL53L1_preset_mode_low_power_auto_ranging(
 800a48c:	697b      	ldr	r3, [r7, #20]
 800a48e:	9302      	str	r3, [sp, #8]
 800a490:	69bb      	ldr	r3, [r7, #24]
 800a492:	9301      	str	r3, [sp, #4]
 800a494:	69fb      	ldr	r3, [r7, #28]
 800a496:	9300      	str	r3, [sp, #0]
 800a498:	6a3b      	ldr	r3, [r7, #32]
 800a49a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a49c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a49e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a4a0:	f001 fb88 	bl	800bbb4 <VL53L1_preset_mode_low_power_auto_ranging>
 800a4a4:	4603      	mov	r3, r0
 800a4a6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms,
					plpadata);
		break;
 800a4aa:	e013      	b.n	800a4d4 <VL53L1_set_preset_mode+0x29c>

	case VL53L1_DEVICEPRESETMODE_LOWPOWERAUTO_LONG_RANGE:
		status = VL53L1_preset_mode_low_power_auto_long_ranging(
 800a4ac:	697b      	ldr	r3, [r7, #20]
 800a4ae:	9302      	str	r3, [sp, #8]
 800a4b0:	69bb      	ldr	r3, [r7, #24]
 800a4b2:	9301      	str	r3, [sp, #4]
 800a4b4:	69fb      	ldr	r3, [r7, #28]
 800a4b6:	9300      	str	r3, [sp, #0]
 800a4b8:	6a3b      	ldr	r3, [r7, #32]
 800a4ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a4bc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a4be:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a4c0:	f001 fbc4 	bl	800bc4c <VL53L1_preset_mode_low_power_auto_long_ranging>
 800a4c4:	4603      	mov	r3, r0
 800a4c6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					ptiming,
					pdynamic,
					psystem,
					ptuning_parms,
					plpadata);
		break;
 800a4ca:	e003      	b.n	800a4d4 <VL53L1_set_preset_mode+0x29c>

	default:
		status = VL53L1_ERROR_INVALID_PARAMS;
 800a4cc:	23fc      	movs	r3, #252	; 0xfc
 800a4ce:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		break;
 800a4d2:	bf00      	nop

	}

	/* update DSS target */

	if (status == VL53L1_ERROR_NONE) {
 800a4d4:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 800a4d8:	2b00      	cmp	r3, #0
 800a4da:	d105      	bne.n	800a4e8 <VL53L1_set_preset_mode+0x2b0>

		pstatic->dss_config__target_total_rate_mcps =
 800a4dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a4de:	893a      	ldrh	r2, [r7, #8]
 800a4e0:	801a      	strh	r2, [r3, #0]
				dss_config__target_total_rate_mcps;
		pdev->dss_config__target_total_rate_mcps    =
 800a4e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a4e4:	893a      	ldrh	r2, [r7, #8]
 800a4e6:	831a      	strh	r2, [r3, #24]
	/*
	 * Update the register timeout values based on input
	 * real time values and preset mode VCSEL periods
	 */

	if (status == VL53L1_ERROR_NONE)
 800a4e8:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 800a4ec:	2b00      	cmp	r3, #0
 800a4ee:	d108      	bne.n	800a502 <VL53L1_set_preset_mode+0x2ca>
		status =
			VL53L1_set_timeouts_us(
 800a4f0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a4f2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800a4f4:	6879      	ldr	r1, [r7, #4]
 800a4f6:	68f8      	ldr	r0, [r7, #12]
 800a4f8:	f7ff fca2 	bl	8009e40 <VL53L1_set_timeouts_us>
 800a4fc:	4603      	mov	r3, r0
 800a4fe:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
				Dev,
				phasecal_config_timeout_us,
				mm_config_timeout_us,
				range_config_timeout_us);

	if (status == VL53L1_ERROR_NONE)
 800a502:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 800a506:	2b00      	cmp	r3, #0
 800a508:	d106      	bne.n	800a518 <VL53L1_set_preset_mode+0x2e0>
		status =
			VL53L1_set_inter_measurement_period_ms(
 800a50a:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800a50c:	68f8      	ldr	r0, [r7, #12]
 800a50e:	f7ff fc4a 	bl	8009da6 <VL53L1_set_inter_measurement_period_ms>
 800a512:	4603      	mov	r3, r0
 800a514:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
				Dev,
				inter_measurement_period_ms);

	LOG_FUNCTION_END(status);

	return status;
 800a518:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
}
 800a51c:	4618      	mov	r0, r3
 800a51e:	3738      	adds	r7, #56	; 0x38
 800a520:	46bd      	mov	sp, r7
 800a522:	bd80      	pop	{r7, pc}

0800a524 <VL53L1_get_lite_sigma_threshold>:
}

VL53L1_Error VL53L1_get_lite_sigma_threshold(
	VL53L1_DEV                          Dev,
	uint16_t                           *plite_sigma)
{
 800a524:	b480      	push	{r7}
 800a526:	b085      	sub	sp, #20
 800a528:	af00      	add	r7, sp, #0
 800a52a:	6078      	str	r0, [r7, #4]
 800a52c:	6039      	str	r1, [r7, #0]
	 * Gets the Sigma Threshold value for Lite Mode
	 *
	 * (fixed point 14.2)
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800a52e:	2300      	movs	r3, #0
 800a530:	73fb      	strb	r3, [r7, #15]

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	*plite_sigma =
			pdev->tim_cfg.range_config__sigma_thresh;
 800a536:	68bb      	ldr	r3, [r7, #8]
 800a538:	f8b3 21a6 	ldrh.w	r2, [r3, #422]	; 0x1a6
	*plite_sigma =
 800a53c:	683b      	ldr	r3, [r7, #0]
 800a53e:	801a      	strh	r2, [r3, #0]

	LOG_FUNCTION_END(status);

	return status;
 800a540:	f997 300f 	ldrsb.w	r3, [r7, #15]

}
 800a544:	4618      	mov	r0, r3
 800a546:	3714      	adds	r7, #20
 800a548:	46bd      	mov	sp, r7
 800a54a:	bc80      	pop	{r7}
 800a54c:	4770      	bx	lr

0800a54e <VL53L1_set_lite_sigma_threshold>:

VL53L1_Error VL53L1_set_lite_sigma_threshold(
	VL53L1_DEV                          Dev,
	uint16_t                           lite_sigma)
{
 800a54e:	b480      	push	{r7}
 800a550:	b085      	sub	sp, #20
 800a552:	af00      	add	r7, sp, #0
 800a554:	6078      	str	r0, [r7, #4]
 800a556:	460b      	mov	r3, r1
 800a558:	807b      	strh	r3, [r7, #2]
	 * Sets the Sigma threshold value for Lite mode
	 *
	 * (fixed point 14.2)
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800a55a:	2300      	movs	r3, #0
 800a55c:	73fb      	strb	r3, [r7, #15]

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	pdev->tim_cfg.range_config__sigma_thresh = lite_sigma;
 800a562:	68bb      	ldr	r3, [r7, #8]
 800a564:	887a      	ldrh	r2, [r7, #2]
 800a566:	f8a3 21a6 	strh.w	r2, [r3, #422]	; 0x1a6

	LOG_FUNCTION_END(status);

	return status;
 800a56a:	f997 300f 	ldrsb.w	r3, [r7, #15]

}
 800a56e:	4618      	mov	r0, r3
 800a570:	3714      	adds	r7, #20
 800a572:	46bd      	mov	sp, r7
 800a574:	bc80      	pop	{r7}
 800a576:	4770      	bx	lr

0800a578 <VL53L1_get_lite_min_count_rate>:

VL53L1_Error VL53L1_get_lite_min_count_rate(
	VL53L1_DEV                          Dev,
	uint16_t                           *plite_mincountrate)
{
 800a578:	b480      	push	{r7}
 800a57a:	b085      	sub	sp, #20
 800a57c:	af00      	add	r7, sp, #0
 800a57e:	6078      	str	r0, [r7, #4]
 800a580:	6039      	str	r1, [r7, #0]
	 * Gets the Min Count Rate value for Lite Mode
	 *
	 * (fixed point 9.7 Mcps)
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800a582:	2300      	movs	r3, #0
 800a584:	73fb      	strb	r3, [r7, #15]

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	*plite_mincountrate =
			pdev->tim_cfg.range_config__min_count_rate_rtn_limit_mcps;
 800a58a:	68bb      	ldr	r3, [r7, #8]
 800a58c:	f8b3 21a8 	ldrh.w	r2, [r3, #424]	; 0x1a8
	*plite_mincountrate =
 800a590:	683b      	ldr	r3, [r7, #0]
 800a592:	801a      	strh	r2, [r3, #0]

	LOG_FUNCTION_END(status);

	return status;
 800a594:	f997 300f 	ldrsb.w	r3, [r7, #15]

}
 800a598:	4618      	mov	r0, r3
 800a59a:	3714      	adds	r7, #20
 800a59c:	46bd      	mov	sp, r7
 800a59e:	bc80      	pop	{r7}
 800a5a0:	4770      	bx	lr

0800a5a2 <VL53L1_set_lite_min_count_rate>:

VL53L1_Error VL53L1_set_lite_min_count_rate(
	VL53L1_DEV                          Dev,
	uint16_t                            lite_mincountrate)
{
 800a5a2:	b480      	push	{r7}
 800a5a4:	b085      	sub	sp, #20
 800a5a6:	af00      	add	r7, sp, #0
 800a5a8:	6078      	str	r0, [r7, #4]
 800a5aa:	460b      	mov	r3, r1
 800a5ac:	807b      	strh	r3, [r7, #2]
	 * Sets the Min COunt Rate value for Lite mode
	 *
	 * (fixed point 19.7Mcps)
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800a5ae:	2300      	movs	r3, #0
 800a5b0:	73fb      	strb	r3, [r7, #15]

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	pdev->tim_cfg.range_config__min_count_rate_rtn_limit_mcps =
 800a5b6:	68bb      	ldr	r3, [r7, #8]
 800a5b8:	887a      	ldrh	r2, [r7, #2]
 800a5ba:	f8a3 21a8 	strh.w	r2, [r3, #424]	; 0x1a8
		lite_mincountrate;

	LOG_FUNCTION_END(status);

	return status;
 800a5be:	f997 300f 	ldrsb.w	r3, [r7, #15]

}
 800a5c2:	4618      	mov	r0, r3
 800a5c4:	3714      	adds	r7, #20
 800a5c6:	46bd      	mov	sp, r7
 800a5c8:	bc80      	pop	{r7}
 800a5ca:	4770      	bx	lr

0800a5cc <VL53L1_set_vhv_loopbound>:


VL53L1_Error VL53L1_set_vhv_loopbound(
	VL53L1_DEV                   Dev,
	uint8_t                      vhv_loopbound)
{
 800a5cc:	b480      	push	{r7}
 800a5ce:	b085      	sub	sp, #20
 800a5d0:	af00      	add	r7, sp, #0
 800a5d2:	6078      	str	r0, [r7, #4]
 800a5d4:	460b      	mov	r3, r1
 800a5d6:	70fb      	strb	r3, [r7, #3]
	 * - ensure that any change here is followed by a
	 * init_and_start_range with full i2c packet
	 * configuration.
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800a5d8:	2300      	movs	r3, #0
 800a5da:	73fb      	strb	r3, [r7, #15]

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound =
			(pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound & 0x03) +
 800a5e0:	68bb      	ldr	r3, [r7, #8]
 800a5e2:	f893 3160 	ldrb.w	r3, [r3, #352]	; 0x160
 800a5e6:	f003 0303 	and.w	r3, r3, #3
 800a5ea:	b2da      	uxtb	r2, r3
 800a5ec:	78fb      	ldrb	r3, [r7, #3]
 800a5ee:	009b      	lsls	r3, r3, #2
 800a5f0:	b2db      	uxtb	r3, r3
 800a5f2:	4413      	add	r3, r2
 800a5f4:	b2da      	uxtb	r2, r3
	pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound =
 800a5f6:	68bb      	ldr	r3, [r7, #8]
 800a5f8:	f883 2160 	strb.w	r2, [r3, #352]	; 0x160
			(vhv_loopbound * 4);

	LOG_FUNCTION_END(status);

	return status;
 800a5fc:	f997 300f 	ldrsb.w	r3, [r7, #15]

}
 800a600:	4618      	mov	r0, r3
 800a602:	3714      	adds	r7, #20
 800a604:	46bd      	mov	sp, r7
 800a606:	bc80      	pop	{r7}
 800a608:	4770      	bx	lr
	...

0800a60c <VL53L1_init_and_start_range>:

VL53L1_Error VL53L1_init_and_start_range(
	VL53L1_DEV                     Dev,
	uint8_t                        measurement_mode,
	VL53L1_DeviceConfigLevel       device_config_level)
{
 800a60c:	b580      	push	{r7, lr}
 800a60e:	b0d0      	sub	sp, #320	; 0x140
 800a610:	af00      	add	r7, sp, #0
 800a612:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800a616:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 800a61a:	6018      	str	r0, [r3, #0]
 800a61c:	4608      	mov	r0, r1
 800a61e:	4611      	mov	r1, r2
 800a620:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800a624:	f2a3 133d 	subw	r3, r3, #317	; 0x13d
 800a628:	4602      	mov	r2, r0
 800a62a:	701a      	strb	r2, [r3, #0]
 800a62c:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800a630:	f5a3 739f 	sub.w	r3, r3, #318	; 0x13e
 800a634:	460a      	mov	r2, r1
 800a636:	701a      	strb	r2, [r3, #0]
	 * system_control is always sent as the last byte of this
	 * register group (mode_start) either triggers the range
	 * or enables the next range
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800a638:	2300      	movs	r3, #0
 800a63a:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800a63e:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800a642:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 800a646:	681b      	ldr	r3, [r3, #0]
 800a648:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130

	uint8_t buffer[VL53L1_MAX_I2C_XFER_SIZE];

	VL53L1_static_nvm_managed_t   *pstatic_nvm   = &(pdev->stat_nvm);
 800a64c:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800a650:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 800a654:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
	VL53L1_customer_nvm_managed_t *pcustomer_nvm = &(pdev->customer);
 800a658:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800a65c:	3342      	adds	r3, #66	; 0x42
 800a65e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
	VL53L1_static_config_t        *pstatic       = &(pdev->stat_cfg);
 800a662:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800a666:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800a66a:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
	VL53L1_general_config_t       *pgeneral      = &(pdev->gen_cfg);
 800a66e:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800a672:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 800a676:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
	VL53L1_timing_config_t        *ptiming       = &(pdev->tim_cfg);
 800a67a:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800a67e:	f503 73ce 	add.w	r3, r3, #412	; 0x19c
 800a682:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
	VL53L1_dynamic_config_t       *pdynamic      = &(pdev->dyn_cfg);
 800a686:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800a68a:	f503 73da 	add.w	r3, r3, #436	; 0x1b4
 800a68e:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
	VL53L1_system_control_t       *psystem       = &(pdev->sys_ctrl);
 800a692:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800a696:	f503 73e4 	add.w	r3, r3, #456	; 0x1c8
 800a69a:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114

	VL53L1_ll_driver_state_t  *pstate   = &(pdev->ll_state);
 800a69e:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800a6a2:	332c      	adds	r3, #44	; 0x2c
 800a6a4:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110

	uint8_t  *pbuffer                   = &buffer[0];
 800a6a8:	f107 030c 	add.w	r3, r7, #12
 800a6ac:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
	uint16_t i                          = 0;
 800a6b0:	2300      	movs	r3, #0
 800a6b2:	f8a7 3136 	strh.w	r3, [r7, #310]	; 0x136
	uint16_t i2c_index                  = 0;
 800a6b6:	2300      	movs	r3, #0
 800a6b8:	f8a7 3134 	strh.w	r3, [r7, #308]	; 0x134
	uint16_t i2c_buffer_offset_bytes    = 0;
 800a6bc:	2300      	movs	r3, #0
 800a6be:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e
	uint16_t i2c_buffer_size_bytes      = 0;
 800a6c2:	2300      	movs	r3, #0
 800a6c4:	f8a7 310c 	strh.w	r3, [r7, #268]	; 0x10c

	LOG_FUNCTION_START("");

	/* save measurement mode */
	pdev->measurement_mode = measurement_mode;
 800a6c8:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800a6cc:	f507 72a0 	add.w	r2, r7, #320	; 0x140
 800a6d0:	f2a2 123d 	subw	r2, r2, #317	; 0x13d
 800a6d4:	7812      	ldrb	r2, [r2, #0]
 800a6d6:	709a      	strb	r2, [r3, #2]

	/* Merge measurement mode with mode_start */

	psystem->system__mode_start =
		(psystem->system__mode_start &
 800a6d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a6dc:	791b      	ldrb	r3, [r3, #4]
 800a6de:	b25b      	sxtb	r3, r3
 800a6e0:	f003 030f 	and.w	r3, r3, #15
 800a6e4:	b25a      	sxtb	r2, r3
		VL53L1_DEVICEMEASUREMENTMODE_STOP_MASK) |
 800a6e6:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800a6ea:	f2a3 133d 	subw	r3, r3, #317	; 0x13d
 800a6ee:	f993 3000 	ldrsb.w	r3, [r3]
 800a6f2:	4313      	orrs	r3, r2
 800a6f4:	b25b      	sxtb	r3, r3
 800a6f6:	b2da      	uxtb	r2, r3
	psystem->system__mode_start =
 800a6f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a6fc:	711a      	strb	r2, [r3, #4]
		measurement_mode;

	/* copy in rit from xtalk config */

	pdev->stat_cfg.algo__range_ignore_threshold_mcps =
		pdev->xtalk_cfg.crosstalk_range_ignore_threshold_rate_mcps;
 800a6fe:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800a702:	f8b3 2142 	ldrh.w	r2, [r3, #322]	; 0x142
	pdev->stat_cfg.algo__range_ignore_threshold_mcps =
 800a706:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800a70a:	f8a3 217c 	strh.w	r2, [r3, #380]	; 0x17c
	/* Start Patch_LowPowerAutoMode */

	/* doing this ensures stop_range followed by a get_device_results does
	 * not mess up the counters */

	if (pdev->low_power_auto_data.low_power_auto_range_count == 0xFF) {
 800a70e:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800a712:	f893 32e6 	ldrb.w	r3, [r3, #742]	; 0x2e6
 800a716:	2bff      	cmp	r3, #255	; 0xff
 800a718:	d104      	bne.n	800a724 <VL53L1_init_and_start_range+0x118>
		pdev->low_power_auto_data.low_power_auto_range_count = 0x0;
 800a71a:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800a71e:	2200      	movs	r2, #0
 800a720:	f883 22e6 	strb.w	r2, [r3, #742]	; 0x2e6
	}

	/* For Presence. Override threshold config */
	if ((pdev->low_power_auto_data.is_low_power_auto_mode == 1) &&
 800a724:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800a728:	f893 32e5 	ldrb.w	r3, [r3, #741]	; 0x2e5
 800a72c:	2b01      	cmp	r3, #1
 800a72e:	d139      	bne.n	800a7a4 <VL53L1_init_and_start_range+0x198>
		(pdev->low_power_auto_data.low_power_auto_range_count == 0)) {
 800a730:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800a734:	f893 32e6 	ldrb.w	r3, [r3, #742]	; 0x2e6
	if ((pdev->low_power_auto_data.is_low_power_auto_mode == 1) &&
 800a738:	2b00      	cmp	r3, #0
 800a73a:	d133      	bne.n	800a7a4 <VL53L1_init_and_start_range+0x198>
		/* save interrupt config */
		pdev->low_power_auto_data.saved_interrupt_config =
			pdev->gen_cfg.system__interrupt_config_gpio;
 800a73c:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800a740:	f893 2186 	ldrb.w	r2, [r3, #390]	; 0x186
		pdev->low_power_auto_data.saved_interrupt_config =
 800a744:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800a748:	f883 22e7 	strb.w	r2, [r3, #743]	; 0x2e7
		/* set intr_new_measure_ready */
		pdev->gen_cfg.system__interrupt_config_gpio = 1 << 5;
 800a74c:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800a750:	2220      	movs	r2, #32
 800a752:	f883 2186 	strb.w	r2, [r3, #390]	; 0x186
		/* check MM1/MM2 disabled? */
		if ((pdev->dyn_cfg.system__sequence_config & (
 800a756:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800a75a:	f893 31c5 	ldrb.w	r3, [r3, #453]	; 0x1c5
 800a75e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a762:	2b00      	cmp	r3, #0
 800a764:	d10c      	bne.n	800a780 <VL53L1_init_and_start_range+0x174>
			VL53L1_SEQUENCE_MM1_EN | VL53L1_SEQUENCE_MM2_EN)) ==
				0x0) {
			pdev->customer.algo__part_to_part_range_offset_mm =
				pdev->customer.mm_config__outer_offset_mm * 4;
 800a766:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800a76a:	f9b3 3058 	ldrsh.w	r3, [r3, #88]	; 0x58
 800a76e:	b29b      	uxth	r3, r3
 800a770:	009b      	lsls	r3, r3, #2
 800a772:	b29b      	uxth	r3, r3
 800a774:	b21a      	sxth	r2, r3
			pdev->customer.algo__part_to_part_range_offset_mm =
 800a776:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800a77a:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
 800a77e:	e004      	b.n	800a78a <VL53L1_init_and_start_range+0x17e>
		} else {
			pdev->customer.algo__part_to_part_range_offset_mm = 0x0;
 800a780:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800a784:	2200      	movs	r2, #0
 800a786:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
		}

		/* make sure config gets written out */
		if (device_config_level <
 800a78a:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800a78e:	f5a3 739f 	sub.w	r3, r3, #318	; 0x13e
 800a792:	781b      	ldrb	r3, [r3, #0]
 800a794:	2b04      	cmp	r3, #4
 800a796:	d805      	bhi.n	800a7a4 <VL53L1_init_and_start_range+0x198>
				VL53L1_DEVICECONFIGLEVEL_CUSTOMER_ONWARDS) {
			device_config_level =
 800a798:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800a79c:	f5a3 739f 	sub.w	r3, r3, #318	; 0x13e
 800a7a0:	2205      	movs	r2, #5
 800a7a2:	701a      	strb	r2, [r3, #0]
				VL53L1_DEVICECONFIGLEVEL_CUSTOMER_ONWARDS;
		}
	}

	if ((pdev->low_power_auto_data.is_low_power_auto_mode == 1) &&
 800a7a4:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800a7a8:	f893 32e5 	ldrb.w	r3, [r3, #741]	; 0x2e5
 800a7ac:	2b01      	cmp	r3, #1
 800a7ae:	d113      	bne.n	800a7d8 <VL53L1_init_and_start_range+0x1cc>
		(pdev->low_power_auto_data.low_power_auto_range_count == 1)) {
 800a7b0:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800a7b4:	f893 32e6 	ldrb.w	r3, [r3, #742]	; 0x2e6
	if ((pdev->low_power_auto_data.is_low_power_auto_mode == 1) &&
 800a7b8:	2b01      	cmp	r3, #1
 800a7ba:	d10d      	bne.n	800a7d8 <VL53L1_init_and_start_range+0x1cc>
		/* restore interrupt config */
		pdev->gen_cfg.system__interrupt_config_gpio =
			pdev->low_power_auto_data.saved_interrupt_config;
 800a7bc:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800a7c0:	f893 22e7 	ldrb.w	r2, [r3, #743]	; 0x2e7
		pdev->gen_cfg.system__interrupt_config_gpio =
 800a7c4:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800a7c8:	f883 2186 	strb.w	r2, [r3, #390]	; 0x186

		/* make sure config gets written out including VHV config */
		device_config_level = VL53L1_DEVICECONFIGLEVEL_FULL;
 800a7cc:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800a7d0:	f5a3 739f 	sub.w	r3, r3, #318	; 0x13e
 800a7d4:	2206      	movs	r2, #6
 800a7d6:	701a      	strb	r2, [r3, #0]

	/*
	 * Determine Initial I2C index
	 */

	switch (device_config_level) {
 800a7d8:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800a7dc:	f5a3 739f 	sub.w	r3, r3, #318	; 0x13e
 800a7e0:	781b      	ldrb	r3, [r3, #0]
 800a7e2:	3b01      	subs	r3, #1
 800a7e4:	2b05      	cmp	r3, #5
 800a7e6:	d827      	bhi.n	800a838 <VL53L1_init_and_start_range+0x22c>
 800a7e8:	a201      	add	r2, pc, #4	; (adr r2, 800a7f0 <VL53L1_init_and_start_range+0x1e4>)
 800a7ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a7ee:	bf00      	nop
 800a7f0:	0800a831 	.word	0x0800a831
 800a7f4:	0800a829 	.word	0x0800a829
 800a7f8:	0800a821 	.word	0x0800a821
 800a7fc:	0800a819 	.word	0x0800a819
 800a800:	0800a811 	.word	0x0800a811
 800a804:	0800a809 	.word	0x0800a809
	case VL53L1_DEVICECONFIGLEVEL_FULL:
		i2c_index = VL53L1_STATIC_NVM_MANAGED_I2C_INDEX;
 800a808:	2301      	movs	r3, #1
 800a80a:	f8a7 3134 	strh.w	r3, [r7, #308]	; 0x134
		break;
 800a80e:	e017      	b.n	800a840 <VL53L1_init_and_start_range+0x234>
	case VL53L1_DEVICECONFIGLEVEL_CUSTOMER_ONWARDS:
		i2c_index = VL53L1_CUSTOMER_NVM_MANAGED_I2C_INDEX;
 800a810:	230d      	movs	r3, #13
 800a812:	f8a7 3134 	strh.w	r3, [r7, #308]	; 0x134
		break;
 800a816:	e013      	b.n	800a840 <VL53L1_init_and_start_range+0x234>
	case VL53L1_DEVICECONFIGLEVEL_STATIC_ONWARDS:
		i2c_index = VL53L1_STATIC_CONFIG_I2C_INDEX;
 800a818:	2324      	movs	r3, #36	; 0x24
 800a81a:	f8a7 3134 	strh.w	r3, [r7, #308]	; 0x134
		break;
 800a81e:	e00f      	b.n	800a840 <VL53L1_init_and_start_range+0x234>
	case VL53L1_DEVICECONFIGLEVEL_GENERAL_ONWARDS:
		i2c_index = VL53L1_GENERAL_CONFIG_I2C_INDEX;
 800a820:	2344      	movs	r3, #68	; 0x44
 800a822:	f8a7 3134 	strh.w	r3, [r7, #308]	; 0x134
		break;
 800a826:	e00b      	b.n	800a840 <VL53L1_init_and_start_range+0x234>
	case VL53L1_DEVICECONFIGLEVEL_TIMING_ONWARDS:
		i2c_index = VL53L1_TIMING_CONFIG_I2C_INDEX;
 800a828:	235a      	movs	r3, #90	; 0x5a
 800a82a:	f8a7 3134 	strh.w	r3, [r7, #308]	; 0x134
		break;
 800a82e:	e007      	b.n	800a840 <VL53L1_init_and_start_range+0x234>
	case VL53L1_DEVICECONFIGLEVEL_DYNAMIC_ONWARDS:
		i2c_index = VL53L1_DYNAMIC_CONFIG_I2C_INDEX;
 800a830:	2371      	movs	r3, #113	; 0x71
 800a832:	f8a7 3134 	strh.w	r3, [r7, #308]	; 0x134
		break;
 800a836:	e003      	b.n	800a840 <VL53L1_init_and_start_range+0x234>
	default:
		i2c_index = VL53L1_SYSTEM_CONTROL_I2C_INDEX;
 800a838:	2383      	movs	r3, #131	; 0x83
 800a83a:	f8a7 3134 	strh.w	r3, [r7, #308]	; 0x134
		break;
 800a83e:	bf00      	nop
	}

	/* I2C Buffer size */

	i2c_buffer_size_bytes = \
 800a840:	f8b7 3134 	ldrh.w	r3, [r7, #308]	; 0x134
 800a844:	f1c3 0388 	rsb	r3, r3, #136	; 0x88
 800a848:	f8a7 310c 	strh.w	r3, [r7, #268]	; 0x10c
			 VL53L1_SYSTEM_CONTROL_I2C_SIZE_BYTES) -
			 i2c_index;

	/* Initialize buffer */

	pbuffer = &buffer[0];
 800a84c:	f107 030c 	add.w	r3, r7, #12
 800a850:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
	for (i = 0 ; i < i2c_buffer_size_bytes ; i++) {
 800a854:	2300      	movs	r3, #0
 800a856:	f8a7 3136 	strh.w	r3, [r7, #310]	; 0x136
 800a85a:	e00b      	b.n	800a874 <VL53L1_init_and_start_range+0x268>
		*pbuffer++ = 0;
 800a85c:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 800a860:	1c5a      	adds	r2, r3, #1
 800a862:	f8c7 2138 	str.w	r2, [r7, #312]	; 0x138
 800a866:	2200      	movs	r2, #0
 800a868:	701a      	strb	r2, [r3, #0]
	for (i = 0 ; i < i2c_buffer_size_bytes ; i++) {
 800a86a:	f8b7 3136 	ldrh.w	r3, [r7, #310]	; 0x136
 800a86e:	3301      	adds	r3, #1
 800a870:	f8a7 3136 	strh.w	r3, [r7, #310]	; 0x136
 800a874:	f8b7 2136 	ldrh.w	r2, [r7, #310]	; 0x136
 800a878:	f8b7 310c 	ldrh.w	r3, [r7, #268]	; 0x10c
 800a87c:	429a      	cmp	r2, r3
 800a87e:	d3ed      	bcc.n	800a85c <VL53L1_init_and_start_range+0x250>
	}

	/* Build I2C buffer */

	if (device_config_level >= VL53L1_DEVICECONFIGLEVEL_FULL &&
 800a880:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800a884:	f5a3 739f 	sub.w	r3, r3, #318	; 0x13e
 800a888:	781b      	ldrb	r3, [r3, #0]
 800a88a:	2b05      	cmp	r3, #5
 800a88c:	d917      	bls.n	800a8be <VL53L1_init_and_start_range+0x2b2>
 800a88e:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 800a892:	2b00      	cmp	r3, #0
 800a894:	d113      	bne.n	800a8be <VL53L1_init_and_start_range+0x2b2>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes = \
 800a896:	f8b7 3134 	ldrh.w	r3, [r7, #308]	; 0x134
 800a89a:	f1c3 0301 	rsb	r3, r3, #1
 800a89e:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e

		status =
			VL53L1_i2c_encode_static_nvm_managed(
				pstatic_nvm,
				VL53L1_STATIC_NVM_MANAGED_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 800a8a2:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
			VL53L1_i2c_encode_static_nvm_managed(
 800a8a6:	f107 020c 	add.w	r2, r7, #12
 800a8aa:	4413      	add	r3, r2
 800a8ac:	461a      	mov	r2, r3
 800a8ae:	210b      	movs	r1, #11
 800a8b0:	f8d7 012c 	ldr.w	r0, [r7, #300]	; 0x12c
 800a8b4:	f002 f8b6 	bl	800ca24 <VL53L1_i2c_encode_static_nvm_managed>
 800a8b8:	4603      	mov	r3, r0
 800a8ba:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
	}

	if (device_config_level >= VL53L1_DEVICECONFIGLEVEL_CUSTOMER_ONWARDS &&
 800a8be:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800a8c2:	f5a3 739f 	sub.w	r3, r3, #318	; 0x13e
 800a8c6:	781b      	ldrb	r3, [r3, #0]
 800a8c8:	2b04      	cmp	r3, #4
 800a8ca:	d917      	bls.n	800a8fc <VL53L1_init_and_start_range+0x2f0>
 800a8cc:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 800a8d0:	2b00      	cmp	r3, #0
 800a8d2:	d113      	bne.n	800a8fc <VL53L1_init_and_start_range+0x2f0>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes = \
 800a8d4:	f8b7 3134 	ldrh.w	r3, [r7, #308]	; 0x134
 800a8d8:	f1c3 030d 	rsb	r3, r3, #13
 800a8dc:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e

		status =
			VL53L1_i2c_encode_customer_nvm_managed(
				pcustomer_nvm,
				VL53L1_CUSTOMER_NVM_MANAGED_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 800a8e0:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
			VL53L1_i2c_encode_customer_nvm_managed(
 800a8e4:	f107 020c 	add.w	r2, r7, #12
 800a8e8:	4413      	add	r3, r2
 800a8ea:	461a      	mov	r2, r3
 800a8ec:	2117      	movs	r1, #23
 800a8ee:	f8d7 0128 	ldr.w	r0, [r7, #296]	; 0x128
 800a8f2:	f002 f973 	bl	800cbdc <VL53L1_i2c_encode_customer_nvm_managed>
 800a8f6:	4603      	mov	r3, r0
 800a8f8:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
	}

	if (device_config_level >= VL53L1_DEVICECONFIGLEVEL_STATIC_ONWARDS &&
 800a8fc:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800a900:	f5a3 739f 	sub.w	r3, r3, #318	; 0x13e
 800a904:	781b      	ldrb	r3, [r3, #0]
 800a906:	2b03      	cmp	r3, #3
 800a908:	d917      	bls.n	800a93a <VL53L1_init_and_start_range+0x32e>
 800a90a:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 800a90e:	2b00      	cmp	r3, #0
 800a910:	d113      	bne.n	800a93a <VL53L1_init_and_start_range+0x32e>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes = \
 800a912:	f8b7 3134 	ldrh.w	r3, [r7, #308]	; 0x134
 800a916:	f1c3 0324 	rsb	r3, r3, #36	; 0x24
 800a91a:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e

		status =
			VL53L1_i2c_encode_static_config(
				pstatic,
				VL53L1_STATIC_CONFIG_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 800a91e:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
			VL53L1_i2c_encode_static_config(
 800a922:	f107 020c 	add.w	r2, r7, #12
 800a926:	4413      	add	r3, r2
 800a928:	461a      	mov	r2, r3
 800a92a:	2120      	movs	r1, #32
 800a92c:	f8d7 0124 	ldr.w	r0, [r7, #292]	; 0x124
 800a930:	f002 fa92 	bl	800ce58 <VL53L1_i2c_encode_static_config>
 800a934:	4603      	mov	r3, r0
 800a936:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
	}

	if (device_config_level >= VL53L1_DEVICECONFIGLEVEL_GENERAL_ONWARDS &&
 800a93a:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800a93e:	f5a3 739f 	sub.w	r3, r3, #318	; 0x13e
 800a942:	781b      	ldrb	r3, [r3, #0]
 800a944:	2b02      	cmp	r3, #2
 800a946:	d917      	bls.n	800a978 <VL53L1_init_and_start_range+0x36c>
 800a948:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 800a94c:	2b00      	cmp	r3, #0
 800a94e:	d113      	bne.n	800a978 <VL53L1_init_and_start_range+0x36c>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes =
 800a950:	f8b7 3134 	ldrh.w	r3, [r7, #308]	; 0x134
 800a954:	f1c3 0344 	rsb	r3, r3, #68	; 0x44
 800a958:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e

		status =
			VL53L1_i2c_encode_general_config(
				pgeneral,
				VL53L1_GENERAL_CONFIG_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 800a95c:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
			VL53L1_i2c_encode_general_config(
 800a960:	f107 020c 	add.w	r2, r7, #12
 800a964:	4413      	add	r3, r2
 800a966:	461a      	mov	r2, r3
 800a968:	2116      	movs	r1, #22
 800a96a:	f8d7 0120 	ldr.w	r0, [r7, #288]	; 0x120
 800a96e:	f002 fb56 	bl	800d01e <VL53L1_i2c_encode_general_config>
 800a972:	4603      	mov	r3, r0
 800a974:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
	}

	if (device_config_level >= VL53L1_DEVICECONFIGLEVEL_TIMING_ONWARDS &&
 800a978:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800a97c:	f5a3 739f 	sub.w	r3, r3, #318	; 0x13e
 800a980:	781b      	ldrb	r3, [r3, #0]
 800a982:	2b01      	cmp	r3, #1
 800a984:	d917      	bls.n	800a9b6 <VL53L1_init_and_start_range+0x3aa>
 800a986:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 800a98a:	2b00      	cmp	r3, #0
 800a98c:	d113      	bne.n	800a9b6 <VL53L1_init_and_start_range+0x3aa>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes = \
 800a98e:	f8b7 3134 	ldrh.w	r3, [r7, #308]	; 0x134
 800a992:	f1c3 035a 	rsb	r3, r3, #90	; 0x5a
 800a996:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e

		status =
			VL53L1_i2c_encode_timing_config(
				ptiming,
				VL53L1_TIMING_CONFIG_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 800a99a:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
			VL53L1_i2c_encode_timing_config(
 800a99e:	f107 020c 	add.w	r2, r7, #12
 800a9a2:	4413      	add	r3, r2
 800a9a4:	461a      	mov	r2, r3
 800a9a6:	2117      	movs	r1, #23
 800a9a8:	f8d7 011c 	ldr.w	r0, [r7, #284]	; 0x11c
 800a9ac:	f002 fbbb 	bl	800d126 <VL53L1_i2c_encode_timing_config>
 800a9b0:	4603      	mov	r3, r0
 800a9b2:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
	}

	if (device_config_level >= VL53L1_DEVICECONFIGLEVEL_DYNAMIC_ONWARDS &&
 800a9b6:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800a9ba:	f5a3 739f 	sub.w	r3, r3, #318	; 0x13e
 800a9be:	781b      	ldrb	r3, [r3, #0]
 800a9c0:	2b00      	cmp	r3, #0
 800a9c2:	d036      	beq.n	800aa32 <VL53L1_init_and_start_range+0x426>
 800a9c4:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 800a9c8:	2b00      	cmp	r3, #0
 800a9ca:	d132      	bne.n	800aa32 <VL53L1_init_and_start_range+0x426>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes = \
 800a9cc:	f8b7 3134 	ldrh.w	r3, [r7, #308]	; 0x134
 800a9d0:	f1c3 0371 	rsb	r3, r3, #113	; 0x71
 800a9d4:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e
			VL53L1_DYNAMIC_CONFIG_I2C_INDEX - i2c_index;

		/* If in back to back mode, use GPH ID from cfg_state */
		if ((psystem->system__mode_start &
 800a9d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800a9dc:	791b      	ldrb	r3, [r3, #4]
 800a9de:	f003 0320 	and.w	r3, r3, #32
 800a9e2:	2b00      	cmp	r3, #0
 800a9e4:	d017      	beq.n	800aa16 <VL53L1_init_and_start_range+0x40a>
			VL53L1_DEVICEMEASUREMENTMODE_BACKTOBACK) ==
			VL53L1_DEVICEMEASUREMENTMODE_BACKTOBACK) {
			pdynamic->system__grouped_parameter_hold_0 = pstate->cfg_gph_id | 0x01;
 800a9e6:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800a9ea:	789b      	ldrb	r3, [r3, #2]
 800a9ec:	f043 0301 	orr.w	r3, r3, #1
 800a9f0:	b2da      	uxtb	r2, r3
 800a9f2:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800a9f6:	701a      	strb	r2, [r3, #0]
			pdynamic->system__grouped_parameter_hold_1 = pstate->cfg_gph_id | 0x01;
 800a9f8:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800a9fc:	789b      	ldrb	r3, [r3, #2]
 800a9fe:	f043 0301 	orr.w	r3, r3, #1
 800aa02:	b2da      	uxtb	r2, r3
 800aa04:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800aa08:	731a      	strb	r2, [r3, #12]
			pdynamic->system__grouped_parameter_hold   = pstate->cfg_gph_id;
 800aa0a:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800aa0e:	789a      	ldrb	r2, [r3, #2]
 800aa10:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800aa14:	749a      	strb	r2, [r3, #18]
		}
		status =
			VL53L1_i2c_encode_dynamic_config(
				pdynamic,
				VL53L1_DYNAMIC_CONFIG_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 800aa16:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
			VL53L1_i2c_encode_dynamic_config(
 800aa1a:	f107 020c 	add.w	r2, r7, #12
 800aa1e:	4413      	add	r3, r2
 800aa20:	461a      	mov	r2, r3
 800aa22:	2112      	movs	r1, #18
 800aa24:	f8d7 0118 	ldr.w	r0, [r7, #280]	; 0x118
 800aa28:	f002 fbff 	bl	800d22a <VL53L1_i2c_encode_dynamic_config>
 800aa2c:	4603      	mov	r3, r0
 800aa2e:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
	}

	if (status == VL53L1_ERROR_NONE) {
 800aa32:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 800aa36:	2b00      	cmp	r3, #0
 800aa38:	d113      	bne.n	800aa62 <VL53L1_init_and_start_range+0x456>

		i2c_buffer_offset_bytes = \
 800aa3a:	f8b7 3134 	ldrh.w	r3, [r7, #308]	; 0x134
 800aa3e:	f1c3 0383 	rsb	r3, r3, #131	; 0x83
 800aa42:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e

		status =
			VL53L1_i2c_encode_system_control(
				psystem,
				VL53L1_SYSTEM_CONTROL_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes]);
 800aa46:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
			VL53L1_i2c_encode_system_control(
 800aa4a:	f107 020c 	add.w	r2, r7, #12
 800aa4e:	4413      	add	r3, r2
 800aa50:	461a      	mov	r2, r3
 800aa52:	2105      	movs	r1, #5
 800aa54:	f8d7 0114 	ldr.w	r0, [r7, #276]	; 0x114
 800aa58:	f002 fc6c 	bl	800d334 <VL53L1_i2c_encode_system_control>
 800aa5c:	4603      	mov	r3, r0
 800aa5e:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
	}

	/* Send I2C Buffer */

	if (status == VL53L1_ERROR_NONE) {
 800aa62:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 800aa66:	2b00      	cmp	r3, #0
 800aa68:	d10f      	bne.n	800aa8a <VL53L1_init_and_start_range+0x47e>
		status =
			VL53L1_WriteMulti(
 800aa6a:	f8b7 310c 	ldrh.w	r3, [r7, #268]	; 0x10c
 800aa6e:	f107 020c 	add.w	r2, r7, #12
 800aa72:	f8b7 1134 	ldrh.w	r1, [r7, #308]	; 0x134
 800aa76:	f507 70a0 	add.w	r0, r7, #320	; 0x140
 800aa7a:	f5a0 709e 	sub.w	r0, r0, #316	; 0x13c
 800aa7e:	6800      	ldr	r0, [r0, #0]
 800aa80:	f003 f946 	bl	800dd10 <VL53L1_WriteMulti>
 800aa84:	4603      	mov	r3, r0
 800aa86:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
	}

	/*
	 * Update LL Driver State
	 */
	if (status == VL53L1_ERROR_NONE)
 800aa8a:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 800aa8e:	2b00      	cmp	r3, #0
 800aa90:	d109      	bne.n	800aaa6 <VL53L1_init_and_start_range+0x49a>
		status = VL53L1_update_ll_driver_rd_state(Dev);
 800aa92:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800aa96:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 800aa9a:	6818      	ldr	r0, [r3, #0]
 800aa9c:	f001 f998 	bl	800bdd0 <VL53L1_update_ll_driver_rd_state>
 800aaa0:	4603      	mov	r3, r0
 800aaa2:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f

	if (status == VL53L1_ERROR_NONE)
 800aaa6:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
 800aaaa:	2b00      	cmp	r3, #0
 800aaac:	d109      	bne.n	800aac2 <VL53L1_init_and_start_range+0x4b6>
		status = VL53L1_update_ll_driver_cfg_state(Dev);
 800aaae:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800aab2:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 800aab6:	6818      	ldr	r0, [r3, #0]
 800aab8:	f001 fa5c 	bl	800bf74 <VL53L1_update_ll_driver_cfg_state>
 800aabc:	4603      	mov	r3, r0
 800aabe:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f

	LOG_FUNCTION_END(status);

	return status;
 800aac2:	f997 313f 	ldrsb.w	r3, [r7, #319]	; 0x13f
}
 800aac6:	4618      	mov	r0, r3
 800aac8:	f507 77a0 	add.w	r7, r7, #320	; 0x140
 800aacc:	46bd      	mov	sp, r7
 800aace:	bd80      	pop	{r7, pc}

0800aad0 <VL53L1_get_measurement_results>:


VL53L1_Error VL53L1_get_measurement_results(
	VL53L1_DEV                     Dev,
	VL53L1_DeviceResultsLevel      device_results_level)
{
 800aad0:	b580      	push	{r7, lr}
 800aad2:	b0c8      	sub	sp, #288	; 0x120
 800aad4:	af00      	add	r7, sp, #0
 800aad6:	f507 7390 	add.w	r3, r7, #288	; 0x120
 800aada:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800aade:	6018      	str	r0, [r3, #0]
 800aae0:	460a      	mov	r2, r1
 800aae2:	f507 7390 	add.w	r3, r7, #288	; 0x120
 800aae6:	f2a3 131d 	subw	r3, r3, #285	; 0x11d
 800aaea:	701a      	strb	r2, [r3, #0]
	/*
	 * Read via a single I2C multiple byte transaction all
	 * of the requested device measurement data results
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800aaec:	2300      	movs	r3, #0
 800aaee:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800aaf2:	f507 7390 	add.w	r3, r7, #288	; 0x120
 800aaf6:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800aafa:	681b      	ldr	r3, [r3, #0]
 800aafc:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118

	uint8_t buffer[VL53L1_MAX_I2C_XFER_SIZE];

	VL53L1_system_results_t   *psystem_results = &(pdev->sys_results);
 800ab00:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800ab04:	f503 73e7 	add.w	r3, r3, #462	; 0x1ce
 800ab08:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
	VL53L1_core_results_t     *pcore_results   = &(pdev->core_results);
 800ab0c:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800ab10:	f503 7322 	add.w	r3, r3, #648	; 0x288
 800ab14:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
	VL53L1_debug_results_t    *pdebug_results  = &(pdev->dbg_results);
 800ab18:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800ab1c:	f503 732b 	add.w	r3, r3, #684	; 0x2ac
 800ab20:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c

	uint16_t i2c_index               = VL53L1_SYSTEM_RESULTS_I2C_INDEX;
 800ab24:	2388      	movs	r3, #136	; 0x88
 800ab26:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a
	uint16_t i2c_buffer_offset_bytes = 0;
 800ab2a:	2300      	movs	r3, #0
 800ab2c:	f8a7 3108 	strh.w	r3, [r7, #264]	; 0x108
	uint16_t i2c_buffer_size_bytes   = 0;
 800ab30:	2300      	movs	r3, #0
 800ab32:	f8a7 311c 	strh.w	r3, [r7, #284]	; 0x11c

	LOG_FUNCTION_START("");

	/* Determine multi byte read transaction size */

	switch (device_results_level) {
 800ab36:	f507 7390 	add.w	r3, r7, #288	; 0x120
 800ab3a:	f2a3 131d 	subw	r3, r3, #285	; 0x11d
 800ab3e:	781b      	ldrb	r3, [r3, #0]
 800ab40:	2b01      	cmp	r3, #1
 800ab42:	d008      	beq.n	800ab56 <VL53L1_get_measurement_results+0x86>
 800ab44:	2b02      	cmp	r3, #2
 800ab46:	d10d      	bne.n	800ab64 <VL53L1_get_measurement_results+0x94>
	case VL53L1_DEVICERESULTSLEVEL_FULL:
		i2c_buffer_size_bytes =
 800ab48:	f8b7 310a 	ldrh.w	r3, [r7, #266]	; 0x10a
 800ab4c:	f5c3 7387 	rsb	r3, r3, #270	; 0x10e
 800ab50:	f8a7 311c 	strh.w	r3, [r7, #284]	; 0x11c
				(VL53L1_DEBUG_RESULTS_I2C_INDEX +
				VL53L1_DEBUG_RESULTS_I2C_SIZE_BYTES) -
				i2c_index;
		break;
 800ab54:	e00a      	b.n	800ab6c <VL53L1_get_measurement_results+0x9c>
	case VL53L1_DEVICERESULTSLEVEL_UPTO_CORE:
		i2c_buffer_size_bytes =
 800ab56:	f8b7 310a 	ldrh.w	r3, [r7, #266]	; 0x10a
 800ab5a:	f1c3 03d5 	rsb	r3, r3, #213	; 0xd5
 800ab5e:	f8a7 311c 	strh.w	r3, [r7, #284]	; 0x11c
				(VL53L1_CORE_RESULTS_I2C_INDEX +
				VL53L1_CORE_RESULTS_I2C_SIZE_BYTES) -
				i2c_index;
		break;
 800ab62:	e003      	b.n	800ab6c <VL53L1_get_measurement_results+0x9c>
	default:
		i2c_buffer_size_bytes =
 800ab64:	232c      	movs	r3, #44	; 0x2c
 800ab66:	f8a7 311c 	strh.w	r3, [r7, #284]	; 0x11c
				VL53L1_SYSTEM_RESULTS_I2C_SIZE_BYTES;
		break;
 800ab6a:	bf00      	nop
	}

	/* Read  Result Data */

	if (status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
 800ab6c:	f997 311f 	ldrsb.w	r3, [r7, #287]	; 0x11f
 800ab70:	2b00      	cmp	r3, #0
 800ab72:	d10f      	bne.n	800ab94 <VL53L1_get_measurement_results+0xc4>
		status =
			VL53L1_ReadMulti(
 800ab74:	f8b7 311c 	ldrh.w	r3, [r7, #284]	; 0x11c
 800ab78:	f107 0208 	add.w	r2, r7, #8
 800ab7c:	f8b7 110a 	ldrh.w	r1, [r7, #266]	; 0x10a
 800ab80:	f507 7090 	add.w	r0, r7, #288	; 0x120
 800ab84:	f5a0 708e 	sub.w	r0, r0, #284	; 0x11c
 800ab88:	6800      	ldr	r0, [r0, #0]
 800ab8a:	f003 f8f7 	bl	800dd7c <VL53L1_ReadMulti>
 800ab8e:	4603      	mov	r3, r0
 800ab90:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
				buffer,
				(uint32_t)i2c_buffer_size_bytes);

	/* Decode  I2C buffer */

	if (device_results_level >= VL53L1_DEVICERESULTSLEVEL_FULL &&
 800ab94:	f507 7390 	add.w	r3, r7, #288	; 0x120
 800ab98:	f2a3 131d 	subw	r3, r3, #285	; 0x11d
 800ab9c:	781b      	ldrb	r3, [r3, #0]
 800ab9e:	2b01      	cmp	r3, #1
 800aba0:	d917      	bls.n	800abd2 <VL53L1_get_measurement_results+0x102>
 800aba2:	f997 311f 	ldrsb.w	r3, [r7, #287]	; 0x11f
 800aba6:	2b00      	cmp	r3, #0
 800aba8:	d113      	bne.n	800abd2 <VL53L1_get_measurement_results+0x102>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes =
 800abaa:	f8b7 310a 	ldrh.w	r3, [r7, #266]	; 0x10a
 800abae:	f1c3 03d6 	rsb	r3, r3, #214	; 0xd6
 800abb2:	f8a7 3108 	strh.w	r3, [r7, #264]	; 0x108
				VL53L1_DEBUG_RESULTS_I2C_INDEX - i2c_index;

		status =
			VL53L1_i2c_decode_debug_results(
				VL53L1_DEBUG_RESULTS_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes],
 800abb6:	f8b7 3108 	ldrh.w	r3, [r7, #264]	; 0x108
			VL53L1_i2c_decode_debug_results(
 800abba:	f107 0208 	add.w	r2, r7, #8
 800abbe:	4413      	add	r3, r2
 800abc0:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 800abc4:	4619      	mov	r1, r3
 800abc6:	2038      	movs	r0, #56	; 0x38
 800abc8:	f002 fd45 	bl	800d656 <VL53L1_i2c_decode_debug_results>
 800abcc:	4603      	mov	r3, r0
 800abce:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
				pdebug_results);
	}

	if (device_results_level >= VL53L1_DEVICERESULTSLEVEL_UPTO_CORE &&
 800abd2:	f507 7390 	add.w	r3, r7, #288	; 0x120
 800abd6:	f2a3 131d 	subw	r3, r3, #285	; 0x11d
 800abda:	781b      	ldrb	r3, [r3, #0]
 800abdc:	2b00      	cmp	r3, #0
 800abde:	d017      	beq.n	800ac10 <VL53L1_get_measurement_results+0x140>
 800abe0:	f997 311f 	ldrsb.w	r3, [r7, #287]	; 0x11f
 800abe4:	2b00      	cmp	r3, #0
 800abe6:	d113      	bne.n	800ac10 <VL53L1_get_measurement_results+0x140>
		status == VL53L1_ERROR_NONE) {

		i2c_buffer_offset_bytes =
 800abe8:	f8b7 310a 	ldrh.w	r3, [r7, #266]	; 0x10a
 800abec:	f1c3 03b4 	rsb	r3, r3, #180	; 0xb4
 800abf0:	f8a7 3108 	strh.w	r3, [r7, #264]	; 0x108
				VL53L1_CORE_RESULTS_I2C_INDEX - i2c_index;

		status =
			VL53L1_i2c_decode_core_results(
				VL53L1_CORE_RESULTS_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes],
 800abf4:	f8b7 3108 	ldrh.w	r3, [r7, #264]	; 0x108
			VL53L1_i2c_decode_core_results(
 800abf8:	f107 0208 	add.w	r2, r7, #8
 800abfc:	4413      	add	r3, r2
 800abfe:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 800ac02:	4619      	mov	r1, r3
 800ac04:	2021      	movs	r0, #33	; 0x21
 800ac06:	f002 fcc5 	bl	800d594 <VL53L1_i2c_decode_core_results>
 800ac0a:	4603      	mov	r3, r0
 800ac0c:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
				pcore_results);
	}

	if (status == VL53L1_ERROR_NONE) {
 800ac10:	f997 311f 	ldrsb.w	r3, [r7, #287]	; 0x11f
 800ac14:	2b00      	cmp	r3, #0
 800ac16:	d110      	bne.n	800ac3a <VL53L1_get_measurement_results+0x16a>

		i2c_buffer_offset_bytes = 0;
 800ac18:	2300      	movs	r3, #0
 800ac1a:	f8a7 3108 	strh.w	r3, [r7, #264]	; 0x108
		status =
			VL53L1_i2c_decode_system_results(
				VL53L1_SYSTEM_RESULTS_I2C_SIZE_BYTES,
				&buffer[i2c_buffer_offset_bytes],
 800ac1e:	f8b7 3108 	ldrh.w	r3, [r7, #264]	; 0x108
			VL53L1_i2c_decode_system_results(
 800ac22:	f107 0208 	add.w	r2, r7, #8
 800ac26:	4413      	add	r3, r2
 800ac28:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 800ac2c:	4619      	mov	r1, r3
 800ac2e:	202c      	movs	r0, #44	; 0x2c
 800ac30:	f002 fbba 	bl	800d3a8 <VL53L1_i2c_decode_system_results>
 800ac34:	4603      	mov	r3, r0
 800ac36:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
				psystem_results);
	}

	LOG_FUNCTION_END(status);

	return status;
 800ac3a:	f997 311f 	ldrsb.w	r3, [r7, #287]	; 0x11f
}
 800ac3e:	4618      	mov	r0, r3
 800ac40:	f507 7790 	add.w	r7, r7, #288	; 0x120
 800ac44:	46bd      	mov	sp, r7
 800ac46:	bd80      	pop	{r7, pc}

0800ac48 <VL53L1_get_device_results>:

VL53L1_Error VL53L1_get_device_results(
	VL53L1_DEV                    Dev,
	VL53L1_DeviceResultsLevel     device_results_level,
	VL53L1_range_results_t       *prange_results)
{
 800ac48:	b580      	push	{r7, lr}
 800ac4a:	b088      	sub	sp, #32
 800ac4c:	af00      	add	r7, sp, #0
 800ac4e:	60f8      	str	r0, [r7, #12]
 800ac50:	460b      	mov	r3, r1
 800ac52:	607a      	str	r2, [r7, #4]
 800ac54:	72fb      	strb	r3, [r7, #11]
	 *  VL53L1_copy_sys_and_core_results_to_range_results()
	 *
	 *  The input measurement mode controls what happens next ...
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800ac56:	2300      	movs	r3, #0
 800ac58:	77fb      	strb	r3, [r7, #31]

	VL53L1_LLDriverData_t *pdev =
 800ac5a:	68fb      	ldr	r3, [r7, #12]
 800ac5c:	61bb      	str	r3, [r7, #24]
			VL53L1DevStructGetLLDriverHandle(Dev);
	VL53L1_LLDriverResults_t *pres =
 800ac5e:	68fb      	ldr	r3, [r7, #12]
 800ac60:	f503 733d 	add.w	r3, r3, #756	; 0x2f4
 800ac64:	617b      	str	r3, [r7, #20]
			VL53L1DevStructGetLLResultsHandle(Dev);

	VL53L1_range_results_t   *presults = &(pres->range_results);
 800ac66:	697b      	ldr	r3, [r7, #20]
 800ac68:	613b      	str	r3, [r7, #16]

	LOG_FUNCTION_START("");

	/* Get device results */

	if (status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
 800ac6a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800ac6e:	2b00      	cmp	r3, #0
 800ac70:	d106      	bne.n	800ac80 <VL53L1_get_device_results+0x38>
		status = VL53L1_get_measurement_results(
 800ac72:	7afb      	ldrb	r3, [r7, #11]
 800ac74:	4619      	mov	r1, r3
 800ac76:	68f8      	ldr	r0, [r7, #12]
 800ac78:	f7ff ff2a 	bl	800aad0 <VL53L1_get_measurement_results>
 800ac7c:	4603      	mov	r3, r0
 800ac7e:	77fb      	strb	r3, [r7, #31]
						Dev,
						device_results_level);

	if (status == VL53L1_ERROR_NONE)
 800ac80:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800ac84:	2b00      	cmp	r3, #0
 800ac86:	d10c      	bne.n	800aca2 <VL53L1_get_device_results+0x5a>
		VL53L1_copy_sys_and_core_results_to_range_results(
				(int32_t)pdev->gain_cal.standard_ranging_gain_factor,
 800ac88:	69bb      	ldr	r3, [r7, #24]
 800ac8a:	f8b3 309c 	ldrh.w	r3, [r3, #156]	; 0x9c
		VL53L1_copy_sys_and_core_results_to_range_results(
 800ac8e:	4618      	mov	r0, r3
 800ac90:	69bb      	ldr	r3, [r7, #24]
 800ac92:	f503 71e7 	add.w	r1, r3, #462	; 0x1ce
 800ac96:	69bb      	ldr	r3, [r7, #24]
 800ac98:	f503 7222 	add.w	r2, r3, #648	; 0x288
 800ac9c:	693b      	ldr	r3, [r7, #16]
 800ac9e:	f000 f85d 	bl	800ad5c <VL53L1_copy_sys_and_core_results_to_range_results>
				&(pdev->core_results),
				presults);

	/* Start Patch_LowPowerAutoMode */
	/* process results from first range of low power auto */
	if (pdev->low_power_auto_data.is_low_power_auto_mode == 1) {
 800aca2:	69bb      	ldr	r3, [r7, #24]
 800aca4:	f893 32e5 	ldrb.w	r3, [r3, #741]	; 0x2e5
 800aca8:	2b01      	cmp	r3, #1
 800acaa:	d11f      	bne.n	800acec <VL53L1_get_device_results+0xa4>
		/* change to manual calibrations. Only needed on the
		 * first range out  */
		if ((status == VL53L1_ERROR_NONE) &&
 800acac:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800acb0:	2b00      	cmp	r3, #0
 800acb2:	d10e      	bne.n	800acd2 <VL53L1_get_device_results+0x8a>
			(pdev->low_power_auto_data.low_power_auto_range_count == 0)) {
 800acb4:	69bb      	ldr	r3, [r7, #24]
 800acb6:	f893 32e6 	ldrb.w	r3, [r3, #742]	; 0x2e6
		if ((status == VL53L1_ERROR_NONE) &&
 800acba:	2b00      	cmp	r3, #0
 800acbc:	d109      	bne.n	800acd2 <VL53L1_get_device_results+0x8a>
			status = VL53L1_low_power_auto_setup_manual_calibration(
 800acbe:	68f8      	ldr	r0, [r7, #12]
 800acc0:	f001 fe19 	bl	800c8f6 <VL53L1_low_power_auto_setup_manual_calibration>
 800acc4:	4603      	mov	r3, r0
 800acc6:	77fb      	strb	r3, [r7, #31]
					Dev);
			pdev->low_power_auto_data.low_power_auto_range_count = 1;
 800acc8:	69bb      	ldr	r3, [r7, #24]
 800acca:	2201      	movs	r2, #1
 800accc:	f883 22e6 	strb.w	r2, [r3, #742]	; 0x2e6
 800acd0:	e00c      	b.n	800acec <VL53L1_get_device_results+0xa4>
		} else if ((status == VL53L1_ERROR_NONE) &&
 800acd2:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800acd6:	2b00      	cmp	r3, #0
 800acd8:	d108      	bne.n	800acec <VL53L1_get_device_results+0xa4>
			(pdev->low_power_auto_data.low_power_auto_range_count == 1)) {
 800acda:	69bb      	ldr	r3, [r7, #24]
 800acdc:	f893 32e6 	ldrb.w	r3, [r3, #742]	; 0x2e6
		} else if ((status == VL53L1_ERROR_NONE) &&
 800ace0:	2b01      	cmp	r3, #1
 800ace2:	d103      	bne.n	800acec <VL53L1_get_device_results+0xa4>
			pdev->low_power_auto_data.low_power_auto_range_count = 2;
 800ace4:	69bb      	ldr	r3, [r7, #24]
 800ace6:	2202      	movs	r2, #2
 800ace8:	f883 22e6 	strb.w	r2, [r3, #742]	; 0x2e6
	}
	/* End Patch_LowPowerAutoMode */

	/* copy current state into results */

	presults->cfg_device_state = pdev->ll_state.cfg_device_state;
 800acec:	69bb      	ldr	r3, [r7, #24]
 800acee:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 800acf2:	693b      	ldr	r3, [r7, #16]
 800acf4:	701a      	strb	r2, [r3, #0]
	presults->rd_device_state  = pdev->ll_state.rd_device_state;
 800acf6:	69bb      	ldr	r3, [r7, #24]
 800acf8:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 800acfc:	693b      	ldr	r3, [r7, #16]
 800acfe:	705a      	strb	r2, [r3, #1]

	/* copy internal structure to supplied output pointer */

	memcpy(
 800ad00:	2284      	movs	r2, #132	; 0x84
 800ad02:	6939      	ldr	r1, [r7, #16]
 800ad04:	6878      	ldr	r0, [r7, #4]
 800ad06:	f003 fd9f 	bl	800e848 <memcpy>
	/*
	 * Check LL driver and Device are in Sync
	 * If not an error is raised
	 */

	if (status == VL53L1_ERROR_NONE)
 800ad0a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800ad0e:	2b00      	cmp	r3, #0
 800ad10:	d104      	bne.n	800ad1c <VL53L1_get_device_results+0xd4>
		status = VL53L1_check_ll_driver_rd_state(Dev);
 800ad12:	68f8      	ldr	r0, [r7, #12]
 800ad14:	f001 f8e4 	bl	800bee0 <VL53L1_check_ll_driver_rd_state>
 800ad18:	4603      	mov	r3, r0
 800ad1a:	77fb      	strb	r3, [r7, #31]
			VL53L1_TRACE_MODULE_RANGE_RESULTS_DATA);
#endif

	LOG_FUNCTION_END(status);

	return status;
 800ad1c:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800ad20:	4618      	mov	r0, r3
 800ad22:	3720      	adds	r7, #32
 800ad24:	46bd      	mov	sp, r7
 800ad26:	bd80      	pop	{r7, pc}

0800ad28 <VL53L1_clear_interrupt_and_enable_next_range>:


VL53L1_Error VL53L1_clear_interrupt_and_enable_next_range(
	VL53L1_DEV        Dev,
	uint8_t           measurement_mode)
{
 800ad28:	b580      	push	{r7, lr}
 800ad2a:	b084      	sub	sp, #16
 800ad2c:	af00      	add	r7, sp, #0
 800ad2e:	6078      	str	r0, [r7, #4]
 800ad30:	460b      	mov	r3, r1
 800ad32:	70fb      	strb	r3, [r7, #3]
	/*
	 * Enable next range by sending handshake which
	 * clears the interrupt
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800ad34:	2300      	movs	r3, #0
 800ad36:	73fb      	strb	r3, [r7, #15]
	/* Dynamic GPH Management     */
	/* Setup GPH absorption point and config values for next measurement */

	/* Update GPH registers, clear interrupt and set measurement mode */

	if (status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
 800ad38:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ad3c:	2b00      	cmp	r3, #0
 800ad3e:	d107      	bne.n	800ad50 <VL53L1_clear_interrupt_and_enable_next_range+0x28>
		status = VL53L1_init_and_start_range(
 800ad40:	78fb      	ldrb	r3, [r7, #3]
 800ad42:	2203      	movs	r2, #3
 800ad44:	4619      	mov	r1, r3
 800ad46:	6878      	ldr	r0, [r7, #4]
 800ad48:	f7ff fc60 	bl	800a60c <VL53L1_init_and_start_range>
 800ad4c:	4603      	mov	r3, r0
 800ad4e:	73fb      	strb	r3, [r7, #15]
					measurement_mode,
					VL53L1_DEVICECONFIGLEVEL_GENERAL_ONWARDS);

	LOG_FUNCTION_END(status);

	return status;
 800ad50:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800ad54:	4618      	mov	r0, r3
 800ad56:	3710      	adds	r7, #16
 800ad58:	46bd      	mov	sp, r7
 800ad5a:	bd80      	pop	{r7, pc}

0800ad5c <VL53L1_copy_sys_and_core_results_to_range_results>:
void VL53L1_copy_sys_and_core_results_to_range_results(
	int32_t                           gain_factor,
	VL53L1_system_results_t          *psys,
	VL53L1_core_results_t            *pcore,
	VL53L1_range_results_t           *presults)
{
 800ad5c:	b480      	push	{r7}
 800ad5e:	b089      	sub	sp, #36	; 0x24
 800ad60:	af00      	add	r7, sp, #0
 800ad62:	60f8      	str	r0, [r7, #12]
 800ad64:	60b9      	str	r1, [r7, #8]
 800ad66:	607a      	str	r2, [r7, #4]
 800ad68:	603b      	str	r3, [r7, #0]
	uint8_t  i = 0;
 800ad6a:	2300      	movs	r3, #0
 800ad6c:	77fb      	strb	r3, [r7, #31]

	VL53L1_range_data_t *pdata;
	int32_t range_mm = 0;
 800ad6e:	2300      	movs	r3, #0
 800ad70:	613b      	str	r3, [r7, #16]
	uint32_t tmpu32 = 0;
 800ad72:	2300      	movs	r3, #0
 800ad74:	617b      	str	r3, [r7, #20]

	LOG_FUNCTION_START("");

	/* copy results */

	presults->stream_count    = psys->result__stream_count;
 800ad76:	68bb      	ldr	r3, [r7, #8]
 800ad78:	78da      	ldrb	r2, [r3, #3]
 800ad7a:	683b      	ldr	r3, [r7, #0]
 800ad7c:	709a      	strb	r2, [r3, #2]

	pdata = &(presults->data[0]);
 800ad7e:	683b      	ldr	r3, [r7, #0]
 800ad80:	3304      	adds	r3, #4
 800ad82:	61bb      	str	r3, [r7, #24]

	for (i = 0 ; i < 2 ; i++) {
 800ad84:	2300      	movs	r3, #0
 800ad86:	77fb      	strb	r3, [r7, #31]
 800ad88:	e0d0      	b.n	800af2c <VL53L1_copy_sys_and_core_results_to_range_results+0x1d0>

		pdata->range_id     = i;
 800ad8a:	69bb      	ldr	r3, [r7, #24]
 800ad8c:	7ffa      	ldrb	r2, [r7, #31]
 800ad8e:	701a      	strb	r2, [r3, #0]
		pdata->time_stamp   = 0;
 800ad90:	69bb      	ldr	r3, [r7, #24]
 800ad92:	2200      	movs	r2, #0
 800ad94:	605a      	str	r2, [r3, #4]

		if ((psys->result__stream_count == 0) &&
 800ad96:	68bb      	ldr	r3, [r7, #8]
 800ad98:	78db      	ldrb	r3, [r3, #3]
 800ad9a:	2b00      	cmp	r3, #0
 800ad9c:	d10a      	bne.n	800adb4 <VL53L1_copy_sys_and_core_results_to_range_results+0x58>
			((psys->result__range_status & VL53L1_RANGE_STATUS__RANGE_STATUS_MASK) ==
 800ad9e:	68bb      	ldr	r3, [r7, #8]
 800ada0:	785b      	ldrb	r3, [r3, #1]
 800ada2:	f003 031f 	and.w	r3, r3, #31
		if ((psys->result__stream_count == 0) &&
 800ada6:	2b09      	cmp	r3, #9
 800ada8:	d104      	bne.n	800adb4 <VL53L1_copy_sys_and_core_results_to_range_results+0x58>
			VL53L1_DEVICEERROR_RANGECOMPLETE)) {
			pdata->range_status = VL53L1_DEVICEERROR_RANGECOMPLETE_NO_WRAP_CHECK;
 800adaa:	69bb      	ldr	r3, [r7, #24]
 800adac:	2213      	movs	r2, #19
 800adae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800adb2:	e007      	b.n	800adc4 <VL53L1_copy_sys_and_core_results_to_range_results+0x68>
		} else {
			pdata->range_status =
					psys->result__range_status & VL53L1_RANGE_STATUS__RANGE_STATUS_MASK;
 800adb4:	68bb      	ldr	r3, [r7, #8]
 800adb6:	785b      	ldrb	r3, [r3, #1]
 800adb8:	f003 031f 	and.w	r3, r3, #31
 800adbc:	b2da      	uxtb	r2, r3
			pdata->range_status =
 800adbe:	69bb      	ldr	r3, [r7, #24]
 800adc0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
		}

		switch (i) {
 800adc4:	7ffb      	ldrb	r3, [r7, #31]
 800adc6:	2b00      	cmp	r3, #0
 800adc8:	d002      	beq.n	800add0 <VL53L1_copy_sys_and_core_results_to_range_results+0x74>
 800adca:	2b01      	cmp	r3, #1
 800adcc:	d05d      	beq.n	800ae8a <VL53L1_copy_sys_and_core_results_to_range_results+0x12e>
 800adce:	e0a7      	b.n	800af20 <VL53L1_copy_sys_and_core_results_to_range_results+0x1c4>

		case 0:

			if (psys->result__report_status == VL53L1_DEVICEREPORTSTATUS_MM1)
 800add0:	68bb      	ldr	r3, [r7, #8]
 800add2:	789b      	ldrb	r3, [r3, #2]
 800add4:	2b07      	cmp	r3, #7
 800add6:	d104      	bne.n	800ade2 <VL53L1_copy_sys_and_core_results_to_range_results+0x86>
				pdata->actual_effective_spads =
					psys->result__mm_inner_actual_effective_spads_sd0;
 800add8:	68bb      	ldr	r3, [r7, #8]
 800adda:	8a5a      	ldrh	r2, [r3, #18]
				pdata->actual_effective_spads =
 800addc:	69bb      	ldr	r3, [r7, #24]
 800adde:	821a      	strh	r2, [r3, #16]
 800ade0:	e00c      	b.n	800adfc <VL53L1_copy_sys_and_core_results_to_range_results+0xa0>
			else if (psys->result__report_status == VL53L1_DEVICEREPORTSTATUS_MM2)
 800ade2:	68bb      	ldr	r3, [r7, #8]
 800ade4:	789b      	ldrb	r3, [r3, #2]
 800ade6:	2b08      	cmp	r3, #8
 800ade8:	d104      	bne.n	800adf4 <VL53L1_copy_sys_and_core_results_to_range_results+0x98>
				pdata->actual_effective_spads =
						psys->result__mm_outer_actual_effective_spads_sd0;
 800adea:	68bb      	ldr	r3, [r7, #8]
 800adec:	8a9a      	ldrh	r2, [r3, #20]
				pdata->actual_effective_spads =
 800adee:	69bb      	ldr	r3, [r7, #24]
 800adf0:	821a      	strh	r2, [r3, #16]
 800adf2:	e003      	b.n	800adfc <VL53L1_copy_sys_and_core_results_to_range_results+0xa0>
			else
				pdata->actual_effective_spads =
					psys->result__dss_actual_effective_spads_sd0;
 800adf4:	68bb      	ldr	r3, [r7, #8]
 800adf6:	889a      	ldrh	r2, [r3, #4]
				pdata->actual_effective_spads =
 800adf8:	69bb      	ldr	r3, [r7, #24]
 800adfa:	821a      	strh	r2, [r3, #16]

			pdata->peak_signal_count_rate_mcps =
				psys->result__peak_signal_count_rate_crosstalk_corrected_mcps_sd0;
 800adfc:	68bb      	ldr	r3, [r7, #8]
 800adfe:	8a1a      	ldrh	r2, [r3, #16]
			pdata->peak_signal_count_rate_mcps =
 800ae00:	69bb      	ldr	r3, [r7, #24]
 800ae02:	859a      	strh	r2, [r3, #44]	; 0x2c
			pdata->avg_signal_count_rate_mcps =
				psys->result__avg_signal_count_rate_mcps_sd0;
 800ae04:	68bb      	ldr	r3, [r7, #8]
 800ae06:	8ada      	ldrh	r2, [r3, #22]
			pdata->avg_signal_count_rate_mcps =
 800ae08:	69bb      	ldr	r3, [r7, #24]
 800ae0a:	85da      	strh	r2, [r3, #46]	; 0x2e
			pdata->ambient_count_rate_mcps =
				psys->result__ambient_count_rate_mcps_sd0;
 800ae0c:	68bb      	ldr	r3, [r7, #8]
 800ae0e:	891a      	ldrh	r2, [r3, #8]
			pdata->ambient_count_rate_mcps =
 800ae10:	69bb      	ldr	r3, [r7, #24]
 800ae12:	861a      	strh	r2, [r3, #48]	; 0x30

			/* Start Patch_SigmaEstimateAccuracyImprovement */

			/* shift up sigma estimate to 7 bit fractional and clip to 9 bit int */
			tmpu32 = ((uint32_t)psys->result__sigma_sd0 << 5);
 800ae14:	68bb      	ldr	r3, [r7, #8]
 800ae16:	895b      	ldrh	r3, [r3, #10]
 800ae18:	015b      	lsls	r3, r3, #5
 800ae1a:	617b      	str	r3, [r7, #20]
			if (tmpu32 > 0xFFFF) {
 800ae1c:	697b      	ldr	r3, [r7, #20]
 800ae1e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ae22:	d302      	bcc.n	800ae2a <VL53L1_copy_sys_and_core_results_to_range_results+0xce>
				tmpu32 = 0xFFFF;
 800ae24:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800ae28:	617b      	str	r3, [r7, #20]
			}
			pdata->sigma_mm = (uint16_t)tmpu32;
 800ae2a:	697b      	ldr	r3, [r7, #20]
 800ae2c:	b29a      	uxth	r2, r3
 800ae2e:	69bb      	ldr	r3, [r7, #24]
 800ae30:	871a      	strh	r2, [r3, #56]	; 0x38

			/* End Patch_SigmaEstimateAccuracyImprovement */

			pdata->median_phase =
				psys->result__phase_sd0;
 800ae32:	68bb      	ldr	r3, [r7, #8]
 800ae34:	899a      	ldrh	r2, [r3, #12]
			pdata->median_phase =
 800ae36:	69bb      	ldr	r3, [r7, #24]
 800ae38:	875a      	strh	r2, [r3, #58]	; 0x3a

			range_mm =
				(int32_t)psys->result__final_crosstalk_corrected_range_mm_sd0;
 800ae3a:	68bb      	ldr	r3, [r7, #8]
 800ae3c:	89db      	ldrh	r3, [r3, #14]
			range_mm =
 800ae3e:	613b      	str	r3, [r7, #16]

			/* apply correction gain */
			range_mm *= gain_factor;
 800ae40:	693b      	ldr	r3, [r7, #16]
 800ae42:	68fa      	ldr	r2, [r7, #12]
 800ae44:	fb02 f303 	mul.w	r3, r2, r3
 800ae48:	613b      	str	r3, [r7, #16]
			range_mm += 0x0400;
 800ae4a:	693b      	ldr	r3, [r7, #16]
 800ae4c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ae50:	613b      	str	r3, [r7, #16]
			range_mm /= 0x0800;
 800ae52:	693b      	ldr	r3, [r7, #16]
 800ae54:	2b00      	cmp	r3, #0
 800ae56:	da01      	bge.n	800ae5c <VL53L1_copy_sys_and_core_results_to_range_results+0x100>
 800ae58:	f203 73ff 	addw	r3, r3, #2047	; 0x7ff
 800ae5c:	12db      	asrs	r3, r3, #11
 800ae5e:	613b      	str	r3, [r7, #16]

			pdata->median_range_mm = (int16_t)range_mm;
 800ae60:	693b      	ldr	r3, [r7, #16]
 800ae62:	b21a      	sxth	r2, r3
 800ae64:	69bb      	ldr	r3, [r7, #24]
 800ae66:	879a      	strh	r2, [r3, #60]	; 0x3c

			pdata->ranging_total_events =
				pcore->result_core__ranging_total_events_sd0;
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	685a      	ldr	r2, [r3, #4]
			pdata->ranging_total_events =
 800ae6c:	69bb      	ldr	r3, [r7, #24]
 800ae6e:	625a      	str	r2, [r3, #36]	; 0x24
			pdata->signal_total_events =
				pcore->result_core__signal_total_events_sd0;
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	689a      	ldr	r2, [r3, #8]
			pdata->signal_total_events =
 800ae74:	69bb      	ldr	r3, [r7, #24]
 800ae76:	629a      	str	r2, [r3, #40]	; 0x28
			pdata->total_periods_elapsed =
				pcore->result_core__total_periods_elapsed_sd0;
 800ae78:	687b      	ldr	r3, [r7, #4]
 800ae7a:	68da      	ldr	r2, [r3, #12]
			pdata->total_periods_elapsed =
 800ae7c:	69bb      	ldr	r3, [r7, #24]
 800ae7e:	615a      	str	r2, [r3, #20]
			pdata->ambient_window_events =
				pcore->result_core__ambient_window_events_sd0;
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	681a      	ldr	r2, [r3, #0]
			pdata->ambient_window_events =
 800ae84:	69bb      	ldr	r3, [r7, #24]
 800ae86:	621a      	str	r2, [r3, #32]

			break;
 800ae88:	e04a      	b.n	800af20 <VL53L1_copy_sys_and_core_results_to_range_results+0x1c4>
		case 1:

			pdata->actual_effective_spads =
				psys->result__dss_actual_effective_spads_sd1;
 800ae8a:	68bb      	ldr	r3, [r7, #8]
 800ae8c:	8b1a      	ldrh	r2, [r3, #24]
			pdata->actual_effective_spads =
 800ae8e:	69bb      	ldr	r3, [r7, #24]
 800ae90:	821a      	strh	r2, [r3, #16]
			pdata->peak_signal_count_rate_mcps =
				psys->result__peak_signal_count_rate_mcps_sd1;
 800ae92:	68bb      	ldr	r3, [r7, #8]
 800ae94:	8b5a      	ldrh	r2, [r3, #26]
			pdata->peak_signal_count_rate_mcps =
 800ae96:	69bb      	ldr	r3, [r7, #24]
 800ae98:	859a      	strh	r2, [r3, #44]	; 0x2c
			pdata->avg_signal_count_rate_mcps =
 800ae9a:	69bb      	ldr	r3, [r7, #24]
 800ae9c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800aea0:	85da      	strh	r2, [r3, #46]	; 0x2e
				0xFFFF;
			pdata->ambient_count_rate_mcps =
				psys->result__ambient_count_rate_mcps_sd1;
 800aea2:	68bb      	ldr	r3, [r7, #8]
 800aea4:	8b9a      	ldrh	r2, [r3, #28]
			pdata->ambient_count_rate_mcps =
 800aea6:	69bb      	ldr	r3, [r7, #24]
 800aea8:	861a      	strh	r2, [r3, #48]	; 0x30

			/* Start Patch_SigmaEstimateAccuracyImprovement */

			/* shift up sigma estimate to 7 bit fractional and clip to 9 bit int */
			tmpu32 = ((uint32_t)psys->result__sigma_sd1 << 5);
 800aeaa:	68bb      	ldr	r3, [r7, #8]
 800aeac:	8bdb      	ldrh	r3, [r3, #30]
 800aeae:	015b      	lsls	r3, r3, #5
 800aeb0:	617b      	str	r3, [r7, #20]
			if (tmpu32 > 0xFFFF) {
 800aeb2:	697b      	ldr	r3, [r7, #20]
 800aeb4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800aeb8:	d302      	bcc.n	800aec0 <VL53L1_copy_sys_and_core_results_to_range_results+0x164>
				tmpu32 = 0xFFFF;
 800aeba:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800aebe:	617b      	str	r3, [r7, #20]
			}
			pdata->sigma_mm = (uint16_t)tmpu32;
 800aec0:	697b      	ldr	r3, [r7, #20]
 800aec2:	b29a      	uxth	r2, r3
 800aec4:	69bb      	ldr	r3, [r7, #24]
 800aec6:	871a      	strh	r2, [r3, #56]	; 0x38

			/* End Patch_SigmaEstimateAccuracyImprovement */

			pdata->median_phase =
				psys->result__phase_sd1;
 800aec8:	68bb      	ldr	r3, [r7, #8]
 800aeca:	8c1a      	ldrh	r2, [r3, #32]
			pdata->median_phase =
 800aecc:	69bb      	ldr	r3, [r7, #24]
 800aece:	875a      	strh	r2, [r3, #58]	; 0x3a

			range_mm =
				(int32_t)psys->result__final_crosstalk_corrected_range_mm_sd1;
 800aed0:	68bb      	ldr	r3, [r7, #8]
 800aed2:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
			range_mm =
 800aed4:	613b      	str	r3, [r7, #16]

			/* apply correction gain */
			range_mm *= gain_factor;
 800aed6:	693b      	ldr	r3, [r7, #16]
 800aed8:	68fa      	ldr	r2, [r7, #12]
 800aeda:	fb02 f303 	mul.w	r3, r2, r3
 800aede:	613b      	str	r3, [r7, #16]
			range_mm += 0x0400;
 800aee0:	693b      	ldr	r3, [r7, #16]
 800aee2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800aee6:	613b      	str	r3, [r7, #16]
			range_mm /= 0x0800;
 800aee8:	693b      	ldr	r3, [r7, #16]
 800aeea:	2b00      	cmp	r3, #0
 800aeec:	da01      	bge.n	800aef2 <VL53L1_copy_sys_and_core_results_to_range_results+0x196>
 800aeee:	f203 73ff 	addw	r3, r3, #2047	; 0x7ff
 800aef2:	12db      	asrs	r3, r3, #11
 800aef4:	613b      	str	r3, [r7, #16]

			pdata->median_range_mm = (int16_t)range_mm;
 800aef6:	693b      	ldr	r3, [r7, #16]
 800aef8:	b21a      	sxth	r2, r3
 800aefa:	69bb      	ldr	r3, [r7, #24]
 800aefc:	879a      	strh	r2, [r3, #60]	; 0x3c

			pdata->ranging_total_events =
				pcore->result_core__ranging_total_events_sd1;
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	695a      	ldr	r2, [r3, #20]
			pdata->ranging_total_events =
 800af02:	69bb      	ldr	r3, [r7, #24]
 800af04:	625a      	str	r2, [r3, #36]	; 0x24
			pdata->signal_total_events =
				pcore->result_core__signal_total_events_sd1;
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	699a      	ldr	r2, [r3, #24]
			pdata->signal_total_events =
 800af0a:	69bb      	ldr	r3, [r7, #24]
 800af0c:	629a      	str	r2, [r3, #40]	; 0x28
			pdata->total_periods_elapsed  =
				pcore->result_core__total_periods_elapsed_sd1;
 800af0e:	687b      	ldr	r3, [r7, #4]
 800af10:	69da      	ldr	r2, [r3, #28]
			pdata->total_periods_elapsed  =
 800af12:	69bb      	ldr	r3, [r7, #24]
 800af14:	615a      	str	r2, [r3, #20]
			pdata->ambient_window_events =
				pcore->result_core__ambient_window_events_sd1;
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	691a      	ldr	r2, [r3, #16]
			pdata->ambient_window_events =
 800af1a:	69bb      	ldr	r3, [r7, #24]
 800af1c:	621a      	str	r2, [r3, #32]

			break;
 800af1e:	bf00      	nop
		}

		pdata++;
 800af20:	69bb      	ldr	r3, [r7, #24]
 800af22:	3340      	adds	r3, #64	; 0x40
 800af24:	61bb      	str	r3, [r7, #24]
	for (i = 0 ; i < 2 ; i++) {
 800af26:	7ffb      	ldrb	r3, [r7, #31]
 800af28:	3301      	adds	r3, #1
 800af2a:	77fb      	strb	r3, [r7, #31]
 800af2c:	7ffb      	ldrb	r3, [r7, #31]
 800af2e:	2b01      	cmp	r3, #1
 800af30:	f67f af2b 	bls.w	800ad8a <VL53L1_copy_sys_and_core_results_to_range_results+0x2e>

	/* Update Global Device Status for results
	 * - Default to no update
	 */

	presults->device_status = VL53L1_DEVICEERROR_NOUPDATE;
 800af34:	683b      	ldr	r3, [r7, #0]
 800af36:	2200      	movs	r2, #0
 800af38:	70da      	strb	r2, [r3, #3]
	 * - If device error condition, update device status
	 * - Remove device status from range status output this should
	 * only contain information relating to range data
	 */

	switch (psys->result__range_status &
 800af3a:	68bb      	ldr	r3, [r7, #8]
 800af3c:	785b      	ldrb	r3, [r3, #1]
 800af3e:	f003 031f 	and.w	r3, r3, #31
 800af42:	2b11      	cmp	r3, #17
 800af44:	bf8c      	ite	hi
 800af46:	2201      	movhi	r2, #1
 800af48:	2200      	movls	r2, #0
 800af4a:	b2d2      	uxtb	r2, r2
 800af4c:	2a00      	cmp	r2, #0
 800af4e:	d116      	bne.n	800af7e <VL53L1_copy_sys_and_core_results_to_range_results+0x222>
 800af50:	2201      	movs	r2, #1
 800af52:	409a      	lsls	r2, r3
 800af54:	4b0c      	ldr	r3, [pc, #48]	; (800af88 <VL53L1_copy_sys_and_core_results_to_range_results+0x22c>)
 800af56:	4013      	ands	r3, r2
 800af58:	2b00      	cmp	r3, #0
 800af5a:	bf14      	ite	ne
 800af5c:	2301      	movne	r3, #1
 800af5e:	2300      	moveq	r3, #0
 800af60:	b2db      	uxtb	r3, r3
 800af62:	2b00      	cmp	r3, #0
 800af64:	d00b      	beq.n	800af7e <VL53L1_copy_sys_and_core_results_to_range_results+0x222>
	case VL53L1_DEVICEERROR_VCSELWATCHDOGTESTFAILURE:
	case VL53L1_DEVICEERROR_NOVHVVALUEFOUND:
	case VL53L1_DEVICEERROR_USERROICLIP:
	case VL53L1_DEVICEERROR_MULTCLIPFAIL:

		presults->device_status = (psys->result__range_status &
 800af66:	68bb      	ldr	r3, [r7, #8]
 800af68:	785b      	ldrb	r3, [r3, #1]
 800af6a:	f003 031f 	and.w	r3, r3, #31
 800af6e:	b2da      	uxtb	r2, r3
 800af70:	683b      	ldr	r3, [r7, #0]
 800af72:	70da      	strb	r2, [r3, #3]
				VL53L1_RANGE_STATUS__RANGE_STATUS_MASK);

		presults->data[0].range_status = VL53L1_DEVICEERROR_NOUPDATE;
 800af74:	683b      	ldr	r3, [r7, #0]
 800af76:	2200      	movs	r2, #0
 800af78:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
	break;
 800af7c:	bf00      	nop

	}

	LOG_FUNCTION_END(0);
}
 800af7e:	bf00      	nop
 800af80:	3724      	adds	r7, #36	; 0x24
 800af82:	46bd      	mov	sp, r7
 800af84:	bc80      	pop	{r7}
 800af86:	4770      	bx	lr
 800af88:	0002200e 	.word	0x0002200e

0800af8c <VL53L1_get_tuning_parm>:

VL53L1_Error VL53L1_get_tuning_parm(
	VL53L1_DEV                     Dev,
	VL53L1_TuningParms             tuning_parm_key,
	int32_t                       *ptuning_parm_value)
{
 800af8c:	b480      	push	{r7}
 800af8e:	b087      	sub	sp, #28
 800af90:	af00      	add	r7, sp, #0
 800af92:	60f8      	str	r0, [r7, #12]
 800af94:	460b      	mov	r3, r1
 800af96:	607a      	str	r2, [r7, #4]
 800af98:	817b      	strh	r3, [r7, #10]
	 * Gets the requested tuning parm value
	 * - Large case statement for returns
	 * - if key does not match, INVALID parm error returned
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800af9a:	2300      	movs	r3, #0
 800af9c:	75fb      	strb	r3, [r7, #23]

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800af9e:	68fb      	ldr	r3, [r7, #12]
 800afa0:	613b      	str	r3, [r7, #16]

	LOG_FUNCTION_START("");

	switch (tuning_parm_key) {
 800afa2:	897b      	ldrh	r3, [r7, #10]
 800afa4:	f5a3 4300 	sub.w	r3, r3, #32768	; 0x8000
 800afa8:	2b38      	cmp	r3, #56	; 0x38
 800afaa:	f200 8204 	bhi.w	800b3b6 <VL53L1_get_tuning_parm+0x42a>
 800afae:	a201      	add	r2, pc, #4	; (adr r2, 800afb4 <VL53L1_get_tuning_parm+0x28>)
 800afb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800afb4:	0800b099 	.word	0x0800b099
 800afb8:	0800b0a7 	.word	0x0800b0a7
 800afbc:	0800b0b5 	.word	0x0800b0b5
 800afc0:	0800b0c3 	.word	0x0800b0c3
 800afc4:	0800b0d1 	.word	0x0800b0d1
 800afc8:	0800b0df 	.word	0x0800b0df
 800afcc:	0800b0ed 	.word	0x0800b0ed
 800afd0:	0800b0fb 	.word	0x0800b0fb
 800afd4:	0800b109 	.word	0x0800b109
 800afd8:	0800b117 	.word	0x0800b117
 800afdc:	0800b125 	.word	0x0800b125
 800afe0:	0800b133 	.word	0x0800b133
 800afe4:	0800b141 	.word	0x0800b141
 800afe8:	0800b14f 	.word	0x0800b14f
 800afec:	0800b15d 	.word	0x0800b15d
 800aff0:	0800b16b 	.word	0x0800b16b
 800aff4:	0800b179 	.word	0x0800b179
 800aff8:	0800b187 	.word	0x0800b187
 800affc:	0800b195 	.word	0x0800b195
 800b000:	0800b1a3 	.word	0x0800b1a3
 800b004:	0800b1b1 	.word	0x0800b1b1
 800b008:	0800b1bf 	.word	0x0800b1bf
 800b00c:	0800b1cd 	.word	0x0800b1cd
 800b010:	0800b1db 	.word	0x0800b1db
 800b014:	0800b1e9 	.word	0x0800b1e9
 800b018:	0800b1f7 	.word	0x0800b1f7
 800b01c:	0800b205 	.word	0x0800b205
 800b020:	0800b213 	.word	0x0800b213
 800b024:	0800b221 	.word	0x0800b221
 800b028:	0800b22f 	.word	0x0800b22f
 800b02c:	0800b23d 	.word	0x0800b23d
 800b030:	0800b24b 	.word	0x0800b24b
 800b034:	0800b259 	.word	0x0800b259
 800b038:	0800b267 	.word	0x0800b267
 800b03c:	0800b275 	.word	0x0800b275
 800b040:	0800b283 	.word	0x0800b283
 800b044:	0800b291 	.word	0x0800b291
 800b048:	0800b29f 	.word	0x0800b29f
 800b04c:	0800b2ad 	.word	0x0800b2ad
 800b050:	0800b2bb 	.word	0x0800b2bb
 800b054:	0800b2c9 	.word	0x0800b2c9
 800b058:	0800b2d7 	.word	0x0800b2d7
 800b05c:	0800b2e5 	.word	0x0800b2e5
 800b060:	0800b2f3 	.word	0x0800b2f3
 800b064:	0800b301 	.word	0x0800b301
 800b068:	0800b30f 	.word	0x0800b30f
 800b06c:	0800b31d 	.word	0x0800b31d
 800b070:	0800b32b 	.word	0x0800b32b
 800b074:	0800b339 	.word	0x0800b339
 800b078:	0800b347 	.word	0x0800b347
 800b07c:	0800b355 	.word	0x0800b355
 800b080:	0800b363 	.word	0x0800b363
 800b084:	0800b371 	.word	0x0800b371
 800b088:	0800b37f 	.word	0x0800b37f
 800b08c:	0800b38d 	.word	0x0800b38d
 800b090:	0800b39b 	.word	0x0800b39b
 800b094:	0800b3a9 	.word	0x0800b3a9

	case VL53L1_TUNINGPARM_VERSION:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_tuning_parm_version;
 800b098:	693b      	ldr	r3, [r7, #16]
 800b09a:	f8b3 30a4 	ldrh.w	r3, [r3, #164]	; 0xa4
 800b09e:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	601a      	str	r2, [r3, #0]
	break;
 800b0a4:	e18e      	b.n	800b3c4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_KEY_TABLE_VERSION:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_tuning_parm_key_table_version;
 800b0a6:	693b      	ldr	r3, [r7, #16]
 800b0a8:	f8b3 30a6 	ldrh.w	r3, [r3, #166]	; 0xa6
 800b0ac:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	601a      	str	r2, [r3, #0]
	break;
 800b0b2:	e187      	b.n	800b3c4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LLD_VERSION:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_tuning_parm_lld_version;
 800b0b4:	693b      	ldr	r3, [r7, #16]
 800b0b6:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	; 0xa8
 800b0ba:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	601a      	str	r2, [r3, #0]
	break;
 800b0c0:	e180      	b.n	800b3c4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_CONSISTENCY_LITE_PHASE_TOLERANCE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_consistency_lite_phase_tolerance;
 800b0c2:	693b      	ldr	r3, [r7, #16]
 800b0c4:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 800b0c8:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	601a      	str	r2, [r3, #0]
	break;
 800b0ce:	e179      	b.n	800b3c4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_PHASECAL_TARGET:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_phasecal_target;
 800b0d0:	693b      	ldr	r3, [r7, #16]
 800b0d2:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 800b0d6:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	601a      	str	r2, [r3, #0]
	break;
 800b0dc:	e172      	b.n	800b3c4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_CAL_REPEAT_RATE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_cal_repeat_rate;
 800b0de:	693b      	ldr	r3, [r7, #16]
 800b0e0:	f8b3 30b2 	ldrh.w	r3, [r3, #178]	; 0xb2
 800b0e4:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	601a      	str	r2, [r3, #0]
	break;
 800b0ea:	e16b      	b.n	800b3c4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_RANGING_GAIN_FACTOR:
		*ptuning_parm_value =
				(int32_t)pdev->gain_cal.standard_ranging_gain_factor;
 800b0ec:	693b      	ldr	r3, [r7, #16]
 800b0ee:	f8b3 309c 	ldrh.w	r3, [r3, #156]	; 0x9c
 800b0f2:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	601a      	str	r2, [r3, #0]
	break;
 800b0f8:	e164      	b.n	800b3c4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_MIN_CLIP_MM:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_min_clip;
 800b0fa:	693b      	ldr	r3, [r7, #16]
 800b0fc:	f893 30b4 	ldrb.w	r3, [r3, #180]	; 0xb4
 800b100:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	601a      	str	r2, [r3, #0]
	break;
 800b106:	e15d      	b.n	800b3c4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_LONG_SIGMA_THRESH_MM:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_long_sigma_thresh_mm;
 800b108:	693b      	ldr	r3, [r7, #16]
 800b10a:	f8b3 30b6 	ldrh.w	r3, [r3, #182]	; 0xb6
 800b10e:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	601a      	str	r2, [r3, #0]
	break;
 800b114:	e156      	b.n	800b3c4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_MED_SIGMA_THRESH_MM:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_med_sigma_thresh_mm;
 800b116:	693b      	ldr	r3, [r7, #16]
 800b118:	f8b3 30b8 	ldrh.w	r3, [r3, #184]	; 0xb8
 800b11c:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800b11e:	687b      	ldr	r3, [r7, #4]
 800b120:	601a      	str	r2, [r3, #0]
	break;
 800b122:	e14f      	b.n	800b3c4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_SHORT_SIGMA_THRESH_MM:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_short_sigma_thresh_mm;
 800b124:	693b      	ldr	r3, [r7, #16]
 800b126:	f8b3 30ba 	ldrh.w	r3, [r3, #186]	; 0xba
 800b12a:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	601a      	str	r2, [r3, #0]
	break;
 800b130:	e148      	b.n	800b3c4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_LONG_MIN_COUNT_RATE_RTN_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_long_min_count_rate_rtn_mcps;
 800b132:	693b      	ldr	r3, [r7, #16]
 800b134:	f8b3 30bc 	ldrh.w	r3, [r3, #188]	; 0xbc
 800b138:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	601a      	str	r2, [r3, #0]
	break;
 800b13e:	e141      	b.n	800b3c4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_MED_MIN_COUNT_RATE_RTN_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_med_min_count_rate_rtn_mcps;
 800b140:	693b      	ldr	r3, [r7, #16]
 800b142:	f8b3 30be 	ldrh.w	r3, [r3, #190]	; 0xbe
 800b146:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800b148:	687b      	ldr	r3, [r7, #4]
 800b14a:	601a      	str	r2, [r3, #0]
	break;
 800b14c:	e13a      	b.n	800b3c4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_SHORT_MIN_COUNT_RATE_RTN_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_short_min_count_rate_rtn_mcps;
 800b14e:	693b      	ldr	r3, [r7, #16]
 800b150:	f8b3 30c0 	ldrh.w	r3, [r3, #192]	; 0xc0
 800b154:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	601a      	str	r2, [r3, #0]
	break;
 800b15a:	e133      	b.n	800b3c4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_SIGMA_EST_PULSE_WIDTH:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_sigma_est_pulse_width_ns;
 800b15c:	693b      	ldr	r3, [r7, #16]
 800b15e:	f893 30c2 	ldrb.w	r3, [r3, #194]	; 0xc2
 800b162:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800b164:	687b      	ldr	r3, [r7, #4]
 800b166:	601a      	str	r2, [r3, #0]
	break;
 800b168:	e12c      	b.n	800b3c4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_SIGMA_EST_AMB_WIDTH_NS:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_sigma_est_amb_width_ns;
 800b16a:	693b      	ldr	r3, [r7, #16]
 800b16c:	f893 30c3 	ldrb.w	r3, [r3, #195]	; 0xc3
 800b170:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800b172:	687b      	ldr	r3, [r7, #4]
 800b174:	601a      	str	r2, [r3, #0]
	break;
 800b176:	e125      	b.n	800b3c4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_SIGMA_REF_MM:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_sigma_ref_mm;
 800b178:	693b      	ldr	r3, [r7, #16]
 800b17a:	f893 30c4 	ldrb.w	r3, [r3, #196]	; 0xc4
 800b17e:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	601a      	str	r2, [r3, #0]
	break;
 800b184:	e11e      	b.n	800b3c4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_RIT_MULT:
		*ptuning_parm_value =
				(int32_t)pdev->xtalk_cfg.crosstalk_range_ignore_threshold_mult;
 800b186:	693b      	ldr	r3, [r7, #16]
 800b188:	f893 3140 	ldrb.w	r3, [r3, #320]	; 0x140
 800b18c:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	601a      	str	r2, [r3, #0]
	break;
 800b192:	e117      	b.n	800b3c4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_SEED_CONFIG:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_seed_cfg ;
 800b194:	693b      	ldr	r3, [r7, #16]
 800b196:	f893 30c5 	ldrb.w	r3, [r3, #197]	; 0xc5
 800b19a:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	601a      	str	r2, [r3, #0]
	break;
 800b1a0:	e110      	b.n	800b3c4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_QUANTIFIER:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_quantifier;
 800b1a2:	693b      	ldr	r3, [r7, #16]
 800b1a4:	f893 30c7 	ldrb.w	r3, [r3, #199]	; 0xc7
 800b1a8:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	601a      	str	r2, [r3, #0]
	break;
 800b1ae:	e109      	b.n	800b3c4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_FIRST_ORDER_SELECT:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_lite_first_order_select;
 800b1b0:	693b      	ldr	r3, [r7, #16]
 800b1b2:	f893 30c8 	ldrb.w	r3, [r3, #200]	; 0xc8
 800b1b6:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	601a      	str	r2, [r3, #0]
	break;
 800b1bc:	e102      	b.n	800b3c4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_XTALK_MARGIN_KCPS:
		*ptuning_parm_value =
				(int32_t)pdev->xtalk_cfg.lite_mode_crosstalk_margin_kcps;
 800b1be:	693b      	ldr	r3, [r7, #16]
 800b1c0:	f9b3 313e 	ldrsh.w	r3, [r3, #318]	; 0x13e
 800b1c4:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	601a      	str	r2, [r3, #0]
	break;
 800b1ca:	e0fb      	b.n	800b3c4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_INITIAL_PHASE_RTN_LITE_LONG_RANGE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_init_phase_rtn_lite_long;
 800b1cc:	693b      	ldr	r3, [r7, #16]
 800b1ce:	f893 30aa 	ldrb.w	r3, [r3, #170]	; 0xaa
 800b1d2:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	601a      	str	r2, [r3, #0]
	break;
 800b1d8:	e0f4      	b.n	800b3c4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_INITIAL_PHASE_RTN_LITE_MED_RANGE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_init_phase_rtn_lite_med;
 800b1da:	693b      	ldr	r3, [r7, #16]
 800b1dc:	f893 30ab 	ldrb.w	r3, [r3, #171]	; 0xab
 800b1e0:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	601a      	str	r2, [r3, #0]
	break;
 800b1e6:	e0ed      	b.n	800b3c4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_INITIAL_PHASE_RTN_LITE_SHORT_RANGE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_init_phase_rtn_lite_short;
 800b1e8:	693b      	ldr	r3, [r7, #16]
 800b1ea:	f893 30ac 	ldrb.w	r3, [r3, #172]	; 0xac
 800b1ee:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	601a      	str	r2, [r3, #0]
	break;
 800b1f4:	e0e6      	b.n	800b3c4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_INITIAL_PHASE_REF_LITE_LONG_RANGE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_init_phase_ref_lite_long;
 800b1f6:	693b      	ldr	r3, [r7, #16]
 800b1f8:	f893 30ad 	ldrb.w	r3, [r3, #173]	; 0xad
 800b1fc:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	601a      	str	r2, [r3, #0]
	break;
 800b202:	e0df      	b.n	800b3c4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_INITIAL_PHASE_REF_LITE_MED_RANGE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_init_phase_ref_lite_med;
 800b204:	693b      	ldr	r3, [r7, #16]
 800b206:	f893 30ae 	ldrb.w	r3, [r3, #174]	; 0xae
 800b20a:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	601a      	str	r2, [r3, #0]
	break;
 800b210:	e0d8      	b.n	800b3c4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_INITIAL_PHASE_REF_LITE_SHORT_RANGE:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_init_phase_ref_lite_short;
 800b212:	693b      	ldr	r3, [r7, #16]
 800b214:	f893 30af 	ldrb.w	r3, [r3, #175]	; 0xaf
 800b218:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	601a      	str	r2, [r3, #0]
	break;
 800b21e:	e0d1      	b.n	800b3c4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_TIMED_SEED_CONFIG:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_timed_seed_cfg;
 800b220:	693b      	ldr	r3, [r7, #16]
 800b222:	f893 30c6 	ldrb.w	r3, [r3, #198]	; 0xc6
 800b226:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	601a      	str	r2, [r3, #0]
	break;
 800b22c:	e0ca      	b.n	800b3c4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_VHV_LOOPBOUND:
		*ptuning_parm_value =
				(int32_t)pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound;
 800b22e:	693b      	ldr	r3, [r7, #16]
 800b230:	f893 3160 	ldrb.w	r3, [r3, #352]	; 0x160
 800b234:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	601a      	str	r2, [r3, #0]
	break;
 800b23a:	e0c3      	b.n	800b3c4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_REFSPADCHAR_DEVICE_TEST_MODE:
		*ptuning_parm_value =
				(int32_t)pdev->refspadchar.device_test_mode;
 800b23c:	693b      	ldr	r3, [r7, #16]
 800b23e:	f893 3110 	ldrb.w	r3, [r3, #272]	; 0x110
 800b242:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800b244:	687b      	ldr	r3, [r7, #4]
 800b246:	601a      	str	r2, [r3, #0]
	break;
 800b248:	e0bc      	b.n	800b3c4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_REFSPADCHAR_VCSEL_PERIOD:
		*ptuning_parm_value =
				(int32_t)pdev->refspadchar.vcsel_period;
 800b24a:	693b      	ldr	r3, [r7, #16]
 800b24c:	f893 3111 	ldrb.w	r3, [r3, #273]	; 0x111
 800b250:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800b252:	687b      	ldr	r3, [r7, #4]
 800b254:	601a      	str	r2, [r3, #0]
	break;
 800b256:	e0b5      	b.n	800b3c4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_REFSPADCHAR_PHASECAL_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->refspadchar.timeout_us;
 800b258:	693b      	ldr	r3, [r7, #16]
 800b25a:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800b25e:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800b260:	687b      	ldr	r3, [r7, #4]
 800b262:	601a      	str	r2, [r3, #0]
	break;
 800b264:	e0ae      	b.n	800b3c4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_REFSPADCHAR_TARGET_COUNT_RATE_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->refspadchar.target_count_rate_mcps;
 800b266:	693b      	ldr	r3, [r7, #16]
 800b268:	f8b3 3118 	ldrh.w	r3, [r3, #280]	; 0x118
 800b26c:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	601a      	str	r2, [r3, #0]
	break;
 800b272:	e0a7      	b.n	800b3c4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_REFSPADCHAR_MIN_COUNTRATE_LIMIT_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->refspadchar.min_count_rate_limit_mcps;
 800b274:	693b      	ldr	r3, [r7, #16]
 800b276:	f8b3 311a 	ldrh.w	r3, [r3, #282]	; 0x11a
 800b27a:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	601a      	str	r2, [r3, #0]
	break;
 800b280:	e0a0      	b.n	800b3c4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_REFSPADCHAR_MAX_COUNTRATE_LIMIT_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->refspadchar.max_count_rate_limit_mcps;
 800b282:	693b      	ldr	r3, [r7, #16]
 800b284:	f8b3 311c 	ldrh.w	r3, [r3, #284]	; 0x11c
 800b288:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800b28a:	687b      	ldr	r3, [r7, #4]
 800b28c:	601a      	str	r2, [r3, #0]
	break;
 800b28e:	e099      	b.n	800b3c4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_OFFSET_CAL_DSS_RATE_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->offsetcal_cfg.dss_config__target_total_rate_mcps;;
 800b290:	693b      	ldr	r3, [r7, #16]
 800b292:	f8b3 3144 	ldrh.w	r3, [r3, #324]	; 0x144
 800b296:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	601a      	str	r2, [r3, #0]
	break;
 800b29c:	e092      	b.n	800b3c4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_OFFSET_CAL_PHASECAL_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->offsetcal_cfg.phasecal_config_timeout_us;
 800b29e:	693b      	ldr	r3, [r7, #16]
 800b2a0:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 800b2a4:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800b2a6:	687b      	ldr	r3, [r7, #4]
 800b2a8:	601a      	str	r2, [r3, #0]
	break;
 800b2aa:	e08b      	b.n	800b3c4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_OFFSET_CAL_MM_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->offsetcal_cfg.mm_config_timeout_us;
 800b2ac:	693b      	ldr	r3, [r7, #16]
 800b2ae:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 800b2b2:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	601a      	str	r2, [r3, #0]
	break;
 800b2b8:	e084      	b.n	800b3c4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_OFFSET_CAL_RANGE_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->offsetcal_cfg.range_config_timeout_us;
 800b2ba:	693b      	ldr	r3, [r7, #16]
 800b2bc:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 800b2c0:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	601a      	str	r2, [r3, #0]
	break;
 800b2c6:	e07d      	b.n	800b3c4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_OFFSET_CAL_PRE_SAMPLES:
		*ptuning_parm_value =
				(int32_t)pdev->offsetcal_cfg.pre_num_of_samples;
 800b2c8:	693b      	ldr	r3, [r7, #16]
 800b2ca:	f893 3154 	ldrb.w	r3, [r3, #340]	; 0x154
 800b2ce:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	601a      	str	r2, [r3, #0]
	break;
 800b2d4:	e076      	b.n	800b3c4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_OFFSET_CAL_MM1_SAMPLES:
		*ptuning_parm_value =
			(int32_t)pdev->offsetcal_cfg.mm1_num_of_samples;
 800b2d6:	693b      	ldr	r3, [r7, #16]
 800b2d8:	f893 3155 	ldrb.w	r3, [r3, #341]	; 0x155
 800b2dc:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	601a      	str	r2, [r3, #0]
	break;
 800b2e2:	e06f      	b.n	800b3c4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_OFFSET_CAL_MM2_SAMPLES:
		*ptuning_parm_value =
				(int32_t)pdev->offsetcal_cfg.mm2_num_of_samples;
 800b2e4:	693b      	ldr	r3, [r7, #16]
 800b2e6:	f893 3156 	ldrb.w	r3, [r3, #342]	; 0x156
 800b2ea:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800b2ec:	687b      	ldr	r3, [r7, #4]
 800b2ee:	601a      	str	r2, [r3, #0]
	break;
 800b2f0:	e068      	b.n	800b3c4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_SPADMAP_VCSEL_PERIOD:
		*ptuning_parm_value =
				(int32_t)pdev->ssc_cfg.vcsel_period;
 800b2f2:	693b      	ldr	r3, [r7, #16]
 800b2f4:	f893 3121 	ldrb.w	r3, [r3, #289]	; 0x121
 800b2f8:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800b2fa:	687b      	ldr	r3, [r7, #4]
 800b2fc:	601a      	str	r2, [r3, #0]
	break;
 800b2fe:	e061      	b.n	800b3c4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_SPADMAP_VCSEL_START:
		*ptuning_parm_value =
				(int32_t)pdev->ssc_cfg.vcsel_start;
 800b300:	693b      	ldr	r3, [r7, #16]
 800b302:	f893 3122 	ldrb.w	r3, [r3, #290]	; 0x122
 800b306:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	601a      	str	r2, [r3, #0]
	break;
 800b30c:	e05a      	b.n	800b3c4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_SPADMAP_RATE_LIMIT_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->ssc_cfg.rate_limit_mcps;
 800b30e:	693b      	ldr	r3, [r7, #16]
 800b310:	f8b3 3128 	ldrh.w	r3, [r3, #296]	; 0x128
 800b314:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800b316:	687b      	ldr	r3, [r7, #4]
 800b318:	601a      	str	r2, [r3, #0]
	break;
 800b31a:	e053      	b.n	800b3c4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_DSS_CONFIG_TARGET_TOTAL_RATE_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_dss_target_lite_mcps;
 800b31c:	693b      	ldr	r3, [r7, #16]
 800b31e:	f8b3 30ca 	ldrh.w	r3, [r3, #202]	; 0xca
 800b322:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	601a      	str	r2, [r3, #0]
	break;
 800b328:	e04c      	b.n	800b3c4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_TIMED_DSS_CONFIG_TARGET_TOTAL_RATE_MCPS:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_dss_target_timed_mcps;
 800b32a:	693b      	ldr	r3, [r7, #16]
 800b32c:	f8b3 30cc 	ldrh.w	r3, [r3, #204]	; 0xcc
 800b330:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	601a      	str	r2, [r3, #0]
	break;
 800b336:	e045      	b.n	800b3c4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_PHASECAL_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_phasecal_timeout_lite_us;
 800b338:	693b      	ldr	r3, [r7, #16]
 800b33a:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 800b33e:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800b340:	687b      	ldr	r3, [r7, #4]
 800b342:	601a      	str	r2, [r3, #0]
	break;
 800b344:	e03e      	b.n	800b3c4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_TIMED_PHASECAL_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_phasecal_timeout_timed_us;
 800b346:	693b      	ldr	r3, [r7, #16]
 800b348:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 800b34c:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800b34e:	687b      	ldr	r3, [r7, #4]
 800b350:	601a      	str	r2, [r3, #0]
	break;
 800b352:	e037      	b.n	800b3c4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_MM_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_mm_timeout_lite_us;
 800b354:	693b      	ldr	r3, [r7, #16]
 800b356:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800b35a:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	601a      	str	r2, [r3, #0]
	break;
 800b360:	e030      	b.n	800b3c4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_TIMED_MM_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_mm_timeout_timed_us;
 800b362:	693b      	ldr	r3, [r7, #16]
 800b364:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 800b368:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800b36a:	687b      	ldr	r3, [r7, #4]
 800b36c:	601a      	str	r2, [r3, #0]
	break;
 800b36e:	e029      	b.n	800b3c4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LITE_RANGE_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_range_timeout_lite_us;
 800b370:	693b      	ldr	r3, [r7, #16]
 800b372:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800b376:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	601a      	str	r2, [r3, #0]
	break;
 800b37c:	e022      	b.n	800b3c4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_TIMED_RANGE_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_range_timeout_timed_us;
 800b37e:	693b      	ldr	r3, [r7, #16]
 800b380:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800b384:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800b386:	687b      	ldr	r3, [r7, #4]
 800b388:	601a      	str	r2, [r3, #0]
	break;
 800b38a:	e01b      	b.n	800b3c4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LOWPOWERAUTO_VHV_LOOP_BOUND:
		*ptuning_parm_value =
				(int32_t)pdev->low_power_auto_data.vhv_loop_bound;
 800b38c:	693b      	ldr	r3, [r7, #16]
 800b38e:	f893 32e4 	ldrb.w	r3, [r3, #740]	; 0x2e4
 800b392:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	601a      	str	r2, [r3, #0]
	break;
 800b398:	e014      	b.n	800b3c4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LOWPOWERAUTO_MM_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_mm_timeout_lpa_us;
 800b39a:	693b      	ldr	r3, [r7, #16]
 800b39c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800b3a0:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	601a      	str	r2, [r3, #0]
	break;
 800b3a6:	e00d      	b.n	800b3c4 <VL53L1_get_tuning_parm+0x438>
	case VL53L1_TUNINGPARM_LOWPOWERAUTO_RANGE_CONFIG_TIMEOUT_US:
		*ptuning_parm_value =
				(int32_t)pdev->tuning_parms.tp_range_timeout_lpa_us;
 800b3a8:	693b      	ldr	r3, [r7, #16]
 800b3aa:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 800b3ae:	461a      	mov	r2, r3
		*ptuning_parm_value =
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	601a      	str	r2, [r3, #0]
	break;
 800b3b4:	e006      	b.n	800b3c4 <VL53L1_get_tuning_parm+0x438>


	default:
		*ptuning_parm_value = 0x7FFFFFFF;
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 800b3bc:	601a      	str	r2, [r3, #0]
		status = VL53L1_ERROR_INVALID_PARAMS;
 800b3be:	23fc      	movs	r3, #252	; 0xfc
 800b3c0:	75fb      	strb	r3, [r7, #23]
	break;
 800b3c2:	bf00      	nop

	}

	LOG_FUNCTION_END(status);

	return status;
 800b3c4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b3c8:	4618      	mov	r0, r3
 800b3ca:	371c      	adds	r7, #28
 800b3cc:	46bd      	mov	sp, r7
 800b3ce:	bc80      	pop	{r7}
 800b3d0:	4770      	bx	lr
 800b3d2:	bf00      	nop

0800b3d4 <VL53L1_init_refspadchar_config_struct>:


#ifndef VL53L1_NOCALIB
VL53L1_Error VL53L1_init_refspadchar_config_struct(
	VL53L1_refspadchar_config_t   *pdata)
{
 800b3d4:	b480      	push	{r7}
 800b3d6:	b085      	sub	sp, #20
 800b3d8:	af00      	add	r7, sp, #0
 800b3da:	6078      	str	r0, [r7, #4]
	/*
	 * Initializes Ref SPAD Char data structures preset mode
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800b3dc:	2300      	movs	r3, #0
 800b3de:	73fb      	strb	r3, [r7, #15]
	 * target_count_rate_mcps    = 0x0A00 - 9.7 -> 20.0 Mcps
	 * min_count_rate_limit_mcps = 0x0500 - 9.7 -> 10.0 Mcps
	 * max_count_rate_limit_mcps = 0x1400 - 9.7 -> 40.0 Mcps
	 */

	pdata->device_test_mode =
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	2208      	movs	r2, #8
 800b3e4:	701a      	strb	r2, [r3, #0]
			VL53L1_TUNINGPARM_REFSPADCHAR_DEVICE_TEST_MODE_DEFAULT;
	pdata->vcsel_period              =
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	220b      	movs	r2, #11
 800b3ea:	705a      	strb	r2, [r3, #1]
			VL53L1_TUNINGPARM_REFSPADCHAR_VCSEL_PERIOD_DEFAULT;
	pdata->timeout_us                =
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800b3f2:	605a      	str	r2, [r3, #4]
			VL53L1_TUNINGPARM_REFSPADCHAR_PHASECAL_TIMEOUT_US_DEFAULT;
	pdata->target_count_rate_mcps    =
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 800b3fa:	811a      	strh	r2, [r3, #8]
			VL53L1_TUNINGPARM_REFSPADCHAR_TARGET_COUNT_RATE_MCPS_DEFAULT;
	pdata->min_count_rate_limit_mcps =
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	f44f 62a0 	mov.w	r2, #1280	; 0x500
 800b402:	815a      	strh	r2, [r3, #10]
			VL53L1_TUNINGPARM_REFSPADCHAR_MIN_COUNTRATE_LIMIT_MCPS_DEFAULT;
	pdata->max_count_rate_limit_mcps =
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
 800b40a:	819a      	strh	r2, [r3, #12]
			VL53L1_TUNINGPARM_REFSPADCHAR_MAX_COUNTRATE_LIMIT_MCPS_DEFAULT;

	LOG_FUNCTION_END(status);

	return status;
 800b40c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b410:	4618      	mov	r0, r3
 800b412:	3714      	adds	r7, #20
 800b414:	46bd      	mov	sp, r7
 800b416:	bc80      	pop	{r7}
 800b418:	4770      	bx	lr

0800b41a <VL53L1_init_ssc_config_struct>:


#ifndef VL53L1_NOCALIB
VL53L1_Error VL53L1_init_ssc_config_struct(
	VL53L1_ssc_config_t   *pdata)
{
 800b41a:	b480      	push	{r7}
 800b41c:	b085      	sub	sp, #20
 800b41e:	af00      	add	r7, sp, #0
 800b420:	6078      	str	r0, [r7, #4]
	/*
	 * Initializes SPAD Self Check (SSC) data structure
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800b422:	2300      	movs	r3, #0
 800b424:	73fb      	strb	r3, [r7, #15]
	/* SPAD Select Check Configuration */

	/* 0 - store RTN count rates
	 * 1 - store REF count rates
	 */
	pdata->array_select = VL53L1_DEVICESSCARRAY_RTN;
 800b426:	687b      	ldr	r3, [r7, #4]
 800b428:	2200      	movs	r2, #0
 800b42a:	701a      	strb	r2, [r3, #0]

	/* VCSEL period register value  0x12 (18) -> 38 VCSEL clocks */
	pdata->vcsel_period =
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	2212      	movs	r2, #18
 800b430:	705a      	strb	r2, [r3, #1]
			VL53L1_TUNINGPARM_SPADMAP_VCSEL_PERIOD_DEFAULT;

	/* VCSEL pulse start */
	pdata->vcsel_start  =
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	220f      	movs	r2, #15
 800b436:	709a      	strb	r2, [r3, #2]
			VL53L1_TUNINGPARM_SPADMAP_VCSEL_START_DEFAULT;

	/* VCSEL pulse width */
	pdata->vcsel_width  = 0x02;
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	2202      	movs	r2, #2
 800b43c:	70da      	strb	r2, [r3, #3]

	/* SSC timeout [us] */
	pdata->timeout_us   = 36000;
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	f648 42a0 	movw	r2, #36000	; 0x8ca0
 800b444:	605a      	str	r2, [r3, #4]

	/* SSC rate limit [Mcps]
	 * - 9.7 for VCSEL ON
	 * - 1.15 for VCSEL OFF
	 */
	pdata->rate_limit_mcps =
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	220c      	movs	r2, #12
 800b44a:	811a      	strh	r2, [r3, #8]
			VL53L1_TUNINGPARM_SPADMAP_RATE_LIMIT_MCPS_DEFAULT;

	LOG_FUNCTION_END(status);

	return status;
 800b44c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b450:	4618      	mov	r0, r3
 800b452:	3714      	adds	r7, #20
 800b454:	46bd      	mov	sp, r7
 800b456:	bc80      	pop	{r7}
 800b458:	4770      	bx	lr

0800b45a <VL53L1_init_xtalk_config_struct>:


VL53L1_Error VL53L1_init_xtalk_config_struct(
	VL53L1_customer_nvm_managed_t *pnvm,
	VL53L1_xtalk_config_t   *pdata)
{
 800b45a:	b580      	push	{r7, lr}
 800b45c:	b084      	sub	sp, #16
 800b45e:	af00      	add	r7, sp, #0
 800b460:	6078      	str	r0, [r7, #4]
 800b462:	6039      	str	r1, [r7, #0]
	/*
	 * Initializes Xtalk Config structure
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800b464:	2300      	movs	r3, #0
 800b466:	73fb      	strb	r3, [r7, #15]
	 */

	/* Store xtalk data into golden copy */

	pdata->algo__crosstalk_compensation_plane_offset_kcps      =
		pnvm->algo__crosstalk_compensation_plane_offset_kcps;
 800b468:	687b      	ldr	r3, [r7, #4]
 800b46a:	895b      	ldrh	r3, [r3, #10]
 800b46c:	461a      	mov	r2, r3
	pdata->algo__crosstalk_compensation_plane_offset_kcps      =
 800b46e:	683b      	ldr	r3, [r7, #0]
 800b470:	601a      	str	r2, [r3, #0]
	pdata->algo__crosstalk_compensation_x_plane_gradient_kcps  =
		pnvm->algo__crosstalk_compensation_x_plane_gradient_kcps;
 800b472:	687b      	ldr	r3, [r7, #4]
 800b474:	f9b3 200c 	ldrsh.w	r2, [r3, #12]
	pdata->algo__crosstalk_compensation_x_plane_gradient_kcps  =
 800b478:	683b      	ldr	r3, [r7, #0]
 800b47a:	809a      	strh	r2, [r3, #4]
	pdata->algo__crosstalk_compensation_y_plane_gradient_kcps  =
		pnvm->algo__crosstalk_compensation_y_plane_gradient_kcps;
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
	pdata->algo__crosstalk_compensation_y_plane_gradient_kcps  =
 800b482:	683b      	ldr	r3, [r7, #0]
 800b484:	80da      	strh	r2, [r3, #6]

	/* Store NVM defaults for later use */

	pdata->nvm_default__crosstalk_compensation_plane_offset_kcps      =
		(uint32_t)pnvm->algo__crosstalk_compensation_plane_offset_kcps;
 800b486:	687b      	ldr	r3, [r7, #4]
 800b488:	895b      	ldrh	r3, [r3, #10]
 800b48a:	461a      	mov	r2, r3
	pdata->nvm_default__crosstalk_compensation_plane_offset_kcps      =
 800b48c:	683b      	ldr	r3, [r7, #0]
 800b48e:	609a      	str	r2, [r3, #8]
	pdata->nvm_default__crosstalk_compensation_x_plane_gradient_kcps  =
		pnvm->algo__crosstalk_compensation_x_plane_gradient_kcps;
 800b490:	687b      	ldr	r3, [r7, #4]
 800b492:	f9b3 200c 	ldrsh.w	r2, [r3, #12]
	pdata->nvm_default__crosstalk_compensation_x_plane_gradient_kcps  =
 800b496:	683b      	ldr	r3, [r7, #0]
 800b498:	819a      	strh	r2, [r3, #12]
	pdata->nvm_default__crosstalk_compensation_y_plane_gradient_kcps  =
		pnvm->algo__crosstalk_compensation_y_plane_gradient_kcps;
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
	pdata->nvm_default__crosstalk_compensation_y_plane_gradient_kcps  =
 800b4a0:	683b      	ldr	r3, [r7, #0]
 800b4a2:	81da      	strh	r2, [r3, #14]

	pdata->lite_mode_crosstalk_margin_kcps                     =
 800b4a4:	683b      	ldr	r3, [r7, #0]
 800b4a6:	2200      	movs	r2, #0
 800b4a8:	825a      	strh	r2, [r3, #18]
			VL53L1_TUNINGPARM_LITE_XTALK_MARGIN_KCPS_DEFAULT;

	/* Default for Range Ignore Threshold Mult = 2.0 */

	pdata->crosstalk_range_ignore_threshold_mult =
 800b4aa:	683b      	ldr	r3, [r7, #0]
 800b4ac:	2240      	movs	r2, #64	; 0x40
 800b4ae:	751a      	strb	r2, [r3, #20]
			VL53L1_TUNINGPARM_LITE_RIT_MULT_DEFAULT;

	if ((pdata->algo__crosstalk_compensation_plane_offset_kcps == 0x00)
 800b4b0:	683b      	ldr	r3, [r7, #0]
 800b4b2:	681b      	ldr	r3, [r3, #0]
 800b4b4:	2b00      	cmp	r3, #0
 800b4b6:	d10d      	bne.n	800b4d4 <VL53L1_init_xtalk_config_struct+0x7a>
		&& (pdata->algo__crosstalk_compensation_x_plane_gradient_kcps == 0x00)
 800b4b8:	683b      	ldr	r3, [r7, #0]
 800b4ba:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800b4be:	2b00      	cmp	r3, #0
 800b4c0:	d108      	bne.n	800b4d4 <VL53L1_init_xtalk_config_struct+0x7a>
		&& (pdata->algo__crosstalk_compensation_y_plane_gradient_kcps == 0x00))
 800b4c2:	683b      	ldr	r3, [r7, #0]
 800b4c4:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800b4c8:	2b00      	cmp	r3, #0
 800b4ca:	d103      	bne.n	800b4d4 <VL53L1_init_xtalk_config_struct+0x7a>
		pdata->global_crosstalk_compensation_enable = 0x00;
 800b4cc:	683b      	ldr	r3, [r7, #0]
 800b4ce:	2200      	movs	r2, #0
 800b4d0:	741a      	strb	r2, [r3, #16]
 800b4d2:	e002      	b.n	800b4da <VL53L1_init_xtalk_config_struct+0x80>
	else
		pdata->global_crosstalk_compensation_enable = 0x01;
 800b4d4:	683b      	ldr	r3, [r7, #0]
 800b4d6:	2201      	movs	r2, #1
 800b4d8:	741a      	strb	r2, [r3, #16]


	if ((status == VL53L1_ERROR_NONE) &&
 800b4da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b4de:	2b00      	cmp	r3, #0
 800b4e0:	d114      	bne.n	800b50c <VL53L1_init_xtalk_config_struct+0xb2>
		(pdata->global_crosstalk_compensation_enable == 0x01)) {
 800b4e2:	683b      	ldr	r3, [r7, #0]
 800b4e4:	7c1b      	ldrb	r3, [r3, #16]
	if ((status == VL53L1_ERROR_NONE) &&
 800b4e6:	2b01      	cmp	r3, #1
 800b4e8:	d110      	bne.n	800b50c <VL53L1_init_xtalk_config_struct+0xb2>
		pdata->crosstalk_range_ignore_threshold_rate_mcps =
			VL53L1_calc_range_ignore_threshold(
 800b4ea:	683b      	ldr	r3, [r7, #0]
 800b4ec:	6818      	ldr	r0, [r3, #0]
 800b4ee:	683b      	ldr	r3, [r7, #0]
 800b4f0:	f9b3 1004 	ldrsh.w	r1, [r3, #4]
 800b4f4:	683b      	ldr	r3, [r7, #0]
 800b4f6:	f9b3 2006 	ldrsh.w	r2, [r3, #6]
 800b4fa:	683b      	ldr	r3, [r7, #0]
 800b4fc:	7d1b      	ldrb	r3, [r3, #20]
 800b4fe:	f000 ffbb 	bl	800c478 <VL53L1_calc_range_ignore_threshold>
 800b502:	4603      	mov	r3, r0
 800b504:	461a      	mov	r2, r3
		pdata->crosstalk_range_ignore_threshold_rate_mcps =
 800b506:	683b      	ldr	r3, [r7, #0]
 800b508:	82da      	strh	r2, [r3, #22]
 800b50a:	e002      	b.n	800b512 <VL53L1_init_xtalk_config_struct+0xb8>
				pdata->algo__crosstalk_compensation_plane_offset_kcps,
				pdata->algo__crosstalk_compensation_x_plane_gradient_kcps,
				pdata->algo__crosstalk_compensation_y_plane_gradient_kcps,
				pdata->crosstalk_range_ignore_threshold_mult);
	} else {
		pdata->crosstalk_range_ignore_threshold_rate_mcps = 0;
 800b50c:	683b      	ldr	r3, [r7, #0]
 800b50e:	2200      	movs	r2, #0
 800b510:	82da      	strh	r2, [r3, #22]
	}

	LOG_FUNCTION_END(status);

	return status;
 800b512:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b516:	4618      	mov	r0, r3
 800b518:	3710      	adds	r7, #16
 800b51a:	46bd      	mov	sp, r7
 800b51c:	bd80      	pop	{r7, pc}

0800b51e <VL53L1_init_offset_cal_config_struct>:

#ifndef VL53L1_NOCALIB
VL53L1_Error VL53L1_init_offset_cal_config_struct(
	VL53L1_offsetcal_config_t   *pdata)
{
 800b51e:	b480      	push	{r7}
 800b520:	b085      	sub	sp, #20
 800b522:	af00      	add	r7, sp, #0
 800b524:	6078      	str	r0, [r7, #4]
	/*
	 * Initializes Offset Calibration Config structure
	 * - for use with VL53L1_run_offset_calibration()
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800b526:	2300      	movs	r3, #0
 800b528:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	/* Preset Timeout and DSS defaults */

	pdata->dss_config__target_total_rate_mcps          =
 800b52a:	687b      	ldr	r3, [r7, #4]
 800b52c:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 800b530:	801a      	strh	r2, [r3, #0]
			VL53L1_TUNINGPARM_OFFSET_CAL_DSS_RATE_MCPS_DEFAULT;
	/* 20.0 Mcps */
	pdata->phasecal_config_timeout_us                  =
 800b532:	687b      	ldr	r3, [r7, #4]
 800b534:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800b538:	605a      	str	r2, [r3, #4]
			VL53L1_TUNINGPARM_OFFSET_CAL_PHASECAL_TIMEOUT_US_DEFAULT;
	/* 1000 us */
	pdata->range_config_timeout_us                     =
 800b53a:	687b      	ldr	r3, [r7, #4]
 800b53c:	f243 22c8 	movw	r2, #13000	; 0x32c8
 800b540:	609a      	str	r2, [r3, #8]
			VL53L1_TUNINGPARM_OFFSET_CAL_RANGE_TIMEOUT_US_DEFAULT;
	/* 13000 us */
	pdata->mm_config_timeout_us                        =
 800b542:	687b      	ldr	r3, [r7, #4]
 800b544:	f243 22c8 	movw	r2, #13000	; 0x32c8
 800b548:	60da      	str	r2, [r3, #12]
			VL53L1_TUNINGPARM_OFFSET_CAL_MM_TIMEOUT_US_DEFAULT;
	/* 13000 us - Added as part of Patch_AddedOffsetCalMMTuningParm_11791 */

	/* Init number of averaged samples */

	pdata->pre_num_of_samples                          =
 800b54a:	687b      	ldr	r3, [r7, #4]
 800b54c:	2208      	movs	r2, #8
 800b54e:	741a      	strb	r2, [r3, #16]
			VL53L1_TUNINGPARM_OFFSET_CAL_PRE_SAMPLES_DEFAULT;
	pdata->mm1_num_of_samples                          =
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	2228      	movs	r2, #40	; 0x28
 800b554:	745a      	strb	r2, [r3, #17]
			VL53L1_TUNINGPARM_OFFSET_CAL_MM1_SAMPLES_DEFAULT;
	pdata->mm2_num_of_samples                          =
 800b556:	687b      	ldr	r3, [r7, #4]
 800b558:	2209      	movs	r2, #9
 800b55a:	749a      	strb	r2, [r3, #18]
			VL53L1_TUNINGPARM_OFFSET_CAL_MM2_SAMPLES_DEFAULT;

	LOG_FUNCTION_END(status);

	return status;
 800b55c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b560:	4618      	mov	r0, r3
 800b562:	3714      	adds	r7, #20
 800b564:	46bd      	mov	sp, r7
 800b566:	bc80      	pop	{r7}
 800b568:	4770      	bx	lr

0800b56a <VL53L1_init_tuning_parm_storage_struct>:
#endif

VL53L1_Error VL53L1_init_tuning_parm_storage_struct(
	VL53L1_tuning_parm_storage_t   *pdata)
{
 800b56a:	b480      	push	{r7}
 800b56c:	b085      	sub	sp, #20
 800b56e:	af00      	add	r7, sp, #0
 800b570:	6078      	str	r0, [r7, #4]
	/*
	 * Initializes  Tuning Param storage structure
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800b572:	2300      	movs	r3, #0
 800b574:	73fb      	strb	r3, [r7, #15]
	 *
	 * - Custom overwrite possible from vl53l1_set_tuning_parms()
	 * - via tuning file input
	 */

	pdata->tp_tuning_parm_version              =
 800b576:	687b      	ldr	r3, [r7, #4]
 800b578:	f248 0203 	movw	r2, #32771	; 0x8003
 800b57c:	801a      	strh	r2, [r3, #0]
			VL53L1_TUNINGPARM_VERSION_DEFAULT;
	pdata->tp_tuning_parm_key_table_version    =
 800b57e:	687b      	ldr	r3, [r7, #4]
 800b580:	f248 0201 	movw	r2, #32769	; 0x8001
 800b584:	805a      	strh	r2, [r3, #2]
			VL53L1_TUNINGPARM_KEY_TABLE_VERSION_DEFAULT;
	pdata->tp_tuning_parm_lld_version          =
 800b586:	687b      	ldr	r3, [r7, #4]
 800b588:	f248 0241 	movw	r2, #32833	; 0x8041
 800b58c:	809a      	strh	r2, [r3, #4]
			VL53L1_TUNINGPARM_LLD_VERSION_DEFAULT;
	pdata->tp_init_phase_rtn_lite_long         =
 800b58e:	687b      	ldr	r3, [r7, #4]
 800b590:	220e      	movs	r2, #14
 800b592:	719a      	strb	r2, [r3, #6]
			VL53L1_TUNINGPARM_INITIAL_PHASE_RTN_LITE_LONG_RANGE_DEFAULT;
	pdata->tp_init_phase_rtn_lite_med          =
 800b594:	687b      	ldr	r3, [r7, #4]
 800b596:	220a      	movs	r2, #10
 800b598:	71da      	strb	r2, [r3, #7]
			VL53L1_TUNINGPARM_INITIAL_PHASE_RTN_LITE_MED_RANGE_DEFAULT;
	pdata->tp_init_phase_rtn_lite_short        =
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	2206      	movs	r2, #6
 800b59e:	721a      	strb	r2, [r3, #8]
			VL53L1_TUNINGPARM_INITIAL_PHASE_RTN_LITE_SHORT_RANGE_DEFAULT;
	pdata->tp_init_phase_ref_lite_long         =
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	220e      	movs	r2, #14
 800b5a4:	725a      	strb	r2, [r3, #9]
			VL53L1_TUNINGPARM_INITIAL_PHASE_REF_LITE_LONG_RANGE_DEFAULT;
	pdata->tp_init_phase_ref_lite_med          =
 800b5a6:	687b      	ldr	r3, [r7, #4]
 800b5a8:	220a      	movs	r2, #10
 800b5aa:	729a      	strb	r2, [r3, #10]
			VL53L1_TUNINGPARM_INITIAL_PHASE_REF_LITE_MED_RANGE_DEFAULT;
	pdata->tp_init_phase_ref_lite_short        =
 800b5ac:	687b      	ldr	r3, [r7, #4]
 800b5ae:	2206      	movs	r2, #6
 800b5b0:	72da      	strb	r2, [r3, #11]
			VL53L1_TUNINGPARM_INITIAL_PHASE_REF_LITE_SHORT_RANGE_DEFAULT;
	pdata->tp_consistency_lite_phase_tolerance =
 800b5b2:	687b      	ldr	r3, [r7, #4]
 800b5b4:	2202      	movs	r2, #2
 800b5b6:	731a      	strb	r2, [r3, #12]
			VL53L1_TUNINGPARM_CONSISTENCY_LITE_PHASE_TOLERANCE_DEFAULT;
	pdata->tp_phasecal_target                  =
 800b5b8:	687b      	ldr	r3, [r7, #4]
 800b5ba:	2221      	movs	r2, #33	; 0x21
 800b5bc:	735a      	strb	r2, [r3, #13]
			VL53L1_TUNINGPARM_PHASECAL_TARGET_DEFAULT;
	pdata->tp_cal_repeat_rate                  =
 800b5be:	687b      	ldr	r3, [r7, #4]
 800b5c0:	2200      	movs	r2, #0
 800b5c2:	81da      	strh	r2, [r3, #14]
			VL53L1_TUNINGPARM_LITE_CAL_REPEAT_RATE_DEFAULT;
	pdata->tp_lite_min_clip                    =
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	2200      	movs	r2, #0
 800b5c8:	741a      	strb	r2, [r3, #16]
			VL53L1_TUNINGPARM_LITE_MIN_CLIP_MM_DEFAULT;
	pdata->tp_lite_long_sigma_thresh_mm        =
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	f44f 72b4 	mov.w	r2, #360	; 0x168
 800b5d0:	825a      	strh	r2, [r3, #18]
			VL53L1_TUNINGPARM_LITE_LONG_SIGMA_THRESH_MM_DEFAULT;
	pdata->tp_lite_med_sigma_thresh_mm         =
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	f44f 72b4 	mov.w	r2, #360	; 0x168
 800b5d8:	829a      	strh	r2, [r3, #20]
			VL53L1_TUNINGPARM_LITE_MED_SIGMA_THRESH_MM_DEFAULT;
	pdata->tp_lite_short_sigma_thresh_mm       =
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	f44f 72b4 	mov.w	r2, #360	; 0x168
 800b5e0:	82da      	strh	r2, [r3, #22]
			VL53L1_TUNINGPARM_LITE_SHORT_SIGMA_THRESH_MM_DEFAULT;
	pdata->tp_lite_long_min_count_rate_rtn_mcps  =
 800b5e2:	687b      	ldr	r3, [r7, #4]
 800b5e4:	22c0      	movs	r2, #192	; 0xc0
 800b5e6:	831a      	strh	r2, [r3, #24]
			VL53L1_TUNINGPARM_LITE_LONG_MIN_COUNT_RATE_RTN_MCPS_DEFAULT;
	pdata->tp_lite_med_min_count_rate_rtn_mcps   =
 800b5e8:	687b      	ldr	r3, [r7, #4]
 800b5ea:	22c0      	movs	r2, #192	; 0xc0
 800b5ec:	835a      	strh	r2, [r3, #26]
			VL53L1_TUNINGPARM_LITE_MED_MIN_COUNT_RATE_RTN_MCPS_DEFAULT;
	pdata->tp_lite_short_min_count_rate_rtn_mcps =
 800b5ee:	687b      	ldr	r3, [r7, #4]
 800b5f0:	22c0      	movs	r2, #192	; 0xc0
 800b5f2:	839a      	strh	r2, [r3, #28]
			VL53L1_TUNINGPARM_LITE_SHORT_MIN_COUNT_RATE_RTN_MCPS_DEFAULT;
	pdata->tp_lite_sigma_est_pulse_width_ns      =
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	2208      	movs	r2, #8
 800b5f8:	779a      	strb	r2, [r3, #30]
			VL53L1_TUNINGPARM_LITE_SIGMA_EST_PULSE_WIDTH_DEFAULT;
	pdata->tp_lite_sigma_est_amb_width_ns        =
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	2210      	movs	r2, #16
 800b5fe:	77da      	strb	r2, [r3, #31]
			VL53L1_TUNINGPARM_LITE_SIGMA_EST_AMB_WIDTH_NS_DEFAULT;
	pdata->tp_lite_sigma_ref_mm                  =
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	2201      	movs	r2, #1
 800b604:	f883 2020 	strb.w	r2, [r3, #32]
			VL53L1_TUNINGPARM_LITE_SIGMA_REF_MM_DEFAULT;
	pdata->tp_lite_seed_cfg                      =
 800b608:	687b      	ldr	r3, [r7, #4]
 800b60a:	2202      	movs	r2, #2
 800b60c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			VL53L1_TUNINGPARM_LITE_SEED_CONFIG_DEFAULT;
	pdata->tp_timed_seed_cfg                     =
 800b610:	687b      	ldr	r3, [r7, #4]
 800b612:	2201      	movs	r2, #1
 800b614:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
			VL53L1_TUNINGPARM_TIMED_SEED_CONFIG_DEFAULT;
	pdata->tp_lite_quantifier                    =
 800b618:	687b      	ldr	r3, [r7, #4]
 800b61a:	2202      	movs	r2, #2
 800b61c:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
			VL53L1_TUNINGPARM_LITE_QUANTIFIER_DEFAULT;
	pdata->tp_lite_first_order_select            =
 800b620:	687b      	ldr	r3, [r7, #4]
 800b622:	2200      	movs	r2, #0
 800b624:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
			VL53L1_TUNINGPARM_LITE_FIRST_ORDER_SELECT_DEFAULT;

	/* Preset Mode Configurations */
	/* - New parms added as part of Patch_TuningParmPresetModeAddition_11839 */

	pdata->tp_dss_target_lite_mcps               =
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 800b62e:	84da      	strh	r2, [r3, #38]	; 0x26
			VL53L1_TUNINGPARM_LITE_DSS_CONFIG_TARGET_TOTAL_RATE_MCPS_DEFAULT;
	pdata->tp_dss_target_timed_mcps              =
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 800b636:	851a      	strh	r2, [r3, #40]	; 0x28
			VL53L1_TUNINGPARM_TIMED_DSS_CONFIG_TARGET_TOTAL_RATE_MCPS_DEFAULT;
	pdata->tp_phasecal_timeout_lite_us           =
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	f248 0230 	movw	r2, #32816	; 0x8030
 800b63e:	62da      	str	r2, [r3, #44]	; 0x2c
			VL53L1_TUNINGPARM_LITE_PHASECAL_CONFIG_TIMEOUT_US;
	pdata->tp_phasecal_timeout_timed_us          =
 800b640:	687b      	ldr	r3, [r7, #4]
 800b642:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800b646:	631a      	str	r2, [r3, #48]	; 0x30
			VL53L1_TUNINGPARM_TIMED_PHASECAL_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_mm_timeout_lite_us                 =
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800b64e:	635a      	str	r2, [r3, #52]	; 0x34
			VL53L1_TUNINGPARM_LITE_MM_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_mm_timeout_timed_us                =
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800b656:	639a      	str	r2, [r3, #56]	; 0x38
			VL53L1_TUNINGPARM_TIMED_MM_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_range_timeout_lite_us              =
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	f24f 6218 	movw	r2, #63000	; 0xf618
 800b65e:	641a      	str	r2, [r3, #64]	; 0x40
			VL53L1_TUNINGPARM_LITE_RANGE_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_range_timeout_timed_us             =
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	f243 22c8 	movw	r2, #13000	; 0x32c8
 800b666:	645a      	str	r2, [r3, #68]	; 0x44
			VL53L1_TUNINGPARM_TIMED_RANGE_CONFIG_TIMEOUT_US_DEFAULT;

	/* Added for Patch_LowPowerAutoMode */

	pdata->tp_mm_timeout_lpa_us =
 800b668:	687b      	ldr	r3, [r7, #4]
 800b66a:	f44f 722f 	mov.w	r2, #700	; 0x2bc
 800b66e:	63da      	str	r2, [r3, #60]	; 0x3c
			VL53L1_TUNINGPARM_LOWPOWERAUTO_MM_CONFIG_TIMEOUT_US_DEFAULT;
	pdata->tp_range_timeout_lpa_us =
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800b676:	649a      	str	r2, [r3, #72]	; 0x48
			VL53L1_TUNINGPARM_LOWPOWERAUTO_RANGE_CONFIG_TIMEOUT_US_DEFAULT;


	LOG_FUNCTION_END(status);

	return status;
 800b678:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b67c:	4618      	mov	r0, r3
 800b67e:	3714      	adds	r7, #20
 800b680:	46bd      	mov	sp, r7
 800b682:	bc80      	pop	{r7}
 800b684:	4770      	bx	lr

0800b686 <VL53L1_preset_mode_standard_ranging>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 800b686:	b480      	push	{r7}
 800b688:	b087      	sub	sp, #28
 800b68a:	af00      	add	r7, sp, #0
 800b68c:	60f8      	str	r0, [r7, #12]
 800b68e:	60b9      	str	r1, [r7, #8]
 800b690:	607a      	str	r2, [r7, #4]
 800b692:	603b      	str	r3, [r7, #0]
	 *  - back to back
	 *
	 *  PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800b694:	2300      	movs	r3, #0
 800b696:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	/* Static Configuration */

	/* dss_config__target_total_rate_mcps = 20.0 Mcps 9.7 fp */
	pstatic->dss_config__target_total_rate_mcps               = 0x0A00;
 800b698:	68fb      	ldr	r3, [r7, #12]
 800b69a:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 800b69e:	801a      	strh	r2, [r3, #0]
	pstatic->debug__ctrl                                      = 0x00;
 800b6a0:	68fb      	ldr	r3, [r7, #12]
 800b6a2:	2200      	movs	r2, #0
 800b6a4:	709a      	strb	r2, [r3, #2]
	pstatic->test_mode__ctrl                                  = 0x00;
 800b6a6:	68fb      	ldr	r3, [r7, #12]
 800b6a8:	2200      	movs	r2, #0
 800b6aa:	70da      	strb	r2, [r3, #3]
	pstatic->clk_gating__ctrl                                 = 0x00;
 800b6ac:	68fb      	ldr	r3, [r7, #12]
 800b6ae:	2200      	movs	r2, #0
 800b6b0:	711a      	strb	r2, [r3, #4]
	pstatic->nvm_bist__ctrl                                   = 0x00;
 800b6b2:	68fb      	ldr	r3, [r7, #12]
 800b6b4:	2200      	movs	r2, #0
 800b6b6:	715a      	strb	r2, [r3, #5]
	pstatic->nvm_bist__num_nvm_words                          = 0x00;
 800b6b8:	68fb      	ldr	r3, [r7, #12]
 800b6ba:	2200      	movs	r2, #0
 800b6bc:	719a      	strb	r2, [r3, #6]
	pstatic->nvm_bist__start_address                          = 0x00;
 800b6be:	68fb      	ldr	r3, [r7, #12]
 800b6c0:	2200      	movs	r2, #0
 800b6c2:	71da      	strb	r2, [r3, #7]
	pstatic->host_if__status                                  = 0x00;
 800b6c4:	68fb      	ldr	r3, [r7, #12]
 800b6c6:	2200      	movs	r2, #0
 800b6c8:	721a      	strb	r2, [r3, #8]
	pstatic->pad_i2c_hv__config                               = 0x00;
 800b6ca:	68fb      	ldr	r3, [r7, #12]
 800b6cc:	2200      	movs	r2, #0
 800b6ce:	725a      	strb	r2, [r3, #9]
	pstatic->pad_i2c_hv__extsup_config                        = 0x00;
 800b6d0:	68fb      	ldr	r3, [r7, #12]
 800b6d2:	2200      	movs	r2, #0
 800b6d4:	729a      	strb	r2, [r3, #10]

	/*
	 *  0 - gpio__extsup_hv
	 *  1 - gpio__vmodeint_hv
	 */
	pstatic->gpio_hv_pad__ctrl                                = 0x00;
 800b6d6:	68fb      	ldr	r3, [r7, #12]
 800b6d8:	2200      	movs	r2, #0
 800b6da:	72da      	strb	r2, [r3, #11]
	 * Set interrupt active low
	 *
	 *  3:0 - gpio__mux_select_hv
	 *    4 - gpio__mux_active_high_hv
	 */
	pstatic->gpio_hv_mux__ctrl  = \
 800b6dc:	68fb      	ldr	r3, [r7, #12]
 800b6de:	2211      	movs	r2, #17
 800b6e0:	731a      	strb	r2, [r3, #12]
			VL53L1_DEVICEINTERRUPTPOLARITY_ACTIVE_LOW | \
			VL53L1_DEVICEGPIOMODE_OUTPUT_RANGE_AND_ERROR_INTERRUPTS;

	pstatic->gpio__tio_hv_status                              = 0x02;
 800b6e2:	68fb      	ldr	r3, [r7, #12]
 800b6e4:	2202      	movs	r2, #2
 800b6e6:	735a      	strb	r2, [r3, #13]
	pstatic->gpio__fio_hv_status                              = 0x00;
 800b6e8:	68fb      	ldr	r3, [r7, #12]
 800b6ea:	2200      	movs	r2, #0
 800b6ec:	739a      	strb	r2, [r3, #14]
	pstatic->ana_config__spad_sel_pswidth                     = 0x02;
 800b6ee:	68fb      	ldr	r3, [r7, #12]
 800b6f0:	2202      	movs	r2, #2
 800b6f2:	73da      	strb	r2, [r3, #15]
	pstatic->ana_config__vcsel_pulse_width_offset             = 0x08;
 800b6f4:	68fb      	ldr	r3, [r7, #12]
 800b6f6:	2208      	movs	r2, #8
 800b6f8:	741a      	strb	r2, [r3, #16]
	pstatic->ana_config__fast_osc__config_ctrl                = 0x00;
 800b6fa:	68fb      	ldr	r3, [r7, #12]
 800b6fc:	2200      	movs	r2, #0
 800b6fe:	745a      	strb	r2, [r3, #17]

	pstatic->sigma_estimator__effective_pulse_width_ns        =
			ptuning_parms->tp_lite_sigma_est_pulse_width_ns;
 800b700:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b702:	7f9a      	ldrb	r2, [r3, #30]
	pstatic->sigma_estimator__effective_pulse_width_ns        =
 800b704:	68fb      	ldr	r3, [r7, #12]
 800b706:	749a      	strb	r2, [r3, #18]
	pstatic->sigma_estimator__effective_ambient_width_ns      =
			ptuning_parms->tp_lite_sigma_est_amb_width_ns;
 800b708:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b70a:	7fda      	ldrb	r2, [r3, #31]
	pstatic->sigma_estimator__effective_ambient_width_ns      =
 800b70c:	68fb      	ldr	r3, [r7, #12]
 800b70e:	74da      	strb	r2, [r3, #19]
	pstatic->sigma_estimator__sigma_ref_mm                    =
			ptuning_parms->tp_lite_sigma_ref_mm;
 800b710:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b712:	f893 2020 	ldrb.w	r2, [r3, #32]
	pstatic->sigma_estimator__sigma_ref_mm                    =
 800b716:	68fb      	ldr	r3, [r7, #12]
 800b718:	751a      	strb	r2, [r3, #20]
	/* Minimum allowable value of 1 - 0 disables the feature */
	pstatic->algo__crosstalk_compensation_valid_height_mm     = 0x01;
 800b71a:	68fb      	ldr	r3, [r7, #12]
 800b71c:	2201      	movs	r2, #1
 800b71e:	755a      	strb	r2, [r3, #21]
	pstatic->spare_host_config__static_config_spare_0         = 0x00;
 800b720:	68fb      	ldr	r3, [r7, #12]
 800b722:	2200      	movs	r2, #0
 800b724:	759a      	strb	r2, [r3, #22]
	pstatic->spare_host_config__static_config_spare_1         = 0x00;
 800b726:	68fb      	ldr	r3, [r7, #12]
 800b728:	2200      	movs	r2, #0
 800b72a:	75da      	strb	r2, [r3, #23]

	pstatic->algo__range_ignore_threshold_mcps                = 0x0000;
 800b72c:	68fb      	ldr	r3, [r7, #12]
 800b72e:	2200      	movs	r2, #0
 800b730:	831a      	strh	r2, [r3, #24]

	/* set RIT distance to 20 mm */
	pstatic->algo__range_ignore_valid_height_mm               = 0xff;
 800b732:	68fb      	ldr	r3, [r7, #12]
 800b734:	22ff      	movs	r2, #255	; 0xff
 800b736:	769a      	strb	r2, [r3, #26]
	pstatic->algo__range_min_clip                             =
			ptuning_parms->tp_lite_min_clip;
 800b738:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b73a:	7c1a      	ldrb	r2, [r3, #16]
	pstatic->algo__range_min_clip                             =
 800b73c:	68fb      	ldr	r3, [r7, #12]
 800b73e:	76da      	strb	r2, [r3, #27]
	 * Phase consistency check limit - format 1.3 fp
	 * 0x02 -> 0.25
	 * 0x08 -> 1.00
	 */
	pstatic->algo__consistency_check__tolerance               =
			ptuning_parms->tp_consistency_lite_phase_tolerance;
 800b740:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b742:	7b1a      	ldrb	r2, [r3, #12]
	pstatic->algo__consistency_check__tolerance               =
 800b744:	68fb      	ldr	r3, [r7, #12]
 800b746:	771a      	strb	r2, [r3, #28]
	pstatic->spare_host_config__static_config_spare_2         = 0x00;
 800b748:	68fb      	ldr	r3, [r7, #12]
 800b74a:	2200      	movs	r2, #0
 800b74c:	775a      	strb	r2, [r3, #29]
	pstatic->sd_config__reset_stages_msb                      = 0x00;
 800b74e:	68fb      	ldr	r3, [r7, #12]
 800b750:	2200      	movs	r2, #0
 800b752:	779a      	strb	r2, [r3, #30]
	pstatic->sd_config__reset_stages_lsb                      = 0x00;
 800b754:	68fb      	ldr	r3, [r7, #12]
 800b756:	2200      	movs	r2, #0
 800b758:	77da      	strb	r2, [r3, #31]

	pgeneral->gph_config__stream_count_update_value           = 0x00;
 800b75a:	68bb      	ldr	r3, [r7, #8]
 800b75c:	2200      	movs	r2, #0
 800b75e:	701a      	strb	r2, [r3, #0]
	pgeneral->global_config__stream_divider                   = 0x00;
 800b760:	68bb      	ldr	r3, [r7, #8]
 800b762:	2200      	movs	r2, #0
 800b764:	705a      	strb	r2, [r3, #1]
	pgeneral->system__interrupt_config_gpio =
 800b766:	68bb      	ldr	r3, [r7, #8]
 800b768:	2220      	movs	r2, #32
 800b76a:	709a      	strb	r2, [r3, #2]
			VL53L1_INTERRUPT_CONFIG_NEW_SAMPLE_READY;
	pgeneral->cal_config__vcsel_start                         = 0x0B;
 800b76c:	68bb      	ldr	r3, [r7, #8]
 800b76e:	220b      	movs	r2, #11
 800b770:	70da      	strb	r2, [r3, #3]
	 * 60 * 60 ranges (once every minute @ 60Hz)
	 * 0 - disables
	 * 12-bit value -> 4095 max
	 */
	pgeneral->cal_config__repeat_rate                         =
			ptuning_parms->tp_cal_repeat_rate;
 800b772:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b774:	89da      	ldrh	r2, [r3, #14]
	pgeneral->cal_config__repeat_rate                         =
 800b776:	68bb      	ldr	r3, [r7, #8]
 800b778:	809a      	strh	r2, [r3, #4]
	pgeneral->global_config__vcsel_width                      = 0x02;
 800b77a:	68bb      	ldr	r3, [r7, #8]
 800b77c:	2202      	movs	r2, #2
 800b77e:	719a      	strb	r2, [r3, #6]
	/* 13 macro periods gives a timeout of 1ms */
	pgeneral->phasecal_config__timeout_macrop                 = 0x0D;
 800b780:	68bb      	ldr	r3, [r7, #8]
 800b782:	220d      	movs	r2, #13
 800b784:	71da      	strb	r2, [r3, #7]
	/* Phase cal target phase 2.0625 - 4.4 fp -> 0x21*/
	pgeneral->phasecal_config__target                         =
			ptuning_parms->tp_phasecal_target;
 800b786:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b788:	7b5a      	ldrb	r2, [r3, #13]
	pgeneral->phasecal_config__target                         =
 800b78a:	68bb      	ldr	r3, [r7, #8]
 800b78c:	721a      	strb	r2, [r3, #8]
	pgeneral->phasecal_config__override                       = 0x00;
 800b78e:	68bb      	ldr	r3, [r7, #8]
 800b790:	2200      	movs	r2, #0
 800b792:	725a      	strb	r2, [r3, #9]
	pgeneral->dss_config__roi_mode_control =
 800b794:	68bb      	ldr	r3, [r7, #8]
 800b796:	2201      	movs	r2, #1
 800b798:	729a      	strb	r2, [r3, #10]
			VL53L1_DEVICEDSSMODE__TARGET_RATE;
	/* format for threshold high and low is 9.7 fp */
	pgeneral->system__thresh_rate_high                        = 0x0000;
 800b79a:	68bb      	ldr	r3, [r7, #8]
 800b79c:	2200      	movs	r2, #0
 800b79e:	819a      	strh	r2, [r3, #12]
	pgeneral->system__thresh_rate_low                         = 0x0000;
 800b7a0:	68bb      	ldr	r3, [r7, #8]
 800b7a2:	2200      	movs	r2, #0
 800b7a4:	81da      	strh	r2, [r3, #14]
	/* The format for manual effective spads is 8.8 -> 0x8C00 = 140.00 */
	pgeneral->dss_config__manual_effective_spads_select       = 0x8C00;
 800b7a6:	68bb      	ldr	r3, [r7, #8]
 800b7a8:	f44f 420c 	mov.w	r2, #35840	; 0x8c00
 800b7ac:	821a      	strh	r2, [r3, #16]
	pgeneral->dss_config__manual_block_select                 = 0x00;
 800b7ae:	68bb      	ldr	r3, [r7, #8]
 800b7b0:	2200      	movs	r2, #0
 800b7b2:	749a      	strb	r2, [r3, #18]
	 * Aperture attenuation value - format 0.8
	 *
	 * Nominal:  5x   -> 0.200000 * 256 = 51 = 0x33
	 * Measured: 4.6x -> 0.217391 * 256 = 56 = 0x38
	 */
	pgeneral->dss_config__aperture_attenuation                = 0x38;
 800b7b4:	68bb      	ldr	r3, [r7, #8]
 800b7b6:	2238      	movs	r2, #56	; 0x38
 800b7b8:	74da      	strb	r2, [r3, #19]
	pgeneral->dss_config__max_spads_limit                     = 0xFF;
 800b7ba:	68bb      	ldr	r3, [r7, #8]
 800b7bc:	22ff      	movs	r2, #255	; 0xff
 800b7be:	751a      	strb	r2, [r3, #20]
	pgeneral->dss_config__min_spads_limit                     = 0x01;
 800b7c0:	68bb      	ldr	r3, [r7, #8]
 800b7c2:	2201      	movs	r2, #1
 800b7c4:	755a      	strb	r2, [r3, #21]

	/* Timing Configuration */

	/* Default timing of 2ms */
	ptiming->mm_config__timeout_macrop_a_hi                   = 0x00;
 800b7c6:	687b      	ldr	r3, [r7, #4]
 800b7c8:	2200      	movs	r2, #0
 800b7ca:	701a      	strb	r2, [r3, #0]
	ptiming->mm_config__timeout_macrop_a_lo                   = 0x1a;
 800b7cc:	687b      	ldr	r3, [r7, #4]
 800b7ce:	221a      	movs	r2, #26
 800b7d0:	705a      	strb	r2, [r3, #1]
	ptiming->mm_config__timeout_macrop_b_hi                   = 0x00;
 800b7d2:	687b      	ldr	r3, [r7, #4]
 800b7d4:	2200      	movs	r2, #0
 800b7d6:	709a      	strb	r2, [r3, #2]
	ptiming->mm_config__timeout_macrop_b_lo                   = 0x20;
 800b7d8:	687b      	ldr	r3, [r7, #4]
 800b7da:	2220      	movs	r2, #32
 800b7dc:	70da      	strb	r2, [r3, #3]
	/* Setup for 30ms default */
	ptiming->range_config__timeout_macrop_a_hi                = 0x01;
 800b7de:	687b      	ldr	r3, [r7, #4]
 800b7e0:	2201      	movs	r2, #1
 800b7e2:	711a      	strb	r2, [r3, #4]
	ptiming->range_config__timeout_macrop_a_lo                = 0xCC;
 800b7e4:	687b      	ldr	r3, [r7, #4]
 800b7e6:	22cc      	movs	r2, #204	; 0xcc
 800b7e8:	715a      	strb	r2, [r3, #5]
	/* register value 11 gives a 24 VCSEL period */
	ptiming->range_config__vcsel_period_a                     = 0x0B;
 800b7ea:	687b      	ldr	r3, [r7, #4]
 800b7ec:	220b      	movs	r2, #11
 800b7ee:	719a      	strb	r2, [r3, #6]
	/* Setup for 30ms default */
	ptiming->range_config__timeout_macrop_b_hi                = 0x01;
 800b7f0:	687b      	ldr	r3, [r7, #4]
 800b7f2:	2201      	movs	r2, #1
 800b7f4:	71da      	strb	r2, [r3, #7]
	ptiming->range_config__timeout_macrop_b_lo                = 0xF5;
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	22f5      	movs	r2, #245	; 0xf5
 800b7fa:	721a      	strb	r2, [r3, #8]
	/* register value  09 gives a 20 VCSEL period */
	ptiming->range_config__vcsel_period_b                     = 0x09;
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	2209      	movs	r2, #9
 800b800:	725a      	strb	r2, [r3, #9]
	 *
	 * 0x003C -> 15.0 mm
	 * 0x0050 -> 20.0 mm
	 */
	ptiming->range_config__sigma_thresh                       =
			ptuning_parms->tp_lite_med_sigma_thresh_mm;
 800b802:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b804:	8a9a      	ldrh	r2, [r3, #20]
	ptiming->range_config__sigma_thresh                       =
 800b806:	687b      	ldr	r3, [r7, #4]
 800b808:	815a      	strh	r2, [r3, #10]
	 *  Rate Limit - format 9.7fp
	 *  0x0020 -> 0.250 Mcps
	 *  0x0080 -> 1.000 Mcps
	 */
	ptiming->range_config__min_count_rate_rtn_limit_mcps      =
			ptuning_parms->tp_lite_med_min_count_rate_rtn_mcps;
 800b80a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b80c:	8b5a      	ldrh	r2, [r3, #26]
	ptiming->range_config__min_count_rate_rtn_limit_mcps      =
 800b80e:	687b      	ldr	r3, [r7, #4]
 800b810:	819a      	strh	r2, [r3, #12]

	/* Phase limit register formats = 5.3
	 * low   = 0x08 ->  1.0
	 * high  = 0x78 -> 15.0 -> 3.0m
	 */
	ptiming->range_config__valid_phase_low                    = 0x08;
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	2208      	movs	r2, #8
 800b816:	739a      	strb	r2, [r3, #14]
	ptiming->range_config__valid_phase_high                   = 0x78;
 800b818:	687b      	ldr	r3, [r7, #4]
 800b81a:	2278      	movs	r2, #120	; 0x78
 800b81c:	73da      	strb	r2, [r3, #15]
	ptiming->system__intermeasurement_period                  = 0x00000000;
 800b81e:	687b      	ldr	r3, [r7, #4]
 800b820:	2200      	movs	r2, #0
 800b822:	611a      	str	r2, [r3, #16]
	ptiming->system__fractional_enable                        = 0x00;
 800b824:	687b      	ldr	r3, [r7, #4]
 800b826:	2200      	movs	r2, #0
 800b828:	751a      	strb	r2, [r3, #20]

	/* Dynamic Configuration */

	pdynamic->system__grouped_parameter_hold_0                 = 0x01;
 800b82a:	683b      	ldr	r3, [r7, #0]
 800b82c:	2201      	movs	r2, #1
 800b82e:	701a      	strb	r2, [r3, #0]

	pdynamic->system__thresh_high                              = 0x0000;
 800b830:	683b      	ldr	r3, [r7, #0]
 800b832:	2200      	movs	r2, #0
 800b834:	805a      	strh	r2, [r3, #2]
	pdynamic->system__thresh_low                               = 0x0000;
 800b836:	683b      	ldr	r3, [r7, #0]
 800b838:	2200      	movs	r2, #0
 800b83a:	809a      	strh	r2, [r3, #4]
	pdynamic->system__enable_xtalk_per_quadrant                = 0x00;
 800b83c:	683b      	ldr	r3, [r7, #0]
 800b83e:	2200      	movs	r2, #0
 800b840:	719a      	strb	r2, [r3, #6]
	pdynamic->system__seed_config =
			ptuning_parms->tp_lite_seed_cfg;
 800b842:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b844:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
	pdynamic->system__seed_config =
 800b848:	683b      	ldr	r3, [r7, #0]
 800b84a:	71da      	strb	r2, [r3, #7]

	/* Timing A */
	pdynamic->sd_config__woi_sd0                               = 0x0B;
 800b84c:	683b      	ldr	r3, [r7, #0]
 800b84e:	220b      	movs	r2, #11
 800b850:	721a      	strb	r2, [r3, #8]
	/* Timing B */
	pdynamic->sd_config__woi_sd1                               = 0x09;
 800b852:	683b      	ldr	r3, [r7, #0]
 800b854:	2209      	movs	r2, #9
 800b856:	725a      	strb	r2, [r3, #9]

	pdynamic->sd_config__initial_phase_sd0                     =
			ptuning_parms->tp_init_phase_rtn_lite_med;
 800b858:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b85a:	79da      	ldrb	r2, [r3, #7]
	pdynamic->sd_config__initial_phase_sd0                     =
 800b85c:	683b      	ldr	r3, [r7, #0]
 800b85e:	729a      	strb	r2, [r3, #10]
	pdynamic->sd_config__initial_phase_sd1                     =
			ptuning_parms->tp_init_phase_ref_lite_med;;
 800b860:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b862:	7a9a      	ldrb	r2, [r3, #10]
	pdynamic->sd_config__initial_phase_sd1                     =
 800b864:	683b      	ldr	r3, [r7, #0]
 800b866:	72da      	strb	r2, [r3, #11]

	pdynamic->system__grouped_parameter_hold_1                 = 0x01;
 800b868:	683b      	ldr	r3, [r7, #0]
 800b86a:	2201      	movs	r2, #1
 800b86c:	731a      	strb	r2, [r3, #12]
	 *
	 *  Setting below 2nd order, Quantifier = 1024
	 */

	pdynamic->sd_config__first_order_select =
			ptuning_parms->tp_lite_first_order_select;
 800b86e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b870:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
	pdynamic->sd_config__first_order_select =
 800b874:	683b      	ldr	r3, [r7, #0]
 800b876:	735a      	strb	r2, [r3, #13]
	pdynamic->sd_config__quantifier         =
			ptuning_parms->tp_lite_quantifier;
 800b878:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b87a:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
	pdynamic->sd_config__quantifier         =
 800b87e:	683b      	ldr	r3, [r7, #0]
 800b880:	739a      	strb	r2, [r3, #14]

	/* Below defaults will be overwritten by zone_cfg
	 * Spad no = 199 (0xC7)
	 * Spad no =  63 (0x3F)
	 */
	pdynamic->roi_config__user_roi_centre_spad              = 0xC7;
 800b882:	683b      	ldr	r3, [r7, #0]
 800b884:	22c7      	movs	r2, #199	; 0xc7
 800b886:	73da      	strb	r2, [r3, #15]
	/* 16x16 ROI */
	pdynamic->roi_config__user_roi_requested_global_xy_size = 0xFF;
 800b888:	683b      	ldr	r3, [r7, #0]
 800b88a:	22ff      	movs	r2, #255	; 0xff
 800b88c:	741a      	strb	r2, [r3, #16]


	pdynamic->system__sequence_config                          = \
 800b88e:	683b      	ldr	r3, [r7, #0]
 800b890:	22db      	movs	r2, #219	; 0xdb
 800b892:	745a      	strb	r2, [r3, #17]
			VL53L1_SEQUENCE_DSS1_EN | \
			VL53L1_SEQUENCE_DSS2_EN | \
			VL53L1_SEQUENCE_MM2_EN | \
			VL53L1_SEQUENCE_RANGE_EN;

	pdynamic->system__grouped_parameter_hold                   = 0x02;
 800b894:	683b      	ldr	r3, [r7, #0]
 800b896:	2202      	movs	r2, #2
 800b898:	749a      	strb	r2, [r3, #18]

	/* System control */


	psystem->system__stream_count_ctrl                         = 0x00;
 800b89a:	6a3b      	ldr	r3, [r7, #32]
 800b89c:	2200      	movs	r2, #0
 800b89e:	705a      	strb	r2, [r3, #1]
	psystem->firmware__enable                                  = 0x01;
 800b8a0:	6a3b      	ldr	r3, [r7, #32]
 800b8a2:	2201      	movs	r2, #1
 800b8a4:	709a      	strb	r2, [r3, #2]
	psystem->system__interrupt_clear                           = \
 800b8a6:	6a3b      	ldr	r3, [r7, #32]
 800b8a8:	2201      	movs	r2, #1
 800b8aa:	70da      	strb	r2, [r3, #3]
			VL53L1_CLEAR_RANGE_INT;

	psystem->system__mode_start                                = \
 800b8ac:	6a3b      	ldr	r3, [r7, #32]
 800b8ae:	2221      	movs	r2, #33	; 0x21
 800b8b0:	711a      	strb	r2, [r3, #4]
			VL53L1_DEVICEREADOUTMODE_SINGLE_SD | \
			VL53L1_DEVICEMEASUREMENTMODE_BACKTOBACK;

	LOG_FUNCTION_END(status);

	return status;
 800b8b2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b8b6:	4618      	mov	r0, r3
 800b8b8:	371c      	adds	r7, #28
 800b8ba:	46bd      	mov	sp, r7
 800b8bc:	bc80      	pop	{r7}
 800b8be:	4770      	bx	lr

0800b8c0 <VL53L1_preset_mode_standard_ranging_short_range>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 800b8c0:	b580      	push	{r7, lr}
 800b8c2:	b088      	sub	sp, #32
 800b8c4:	af02      	add	r7, sp, #8
 800b8c6:	60f8      	str	r0, [r7, #12]
 800b8c8:	60b9      	str	r1, [r7, #8]
 800b8ca:	607a      	str	r2, [r7, #4]
 800b8cc:	603b      	str	r3, [r7, #0]
	 * (up to 1.4 metres)
	 *
	 * PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800b8ce:	2300      	movs	r3, #0
 800b8d0:	75fb      	strb	r3, [r7, #23]

	/* Call standard ranging configuration followed by
	 * overrides for the  short range configuration
	 */

	status = VL53L1_preset_mode_standard_ranging(
 800b8d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b8d4:	9301      	str	r3, [sp, #4]
 800b8d6:	6a3b      	ldr	r3, [r7, #32]
 800b8d8:	9300      	str	r3, [sp, #0]
 800b8da:	683b      	ldr	r3, [r7, #0]
 800b8dc:	687a      	ldr	r2, [r7, #4]
 800b8de:	68b9      	ldr	r1, [r7, #8]
 800b8e0:	68f8      	ldr	r0, [r7, #12]
 800b8e2:	f7ff fed0 	bl	800b686 <VL53L1_preset_mode_standard_ranging>
 800b8e6:	4603      	mov	r3, r0
 800b8e8:	75fb      	strb	r3, [r7, #23]
		psystem,
		ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 800b8ea:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b8ee:	2b00      	cmp	r3, #0
 800b8f0:	d121      	bne.n	800b936 <VL53L1_preset_mode_standard_ranging_short_range+0x76>
		 * min_count_rate_rtn_limit_mcps = 0x0080 ->  9.7fp ->  1.0 Mcps
		 * valid_phase_low               = 0x08 -> 5.3fp -> 1.0
		 * valid_phase_high              = 0x38 -> 5.3fp -> 7.0 -> 1.4m
		 */

		ptiming->range_config__vcsel_period_a                = 0x07;
 800b8f2:	687b      	ldr	r3, [r7, #4]
 800b8f4:	2207      	movs	r2, #7
 800b8f6:	719a      	strb	r2, [r3, #6]
		ptiming->range_config__vcsel_period_b                = 0x05;
 800b8f8:	687b      	ldr	r3, [r7, #4]
 800b8fa:	2205      	movs	r2, #5
 800b8fc:	725a      	strb	r2, [r3, #9]
		ptiming->range_config__sigma_thresh                  =
				ptuning_parms->tp_lite_short_sigma_thresh_mm;
 800b8fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b900:	8ada      	ldrh	r2, [r3, #22]
		ptiming->range_config__sigma_thresh                  =
 800b902:	687b      	ldr	r3, [r7, #4]
 800b904:	815a      	strh	r2, [r3, #10]
		ptiming->range_config__min_count_rate_rtn_limit_mcps =
				ptuning_parms->tp_lite_short_min_count_rate_rtn_mcps;
 800b906:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b908:	8b9a      	ldrh	r2, [r3, #28]
		ptiming->range_config__min_count_rate_rtn_limit_mcps =
 800b90a:	687b      	ldr	r3, [r7, #4]
 800b90c:	819a      	strh	r2, [r3, #12]
		ptiming->range_config__valid_phase_low               = 0x08;
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	2208      	movs	r2, #8
 800b912:	739a      	strb	r2, [r3, #14]
		ptiming->range_config__valid_phase_high              = 0x38;
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	2238      	movs	r2, #56	; 0x38
 800b918:	73da      	strb	r2, [r3, #15]
		/* Dynamic Configuration
		 * SD0 -> Timing A
		 * SD1 -> Timing B
		 */

		pdynamic->sd_config__woi_sd0                         = 0x07;
 800b91a:	683b      	ldr	r3, [r7, #0]
 800b91c:	2207      	movs	r2, #7
 800b91e:	721a      	strb	r2, [r3, #8]
		pdynamic->sd_config__woi_sd1                         = 0x05;
 800b920:	683b      	ldr	r3, [r7, #0]
 800b922:	2205      	movs	r2, #5
 800b924:	725a      	strb	r2, [r3, #9]
		pdynamic->sd_config__initial_phase_sd0               =
				ptuning_parms->tp_init_phase_rtn_lite_short;
 800b926:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b928:	7a1a      	ldrb	r2, [r3, #8]
		pdynamic->sd_config__initial_phase_sd0               =
 800b92a:	683b      	ldr	r3, [r7, #0]
 800b92c:	729a      	strb	r2, [r3, #10]
		pdynamic->sd_config__initial_phase_sd1               =
				ptuning_parms->tp_init_phase_ref_lite_short;
 800b92e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b930:	7ada      	ldrb	r2, [r3, #11]
		pdynamic->sd_config__initial_phase_sd1               =
 800b932:	683b      	ldr	r3, [r7, #0]
 800b934:	72da      	strb	r2, [r3, #11]
	}

	LOG_FUNCTION_END(status);

	return status;
 800b936:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b93a:	4618      	mov	r0, r3
 800b93c:	3718      	adds	r7, #24
 800b93e:	46bd      	mov	sp, r7
 800b940:	bd80      	pop	{r7, pc}

0800b942 <VL53L1_preset_mode_standard_ranging_long_range>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 800b942:	b580      	push	{r7, lr}
 800b944:	b088      	sub	sp, #32
 800b946:	af02      	add	r7, sp, #8
 800b948:	60f8      	str	r0, [r7, #12]
 800b94a:	60b9      	str	r1, [r7, #8]
 800b94c:	607a      	str	r2, [r7, #4]
 800b94e:	603b      	str	r3, [r7, #0]
	 * (up to 4.8 metres)
	 *
	 *  PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800b950:	2300      	movs	r3, #0
 800b952:	75fb      	strb	r3, [r7, #23]

	/* Call standard ranging configuration with
	 * overrides for long range configuration
	 */

	status = VL53L1_preset_mode_standard_ranging(
 800b954:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b956:	9301      	str	r3, [sp, #4]
 800b958:	6a3b      	ldr	r3, [r7, #32]
 800b95a:	9300      	str	r3, [sp, #0]
 800b95c:	683b      	ldr	r3, [r7, #0]
 800b95e:	687a      	ldr	r2, [r7, #4]
 800b960:	68b9      	ldr	r1, [r7, #8]
 800b962:	68f8      	ldr	r0, [r7, #12]
 800b964:	f7ff fe8f 	bl	800b686 <VL53L1_preset_mode_standard_ranging>
 800b968:	4603      	mov	r3, r0
 800b96a:	75fb      	strb	r3, [r7, #23]
		psystem,
		ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 800b96c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b970:	2b00      	cmp	r3, #0
 800b972:	d121      	bne.n	800b9b8 <VL53L1_preset_mode_standard_ranging_long_range+0x76>
		 * min_count_rate_rtn_limit_mcps = 0x0080 ->  9.7fp ->  1.0 Mcps
		 * valid_phase_low               = 0x08 -> 5.3fp ->  1.0
		 * valid_phase_high              = 0xB8 -> 5.3fp -> 23.0 -> 4.6m
		 */

		ptiming->range_config__vcsel_period_a                = 0x0F;
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	220f      	movs	r2, #15
 800b978:	719a      	strb	r2, [r3, #6]
		ptiming->range_config__vcsel_period_b                = 0x0D;
 800b97a:	687b      	ldr	r3, [r7, #4]
 800b97c:	220d      	movs	r2, #13
 800b97e:	725a      	strb	r2, [r3, #9]
		ptiming->range_config__sigma_thresh                  =
				ptuning_parms->tp_lite_long_sigma_thresh_mm;
 800b980:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b982:	8a5a      	ldrh	r2, [r3, #18]
		ptiming->range_config__sigma_thresh                  =
 800b984:	687b      	ldr	r3, [r7, #4]
 800b986:	815a      	strh	r2, [r3, #10]
		ptiming->range_config__min_count_rate_rtn_limit_mcps =
				ptuning_parms->tp_lite_long_min_count_rate_rtn_mcps;
 800b988:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b98a:	8b1a      	ldrh	r2, [r3, #24]
		ptiming->range_config__min_count_rate_rtn_limit_mcps =
 800b98c:	687b      	ldr	r3, [r7, #4]
 800b98e:	819a      	strh	r2, [r3, #12]
		ptiming->range_config__valid_phase_low               = 0x08;
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	2208      	movs	r2, #8
 800b994:	739a      	strb	r2, [r3, #14]
		ptiming->range_config__valid_phase_high              = 0xB8;
 800b996:	687b      	ldr	r3, [r7, #4]
 800b998:	22b8      	movs	r2, #184	; 0xb8
 800b99a:	73da      	strb	r2, [r3, #15]
		/* Dynamic Configuration
		 * SD0 -> Timing A
		 * SD1 -> Timing B
		 */

		pdynamic->sd_config__woi_sd0                         = 0x0F;
 800b99c:	683b      	ldr	r3, [r7, #0]
 800b99e:	220f      	movs	r2, #15
 800b9a0:	721a      	strb	r2, [r3, #8]
		pdynamic->sd_config__woi_sd1                         = 0x0D;
 800b9a2:	683b      	ldr	r3, [r7, #0]
 800b9a4:	220d      	movs	r2, #13
 800b9a6:	725a      	strb	r2, [r3, #9]
		pdynamic->sd_config__initial_phase_sd0               =
				ptuning_parms->tp_init_phase_rtn_lite_long;
 800b9a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b9aa:	799a      	ldrb	r2, [r3, #6]
		pdynamic->sd_config__initial_phase_sd0               =
 800b9ac:	683b      	ldr	r3, [r7, #0]
 800b9ae:	729a      	strb	r2, [r3, #10]
		pdynamic->sd_config__initial_phase_sd1               =
				ptuning_parms->tp_init_phase_ref_lite_long;
 800b9b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b9b2:	7a5a      	ldrb	r2, [r3, #9]
		pdynamic->sd_config__initial_phase_sd1               =
 800b9b4:	683b      	ldr	r3, [r7, #0]
 800b9b6:	72da      	strb	r2, [r3, #11]
	}

	LOG_FUNCTION_END(status);

	return status;
 800b9b8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b9bc:	4618      	mov	r0, r3
 800b9be:	3718      	adds	r7, #24
 800b9c0:	46bd      	mov	sp, r7
 800b9c2:	bd80      	pop	{r7, pc}

0800b9c4 <VL53L1_preset_mode_standard_ranging_mm1_cal>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 800b9c4:	b580      	push	{r7, lr}
 800b9c6:	b088      	sub	sp, #32
 800b9c8:	af02      	add	r7, sp, #8
 800b9ca:	60f8      	str	r0, [r7, #12]
 800b9cc:	60b9      	str	r1, [r7, #8]
 800b9ce:	607a      	str	r2, [r7, #4]
 800b9d0:	603b      	str	r3, [r7, #0]
	 * VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_MM1_CAL
	 *
	 * PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800b9d2:	2300      	movs	r3, #0
 800b9d4:	75fb      	strb	r3, [r7, #23]

	/* Call standard ranging configuration with
	 * overrides for long range configuration
	 */

	status = VL53L1_preset_mode_standard_ranging(
 800b9d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b9d8:	9301      	str	r3, [sp, #4]
 800b9da:	6a3b      	ldr	r3, [r7, #32]
 800b9dc:	9300      	str	r3, [sp, #0]
 800b9de:	683b      	ldr	r3, [r7, #0]
 800b9e0:	687a      	ldr	r2, [r7, #4]
 800b9e2:	68b9      	ldr	r1, [r7, #8]
 800b9e4:	68f8      	ldr	r0, [r7, #12]
 800b9e6:	f7ff fe4e 	bl	800b686 <VL53L1_preset_mode_standard_ranging>
 800b9ea:	4603      	mov	r3, r0
 800b9ec:	75fb      	strb	r3, [r7, #23]
		psystem,
		ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 800b9ee:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b9f2:	2b00      	cmp	r3, #0
 800b9f4:	d105      	bne.n	800ba02 <VL53L1_preset_mode_standard_ranging_mm1_cal+0x3e>

		pgeneral->dss_config__roi_mode_control =
 800b9f6:	68bb      	ldr	r3, [r7, #8]
 800b9f8:	2202      	movs	r2, #2
 800b9fa:	729a      	strb	r2, [r3, #10]
				VL53L1_DEVICEDSSMODE__REQUESTED_EFFFECTIVE_SPADS;

		pdynamic->system__sequence_config  = \
 800b9fc:	683b      	ldr	r3, [r7, #0]
 800b9fe:	223b      	movs	r2, #59	; 0x3b
 800ba00:	745a      	strb	r2, [r3, #17]
				VL53L1_SEQUENCE_MM1_EN;
	}

	LOG_FUNCTION_END(status);

	return status;
 800ba02:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ba06:	4618      	mov	r0, r3
 800ba08:	3718      	adds	r7, #24
 800ba0a:	46bd      	mov	sp, r7
 800ba0c:	bd80      	pop	{r7, pc}

0800ba0e <VL53L1_preset_mode_standard_ranging_mm2_cal>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 800ba0e:	b580      	push	{r7, lr}
 800ba10:	b088      	sub	sp, #32
 800ba12:	af02      	add	r7, sp, #8
 800ba14:	60f8      	str	r0, [r7, #12]
 800ba16:	60b9      	str	r1, [r7, #8]
 800ba18:	607a      	str	r2, [r7, #4]
 800ba1a:	603b      	str	r3, [r7, #0]
	 * VL53L1_DEVICEPRESETMODE_STANDARD_RANGING_MM2_CAL
	 *
	 * PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800ba1c:	2300      	movs	r3, #0
 800ba1e:	75fb      	strb	r3, [r7, #23]

	/* Call standard ranging configuration with
	 * overrides for long range configuration
	 */

	status = VL53L1_preset_mode_standard_ranging(
 800ba20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba22:	9301      	str	r3, [sp, #4]
 800ba24:	6a3b      	ldr	r3, [r7, #32]
 800ba26:	9300      	str	r3, [sp, #0]
 800ba28:	683b      	ldr	r3, [r7, #0]
 800ba2a:	687a      	ldr	r2, [r7, #4]
 800ba2c:	68b9      	ldr	r1, [r7, #8]
 800ba2e:	68f8      	ldr	r0, [r7, #12]
 800ba30:	f7ff fe29 	bl	800b686 <VL53L1_preset_mode_standard_ranging>
 800ba34:	4603      	mov	r3, r0
 800ba36:	75fb      	strb	r3, [r7, #23]
		psystem,
		ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 800ba38:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800ba3c:	2b00      	cmp	r3, #0
 800ba3e:	d105      	bne.n	800ba4c <VL53L1_preset_mode_standard_ranging_mm2_cal+0x3e>

		pgeneral->dss_config__roi_mode_control =
 800ba40:	68bb      	ldr	r3, [r7, #8]
 800ba42:	2202      	movs	r2, #2
 800ba44:	729a      	strb	r2, [r3, #10]
				VL53L1_DEVICEDSSMODE__REQUESTED_EFFFECTIVE_SPADS;

		pdynamic->system__sequence_config  = \
 800ba46:	683b      	ldr	r3, [r7, #0]
 800ba48:	225b      	movs	r2, #91	; 0x5b
 800ba4a:	745a      	strb	r2, [r3, #17]
				VL53L1_SEQUENCE_MM2_EN;
	}

	LOG_FUNCTION_END(status);

	return status;
 800ba4c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ba50:	4618      	mov	r0, r3
 800ba52:	3718      	adds	r7, #24
 800ba54:	46bd      	mov	sp, r7
 800ba56:	bd80      	pop	{r7, pc}

0800ba58 <VL53L1_preset_mode_timed_ranging>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 800ba58:	b580      	push	{r7, lr}
 800ba5a:	b088      	sub	sp, #32
 800ba5c:	af02      	add	r7, sp, #8
 800ba5e:	60f8      	str	r0, [r7, #12]
 800ba60:	60b9      	str	r1, [r7, #8]
 800ba62:	607a      	str	r2, [r7, #4]
 800ba64:	603b      	str	r3, [r7, #0]
	*  - timed
	*
	*  PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	*/

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800ba66:	2300      	movs	r3, #0
 800ba68:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_standard_ranging(
 800ba6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba6c:	9301      	str	r3, [sp, #4]
 800ba6e:	6a3b      	ldr	r3, [r7, #32]
 800ba70:	9300      	str	r3, [sp, #0]
 800ba72:	683b      	ldr	r3, [r7, #0]
 800ba74:	687a      	ldr	r2, [r7, #4]
 800ba76:	68b9      	ldr	r1, [r7, #8]
 800ba78:	68f8      	ldr	r0, [r7, #12]
 800ba7a:	f7ff fe04 	bl	800b686 <VL53L1_preset_mode_standard_ranging>
 800ba7e:	4603      	mov	r3, r0
 800ba80:	75fb      	strb	r3, [r7, #23]
					psystem,
					ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 800ba82:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800ba86:	2b00      	cmp	r3, #0
 800ba88:	d11a      	bne.n	800bac0 <VL53L1_preset_mode_timed_ranging+0x68>

		/* Dynamic Configuration */

		/* Disable GPH  */
		pdynamic->system__grouped_parameter_hold = 0x00;
 800ba8a:	683b      	ldr	r3, [r7, #0]
 800ba8c:	2200      	movs	r2, #0
 800ba8e:	749a      	strb	r2, [r3, #18]

		/* Re-Configure timing budget default for 13ms */
		ptiming->range_config__timeout_macrop_a_hi                = 0x00;
 800ba90:	687b      	ldr	r3, [r7, #4]
 800ba92:	2200      	movs	r2, #0
 800ba94:	711a      	strb	r2, [r3, #4]
		ptiming->range_config__timeout_macrop_a_lo                = 0xB1;
 800ba96:	687b      	ldr	r3, [r7, #4]
 800ba98:	22b1      	movs	r2, #177	; 0xb1
 800ba9a:	715a      	strb	r2, [r3, #5]
		/* Setup for 13ms default */
		ptiming->range_config__timeout_macrop_b_hi                = 0x00;
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	2200      	movs	r2, #0
 800baa0:	71da      	strb	r2, [r3, #7]
		ptiming->range_config__timeout_macrop_b_lo                = 0xD4;
 800baa2:	687b      	ldr	r3, [r7, #4]
 800baa4:	22d4      	movs	r2, #212	; 0xd4
 800baa6:	721a      	strb	r2, [r3, #8]

		/* Timing Configuration */

		ptiming->system__intermeasurement_period = 0x00000600;
 800baa8:	687b      	ldr	r3, [r7, #4]
 800baaa:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 800baae:	611a      	str	r2, [r3, #16]
		pdynamic->system__seed_config =
				ptuning_parms->tp_timed_seed_cfg;
 800bab0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bab2:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
		pdynamic->system__seed_config =
 800bab6:	683b      	ldr	r3, [r7, #0]
 800bab8:	71da      	strb	r2, [r3, #7]

		/* System control */

		/* Configure Timed/Psuedo-solo mode */
		psystem->system__mode_start =
 800baba:	6a3b      	ldr	r3, [r7, #32]
 800babc:	2240      	movs	r2, #64	; 0x40
 800babe:	711a      	strb	r2, [r3, #4]
				VL53L1_DEVICEMEASUREMENTMODE_TIMED;
	}

	LOG_FUNCTION_END(status);

	return status;
 800bac0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800bac4:	4618      	mov	r0, r3
 800bac6:	3718      	adds	r7, #24
 800bac8:	46bd      	mov	sp, r7
 800baca:	bd80      	pop	{r7, pc}

0800bacc <VL53L1_preset_mode_timed_ranging_short_range>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 800bacc:	b580      	push	{r7, lr}
 800bace:	b088      	sub	sp, #32
 800bad0:	af02      	add	r7, sp, #8
 800bad2:	60f8      	str	r0, [r7, #12]
 800bad4:	60b9      	str	r1, [r7, #8]
 800bad6:	607a      	str	r2, [r7, #4]
 800bad8:	603b      	str	r3, [r7, #0]
	*  - timed
	*
	*  PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	*/

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800bada:	2300      	movs	r3, #0
 800badc:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_standard_ranging_short_range(
 800bade:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bae0:	9301      	str	r3, [sp, #4]
 800bae2:	6a3b      	ldr	r3, [r7, #32]
 800bae4:	9300      	str	r3, [sp, #0]
 800bae6:	683b      	ldr	r3, [r7, #0]
 800bae8:	687a      	ldr	r2, [r7, #4]
 800baea:	68b9      	ldr	r1, [r7, #8]
 800baec:	68f8      	ldr	r0, [r7, #12]
 800baee:	f7ff fee7 	bl	800b8c0 <VL53L1_preset_mode_standard_ranging_short_range>
 800baf2:	4603      	mov	r3, r0
 800baf4:	75fb      	strb	r3, [r7, #23]
					psystem,
					ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 800baf6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800bafa:	2b00      	cmp	r3, #0
 800bafc:	d11a      	bne.n	800bb34 <VL53L1_preset_mode_timed_ranging_short_range+0x68>

		/* Dynamic Configuration */

		/* Disable GPH  */
		pdynamic->system__grouped_parameter_hold = 0x00;
 800bafe:	683b      	ldr	r3, [r7, #0]
 800bb00:	2200      	movs	r2, #0
 800bb02:	749a      	strb	r2, [r3, #18]


		/* Timing Configuration */

		/* Re-Configure timing budget default for 13ms */
		ptiming->range_config__timeout_macrop_a_hi                = 0x01;
 800bb04:	687b      	ldr	r3, [r7, #4]
 800bb06:	2201      	movs	r2, #1
 800bb08:	711a      	strb	r2, [r3, #4]
		ptiming->range_config__timeout_macrop_a_lo                = 0x84;
 800bb0a:	687b      	ldr	r3, [r7, #4]
 800bb0c:	2284      	movs	r2, #132	; 0x84
 800bb0e:	715a      	strb	r2, [r3, #5]
		/* Setup for 13ms default */
		ptiming->range_config__timeout_macrop_b_hi                = 0x01;
 800bb10:	687b      	ldr	r3, [r7, #4]
 800bb12:	2201      	movs	r2, #1
 800bb14:	71da      	strb	r2, [r3, #7]
		ptiming->range_config__timeout_macrop_b_lo                = 0xB1;
 800bb16:	687b      	ldr	r3, [r7, #4]
 800bb18:	22b1      	movs	r2, #177	; 0xb1
 800bb1a:	721a      	strb	r2, [r3, #8]

		ptiming->system__intermeasurement_period = 0x00000600;
 800bb1c:	687b      	ldr	r3, [r7, #4]
 800bb1e:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 800bb22:	611a      	str	r2, [r3, #16]
		pdynamic->system__seed_config =
				ptuning_parms->tp_timed_seed_cfg;
 800bb24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb26:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
		pdynamic->system__seed_config =
 800bb2a:	683b      	ldr	r3, [r7, #0]
 800bb2c:	71da      	strb	r2, [r3, #7]

		/* System control */

		/* Configure Timed/Psuedo-solo mode */
		psystem->system__mode_start =
 800bb2e:	6a3b      	ldr	r3, [r7, #32]
 800bb30:	2240      	movs	r2, #64	; 0x40
 800bb32:	711a      	strb	r2, [r3, #4]
				VL53L1_DEVICEMEASUREMENTMODE_TIMED;
	}

	LOG_FUNCTION_END(status);

	return status;
 800bb34:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800bb38:	4618      	mov	r0, r3
 800bb3a:	3718      	adds	r7, #24
 800bb3c:	46bd      	mov	sp, r7
 800bb3e:	bd80      	pop	{r7, pc}

0800bb40 <VL53L1_preset_mode_timed_ranging_long_range>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 800bb40:	b580      	push	{r7, lr}
 800bb42:	b088      	sub	sp, #32
 800bb44:	af02      	add	r7, sp, #8
 800bb46:	60f8      	str	r0, [r7, #12]
 800bb48:	60b9      	str	r1, [r7, #8]
 800bb4a:	607a      	str	r2, [r7, #4]
 800bb4c:	603b      	str	r3, [r7, #0]
	*  - timed
	*
	*  PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	*/

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800bb4e:	2300      	movs	r3, #0
 800bb50:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_standard_ranging_long_range(
 800bb52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb54:	9301      	str	r3, [sp, #4]
 800bb56:	6a3b      	ldr	r3, [r7, #32]
 800bb58:	9300      	str	r3, [sp, #0]
 800bb5a:	683b      	ldr	r3, [r7, #0]
 800bb5c:	687a      	ldr	r2, [r7, #4]
 800bb5e:	68b9      	ldr	r1, [r7, #8]
 800bb60:	68f8      	ldr	r0, [r7, #12]
 800bb62:	f7ff feee 	bl	800b942 <VL53L1_preset_mode_standard_ranging_long_range>
 800bb66:	4603      	mov	r3, r0
 800bb68:	75fb      	strb	r3, [r7, #23]
					psystem,
					ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 800bb6a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800bb6e:	2b00      	cmp	r3, #0
 800bb70:	d11a      	bne.n	800bba8 <VL53L1_preset_mode_timed_ranging_long_range+0x68>

		/* Dynamic Configuration */

		/* Disable GPH  */
		pdynamic->system__grouped_parameter_hold = 0x00;
 800bb72:	683b      	ldr	r3, [r7, #0]
 800bb74:	2200      	movs	r2, #0
 800bb76:	749a      	strb	r2, [r3, #18]


		/* Timing Configuration */

		/* Re-Configure timing budget default for 13ms */
		ptiming->range_config__timeout_macrop_a_hi                = 0x00;
 800bb78:	687b      	ldr	r3, [r7, #4]
 800bb7a:	2200      	movs	r2, #0
 800bb7c:	711a      	strb	r2, [r3, #4]
		ptiming->range_config__timeout_macrop_a_lo                = 0x97;
 800bb7e:	687b      	ldr	r3, [r7, #4]
 800bb80:	2297      	movs	r2, #151	; 0x97
 800bb82:	715a      	strb	r2, [r3, #5]
		/* Setup for 13ms default */
		ptiming->range_config__timeout_macrop_b_hi                = 0x00;
 800bb84:	687b      	ldr	r3, [r7, #4]
 800bb86:	2200      	movs	r2, #0
 800bb88:	71da      	strb	r2, [r3, #7]
		ptiming->range_config__timeout_macrop_b_lo                = 0xB1;
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	22b1      	movs	r2, #177	; 0xb1
 800bb8e:	721a      	strb	r2, [r3, #8]

		ptiming->system__intermeasurement_period = 0x00000600;
 800bb90:	687b      	ldr	r3, [r7, #4]
 800bb92:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 800bb96:	611a      	str	r2, [r3, #16]
		pdynamic->system__seed_config =
				ptuning_parms->tp_timed_seed_cfg;
 800bb98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb9a:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
		pdynamic->system__seed_config =
 800bb9e:	683b      	ldr	r3, [r7, #0]
 800bba0:	71da      	strb	r2, [r3, #7]

		/* System control */

		/* Configure Timed/Psuedo-solo mode */
		psystem->system__mode_start =
 800bba2:	6a3b      	ldr	r3, [r7, #32]
 800bba4:	2240      	movs	r2, #64	; 0x40
 800bba6:	711a      	strb	r2, [r3, #4]
				VL53L1_DEVICEMEASUREMENTMODE_TIMED;
	}

	LOG_FUNCTION_END(status);

	return status;
 800bba8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800bbac:	4618      	mov	r0, r3
 800bbae:	3718      	adds	r7, #24
 800bbb0:	46bd      	mov	sp, r7
 800bbb2:	bd80      	pop	{r7, pc}

0800bbb4 <VL53L1_preset_mode_low_power_auto_ranging>:
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms,
	VL53L1_low_power_auto_data_t *plpadata)
{
 800bbb4:	b580      	push	{r7, lr}
 800bbb6:	b088      	sub	sp, #32
 800bbb8:	af02      	add	r7, sp, #8
 800bbba:	60f8      	str	r0, [r7, #12]
 800bbbc:	60b9      	str	r1, [r7, #8]
 800bbbe:	607a      	str	r2, [r7, #4]
 800bbc0:	603b      	str	r3, [r7, #0]
	*  - special low power auto mode for Presence application
	*
	*  PLEASE NOTE THE SETTINGS BELOW ARE PROVISIONAL AND WILL CHANGE!
	*/

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800bbc2:	2300      	movs	r3, #0
 800bbc4:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_timed_ranging(
 800bbc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bbc8:	9301      	str	r3, [sp, #4]
 800bbca:	6a3b      	ldr	r3, [r7, #32]
 800bbcc:	9300      	str	r3, [sp, #0]
 800bbce:	683b      	ldr	r3, [r7, #0]
 800bbd0:	687a      	ldr	r2, [r7, #4]
 800bbd2:	68b9      	ldr	r1, [r7, #8]
 800bbd4:	68f8      	ldr	r0, [r7, #12]
 800bbd6:	f7ff ff3f 	bl	800ba58 <VL53L1_preset_mode_timed_ranging>
 800bbda:	4603      	mov	r3, r0
 800bbdc:	75fb      	strb	r3, [r7, #23]
					psystem,
					ptuning_parms);

	/* now setup the low power auto mode */

	if (status == VL53L1_ERROR_NONE) {
 800bbde:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800bbe2:	2b00      	cmp	r3, #0
 800bbe4:	d106      	bne.n	800bbf4 <VL53L1_preset_mode_low_power_auto_ranging+0x40>
		status = VL53L1_config_low_power_auto_mode(
 800bbe6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800bbe8:	6839      	ldr	r1, [r7, #0]
 800bbea:	68b8      	ldr	r0, [r7, #8]
 800bbec:	f000 fe6b 	bl	800c8c6 <VL53L1_config_low_power_auto_mode>
 800bbf0:	4603      	mov	r3, r0
 800bbf2:	75fb      	strb	r3, [r7, #23]
				);
	}

	LOG_FUNCTION_END(status);

	return status;
 800bbf4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800bbf8:	4618      	mov	r0, r3
 800bbfa:	3718      	adds	r7, #24
 800bbfc:	46bd      	mov	sp, r7
 800bbfe:	bd80      	pop	{r7, pc}

0800bc00 <VL53L1_preset_mode_low_power_auto_short_ranging>:
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms,
	VL53L1_low_power_auto_data_t *plpadata)
{
 800bc00:	b580      	push	{r7, lr}
 800bc02:	b088      	sub	sp, #32
 800bc04:	af02      	add	r7, sp, #8
 800bc06:	60f8      	str	r0, [r7, #12]
 800bc08:	60b9      	str	r1, [r7, #8]
 800bc0a:	607a      	str	r2, [r7, #4]
 800bc0c:	603b      	str	r3, [r7, #0]
	*  - special low power auto mode for Presence application
	*
	*  PLEASE NOTE THE SETTINGS BELOW ARE PROVISIONAL AND WILL CHANGE!
	*/

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800bc0e:	2300      	movs	r3, #0
 800bc10:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_timed_ranging_short_range(
 800bc12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bc14:	9301      	str	r3, [sp, #4]
 800bc16:	6a3b      	ldr	r3, [r7, #32]
 800bc18:	9300      	str	r3, [sp, #0]
 800bc1a:	683b      	ldr	r3, [r7, #0]
 800bc1c:	687a      	ldr	r2, [r7, #4]
 800bc1e:	68b9      	ldr	r1, [r7, #8]
 800bc20:	68f8      	ldr	r0, [r7, #12]
 800bc22:	f7ff ff53 	bl	800bacc <VL53L1_preset_mode_timed_ranging_short_range>
 800bc26:	4603      	mov	r3, r0
 800bc28:	75fb      	strb	r3, [r7, #23]
					psystem,
					ptuning_parms);

	/* now setup the low power auto mode */

	if (status == VL53L1_ERROR_NONE) {
 800bc2a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800bc2e:	2b00      	cmp	r3, #0
 800bc30:	d106      	bne.n	800bc40 <VL53L1_preset_mode_low_power_auto_short_ranging+0x40>
		status = VL53L1_config_low_power_auto_mode(
 800bc32:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800bc34:	6839      	ldr	r1, [r7, #0]
 800bc36:	68b8      	ldr	r0, [r7, #8]
 800bc38:	f000 fe45 	bl	800c8c6 <VL53L1_config_low_power_auto_mode>
 800bc3c:	4603      	mov	r3, r0
 800bc3e:	75fb      	strb	r3, [r7, #23]
				);
	}

	LOG_FUNCTION_END(status);

	return status;
 800bc40:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800bc44:	4618      	mov	r0, r3
 800bc46:	3718      	adds	r7, #24
 800bc48:	46bd      	mov	sp, r7
 800bc4a:	bd80      	pop	{r7, pc}

0800bc4c <VL53L1_preset_mode_low_power_auto_long_ranging>:
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms,
	VL53L1_low_power_auto_data_t *plpadata)
{
 800bc4c:	b580      	push	{r7, lr}
 800bc4e:	b088      	sub	sp, #32
 800bc50:	af02      	add	r7, sp, #8
 800bc52:	60f8      	str	r0, [r7, #12]
 800bc54:	60b9      	str	r1, [r7, #8]
 800bc56:	607a      	str	r2, [r7, #4]
 800bc58:	603b      	str	r3, [r7, #0]
	*  - special low power auto mode for Presence application
	*
	*  PLEASE NOTE THE SETTINGS BELOW ARE PROVISIONAL AND WILL CHANGE!
	*/

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800bc5a:	2300      	movs	r3, #0
 800bc5c:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_timed_ranging_long_range(
 800bc5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bc60:	9301      	str	r3, [sp, #4]
 800bc62:	6a3b      	ldr	r3, [r7, #32]
 800bc64:	9300      	str	r3, [sp, #0]
 800bc66:	683b      	ldr	r3, [r7, #0]
 800bc68:	687a      	ldr	r2, [r7, #4]
 800bc6a:	68b9      	ldr	r1, [r7, #8]
 800bc6c:	68f8      	ldr	r0, [r7, #12]
 800bc6e:	f7ff ff67 	bl	800bb40 <VL53L1_preset_mode_timed_ranging_long_range>
 800bc72:	4603      	mov	r3, r0
 800bc74:	75fb      	strb	r3, [r7, #23]
					psystem,
					ptuning_parms);

	/* now setup the low power auto mode */

	if (status == VL53L1_ERROR_NONE) {
 800bc76:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800bc7a:	2b00      	cmp	r3, #0
 800bc7c:	d106      	bne.n	800bc8c <VL53L1_preset_mode_low_power_auto_long_ranging+0x40>
		status = VL53L1_config_low_power_auto_mode(
 800bc7e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800bc80:	6839      	ldr	r1, [r7, #0]
 800bc82:	68b8      	ldr	r0, [r7, #8]
 800bc84:	f000 fe1f 	bl	800c8c6 <VL53L1_config_low_power_auto_mode>
 800bc88:	4603      	mov	r3, r0
 800bc8a:	75fb      	strb	r3, [r7, #23]
				);
	}

	LOG_FUNCTION_END(status);

	return status;
 800bc8c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800bc90:	4618      	mov	r0, r3
 800bc92:	3718      	adds	r7, #24
 800bc94:	46bd      	mov	sp, r7
 800bc96:	bd80      	pop	{r7, pc}

0800bc98 <VL53L1_preset_mode_singleshot_ranging>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 800bc98:	b580      	push	{r7, lr}
 800bc9a:	b088      	sub	sp, #32
 800bc9c:	af02      	add	r7, sp, #8
 800bc9e:	60f8      	str	r0, [r7, #12]
 800bca0:	60b9      	str	r1, [r7, #8]
 800bca2:	607a      	str	r2, [r7, #4]
 800bca4:	603b      	str	r3, [r7, #0]
	*  - timed
	*
	*  PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	*/

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800bca6:	2300      	movs	r3, #0
 800bca8:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_standard_ranging(
 800bcaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bcac:	9301      	str	r3, [sp, #4]
 800bcae:	6a3b      	ldr	r3, [r7, #32]
 800bcb0:	9300      	str	r3, [sp, #0]
 800bcb2:	683b      	ldr	r3, [r7, #0]
 800bcb4:	687a      	ldr	r2, [r7, #4]
 800bcb6:	68b9      	ldr	r1, [r7, #8]
 800bcb8:	68f8      	ldr	r0, [r7, #12]
 800bcba:	f7ff fce4 	bl	800b686 <VL53L1_preset_mode_standard_ranging>
 800bcbe:	4603      	mov	r3, r0
 800bcc0:	75fb      	strb	r3, [r7, #23]
		psystem,
		ptuning_parms);

	/* now override standard ranging specific registers */

	if (status == VL53L1_ERROR_NONE) {
 800bcc2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800bcc6:	2b00      	cmp	r3, #0
 800bcc8:	d116      	bne.n	800bcf8 <VL53L1_preset_mode_singleshot_ranging+0x60>

		/* Dynamic Configuration */

		/* Disable GPH  */
		pdynamic->system__grouped_parameter_hold = 0x00;
 800bcca:	683b      	ldr	r3, [r7, #0]
 800bccc:	2200      	movs	r2, #0
 800bcce:	749a      	strb	r2, [r3, #18]

		/* Timing Configuration */

		/* Re-Configure timing budget default for 13ms */
		ptiming->range_config__timeout_macrop_a_hi                = 0x00;
 800bcd0:	687b      	ldr	r3, [r7, #4]
 800bcd2:	2200      	movs	r2, #0
 800bcd4:	711a      	strb	r2, [r3, #4]
		ptiming->range_config__timeout_macrop_a_lo                = 0xB1;
 800bcd6:	687b      	ldr	r3, [r7, #4]
 800bcd8:	22b1      	movs	r2, #177	; 0xb1
 800bcda:	715a      	strb	r2, [r3, #5]
		/* Setup for 13ms default */
		ptiming->range_config__timeout_macrop_b_hi                = 0x00;
 800bcdc:	687b      	ldr	r3, [r7, #4]
 800bcde:	2200      	movs	r2, #0
 800bce0:	71da      	strb	r2, [r3, #7]
		ptiming->range_config__timeout_macrop_b_lo                = 0xD4;
 800bce2:	687b      	ldr	r3, [r7, #4]
 800bce4:	22d4      	movs	r2, #212	; 0xd4
 800bce6:	721a      	strb	r2, [r3, #8]

		pdynamic->system__seed_config =
				ptuning_parms->tp_timed_seed_cfg;
 800bce8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bcea:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
		pdynamic->system__seed_config =
 800bcee:	683b      	ldr	r3, [r7, #0]
 800bcf0:	71da      	strb	r2, [r3, #7]

		/* System control */

		/* Configure Timed/Psuedo-solo mode */
		psystem->system__mode_start = \
 800bcf2:	6a3b      	ldr	r3, [r7, #32]
 800bcf4:	2210      	movs	r2, #16
 800bcf6:	711a      	strb	r2, [r3, #4]
				VL53L1_DEVICEMEASUREMENTMODE_SINGLESHOT;
	}

	LOG_FUNCTION_END(status);

	return status;
 800bcf8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800bcfc:	4618      	mov	r0, r3
 800bcfe:	3718      	adds	r7, #24
 800bd00:	46bd      	mov	sp, r7
 800bd02:	bd80      	pop	{r7, pc}

0800bd04 <VL53L1_preset_mode_olt>:
	VL53L1_general_config_t   *pgeneral,
	VL53L1_timing_config_t    *ptiming,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_system_control_t   *psystem,
	VL53L1_tuning_parm_storage_t *ptuning_parms)
{
 800bd04:	b580      	push	{r7, lr}
 800bd06:	b088      	sub	sp, #32
 800bd08:	af02      	add	r7, sp, #8
 800bd0a:	60f8      	str	r0, [r7, #12]
 800bd0c:	60b9      	str	r1, [r7, #8]
 800bd0e:	607a      	str	r2, [r7, #4]
 800bd10:	603b      	str	r3, [r7, #0]
	 * VL53L1_DEVICEPRESETMODE_OLT
	 *
	 *  PLEASE NOTE THE SETTINGS BELOW AT PROVISIONAL AND WILL CHANGE!
	 */

	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800bd12:	2300      	movs	r3, #0
 800bd14:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* Call standard ranging configuration */

	status = VL53L1_preset_mode_standard_ranging(
 800bd16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd18:	9301      	str	r3, [sp, #4]
 800bd1a:	6a3b      	ldr	r3, [r7, #32]
 800bd1c:	9300      	str	r3, [sp, #0]
 800bd1e:	683b      	ldr	r3, [r7, #0]
 800bd20:	687a      	ldr	r2, [r7, #4]
 800bd22:	68b9      	ldr	r1, [r7, #8]
 800bd24:	68f8      	ldr	r0, [r7, #12]
 800bd26:	f7ff fcae 	bl	800b686 <VL53L1_preset_mode_standard_ranging>
 800bd2a:	4603      	mov	r3, r0
 800bd2c:	75fb      	strb	r3, [r7, #23]
					psystem,
					ptuning_parms);

	/* now override OLT specific registers */

	if (status == VL53L1_ERROR_NONE) {
 800bd2e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800bd32:	2b00      	cmp	r3, #0
 800bd34:	d102      	bne.n	800bd3c <VL53L1_preset_mode_olt+0x38>

		/* Disables requirement for host handshake */
		psystem->system__stream_count_ctrl  = 0x01;
 800bd36:	6a3b      	ldr	r3, [r7, #32]
 800bd38:	2201      	movs	r2, #1
 800bd3a:	705a      	strb	r2, [r3, #1]
	}

	LOG_FUNCTION_END(status);

	return status;
 800bd3c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800bd40:	4618      	mov	r0, r3
 800bd42:	3718      	adds	r7, #24
 800bd44:	46bd      	mov	sp, r7
 800bd46:	bd80      	pop	{r7, pc}

0800bd48 <VL53L1_init_version>:
	level, VL53L1_TRACE_FUNCTION_NONE, ##__VA_ARGS__)


void  VL53L1_init_version(
	VL53L1_DEV        Dev)
{
 800bd48:	b480      	push	{r7}
 800bd4a:	b085      	sub	sp, #20
 800bd4c:	af00      	add	r7, sp, #0
 800bd4e:	6078      	str	r0, [r7, #4]
	/**
	 * Initialise version structure
	 */

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800bd50:	687b      	ldr	r3, [r7, #4]
 800bd52:	60fb      	str	r3, [r7, #12]

	pdev->version.ll_major    = VL53L1_LL_API_IMPLEMENTATION_VER_MAJOR;
 800bd54:	68fb      	ldr	r3, [r7, #12]
 800bd56:	2201      	movs	r2, #1
 800bd58:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	pdev->version.ll_minor    = VL53L1_LL_API_IMPLEMENTATION_VER_MINOR;
 800bd5c:	68fb      	ldr	r3, [r7, #12]
 800bd5e:	2202      	movs	r2, #2
 800bd60:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
	pdev->version.ll_build    = VL53L1_LL_API_IMPLEMENTATION_VER_SUB;
 800bd64:	68fb      	ldr	r3, [r7, #12]
 800bd66:	220d      	movs	r2, #13
 800bd68:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
	pdev->version.ll_revision = VL53L1_LL_API_IMPLEMENTATION_VER_REVISION;
 800bd6c:	68fb      	ldr	r3, [r7, #12]
 800bd6e:	f640 028e 	movw	r2, #2190	; 0x88e
 800bd72:	625a      	str	r2, [r3, #36]	; 0x24
}
 800bd74:	bf00      	nop
 800bd76:	3714      	adds	r7, #20
 800bd78:	46bd      	mov	sp, r7
 800bd7a:	bc80      	pop	{r7}
 800bd7c:	4770      	bx	lr

0800bd7e <VL53L1_init_ll_driver_state>:


void  VL53L1_init_ll_driver_state(
	VL53L1_DEV         Dev,
	VL53L1_DeviceState device_state)
{
 800bd7e:	b480      	push	{r7}
 800bd80:	b085      	sub	sp, #20
 800bd82:	af00      	add	r7, sp, #0
 800bd84:	6078      	str	r0, [r7, #4]
 800bd86:	460b      	mov	r3, r1
 800bd88:	70fb      	strb	r3, [r7, #3]
	/**
	 * Initialise LL Driver state variables
	 */

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800bd8a:	687b      	ldr	r3, [r7, #4]
 800bd8c:	60fb      	str	r3, [r7, #12]
	VL53L1_ll_driver_state_t *pstate = &(pdev->ll_state);
 800bd8e:	68fb      	ldr	r3, [r7, #12]
 800bd90:	332c      	adds	r3, #44	; 0x2c
 800bd92:	60bb      	str	r3, [r7, #8]

	pstate->cfg_device_state  = device_state;
 800bd94:	68bb      	ldr	r3, [r7, #8]
 800bd96:	78fa      	ldrb	r2, [r7, #3]
 800bd98:	701a      	strb	r2, [r3, #0]
	pstate->cfg_stream_count  = 0;
 800bd9a:	68bb      	ldr	r3, [r7, #8]
 800bd9c:	2200      	movs	r2, #0
 800bd9e:	705a      	strb	r2, [r3, #1]
	pstate->cfg_gph_id        = VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 800bda0:	68bb      	ldr	r3, [r7, #8]
 800bda2:	2202      	movs	r2, #2
 800bda4:	709a      	strb	r2, [r3, #2]
	pstate->cfg_timing_status = 0;
 800bda6:	68bb      	ldr	r3, [r7, #8]
 800bda8:	2200      	movs	r2, #0
 800bdaa:	70da      	strb	r2, [r3, #3]

	pstate->rd_device_state   = device_state;
 800bdac:	68bb      	ldr	r3, [r7, #8]
 800bdae:	78fa      	ldrb	r2, [r7, #3]
 800bdb0:	711a      	strb	r2, [r3, #4]
	pstate->rd_stream_count   = 0;
 800bdb2:	68bb      	ldr	r3, [r7, #8]
 800bdb4:	2200      	movs	r2, #0
 800bdb6:	715a      	strb	r2, [r3, #5]
	pstate->rd_gph_id         = VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 800bdb8:	68bb      	ldr	r3, [r7, #8]
 800bdba:	2202      	movs	r2, #2
 800bdbc:	719a      	strb	r2, [r3, #6]
	pstate->rd_timing_status  = 0;
 800bdbe:	68bb      	ldr	r3, [r7, #8]
 800bdc0:	2200      	movs	r2, #0
 800bdc2:	71da      	strb	r2, [r3, #7]

}
 800bdc4:	bf00      	nop
 800bdc6:	3714      	adds	r7, #20
 800bdc8:	46bd      	mov	sp, r7
 800bdca:	bc80      	pop	{r7}
 800bdcc:	4770      	bx	lr
	...

0800bdd0 <VL53L1_update_ll_driver_rd_state>:


VL53L1_Error  VL53L1_update_ll_driver_rd_state(
	VL53L1_DEV         Dev)
{
 800bdd0:	b480      	push	{r7}
 800bdd2:	b087      	sub	sp, #28
 800bdd4:	af00      	add	r7, sp, #0
 800bdd6:	6078      	str	r0, [r7, #4]
	 * VL53L1_DEVICESTATE_RANGING_WAIT_GPH_SYNC
	 * VL53L1_DEVICESTATE_RANGING_GATHER_DATA
	 * VL53L1_DEVICESTATE_RANGING_OUTPUT_DATA
	 */

	VL53L1_Error        status  = VL53L1_ERROR_NONE;
 800bdd8:	2300      	movs	r3, #0
 800bdda:	75fb      	strb	r3, [r7, #23]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800bddc:	687b      	ldr	r3, [r7, #4]
 800bdde:	613b      	str	r3, [r7, #16]
	VL53L1_ll_driver_state_t *pstate = &(pdev->ll_state);
 800bde0:	693b      	ldr	r3, [r7, #16]
 800bde2:	332c      	adds	r3, #44	; 0x2c
 800bde4:	60fb      	str	r3, [r7, #12]

#ifdef VL53L1_LOGGING
	VL53L1_print_ll_driver_state(pstate);
#endif

	if ((pdev->sys_ctrl.system__mode_start &
 800bde6:	693b      	ldr	r3, [r7, #16]
 800bde8:	f893 31cc 	ldrb.w	r3, [r3, #460]	; 0x1cc
 800bdec:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800bdf0:	2b00      	cmp	r3, #0
 800bdf2:	d10c      	bne.n	800be0e <VL53L1_update_ll_driver_rd_state+0x3e>
		VL53L1_DEVICEMEASUREMENTMODE_MODE_MASK) == 0x00) {

		pstate->rd_device_state  = VL53L1_DEVICESTATE_SW_STANDBY;
 800bdf4:	68fb      	ldr	r3, [r7, #12]
 800bdf6:	2203      	movs	r2, #3
 800bdf8:	711a      	strb	r2, [r3, #4]
		pstate->rd_stream_count  = 0;
 800bdfa:	68fb      	ldr	r3, [r7, #12]
 800bdfc:	2200      	movs	r2, #0
 800bdfe:	715a      	strb	r2, [r3, #5]
		pstate->rd_gph_id = VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 800be00:	68fb      	ldr	r3, [r7, #12]
 800be02:	2202      	movs	r2, #2
 800be04:	719a      	strb	r2, [r3, #6]
		pstate->rd_timing_status = 0;
 800be06:	68fb      	ldr	r3, [r7, #12]
 800be08:	2200      	movs	r2, #0
 800be0a:	71da      	strb	r2, [r3, #7]
 800be0c:	e060      	b.n	800bed0 <VL53L1_update_ll_driver_rd_state+0x100>

		/*
		 * implement read stream count
		 */

		if (pstate->rd_stream_count == 0xFF) {
 800be0e:	68fb      	ldr	r3, [r7, #12]
 800be10:	795b      	ldrb	r3, [r3, #5]
 800be12:	2bff      	cmp	r3, #255	; 0xff
 800be14:	d103      	bne.n	800be1e <VL53L1_update_ll_driver_rd_state+0x4e>
			pstate->rd_stream_count = 0x80;
 800be16:	68fb      	ldr	r3, [r7, #12]
 800be18:	2280      	movs	r2, #128	; 0x80
 800be1a:	715a      	strb	r2, [r3, #5]
 800be1c:	e005      	b.n	800be2a <VL53L1_update_ll_driver_rd_state+0x5a>
		} else {
			pstate->rd_stream_count++;
 800be1e:	68fb      	ldr	r3, [r7, #12]
 800be20:	795b      	ldrb	r3, [r3, #5]
 800be22:	3301      	adds	r3, #1
 800be24:	b2da      	uxtb	r2, r3
 800be26:	68fb      	ldr	r3, [r7, #12]
 800be28:	715a      	strb	r2, [r3, #5]

		/*
		 * Toggle grouped parameter hold ID
		 */

		pstate->rd_gph_id ^= VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 800be2a:	68fb      	ldr	r3, [r7, #12]
 800be2c:	799b      	ldrb	r3, [r3, #6]
 800be2e:	f083 0302 	eor.w	r3, r3, #2
 800be32:	b2da      	uxtb	r2, r3
 800be34:	68fb      	ldr	r3, [r7, #12]
 800be36:	719a      	strb	r2, [r3, #6]

		/* Ok now ranging  */

		switch (pstate->rd_device_state) {
 800be38:	68fb      	ldr	r3, [r7, #12]
 800be3a:	791b      	ldrb	r3, [r3, #4]
 800be3c:	3b03      	subs	r3, #3
 800be3e:	2b05      	cmp	r3, #5
 800be40:	d839      	bhi.n	800beb6 <VL53L1_update_ll_driver_rd_state+0xe6>
 800be42:	a201      	add	r2, pc, #4	; (adr r2, 800be48 <VL53L1_update_ll_driver_rd_state+0x78>)
 800be44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800be48:	0800be61 	.word	0x0800be61
 800be4c:	0800beb7 	.word	0x0800beb7
 800be50:	0800beb7 	.word	0x0800beb7
 800be54:	0800be8b 	.word	0x0800be8b
 800be58:	0800be99 	.word	0x0800be99
 800be5c:	0800bea1 	.word	0x0800bea1

		case VL53L1_DEVICESTATE_SW_STANDBY:

			if ((pdev->dyn_cfg.system__grouped_parameter_hold &
 800be60:	693b      	ldr	r3, [r7, #16]
 800be62:	f893 31c6 	ldrb.w	r3, [r3, #454]	; 0x1c6
 800be66:	f003 0302 	and.w	r3, r3, #2
 800be6a:	2b00      	cmp	r3, #0
 800be6c:	dd03      	ble.n	800be76 <VL53L1_update_ll_driver_rd_state+0xa6>
				VL53L1_GROUPEDPARAMETERHOLD_ID_MASK) > 0) {
				pstate->rd_device_state =
 800be6e:	68fb      	ldr	r3, [r7, #12]
 800be70:	2206      	movs	r2, #6
 800be72:	711a      	strb	r2, [r3, #4]
 800be74:	e002      	b.n	800be7c <VL53L1_update_ll_driver_rd_state+0xac>
					VL53L1_DEVICESTATE_RANGING_WAIT_GPH_SYNC;
			} else {
				pstate->rd_device_state =
 800be76:	68fb      	ldr	r3, [r7, #12]
 800be78:	2208      	movs	r2, #8
 800be7a:	711a      	strb	r2, [r3, #4]
					VL53L1_DEVICESTATE_RANGING_OUTPUT_DATA;
			}

			pstate->rd_stream_count  = 0;
 800be7c:	68fb      	ldr	r3, [r7, #12]
 800be7e:	2200      	movs	r2, #0
 800be80:	715a      	strb	r2, [r3, #5]
			pstate->rd_timing_status = 0;
 800be82:	68fb      	ldr	r3, [r7, #12]
 800be84:	2200      	movs	r2, #0
 800be86:	71da      	strb	r2, [r3, #7]

		break;
 800be88:	e022      	b.n	800bed0 <VL53L1_update_ll_driver_rd_state+0x100>

		case VL53L1_DEVICESTATE_RANGING_WAIT_GPH_SYNC:

			pstate->rd_stream_count = 0;
 800be8a:	68fb      	ldr	r3, [r7, #12]
 800be8c:	2200      	movs	r2, #0
 800be8e:	715a      	strb	r2, [r3, #5]
			pstate->rd_device_state =
 800be90:	68fb      	ldr	r3, [r7, #12]
 800be92:	2208      	movs	r2, #8
 800be94:	711a      	strb	r2, [r3, #4]
				VL53L1_DEVICESTATE_RANGING_OUTPUT_DATA;

		break;
 800be96:	e01b      	b.n	800bed0 <VL53L1_update_ll_driver_rd_state+0x100>

		case VL53L1_DEVICESTATE_RANGING_GATHER_DATA:

			pstate->rd_device_state =
 800be98:	68fb      	ldr	r3, [r7, #12]
 800be9a:	2208      	movs	r2, #8
 800be9c:	711a      	strb	r2, [r3, #4]
				VL53L1_DEVICESTATE_RANGING_OUTPUT_DATA;

		break;
 800be9e:	e017      	b.n	800bed0 <VL53L1_update_ll_driver_rd_state+0x100>

		case VL53L1_DEVICESTATE_RANGING_OUTPUT_DATA:

			pstate->rd_timing_status ^= 0x01;
 800bea0:	68fb      	ldr	r3, [r7, #12]
 800bea2:	79db      	ldrb	r3, [r3, #7]
 800bea4:	f083 0301 	eor.w	r3, r3, #1
 800bea8:	b2da      	uxtb	r2, r3
 800beaa:	68fb      	ldr	r3, [r7, #12]
 800beac:	71da      	strb	r2, [r3, #7]

			pstate->rd_device_state =
 800beae:	68fb      	ldr	r3, [r7, #12]
 800beb0:	2208      	movs	r2, #8
 800beb2:	711a      	strb	r2, [r3, #4]
				VL53L1_DEVICESTATE_RANGING_OUTPUT_DATA;

		break;
 800beb4:	e00c      	b.n	800bed0 <VL53L1_update_ll_driver_rd_state+0x100>

		default:

			pstate->rd_device_state  =
 800beb6:	68fb      	ldr	r3, [r7, #12]
 800beb8:	2203      	movs	r2, #3
 800beba:	711a      	strb	r2, [r3, #4]
				VL53L1_DEVICESTATE_SW_STANDBY;
			pstate->rd_stream_count  = 0;
 800bebc:	68fb      	ldr	r3, [r7, #12]
 800bebe:	2200      	movs	r2, #0
 800bec0:	715a      	strb	r2, [r3, #5]
			pstate->rd_gph_id = VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 800bec2:	68fb      	ldr	r3, [r7, #12]
 800bec4:	2202      	movs	r2, #2
 800bec6:	719a      	strb	r2, [r3, #6]
			pstate->rd_timing_status = 0;
 800bec8:	68fb      	ldr	r3, [r7, #12]
 800beca:	2200      	movs	r2, #0
 800becc:	71da      	strb	r2, [r3, #7]

		break;
 800bece:	bf00      	nop
	VL53L1_print_ll_driver_state(pstate);
#endif

	LOG_FUNCTION_END(status);

	return status;
 800bed0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800bed4:	4618      	mov	r0, r3
 800bed6:	371c      	adds	r7, #28
 800bed8:	46bd      	mov	sp, r7
 800beda:	bc80      	pop	{r7}
 800bedc:	4770      	bx	lr
 800bede:	bf00      	nop

0800bee0 <VL53L1_check_ll_driver_rd_state>:


VL53L1_Error VL53L1_check_ll_driver_rd_state(
	VL53L1_DEV         Dev)
{
 800bee0:	b480      	push	{r7}
 800bee2:	b089      	sub	sp, #36	; 0x24
 800bee4:	af00      	add	r7, sp, #0
 800bee6:	6078      	str	r0, [r7, #4]
	 * matches the state and stream count received from the device
	 *
	 * Check is only use in back to back mode
	 */

	VL53L1_Error         status = VL53L1_ERROR_NONE;
 800bee8:	2300      	movs	r3, #0
 800beea:	77fb      	strb	r3, [r7, #31]
	VL53L1_LLDriverData_t  *pdev =
 800beec:	687b      	ldr	r3, [r7, #4]
 800beee:	61bb      	str	r3, [r7, #24]
			VL53L1DevStructGetLLDriverHandle(Dev);

	VL53L1_ll_driver_state_t  *pstate       = &(pdev->ll_state);
 800bef0:	69bb      	ldr	r3, [r7, #24]
 800bef2:	332c      	adds	r3, #44	; 0x2c
 800bef4:	617b      	str	r3, [r7, #20]
	VL53L1_system_results_t   *psys_results = &(pdev->sys_results);
 800bef6:	69bb      	ldr	r3, [r7, #24]
 800bef8:	f503 73e7 	add.w	r3, r3, #462	; 0x1ce
 800befc:	613b      	str	r3, [r7, #16]

	uint8_t   device_range_status   = 0;
 800befe:	2300      	movs	r3, #0
 800bf00:	73fb      	strb	r3, [r7, #15]
	uint8_t   device_stream_count   = 0;
 800bf02:	2300      	movs	r3, #0
 800bf04:	73bb      	strb	r3, [r7, #14]
	uint8_t   device_gph_id         = 0;
 800bf06:	2300      	movs	r3, #0
 800bf08:	737b      	strb	r3, [r7, #13]
#ifdef VL53L1_LOGGING
	VL53L1_print_ll_driver_state(pstate);
#endif

	device_range_status =
			psys_results->result__range_status &
 800bf0a:	693b      	ldr	r3, [r7, #16]
 800bf0c:	785b      	ldrb	r3, [r3, #1]
	device_range_status =
 800bf0e:	f003 031f 	and.w	r3, r3, #31
 800bf12:	73fb      	strb	r3, [r7, #15]
			VL53L1_RANGE_STATUS__RANGE_STATUS_MASK;

	device_stream_count = psys_results->result__stream_count;
 800bf14:	693b      	ldr	r3, [r7, #16]
 800bf16:	78db      	ldrb	r3, [r3, #3]
 800bf18:	73bb      	strb	r3, [r7, #14]

	/* load the correct GPH ID */
	device_gph_id = (psys_results->result__interrupt_status &
 800bf1a:	693b      	ldr	r3, [r7, #16]
 800bf1c:	781b      	ldrb	r3, [r3, #0]
		VL53L1_INTERRUPT_STATUS__GPH_ID_INT_STATUS_MASK) >> 4;
 800bf1e:	111b      	asrs	r3, r3, #4
 800bf20:	b2db      	uxtb	r3, r3
	device_gph_id = (psys_results->result__interrupt_status &
 800bf22:	f003 0302 	and.w	r3, r3, #2
 800bf26:	737b      	strb	r3, [r7, #13]

	/* only apply checks in back to back mode */

	if ((pdev->sys_ctrl.system__mode_start &
 800bf28:	69bb      	ldr	r3, [r7, #24]
 800bf2a:	f893 31cc 	ldrb.w	r3, [r3, #460]	; 0x1cc
 800bf2e:	f003 0320 	and.w	r3, r3, #32
 800bf32:	2b00      	cmp	r3, #0
 800bf34:	d017      	beq.n	800bf66 <VL53L1_check_ll_driver_rd_state+0x86>
		 *
		 * In theory the stream count should zero for the GPH interrupt
		 * but that is not the case after at abort ....
		 */

		if (pstate->rd_device_state ==
 800bf36:	697b      	ldr	r3, [r7, #20]
 800bf38:	791b      	ldrb	r3, [r3, #4]
 800bf3a:	2b06      	cmp	r3, #6
 800bf3c:	d105      	bne.n	800bf4a <VL53L1_check_ll_driver_rd_state+0x6a>
			VL53L1_DEVICESTATE_RANGING_WAIT_GPH_SYNC) {

			if (device_range_status !=
 800bf3e:	7bfb      	ldrb	r3, [r7, #15]
 800bf40:	2b12      	cmp	r3, #18
 800bf42:	d010      	beq.n	800bf66 <VL53L1_check_ll_driver_rd_state+0x86>
				VL53L1_DEVICEERROR_GPHSTREAMCOUNT0READY) {
				status = VL53L1_ERROR_GPH_SYNC_CHECK_FAIL;
 800bf44:	23ef      	movs	r3, #239	; 0xef
 800bf46:	77fb      	strb	r3, [r7, #31]
 800bf48:	e00d      	b.n	800bf66 <VL53L1_check_ll_driver_rd_state+0x86>
			}
		} else {
			if (pstate->rd_stream_count != device_stream_count) {
 800bf4a:	697b      	ldr	r3, [r7, #20]
 800bf4c:	795b      	ldrb	r3, [r3, #5]
 800bf4e:	7bba      	ldrb	r2, [r7, #14]
 800bf50:	429a      	cmp	r2, r3
 800bf52:	d001      	beq.n	800bf58 <VL53L1_check_ll_driver_rd_state+0x78>
				status = VL53L1_ERROR_STREAM_COUNT_CHECK_FAIL;
 800bf54:	23ee      	movs	r3, #238	; 0xee
 800bf56:	77fb      	strb	r3, [r7, #31]

		/*
		 * Check Read state GPH ID
		 */

		if (pstate->rd_gph_id != device_gph_id) {
 800bf58:	697b      	ldr	r3, [r7, #20]
 800bf5a:	799b      	ldrb	r3, [r3, #6]
 800bf5c:	7b7a      	ldrb	r2, [r7, #13]
 800bf5e:	429a      	cmp	r2, r3
 800bf60:	d001      	beq.n	800bf66 <VL53L1_check_ll_driver_rd_state+0x86>
			status = VL53L1_ERROR_GPH_ID_CHECK_FAIL;
 800bf62:	23ed      	movs	r3, #237	; 0xed
 800bf64:	77fb      	strb	r3, [r7, #31]

	} /* if back to back */

	LOG_FUNCTION_END(status);

	return status;
 800bf66:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800bf6a:	4618      	mov	r0, r3
 800bf6c:	3724      	adds	r7, #36	; 0x24
 800bf6e:	46bd      	mov	sp, r7
 800bf70:	bc80      	pop	{r7}
 800bf72:	4770      	bx	lr

0800bf74 <VL53L1_update_ll_driver_cfg_state>:


VL53L1_Error  VL53L1_update_ll_driver_cfg_state(
	VL53L1_DEV         Dev)
{
 800bf74:	b480      	push	{r7}
 800bf76:	b087      	sub	sp, #28
 800bf78:	af00      	add	r7, sp, #0
 800bf7a:	6078      	str	r0, [r7, #4]
	/**
	 * State machine for configuration device state
	 */

	VL53L1_Error         status = VL53L1_ERROR_NONE;
 800bf7c:	2300      	movs	r3, #0
 800bf7e:	75fb      	strb	r3, [r7, #23]
	VL53L1_LLDriverData_t  *pdev =
 800bf80:	687b      	ldr	r3, [r7, #4]
 800bf82:	613b      	str	r3, [r7, #16]
			VL53L1DevStructGetLLDriverHandle(Dev);

	VL53L1_ll_driver_state_t *pstate = &(pdev->ll_state);
 800bf84:	693b      	ldr	r3, [r7, #16]
 800bf86:	332c      	adds	r3, #44	; 0x2c
 800bf88:	60fb      	str	r3, [r7, #12]
	VL53L1_print_ll_driver_state(pstate);
#endif

	/* if top bits of mode start reset are zero then in standby state */

	if ((pdev->sys_ctrl.system__mode_start &
 800bf8a:	693b      	ldr	r3, [r7, #16]
 800bf8c:	f893 31cc 	ldrb.w	r3, [r3, #460]	; 0x1cc
 800bf90:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800bf94:	2b00      	cmp	r3, #0
 800bf96:	d10c      	bne.n	800bfb2 <VL53L1_update_ll_driver_cfg_state+0x3e>
		VL53L1_DEVICEMEASUREMENTMODE_MODE_MASK) == 0x00) {

		pstate->cfg_device_state  = VL53L1_DEVICESTATE_SW_STANDBY;
 800bf98:	68fb      	ldr	r3, [r7, #12]
 800bf9a:	2203      	movs	r2, #3
 800bf9c:	701a      	strb	r2, [r3, #0]
		pstate->cfg_stream_count  = 0;
 800bf9e:	68fb      	ldr	r3, [r7, #12]
 800bfa0:	2200      	movs	r2, #0
 800bfa2:	705a      	strb	r2, [r3, #1]
		pstate->cfg_gph_id = VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 800bfa4:	68fb      	ldr	r3, [r7, #12]
 800bfa6:	2202      	movs	r2, #2
 800bfa8:	709a      	strb	r2, [r3, #2]
		pstate->cfg_timing_status = 0;
 800bfaa:	68fb      	ldr	r3, [r7, #12]
 800bfac:	2200      	movs	r2, #0
 800bfae:	70da      	strb	r2, [r3, #3]
 800bfb0:	e03e      	b.n	800c030 <VL53L1_update_ll_driver_cfg_state+0xbc>

		/*
		 * implement configuration stream count
		 */

		if (pstate->cfg_stream_count == 0xFF) {
 800bfb2:	68fb      	ldr	r3, [r7, #12]
 800bfb4:	785b      	ldrb	r3, [r3, #1]
 800bfb6:	2bff      	cmp	r3, #255	; 0xff
 800bfb8:	d103      	bne.n	800bfc2 <VL53L1_update_ll_driver_cfg_state+0x4e>
			pstate->cfg_stream_count = 0x80;
 800bfba:	68fb      	ldr	r3, [r7, #12]
 800bfbc:	2280      	movs	r2, #128	; 0x80
 800bfbe:	705a      	strb	r2, [r3, #1]
 800bfc0:	e005      	b.n	800bfce <VL53L1_update_ll_driver_cfg_state+0x5a>
		} else {
			pstate->cfg_stream_count++;
 800bfc2:	68fb      	ldr	r3, [r7, #12]
 800bfc4:	785b      	ldrb	r3, [r3, #1]
 800bfc6:	3301      	adds	r3, #1
 800bfc8:	b2da      	uxtb	r2, r3
 800bfca:	68fb      	ldr	r3, [r7, #12]
 800bfcc:	705a      	strb	r2, [r3, #1]

		/*
		 * Toggle grouped parameter hold ID
		 */

		pstate->cfg_gph_id ^= VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 800bfce:	68fb      	ldr	r3, [r7, #12]
 800bfd0:	789b      	ldrb	r3, [r3, #2]
 800bfd2:	f083 0302 	eor.w	r3, r3, #2
 800bfd6:	b2da      	uxtb	r2, r3
 800bfd8:	68fb      	ldr	r3, [r7, #12]
 800bfda:	709a      	strb	r2, [r3, #2]

		/*
		 * Implement configuration state machine
		 */

		switch (pstate->cfg_device_state) {
 800bfdc:	68fb      	ldr	r3, [r7, #12]
 800bfde:	781b      	ldrb	r3, [r3, #0]
 800bfe0:	2b03      	cmp	r3, #3
 800bfe2:	d002      	beq.n	800bfea <VL53L1_update_ll_driver_cfg_state+0x76>
 800bfe4:	2b04      	cmp	r3, #4
 800bfe6:	d00e      	beq.n	800c006 <VL53L1_update_ll_driver_cfg_state+0x92>
 800bfe8:	e015      	b.n	800c016 <VL53L1_update_ll_driver_cfg_state+0xa2>

		case VL53L1_DEVICESTATE_SW_STANDBY:

			pstate->cfg_timing_status ^= 0x01;
 800bfea:	68fb      	ldr	r3, [r7, #12]
 800bfec:	78db      	ldrb	r3, [r3, #3]
 800bfee:	f083 0301 	eor.w	r3, r3, #1
 800bff2:	b2da      	uxtb	r2, r3
 800bff4:	68fb      	ldr	r3, [r7, #12]
 800bff6:	70da      	strb	r2, [r3, #3]
			pstate->cfg_stream_count = 1;
 800bff8:	68fb      	ldr	r3, [r7, #12]
 800bffa:	2201      	movs	r2, #1
 800bffc:	705a      	strb	r2, [r3, #1]

			pstate->cfg_device_state = VL53L1_DEVICESTATE_RANGING_DSS_AUTO;
 800bffe:	68fb      	ldr	r3, [r7, #12]
 800c000:	2204      	movs	r2, #4
 800c002:	701a      	strb	r2, [r3, #0]
		break;
 800c004:	e014      	b.n	800c030 <VL53L1_update_ll_driver_cfg_state+0xbc>

		case VL53L1_DEVICESTATE_RANGING_DSS_AUTO:

			pstate->cfg_timing_status ^= 0x01;
 800c006:	68fb      	ldr	r3, [r7, #12]
 800c008:	78db      	ldrb	r3, [r3, #3]
 800c00a:	f083 0301 	eor.w	r3, r3, #1
 800c00e:	b2da      	uxtb	r2, r3
 800c010:	68fb      	ldr	r3, [r7, #12]
 800c012:	70da      	strb	r2, [r3, #3]

		break;
 800c014:	e00c      	b.n	800c030 <VL53L1_update_ll_driver_cfg_state+0xbc>

		default:

			pstate->cfg_device_state = VL53L1_DEVICESTATE_SW_STANDBY;
 800c016:	68fb      	ldr	r3, [r7, #12]
 800c018:	2203      	movs	r2, #3
 800c01a:	701a      	strb	r2, [r3, #0]
			pstate->cfg_stream_count = 0;
 800c01c:	68fb      	ldr	r3, [r7, #12]
 800c01e:	2200      	movs	r2, #0
 800c020:	705a      	strb	r2, [r3, #1]
			pstate->cfg_gph_id = VL53L1_GROUPEDPARAMETERHOLD_ID_MASK;
 800c022:	68fb      	ldr	r3, [r7, #12]
 800c024:	2202      	movs	r2, #2
 800c026:	709a      	strb	r2, [r3, #2]
			pstate->cfg_timing_status = 0;
 800c028:	68fb      	ldr	r3, [r7, #12]
 800c02a:	2200      	movs	r2, #0
 800c02c:	70da      	strb	r2, [r3, #3]

		break;
 800c02e:	bf00      	nop
	VL53L1_print_ll_driver_state(pstate);
#endif

	LOG_FUNCTION_END(status);

	return status;
 800c030:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c034:	4618      	mov	r0, r3
 800c036:	371c      	adds	r7, #28
 800c038:	46bd      	mov	sp, r7
 800c03a:	bc80      	pop	{r7}
 800c03c:	4770      	bx	lr

0800c03e <VL53L1_copy_rtn_good_spads_to_buffer>:


void VL53L1_copy_rtn_good_spads_to_buffer(
	VL53L1_nvm_copy_data_t  *pdata,
	uint8_t                 *pbuffer)
{
 800c03e:	b480      	push	{r7}
 800c040:	b083      	sub	sp, #12
 800c042:	af00      	add	r7, sp, #0
 800c044:	6078      	str	r0, [r7, #4]
 800c046:	6039      	str	r1, [r7, #0]
	/*
	 * Convenience function to copy return SPAD enables to buffer
	 */

	*(pbuffer +  0) = pdata->global_config__spad_enables_rtn_0;
 800c048:	687b      	ldr	r3, [r7, #4]
 800c04a:	7c1a      	ldrb	r2, [r3, #16]
 800c04c:	683b      	ldr	r3, [r7, #0]
 800c04e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  1) = pdata->global_config__spad_enables_rtn_1;
 800c050:	683b      	ldr	r3, [r7, #0]
 800c052:	3301      	adds	r3, #1
 800c054:	687a      	ldr	r2, [r7, #4]
 800c056:	7c52      	ldrb	r2, [r2, #17]
 800c058:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  2) = pdata->global_config__spad_enables_rtn_2;
 800c05a:	683b      	ldr	r3, [r7, #0]
 800c05c:	3302      	adds	r3, #2
 800c05e:	687a      	ldr	r2, [r7, #4]
 800c060:	7c92      	ldrb	r2, [r2, #18]
 800c062:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  3) = pdata->global_config__spad_enables_rtn_3;
 800c064:	683b      	ldr	r3, [r7, #0]
 800c066:	3303      	adds	r3, #3
 800c068:	687a      	ldr	r2, [r7, #4]
 800c06a:	7cd2      	ldrb	r2, [r2, #19]
 800c06c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  4) = pdata->global_config__spad_enables_rtn_4;
 800c06e:	683b      	ldr	r3, [r7, #0]
 800c070:	3304      	adds	r3, #4
 800c072:	687a      	ldr	r2, [r7, #4]
 800c074:	7d12      	ldrb	r2, [r2, #20]
 800c076:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  5) = pdata->global_config__spad_enables_rtn_5;
 800c078:	683b      	ldr	r3, [r7, #0]
 800c07a:	3305      	adds	r3, #5
 800c07c:	687a      	ldr	r2, [r7, #4]
 800c07e:	7d52      	ldrb	r2, [r2, #21]
 800c080:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  6) = pdata->global_config__spad_enables_rtn_6;
 800c082:	683b      	ldr	r3, [r7, #0]
 800c084:	3306      	adds	r3, #6
 800c086:	687a      	ldr	r2, [r7, #4]
 800c088:	7d92      	ldrb	r2, [r2, #22]
 800c08a:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  7) = pdata->global_config__spad_enables_rtn_7;
 800c08c:	683b      	ldr	r3, [r7, #0]
 800c08e:	3307      	adds	r3, #7
 800c090:	687a      	ldr	r2, [r7, #4]
 800c092:	7dd2      	ldrb	r2, [r2, #23]
 800c094:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  8) = pdata->global_config__spad_enables_rtn_8;
 800c096:	683b      	ldr	r3, [r7, #0]
 800c098:	3308      	adds	r3, #8
 800c09a:	687a      	ldr	r2, [r7, #4]
 800c09c:	7e12      	ldrb	r2, [r2, #24]
 800c09e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  9) = pdata->global_config__spad_enables_rtn_9;
 800c0a0:	683b      	ldr	r3, [r7, #0]
 800c0a2:	3309      	adds	r3, #9
 800c0a4:	687a      	ldr	r2, [r7, #4]
 800c0a6:	7e52      	ldrb	r2, [r2, #25]
 800c0a8:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 10) = pdata->global_config__spad_enables_rtn_10;
 800c0aa:	683b      	ldr	r3, [r7, #0]
 800c0ac:	330a      	adds	r3, #10
 800c0ae:	687a      	ldr	r2, [r7, #4]
 800c0b0:	7e92      	ldrb	r2, [r2, #26]
 800c0b2:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 11) = pdata->global_config__spad_enables_rtn_11;
 800c0b4:	683b      	ldr	r3, [r7, #0]
 800c0b6:	330b      	adds	r3, #11
 800c0b8:	687a      	ldr	r2, [r7, #4]
 800c0ba:	7ed2      	ldrb	r2, [r2, #27]
 800c0bc:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 12) = pdata->global_config__spad_enables_rtn_12;
 800c0be:	683b      	ldr	r3, [r7, #0]
 800c0c0:	330c      	adds	r3, #12
 800c0c2:	687a      	ldr	r2, [r7, #4]
 800c0c4:	7f12      	ldrb	r2, [r2, #28]
 800c0c6:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 13) = pdata->global_config__spad_enables_rtn_13;
 800c0c8:	683b      	ldr	r3, [r7, #0]
 800c0ca:	330d      	adds	r3, #13
 800c0cc:	687a      	ldr	r2, [r7, #4]
 800c0ce:	7f52      	ldrb	r2, [r2, #29]
 800c0d0:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 14) = pdata->global_config__spad_enables_rtn_14;
 800c0d2:	683b      	ldr	r3, [r7, #0]
 800c0d4:	330e      	adds	r3, #14
 800c0d6:	687a      	ldr	r2, [r7, #4]
 800c0d8:	7f92      	ldrb	r2, [r2, #30]
 800c0da:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 15) = pdata->global_config__spad_enables_rtn_15;
 800c0dc:	683b      	ldr	r3, [r7, #0]
 800c0de:	330f      	adds	r3, #15
 800c0e0:	687a      	ldr	r2, [r7, #4]
 800c0e2:	7fd2      	ldrb	r2, [r2, #31]
 800c0e4:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 16) = pdata->global_config__spad_enables_rtn_16;
 800c0e6:	683b      	ldr	r3, [r7, #0]
 800c0e8:	3310      	adds	r3, #16
 800c0ea:	687a      	ldr	r2, [r7, #4]
 800c0ec:	f892 2020 	ldrb.w	r2, [r2, #32]
 800c0f0:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 17) = pdata->global_config__spad_enables_rtn_17;
 800c0f2:	683b      	ldr	r3, [r7, #0]
 800c0f4:	3311      	adds	r3, #17
 800c0f6:	687a      	ldr	r2, [r7, #4]
 800c0f8:	f892 2021 	ldrb.w	r2, [r2, #33]	; 0x21
 800c0fc:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 18) = pdata->global_config__spad_enables_rtn_18;
 800c0fe:	683b      	ldr	r3, [r7, #0]
 800c100:	3312      	adds	r3, #18
 800c102:	687a      	ldr	r2, [r7, #4]
 800c104:	f892 2022 	ldrb.w	r2, [r2, #34]	; 0x22
 800c108:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 19) = pdata->global_config__spad_enables_rtn_19;
 800c10a:	683b      	ldr	r3, [r7, #0]
 800c10c:	3313      	adds	r3, #19
 800c10e:	687a      	ldr	r2, [r7, #4]
 800c110:	f892 2023 	ldrb.w	r2, [r2, #35]	; 0x23
 800c114:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 20) = pdata->global_config__spad_enables_rtn_20;
 800c116:	683b      	ldr	r3, [r7, #0]
 800c118:	3314      	adds	r3, #20
 800c11a:	687a      	ldr	r2, [r7, #4]
 800c11c:	f892 2024 	ldrb.w	r2, [r2, #36]	; 0x24
 800c120:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 21) = pdata->global_config__spad_enables_rtn_21;
 800c122:	683b      	ldr	r3, [r7, #0]
 800c124:	3315      	adds	r3, #21
 800c126:	687a      	ldr	r2, [r7, #4]
 800c128:	f892 2025 	ldrb.w	r2, [r2, #37]	; 0x25
 800c12c:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 22) = pdata->global_config__spad_enables_rtn_22;
 800c12e:	683b      	ldr	r3, [r7, #0]
 800c130:	3316      	adds	r3, #22
 800c132:	687a      	ldr	r2, [r7, #4]
 800c134:	f892 2026 	ldrb.w	r2, [r2, #38]	; 0x26
 800c138:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 23) = pdata->global_config__spad_enables_rtn_23;
 800c13a:	683b      	ldr	r3, [r7, #0]
 800c13c:	3317      	adds	r3, #23
 800c13e:	687a      	ldr	r2, [r7, #4]
 800c140:	f892 2027 	ldrb.w	r2, [r2, #39]	; 0x27
 800c144:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 24) = pdata->global_config__spad_enables_rtn_24;
 800c146:	683b      	ldr	r3, [r7, #0]
 800c148:	3318      	adds	r3, #24
 800c14a:	687a      	ldr	r2, [r7, #4]
 800c14c:	f892 2028 	ldrb.w	r2, [r2, #40]	; 0x28
 800c150:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 25) = pdata->global_config__spad_enables_rtn_25;
 800c152:	683b      	ldr	r3, [r7, #0]
 800c154:	3319      	adds	r3, #25
 800c156:	687a      	ldr	r2, [r7, #4]
 800c158:	f892 2029 	ldrb.w	r2, [r2, #41]	; 0x29
 800c15c:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 26) = pdata->global_config__spad_enables_rtn_26;
 800c15e:	683b      	ldr	r3, [r7, #0]
 800c160:	331a      	adds	r3, #26
 800c162:	687a      	ldr	r2, [r7, #4]
 800c164:	f892 202a 	ldrb.w	r2, [r2, #42]	; 0x2a
 800c168:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 27) = pdata->global_config__spad_enables_rtn_27;
 800c16a:	683b      	ldr	r3, [r7, #0]
 800c16c:	331b      	adds	r3, #27
 800c16e:	687a      	ldr	r2, [r7, #4]
 800c170:	f892 202b 	ldrb.w	r2, [r2, #43]	; 0x2b
 800c174:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 28) = pdata->global_config__spad_enables_rtn_28;
 800c176:	683b      	ldr	r3, [r7, #0]
 800c178:	331c      	adds	r3, #28
 800c17a:	687a      	ldr	r2, [r7, #4]
 800c17c:	f892 202c 	ldrb.w	r2, [r2, #44]	; 0x2c
 800c180:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 29) = pdata->global_config__spad_enables_rtn_29;
 800c182:	683b      	ldr	r3, [r7, #0]
 800c184:	331d      	adds	r3, #29
 800c186:	687a      	ldr	r2, [r7, #4]
 800c188:	f892 202d 	ldrb.w	r2, [r2, #45]	; 0x2d
 800c18c:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 30) = pdata->global_config__spad_enables_rtn_30;
 800c18e:	683b      	ldr	r3, [r7, #0]
 800c190:	331e      	adds	r3, #30
 800c192:	687a      	ldr	r2, [r7, #4]
 800c194:	f892 202e 	ldrb.w	r2, [r2, #46]	; 0x2e
 800c198:	701a      	strb	r2, [r3, #0]
	*(pbuffer + 31) = pdata->global_config__spad_enables_rtn_31;
 800c19a:	683b      	ldr	r3, [r7, #0]
 800c19c:	331f      	adds	r3, #31
 800c19e:	687a      	ldr	r2, [r7, #4]
 800c1a0:	f892 202f 	ldrb.w	r2, [r2, #47]	; 0x2f
 800c1a4:	701a      	strb	r2, [r3, #0]
}
 800c1a6:	bf00      	nop
 800c1a8:	370c      	adds	r7, #12
 800c1aa:	46bd      	mov	sp, r7
 800c1ac:	bc80      	pop	{r7}
 800c1ae:	4770      	bx	lr

0800c1b0 <VL53L1_i2c_encode_uint16_t>:

void VL53L1_i2c_encode_uint16_t(
	uint16_t    ip_value,
	uint16_t    count,
	uint8_t    *pbuffer)
{
 800c1b0:	b480      	push	{r7}
 800c1b2:	b085      	sub	sp, #20
 800c1b4:	af00      	add	r7, sp, #0
 800c1b6:	4603      	mov	r3, r0
 800c1b8:	603a      	str	r2, [r7, #0]
 800c1ba:	80fb      	strh	r3, [r7, #6]
 800c1bc:	460b      	mov	r3, r1
 800c1be:	80bb      	strh	r3, [r7, #4]
	/*
	 * Encodes a uint16_t register value into an I2C write buffer
	 * MS byte first order (as per I2C register map.
	 */

	uint16_t   i    = 0;
 800c1c0:	2300      	movs	r3, #0
 800c1c2:	81fb      	strh	r3, [r7, #14]
	uint16_t   data = 0;
 800c1c4:	2300      	movs	r3, #0
 800c1c6:	81bb      	strh	r3, [r7, #12]

	data =  ip_value;
 800c1c8:	88fb      	ldrh	r3, [r7, #6]
 800c1ca:	81bb      	strh	r3, [r7, #12]

	for (i = 0; i < count ; i++) {
 800c1cc:	2300      	movs	r3, #0
 800c1ce:	81fb      	strh	r3, [r7, #14]
 800c1d0:	e00e      	b.n	800c1f0 <VL53L1_i2c_encode_uint16_t+0x40>
		pbuffer[count-i-1] = (uint8_t)(data & 0x00FF);
 800c1d2:	88ba      	ldrh	r2, [r7, #4]
 800c1d4:	89fb      	ldrh	r3, [r7, #14]
 800c1d6:	1ad3      	subs	r3, r2, r3
 800c1d8:	3b01      	subs	r3, #1
 800c1da:	683a      	ldr	r2, [r7, #0]
 800c1dc:	4413      	add	r3, r2
 800c1de:	89ba      	ldrh	r2, [r7, #12]
 800c1e0:	b2d2      	uxtb	r2, r2
 800c1e2:	701a      	strb	r2, [r3, #0]
		data = data >> 8;
 800c1e4:	89bb      	ldrh	r3, [r7, #12]
 800c1e6:	0a1b      	lsrs	r3, r3, #8
 800c1e8:	81bb      	strh	r3, [r7, #12]
	for (i = 0; i < count ; i++) {
 800c1ea:	89fb      	ldrh	r3, [r7, #14]
 800c1ec:	3301      	adds	r3, #1
 800c1ee:	81fb      	strh	r3, [r7, #14]
 800c1f0:	89fa      	ldrh	r2, [r7, #14]
 800c1f2:	88bb      	ldrh	r3, [r7, #4]
 800c1f4:	429a      	cmp	r2, r3
 800c1f6:	d3ec      	bcc.n	800c1d2 <VL53L1_i2c_encode_uint16_t+0x22>
	}
}
 800c1f8:	bf00      	nop
 800c1fa:	bf00      	nop
 800c1fc:	3714      	adds	r7, #20
 800c1fe:	46bd      	mov	sp, r7
 800c200:	bc80      	pop	{r7}
 800c202:	4770      	bx	lr

0800c204 <VL53L1_i2c_decode_uint16_t>:

uint16_t VL53L1_i2c_decode_uint16_t(
	uint16_t    count,
	uint8_t    *pbuffer)
{
 800c204:	b480      	push	{r7}
 800c206:	b085      	sub	sp, #20
 800c208:	af00      	add	r7, sp, #0
 800c20a:	4603      	mov	r3, r0
 800c20c:	6039      	str	r1, [r7, #0]
 800c20e:	80fb      	strh	r3, [r7, #6]
	/*
	 * Decodes a uint16_t from the input I2C read buffer
	 * (MS byte first order)
	 */

	uint16_t   value = 0x00;
 800c210:	2300      	movs	r3, #0
 800c212:	81fb      	strh	r3, [r7, #14]

	while (count-- > 0) {
 800c214:	e00a      	b.n	800c22c <VL53L1_i2c_decode_uint16_t+0x28>
		value = (value << 8) | (uint16_t)*pbuffer++;
 800c216:	89fb      	ldrh	r3, [r7, #14]
 800c218:	021b      	lsls	r3, r3, #8
 800c21a:	b21a      	sxth	r2, r3
 800c21c:	683b      	ldr	r3, [r7, #0]
 800c21e:	1c59      	adds	r1, r3, #1
 800c220:	6039      	str	r1, [r7, #0]
 800c222:	781b      	ldrb	r3, [r3, #0]
 800c224:	b21b      	sxth	r3, r3
 800c226:	4313      	orrs	r3, r2
 800c228:	b21b      	sxth	r3, r3
 800c22a:	81fb      	strh	r3, [r7, #14]
	while (count-- > 0) {
 800c22c:	88fb      	ldrh	r3, [r7, #6]
 800c22e:	1e5a      	subs	r2, r3, #1
 800c230:	80fa      	strh	r2, [r7, #6]
 800c232:	2b00      	cmp	r3, #0
 800c234:	d1ef      	bne.n	800c216 <VL53L1_i2c_decode_uint16_t+0x12>
	}

	return value;
 800c236:	89fb      	ldrh	r3, [r7, #14]
}
 800c238:	4618      	mov	r0, r3
 800c23a:	3714      	adds	r7, #20
 800c23c:	46bd      	mov	sp, r7
 800c23e:	bc80      	pop	{r7}
 800c240:	4770      	bx	lr

0800c242 <VL53L1_i2c_encode_int16_t>:

void VL53L1_i2c_encode_int16_t(
	int16_t     ip_value,
	uint16_t    count,
	uint8_t    *pbuffer)
{
 800c242:	b480      	push	{r7}
 800c244:	b085      	sub	sp, #20
 800c246:	af00      	add	r7, sp, #0
 800c248:	4603      	mov	r3, r0
 800c24a:	603a      	str	r2, [r7, #0]
 800c24c:	80fb      	strh	r3, [r7, #6]
 800c24e:	460b      	mov	r3, r1
 800c250:	80bb      	strh	r3, [r7, #4]
	/*
	 * Encodes a int16_t register value into an I2C write buffer
	 * MS byte first order (as per I2C register map.
	 */

	uint16_t   i    = 0;
 800c252:	2300      	movs	r3, #0
 800c254:	81fb      	strh	r3, [r7, #14]
	int16_t    data = 0;
 800c256:	2300      	movs	r3, #0
 800c258:	81bb      	strh	r3, [r7, #12]

	data =  ip_value;
 800c25a:	88fb      	ldrh	r3, [r7, #6]
 800c25c:	81bb      	strh	r3, [r7, #12]

	for (i = 0; i < count ; i++) {
 800c25e:	2300      	movs	r3, #0
 800c260:	81fb      	strh	r3, [r7, #14]
 800c262:	e00f      	b.n	800c284 <VL53L1_i2c_encode_int16_t+0x42>
		pbuffer[count-i-1] = (uint8_t)(data & 0x00FF);
 800c264:	88ba      	ldrh	r2, [r7, #4]
 800c266:	89fb      	ldrh	r3, [r7, #14]
 800c268:	1ad3      	subs	r3, r2, r3
 800c26a:	3b01      	subs	r3, #1
 800c26c:	683a      	ldr	r2, [r7, #0]
 800c26e:	4413      	add	r3, r2
 800c270:	89ba      	ldrh	r2, [r7, #12]
 800c272:	b2d2      	uxtb	r2, r2
 800c274:	701a      	strb	r2, [r3, #0]
		data = data >> 8;
 800c276:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800c27a:	121b      	asrs	r3, r3, #8
 800c27c:	81bb      	strh	r3, [r7, #12]
	for (i = 0; i < count ; i++) {
 800c27e:	89fb      	ldrh	r3, [r7, #14]
 800c280:	3301      	adds	r3, #1
 800c282:	81fb      	strh	r3, [r7, #14]
 800c284:	89fa      	ldrh	r2, [r7, #14]
 800c286:	88bb      	ldrh	r3, [r7, #4]
 800c288:	429a      	cmp	r2, r3
 800c28a:	d3eb      	bcc.n	800c264 <VL53L1_i2c_encode_int16_t+0x22>
	}
}
 800c28c:	bf00      	nop
 800c28e:	bf00      	nop
 800c290:	3714      	adds	r7, #20
 800c292:	46bd      	mov	sp, r7
 800c294:	bc80      	pop	{r7}
 800c296:	4770      	bx	lr

0800c298 <VL53L1_i2c_decode_int16_t>:

int16_t VL53L1_i2c_decode_int16_t(
	uint16_t    count,
	uint8_t    *pbuffer)
{
 800c298:	b480      	push	{r7}
 800c29a:	b085      	sub	sp, #20
 800c29c:	af00      	add	r7, sp, #0
 800c29e:	4603      	mov	r3, r0
 800c2a0:	6039      	str	r1, [r7, #0]
 800c2a2:	80fb      	strh	r3, [r7, #6]
	/*
	 * Decodes a int16_t from the input I2C read buffer
	 * (MS byte first order)
	 */

	int16_t    value = 0x00;
 800c2a4:	2300      	movs	r3, #0
 800c2a6:	81fb      	strh	r3, [r7, #14]

	/* implement sign extension */
	if (*pbuffer >= 0x80) {
 800c2a8:	683b      	ldr	r3, [r7, #0]
 800c2aa:	781b      	ldrb	r3, [r3, #0]
 800c2ac:	b25b      	sxtb	r3, r3
 800c2ae:	2b00      	cmp	r3, #0
 800c2b0:	da0e      	bge.n	800c2d0 <VL53L1_i2c_decode_int16_t+0x38>
		value = 0xFFFF;
 800c2b2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800c2b6:	81fb      	strh	r3, [r7, #14]
	}

	while (count-- > 0) {
 800c2b8:	e00a      	b.n	800c2d0 <VL53L1_i2c_decode_int16_t+0x38>
		value = (value << 8) | (int16_t)*pbuffer++;
 800c2ba:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800c2be:	021b      	lsls	r3, r3, #8
 800c2c0:	b21a      	sxth	r2, r3
 800c2c2:	683b      	ldr	r3, [r7, #0]
 800c2c4:	1c59      	adds	r1, r3, #1
 800c2c6:	6039      	str	r1, [r7, #0]
 800c2c8:	781b      	ldrb	r3, [r3, #0]
 800c2ca:	b21b      	sxth	r3, r3
 800c2cc:	4313      	orrs	r3, r2
 800c2ce:	81fb      	strh	r3, [r7, #14]
	while (count-- > 0) {
 800c2d0:	88fb      	ldrh	r3, [r7, #6]
 800c2d2:	1e5a      	subs	r2, r3, #1
 800c2d4:	80fa      	strh	r2, [r7, #6]
 800c2d6:	2b00      	cmp	r3, #0
 800c2d8:	d1ef      	bne.n	800c2ba <VL53L1_i2c_decode_int16_t+0x22>
	}

	return value;
 800c2da:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 800c2de:	4618      	mov	r0, r3
 800c2e0:	3714      	adds	r7, #20
 800c2e2:	46bd      	mov	sp, r7
 800c2e4:	bc80      	pop	{r7}
 800c2e6:	4770      	bx	lr

0800c2e8 <VL53L1_i2c_encode_uint32_t>:

void VL53L1_i2c_encode_uint32_t(
	uint32_t    ip_value,
	uint16_t    count,
	uint8_t    *pbuffer)
{
 800c2e8:	b480      	push	{r7}
 800c2ea:	b087      	sub	sp, #28
 800c2ec:	af00      	add	r7, sp, #0
 800c2ee:	60f8      	str	r0, [r7, #12]
 800c2f0:	460b      	mov	r3, r1
 800c2f2:	607a      	str	r2, [r7, #4]
 800c2f4:	817b      	strh	r3, [r7, #10]
	/*
	 * Encodes a uint32_t register value into an I2C write buffer
	 * MS byte first order (as per I2C register map.
	 */

	uint16_t   i    = 0;
 800c2f6:	2300      	movs	r3, #0
 800c2f8:	82fb      	strh	r3, [r7, #22]
	uint32_t   data = 0;
 800c2fa:	2300      	movs	r3, #0
 800c2fc:	613b      	str	r3, [r7, #16]

	data =  ip_value;
 800c2fe:	68fb      	ldr	r3, [r7, #12]
 800c300:	613b      	str	r3, [r7, #16]

	for (i = 0; i < count ; i++) {
 800c302:	2300      	movs	r3, #0
 800c304:	82fb      	strh	r3, [r7, #22]
 800c306:	e00e      	b.n	800c326 <VL53L1_i2c_encode_uint32_t+0x3e>
		pbuffer[count-i-1] = (uint8_t)(data & 0x00FF);
 800c308:	897a      	ldrh	r2, [r7, #10]
 800c30a:	8afb      	ldrh	r3, [r7, #22]
 800c30c:	1ad3      	subs	r3, r2, r3
 800c30e:	3b01      	subs	r3, #1
 800c310:	687a      	ldr	r2, [r7, #4]
 800c312:	4413      	add	r3, r2
 800c314:	693a      	ldr	r2, [r7, #16]
 800c316:	b2d2      	uxtb	r2, r2
 800c318:	701a      	strb	r2, [r3, #0]
		data = data >> 8;
 800c31a:	693b      	ldr	r3, [r7, #16]
 800c31c:	0a1b      	lsrs	r3, r3, #8
 800c31e:	613b      	str	r3, [r7, #16]
	for (i = 0; i < count ; i++) {
 800c320:	8afb      	ldrh	r3, [r7, #22]
 800c322:	3301      	adds	r3, #1
 800c324:	82fb      	strh	r3, [r7, #22]
 800c326:	8afa      	ldrh	r2, [r7, #22]
 800c328:	897b      	ldrh	r3, [r7, #10]
 800c32a:	429a      	cmp	r2, r3
 800c32c:	d3ec      	bcc.n	800c308 <VL53L1_i2c_encode_uint32_t+0x20>
	}
}
 800c32e:	bf00      	nop
 800c330:	bf00      	nop
 800c332:	371c      	adds	r7, #28
 800c334:	46bd      	mov	sp, r7
 800c336:	bc80      	pop	{r7}
 800c338:	4770      	bx	lr

0800c33a <VL53L1_i2c_decode_uint32_t>:

uint32_t VL53L1_i2c_decode_uint32_t(
	uint16_t    count,
	uint8_t    *pbuffer)
{
 800c33a:	b480      	push	{r7}
 800c33c:	b085      	sub	sp, #20
 800c33e:	af00      	add	r7, sp, #0
 800c340:	4603      	mov	r3, r0
 800c342:	6039      	str	r1, [r7, #0]
 800c344:	80fb      	strh	r3, [r7, #6]
	/*
	 * Decodes a uint32_t from the input I2C read buffer
	 * (MS byte first order)
	 */

	uint32_t   value = 0x00;
 800c346:	2300      	movs	r3, #0
 800c348:	60fb      	str	r3, [r7, #12]

	while (count-- > 0) {
 800c34a:	e007      	b.n	800c35c <VL53L1_i2c_decode_uint32_t+0x22>
		value = (value << 8) | (uint32_t)*pbuffer++;
 800c34c:	68fb      	ldr	r3, [r7, #12]
 800c34e:	021a      	lsls	r2, r3, #8
 800c350:	683b      	ldr	r3, [r7, #0]
 800c352:	1c59      	adds	r1, r3, #1
 800c354:	6039      	str	r1, [r7, #0]
 800c356:	781b      	ldrb	r3, [r3, #0]
 800c358:	4313      	orrs	r3, r2
 800c35a:	60fb      	str	r3, [r7, #12]
	while (count-- > 0) {
 800c35c:	88fb      	ldrh	r3, [r7, #6]
 800c35e:	1e5a      	subs	r2, r3, #1
 800c360:	80fa      	strh	r2, [r7, #6]
 800c362:	2b00      	cmp	r3, #0
 800c364:	d1f2      	bne.n	800c34c <VL53L1_i2c_decode_uint32_t+0x12>
	}

	return value;
 800c366:	68fb      	ldr	r3, [r7, #12]
}
 800c368:	4618      	mov	r0, r3
 800c36a:	3714      	adds	r7, #20
 800c36c:	46bd      	mov	sp, r7
 800c36e:	bc80      	pop	{r7}
 800c370:	4770      	bx	lr

0800c372 <VL53L1_i2c_decode_int32_t>:
}

int32_t VL53L1_i2c_decode_int32_t(
	uint16_t    count,
	uint8_t    *pbuffer)
{
 800c372:	b480      	push	{r7}
 800c374:	b085      	sub	sp, #20
 800c376:	af00      	add	r7, sp, #0
 800c378:	4603      	mov	r3, r0
 800c37a:	6039      	str	r1, [r7, #0]
 800c37c:	80fb      	strh	r3, [r7, #6]
	/*
	 * Decodes a int32_t from the input I2C read buffer
	 * (MS byte first order)
	 */

	int32_t    value = 0x00;
 800c37e:	2300      	movs	r3, #0
 800c380:	60fb      	str	r3, [r7, #12]

	/* implement sign extension */
	if (*pbuffer >= 0x80) {
 800c382:	683b      	ldr	r3, [r7, #0]
 800c384:	781b      	ldrb	r3, [r3, #0]
 800c386:	b25b      	sxtb	r3, r3
 800c388:	2b00      	cmp	r3, #0
 800c38a:	da0b      	bge.n	800c3a4 <VL53L1_i2c_decode_int32_t+0x32>
		value = 0xFFFFFFFF;
 800c38c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800c390:	60fb      	str	r3, [r7, #12]
	}

	while (count-- > 0) {
 800c392:	e007      	b.n	800c3a4 <VL53L1_i2c_decode_int32_t+0x32>
		value = (value << 8) | (int32_t)*pbuffer++;
 800c394:	68fb      	ldr	r3, [r7, #12]
 800c396:	021a      	lsls	r2, r3, #8
 800c398:	683b      	ldr	r3, [r7, #0]
 800c39a:	1c59      	adds	r1, r3, #1
 800c39c:	6039      	str	r1, [r7, #0]
 800c39e:	781b      	ldrb	r3, [r3, #0]
 800c3a0:	4313      	orrs	r3, r2
 800c3a2:	60fb      	str	r3, [r7, #12]
	while (count-- > 0) {
 800c3a4:	88fb      	ldrh	r3, [r7, #6]
 800c3a6:	1e5a      	subs	r2, r3, #1
 800c3a8:	80fa      	strh	r2, [r7, #6]
 800c3aa:	2b00      	cmp	r3, #0
 800c3ac:	d1f2      	bne.n	800c394 <VL53L1_i2c_decode_int32_t+0x22>
	}

	return value;
 800c3ae:	68fb      	ldr	r3, [r7, #12]
}
 800c3b0:	4618      	mov	r0, r3
 800c3b2:	3714      	adds	r7, #20
 800c3b4:	46bd      	mov	sp, r7
 800c3b6:	bc80      	pop	{r7}
 800c3b8:	4770      	bx	lr

0800c3ba <VL53L1_set_powerforce_register>:


VL53L1_Error VL53L1_set_powerforce_register(
	VL53L1_DEV    Dev,
	uint8_t       value)
{
 800c3ba:	b580      	push	{r7, lr}
 800c3bc:	b084      	sub	sp, #16
 800c3be:	af00      	add	r7, sp, #0
 800c3c0:	6078      	str	r0, [r7, #4]
 800c3c2:	460b      	mov	r3, r1
 800c3c4:	70fb      	strb	r3, [r7, #3]
	/*
	 * Set power force register
	 */

	VL53L1_Error status       = VL53L1_ERROR_NONE;
 800c3c6:	2300      	movs	r3, #0
 800c3c8:	73fb      	strb	r3, [r7, #15]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800c3ca:	687b      	ldr	r3, [r7, #4]
 800c3cc:	60bb      	str	r3, [r7, #8]

	pdev->sys_ctrl.power_management__go1_power_force = value;
 800c3ce:	68bb      	ldr	r3, [r7, #8]
 800c3d0:	78fa      	ldrb	r2, [r7, #3]
 800c3d2:	f883 21c8 	strb.w	r2, [r3, #456]	; 0x1c8

	status = VL53L1_WrByte(
 800c3d6:	68bb      	ldr	r3, [r7, #8]
 800c3d8:	f893 31c8 	ldrb.w	r3, [r3, #456]	; 0x1c8
 800c3dc:	461a      	mov	r2, r3
 800c3de:	2183      	movs	r1, #131	; 0x83
 800c3e0:	6878      	ldr	r0, [r7, #4]
 800c3e2:	f001 fd01 	bl	800dde8 <VL53L1_WrByte>
 800c3e6:	4603      	mov	r3, r0
 800c3e8:	73fb      	strb	r3, [r7, #15]
			Dev,
			VL53L1_POWER_MANAGEMENT__GO1_POWER_FORCE,
			pdev->sys_ctrl.power_management__go1_power_force);

	return status;
 800c3ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800c3ee:	4618      	mov	r0, r3
 800c3f0:	3710      	adds	r7, #16
 800c3f2:	46bd      	mov	sp, r7
 800c3f4:	bd80      	pop	{r7, pc}

0800c3f6 <VL53L1_enable_powerforce>:


VL53L1_Error VL53L1_enable_powerforce(
	VL53L1_DEV    Dev)
{
 800c3f6:	b580      	push	{r7, lr}
 800c3f8:	b084      	sub	sp, #16
 800c3fa:	af00      	add	r7, sp, #0
 800c3fc:	6078      	str	r0, [r7, #4]
	/*
	 * Enable power force
	 */

	VL53L1_Error status       = VL53L1_ERROR_NONE;
 800c3fe:	2300      	movs	r3, #0
 800c400:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	status = VL53L1_set_powerforce_register(Dev, 0x01);
 800c402:	2101      	movs	r1, #1
 800c404:	6878      	ldr	r0, [r7, #4]
 800c406:	f7ff ffd8 	bl	800c3ba <VL53L1_set_powerforce_register>
 800c40a:	4603      	mov	r3, r0
 800c40c:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(status);

	return status;
 800c40e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800c412:	4618      	mov	r0, r3
 800c414:	3710      	adds	r7, #16
 800c416:	46bd      	mov	sp, r7
 800c418:	bd80      	pop	{r7, pc}

0800c41a <VL53L1_calc_macro_period_us>:
#endif

uint32_t VL53L1_calc_macro_period_us(
	uint16_t  fast_osc_frequency,
	uint8_t   vcsel_period)
{
 800c41a:	b580      	push	{r7, lr}
 800c41c:	b086      	sub	sp, #24
 800c41e:	af00      	add	r7, sp, #0
 800c420:	4603      	mov	r3, r0
 800c422:	460a      	mov	r2, r1
 800c424:	80fb      	strh	r3, [r7, #6]
 800c426:	4613      	mov	r3, r2
 800c428:	717b      	strb	r3, [r7, #5]
	 *
	 * Macro period fixed point format = unsigned 12.12
	 * Maximum supported macro period  = 4095.9999 us
	 */

	uint32_t  pll_period_us        = 0;
 800c42a:	2300      	movs	r3, #0
 800c42c:	617b      	str	r3, [r7, #20]
	uint8_t   vcsel_period_pclks   = 0;
 800c42e:	2300      	movs	r3, #0
 800c430:	74fb      	strb	r3, [r7, #19]
	uint32_t  macro_period_us      = 0;
 800c432:	2300      	movs	r3, #0
 800c434:	60fb      	str	r3, [r7, #12]

	/*  Calculate PLL period in [us] from the  fast_osc_frequency
	 *  Fast osc frequency fixed point format = unsigned 4.12
	 */

	pll_period_us = VL53L1_calc_pll_period_us(fast_osc_frequency);
 800c436:	88fb      	ldrh	r3, [r7, #6]
 800c438:	4618      	mov	r0, r3
 800c43a:	f000 faa0 	bl	800c97e <VL53L1_calc_pll_period_us>
 800c43e:	6178      	str	r0, [r7, #20]

	/*  VCSEL period
	 *  - the real VCSEL period in PLL clocks = 2*(VCSEL_PERIOD+1)
	 */

	vcsel_period_pclks = VL53L1_decode_vcsel_period(vcsel_period);
 800c440:	797b      	ldrb	r3, [r7, #5]
 800c442:	4618      	mov	r0, r3
 800c444:	f000 faae 	bl	800c9a4 <VL53L1_decode_vcsel_period>
 800c448:	4603      	mov	r3, r0
 800c44a:	74fb      	strb	r3, [r7, #19]
	 *  Max bits (24 - 6) + 12 = 30-bits usage
	 *
	 *  Downshift by 6 before multiplying by the VCSEL Period
	 */

	macro_period_us =
 800c44c:	697a      	ldr	r2, [r7, #20]
 800c44e:	4613      	mov	r3, r2
 800c450:	00db      	lsls	r3, r3, #3
 800c452:	4413      	add	r3, r2
 800c454:	021b      	lsls	r3, r3, #8
 800c456:	60fb      	str	r3, [r7, #12]
			(uint32_t)VL53L1_MACRO_PERIOD_VCSEL_PERIODS *
			pll_period_us;
	macro_period_us = macro_period_us >> 6;
 800c458:	68fb      	ldr	r3, [r7, #12]
 800c45a:	099b      	lsrs	r3, r3, #6
 800c45c:	60fb      	str	r3, [r7, #12]

	macro_period_us = macro_period_us * (uint32_t)vcsel_period_pclks;
 800c45e:	7cfa      	ldrb	r2, [r7, #19]
 800c460:	68fb      	ldr	r3, [r7, #12]
 800c462:	fb02 f303 	mul.w	r3, r2, r3
 800c466:	60fb      	str	r3, [r7, #12]
	macro_period_us = macro_period_us >> 6;
 800c468:	68fb      	ldr	r3, [r7, #12]
 800c46a:	099b      	lsrs	r3, r3, #6
 800c46c:	60fb      	str	r3, [r7, #12]
			macro_period_us);
#endif

	LOG_FUNCTION_END(0);

	return macro_period_us;
 800c46e:	68fb      	ldr	r3, [r7, #12]
}
 800c470:	4618      	mov	r0, r3
 800c472:	3718      	adds	r7, #24
 800c474:	46bd      	mov	sp, r7
 800c476:	bd80      	pop	{r7, pc}

0800c478 <VL53L1_calc_range_ignore_threshold>:
uint16_t VL53L1_calc_range_ignore_threshold(
	uint32_t central_rate,
	int16_t  x_gradient,
	int16_t  y_gradient,
	uint8_t  rate_mult)
{
 800c478:	b480      	push	{r7}
 800c47a:	b089      	sub	sp, #36	; 0x24
 800c47c:	af00      	add	r7, sp, #0
 800c47e:	60f8      	str	r0, [r7, #12]
 800c480:	4608      	mov	r0, r1
 800c482:	4611      	mov	r1, r2
 800c484:	461a      	mov	r2, r3
 800c486:	4603      	mov	r3, r0
 800c488:	817b      	strh	r3, [r7, #10]
 800c48a:	460b      	mov	r3, r1
 800c48c:	813b      	strh	r3, [r7, #8]
 800c48e:	4613      	mov	r3, r2
 800c490:	71fb      	strb	r3, [r7, #7]
	 * Range ignore threshold rate is then multiplied by user input
	 * rate_mult (in 3.5 fractional format)
	 *
	 */

	int32_t    range_ignore_thresh_int  = 0;
 800c492:	2300      	movs	r3, #0
 800c494:	617b      	str	r3, [r7, #20]
	uint16_t   range_ignore_thresh_kcps = 0;
 800c496:	2300      	movs	r3, #0
 800c498:	83fb      	strh	r3, [r7, #30]
	int32_t    central_rate_int         = 0;
 800c49a:	2300      	movs	r3, #0
 800c49c:	613b      	str	r3, [r7, #16]
	int16_t    x_gradient_int           = 0;
 800c49e:	2300      	movs	r3, #0
 800c4a0:	83bb      	strh	r3, [r7, #28]
	int16_t    y_gradient_int           = 0;
 800c4a2:	2300      	movs	r3, #0
 800c4a4:	837b      	strh	r3, [r7, #26]

	LOG_FUNCTION_START("");

	/* Shift central_rate to .13 fractional for simple addition */

	central_rate_int = ((int32_t)central_rate * (1 << 4)) / (1000);
 800c4a6:	68fb      	ldr	r3, [r7, #12]
 800c4a8:	011b      	lsls	r3, r3, #4
 800c4aa:	4a23      	ldr	r2, [pc, #140]	; (800c538 <VL53L1_calc_range_ignore_threshold+0xc0>)
 800c4ac:	fb82 1203 	smull	r1, r2, r2, r3
 800c4b0:	1192      	asrs	r2, r2, #6
 800c4b2:	17db      	asrs	r3, r3, #31
 800c4b4:	1ad3      	subs	r3, r2, r3
 800c4b6:	613b      	str	r3, [r7, #16]

	if (x_gradient < 0) {
 800c4b8:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800c4bc:	2b00      	cmp	r3, #0
 800c4be:	da03      	bge.n	800c4c8 <VL53L1_calc_range_ignore_threshold+0x50>
		x_gradient_int = x_gradient * -1;
 800c4c0:	897b      	ldrh	r3, [r7, #10]
 800c4c2:	425b      	negs	r3, r3
 800c4c4:	b29b      	uxth	r3, r3
 800c4c6:	83bb      	strh	r3, [r7, #28]
	}

	if (y_gradient < 0) {
 800c4c8:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800c4cc:	2b00      	cmp	r3, #0
 800c4ce:	da03      	bge.n	800c4d8 <VL53L1_calc_range_ignore_threshold+0x60>
		y_gradient_int = y_gradient * -1;
 800c4d0:	893b      	ldrh	r3, [r7, #8]
 800c4d2:	425b      	negs	r3, r3
 800c4d4:	b29b      	uxth	r3, r3
 800c4d6:	837b      	strh	r3, [r7, #26]

	/* Calculate full rate per spad - worst case from measured xtalk */
	/* Generated here from .11 fractional kcps */
	/* Additional factor of 4 applied to bring fractional precision to .13 */

	range_ignore_thresh_int = (8 * x_gradient_int * 4) + (8 * y_gradient_int * 4);
 800c4d8:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 800c4dc:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800c4e0:	4413      	add	r3, r2
 800c4e2:	015b      	lsls	r3, r3, #5
 800c4e4:	617b      	str	r3, [r7, #20]

	/* Convert Kcps to Mcps */

	range_ignore_thresh_int = range_ignore_thresh_int / 1000;
 800c4e6:	697b      	ldr	r3, [r7, #20]
 800c4e8:	4a13      	ldr	r2, [pc, #76]	; (800c538 <VL53L1_calc_range_ignore_threshold+0xc0>)
 800c4ea:	fb82 1203 	smull	r1, r2, r2, r3
 800c4ee:	1192      	asrs	r2, r2, #6
 800c4f0:	17db      	asrs	r3, r3, #31
 800c4f2:	1ad3      	subs	r3, r2, r3
 800c4f4:	617b      	str	r3, [r7, #20]

	/* Combine with Central Rate - Mcps .13 format*/

	range_ignore_thresh_int = range_ignore_thresh_int + central_rate_int;
 800c4f6:	697a      	ldr	r2, [r7, #20]
 800c4f8:	693b      	ldr	r3, [r7, #16]
 800c4fa:	4413      	add	r3, r2
 800c4fc:	617b      	str	r3, [r7, #20]

	/* Mult by user input */

	range_ignore_thresh_int = (int32_t)rate_mult * range_ignore_thresh_int;
 800c4fe:	79fa      	ldrb	r2, [r7, #7]
 800c500:	697b      	ldr	r3, [r7, #20]
 800c502:	fb02 f303 	mul.w	r3, r2, r3
 800c506:	617b      	str	r3, [r7, #20]

	range_ignore_thresh_int = (range_ignore_thresh_int + (1<<4)) / (1<<5);
 800c508:	697b      	ldr	r3, [r7, #20]
 800c50a:	3310      	adds	r3, #16
 800c50c:	2b00      	cmp	r3, #0
 800c50e:	da00      	bge.n	800c512 <VL53L1_calc_range_ignore_threshold+0x9a>
 800c510:	331f      	adds	r3, #31
 800c512:	115b      	asrs	r3, r3, #5
 800c514:	617b      	str	r3, [r7, #20]

	/* Finally clip and output in correct format */

	if (range_ignore_thresh_int > 0xFFFF) {
 800c516:	697b      	ldr	r3, [r7, #20]
 800c518:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c51c:	db03      	blt.n	800c526 <VL53L1_calc_range_ignore_threshold+0xae>
		range_ignore_thresh_kcps = 0xFFFF;
 800c51e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800c522:	83fb      	strh	r3, [r7, #30]
 800c524:	e001      	b.n	800c52a <VL53L1_calc_range_ignore_threshold+0xb2>
	} else {
		range_ignore_thresh_kcps = (uint16_t)range_ignore_thresh_int;
 800c526:	697b      	ldr	r3, [r7, #20]
 800c528:	83fb      	strh	r3, [r7, #30]
			range_ignore_thresh_kcps);
#endif

	LOG_FUNCTION_END(0);

	return range_ignore_thresh_kcps;
 800c52a:	8bfb      	ldrh	r3, [r7, #30]
}
 800c52c:	4618      	mov	r0, r3
 800c52e:	3724      	adds	r7, #36	; 0x24
 800c530:	46bd      	mov	sp, r7
 800c532:	bc80      	pop	{r7}
 800c534:	4770      	bx	lr
 800c536:	bf00      	nop
 800c538:	10624dd3 	.word	0x10624dd3

0800c53c <VL53L1_calc_timeout_mclks>:


uint32_t VL53L1_calc_timeout_mclks(
	uint32_t timeout_us,
	uint32_t macro_period_us)
{
 800c53c:	b480      	push	{r7}
 800c53e:	b085      	sub	sp, #20
 800c540:	af00      	add	r7, sp, #0
 800c542:	6078      	str	r0, [r7, #4]
 800c544:	6039      	str	r1, [r7, #0]
	 *  Max timeout in 20.12 format = 32-bits
	 *
	 *  Macro period [us] = 12.12 format
	 */

	uint32_t timeout_mclks   = 0;
 800c546:	2300      	movs	r3, #0
 800c548:	60fb      	str	r3, [r7, #12]

	LOG_FUNCTION_START("");

	timeout_mclks   =
			((timeout_us << 12) + (macro_period_us>>1)) /
 800c54a:	687b      	ldr	r3, [r7, #4]
 800c54c:	031a      	lsls	r2, r3, #12
 800c54e:	683b      	ldr	r3, [r7, #0]
 800c550:	085b      	lsrs	r3, r3, #1
 800c552:	441a      	add	r2, r3
	timeout_mclks   =
 800c554:	683b      	ldr	r3, [r7, #0]
 800c556:	fbb2 f3f3 	udiv	r3, r2, r3
 800c55a:	60fb      	str	r3, [r7, #12]
			macro_period_us;

	LOG_FUNCTION_END(0);

	return timeout_mclks;
 800c55c:	68fb      	ldr	r3, [r7, #12]
}
 800c55e:	4618      	mov	r0, r3
 800c560:	3714      	adds	r7, #20
 800c562:	46bd      	mov	sp, r7
 800c564:	bc80      	pop	{r7}
 800c566:	4770      	bx	lr

0800c568 <VL53L1_calc_encoded_timeout>:


uint16_t VL53L1_calc_encoded_timeout(
	uint32_t timeout_us,
	uint32_t macro_period_us)
{
 800c568:	b580      	push	{r7, lr}
 800c56a:	b084      	sub	sp, #16
 800c56c:	af00      	add	r7, sp, #0
 800c56e:	6078      	str	r0, [r7, #4]
 800c570:	6039      	str	r1, [r7, #0]
	 *  Max timeout in 20.12 format = 32-bits
	 *
	 *  Macro period [us] = 12.12 format
	 */

	uint32_t timeout_mclks   = 0;
 800c572:	2300      	movs	r3, #0
 800c574:	60fb      	str	r3, [r7, #12]
	uint16_t timeout_encoded = 0;
 800c576:	2300      	movs	r3, #0
 800c578:	817b      	strh	r3, [r7, #10]

	LOG_FUNCTION_START("");

	timeout_mclks   =
		VL53L1_calc_timeout_mclks(timeout_us, macro_period_us);
 800c57a:	6839      	ldr	r1, [r7, #0]
 800c57c:	6878      	ldr	r0, [r7, #4]
 800c57e:	f7ff ffdd 	bl	800c53c <VL53L1_calc_timeout_mclks>
 800c582:	60f8      	str	r0, [r7, #12]

	timeout_encoded =
		VL53L1_encode_timeout(timeout_mclks);
 800c584:	68f8      	ldr	r0, [r7, #12]
 800c586:	f000 f860 	bl	800c64a <VL53L1_encode_timeout>
 800c58a:	4603      	mov	r3, r0
 800c58c:	817b      	strh	r3, [r7, #10]
			timeout_encoded, timeout_encoded);
#endif

	LOG_FUNCTION_END(0);

	return timeout_encoded;
 800c58e:	897b      	ldrh	r3, [r7, #10]
}
 800c590:	4618      	mov	r0, r3
 800c592:	3710      	adds	r7, #16
 800c594:	46bd      	mov	sp, r7
 800c596:	bd80      	pop	{r7, pc}

0800c598 <VL53L1_calc_timeout_us>:


uint32_t VL53L1_calc_timeout_us(
	uint32_t timeout_mclks,
	uint32_t macro_period_us)
{
 800c598:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 800c59c:	b087      	sub	sp, #28
 800c59e:	af00      	add	r7, sp, #0
 800c5a0:	6078      	str	r0, [r7, #4]
 800c5a2:	6039      	str	r1, [r7, #0]
	 *  Max timeout in 20.12 format = 32-bits
	 *
	 *  Macro period [us] = 12.12 format
	 */

	uint32_t timeout_us     = 0;
 800c5a4:	2100      	movs	r1, #0
 800c5a6:	6179      	str	r1, [r7, #20]
	uint64_t tmp            = 0;
 800c5a8:	f04f 0000 	mov.w	r0, #0
 800c5ac:	f04f 0100 	mov.w	r1, #0
 800c5b0:	e9c7 0102 	strd	r0, r1, [r7, #8]

	LOG_FUNCTION_START("");

	tmp  = (uint64_t)timeout_mclks * (uint64_t)macro_period_us;
 800c5b4:	6879      	ldr	r1, [r7, #4]
 800c5b6:	2000      	movs	r0, #0
 800c5b8:	4688      	mov	r8, r1
 800c5ba:	4681      	mov	r9, r0
 800c5bc:	6839      	ldr	r1, [r7, #0]
 800c5be:	2000      	movs	r0, #0
 800c5c0:	460c      	mov	r4, r1
 800c5c2:	4605      	mov	r5, r0
 800c5c4:	fb04 f009 	mul.w	r0, r4, r9
 800c5c8:	fb08 f105 	mul.w	r1, r8, r5
 800c5cc:	4401      	add	r1, r0
 800c5ce:	fba8 2304 	umull	r2, r3, r8, r4
 800c5d2:	4419      	add	r1, r3
 800c5d4:	460b      	mov	r3, r1
 800c5d6:	e9c7 2302 	strd	r2, r3, [r7, #8]
 800c5da:	e9c7 2302 	strd	r2, r3, [r7, #8]
	tmp += 0x00800;
 800c5de:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800c5e2:	f512 6a00 	adds.w	sl, r2, #2048	; 0x800
 800c5e6:	f143 0b00 	adc.w	fp, r3, #0
 800c5ea:	e9c7 ab02 	strd	sl, fp, [r7, #8]
	tmp  = tmp >> 12;
 800c5ee:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800c5f2:	f04f 0200 	mov.w	r2, #0
 800c5f6:	f04f 0300 	mov.w	r3, #0
 800c5fa:	0b02      	lsrs	r2, r0, #12
 800c5fc:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
 800c600:	0b0b      	lsrs	r3, r1, #12
 800c602:	e9c7 2302 	strd	r2, r3, [r7, #8]

	timeout_us = (uint32_t)tmp;
 800c606:	68bb      	ldr	r3, [r7, #8]
 800c608:	617b      	str	r3, [r7, #20]
			timeout_us, timeout_us);
#endif

	LOG_FUNCTION_END(0);

	return timeout_us;
 800c60a:	697b      	ldr	r3, [r7, #20]
}
 800c60c:	4618      	mov	r0, r3
 800c60e:	371c      	adds	r7, #28
 800c610:	46bd      	mov	sp, r7
 800c612:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 800c616:	4770      	bx	lr

0800c618 <VL53L1_calc_decoded_timeout_us>:
}

uint32_t VL53L1_calc_decoded_timeout_us(
	uint16_t timeout_encoded,
	uint32_t macro_period_us)
{
 800c618:	b580      	push	{r7, lr}
 800c61a:	b084      	sub	sp, #16
 800c61c:	af00      	add	r7, sp, #0
 800c61e:	4603      	mov	r3, r0
 800c620:	6039      	str	r1, [r7, #0]
 800c622:	80fb      	strh	r3, [r7, #6]
	 *  Max timeout in 20.12 format = 32-bits
	 *
	 *  Macro period [us] = 12.12 format
	 */

	uint32_t timeout_mclks  = 0;
 800c624:	2300      	movs	r3, #0
 800c626:	60fb      	str	r3, [r7, #12]
	uint32_t timeout_us     = 0;
 800c628:	2300      	movs	r3, #0
 800c62a:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	timeout_mclks =
		VL53L1_decode_timeout(timeout_encoded);
 800c62c:	88fb      	ldrh	r3, [r7, #6]
 800c62e:	4618      	mov	r0, r3
 800c630:	f000 f836 	bl	800c6a0 <VL53L1_decode_timeout>
 800c634:	60f8      	str	r0, [r7, #12]

	timeout_us    =
		VL53L1_calc_timeout_us(timeout_mclks, macro_period_us);
 800c636:	6839      	ldr	r1, [r7, #0]
 800c638:	68f8      	ldr	r0, [r7, #12]
 800c63a:	f7ff ffad 	bl	800c598 <VL53L1_calc_timeout_us>
 800c63e:	60b8      	str	r0, [r7, #8]

	LOG_FUNCTION_END(0);

	return timeout_us;
 800c640:	68bb      	ldr	r3, [r7, #8]
}
 800c642:	4618      	mov	r0, r3
 800c644:	3710      	adds	r7, #16
 800c646:	46bd      	mov	sp, r7
 800c648:	bd80      	pop	{r7, pc}

0800c64a <VL53L1_encode_timeout>:


uint16_t VL53L1_encode_timeout(uint32_t timeout_mclks)
{
 800c64a:	b480      	push	{r7}
 800c64c:	b087      	sub	sp, #28
 800c64e:	af00      	add	r7, sp, #0
 800c650:	6078      	str	r0, [r7, #4]
	/*
	 * Encode timeout in macro periods in (LSByte * 2^MSByte) + 1 format
	 */

	uint16_t encoded_timeout = 0;
 800c652:	2300      	movs	r3, #0
 800c654:	82fb      	strh	r3, [r7, #22]
	uint32_t ls_byte = 0;
 800c656:	2300      	movs	r3, #0
 800c658:	613b      	str	r3, [r7, #16]
	uint16_t ms_byte = 0;
 800c65a:	2300      	movs	r3, #0
 800c65c:	81fb      	strh	r3, [r7, #14]

	if (timeout_mclks > 0) {
 800c65e:	687b      	ldr	r3, [r7, #4]
 800c660:	2b00      	cmp	r3, #0
 800c662:	d017      	beq.n	800c694 <VL53L1_encode_timeout+0x4a>
		ls_byte = timeout_mclks - 1;
 800c664:	687b      	ldr	r3, [r7, #4]
 800c666:	3b01      	subs	r3, #1
 800c668:	613b      	str	r3, [r7, #16]

		while ((ls_byte & 0xFFFFFF00) > 0) {
 800c66a:	e005      	b.n	800c678 <VL53L1_encode_timeout+0x2e>
			ls_byte = ls_byte >> 1;
 800c66c:	693b      	ldr	r3, [r7, #16]
 800c66e:	085b      	lsrs	r3, r3, #1
 800c670:	613b      	str	r3, [r7, #16]
			ms_byte++;
 800c672:	89fb      	ldrh	r3, [r7, #14]
 800c674:	3301      	adds	r3, #1
 800c676:	81fb      	strh	r3, [r7, #14]
		while ((ls_byte & 0xFFFFFF00) > 0) {
 800c678:	693b      	ldr	r3, [r7, #16]
 800c67a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800c67e:	2b00      	cmp	r3, #0
 800c680:	d1f4      	bne.n	800c66c <VL53L1_encode_timeout+0x22>
		}

		encoded_timeout = (ms_byte << 8)
 800c682:	89fb      	ldrh	r3, [r7, #14]
 800c684:	021b      	lsls	r3, r3, #8
 800c686:	b29a      	uxth	r2, r3
				+ (uint16_t) (ls_byte & 0x000000FF);
 800c688:	693b      	ldr	r3, [r7, #16]
 800c68a:	b29b      	uxth	r3, r3
 800c68c:	b2db      	uxtb	r3, r3
 800c68e:	b29b      	uxth	r3, r3
		encoded_timeout = (ms_byte << 8)
 800c690:	4413      	add	r3, r2
 800c692:	82fb      	strh	r3, [r7, #22]
	}

	return encoded_timeout;
 800c694:	8afb      	ldrh	r3, [r7, #22]
}
 800c696:	4618      	mov	r0, r3
 800c698:	371c      	adds	r7, #28
 800c69a:	46bd      	mov	sp, r7
 800c69c:	bc80      	pop	{r7}
 800c69e:	4770      	bx	lr

0800c6a0 <VL53L1_decode_timeout>:


uint32_t VL53L1_decode_timeout(uint16_t encoded_timeout)
{
 800c6a0:	b480      	push	{r7}
 800c6a2:	b085      	sub	sp, #20
 800c6a4:	af00      	add	r7, sp, #0
 800c6a6:	4603      	mov	r3, r0
 800c6a8:	80fb      	strh	r3, [r7, #6]
	/*
	 * Decode 16-bit timeout register value
	 * format (LSByte * 2^MSByte) + 1
	 */

	uint32_t timeout_macro_clks = 0;
 800c6aa:	2300      	movs	r3, #0
 800c6ac:	60fb      	str	r3, [r7, #12]

	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 800c6ae:	88fb      	ldrh	r3, [r7, #6]
 800c6b0:	b2db      	uxtb	r3, r3
			<< (uint32_t) ((encoded_timeout & 0xFF00) >> 8)) + 1;
 800c6b2:	88fa      	ldrh	r2, [r7, #6]
 800c6b4:	0a12      	lsrs	r2, r2, #8
 800c6b6:	b292      	uxth	r2, r2
 800c6b8:	4093      	lsls	r3, r2
	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 800c6ba:	3301      	adds	r3, #1
 800c6bc:	60fb      	str	r3, [r7, #12]

	return timeout_macro_clks;
 800c6be:	68fb      	ldr	r3, [r7, #12]
}
 800c6c0:	4618      	mov	r0, r3
 800c6c2:	3714      	adds	r7, #20
 800c6c4:	46bd      	mov	sp, r7
 800c6c6:	bc80      	pop	{r7}
 800c6c8:	4770      	bx	lr

0800c6ca <VL53L1_calc_timeout_register_values>:
	uint32_t                 mm_config_timeout_us,
	uint32_t                 range_config_timeout_us,
	uint16_t                 fast_osc_frequency,
	VL53L1_general_config_t *pgeneral,
	VL53L1_timing_config_t  *ptiming)
{
 800c6ca:	b580      	push	{r7, lr}
 800c6cc:	b088      	sub	sp, #32
 800c6ce:	af00      	add	r7, sp, #0
 800c6d0:	60f8      	str	r0, [r7, #12]
 800c6d2:	60b9      	str	r1, [r7, #8]
 800c6d4:	607a      	str	r2, [r7, #4]
 800c6d6:	807b      	strh	r3, [r7, #2]
	 * into the appropriate register values
	 *
	 * Must also be run after the VCSEL period settings are changed
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800c6d8:	2300      	movs	r3, #0
 800c6da:	77fb      	strb	r3, [r7, #31]

	uint32_t macro_period_us    = 0;
 800c6dc:	2300      	movs	r3, #0
 800c6de:	617b      	str	r3, [r7, #20]
	uint32_t timeout_mclks      = 0;
 800c6e0:	2300      	movs	r3, #0
 800c6e2:	61bb      	str	r3, [r7, #24]
	uint16_t timeout_encoded    = 0;
 800c6e4:	2300      	movs	r3, #0
 800c6e6:	827b      	strh	r3, [r7, #18]

	LOG_FUNCTION_START("");

	if (fast_osc_frequency == 0) {
 800c6e8:	887b      	ldrh	r3, [r7, #2]
 800c6ea:	2b00      	cmp	r3, #0
 800c6ec:	d102      	bne.n	800c6f4 <VL53L1_calc_timeout_register_values+0x2a>
		status = VL53L1_ERROR_DIVISION_BY_ZERO;
 800c6ee:	23f1      	movs	r3, #241	; 0xf1
 800c6f0:	77fb      	strb	r3, [r7, #31]
 800c6f2:	e05d      	b.n	800c7b0 <VL53L1_calc_timeout_register_values+0xe6>
	} else {
		/* Update Macro Period for Range A VCSEL Period */
		macro_period_us =
				VL53L1_calc_macro_period_us(
 800c6f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c6f6:	799a      	ldrb	r2, [r3, #6]
 800c6f8:	887b      	ldrh	r3, [r7, #2]
 800c6fa:	4611      	mov	r1, r2
 800c6fc:	4618      	mov	r0, r3
 800c6fe:	f7ff fe8c 	bl	800c41a <VL53L1_calc_macro_period_us>
 800c702:	6178      	str	r0, [r7, #20]
					fast_osc_frequency,
					ptiming->range_config__vcsel_period_a);

		/*  Update Phase timeout - uses Timing A */
		timeout_mclks =
			VL53L1_calc_timeout_mclks(
 800c704:	6979      	ldr	r1, [r7, #20]
 800c706:	68f8      	ldr	r0, [r7, #12]
 800c708:	f7ff ff18 	bl	800c53c <VL53L1_calc_timeout_mclks>
 800c70c:	61b8      	str	r0, [r7, #24]
				phasecal_config_timeout_us,
				macro_period_us);

		/* clip as the phase cal timeout register is only 8-bits */
		if (timeout_mclks > 0xFF)
 800c70e:	69bb      	ldr	r3, [r7, #24]
 800c710:	2bff      	cmp	r3, #255	; 0xff
 800c712:	d901      	bls.n	800c718 <VL53L1_calc_timeout_register_values+0x4e>
			timeout_mclks = 0xFF;
 800c714:	23ff      	movs	r3, #255	; 0xff
 800c716:	61bb      	str	r3, [r7, #24]

		pgeneral->phasecal_config__timeout_macrop =
				(uint8_t)timeout_mclks;
 800c718:	69bb      	ldr	r3, [r7, #24]
 800c71a:	b2da      	uxtb	r2, r3
		pgeneral->phasecal_config__timeout_macrop =
 800c71c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c71e:	71da      	strb	r2, [r3, #7]

		/*  Update MM Timing A timeout */
		timeout_encoded =
			VL53L1_calc_encoded_timeout(
 800c720:	6979      	ldr	r1, [r7, #20]
 800c722:	68b8      	ldr	r0, [r7, #8]
 800c724:	f7ff ff20 	bl	800c568 <VL53L1_calc_encoded_timeout>
 800c728:	4603      	mov	r3, r0
 800c72a:	827b      	strh	r3, [r7, #18]
				mm_config_timeout_us,
				macro_period_us);

		ptiming->mm_config__timeout_macrop_a_hi =
				(uint8_t)((timeout_encoded & 0xFF00) >> 8);
 800c72c:	8a7b      	ldrh	r3, [r7, #18]
 800c72e:	0a1b      	lsrs	r3, r3, #8
 800c730:	b29b      	uxth	r3, r3
 800c732:	b2da      	uxtb	r2, r3
		ptiming->mm_config__timeout_macrop_a_hi =
 800c734:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c736:	701a      	strb	r2, [r3, #0]
		ptiming->mm_config__timeout_macrop_a_lo =
				(uint8_t) (timeout_encoded & 0x00FF);
 800c738:	8a7b      	ldrh	r3, [r7, #18]
 800c73a:	b2da      	uxtb	r2, r3
		ptiming->mm_config__timeout_macrop_a_lo =
 800c73c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c73e:	705a      	strb	r2, [r3, #1]

		/* Update Range Timing A timeout */
		timeout_encoded =
			VL53L1_calc_encoded_timeout(
 800c740:	6979      	ldr	r1, [r7, #20]
 800c742:	6878      	ldr	r0, [r7, #4]
 800c744:	f7ff ff10 	bl	800c568 <VL53L1_calc_encoded_timeout>
 800c748:	4603      	mov	r3, r0
 800c74a:	827b      	strh	r3, [r7, #18]
				range_config_timeout_us,
				macro_period_us);

		ptiming->range_config__timeout_macrop_a_hi =
				(uint8_t)((timeout_encoded & 0xFF00) >> 8);
 800c74c:	8a7b      	ldrh	r3, [r7, #18]
 800c74e:	0a1b      	lsrs	r3, r3, #8
 800c750:	b29b      	uxth	r3, r3
 800c752:	b2da      	uxtb	r2, r3
		ptiming->range_config__timeout_macrop_a_hi =
 800c754:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c756:	711a      	strb	r2, [r3, #4]
		ptiming->range_config__timeout_macrop_a_lo =
				(uint8_t) (timeout_encoded & 0x00FF);
 800c758:	8a7b      	ldrh	r3, [r7, #18]
 800c75a:	b2da      	uxtb	r2, r3
		ptiming->range_config__timeout_macrop_a_lo =
 800c75c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c75e:	715a      	strb	r2, [r3, #5]

		/* Update Macro Period for Range B VCSEL Period */
		macro_period_us =
				VL53L1_calc_macro_period_us(
 800c760:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c762:	7a5a      	ldrb	r2, [r3, #9]
 800c764:	887b      	ldrh	r3, [r7, #2]
 800c766:	4611      	mov	r1, r2
 800c768:	4618      	mov	r0, r3
 800c76a:	f7ff fe56 	bl	800c41a <VL53L1_calc_macro_period_us>
 800c76e:	6178      	str	r0, [r7, #20]
					fast_osc_frequency,
					ptiming->range_config__vcsel_period_b);

		/* Update MM Timing B timeout */
		timeout_encoded =
				VL53L1_calc_encoded_timeout(
 800c770:	6979      	ldr	r1, [r7, #20]
 800c772:	68b8      	ldr	r0, [r7, #8]
 800c774:	f7ff fef8 	bl	800c568 <VL53L1_calc_encoded_timeout>
 800c778:	4603      	mov	r3, r0
 800c77a:	827b      	strh	r3, [r7, #18]
					mm_config_timeout_us,
					macro_period_us);

		ptiming->mm_config__timeout_macrop_b_hi =
				(uint8_t)((timeout_encoded & 0xFF00) >> 8);
 800c77c:	8a7b      	ldrh	r3, [r7, #18]
 800c77e:	0a1b      	lsrs	r3, r3, #8
 800c780:	b29b      	uxth	r3, r3
 800c782:	b2da      	uxtb	r2, r3
		ptiming->mm_config__timeout_macrop_b_hi =
 800c784:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c786:	709a      	strb	r2, [r3, #2]
		ptiming->mm_config__timeout_macrop_b_lo =
				(uint8_t) (timeout_encoded & 0x00FF);
 800c788:	8a7b      	ldrh	r3, [r7, #18]
 800c78a:	b2da      	uxtb	r2, r3
		ptiming->mm_config__timeout_macrop_b_lo =
 800c78c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c78e:	70da      	strb	r2, [r3, #3]

		/* Update Range Timing B timeout */
		timeout_encoded = VL53L1_calc_encoded_timeout(
 800c790:	6979      	ldr	r1, [r7, #20]
 800c792:	6878      	ldr	r0, [r7, #4]
 800c794:	f7ff fee8 	bl	800c568 <VL53L1_calc_encoded_timeout>
 800c798:	4603      	mov	r3, r0
 800c79a:	827b      	strh	r3, [r7, #18]
							range_config_timeout_us,
							macro_period_us);

		ptiming->range_config__timeout_macrop_b_hi =
				(uint8_t)((timeout_encoded & 0xFF00) >> 8);
 800c79c:	8a7b      	ldrh	r3, [r7, #18]
 800c79e:	0a1b      	lsrs	r3, r3, #8
 800c7a0:	b29b      	uxth	r3, r3
 800c7a2:	b2da      	uxtb	r2, r3
		ptiming->range_config__timeout_macrop_b_hi =
 800c7a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c7a6:	71da      	strb	r2, [r3, #7]
		ptiming->range_config__timeout_macrop_b_lo =
				(uint8_t) (timeout_encoded & 0x00FF);
 800c7a8:	8a7b      	ldrh	r3, [r7, #18]
 800c7aa:	b2da      	uxtb	r2, r3
		ptiming->range_config__timeout_macrop_b_lo =
 800c7ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c7ae:	721a      	strb	r2, [r3, #8]
	}

	LOG_FUNCTION_END(0);

	return status;
 800c7b0:	f997 301f 	ldrsb.w	r3, [r7, #31]

}
 800c7b4:	4618      	mov	r0, r3
 800c7b6:	3720      	adds	r7, #32
 800c7b8:	46bd      	mov	sp, r7
 800c7ba:	bd80      	pop	{r7, pc}

0800c7bc <VL53L1_encode_row_col>:

void VL53L1_encode_row_col(
	uint8_t  row,
	uint8_t  col,
	uint8_t *pspad_number)
{
 800c7bc:	b480      	push	{r7}
 800c7be:	b083      	sub	sp, #12
 800c7c0:	af00      	add	r7, sp, #0
 800c7c2:	4603      	mov	r3, r0
 800c7c4:	603a      	str	r2, [r7, #0]
 800c7c6:	71fb      	strb	r3, [r7, #7]
 800c7c8:	460b      	mov	r3, r1
 800c7ca:	71bb      	strb	r3, [r7, #6]
	/**
	 *  Encodes the input array(row,col) location as SPAD number.
	 */

	if (row > 7) {
 800c7cc:	79fb      	ldrb	r3, [r7, #7]
 800c7ce:	2b07      	cmp	r3, #7
 800c7d0:	d90a      	bls.n	800c7e8 <VL53L1_encode_row_col+0x2c>
		*pspad_number = 128 + (col << 3) + (15-row);
 800c7d2:	79bb      	ldrb	r3, [r7, #6]
 800c7d4:	00db      	lsls	r3, r3, #3
 800c7d6:	b2da      	uxtb	r2, r3
 800c7d8:	79fb      	ldrb	r3, [r7, #7]
 800c7da:	1ad3      	subs	r3, r2, r3
 800c7dc:	b2db      	uxtb	r3, r3
 800c7de:	3b71      	subs	r3, #113	; 0x71
 800c7e0:	b2da      	uxtb	r2, r3
 800c7e2:	683b      	ldr	r3, [r7, #0]
 800c7e4:	701a      	strb	r2, [r3, #0]
	} else {
		*pspad_number = ((15-col) << 3) + row;
	}
}
 800c7e6:	e00a      	b.n	800c7fe <VL53L1_encode_row_col+0x42>
		*pspad_number = ((15-col) << 3) + row;
 800c7e8:	79bb      	ldrb	r3, [r7, #6]
 800c7ea:	f1c3 030f 	rsb	r3, r3, #15
 800c7ee:	b2db      	uxtb	r3, r3
 800c7f0:	00db      	lsls	r3, r3, #3
 800c7f2:	b2da      	uxtb	r2, r3
 800c7f4:	79fb      	ldrb	r3, [r7, #7]
 800c7f6:	4413      	add	r3, r2
 800c7f8:	b2da      	uxtb	r2, r3
 800c7fa:	683b      	ldr	r3, [r7, #0]
 800c7fc:	701a      	strb	r2, [r3, #0]
}
 800c7fe:	bf00      	nop
 800c800:	370c      	adds	r7, #12
 800c802:	46bd      	mov	sp, r7
 800c804:	bc80      	pop	{r7}
 800c806:	4770      	bx	lr

0800c808 <VL53L1_decode_zone_size>:

void VL53L1_decode_zone_size(
	uint8_t  encoded_xy_size,
	uint8_t  *pwidth,
	uint8_t  *pheight)
{
 800c808:	b480      	push	{r7}
 800c80a:	b085      	sub	sp, #20
 800c80c:	af00      	add	r7, sp, #0
 800c80e:	4603      	mov	r3, r0
 800c810:	60b9      	str	r1, [r7, #8]
 800c812:	607a      	str	r2, [r7, #4]
 800c814:	73fb      	strb	r3, [r7, #15]
	 *
	 * MS Nibble = height
	 * LS Nibble = width
	 */

	*pheight = encoded_xy_size >> 4;
 800c816:	7bfb      	ldrb	r3, [r7, #15]
 800c818:	091b      	lsrs	r3, r3, #4
 800c81a:	b2da      	uxtb	r2, r3
 800c81c:	687b      	ldr	r3, [r7, #4]
 800c81e:	701a      	strb	r2, [r3, #0]
	*pwidth  = encoded_xy_size & 0x0F;
 800c820:	7bfb      	ldrb	r3, [r7, #15]
 800c822:	f003 030f 	and.w	r3, r3, #15
 800c826:	b2da      	uxtb	r2, r3
 800c828:	68bb      	ldr	r3, [r7, #8]
 800c82a:	701a      	strb	r2, [r3, #0]

}
 800c82c:	bf00      	nop
 800c82e:	3714      	adds	r7, #20
 800c830:	46bd      	mov	sp, r7
 800c832:	bc80      	pop	{r7}
 800c834:	4770      	bx	lr

0800c836 <VL53L1_encode_zone_size>:

void VL53L1_encode_zone_size(
	uint8_t  width,
	uint8_t  height,
	uint8_t *pencoded_xy_size)
{
 800c836:	b480      	push	{r7}
 800c838:	b083      	sub	sp, #12
 800c83a:	af00      	add	r7, sp, #0
 800c83c:	4603      	mov	r3, r0
 800c83e:	603a      	str	r2, [r7, #0]
 800c840:	71fb      	strb	r3, [r7, #7]
 800c842:	460b      	mov	r3, r1
 800c844:	71bb      	strb	r3, [r7, #6]
	 *
	 * MS Nibble = height
	 * LS Nibble = width
	 */

	*pencoded_xy_size = (height << 4) + width;
 800c846:	79bb      	ldrb	r3, [r7, #6]
 800c848:	011b      	lsls	r3, r3, #4
 800c84a:	b2da      	uxtb	r2, r3
 800c84c:	79fb      	ldrb	r3, [r7, #7]
 800c84e:	4413      	add	r3, r2
 800c850:	b2da      	uxtb	r2, r3
 800c852:	683b      	ldr	r3, [r7, #0]
 800c854:	701a      	strb	r2, [r3, #0]

}
 800c856:	bf00      	nop
 800c858:	370c      	adds	r7, #12
 800c85a:	46bd      	mov	sp, r7
 800c85c:	bc80      	pop	{r7}
 800c85e:	4770      	bx	lr

0800c860 <VL53L1_low_power_auto_data_init>:
/* Start Patch_LowPowerAutoMode */

VL53L1_Error VL53L1_low_power_auto_data_init(
	VL53L1_DEV                          Dev
	)
{
 800c860:	b480      	push	{r7}
 800c862:	b085      	sub	sp, #20
 800c864:	af00      	add	r7, sp, #0
 800c866:	6078      	str	r0, [r7, #4]
	/*
	 * Initializes internal data structures for low power auto mode
	 */

	/* don't really use this here */
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800c868:	2300      	movs	r3, #0
 800c86a:	73fb      	strb	r3, [r7, #15]

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800c86c:	687b      	ldr	r3, [r7, #4]
 800c86e:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_START("");

	pdev->low_power_auto_data.vhv_loop_bound =
 800c870:	68bb      	ldr	r3, [r7, #8]
 800c872:	2203      	movs	r2, #3
 800c874:	f883 22e4 	strb.w	r2, [r3, #740]	; 0x2e4
		VL53L1_TUNINGPARM_LOWPOWERAUTO_VHV_LOOP_BOUND_DEFAULT;
	pdev->low_power_auto_data.is_low_power_auto_mode = 0;
 800c878:	68bb      	ldr	r3, [r7, #8]
 800c87a:	2200      	movs	r2, #0
 800c87c:	f883 22e5 	strb.w	r2, [r3, #741]	; 0x2e5
	pdev->low_power_auto_data.low_power_auto_range_count = 0;
 800c880:	68bb      	ldr	r3, [r7, #8]
 800c882:	2200      	movs	r2, #0
 800c884:	f883 22e6 	strb.w	r2, [r3, #742]	; 0x2e6
	pdev->low_power_auto_data.saved_interrupt_config = 0;
 800c888:	68bb      	ldr	r3, [r7, #8]
 800c88a:	2200      	movs	r2, #0
 800c88c:	f883 22e7 	strb.w	r2, [r3, #743]	; 0x2e7
	pdev->low_power_auto_data.saved_vhv_init = 0;
 800c890:	68bb      	ldr	r3, [r7, #8]
 800c892:	2200      	movs	r2, #0
 800c894:	f883 22e8 	strb.w	r2, [r3, #744]	; 0x2e8
	pdev->low_power_auto_data.saved_vhv_timeout = 0;
 800c898:	68bb      	ldr	r3, [r7, #8]
 800c89a:	2200      	movs	r2, #0
 800c89c:	f883 22e9 	strb.w	r2, [r3, #745]	; 0x2e9
	pdev->low_power_auto_data.first_run_phasecal_result = 0;
 800c8a0:	68bb      	ldr	r3, [r7, #8]
 800c8a2:	2200      	movs	r2, #0
 800c8a4:	f883 22ea 	strb.w	r2, [r3, #746]	; 0x2ea
	pdev->low_power_auto_data.dss__total_rate_per_spad_mcps = 0;
 800c8a8:	68bb      	ldr	r3, [r7, #8]
 800c8aa:	2200      	movs	r2, #0
 800c8ac:	f8c3 22ec 	str.w	r2, [r3, #748]	; 0x2ec
	pdev->low_power_auto_data.dss__required_spads = 0;
 800c8b0:	68bb      	ldr	r3, [r7, #8]
 800c8b2:	2200      	movs	r2, #0
 800c8b4:	f8a3 22f0 	strh.w	r2, [r3, #752]	; 0x2f0

	LOG_FUNCTION_END(status);

	return status;
 800c8b8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800c8bc:	4618      	mov	r0, r3
 800c8be:	3714      	adds	r7, #20
 800c8c0:	46bd      	mov	sp, r7
 800c8c2:	bc80      	pop	{r7}
 800c8c4:	4770      	bx	lr

0800c8c6 <VL53L1_config_low_power_auto_mode>:
VL53L1_Error VL53L1_config_low_power_auto_mode(
	VL53L1_general_config_t   *pgeneral,
	VL53L1_dynamic_config_t   *pdynamic,
	VL53L1_low_power_auto_data_t *plpadata
	)
{
 800c8c6:	b480      	push	{r7}
 800c8c8:	b087      	sub	sp, #28
 800c8ca:	af00      	add	r7, sp, #0
 800c8cc:	60f8      	str	r0, [r7, #12]
 800c8ce:	60b9      	str	r1, [r7, #8]
 800c8d0:	607a      	str	r2, [r7, #4]
	/*
	 * Initializes configs for when low power auto presets are selected
	 */

	/* don't really use this here */
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800c8d2:	2300      	movs	r3, #0
 800c8d4:	75fb      	strb	r3, [r7, #23]
	SUPPRESS_UNUSED_WARNING(pgeneral);

	LOG_FUNCTION_START("");

	/* set low power auto mode */
	plpadata->is_low_power_auto_mode = 1;
 800c8d6:	687b      	ldr	r3, [r7, #4]
 800c8d8:	2201      	movs	r2, #1
 800c8da:	705a      	strb	r2, [r3, #1]

	/* set low power range count to 0 */
	plpadata->low_power_auto_range_count = 0;
 800c8dc:	687b      	ldr	r3, [r7, #4]
 800c8de:	2200      	movs	r2, #0
 800c8e0:	709a      	strb	r2, [r3, #2]

	/* Turn off MM1/MM2 and DSS2 */
	pdynamic->system__sequence_config = \
 800c8e2:	68bb      	ldr	r3, [r7, #8]
 800c8e4:	229b      	movs	r2, #155	; 0x9b
 800c8e6:	745a      	strb	r2, [r3, #17]
			/* VL53L1_SEQUENCE_MM2_EN | \*/
			VL53L1_SEQUENCE_RANGE_EN;

	LOG_FUNCTION_END(status);

	return status;
 800c8e8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c8ec:	4618      	mov	r0, r3
 800c8ee:	371c      	adds	r7, #28
 800c8f0:	46bd      	mov	sp, r7
 800c8f2:	bc80      	pop	{r7}
 800c8f4:	4770      	bx	lr

0800c8f6 <VL53L1_low_power_auto_setup_manual_calibration>:

VL53L1_Error VL53L1_low_power_auto_setup_manual_calibration(
	VL53L1_DEV        Dev)
{
 800c8f6:	b480      	push	{r7}
 800c8f8:	b085      	sub	sp, #20
 800c8fa:	af00      	add	r7, sp, #0
 800c8fc:	6078      	str	r0, [r7, #4]
	/*
	 * Setup ranges after the first one in low power auto mode by turning
	 * off FW calibration steps and programming static values
	 */

	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800c8fe:	687b      	ldr	r3, [r7, #4]
 800c900:	60fb      	str	r3, [r7, #12]

	/* don't really use this here */
	VL53L1_Error  status = VL53L1_ERROR_NONE;
 800c902:	2300      	movs	r3, #0
 800c904:	72fb      	strb	r3, [r7, #11]

	LOG_FUNCTION_START("");

	/* save original vhv configs */
	pdev->low_power_auto_data.saved_vhv_init =
		pdev->stat_nvm.vhv_config__init;
 800c906:	68fb      	ldr	r3, [r7, #12]
 800c908:	f893 2163 	ldrb.w	r2, [r3, #355]	; 0x163
	pdev->low_power_auto_data.saved_vhv_init =
 800c90c:	68fb      	ldr	r3, [r7, #12]
 800c90e:	f883 22e8 	strb.w	r2, [r3, #744]	; 0x2e8
	pdev->low_power_auto_data.saved_vhv_timeout =
		pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound;
 800c912:	68fb      	ldr	r3, [r7, #12]
 800c914:	f893 2160 	ldrb.w	r2, [r3, #352]	; 0x160
	pdev->low_power_auto_data.saved_vhv_timeout =
 800c918:	68fb      	ldr	r3, [r7, #12]
 800c91a:	f883 22e9 	strb.w	r2, [r3, #745]	; 0x2e9

	/* disable VHV init */
	pdev->stat_nvm.vhv_config__init &= 0x7F;
 800c91e:	68fb      	ldr	r3, [r7, #12]
 800c920:	f893 3163 	ldrb.w	r3, [r3, #355]	; 0x163
 800c924:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c928:	b2da      	uxtb	r2, r3
 800c92a:	68fb      	ldr	r3, [r7, #12]
 800c92c:	f883 2163 	strb.w	r2, [r3, #355]	; 0x163
	/* set loop bound to tuning param */
	pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound =
		(pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound & 0x03) +
 800c930:	68fb      	ldr	r3, [r7, #12]
 800c932:	f893 3160 	ldrb.w	r3, [r3, #352]	; 0x160
 800c936:	f003 0303 	and.w	r3, r3, #3
 800c93a:	b2da      	uxtb	r2, r3
		(pdev->low_power_auto_data.vhv_loop_bound << 2);
 800c93c:	68fb      	ldr	r3, [r7, #12]
 800c93e:	f893 32e4 	ldrb.w	r3, [r3, #740]	; 0x2e4
 800c942:	009b      	lsls	r3, r3, #2
 800c944:	b2db      	uxtb	r3, r3
		(pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound & 0x03) +
 800c946:	4413      	add	r3, r2
 800c948:	b2da      	uxtb	r2, r3
	pdev->stat_nvm.vhv_config__timeout_macrop_loop_bound =
 800c94a:	68fb      	ldr	r3, [r7, #12]
 800c94c:	f883 2160 	strb.w	r2, [r3, #352]	; 0x160
	/* override phasecal */
	pdev->gen_cfg.phasecal_config__override = 0x01;
 800c950:	68fb      	ldr	r3, [r7, #12]
 800c952:	2201      	movs	r2, #1
 800c954:	f883 218d 	strb.w	r2, [r3, #397]	; 0x18d
	pdev->low_power_auto_data.first_run_phasecal_result =
		pdev->dbg_results.phasecal_result__vcsel_start;
 800c958:	68fb      	ldr	r3, [r7, #12]
 800c95a:	f893 22ae 	ldrb.w	r2, [r3, #686]	; 0x2ae
	pdev->low_power_auto_data.first_run_phasecal_result =
 800c95e:	68fb      	ldr	r3, [r7, #12]
 800c960:	f883 22ea 	strb.w	r2, [r3, #746]	; 0x2ea
	pdev->gen_cfg.cal_config__vcsel_start =
		pdev->low_power_auto_data.first_run_phasecal_result;
 800c964:	68fb      	ldr	r3, [r7, #12]
 800c966:	f893 22ea 	ldrb.w	r2, [r3, #746]	; 0x2ea
	pdev->gen_cfg.cal_config__vcsel_start =
 800c96a:	68fb      	ldr	r3, [r7, #12]
 800c96c:	f883 2187 	strb.w	r2, [r3, #391]	; 0x187

	LOG_FUNCTION_END(status);

	return status;
 800c970:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 800c974:	4618      	mov	r0, r3
 800c976:	3714      	adds	r7, #20
 800c978:	46bd      	mov	sp, r7
 800c97a:	bc80      	pop	{r7}
 800c97c:	4770      	bx	lr

0800c97e <VL53L1_calc_pll_period_us>:
	level, VL53L1_TRACE_FUNCTION_NONE, ##__VA_ARGS__)


uint32_t VL53L1_calc_pll_period_us(
	uint16_t  fast_osc_frequency)
{
 800c97e:	b480      	push	{r7}
 800c980:	b085      	sub	sp, #20
 800c982:	af00      	add	r7, sp, #0
 800c984:	4603      	mov	r3, r0
 800c986:	80fb      	strh	r3, [r7, #6]
	 *  ->  only the 18 LS bits are used
	 *
	 *  2^30 = (2^24) (1.0us) * 4096 (2^12) / 64 (PLL Multiplier)
	 */

	uint32_t  pll_period_us        = 0;
 800c988:	2300      	movs	r3, #0
 800c98a:	60fb      	str	r3, [r7, #12]

	LOG_FUNCTION_START("");

	pll_period_us = (0x01 << 30) / fast_osc_frequency;
 800c98c:	88fb      	ldrh	r3, [r7, #6]
 800c98e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800c992:	fb92 f3f3 	sdiv	r3, r2, r3
 800c996:	60fb      	str	r3, [r7, #12]
			pll_period_us);
#endif

	LOG_FUNCTION_END(0);

	return pll_period_us;
 800c998:	68fb      	ldr	r3, [r7, #12]
}
 800c99a:	4618      	mov	r0, r3
 800c99c:	3714      	adds	r7, #20
 800c99e:	46bd      	mov	sp, r7
 800c9a0:	bc80      	pop	{r7}
 800c9a2:	4770      	bx	lr

0800c9a4 <VL53L1_decode_vcsel_period>:
	return range_mm;
}
#endif

uint8_t VL53L1_decode_vcsel_period(uint8_t vcsel_period_reg)
{
 800c9a4:	b480      	push	{r7}
 800c9a6:	b085      	sub	sp, #20
 800c9a8:	af00      	add	r7, sp, #0
 800c9aa:	4603      	mov	r3, r0
 800c9ac:	71fb      	strb	r3, [r7, #7]
	/*
	 * Converts the encoded VCSEL period register value into
	 * the real period in PLL clocks
	 */

	uint8_t vcsel_period_pclks = 0;
 800c9ae:	2300      	movs	r3, #0
 800c9b0:	73fb      	strb	r3, [r7, #15]

	vcsel_period_pclks = (vcsel_period_reg + 1) << 1;
 800c9b2:	79fb      	ldrb	r3, [r7, #7]
 800c9b4:	3301      	adds	r3, #1
 800c9b6:	b2db      	uxtb	r3, r3
 800c9b8:	005b      	lsls	r3, r3, #1
 800c9ba:	73fb      	strb	r3, [r7, #15]

	return vcsel_period_pclks;
 800c9bc:	7bfb      	ldrb	r3, [r7, #15]
}
 800c9be:	4618      	mov	r0, r3
 800c9c0:	3714      	adds	r7, #20
 800c9c2:	46bd      	mov	sp, r7
 800c9c4:	bc80      	pop	{r7}
 800c9c6:	4770      	bx	lr

0800c9c8 <VL53L1_decode_row_col>:

void VL53L1_decode_row_col(
	uint8_t  spad_number,
	uint8_t  *prow,
	uint8_t  *pcol)
{
 800c9c8:	b480      	push	{r7}
 800c9ca:	b085      	sub	sp, #20
 800c9cc:	af00      	add	r7, sp, #0
 800c9ce:	4603      	mov	r3, r0
 800c9d0:	60b9      	str	r1, [r7, #8]
 800c9d2:	607a      	str	r2, [r7, #4]
 800c9d4:	73fb      	strb	r3, [r7, #15]
	/**
	 *  Decodes the array (row,col) location from
	 *  the input SPAD number
	 */

	if (spad_number > 127) {
 800c9d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c9da:	2b00      	cmp	r3, #0
 800c9dc:	da10      	bge.n	800ca00 <VL53L1_decode_row_col+0x38>
		*prow = 8 + ((255-spad_number) & 0x07);
 800c9de:	7bfb      	ldrb	r3, [r7, #15]
 800c9e0:	43db      	mvns	r3, r3
 800c9e2:	b2db      	uxtb	r3, r3
 800c9e4:	f003 0307 	and.w	r3, r3, #7
 800c9e8:	b2db      	uxtb	r3, r3
 800c9ea:	3308      	adds	r3, #8
 800c9ec:	b2da      	uxtb	r2, r3
 800c9ee:	68bb      	ldr	r3, [r7, #8]
 800c9f0:	701a      	strb	r2, [r3, #0]
		*pcol = (spad_number-128) >> 3;
 800c9f2:	7bfb      	ldrb	r3, [r7, #15]
 800c9f4:	3b80      	subs	r3, #128	; 0x80
 800c9f6:	10db      	asrs	r3, r3, #3
 800c9f8:	b2da      	uxtb	r2, r3
 800c9fa:	687b      	ldr	r3, [r7, #4]
 800c9fc:	701a      	strb	r2, [r3, #0]
	} else {
		*prow = spad_number & 0x07;
		*pcol = (127-spad_number) >> 3;
	}
}
 800c9fe:	e00c      	b.n	800ca1a <VL53L1_decode_row_col+0x52>
		*prow = spad_number & 0x07;
 800ca00:	7bfb      	ldrb	r3, [r7, #15]
 800ca02:	f003 0307 	and.w	r3, r3, #7
 800ca06:	b2da      	uxtb	r2, r3
 800ca08:	68bb      	ldr	r3, [r7, #8]
 800ca0a:	701a      	strb	r2, [r3, #0]
		*pcol = (127-spad_number) >> 3;
 800ca0c:	7bfb      	ldrb	r3, [r7, #15]
 800ca0e:	f1c3 037f 	rsb	r3, r3, #127	; 0x7f
 800ca12:	10db      	asrs	r3, r3, #3
 800ca14:	b2da      	uxtb	r2, r3
 800ca16:	687b      	ldr	r3, [r7, #4]
 800ca18:	701a      	strb	r2, [r3, #0]
}
 800ca1a:	bf00      	nop
 800ca1c:	3714      	adds	r7, #20
 800ca1e:	46bd      	mov	sp, r7
 800ca20:	bc80      	pop	{r7}
 800ca22:	4770      	bx	lr

0800ca24 <VL53L1_i2c_encode_static_nvm_managed>:

VL53L1_Error VL53L1_i2c_encode_static_nvm_managed(
	VL53L1_static_nvm_managed_t *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 800ca24:	b580      	push	{r7, lr}
 800ca26:	b086      	sub	sp, #24
 800ca28:	af00      	add	r7, sp, #0
 800ca2a:	60f8      	str	r0, [r7, #12]
 800ca2c:	460b      	mov	r3, r1
 800ca2e:	607a      	str	r2, [r7, #4]
 800ca30:	817b      	strh	r3, [r7, #10]
	/**
	 * Encodes data structure VL53L1_static_nvm_managed_t into a I2C write buffer
	 * Buffer must be at least 11 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800ca32:	2300      	movs	r3, #0
 800ca34:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_STATIC_NVM_MANAGED_I2C_SIZE_BYTES > buf_size)
 800ca36:	897b      	ldrh	r3, [r7, #10]
 800ca38:	2b0a      	cmp	r3, #10
 800ca3a:	d802      	bhi.n	800ca42 <VL53L1_i2c_encode_static_nvm_managed+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 800ca3c:	f06f 0309 	mvn.w	r3, #9
 800ca40:	e047      	b.n	800cad2 <VL53L1_i2c_encode_static_nvm_managed+0xae>

	*(pbuffer +   0) =
		pdata->i2c_slave__device_address & 0x7F;
 800ca42:	68fb      	ldr	r3, [r7, #12]
 800ca44:	781b      	ldrb	r3, [r3, #0]
 800ca46:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ca4a:	b2da      	uxtb	r2, r3
	*(pbuffer +   0) =
 800ca4c:	687b      	ldr	r3, [r7, #4]
 800ca4e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   1) =
		pdata->ana_config__vhv_ref_sel_vddpix & 0xF;
 800ca50:	68fb      	ldr	r3, [r7, #12]
 800ca52:	785a      	ldrb	r2, [r3, #1]
	*(pbuffer +   1) =
 800ca54:	687b      	ldr	r3, [r7, #4]
 800ca56:	3301      	adds	r3, #1
		pdata->ana_config__vhv_ref_sel_vddpix & 0xF;
 800ca58:	f002 020f 	and.w	r2, r2, #15
 800ca5c:	b2d2      	uxtb	r2, r2
	*(pbuffer +   1) =
 800ca5e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   2) =
		pdata->ana_config__vhv_ref_sel_vquench & 0x7F;
 800ca60:	68fb      	ldr	r3, [r7, #12]
 800ca62:	789a      	ldrb	r2, [r3, #2]
	*(pbuffer +   2) =
 800ca64:	687b      	ldr	r3, [r7, #4]
 800ca66:	3302      	adds	r3, #2
		pdata->ana_config__vhv_ref_sel_vquench & 0x7F;
 800ca68:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800ca6c:	b2d2      	uxtb	r2, r2
	*(pbuffer +   2) =
 800ca6e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   3) =
		pdata->ana_config__reg_avdd1v2_sel & 0x3;
 800ca70:	68fb      	ldr	r3, [r7, #12]
 800ca72:	78da      	ldrb	r2, [r3, #3]
	*(pbuffer +   3) =
 800ca74:	687b      	ldr	r3, [r7, #4]
 800ca76:	3303      	adds	r3, #3
		pdata->ana_config__reg_avdd1v2_sel & 0x3;
 800ca78:	f002 0203 	and.w	r2, r2, #3
 800ca7c:	b2d2      	uxtb	r2, r2
	*(pbuffer +   3) =
 800ca7e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   4) =
		pdata->ana_config__fast_osc__trim & 0x7F;
 800ca80:	68fb      	ldr	r3, [r7, #12]
 800ca82:	791a      	ldrb	r2, [r3, #4]
	*(pbuffer +   4) =
 800ca84:	687b      	ldr	r3, [r7, #4]
 800ca86:	3304      	adds	r3, #4
		pdata->ana_config__fast_osc__trim & 0x7F;
 800ca88:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800ca8c:	b2d2      	uxtb	r2, r2
	*(pbuffer +   4) =
 800ca8e:	701a      	strb	r2, [r3, #0]
	VL53L1_i2c_encode_uint16_t(
 800ca90:	68fb      	ldr	r3, [r7, #12]
 800ca92:	88d8      	ldrh	r0, [r3, #6]
 800ca94:	687b      	ldr	r3, [r7, #4]
 800ca96:	3305      	adds	r3, #5
 800ca98:	461a      	mov	r2, r3
 800ca9a:	2102      	movs	r1, #2
 800ca9c:	f7ff fb88 	bl	800c1b0 <VL53L1_i2c_encode_uint16_t>
		pdata->osc_measured__fast_osc__frequency,
		2,
		pbuffer +   5);
	*(pbuffer +   7) =
 800caa0:	687b      	ldr	r3, [r7, #4]
 800caa2:	3307      	adds	r3, #7
		pdata->vhv_config__timeout_macrop_loop_bound;
 800caa4:	68fa      	ldr	r2, [r7, #12]
 800caa6:	7a12      	ldrb	r2, [r2, #8]
	*(pbuffer +   7) =
 800caa8:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   8) =
 800caaa:	687b      	ldr	r3, [r7, #4]
 800caac:	3308      	adds	r3, #8
		pdata->vhv_config__count_thresh;
 800caae:	68fa      	ldr	r2, [r7, #12]
 800cab0:	7a52      	ldrb	r2, [r2, #9]
	*(pbuffer +   8) =
 800cab2:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   9) =
		pdata->vhv_config__offset & 0x3F;
 800cab4:	68fb      	ldr	r3, [r7, #12]
 800cab6:	7a9a      	ldrb	r2, [r3, #10]
	*(pbuffer +   9) =
 800cab8:	687b      	ldr	r3, [r7, #4]
 800caba:	3309      	adds	r3, #9
		pdata->vhv_config__offset & 0x3F;
 800cabc:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 800cac0:	b2d2      	uxtb	r2, r2
	*(pbuffer +   9) =
 800cac2:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  10) =
 800cac4:	687b      	ldr	r3, [r7, #4]
 800cac6:	330a      	adds	r3, #10
		pdata->vhv_config__init;
 800cac8:	68fa      	ldr	r2, [r7, #12]
 800caca:	7ad2      	ldrb	r2, [r2, #11]
	*(pbuffer +  10) =
 800cacc:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_END(status);


	return status;
 800cace:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800cad2:	4618      	mov	r0, r3
 800cad4:	3718      	adds	r7, #24
 800cad6:	46bd      	mov	sp, r7
 800cad8:	bd80      	pop	{r7, pc}

0800cada <VL53L1_i2c_decode_static_nvm_managed>:

VL53L1_Error VL53L1_i2c_decode_static_nvm_managed(
	uint16_t                   buf_size,
	uint8_t                   *pbuffer,
	VL53L1_static_nvm_managed_t  *pdata)
{
 800cada:	b580      	push	{r7, lr}
 800cadc:	b086      	sub	sp, #24
 800cade:	af00      	add	r7, sp, #0
 800cae0:	4603      	mov	r3, r0
 800cae2:	60b9      	str	r1, [r7, #8]
 800cae4:	607a      	str	r2, [r7, #4]
 800cae6:	81fb      	strh	r3, [r7, #14]
	/**
	 * Decodes data structure VL53L1_static_nvm_managed_t from the input I2C read buffer
	 * Buffer must be at least 11 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800cae8:	2300      	movs	r3, #0
 800caea:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_STATIC_NVM_MANAGED_I2C_SIZE_BYTES > buf_size)
 800caec:	89fb      	ldrh	r3, [r7, #14]
 800caee:	2b0a      	cmp	r3, #10
 800caf0:	d802      	bhi.n	800caf8 <VL53L1_i2c_decode_static_nvm_managed+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 800caf2:	f06f 0309 	mvn.w	r3, #9
 800caf6:	e046      	b.n	800cb86 <VL53L1_i2c_decode_static_nvm_managed+0xac>

	pdata->i2c_slave__device_address =
		(*(pbuffer +   0)) & 0x7F;
 800caf8:	68bb      	ldr	r3, [r7, #8]
 800cafa:	781b      	ldrb	r3, [r3, #0]
 800cafc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cb00:	b2da      	uxtb	r2, r3
	pdata->i2c_slave__device_address =
 800cb02:	687b      	ldr	r3, [r7, #4]
 800cb04:	701a      	strb	r2, [r3, #0]
	pdata->ana_config__vhv_ref_sel_vddpix =
		(*(pbuffer +   1)) & 0xF;
 800cb06:	68bb      	ldr	r3, [r7, #8]
 800cb08:	3301      	adds	r3, #1
 800cb0a:	781b      	ldrb	r3, [r3, #0]
 800cb0c:	f003 030f 	and.w	r3, r3, #15
 800cb10:	b2da      	uxtb	r2, r3
	pdata->ana_config__vhv_ref_sel_vddpix =
 800cb12:	687b      	ldr	r3, [r7, #4]
 800cb14:	705a      	strb	r2, [r3, #1]
	pdata->ana_config__vhv_ref_sel_vquench =
		(*(pbuffer +   2)) & 0x7F;
 800cb16:	68bb      	ldr	r3, [r7, #8]
 800cb18:	3302      	adds	r3, #2
 800cb1a:	781b      	ldrb	r3, [r3, #0]
 800cb1c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cb20:	b2da      	uxtb	r2, r3
	pdata->ana_config__vhv_ref_sel_vquench =
 800cb22:	687b      	ldr	r3, [r7, #4]
 800cb24:	709a      	strb	r2, [r3, #2]
	pdata->ana_config__reg_avdd1v2_sel =
		(*(pbuffer +   3)) & 0x3;
 800cb26:	68bb      	ldr	r3, [r7, #8]
 800cb28:	3303      	adds	r3, #3
 800cb2a:	781b      	ldrb	r3, [r3, #0]
 800cb2c:	f003 0303 	and.w	r3, r3, #3
 800cb30:	b2da      	uxtb	r2, r3
	pdata->ana_config__reg_avdd1v2_sel =
 800cb32:	687b      	ldr	r3, [r7, #4]
 800cb34:	70da      	strb	r2, [r3, #3]
	pdata->ana_config__fast_osc__trim =
		(*(pbuffer +   4)) & 0x7F;
 800cb36:	68bb      	ldr	r3, [r7, #8]
 800cb38:	3304      	adds	r3, #4
 800cb3a:	781b      	ldrb	r3, [r3, #0]
 800cb3c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cb40:	b2da      	uxtb	r2, r3
	pdata->ana_config__fast_osc__trim =
 800cb42:	687b      	ldr	r3, [r7, #4]
 800cb44:	711a      	strb	r2, [r3, #4]
	pdata->osc_measured__fast_osc__frequency =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   5));
 800cb46:	68bb      	ldr	r3, [r7, #8]
 800cb48:	3305      	adds	r3, #5
 800cb4a:	4619      	mov	r1, r3
 800cb4c:	2002      	movs	r0, #2
 800cb4e:	f7ff fb59 	bl	800c204 <VL53L1_i2c_decode_uint16_t>
 800cb52:	4603      	mov	r3, r0
 800cb54:	461a      	mov	r2, r3
	pdata->osc_measured__fast_osc__frequency =
 800cb56:	687b      	ldr	r3, [r7, #4]
 800cb58:	80da      	strh	r2, [r3, #6]
	pdata->vhv_config__timeout_macrop_loop_bound =
 800cb5a:	68bb      	ldr	r3, [r7, #8]
 800cb5c:	79da      	ldrb	r2, [r3, #7]
 800cb5e:	687b      	ldr	r3, [r7, #4]
 800cb60:	721a      	strb	r2, [r3, #8]
		(*(pbuffer +   7));
	pdata->vhv_config__count_thresh =
 800cb62:	68bb      	ldr	r3, [r7, #8]
 800cb64:	7a1a      	ldrb	r2, [r3, #8]
 800cb66:	687b      	ldr	r3, [r7, #4]
 800cb68:	725a      	strb	r2, [r3, #9]
		(*(pbuffer +   8));
	pdata->vhv_config__offset =
		(*(pbuffer +   9)) & 0x3F;
 800cb6a:	68bb      	ldr	r3, [r7, #8]
 800cb6c:	3309      	adds	r3, #9
 800cb6e:	781b      	ldrb	r3, [r3, #0]
 800cb70:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800cb74:	b2da      	uxtb	r2, r3
	pdata->vhv_config__offset =
 800cb76:	687b      	ldr	r3, [r7, #4]
 800cb78:	729a      	strb	r2, [r3, #10]
	pdata->vhv_config__init =
 800cb7a:	68bb      	ldr	r3, [r7, #8]
 800cb7c:	7a9a      	ldrb	r2, [r3, #10]
 800cb7e:	687b      	ldr	r3, [r7, #4]
 800cb80:	72da      	strb	r2, [r3, #11]
		(*(pbuffer +  10));

	LOG_FUNCTION_END(status);

	return status;
 800cb82:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800cb86:	4618      	mov	r0, r3
 800cb88:	3718      	adds	r7, #24
 800cb8a:	46bd      	mov	sp, r7
 800cb8c:	bd80      	pop	{r7, pc}

0800cb8e <VL53L1_get_static_nvm_managed>:


VL53L1_Error VL53L1_get_static_nvm_managed(
	VL53L1_DEV                 Dev,
	VL53L1_static_nvm_managed_t  *pdata)
{
 800cb8e:	b580      	push	{r7, lr}
 800cb90:	b086      	sub	sp, #24
 800cb92:	af00      	add	r7, sp, #0
 800cb94:	6078      	str	r0, [r7, #4]
 800cb96:	6039      	str	r1, [r7, #0]
	/**
	 * Reads and de-serialises the contents of VL53L1_static_nvm_managed_t
	 * data structure from the device
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800cb98:	2300      	movs	r3, #0
 800cb9a:	75fb      	strb	r3, [r7, #23]
	uint8_t comms_buffer[VL53L1_STATIC_NVM_MANAGED_I2C_SIZE_BYTES];

	LOG_FUNCTION_START("");

	if (status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
 800cb9c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800cba0:	2b00      	cmp	r3, #0
 800cba2:	d108      	bne.n	800cbb6 <VL53L1_get_static_nvm_managed+0x28>
		status = VL53L1_ReadMulti(
 800cba4:	f107 020c 	add.w	r2, r7, #12
 800cba8:	230b      	movs	r3, #11
 800cbaa:	2101      	movs	r1, #1
 800cbac:	6878      	ldr	r0, [r7, #4]
 800cbae:	f001 f8e5 	bl	800dd7c <VL53L1_ReadMulti>
 800cbb2:	4603      	mov	r3, r0
 800cbb4:	75fb      	strb	r3, [r7, #23]
			Dev,
			VL53L1_I2C_SLAVE__DEVICE_ADDRESS,
			comms_buffer,
			VL53L1_STATIC_NVM_MANAGED_I2C_SIZE_BYTES);

	if (status == VL53L1_ERROR_NONE)
 800cbb6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800cbba:	2b00      	cmp	r3, #0
 800cbbc:	d108      	bne.n	800cbd0 <VL53L1_get_static_nvm_managed+0x42>
		status = VL53L1_i2c_decode_static_nvm_managed(
 800cbbe:	f107 030c 	add.w	r3, r7, #12
 800cbc2:	683a      	ldr	r2, [r7, #0]
 800cbc4:	4619      	mov	r1, r3
 800cbc6:	200b      	movs	r0, #11
 800cbc8:	f7ff ff87 	bl	800cada <VL53L1_i2c_decode_static_nvm_managed>
 800cbcc:	4603      	mov	r3, r0
 800cbce:	75fb      	strb	r3, [r7, #23]
			comms_buffer,
			pdata);

	LOG_FUNCTION_END(status);

	return status;
 800cbd0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800cbd4:	4618      	mov	r0, r3
 800cbd6:	3718      	adds	r7, #24
 800cbd8:	46bd      	mov	sp, r7
 800cbda:	bd80      	pop	{r7, pc}

0800cbdc <VL53L1_i2c_encode_customer_nvm_managed>:

VL53L1_Error VL53L1_i2c_encode_customer_nvm_managed(
	VL53L1_customer_nvm_managed_t *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 800cbdc:	b580      	push	{r7, lr}
 800cbde:	b086      	sub	sp, #24
 800cbe0:	af00      	add	r7, sp, #0
 800cbe2:	60f8      	str	r0, [r7, #12]
 800cbe4:	460b      	mov	r3, r1
 800cbe6:	607a      	str	r2, [r7, #4]
 800cbe8:	817b      	strh	r3, [r7, #10]
	/**
	 * Encodes data structure VL53L1_customer_nvm_managed_t into a I2C write buffer
	 * Buffer must be at least 23 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800cbea:	2300      	movs	r3, #0
 800cbec:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_CUSTOMER_NVM_MANAGED_I2C_SIZE_BYTES > buf_size)
 800cbee:	897b      	ldrh	r3, [r7, #10]
 800cbf0:	2b16      	cmp	r3, #22
 800cbf2:	d802      	bhi.n	800cbfa <VL53L1_i2c_encode_customer_nvm_managed+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 800cbf4:	f06f 0309 	mvn.w	r3, #9
 800cbf8:	e076      	b.n	800cce8 <VL53L1_i2c_encode_customer_nvm_managed+0x10c>

	*(pbuffer +   0) =
		pdata->global_config__spad_enables_ref_0;
 800cbfa:	68fb      	ldr	r3, [r7, #12]
 800cbfc:	781a      	ldrb	r2, [r3, #0]
	*(pbuffer +   0) =
 800cbfe:	687b      	ldr	r3, [r7, #4]
 800cc00:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   1) =
 800cc02:	687b      	ldr	r3, [r7, #4]
 800cc04:	3301      	adds	r3, #1
		pdata->global_config__spad_enables_ref_1;
 800cc06:	68fa      	ldr	r2, [r7, #12]
 800cc08:	7852      	ldrb	r2, [r2, #1]
	*(pbuffer +   1) =
 800cc0a:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   2) =
 800cc0c:	687b      	ldr	r3, [r7, #4]
 800cc0e:	3302      	adds	r3, #2
		pdata->global_config__spad_enables_ref_2;
 800cc10:	68fa      	ldr	r2, [r7, #12]
 800cc12:	7892      	ldrb	r2, [r2, #2]
	*(pbuffer +   2) =
 800cc14:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   3) =
 800cc16:	687b      	ldr	r3, [r7, #4]
 800cc18:	3303      	adds	r3, #3
		pdata->global_config__spad_enables_ref_3;
 800cc1a:	68fa      	ldr	r2, [r7, #12]
 800cc1c:	78d2      	ldrb	r2, [r2, #3]
	*(pbuffer +   3) =
 800cc1e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   4) =
 800cc20:	687b      	ldr	r3, [r7, #4]
 800cc22:	3304      	adds	r3, #4
		pdata->global_config__spad_enables_ref_4;
 800cc24:	68fa      	ldr	r2, [r7, #12]
 800cc26:	7912      	ldrb	r2, [r2, #4]
	*(pbuffer +   4) =
 800cc28:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   5) =
		pdata->global_config__spad_enables_ref_5 & 0xF;
 800cc2a:	68fb      	ldr	r3, [r7, #12]
 800cc2c:	795a      	ldrb	r2, [r3, #5]
	*(pbuffer +   5) =
 800cc2e:	687b      	ldr	r3, [r7, #4]
 800cc30:	3305      	adds	r3, #5
		pdata->global_config__spad_enables_ref_5 & 0xF;
 800cc32:	f002 020f 	and.w	r2, r2, #15
 800cc36:	b2d2      	uxtb	r2, r2
	*(pbuffer +   5) =
 800cc38:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   6) =
 800cc3a:	687b      	ldr	r3, [r7, #4]
 800cc3c:	3306      	adds	r3, #6
		pdata->global_config__ref_en_start_select;
 800cc3e:	68fa      	ldr	r2, [r7, #12]
 800cc40:	7992      	ldrb	r2, [r2, #6]
	*(pbuffer +   6) =
 800cc42:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   7) =
		pdata->ref_spad_man__num_requested_ref_spads & 0x3F;
 800cc44:	68fb      	ldr	r3, [r7, #12]
 800cc46:	79da      	ldrb	r2, [r3, #7]
	*(pbuffer +   7) =
 800cc48:	687b      	ldr	r3, [r7, #4]
 800cc4a:	3307      	adds	r3, #7
		pdata->ref_spad_man__num_requested_ref_spads & 0x3F;
 800cc4c:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 800cc50:	b2d2      	uxtb	r2, r2
	*(pbuffer +   7) =
 800cc52:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   8) =
		pdata->ref_spad_man__ref_location & 0x3;
 800cc54:	68fb      	ldr	r3, [r7, #12]
 800cc56:	7a1a      	ldrb	r2, [r3, #8]
	*(pbuffer +   8) =
 800cc58:	687b      	ldr	r3, [r7, #4]
 800cc5a:	3308      	adds	r3, #8
		pdata->ref_spad_man__ref_location & 0x3;
 800cc5c:	f002 0203 	and.w	r2, r2, #3
 800cc60:	b2d2      	uxtb	r2, r2
	*(pbuffer +   8) =
 800cc62:	701a      	strb	r2, [r3, #0]
	VL53L1_i2c_encode_uint16_t(
 800cc64:	68fb      	ldr	r3, [r7, #12]
 800cc66:	8958      	ldrh	r0, [r3, #10]
 800cc68:	687b      	ldr	r3, [r7, #4]
 800cc6a:	3309      	adds	r3, #9
 800cc6c:	461a      	mov	r2, r3
 800cc6e:	2102      	movs	r1, #2
 800cc70:	f7ff fa9e 	bl	800c1b0 <VL53L1_i2c_encode_uint16_t>
		pdata->algo__crosstalk_compensation_plane_offset_kcps,
		2,
		pbuffer +   9);
	VL53L1_i2c_encode_int16_t(
 800cc74:	68fb      	ldr	r3, [r7, #12]
 800cc76:	f9b3 000c 	ldrsh.w	r0, [r3, #12]
 800cc7a:	687b      	ldr	r3, [r7, #4]
 800cc7c:	330b      	adds	r3, #11
 800cc7e:	461a      	mov	r2, r3
 800cc80:	2102      	movs	r1, #2
 800cc82:	f7ff fade 	bl	800c242 <VL53L1_i2c_encode_int16_t>
		pdata->algo__crosstalk_compensation_x_plane_gradient_kcps,
		2,
		pbuffer +  11);
	VL53L1_i2c_encode_int16_t(
 800cc86:	68fb      	ldr	r3, [r7, #12]
 800cc88:	f9b3 000e 	ldrsh.w	r0, [r3, #14]
 800cc8c:	687b      	ldr	r3, [r7, #4]
 800cc8e:	330d      	adds	r3, #13
 800cc90:	461a      	mov	r2, r3
 800cc92:	2102      	movs	r1, #2
 800cc94:	f7ff fad5 	bl	800c242 <VL53L1_i2c_encode_int16_t>
		pdata->algo__crosstalk_compensation_y_plane_gradient_kcps,
		2,
		pbuffer +  13);
	VL53L1_i2c_encode_uint16_t(
 800cc98:	68fb      	ldr	r3, [r7, #12]
 800cc9a:	8a18      	ldrh	r0, [r3, #16]
 800cc9c:	687b      	ldr	r3, [r7, #4]
 800cc9e:	330f      	adds	r3, #15
 800cca0:	461a      	mov	r2, r3
 800cca2:	2102      	movs	r1, #2
 800cca4:	f7ff fa84 	bl	800c1b0 <VL53L1_i2c_encode_uint16_t>
		pdata->ref_spad_char__total_rate_target_mcps,
		2,
		pbuffer +  15);
	VL53L1_i2c_encode_int16_t(
		pdata->algo__part_to_part_range_offset_mm & 0x1FFF,
 800cca8:	68fb      	ldr	r3, [r7, #12]
 800ccaa:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
	VL53L1_i2c_encode_int16_t(
 800ccae:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800ccb2:	b218      	sxth	r0, r3
 800ccb4:	687b      	ldr	r3, [r7, #4]
 800ccb6:	3311      	adds	r3, #17
 800ccb8:	461a      	mov	r2, r3
 800ccba:	2102      	movs	r1, #2
 800ccbc:	f7ff fac1 	bl	800c242 <VL53L1_i2c_encode_int16_t>
		2,
		pbuffer +  17);
	VL53L1_i2c_encode_int16_t(
 800ccc0:	68fb      	ldr	r3, [r7, #12]
 800ccc2:	f9b3 0014 	ldrsh.w	r0, [r3, #20]
 800ccc6:	687b      	ldr	r3, [r7, #4]
 800ccc8:	3313      	adds	r3, #19
 800ccca:	461a      	mov	r2, r3
 800cccc:	2102      	movs	r1, #2
 800ccce:	f7ff fab8 	bl	800c242 <VL53L1_i2c_encode_int16_t>
		pdata->mm_config__inner_offset_mm,
		2,
		pbuffer +  19);
	VL53L1_i2c_encode_int16_t(
 800ccd2:	68fb      	ldr	r3, [r7, #12]
 800ccd4:	f9b3 0016 	ldrsh.w	r0, [r3, #22]
 800ccd8:	687b      	ldr	r3, [r7, #4]
 800ccda:	3315      	adds	r3, #21
 800ccdc:	461a      	mov	r2, r3
 800ccde:	2102      	movs	r1, #2
 800cce0:	f7ff faaf 	bl	800c242 <VL53L1_i2c_encode_int16_t>
		2,
		pbuffer +  21);
	LOG_FUNCTION_END(status);


	return status;
 800cce4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800cce8:	4618      	mov	r0, r3
 800ccea:	3718      	adds	r7, #24
 800ccec:	46bd      	mov	sp, r7
 800ccee:	bd80      	pop	{r7, pc}

0800ccf0 <VL53L1_i2c_decode_customer_nvm_managed>:

VL53L1_Error VL53L1_i2c_decode_customer_nvm_managed(
	uint16_t                   buf_size,
	uint8_t                   *pbuffer,
	VL53L1_customer_nvm_managed_t  *pdata)
{
 800ccf0:	b580      	push	{r7, lr}
 800ccf2:	b086      	sub	sp, #24
 800ccf4:	af00      	add	r7, sp, #0
 800ccf6:	4603      	mov	r3, r0
 800ccf8:	60b9      	str	r1, [r7, #8]
 800ccfa:	607a      	str	r2, [r7, #4]
 800ccfc:	81fb      	strh	r3, [r7, #14]
	/**
	 * Decodes data structure VL53L1_customer_nvm_managed_t from the input I2C read buffer
	 * Buffer must be at least 23 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800ccfe:	2300      	movs	r3, #0
 800cd00:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_CUSTOMER_NVM_MANAGED_I2C_SIZE_BYTES > buf_size)
 800cd02:	89fb      	ldrh	r3, [r7, #14]
 800cd04:	2b16      	cmp	r3, #22
 800cd06:	d802      	bhi.n	800cd0e <VL53L1_i2c_decode_customer_nvm_managed+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 800cd08:	f06f 0309 	mvn.w	r3, #9
 800cd0c:	e079      	b.n	800ce02 <VL53L1_i2c_decode_customer_nvm_managed+0x112>

	pdata->global_config__spad_enables_ref_0 =
		(*(pbuffer +   0));
 800cd0e:	68bb      	ldr	r3, [r7, #8]
 800cd10:	781a      	ldrb	r2, [r3, #0]
	pdata->global_config__spad_enables_ref_0 =
 800cd12:	687b      	ldr	r3, [r7, #4]
 800cd14:	701a      	strb	r2, [r3, #0]
	pdata->global_config__spad_enables_ref_1 =
 800cd16:	68bb      	ldr	r3, [r7, #8]
 800cd18:	785a      	ldrb	r2, [r3, #1]
 800cd1a:	687b      	ldr	r3, [r7, #4]
 800cd1c:	705a      	strb	r2, [r3, #1]
		(*(pbuffer +   1));
	pdata->global_config__spad_enables_ref_2 =
 800cd1e:	68bb      	ldr	r3, [r7, #8]
 800cd20:	789a      	ldrb	r2, [r3, #2]
 800cd22:	687b      	ldr	r3, [r7, #4]
 800cd24:	709a      	strb	r2, [r3, #2]
		(*(pbuffer +   2));
	pdata->global_config__spad_enables_ref_3 =
 800cd26:	68bb      	ldr	r3, [r7, #8]
 800cd28:	78da      	ldrb	r2, [r3, #3]
 800cd2a:	687b      	ldr	r3, [r7, #4]
 800cd2c:	70da      	strb	r2, [r3, #3]
		(*(pbuffer +   3));
	pdata->global_config__spad_enables_ref_4 =
 800cd2e:	68bb      	ldr	r3, [r7, #8]
 800cd30:	791a      	ldrb	r2, [r3, #4]
 800cd32:	687b      	ldr	r3, [r7, #4]
 800cd34:	711a      	strb	r2, [r3, #4]
		(*(pbuffer +   4));
	pdata->global_config__spad_enables_ref_5 =
		(*(pbuffer +   5)) & 0xF;
 800cd36:	68bb      	ldr	r3, [r7, #8]
 800cd38:	3305      	adds	r3, #5
 800cd3a:	781b      	ldrb	r3, [r3, #0]
 800cd3c:	f003 030f 	and.w	r3, r3, #15
 800cd40:	b2da      	uxtb	r2, r3
	pdata->global_config__spad_enables_ref_5 =
 800cd42:	687b      	ldr	r3, [r7, #4]
 800cd44:	715a      	strb	r2, [r3, #5]
	pdata->global_config__ref_en_start_select =
 800cd46:	68bb      	ldr	r3, [r7, #8]
 800cd48:	799a      	ldrb	r2, [r3, #6]
 800cd4a:	687b      	ldr	r3, [r7, #4]
 800cd4c:	719a      	strb	r2, [r3, #6]
		(*(pbuffer +   6));
	pdata->ref_spad_man__num_requested_ref_spads =
		(*(pbuffer +   7)) & 0x3F;
 800cd4e:	68bb      	ldr	r3, [r7, #8]
 800cd50:	3307      	adds	r3, #7
 800cd52:	781b      	ldrb	r3, [r3, #0]
 800cd54:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800cd58:	b2da      	uxtb	r2, r3
	pdata->ref_spad_man__num_requested_ref_spads =
 800cd5a:	687b      	ldr	r3, [r7, #4]
 800cd5c:	71da      	strb	r2, [r3, #7]
	pdata->ref_spad_man__ref_location =
		(*(pbuffer +   8)) & 0x3;
 800cd5e:	68bb      	ldr	r3, [r7, #8]
 800cd60:	3308      	adds	r3, #8
 800cd62:	781b      	ldrb	r3, [r3, #0]
 800cd64:	f003 0303 	and.w	r3, r3, #3
 800cd68:	b2da      	uxtb	r2, r3
	pdata->ref_spad_man__ref_location =
 800cd6a:	687b      	ldr	r3, [r7, #4]
 800cd6c:	721a      	strb	r2, [r3, #8]
	pdata->algo__crosstalk_compensation_plane_offset_kcps =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   9));
 800cd6e:	68bb      	ldr	r3, [r7, #8]
 800cd70:	3309      	adds	r3, #9
 800cd72:	4619      	mov	r1, r3
 800cd74:	2002      	movs	r0, #2
 800cd76:	f7ff fa45 	bl	800c204 <VL53L1_i2c_decode_uint16_t>
 800cd7a:	4603      	mov	r3, r0
 800cd7c:	461a      	mov	r2, r3
	pdata->algo__crosstalk_compensation_plane_offset_kcps =
 800cd7e:	687b      	ldr	r3, [r7, #4]
 800cd80:	815a      	strh	r2, [r3, #10]
	pdata->algo__crosstalk_compensation_x_plane_gradient_kcps =
		(VL53L1_i2c_decode_int16_t(2, pbuffer +  11));
 800cd82:	68bb      	ldr	r3, [r7, #8]
 800cd84:	330b      	adds	r3, #11
 800cd86:	4619      	mov	r1, r3
 800cd88:	2002      	movs	r0, #2
 800cd8a:	f7ff fa85 	bl	800c298 <VL53L1_i2c_decode_int16_t>
 800cd8e:	4603      	mov	r3, r0
 800cd90:	461a      	mov	r2, r3
	pdata->algo__crosstalk_compensation_x_plane_gradient_kcps =
 800cd92:	687b      	ldr	r3, [r7, #4]
 800cd94:	819a      	strh	r2, [r3, #12]
	pdata->algo__crosstalk_compensation_y_plane_gradient_kcps =
		(VL53L1_i2c_decode_int16_t(2, pbuffer +  13));
 800cd96:	68bb      	ldr	r3, [r7, #8]
 800cd98:	330d      	adds	r3, #13
 800cd9a:	4619      	mov	r1, r3
 800cd9c:	2002      	movs	r0, #2
 800cd9e:	f7ff fa7b 	bl	800c298 <VL53L1_i2c_decode_int16_t>
 800cda2:	4603      	mov	r3, r0
 800cda4:	461a      	mov	r2, r3
	pdata->algo__crosstalk_compensation_y_plane_gradient_kcps =
 800cda6:	687b      	ldr	r3, [r7, #4]
 800cda8:	81da      	strh	r2, [r3, #14]
	pdata->ref_spad_char__total_rate_target_mcps =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  15));
 800cdaa:	68bb      	ldr	r3, [r7, #8]
 800cdac:	330f      	adds	r3, #15
 800cdae:	4619      	mov	r1, r3
 800cdb0:	2002      	movs	r0, #2
 800cdb2:	f7ff fa27 	bl	800c204 <VL53L1_i2c_decode_uint16_t>
 800cdb6:	4603      	mov	r3, r0
 800cdb8:	461a      	mov	r2, r3
	pdata->ref_spad_char__total_rate_target_mcps =
 800cdba:	687b      	ldr	r3, [r7, #4]
 800cdbc:	821a      	strh	r2, [r3, #16]
	pdata->algo__part_to_part_range_offset_mm =
		(VL53L1_i2c_decode_int16_t(2, pbuffer +  17)) & 0x1FFF;
 800cdbe:	68bb      	ldr	r3, [r7, #8]
 800cdc0:	3311      	adds	r3, #17
 800cdc2:	4619      	mov	r1, r3
 800cdc4:	2002      	movs	r0, #2
 800cdc6:	f7ff fa67 	bl	800c298 <VL53L1_i2c_decode_int16_t>
 800cdca:	4603      	mov	r3, r0
 800cdcc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800cdd0:	b21a      	sxth	r2, r3
	pdata->algo__part_to_part_range_offset_mm =
 800cdd2:	687b      	ldr	r3, [r7, #4]
 800cdd4:	825a      	strh	r2, [r3, #18]
	pdata->mm_config__inner_offset_mm =
		(VL53L1_i2c_decode_int16_t(2, pbuffer +  19));
 800cdd6:	68bb      	ldr	r3, [r7, #8]
 800cdd8:	3313      	adds	r3, #19
 800cdda:	4619      	mov	r1, r3
 800cddc:	2002      	movs	r0, #2
 800cdde:	f7ff fa5b 	bl	800c298 <VL53L1_i2c_decode_int16_t>
 800cde2:	4603      	mov	r3, r0
 800cde4:	461a      	mov	r2, r3
	pdata->mm_config__inner_offset_mm =
 800cde6:	687b      	ldr	r3, [r7, #4]
 800cde8:	829a      	strh	r2, [r3, #20]
	pdata->mm_config__outer_offset_mm =
		(VL53L1_i2c_decode_int16_t(2, pbuffer +  21));
 800cdea:	68bb      	ldr	r3, [r7, #8]
 800cdec:	3315      	adds	r3, #21
 800cdee:	4619      	mov	r1, r3
 800cdf0:	2002      	movs	r0, #2
 800cdf2:	f7ff fa51 	bl	800c298 <VL53L1_i2c_decode_int16_t>
 800cdf6:	4603      	mov	r3, r0
 800cdf8:	461a      	mov	r2, r3
	pdata->mm_config__outer_offset_mm =
 800cdfa:	687b      	ldr	r3, [r7, #4]
 800cdfc:	82da      	strh	r2, [r3, #22]

	LOG_FUNCTION_END(status);

	return status;
 800cdfe:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ce02:	4618      	mov	r0, r3
 800ce04:	3718      	adds	r7, #24
 800ce06:	46bd      	mov	sp, r7
 800ce08:	bd80      	pop	{r7, pc}

0800ce0a <VL53L1_get_customer_nvm_managed>:


VL53L1_Error VL53L1_get_customer_nvm_managed(
	VL53L1_DEV                 Dev,
	VL53L1_customer_nvm_managed_t  *pdata)
{
 800ce0a:	b580      	push	{r7, lr}
 800ce0c:	b088      	sub	sp, #32
 800ce0e:	af00      	add	r7, sp, #0
 800ce10:	6078      	str	r0, [r7, #4]
 800ce12:	6039      	str	r1, [r7, #0]
	/**
	 * Reads and de-serialises the contents of VL53L1_customer_nvm_managed_t
	 * data structure from the device
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800ce14:	2300      	movs	r3, #0
 800ce16:	77fb      	strb	r3, [r7, #31]
	uint8_t comms_buffer[VL53L1_CUSTOMER_NVM_MANAGED_I2C_SIZE_BYTES];

	LOG_FUNCTION_START("");

	if (status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
 800ce18:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800ce1c:	2b00      	cmp	r3, #0
 800ce1e:	d108      	bne.n	800ce32 <VL53L1_get_customer_nvm_managed+0x28>
		status = VL53L1_ReadMulti(
 800ce20:	f107 0208 	add.w	r2, r7, #8
 800ce24:	2317      	movs	r3, #23
 800ce26:	210d      	movs	r1, #13
 800ce28:	6878      	ldr	r0, [r7, #4]
 800ce2a:	f000 ffa7 	bl	800dd7c <VL53L1_ReadMulti>
 800ce2e:	4603      	mov	r3, r0
 800ce30:	77fb      	strb	r3, [r7, #31]
			Dev,
			VL53L1_GLOBAL_CONFIG__SPAD_ENABLES_REF_0,
			comms_buffer,
			VL53L1_CUSTOMER_NVM_MANAGED_I2C_SIZE_BYTES);

	if (status == VL53L1_ERROR_NONE)
 800ce32:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800ce36:	2b00      	cmp	r3, #0
 800ce38:	d108      	bne.n	800ce4c <VL53L1_get_customer_nvm_managed+0x42>
		status = VL53L1_i2c_decode_customer_nvm_managed(
 800ce3a:	f107 0308 	add.w	r3, r7, #8
 800ce3e:	683a      	ldr	r2, [r7, #0]
 800ce40:	4619      	mov	r1, r3
 800ce42:	2017      	movs	r0, #23
 800ce44:	f7ff ff54 	bl	800ccf0 <VL53L1_i2c_decode_customer_nvm_managed>
 800ce48:	4603      	mov	r3, r0
 800ce4a:	77fb      	strb	r3, [r7, #31]
			comms_buffer,
			pdata);

	LOG_FUNCTION_END(status);

	return status;
 800ce4c:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800ce50:	4618      	mov	r0, r3
 800ce52:	3720      	adds	r7, #32
 800ce54:	46bd      	mov	sp, r7
 800ce56:	bd80      	pop	{r7, pc}

0800ce58 <VL53L1_i2c_encode_static_config>:

VL53L1_Error VL53L1_i2c_encode_static_config(
	VL53L1_static_config_t   *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 800ce58:	b580      	push	{r7, lr}
 800ce5a:	b086      	sub	sp, #24
 800ce5c:	af00      	add	r7, sp, #0
 800ce5e:	60f8      	str	r0, [r7, #12]
 800ce60:	460b      	mov	r3, r1
 800ce62:	607a      	str	r2, [r7, #4]
 800ce64:	817b      	strh	r3, [r7, #10]
	/**
	 * Encodes data structure VL53L1_static_config_t into a I2C write buffer
	 * Buffer must be at least 32 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800ce66:	2300      	movs	r3, #0
 800ce68:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_STATIC_CONFIG_I2C_SIZE_BYTES > buf_size)
 800ce6a:	897b      	ldrh	r3, [r7, #10]
 800ce6c:	2b1f      	cmp	r3, #31
 800ce6e:	d802      	bhi.n	800ce76 <VL53L1_i2c_encode_static_config+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 800ce70:	f06f 0309 	mvn.w	r3, #9
 800ce74:	e0cf      	b.n	800d016 <VL53L1_i2c_encode_static_config+0x1be>

	VL53L1_i2c_encode_uint16_t(
 800ce76:	68fb      	ldr	r3, [r7, #12]
 800ce78:	881b      	ldrh	r3, [r3, #0]
 800ce7a:	687a      	ldr	r2, [r7, #4]
 800ce7c:	2102      	movs	r1, #2
 800ce7e:	4618      	mov	r0, r3
 800ce80:	f7ff f996 	bl	800c1b0 <VL53L1_i2c_encode_uint16_t>
		pdata->dss_config__target_total_rate_mcps,
		2,
		pbuffer +   0);
	*(pbuffer +   2) =
		pdata->debug__ctrl & 0x1;
 800ce84:	68fb      	ldr	r3, [r7, #12]
 800ce86:	789a      	ldrb	r2, [r3, #2]
	*(pbuffer +   2) =
 800ce88:	687b      	ldr	r3, [r7, #4]
 800ce8a:	3302      	adds	r3, #2
		pdata->debug__ctrl & 0x1;
 800ce8c:	f002 0201 	and.w	r2, r2, #1
 800ce90:	b2d2      	uxtb	r2, r2
	*(pbuffer +   2) =
 800ce92:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   3) =
		pdata->test_mode__ctrl & 0xF;
 800ce94:	68fb      	ldr	r3, [r7, #12]
 800ce96:	78da      	ldrb	r2, [r3, #3]
	*(pbuffer +   3) =
 800ce98:	687b      	ldr	r3, [r7, #4]
 800ce9a:	3303      	adds	r3, #3
		pdata->test_mode__ctrl & 0xF;
 800ce9c:	f002 020f 	and.w	r2, r2, #15
 800cea0:	b2d2      	uxtb	r2, r2
	*(pbuffer +   3) =
 800cea2:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   4) =
		pdata->clk_gating__ctrl & 0xF;
 800cea4:	68fb      	ldr	r3, [r7, #12]
 800cea6:	791a      	ldrb	r2, [r3, #4]
	*(pbuffer +   4) =
 800cea8:	687b      	ldr	r3, [r7, #4]
 800ceaa:	3304      	adds	r3, #4
		pdata->clk_gating__ctrl & 0xF;
 800ceac:	f002 020f 	and.w	r2, r2, #15
 800ceb0:	b2d2      	uxtb	r2, r2
	*(pbuffer +   4) =
 800ceb2:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   5) =
		pdata->nvm_bist__ctrl & 0x1F;
 800ceb4:	68fb      	ldr	r3, [r7, #12]
 800ceb6:	795a      	ldrb	r2, [r3, #5]
	*(pbuffer +   5) =
 800ceb8:	687b      	ldr	r3, [r7, #4]
 800ceba:	3305      	adds	r3, #5
		pdata->nvm_bist__ctrl & 0x1F;
 800cebc:	f002 021f 	and.w	r2, r2, #31
 800cec0:	b2d2      	uxtb	r2, r2
	*(pbuffer +   5) =
 800cec2:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   6) =
		pdata->nvm_bist__num_nvm_words & 0x7F;
 800cec4:	68fb      	ldr	r3, [r7, #12]
 800cec6:	799a      	ldrb	r2, [r3, #6]
	*(pbuffer +   6) =
 800cec8:	687b      	ldr	r3, [r7, #4]
 800ceca:	3306      	adds	r3, #6
		pdata->nvm_bist__num_nvm_words & 0x7F;
 800cecc:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800ced0:	b2d2      	uxtb	r2, r2
	*(pbuffer +   6) =
 800ced2:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   7) =
		pdata->nvm_bist__start_address & 0x7F;
 800ced4:	68fb      	ldr	r3, [r7, #12]
 800ced6:	79da      	ldrb	r2, [r3, #7]
	*(pbuffer +   7) =
 800ced8:	687b      	ldr	r3, [r7, #4]
 800ceda:	3307      	adds	r3, #7
		pdata->nvm_bist__start_address & 0x7F;
 800cedc:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800cee0:	b2d2      	uxtb	r2, r2
	*(pbuffer +   7) =
 800cee2:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   8) =
		pdata->host_if__status & 0x1;
 800cee4:	68fb      	ldr	r3, [r7, #12]
 800cee6:	7a1a      	ldrb	r2, [r3, #8]
	*(pbuffer +   8) =
 800cee8:	687b      	ldr	r3, [r7, #4]
 800ceea:	3308      	adds	r3, #8
		pdata->host_if__status & 0x1;
 800ceec:	f002 0201 	and.w	r2, r2, #1
 800cef0:	b2d2      	uxtb	r2, r2
	*(pbuffer +   8) =
 800cef2:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   9) =
 800cef4:	687b      	ldr	r3, [r7, #4]
 800cef6:	3309      	adds	r3, #9
		pdata->pad_i2c_hv__config;
 800cef8:	68fa      	ldr	r2, [r7, #12]
 800cefa:	7a52      	ldrb	r2, [r2, #9]
	*(pbuffer +   9) =
 800cefc:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  10) =
		pdata->pad_i2c_hv__extsup_config & 0x1;
 800cefe:	68fb      	ldr	r3, [r7, #12]
 800cf00:	7a9a      	ldrb	r2, [r3, #10]
	*(pbuffer +  10) =
 800cf02:	687b      	ldr	r3, [r7, #4]
 800cf04:	330a      	adds	r3, #10
		pdata->pad_i2c_hv__extsup_config & 0x1;
 800cf06:	f002 0201 	and.w	r2, r2, #1
 800cf0a:	b2d2      	uxtb	r2, r2
	*(pbuffer +  10) =
 800cf0c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  11) =
		pdata->gpio_hv_pad__ctrl & 0x3;
 800cf0e:	68fb      	ldr	r3, [r7, #12]
 800cf10:	7ada      	ldrb	r2, [r3, #11]
	*(pbuffer +  11) =
 800cf12:	687b      	ldr	r3, [r7, #4]
 800cf14:	330b      	adds	r3, #11
		pdata->gpio_hv_pad__ctrl & 0x3;
 800cf16:	f002 0203 	and.w	r2, r2, #3
 800cf1a:	b2d2      	uxtb	r2, r2
	*(pbuffer +  11) =
 800cf1c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  12) =
		pdata->gpio_hv_mux__ctrl & 0x1F;
 800cf1e:	68fb      	ldr	r3, [r7, #12]
 800cf20:	7b1a      	ldrb	r2, [r3, #12]
	*(pbuffer +  12) =
 800cf22:	687b      	ldr	r3, [r7, #4]
 800cf24:	330c      	adds	r3, #12
		pdata->gpio_hv_mux__ctrl & 0x1F;
 800cf26:	f002 021f 	and.w	r2, r2, #31
 800cf2a:	b2d2      	uxtb	r2, r2
	*(pbuffer +  12) =
 800cf2c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  13) =
		pdata->gpio__tio_hv_status & 0x3;
 800cf2e:	68fb      	ldr	r3, [r7, #12]
 800cf30:	7b5a      	ldrb	r2, [r3, #13]
	*(pbuffer +  13) =
 800cf32:	687b      	ldr	r3, [r7, #4]
 800cf34:	330d      	adds	r3, #13
		pdata->gpio__tio_hv_status & 0x3;
 800cf36:	f002 0203 	and.w	r2, r2, #3
 800cf3a:	b2d2      	uxtb	r2, r2
	*(pbuffer +  13) =
 800cf3c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  14) =
		pdata->gpio__fio_hv_status & 0x3;
 800cf3e:	68fb      	ldr	r3, [r7, #12]
 800cf40:	7b9a      	ldrb	r2, [r3, #14]
	*(pbuffer +  14) =
 800cf42:	687b      	ldr	r3, [r7, #4]
 800cf44:	330e      	adds	r3, #14
		pdata->gpio__fio_hv_status & 0x3;
 800cf46:	f002 0203 	and.w	r2, r2, #3
 800cf4a:	b2d2      	uxtb	r2, r2
	*(pbuffer +  14) =
 800cf4c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  15) =
		pdata->ana_config__spad_sel_pswidth & 0x7;
 800cf4e:	68fb      	ldr	r3, [r7, #12]
 800cf50:	7bda      	ldrb	r2, [r3, #15]
	*(pbuffer +  15) =
 800cf52:	687b      	ldr	r3, [r7, #4]
 800cf54:	330f      	adds	r3, #15
		pdata->ana_config__spad_sel_pswidth & 0x7;
 800cf56:	f002 0207 	and.w	r2, r2, #7
 800cf5a:	b2d2      	uxtb	r2, r2
	*(pbuffer +  15) =
 800cf5c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  16) =
		pdata->ana_config__vcsel_pulse_width_offset & 0x1F;
 800cf5e:	68fb      	ldr	r3, [r7, #12]
 800cf60:	7c1a      	ldrb	r2, [r3, #16]
	*(pbuffer +  16) =
 800cf62:	687b      	ldr	r3, [r7, #4]
 800cf64:	3310      	adds	r3, #16
		pdata->ana_config__vcsel_pulse_width_offset & 0x1F;
 800cf66:	f002 021f 	and.w	r2, r2, #31
 800cf6a:	b2d2      	uxtb	r2, r2
	*(pbuffer +  16) =
 800cf6c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  17) =
		pdata->ana_config__fast_osc__config_ctrl & 0x1;
 800cf6e:	68fb      	ldr	r3, [r7, #12]
 800cf70:	7c5a      	ldrb	r2, [r3, #17]
	*(pbuffer +  17) =
 800cf72:	687b      	ldr	r3, [r7, #4]
 800cf74:	3311      	adds	r3, #17
		pdata->ana_config__fast_osc__config_ctrl & 0x1;
 800cf76:	f002 0201 	and.w	r2, r2, #1
 800cf7a:	b2d2      	uxtb	r2, r2
	*(pbuffer +  17) =
 800cf7c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  18) =
 800cf7e:	687b      	ldr	r3, [r7, #4]
 800cf80:	3312      	adds	r3, #18
		pdata->sigma_estimator__effective_pulse_width_ns;
 800cf82:	68fa      	ldr	r2, [r7, #12]
 800cf84:	7c92      	ldrb	r2, [r2, #18]
	*(pbuffer +  18) =
 800cf86:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  19) =
 800cf88:	687b      	ldr	r3, [r7, #4]
 800cf8a:	3313      	adds	r3, #19
		pdata->sigma_estimator__effective_ambient_width_ns;
 800cf8c:	68fa      	ldr	r2, [r7, #12]
 800cf8e:	7cd2      	ldrb	r2, [r2, #19]
	*(pbuffer +  19) =
 800cf90:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  20) =
 800cf92:	687b      	ldr	r3, [r7, #4]
 800cf94:	3314      	adds	r3, #20
		pdata->sigma_estimator__sigma_ref_mm;
 800cf96:	68fa      	ldr	r2, [r7, #12]
 800cf98:	7d12      	ldrb	r2, [r2, #20]
	*(pbuffer +  20) =
 800cf9a:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  21) =
 800cf9c:	687b      	ldr	r3, [r7, #4]
 800cf9e:	3315      	adds	r3, #21
		pdata->algo__crosstalk_compensation_valid_height_mm;
 800cfa0:	68fa      	ldr	r2, [r7, #12]
 800cfa2:	7d52      	ldrb	r2, [r2, #21]
	*(pbuffer +  21) =
 800cfa4:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  22) =
 800cfa6:	687b      	ldr	r3, [r7, #4]
 800cfa8:	3316      	adds	r3, #22
		pdata->spare_host_config__static_config_spare_0;
 800cfaa:	68fa      	ldr	r2, [r7, #12]
 800cfac:	7d92      	ldrb	r2, [r2, #22]
	*(pbuffer +  22) =
 800cfae:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  23) =
 800cfb0:	687b      	ldr	r3, [r7, #4]
 800cfb2:	3317      	adds	r3, #23
		pdata->spare_host_config__static_config_spare_1;
 800cfb4:	68fa      	ldr	r2, [r7, #12]
 800cfb6:	7dd2      	ldrb	r2, [r2, #23]
	*(pbuffer +  23) =
 800cfb8:	701a      	strb	r2, [r3, #0]
	VL53L1_i2c_encode_uint16_t(
 800cfba:	68fb      	ldr	r3, [r7, #12]
 800cfbc:	8b18      	ldrh	r0, [r3, #24]
 800cfbe:	687b      	ldr	r3, [r7, #4]
 800cfc0:	3318      	adds	r3, #24
 800cfc2:	461a      	mov	r2, r3
 800cfc4:	2102      	movs	r1, #2
 800cfc6:	f7ff f8f3 	bl	800c1b0 <VL53L1_i2c_encode_uint16_t>
		pdata->algo__range_ignore_threshold_mcps,
		2,
		pbuffer +  24);
	*(pbuffer +  26) =
 800cfca:	687b      	ldr	r3, [r7, #4]
 800cfcc:	331a      	adds	r3, #26
		pdata->algo__range_ignore_valid_height_mm;
 800cfce:	68fa      	ldr	r2, [r7, #12]
 800cfd0:	7e92      	ldrb	r2, [r2, #26]
	*(pbuffer +  26) =
 800cfd2:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  27) =
 800cfd4:	687b      	ldr	r3, [r7, #4]
 800cfd6:	331b      	adds	r3, #27
		pdata->algo__range_min_clip;
 800cfd8:	68fa      	ldr	r2, [r7, #12]
 800cfda:	7ed2      	ldrb	r2, [r2, #27]
	*(pbuffer +  27) =
 800cfdc:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  28) =
		pdata->algo__consistency_check__tolerance & 0xF;
 800cfde:	68fb      	ldr	r3, [r7, #12]
 800cfe0:	7f1a      	ldrb	r2, [r3, #28]
	*(pbuffer +  28) =
 800cfe2:	687b      	ldr	r3, [r7, #4]
 800cfe4:	331c      	adds	r3, #28
		pdata->algo__consistency_check__tolerance & 0xF;
 800cfe6:	f002 020f 	and.w	r2, r2, #15
 800cfea:	b2d2      	uxtb	r2, r2
	*(pbuffer +  28) =
 800cfec:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  29) =
 800cfee:	687b      	ldr	r3, [r7, #4]
 800cff0:	331d      	adds	r3, #29
		pdata->spare_host_config__static_config_spare_2;
 800cff2:	68fa      	ldr	r2, [r7, #12]
 800cff4:	7f52      	ldrb	r2, [r2, #29]
	*(pbuffer +  29) =
 800cff6:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  30) =
		pdata->sd_config__reset_stages_msb & 0xF;
 800cff8:	68fb      	ldr	r3, [r7, #12]
 800cffa:	7f9a      	ldrb	r2, [r3, #30]
	*(pbuffer +  30) =
 800cffc:	687b      	ldr	r3, [r7, #4]
 800cffe:	331e      	adds	r3, #30
		pdata->sd_config__reset_stages_msb & 0xF;
 800d000:	f002 020f 	and.w	r2, r2, #15
 800d004:	b2d2      	uxtb	r2, r2
	*(pbuffer +  30) =
 800d006:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  31) =
 800d008:	687b      	ldr	r3, [r7, #4]
 800d00a:	331f      	adds	r3, #31
		pdata->sd_config__reset_stages_lsb;
 800d00c:	68fa      	ldr	r2, [r7, #12]
 800d00e:	7fd2      	ldrb	r2, [r2, #31]
	*(pbuffer +  31) =
 800d010:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_END(status);


	return status;
 800d012:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d016:	4618      	mov	r0, r3
 800d018:	3718      	adds	r7, #24
 800d01a:	46bd      	mov	sp, r7
 800d01c:	bd80      	pop	{r7, pc}

0800d01e <VL53L1_i2c_encode_general_config>:

VL53L1_Error VL53L1_i2c_encode_general_config(
	VL53L1_general_config_t  *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 800d01e:	b580      	push	{r7, lr}
 800d020:	b086      	sub	sp, #24
 800d022:	af00      	add	r7, sp, #0
 800d024:	60f8      	str	r0, [r7, #12]
 800d026:	460b      	mov	r3, r1
 800d028:	607a      	str	r2, [r7, #4]
 800d02a:	817b      	strh	r3, [r7, #10]
	/**
	 * Encodes data structure VL53L1_general_config_t into a I2C write buffer
	 * Buffer must be at least 22 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800d02c:	2300      	movs	r3, #0
 800d02e:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_GENERAL_CONFIG_I2C_SIZE_BYTES > buf_size)
 800d030:	897b      	ldrh	r3, [r7, #10]
 800d032:	2b15      	cmp	r3, #21
 800d034:	d802      	bhi.n	800d03c <VL53L1_i2c_encode_general_config+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 800d036:	f06f 0309 	mvn.w	r3, #9
 800d03a:	e070      	b.n	800d11e <VL53L1_i2c_encode_general_config+0x100>

	*(pbuffer +   0) =
		pdata->gph_config__stream_count_update_value;
 800d03c:	68fb      	ldr	r3, [r7, #12]
 800d03e:	781a      	ldrb	r2, [r3, #0]
	*(pbuffer +   0) =
 800d040:	687b      	ldr	r3, [r7, #4]
 800d042:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   1) =
 800d044:	687b      	ldr	r3, [r7, #4]
 800d046:	3301      	adds	r3, #1
		pdata->global_config__stream_divider;
 800d048:	68fa      	ldr	r2, [r7, #12]
 800d04a:	7852      	ldrb	r2, [r2, #1]
	*(pbuffer +   1) =
 800d04c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   2) =
 800d04e:	687b      	ldr	r3, [r7, #4]
 800d050:	3302      	adds	r3, #2
		pdata->system__interrupt_config_gpio;
 800d052:	68fa      	ldr	r2, [r7, #12]
 800d054:	7892      	ldrb	r2, [r2, #2]
	*(pbuffer +   2) =
 800d056:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   3) =
		pdata->cal_config__vcsel_start & 0x7F;
 800d058:	68fb      	ldr	r3, [r7, #12]
 800d05a:	78da      	ldrb	r2, [r3, #3]
	*(pbuffer +   3) =
 800d05c:	687b      	ldr	r3, [r7, #4]
 800d05e:	3303      	adds	r3, #3
		pdata->cal_config__vcsel_start & 0x7F;
 800d060:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800d064:	b2d2      	uxtb	r2, r2
	*(pbuffer +   3) =
 800d066:	701a      	strb	r2, [r3, #0]
	VL53L1_i2c_encode_uint16_t(
		pdata->cal_config__repeat_rate & 0xFFF,
 800d068:	68fb      	ldr	r3, [r7, #12]
 800d06a:	889b      	ldrh	r3, [r3, #4]
	VL53L1_i2c_encode_uint16_t(
 800d06c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800d070:	b298      	uxth	r0, r3
 800d072:	687b      	ldr	r3, [r7, #4]
 800d074:	3304      	adds	r3, #4
 800d076:	461a      	mov	r2, r3
 800d078:	2102      	movs	r1, #2
 800d07a:	f7ff f899 	bl	800c1b0 <VL53L1_i2c_encode_uint16_t>
		2,
		pbuffer +   4);
	*(pbuffer +   6) =
		pdata->global_config__vcsel_width & 0x7F;
 800d07e:	68fb      	ldr	r3, [r7, #12]
 800d080:	799a      	ldrb	r2, [r3, #6]
	*(pbuffer +   6) =
 800d082:	687b      	ldr	r3, [r7, #4]
 800d084:	3306      	adds	r3, #6
		pdata->global_config__vcsel_width & 0x7F;
 800d086:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800d08a:	b2d2      	uxtb	r2, r2
	*(pbuffer +   6) =
 800d08c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   7) =
 800d08e:	687b      	ldr	r3, [r7, #4]
 800d090:	3307      	adds	r3, #7
		pdata->phasecal_config__timeout_macrop;
 800d092:	68fa      	ldr	r2, [r7, #12]
 800d094:	79d2      	ldrb	r2, [r2, #7]
	*(pbuffer +   7) =
 800d096:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   8) =
 800d098:	687b      	ldr	r3, [r7, #4]
 800d09a:	3308      	adds	r3, #8
		pdata->phasecal_config__target;
 800d09c:	68fa      	ldr	r2, [r7, #12]
 800d09e:	7a12      	ldrb	r2, [r2, #8]
	*(pbuffer +   8) =
 800d0a0:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   9) =
		pdata->phasecal_config__override & 0x1;
 800d0a2:	68fb      	ldr	r3, [r7, #12]
 800d0a4:	7a5a      	ldrb	r2, [r3, #9]
	*(pbuffer +   9) =
 800d0a6:	687b      	ldr	r3, [r7, #4]
 800d0a8:	3309      	adds	r3, #9
		pdata->phasecal_config__override & 0x1;
 800d0aa:	f002 0201 	and.w	r2, r2, #1
 800d0ae:	b2d2      	uxtb	r2, r2
	*(pbuffer +   9) =
 800d0b0:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  11) =
		pdata->dss_config__roi_mode_control & 0x7;
 800d0b2:	68fb      	ldr	r3, [r7, #12]
 800d0b4:	7a9a      	ldrb	r2, [r3, #10]
	*(pbuffer +  11) =
 800d0b6:	687b      	ldr	r3, [r7, #4]
 800d0b8:	330b      	adds	r3, #11
		pdata->dss_config__roi_mode_control & 0x7;
 800d0ba:	f002 0207 	and.w	r2, r2, #7
 800d0be:	b2d2      	uxtb	r2, r2
	*(pbuffer +  11) =
 800d0c0:	701a      	strb	r2, [r3, #0]
	VL53L1_i2c_encode_uint16_t(
 800d0c2:	68fb      	ldr	r3, [r7, #12]
 800d0c4:	8998      	ldrh	r0, [r3, #12]
 800d0c6:	687b      	ldr	r3, [r7, #4]
 800d0c8:	330c      	adds	r3, #12
 800d0ca:	461a      	mov	r2, r3
 800d0cc:	2102      	movs	r1, #2
 800d0ce:	f7ff f86f 	bl	800c1b0 <VL53L1_i2c_encode_uint16_t>
		pdata->system__thresh_rate_high,
		2,
		pbuffer +  12);
	VL53L1_i2c_encode_uint16_t(
 800d0d2:	68fb      	ldr	r3, [r7, #12]
 800d0d4:	89d8      	ldrh	r0, [r3, #14]
 800d0d6:	687b      	ldr	r3, [r7, #4]
 800d0d8:	330e      	adds	r3, #14
 800d0da:	461a      	mov	r2, r3
 800d0dc:	2102      	movs	r1, #2
 800d0de:	f7ff f867 	bl	800c1b0 <VL53L1_i2c_encode_uint16_t>
		pdata->system__thresh_rate_low,
		2,
		pbuffer +  14);
	VL53L1_i2c_encode_uint16_t(
 800d0e2:	68fb      	ldr	r3, [r7, #12]
 800d0e4:	8a18      	ldrh	r0, [r3, #16]
 800d0e6:	687b      	ldr	r3, [r7, #4]
 800d0e8:	3310      	adds	r3, #16
 800d0ea:	461a      	mov	r2, r3
 800d0ec:	2102      	movs	r1, #2
 800d0ee:	f7ff f85f 	bl	800c1b0 <VL53L1_i2c_encode_uint16_t>
		pdata->dss_config__manual_effective_spads_select,
		2,
		pbuffer +  16);
	*(pbuffer +  18) =
 800d0f2:	687b      	ldr	r3, [r7, #4]
 800d0f4:	3312      	adds	r3, #18
		pdata->dss_config__manual_block_select;
 800d0f6:	68fa      	ldr	r2, [r7, #12]
 800d0f8:	7c92      	ldrb	r2, [r2, #18]
	*(pbuffer +  18) =
 800d0fa:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  19) =
 800d0fc:	687b      	ldr	r3, [r7, #4]
 800d0fe:	3313      	adds	r3, #19
		pdata->dss_config__aperture_attenuation;
 800d100:	68fa      	ldr	r2, [r7, #12]
 800d102:	7cd2      	ldrb	r2, [r2, #19]
	*(pbuffer +  19) =
 800d104:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  20) =
 800d106:	687b      	ldr	r3, [r7, #4]
 800d108:	3314      	adds	r3, #20
		pdata->dss_config__max_spads_limit;
 800d10a:	68fa      	ldr	r2, [r7, #12]
 800d10c:	7d12      	ldrb	r2, [r2, #20]
	*(pbuffer +  20) =
 800d10e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  21) =
 800d110:	687b      	ldr	r3, [r7, #4]
 800d112:	3315      	adds	r3, #21
		pdata->dss_config__min_spads_limit;
 800d114:	68fa      	ldr	r2, [r7, #12]
 800d116:	7d52      	ldrb	r2, [r2, #21]
	*(pbuffer +  21) =
 800d118:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_END(status);


	return status;
 800d11a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d11e:	4618      	mov	r0, r3
 800d120:	3718      	adds	r7, #24
 800d122:	46bd      	mov	sp, r7
 800d124:	bd80      	pop	{r7, pc}

0800d126 <VL53L1_i2c_encode_timing_config>:

VL53L1_Error VL53L1_i2c_encode_timing_config(
	VL53L1_timing_config_t   *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 800d126:	b580      	push	{r7, lr}
 800d128:	b086      	sub	sp, #24
 800d12a:	af00      	add	r7, sp, #0
 800d12c:	60f8      	str	r0, [r7, #12]
 800d12e:	460b      	mov	r3, r1
 800d130:	607a      	str	r2, [r7, #4]
 800d132:	817b      	strh	r3, [r7, #10]
	/**
	 * Encodes data structure VL53L1_timing_config_t into a I2C write buffer
	 * Buffer must be at least 23 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800d134:	2300      	movs	r3, #0
 800d136:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_TIMING_CONFIG_I2C_SIZE_BYTES > buf_size)
 800d138:	897b      	ldrh	r3, [r7, #10]
 800d13a:	2b16      	cmp	r3, #22
 800d13c:	d802      	bhi.n	800d144 <VL53L1_i2c_encode_timing_config+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 800d13e:	f06f 0309 	mvn.w	r3, #9
 800d142:	e06e      	b.n	800d222 <VL53L1_i2c_encode_timing_config+0xfc>

	*(pbuffer +   0) =
		pdata->mm_config__timeout_macrop_a_hi & 0xF;
 800d144:	68fb      	ldr	r3, [r7, #12]
 800d146:	781b      	ldrb	r3, [r3, #0]
 800d148:	f003 030f 	and.w	r3, r3, #15
 800d14c:	b2da      	uxtb	r2, r3
	*(pbuffer +   0) =
 800d14e:	687b      	ldr	r3, [r7, #4]
 800d150:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   1) =
 800d152:	687b      	ldr	r3, [r7, #4]
 800d154:	3301      	adds	r3, #1
		pdata->mm_config__timeout_macrop_a_lo;
 800d156:	68fa      	ldr	r2, [r7, #12]
 800d158:	7852      	ldrb	r2, [r2, #1]
	*(pbuffer +   1) =
 800d15a:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   2) =
		pdata->mm_config__timeout_macrop_b_hi & 0xF;
 800d15c:	68fb      	ldr	r3, [r7, #12]
 800d15e:	789a      	ldrb	r2, [r3, #2]
	*(pbuffer +   2) =
 800d160:	687b      	ldr	r3, [r7, #4]
 800d162:	3302      	adds	r3, #2
		pdata->mm_config__timeout_macrop_b_hi & 0xF;
 800d164:	f002 020f 	and.w	r2, r2, #15
 800d168:	b2d2      	uxtb	r2, r2
	*(pbuffer +   2) =
 800d16a:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   3) =
 800d16c:	687b      	ldr	r3, [r7, #4]
 800d16e:	3303      	adds	r3, #3
		pdata->mm_config__timeout_macrop_b_lo;
 800d170:	68fa      	ldr	r2, [r7, #12]
 800d172:	78d2      	ldrb	r2, [r2, #3]
	*(pbuffer +   3) =
 800d174:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   4) =
		pdata->range_config__timeout_macrop_a_hi & 0xF;
 800d176:	68fb      	ldr	r3, [r7, #12]
 800d178:	791a      	ldrb	r2, [r3, #4]
	*(pbuffer +   4) =
 800d17a:	687b      	ldr	r3, [r7, #4]
 800d17c:	3304      	adds	r3, #4
		pdata->range_config__timeout_macrop_a_hi & 0xF;
 800d17e:	f002 020f 	and.w	r2, r2, #15
 800d182:	b2d2      	uxtb	r2, r2
	*(pbuffer +   4) =
 800d184:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   5) =
 800d186:	687b      	ldr	r3, [r7, #4]
 800d188:	3305      	adds	r3, #5
		pdata->range_config__timeout_macrop_a_lo;
 800d18a:	68fa      	ldr	r2, [r7, #12]
 800d18c:	7952      	ldrb	r2, [r2, #5]
	*(pbuffer +   5) =
 800d18e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   6) =
		pdata->range_config__vcsel_period_a & 0x3F;
 800d190:	68fb      	ldr	r3, [r7, #12]
 800d192:	799a      	ldrb	r2, [r3, #6]
	*(pbuffer +   6) =
 800d194:	687b      	ldr	r3, [r7, #4]
 800d196:	3306      	adds	r3, #6
		pdata->range_config__vcsel_period_a & 0x3F;
 800d198:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 800d19c:	b2d2      	uxtb	r2, r2
	*(pbuffer +   6) =
 800d19e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   7) =
		pdata->range_config__timeout_macrop_b_hi & 0xF;
 800d1a0:	68fb      	ldr	r3, [r7, #12]
 800d1a2:	79da      	ldrb	r2, [r3, #7]
	*(pbuffer +   7) =
 800d1a4:	687b      	ldr	r3, [r7, #4]
 800d1a6:	3307      	adds	r3, #7
		pdata->range_config__timeout_macrop_b_hi & 0xF;
 800d1a8:	f002 020f 	and.w	r2, r2, #15
 800d1ac:	b2d2      	uxtb	r2, r2
	*(pbuffer +   7) =
 800d1ae:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   8) =
 800d1b0:	687b      	ldr	r3, [r7, #4]
 800d1b2:	3308      	adds	r3, #8
		pdata->range_config__timeout_macrop_b_lo;
 800d1b4:	68fa      	ldr	r2, [r7, #12]
 800d1b6:	7a12      	ldrb	r2, [r2, #8]
	*(pbuffer +   8) =
 800d1b8:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   9) =
		pdata->range_config__vcsel_period_b & 0x3F;
 800d1ba:	68fb      	ldr	r3, [r7, #12]
 800d1bc:	7a5a      	ldrb	r2, [r3, #9]
	*(pbuffer +   9) =
 800d1be:	687b      	ldr	r3, [r7, #4]
 800d1c0:	3309      	adds	r3, #9
		pdata->range_config__vcsel_period_b & 0x3F;
 800d1c2:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 800d1c6:	b2d2      	uxtb	r2, r2
	*(pbuffer +   9) =
 800d1c8:	701a      	strb	r2, [r3, #0]
	VL53L1_i2c_encode_uint16_t(
 800d1ca:	68fb      	ldr	r3, [r7, #12]
 800d1cc:	8958      	ldrh	r0, [r3, #10]
 800d1ce:	687b      	ldr	r3, [r7, #4]
 800d1d0:	330a      	adds	r3, #10
 800d1d2:	461a      	mov	r2, r3
 800d1d4:	2102      	movs	r1, #2
 800d1d6:	f7fe ffeb 	bl	800c1b0 <VL53L1_i2c_encode_uint16_t>
		pdata->range_config__sigma_thresh,
		2,
		pbuffer +  10);
	VL53L1_i2c_encode_uint16_t(
 800d1da:	68fb      	ldr	r3, [r7, #12]
 800d1dc:	8998      	ldrh	r0, [r3, #12]
 800d1de:	687b      	ldr	r3, [r7, #4]
 800d1e0:	330c      	adds	r3, #12
 800d1e2:	461a      	mov	r2, r3
 800d1e4:	2102      	movs	r1, #2
 800d1e6:	f7fe ffe3 	bl	800c1b0 <VL53L1_i2c_encode_uint16_t>
		pdata->range_config__min_count_rate_rtn_limit_mcps,
		2,
		pbuffer +  12);
	*(pbuffer +  14) =
 800d1ea:	687b      	ldr	r3, [r7, #4]
 800d1ec:	330e      	adds	r3, #14
		pdata->range_config__valid_phase_low;
 800d1ee:	68fa      	ldr	r2, [r7, #12]
 800d1f0:	7b92      	ldrb	r2, [r2, #14]
	*(pbuffer +  14) =
 800d1f2:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  15) =
 800d1f4:	687b      	ldr	r3, [r7, #4]
 800d1f6:	330f      	adds	r3, #15
		pdata->range_config__valid_phase_high;
 800d1f8:	68fa      	ldr	r2, [r7, #12]
 800d1fa:	7bd2      	ldrb	r2, [r2, #15]
	*(pbuffer +  15) =
 800d1fc:	701a      	strb	r2, [r3, #0]
	VL53L1_i2c_encode_uint32_t(
 800d1fe:	68fb      	ldr	r3, [r7, #12]
 800d200:	6918      	ldr	r0, [r3, #16]
 800d202:	687b      	ldr	r3, [r7, #4]
 800d204:	3312      	adds	r3, #18
 800d206:	461a      	mov	r2, r3
 800d208:	2104      	movs	r1, #4
 800d20a:	f7ff f86d 	bl	800c2e8 <VL53L1_i2c_encode_uint32_t>
		pdata->system__intermeasurement_period,
		4,
		pbuffer +  18);
	*(pbuffer +  22) =
		pdata->system__fractional_enable & 0x1;
 800d20e:	68fb      	ldr	r3, [r7, #12]
 800d210:	7d1a      	ldrb	r2, [r3, #20]
	*(pbuffer +  22) =
 800d212:	687b      	ldr	r3, [r7, #4]
 800d214:	3316      	adds	r3, #22
		pdata->system__fractional_enable & 0x1;
 800d216:	f002 0201 	and.w	r2, r2, #1
 800d21a:	b2d2      	uxtb	r2, r2
	*(pbuffer +  22) =
 800d21c:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_END(status);


	return status;
 800d21e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d222:	4618      	mov	r0, r3
 800d224:	3718      	adds	r7, #24
 800d226:	46bd      	mov	sp, r7
 800d228:	bd80      	pop	{r7, pc}

0800d22a <VL53L1_i2c_encode_dynamic_config>:

VL53L1_Error VL53L1_i2c_encode_dynamic_config(
	VL53L1_dynamic_config_t  *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 800d22a:	b580      	push	{r7, lr}
 800d22c:	b086      	sub	sp, #24
 800d22e:	af00      	add	r7, sp, #0
 800d230:	60f8      	str	r0, [r7, #12]
 800d232:	460b      	mov	r3, r1
 800d234:	607a      	str	r2, [r7, #4]
 800d236:	817b      	strh	r3, [r7, #10]
	/**
	 * Encodes data structure VL53L1_dynamic_config_t into a I2C write buffer
	 * Buffer must be at least 18 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800d238:	2300      	movs	r3, #0
 800d23a:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_DYNAMIC_CONFIG_I2C_SIZE_BYTES > buf_size)
 800d23c:	897b      	ldrh	r3, [r7, #10]
 800d23e:	2b11      	cmp	r3, #17
 800d240:	d802      	bhi.n	800d248 <VL53L1_i2c_encode_dynamic_config+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 800d242:	f06f 0309 	mvn.w	r3, #9
 800d246:	e071      	b.n	800d32c <VL53L1_i2c_encode_dynamic_config+0x102>

	*(pbuffer +   0) =
		pdata->system__grouped_parameter_hold_0 & 0x3;
 800d248:	68fb      	ldr	r3, [r7, #12]
 800d24a:	781b      	ldrb	r3, [r3, #0]
 800d24c:	f003 0303 	and.w	r3, r3, #3
 800d250:	b2da      	uxtb	r2, r3
	*(pbuffer +   0) =
 800d252:	687b      	ldr	r3, [r7, #4]
 800d254:	701a      	strb	r2, [r3, #0]
	VL53L1_i2c_encode_uint16_t(
 800d256:	68fb      	ldr	r3, [r7, #12]
 800d258:	8858      	ldrh	r0, [r3, #2]
 800d25a:	687b      	ldr	r3, [r7, #4]
 800d25c:	3301      	adds	r3, #1
 800d25e:	461a      	mov	r2, r3
 800d260:	2102      	movs	r1, #2
 800d262:	f7fe ffa5 	bl	800c1b0 <VL53L1_i2c_encode_uint16_t>
		pdata->system__thresh_high,
		2,
		pbuffer +   1);
	VL53L1_i2c_encode_uint16_t(
 800d266:	68fb      	ldr	r3, [r7, #12]
 800d268:	8898      	ldrh	r0, [r3, #4]
 800d26a:	687b      	ldr	r3, [r7, #4]
 800d26c:	3303      	adds	r3, #3
 800d26e:	461a      	mov	r2, r3
 800d270:	2102      	movs	r1, #2
 800d272:	f7fe ff9d 	bl	800c1b0 <VL53L1_i2c_encode_uint16_t>
		pdata->system__thresh_low,
		2,
		pbuffer +   3);
	*(pbuffer +   5) =
		pdata->system__enable_xtalk_per_quadrant & 0x1;
 800d276:	68fb      	ldr	r3, [r7, #12]
 800d278:	799a      	ldrb	r2, [r3, #6]
	*(pbuffer +   5) =
 800d27a:	687b      	ldr	r3, [r7, #4]
 800d27c:	3305      	adds	r3, #5
		pdata->system__enable_xtalk_per_quadrant & 0x1;
 800d27e:	f002 0201 	and.w	r2, r2, #1
 800d282:	b2d2      	uxtb	r2, r2
	*(pbuffer +   5) =
 800d284:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   6) =
		pdata->system__seed_config & 0x7;
 800d286:	68fb      	ldr	r3, [r7, #12]
 800d288:	79da      	ldrb	r2, [r3, #7]
	*(pbuffer +   6) =
 800d28a:	687b      	ldr	r3, [r7, #4]
 800d28c:	3306      	adds	r3, #6
		pdata->system__seed_config & 0x7;
 800d28e:	f002 0207 	and.w	r2, r2, #7
 800d292:	b2d2      	uxtb	r2, r2
	*(pbuffer +   6) =
 800d294:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   7) =
 800d296:	687b      	ldr	r3, [r7, #4]
 800d298:	3307      	adds	r3, #7
		pdata->sd_config__woi_sd0;
 800d29a:	68fa      	ldr	r2, [r7, #12]
 800d29c:	7a12      	ldrb	r2, [r2, #8]
	*(pbuffer +   7) =
 800d29e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   8) =
 800d2a0:	687b      	ldr	r3, [r7, #4]
 800d2a2:	3308      	adds	r3, #8
		pdata->sd_config__woi_sd1;
 800d2a4:	68fa      	ldr	r2, [r7, #12]
 800d2a6:	7a52      	ldrb	r2, [r2, #9]
	*(pbuffer +   8) =
 800d2a8:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   9) =
		pdata->sd_config__initial_phase_sd0 & 0x7F;
 800d2aa:	68fb      	ldr	r3, [r7, #12]
 800d2ac:	7a9a      	ldrb	r2, [r3, #10]
	*(pbuffer +   9) =
 800d2ae:	687b      	ldr	r3, [r7, #4]
 800d2b0:	3309      	adds	r3, #9
		pdata->sd_config__initial_phase_sd0 & 0x7F;
 800d2b2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800d2b6:	b2d2      	uxtb	r2, r2
	*(pbuffer +   9) =
 800d2b8:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  10) =
		pdata->sd_config__initial_phase_sd1 & 0x7F;
 800d2ba:	68fb      	ldr	r3, [r7, #12]
 800d2bc:	7ada      	ldrb	r2, [r3, #11]
	*(pbuffer +  10) =
 800d2be:	687b      	ldr	r3, [r7, #4]
 800d2c0:	330a      	adds	r3, #10
		pdata->sd_config__initial_phase_sd1 & 0x7F;
 800d2c2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800d2c6:	b2d2      	uxtb	r2, r2
	*(pbuffer +  10) =
 800d2c8:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  11) =
		pdata->system__grouped_parameter_hold_1 & 0x3;
 800d2ca:	68fb      	ldr	r3, [r7, #12]
 800d2cc:	7b1a      	ldrb	r2, [r3, #12]
	*(pbuffer +  11) =
 800d2ce:	687b      	ldr	r3, [r7, #4]
 800d2d0:	330b      	adds	r3, #11
		pdata->system__grouped_parameter_hold_1 & 0x3;
 800d2d2:	f002 0203 	and.w	r2, r2, #3
 800d2d6:	b2d2      	uxtb	r2, r2
	*(pbuffer +  11) =
 800d2d8:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  12) =
		pdata->sd_config__first_order_select & 0x3;
 800d2da:	68fb      	ldr	r3, [r7, #12]
 800d2dc:	7b5a      	ldrb	r2, [r3, #13]
	*(pbuffer +  12) =
 800d2de:	687b      	ldr	r3, [r7, #4]
 800d2e0:	330c      	adds	r3, #12
		pdata->sd_config__first_order_select & 0x3;
 800d2e2:	f002 0203 	and.w	r2, r2, #3
 800d2e6:	b2d2      	uxtb	r2, r2
	*(pbuffer +  12) =
 800d2e8:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  13) =
		pdata->sd_config__quantifier & 0xF;
 800d2ea:	68fb      	ldr	r3, [r7, #12]
 800d2ec:	7b9a      	ldrb	r2, [r3, #14]
	*(pbuffer +  13) =
 800d2ee:	687b      	ldr	r3, [r7, #4]
 800d2f0:	330d      	adds	r3, #13
		pdata->sd_config__quantifier & 0xF;
 800d2f2:	f002 020f 	and.w	r2, r2, #15
 800d2f6:	b2d2      	uxtb	r2, r2
	*(pbuffer +  13) =
 800d2f8:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  14) =
 800d2fa:	687b      	ldr	r3, [r7, #4]
 800d2fc:	330e      	adds	r3, #14
		pdata->roi_config__user_roi_centre_spad;
 800d2fe:	68fa      	ldr	r2, [r7, #12]
 800d300:	7bd2      	ldrb	r2, [r2, #15]
	*(pbuffer +  14) =
 800d302:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  15) =
 800d304:	687b      	ldr	r3, [r7, #4]
 800d306:	330f      	adds	r3, #15
		pdata->roi_config__user_roi_requested_global_xy_size;
 800d308:	68fa      	ldr	r2, [r7, #12]
 800d30a:	7c12      	ldrb	r2, [r2, #16]
	*(pbuffer +  15) =
 800d30c:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  16) =
 800d30e:	687b      	ldr	r3, [r7, #4]
 800d310:	3310      	adds	r3, #16
		pdata->system__sequence_config;
 800d312:	68fa      	ldr	r2, [r7, #12]
 800d314:	7c52      	ldrb	r2, [r2, #17]
	*(pbuffer +  16) =
 800d316:	701a      	strb	r2, [r3, #0]
	*(pbuffer +  17) =
		pdata->system__grouped_parameter_hold & 0x3;
 800d318:	68fb      	ldr	r3, [r7, #12]
 800d31a:	7c9a      	ldrb	r2, [r3, #18]
	*(pbuffer +  17) =
 800d31c:	687b      	ldr	r3, [r7, #4]
 800d31e:	3311      	adds	r3, #17
		pdata->system__grouped_parameter_hold & 0x3;
 800d320:	f002 0203 	and.w	r2, r2, #3
 800d324:	b2d2      	uxtb	r2, r2
	*(pbuffer +  17) =
 800d326:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_END(status);


	return status;
 800d328:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d32c:	4618      	mov	r0, r3
 800d32e:	3718      	adds	r7, #24
 800d330:	46bd      	mov	sp, r7
 800d332:	bd80      	pop	{r7, pc}

0800d334 <VL53L1_i2c_encode_system_control>:

VL53L1_Error VL53L1_i2c_encode_system_control(
	VL53L1_system_control_t  *pdata,
	uint16_t                  buf_size,
	uint8_t                  *pbuffer)
{
 800d334:	b480      	push	{r7}
 800d336:	b087      	sub	sp, #28
 800d338:	af00      	add	r7, sp, #0
 800d33a:	60f8      	str	r0, [r7, #12]
 800d33c:	460b      	mov	r3, r1
 800d33e:	607a      	str	r2, [r7, #4]
 800d340:	817b      	strh	r3, [r7, #10]
	/**
	 * Encodes data structure VL53L1_system_control_t into a I2C write buffer
	 * Buffer must be at least 5 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800d342:	2300      	movs	r3, #0
 800d344:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_SYSTEM_CONTROL_I2C_SIZE_BYTES > buf_size)
 800d346:	897b      	ldrh	r3, [r7, #10]
 800d348:	2b04      	cmp	r3, #4
 800d34a:	d802      	bhi.n	800d352 <VL53L1_i2c_encode_system_control+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 800d34c:	f06f 0309 	mvn.w	r3, #9
 800d350:	e025      	b.n	800d39e <VL53L1_i2c_encode_system_control+0x6a>

	*(pbuffer +   0) =
		pdata->power_management__go1_power_force & 0x1;
 800d352:	68fb      	ldr	r3, [r7, #12]
 800d354:	781b      	ldrb	r3, [r3, #0]
 800d356:	f003 0301 	and.w	r3, r3, #1
 800d35a:	b2da      	uxtb	r2, r3
	*(pbuffer +   0) =
 800d35c:	687b      	ldr	r3, [r7, #4]
 800d35e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   1) =
		pdata->system__stream_count_ctrl & 0x1;
 800d360:	68fb      	ldr	r3, [r7, #12]
 800d362:	785a      	ldrb	r2, [r3, #1]
	*(pbuffer +   1) =
 800d364:	687b      	ldr	r3, [r7, #4]
 800d366:	3301      	adds	r3, #1
		pdata->system__stream_count_ctrl & 0x1;
 800d368:	f002 0201 	and.w	r2, r2, #1
 800d36c:	b2d2      	uxtb	r2, r2
	*(pbuffer +   1) =
 800d36e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   2) =
		pdata->firmware__enable & 0x1;
 800d370:	68fb      	ldr	r3, [r7, #12]
 800d372:	789a      	ldrb	r2, [r3, #2]
	*(pbuffer +   2) =
 800d374:	687b      	ldr	r3, [r7, #4]
 800d376:	3302      	adds	r3, #2
		pdata->firmware__enable & 0x1;
 800d378:	f002 0201 	and.w	r2, r2, #1
 800d37c:	b2d2      	uxtb	r2, r2
	*(pbuffer +   2) =
 800d37e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   3) =
		pdata->system__interrupt_clear & 0x3;
 800d380:	68fb      	ldr	r3, [r7, #12]
 800d382:	78da      	ldrb	r2, [r3, #3]
	*(pbuffer +   3) =
 800d384:	687b      	ldr	r3, [r7, #4]
 800d386:	3303      	adds	r3, #3
		pdata->system__interrupt_clear & 0x3;
 800d388:	f002 0203 	and.w	r2, r2, #3
 800d38c:	b2d2      	uxtb	r2, r2
	*(pbuffer +   3) =
 800d38e:	701a      	strb	r2, [r3, #0]
	*(pbuffer +   4) =
 800d390:	687b      	ldr	r3, [r7, #4]
 800d392:	3304      	adds	r3, #4
		pdata->system__mode_start;
 800d394:	68fa      	ldr	r2, [r7, #12]
 800d396:	7912      	ldrb	r2, [r2, #4]
	*(pbuffer +   4) =
 800d398:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_END(status);


	return status;
 800d39a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d39e:	4618      	mov	r0, r3
 800d3a0:	371c      	adds	r7, #28
 800d3a2:	46bd      	mov	sp, r7
 800d3a4:	bc80      	pop	{r7}
 800d3a6:	4770      	bx	lr

0800d3a8 <VL53L1_i2c_decode_system_results>:

VL53L1_Error VL53L1_i2c_decode_system_results(
	uint16_t                   buf_size,
	uint8_t                   *pbuffer,
	VL53L1_system_results_t   *pdata)
{
 800d3a8:	b580      	push	{r7, lr}
 800d3aa:	b086      	sub	sp, #24
 800d3ac:	af00      	add	r7, sp, #0
 800d3ae:	4603      	mov	r3, r0
 800d3b0:	60b9      	str	r1, [r7, #8]
 800d3b2:	607a      	str	r2, [r7, #4]
 800d3b4:	81fb      	strh	r3, [r7, #14]
	/**
	 * Decodes data structure VL53L1_system_results_t from the input I2C read buffer
	 * Buffer must be at least 44 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800d3b6:	2300      	movs	r3, #0
 800d3b8:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_SYSTEM_RESULTS_I2C_SIZE_BYTES > buf_size)
 800d3ba:	89fb      	ldrh	r3, [r7, #14]
 800d3bc:	2b2b      	cmp	r3, #43	; 0x2b
 800d3be:	d802      	bhi.n	800d3c6 <VL53L1_i2c_decode_system_results+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 800d3c0:	f06f 0309 	mvn.w	r3, #9
 800d3c4:	e0e2      	b.n	800d58c <VL53L1_i2c_decode_system_results+0x1e4>

	pdata->result__interrupt_status =
		(*(pbuffer +   0)) & 0x3F;
 800d3c6:	68bb      	ldr	r3, [r7, #8]
 800d3c8:	781b      	ldrb	r3, [r3, #0]
 800d3ca:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800d3ce:	b2da      	uxtb	r2, r3
	pdata->result__interrupt_status =
 800d3d0:	687b      	ldr	r3, [r7, #4]
 800d3d2:	701a      	strb	r2, [r3, #0]
	pdata->result__range_status =
 800d3d4:	68bb      	ldr	r3, [r7, #8]
 800d3d6:	785a      	ldrb	r2, [r3, #1]
 800d3d8:	687b      	ldr	r3, [r7, #4]
 800d3da:	705a      	strb	r2, [r3, #1]
		(*(pbuffer +   1));
	pdata->result__report_status =
		(*(pbuffer +   2)) & 0xF;
 800d3dc:	68bb      	ldr	r3, [r7, #8]
 800d3de:	3302      	adds	r3, #2
 800d3e0:	781b      	ldrb	r3, [r3, #0]
 800d3e2:	f003 030f 	and.w	r3, r3, #15
 800d3e6:	b2da      	uxtb	r2, r3
	pdata->result__report_status =
 800d3e8:	687b      	ldr	r3, [r7, #4]
 800d3ea:	709a      	strb	r2, [r3, #2]
	pdata->result__stream_count =
 800d3ec:	68bb      	ldr	r3, [r7, #8]
 800d3ee:	78da      	ldrb	r2, [r3, #3]
 800d3f0:	687b      	ldr	r3, [r7, #4]
 800d3f2:	70da      	strb	r2, [r3, #3]
		(*(pbuffer +   3));
	pdata->result__dss_actual_effective_spads_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   4));
 800d3f4:	68bb      	ldr	r3, [r7, #8]
 800d3f6:	3304      	adds	r3, #4
 800d3f8:	4619      	mov	r1, r3
 800d3fa:	2002      	movs	r0, #2
 800d3fc:	f7fe ff02 	bl	800c204 <VL53L1_i2c_decode_uint16_t>
 800d400:	4603      	mov	r3, r0
 800d402:	461a      	mov	r2, r3
	pdata->result__dss_actual_effective_spads_sd0 =
 800d404:	687b      	ldr	r3, [r7, #4]
 800d406:	809a      	strh	r2, [r3, #4]
	pdata->result__peak_signal_count_rate_mcps_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   6));
 800d408:	68bb      	ldr	r3, [r7, #8]
 800d40a:	3306      	adds	r3, #6
 800d40c:	4619      	mov	r1, r3
 800d40e:	2002      	movs	r0, #2
 800d410:	f7fe fef8 	bl	800c204 <VL53L1_i2c_decode_uint16_t>
 800d414:	4603      	mov	r3, r0
 800d416:	461a      	mov	r2, r3
	pdata->result__peak_signal_count_rate_mcps_sd0 =
 800d418:	687b      	ldr	r3, [r7, #4]
 800d41a:	80da      	strh	r2, [r3, #6]
	pdata->result__ambient_count_rate_mcps_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   8));
 800d41c:	68bb      	ldr	r3, [r7, #8]
 800d41e:	3308      	adds	r3, #8
 800d420:	4619      	mov	r1, r3
 800d422:	2002      	movs	r0, #2
 800d424:	f7fe feee 	bl	800c204 <VL53L1_i2c_decode_uint16_t>
 800d428:	4603      	mov	r3, r0
 800d42a:	461a      	mov	r2, r3
	pdata->result__ambient_count_rate_mcps_sd0 =
 800d42c:	687b      	ldr	r3, [r7, #4]
 800d42e:	811a      	strh	r2, [r3, #8]
	pdata->result__sigma_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  10));
 800d430:	68bb      	ldr	r3, [r7, #8]
 800d432:	330a      	adds	r3, #10
 800d434:	4619      	mov	r1, r3
 800d436:	2002      	movs	r0, #2
 800d438:	f7fe fee4 	bl	800c204 <VL53L1_i2c_decode_uint16_t>
 800d43c:	4603      	mov	r3, r0
 800d43e:	461a      	mov	r2, r3
	pdata->result__sigma_sd0 =
 800d440:	687b      	ldr	r3, [r7, #4]
 800d442:	815a      	strh	r2, [r3, #10]
	pdata->result__phase_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  12));
 800d444:	68bb      	ldr	r3, [r7, #8]
 800d446:	330c      	adds	r3, #12
 800d448:	4619      	mov	r1, r3
 800d44a:	2002      	movs	r0, #2
 800d44c:	f7fe feda 	bl	800c204 <VL53L1_i2c_decode_uint16_t>
 800d450:	4603      	mov	r3, r0
 800d452:	461a      	mov	r2, r3
	pdata->result__phase_sd0 =
 800d454:	687b      	ldr	r3, [r7, #4]
 800d456:	819a      	strh	r2, [r3, #12]
	pdata->result__final_crosstalk_corrected_range_mm_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  14));
 800d458:	68bb      	ldr	r3, [r7, #8]
 800d45a:	330e      	adds	r3, #14
 800d45c:	4619      	mov	r1, r3
 800d45e:	2002      	movs	r0, #2
 800d460:	f7fe fed0 	bl	800c204 <VL53L1_i2c_decode_uint16_t>
 800d464:	4603      	mov	r3, r0
 800d466:	461a      	mov	r2, r3
	pdata->result__final_crosstalk_corrected_range_mm_sd0 =
 800d468:	687b      	ldr	r3, [r7, #4]
 800d46a:	81da      	strh	r2, [r3, #14]
	pdata->result__peak_signal_count_rate_crosstalk_corrected_mcps_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  16));
 800d46c:	68bb      	ldr	r3, [r7, #8]
 800d46e:	3310      	adds	r3, #16
 800d470:	4619      	mov	r1, r3
 800d472:	2002      	movs	r0, #2
 800d474:	f7fe fec6 	bl	800c204 <VL53L1_i2c_decode_uint16_t>
 800d478:	4603      	mov	r3, r0
 800d47a:	461a      	mov	r2, r3
	pdata->result__peak_signal_count_rate_crosstalk_corrected_mcps_sd0 =
 800d47c:	687b      	ldr	r3, [r7, #4]
 800d47e:	821a      	strh	r2, [r3, #16]
	pdata->result__mm_inner_actual_effective_spads_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  18));
 800d480:	68bb      	ldr	r3, [r7, #8]
 800d482:	3312      	adds	r3, #18
 800d484:	4619      	mov	r1, r3
 800d486:	2002      	movs	r0, #2
 800d488:	f7fe febc 	bl	800c204 <VL53L1_i2c_decode_uint16_t>
 800d48c:	4603      	mov	r3, r0
 800d48e:	461a      	mov	r2, r3
	pdata->result__mm_inner_actual_effective_spads_sd0 =
 800d490:	687b      	ldr	r3, [r7, #4]
 800d492:	825a      	strh	r2, [r3, #18]
	pdata->result__mm_outer_actual_effective_spads_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  20));
 800d494:	68bb      	ldr	r3, [r7, #8]
 800d496:	3314      	adds	r3, #20
 800d498:	4619      	mov	r1, r3
 800d49a:	2002      	movs	r0, #2
 800d49c:	f7fe feb2 	bl	800c204 <VL53L1_i2c_decode_uint16_t>
 800d4a0:	4603      	mov	r3, r0
 800d4a2:	461a      	mov	r2, r3
	pdata->result__mm_outer_actual_effective_spads_sd0 =
 800d4a4:	687b      	ldr	r3, [r7, #4]
 800d4a6:	829a      	strh	r2, [r3, #20]
	pdata->result__avg_signal_count_rate_mcps_sd0 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  22));
 800d4a8:	68bb      	ldr	r3, [r7, #8]
 800d4aa:	3316      	adds	r3, #22
 800d4ac:	4619      	mov	r1, r3
 800d4ae:	2002      	movs	r0, #2
 800d4b0:	f7fe fea8 	bl	800c204 <VL53L1_i2c_decode_uint16_t>
 800d4b4:	4603      	mov	r3, r0
 800d4b6:	461a      	mov	r2, r3
	pdata->result__avg_signal_count_rate_mcps_sd0 =
 800d4b8:	687b      	ldr	r3, [r7, #4]
 800d4ba:	82da      	strh	r2, [r3, #22]
	pdata->result__dss_actual_effective_spads_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  24));
 800d4bc:	68bb      	ldr	r3, [r7, #8]
 800d4be:	3318      	adds	r3, #24
 800d4c0:	4619      	mov	r1, r3
 800d4c2:	2002      	movs	r0, #2
 800d4c4:	f7fe fe9e 	bl	800c204 <VL53L1_i2c_decode_uint16_t>
 800d4c8:	4603      	mov	r3, r0
 800d4ca:	461a      	mov	r2, r3
	pdata->result__dss_actual_effective_spads_sd1 =
 800d4cc:	687b      	ldr	r3, [r7, #4]
 800d4ce:	831a      	strh	r2, [r3, #24]
	pdata->result__peak_signal_count_rate_mcps_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  26));
 800d4d0:	68bb      	ldr	r3, [r7, #8]
 800d4d2:	331a      	adds	r3, #26
 800d4d4:	4619      	mov	r1, r3
 800d4d6:	2002      	movs	r0, #2
 800d4d8:	f7fe fe94 	bl	800c204 <VL53L1_i2c_decode_uint16_t>
 800d4dc:	4603      	mov	r3, r0
 800d4de:	461a      	mov	r2, r3
	pdata->result__peak_signal_count_rate_mcps_sd1 =
 800d4e0:	687b      	ldr	r3, [r7, #4]
 800d4e2:	835a      	strh	r2, [r3, #26]
	pdata->result__ambient_count_rate_mcps_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  28));
 800d4e4:	68bb      	ldr	r3, [r7, #8]
 800d4e6:	331c      	adds	r3, #28
 800d4e8:	4619      	mov	r1, r3
 800d4ea:	2002      	movs	r0, #2
 800d4ec:	f7fe fe8a 	bl	800c204 <VL53L1_i2c_decode_uint16_t>
 800d4f0:	4603      	mov	r3, r0
 800d4f2:	461a      	mov	r2, r3
	pdata->result__ambient_count_rate_mcps_sd1 =
 800d4f4:	687b      	ldr	r3, [r7, #4]
 800d4f6:	839a      	strh	r2, [r3, #28]
	pdata->result__sigma_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  30));
 800d4f8:	68bb      	ldr	r3, [r7, #8]
 800d4fa:	331e      	adds	r3, #30
 800d4fc:	4619      	mov	r1, r3
 800d4fe:	2002      	movs	r0, #2
 800d500:	f7fe fe80 	bl	800c204 <VL53L1_i2c_decode_uint16_t>
 800d504:	4603      	mov	r3, r0
 800d506:	461a      	mov	r2, r3
	pdata->result__sigma_sd1 =
 800d508:	687b      	ldr	r3, [r7, #4]
 800d50a:	83da      	strh	r2, [r3, #30]
	pdata->result__phase_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  32));
 800d50c:	68bb      	ldr	r3, [r7, #8]
 800d50e:	3320      	adds	r3, #32
 800d510:	4619      	mov	r1, r3
 800d512:	2002      	movs	r0, #2
 800d514:	f7fe fe76 	bl	800c204 <VL53L1_i2c_decode_uint16_t>
 800d518:	4603      	mov	r3, r0
 800d51a:	461a      	mov	r2, r3
	pdata->result__phase_sd1 =
 800d51c:	687b      	ldr	r3, [r7, #4]
 800d51e:	841a      	strh	r2, [r3, #32]
	pdata->result__final_crosstalk_corrected_range_mm_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  34));
 800d520:	68bb      	ldr	r3, [r7, #8]
 800d522:	3322      	adds	r3, #34	; 0x22
 800d524:	4619      	mov	r1, r3
 800d526:	2002      	movs	r0, #2
 800d528:	f7fe fe6c 	bl	800c204 <VL53L1_i2c_decode_uint16_t>
 800d52c:	4603      	mov	r3, r0
 800d52e:	461a      	mov	r2, r3
	pdata->result__final_crosstalk_corrected_range_mm_sd1 =
 800d530:	687b      	ldr	r3, [r7, #4]
 800d532:	845a      	strh	r2, [r3, #34]	; 0x22
	pdata->result__spare_0_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  36));
 800d534:	68bb      	ldr	r3, [r7, #8]
 800d536:	3324      	adds	r3, #36	; 0x24
 800d538:	4619      	mov	r1, r3
 800d53a:	2002      	movs	r0, #2
 800d53c:	f7fe fe62 	bl	800c204 <VL53L1_i2c_decode_uint16_t>
 800d540:	4603      	mov	r3, r0
 800d542:	461a      	mov	r2, r3
	pdata->result__spare_0_sd1 =
 800d544:	687b      	ldr	r3, [r7, #4]
 800d546:	849a      	strh	r2, [r3, #36]	; 0x24
	pdata->result__spare_1_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  38));
 800d548:	68bb      	ldr	r3, [r7, #8]
 800d54a:	3326      	adds	r3, #38	; 0x26
 800d54c:	4619      	mov	r1, r3
 800d54e:	2002      	movs	r0, #2
 800d550:	f7fe fe58 	bl	800c204 <VL53L1_i2c_decode_uint16_t>
 800d554:	4603      	mov	r3, r0
 800d556:	461a      	mov	r2, r3
	pdata->result__spare_1_sd1 =
 800d558:	687b      	ldr	r3, [r7, #4]
 800d55a:	84da      	strh	r2, [r3, #38]	; 0x26
	pdata->result__spare_2_sd1 =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  40));
 800d55c:	68bb      	ldr	r3, [r7, #8]
 800d55e:	3328      	adds	r3, #40	; 0x28
 800d560:	4619      	mov	r1, r3
 800d562:	2002      	movs	r0, #2
 800d564:	f7fe fe4e 	bl	800c204 <VL53L1_i2c_decode_uint16_t>
 800d568:	4603      	mov	r3, r0
 800d56a:	461a      	mov	r2, r3
	pdata->result__spare_2_sd1 =
 800d56c:	687b      	ldr	r3, [r7, #4]
 800d56e:	851a      	strh	r2, [r3, #40]	; 0x28
	pdata->result__spare_3_sd1 =
 800d570:	68bb      	ldr	r3, [r7, #8]
 800d572:	f893 202a 	ldrb.w	r2, [r3, #42]	; 0x2a
 800d576:	687b      	ldr	r3, [r7, #4]
 800d578:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
		(*(pbuffer +  42));
	pdata->result__thresh_info =
 800d57c:	68bb      	ldr	r3, [r7, #8]
 800d57e:	f893 202b 	ldrb.w	r2, [r3, #43]	; 0x2b
 800d582:	687b      	ldr	r3, [r7, #4]
 800d584:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
		(*(pbuffer +  43));

	LOG_FUNCTION_END(status);

	return status;
 800d588:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d58c:	4618      	mov	r0, r3
 800d58e:	3718      	adds	r7, #24
 800d590:	46bd      	mov	sp, r7
 800d592:	bd80      	pop	{r7, pc}

0800d594 <VL53L1_i2c_decode_core_results>:

VL53L1_Error VL53L1_i2c_decode_core_results(
	uint16_t                   buf_size,
	uint8_t                   *pbuffer,
	VL53L1_core_results_t     *pdata)
{
 800d594:	b580      	push	{r7, lr}
 800d596:	b086      	sub	sp, #24
 800d598:	af00      	add	r7, sp, #0
 800d59a:	4603      	mov	r3, r0
 800d59c:	60b9      	str	r1, [r7, #8]
 800d59e:	607a      	str	r2, [r7, #4]
 800d5a0:	81fb      	strh	r3, [r7, #14]
	/**
	 * Decodes data structure VL53L1_core_results_t from the input I2C read buffer
	 * Buffer must be at least 33 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800d5a2:	2300      	movs	r3, #0
 800d5a4:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_CORE_RESULTS_I2C_SIZE_BYTES > buf_size)
 800d5a6:	89fb      	ldrh	r3, [r7, #14]
 800d5a8:	2b20      	cmp	r3, #32
 800d5aa:	d802      	bhi.n	800d5b2 <VL53L1_i2c_decode_core_results+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 800d5ac:	f06f 0309 	mvn.w	r3, #9
 800d5b0:	e04d      	b.n	800d64e <VL53L1_i2c_decode_core_results+0xba>

	pdata->result_core__ambient_window_events_sd0 =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +   0));
 800d5b2:	68b9      	ldr	r1, [r7, #8]
 800d5b4:	2004      	movs	r0, #4
 800d5b6:	f7fe fec0 	bl	800c33a <VL53L1_i2c_decode_uint32_t>
 800d5ba:	4602      	mov	r2, r0
	pdata->result_core__ambient_window_events_sd0 =
 800d5bc:	687b      	ldr	r3, [r7, #4]
 800d5be:	601a      	str	r2, [r3, #0]
	pdata->result_core__ranging_total_events_sd0 =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +   4));
 800d5c0:	68bb      	ldr	r3, [r7, #8]
 800d5c2:	3304      	adds	r3, #4
 800d5c4:	4619      	mov	r1, r3
 800d5c6:	2004      	movs	r0, #4
 800d5c8:	f7fe feb7 	bl	800c33a <VL53L1_i2c_decode_uint32_t>
 800d5cc:	4602      	mov	r2, r0
	pdata->result_core__ranging_total_events_sd0 =
 800d5ce:	687b      	ldr	r3, [r7, #4]
 800d5d0:	605a      	str	r2, [r3, #4]
	pdata->result_core__signal_total_events_sd0 =
		(VL53L1_i2c_decode_int32_t(4, pbuffer +   8));
 800d5d2:	68bb      	ldr	r3, [r7, #8]
 800d5d4:	3308      	adds	r3, #8
 800d5d6:	4619      	mov	r1, r3
 800d5d8:	2004      	movs	r0, #4
 800d5da:	f7fe feca 	bl	800c372 <VL53L1_i2c_decode_int32_t>
 800d5de:	4602      	mov	r2, r0
	pdata->result_core__signal_total_events_sd0 =
 800d5e0:	687b      	ldr	r3, [r7, #4]
 800d5e2:	609a      	str	r2, [r3, #8]
	pdata->result_core__total_periods_elapsed_sd0 =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +  12));
 800d5e4:	68bb      	ldr	r3, [r7, #8]
 800d5e6:	330c      	adds	r3, #12
 800d5e8:	4619      	mov	r1, r3
 800d5ea:	2004      	movs	r0, #4
 800d5ec:	f7fe fea5 	bl	800c33a <VL53L1_i2c_decode_uint32_t>
 800d5f0:	4602      	mov	r2, r0
	pdata->result_core__total_periods_elapsed_sd0 =
 800d5f2:	687b      	ldr	r3, [r7, #4]
 800d5f4:	60da      	str	r2, [r3, #12]
	pdata->result_core__ambient_window_events_sd1 =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +  16));
 800d5f6:	68bb      	ldr	r3, [r7, #8]
 800d5f8:	3310      	adds	r3, #16
 800d5fa:	4619      	mov	r1, r3
 800d5fc:	2004      	movs	r0, #4
 800d5fe:	f7fe fe9c 	bl	800c33a <VL53L1_i2c_decode_uint32_t>
 800d602:	4602      	mov	r2, r0
	pdata->result_core__ambient_window_events_sd1 =
 800d604:	687b      	ldr	r3, [r7, #4]
 800d606:	611a      	str	r2, [r3, #16]
	pdata->result_core__ranging_total_events_sd1 =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +  20));
 800d608:	68bb      	ldr	r3, [r7, #8]
 800d60a:	3314      	adds	r3, #20
 800d60c:	4619      	mov	r1, r3
 800d60e:	2004      	movs	r0, #4
 800d610:	f7fe fe93 	bl	800c33a <VL53L1_i2c_decode_uint32_t>
 800d614:	4602      	mov	r2, r0
	pdata->result_core__ranging_total_events_sd1 =
 800d616:	687b      	ldr	r3, [r7, #4]
 800d618:	615a      	str	r2, [r3, #20]
	pdata->result_core__signal_total_events_sd1 =
		(VL53L1_i2c_decode_int32_t(4, pbuffer +  24));
 800d61a:	68bb      	ldr	r3, [r7, #8]
 800d61c:	3318      	adds	r3, #24
 800d61e:	4619      	mov	r1, r3
 800d620:	2004      	movs	r0, #4
 800d622:	f7fe fea6 	bl	800c372 <VL53L1_i2c_decode_int32_t>
 800d626:	4602      	mov	r2, r0
	pdata->result_core__signal_total_events_sd1 =
 800d628:	687b      	ldr	r3, [r7, #4]
 800d62a:	619a      	str	r2, [r3, #24]
	pdata->result_core__total_periods_elapsed_sd1 =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +  28));
 800d62c:	68bb      	ldr	r3, [r7, #8]
 800d62e:	331c      	adds	r3, #28
 800d630:	4619      	mov	r1, r3
 800d632:	2004      	movs	r0, #4
 800d634:	f7fe fe81 	bl	800c33a <VL53L1_i2c_decode_uint32_t>
 800d638:	4602      	mov	r2, r0
	pdata->result_core__total_periods_elapsed_sd1 =
 800d63a:	687b      	ldr	r3, [r7, #4]
 800d63c:	61da      	str	r2, [r3, #28]
	pdata->result_core__spare_0 =
 800d63e:	68bb      	ldr	r3, [r7, #8]
 800d640:	f893 2020 	ldrb.w	r2, [r3, #32]
 800d644:	687b      	ldr	r3, [r7, #4]
 800d646:	f883 2020 	strb.w	r2, [r3, #32]
		(*(pbuffer +  32));

	LOG_FUNCTION_END(status);

	return status;
 800d64a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d64e:	4618      	mov	r0, r3
 800d650:	3718      	adds	r7, #24
 800d652:	46bd      	mov	sp, r7
 800d654:	bd80      	pop	{r7, pc}

0800d656 <VL53L1_i2c_decode_debug_results>:

VL53L1_Error VL53L1_i2c_decode_debug_results(
	uint16_t                   buf_size,
	uint8_t                   *pbuffer,
	VL53L1_debug_results_t    *pdata)
{
 800d656:	b580      	push	{r7, lr}
 800d658:	b086      	sub	sp, #24
 800d65a:	af00      	add	r7, sp, #0
 800d65c:	4603      	mov	r3, r0
 800d65e:	60b9      	str	r1, [r7, #8]
 800d660:	607a      	str	r2, [r7, #4]
 800d662:	81fb      	strh	r3, [r7, #14]
	/**
	 * Decodes data structure VL53L1_debug_results_t from the input I2C read buffer
	 * Buffer must be at least 56 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800d664:	2300      	movs	r3, #0
 800d666:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_DEBUG_RESULTS_I2C_SIZE_BYTES > buf_size)
 800d668:	89fb      	ldrh	r3, [r7, #14]
 800d66a:	2b37      	cmp	r3, #55	; 0x37
 800d66c:	d802      	bhi.n	800d674 <VL53L1_i2c_decode_debug_results+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 800d66e:	f06f 0309 	mvn.w	r3, #9
 800d672:	e15e      	b.n	800d932 <VL53L1_i2c_decode_debug_results+0x2dc>

	pdata->phasecal_result__reference_phase =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   0));
 800d674:	68b9      	ldr	r1, [r7, #8]
 800d676:	2002      	movs	r0, #2
 800d678:	f7fe fdc4 	bl	800c204 <VL53L1_i2c_decode_uint16_t>
 800d67c:	4603      	mov	r3, r0
 800d67e:	461a      	mov	r2, r3
	pdata->phasecal_result__reference_phase =
 800d680:	687b      	ldr	r3, [r7, #4]
 800d682:	801a      	strh	r2, [r3, #0]
	pdata->phasecal_result__vcsel_start =
		(*(pbuffer +   2)) & 0x7F;
 800d684:	68bb      	ldr	r3, [r7, #8]
 800d686:	3302      	adds	r3, #2
 800d688:	781b      	ldrb	r3, [r3, #0]
 800d68a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d68e:	b2da      	uxtb	r2, r3
	pdata->phasecal_result__vcsel_start =
 800d690:	687b      	ldr	r3, [r7, #4]
 800d692:	709a      	strb	r2, [r3, #2]
	pdata->ref_spad_char_result__num_actual_ref_spads =
		(*(pbuffer +   3)) & 0x3F;
 800d694:	68bb      	ldr	r3, [r7, #8]
 800d696:	3303      	adds	r3, #3
 800d698:	781b      	ldrb	r3, [r3, #0]
 800d69a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800d69e:	b2da      	uxtb	r2, r3
	pdata->ref_spad_char_result__num_actual_ref_spads =
 800d6a0:	687b      	ldr	r3, [r7, #4]
 800d6a2:	70da      	strb	r2, [r3, #3]
	pdata->ref_spad_char_result__ref_location =
		(*(pbuffer +   4)) & 0x3;
 800d6a4:	68bb      	ldr	r3, [r7, #8]
 800d6a6:	3304      	adds	r3, #4
 800d6a8:	781b      	ldrb	r3, [r3, #0]
 800d6aa:	f003 0303 	and.w	r3, r3, #3
 800d6ae:	b2da      	uxtb	r2, r3
	pdata->ref_spad_char_result__ref_location =
 800d6b0:	687b      	ldr	r3, [r7, #4]
 800d6b2:	711a      	strb	r2, [r3, #4]
	pdata->vhv_result__coldboot_status =
		(*(pbuffer +   5)) & 0x1;
 800d6b4:	68bb      	ldr	r3, [r7, #8]
 800d6b6:	3305      	adds	r3, #5
 800d6b8:	781b      	ldrb	r3, [r3, #0]
 800d6ba:	f003 0301 	and.w	r3, r3, #1
 800d6be:	b2da      	uxtb	r2, r3
	pdata->vhv_result__coldboot_status =
 800d6c0:	687b      	ldr	r3, [r7, #4]
 800d6c2:	715a      	strb	r2, [r3, #5]
	pdata->vhv_result__search_result =
		(*(pbuffer +   6)) & 0x3F;
 800d6c4:	68bb      	ldr	r3, [r7, #8]
 800d6c6:	3306      	adds	r3, #6
 800d6c8:	781b      	ldrb	r3, [r3, #0]
 800d6ca:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800d6ce:	b2da      	uxtb	r2, r3
	pdata->vhv_result__search_result =
 800d6d0:	687b      	ldr	r3, [r7, #4]
 800d6d2:	719a      	strb	r2, [r3, #6]
	pdata->vhv_result__latest_setting =
		(*(pbuffer +   7)) & 0x3F;
 800d6d4:	68bb      	ldr	r3, [r7, #8]
 800d6d6:	3307      	adds	r3, #7
 800d6d8:	781b      	ldrb	r3, [r3, #0]
 800d6da:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800d6de:	b2da      	uxtb	r2, r3
	pdata->vhv_result__latest_setting =
 800d6e0:	687b      	ldr	r3, [r7, #4]
 800d6e2:	71da      	strb	r2, [r3, #7]
	pdata->result__osc_calibrate_val =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   8)) & 0x3FF;
 800d6e4:	68bb      	ldr	r3, [r7, #8]
 800d6e6:	3308      	adds	r3, #8
 800d6e8:	4619      	mov	r1, r3
 800d6ea:	2002      	movs	r0, #2
 800d6ec:	f7fe fd8a 	bl	800c204 <VL53L1_i2c_decode_uint16_t>
 800d6f0:	4603      	mov	r3, r0
 800d6f2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d6f6:	b29a      	uxth	r2, r3
	pdata->result__osc_calibrate_val =
 800d6f8:	687b      	ldr	r3, [r7, #4]
 800d6fa:	811a      	strh	r2, [r3, #8]
	pdata->ana_config__powerdown_go1 =
		(*(pbuffer +  10)) & 0x3;
 800d6fc:	68bb      	ldr	r3, [r7, #8]
 800d6fe:	330a      	adds	r3, #10
 800d700:	781b      	ldrb	r3, [r3, #0]
 800d702:	f003 0303 	and.w	r3, r3, #3
 800d706:	b2da      	uxtb	r2, r3
	pdata->ana_config__powerdown_go1 =
 800d708:	687b      	ldr	r3, [r7, #4]
 800d70a:	729a      	strb	r2, [r3, #10]
	pdata->ana_config__ref_bg_ctrl =
		(*(pbuffer +  11)) & 0x3;
 800d70c:	68bb      	ldr	r3, [r7, #8]
 800d70e:	330b      	adds	r3, #11
 800d710:	781b      	ldrb	r3, [r3, #0]
 800d712:	f003 0303 	and.w	r3, r3, #3
 800d716:	b2da      	uxtb	r2, r3
	pdata->ana_config__ref_bg_ctrl =
 800d718:	687b      	ldr	r3, [r7, #4]
 800d71a:	72da      	strb	r2, [r3, #11]
	pdata->ana_config__regdvdd1v2_ctrl =
		(*(pbuffer +  12)) & 0xF;
 800d71c:	68bb      	ldr	r3, [r7, #8]
 800d71e:	330c      	adds	r3, #12
 800d720:	781b      	ldrb	r3, [r3, #0]
 800d722:	f003 030f 	and.w	r3, r3, #15
 800d726:	b2da      	uxtb	r2, r3
	pdata->ana_config__regdvdd1v2_ctrl =
 800d728:	687b      	ldr	r3, [r7, #4]
 800d72a:	731a      	strb	r2, [r3, #12]
	pdata->ana_config__osc_slow_ctrl =
		(*(pbuffer +  13)) & 0x7;
 800d72c:	68bb      	ldr	r3, [r7, #8]
 800d72e:	330d      	adds	r3, #13
 800d730:	781b      	ldrb	r3, [r3, #0]
 800d732:	f003 0307 	and.w	r3, r3, #7
 800d736:	b2da      	uxtb	r2, r3
	pdata->ana_config__osc_slow_ctrl =
 800d738:	687b      	ldr	r3, [r7, #4]
 800d73a:	735a      	strb	r2, [r3, #13]
	pdata->test_mode__status =
		(*(pbuffer +  14)) & 0x1;
 800d73c:	68bb      	ldr	r3, [r7, #8]
 800d73e:	330e      	adds	r3, #14
 800d740:	781b      	ldrb	r3, [r3, #0]
 800d742:	f003 0301 	and.w	r3, r3, #1
 800d746:	b2da      	uxtb	r2, r3
	pdata->test_mode__status =
 800d748:	687b      	ldr	r3, [r7, #4]
 800d74a:	739a      	strb	r2, [r3, #14]
	pdata->firmware__system_status =
		(*(pbuffer +  15)) & 0x3;
 800d74c:	68bb      	ldr	r3, [r7, #8]
 800d74e:	330f      	adds	r3, #15
 800d750:	781b      	ldrb	r3, [r3, #0]
 800d752:	f003 0303 	and.w	r3, r3, #3
 800d756:	b2da      	uxtb	r2, r3
	pdata->firmware__system_status =
 800d758:	687b      	ldr	r3, [r7, #4]
 800d75a:	73da      	strb	r2, [r3, #15]
	pdata->firmware__mode_status =
 800d75c:	68bb      	ldr	r3, [r7, #8]
 800d75e:	7c1a      	ldrb	r2, [r3, #16]
 800d760:	687b      	ldr	r3, [r7, #4]
 800d762:	741a      	strb	r2, [r3, #16]
		(*(pbuffer +  16));
	pdata->firmware__secondary_mode_status =
 800d764:	68bb      	ldr	r3, [r7, #8]
 800d766:	7c5a      	ldrb	r2, [r3, #17]
 800d768:	687b      	ldr	r3, [r7, #4]
 800d76a:	745a      	strb	r2, [r3, #17]
		(*(pbuffer +  17));
	pdata->firmware__cal_repeat_rate_counter =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  18)) & 0xFFF;
 800d76c:	68bb      	ldr	r3, [r7, #8]
 800d76e:	3312      	adds	r3, #18
 800d770:	4619      	mov	r1, r3
 800d772:	2002      	movs	r0, #2
 800d774:	f7fe fd46 	bl	800c204 <VL53L1_i2c_decode_uint16_t>
 800d778:	4603      	mov	r3, r0
 800d77a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800d77e:	b29a      	uxth	r2, r3
	pdata->firmware__cal_repeat_rate_counter =
 800d780:	687b      	ldr	r3, [r7, #4]
 800d782:	825a      	strh	r2, [r3, #18]
	pdata->gph__system__thresh_high =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  22));
 800d784:	68bb      	ldr	r3, [r7, #8]
 800d786:	3316      	adds	r3, #22
 800d788:	4619      	mov	r1, r3
 800d78a:	2002      	movs	r0, #2
 800d78c:	f7fe fd3a 	bl	800c204 <VL53L1_i2c_decode_uint16_t>
 800d790:	4603      	mov	r3, r0
 800d792:	461a      	mov	r2, r3
	pdata->gph__system__thresh_high =
 800d794:	687b      	ldr	r3, [r7, #4]
 800d796:	829a      	strh	r2, [r3, #20]
	pdata->gph__system__thresh_low =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +  24));
 800d798:	68bb      	ldr	r3, [r7, #8]
 800d79a:	3318      	adds	r3, #24
 800d79c:	4619      	mov	r1, r3
 800d79e:	2002      	movs	r0, #2
 800d7a0:	f7fe fd30 	bl	800c204 <VL53L1_i2c_decode_uint16_t>
 800d7a4:	4603      	mov	r3, r0
 800d7a6:	461a      	mov	r2, r3
	pdata->gph__system__thresh_low =
 800d7a8:	687b      	ldr	r3, [r7, #4]
 800d7aa:	82da      	strh	r2, [r3, #22]
	pdata->gph__system__enable_xtalk_per_quadrant =
		(*(pbuffer +  26)) & 0x1;
 800d7ac:	68bb      	ldr	r3, [r7, #8]
 800d7ae:	331a      	adds	r3, #26
 800d7b0:	781b      	ldrb	r3, [r3, #0]
 800d7b2:	f003 0301 	and.w	r3, r3, #1
 800d7b6:	b2da      	uxtb	r2, r3
	pdata->gph__system__enable_xtalk_per_quadrant =
 800d7b8:	687b      	ldr	r3, [r7, #4]
 800d7ba:	761a      	strb	r2, [r3, #24]
	pdata->gph__spare_0 =
		(*(pbuffer +  27)) & 0x7;
 800d7bc:	68bb      	ldr	r3, [r7, #8]
 800d7be:	331b      	adds	r3, #27
 800d7c0:	781b      	ldrb	r3, [r3, #0]
 800d7c2:	f003 0307 	and.w	r3, r3, #7
 800d7c6:	b2da      	uxtb	r2, r3
	pdata->gph__spare_0 =
 800d7c8:	687b      	ldr	r3, [r7, #4]
 800d7ca:	765a      	strb	r2, [r3, #25]
	pdata->gph__sd_config__woi_sd0 =
 800d7cc:	68bb      	ldr	r3, [r7, #8]
 800d7ce:	7f1a      	ldrb	r2, [r3, #28]
 800d7d0:	687b      	ldr	r3, [r7, #4]
 800d7d2:	769a      	strb	r2, [r3, #26]
		(*(pbuffer +  28));
	pdata->gph__sd_config__woi_sd1 =
 800d7d4:	68bb      	ldr	r3, [r7, #8]
 800d7d6:	7f5a      	ldrb	r2, [r3, #29]
 800d7d8:	687b      	ldr	r3, [r7, #4]
 800d7da:	76da      	strb	r2, [r3, #27]
		(*(pbuffer +  29));
	pdata->gph__sd_config__initial_phase_sd0 =
		(*(pbuffer +  30)) & 0x7F;
 800d7dc:	68bb      	ldr	r3, [r7, #8]
 800d7de:	331e      	adds	r3, #30
 800d7e0:	781b      	ldrb	r3, [r3, #0]
 800d7e2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d7e6:	b2da      	uxtb	r2, r3
	pdata->gph__sd_config__initial_phase_sd0 =
 800d7e8:	687b      	ldr	r3, [r7, #4]
 800d7ea:	771a      	strb	r2, [r3, #28]
	pdata->gph__sd_config__initial_phase_sd1 =
		(*(pbuffer +  31)) & 0x7F;
 800d7ec:	68bb      	ldr	r3, [r7, #8]
 800d7ee:	331f      	adds	r3, #31
 800d7f0:	781b      	ldrb	r3, [r3, #0]
 800d7f2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d7f6:	b2da      	uxtb	r2, r3
	pdata->gph__sd_config__initial_phase_sd1 =
 800d7f8:	687b      	ldr	r3, [r7, #4]
 800d7fa:	775a      	strb	r2, [r3, #29]
	pdata->gph__sd_config__first_order_select =
		(*(pbuffer +  32)) & 0x3;
 800d7fc:	68bb      	ldr	r3, [r7, #8]
 800d7fe:	3320      	adds	r3, #32
 800d800:	781b      	ldrb	r3, [r3, #0]
 800d802:	f003 0303 	and.w	r3, r3, #3
 800d806:	b2da      	uxtb	r2, r3
	pdata->gph__sd_config__first_order_select =
 800d808:	687b      	ldr	r3, [r7, #4]
 800d80a:	779a      	strb	r2, [r3, #30]
	pdata->gph__sd_config__quantifier =
		(*(pbuffer +  33)) & 0xF;
 800d80c:	68bb      	ldr	r3, [r7, #8]
 800d80e:	3321      	adds	r3, #33	; 0x21
 800d810:	781b      	ldrb	r3, [r3, #0]
 800d812:	f003 030f 	and.w	r3, r3, #15
 800d816:	b2da      	uxtb	r2, r3
	pdata->gph__sd_config__quantifier =
 800d818:	687b      	ldr	r3, [r7, #4]
 800d81a:	77da      	strb	r2, [r3, #31]
	pdata->gph__roi_config__user_roi_centre_spad =
 800d81c:	68bb      	ldr	r3, [r7, #8]
 800d81e:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 800d822:	687b      	ldr	r3, [r7, #4]
 800d824:	f883 2020 	strb.w	r2, [r3, #32]
		(*(pbuffer +  34));
	pdata->gph__roi_config__user_roi_requested_global_xy_size =
 800d828:	68bb      	ldr	r3, [r7, #8]
 800d82a:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
 800d82e:	687b      	ldr	r3, [r7, #4]
 800d830:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
		(*(pbuffer +  35));
	pdata->gph__system__sequence_config =
 800d834:	68bb      	ldr	r3, [r7, #8]
 800d836:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 800d83a:	687b      	ldr	r3, [r7, #4]
 800d83c:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
		(*(pbuffer +  36));
	pdata->gph__gph_id =
		(*(pbuffer +  37)) & 0x1;
 800d840:	68bb      	ldr	r3, [r7, #8]
 800d842:	3325      	adds	r3, #37	; 0x25
 800d844:	781b      	ldrb	r3, [r3, #0]
 800d846:	f003 0301 	and.w	r3, r3, #1
 800d84a:	b2da      	uxtb	r2, r3
	pdata->gph__gph_id =
 800d84c:	687b      	ldr	r3, [r7, #4]
 800d84e:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
	pdata->system__interrupt_set =
		(*(pbuffer +  38)) & 0x3;
 800d852:	68bb      	ldr	r3, [r7, #8]
 800d854:	3326      	adds	r3, #38	; 0x26
 800d856:	781b      	ldrb	r3, [r3, #0]
 800d858:	f003 0303 	and.w	r3, r3, #3
 800d85c:	b2da      	uxtb	r2, r3
	pdata->system__interrupt_set =
 800d85e:	687b      	ldr	r3, [r7, #4]
 800d860:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	pdata->interrupt_manager__enables =
		(*(pbuffer +  39)) & 0x1F;
 800d864:	68bb      	ldr	r3, [r7, #8]
 800d866:	3327      	adds	r3, #39	; 0x27
 800d868:	781b      	ldrb	r3, [r3, #0]
 800d86a:	f003 031f 	and.w	r3, r3, #31
 800d86e:	b2da      	uxtb	r2, r3
	pdata->interrupt_manager__enables =
 800d870:	687b      	ldr	r3, [r7, #4]
 800d872:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	pdata->interrupt_manager__clear =
		(*(pbuffer +  40)) & 0x1F;
 800d876:	68bb      	ldr	r3, [r7, #8]
 800d878:	3328      	adds	r3, #40	; 0x28
 800d87a:	781b      	ldrb	r3, [r3, #0]
 800d87c:	f003 031f 	and.w	r3, r3, #31
 800d880:	b2da      	uxtb	r2, r3
	pdata->interrupt_manager__clear =
 800d882:	687b      	ldr	r3, [r7, #4]
 800d884:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
	pdata->interrupt_manager__status =
		(*(pbuffer +  41)) & 0x1F;
 800d888:	68bb      	ldr	r3, [r7, #8]
 800d88a:	3329      	adds	r3, #41	; 0x29
 800d88c:	781b      	ldrb	r3, [r3, #0]
 800d88e:	f003 031f 	and.w	r3, r3, #31
 800d892:	b2da      	uxtb	r2, r3
	pdata->interrupt_manager__status =
 800d894:	687b      	ldr	r3, [r7, #4]
 800d896:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	pdata->mcu_to_host_bank__wr_access_en =
		(*(pbuffer +  42)) & 0x1;
 800d89a:	68bb      	ldr	r3, [r7, #8]
 800d89c:	332a      	adds	r3, #42	; 0x2a
 800d89e:	781b      	ldrb	r3, [r3, #0]
 800d8a0:	f003 0301 	and.w	r3, r3, #1
 800d8a4:	b2da      	uxtb	r2, r3
	pdata->mcu_to_host_bank__wr_access_en =
 800d8a6:	687b      	ldr	r3, [r7, #4]
 800d8a8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	pdata->power_management__go1_reset_status =
		(*(pbuffer +  43)) & 0x1;
 800d8ac:	68bb      	ldr	r3, [r7, #8]
 800d8ae:	332b      	adds	r3, #43	; 0x2b
 800d8b0:	781b      	ldrb	r3, [r3, #0]
 800d8b2:	f003 0301 	and.w	r3, r3, #1
 800d8b6:	b2da      	uxtb	r2, r3
	pdata->power_management__go1_reset_status =
 800d8b8:	687b      	ldr	r3, [r7, #4]
 800d8ba:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
	pdata->pad_startup_mode__value_ro =
		(*(pbuffer +  44)) & 0x3;
 800d8be:	68bb      	ldr	r3, [r7, #8]
 800d8c0:	332c      	adds	r3, #44	; 0x2c
 800d8c2:	781b      	ldrb	r3, [r3, #0]
 800d8c4:	f003 0303 	and.w	r3, r3, #3
 800d8c8:	b2da      	uxtb	r2, r3
	pdata->pad_startup_mode__value_ro =
 800d8ca:	687b      	ldr	r3, [r7, #4]
 800d8cc:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
	pdata->pad_startup_mode__value_ctrl =
		(*(pbuffer +  45)) & 0x3F;
 800d8d0:	68bb      	ldr	r3, [r7, #8]
 800d8d2:	332d      	adds	r3, #45	; 0x2d
 800d8d4:	781b      	ldrb	r3, [r3, #0]
 800d8d6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800d8da:	b2da      	uxtb	r2, r3
	pdata->pad_startup_mode__value_ctrl =
 800d8dc:	687b      	ldr	r3, [r7, #4]
 800d8de:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
	pdata->pll_period_us =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +  46)) & 0x3FFFF;
 800d8e2:	68bb      	ldr	r3, [r7, #8]
 800d8e4:	332e      	adds	r3, #46	; 0x2e
 800d8e6:	4619      	mov	r1, r3
 800d8e8:	2004      	movs	r0, #4
 800d8ea:	f7fe fd26 	bl	800c33a <VL53L1_i2c_decode_uint32_t>
 800d8ee:	4603      	mov	r3, r0
 800d8f0:	f3c3 0211 	ubfx	r2, r3, #0, #18
	pdata->pll_period_us =
 800d8f4:	687b      	ldr	r3, [r7, #4]
 800d8f6:	62da      	str	r2, [r3, #44]	; 0x2c
	pdata->interrupt_scheduler__data_out =
		(VL53L1_i2c_decode_uint32_t(4, pbuffer +  50));
 800d8f8:	68bb      	ldr	r3, [r7, #8]
 800d8fa:	3332      	adds	r3, #50	; 0x32
 800d8fc:	4619      	mov	r1, r3
 800d8fe:	2004      	movs	r0, #4
 800d900:	f7fe fd1b 	bl	800c33a <VL53L1_i2c_decode_uint32_t>
 800d904:	4602      	mov	r2, r0
	pdata->interrupt_scheduler__data_out =
 800d906:	687b      	ldr	r3, [r7, #4]
 800d908:	631a      	str	r2, [r3, #48]	; 0x30
	pdata->nvm_bist__complete =
		(*(pbuffer +  54)) & 0x1;
 800d90a:	68bb      	ldr	r3, [r7, #8]
 800d90c:	3336      	adds	r3, #54	; 0x36
 800d90e:	781b      	ldrb	r3, [r3, #0]
 800d910:	f003 0301 	and.w	r3, r3, #1
 800d914:	b2da      	uxtb	r2, r3
	pdata->nvm_bist__complete =
 800d916:	687b      	ldr	r3, [r7, #4]
 800d918:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	pdata->nvm_bist__status =
		(*(pbuffer +  55)) & 0x1;
 800d91c:	68bb      	ldr	r3, [r7, #8]
 800d91e:	3337      	adds	r3, #55	; 0x37
 800d920:	781b      	ldrb	r3, [r3, #0]
 800d922:	f003 0301 	and.w	r3, r3, #1
 800d926:	b2da      	uxtb	r2, r3
	pdata->nvm_bist__status =
 800d928:	687b      	ldr	r3, [r7, #4]
 800d92a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

	LOG_FUNCTION_END(status);

	return status;
 800d92e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d932:	4618      	mov	r0, r3
 800d934:	3718      	adds	r7, #24
 800d936:	46bd      	mov	sp, r7
 800d938:	bd80      	pop	{r7, pc}

0800d93a <VL53L1_i2c_decode_nvm_copy_data>:

VL53L1_Error VL53L1_i2c_decode_nvm_copy_data(
	uint16_t                   buf_size,
	uint8_t                   *pbuffer,
	VL53L1_nvm_copy_data_t    *pdata)
{
 800d93a:	b580      	push	{r7, lr}
 800d93c:	b086      	sub	sp, #24
 800d93e:	af00      	add	r7, sp, #0
 800d940:	4603      	mov	r3, r0
 800d942:	60b9      	str	r1, [r7, #8]
 800d944:	607a      	str	r2, [r7, #4]
 800d946:	81fb      	strh	r3, [r7, #14]
	/**
	 * Decodes data structure VL53L1_nvm_copy_data_t from the input I2C read buffer
	 * Buffer must be at least 49 bytes
	*/

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800d948:	2300      	movs	r3, #0
 800d94a:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	if (VL53L1_NVM_COPY_DATA_I2C_SIZE_BYTES > buf_size)
 800d94c:	89fb      	ldrh	r3, [r7, #14]
 800d94e:	2b30      	cmp	r3, #48	; 0x30
 800d950:	d802      	bhi.n	800d958 <VL53L1_i2c_decode_nvm_copy_data+0x1e>
		return VL53L1_ERROR_COMMS_BUFFER_TOO_SMALL;
 800d952:	f06f 0309 	mvn.w	r3, #9
 800d956:	e112      	b.n	800db7e <VL53L1_i2c_decode_nvm_copy_data+0x244>

	pdata->identification__model_id =
		(*(pbuffer +   0));
 800d958:	68bb      	ldr	r3, [r7, #8]
 800d95a:	781a      	ldrb	r2, [r3, #0]
	pdata->identification__model_id =
 800d95c:	687b      	ldr	r3, [r7, #4]
 800d95e:	701a      	strb	r2, [r3, #0]
	pdata->identification__module_type =
 800d960:	68bb      	ldr	r3, [r7, #8]
 800d962:	785a      	ldrb	r2, [r3, #1]
 800d964:	687b      	ldr	r3, [r7, #4]
 800d966:	705a      	strb	r2, [r3, #1]
		(*(pbuffer +   1));
	pdata->identification__revision_id =
 800d968:	68bb      	ldr	r3, [r7, #8]
 800d96a:	789a      	ldrb	r2, [r3, #2]
 800d96c:	687b      	ldr	r3, [r7, #4]
 800d96e:	709a      	strb	r2, [r3, #2]
		(*(pbuffer +   2));
	pdata->identification__module_id =
		(VL53L1_i2c_decode_uint16_t(2, pbuffer +   3));
 800d970:	68bb      	ldr	r3, [r7, #8]
 800d972:	3303      	adds	r3, #3
 800d974:	4619      	mov	r1, r3
 800d976:	2002      	movs	r0, #2
 800d978:	f7fe fc44 	bl	800c204 <VL53L1_i2c_decode_uint16_t>
 800d97c:	4603      	mov	r3, r0
 800d97e:	461a      	mov	r2, r3
	pdata->identification__module_id =
 800d980:	687b      	ldr	r3, [r7, #4]
 800d982:	809a      	strh	r2, [r3, #4]
	pdata->ana_config__fast_osc__trim_max =
		(*(pbuffer +   5)) & 0x7F;
 800d984:	68bb      	ldr	r3, [r7, #8]
 800d986:	3305      	adds	r3, #5
 800d988:	781b      	ldrb	r3, [r3, #0]
 800d98a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d98e:	b2da      	uxtb	r2, r3
	pdata->ana_config__fast_osc__trim_max =
 800d990:	687b      	ldr	r3, [r7, #4]
 800d992:	719a      	strb	r2, [r3, #6]
	pdata->ana_config__fast_osc__freq_set =
		(*(pbuffer +   6)) & 0x7;
 800d994:	68bb      	ldr	r3, [r7, #8]
 800d996:	3306      	adds	r3, #6
 800d998:	781b      	ldrb	r3, [r3, #0]
 800d99a:	f003 0307 	and.w	r3, r3, #7
 800d99e:	b2da      	uxtb	r2, r3
	pdata->ana_config__fast_osc__freq_set =
 800d9a0:	687b      	ldr	r3, [r7, #4]
 800d9a2:	71da      	strb	r2, [r3, #7]
	pdata->ana_config__vcsel_trim =
		(*(pbuffer +   7)) & 0x7;
 800d9a4:	68bb      	ldr	r3, [r7, #8]
 800d9a6:	3307      	adds	r3, #7
 800d9a8:	781b      	ldrb	r3, [r3, #0]
 800d9aa:	f003 0307 	and.w	r3, r3, #7
 800d9ae:	b2da      	uxtb	r2, r3
	pdata->ana_config__vcsel_trim =
 800d9b0:	687b      	ldr	r3, [r7, #4]
 800d9b2:	721a      	strb	r2, [r3, #8]
	pdata->ana_config__vcsel_selion =
		(*(pbuffer +   8)) & 0x3F;
 800d9b4:	68bb      	ldr	r3, [r7, #8]
 800d9b6:	3308      	adds	r3, #8
 800d9b8:	781b      	ldrb	r3, [r3, #0]
 800d9ba:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800d9be:	b2da      	uxtb	r2, r3
	pdata->ana_config__vcsel_selion =
 800d9c0:	687b      	ldr	r3, [r7, #4]
 800d9c2:	725a      	strb	r2, [r3, #9]
	pdata->ana_config__vcsel_selion_max =
		(*(pbuffer +   9)) & 0x3F;
 800d9c4:	68bb      	ldr	r3, [r7, #8]
 800d9c6:	3309      	adds	r3, #9
 800d9c8:	781b      	ldrb	r3, [r3, #0]
 800d9ca:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800d9ce:	b2da      	uxtb	r2, r3
	pdata->ana_config__vcsel_selion_max =
 800d9d0:	687b      	ldr	r3, [r7, #4]
 800d9d2:	729a      	strb	r2, [r3, #10]
	pdata->protected_laser_safety__lock_bit =
		(*(pbuffer +  10)) & 0x1;
 800d9d4:	68bb      	ldr	r3, [r7, #8]
 800d9d6:	330a      	adds	r3, #10
 800d9d8:	781b      	ldrb	r3, [r3, #0]
 800d9da:	f003 0301 	and.w	r3, r3, #1
 800d9de:	b2da      	uxtb	r2, r3
	pdata->protected_laser_safety__lock_bit =
 800d9e0:	687b      	ldr	r3, [r7, #4]
 800d9e2:	72da      	strb	r2, [r3, #11]
	pdata->laser_safety__key =
		(*(pbuffer +  11)) & 0x7F;
 800d9e4:	68bb      	ldr	r3, [r7, #8]
 800d9e6:	330b      	adds	r3, #11
 800d9e8:	781b      	ldrb	r3, [r3, #0]
 800d9ea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d9ee:	b2da      	uxtb	r2, r3
	pdata->laser_safety__key =
 800d9f0:	687b      	ldr	r3, [r7, #4]
 800d9f2:	731a      	strb	r2, [r3, #12]
	pdata->laser_safety__key_ro =
		(*(pbuffer +  12)) & 0x1;
 800d9f4:	68bb      	ldr	r3, [r7, #8]
 800d9f6:	330c      	adds	r3, #12
 800d9f8:	781b      	ldrb	r3, [r3, #0]
 800d9fa:	f003 0301 	and.w	r3, r3, #1
 800d9fe:	b2da      	uxtb	r2, r3
	pdata->laser_safety__key_ro =
 800da00:	687b      	ldr	r3, [r7, #4]
 800da02:	735a      	strb	r2, [r3, #13]
	pdata->laser_safety__clip =
		(*(pbuffer +  13)) & 0x3F;
 800da04:	68bb      	ldr	r3, [r7, #8]
 800da06:	330d      	adds	r3, #13
 800da08:	781b      	ldrb	r3, [r3, #0]
 800da0a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800da0e:	b2da      	uxtb	r2, r3
	pdata->laser_safety__clip =
 800da10:	687b      	ldr	r3, [r7, #4]
 800da12:	739a      	strb	r2, [r3, #14]
	pdata->laser_safety__mult =
		(*(pbuffer +  14)) & 0x3F;
 800da14:	68bb      	ldr	r3, [r7, #8]
 800da16:	330e      	adds	r3, #14
 800da18:	781b      	ldrb	r3, [r3, #0]
 800da1a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800da1e:	b2da      	uxtb	r2, r3
	pdata->laser_safety__mult =
 800da20:	687b      	ldr	r3, [r7, #4]
 800da22:	73da      	strb	r2, [r3, #15]
	pdata->global_config__spad_enables_rtn_0 =
 800da24:	68bb      	ldr	r3, [r7, #8]
 800da26:	7bda      	ldrb	r2, [r3, #15]
 800da28:	687b      	ldr	r3, [r7, #4]
 800da2a:	741a      	strb	r2, [r3, #16]
		(*(pbuffer +  15));
	pdata->global_config__spad_enables_rtn_1 =
 800da2c:	68bb      	ldr	r3, [r7, #8]
 800da2e:	7c1a      	ldrb	r2, [r3, #16]
 800da30:	687b      	ldr	r3, [r7, #4]
 800da32:	745a      	strb	r2, [r3, #17]
		(*(pbuffer +  16));
	pdata->global_config__spad_enables_rtn_2 =
 800da34:	68bb      	ldr	r3, [r7, #8]
 800da36:	7c5a      	ldrb	r2, [r3, #17]
 800da38:	687b      	ldr	r3, [r7, #4]
 800da3a:	749a      	strb	r2, [r3, #18]
		(*(pbuffer +  17));
	pdata->global_config__spad_enables_rtn_3 =
 800da3c:	68bb      	ldr	r3, [r7, #8]
 800da3e:	7c9a      	ldrb	r2, [r3, #18]
 800da40:	687b      	ldr	r3, [r7, #4]
 800da42:	74da      	strb	r2, [r3, #19]
		(*(pbuffer +  18));
	pdata->global_config__spad_enables_rtn_4 =
 800da44:	68bb      	ldr	r3, [r7, #8]
 800da46:	7cda      	ldrb	r2, [r3, #19]
 800da48:	687b      	ldr	r3, [r7, #4]
 800da4a:	751a      	strb	r2, [r3, #20]
		(*(pbuffer +  19));
	pdata->global_config__spad_enables_rtn_5 =
 800da4c:	68bb      	ldr	r3, [r7, #8]
 800da4e:	7d1a      	ldrb	r2, [r3, #20]
 800da50:	687b      	ldr	r3, [r7, #4]
 800da52:	755a      	strb	r2, [r3, #21]
		(*(pbuffer +  20));
	pdata->global_config__spad_enables_rtn_6 =
 800da54:	68bb      	ldr	r3, [r7, #8]
 800da56:	7d5a      	ldrb	r2, [r3, #21]
 800da58:	687b      	ldr	r3, [r7, #4]
 800da5a:	759a      	strb	r2, [r3, #22]
		(*(pbuffer +  21));
	pdata->global_config__spad_enables_rtn_7 =
 800da5c:	68bb      	ldr	r3, [r7, #8]
 800da5e:	7d9a      	ldrb	r2, [r3, #22]
 800da60:	687b      	ldr	r3, [r7, #4]
 800da62:	75da      	strb	r2, [r3, #23]
		(*(pbuffer +  22));
	pdata->global_config__spad_enables_rtn_8 =
 800da64:	68bb      	ldr	r3, [r7, #8]
 800da66:	7dda      	ldrb	r2, [r3, #23]
 800da68:	687b      	ldr	r3, [r7, #4]
 800da6a:	761a      	strb	r2, [r3, #24]
		(*(pbuffer +  23));
	pdata->global_config__spad_enables_rtn_9 =
 800da6c:	68bb      	ldr	r3, [r7, #8]
 800da6e:	7e1a      	ldrb	r2, [r3, #24]
 800da70:	687b      	ldr	r3, [r7, #4]
 800da72:	765a      	strb	r2, [r3, #25]
		(*(pbuffer +  24));
	pdata->global_config__spad_enables_rtn_10 =
 800da74:	68bb      	ldr	r3, [r7, #8]
 800da76:	7e5a      	ldrb	r2, [r3, #25]
 800da78:	687b      	ldr	r3, [r7, #4]
 800da7a:	769a      	strb	r2, [r3, #26]
		(*(pbuffer +  25));
	pdata->global_config__spad_enables_rtn_11 =
 800da7c:	68bb      	ldr	r3, [r7, #8]
 800da7e:	7e9a      	ldrb	r2, [r3, #26]
 800da80:	687b      	ldr	r3, [r7, #4]
 800da82:	76da      	strb	r2, [r3, #27]
		(*(pbuffer +  26));
	pdata->global_config__spad_enables_rtn_12 =
 800da84:	68bb      	ldr	r3, [r7, #8]
 800da86:	7eda      	ldrb	r2, [r3, #27]
 800da88:	687b      	ldr	r3, [r7, #4]
 800da8a:	771a      	strb	r2, [r3, #28]
		(*(pbuffer +  27));
	pdata->global_config__spad_enables_rtn_13 =
 800da8c:	68bb      	ldr	r3, [r7, #8]
 800da8e:	7f1a      	ldrb	r2, [r3, #28]
 800da90:	687b      	ldr	r3, [r7, #4]
 800da92:	775a      	strb	r2, [r3, #29]
		(*(pbuffer +  28));
	pdata->global_config__spad_enables_rtn_14 =
 800da94:	68bb      	ldr	r3, [r7, #8]
 800da96:	7f5a      	ldrb	r2, [r3, #29]
 800da98:	687b      	ldr	r3, [r7, #4]
 800da9a:	779a      	strb	r2, [r3, #30]
		(*(pbuffer +  29));
	pdata->global_config__spad_enables_rtn_15 =
 800da9c:	68bb      	ldr	r3, [r7, #8]
 800da9e:	7f9a      	ldrb	r2, [r3, #30]
 800daa0:	687b      	ldr	r3, [r7, #4]
 800daa2:	77da      	strb	r2, [r3, #31]
		(*(pbuffer +  30));
	pdata->global_config__spad_enables_rtn_16 =
 800daa4:	68bb      	ldr	r3, [r7, #8]
 800daa6:	7fda      	ldrb	r2, [r3, #31]
 800daa8:	687b      	ldr	r3, [r7, #4]
 800daaa:	f883 2020 	strb.w	r2, [r3, #32]
		(*(pbuffer +  31));
	pdata->global_config__spad_enables_rtn_17 =
 800daae:	68bb      	ldr	r3, [r7, #8]
 800dab0:	f893 2020 	ldrb.w	r2, [r3, #32]
 800dab4:	687b      	ldr	r3, [r7, #4]
 800dab6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
		(*(pbuffer +  32));
	pdata->global_config__spad_enables_rtn_18 =
 800daba:	68bb      	ldr	r3, [r7, #8]
 800dabc:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 800dac0:	687b      	ldr	r3, [r7, #4]
 800dac2:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
		(*(pbuffer +  33));
	pdata->global_config__spad_enables_rtn_19 =
 800dac6:	68bb      	ldr	r3, [r7, #8]
 800dac8:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 800dacc:	687b      	ldr	r3, [r7, #4]
 800dace:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
		(*(pbuffer +  34));
	pdata->global_config__spad_enables_rtn_20 =
 800dad2:	68bb      	ldr	r3, [r7, #8]
 800dad4:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
 800dad8:	687b      	ldr	r3, [r7, #4]
 800dada:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		(*(pbuffer +  35));
	pdata->global_config__spad_enables_rtn_21 =
 800dade:	68bb      	ldr	r3, [r7, #8]
 800dae0:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 800dae4:	687b      	ldr	r3, [r7, #4]
 800dae6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
		(*(pbuffer +  36));
	pdata->global_config__spad_enables_rtn_22 =
 800daea:	68bb      	ldr	r3, [r7, #8]
 800daec:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 800daf0:	687b      	ldr	r3, [r7, #4]
 800daf2:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
		(*(pbuffer +  37));
	pdata->global_config__spad_enables_rtn_23 =
 800daf6:	68bb      	ldr	r3, [r7, #8]
 800daf8:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
 800dafc:	687b      	ldr	r3, [r7, #4]
 800dafe:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
		(*(pbuffer +  38));
	pdata->global_config__spad_enables_rtn_24 =
 800db02:	68bb      	ldr	r3, [r7, #8]
 800db04:	f893 2027 	ldrb.w	r2, [r3, #39]	; 0x27
 800db08:	687b      	ldr	r3, [r7, #4]
 800db0a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		(*(pbuffer +  39));
	pdata->global_config__spad_enables_rtn_25 =
 800db0e:	68bb      	ldr	r3, [r7, #8]
 800db10:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 800db14:	687b      	ldr	r3, [r7, #4]
 800db16:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
		(*(pbuffer +  40));
	pdata->global_config__spad_enables_rtn_26 =
 800db1a:	68bb      	ldr	r3, [r7, #8]
 800db1c:	f893 2029 	ldrb.w	r2, [r3, #41]	; 0x29
 800db20:	687b      	ldr	r3, [r7, #4]
 800db22:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
		(*(pbuffer +  41));
	pdata->global_config__spad_enables_rtn_27 =
 800db26:	68bb      	ldr	r3, [r7, #8]
 800db28:	f893 202a 	ldrb.w	r2, [r3, #42]	; 0x2a
 800db2c:	687b      	ldr	r3, [r7, #4]
 800db2e:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
		(*(pbuffer +  42));
	pdata->global_config__spad_enables_rtn_28 =
 800db32:	68bb      	ldr	r3, [r7, #8]
 800db34:	f893 202b 	ldrb.w	r2, [r3, #43]	; 0x2b
 800db38:	687b      	ldr	r3, [r7, #4]
 800db3a:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
		(*(pbuffer +  43));
	pdata->global_config__spad_enables_rtn_29 =
 800db3e:	68bb      	ldr	r3, [r7, #8]
 800db40:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 800db44:	687b      	ldr	r3, [r7, #4]
 800db46:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
		(*(pbuffer +  44));
	pdata->global_config__spad_enables_rtn_30 =
 800db4a:	68bb      	ldr	r3, [r7, #8]
 800db4c:	f893 202d 	ldrb.w	r2, [r3, #45]	; 0x2d
 800db50:	687b      	ldr	r3, [r7, #4]
 800db52:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
		(*(pbuffer +  45));
	pdata->global_config__spad_enables_rtn_31 =
 800db56:	68bb      	ldr	r3, [r7, #8]
 800db58:	f893 202e 	ldrb.w	r2, [r3, #46]	; 0x2e
 800db5c:	687b      	ldr	r3, [r7, #4]
 800db5e:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		(*(pbuffer +  46));
	pdata->roi_config__mode_roi_centre_spad =
 800db62:	68bb      	ldr	r3, [r7, #8]
 800db64:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 800db68:	687b      	ldr	r3, [r7, #4]
 800db6a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
		(*(pbuffer +  47));
	pdata->roi_config__mode_roi_xy_size =
 800db6e:	68bb      	ldr	r3, [r7, #8]
 800db70:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 800db74:	687b      	ldr	r3, [r7, #4]
 800db76:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
		(*(pbuffer +  48));

	LOG_FUNCTION_END(status);

	return status;
 800db7a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800db7e:	4618      	mov	r0, r3
 800db80:	3718      	adds	r7, #24
 800db82:	46bd      	mov	sp, r7
 800db84:	bd80      	pop	{r7, pc}

0800db86 <VL53L1_get_nvm_copy_data>:


VL53L1_Error VL53L1_get_nvm_copy_data(
	VL53L1_DEV                 Dev,
	VL53L1_nvm_copy_data_t    *pdata)
{
 800db86:	b580      	push	{r7, lr}
 800db88:	b090      	sub	sp, #64	; 0x40
 800db8a:	af00      	add	r7, sp, #0
 800db8c:	6078      	str	r0, [r7, #4]
 800db8e:	6039      	str	r1, [r7, #0]
	/**
	 * Reads and de-serialises the contents of VL53L1_nvm_copy_data_t
	 * data structure from the device
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800db90:	2300      	movs	r3, #0
 800db92:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	uint8_t comms_buffer[VL53L1_NVM_COPY_DATA_I2C_SIZE_BYTES];

	LOG_FUNCTION_START("");

	if (status == VL53L1_ERROR_NONE) /*lint !e774 always true*/
 800db96:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800db9a:	2b00      	cmp	r3, #0
 800db9c:	d10a      	bne.n	800dbb4 <VL53L1_get_nvm_copy_data+0x2e>
		status = VL53L1_ReadMulti(
 800db9e:	f107 020c 	add.w	r2, r7, #12
 800dba2:	2331      	movs	r3, #49	; 0x31
 800dba4:	f240 110f 	movw	r1, #271	; 0x10f
 800dba8:	6878      	ldr	r0, [r7, #4]
 800dbaa:	f000 f8e7 	bl	800dd7c <VL53L1_ReadMulti>
 800dbae:	4603      	mov	r3, r0
 800dbb0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			Dev,
			VL53L1_IDENTIFICATION__MODEL_ID,
			comms_buffer,
			VL53L1_NVM_COPY_DATA_I2C_SIZE_BYTES);

	if (status == VL53L1_ERROR_NONE)
 800dbb4:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800dbb8:	2b00      	cmp	r3, #0
 800dbba:	d109      	bne.n	800dbd0 <VL53L1_get_nvm_copy_data+0x4a>
		status = VL53L1_i2c_decode_nvm_copy_data(
 800dbbc:	f107 030c 	add.w	r3, r7, #12
 800dbc0:	683a      	ldr	r2, [r7, #0]
 800dbc2:	4619      	mov	r1, r3
 800dbc4:	2031      	movs	r0, #49	; 0x31
 800dbc6:	f7ff feb8 	bl	800d93a <VL53L1_i2c_decode_nvm_copy_data>
 800dbca:	4603      	mov	r3, r0
 800dbcc:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			comms_buffer,
			pdata);

	LOG_FUNCTION_END(status);

	return status;
 800dbd0:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
}
 800dbd4:	4618      	mov	r0, r3
 800dbd6:	3740      	adds	r7, #64	; 0x40
 800dbd8:	46bd      	mov	sp, r7
 800dbda:	bd80      	pop	{r7, pc}

0800dbdc <VL53L1_poll_for_boot_completion>:


VL53L1_Error VL53L1_poll_for_boot_completion(
	VL53L1_DEV    Dev,
	uint32_t      timeout_ms)
{
 800dbdc:	b580      	push	{r7, lr}
 800dbde:	b086      	sub	sp, #24
 800dbe0:	af02      	add	r7, sp, #8
 800dbe2:	6078      	str	r0, [r7, #4]
 800dbe4:	6039      	str	r1, [r7, #0]
	/**
	 * Polls the bit 0 of the FIRMWARE__SYSTEM_STATUS register to see if
	 * the firmware is ready.
	 */

	VL53L1_Error status       = VL53L1_ERROR_NONE;
 800dbe6:	2300      	movs	r3, #0
 800dbe8:	73fb      	strb	r3, [r7, #15]
	 * it copies the NVM data into the G02 host register banks
	 * The host must wait the required time to allow the copy
	 * to complete before attempting to read the firmware status
	 */

	status = VL53L1_WaitUs(
 800dbea:	f44f 6196 	mov.w	r1, #1200	; 0x4b0
 800dbee:	6878      	ldr	r0, [r7, #4]
 800dbf0:	f000 f9b6 	bl	800df60 <VL53L1_WaitUs>
 800dbf4:	4603      	mov	r3, r0
 800dbf6:	73fb      	strb	r3, [r7, #15]
			Dev,
			VL53L1_FIRMWARE_BOOT_TIME_US);

	if (status == VL53L1_ERROR_NONE)
 800dbf8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800dbfc:	2b00      	cmp	r3, #0
 800dbfe:	d10b      	bne.n	800dc18 <VL53L1_poll_for_boot_completion+0x3c>
		status =
			VL53L1_WaitValueMaskEx(
 800dc00:	2301      	movs	r3, #1
 800dc02:	9301      	str	r3, [sp, #4]
 800dc04:	2301      	movs	r3, #1
 800dc06:	9300      	str	r3, [sp, #0]
 800dc08:	2301      	movs	r3, #1
 800dc0a:	22e5      	movs	r2, #229	; 0xe5
 800dc0c:	6839      	ldr	r1, [r7, #0]
 800dc0e:	6878      	ldr	r0, [r7, #4]
 800dc10:	f000 f9bc 	bl	800df8c <VL53L1_WaitValueMaskEx>
 800dc14:	4603      	mov	r3, r0
 800dc16:	73fb      	strb	r3, [r7, #15]
				VL53L1_FIRMWARE__SYSTEM_STATUS,
				0x01,
				0x01,
				VL53L1_POLLING_DELAY_MS);

	if (status == VL53L1_ERROR_NONE)
 800dc18:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800dc1c:	2b00      	cmp	r3, #0
 800dc1e:	d103      	bne.n	800dc28 <VL53L1_poll_for_boot_completion+0x4c>
		VL53L1_init_ll_driver_state(Dev, VL53L1_DEVICESTATE_SW_STANDBY);
 800dc20:	2103      	movs	r1, #3
 800dc22:	6878      	ldr	r0, [r7, #4]
 800dc24:	f7fe f8ab 	bl	800bd7e <VL53L1_init_ll_driver_state>

	LOG_FUNCTION_END(status);

	return status;
 800dc28:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800dc2c:	4618      	mov	r0, r3
 800dc2e:	3710      	adds	r7, #16
 800dc30:	46bd      	mov	sp, r7
 800dc32:	bd80      	pop	{r7, pc}

0800dc34 <VL53L1_poll_for_range_completion>:


VL53L1_Error VL53L1_poll_for_range_completion(
	VL53L1_DEV     Dev,
	uint32_t       timeout_ms)
{
 800dc34:	b580      	push	{r7, lr}
 800dc36:	b088      	sub	sp, #32
 800dc38:	af02      	add	r7, sp, #8
 800dc3a:	6078      	str	r0, [r7, #4]
 800dc3c:	6039      	str	r1, [r7, #0]
	 *
	 * Interrupt may be either active high or active low. Use active_high to
	 * select the required level check
	 */

	VL53L1_Error status = VL53L1_ERROR_NONE;
 800dc3e:	2300      	movs	r3, #0
 800dc40:	75bb      	strb	r3, [r7, #22]
	VL53L1_LLDriverData_t *pdev = VL53L1DevStructGetLLDriverHandle(Dev);
 800dc42:	687b      	ldr	r3, [r7, #4]
 800dc44:	613b      	str	r3, [r7, #16]

	uint8_t  gpio__mux_active_high_hv = 0;
 800dc46:	2300      	movs	r3, #0
 800dc48:	73fb      	strb	r3, [r7, #15]
	uint8_t  interrupt_ready          = 0;
 800dc4a:	2300      	movs	r3, #0
 800dc4c:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	gpio__mux_active_high_hv =
			pdev->stat_cfg.gpio_hv_mux__ctrl &
 800dc4e:	693b      	ldr	r3, [r7, #16]
 800dc50:	f893 3170 	ldrb.w	r3, [r3, #368]	; 0x170
	gpio__mux_active_high_hv =
 800dc54:	f003 0310 	and.w	r3, r3, #16
 800dc58:	73fb      	strb	r3, [r7, #15]
			VL53L1_DEVICEINTERRUPTLEVEL_ACTIVE_MASK;

	if (gpio__mux_active_high_hv == VL53L1_DEVICEINTERRUPTLEVEL_ACTIVE_HIGH)
 800dc5a:	7bfb      	ldrb	r3, [r7, #15]
 800dc5c:	2b00      	cmp	r3, #0
 800dc5e:	d102      	bne.n	800dc66 <VL53L1_poll_for_range_completion+0x32>
		interrupt_ready = 0x01;
 800dc60:	2301      	movs	r3, #1
 800dc62:	75fb      	strb	r3, [r7, #23]
 800dc64:	e001      	b.n	800dc6a <VL53L1_poll_for_range_completion+0x36>
	else
		interrupt_ready = 0x00;
 800dc66:	2300      	movs	r3, #0
 800dc68:	75fb      	strb	r3, [r7, #23]

	status =
		VL53L1_WaitValueMaskEx(
 800dc6a:	7dfb      	ldrb	r3, [r7, #23]
 800dc6c:	2201      	movs	r2, #1
 800dc6e:	9201      	str	r2, [sp, #4]
 800dc70:	2201      	movs	r2, #1
 800dc72:	9200      	str	r2, [sp, #0]
 800dc74:	2231      	movs	r2, #49	; 0x31
 800dc76:	6839      	ldr	r1, [r7, #0]
 800dc78:	6878      	ldr	r0, [r7, #4]
 800dc7a:	f000 f987 	bl	800df8c <VL53L1_WaitValueMaskEx>
 800dc7e:	4603      	mov	r3, r0
 800dc80:	75bb      	strb	r3, [r7, #22]
			0x01,
			VL53L1_POLLING_DELAY_MS);

	LOG_FUNCTION_END(status);

	return status;
 800dc82:	f997 3016 	ldrsb.w	r3, [r7, #22]
}
 800dc86:	4618      	mov	r0, r3
 800dc88:	3718      	adds	r7, #24
 800dc8a:	46bd      	mov	sp, r7
 800dc8c:	bd80      	pop	{r7, pc}

0800dc8e <_I2CWrite>:
#   define VL53L1_PutI2cBus(...) (void)0
#endif

uint8_t _I2CBuffer[256];

int _I2CWrite(VL53L1_DEV Dev, uint8_t *pdata, uint32_t count) {
 800dc8e:	b580      	push	{r7, lr}
 800dc90:	b088      	sub	sp, #32
 800dc92:	af02      	add	r7, sp, #8
 800dc94:	60f8      	str	r0, [r7, #12]
 800dc96:	60b9      	str	r1, [r7, #8]
 800dc98:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 800dc9a:	687b      	ldr	r3, [r7, #4]
 800dc9c:	330a      	adds	r3, #10
 800dc9e:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Transmit(Dev->I2cHandle, Dev->I2cDevAddr, pdata, count, i2c_time_out);
 800dca0:	68fb      	ldr	r3, [r7, #12]
 800dca2:	f8d3 03a0 	ldr.w	r0, [r3, #928]	; 0x3a0
 800dca6:	68fb      	ldr	r3, [r7, #12]
 800dca8:	f893 3398 	ldrb.w	r3, [r3, #920]	; 0x398
 800dcac:	b299      	uxth	r1, r3
 800dcae:	687b      	ldr	r3, [r7, #4]
 800dcb0:	b29a      	uxth	r2, r3
 800dcb2:	697b      	ldr	r3, [r7, #20]
 800dcb4:	9300      	str	r3, [sp, #0]
 800dcb6:	4613      	mov	r3, r2
 800dcb8:	68ba      	ldr	r2, [r7, #8]
 800dcba:	f7f7 fa75 	bl	80051a8 <HAL_I2C_Master_Transmit>
 800dcbe:	4603      	mov	r3, r0
 800dcc0:	613b      	str	r3, [r7, #16]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 800dcc2:	693b      	ldr	r3, [r7, #16]
}
 800dcc4:	4618      	mov	r0, r3
 800dcc6:	3718      	adds	r7, #24
 800dcc8:	46bd      	mov	sp, r7
 800dcca:	bd80      	pop	{r7, pc}

0800dccc <_I2CRead>:

int _I2CRead(VL53L1_DEV Dev, uint8_t *pdata, uint32_t count) {
 800dccc:	b580      	push	{r7, lr}
 800dcce:	b088      	sub	sp, #32
 800dcd0:	af02      	add	r7, sp, #8
 800dcd2:	60f8      	str	r0, [r7, #12]
 800dcd4:	60b9      	str	r1, [r7, #8]
 800dcd6:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 800dcd8:	687b      	ldr	r3, [r7, #4]
 800dcda:	330a      	adds	r3, #10
 800dcdc:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Receive(Dev->I2cHandle, Dev->I2cDevAddr|1, pdata, count, i2c_time_out);
 800dcde:	68fb      	ldr	r3, [r7, #12]
 800dce0:	f8d3 03a0 	ldr.w	r0, [r3, #928]	; 0x3a0
 800dce4:	68fb      	ldr	r3, [r7, #12]
 800dce6:	f893 3398 	ldrb.w	r3, [r3, #920]	; 0x398
 800dcea:	f043 0301 	orr.w	r3, r3, #1
 800dcee:	b2db      	uxtb	r3, r3
 800dcf0:	b299      	uxth	r1, r3
 800dcf2:	687b      	ldr	r3, [r7, #4]
 800dcf4:	b29a      	uxth	r2, r3
 800dcf6:	697b      	ldr	r3, [r7, #20]
 800dcf8:	9300      	str	r3, [sp, #0]
 800dcfa:	4613      	mov	r3, r2
 800dcfc:	68ba      	ldr	r2, [r7, #8]
 800dcfe:	f7f7 fb51 	bl	80053a4 <HAL_I2C_Master_Receive>
 800dd02:	4603      	mov	r3, r0
 800dd04:	613b      	str	r3, [r7, #16]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 800dd06:	693b      	ldr	r3, [r7, #16]
}
 800dd08:	4618      	mov	r0, r3
 800dd0a:	3718      	adds	r7, #24
 800dd0c:	46bd      	mov	sp, r7
 800dd0e:	bd80      	pop	{r7, pc}

0800dd10 <VL53L1_WriteMulti>:

VL53L1_Error VL53L1_WriteMulti(VL53L1_DEV Dev, uint16_t index, uint8_t *pdata, uint32_t count) {
 800dd10:	b580      	push	{r7, lr}
 800dd12:	b086      	sub	sp, #24
 800dd14:	af00      	add	r7, sp, #0
 800dd16:	60f8      	str	r0, [r7, #12]
 800dd18:	607a      	str	r2, [r7, #4]
 800dd1a:	603b      	str	r3, [r7, #0]
 800dd1c:	460b      	mov	r3, r1
 800dd1e:	817b      	strh	r3, [r7, #10]
    int status_int;
    VL53L1_Error Status = VL53L1_ERROR_NONE;
 800dd20:	2300      	movs	r3, #0
 800dd22:	75fb      	strb	r3, [r7, #23]
    if (count > sizeof(_I2CBuffer) - 1) {
 800dd24:	683b      	ldr	r3, [r7, #0]
 800dd26:	2bff      	cmp	r3, #255	; 0xff
 800dd28:	d902      	bls.n	800dd30 <VL53L1_WriteMulti+0x20>
        return VL53L1_ERROR_INVALID_PARAMS;
 800dd2a:	f06f 0303 	mvn.w	r3, #3
 800dd2e:	e01d      	b.n	800dd6c <VL53L1_WriteMulti+0x5c>
    }
    _I2CBuffer[0] = index>>8;
 800dd30:	897b      	ldrh	r3, [r7, #10]
 800dd32:	0a1b      	lsrs	r3, r3, #8
 800dd34:	b29b      	uxth	r3, r3
 800dd36:	b2da      	uxtb	r2, r3
 800dd38:	4b0e      	ldr	r3, [pc, #56]	; (800dd74 <VL53L1_WriteMulti+0x64>)
 800dd3a:	701a      	strb	r2, [r3, #0]
    _I2CBuffer[1] = index&0xFF;
 800dd3c:	897b      	ldrh	r3, [r7, #10]
 800dd3e:	b2da      	uxtb	r2, r3
 800dd40:	4b0c      	ldr	r3, [pc, #48]	; (800dd74 <VL53L1_WriteMulti+0x64>)
 800dd42:	705a      	strb	r2, [r3, #1]
    memcpy(&_I2CBuffer[2], pdata, count);
 800dd44:	683a      	ldr	r2, [r7, #0]
 800dd46:	6879      	ldr	r1, [r7, #4]
 800dd48:	480b      	ldr	r0, [pc, #44]	; (800dd78 <VL53L1_WriteMulti+0x68>)
 800dd4a:	f000 fd7d 	bl	800e848 <memcpy>
    VL53L1_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, count + 2);
 800dd4e:	683b      	ldr	r3, [r7, #0]
 800dd50:	3302      	adds	r3, #2
 800dd52:	461a      	mov	r2, r3
 800dd54:	4907      	ldr	r1, [pc, #28]	; (800dd74 <VL53L1_WriteMulti+0x64>)
 800dd56:	68f8      	ldr	r0, [r7, #12]
 800dd58:	f7ff ff99 	bl	800dc8e <_I2CWrite>
 800dd5c:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800dd5e:	693b      	ldr	r3, [r7, #16]
 800dd60:	2b00      	cmp	r3, #0
 800dd62:	d001      	beq.n	800dd68 <VL53L1_WriteMulti+0x58>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 800dd64:	23f3      	movs	r3, #243	; 0xf3
 800dd66:	75fb      	strb	r3, [r7, #23]
    }
    VL53L1_PutI2cBus();
    return Status;
 800dd68:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800dd6c:	4618      	mov	r0, r3
 800dd6e:	3718      	adds	r7, #24
 800dd70:	46bd      	mov	sp, r7
 800dd72:	bd80      	pop	{r7, pc}
 800dd74:	20000898 	.word	0x20000898
 800dd78:	2000089a 	.word	0x2000089a

0800dd7c <VL53L1_ReadMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L1_Error VL53L1_ReadMulti(VL53L1_DEV Dev, uint16_t index, uint8_t *pdata, uint32_t count) {
 800dd7c:	b580      	push	{r7, lr}
 800dd7e:	b086      	sub	sp, #24
 800dd80:	af00      	add	r7, sp, #0
 800dd82:	60f8      	str	r0, [r7, #12]
 800dd84:	607a      	str	r2, [r7, #4]
 800dd86:	603b      	str	r3, [r7, #0]
 800dd88:	460b      	mov	r3, r1
 800dd8a:	817b      	strh	r3, [r7, #10]
    VL53L1_Error Status = VL53L1_ERROR_NONE;
 800dd8c:	2300      	movs	r3, #0
 800dd8e:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    _I2CBuffer[0] = index>>8;
 800dd90:	897b      	ldrh	r3, [r7, #10]
 800dd92:	0a1b      	lsrs	r3, r3, #8
 800dd94:	b29b      	uxth	r3, r3
 800dd96:	b2da      	uxtb	r2, r3
 800dd98:	4b12      	ldr	r3, [pc, #72]	; (800dde4 <VL53L1_ReadMulti+0x68>)
 800dd9a:	701a      	strb	r2, [r3, #0]
    _I2CBuffer[1] = index&0xFF;
 800dd9c:	897b      	ldrh	r3, [r7, #10]
 800dd9e:	b2da      	uxtb	r2, r3
 800dda0:	4b10      	ldr	r3, [pc, #64]	; (800dde4 <VL53L1_ReadMulti+0x68>)
 800dda2:	705a      	strb	r2, [r3, #1]
    VL53L1_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 800dda4:	2202      	movs	r2, #2
 800dda6:	490f      	ldr	r1, [pc, #60]	; (800dde4 <VL53L1_ReadMulti+0x68>)
 800dda8:	68f8      	ldr	r0, [r7, #12]
 800ddaa:	f7ff ff70 	bl	800dc8e <_I2CWrite>
 800ddae:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800ddb0:	693b      	ldr	r3, [r7, #16]
 800ddb2:	2b00      	cmp	r3, #0
 800ddb4:	d002      	beq.n	800ddbc <VL53L1_ReadMulti+0x40>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 800ddb6:	23f3      	movs	r3, #243	; 0xf3
 800ddb8:	75fb      	strb	r3, [r7, #23]
        goto done;
 800ddba:	e00c      	b.n	800ddd6 <VL53L1_ReadMulti+0x5a>
    }
    status_int = _I2CRead(Dev, pdata, count);
 800ddbc:	683a      	ldr	r2, [r7, #0]
 800ddbe:	6879      	ldr	r1, [r7, #4]
 800ddc0:	68f8      	ldr	r0, [r7, #12]
 800ddc2:	f7ff ff83 	bl	800dccc <_I2CRead>
 800ddc6:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800ddc8:	693b      	ldr	r3, [r7, #16]
 800ddca:	2b00      	cmp	r3, #0
 800ddcc:	d002      	beq.n	800ddd4 <VL53L1_ReadMulti+0x58>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 800ddce:	23f3      	movs	r3, #243	; 0xf3
 800ddd0:	75fb      	strb	r3, [r7, #23]
 800ddd2:	e000      	b.n	800ddd6 <VL53L1_ReadMulti+0x5a>
    }
done:
 800ddd4:	bf00      	nop
    VL53L1_PutI2cBus();
    return Status;
 800ddd6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ddda:	4618      	mov	r0, r3
 800dddc:	3718      	adds	r7, #24
 800ddde:	46bd      	mov	sp, r7
 800dde0:	bd80      	pop	{r7, pc}
 800dde2:	bf00      	nop
 800dde4:	20000898 	.word	0x20000898

0800dde8 <VL53L1_WrByte>:

VL53L1_Error VL53L1_WrByte(VL53L1_DEV Dev, uint16_t index, uint8_t data) {
 800dde8:	b580      	push	{r7, lr}
 800ddea:	b084      	sub	sp, #16
 800ddec:	af00      	add	r7, sp, #0
 800ddee:	6078      	str	r0, [r7, #4]
 800ddf0:	460b      	mov	r3, r1
 800ddf2:	807b      	strh	r3, [r7, #2]
 800ddf4:	4613      	mov	r3, r2
 800ddf6:	707b      	strb	r3, [r7, #1]
    VL53L1_Error Status = VL53L1_ERROR_NONE;
 800ddf8:	2300      	movs	r3, #0
 800ddfa:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index>>8;
 800ddfc:	887b      	ldrh	r3, [r7, #2]
 800ddfe:	0a1b      	lsrs	r3, r3, #8
 800de00:	b29b      	uxth	r3, r3
 800de02:	b2da      	uxtb	r2, r3
 800de04:	4b0c      	ldr	r3, [pc, #48]	; (800de38 <VL53L1_WrByte+0x50>)
 800de06:	701a      	strb	r2, [r3, #0]
    _I2CBuffer[1] = index&0xFF;
 800de08:	887b      	ldrh	r3, [r7, #2]
 800de0a:	b2da      	uxtb	r2, r3
 800de0c:	4b0a      	ldr	r3, [pc, #40]	; (800de38 <VL53L1_WrByte+0x50>)
 800de0e:	705a      	strb	r2, [r3, #1]
    _I2CBuffer[2] = data;
 800de10:	4a09      	ldr	r2, [pc, #36]	; (800de38 <VL53L1_WrByte+0x50>)
 800de12:	787b      	ldrb	r3, [r7, #1]
 800de14:	7093      	strb	r3, [r2, #2]

    VL53L1_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 3);
 800de16:	2203      	movs	r2, #3
 800de18:	4907      	ldr	r1, [pc, #28]	; (800de38 <VL53L1_WrByte+0x50>)
 800de1a:	6878      	ldr	r0, [r7, #4]
 800de1c:	f7ff ff37 	bl	800dc8e <_I2CWrite>
 800de20:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 800de22:	68bb      	ldr	r3, [r7, #8]
 800de24:	2b00      	cmp	r3, #0
 800de26:	d001      	beq.n	800de2c <VL53L1_WrByte+0x44>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 800de28:	23f3      	movs	r3, #243	; 0xf3
 800de2a:	73fb      	strb	r3, [r7, #15]
    }
    VL53L1_PutI2cBus();
    return Status;
 800de2c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800de30:	4618      	mov	r0, r3
 800de32:	3710      	adds	r7, #16
 800de34:	46bd      	mov	sp, r7
 800de36:	bd80      	pop	{r7, pc}
 800de38:	20000898 	.word	0x20000898

0800de3c <VL53L1_RdByte>:
    Status = VL53L1_WrByte(Dev, index, data);
done:
    return Status;
}

VL53L1_Error VL53L1_RdByte(VL53L1_DEV Dev, uint16_t index, uint8_t *data) {
 800de3c:	b580      	push	{r7, lr}
 800de3e:	b086      	sub	sp, #24
 800de40:	af00      	add	r7, sp, #0
 800de42:	60f8      	str	r0, [r7, #12]
 800de44:	460b      	mov	r3, r1
 800de46:	607a      	str	r2, [r7, #4]
 800de48:	817b      	strh	r3, [r7, #10]
    VL53L1_Error Status = VL53L1_ERROR_NONE;
 800de4a:	2300      	movs	r3, #0
 800de4c:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

	_I2CBuffer[0] = index>>8;
 800de4e:	897b      	ldrh	r3, [r7, #10]
 800de50:	0a1b      	lsrs	r3, r3, #8
 800de52:	b29b      	uxth	r3, r3
 800de54:	b2da      	uxtb	r2, r3
 800de56:	4b12      	ldr	r3, [pc, #72]	; (800dea0 <VL53L1_RdByte+0x64>)
 800de58:	701a      	strb	r2, [r3, #0]
	_I2CBuffer[1] = index&0xFF;
 800de5a:	897b      	ldrh	r3, [r7, #10]
 800de5c:	b2da      	uxtb	r2, r3
 800de5e:	4b10      	ldr	r3, [pc, #64]	; (800dea0 <VL53L1_RdByte+0x64>)
 800de60:	705a      	strb	r2, [r3, #1]
    VL53L1_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 800de62:	2202      	movs	r2, #2
 800de64:	490e      	ldr	r1, [pc, #56]	; (800dea0 <VL53L1_RdByte+0x64>)
 800de66:	68f8      	ldr	r0, [r7, #12]
 800de68:	f7ff ff11 	bl	800dc8e <_I2CWrite>
 800de6c:	6138      	str	r0, [r7, #16]
    if( status_int ){
 800de6e:	693b      	ldr	r3, [r7, #16]
 800de70:	2b00      	cmp	r3, #0
 800de72:	d002      	beq.n	800de7a <VL53L1_RdByte+0x3e>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 800de74:	23f3      	movs	r3, #243	; 0xf3
 800de76:	75fb      	strb	r3, [r7, #23]
        goto done;
 800de78:	e00c      	b.n	800de94 <VL53L1_RdByte+0x58>
    }
    status_int = _I2CRead(Dev, data, 1);
 800de7a:	2201      	movs	r2, #1
 800de7c:	6879      	ldr	r1, [r7, #4]
 800de7e:	68f8      	ldr	r0, [r7, #12]
 800de80:	f7ff ff24 	bl	800dccc <_I2CRead>
 800de84:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800de86:	693b      	ldr	r3, [r7, #16]
 800de88:	2b00      	cmp	r3, #0
 800de8a:	d002      	beq.n	800de92 <VL53L1_RdByte+0x56>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 800de8c:	23f3      	movs	r3, #243	; 0xf3
 800de8e:	75fb      	strb	r3, [r7, #23]
 800de90:	e000      	b.n	800de94 <VL53L1_RdByte+0x58>
    }
done:
 800de92:	bf00      	nop
    VL53L1_PutI2cBus();
    return Status;
 800de94:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800de98:	4618      	mov	r0, r3
 800de9a:	3718      	adds	r7, #24
 800de9c:	46bd      	mov	sp, r7
 800de9e:	bd80      	pop	{r7, pc}
 800dea0:	20000898 	.word	0x20000898

0800dea4 <VL53L1_RdWord>:

VL53L1_Error VL53L1_RdWord(VL53L1_DEV Dev, uint16_t index, uint16_t *data) {
 800dea4:	b580      	push	{r7, lr}
 800dea6:	b086      	sub	sp, #24
 800dea8:	af00      	add	r7, sp, #0
 800deaa:	60f8      	str	r0, [r7, #12]
 800deac:	460b      	mov	r3, r1
 800deae:	607a      	str	r2, [r7, #4]
 800deb0:	817b      	strh	r3, [r7, #10]
    VL53L1_Error Status = VL53L1_ERROR_NONE;
 800deb2:	2300      	movs	r3, #0
 800deb4:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    _I2CBuffer[0] = index>>8;
 800deb6:	897b      	ldrh	r3, [r7, #10]
 800deb8:	0a1b      	lsrs	r3, r3, #8
 800deba:	b29b      	uxth	r3, r3
 800debc:	b2da      	uxtb	r2, r3
 800debe:	4b18      	ldr	r3, [pc, #96]	; (800df20 <VL53L1_RdWord+0x7c>)
 800dec0:	701a      	strb	r2, [r3, #0]
	_I2CBuffer[1] = index&0xFF;
 800dec2:	897b      	ldrh	r3, [r7, #10]
 800dec4:	b2da      	uxtb	r2, r3
 800dec6:	4b16      	ldr	r3, [pc, #88]	; (800df20 <VL53L1_RdWord+0x7c>)
 800dec8:	705a      	strb	r2, [r3, #1]
    VL53L1_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 800deca:	2202      	movs	r2, #2
 800decc:	4914      	ldr	r1, [pc, #80]	; (800df20 <VL53L1_RdWord+0x7c>)
 800dece:	68f8      	ldr	r0, [r7, #12]
 800ded0:	f7ff fedd 	bl	800dc8e <_I2CWrite>
 800ded4:	6138      	str	r0, [r7, #16]

    if( status_int ){
 800ded6:	693b      	ldr	r3, [r7, #16]
 800ded8:	2b00      	cmp	r3, #0
 800deda:	d002      	beq.n	800dee2 <VL53L1_RdWord+0x3e>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 800dedc:	23f3      	movs	r3, #243	; 0xf3
 800dede:	75fb      	strb	r3, [r7, #23]
        goto done;
 800dee0:	e017      	b.n	800df12 <VL53L1_RdWord+0x6e>
    }
    status_int = _I2CRead(Dev, _I2CBuffer, 2);
 800dee2:	2202      	movs	r2, #2
 800dee4:	490e      	ldr	r1, [pc, #56]	; (800df20 <VL53L1_RdWord+0x7c>)
 800dee6:	68f8      	ldr	r0, [r7, #12]
 800dee8:	f7ff fef0 	bl	800dccc <_I2CRead>
 800deec:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800deee:	693b      	ldr	r3, [r7, #16]
 800def0:	2b00      	cmp	r3, #0
 800def2:	d002      	beq.n	800defa <VL53L1_RdWord+0x56>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 800def4:	23f3      	movs	r3, #243	; 0xf3
 800def6:	75fb      	strb	r3, [r7, #23]
        goto done;
 800def8:	e00b      	b.n	800df12 <VL53L1_RdWord+0x6e>
    }

    *data = ((uint16_t)_I2CBuffer[0]<<8) + (uint16_t)_I2CBuffer[1];
 800defa:	4b09      	ldr	r3, [pc, #36]	; (800df20 <VL53L1_RdWord+0x7c>)
 800defc:	781b      	ldrb	r3, [r3, #0]
 800defe:	b29b      	uxth	r3, r3
 800df00:	021b      	lsls	r3, r3, #8
 800df02:	b29a      	uxth	r2, r3
 800df04:	4b06      	ldr	r3, [pc, #24]	; (800df20 <VL53L1_RdWord+0x7c>)
 800df06:	785b      	ldrb	r3, [r3, #1]
 800df08:	b29b      	uxth	r3, r3
 800df0a:	4413      	add	r3, r2
 800df0c:	b29a      	uxth	r2, r3
 800df0e:	687b      	ldr	r3, [r7, #4]
 800df10:	801a      	strh	r2, [r3, #0]
done:
    VL53L1_PutI2cBus();
    return Status;
 800df12:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800df16:	4618      	mov	r0, r3
 800df18:	3718      	adds	r7, #24
 800df1a:	46bd      	mov	sp, r7
 800df1c:	bd80      	pop	{r7, pc}
 800df1e:	bf00      	nop
 800df20:	20000898 	.word	0x20000898

0800df24 <VL53L1_GetTickCount>:
    return Status;
}

VL53L1_Error VL53L1_GetTickCount(
	uint32_t *ptick_count_ms)
{
 800df24:	b480      	push	{r7}
 800df26:	b085      	sub	sp, #20
 800df28:	af00      	add	r7, sp, #0
 800df2a:	6078      	str	r0, [r7, #4]

    /* Returns current tick count in [ms] */

	VL53L1_Error status  = VL53L1_ERROR_NONE;
 800df2c:	2300      	movs	r3, #0
 800df2e:	73fb      	strb	r3, [r7, #15]

	//*ptick_count_ms = timeGetTime();
	*ptick_count_ms = 0;
 800df30:	687b      	ldr	r3, [r7, #4]
 800df32:	2200      	movs	r2, #0
 800df34:	601a      	str	r2, [r3, #0]
		VL53L1_TRACE_LEVEL_DEBUG,
		"VL53L1_GetTickCount() = %5u ms;\n",
	*ptick_count_ms);
#endif

	return status;
 800df36:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800df3a:	4618      	mov	r0, r3
 800df3c:	3714      	adds	r7, #20
 800df3e:	46bd      	mov	sp, r7
 800df40:	bc80      	pop	{r7}
 800df42:	4770      	bx	lr

0800df44 <VL53L1_WaitMs>:
	trace_print(VL53L1_TRACE_LEVEL_INFO, "VL53L1_GetTimerFrequency: Freq : %dHz\n", *ptimer_freq_hz);
	return VL53L1_ERROR_NONE;
}


VL53L1_Error VL53L1_WaitMs(VL53L1_Dev_t *pdev, int32_t wait_ms){
 800df44:	b580      	push	{r7, lr}
 800df46:	b082      	sub	sp, #8
 800df48:	af00      	add	r7, sp, #0
 800df4a:	6078      	str	r0, [r7, #4]
 800df4c:	6039      	str	r1, [r7, #0]
	(void)pdev;
	HAL_Delay(wait_ms);
 800df4e:	683b      	ldr	r3, [r7, #0]
 800df50:	4618      	mov	r0, r3
 800df52:	f7f6 f8a7 	bl	80040a4 <HAL_Delay>
    return VL53L1_ERROR_NONE;
 800df56:	2300      	movs	r3, #0
}
 800df58:	4618      	mov	r0, r3
 800df5a:	3708      	adds	r7, #8
 800df5c:	46bd      	mov	sp, r7
 800df5e:	bd80      	pop	{r7, pc}

0800df60 <VL53L1_WaitUs>:

VL53L1_Error VL53L1_WaitUs(VL53L1_Dev_t *pdev, int32_t wait_us){
 800df60:	b580      	push	{r7, lr}
 800df62:	b082      	sub	sp, #8
 800df64:	af00      	add	r7, sp, #0
 800df66:	6078      	str	r0, [r7, #4]
 800df68:	6039      	str	r1, [r7, #0]
	(void)pdev;
	HAL_Delay(wait_us/1000);
 800df6a:	683b      	ldr	r3, [r7, #0]
 800df6c:	4a06      	ldr	r2, [pc, #24]	; (800df88 <VL53L1_WaitUs+0x28>)
 800df6e:	fb82 1203 	smull	r1, r2, r2, r3
 800df72:	1192      	asrs	r2, r2, #6
 800df74:	17db      	asrs	r3, r3, #31
 800df76:	1ad3      	subs	r3, r2, r3
 800df78:	4618      	mov	r0, r3
 800df7a:	f7f6 f893 	bl	80040a4 <HAL_Delay>
    return VL53L1_ERROR_NONE;
 800df7e:	2300      	movs	r3, #0
}
 800df80:	4618      	mov	r0, r3
 800df82:	3708      	adds	r7, #8
 800df84:	46bd      	mov	sp, r7
 800df86:	bd80      	pop	{r7, pc}
 800df88:	10624dd3 	.word	0x10624dd3

0800df8c <VL53L1_WaitValueMaskEx>:
	uint32_t      timeout_ms,
	uint16_t      index,
	uint8_t       value,
	uint8_t       mask,
	uint32_t      poll_delay_ms)
{
 800df8c:	b590      	push	{r4, r7, lr}
 800df8e:	f5ad 7d0b 	sub.w	sp, sp, #556	; 0x22c
 800df92:	af00      	add	r7, sp, #0
 800df94:	f507 740a 	add.w	r4, r7, #552	; 0x228
 800df98:	f5a4 7407 	sub.w	r4, r4, #540	; 0x21c
 800df9c:	6020      	str	r0, [r4, #0]
 800df9e:	f507 700a 	add.w	r0, r7, #552	; 0x228
 800dfa2:	f5a0 7008 	sub.w	r0, r0, #544	; 0x220
 800dfa6:	6001      	str	r1, [r0, #0]
 800dfa8:	4619      	mov	r1, r3
 800dfaa:	f507 730a 	add.w	r3, r7, #552	; 0x228
 800dfae:	f2a3 2322 	subw	r3, r3, #546	; 0x222
 800dfb2:	801a      	strh	r2, [r3, #0]
 800dfb4:	f507 730a 	add.w	r3, r7, #552	; 0x228
 800dfb8:	f2a3 2323 	subw	r3, r3, #547	; 0x223
 800dfbc:	460a      	mov	r2, r1
 800dfbe:	701a      	strb	r2, [r3, #0]
	 *          value,
	 *          mask,
	 *          poll_delay_ms);
	 */

	VL53L1_Error status         = VL53L1_ERROR_NONE;
 800dfc0:	2300      	movs	r3, #0
 800dfc2:	f887 3227 	strb.w	r3, [r7, #551]	; 0x227
	uint32_t     start_time_ms = 0;
 800dfc6:	2300      	movs	r3, #0
 800dfc8:	f8c7 3218 	str.w	r3, [r7, #536]	; 0x218
	uint32_t     current_time_ms = 0;
 800dfcc:	2300      	movs	r3, #0
 800dfce:	f8c7 3214 	str.w	r3, [r7, #532]	; 0x214
	uint32_t     polling_time_ms = 0;
 800dfd2:	2300      	movs	r3, #0
 800dfd4:	f8c7 3220 	str.w	r3, [r7, #544]	; 0x220
	uint8_t      byte_value      = 0;
 800dfd8:	2300      	movs	r3, #0
 800dfda:	f887 3213 	strb.w	r3, [r7, #531]	; 0x213
	uint8_t      found           = 0;
 800dfde:	2300      	movs	r3, #0
 800dfe0:	f887 321f 	strb.w	r3, [r7, #543]	; 0x21f
#ifdef PAL_EXTENDED
	VL53L1_get_register_name(
			index,
			register_name);
#else
	VL53L1_COPYSTRING(register_name, "");
 800dfe4:	f107 0310 	add.w	r3, r7, #16
 800dfe8:	f240 12ff 	movw	r2, #511	; 0x1ff
 800dfec:	493b      	ldr	r1, [pc, #236]	; (800e0dc <VL53L1_WaitValueMaskEx+0x150>)
 800dfee:	4618      	mov	r0, r3
 800dff0:	f001 f8c0 	bl	800f174 <strncpy>
    trace_i2c("WaitValueMaskEx(%5d, %s, 0x%02X, 0x%02X, %5d);\n",
    		     timeout_ms, register_name, value, mask, poll_delay_ms);

	/* calculate time limit in absolute time */

	 VL53L1_GetTickCount(&start_time_ms);
 800dff4:	f507 7306 	add.w	r3, r7, #536	; 0x218
 800dff8:	4618      	mov	r0, r3
 800dffa:	f7ff ff93 	bl	800df24 <VL53L1_GetTickCount>
	VL53L1_set_trace_functions(VL53L1_TRACE_FUNCTION_NONE);
#endif

	/* wait until value is found, timeout reached on error occurred */

	while ((status == VL53L1_ERROR_NONE) &&
 800dffe:	e049      	b.n	800e094 <VL53L1_WaitValueMaskEx+0x108>
		   (polling_time_ms < timeout_ms) &&
		   (found == 0)) {

		if (status == VL53L1_ERROR_NONE)
 800e000:	f997 3227 	ldrsb.w	r3, [r7, #551]	; 0x227
 800e004:	2b00      	cmp	r3, #0
 800e006:	d110      	bne.n	800e02a <VL53L1_WaitValueMaskEx+0x9e>
			status = VL53L1_RdByte(
 800e008:	f207 2213 	addw	r2, r7, #531	; 0x213
 800e00c:	f507 730a 	add.w	r3, r7, #552	; 0x228
 800e010:	f2a3 2322 	subw	r3, r3, #546	; 0x222
 800e014:	8819      	ldrh	r1, [r3, #0]
 800e016:	f507 730a 	add.w	r3, r7, #552	; 0x228
 800e01a:	f5a3 7307 	sub.w	r3, r3, #540	; 0x21c
 800e01e:	6818      	ldr	r0, [r3, #0]
 800e020:	f7ff ff0c 	bl	800de3c <VL53L1_RdByte>
 800e024:	4603      	mov	r3, r0
 800e026:	f887 3227 	strb.w	r3, [r7, #551]	; 0x227
							pdev,
							index,
							&byte_value);

		if ((byte_value & mask) == value)
 800e02a:	f897 2213 	ldrb.w	r2, [r7, #531]	; 0x213
 800e02e:	f897 3238 	ldrb.w	r3, [r7, #568]	; 0x238
 800e032:	4013      	ands	r3, r2
 800e034:	b2db      	uxtb	r3, r3
 800e036:	f507 720a 	add.w	r2, r7, #552	; 0x228
 800e03a:	f2a2 2223 	subw	r2, r2, #547	; 0x223
 800e03e:	7812      	ldrb	r2, [r2, #0]
 800e040:	429a      	cmp	r2, r3
 800e042:	d102      	bne.n	800e04a <VL53L1_WaitValueMaskEx+0xbe>
			found = 1;
 800e044:	2301      	movs	r3, #1
 800e046:	f887 321f 	strb.w	r3, [r7, #543]	; 0x21f

		if (status == VL53L1_ERROR_NONE  &&
 800e04a:	f997 3227 	ldrsb.w	r3, [r7, #551]	; 0x227
 800e04e:	2b00      	cmp	r3, #0
 800e050:	d114      	bne.n	800e07c <VL53L1_WaitValueMaskEx+0xf0>
 800e052:	f897 321f 	ldrb.w	r3, [r7, #543]	; 0x21f
 800e056:	2b00      	cmp	r3, #0
 800e058:	d110      	bne.n	800e07c <VL53L1_WaitValueMaskEx+0xf0>
			found == 0 &&
 800e05a:	f8d7 323c 	ldr.w	r3, [r7, #572]	; 0x23c
 800e05e:	2b00      	cmp	r3, #0
 800e060:	d00c      	beq.n	800e07c <VL53L1_WaitValueMaskEx+0xf0>
			poll_delay_ms > 0)
			status = VL53L1_WaitMs(
 800e062:	f8d7 223c 	ldr.w	r2, [r7, #572]	; 0x23c
 800e066:	f507 730a 	add.w	r3, r7, #552	; 0x228
 800e06a:	f5a3 7307 	sub.w	r3, r3, #540	; 0x21c
 800e06e:	4611      	mov	r1, r2
 800e070:	6818      	ldr	r0, [r3, #0]
 800e072:	f7ff ff67 	bl	800df44 <VL53L1_WaitMs>
 800e076:	4603      	mov	r3, r0
 800e078:	f887 3227 	strb.w	r3, [r7, #551]	; 0x227
					pdev,
					poll_delay_ms);

		/* Update polling time (Compare difference rather than absolute to
		negate 32bit wrap around issue) */
		VL53L1_GetTickCount(&current_time_ms);
 800e07c:	f507 7305 	add.w	r3, r7, #532	; 0x214
 800e080:	4618      	mov	r0, r3
 800e082:	f7ff ff4f 	bl	800df24 <VL53L1_GetTickCount>
		polling_time_ms = current_time_ms - start_time_ms;
 800e086:	f8d7 2214 	ldr.w	r2, [r7, #532]	; 0x214
 800e08a:	f8d7 3218 	ldr.w	r3, [r7, #536]	; 0x218
 800e08e:	1ad3      	subs	r3, r2, r3
 800e090:	f8c7 3220 	str.w	r3, [r7, #544]	; 0x220
	while ((status == VL53L1_ERROR_NONE) &&
 800e094:	f997 3227 	ldrsb.w	r3, [r7, #551]	; 0x227
 800e098:	2b00      	cmp	r3, #0
 800e09a:	d10c      	bne.n	800e0b6 <VL53L1_WaitValueMaskEx+0x12a>
 800e09c:	f507 730a 	add.w	r3, r7, #552	; 0x228
 800e0a0:	f5a3 7308 	sub.w	r3, r3, #544	; 0x220
 800e0a4:	f8d7 2220 	ldr.w	r2, [r7, #544]	; 0x220
 800e0a8:	681b      	ldr	r3, [r3, #0]
 800e0aa:	429a      	cmp	r2, r3
 800e0ac:	d203      	bcs.n	800e0b6 <VL53L1_WaitValueMaskEx+0x12a>
		   (polling_time_ms < timeout_ms) &&
 800e0ae:	f897 321f 	ldrb.w	r3, [r7, #543]	; 0x21f
 800e0b2:	2b00      	cmp	r3, #0
 800e0b4:	d0a4      	beq.n	800e000 <VL53L1_WaitValueMaskEx+0x74>
#ifdef VL53L1_LOG_ENABLE
	/* Restore function logging */
	VL53L1_set_trace_functions(trace_functions);
#endif

	if (found == 0 && status == VL53L1_ERROR_NONE)
 800e0b6:	f897 321f 	ldrb.w	r3, [r7, #543]	; 0x21f
 800e0ba:	2b00      	cmp	r3, #0
 800e0bc:	d106      	bne.n	800e0cc <VL53L1_WaitValueMaskEx+0x140>
 800e0be:	f997 3227 	ldrsb.w	r3, [r7, #551]	; 0x227
 800e0c2:	2b00      	cmp	r3, #0
 800e0c4:	d102      	bne.n	800e0cc <VL53L1_WaitValueMaskEx+0x140>
		status = VL53L1_ERROR_TIME_OUT;
 800e0c6:	23f9      	movs	r3, #249	; 0xf9
 800e0c8:	f887 3227 	strb.w	r3, [r7, #551]	; 0x227

	return status;
 800e0cc:	f997 3227 	ldrsb.w	r3, [r7, #551]	; 0x227
}
 800e0d0:	4618      	mov	r0, r3
 800e0d2:	f507 770b 	add.w	r7, r7, #556	; 0x22c
 800e0d6:	46bd      	mov	sp, r7
 800e0d8:	bd90      	pop	{r4, r7, pc}
 800e0da:	bf00      	nop
 800e0dc:	080117e8 	.word	0x080117e8

0800e0e0 <MPU6050_Initialize>:
/* Includes */
#include "MPU6050.h"
#include "stm32f1xx.h"

/////functions////
void MPU6050_Initialize(I2C_HandleTypeDef *handle_i2c) {
 800e0e0:	b580      	push	{r7, lr}
 800e0e2:	b088      	sub	sp, #32
 800e0e4:	af04      	add	r7, sp, #16
 800e0e6:	6078      	str	r0, [r7, #4]
	uint8_t check;
	uint8_t Data;

	HAL_I2C_Mem_Read(handle_i2c, MPU6050_ADDR, MPU6050_WHO_AM_I, 1, &check, 1,10000);
 800e0e8:	f242 7310 	movw	r3, #10000	; 0x2710
 800e0ec:	9302      	str	r3, [sp, #8]
 800e0ee:	2301      	movs	r3, #1
 800e0f0:	9301      	str	r3, [sp, #4]
 800e0f2:	f107 030f 	add.w	r3, r7, #15
 800e0f6:	9300      	str	r3, [sp, #0]
 800e0f8:	2301      	movs	r3, #1
 800e0fa:	2275      	movs	r2, #117	; 0x75
 800e0fc:	21d0      	movs	r1, #208	; 0xd0
 800e0fe:	6878      	ldr	r0, [r7, #4]
 800e100:	f7f7 fcaa 	bl	8005a58 <HAL_I2C_Mem_Read>

	if (check == 0x68) {
 800e104:	7bfb      	ldrb	r3, [r7, #15]
 800e106:	2b68      	cmp	r3, #104	; 0x68
 800e108:	d13f      	bne.n	800e18a <MPU6050_Initialize+0xaa>

		Data = 0;
 800e10a:	2300      	movs	r3, #0
 800e10c:	73bb      	strb	r3, [r7, #14]
		HAL_I2C_Mem_Write(handle_i2c, MPU6050_ADDR, MPU6050_PWR_MGMT_1, 1, &Data, 1,10000);
 800e10e:	f242 7310 	movw	r3, #10000	; 0x2710
 800e112:	9302      	str	r3, [sp, #8]
 800e114:	2301      	movs	r3, #1
 800e116:	9301      	str	r3, [sp, #4]
 800e118:	f107 030e 	add.w	r3, r7, #14
 800e11c:	9300      	str	r3, [sp, #0]
 800e11e:	2301      	movs	r3, #1
 800e120:	226b      	movs	r2, #107	; 0x6b
 800e122:	21d0      	movs	r1, #208	; 0xd0
 800e124:	6878      	ldr	r0, [r7, #4]
 800e126:	f7f7 fb9d 	bl	8005864 <HAL_I2C_Mem_Write>

		Data = 0x07;
 800e12a:	2307      	movs	r3, #7
 800e12c:	73bb      	strb	r3, [r7, #14]
		HAL_I2C_Mem_Write(handle_i2c, MPU6050_ADDR, MPU6050_SMPLRT_DIV, 1, &Data, 1,10000);
 800e12e:	f242 7310 	movw	r3, #10000	; 0x2710
 800e132:	9302      	str	r3, [sp, #8]
 800e134:	2301      	movs	r3, #1
 800e136:	9301      	str	r3, [sp, #4]
 800e138:	f107 030e 	add.w	r3, r7, #14
 800e13c:	9300      	str	r3, [sp, #0]
 800e13e:	2301      	movs	r3, #1
 800e140:	2219      	movs	r2, #25
 800e142:	21d0      	movs	r1, #208	; 0xd0
 800e144:	6878      	ldr	r0, [r7, #4]
 800e146:	f7f7 fb8d 	bl	8005864 <HAL_I2C_Mem_Write>

		HAL_I2C_Mem_Write(handle_i2c, MPU6050_ADDR, MPU6050_ACCEL_CONFIG, 1, MPU6050_ACCEL_RANGE_2_G, 1,10000);
 800e14a:	f242 7310 	movw	r3, #10000	; 0x2710
 800e14e:	9302      	str	r3, [sp, #8]
 800e150:	2301      	movs	r3, #1
 800e152:	9301      	str	r3, [sp, #4]
 800e154:	2300      	movs	r3, #0
 800e156:	9300      	str	r3, [sp, #0]
 800e158:	2301      	movs	r3, #1
 800e15a:	221c      	movs	r2, #28
 800e15c:	21d0      	movs	r1, #208	; 0xd0
 800e15e:	6878      	ldr	r0, [r7, #4]
 800e160:	f7f7 fb80 	bl	8005864 <HAL_I2C_Mem_Write>
		MPU6050_AFS_SEL=MPU6050_ACCEL_RANGE_2_G;
 800e164:	4b0b      	ldr	r3, [pc, #44]	; (800e194 <MPU6050_Initialize+0xb4>)
 800e166:	2200      	movs	r2, #0
 800e168:	701a      	strb	r2, [r3, #0]

		HAL_I2C_Mem_Write(handle_i2c, MPU6050_ADDR, MPU6050_GYRO_CONFIG, 1, MPU6050_GYRO_RANGE_250_DEG, 1, 10000);
 800e16a:	f242 7310 	movw	r3, #10000	; 0x2710
 800e16e:	9302      	str	r3, [sp, #8]
 800e170:	2301      	movs	r3, #1
 800e172:	9301      	str	r3, [sp, #4]
 800e174:	2300      	movs	r3, #0
 800e176:	9300      	str	r3, [sp, #0]
 800e178:	2301      	movs	r3, #1
 800e17a:	221b      	movs	r2, #27
 800e17c:	21d0      	movs	r1, #208	; 0xd0
 800e17e:	6878      	ldr	r0, [r7, #4]
 800e180:	f7f7 fb70 	bl	8005864 <HAL_I2C_Mem_Write>
		MPU6050_FS_SEL=MPU6050_GYRO_RANGE_250_DEG;
 800e184:	4b04      	ldr	r3, [pc, #16]	; (800e198 <MPU6050_Initialize+0xb8>)
 800e186:	2200      	movs	r2, #0
 800e188:	701a      	strb	r2, [r3, #0]
	}

}
 800e18a:	bf00      	nop
 800e18c:	3710      	adds	r7, #16
 800e18e:	46bd      	mov	sp, r7
 800e190:	bd80      	pop	{r7, pc}
 800e192:	bf00      	nop
 800e194:	2000029c 	.word	0x2000029c
 800e198:	20000314 	.word	0x20000314

0800e19c <MPU6050_SetScaleAccelRange>:
void MPU6050_Read_DeviceID(I2C_HandleTypeDef *handle_i2c){
    HAL_I2C_Mem_Read(handle_i2c, MPU6050_ADDR, MPU6050_WHO_AM_I, 1, &MPU6050_Dev_ID, 1, 10000);
}

void MPU6050_SetScaleAccelRange(I2C_HandleTypeDef *handle_i2c,mpu6050_accel_range_t MPU6050_ACCEL_RANGE_X_G)
{
 800e19c:	b580      	push	{r7, lr}
 800e19e:	b086      	sub	sp, #24
 800e1a0:	af04      	add	r7, sp, #16
 800e1a2:	6078      	str	r0, [r7, #4]
 800e1a4:	460b      	mov	r3, r1
 800e1a6:	70fb      	strb	r3, [r7, #3]
	HAL_I2C_Mem_Write(handle_i2c, MPU6050_ADDR, MPU6050_ACCEL_CONFIG, 1,&MPU6050_ACCEL_RANGE_X_G, 1,10000);
 800e1a8:	f242 7310 	movw	r3, #10000	; 0x2710
 800e1ac:	9302      	str	r3, [sp, #8]
 800e1ae:	2301      	movs	r3, #1
 800e1b0:	9301      	str	r3, [sp, #4]
 800e1b2:	1cfb      	adds	r3, r7, #3
 800e1b4:	9300      	str	r3, [sp, #0]
 800e1b6:	2301      	movs	r3, #1
 800e1b8:	221c      	movs	r2, #28
 800e1ba:	21d0      	movs	r1, #208	; 0xd0
 800e1bc:	6878      	ldr	r0, [r7, #4]
 800e1be:	f7f7 fb51 	bl	8005864 <HAL_I2C_Mem_Write>
	MPU6050_AFS_SEL=MPU6050_ACCEL_RANGE_X_G;
 800e1c2:	78fa      	ldrb	r2, [r7, #3]
 800e1c4:	4b02      	ldr	r3, [pc, #8]	; (800e1d0 <MPU6050_SetScaleAccelRange+0x34>)
 800e1c6:	701a      	strb	r2, [r3, #0]
}
 800e1c8:	bf00      	nop
 800e1ca:	3708      	adds	r7, #8
 800e1cc:	46bd      	mov	sp, r7
 800e1ce:	bd80      	pop	{r7, pc}
 800e1d0:	2000029c 	.word	0x2000029c

0800e1d4 <MPU6050_SetScaleGyroRange>:


void MPU6050_SetScaleGyroRange(I2C_HandleTypeDef *handle_i2c,MPU6050_gyro_range_t MPU6050_GYRO_RANGE_XXX_DEG)
{
 800e1d4:	b580      	push	{r7, lr}
 800e1d6:	b086      	sub	sp, #24
 800e1d8:	af04      	add	r7, sp, #16
 800e1da:	6078      	str	r0, [r7, #4]
 800e1dc:	460b      	mov	r3, r1
 800e1de:	70fb      	strb	r3, [r7, #3]
	HAL_I2C_Mem_Write(handle_i2c, MPU6050_ADDR, MPU6050_GYRO_CONFIG, 1,&MPU6050_GYRO_RANGE_XXX_DEG, 1,10000);
 800e1e0:	f242 7310 	movw	r3, #10000	; 0x2710
 800e1e4:	9302      	str	r3, [sp, #8]
 800e1e6:	2301      	movs	r3, #1
 800e1e8:	9301      	str	r3, [sp, #4]
 800e1ea:	1cfb      	adds	r3, r7, #3
 800e1ec:	9300      	str	r3, [sp, #0]
 800e1ee:	2301      	movs	r3, #1
 800e1f0:	221b      	movs	r2, #27
 800e1f2:	21d0      	movs	r1, #208	; 0xd0
 800e1f4:	6878      	ldr	r0, [r7, #4]
 800e1f6:	f7f7 fb35 	bl	8005864 <HAL_I2C_Mem_Write>
	MPU6050_FS_SEL=MPU6050_GYRO_RANGE_XXX_DEG;
 800e1fa:	78fa      	ldrb	r2, [r7, #3]
 800e1fc:	4b02      	ldr	r3, [pc, #8]	; (800e208 <MPU6050_SetScaleGyroRange+0x34>)
 800e1fe:	701a      	strb	r2, [r3, #0]
}
 800e200:	bf00      	nop
 800e202:	3708      	adds	r7, #8
 800e204:	46bd      	mov	sp, r7
 800e206:	bd80      	pop	{r7, pc}
 800e208:	20000314 	.word	0x20000314

0800e20c <MPU6050_Read_Accel>:

void MPU6050_Read_Accel(I2C_HandleTypeDef *handle_i2c) {
 800e20c:	b580      	push	{r7, lr}
 800e20e:	b088      	sub	sp, #32
 800e210:	af04      	add	r7, sp, #16
 800e212:	6078      	str	r0, [r7, #4]
	uint8_t Rec_Data[6];

	HAL_I2C_Mem_Read(handle_i2c, MPU6050_ADDR, MPU6050_ACCEL_XOUT_H, 1, Rec_Data, 6,10000);
 800e214:	f242 7310 	movw	r3, #10000	; 0x2710
 800e218:	9302      	str	r3, [sp, #8]
 800e21a:	2306      	movs	r3, #6
 800e21c:	9301      	str	r3, [sp, #4]
 800e21e:	f107 0308 	add.w	r3, r7, #8
 800e222:	9300      	str	r3, [sp, #0]
 800e224:	2301      	movs	r3, #1
 800e226:	223b      	movs	r2, #59	; 0x3b
 800e228:	21d0      	movs	r1, #208	; 0xd0
 800e22a:	6878      	ldr	r0, [r7, #4]
 800e22c:	f7f7 fc14 	bl	8005a58 <HAL_I2C_Mem_Read>

	MPU6050_Accel_X_RAW = (int16_t) (Rec_Data[0] << 8 | Rec_Data[1]);
 800e230:	7a3b      	ldrb	r3, [r7, #8]
 800e232:	021b      	lsls	r3, r3, #8
 800e234:	b21a      	sxth	r2, r3
 800e236:	7a7b      	ldrb	r3, [r7, #9]
 800e238:	b21b      	sxth	r3, r3
 800e23a:	4313      	orrs	r3, r2
 800e23c:	b21a      	sxth	r2, r3
 800e23e:	4ba3      	ldr	r3, [pc, #652]	; (800e4cc <MPU6050_Read_Accel+0x2c0>)
 800e240:	801a      	strh	r2, [r3, #0]
	MPU6050_Accel_Y_RAW = (int16_t) (Rec_Data[2] << 8 | Rec_Data[3]);
 800e242:	7abb      	ldrb	r3, [r7, #10]
 800e244:	021b      	lsls	r3, r3, #8
 800e246:	b21a      	sxth	r2, r3
 800e248:	7afb      	ldrb	r3, [r7, #11]
 800e24a:	b21b      	sxth	r3, r3
 800e24c:	4313      	orrs	r3, r2
 800e24e:	b21a      	sxth	r2, r3
 800e250:	4b9f      	ldr	r3, [pc, #636]	; (800e4d0 <MPU6050_Read_Accel+0x2c4>)
 800e252:	801a      	strh	r2, [r3, #0]
	MPU6050_Accel_Z_RAW = (int16_t) (Rec_Data[4] << 8 | Rec_Data[5]);
 800e254:	7b3b      	ldrb	r3, [r7, #12]
 800e256:	021b      	lsls	r3, r3, #8
 800e258:	b21a      	sxth	r2, r3
 800e25a:	7b7b      	ldrb	r3, [r7, #13]
 800e25c:	b21b      	sxth	r3, r3
 800e25e:	4313      	orrs	r3, r2
 800e260:	b21a      	sxth	r2, r3
 800e262:	4b9c      	ldr	r3, [pc, #624]	; (800e4d4 <MPU6050_Read_Accel+0x2c8>)
 800e264:	801a      	strh	r2, [r3, #0]
	0 2g 16384 LSB/g
	1 4g 8192 LSB/g
	2 8g 4096 LSB/g
	3 16g 2048 LSB/g
	 */
	switch (MPU6050_AFS_SEL) {
 800e266:	4b9c      	ldr	r3, [pc, #624]	; (800e4d8 <MPU6050_Read_Accel+0x2cc>)
 800e268:	781b      	ldrb	r3, [r3, #0]
 800e26a:	2b18      	cmp	r3, #24
 800e26c:	f200 812a 	bhi.w	800e4c4 <MPU6050_Read_Accel+0x2b8>
 800e270:	a201      	add	r2, pc, #4	; (adr r2, 800e278 <MPU6050_Read_Accel+0x6c>)
 800e272:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e276:	bf00      	nop
 800e278:	0800e2dd 	.word	0x0800e2dd
 800e27c:	0800e4c5 	.word	0x0800e4c5
 800e280:	0800e4c5 	.word	0x0800e4c5
 800e284:	0800e4c5 	.word	0x0800e4c5
 800e288:	0800e4c5 	.word	0x0800e4c5
 800e28c:	0800e4c5 	.word	0x0800e4c5
 800e290:	0800e4c5 	.word	0x0800e4c5
 800e294:	0800e4c5 	.word	0x0800e4c5
 800e298:	0800e357 	.word	0x0800e357
 800e29c:	0800e4c5 	.word	0x0800e4c5
 800e2a0:	0800e4c5 	.word	0x0800e4c5
 800e2a4:	0800e4c5 	.word	0x0800e4c5
 800e2a8:	0800e4c5 	.word	0x0800e4c5
 800e2ac:	0800e4c5 	.word	0x0800e4c5
 800e2b0:	0800e4c5 	.word	0x0800e4c5
 800e2b4:	0800e4c5 	.word	0x0800e4c5
 800e2b8:	0800e3d1 	.word	0x0800e3d1
 800e2bc:	0800e4c5 	.word	0x0800e4c5
 800e2c0:	0800e4c5 	.word	0x0800e4c5
 800e2c4:	0800e4c5 	.word	0x0800e4c5
 800e2c8:	0800e4c5 	.word	0x0800e4c5
 800e2cc:	0800e4c5 	.word	0x0800e4c5
 800e2d0:	0800e4c5 	.word	0x0800e4c5
 800e2d4:	0800e4c5 	.word	0x0800e4c5
 800e2d8:	0800e44b 	.word	0x0800e44b
	case 0x00://0
		MPU6050_Ax = MPU6050_Accel_X_RAW / 16384.0;
 800e2dc:	4b7b      	ldr	r3, [pc, #492]	; (800e4cc <MPU6050_Read_Accel+0x2c0>)
 800e2de:	f9b3 3000 	ldrsh.w	r3, [r3]
 800e2e2:	4618      	mov	r0, r3
 800e2e4:	f7f2 f8fa 	bl	80004dc <__aeabi_i2d>
 800e2e8:	f04f 0200 	mov.w	r2, #0
 800e2ec:	4b7b      	ldr	r3, [pc, #492]	; (800e4dc <MPU6050_Read_Accel+0x2d0>)
 800e2ee:	f7f2 fa89 	bl	8000804 <__aeabi_ddiv>
 800e2f2:	4602      	mov	r2, r0
 800e2f4:	460b      	mov	r3, r1
 800e2f6:	4610      	mov	r0, r2
 800e2f8:	4619      	mov	r1, r3
 800e2fa:	f7f2 fc51 	bl	8000ba0 <__aeabi_d2f>
 800e2fe:	4603      	mov	r3, r0
 800e300:	4a77      	ldr	r2, [pc, #476]	; (800e4e0 <MPU6050_Read_Accel+0x2d4>)
 800e302:	6013      	str	r3, [r2, #0]
		MPU6050_Ay = MPU6050_Accel_Y_RAW / 16384.0;
 800e304:	4b72      	ldr	r3, [pc, #456]	; (800e4d0 <MPU6050_Read_Accel+0x2c4>)
 800e306:	f9b3 3000 	ldrsh.w	r3, [r3]
 800e30a:	4618      	mov	r0, r3
 800e30c:	f7f2 f8e6 	bl	80004dc <__aeabi_i2d>
 800e310:	f04f 0200 	mov.w	r2, #0
 800e314:	4b71      	ldr	r3, [pc, #452]	; (800e4dc <MPU6050_Read_Accel+0x2d0>)
 800e316:	f7f2 fa75 	bl	8000804 <__aeabi_ddiv>
 800e31a:	4602      	mov	r2, r0
 800e31c:	460b      	mov	r3, r1
 800e31e:	4610      	mov	r0, r2
 800e320:	4619      	mov	r1, r3
 800e322:	f7f2 fc3d 	bl	8000ba0 <__aeabi_d2f>
 800e326:	4603      	mov	r3, r0
 800e328:	4a6e      	ldr	r2, [pc, #440]	; (800e4e4 <MPU6050_Read_Accel+0x2d8>)
 800e32a:	6013      	str	r3, [r2, #0]
		MPU6050_Az = MPU6050_Accel_Z_RAW / 16384.0;
 800e32c:	4b69      	ldr	r3, [pc, #420]	; (800e4d4 <MPU6050_Read_Accel+0x2c8>)
 800e32e:	f9b3 3000 	ldrsh.w	r3, [r3]
 800e332:	4618      	mov	r0, r3
 800e334:	f7f2 f8d2 	bl	80004dc <__aeabi_i2d>
 800e338:	f04f 0200 	mov.w	r2, #0
 800e33c:	4b67      	ldr	r3, [pc, #412]	; (800e4dc <MPU6050_Read_Accel+0x2d0>)
 800e33e:	f7f2 fa61 	bl	8000804 <__aeabi_ddiv>
 800e342:	4602      	mov	r2, r0
 800e344:	460b      	mov	r3, r1
 800e346:	4610      	mov	r0, r2
 800e348:	4619      	mov	r1, r3
 800e34a:	f7f2 fc29 	bl	8000ba0 <__aeabi_d2f>
 800e34e:	4603      	mov	r3, r0
 800e350:	4a65      	ldr	r2, [pc, #404]	; (800e4e8 <MPU6050_Read_Accel+0x2dc>)
 800e352:	6013      	str	r3, [r2, #0]

		break;
 800e354:	e0b6      	b.n	800e4c4 <MPU6050_Read_Accel+0x2b8>
	case 0x08://1
		MPU6050_Ax = MPU6050_Accel_X_RAW / 8192.0;
 800e356:	4b5d      	ldr	r3, [pc, #372]	; (800e4cc <MPU6050_Read_Accel+0x2c0>)
 800e358:	f9b3 3000 	ldrsh.w	r3, [r3]
 800e35c:	4618      	mov	r0, r3
 800e35e:	f7f2 f8bd 	bl	80004dc <__aeabi_i2d>
 800e362:	f04f 0200 	mov.w	r2, #0
 800e366:	4b61      	ldr	r3, [pc, #388]	; (800e4ec <MPU6050_Read_Accel+0x2e0>)
 800e368:	f7f2 fa4c 	bl	8000804 <__aeabi_ddiv>
 800e36c:	4602      	mov	r2, r0
 800e36e:	460b      	mov	r3, r1
 800e370:	4610      	mov	r0, r2
 800e372:	4619      	mov	r1, r3
 800e374:	f7f2 fc14 	bl	8000ba0 <__aeabi_d2f>
 800e378:	4603      	mov	r3, r0
 800e37a:	4a59      	ldr	r2, [pc, #356]	; (800e4e0 <MPU6050_Read_Accel+0x2d4>)
 800e37c:	6013      	str	r3, [r2, #0]
		MPU6050_Ay = MPU6050_Accel_Y_RAW / 8192.0;
 800e37e:	4b54      	ldr	r3, [pc, #336]	; (800e4d0 <MPU6050_Read_Accel+0x2c4>)
 800e380:	f9b3 3000 	ldrsh.w	r3, [r3]
 800e384:	4618      	mov	r0, r3
 800e386:	f7f2 f8a9 	bl	80004dc <__aeabi_i2d>
 800e38a:	f04f 0200 	mov.w	r2, #0
 800e38e:	4b57      	ldr	r3, [pc, #348]	; (800e4ec <MPU6050_Read_Accel+0x2e0>)
 800e390:	f7f2 fa38 	bl	8000804 <__aeabi_ddiv>
 800e394:	4602      	mov	r2, r0
 800e396:	460b      	mov	r3, r1
 800e398:	4610      	mov	r0, r2
 800e39a:	4619      	mov	r1, r3
 800e39c:	f7f2 fc00 	bl	8000ba0 <__aeabi_d2f>
 800e3a0:	4603      	mov	r3, r0
 800e3a2:	4a50      	ldr	r2, [pc, #320]	; (800e4e4 <MPU6050_Read_Accel+0x2d8>)
 800e3a4:	6013      	str	r3, [r2, #0]
		MPU6050_Az = MPU6050_Accel_Z_RAW / 8192.0;
 800e3a6:	4b4b      	ldr	r3, [pc, #300]	; (800e4d4 <MPU6050_Read_Accel+0x2c8>)
 800e3a8:	f9b3 3000 	ldrsh.w	r3, [r3]
 800e3ac:	4618      	mov	r0, r3
 800e3ae:	f7f2 f895 	bl	80004dc <__aeabi_i2d>
 800e3b2:	f04f 0200 	mov.w	r2, #0
 800e3b6:	4b4d      	ldr	r3, [pc, #308]	; (800e4ec <MPU6050_Read_Accel+0x2e0>)
 800e3b8:	f7f2 fa24 	bl	8000804 <__aeabi_ddiv>
 800e3bc:	4602      	mov	r2, r0
 800e3be:	460b      	mov	r3, r1
 800e3c0:	4610      	mov	r0, r2
 800e3c2:	4619      	mov	r1, r3
 800e3c4:	f7f2 fbec 	bl	8000ba0 <__aeabi_d2f>
 800e3c8:	4603      	mov	r3, r0
 800e3ca:	4a47      	ldr	r2, [pc, #284]	; (800e4e8 <MPU6050_Read_Accel+0x2dc>)
 800e3cc:	6013      	str	r3, [r2, #0]

		break;
 800e3ce:	e079      	b.n	800e4c4 <MPU6050_Read_Accel+0x2b8>
	case 0x10://2
		MPU6050_Ax = MPU6050_Accel_X_RAW / 4096.0;
 800e3d0:	4b3e      	ldr	r3, [pc, #248]	; (800e4cc <MPU6050_Read_Accel+0x2c0>)
 800e3d2:	f9b3 3000 	ldrsh.w	r3, [r3]
 800e3d6:	4618      	mov	r0, r3
 800e3d8:	f7f2 f880 	bl	80004dc <__aeabi_i2d>
 800e3dc:	f04f 0200 	mov.w	r2, #0
 800e3e0:	4b43      	ldr	r3, [pc, #268]	; (800e4f0 <MPU6050_Read_Accel+0x2e4>)
 800e3e2:	f7f2 fa0f 	bl	8000804 <__aeabi_ddiv>
 800e3e6:	4602      	mov	r2, r0
 800e3e8:	460b      	mov	r3, r1
 800e3ea:	4610      	mov	r0, r2
 800e3ec:	4619      	mov	r1, r3
 800e3ee:	f7f2 fbd7 	bl	8000ba0 <__aeabi_d2f>
 800e3f2:	4603      	mov	r3, r0
 800e3f4:	4a3a      	ldr	r2, [pc, #232]	; (800e4e0 <MPU6050_Read_Accel+0x2d4>)
 800e3f6:	6013      	str	r3, [r2, #0]
		MPU6050_Ay = MPU6050_Accel_Y_RAW / 4096.0;
 800e3f8:	4b35      	ldr	r3, [pc, #212]	; (800e4d0 <MPU6050_Read_Accel+0x2c4>)
 800e3fa:	f9b3 3000 	ldrsh.w	r3, [r3]
 800e3fe:	4618      	mov	r0, r3
 800e400:	f7f2 f86c 	bl	80004dc <__aeabi_i2d>
 800e404:	f04f 0200 	mov.w	r2, #0
 800e408:	4b39      	ldr	r3, [pc, #228]	; (800e4f0 <MPU6050_Read_Accel+0x2e4>)
 800e40a:	f7f2 f9fb 	bl	8000804 <__aeabi_ddiv>
 800e40e:	4602      	mov	r2, r0
 800e410:	460b      	mov	r3, r1
 800e412:	4610      	mov	r0, r2
 800e414:	4619      	mov	r1, r3
 800e416:	f7f2 fbc3 	bl	8000ba0 <__aeabi_d2f>
 800e41a:	4603      	mov	r3, r0
 800e41c:	4a31      	ldr	r2, [pc, #196]	; (800e4e4 <MPU6050_Read_Accel+0x2d8>)
 800e41e:	6013      	str	r3, [r2, #0]
		MPU6050_Az = MPU6050_Accel_Z_RAW / 4096.0;
 800e420:	4b2c      	ldr	r3, [pc, #176]	; (800e4d4 <MPU6050_Read_Accel+0x2c8>)
 800e422:	f9b3 3000 	ldrsh.w	r3, [r3]
 800e426:	4618      	mov	r0, r3
 800e428:	f7f2 f858 	bl	80004dc <__aeabi_i2d>
 800e42c:	f04f 0200 	mov.w	r2, #0
 800e430:	4b2f      	ldr	r3, [pc, #188]	; (800e4f0 <MPU6050_Read_Accel+0x2e4>)
 800e432:	f7f2 f9e7 	bl	8000804 <__aeabi_ddiv>
 800e436:	4602      	mov	r2, r0
 800e438:	460b      	mov	r3, r1
 800e43a:	4610      	mov	r0, r2
 800e43c:	4619      	mov	r1, r3
 800e43e:	f7f2 fbaf 	bl	8000ba0 <__aeabi_d2f>
 800e442:	4603      	mov	r3, r0
 800e444:	4a28      	ldr	r2, [pc, #160]	; (800e4e8 <MPU6050_Read_Accel+0x2dc>)
 800e446:	6013      	str	r3, [r2, #0]

		break;
 800e448:	e03c      	b.n	800e4c4 <MPU6050_Read_Accel+0x2b8>
	case 0x18://3
		MPU6050_Ax = MPU6050_Accel_X_RAW / 2048.0;
 800e44a:	4b20      	ldr	r3, [pc, #128]	; (800e4cc <MPU6050_Read_Accel+0x2c0>)
 800e44c:	f9b3 3000 	ldrsh.w	r3, [r3]
 800e450:	4618      	mov	r0, r3
 800e452:	f7f2 f843 	bl	80004dc <__aeabi_i2d>
 800e456:	f04f 0200 	mov.w	r2, #0
 800e45a:	4b26      	ldr	r3, [pc, #152]	; (800e4f4 <MPU6050_Read_Accel+0x2e8>)
 800e45c:	f7f2 f9d2 	bl	8000804 <__aeabi_ddiv>
 800e460:	4602      	mov	r2, r0
 800e462:	460b      	mov	r3, r1
 800e464:	4610      	mov	r0, r2
 800e466:	4619      	mov	r1, r3
 800e468:	f7f2 fb9a 	bl	8000ba0 <__aeabi_d2f>
 800e46c:	4603      	mov	r3, r0
 800e46e:	4a1c      	ldr	r2, [pc, #112]	; (800e4e0 <MPU6050_Read_Accel+0x2d4>)
 800e470:	6013      	str	r3, [r2, #0]
		MPU6050_Ay = MPU6050_Accel_Y_RAW / 2048.0;
 800e472:	4b17      	ldr	r3, [pc, #92]	; (800e4d0 <MPU6050_Read_Accel+0x2c4>)
 800e474:	f9b3 3000 	ldrsh.w	r3, [r3]
 800e478:	4618      	mov	r0, r3
 800e47a:	f7f2 f82f 	bl	80004dc <__aeabi_i2d>
 800e47e:	f04f 0200 	mov.w	r2, #0
 800e482:	4b1c      	ldr	r3, [pc, #112]	; (800e4f4 <MPU6050_Read_Accel+0x2e8>)
 800e484:	f7f2 f9be 	bl	8000804 <__aeabi_ddiv>
 800e488:	4602      	mov	r2, r0
 800e48a:	460b      	mov	r3, r1
 800e48c:	4610      	mov	r0, r2
 800e48e:	4619      	mov	r1, r3
 800e490:	f7f2 fb86 	bl	8000ba0 <__aeabi_d2f>
 800e494:	4603      	mov	r3, r0
 800e496:	4a13      	ldr	r2, [pc, #76]	; (800e4e4 <MPU6050_Read_Accel+0x2d8>)
 800e498:	6013      	str	r3, [r2, #0]
		MPU6050_Az = MPU6050_Accel_Z_RAW / 2048.0;
 800e49a:	4b0e      	ldr	r3, [pc, #56]	; (800e4d4 <MPU6050_Read_Accel+0x2c8>)
 800e49c:	f9b3 3000 	ldrsh.w	r3, [r3]
 800e4a0:	4618      	mov	r0, r3
 800e4a2:	f7f2 f81b 	bl	80004dc <__aeabi_i2d>
 800e4a6:	f04f 0200 	mov.w	r2, #0
 800e4aa:	4b12      	ldr	r3, [pc, #72]	; (800e4f4 <MPU6050_Read_Accel+0x2e8>)
 800e4ac:	f7f2 f9aa 	bl	8000804 <__aeabi_ddiv>
 800e4b0:	4602      	mov	r2, r0
 800e4b2:	460b      	mov	r3, r1
 800e4b4:	4610      	mov	r0, r2
 800e4b6:	4619      	mov	r1, r3
 800e4b8:	f7f2 fb72 	bl	8000ba0 <__aeabi_d2f>
 800e4bc:	4603      	mov	r3, r0
 800e4be:	4a0a      	ldr	r2, [pc, #40]	; (800e4e8 <MPU6050_Read_Accel+0x2dc>)
 800e4c0:	6013      	str	r3, [r2, #0]

		break;
 800e4c2:	bf00      	nop
	}
}
 800e4c4:	bf00      	nop
 800e4c6:	3710      	adds	r7, #16
 800e4c8:	46bd      	mov	sp, r7
 800e4ca:	bd80      	pop	{r7, pc}
 800e4cc:	20000304 	.word	0x20000304
 800e4d0:	20000306 	.word	0x20000306
 800e4d4:	200002a4 	.word	0x200002a4
 800e4d8:	2000029c 	.word	0x2000029c
 800e4dc:	40d00000 	.word	0x40d00000
 800e4e0:	2000030c 	.word	0x2000030c
 800e4e4:	200002f4 	.word	0x200002f4
 800e4e8:	20000298 	.word	0x20000298
 800e4ec:	40c00000 	.word	0x40c00000
 800e4f0:	40b00000 	.word	0x40b00000
 800e4f4:	40a00000 	.word	0x40a00000

0800e4f8 <MPU6050_Read_Gyro>:

void MPU6050_Read_Gyro(I2C_HandleTypeDef *handle_i2c) {
 800e4f8:	b580      	push	{r7, lr}
 800e4fa:	b088      	sub	sp, #32
 800e4fc:	af04      	add	r7, sp, #16
 800e4fe:	6078      	str	r0, [r7, #4]
	uint8_t Rec_Data[6];

	HAL_I2C_Mem_Read(handle_i2c, MPU6050_ADDR, MPU6050_GYRO_XOUT_H, 1, Rec_Data, 6,10000);
 800e500:	f242 7310 	movw	r3, #10000	; 0x2710
 800e504:	9302      	str	r3, [sp, #8]
 800e506:	2306      	movs	r3, #6
 800e508:	9301      	str	r3, [sp, #4]
 800e50a:	f107 0308 	add.w	r3, r7, #8
 800e50e:	9300      	str	r3, [sp, #0]
 800e510:	2301      	movs	r3, #1
 800e512:	2243      	movs	r2, #67	; 0x43
 800e514:	21d0      	movs	r1, #208	; 0xd0
 800e516:	6878      	ldr	r0, [r7, #4]
 800e518:	f7f7 fa9e 	bl	8005a58 <HAL_I2C_Mem_Read>

	MPU6050_Gyro_X_RAW = (int16_t) (Rec_Data[0] << 8 | Rec_Data[1]);
 800e51c:	7a3b      	ldrb	r3, [r7, #8]
 800e51e:	021b      	lsls	r3, r3, #8
 800e520:	b21a      	sxth	r2, r3
 800e522:	7a7b      	ldrb	r3, [r7, #9]
 800e524:	b21b      	sxth	r3, r3
 800e526:	4313      	orrs	r3, r2
 800e528:	b21a      	sxth	r2, r3
 800e52a:	4bab      	ldr	r3, [pc, #684]	; (800e7d8 <MPU6050_Read_Gyro+0x2e0>)
 800e52c:	801a      	strh	r2, [r3, #0]
	MPU6050_Gyro_Y_RAW = (int16_t) (Rec_Data[2] << 8 | Rec_Data[3]);
 800e52e:	7abb      	ldrb	r3, [r7, #10]
 800e530:	021b      	lsls	r3, r3, #8
 800e532:	b21a      	sxth	r2, r3
 800e534:	7afb      	ldrb	r3, [r7, #11]
 800e536:	b21b      	sxth	r3, r3
 800e538:	4313      	orrs	r3, r2
 800e53a:	b21a      	sxth	r2, r3
 800e53c:	4ba7      	ldr	r3, [pc, #668]	; (800e7dc <MPU6050_Read_Gyro+0x2e4>)
 800e53e:	801a      	strh	r2, [r3, #0]
	MPU6050_Gyro_Z_RAW = (int16_t) (Rec_Data[4] << 8 | Rec_Data[5]);
 800e540:	7b3b      	ldrb	r3, [r7, #12]
 800e542:	021b      	lsls	r3, r3, #8
 800e544:	b21a      	sxth	r2, r3
 800e546:	7b7b      	ldrb	r3, [r7, #13]
 800e548:	b21b      	sxth	r3, r3
 800e54a:	4313      	orrs	r3, r2
 800e54c:	b21a      	sxth	r2, r3
 800e54e:	4ba4      	ldr	r3, [pc, #656]	; (800e7e0 <MPU6050_Read_Gyro+0x2e8>)
 800e550:	801a      	strh	r2, [r3, #0]
	1  500 /s 65.5 LSB//s
	2  1000 /s 32.8 LSB//s
	3  2000 /s 16.4 LSB//s
	 */

	switch (MPU6050_FS_SEL) {
 800e552:	4ba4      	ldr	r3, [pc, #656]	; (800e7e4 <MPU6050_Read_Gyro+0x2ec>)
 800e554:	781b      	ldrb	r3, [r3, #0]
 800e556:	2b18      	cmp	r3, #24
 800e558:	f200 812a 	bhi.w	800e7b0 <MPU6050_Read_Gyro+0x2b8>
 800e55c:	a201      	add	r2, pc, #4	; (adr r2, 800e564 <MPU6050_Read_Gyro+0x6c>)
 800e55e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e562:	bf00      	nop
 800e564:	0800e5c9 	.word	0x0800e5c9
 800e568:	0800e7b1 	.word	0x0800e7b1
 800e56c:	0800e7b1 	.word	0x0800e7b1
 800e570:	0800e7b1 	.word	0x0800e7b1
 800e574:	0800e7b1 	.word	0x0800e7b1
 800e578:	0800e7b1 	.word	0x0800e7b1
 800e57c:	0800e7b1 	.word	0x0800e7b1
 800e580:	0800e7b1 	.word	0x0800e7b1
 800e584:	0800e643 	.word	0x0800e643
 800e588:	0800e7b1 	.word	0x0800e7b1
 800e58c:	0800e7b1 	.word	0x0800e7b1
 800e590:	0800e7b1 	.word	0x0800e7b1
 800e594:	0800e7b1 	.word	0x0800e7b1
 800e598:	0800e7b1 	.word	0x0800e7b1
 800e59c:	0800e7b1 	.word	0x0800e7b1
 800e5a0:	0800e7b1 	.word	0x0800e7b1
 800e5a4:	0800e6bd 	.word	0x0800e6bd
 800e5a8:	0800e7b1 	.word	0x0800e7b1
 800e5ac:	0800e7b1 	.word	0x0800e7b1
 800e5b0:	0800e7b1 	.word	0x0800e7b1
 800e5b4:	0800e7b1 	.word	0x0800e7b1
 800e5b8:	0800e7b1 	.word	0x0800e7b1
 800e5bc:	0800e7b1 	.word	0x0800e7b1
 800e5c0:	0800e7b1 	.word	0x0800e7b1
 800e5c4:	0800e737 	.word	0x0800e737
	case 0x00://0
		MPU6050_Gx = MPU6050_Gyro_X_RAW / 131.0;
 800e5c8:	4b83      	ldr	r3, [pc, #524]	; (800e7d8 <MPU6050_Read_Gyro+0x2e0>)
 800e5ca:	f9b3 3000 	ldrsh.w	r3, [r3]
 800e5ce:	4618      	mov	r0, r3
 800e5d0:	f7f1 ff84 	bl	80004dc <__aeabi_i2d>
 800e5d4:	a378      	add	r3, pc, #480	; (adr r3, 800e7b8 <MPU6050_Read_Gyro+0x2c0>)
 800e5d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5da:	f7f2 f913 	bl	8000804 <__aeabi_ddiv>
 800e5de:	4602      	mov	r2, r0
 800e5e0:	460b      	mov	r3, r1
 800e5e2:	4610      	mov	r0, r2
 800e5e4:	4619      	mov	r1, r3
 800e5e6:	f7f2 fadb 	bl	8000ba0 <__aeabi_d2f>
 800e5ea:	4603      	mov	r3, r0
 800e5ec:	4a7e      	ldr	r2, [pc, #504]	; (800e7e8 <MPU6050_Read_Gyro+0x2f0>)
 800e5ee:	6013      	str	r3, [r2, #0]
		MPU6050_Gy = MPU6050_Gyro_Y_RAW / 131.0;
 800e5f0:	4b7a      	ldr	r3, [pc, #488]	; (800e7dc <MPU6050_Read_Gyro+0x2e4>)
 800e5f2:	f9b3 3000 	ldrsh.w	r3, [r3]
 800e5f6:	4618      	mov	r0, r3
 800e5f8:	f7f1 ff70 	bl	80004dc <__aeabi_i2d>
 800e5fc:	a36e      	add	r3, pc, #440	; (adr r3, 800e7b8 <MPU6050_Read_Gyro+0x2c0>)
 800e5fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e602:	f7f2 f8ff 	bl	8000804 <__aeabi_ddiv>
 800e606:	4602      	mov	r2, r0
 800e608:	460b      	mov	r3, r1
 800e60a:	4610      	mov	r0, r2
 800e60c:	4619      	mov	r1, r3
 800e60e:	f7f2 fac7 	bl	8000ba0 <__aeabi_d2f>
 800e612:	4603      	mov	r3, r0
 800e614:	4a75      	ldr	r2, [pc, #468]	; (800e7ec <MPU6050_Read_Gyro+0x2f4>)
 800e616:	6013      	str	r3, [r2, #0]
		MPU6050_Gz = MPU6050_Gyro_Z_RAW / 131.0;
 800e618:	4b71      	ldr	r3, [pc, #452]	; (800e7e0 <MPU6050_Read_Gyro+0x2e8>)
 800e61a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800e61e:	4618      	mov	r0, r3
 800e620:	f7f1 ff5c 	bl	80004dc <__aeabi_i2d>
 800e624:	a364      	add	r3, pc, #400	; (adr r3, 800e7b8 <MPU6050_Read_Gyro+0x2c0>)
 800e626:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e62a:	f7f2 f8eb 	bl	8000804 <__aeabi_ddiv>
 800e62e:	4602      	mov	r2, r0
 800e630:	460b      	mov	r3, r1
 800e632:	4610      	mov	r0, r2
 800e634:	4619      	mov	r1, r3
 800e636:	f7f2 fab3 	bl	8000ba0 <__aeabi_d2f>
 800e63a:	4603      	mov	r3, r0
 800e63c:	4a6c      	ldr	r2, [pc, #432]	; (800e7f0 <MPU6050_Read_Gyro+0x2f8>)
 800e63e:	6013      	str	r3, [r2, #0]
		break;
 800e640:	e0b6      	b.n	800e7b0 <MPU6050_Read_Gyro+0x2b8>
	case 0x08://1
		MPU6050_Gx = MPU6050_Gyro_X_RAW / 65.5;
 800e642:	4b65      	ldr	r3, [pc, #404]	; (800e7d8 <MPU6050_Read_Gyro+0x2e0>)
 800e644:	f9b3 3000 	ldrsh.w	r3, [r3]
 800e648:	4618      	mov	r0, r3
 800e64a:	f7f1 ff47 	bl	80004dc <__aeabi_i2d>
 800e64e:	a35c      	add	r3, pc, #368	; (adr r3, 800e7c0 <MPU6050_Read_Gyro+0x2c8>)
 800e650:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e654:	f7f2 f8d6 	bl	8000804 <__aeabi_ddiv>
 800e658:	4602      	mov	r2, r0
 800e65a:	460b      	mov	r3, r1
 800e65c:	4610      	mov	r0, r2
 800e65e:	4619      	mov	r1, r3
 800e660:	f7f2 fa9e 	bl	8000ba0 <__aeabi_d2f>
 800e664:	4603      	mov	r3, r0
 800e666:	4a60      	ldr	r2, [pc, #384]	; (800e7e8 <MPU6050_Read_Gyro+0x2f0>)
 800e668:	6013      	str	r3, [r2, #0]
		MPU6050_Gy = MPU6050_Gyro_Y_RAW / 65.5;
 800e66a:	4b5c      	ldr	r3, [pc, #368]	; (800e7dc <MPU6050_Read_Gyro+0x2e4>)
 800e66c:	f9b3 3000 	ldrsh.w	r3, [r3]
 800e670:	4618      	mov	r0, r3
 800e672:	f7f1 ff33 	bl	80004dc <__aeabi_i2d>
 800e676:	a352      	add	r3, pc, #328	; (adr r3, 800e7c0 <MPU6050_Read_Gyro+0x2c8>)
 800e678:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e67c:	f7f2 f8c2 	bl	8000804 <__aeabi_ddiv>
 800e680:	4602      	mov	r2, r0
 800e682:	460b      	mov	r3, r1
 800e684:	4610      	mov	r0, r2
 800e686:	4619      	mov	r1, r3
 800e688:	f7f2 fa8a 	bl	8000ba0 <__aeabi_d2f>
 800e68c:	4603      	mov	r3, r0
 800e68e:	4a57      	ldr	r2, [pc, #348]	; (800e7ec <MPU6050_Read_Gyro+0x2f4>)
 800e690:	6013      	str	r3, [r2, #0]
		MPU6050_Gz = MPU6050_Gyro_Z_RAW / 65.5;
 800e692:	4b53      	ldr	r3, [pc, #332]	; (800e7e0 <MPU6050_Read_Gyro+0x2e8>)
 800e694:	f9b3 3000 	ldrsh.w	r3, [r3]
 800e698:	4618      	mov	r0, r3
 800e69a:	f7f1 ff1f 	bl	80004dc <__aeabi_i2d>
 800e69e:	a348      	add	r3, pc, #288	; (adr r3, 800e7c0 <MPU6050_Read_Gyro+0x2c8>)
 800e6a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e6a4:	f7f2 f8ae 	bl	8000804 <__aeabi_ddiv>
 800e6a8:	4602      	mov	r2, r0
 800e6aa:	460b      	mov	r3, r1
 800e6ac:	4610      	mov	r0, r2
 800e6ae:	4619      	mov	r1, r3
 800e6b0:	f7f2 fa76 	bl	8000ba0 <__aeabi_d2f>
 800e6b4:	4603      	mov	r3, r0
 800e6b6:	4a4e      	ldr	r2, [pc, #312]	; (800e7f0 <MPU6050_Read_Gyro+0x2f8>)
 800e6b8:	6013      	str	r3, [r2, #0]
		break;
 800e6ba:	e079      	b.n	800e7b0 <MPU6050_Read_Gyro+0x2b8>
	case 0x10://2
		MPU6050_Gx = MPU6050_Gyro_X_RAW / 32.8;
 800e6bc:	4b46      	ldr	r3, [pc, #280]	; (800e7d8 <MPU6050_Read_Gyro+0x2e0>)
 800e6be:	f9b3 3000 	ldrsh.w	r3, [r3]
 800e6c2:	4618      	mov	r0, r3
 800e6c4:	f7f1 ff0a 	bl	80004dc <__aeabi_i2d>
 800e6c8:	a33f      	add	r3, pc, #252	; (adr r3, 800e7c8 <MPU6050_Read_Gyro+0x2d0>)
 800e6ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e6ce:	f7f2 f899 	bl	8000804 <__aeabi_ddiv>
 800e6d2:	4602      	mov	r2, r0
 800e6d4:	460b      	mov	r3, r1
 800e6d6:	4610      	mov	r0, r2
 800e6d8:	4619      	mov	r1, r3
 800e6da:	f7f2 fa61 	bl	8000ba0 <__aeabi_d2f>
 800e6de:	4603      	mov	r3, r0
 800e6e0:	4a41      	ldr	r2, [pc, #260]	; (800e7e8 <MPU6050_Read_Gyro+0x2f0>)
 800e6e2:	6013      	str	r3, [r2, #0]
		MPU6050_Gy = MPU6050_Gyro_Y_RAW / 32.8;
 800e6e4:	4b3d      	ldr	r3, [pc, #244]	; (800e7dc <MPU6050_Read_Gyro+0x2e4>)
 800e6e6:	f9b3 3000 	ldrsh.w	r3, [r3]
 800e6ea:	4618      	mov	r0, r3
 800e6ec:	f7f1 fef6 	bl	80004dc <__aeabi_i2d>
 800e6f0:	a335      	add	r3, pc, #212	; (adr r3, 800e7c8 <MPU6050_Read_Gyro+0x2d0>)
 800e6f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e6f6:	f7f2 f885 	bl	8000804 <__aeabi_ddiv>
 800e6fa:	4602      	mov	r2, r0
 800e6fc:	460b      	mov	r3, r1
 800e6fe:	4610      	mov	r0, r2
 800e700:	4619      	mov	r1, r3
 800e702:	f7f2 fa4d 	bl	8000ba0 <__aeabi_d2f>
 800e706:	4603      	mov	r3, r0
 800e708:	4a38      	ldr	r2, [pc, #224]	; (800e7ec <MPU6050_Read_Gyro+0x2f4>)
 800e70a:	6013      	str	r3, [r2, #0]
		MPU6050_Gz = MPU6050_Gyro_Z_RAW / 32.8;
 800e70c:	4b34      	ldr	r3, [pc, #208]	; (800e7e0 <MPU6050_Read_Gyro+0x2e8>)
 800e70e:	f9b3 3000 	ldrsh.w	r3, [r3]
 800e712:	4618      	mov	r0, r3
 800e714:	f7f1 fee2 	bl	80004dc <__aeabi_i2d>
 800e718:	a32b      	add	r3, pc, #172	; (adr r3, 800e7c8 <MPU6050_Read_Gyro+0x2d0>)
 800e71a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e71e:	f7f2 f871 	bl	8000804 <__aeabi_ddiv>
 800e722:	4602      	mov	r2, r0
 800e724:	460b      	mov	r3, r1
 800e726:	4610      	mov	r0, r2
 800e728:	4619      	mov	r1, r3
 800e72a:	f7f2 fa39 	bl	8000ba0 <__aeabi_d2f>
 800e72e:	4603      	mov	r3, r0
 800e730:	4a2f      	ldr	r2, [pc, #188]	; (800e7f0 <MPU6050_Read_Gyro+0x2f8>)
 800e732:	6013      	str	r3, [r2, #0]
		break;
 800e734:	e03c      	b.n	800e7b0 <MPU6050_Read_Gyro+0x2b8>
	case 0x18://3
		MPU6050_Gx = MPU6050_Gyro_X_RAW / 16.4;
 800e736:	4b28      	ldr	r3, [pc, #160]	; (800e7d8 <MPU6050_Read_Gyro+0x2e0>)
 800e738:	f9b3 3000 	ldrsh.w	r3, [r3]
 800e73c:	4618      	mov	r0, r3
 800e73e:	f7f1 fecd 	bl	80004dc <__aeabi_i2d>
 800e742:	a323      	add	r3, pc, #140	; (adr r3, 800e7d0 <MPU6050_Read_Gyro+0x2d8>)
 800e744:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e748:	f7f2 f85c 	bl	8000804 <__aeabi_ddiv>
 800e74c:	4602      	mov	r2, r0
 800e74e:	460b      	mov	r3, r1
 800e750:	4610      	mov	r0, r2
 800e752:	4619      	mov	r1, r3
 800e754:	f7f2 fa24 	bl	8000ba0 <__aeabi_d2f>
 800e758:	4603      	mov	r3, r0
 800e75a:	4a23      	ldr	r2, [pc, #140]	; (800e7e8 <MPU6050_Read_Gyro+0x2f0>)
 800e75c:	6013      	str	r3, [r2, #0]
		MPU6050_Gy = MPU6050_Gyro_Y_RAW / 16.4;
 800e75e:	4b1f      	ldr	r3, [pc, #124]	; (800e7dc <MPU6050_Read_Gyro+0x2e4>)
 800e760:	f9b3 3000 	ldrsh.w	r3, [r3]
 800e764:	4618      	mov	r0, r3
 800e766:	f7f1 feb9 	bl	80004dc <__aeabi_i2d>
 800e76a:	a319      	add	r3, pc, #100	; (adr r3, 800e7d0 <MPU6050_Read_Gyro+0x2d8>)
 800e76c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e770:	f7f2 f848 	bl	8000804 <__aeabi_ddiv>
 800e774:	4602      	mov	r2, r0
 800e776:	460b      	mov	r3, r1
 800e778:	4610      	mov	r0, r2
 800e77a:	4619      	mov	r1, r3
 800e77c:	f7f2 fa10 	bl	8000ba0 <__aeabi_d2f>
 800e780:	4603      	mov	r3, r0
 800e782:	4a1a      	ldr	r2, [pc, #104]	; (800e7ec <MPU6050_Read_Gyro+0x2f4>)
 800e784:	6013      	str	r3, [r2, #0]
		MPU6050_Gz = MPU6050_Gyro_Z_RAW / 16.4;
 800e786:	4b16      	ldr	r3, [pc, #88]	; (800e7e0 <MPU6050_Read_Gyro+0x2e8>)
 800e788:	f9b3 3000 	ldrsh.w	r3, [r3]
 800e78c:	4618      	mov	r0, r3
 800e78e:	f7f1 fea5 	bl	80004dc <__aeabi_i2d>
 800e792:	a30f      	add	r3, pc, #60	; (adr r3, 800e7d0 <MPU6050_Read_Gyro+0x2d8>)
 800e794:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e798:	f7f2 f834 	bl	8000804 <__aeabi_ddiv>
 800e79c:	4602      	mov	r2, r0
 800e79e:	460b      	mov	r3, r1
 800e7a0:	4610      	mov	r0, r2
 800e7a2:	4619      	mov	r1, r3
 800e7a4:	f7f2 f9fc 	bl	8000ba0 <__aeabi_d2f>
 800e7a8:	4603      	mov	r3, r0
 800e7aa:	4a11      	ldr	r2, [pc, #68]	; (800e7f0 <MPU6050_Read_Gyro+0x2f8>)
 800e7ac:	6013      	str	r3, [r2, #0]
		break;
 800e7ae:	bf00      	nop
	}
}
 800e7b0:	bf00      	nop
 800e7b2:	3710      	adds	r7, #16
 800e7b4:	46bd      	mov	sp, r7
 800e7b6:	bd80      	pop	{r7, pc}
 800e7b8:	00000000 	.word	0x00000000
 800e7bc:	40606000 	.word	0x40606000
 800e7c0:	00000000 	.word	0x00000000
 800e7c4:	40506000 	.word	0x40506000
 800e7c8:	66666666 	.word	0x66666666
 800e7cc:	40406666 	.word	0x40406666
 800e7d0:	66666666 	.word	0x66666666
 800e7d4:	40306666 	.word	0x40306666
 800e7d8:	20000308 	.word	0x20000308
 800e7dc:	200002fc 	.word	0x200002fc
 800e7e0:	200002a8 	.word	0x200002a8
 800e7e4:	20000314 	.word	0x20000314
 800e7e8:	200002a0 	.word	0x200002a0
 800e7ec:	200002f8 	.word	0x200002f8
 800e7f0:	20000310 	.word	0x20000310

0800e7f4 <__errno>:
 800e7f4:	4b01      	ldr	r3, [pc, #4]	; (800e7fc <__errno+0x8>)
 800e7f6:	6818      	ldr	r0, [r3, #0]
 800e7f8:	4770      	bx	lr
 800e7fa:	bf00      	nop
 800e7fc:	20000070 	.word	0x20000070

0800e800 <__libc_init_array>:
 800e800:	b570      	push	{r4, r5, r6, lr}
 800e802:	2600      	movs	r6, #0
 800e804:	4d0c      	ldr	r5, [pc, #48]	; (800e838 <__libc_init_array+0x38>)
 800e806:	4c0d      	ldr	r4, [pc, #52]	; (800e83c <__libc_init_array+0x3c>)
 800e808:	1b64      	subs	r4, r4, r5
 800e80a:	10a4      	asrs	r4, r4, #2
 800e80c:	42a6      	cmp	r6, r4
 800e80e:	d109      	bne.n	800e824 <__libc_init_array+0x24>
 800e810:	f002 ff10 	bl	8011634 <_init>
 800e814:	2600      	movs	r6, #0
 800e816:	4d0a      	ldr	r5, [pc, #40]	; (800e840 <__libc_init_array+0x40>)
 800e818:	4c0a      	ldr	r4, [pc, #40]	; (800e844 <__libc_init_array+0x44>)
 800e81a:	1b64      	subs	r4, r4, r5
 800e81c:	10a4      	asrs	r4, r4, #2
 800e81e:	42a6      	cmp	r6, r4
 800e820:	d105      	bne.n	800e82e <__libc_init_array+0x2e>
 800e822:	bd70      	pop	{r4, r5, r6, pc}
 800e824:	f855 3b04 	ldr.w	r3, [r5], #4
 800e828:	4798      	blx	r3
 800e82a:	3601      	adds	r6, #1
 800e82c:	e7ee      	b.n	800e80c <__libc_init_array+0xc>
 800e82e:	f855 3b04 	ldr.w	r3, [r5], #4
 800e832:	4798      	blx	r3
 800e834:	3601      	adds	r6, #1
 800e836:	e7f2      	b.n	800e81e <__libc_init_array+0x1e>
 800e838:	080121cc 	.word	0x080121cc
 800e83c:	080121cc 	.word	0x080121cc
 800e840:	080121cc 	.word	0x080121cc
 800e844:	080121d0 	.word	0x080121d0

0800e848 <memcpy>:
 800e848:	440a      	add	r2, r1
 800e84a:	4291      	cmp	r1, r2
 800e84c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800e850:	d100      	bne.n	800e854 <memcpy+0xc>
 800e852:	4770      	bx	lr
 800e854:	b510      	push	{r4, lr}
 800e856:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e85a:	4291      	cmp	r1, r2
 800e85c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e860:	d1f9      	bne.n	800e856 <memcpy+0xe>
 800e862:	bd10      	pop	{r4, pc}

0800e864 <memset>:
 800e864:	4603      	mov	r3, r0
 800e866:	4402      	add	r2, r0
 800e868:	4293      	cmp	r3, r2
 800e86a:	d100      	bne.n	800e86e <memset+0xa>
 800e86c:	4770      	bx	lr
 800e86e:	f803 1b01 	strb.w	r1, [r3], #1
 800e872:	e7f9      	b.n	800e868 <memset+0x4>

0800e874 <__cvt>:
 800e874:	2b00      	cmp	r3, #0
 800e876:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e87a:	461f      	mov	r7, r3
 800e87c:	bfbb      	ittet	lt
 800e87e:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800e882:	461f      	movlt	r7, r3
 800e884:	2300      	movge	r3, #0
 800e886:	232d      	movlt	r3, #45	; 0x2d
 800e888:	b088      	sub	sp, #32
 800e88a:	4614      	mov	r4, r2
 800e88c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800e88e:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800e890:	7013      	strb	r3, [r2, #0]
 800e892:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800e894:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 800e898:	f023 0820 	bic.w	r8, r3, #32
 800e89c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800e8a0:	d005      	beq.n	800e8ae <__cvt+0x3a>
 800e8a2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800e8a6:	d100      	bne.n	800e8aa <__cvt+0x36>
 800e8a8:	3501      	adds	r5, #1
 800e8aa:	2302      	movs	r3, #2
 800e8ac:	e000      	b.n	800e8b0 <__cvt+0x3c>
 800e8ae:	2303      	movs	r3, #3
 800e8b0:	aa07      	add	r2, sp, #28
 800e8b2:	9204      	str	r2, [sp, #16]
 800e8b4:	aa06      	add	r2, sp, #24
 800e8b6:	e9cd a202 	strd	sl, r2, [sp, #8]
 800e8ba:	e9cd 3500 	strd	r3, r5, [sp]
 800e8be:	4622      	mov	r2, r4
 800e8c0:	463b      	mov	r3, r7
 800e8c2:	f000 fcf9 	bl	800f2b8 <_dtoa_r>
 800e8c6:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800e8ca:	4606      	mov	r6, r0
 800e8cc:	d102      	bne.n	800e8d4 <__cvt+0x60>
 800e8ce:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800e8d0:	07db      	lsls	r3, r3, #31
 800e8d2:	d522      	bpl.n	800e91a <__cvt+0xa6>
 800e8d4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800e8d8:	eb06 0905 	add.w	r9, r6, r5
 800e8dc:	d110      	bne.n	800e900 <__cvt+0x8c>
 800e8de:	7833      	ldrb	r3, [r6, #0]
 800e8e0:	2b30      	cmp	r3, #48	; 0x30
 800e8e2:	d10a      	bne.n	800e8fa <__cvt+0x86>
 800e8e4:	2200      	movs	r2, #0
 800e8e6:	2300      	movs	r3, #0
 800e8e8:	4620      	mov	r0, r4
 800e8ea:	4639      	mov	r1, r7
 800e8ec:	f7f2 f8c8 	bl	8000a80 <__aeabi_dcmpeq>
 800e8f0:	b918      	cbnz	r0, 800e8fa <__cvt+0x86>
 800e8f2:	f1c5 0501 	rsb	r5, r5, #1
 800e8f6:	f8ca 5000 	str.w	r5, [sl]
 800e8fa:	f8da 3000 	ldr.w	r3, [sl]
 800e8fe:	4499      	add	r9, r3
 800e900:	2200      	movs	r2, #0
 800e902:	2300      	movs	r3, #0
 800e904:	4620      	mov	r0, r4
 800e906:	4639      	mov	r1, r7
 800e908:	f7f2 f8ba 	bl	8000a80 <__aeabi_dcmpeq>
 800e90c:	b108      	cbz	r0, 800e912 <__cvt+0x9e>
 800e90e:	f8cd 901c 	str.w	r9, [sp, #28]
 800e912:	2230      	movs	r2, #48	; 0x30
 800e914:	9b07      	ldr	r3, [sp, #28]
 800e916:	454b      	cmp	r3, r9
 800e918:	d307      	bcc.n	800e92a <__cvt+0xb6>
 800e91a:	4630      	mov	r0, r6
 800e91c:	9b07      	ldr	r3, [sp, #28]
 800e91e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800e920:	1b9b      	subs	r3, r3, r6
 800e922:	6013      	str	r3, [r2, #0]
 800e924:	b008      	add	sp, #32
 800e926:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e92a:	1c59      	adds	r1, r3, #1
 800e92c:	9107      	str	r1, [sp, #28]
 800e92e:	701a      	strb	r2, [r3, #0]
 800e930:	e7f0      	b.n	800e914 <__cvt+0xa0>

0800e932 <__exponent>:
 800e932:	4603      	mov	r3, r0
 800e934:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e936:	2900      	cmp	r1, #0
 800e938:	f803 2b02 	strb.w	r2, [r3], #2
 800e93c:	bfb6      	itet	lt
 800e93e:	222d      	movlt	r2, #45	; 0x2d
 800e940:	222b      	movge	r2, #43	; 0x2b
 800e942:	4249      	neglt	r1, r1
 800e944:	2909      	cmp	r1, #9
 800e946:	7042      	strb	r2, [r0, #1]
 800e948:	dd2b      	ble.n	800e9a2 <__exponent+0x70>
 800e94a:	f10d 0407 	add.w	r4, sp, #7
 800e94e:	46a4      	mov	ip, r4
 800e950:	270a      	movs	r7, #10
 800e952:	fb91 f6f7 	sdiv	r6, r1, r7
 800e956:	460a      	mov	r2, r1
 800e958:	46a6      	mov	lr, r4
 800e95a:	fb07 1516 	mls	r5, r7, r6, r1
 800e95e:	2a63      	cmp	r2, #99	; 0x63
 800e960:	f105 0530 	add.w	r5, r5, #48	; 0x30
 800e964:	4631      	mov	r1, r6
 800e966:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 800e96a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800e96e:	dcf0      	bgt.n	800e952 <__exponent+0x20>
 800e970:	3130      	adds	r1, #48	; 0x30
 800e972:	f1ae 0502 	sub.w	r5, lr, #2
 800e976:	f804 1c01 	strb.w	r1, [r4, #-1]
 800e97a:	4629      	mov	r1, r5
 800e97c:	1c44      	adds	r4, r0, #1
 800e97e:	4561      	cmp	r1, ip
 800e980:	d30a      	bcc.n	800e998 <__exponent+0x66>
 800e982:	f10d 0209 	add.w	r2, sp, #9
 800e986:	eba2 020e 	sub.w	r2, r2, lr
 800e98a:	4565      	cmp	r5, ip
 800e98c:	bf88      	it	hi
 800e98e:	2200      	movhi	r2, #0
 800e990:	4413      	add	r3, r2
 800e992:	1a18      	subs	r0, r3, r0
 800e994:	b003      	add	sp, #12
 800e996:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e998:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e99c:	f804 2f01 	strb.w	r2, [r4, #1]!
 800e9a0:	e7ed      	b.n	800e97e <__exponent+0x4c>
 800e9a2:	2330      	movs	r3, #48	; 0x30
 800e9a4:	3130      	adds	r1, #48	; 0x30
 800e9a6:	7083      	strb	r3, [r0, #2]
 800e9a8:	70c1      	strb	r1, [r0, #3]
 800e9aa:	1d03      	adds	r3, r0, #4
 800e9ac:	e7f1      	b.n	800e992 <__exponent+0x60>
	...

0800e9b0 <_printf_float>:
 800e9b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e9b4:	b091      	sub	sp, #68	; 0x44
 800e9b6:	460c      	mov	r4, r1
 800e9b8:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 800e9bc:	4616      	mov	r6, r2
 800e9be:	461f      	mov	r7, r3
 800e9c0:	4605      	mov	r5, r0
 800e9c2:	f001 fa67 	bl	800fe94 <_localeconv_r>
 800e9c6:	6803      	ldr	r3, [r0, #0]
 800e9c8:	4618      	mov	r0, r3
 800e9ca:	9309      	str	r3, [sp, #36]	; 0x24
 800e9cc:	f7f1 fc2c 	bl	8000228 <strlen>
 800e9d0:	2300      	movs	r3, #0
 800e9d2:	930e      	str	r3, [sp, #56]	; 0x38
 800e9d4:	f8d8 3000 	ldr.w	r3, [r8]
 800e9d8:	900a      	str	r0, [sp, #40]	; 0x28
 800e9da:	3307      	adds	r3, #7
 800e9dc:	f023 0307 	bic.w	r3, r3, #7
 800e9e0:	f103 0208 	add.w	r2, r3, #8
 800e9e4:	f894 9018 	ldrb.w	r9, [r4, #24]
 800e9e8:	f8d4 b000 	ldr.w	fp, [r4]
 800e9ec:	f8c8 2000 	str.w	r2, [r8]
 800e9f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e9f4:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800e9f8:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 800e9fc:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 800ea00:	930b      	str	r3, [sp, #44]	; 0x2c
 800ea02:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800ea06:	4640      	mov	r0, r8
 800ea08:	4b9c      	ldr	r3, [pc, #624]	; (800ec7c <_printf_float+0x2cc>)
 800ea0a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ea0c:	f7f2 f86a 	bl	8000ae4 <__aeabi_dcmpun>
 800ea10:	bb70      	cbnz	r0, 800ea70 <_printf_float+0xc0>
 800ea12:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800ea16:	4640      	mov	r0, r8
 800ea18:	4b98      	ldr	r3, [pc, #608]	; (800ec7c <_printf_float+0x2cc>)
 800ea1a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ea1c:	f7f2 f844 	bl	8000aa8 <__aeabi_dcmple>
 800ea20:	bb30      	cbnz	r0, 800ea70 <_printf_float+0xc0>
 800ea22:	2200      	movs	r2, #0
 800ea24:	2300      	movs	r3, #0
 800ea26:	4640      	mov	r0, r8
 800ea28:	4651      	mov	r1, sl
 800ea2a:	f7f2 f833 	bl	8000a94 <__aeabi_dcmplt>
 800ea2e:	b110      	cbz	r0, 800ea36 <_printf_float+0x86>
 800ea30:	232d      	movs	r3, #45	; 0x2d
 800ea32:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ea36:	4b92      	ldr	r3, [pc, #584]	; (800ec80 <_printf_float+0x2d0>)
 800ea38:	4892      	ldr	r0, [pc, #584]	; (800ec84 <_printf_float+0x2d4>)
 800ea3a:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800ea3e:	bf94      	ite	ls
 800ea40:	4698      	movls	r8, r3
 800ea42:	4680      	movhi	r8, r0
 800ea44:	2303      	movs	r3, #3
 800ea46:	f04f 0a00 	mov.w	sl, #0
 800ea4a:	6123      	str	r3, [r4, #16]
 800ea4c:	f02b 0304 	bic.w	r3, fp, #4
 800ea50:	6023      	str	r3, [r4, #0]
 800ea52:	4633      	mov	r3, r6
 800ea54:	4621      	mov	r1, r4
 800ea56:	4628      	mov	r0, r5
 800ea58:	9700      	str	r7, [sp, #0]
 800ea5a:	aa0f      	add	r2, sp, #60	; 0x3c
 800ea5c:	f000 f9d4 	bl	800ee08 <_printf_common>
 800ea60:	3001      	adds	r0, #1
 800ea62:	f040 8090 	bne.w	800eb86 <_printf_float+0x1d6>
 800ea66:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ea6a:	b011      	add	sp, #68	; 0x44
 800ea6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ea70:	4642      	mov	r2, r8
 800ea72:	4653      	mov	r3, sl
 800ea74:	4640      	mov	r0, r8
 800ea76:	4651      	mov	r1, sl
 800ea78:	f7f2 f834 	bl	8000ae4 <__aeabi_dcmpun>
 800ea7c:	b148      	cbz	r0, 800ea92 <_printf_float+0xe2>
 800ea7e:	f1ba 0f00 	cmp.w	sl, #0
 800ea82:	bfb8      	it	lt
 800ea84:	232d      	movlt	r3, #45	; 0x2d
 800ea86:	4880      	ldr	r0, [pc, #512]	; (800ec88 <_printf_float+0x2d8>)
 800ea88:	bfb8      	it	lt
 800ea8a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800ea8e:	4b7f      	ldr	r3, [pc, #508]	; (800ec8c <_printf_float+0x2dc>)
 800ea90:	e7d3      	b.n	800ea3a <_printf_float+0x8a>
 800ea92:	6863      	ldr	r3, [r4, #4]
 800ea94:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800ea98:	1c5a      	adds	r2, r3, #1
 800ea9a:	d142      	bne.n	800eb22 <_printf_float+0x172>
 800ea9c:	2306      	movs	r3, #6
 800ea9e:	6063      	str	r3, [r4, #4]
 800eaa0:	2200      	movs	r2, #0
 800eaa2:	9206      	str	r2, [sp, #24]
 800eaa4:	aa0e      	add	r2, sp, #56	; 0x38
 800eaa6:	e9cd 9204 	strd	r9, r2, [sp, #16]
 800eaaa:	aa0d      	add	r2, sp, #52	; 0x34
 800eaac:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 800eab0:	9203      	str	r2, [sp, #12]
 800eab2:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800eab6:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800eaba:	6023      	str	r3, [r4, #0]
 800eabc:	6863      	ldr	r3, [r4, #4]
 800eabe:	4642      	mov	r2, r8
 800eac0:	9300      	str	r3, [sp, #0]
 800eac2:	4628      	mov	r0, r5
 800eac4:	4653      	mov	r3, sl
 800eac6:	910b      	str	r1, [sp, #44]	; 0x2c
 800eac8:	f7ff fed4 	bl	800e874 <__cvt>
 800eacc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800eace:	4680      	mov	r8, r0
 800ead0:	2947      	cmp	r1, #71	; 0x47
 800ead2:	990d      	ldr	r1, [sp, #52]	; 0x34
 800ead4:	d108      	bne.n	800eae8 <_printf_float+0x138>
 800ead6:	1cc8      	adds	r0, r1, #3
 800ead8:	db02      	blt.n	800eae0 <_printf_float+0x130>
 800eada:	6863      	ldr	r3, [r4, #4]
 800eadc:	4299      	cmp	r1, r3
 800eade:	dd40      	ble.n	800eb62 <_printf_float+0x1b2>
 800eae0:	f1a9 0902 	sub.w	r9, r9, #2
 800eae4:	fa5f f989 	uxtb.w	r9, r9
 800eae8:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800eaec:	d81f      	bhi.n	800eb2e <_printf_float+0x17e>
 800eaee:	464a      	mov	r2, r9
 800eaf0:	3901      	subs	r1, #1
 800eaf2:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800eaf6:	910d      	str	r1, [sp, #52]	; 0x34
 800eaf8:	f7ff ff1b 	bl	800e932 <__exponent>
 800eafc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800eafe:	4682      	mov	sl, r0
 800eb00:	1813      	adds	r3, r2, r0
 800eb02:	2a01      	cmp	r2, #1
 800eb04:	6123      	str	r3, [r4, #16]
 800eb06:	dc02      	bgt.n	800eb0e <_printf_float+0x15e>
 800eb08:	6822      	ldr	r2, [r4, #0]
 800eb0a:	07d2      	lsls	r2, r2, #31
 800eb0c:	d501      	bpl.n	800eb12 <_printf_float+0x162>
 800eb0e:	3301      	adds	r3, #1
 800eb10:	6123      	str	r3, [r4, #16]
 800eb12:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800eb16:	2b00      	cmp	r3, #0
 800eb18:	d09b      	beq.n	800ea52 <_printf_float+0xa2>
 800eb1a:	232d      	movs	r3, #45	; 0x2d
 800eb1c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800eb20:	e797      	b.n	800ea52 <_printf_float+0xa2>
 800eb22:	2947      	cmp	r1, #71	; 0x47
 800eb24:	d1bc      	bne.n	800eaa0 <_printf_float+0xf0>
 800eb26:	2b00      	cmp	r3, #0
 800eb28:	d1ba      	bne.n	800eaa0 <_printf_float+0xf0>
 800eb2a:	2301      	movs	r3, #1
 800eb2c:	e7b7      	b.n	800ea9e <_printf_float+0xee>
 800eb2e:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800eb32:	d118      	bne.n	800eb66 <_printf_float+0x1b6>
 800eb34:	2900      	cmp	r1, #0
 800eb36:	6863      	ldr	r3, [r4, #4]
 800eb38:	dd0b      	ble.n	800eb52 <_printf_float+0x1a2>
 800eb3a:	6121      	str	r1, [r4, #16]
 800eb3c:	b913      	cbnz	r3, 800eb44 <_printf_float+0x194>
 800eb3e:	6822      	ldr	r2, [r4, #0]
 800eb40:	07d0      	lsls	r0, r2, #31
 800eb42:	d502      	bpl.n	800eb4a <_printf_float+0x19a>
 800eb44:	3301      	adds	r3, #1
 800eb46:	440b      	add	r3, r1
 800eb48:	6123      	str	r3, [r4, #16]
 800eb4a:	f04f 0a00 	mov.w	sl, #0
 800eb4e:	65a1      	str	r1, [r4, #88]	; 0x58
 800eb50:	e7df      	b.n	800eb12 <_printf_float+0x162>
 800eb52:	b913      	cbnz	r3, 800eb5a <_printf_float+0x1aa>
 800eb54:	6822      	ldr	r2, [r4, #0]
 800eb56:	07d2      	lsls	r2, r2, #31
 800eb58:	d501      	bpl.n	800eb5e <_printf_float+0x1ae>
 800eb5a:	3302      	adds	r3, #2
 800eb5c:	e7f4      	b.n	800eb48 <_printf_float+0x198>
 800eb5e:	2301      	movs	r3, #1
 800eb60:	e7f2      	b.n	800eb48 <_printf_float+0x198>
 800eb62:	f04f 0967 	mov.w	r9, #103	; 0x67
 800eb66:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800eb68:	4299      	cmp	r1, r3
 800eb6a:	db05      	blt.n	800eb78 <_printf_float+0x1c8>
 800eb6c:	6823      	ldr	r3, [r4, #0]
 800eb6e:	6121      	str	r1, [r4, #16]
 800eb70:	07d8      	lsls	r0, r3, #31
 800eb72:	d5ea      	bpl.n	800eb4a <_printf_float+0x19a>
 800eb74:	1c4b      	adds	r3, r1, #1
 800eb76:	e7e7      	b.n	800eb48 <_printf_float+0x198>
 800eb78:	2900      	cmp	r1, #0
 800eb7a:	bfcc      	ite	gt
 800eb7c:	2201      	movgt	r2, #1
 800eb7e:	f1c1 0202 	rsble	r2, r1, #2
 800eb82:	4413      	add	r3, r2
 800eb84:	e7e0      	b.n	800eb48 <_printf_float+0x198>
 800eb86:	6823      	ldr	r3, [r4, #0]
 800eb88:	055a      	lsls	r2, r3, #21
 800eb8a:	d407      	bmi.n	800eb9c <_printf_float+0x1ec>
 800eb8c:	6923      	ldr	r3, [r4, #16]
 800eb8e:	4642      	mov	r2, r8
 800eb90:	4631      	mov	r1, r6
 800eb92:	4628      	mov	r0, r5
 800eb94:	47b8      	blx	r7
 800eb96:	3001      	adds	r0, #1
 800eb98:	d12b      	bne.n	800ebf2 <_printf_float+0x242>
 800eb9a:	e764      	b.n	800ea66 <_printf_float+0xb6>
 800eb9c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800eba0:	f240 80dd 	bls.w	800ed5e <_printf_float+0x3ae>
 800eba4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800eba8:	2200      	movs	r2, #0
 800ebaa:	2300      	movs	r3, #0
 800ebac:	f7f1 ff68 	bl	8000a80 <__aeabi_dcmpeq>
 800ebb0:	2800      	cmp	r0, #0
 800ebb2:	d033      	beq.n	800ec1c <_printf_float+0x26c>
 800ebb4:	2301      	movs	r3, #1
 800ebb6:	4631      	mov	r1, r6
 800ebb8:	4628      	mov	r0, r5
 800ebba:	4a35      	ldr	r2, [pc, #212]	; (800ec90 <_printf_float+0x2e0>)
 800ebbc:	47b8      	blx	r7
 800ebbe:	3001      	adds	r0, #1
 800ebc0:	f43f af51 	beq.w	800ea66 <_printf_float+0xb6>
 800ebc4:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800ebc8:	429a      	cmp	r2, r3
 800ebca:	db02      	blt.n	800ebd2 <_printf_float+0x222>
 800ebcc:	6823      	ldr	r3, [r4, #0]
 800ebce:	07d8      	lsls	r0, r3, #31
 800ebd0:	d50f      	bpl.n	800ebf2 <_printf_float+0x242>
 800ebd2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ebd6:	4631      	mov	r1, r6
 800ebd8:	4628      	mov	r0, r5
 800ebda:	47b8      	blx	r7
 800ebdc:	3001      	adds	r0, #1
 800ebde:	f43f af42 	beq.w	800ea66 <_printf_float+0xb6>
 800ebe2:	f04f 0800 	mov.w	r8, #0
 800ebe6:	f104 091a 	add.w	r9, r4, #26
 800ebea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ebec:	3b01      	subs	r3, #1
 800ebee:	4543      	cmp	r3, r8
 800ebf0:	dc09      	bgt.n	800ec06 <_printf_float+0x256>
 800ebf2:	6823      	ldr	r3, [r4, #0]
 800ebf4:	079b      	lsls	r3, r3, #30
 800ebf6:	f100 8102 	bmi.w	800edfe <_printf_float+0x44e>
 800ebfa:	68e0      	ldr	r0, [r4, #12]
 800ebfc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ebfe:	4298      	cmp	r0, r3
 800ec00:	bfb8      	it	lt
 800ec02:	4618      	movlt	r0, r3
 800ec04:	e731      	b.n	800ea6a <_printf_float+0xba>
 800ec06:	2301      	movs	r3, #1
 800ec08:	464a      	mov	r2, r9
 800ec0a:	4631      	mov	r1, r6
 800ec0c:	4628      	mov	r0, r5
 800ec0e:	47b8      	blx	r7
 800ec10:	3001      	adds	r0, #1
 800ec12:	f43f af28 	beq.w	800ea66 <_printf_float+0xb6>
 800ec16:	f108 0801 	add.w	r8, r8, #1
 800ec1a:	e7e6      	b.n	800ebea <_printf_float+0x23a>
 800ec1c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ec1e:	2b00      	cmp	r3, #0
 800ec20:	dc38      	bgt.n	800ec94 <_printf_float+0x2e4>
 800ec22:	2301      	movs	r3, #1
 800ec24:	4631      	mov	r1, r6
 800ec26:	4628      	mov	r0, r5
 800ec28:	4a19      	ldr	r2, [pc, #100]	; (800ec90 <_printf_float+0x2e0>)
 800ec2a:	47b8      	blx	r7
 800ec2c:	3001      	adds	r0, #1
 800ec2e:	f43f af1a 	beq.w	800ea66 <_printf_float+0xb6>
 800ec32:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800ec36:	4313      	orrs	r3, r2
 800ec38:	d102      	bne.n	800ec40 <_printf_float+0x290>
 800ec3a:	6823      	ldr	r3, [r4, #0]
 800ec3c:	07d9      	lsls	r1, r3, #31
 800ec3e:	d5d8      	bpl.n	800ebf2 <_printf_float+0x242>
 800ec40:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ec44:	4631      	mov	r1, r6
 800ec46:	4628      	mov	r0, r5
 800ec48:	47b8      	blx	r7
 800ec4a:	3001      	adds	r0, #1
 800ec4c:	f43f af0b 	beq.w	800ea66 <_printf_float+0xb6>
 800ec50:	f04f 0900 	mov.w	r9, #0
 800ec54:	f104 0a1a 	add.w	sl, r4, #26
 800ec58:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ec5a:	425b      	negs	r3, r3
 800ec5c:	454b      	cmp	r3, r9
 800ec5e:	dc01      	bgt.n	800ec64 <_printf_float+0x2b4>
 800ec60:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ec62:	e794      	b.n	800eb8e <_printf_float+0x1de>
 800ec64:	2301      	movs	r3, #1
 800ec66:	4652      	mov	r2, sl
 800ec68:	4631      	mov	r1, r6
 800ec6a:	4628      	mov	r0, r5
 800ec6c:	47b8      	blx	r7
 800ec6e:	3001      	adds	r0, #1
 800ec70:	f43f aef9 	beq.w	800ea66 <_printf_float+0xb6>
 800ec74:	f109 0901 	add.w	r9, r9, #1
 800ec78:	e7ee      	b.n	800ec58 <_printf_float+0x2a8>
 800ec7a:	bf00      	nop
 800ec7c:	7fefffff 	.word	0x7fefffff
 800ec80:	08011df8 	.word	0x08011df8
 800ec84:	08011dfc 	.word	0x08011dfc
 800ec88:	08011e04 	.word	0x08011e04
 800ec8c:	08011e00 	.word	0x08011e00
 800ec90:	08011e08 	.word	0x08011e08
 800ec94:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ec96:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800ec98:	429a      	cmp	r2, r3
 800ec9a:	bfa8      	it	ge
 800ec9c:	461a      	movge	r2, r3
 800ec9e:	2a00      	cmp	r2, #0
 800eca0:	4691      	mov	r9, r2
 800eca2:	dc37      	bgt.n	800ed14 <_printf_float+0x364>
 800eca4:	f04f 0b00 	mov.w	fp, #0
 800eca8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ecac:	f104 021a 	add.w	r2, r4, #26
 800ecb0:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800ecb4:	ebaa 0309 	sub.w	r3, sl, r9
 800ecb8:	455b      	cmp	r3, fp
 800ecba:	dc33      	bgt.n	800ed24 <_printf_float+0x374>
 800ecbc:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800ecc0:	429a      	cmp	r2, r3
 800ecc2:	db3b      	blt.n	800ed3c <_printf_float+0x38c>
 800ecc4:	6823      	ldr	r3, [r4, #0]
 800ecc6:	07da      	lsls	r2, r3, #31
 800ecc8:	d438      	bmi.n	800ed3c <_printf_float+0x38c>
 800ecca:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800eccc:	990d      	ldr	r1, [sp, #52]	; 0x34
 800ecce:	eba3 020a 	sub.w	r2, r3, sl
 800ecd2:	eba3 0901 	sub.w	r9, r3, r1
 800ecd6:	4591      	cmp	r9, r2
 800ecd8:	bfa8      	it	ge
 800ecda:	4691      	movge	r9, r2
 800ecdc:	f1b9 0f00 	cmp.w	r9, #0
 800ece0:	dc34      	bgt.n	800ed4c <_printf_float+0x39c>
 800ece2:	f04f 0800 	mov.w	r8, #0
 800ece6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ecea:	f104 0a1a 	add.w	sl, r4, #26
 800ecee:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800ecf2:	1a9b      	subs	r3, r3, r2
 800ecf4:	eba3 0309 	sub.w	r3, r3, r9
 800ecf8:	4543      	cmp	r3, r8
 800ecfa:	f77f af7a 	ble.w	800ebf2 <_printf_float+0x242>
 800ecfe:	2301      	movs	r3, #1
 800ed00:	4652      	mov	r2, sl
 800ed02:	4631      	mov	r1, r6
 800ed04:	4628      	mov	r0, r5
 800ed06:	47b8      	blx	r7
 800ed08:	3001      	adds	r0, #1
 800ed0a:	f43f aeac 	beq.w	800ea66 <_printf_float+0xb6>
 800ed0e:	f108 0801 	add.w	r8, r8, #1
 800ed12:	e7ec      	b.n	800ecee <_printf_float+0x33e>
 800ed14:	4613      	mov	r3, r2
 800ed16:	4631      	mov	r1, r6
 800ed18:	4642      	mov	r2, r8
 800ed1a:	4628      	mov	r0, r5
 800ed1c:	47b8      	blx	r7
 800ed1e:	3001      	adds	r0, #1
 800ed20:	d1c0      	bne.n	800eca4 <_printf_float+0x2f4>
 800ed22:	e6a0      	b.n	800ea66 <_printf_float+0xb6>
 800ed24:	2301      	movs	r3, #1
 800ed26:	4631      	mov	r1, r6
 800ed28:	4628      	mov	r0, r5
 800ed2a:	920b      	str	r2, [sp, #44]	; 0x2c
 800ed2c:	47b8      	blx	r7
 800ed2e:	3001      	adds	r0, #1
 800ed30:	f43f ae99 	beq.w	800ea66 <_printf_float+0xb6>
 800ed34:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800ed36:	f10b 0b01 	add.w	fp, fp, #1
 800ed3a:	e7b9      	b.n	800ecb0 <_printf_float+0x300>
 800ed3c:	4631      	mov	r1, r6
 800ed3e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ed42:	4628      	mov	r0, r5
 800ed44:	47b8      	blx	r7
 800ed46:	3001      	adds	r0, #1
 800ed48:	d1bf      	bne.n	800ecca <_printf_float+0x31a>
 800ed4a:	e68c      	b.n	800ea66 <_printf_float+0xb6>
 800ed4c:	464b      	mov	r3, r9
 800ed4e:	4631      	mov	r1, r6
 800ed50:	4628      	mov	r0, r5
 800ed52:	eb08 020a 	add.w	r2, r8, sl
 800ed56:	47b8      	blx	r7
 800ed58:	3001      	adds	r0, #1
 800ed5a:	d1c2      	bne.n	800ece2 <_printf_float+0x332>
 800ed5c:	e683      	b.n	800ea66 <_printf_float+0xb6>
 800ed5e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ed60:	2a01      	cmp	r2, #1
 800ed62:	dc01      	bgt.n	800ed68 <_printf_float+0x3b8>
 800ed64:	07db      	lsls	r3, r3, #31
 800ed66:	d537      	bpl.n	800edd8 <_printf_float+0x428>
 800ed68:	2301      	movs	r3, #1
 800ed6a:	4642      	mov	r2, r8
 800ed6c:	4631      	mov	r1, r6
 800ed6e:	4628      	mov	r0, r5
 800ed70:	47b8      	blx	r7
 800ed72:	3001      	adds	r0, #1
 800ed74:	f43f ae77 	beq.w	800ea66 <_printf_float+0xb6>
 800ed78:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ed7c:	4631      	mov	r1, r6
 800ed7e:	4628      	mov	r0, r5
 800ed80:	47b8      	blx	r7
 800ed82:	3001      	adds	r0, #1
 800ed84:	f43f ae6f 	beq.w	800ea66 <_printf_float+0xb6>
 800ed88:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800ed8c:	2200      	movs	r2, #0
 800ed8e:	2300      	movs	r3, #0
 800ed90:	f7f1 fe76 	bl	8000a80 <__aeabi_dcmpeq>
 800ed94:	b9d8      	cbnz	r0, 800edce <_printf_float+0x41e>
 800ed96:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ed98:	f108 0201 	add.w	r2, r8, #1
 800ed9c:	3b01      	subs	r3, #1
 800ed9e:	4631      	mov	r1, r6
 800eda0:	4628      	mov	r0, r5
 800eda2:	47b8      	blx	r7
 800eda4:	3001      	adds	r0, #1
 800eda6:	d10e      	bne.n	800edc6 <_printf_float+0x416>
 800eda8:	e65d      	b.n	800ea66 <_printf_float+0xb6>
 800edaa:	2301      	movs	r3, #1
 800edac:	464a      	mov	r2, r9
 800edae:	4631      	mov	r1, r6
 800edb0:	4628      	mov	r0, r5
 800edb2:	47b8      	blx	r7
 800edb4:	3001      	adds	r0, #1
 800edb6:	f43f ae56 	beq.w	800ea66 <_printf_float+0xb6>
 800edba:	f108 0801 	add.w	r8, r8, #1
 800edbe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800edc0:	3b01      	subs	r3, #1
 800edc2:	4543      	cmp	r3, r8
 800edc4:	dcf1      	bgt.n	800edaa <_printf_float+0x3fa>
 800edc6:	4653      	mov	r3, sl
 800edc8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800edcc:	e6e0      	b.n	800eb90 <_printf_float+0x1e0>
 800edce:	f04f 0800 	mov.w	r8, #0
 800edd2:	f104 091a 	add.w	r9, r4, #26
 800edd6:	e7f2      	b.n	800edbe <_printf_float+0x40e>
 800edd8:	2301      	movs	r3, #1
 800edda:	4642      	mov	r2, r8
 800eddc:	e7df      	b.n	800ed9e <_printf_float+0x3ee>
 800edde:	2301      	movs	r3, #1
 800ede0:	464a      	mov	r2, r9
 800ede2:	4631      	mov	r1, r6
 800ede4:	4628      	mov	r0, r5
 800ede6:	47b8      	blx	r7
 800ede8:	3001      	adds	r0, #1
 800edea:	f43f ae3c 	beq.w	800ea66 <_printf_float+0xb6>
 800edee:	f108 0801 	add.w	r8, r8, #1
 800edf2:	68e3      	ldr	r3, [r4, #12]
 800edf4:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800edf6:	1a5b      	subs	r3, r3, r1
 800edf8:	4543      	cmp	r3, r8
 800edfa:	dcf0      	bgt.n	800edde <_printf_float+0x42e>
 800edfc:	e6fd      	b.n	800ebfa <_printf_float+0x24a>
 800edfe:	f04f 0800 	mov.w	r8, #0
 800ee02:	f104 0919 	add.w	r9, r4, #25
 800ee06:	e7f4      	b.n	800edf2 <_printf_float+0x442>

0800ee08 <_printf_common>:
 800ee08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ee0c:	4616      	mov	r6, r2
 800ee0e:	4699      	mov	r9, r3
 800ee10:	688a      	ldr	r2, [r1, #8]
 800ee12:	690b      	ldr	r3, [r1, #16]
 800ee14:	4607      	mov	r7, r0
 800ee16:	4293      	cmp	r3, r2
 800ee18:	bfb8      	it	lt
 800ee1a:	4613      	movlt	r3, r2
 800ee1c:	6033      	str	r3, [r6, #0]
 800ee1e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800ee22:	460c      	mov	r4, r1
 800ee24:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800ee28:	b10a      	cbz	r2, 800ee2e <_printf_common+0x26>
 800ee2a:	3301      	adds	r3, #1
 800ee2c:	6033      	str	r3, [r6, #0]
 800ee2e:	6823      	ldr	r3, [r4, #0]
 800ee30:	0699      	lsls	r1, r3, #26
 800ee32:	bf42      	ittt	mi
 800ee34:	6833      	ldrmi	r3, [r6, #0]
 800ee36:	3302      	addmi	r3, #2
 800ee38:	6033      	strmi	r3, [r6, #0]
 800ee3a:	6825      	ldr	r5, [r4, #0]
 800ee3c:	f015 0506 	ands.w	r5, r5, #6
 800ee40:	d106      	bne.n	800ee50 <_printf_common+0x48>
 800ee42:	f104 0a19 	add.w	sl, r4, #25
 800ee46:	68e3      	ldr	r3, [r4, #12]
 800ee48:	6832      	ldr	r2, [r6, #0]
 800ee4a:	1a9b      	subs	r3, r3, r2
 800ee4c:	42ab      	cmp	r3, r5
 800ee4e:	dc28      	bgt.n	800eea2 <_printf_common+0x9a>
 800ee50:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800ee54:	1e13      	subs	r3, r2, #0
 800ee56:	6822      	ldr	r2, [r4, #0]
 800ee58:	bf18      	it	ne
 800ee5a:	2301      	movne	r3, #1
 800ee5c:	0692      	lsls	r2, r2, #26
 800ee5e:	d42d      	bmi.n	800eebc <_printf_common+0xb4>
 800ee60:	4649      	mov	r1, r9
 800ee62:	4638      	mov	r0, r7
 800ee64:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800ee68:	47c0      	blx	r8
 800ee6a:	3001      	adds	r0, #1
 800ee6c:	d020      	beq.n	800eeb0 <_printf_common+0xa8>
 800ee6e:	6823      	ldr	r3, [r4, #0]
 800ee70:	68e5      	ldr	r5, [r4, #12]
 800ee72:	f003 0306 	and.w	r3, r3, #6
 800ee76:	2b04      	cmp	r3, #4
 800ee78:	bf18      	it	ne
 800ee7a:	2500      	movne	r5, #0
 800ee7c:	6832      	ldr	r2, [r6, #0]
 800ee7e:	f04f 0600 	mov.w	r6, #0
 800ee82:	68a3      	ldr	r3, [r4, #8]
 800ee84:	bf08      	it	eq
 800ee86:	1aad      	subeq	r5, r5, r2
 800ee88:	6922      	ldr	r2, [r4, #16]
 800ee8a:	bf08      	it	eq
 800ee8c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ee90:	4293      	cmp	r3, r2
 800ee92:	bfc4      	itt	gt
 800ee94:	1a9b      	subgt	r3, r3, r2
 800ee96:	18ed      	addgt	r5, r5, r3
 800ee98:	341a      	adds	r4, #26
 800ee9a:	42b5      	cmp	r5, r6
 800ee9c:	d11a      	bne.n	800eed4 <_printf_common+0xcc>
 800ee9e:	2000      	movs	r0, #0
 800eea0:	e008      	b.n	800eeb4 <_printf_common+0xac>
 800eea2:	2301      	movs	r3, #1
 800eea4:	4652      	mov	r2, sl
 800eea6:	4649      	mov	r1, r9
 800eea8:	4638      	mov	r0, r7
 800eeaa:	47c0      	blx	r8
 800eeac:	3001      	adds	r0, #1
 800eeae:	d103      	bne.n	800eeb8 <_printf_common+0xb0>
 800eeb0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800eeb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800eeb8:	3501      	adds	r5, #1
 800eeba:	e7c4      	b.n	800ee46 <_printf_common+0x3e>
 800eebc:	2030      	movs	r0, #48	; 0x30
 800eebe:	18e1      	adds	r1, r4, r3
 800eec0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800eec4:	1c5a      	adds	r2, r3, #1
 800eec6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800eeca:	4422      	add	r2, r4
 800eecc:	3302      	adds	r3, #2
 800eece:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800eed2:	e7c5      	b.n	800ee60 <_printf_common+0x58>
 800eed4:	2301      	movs	r3, #1
 800eed6:	4622      	mov	r2, r4
 800eed8:	4649      	mov	r1, r9
 800eeda:	4638      	mov	r0, r7
 800eedc:	47c0      	blx	r8
 800eede:	3001      	adds	r0, #1
 800eee0:	d0e6      	beq.n	800eeb0 <_printf_common+0xa8>
 800eee2:	3601      	adds	r6, #1
 800eee4:	e7d9      	b.n	800ee9a <_printf_common+0x92>
	...

0800eee8 <_printf_i>:
 800eee8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800eeec:	7e0f      	ldrb	r7, [r1, #24]
 800eeee:	4691      	mov	r9, r2
 800eef0:	2f78      	cmp	r7, #120	; 0x78
 800eef2:	4680      	mov	r8, r0
 800eef4:	460c      	mov	r4, r1
 800eef6:	469a      	mov	sl, r3
 800eef8:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800eefa:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800eefe:	d807      	bhi.n	800ef10 <_printf_i+0x28>
 800ef00:	2f62      	cmp	r7, #98	; 0x62
 800ef02:	d80a      	bhi.n	800ef1a <_printf_i+0x32>
 800ef04:	2f00      	cmp	r7, #0
 800ef06:	f000 80d9 	beq.w	800f0bc <_printf_i+0x1d4>
 800ef0a:	2f58      	cmp	r7, #88	; 0x58
 800ef0c:	f000 80a4 	beq.w	800f058 <_printf_i+0x170>
 800ef10:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ef14:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800ef18:	e03a      	b.n	800ef90 <_printf_i+0xa8>
 800ef1a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800ef1e:	2b15      	cmp	r3, #21
 800ef20:	d8f6      	bhi.n	800ef10 <_printf_i+0x28>
 800ef22:	a101      	add	r1, pc, #4	; (adr r1, 800ef28 <_printf_i+0x40>)
 800ef24:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ef28:	0800ef81 	.word	0x0800ef81
 800ef2c:	0800ef95 	.word	0x0800ef95
 800ef30:	0800ef11 	.word	0x0800ef11
 800ef34:	0800ef11 	.word	0x0800ef11
 800ef38:	0800ef11 	.word	0x0800ef11
 800ef3c:	0800ef11 	.word	0x0800ef11
 800ef40:	0800ef95 	.word	0x0800ef95
 800ef44:	0800ef11 	.word	0x0800ef11
 800ef48:	0800ef11 	.word	0x0800ef11
 800ef4c:	0800ef11 	.word	0x0800ef11
 800ef50:	0800ef11 	.word	0x0800ef11
 800ef54:	0800f0a3 	.word	0x0800f0a3
 800ef58:	0800efc5 	.word	0x0800efc5
 800ef5c:	0800f085 	.word	0x0800f085
 800ef60:	0800ef11 	.word	0x0800ef11
 800ef64:	0800ef11 	.word	0x0800ef11
 800ef68:	0800f0c5 	.word	0x0800f0c5
 800ef6c:	0800ef11 	.word	0x0800ef11
 800ef70:	0800efc5 	.word	0x0800efc5
 800ef74:	0800ef11 	.word	0x0800ef11
 800ef78:	0800ef11 	.word	0x0800ef11
 800ef7c:	0800f08d 	.word	0x0800f08d
 800ef80:	682b      	ldr	r3, [r5, #0]
 800ef82:	1d1a      	adds	r2, r3, #4
 800ef84:	681b      	ldr	r3, [r3, #0]
 800ef86:	602a      	str	r2, [r5, #0]
 800ef88:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ef8c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ef90:	2301      	movs	r3, #1
 800ef92:	e0a4      	b.n	800f0de <_printf_i+0x1f6>
 800ef94:	6820      	ldr	r0, [r4, #0]
 800ef96:	6829      	ldr	r1, [r5, #0]
 800ef98:	0606      	lsls	r6, r0, #24
 800ef9a:	f101 0304 	add.w	r3, r1, #4
 800ef9e:	d50a      	bpl.n	800efb6 <_printf_i+0xce>
 800efa0:	680e      	ldr	r6, [r1, #0]
 800efa2:	602b      	str	r3, [r5, #0]
 800efa4:	2e00      	cmp	r6, #0
 800efa6:	da03      	bge.n	800efb0 <_printf_i+0xc8>
 800efa8:	232d      	movs	r3, #45	; 0x2d
 800efaa:	4276      	negs	r6, r6
 800efac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800efb0:	230a      	movs	r3, #10
 800efb2:	485e      	ldr	r0, [pc, #376]	; (800f12c <_printf_i+0x244>)
 800efb4:	e019      	b.n	800efea <_printf_i+0x102>
 800efb6:	680e      	ldr	r6, [r1, #0]
 800efb8:	f010 0f40 	tst.w	r0, #64	; 0x40
 800efbc:	602b      	str	r3, [r5, #0]
 800efbe:	bf18      	it	ne
 800efc0:	b236      	sxthne	r6, r6
 800efc2:	e7ef      	b.n	800efa4 <_printf_i+0xbc>
 800efc4:	682b      	ldr	r3, [r5, #0]
 800efc6:	6820      	ldr	r0, [r4, #0]
 800efc8:	1d19      	adds	r1, r3, #4
 800efca:	6029      	str	r1, [r5, #0]
 800efcc:	0601      	lsls	r1, r0, #24
 800efce:	d501      	bpl.n	800efd4 <_printf_i+0xec>
 800efd0:	681e      	ldr	r6, [r3, #0]
 800efd2:	e002      	b.n	800efda <_printf_i+0xf2>
 800efd4:	0646      	lsls	r6, r0, #25
 800efd6:	d5fb      	bpl.n	800efd0 <_printf_i+0xe8>
 800efd8:	881e      	ldrh	r6, [r3, #0]
 800efda:	2f6f      	cmp	r7, #111	; 0x6f
 800efdc:	bf0c      	ite	eq
 800efde:	2308      	moveq	r3, #8
 800efe0:	230a      	movne	r3, #10
 800efe2:	4852      	ldr	r0, [pc, #328]	; (800f12c <_printf_i+0x244>)
 800efe4:	2100      	movs	r1, #0
 800efe6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800efea:	6865      	ldr	r5, [r4, #4]
 800efec:	2d00      	cmp	r5, #0
 800efee:	bfa8      	it	ge
 800eff0:	6821      	ldrge	r1, [r4, #0]
 800eff2:	60a5      	str	r5, [r4, #8]
 800eff4:	bfa4      	itt	ge
 800eff6:	f021 0104 	bicge.w	r1, r1, #4
 800effa:	6021      	strge	r1, [r4, #0]
 800effc:	b90e      	cbnz	r6, 800f002 <_printf_i+0x11a>
 800effe:	2d00      	cmp	r5, #0
 800f000:	d04d      	beq.n	800f09e <_printf_i+0x1b6>
 800f002:	4615      	mov	r5, r2
 800f004:	fbb6 f1f3 	udiv	r1, r6, r3
 800f008:	fb03 6711 	mls	r7, r3, r1, r6
 800f00c:	5dc7      	ldrb	r7, [r0, r7]
 800f00e:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800f012:	4637      	mov	r7, r6
 800f014:	42bb      	cmp	r3, r7
 800f016:	460e      	mov	r6, r1
 800f018:	d9f4      	bls.n	800f004 <_printf_i+0x11c>
 800f01a:	2b08      	cmp	r3, #8
 800f01c:	d10b      	bne.n	800f036 <_printf_i+0x14e>
 800f01e:	6823      	ldr	r3, [r4, #0]
 800f020:	07de      	lsls	r6, r3, #31
 800f022:	d508      	bpl.n	800f036 <_printf_i+0x14e>
 800f024:	6923      	ldr	r3, [r4, #16]
 800f026:	6861      	ldr	r1, [r4, #4]
 800f028:	4299      	cmp	r1, r3
 800f02a:	bfde      	ittt	le
 800f02c:	2330      	movle	r3, #48	; 0x30
 800f02e:	f805 3c01 	strble.w	r3, [r5, #-1]
 800f032:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800f036:	1b52      	subs	r2, r2, r5
 800f038:	6122      	str	r2, [r4, #16]
 800f03a:	464b      	mov	r3, r9
 800f03c:	4621      	mov	r1, r4
 800f03e:	4640      	mov	r0, r8
 800f040:	f8cd a000 	str.w	sl, [sp]
 800f044:	aa03      	add	r2, sp, #12
 800f046:	f7ff fedf 	bl	800ee08 <_printf_common>
 800f04a:	3001      	adds	r0, #1
 800f04c:	d14c      	bne.n	800f0e8 <_printf_i+0x200>
 800f04e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f052:	b004      	add	sp, #16
 800f054:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f058:	4834      	ldr	r0, [pc, #208]	; (800f12c <_printf_i+0x244>)
 800f05a:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800f05e:	6829      	ldr	r1, [r5, #0]
 800f060:	6823      	ldr	r3, [r4, #0]
 800f062:	f851 6b04 	ldr.w	r6, [r1], #4
 800f066:	6029      	str	r1, [r5, #0]
 800f068:	061d      	lsls	r5, r3, #24
 800f06a:	d514      	bpl.n	800f096 <_printf_i+0x1ae>
 800f06c:	07df      	lsls	r7, r3, #31
 800f06e:	bf44      	itt	mi
 800f070:	f043 0320 	orrmi.w	r3, r3, #32
 800f074:	6023      	strmi	r3, [r4, #0]
 800f076:	b91e      	cbnz	r6, 800f080 <_printf_i+0x198>
 800f078:	6823      	ldr	r3, [r4, #0]
 800f07a:	f023 0320 	bic.w	r3, r3, #32
 800f07e:	6023      	str	r3, [r4, #0]
 800f080:	2310      	movs	r3, #16
 800f082:	e7af      	b.n	800efe4 <_printf_i+0xfc>
 800f084:	6823      	ldr	r3, [r4, #0]
 800f086:	f043 0320 	orr.w	r3, r3, #32
 800f08a:	6023      	str	r3, [r4, #0]
 800f08c:	2378      	movs	r3, #120	; 0x78
 800f08e:	4828      	ldr	r0, [pc, #160]	; (800f130 <_printf_i+0x248>)
 800f090:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800f094:	e7e3      	b.n	800f05e <_printf_i+0x176>
 800f096:	0659      	lsls	r1, r3, #25
 800f098:	bf48      	it	mi
 800f09a:	b2b6      	uxthmi	r6, r6
 800f09c:	e7e6      	b.n	800f06c <_printf_i+0x184>
 800f09e:	4615      	mov	r5, r2
 800f0a0:	e7bb      	b.n	800f01a <_printf_i+0x132>
 800f0a2:	682b      	ldr	r3, [r5, #0]
 800f0a4:	6826      	ldr	r6, [r4, #0]
 800f0a6:	1d18      	adds	r0, r3, #4
 800f0a8:	6961      	ldr	r1, [r4, #20]
 800f0aa:	6028      	str	r0, [r5, #0]
 800f0ac:	0635      	lsls	r5, r6, #24
 800f0ae:	681b      	ldr	r3, [r3, #0]
 800f0b0:	d501      	bpl.n	800f0b6 <_printf_i+0x1ce>
 800f0b2:	6019      	str	r1, [r3, #0]
 800f0b4:	e002      	b.n	800f0bc <_printf_i+0x1d4>
 800f0b6:	0670      	lsls	r0, r6, #25
 800f0b8:	d5fb      	bpl.n	800f0b2 <_printf_i+0x1ca>
 800f0ba:	8019      	strh	r1, [r3, #0]
 800f0bc:	2300      	movs	r3, #0
 800f0be:	4615      	mov	r5, r2
 800f0c0:	6123      	str	r3, [r4, #16]
 800f0c2:	e7ba      	b.n	800f03a <_printf_i+0x152>
 800f0c4:	682b      	ldr	r3, [r5, #0]
 800f0c6:	2100      	movs	r1, #0
 800f0c8:	1d1a      	adds	r2, r3, #4
 800f0ca:	602a      	str	r2, [r5, #0]
 800f0cc:	681d      	ldr	r5, [r3, #0]
 800f0ce:	6862      	ldr	r2, [r4, #4]
 800f0d0:	4628      	mov	r0, r5
 800f0d2:	f000 feeb 	bl	800feac <memchr>
 800f0d6:	b108      	cbz	r0, 800f0dc <_printf_i+0x1f4>
 800f0d8:	1b40      	subs	r0, r0, r5
 800f0da:	6060      	str	r0, [r4, #4]
 800f0dc:	6863      	ldr	r3, [r4, #4]
 800f0de:	6123      	str	r3, [r4, #16]
 800f0e0:	2300      	movs	r3, #0
 800f0e2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f0e6:	e7a8      	b.n	800f03a <_printf_i+0x152>
 800f0e8:	462a      	mov	r2, r5
 800f0ea:	4649      	mov	r1, r9
 800f0ec:	4640      	mov	r0, r8
 800f0ee:	6923      	ldr	r3, [r4, #16]
 800f0f0:	47d0      	blx	sl
 800f0f2:	3001      	adds	r0, #1
 800f0f4:	d0ab      	beq.n	800f04e <_printf_i+0x166>
 800f0f6:	6823      	ldr	r3, [r4, #0]
 800f0f8:	079b      	lsls	r3, r3, #30
 800f0fa:	d413      	bmi.n	800f124 <_printf_i+0x23c>
 800f0fc:	68e0      	ldr	r0, [r4, #12]
 800f0fe:	9b03      	ldr	r3, [sp, #12]
 800f100:	4298      	cmp	r0, r3
 800f102:	bfb8      	it	lt
 800f104:	4618      	movlt	r0, r3
 800f106:	e7a4      	b.n	800f052 <_printf_i+0x16a>
 800f108:	2301      	movs	r3, #1
 800f10a:	4632      	mov	r2, r6
 800f10c:	4649      	mov	r1, r9
 800f10e:	4640      	mov	r0, r8
 800f110:	47d0      	blx	sl
 800f112:	3001      	adds	r0, #1
 800f114:	d09b      	beq.n	800f04e <_printf_i+0x166>
 800f116:	3501      	adds	r5, #1
 800f118:	68e3      	ldr	r3, [r4, #12]
 800f11a:	9903      	ldr	r1, [sp, #12]
 800f11c:	1a5b      	subs	r3, r3, r1
 800f11e:	42ab      	cmp	r3, r5
 800f120:	dcf2      	bgt.n	800f108 <_printf_i+0x220>
 800f122:	e7eb      	b.n	800f0fc <_printf_i+0x214>
 800f124:	2500      	movs	r5, #0
 800f126:	f104 0619 	add.w	r6, r4, #25
 800f12a:	e7f5      	b.n	800f118 <_printf_i+0x230>
 800f12c:	08011e0a 	.word	0x08011e0a
 800f130:	08011e1b 	.word	0x08011e1b

0800f134 <siprintf>:
 800f134:	b40e      	push	{r1, r2, r3}
 800f136:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800f13a:	b500      	push	{lr}
 800f13c:	b09c      	sub	sp, #112	; 0x70
 800f13e:	ab1d      	add	r3, sp, #116	; 0x74
 800f140:	9002      	str	r0, [sp, #8]
 800f142:	9006      	str	r0, [sp, #24]
 800f144:	9107      	str	r1, [sp, #28]
 800f146:	9104      	str	r1, [sp, #16]
 800f148:	4808      	ldr	r0, [pc, #32]	; (800f16c <siprintf+0x38>)
 800f14a:	4909      	ldr	r1, [pc, #36]	; (800f170 <siprintf+0x3c>)
 800f14c:	f853 2b04 	ldr.w	r2, [r3], #4
 800f150:	9105      	str	r1, [sp, #20]
 800f152:	6800      	ldr	r0, [r0, #0]
 800f154:	a902      	add	r1, sp, #8
 800f156:	9301      	str	r3, [sp, #4]
 800f158:	f001 fb84 	bl	8010864 <_svfiprintf_r>
 800f15c:	2200      	movs	r2, #0
 800f15e:	9b02      	ldr	r3, [sp, #8]
 800f160:	701a      	strb	r2, [r3, #0]
 800f162:	b01c      	add	sp, #112	; 0x70
 800f164:	f85d eb04 	ldr.w	lr, [sp], #4
 800f168:	b003      	add	sp, #12
 800f16a:	4770      	bx	lr
 800f16c:	20000070 	.word	0x20000070
 800f170:	ffff0208 	.word	0xffff0208

0800f174 <strncpy>:
 800f174:	4603      	mov	r3, r0
 800f176:	b510      	push	{r4, lr}
 800f178:	3901      	subs	r1, #1
 800f17a:	b132      	cbz	r2, 800f18a <strncpy+0x16>
 800f17c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800f180:	3a01      	subs	r2, #1
 800f182:	f803 4b01 	strb.w	r4, [r3], #1
 800f186:	2c00      	cmp	r4, #0
 800f188:	d1f7      	bne.n	800f17a <strncpy+0x6>
 800f18a:	2100      	movs	r1, #0
 800f18c:	441a      	add	r2, r3
 800f18e:	4293      	cmp	r3, r2
 800f190:	d100      	bne.n	800f194 <strncpy+0x20>
 800f192:	bd10      	pop	{r4, pc}
 800f194:	f803 1b01 	strb.w	r1, [r3], #1
 800f198:	e7f9      	b.n	800f18e <strncpy+0x1a>

0800f19a <quorem>:
 800f19a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f19e:	6903      	ldr	r3, [r0, #16]
 800f1a0:	690c      	ldr	r4, [r1, #16]
 800f1a2:	4607      	mov	r7, r0
 800f1a4:	42a3      	cmp	r3, r4
 800f1a6:	f2c0 8082 	blt.w	800f2ae <quorem+0x114>
 800f1aa:	3c01      	subs	r4, #1
 800f1ac:	f100 0514 	add.w	r5, r0, #20
 800f1b0:	f101 0814 	add.w	r8, r1, #20
 800f1b4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f1b8:	9301      	str	r3, [sp, #4]
 800f1ba:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800f1be:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f1c2:	3301      	adds	r3, #1
 800f1c4:	429a      	cmp	r2, r3
 800f1c6:	fbb2 f6f3 	udiv	r6, r2, r3
 800f1ca:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800f1ce:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800f1d2:	d331      	bcc.n	800f238 <quorem+0x9e>
 800f1d4:	f04f 0e00 	mov.w	lr, #0
 800f1d8:	4640      	mov	r0, r8
 800f1da:	46ac      	mov	ip, r5
 800f1dc:	46f2      	mov	sl, lr
 800f1de:	f850 2b04 	ldr.w	r2, [r0], #4
 800f1e2:	b293      	uxth	r3, r2
 800f1e4:	fb06 e303 	mla	r3, r6, r3, lr
 800f1e8:	0c12      	lsrs	r2, r2, #16
 800f1ea:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800f1ee:	b29b      	uxth	r3, r3
 800f1f0:	fb06 e202 	mla	r2, r6, r2, lr
 800f1f4:	ebaa 0303 	sub.w	r3, sl, r3
 800f1f8:	f8dc a000 	ldr.w	sl, [ip]
 800f1fc:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800f200:	fa1f fa8a 	uxth.w	sl, sl
 800f204:	4453      	add	r3, sl
 800f206:	f8dc a000 	ldr.w	sl, [ip]
 800f20a:	b292      	uxth	r2, r2
 800f20c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800f210:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800f214:	b29b      	uxth	r3, r3
 800f216:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f21a:	4581      	cmp	r9, r0
 800f21c:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800f220:	f84c 3b04 	str.w	r3, [ip], #4
 800f224:	d2db      	bcs.n	800f1de <quorem+0x44>
 800f226:	f855 300b 	ldr.w	r3, [r5, fp]
 800f22a:	b92b      	cbnz	r3, 800f238 <quorem+0x9e>
 800f22c:	9b01      	ldr	r3, [sp, #4]
 800f22e:	3b04      	subs	r3, #4
 800f230:	429d      	cmp	r5, r3
 800f232:	461a      	mov	r2, r3
 800f234:	d32f      	bcc.n	800f296 <quorem+0xfc>
 800f236:	613c      	str	r4, [r7, #16]
 800f238:	4638      	mov	r0, r7
 800f23a:	f001 f8c3 	bl	80103c4 <__mcmp>
 800f23e:	2800      	cmp	r0, #0
 800f240:	db25      	blt.n	800f28e <quorem+0xf4>
 800f242:	4628      	mov	r0, r5
 800f244:	f04f 0c00 	mov.w	ip, #0
 800f248:	3601      	adds	r6, #1
 800f24a:	f858 1b04 	ldr.w	r1, [r8], #4
 800f24e:	f8d0 e000 	ldr.w	lr, [r0]
 800f252:	b28b      	uxth	r3, r1
 800f254:	ebac 0303 	sub.w	r3, ip, r3
 800f258:	fa1f f28e 	uxth.w	r2, lr
 800f25c:	4413      	add	r3, r2
 800f25e:	0c0a      	lsrs	r2, r1, #16
 800f260:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800f264:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800f268:	b29b      	uxth	r3, r3
 800f26a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f26e:	45c1      	cmp	r9, r8
 800f270:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800f274:	f840 3b04 	str.w	r3, [r0], #4
 800f278:	d2e7      	bcs.n	800f24a <quorem+0xb0>
 800f27a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f27e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f282:	b922      	cbnz	r2, 800f28e <quorem+0xf4>
 800f284:	3b04      	subs	r3, #4
 800f286:	429d      	cmp	r5, r3
 800f288:	461a      	mov	r2, r3
 800f28a:	d30a      	bcc.n	800f2a2 <quorem+0x108>
 800f28c:	613c      	str	r4, [r7, #16]
 800f28e:	4630      	mov	r0, r6
 800f290:	b003      	add	sp, #12
 800f292:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f296:	6812      	ldr	r2, [r2, #0]
 800f298:	3b04      	subs	r3, #4
 800f29a:	2a00      	cmp	r2, #0
 800f29c:	d1cb      	bne.n	800f236 <quorem+0x9c>
 800f29e:	3c01      	subs	r4, #1
 800f2a0:	e7c6      	b.n	800f230 <quorem+0x96>
 800f2a2:	6812      	ldr	r2, [r2, #0]
 800f2a4:	3b04      	subs	r3, #4
 800f2a6:	2a00      	cmp	r2, #0
 800f2a8:	d1f0      	bne.n	800f28c <quorem+0xf2>
 800f2aa:	3c01      	subs	r4, #1
 800f2ac:	e7eb      	b.n	800f286 <quorem+0xec>
 800f2ae:	2000      	movs	r0, #0
 800f2b0:	e7ee      	b.n	800f290 <quorem+0xf6>
 800f2b2:	0000      	movs	r0, r0
 800f2b4:	0000      	movs	r0, r0
	...

0800f2b8 <_dtoa_r>:
 800f2b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f2bc:	4616      	mov	r6, r2
 800f2be:	461f      	mov	r7, r3
 800f2c0:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800f2c2:	b099      	sub	sp, #100	; 0x64
 800f2c4:	4605      	mov	r5, r0
 800f2c6:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800f2ca:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 800f2ce:	b974      	cbnz	r4, 800f2ee <_dtoa_r+0x36>
 800f2d0:	2010      	movs	r0, #16
 800f2d2:	f000 fde3 	bl	800fe9c <malloc>
 800f2d6:	4602      	mov	r2, r0
 800f2d8:	6268      	str	r0, [r5, #36]	; 0x24
 800f2da:	b920      	cbnz	r0, 800f2e6 <_dtoa_r+0x2e>
 800f2dc:	21ea      	movs	r1, #234	; 0xea
 800f2de:	4ba8      	ldr	r3, [pc, #672]	; (800f580 <_dtoa_r+0x2c8>)
 800f2e0:	48a8      	ldr	r0, [pc, #672]	; (800f584 <_dtoa_r+0x2cc>)
 800f2e2:	f001 fbcf 	bl	8010a84 <__assert_func>
 800f2e6:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800f2ea:	6004      	str	r4, [r0, #0]
 800f2ec:	60c4      	str	r4, [r0, #12]
 800f2ee:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800f2f0:	6819      	ldr	r1, [r3, #0]
 800f2f2:	b151      	cbz	r1, 800f30a <_dtoa_r+0x52>
 800f2f4:	685a      	ldr	r2, [r3, #4]
 800f2f6:	2301      	movs	r3, #1
 800f2f8:	4093      	lsls	r3, r2
 800f2fa:	604a      	str	r2, [r1, #4]
 800f2fc:	608b      	str	r3, [r1, #8]
 800f2fe:	4628      	mov	r0, r5
 800f300:	f000 fe22 	bl	800ff48 <_Bfree>
 800f304:	2200      	movs	r2, #0
 800f306:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800f308:	601a      	str	r2, [r3, #0]
 800f30a:	1e3b      	subs	r3, r7, #0
 800f30c:	bfaf      	iteee	ge
 800f30e:	2300      	movge	r3, #0
 800f310:	2201      	movlt	r2, #1
 800f312:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800f316:	9305      	strlt	r3, [sp, #20]
 800f318:	bfa8      	it	ge
 800f31a:	f8c8 3000 	strge.w	r3, [r8]
 800f31e:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800f322:	4b99      	ldr	r3, [pc, #612]	; (800f588 <_dtoa_r+0x2d0>)
 800f324:	bfb8      	it	lt
 800f326:	f8c8 2000 	strlt.w	r2, [r8]
 800f32a:	ea33 0309 	bics.w	r3, r3, r9
 800f32e:	d119      	bne.n	800f364 <_dtoa_r+0xac>
 800f330:	f242 730f 	movw	r3, #9999	; 0x270f
 800f334:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800f336:	6013      	str	r3, [r2, #0]
 800f338:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800f33c:	4333      	orrs	r3, r6
 800f33e:	f000 857f 	beq.w	800fe40 <_dtoa_r+0xb88>
 800f342:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800f344:	b953      	cbnz	r3, 800f35c <_dtoa_r+0xa4>
 800f346:	4b91      	ldr	r3, [pc, #580]	; (800f58c <_dtoa_r+0x2d4>)
 800f348:	e022      	b.n	800f390 <_dtoa_r+0xd8>
 800f34a:	4b91      	ldr	r3, [pc, #580]	; (800f590 <_dtoa_r+0x2d8>)
 800f34c:	9303      	str	r3, [sp, #12]
 800f34e:	3308      	adds	r3, #8
 800f350:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800f352:	6013      	str	r3, [r2, #0]
 800f354:	9803      	ldr	r0, [sp, #12]
 800f356:	b019      	add	sp, #100	; 0x64
 800f358:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f35c:	4b8b      	ldr	r3, [pc, #556]	; (800f58c <_dtoa_r+0x2d4>)
 800f35e:	9303      	str	r3, [sp, #12]
 800f360:	3303      	adds	r3, #3
 800f362:	e7f5      	b.n	800f350 <_dtoa_r+0x98>
 800f364:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800f368:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 800f36c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800f370:	2200      	movs	r2, #0
 800f372:	2300      	movs	r3, #0
 800f374:	f7f1 fb84 	bl	8000a80 <__aeabi_dcmpeq>
 800f378:	4680      	mov	r8, r0
 800f37a:	b158      	cbz	r0, 800f394 <_dtoa_r+0xdc>
 800f37c:	2301      	movs	r3, #1
 800f37e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800f380:	6013      	str	r3, [r2, #0]
 800f382:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800f384:	2b00      	cmp	r3, #0
 800f386:	f000 8558 	beq.w	800fe3a <_dtoa_r+0xb82>
 800f38a:	4882      	ldr	r0, [pc, #520]	; (800f594 <_dtoa_r+0x2dc>)
 800f38c:	6018      	str	r0, [r3, #0]
 800f38e:	1e43      	subs	r3, r0, #1
 800f390:	9303      	str	r3, [sp, #12]
 800f392:	e7df      	b.n	800f354 <_dtoa_r+0x9c>
 800f394:	ab16      	add	r3, sp, #88	; 0x58
 800f396:	9301      	str	r3, [sp, #4]
 800f398:	ab17      	add	r3, sp, #92	; 0x5c
 800f39a:	9300      	str	r3, [sp, #0]
 800f39c:	4628      	mov	r0, r5
 800f39e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800f3a2:	f001 f8b7 	bl	8010514 <__d2b>
 800f3a6:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800f3aa:	4683      	mov	fp, r0
 800f3ac:	2c00      	cmp	r4, #0
 800f3ae:	d07f      	beq.n	800f4b0 <_dtoa_r+0x1f8>
 800f3b0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800f3b4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f3b6:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800f3ba:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f3be:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800f3c2:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800f3c6:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800f3ca:	2200      	movs	r2, #0
 800f3cc:	4b72      	ldr	r3, [pc, #456]	; (800f598 <_dtoa_r+0x2e0>)
 800f3ce:	f7f0 ff37 	bl	8000240 <__aeabi_dsub>
 800f3d2:	a365      	add	r3, pc, #404	; (adr r3, 800f568 <_dtoa_r+0x2b0>)
 800f3d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f3d8:	f7f1 f8ea 	bl	80005b0 <__aeabi_dmul>
 800f3dc:	a364      	add	r3, pc, #400	; (adr r3, 800f570 <_dtoa_r+0x2b8>)
 800f3de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f3e2:	f7f0 ff2f 	bl	8000244 <__adddf3>
 800f3e6:	4606      	mov	r6, r0
 800f3e8:	4620      	mov	r0, r4
 800f3ea:	460f      	mov	r7, r1
 800f3ec:	f7f1 f876 	bl	80004dc <__aeabi_i2d>
 800f3f0:	a361      	add	r3, pc, #388	; (adr r3, 800f578 <_dtoa_r+0x2c0>)
 800f3f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f3f6:	f7f1 f8db 	bl	80005b0 <__aeabi_dmul>
 800f3fa:	4602      	mov	r2, r0
 800f3fc:	460b      	mov	r3, r1
 800f3fe:	4630      	mov	r0, r6
 800f400:	4639      	mov	r1, r7
 800f402:	f7f0 ff1f 	bl	8000244 <__adddf3>
 800f406:	4606      	mov	r6, r0
 800f408:	460f      	mov	r7, r1
 800f40a:	f7f1 fb81 	bl	8000b10 <__aeabi_d2iz>
 800f40e:	2200      	movs	r2, #0
 800f410:	4682      	mov	sl, r0
 800f412:	2300      	movs	r3, #0
 800f414:	4630      	mov	r0, r6
 800f416:	4639      	mov	r1, r7
 800f418:	f7f1 fb3c 	bl	8000a94 <__aeabi_dcmplt>
 800f41c:	b148      	cbz	r0, 800f432 <_dtoa_r+0x17a>
 800f41e:	4650      	mov	r0, sl
 800f420:	f7f1 f85c 	bl	80004dc <__aeabi_i2d>
 800f424:	4632      	mov	r2, r6
 800f426:	463b      	mov	r3, r7
 800f428:	f7f1 fb2a 	bl	8000a80 <__aeabi_dcmpeq>
 800f42c:	b908      	cbnz	r0, 800f432 <_dtoa_r+0x17a>
 800f42e:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800f432:	f1ba 0f16 	cmp.w	sl, #22
 800f436:	d858      	bhi.n	800f4ea <_dtoa_r+0x232>
 800f438:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800f43c:	4b57      	ldr	r3, [pc, #348]	; (800f59c <_dtoa_r+0x2e4>)
 800f43e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800f442:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f446:	f7f1 fb25 	bl	8000a94 <__aeabi_dcmplt>
 800f44a:	2800      	cmp	r0, #0
 800f44c:	d04f      	beq.n	800f4ee <_dtoa_r+0x236>
 800f44e:	2300      	movs	r3, #0
 800f450:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800f454:	930f      	str	r3, [sp, #60]	; 0x3c
 800f456:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800f458:	1b1c      	subs	r4, r3, r4
 800f45a:	1e63      	subs	r3, r4, #1
 800f45c:	9309      	str	r3, [sp, #36]	; 0x24
 800f45e:	bf49      	itett	mi
 800f460:	f1c4 0301 	rsbmi	r3, r4, #1
 800f464:	2300      	movpl	r3, #0
 800f466:	9306      	strmi	r3, [sp, #24]
 800f468:	2300      	movmi	r3, #0
 800f46a:	bf54      	ite	pl
 800f46c:	9306      	strpl	r3, [sp, #24]
 800f46e:	9309      	strmi	r3, [sp, #36]	; 0x24
 800f470:	f1ba 0f00 	cmp.w	sl, #0
 800f474:	db3d      	blt.n	800f4f2 <_dtoa_r+0x23a>
 800f476:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f478:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800f47c:	4453      	add	r3, sl
 800f47e:	9309      	str	r3, [sp, #36]	; 0x24
 800f480:	2300      	movs	r3, #0
 800f482:	930a      	str	r3, [sp, #40]	; 0x28
 800f484:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800f486:	2b09      	cmp	r3, #9
 800f488:	f200 808c 	bhi.w	800f5a4 <_dtoa_r+0x2ec>
 800f48c:	2b05      	cmp	r3, #5
 800f48e:	bfc4      	itt	gt
 800f490:	3b04      	subgt	r3, #4
 800f492:	9322      	strgt	r3, [sp, #136]	; 0x88
 800f494:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800f496:	bfc8      	it	gt
 800f498:	2400      	movgt	r4, #0
 800f49a:	f1a3 0302 	sub.w	r3, r3, #2
 800f49e:	bfd8      	it	le
 800f4a0:	2401      	movle	r4, #1
 800f4a2:	2b03      	cmp	r3, #3
 800f4a4:	f200 808a 	bhi.w	800f5bc <_dtoa_r+0x304>
 800f4a8:	e8df f003 	tbb	[pc, r3]
 800f4ac:	5b4d4f2d 	.word	0x5b4d4f2d
 800f4b0:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 800f4b4:	441c      	add	r4, r3
 800f4b6:	f204 4332 	addw	r3, r4, #1074	; 0x432
 800f4ba:	2b20      	cmp	r3, #32
 800f4bc:	bfc3      	ittte	gt
 800f4be:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800f4c2:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 800f4c6:	fa09 f303 	lslgt.w	r3, r9, r3
 800f4ca:	f1c3 0320 	rsble	r3, r3, #32
 800f4ce:	bfc6      	itte	gt
 800f4d0:	fa26 f000 	lsrgt.w	r0, r6, r0
 800f4d4:	4318      	orrgt	r0, r3
 800f4d6:	fa06 f003 	lslle.w	r0, r6, r3
 800f4da:	f7f0 ffef 	bl	80004bc <__aeabi_ui2d>
 800f4de:	2301      	movs	r3, #1
 800f4e0:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800f4e4:	3c01      	subs	r4, #1
 800f4e6:	9313      	str	r3, [sp, #76]	; 0x4c
 800f4e8:	e76f      	b.n	800f3ca <_dtoa_r+0x112>
 800f4ea:	2301      	movs	r3, #1
 800f4ec:	e7b2      	b.n	800f454 <_dtoa_r+0x19c>
 800f4ee:	900f      	str	r0, [sp, #60]	; 0x3c
 800f4f0:	e7b1      	b.n	800f456 <_dtoa_r+0x19e>
 800f4f2:	9b06      	ldr	r3, [sp, #24]
 800f4f4:	eba3 030a 	sub.w	r3, r3, sl
 800f4f8:	9306      	str	r3, [sp, #24]
 800f4fa:	f1ca 0300 	rsb	r3, sl, #0
 800f4fe:	930a      	str	r3, [sp, #40]	; 0x28
 800f500:	2300      	movs	r3, #0
 800f502:	930e      	str	r3, [sp, #56]	; 0x38
 800f504:	e7be      	b.n	800f484 <_dtoa_r+0x1cc>
 800f506:	2300      	movs	r3, #0
 800f508:	930b      	str	r3, [sp, #44]	; 0x2c
 800f50a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800f50c:	2b00      	cmp	r3, #0
 800f50e:	dc58      	bgt.n	800f5c2 <_dtoa_r+0x30a>
 800f510:	f04f 0901 	mov.w	r9, #1
 800f514:	464b      	mov	r3, r9
 800f516:	f8cd 9020 	str.w	r9, [sp, #32]
 800f51a:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 800f51e:	2200      	movs	r2, #0
 800f520:	6a68      	ldr	r0, [r5, #36]	; 0x24
 800f522:	6042      	str	r2, [r0, #4]
 800f524:	2204      	movs	r2, #4
 800f526:	f102 0614 	add.w	r6, r2, #20
 800f52a:	429e      	cmp	r6, r3
 800f52c:	6841      	ldr	r1, [r0, #4]
 800f52e:	d94e      	bls.n	800f5ce <_dtoa_r+0x316>
 800f530:	4628      	mov	r0, r5
 800f532:	f000 fcc9 	bl	800fec8 <_Balloc>
 800f536:	9003      	str	r0, [sp, #12]
 800f538:	2800      	cmp	r0, #0
 800f53a:	d14c      	bne.n	800f5d6 <_dtoa_r+0x31e>
 800f53c:	4602      	mov	r2, r0
 800f53e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800f542:	4b17      	ldr	r3, [pc, #92]	; (800f5a0 <_dtoa_r+0x2e8>)
 800f544:	e6cc      	b.n	800f2e0 <_dtoa_r+0x28>
 800f546:	2301      	movs	r3, #1
 800f548:	e7de      	b.n	800f508 <_dtoa_r+0x250>
 800f54a:	2300      	movs	r3, #0
 800f54c:	930b      	str	r3, [sp, #44]	; 0x2c
 800f54e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800f550:	eb0a 0903 	add.w	r9, sl, r3
 800f554:	f109 0301 	add.w	r3, r9, #1
 800f558:	2b01      	cmp	r3, #1
 800f55a:	9308      	str	r3, [sp, #32]
 800f55c:	bfb8      	it	lt
 800f55e:	2301      	movlt	r3, #1
 800f560:	e7dd      	b.n	800f51e <_dtoa_r+0x266>
 800f562:	2301      	movs	r3, #1
 800f564:	e7f2      	b.n	800f54c <_dtoa_r+0x294>
 800f566:	bf00      	nop
 800f568:	636f4361 	.word	0x636f4361
 800f56c:	3fd287a7 	.word	0x3fd287a7
 800f570:	8b60c8b3 	.word	0x8b60c8b3
 800f574:	3fc68a28 	.word	0x3fc68a28
 800f578:	509f79fb 	.word	0x509f79fb
 800f57c:	3fd34413 	.word	0x3fd34413
 800f580:	08011e39 	.word	0x08011e39
 800f584:	08011e50 	.word	0x08011e50
 800f588:	7ff00000 	.word	0x7ff00000
 800f58c:	08011e35 	.word	0x08011e35
 800f590:	08011e2c 	.word	0x08011e2c
 800f594:	08011e09 	.word	0x08011e09
 800f598:	3ff80000 	.word	0x3ff80000
 800f59c:	08011f40 	.word	0x08011f40
 800f5a0:	08011eab 	.word	0x08011eab
 800f5a4:	2401      	movs	r4, #1
 800f5a6:	2300      	movs	r3, #0
 800f5a8:	940b      	str	r4, [sp, #44]	; 0x2c
 800f5aa:	9322      	str	r3, [sp, #136]	; 0x88
 800f5ac:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 800f5b0:	2200      	movs	r2, #0
 800f5b2:	2312      	movs	r3, #18
 800f5b4:	f8cd 9020 	str.w	r9, [sp, #32]
 800f5b8:	9223      	str	r2, [sp, #140]	; 0x8c
 800f5ba:	e7b0      	b.n	800f51e <_dtoa_r+0x266>
 800f5bc:	2301      	movs	r3, #1
 800f5be:	930b      	str	r3, [sp, #44]	; 0x2c
 800f5c0:	e7f4      	b.n	800f5ac <_dtoa_r+0x2f4>
 800f5c2:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 800f5c6:	464b      	mov	r3, r9
 800f5c8:	f8cd 9020 	str.w	r9, [sp, #32]
 800f5cc:	e7a7      	b.n	800f51e <_dtoa_r+0x266>
 800f5ce:	3101      	adds	r1, #1
 800f5d0:	6041      	str	r1, [r0, #4]
 800f5d2:	0052      	lsls	r2, r2, #1
 800f5d4:	e7a7      	b.n	800f526 <_dtoa_r+0x26e>
 800f5d6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800f5d8:	9a03      	ldr	r2, [sp, #12]
 800f5da:	601a      	str	r2, [r3, #0]
 800f5dc:	9b08      	ldr	r3, [sp, #32]
 800f5de:	2b0e      	cmp	r3, #14
 800f5e0:	f200 80a8 	bhi.w	800f734 <_dtoa_r+0x47c>
 800f5e4:	2c00      	cmp	r4, #0
 800f5e6:	f000 80a5 	beq.w	800f734 <_dtoa_r+0x47c>
 800f5ea:	f1ba 0f00 	cmp.w	sl, #0
 800f5ee:	dd34      	ble.n	800f65a <_dtoa_r+0x3a2>
 800f5f0:	4a9a      	ldr	r2, [pc, #616]	; (800f85c <_dtoa_r+0x5a4>)
 800f5f2:	f00a 030f 	and.w	r3, sl, #15
 800f5f6:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800f5fa:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800f5fe:	e9d3 3400 	ldrd	r3, r4, [r3]
 800f602:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800f606:	ea4f 142a 	mov.w	r4, sl, asr #4
 800f60a:	d016      	beq.n	800f63a <_dtoa_r+0x382>
 800f60c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800f610:	4b93      	ldr	r3, [pc, #588]	; (800f860 <_dtoa_r+0x5a8>)
 800f612:	2703      	movs	r7, #3
 800f614:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800f618:	f7f1 f8f4 	bl	8000804 <__aeabi_ddiv>
 800f61c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f620:	f004 040f 	and.w	r4, r4, #15
 800f624:	4e8e      	ldr	r6, [pc, #568]	; (800f860 <_dtoa_r+0x5a8>)
 800f626:	b954      	cbnz	r4, 800f63e <_dtoa_r+0x386>
 800f628:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800f62c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f630:	f7f1 f8e8 	bl	8000804 <__aeabi_ddiv>
 800f634:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f638:	e029      	b.n	800f68e <_dtoa_r+0x3d6>
 800f63a:	2702      	movs	r7, #2
 800f63c:	e7f2      	b.n	800f624 <_dtoa_r+0x36c>
 800f63e:	07e1      	lsls	r1, r4, #31
 800f640:	d508      	bpl.n	800f654 <_dtoa_r+0x39c>
 800f642:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800f646:	e9d6 2300 	ldrd	r2, r3, [r6]
 800f64a:	f7f0 ffb1 	bl	80005b0 <__aeabi_dmul>
 800f64e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800f652:	3701      	adds	r7, #1
 800f654:	1064      	asrs	r4, r4, #1
 800f656:	3608      	adds	r6, #8
 800f658:	e7e5      	b.n	800f626 <_dtoa_r+0x36e>
 800f65a:	f000 80a5 	beq.w	800f7a8 <_dtoa_r+0x4f0>
 800f65e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800f662:	f1ca 0400 	rsb	r4, sl, #0
 800f666:	4b7d      	ldr	r3, [pc, #500]	; (800f85c <_dtoa_r+0x5a4>)
 800f668:	f004 020f 	and.w	r2, r4, #15
 800f66c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f670:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f674:	f7f0 ff9c 	bl	80005b0 <__aeabi_dmul>
 800f678:	2702      	movs	r7, #2
 800f67a:	2300      	movs	r3, #0
 800f67c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f680:	4e77      	ldr	r6, [pc, #476]	; (800f860 <_dtoa_r+0x5a8>)
 800f682:	1124      	asrs	r4, r4, #4
 800f684:	2c00      	cmp	r4, #0
 800f686:	f040 8084 	bne.w	800f792 <_dtoa_r+0x4da>
 800f68a:	2b00      	cmp	r3, #0
 800f68c:	d1d2      	bne.n	800f634 <_dtoa_r+0x37c>
 800f68e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f690:	2b00      	cmp	r3, #0
 800f692:	f000 808b 	beq.w	800f7ac <_dtoa_r+0x4f4>
 800f696:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800f69a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800f69e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800f6a2:	2200      	movs	r2, #0
 800f6a4:	4b6f      	ldr	r3, [pc, #444]	; (800f864 <_dtoa_r+0x5ac>)
 800f6a6:	f7f1 f9f5 	bl	8000a94 <__aeabi_dcmplt>
 800f6aa:	2800      	cmp	r0, #0
 800f6ac:	d07e      	beq.n	800f7ac <_dtoa_r+0x4f4>
 800f6ae:	9b08      	ldr	r3, [sp, #32]
 800f6b0:	2b00      	cmp	r3, #0
 800f6b2:	d07b      	beq.n	800f7ac <_dtoa_r+0x4f4>
 800f6b4:	f1b9 0f00 	cmp.w	r9, #0
 800f6b8:	dd38      	ble.n	800f72c <_dtoa_r+0x474>
 800f6ba:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800f6be:	2200      	movs	r2, #0
 800f6c0:	4b69      	ldr	r3, [pc, #420]	; (800f868 <_dtoa_r+0x5b0>)
 800f6c2:	f7f0 ff75 	bl	80005b0 <__aeabi_dmul>
 800f6c6:	464c      	mov	r4, r9
 800f6c8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f6cc:	f10a 38ff 	add.w	r8, sl, #4294967295	; 0xffffffff
 800f6d0:	3701      	adds	r7, #1
 800f6d2:	4638      	mov	r0, r7
 800f6d4:	f7f0 ff02 	bl	80004dc <__aeabi_i2d>
 800f6d8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f6dc:	f7f0 ff68 	bl	80005b0 <__aeabi_dmul>
 800f6e0:	2200      	movs	r2, #0
 800f6e2:	4b62      	ldr	r3, [pc, #392]	; (800f86c <_dtoa_r+0x5b4>)
 800f6e4:	f7f0 fdae 	bl	8000244 <__adddf3>
 800f6e8:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800f6ec:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800f6f0:	9611      	str	r6, [sp, #68]	; 0x44
 800f6f2:	2c00      	cmp	r4, #0
 800f6f4:	d15d      	bne.n	800f7b2 <_dtoa_r+0x4fa>
 800f6f6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f6fa:	2200      	movs	r2, #0
 800f6fc:	4b5c      	ldr	r3, [pc, #368]	; (800f870 <_dtoa_r+0x5b8>)
 800f6fe:	f7f0 fd9f 	bl	8000240 <__aeabi_dsub>
 800f702:	4602      	mov	r2, r0
 800f704:	460b      	mov	r3, r1
 800f706:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800f70a:	4633      	mov	r3, r6
 800f70c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800f70e:	f7f1 f9df 	bl	8000ad0 <__aeabi_dcmpgt>
 800f712:	2800      	cmp	r0, #0
 800f714:	f040 829c 	bne.w	800fc50 <_dtoa_r+0x998>
 800f718:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f71c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800f71e:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800f722:	f7f1 f9b7 	bl	8000a94 <__aeabi_dcmplt>
 800f726:	2800      	cmp	r0, #0
 800f728:	f040 8290 	bne.w	800fc4c <_dtoa_r+0x994>
 800f72c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 800f730:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800f734:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800f736:	2b00      	cmp	r3, #0
 800f738:	f2c0 8152 	blt.w	800f9e0 <_dtoa_r+0x728>
 800f73c:	f1ba 0f0e 	cmp.w	sl, #14
 800f740:	f300 814e 	bgt.w	800f9e0 <_dtoa_r+0x728>
 800f744:	4b45      	ldr	r3, [pc, #276]	; (800f85c <_dtoa_r+0x5a4>)
 800f746:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800f74a:	e9d3 3400 	ldrd	r3, r4, [r3]
 800f74e:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800f752:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800f754:	2b00      	cmp	r3, #0
 800f756:	f280 80db 	bge.w	800f910 <_dtoa_r+0x658>
 800f75a:	9b08      	ldr	r3, [sp, #32]
 800f75c:	2b00      	cmp	r3, #0
 800f75e:	f300 80d7 	bgt.w	800f910 <_dtoa_r+0x658>
 800f762:	f040 8272 	bne.w	800fc4a <_dtoa_r+0x992>
 800f766:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f76a:	2200      	movs	r2, #0
 800f76c:	4b40      	ldr	r3, [pc, #256]	; (800f870 <_dtoa_r+0x5b8>)
 800f76e:	f7f0 ff1f 	bl	80005b0 <__aeabi_dmul>
 800f772:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f776:	f7f1 f9a1 	bl	8000abc <__aeabi_dcmpge>
 800f77a:	9c08      	ldr	r4, [sp, #32]
 800f77c:	4626      	mov	r6, r4
 800f77e:	2800      	cmp	r0, #0
 800f780:	f040 8248 	bne.w	800fc14 <_dtoa_r+0x95c>
 800f784:	2331      	movs	r3, #49	; 0x31
 800f786:	9f03      	ldr	r7, [sp, #12]
 800f788:	f10a 0a01 	add.w	sl, sl, #1
 800f78c:	f807 3b01 	strb.w	r3, [r7], #1
 800f790:	e244      	b.n	800fc1c <_dtoa_r+0x964>
 800f792:	07e2      	lsls	r2, r4, #31
 800f794:	d505      	bpl.n	800f7a2 <_dtoa_r+0x4ea>
 800f796:	e9d6 2300 	ldrd	r2, r3, [r6]
 800f79a:	f7f0 ff09 	bl	80005b0 <__aeabi_dmul>
 800f79e:	2301      	movs	r3, #1
 800f7a0:	3701      	adds	r7, #1
 800f7a2:	1064      	asrs	r4, r4, #1
 800f7a4:	3608      	adds	r6, #8
 800f7a6:	e76d      	b.n	800f684 <_dtoa_r+0x3cc>
 800f7a8:	2702      	movs	r7, #2
 800f7aa:	e770      	b.n	800f68e <_dtoa_r+0x3d6>
 800f7ac:	46d0      	mov	r8, sl
 800f7ae:	9c08      	ldr	r4, [sp, #32]
 800f7b0:	e78f      	b.n	800f6d2 <_dtoa_r+0x41a>
 800f7b2:	9903      	ldr	r1, [sp, #12]
 800f7b4:	4b29      	ldr	r3, [pc, #164]	; (800f85c <_dtoa_r+0x5a4>)
 800f7b6:	4421      	add	r1, r4
 800f7b8:	9112      	str	r1, [sp, #72]	; 0x48
 800f7ba:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800f7bc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800f7c0:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800f7c4:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800f7c8:	2900      	cmp	r1, #0
 800f7ca:	d055      	beq.n	800f878 <_dtoa_r+0x5c0>
 800f7cc:	2000      	movs	r0, #0
 800f7ce:	4929      	ldr	r1, [pc, #164]	; (800f874 <_dtoa_r+0x5bc>)
 800f7d0:	f7f1 f818 	bl	8000804 <__aeabi_ddiv>
 800f7d4:	463b      	mov	r3, r7
 800f7d6:	4632      	mov	r2, r6
 800f7d8:	f7f0 fd32 	bl	8000240 <__aeabi_dsub>
 800f7dc:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800f7e0:	9f03      	ldr	r7, [sp, #12]
 800f7e2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f7e6:	f7f1 f993 	bl	8000b10 <__aeabi_d2iz>
 800f7ea:	4604      	mov	r4, r0
 800f7ec:	f7f0 fe76 	bl	80004dc <__aeabi_i2d>
 800f7f0:	4602      	mov	r2, r0
 800f7f2:	460b      	mov	r3, r1
 800f7f4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f7f8:	f7f0 fd22 	bl	8000240 <__aeabi_dsub>
 800f7fc:	4602      	mov	r2, r0
 800f7fe:	460b      	mov	r3, r1
 800f800:	3430      	adds	r4, #48	; 0x30
 800f802:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800f806:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800f80a:	f807 4b01 	strb.w	r4, [r7], #1
 800f80e:	f7f1 f941 	bl	8000a94 <__aeabi_dcmplt>
 800f812:	2800      	cmp	r0, #0
 800f814:	d174      	bne.n	800f900 <_dtoa_r+0x648>
 800f816:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f81a:	2000      	movs	r0, #0
 800f81c:	4911      	ldr	r1, [pc, #68]	; (800f864 <_dtoa_r+0x5ac>)
 800f81e:	f7f0 fd0f 	bl	8000240 <__aeabi_dsub>
 800f822:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800f826:	f7f1 f935 	bl	8000a94 <__aeabi_dcmplt>
 800f82a:	2800      	cmp	r0, #0
 800f82c:	f040 80b7 	bne.w	800f99e <_dtoa_r+0x6e6>
 800f830:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800f832:	429f      	cmp	r7, r3
 800f834:	f43f af7a 	beq.w	800f72c <_dtoa_r+0x474>
 800f838:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800f83c:	2200      	movs	r2, #0
 800f83e:	4b0a      	ldr	r3, [pc, #40]	; (800f868 <_dtoa_r+0x5b0>)
 800f840:	f7f0 feb6 	bl	80005b0 <__aeabi_dmul>
 800f844:	2200      	movs	r2, #0
 800f846:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800f84a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f84e:	4b06      	ldr	r3, [pc, #24]	; (800f868 <_dtoa_r+0x5b0>)
 800f850:	f7f0 feae 	bl	80005b0 <__aeabi_dmul>
 800f854:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f858:	e7c3      	b.n	800f7e2 <_dtoa_r+0x52a>
 800f85a:	bf00      	nop
 800f85c:	08011f40 	.word	0x08011f40
 800f860:	08011f18 	.word	0x08011f18
 800f864:	3ff00000 	.word	0x3ff00000
 800f868:	40240000 	.word	0x40240000
 800f86c:	401c0000 	.word	0x401c0000
 800f870:	40140000 	.word	0x40140000
 800f874:	3fe00000 	.word	0x3fe00000
 800f878:	4630      	mov	r0, r6
 800f87a:	4639      	mov	r1, r7
 800f87c:	f7f0 fe98 	bl	80005b0 <__aeabi_dmul>
 800f880:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800f882:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800f886:	9c03      	ldr	r4, [sp, #12]
 800f888:	9314      	str	r3, [sp, #80]	; 0x50
 800f88a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f88e:	f7f1 f93f 	bl	8000b10 <__aeabi_d2iz>
 800f892:	9015      	str	r0, [sp, #84]	; 0x54
 800f894:	f7f0 fe22 	bl	80004dc <__aeabi_i2d>
 800f898:	4602      	mov	r2, r0
 800f89a:	460b      	mov	r3, r1
 800f89c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f8a0:	f7f0 fcce 	bl	8000240 <__aeabi_dsub>
 800f8a4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800f8a6:	4606      	mov	r6, r0
 800f8a8:	3330      	adds	r3, #48	; 0x30
 800f8aa:	f804 3b01 	strb.w	r3, [r4], #1
 800f8ae:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800f8b0:	460f      	mov	r7, r1
 800f8b2:	429c      	cmp	r4, r3
 800f8b4:	f04f 0200 	mov.w	r2, #0
 800f8b8:	d124      	bne.n	800f904 <_dtoa_r+0x64c>
 800f8ba:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800f8be:	4bb0      	ldr	r3, [pc, #704]	; (800fb80 <_dtoa_r+0x8c8>)
 800f8c0:	f7f0 fcc0 	bl	8000244 <__adddf3>
 800f8c4:	4602      	mov	r2, r0
 800f8c6:	460b      	mov	r3, r1
 800f8c8:	4630      	mov	r0, r6
 800f8ca:	4639      	mov	r1, r7
 800f8cc:	f7f1 f900 	bl	8000ad0 <__aeabi_dcmpgt>
 800f8d0:	2800      	cmp	r0, #0
 800f8d2:	d163      	bne.n	800f99c <_dtoa_r+0x6e4>
 800f8d4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800f8d8:	2000      	movs	r0, #0
 800f8da:	49a9      	ldr	r1, [pc, #676]	; (800fb80 <_dtoa_r+0x8c8>)
 800f8dc:	f7f0 fcb0 	bl	8000240 <__aeabi_dsub>
 800f8e0:	4602      	mov	r2, r0
 800f8e2:	460b      	mov	r3, r1
 800f8e4:	4630      	mov	r0, r6
 800f8e6:	4639      	mov	r1, r7
 800f8e8:	f7f1 f8d4 	bl	8000a94 <__aeabi_dcmplt>
 800f8ec:	2800      	cmp	r0, #0
 800f8ee:	f43f af1d 	beq.w	800f72c <_dtoa_r+0x474>
 800f8f2:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800f8f4:	1e7b      	subs	r3, r7, #1
 800f8f6:	9314      	str	r3, [sp, #80]	; 0x50
 800f8f8:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 800f8fc:	2b30      	cmp	r3, #48	; 0x30
 800f8fe:	d0f8      	beq.n	800f8f2 <_dtoa_r+0x63a>
 800f900:	46c2      	mov	sl, r8
 800f902:	e03b      	b.n	800f97c <_dtoa_r+0x6c4>
 800f904:	4b9f      	ldr	r3, [pc, #636]	; (800fb84 <_dtoa_r+0x8cc>)
 800f906:	f7f0 fe53 	bl	80005b0 <__aeabi_dmul>
 800f90a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f90e:	e7bc      	b.n	800f88a <_dtoa_r+0x5d2>
 800f910:	9f03      	ldr	r7, [sp, #12]
 800f912:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800f916:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f91a:	4640      	mov	r0, r8
 800f91c:	4649      	mov	r1, r9
 800f91e:	f7f0 ff71 	bl	8000804 <__aeabi_ddiv>
 800f922:	f7f1 f8f5 	bl	8000b10 <__aeabi_d2iz>
 800f926:	4604      	mov	r4, r0
 800f928:	f7f0 fdd8 	bl	80004dc <__aeabi_i2d>
 800f92c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f930:	f7f0 fe3e 	bl	80005b0 <__aeabi_dmul>
 800f934:	4602      	mov	r2, r0
 800f936:	460b      	mov	r3, r1
 800f938:	4640      	mov	r0, r8
 800f93a:	4649      	mov	r1, r9
 800f93c:	f7f0 fc80 	bl	8000240 <__aeabi_dsub>
 800f940:	f104 0630 	add.w	r6, r4, #48	; 0x30
 800f944:	f807 6b01 	strb.w	r6, [r7], #1
 800f948:	9e03      	ldr	r6, [sp, #12]
 800f94a:	f8dd c020 	ldr.w	ip, [sp, #32]
 800f94e:	1bbe      	subs	r6, r7, r6
 800f950:	45b4      	cmp	ip, r6
 800f952:	4602      	mov	r2, r0
 800f954:	460b      	mov	r3, r1
 800f956:	d136      	bne.n	800f9c6 <_dtoa_r+0x70e>
 800f958:	f7f0 fc74 	bl	8000244 <__adddf3>
 800f95c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f960:	4680      	mov	r8, r0
 800f962:	4689      	mov	r9, r1
 800f964:	f7f1 f8b4 	bl	8000ad0 <__aeabi_dcmpgt>
 800f968:	bb58      	cbnz	r0, 800f9c2 <_dtoa_r+0x70a>
 800f96a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f96e:	4640      	mov	r0, r8
 800f970:	4649      	mov	r1, r9
 800f972:	f7f1 f885 	bl	8000a80 <__aeabi_dcmpeq>
 800f976:	b108      	cbz	r0, 800f97c <_dtoa_r+0x6c4>
 800f978:	07e1      	lsls	r1, r4, #31
 800f97a:	d422      	bmi.n	800f9c2 <_dtoa_r+0x70a>
 800f97c:	4628      	mov	r0, r5
 800f97e:	4659      	mov	r1, fp
 800f980:	f000 fae2 	bl	800ff48 <_Bfree>
 800f984:	2300      	movs	r3, #0
 800f986:	703b      	strb	r3, [r7, #0]
 800f988:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800f98a:	f10a 0001 	add.w	r0, sl, #1
 800f98e:	6018      	str	r0, [r3, #0]
 800f990:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800f992:	2b00      	cmp	r3, #0
 800f994:	f43f acde 	beq.w	800f354 <_dtoa_r+0x9c>
 800f998:	601f      	str	r7, [r3, #0]
 800f99a:	e4db      	b.n	800f354 <_dtoa_r+0x9c>
 800f99c:	4627      	mov	r7, r4
 800f99e:	463b      	mov	r3, r7
 800f9a0:	461f      	mov	r7, r3
 800f9a2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f9a6:	2a39      	cmp	r2, #57	; 0x39
 800f9a8:	d107      	bne.n	800f9ba <_dtoa_r+0x702>
 800f9aa:	9a03      	ldr	r2, [sp, #12]
 800f9ac:	429a      	cmp	r2, r3
 800f9ae:	d1f7      	bne.n	800f9a0 <_dtoa_r+0x6e8>
 800f9b0:	2230      	movs	r2, #48	; 0x30
 800f9b2:	9903      	ldr	r1, [sp, #12]
 800f9b4:	f108 0801 	add.w	r8, r8, #1
 800f9b8:	700a      	strb	r2, [r1, #0]
 800f9ba:	781a      	ldrb	r2, [r3, #0]
 800f9bc:	3201      	adds	r2, #1
 800f9be:	701a      	strb	r2, [r3, #0]
 800f9c0:	e79e      	b.n	800f900 <_dtoa_r+0x648>
 800f9c2:	46d0      	mov	r8, sl
 800f9c4:	e7eb      	b.n	800f99e <_dtoa_r+0x6e6>
 800f9c6:	2200      	movs	r2, #0
 800f9c8:	4b6e      	ldr	r3, [pc, #440]	; (800fb84 <_dtoa_r+0x8cc>)
 800f9ca:	f7f0 fdf1 	bl	80005b0 <__aeabi_dmul>
 800f9ce:	2200      	movs	r2, #0
 800f9d0:	2300      	movs	r3, #0
 800f9d2:	4680      	mov	r8, r0
 800f9d4:	4689      	mov	r9, r1
 800f9d6:	f7f1 f853 	bl	8000a80 <__aeabi_dcmpeq>
 800f9da:	2800      	cmp	r0, #0
 800f9dc:	d09b      	beq.n	800f916 <_dtoa_r+0x65e>
 800f9de:	e7cd      	b.n	800f97c <_dtoa_r+0x6c4>
 800f9e0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800f9e2:	2a00      	cmp	r2, #0
 800f9e4:	f000 80d0 	beq.w	800fb88 <_dtoa_r+0x8d0>
 800f9e8:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800f9ea:	2a01      	cmp	r2, #1
 800f9ec:	f300 80ae 	bgt.w	800fb4c <_dtoa_r+0x894>
 800f9f0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800f9f2:	2a00      	cmp	r2, #0
 800f9f4:	f000 80a6 	beq.w	800fb44 <_dtoa_r+0x88c>
 800f9f8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800f9fc:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800f9fe:	9f06      	ldr	r7, [sp, #24]
 800fa00:	9a06      	ldr	r2, [sp, #24]
 800fa02:	2101      	movs	r1, #1
 800fa04:	441a      	add	r2, r3
 800fa06:	9206      	str	r2, [sp, #24]
 800fa08:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800fa0a:	4628      	mov	r0, r5
 800fa0c:	441a      	add	r2, r3
 800fa0e:	9209      	str	r2, [sp, #36]	; 0x24
 800fa10:	f000 fb50 	bl	80100b4 <__i2b>
 800fa14:	4606      	mov	r6, r0
 800fa16:	2f00      	cmp	r7, #0
 800fa18:	dd0c      	ble.n	800fa34 <_dtoa_r+0x77c>
 800fa1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fa1c:	2b00      	cmp	r3, #0
 800fa1e:	dd09      	ble.n	800fa34 <_dtoa_r+0x77c>
 800fa20:	42bb      	cmp	r3, r7
 800fa22:	bfa8      	it	ge
 800fa24:	463b      	movge	r3, r7
 800fa26:	9a06      	ldr	r2, [sp, #24]
 800fa28:	1aff      	subs	r7, r7, r3
 800fa2a:	1ad2      	subs	r2, r2, r3
 800fa2c:	9206      	str	r2, [sp, #24]
 800fa2e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800fa30:	1ad3      	subs	r3, r2, r3
 800fa32:	9309      	str	r3, [sp, #36]	; 0x24
 800fa34:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fa36:	b1f3      	cbz	r3, 800fa76 <_dtoa_r+0x7be>
 800fa38:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800fa3a:	2b00      	cmp	r3, #0
 800fa3c:	f000 80a8 	beq.w	800fb90 <_dtoa_r+0x8d8>
 800fa40:	2c00      	cmp	r4, #0
 800fa42:	dd10      	ble.n	800fa66 <_dtoa_r+0x7ae>
 800fa44:	4631      	mov	r1, r6
 800fa46:	4622      	mov	r2, r4
 800fa48:	4628      	mov	r0, r5
 800fa4a:	f000 fbf1 	bl	8010230 <__pow5mult>
 800fa4e:	465a      	mov	r2, fp
 800fa50:	4601      	mov	r1, r0
 800fa52:	4606      	mov	r6, r0
 800fa54:	4628      	mov	r0, r5
 800fa56:	f000 fb43 	bl	80100e0 <__multiply>
 800fa5a:	4680      	mov	r8, r0
 800fa5c:	4659      	mov	r1, fp
 800fa5e:	4628      	mov	r0, r5
 800fa60:	f000 fa72 	bl	800ff48 <_Bfree>
 800fa64:	46c3      	mov	fp, r8
 800fa66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fa68:	1b1a      	subs	r2, r3, r4
 800fa6a:	d004      	beq.n	800fa76 <_dtoa_r+0x7be>
 800fa6c:	4659      	mov	r1, fp
 800fa6e:	4628      	mov	r0, r5
 800fa70:	f000 fbde 	bl	8010230 <__pow5mult>
 800fa74:	4683      	mov	fp, r0
 800fa76:	2101      	movs	r1, #1
 800fa78:	4628      	mov	r0, r5
 800fa7a:	f000 fb1b 	bl	80100b4 <__i2b>
 800fa7e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800fa80:	4604      	mov	r4, r0
 800fa82:	2b00      	cmp	r3, #0
 800fa84:	f340 8086 	ble.w	800fb94 <_dtoa_r+0x8dc>
 800fa88:	461a      	mov	r2, r3
 800fa8a:	4601      	mov	r1, r0
 800fa8c:	4628      	mov	r0, r5
 800fa8e:	f000 fbcf 	bl	8010230 <__pow5mult>
 800fa92:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800fa94:	4604      	mov	r4, r0
 800fa96:	2b01      	cmp	r3, #1
 800fa98:	dd7f      	ble.n	800fb9a <_dtoa_r+0x8e2>
 800fa9a:	f04f 0800 	mov.w	r8, #0
 800fa9e:	6923      	ldr	r3, [r4, #16]
 800faa0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800faa4:	6918      	ldr	r0, [r3, #16]
 800faa6:	f000 fab7 	bl	8010018 <__hi0bits>
 800faaa:	f1c0 0020 	rsb	r0, r0, #32
 800faae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fab0:	4418      	add	r0, r3
 800fab2:	f010 001f 	ands.w	r0, r0, #31
 800fab6:	f000 8092 	beq.w	800fbde <_dtoa_r+0x926>
 800faba:	f1c0 0320 	rsb	r3, r0, #32
 800fabe:	2b04      	cmp	r3, #4
 800fac0:	f340 808a 	ble.w	800fbd8 <_dtoa_r+0x920>
 800fac4:	f1c0 001c 	rsb	r0, r0, #28
 800fac8:	9b06      	ldr	r3, [sp, #24]
 800faca:	4407      	add	r7, r0
 800facc:	4403      	add	r3, r0
 800face:	9306      	str	r3, [sp, #24]
 800fad0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fad2:	4403      	add	r3, r0
 800fad4:	9309      	str	r3, [sp, #36]	; 0x24
 800fad6:	9b06      	ldr	r3, [sp, #24]
 800fad8:	2b00      	cmp	r3, #0
 800fada:	dd05      	ble.n	800fae8 <_dtoa_r+0x830>
 800fadc:	4659      	mov	r1, fp
 800fade:	461a      	mov	r2, r3
 800fae0:	4628      	mov	r0, r5
 800fae2:	f000 fbff 	bl	80102e4 <__lshift>
 800fae6:	4683      	mov	fp, r0
 800fae8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800faea:	2b00      	cmp	r3, #0
 800faec:	dd05      	ble.n	800fafa <_dtoa_r+0x842>
 800faee:	4621      	mov	r1, r4
 800faf0:	461a      	mov	r2, r3
 800faf2:	4628      	mov	r0, r5
 800faf4:	f000 fbf6 	bl	80102e4 <__lshift>
 800faf8:	4604      	mov	r4, r0
 800fafa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800fafc:	2b00      	cmp	r3, #0
 800fafe:	d070      	beq.n	800fbe2 <_dtoa_r+0x92a>
 800fb00:	4621      	mov	r1, r4
 800fb02:	4658      	mov	r0, fp
 800fb04:	f000 fc5e 	bl	80103c4 <__mcmp>
 800fb08:	2800      	cmp	r0, #0
 800fb0a:	da6a      	bge.n	800fbe2 <_dtoa_r+0x92a>
 800fb0c:	2300      	movs	r3, #0
 800fb0e:	4659      	mov	r1, fp
 800fb10:	220a      	movs	r2, #10
 800fb12:	4628      	mov	r0, r5
 800fb14:	f000 fa3a 	bl	800ff8c <__multadd>
 800fb18:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800fb1a:	4683      	mov	fp, r0
 800fb1c:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800fb20:	2b00      	cmp	r3, #0
 800fb22:	f000 8194 	beq.w	800fe4e <_dtoa_r+0xb96>
 800fb26:	4631      	mov	r1, r6
 800fb28:	2300      	movs	r3, #0
 800fb2a:	220a      	movs	r2, #10
 800fb2c:	4628      	mov	r0, r5
 800fb2e:	f000 fa2d 	bl	800ff8c <__multadd>
 800fb32:	f1b9 0f00 	cmp.w	r9, #0
 800fb36:	4606      	mov	r6, r0
 800fb38:	f300 8093 	bgt.w	800fc62 <_dtoa_r+0x9aa>
 800fb3c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800fb3e:	2b02      	cmp	r3, #2
 800fb40:	dc57      	bgt.n	800fbf2 <_dtoa_r+0x93a>
 800fb42:	e08e      	b.n	800fc62 <_dtoa_r+0x9aa>
 800fb44:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800fb46:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800fb4a:	e757      	b.n	800f9fc <_dtoa_r+0x744>
 800fb4c:	9b08      	ldr	r3, [sp, #32]
 800fb4e:	1e5c      	subs	r4, r3, #1
 800fb50:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fb52:	42a3      	cmp	r3, r4
 800fb54:	bfb7      	itett	lt
 800fb56:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800fb58:	1b1c      	subge	r4, r3, r4
 800fb5a:	1ae2      	sublt	r2, r4, r3
 800fb5c:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800fb5e:	bfbe      	ittt	lt
 800fb60:	940a      	strlt	r4, [sp, #40]	; 0x28
 800fb62:	189b      	addlt	r3, r3, r2
 800fb64:	930e      	strlt	r3, [sp, #56]	; 0x38
 800fb66:	9b08      	ldr	r3, [sp, #32]
 800fb68:	bfb8      	it	lt
 800fb6a:	2400      	movlt	r4, #0
 800fb6c:	2b00      	cmp	r3, #0
 800fb6e:	bfbb      	ittet	lt
 800fb70:	9b06      	ldrlt	r3, [sp, #24]
 800fb72:	9a08      	ldrlt	r2, [sp, #32]
 800fb74:	9f06      	ldrge	r7, [sp, #24]
 800fb76:	1a9f      	sublt	r7, r3, r2
 800fb78:	bfac      	ite	ge
 800fb7a:	9b08      	ldrge	r3, [sp, #32]
 800fb7c:	2300      	movlt	r3, #0
 800fb7e:	e73f      	b.n	800fa00 <_dtoa_r+0x748>
 800fb80:	3fe00000 	.word	0x3fe00000
 800fb84:	40240000 	.word	0x40240000
 800fb88:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800fb8a:	9f06      	ldr	r7, [sp, #24]
 800fb8c:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800fb8e:	e742      	b.n	800fa16 <_dtoa_r+0x75e>
 800fb90:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800fb92:	e76b      	b.n	800fa6c <_dtoa_r+0x7b4>
 800fb94:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800fb96:	2b01      	cmp	r3, #1
 800fb98:	dc19      	bgt.n	800fbce <_dtoa_r+0x916>
 800fb9a:	9b04      	ldr	r3, [sp, #16]
 800fb9c:	b9bb      	cbnz	r3, 800fbce <_dtoa_r+0x916>
 800fb9e:	9b05      	ldr	r3, [sp, #20]
 800fba0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800fba4:	b99b      	cbnz	r3, 800fbce <_dtoa_r+0x916>
 800fba6:	9b05      	ldr	r3, [sp, #20]
 800fba8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800fbac:	0d1b      	lsrs	r3, r3, #20
 800fbae:	051b      	lsls	r3, r3, #20
 800fbb0:	b183      	cbz	r3, 800fbd4 <_dtoa_r+0x91c>
 800fbb2:	f04f 0801 	mov.w	r8, #1
 800fbb6:	9b06      	ldr	r3, [sp, #24]
 800fbb8:	3301      	adds	r3, #1
 800fbba:	9306      	str	r3, [sp, #24]
 800fbbc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fbbe:	3301      	adds	r3, #1
 800fbc0:	9309      	str	r3, [sp, #36]	; 0x24
 800fbc2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800fbc4:	2b00      	cmp	r3, #0
 800fbc6:	f47f af6a 	bne.w	800fa9e <_dtoa_r+0x7e6>
 800fbca:	2001      	movs	r0, #1
 800fbcc:	e76f      	b.n	800faae <_dtoa_r+0x7f6>
 800fbce:	f04f 0800 	mov.w	r8, #0
 800fbd2:	e7f6      	b.n	800fbc2 <_dtoa_r+0x90a>
 800fbd4:	4698      	mov	r8, r3
 800fbd6:	e7f4      	b.n	800fbc2 <_dtoa_r+0x90a>
 800fbd8:	f43f af7d 	beq.w	800fad6 <_dtoa_r+0x81e>
 800fbdc:	4618      	mov	r0, r3
 800fbde:	301c      	adds	r0, #28
 800fbe0:	e772      	b.n	800fac8 <_dtoa_r+0x810>
 800fbe2:	9b08      	ldr	r3, [sp, #32]
 800fbe4:	2b00      	cmp	r3, #0
 800fbe6:	dc36      	bgt.n	800fc56 <_dtoa_r+0x99e>
 800fbe8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800fbea:	2b02      	cmp	r3, #2
 800fbec:	dd33      	ble.n	800fc56 <_dtoa_r+0x99e>
 800fbee:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800fbf2:	f1b9 0f00 	cmp.w	r9, #0
 800fbf6:	d10d      	bne.n	800fc14 <_dtoa_r+0x95c>
 800fbf8:	4621      	mov	r1, r4
 800fbfa:	464b      	mov	r3, r9
 800fbfc:	2205      	movs	r2, #5
 800fbfe:	4628      	mov	r0, r5
 800fc00:	f000 f9c4 	bl	800ff8c <__multadd>
 800fc04:	4601      	mov	r1, r0
 800fc06:	4604      	mov	r4, r0
 800fc08:	4658      	mov	r0, fp
 800fc0a:	f000 fbdb 	bl	80103c4 <__mcmp>
 800fc0e:	2800      	cmp	r0, #0
 800fc10:	f73f adb8 	bgt.w	800f784 <_dtoa_r+0x4cc>
 800fc14:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800fc16:	9f03      	ldr	r7, [sp, #12]
 800fc18:	ea6f 0a03 	mvn.w	sl, r3
 800fc1c:	f04f 0800 	mov.w	r8, #0
 800fc20:	4621      	mov	r1, r4
 800fc22:	4628      	mov	r0, r5
 800fc24:	f000 f990 	bl	800ff48 <_Bfree>
 800fc28:	2e00      	cmp	r6, #0
 800fc2a:	f43f aea7 	beq.w	800f97c <_dtoa_r+0x6c4>
 800fc2e:	f1b8 0f00 	cmp.w	r8, #0
 800fc32:	d005      	beq.n	800fc40 <_dtoa_r+0x988>
 800fc34:	45b0      	cmp	r8, r6
 800fc36:	d003      	beq.n	800fc40 <_dtoa_r+0x988>
 800fc38:	4641      	mov	r1, r8
 800fc3a:	4628      	mov	r0, r5
 800fc3c:	f000 f984 	bl	800ff48 <_Bfree>
 800fc40:	4631      	mov	r1, r6
 800fc42:	4628      	mov	r0, r5
 800fc44:	f000 f980 	bl	800ff48 <_Bfree>
 800fc48:	e698      	b.n	800f97c <_dtoa_r+0x6c4>
 800fc4a:	2400      	movs	r4, #0
 800fc4c:	4626      	mov	r6, r4
 800fc4e:	e7e1      	b.n	800fc14 <_dtoa_r+0x95c>
 800fc50:	46c2      	mov	sl, r8
 800fc52:	4626      	mov	r6, r4
 800fc54:	e596      	b.n	800f784 <_dtoa_r+0x4cc>
 800fc56:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800fc58:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800fc5c:	2b00      	cmp	r3, #0
 800fc5e:	f000 80fd 	beq.w	800fe5c <_dtoa_r+0xba4>
 800fc62:	2f00      	cmp	r7, #0
 800fc64:	dd05      	ble.n	800fc72 <_dtoa_r+0x9ba>
 800fc66:	4631      	mov	r1, r6
 800fc68:	463a      	mov	r2, r7
 800fc6a:	4628      	mov	r0, r5
 800fc6c:	f000 fb3a 	bl	80102e4 <__lshift>
 800fc70:	4606      	mov	r6, r0
 800fc72:	f1b8 0f00 	cmp.w	r8, #0
 800fc76:	d05c      	beq.n	800fd32 <_dtoa_r+0xa7a>
 800fc78:	4628      	mov	r0, r5
 800fc7a:	6871      	ldr	r1, [r6, #4]
 800fc7c:	f000 f924 	bl	800fec8 <_Balloc>
 800fc80:	4607      	mov	r7, r0
 800fc82:	b928      	cbnz	r0, 800fc90 <_dtoa_r+0x9d8>
 800fc84:	4602      	mov	r2, r0
 800fc86:	f240 21ea 	movw	r1, #746	; 0x2ea
 800fc8a:	4b7f      	ldr	r3, [pc, #508]	; (800fe88 <_dtoa_r+0xbd0>)
 800fc8c:	f7ff bb28 	b.w	800f2e0 <_dtoa_r+0x28>
 800fc90:	6932      	ldr	r2, [r6, #16]
 800fc92:	f106 010c 	add.w	r1, r6, #12
 800fc96:	3202      	adds	r2, #2
 800fc98:	0092      	lsls	r2, r2, #2
 800fc9a:	300c      	adds	r0, #12
 800fc9c:	f7fe fdd4 	bl	800e848 <memcpy>
 800fca0:	2201      	movs	r2, #1
 800fca2:	4639      	mov	r1, r7
 800fca4:	4628      	mov	r0, r5
 800fca6:	f000 fb1d 	bl	80102e4 <__lshift>
 800fcaa:	46b0      	mov	r8, r6
 800fcac:	4606      	mov	r6, r0
 800fcae:	9b03      	ldr	r3, [sp, #12]
 800fcb0:	3301      	adds	r3, #1
 800fcb2:	9308      	str	r3, [sp, #32]
 800fcb4:	9b03      	ldr	r3, [sp, #12]
 800fcb6:	444b      	add	r3, r9
 800fcb8:	930a      	str	r3, [sp, #40]	; 0x28
 800fcba:	9b04      	ldr	r3, [sp, #16]
 800fcbc:	f003 0301 	and.w	r3, r3, #1
 800fcc0:	9309      	str	r3, [sp, #36]	; 0x24
 800fcc2:	9b08      	ldr	r3, [sp, #32]
 800fcc4:	4621      	mov	r1, r4
 800fcc6:	3b01      	subs	r3, #1
 800fcc8:	4658      	mov	r0, fp
 800fcca:	9304      	str	r3, [sp, #16]
 800fccc:	f7ff fa65 	bl	800f19a <quorem>
 800fcd0:	4603      	mov	r3, r0
 800fcd2:	4641      	mov	r1, r8
 800fcd4:	3330      	adds	r3, #48	; 0x30
 800fcd6:	9006      	str	r0, [sp, #24]
 800fcd8:	4658      	mov	r0, fp
 800fcda:	930b      	str	r3, [sp, #44]	; 0x2c
 800fcdc:	f000 fb72 	bl	80103c4 <__mcmp>
 800fce0:	4632      	mov	r2, r6
 800fce2:	4681      	mov	r9, r0
 800fce4:	4621      	mov	r1, r4
 800fce6:	4628      	mov	r0, r5
 800fce8:	f000 fb88 	bl	80103fc <__mdiff>
 800fcec:	68c2      	ldr	r2, [r0, #12]
 800fcee:	4607      	mov	r7, r0
 800fcf0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800fcf2:	bb02      	cbnz	r2, 800fd36 <_dtoa_r+0xa7e>
 800fcf4:	4601      	mov	r1, r0
 800fcf6:	4658      	mov	r0, fp
 800fcf8:	f000 fb64 	bl	80103c4 <__mcmp>
 800fcfc:	4602      	mov	r2, r0
 800fcfe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800fd00:	4639      	mov	r1, r7
 800fd02:	4628      	mov	r0, r5
 800fd04:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 800fd08:	f000 f91e 	bl	800ff48 <_Bfree>
 800fd0c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800fd0e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800fd10:	9f08      	ldr	r7, [sp, #32]
 800fd12:	ea43 0102 	orr.w	r1, r3, r2
 800fd16:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fd18:	430b      	orrs	r3, r1
 800fd1a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800fd1c:	d10d      	bne.n	800fd3a <_dtoa_r+0xa82>
 800fd1e:	2b39      	cmp	r3, #57	; 0x39
 800fd20:	d029      	beq.n	800fd76 <_dtoa_r+0xabe>
 800fd22:	f1b9 0f00 	cmp.w	r9, #0
 800fd26:	dd01      	ble.n	800fd2c <_dtoa_r+0xa74>
 800fd28:	9b06      	ldr	r3, [sp, #24]
 800fd2a:	3331      	adds	r3, #49	; 0x31
 800fd2c:	9a04      	ldr	r2, [sp, #16]
 800fd2e:	7013      	strb	r3, [r2, #0]
 800fd30:	e776      	b.n	800fc20 <_dtoa_r+0x968>
 800fd32:	4630      	mov	r0, r6
 800fd34:	e7b9      	b.n	800fcaa <_dtoa_r+0x9f2>
 800fd36:	2201      	movs	r2, #1
 800fd38:	e7e2      	b.n	800fd00 <_dtoa_r+0xa48>
 800fd3a:	f1b9 0f00 	cmp.w	r9, #0
 800fd3e:	db06      	blt.n	800fd4e <_dtoa_r+0xa96>
 800fd40:	9922      	ldr	r1, [sp, #136]	; 0x88
 800fd42:	ea41 0909 	orr.w	r9, r1, r9
 800fd46:	9909      	ldr	r1, [sp, #36]	; 0x24
 800fd48:	ea59 0101 	orrs.w	r1, r9, r1
 800fd4c:	d120      	bne.n	800fd90 <_dtoa_r+0xad8>
 800fd4e:	2a00      	cmp	r2, #0
 800fd50:	ddec      	ble.n	800fd2c <_dtoa_r+0xa74>
 800fd52:	4659      	mov	r1, fp
 800fd54:	2201      	movs	r2, #1
 800fd56:	4628      	mov	r0, r5
 800fd58:	9308      	str	r3, [sp, #32]
 800fd5a:	f000 fac3 	bl	80102e4 <__lshift>
 800fd5e:	4621      	mov	r1, r4
 800fd60:	4683      	mov	fp, r0
 800fd62:	f000 fb2f 	bl	80103c4 <__mcmp>
 800fd66:	2800      	cmp	r0, #0
 800fd68:	9b08      	ldr	r3, [sp, #32]
 800fd6a:	dc02      	bgt.n	800fd72 <_dtoa_r+0xaba>
 800fd6c:	d1de      	bne.n	800fd2c <_dtoa_r+0xa74>
 800fd6e:	07da      	lsls	r2, r3, #31
 800fd70:	d5dc      	bpl.n	800fd2c <_dtoa_r+0xa74>
 800fd72:	2b39      	cmp	r3, #57	; 0x39
 800fd74:	d1d8      	bne.n	800fd28 <_dtoa_r+0xa70>
 800fd76:	2339      	movs	r3, #57	; 0x39
 800fd78:	9a04      	ldr	r2, [sp, #16]
 800fd7a:	7013      	strb	r3, [r2, #0]
 800fd7c:	463b      	mov	r3, r7
 800fd7e:	461f      	mov	r7, r3
 800fd80:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 800fd84:	3b01      	subs	r3, #1
 800fd86:	2a39      	cmp	r2, #57	; 0x39
 800fd88:	d050      	beq.n	800fe2c <_dtoa_r+0xb74>
 800fd8a:	3201      	adds	r2, #1
 800fd8c:	701a      	strb	r2, [r3, #0]
 800fd8e:	e747      	b.n	800fc20 <_dtoa_r+0x968>
 800fd90:	2a00      	cmp	r2, #0
 800fd92:	dd03      	ble.n	800fd9c <_dtoa_r+0xae4>
 800fd94:	2b39      	cmp	r3, #57	; 0x39
 800fd96:	d0ee      	beq.n	800fd76 <_dtoa_r+0xabe>
 800fd98:	3301      	adds	r3, #1
 800fd9a:	e7c7      	b.n	800fd2c <_dtoa_r+0xa74>
 800fd9c:	9a08      	ldr	r2, [sp, #32]
 800fd9e:	990a      	ldr	r1, [sp, #40]	; 0x28
 800fda0:	f802 3c01 	strb.w	r3, [r2, #-1]
 800fda4:	428a      	cmp	r2, r1
 800fda6:	d02a      	beq.n	800fdfe <_dtoa_r+0xb46>
 800fda8:	4659      	mov	r1, fp
 800fdaa:	2300      	movs	r3, #0
 800fdac:	220a      	movs	r2, #10
 800fdae:	4628      	mov	r0, r5
 800fdb0:	f000 f8ec 	bl	800ff8c <__multadd>
 800fdb4:	45b0      	cmp	r8, r6
 800fdb6:	4683      	mov	fp, r0
 800fdb8:	f04f 0300 	mov.w	r3, #0
 800fdbc:	f04f 020a 	mov.w	r2, #10
 800fdc0:	4641      	mov	r1, r8
 800fdc2:	4628      	mov	r0, r5
 800fdc4:	d107      	bne.n	800fdd6 <_dtoa_r+0xb1e>
 800fdc6:	f000 f8e1 	bl	800ff8c <__multadd>
 800fdca:	4680      	mov	r8, r0
 800fdcc:	4606      	mov	r6, r0
 800fdce:	9b08      	ldr	r3, [sp, #32]
 800fdd0:	3301      	adds	r3, #1
 800fdd2:	9308      	str	r3, [sp, #32]
 800fdd4:	e775      	b.n	800fcc2 <_dtoa_r+0xa0a>
 800fdd6:	f000 f8d9 	bl	800ff8c <__multadd>
 800fdda:	4631      	mov	r1, r6
 800fddc:	4680      	mov	r8, r0
 800fdde:	2300      	movs	r3, #0
 800fde0:	220a      	movs	r2, #10
 800fde2:	4628      	mov	r0, r5
 800fde4:	f000 f8d2 	bl	800ff8c <__multadd>
 800fde8:	4606      	mov	r6, r0
 800fdea:	e7f0      	b.n	800fdce <_dtoa_r+0xb16>
 800fdec:	f1b9 0f00 	cmp.w	r9, #0
 800fdf0:	bfcc      	ite	gt
 800fdf2:	464f      	movgt	r7, r9
 800fdf4:	2701      	movle	r7, #1
 800fdf6:	f04f 0800 	mov.w	r8, #0
 800fdfa:	9a03      	ldr	r2, [sp, #12]
 800fdfc:	4417      	add	r7, r2
 800fdfe:	4659      	mov	r1, fp
 800fe00:	2201      	movs	r2, #1
 800fe02:	4628      	mov	r0, r5
 800fe04:	9308      	str	r3, [sp, #32]
 800fe06:	f000 fa6d 	bl	80102e4 <__lshift>
 800fe0a:	4621      	mov	r1, r4
 800fe0c:	4683      	mov	fp, r0
 800fe0e:	f000 fad9 	bl	80103c4 <__mcmp>
 800fe12:	2800      	cmp	r0, #0
 800fe14:	dcb2      	bgt.n	800fd7c <_dtoa_r+0xac4>
 800fe16:	d102      	bne.n	800fe1e <_dtoa_r+0xb66>
 800fe18:	9b08      	ldr	r3, [sp, #32]
 800fe1a:	07db      	lsls	r3, r3, #31
 800fe1c:	d4ae      	bmi.n	800fd7c <_dtoa_r+0xac4>
 800fe1e:	463b      	mov	r3, r7
 800fe20:	461f      	mov	r7, r3
 800fe22:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800fe26:	2a30      	cmp	r2, #48	; 0x30
 800fe28:	d0fa      	beq.n	800fe20 <_dtoa_r+0xb68>
 800fe2a:	e6f9      	b.n	800fc20 <_dtoa_r+0x968>
 800fe2c:	9a03      	ldr	r2, [sp, #12]
 800fe2e:	429a      	cmp	r2, r3
 800fe30:	d1a5      	bne.n	800fd7e <_dtoa_r+0xac6>
 800fe32:	2331      	movs	r3, #49	; 0x31
 800fe34:	f10a 0a01 	add.w	sl, sl, #1
 800fe38:	e779      	b.n	800fd2e <_dtoa_r+0xa76>
 800fe3a:	4b14      	ldr	r3, [pc, #80]	; (800fe8c <_dtoa_r+0xbd4>)
 800fe3c:	f7ff baa8 	b.w	800f390 <_dtoa_r+0xd8>
 800fe40:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800fe42:	2b00      	cmp	r3, #0
 800fe44:	f47f aa81 	bne.w	800f34a <_dtoa_r+0x92>
 800fe48:	4b11      	ldr	r3, [pc, #68]	; (800fe90 <_dtoa_r+0xbd8>)
 800fe4a:	f7ff baa1 	b.w	800f390 <_dtoa_r+0xd8>
 800fe4e:	f1b9 0f00 	cmp.w	r9, #0
 800fe52:	dc03      	bgt.n	800fe5c <_dtoa_r+0xba4>
 800fe54:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800fe56:	2b02      	cmp	r3, #2
 800fe58:	f73f aecb 	bgt.w	800fbf2 <_dtoa_r+0x93a>
 800fe5c:	9f03      	ldr	r7, [sp, #12]
 800fe5e:	4621      	mov	r1, r4
 800fe60:	4658      	mov	r0, fp
 800fe62:	f7ff f99a 	bl	800f19a <quorem>
 800fe66:	9a03      	ldr	r2, [sp, #12]
 800fe68:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800fe6c:	f807 3b01 	strb.w	r3, [r7], #1
 800fe70:	1aba      	subs	r2, r7, r2
 800fe72:	4591      	cmp	r9, r2
 800fe74:	ddba      	ble.n	800fdec <_dtoa_r+0xb34>
 800fe76:	4659      	mov	r1, fp
 800fe78:	2300      	movs	r3, #0
 800fe7a:	220a      	movs	r2, #10
 800fe7c:	4628      	mov	r0, r5
 800fe7e:	f000 f885 	bl	800ff8c <__multadd>
 800fe82:	4683      	mov	fp, r0
 800fe84:	e7eb      	b.n	800fe5e <_dtoa_r+0xba6>
 800fe86:	bf00      	nop
 800fe88:	08011eab 	.word	0x08011eab
 800fe8c:	08011e08 	.word	0x08011e08
 800fe90:	08011e2c 	.word	0x08011e2c

0800fe94 <_localeconv_r>:
 800fe94:	4800      	ldr	r0, [pc, #0]	; (800fe98 <_localeconv_r+0x4>)
 800fe96:	4770      	bx	lr
 800fe98:	200001c4 	.word	0x200001c4

0800fe9c <malloc>:
 800fe9c:	4b02      	ldr	r3, [pc, #8]	; (800fea8 <malloc+0xc>)
 800fe9e:	4601      	mov	r1, r0
 800fea0:	6818      	ldr	r0, [r3, #0]
 800fea2:	f000 bc0f 	b.w	80106c4 <_malloc_r>
 800fea6:	bf00      	nop
 800fea8:	20000070 	.word	0x20000070

0800feac <memchr>:
 800feac:	4603      	mov	r3, r0
 800feae:	b510      	push	{r4, lr}
 800feb0:	b2c9      	uxtb	r1, r1
 800feb2:	4402      	add	r2, r0
 800feb4:	4293      	cmp	r3, r2
 800feb6:	4618      	mov	r0, r3
 800feb8:	d101      	bne.n	800febe <memchr+0x12>
 800feba:	2000      	movs	r0, #0
 800febc:	e003      	b.n	800fec6 <memchr+0x1a>
 800febe:	7804      	ldrb	r4, [r0, #0]
 800fec0:	3301      	adds	r3, #1
 800fec2:	428c      	cmp	r4, r1
 800fec4:	d1f6      	bne.n	800feb4 <memchr+0x8>
 800fec6:	bd10      	pop	{r4, pc}

0800fec8 <_Balloc>:
 800fec8:	b570      	push	{r4, r5, r6, lr}
 800feca:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800fecc:	4604      	mov	r4, r0
 800fece:	460d      	mov	r5, r1
 800fed0:	b976      	cbnz	r6, 800fef0 <_Balloc+0x28>
 800fed2:	2010      	movs	r0, #16
 800fed4:	f7ff ffe2 	bl	800fe9c <malloc>
 800fed8:	4602      	mov	r2, r0
 800feda:	6260      	str	r0, [r4, #36]	; 0x24
 800fedc:	b920      	cbnz	r0, 800fee8 <_Balloc+0x20>
 800fede:	2166      	movs	r1, #102	; 0x66
 800fee0:	4b17      	ldr	r3, [pc, #92]	; (800ff40 <_Balloc+0x78>)
 800fee2:	4818      	ldr	r0, [pc, #96]	; (800ff44 <_Balloc+0x7c>)
 800fee4:	f000 fdce 	bl	8010a84 <__assert_func>
 800fee8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800feec:	6006      	str	r6, [r0, #0]
 800feee:	60c6      	str	r6, [r0, #12]
 800fef0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800fef2:	68f3      	ldr	r3, [r6, #12]
 800fef4:	b183      	cbz	r3, 800ff18 <_Balloc+0x50>
 800fef6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fef8:	68db      	ldr	r3, [r3, #12]
 800fefa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800fefe:	b9b8      	cbnz	r0, 800ff30 <_Balloc+0x68>
 800ff00:	2101      	movs	r1, #1
 800ff02:	fa01 f605 	lsl.w	r6, r1, r5
 800ff06:	1d72      	adds	r2, r6, #5
 800ff08:	4620      	mov	r0, r4
 800ff0a:	0092      	lsls	r2, r2, #2
 800ff0c:	f000 fb5e 	bl	80105cc <_calloc_r>
 800ff10:	b160      	cbz	r0, 800ff2c <_Balloc+0x64>
 800ff12:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ff16:	e00e      	b.n	800ff36 <_Balloc+0x6e>
 800ff18:	2221      	movs	r2, #33	; 0x21
 800ff1a:	2104      	movs	r1, #4
 800ff1c:	4620      	mov	r0, r4
 800ff1e:	f000 fb55 	bl	80105cc <_calloc_r>
 800ff22:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ff24:	60f0      	str	r0, [r6, #12]
 800ff26:	68db      	ldr	r3, [r3, #12]
 800ff28:	2b00      	cmp	r3, #0
 800ff2a:	d1e4      	bne.n	800fef6 <_Balloc+0x2e>
 800ff2c:	2000      	movs	r0, #0
 800ff2e:	bd70      	pop	{r4, r5, r6, pc}
 800ff30:	6802      	ldr	r2, [r0, #0]
 800ff32:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ff36:	2300      	movs	r3, #0
 800ff38:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ff3c:	e7f7      	b.n	800ff2e <_Balloc+0x66>
 800ff3e:	bf00      	nop
 800ff40:	08011e39 	.word	0x08011e39
 800ff44:	08011ebc 	.word	0x08011ebc

0800ff48 <_Bfree>:
 800ff48:	b570      	push	{r4, r5, r6, lr}
 800ff4a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800ff4c:	4605      	mov	r5, r0
 800ff4e:	460c      	mov	r4, r1
 800ff50:	b976      	cbnz	r6, 800ff70 <_Bfree+0x28>
 800ff52:	2010      	movs	r0, #16
 800ff54:	f7ff ffa2 	bl	800fe9c <malloc>
 800ff58:	4602      	mov	r2, r0
 800ff5a:	6268      	str	r0, [r5, #36]	; 0x24
 800ff5c:	b920      	cbnz	r0, 800ff68 <_Bfree+0x20>
 800ff5e:	218a      	movs	r1, #138	; 0x8a
 800ff60:	4b08      	ldr	r3, [pc, #32]	; (800ff84 <_Bfree+0x3c>)
 800ff62:	4809      	ldr	r0, [pc, #36]	; (800ff88 <_Bfree+0x40>)
 800ff64:	f000 fd8e 	bl	8010a84 <__assert_func>
 800ff68:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ff6c:	6006      	str	r6, [r0, #0]
 800ff6e:	60c6      	str	r6, [r0, #12]
 800ff70:	b13c      	cbz	r4, 800ff82 <_Bfree+0x3a>
 800ff72:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800ff74:	6862      	ldr	r2, [r4, #4]
 800ff76:	68db      	ldr	r3, [r3, #12]
 800ff78:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ff7c:	6021      	str	r1, [r4, #0]
 800ff7e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ff82:	bd70      	pop	{r4, r5, r6, pc}
 800ff84:	08011e39 	.word	0x08011e39
 800ff88:	08011ebc 	.word	0x08011ebc

0800ff8c <__multadd>:
 800ff8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ff90:	4607      	mov	r7, r0
 800ff92:	460c      	mov	r4, r1
 800ff94:	461e      	mov	r6, r3
 800ff96:	2000      	movs	r0, #0
 800ff98:	690d      	ldr	r5, [r1, #16]
 800ff9a:	f101 0c14 	add.w	ip, r1, #20
 800ff9e:	f8dc 3000 	ldr.w	r3, [ip]
 800ffa2:	3001      	adds	r0, #1
 800ffa4:	b299      	uxth	r1, r3
 800ffa6:	fb02 6101 	mla	r1, r2, r1, r6
 800ffaa:	0c1e      	lsrs	r6, r3, #16
 800ffac:	0c0b      	lsrs	r3, r1, #16
 800ffae:	fb02 3306 	mla	r3, r2, r6, r3
 800ffb2:	b289      	uxth	r1, r1
 800ffb4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800ffb8:	4285      	cmp	r5, r0
 800ffba:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ffbe:	f84c 1b04 	str.w	r1, [ip], #4
 800ffc2:	dcec      	bgt.n	800ff9e <__multadd+0x12>
 800ffc4:	b30e      	cbz	r6, 801000a <__multadd+0x7e>
 800ffc6:	68a3      	ldr	r3, [r4, #8]
 800ffc8:	42ab      	cmp	r3, r5
 800ffca:	dc19      	bgt.n	8010000 <__multadd+0x74>
 800ffcc:	6861      	ldr	r1, [r4, #4]
 800ffce:	4638      	mov	r0, r7
 800ffd0:	3101      	adds	r1, #1
 800ffd2:	f7ff ff79 	bl	800fec8 <_Balloc>
 800ffd6:	4680      	mov	r8, r0
 800ffd8:	b928      	cbnz	r0, 800ffe6 <__multadd+0x5a>
 800ffda:	4602      	mov	r2, r0
 800ffdc:	21b5      	movs	r1, #181	; 0xb5
 800ffde:	4b0c      	ldr	r3, [pc, #48]	; (8010010 <__multadd+0x84>)
 800ffe0:	480c      	ldr	r0, [pc, #48]	; (8010014 <__multadd+0x88>)
 800ffe2:	f000 fd4f 	bl	8010a84 <__assert_func>
 800ffe6:	6922      	ldr	r2, [r4, #16]
 800ffe8:	f104 010c 	add.w	r1, r4, #12
 800ffec:	3202      	adds	r2, #2
 800ffee:	0092      	lsls	r2, r2, #2
 800fff0:	300c      	adds	r0, #12
 800fff2:	f7fe fc29 	bl	800e848 <memcpy>
 800fff6:	4621      	mov	r1, r4
 800fff8:	4638      	mov	r0, r7
 800fffa:	f7ff ffa5 	bl	800ff48 <_Bfree>
 800fffe:	4644      	mov	r4, r8
 8010000:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8010004:	3501      	adds	r5, #1
 8010006:	615e      	str	r6, [r3, #20]
 8010008:	6125      	str	r5, [r4, #16]
 801000a:	4620      	mov	r0, r4
 801000c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010010:	08011eab 	.word	0x08011eab
 8010014:	08011ebc 	.word	0x08011ebc

08010018 <__hi0bits>:
 8010018:	0c02      	lsrs	r2, r0, #16
 801001a:	0412      	lsls	r2, r2, #16
 801001c:	4603      	mov	r3, r0
 801001e:	b9ca      	cbnz	r2, 8010054 <__hi0bits+0x3c>
 8010020:	0403      	lsls	r3, r0, #16
 8010022:	2010      	movs	r0, #16
 8010024:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8010028:	bf04      	itt	eq
 801002a:	021b      	lsleq	r3, r3, #8
 801002c:	3008      	addeq	r0, #8
 801002e:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8010032:	bf04      	itt	eq
 8010034:	011b      	lsleq	r3, r3, #4
 8010036:	3004      	addeq	r0, #4
 8010038:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 801003c:	bf04      	itt	eq
 801003e:	009b      	lsleq	r3, r3, #2
 8010040:	3002      	addeq	r0, #2
 8010042:	2b00      	cmp	r3, #0
 8010044:	db05      	blt.n	8010052 <__hi0bits+0x3a>
 8010046:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 801004a:	f100 0001 	add.w	r0, r0, #1
 801004e:	bf08      	it	eq
 8010050:	2020      	moveq	r0, #32
 8010052:	4770      	bx	lr
 8010054:	2000      	movs	r0, #0
 8010056:	e7e5      	b.n	8010024 <__hi0bits+0xc>

08010058 <__lo0bits>:
 8010058:	6803      	ldr	r3, [r0, #0]
 801005a:	4602      	mov	r2, r0
 801005c:	f013 0007 	ands.w	r0, r3, #7
 8010060:	d00b      	beq.n	801007a <__lo0bits+0x22>
 8010062:	07d9      	lsls	r1, r3, #31
 8010064:	d421      	bmi.n	80100aa <__lo0bits+0x52>
 8010066:	0798      	lsls	r0, r3, #30
 8010068:	bf49      	itett	mi
 801006a:	085b      	lsrmi	r3, r3, #1
 801006c:	089b      	lsrpl	r3, r3, #2
 801006e:	2001      	movmi	r0, #1
 8010070:	6013      	strmi	r3, [r2, #0]
 8010072:	bf5c      	itt	pl
 8010074:	2002      	movpl	r0, #2
 8010076:	6013      	strpl	r3, [r2, #0]
 8010078:	4770      	bx	lr
 801007a:	b299      	uxth	r1, r3
 801007c:	b909      	cbnz	r1, 8010082 <__lo0bits+0x2a>
 801007e:	2010      	movs	r0, #16
 8010080:	0c1b      	lsrs	r3, r3, #16
 8010082:	b2d9      	uxtb	r1, r3
 8010084:	b909      	cbnz	r1, 801008a <__lo0bits+0x32>
 8010086:	3008      	adds	r0, #8
 8010088:	0a1b      	lsrs	r3, r3, #8
 801008a:	0719      	lsls	r1, r3, #28
 801008c:	bf04      	itt	eq
 801008e:	091b      	lsreq	r3, r3, #4
 8010090:	3004      	addeq	r0, #4
 8010092:	0799      	lsls	r1, r3, #30
 8010094:	bf04      	itt	eq
 8010096:	089b      	lsreq	r3, r3, #2
 8010098:	3002      	addeq	r0, #2
 801009a:	07d9      	lsls	r1, r3, #31
 801009c:	d403      	bmi.n	80100a6 <__lo0bits+0x4e>
 801009e:	085b      	lsrs	r3, r3, #1
 80100a0:	f100 0001 	add.w	r0, r0, #1
 80100a4:	d003      	beq.n	80100ae <__lo0bits+0x56>
 80100a6:	6013      	str	r3, [r2, #0]
 80100a8:	4770      	bx	lr
 80100aa:	2000      	movs	r0, #0
 80100ac:	4770      	bx	lr
 80100ae:	2020      	movs	r0, #32
 80100b0:	4770      	bx	lr
	...

080100b4 <__i2b>:
 80100b4:	b510      	push	{r4, lr}
 80100b6:	460c      	mov	r4, r1
 80100b8:	2101      	movs	r1, #1
 80100ba:	f7ff ff05 	bl	800fec8 <_Balloc>
 80100be:	4602      	mov	r2, r0
 80100c0:	b928      	cbnz	r0, 80100ce <__i2b+0x1a>
 80100c2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80100c6:	4b04      	ldr	r3, [pc, #16]	; (80100d8 <__i2b+0x24>)
 80100c8:	4804      	ldr	r0, [pc, #16]	; (80100dc <__i2b+0x28>)
 80100ca:	f000 fcdb 	bl	8010a84 <__assert_func>
 80100ce:	2301      	movs	r3, #1
 80100d0:	6144      	str	r4, [r0, #20]
 80100d2:	6103      	str	r3, [r0, #16]
 80100d4:	bd10      	pop	{r4, pc}
 80100d6:	bf00      	nop
 80100d8:	08011eab 	.word	0x08011eab
 80100dc:	08011ebc 	.word	0x08011ebc

080100e0 <__multiply>:
 80100e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80100e4:	4691      	mov	r9, r2
 80100e6:	690a      	ldr	r2, [r1, #16]
 80100e8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80100ec:	460c      	mov	r4, r1
 80100ee:	429a      	cmp	r2, r3
 80100f0:	bfbe      	ittt	lt
 80100f2:	460b      	movlt	r3, r1
 80100f4:	464c      	movlt	r4, r9
 80100f6:	4699      	movlt	r9, r3
 80100f8:	6927      	ldr	r7, [r4, #16]
 80100fa:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80100fe:	68a3      	ldr	r3, [r4, #8]
 8010100:	6861      	ldr	r1, [r4, #4]
 8010102:	eb07 060a 	add.w	r6, r7, sl
 8010106:	42b3      	cmp	r3, r6
 8010108:	b085      	sub	sp, #20
 801010a:	bfb8      	it	lt
 801010c:	3101      	addlt	r1, #1
 801010e:	f7ff fedb 	bl	800fec8 <_Balloc>
 8010112:	b930      	cbnz	r0, 8010122 <__multiply+0x42>
 8010114:	4602      	mov	r2, r0
 8010116:	f240 115d 	movw	r1, #349	; 0x15d
 801011a:	4b43      	ldr	r3, [pc, #268]	; (8010228 <__multiply+0x148>)
 801011c:	4843      	ldr	r0, [pc, #268]	; (801022c <__multiply+0x14c>)
 801011e:	f000 fcb1 	bl	8010a84 <__assert_func>
 8010122:	f100 0514 	add.w	r5, r0, #20
 8010126:	462b      	mov	r3, r5
 8010128:	2200      	movs	r2, #0
 801012a:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 801012e:	4543      	cmp	r3, r8
 8010130:	d321      	bcc.n	8010176 <__multiply+0x96>
 8010132:	f104 0314 	add.w	r3, r4, #20
 8010136:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 801013a:	f109 0314 	add.w	r3, r9, #20
 801013e:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8010142:	9202      	str	r2, [sp, #8]
 8010144:	1b3a      	subs	r2, r7, r4
 8010146:	3a15      	subs	r2, #21
 8010148:	f022 0203 	bic.w	r2, r2, #3
 801014c:	3204      	adds	r2, #4
 801014e:	f104 0115 	add.w	r1, r4, #21
 8010152:	428f      	cmp	r7, r1
 8010154:	bf38      	it	cc
 8010156:	2204      	movcc	r2, #4
 8010158:	9201      	str	r2, [sp, #4]
 801015a:	9a02      	ldr	r2, [sp, #8]
 801015c:	9303      	str	r3, [sp, #12]
 801015e:	429a      	cmp	r2, r3
 8010160:	d80c      	bhi.n	801017c <__multiply+0x9c>
 8010162:	2e00      	cmp	r6, #0
 8010164:	dd03      	ble.n	801016e <__multiply+0x8e>
 8010166:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801016a:	2b00      	cmp	r3, #0
 801016c:	d059      	beq.n	8010222 <__multiply+0x142>
 801016e:	6106      	str	r6, [r0, #16]
 8010170:	b005      	add	sp, #20
 8010172:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010176:	f843 2b04 	str.w	r2, [r3], #4
 801017a:	e7d8      	b.n	801012e <__multiply+0x4e>
 801017c:	f8b3 a000 	ldrh.w	sl, [r3]
 8010180:	f1ba 0f00 	cmp.w	sl, #0
 8010184:	d023      	beq.n	80101ce <__multiply+0xee>
 8010186:	46a9      	mov	r9, r5
 8010188:	f04f 0c00 	mov.w	ip, #0
 801018c:	f104 0e14 	add.w	lr, r4, #20
 8010190:	f85e 2b04 	ldr.w	r2, [lr], #4
 8010194:	f8d9 1000 	ldr.w	r1, [r9]
 8010198:	fa1f fb82 	uxth.w	fp, r2
 801019c:	b289      	uxth	r1, r1
 801019e:	fb0a 110b 	mla	r1, sl, fp, r1
 80101a2:	4461      	add	r1, ip
 80101a4:	f8d9 c000 	ldr.w	ip, [r9]
 80101a8:	0c12      	lsrs	r2, r2, #16
 80101aa:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 80101ae:	fb0a c202 	mla	r2, sl, r2, ip
 80101b2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80101b6:	b289      	uxth	r1, r1
 80101b8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80101bc:	4577      	cmp	r7, lr
 80101be:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80101c2:	f849 1b04 	str.w	r1, [r9], #4
 80101c6:	d8e3      	bhi.n	8010190 <__multiply+0xb0>
 80101c8:	9a01      	ldr	r2, [sp, #4]
 80101ca:	f845 c002 	str.w	ip, [r5, r2]
 80101ce:	9a03      	ldr	r2, [sp, #12]
 80101d0:	3304      	adds	r3, #4
 80101d2:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80101d6:	f1b9 0f00 	cmp.w	r9, #0
 80101da:	d020      	beq.n	801021e <__multiply+0x13e>
 80101dc:	46ae      	mov	lr, r5
 80101de:	f04f 0a00 	mov.w	sl, #0
 80101e2:	6829      	ldr	r1, [r5, #0]
 80101e4:	f104 0c14 	add.w	ip, r4, #20
 80101e8:	f8bc b000 	ldrh.w	fp, [ip]
 80101ec:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80101f0:	b289      	uxth	r1, r1
 80101f2:	fb09 220b 	mla	r2, r9, fp, r2
 80101f6:	4492      	add	sl, r2
 80101f8:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80101fc:	f84e 1b04 	str.w	r1, [lr], #4
 8010200:	f85c 2b04 	ldr.w	r2, [ip], #4
 8010204:	f8be 1000 	ldrh.w	r1, [lr]
 8010208:	0c12      	lsrs	r2, r2, #16
 801020a:	fb09 1102 	mla	r1, r9, r2, r1
 801020e:	4567      	cmp	r7, ip
 8010210:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8010214:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8010218:	d8e6      	bhi.n	80101e8 <__multiply+0x108>
 801021a:	9a01      	ldr	r2, [sp, #4]
 801021c:	50a9      	str	r1, [r5, r2]
 801021e:	3504      	adds	r5, #4
 8010220:	e79b      	b.n	801015a <__multiply+0x7a>
 8010222:	3e01      	subs	r6, #1
 8010224:	e79d      	b.n	8010162 <__multiply+0x82>
 8010226:	bf00      	nop
 8010228:	08011eab 	.word	0x08011eab
 801022c:	08011ebc 	.word	0x08011ebc

08010230 <__pow5mult>:
 8010230:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010234:	4615      	mov	r5, r2
 8010236:	f012 0203 	ands.w	r2, r2, #3
 801023a:	4606      	mov	r6, r0
 801023c:	460f      	mov	r7, r1
 801023e:	d007      	beq.n	8010250 <__pow5mult+0x20>
 8010240:	4c25      	ldr	r4, [pc, #148]	; (80102d8 <__pow5mult+0xa8>)
 8010242:	3a01      	subs	r2, #1
 8010244:	2300      	movs	r3, #0
 8010246:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801024a:	f7ff fe9f 	bl	800ff8c <__multadd>
 801024e:	4607      	mov	r7, r0
 8010250:	10ad      	asrs	r5, r5, #2
 8010252:	d03d      	beq.n	80102d0 <__pow5mult+0xa0>
 8010254:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8010256:	b97c      	cbnz	r4, 8010278 <__pow5mult+0x48>
 8010258:	2010      	movs	r0, #16
 801025a:	f7ff fe1f 	bl	800fe9c <malloc>
 801025e:	4602      	mov	r2, r0
 8010260:	6270      	str	r0, [r6, #36]	; 0x24
 8010262:	b928      	cbnz	r0, 8010270 <__pow5mult+0x40>
 8010264:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8010268:	4b1c      	ldr	r3, [pc, #112]	; (80102dc <__pow5mult+0xac>)
 801026a:	481d      	ldr	r0, [pc, #116]	; (80102e0 <__pow5mult+0xb0>)
 801026c:	f000 fc0a 	bl	8010a84 <__assert_func>
 8010270:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8010274:	6004      	str	r4, [r0, #0]
 8010276:	60c4      	str	r4, [r0, #12]
 8010278:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 801027c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8010280:	b94c      	cbnz	r4, 8010296 <__pow5mult+0x66>
 8010282:	f240 2171 	movw	r1, #625	; 0x271
 8010286:	4630      	mov	r0, r6
 8010288:	f7ff ff14 	bl	80100b4 <__i2b>
 801028c:	2300      	movs	r3, #0
 801028e:	4604      	mov	r4, r0
 8010290:	f8c8 0008 	str.w	r0, [r8, #8]
 8010294:	6003      	str	r3, [r0, #0]
 8010296:	f04f 0900 	mov.w	r9, #0
 801029a:	07eb      	lsls	r3, r5, #31
 801029c:	d50a      	bpl.n	80102b4 <__pow5mult+0x84>
 801029e:	4639      	mov	r1, r7
 80102a0:	4622      	mov	r2, r4
 80102a2:	4630      	mov	r0, r6
 80102a4:	f7ff ff1c 	bl	80100e0 <__multiply>
 80102a8:	4680      	mov	r8, r0
 80102aa:	4639      	mov	r1, r7
 80102ac:	4630      	mov	r0, r6
 80102ae:	f7ff fe4b 	bl	800ff48 <_Bfree>
 80102b2:	4647      	mov	r7, r8
 80102b4:	106d      	asrs	r5, r5, #1
 80102b6:	d00b      	beq.n	80102d0 <__pow5mult+0xa0>
 80102b8:	6820      	ldr	r0, [r4, #0]
 80102ba:	b938      	cbnz	r0, 80102cc <__pow5mult+0x9c>
 80102bc:	4622      	mov	r2, r4
 80102be:	4621      	mov	r1, r4
 80102c0:	4630      	mov	r0, r6
 80102c2:	f7ff ff0d 	bl	80100e0 <__multiply>
 80102c6:	6020      	str	r0, [r4, #0]
 80102c8:	f8c0 9000 	str.w	r9, [r0]
 80102cc:	4604      	mov	r4, r0
 80102ce:	e7e4      	b.n	801029a <__pow5mult+0x6a>
 80102d0:	4638      	mov	r0, r7
 80102d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80102d6:	bf00      	nop
 80102d8:	08012008 	.word	0x08012008
 80102dc:	08011e39 	.word	0x08011e39
 80102e0:	08011ebc 	.word	0x08011ebc

080102e4 <__lshift>:
 80102e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80102e8:	460c      	mov	r4, r1
 80102ea:	4607      	mov	r7, r0
 80102ec:	4691      	mov	r9, r2
 80102ee:	6923      	ldr	r3, [r4, #16]
 80102f0:	6849      	ldr	r1, [r1, #4]
 80102f2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80102f6:	68a3      	ldr	r3, [r4, #8]
 80102f8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80102fc:	f108 0601 	add.w	r6, r8, #1
 8010300:	42b3      	cmp	r3, r6
 8010302:	db0b      	blt.n	801031c <__lshift+0x38>
 8010304:	4638      	mov	r0, r7
 8010306:	f7ff fddf 	bl	800fec8 <_Balloc>
 801030a:	4605      	mov	r5, r0
 801030c:	b948      	cbnz	r0, 8010322 <__lshift+0x3e>
 801030e:	4602      	mov	r2, r0
 8010310:	f240 11d9 	movw	r1, #473	; 0x1d9
 8010314:	4b29      	ldr	r3, [pc, #164]	; (80103bc <__lshift+0xd8>)
 8010316:	482a      	ldr	r0, [pc, #168]	; (80103c0 <__lshift+0xdc>)
 8010318:	f000 fbb4 	bl	8010a84 <__assert_func>
 801031c:	3101      	adds	r1, #1
 801031e:	005b      	lsls	r3, r3, #1
 8010320:	e7ee      	b.n	8010300 <__lshift+0x1c>
 8010322:	2300      	movs	r3, #0
 8010324:	f100 0114 	add.w	r1, r0, #20
 8010328:	f100 0210 	add.w	r2, r0, #16
 801032c:	4618      	mov	r0, r3
 801032e:	4553      	cmp	r3, sl
 8010330:	db37      	blt.n	80103a2 <__lshift+0xbe>
 8010332:	6920      	ldr	r0, [r4, #16]
 8010334:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8010338:	f104 0314 	add.w	r3, r4, #20
 801033c:	f019 091f 	ands.w	r9, r9, #31
 8010340:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8010344:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8010348:	d02f      	beq.n	80103aa <__lshift+0xc6>
 801034a:	468a      	mov	sl, r1
 801034c:	f04f 0c00 	mov.w	ip, #0
 8010350:	f1c9 0e20 	rsb	lr, r9, #32
 8010354:	681a      	ldr	r2, [r3, #0]
 8010356:	fa02 f209 	lsl.w	r2, r2, r9
 801035a:	ea42 020c 	orr.w	r2, r2, ip
 801035e:	f84a 2b04 	str.w	r2, [sl], #4
 8010362:	f853 2b04 	ldr.w	r2, [r3], #4
 8010366:	4298      	cmp	r0, r3
 8010368:	fa22 fc0e 	lsr.w	ip, r2, lr
 801036c:	d8f2      	bhi.n	8010354 <__lshift+0x70>
 801036e:	1b03      	subs	r3, r0, r4
 8010370:	3b15      	subs	r3, #21
 8010372:	f023 0303 	bic.w	r3, r3, #3
 8010376:	3304      	adds	r3, #4
 8010378:	f104 0215 	add.w	r2, r4, #21
 801037c:	4290      	cmp	r0, r2
 801037e:	bf38      	it	cc
 8010380:	2304      	movcc	r3, #4
 8010382:	f841 c003 	str.w	ip, [r1, r3]
 8010386:	f1bc 0f00 	cmp.w	ip, #0
 801038a:	d001      	beq.n	8010390 <__lshift+0xac>
 801038c:	f108 0602 	add.w	r6, r8, #2
 8010390:	3e01      	subs	r6, #1
 8010392:	4638      	mov	r0, r7
 8010394:	4621      	mov	r1, r4
 8010396:	612e      	str	r6, [r5, #16]
 8010398:	f7ff fdd6 	bl	800ff48 <_Bfree>
 801039c:	4628      	mov	r0, r5
 801039e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80103a2:	f842 0f04 	str.w	r0, [r2, #4]!
 80103a6:	3301      	adds	r3, #1
 80103a8:	e7c1      	b.n	801032e <__lshift+0x4a>
 80103aa:	3904      	subs	r1, #4
 80103ac:	f853 2b04 	ldr.w	r2, [r3], #4
 80103b0:	4298      	cmp	r0, r3
 80103b2:	f841 2f04 	str.w	r2, [r1, #4]!
 80103b6:	d8f9      	bhi.n	80103ac <__lshift+0xc8>
 80103b8:	e7ea      	b.n	8010390 <__lshift+0xac>
 80103ba:	bf00      	nop
 80103bc:	08011eab 	.word	0x08011eab
 80103c0:	08011ebc 	.word	0x08011ebc

080103c4 <__mcmp>:
 80103c4:	4603      	mov	r3, r0
 80103c6:	690a      	ldr	r2, [r1, #16]
 80103c8:	6900      	ldr	r0, [r0, #16]
 80103ca:	b530      	push	{r4, r5, lr}
 80103cc:	1a80      	subs	r0, r0, r2
 80103ce:	d10d      	bne.n	80103ec <__mcmp+0x28>
 80103d0:	3314      	adds	r3, #20
 80103d2:	3114      	adds	r1, #20
 80103d4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80103d8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80103dc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80103e0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80103e4:	4295      	cmp	r5, r2
 80103e6:	d002      	beq.n	80103ee <__mcmp+0x2a>
 80103e8:	d304      	bcc.n	80103f4 <__mcmp+0x30>
 80103ea:	2001      	movs	r0, #1
 80103ec:	bd30      	pop	{r4, r5, pc}
 80103ee:	42a3      	cmp	r3, r4
 80103f0:	d3f4      	bcc.n	80103dc <__mcmp+0x18>
 80103f2:	e7fb      	b.n	80103ec <__mcmp+0x28>
 80103f4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80103f8:	e7f8      	b.n	80103ec <__mcmp+0x28>
	...

080103fc <__mdiff>:
 80103fc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010400:	460d      	mov	r5, r1
 8010402:	4607      	mov	r7, r0
 8010404:	4611      	mov	r1, r2
 8010406:	4628      	mov	r0, r5
 8010408:	4614      	mov	r4, r2
 801040a:	f7ff ffdb 	bl	80103c4 <__mcmp>
 801040e:	1e06      	subs	r6, r0, #0
 8010410:	d111      	bne.n	8010436 <__mdiff+0x3a>
 8010412:	4631      	mov	r1, r6
 8010414:	4638      	mov	r0, r7
 8010416:	f7ff fd57 	bl	800fec8 <_Balloc>
 801041a:	4602      	mov	r2, r0
 801041c:	b928      	cbnz	r0, 801042a <__mdiff+0x2e>
 801041e:	f240 2132 	movw	r1, #562	; 0x232
 8010422:	4b3a      	ldr	r3, [pc, #232]	; (801050c <__mdiff+0x110>)
 8010424:	483a      	ldr	r0, [pc, #232]	; (8010510 <__mdiff+0x114>)
 8010426:	f000 fb2d 	bl	8010a84 <__assert_func>
 801042a:	2301      	movs	r3, #1
 801042c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8010430:	4610      	mov	r0, r2
 8010432:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010436:	bfa4      	itt	ge
 8010438:	4623      	movge	r3, r4
 801043a:	462c      	movge	r4, r5
 801043c:	4638      	mov	r0, r7
 801043e:	6861      	ldr	r1, [r4, #4]
 8010440:	bfa6      	itte	ge
 8010442:	461d      	movge	r5, r3
 8010444:	2600      	movge	r6, #0
 8010446:	2601      	movlt	r6, #1
 8010448:	f7ff fd3e 	bl	800fec8 <_Balloc>
 801044c:	4602      	mov	r2, r0
 801044e:	b918      	cbnz	r0, 8010458 <__mdiff+0x5c>
 8010450:	f44f 7110 	mov.w	r1, #576	; 0x240
 8010454:	4b2d      	ldr	r3, [pc, #180]	; (801050c <__mdiff+0x110>)
 8010456:	e7e5      	b.n	8010424 <__mdiff+0x28>
 8010458:	f102 0814 	add.w	r8, r2, #20
 801045c:	46c2      	mov	sl, r8
 801045e:	f04f 0c00 	mov.w	ip, #0
 8010462:	6927      	ldr	r7, [r4, #16]
 8010464:	60c6      	str	r6, [r0, #12]
 8010466:	692e      	ldr	r6, [r5, #16]
 8010468:	f104 0014 	add.w	r0, r4, #20
 801046c:	f105 0914 	add.w	r9, r5, #20
 8010470:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8010474:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8010478:	3410      	adds	r4, #16
 801047a:	f854 bf04 	ldr.w	fp, [r4, #4]!
 801047e:	f859 3b04 	ldr.w	r3, [r9], #4
 8010482:	fa1f f18b 	uxth.w	r1, fp
 8010486:	448c      	add	ip, r1
 8010488:	b299      	uxth	r1, r3
 801048a:	0c1b      	lsrs	r3, r3, #16
 801048c:	ebac 0101 	sub.w	r1, ip, r1
 8010490:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8010494:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8010498:	b289      	uxth	r1, r1
 801049a:	ea4f 4c23 	mov.w	ip, r3, asr #16
 801049e:	454e      	cmp	r6, r9
 80104a0:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80104a4:	f84a 3b04 	str.w	r3, [sl], #4
 80104a8:	d8e7      	bhi.n	801047a <__mdiff+0x7e>
 80104aa:	1b73      	subs	r3, r6, r5
 80104ac:	3b15      	subs	r3, #21
 80104ae:	f023 0303 	bic.w	r3, r3, #3
 80104b2:	3515      	adds	r5, #21
 80104b4:	3304      	adds	r3, #4
 80104b6:	42ae      	cmp	r6, r5
 80104b8:	bf38      	it	cc
 80104ba:	2304      	movcc	r3, #4
 80104bc:	4418      	add	r0, r3
 80104be:	4443      	add	r3, r8
 80104c0:	461e      	mov	r6, r3
 80104c2:	4605      	mov	r5, r0
 80104c4:	4575      	cmp	r5, lr
 80104c6:	d30e      	bcc.n	80104e6 <__mdiff+0xea>
 80104c8:	f10e 0103 	add.w	r1, lr, #3
 80104cc:	1a09      	subs	r1, r1, r0
 80104ce:	f021 0103 	bic.w	r1, r1, #3
 80104d2:	3803      	subs	r0, #3
 80104d4:	4586      	cmp	lr, r0
 80104d6:	bf38      	it	cc
 80104d8:	2100      	movcc	r1, #0
 80104da:	4419      	add	r1, r3
 80104dc:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 80104e0:	b18b      	cbz	r3, 8010506 <__mdiff+0x10a>
 80104e2:	6117      	str	r7, [r2, #16]
 80104e4:	e7a4      	b.n	8010430 <__mdiff+0x34>
 80104e6:	f855 8b04 	ldr.w	r8, [r5], #4
 80104ea:	fa1f f188 	uxth.w	r1, r8
 80104ee:	4461      	add	r1, ip
 80104f0:	140c      	asrs	r4, r1, #16
 80104f2:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80104f6:	b289      	uxth	r1, r1
 80104f8:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80104fc:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8010500:	f846 1b04 	str.w	r1, [r6], #4
 8010504:	e7de      	b.n	80104c4 <__mdiff+0xc8>
 8010506:	3f01      	subs	r7, #1
 8010508:	e7e8      	b.n	80104dc <__mdiff+0xe0>
 801050a:	bf00      	nop
 801050c:	08011eab 	.word	0x08011eab
 8010510:	08011ebc 	.word	0x08011ebc

08010514 <__d2b>:
 8010514:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8010518:	2101      	movs	r1, #1
 801051a:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 801051e:	4690      	mov	r8, r2
 8010520:	461d      	mov	r5, r3
 8010522:	f7ff fcd1 	bl	800fec8 <_Balloc>
 8010526:	4604      	mov	r4, r0
 8010528:	b930      	cbnz	r0, 8010538 <__d2b+0x24>
 801052a:	4602      	mov	r2, r0
 801052c:	f240 310a 	movw	r1, #778	; 0x30a
 8010530:	4b24      	ldr	r3, [pc, #144]	; (80105c4 <__d2b+0xb0>)
 8010532:	4825      	ldr	r0, [pc, #148]	; (80105c8 <__d2b+0xb4>)
 8010534:	f000 faa6 	bl	8010a84 <__assert_func>
 8010538:	f3c5 0313 	ubfx	r3, r5, #0, #20
 801053c:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8010540:	bb2d      	cbnz	r5, 801058e <__d2b+0x7a>
 8010542:	9301      	str	r3, [sp, #4]
 8010544:	f1b8 0300 	subs.w	r3, r8, #0
 8010548:	d026      	beq.n	8010598 <__d2b+0x84>
 801054a:	4668      	mov	r0, sp
 801054c:	9300      	str	r3, [sp, #0]
 801054e:	f7ff fd83 	bl	8010058 <__lo0bits>
 8010552:	9900      	ldr	r1, [sp, #0]
 8010554:	b1f0      	cbz	r0, 8010594 <__d2b+0x80>
 8010556:	9a01      	ldr	r2, [sp, #4]
 8010558:	f1c0 0320 	rsb	r3, r0, #32
 801055c:	fa02 f303 	lsl.w	r3, r2, r3
 8010560:	430b      	orrs	r3, r1
 8010562:	40c2      	lsrs	r2, r0
 8010564:	6163      	str	r3, [r4, #20]
 8010566:	9201      	str	r2, [sp, #4]
 8010568:	9b01      	ldr	r3, [sp, #4]
 801056a:	2b00      	cmp	r3, #0
 801056c:	bf14      	ite	ne
 801056e:	2102      	movne	r1, #2
 8010570:	2101      	moveq	r1, #1
 8010572:	61a3      	str	r3, [r4, #24]
 8010574:	6121      	str	r1, [r4, #16]
 8010576:	b1c5      	cbz	r5, 80105aa <__d2b+0x96>
 8010578:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 801057c:	4405      	add	r5, r0
 801057e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8010582:	603d      	str	r5, [r7, #0]
 8010584:	6030      	str	r0, [r6, #0]
 8010586:	4620      	mov	r0, r4
 8010588:	b002      	add	sp, #8
 801058a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801058e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8010592:	e7d6      	b.n	8010542 <__d2b+0x2e>
 8010594:	6161      	str	r1, [r4, #20]
 8010596:	e7e7      	b.n	8010568 <__d2b+0x54>
 8010598:	a801      	add	r0, sp, #4
 801059a:	f7ff fd5d 	bl	8010058 <__lo0bits>
 801059e:	2101      	movs	r1, #1
 80105a0:	9b01      	ldr	r3, [sp, #4]
 80105a2:	6121      	str	r1, [r4, #16]
 80105a4:	6163      	str	r3, [r4, #20]
 80105a6:	3020      	adds	r0, #32
 80105a8:	e7e5      	b.n	8010576 <__d2b+0x62>
 80105aa:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 80105ae:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80105b2:	6038      	str	r0, [r7, #0]
 80105b4:	6918      	ldr	r0, [r3, #16]
 80105b6:	f7ff fd2f 	bl	8010018 <__hi0bits>
 80105ba:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 80105be:	6031      	str	r1, [r6, #0]
 80105c0:	e7e1      	b.n	8010586 <__d2b+0x72>
 80105c2:	bf00      	nop
 80105c4:	08011eab 	.word	0x08011eab
 80105c8:	08011ebc 	.word	0x08011ebc

080105cc <_calloc_r>:
 80105cc:	b570      	push	{r4, r5, r6, lr}
 80105ce:	fba1 5402 	umull	r5, r4, r1, r2
 80105d2:	b934      	cbnz	r4, 80105e2 <_calloc_r+0x16>
 80105d4:	4629      	mov	r1, r5
 80105d6:	f000 f875 	bl	80106c4 <_malloc_r>
 80105da:	4606      	mov	r6, r0
 80105dc:	b928      	cbnz	r0, 80105ea <_calloc_r+0x1e>
 80105de:	4630      	mov	r0, r6
 80105e0:	bd70      	pop	{r4, r5, r6, pc}
 80105e2:	220c      	movs	r2, #12
 80105e4:	2600      	movs	r6, #0
 80105e6:	6002      	str	r2, [r0, #0]
 80105e8:	e7f9      	b.n	80105de <_calloc_r+0x12>
 80105ea:	462a      	mov	r2, r5
 80105ec:	4621      	mov	r1, r4
 80105ee:	f7fe f939 	bl	800e864 <memset>
 80105f2:	e7f4      	b.n	80105de <_calloc_r+0x12>

080105f4 <_free_r>:
 80105f4:	b538      	push	{r3, r4, r5, lr}
 80105f6:	4605      	mov	r5, r0
 80105f8:	2900      	cmp	r1, #0
 80105fa:	d040      	beq.n	801067e <_free_r+0x8a>
 80105fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010600:	1f0c      	subs	r4, r1, #4
 8010602:	2b00      	cmp	r3, #0
 8010604:	bfb8      	it	lt
 8010606:	18e4      	addlt	r4, r4, r3
 8010608:	f000 fa98 	bl	8010b3c <__malloc_lock>
 801060c:	4a1c      	ldr	r2, [pc, #112]	; (8010680 <_free_r+0x8c>)
 801060e:	6813      	ldr	r3, [r2, #0]
 8010610:	b933      	cbnz	r3, 8010620 <_free_r+0x2c>
 8010612:	6063      	str	r3, [r4, #4]
 8010614:	6014      	str	r4, [r2, #0]
 8010616:	4628      	mov	r0, r5
 8010618:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801061c:	f000 ba94 	b.w	8010b48 <__malloc_unlock>
 8010620:	42a3      	cmp	r3, r4
 8010622:	d908      	bls.n	8010636 <_free_r+0x42>
 8010624:	6820      	ldr	r0, [r4, #0]
 8010626:	1821      	adds	r1, r4, r0
 8010628:	428b      	cmp	r3, r1
 801062a:	bf01      	itttt	eq
 801062c:	6819      	ldreq	r1, [r3, #0]
 801062e:	685b      	ldreq	r3, [r3, #4]
 8010630:	1809      	addeq	r1, r1, r0
 8010632:	6021      	streq	r1, [r4, #0]
 8010634:	e7ed      	b.n	8010612 <_free_r+0x1e>
 8010636:	461a      	mov	r2, r3
 8010638:	685b      	ldr	r3, [r3, #4]
 801063a:	b10b      	cbz	r3, 8010640 <_free_r+0x4c>
 801063c:	42a3      	cmp	r3, r4
 801063e:	d9fa      	bls.n	8010636 <_free_r+0x42>
 8010640:	6811      	ldr	r1, [r2, #0]
 8010642:	1850      	adds	r0, r2, r1
 8010644:	42a0      	cmp	r0, r4
 8010646:	d10b      	bne.n	8010660 <_free_r+0x6c>
 8010648:	6820      	ldr	r0, [r4, #0]
 801064a:	4401      	add	r1, r0
 801064c:	1850      	adds	r0, r2, r1
 801064e:	4283      	cmp	r3, r0
 8010650:	6011      	str	r1, [r2, #0]
 8010652:	d1e0      	bne.n	8010616 <_free_r+0x22>
 8010654:	6818      	ldr	r0, [r3, #0]
 8010656:	685b      	ldr	r3, [r3, #4]
 8010658:	4401      	add	r1, r0
 801065a:	6011      	str	r1, [r2, #0]
 801065c:	6053      	str	r3, [r2, #4]
 801065e:	e7da      	b.n	8010616 <_free_r+0x22>
 8010660:	d902      	bls.n	8010668 <_free_r+0x74>
 8010662:	230c      	movs	r3, #12
 8010664:	602b      	str	r3, [r5, #0]
 8010666:	e7d6      	b.n	8010616 <_free_r+0x22>
 8010668:	6820      	ldr	r0, [r4, #0]
 801066a:	1821      	adds	r1, r4, r0
 801066c:	428b      	cmp	r3, r1
 801066e:	bf01      	itttt	eq
 8010670:	6819      	ldreq	r1, [r3, #0]
 8010672:	685b      	ldreq	r3, [r3, #4]
 8010674:	1809      	addeq	r1, r1, r0
 8010676:	6021      	streq	r1, [r4, #0]
 8010678:	6063      	str	r3, [r4, #4]
 801067a:	6054      	str	r4, [r2, #4]
 801067c:	e7cb      	b.n	8010616 <_free_r+0x22>
 801067e:	bd38      	pop	{r3, r4, r5, pc}
 8010680:	20000288 	.word	0x20000288

08010684 <sbrk_aligned>:
 8010684:	b570      	push	{r4, r5, r6, lr}
 8010686:	4e0e      	ldr	r6, [pc, #56]	; (80106c0 <sbrk_aligned+0x3c>)
 8010688:	460c      	mov	r4, r1
 801068a:	6831      	ldr	r1, [r6, #0]
 801068c:	4605      	mov	r5, r0
 801068e:	b911      	cbnz	r1, 8010696 <sbrk_aligned+0x12>
 8010690:	f000 f9e8 	bl	8010a64 <_sbrk_r>
 8010694:	6030      	str	r0, [r6, #0]
 8010696:	4621      	mov	r1, r4
 8010698:	4628      	mov	r0, r5
 801069a:	f000 f9e3 	bl	8010a64 <_sbrk_r>
 801069e:	1c43      	adds	r3, r0, #1
 80106a0:	d00a      	beq.n	80106b8 <sbrk_aligned+0x34>
 80106a2:	1cc4      	adds	r4, r0, #3
 80106a4:	f024 0403 	bic.w	r4, r4, #3
 80106a8:	42a0      	cmp	r0, r4
 80106aa:	d007      	beq.n	80106bc <sbrk_aligned+0x38>
 80106ac:	1a21      	subs	r1, r4, r0
 80106ae:	4628      	mov	r0, r5
 80106b0:	f000 f9d8 	bl	8010a64 <_sbrk_r>
 80106b4:	3001      	adds	r0, #1
 80106b6:	d101      	bne.n	80106bc <sbrk_aligned+0x38>
 80106b8:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80106bc:	4620      	mov	r0, r4
 80106be:	bd70      	pop	{r4, r5, r6, pc}
 80106c0:	2000028c 	.word	0x2000028c

080106c4 <_malloc_r>:
 80106c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80106c8:	1ccd      	adds	r5, r1, #3
 80106ca:	f025 0503 	bic.w	r5, r5, #3
 80106ce:	3508      	adds	r5, #8
 80106d0:	2d0c      	cmp	r5, #12
 80106d2:	bf38      	it	cc
 80106d4:	250c      	movcc	r5, #12
 80106d6:	2d00      	cmp	r5, #0
 80106d8:	4607      	mov	r7, r0
 80106da:	db01      	blt.n	80106e0 <_malloc_r+0x1c>
 80106dc:	42a9      	cmp	r1, r5
 80106de:	d905      	bls.n	80106ec <_malloc_r+0x28>
 80106e0:	230c      	movs	r3, #12
 80106e2:	2600      	movs	r6, #0
 80106e4:	603b      	str	r3, [r7, #0]
 80106e6:	4630      	mov	r0, r6
 80106e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80106ec:	4e2e      	ldr	r6, [pc, #184]	; (80107a8 <_malloc_r+0xe4>)
 80106ee:	f000 fa25 	bl	8010b3c <__malloc_lock>
 80106f2:	6833      	ldr	r3, [r6, #0]
 80106f4:	461c      	mov	r4, r3
 80106f6:	bb34      	cbnz	r4, 8010746 <_malloc_r+0x82>
 80106f8:	4629      	mov	r1, r5
 80106fa:	4638      	mov	r0, r7
 80106fc:	f7ff ffc2 	bl	8010684 <sbrk_aligned>
 8010700:	1c43      	adds	r3, r0, #1
 8010702:	4604      	mov	r4, r0
 8010704:	d14d      	bne.n	80107a2 <_malloc_r+0xde>
 8010706:	6834      	ldr	r4, [r6, #0]
 8010708:	4626      	mov	r6, r4
 801070a:	2e00      	cmp	r6, #0
 801070c:	d140      	bne.n	8010790 <_malloc_r+0xcc>
 801070e:	6823      	ldr	r3, [r4, #0]
 8010710:	4631      	mov	r1, r6
 8010712:	4638      	mov	r0, r7
 8010714:	eb04 0803 	add.w	r8, r4, r3
 8010718:	f000 f9a4 	bl	8010a64 <_sbrk_r>
 801071c:	4580      	cmp	r8, r0
 801071e:	d13a      	bne.n	8010796 <_malloc_r+0xd2>
 8010720:	6821      	ldr	r1, [r4, #0]
 8010722:	3503      	adds	r5, #3
 8010724:	1a6d      	subs	r5, r5, r1
 8010726:	f025 0503 	bic.w	r5, r5, #3
 801072a:	3508      	adds	r5, #8
 801072c:	2d0c      	cmp	r5, #12
 801072e:	bf38      	it	cc
 8010730:	250c      	movcc	r5, #12
 8010732:	4638      	mov	r0, r7
 8010734:	4629      	mov	r1, r5
 8010736:	f7ff ffa5 	bl	8010684 <sbrk_aligned>
 801073a:	3001      	adds	r0, #1
 801073c:	d02b      	beq.n	8010796 <_malloc_r+0xd2>
 801073e:	6823      	ldr	r3, [r4, #0]
 8010740:	442b      	add	r3, r5
 8010742:	6023      	str	r3, [r4, #0]
 8010744:	e00e      	b.n	8010764 <_malloc_r+0xa0>
 8010746:	6822      	ldr	r2, [r4, #0]
 8010748:	1b52      	subs	r2, r2, r5
 801074a:	d41e      	bmi.n	801078a <_malloc_r+0xc6>
 801074c:	2a0b      	cmp	r2, #11
 801074e:	d916      	bls.n	801077e <_malloc_r+0xba>
 8010750:	1961      	adds	r1, r4, r5
 8010752:	42a3      	cmp	r3, r4
 8010754:	6025      	str	r5, [r4, #0]
 8010756:	bf18      	it	ne
 8010758:	6059      	strne	r1, [r3, #4]
 801075a:	6863      	ldr	r3, [r4, #4]
 801075c:	bf08      	it	eq
 801075e:	6031      	streq	r1, [r6, #0]
 8010760:	5162      	str	r2, [r4, r5]
 8010762:	604b      	str	r3, [r1, #4]
 8010764:	4638      	mov	r0, r7
 8010766:	f104 060b 	add.w	r6, r4, #11
 801076a:	f000 f9ed 	bl	8010b48 <__malloc_unlock>
 801076e:	f026 0607 	bic.w	r6, r6, #7
 8010772:	1d23      	adds	r3, r4, #4
 8010774:	1af2      	subs	r2, r6, r3
 8010776:	d0b6      	beq.n	80106e6 <_malloc_r+0x22>
 8010778:	1b9b      	subs	r3, r3, r6
 801077a:	50a3      	str	r3, [r4, r2]
 801077c:	e7b3      	b.n	80106e6 <_malloc_r+0x22>
 801077e:	6862      	ldr	r2, [r4, #4]
 8010780:	42a3      	cmp	r3, r4
 8010782:	bf0c      	ite	eq
 8010784:	6032      	streq	r2, [r6, #0]
 8010786:	605a      	strne	r2, [r3, #4]
 8010788:	e7ec      	b.n	8010764 <_malloc_r+0xa0>
 801078a:	4623      	mov	r3, r4
 801078c:	6864      	ldr	r4, [r4, #4]
 801078e:	e7b2      	b.n	80106f6 <_malloc_r+0x32>
 8010790:	4634      	mov	r4, r6
 8010792:	6876      	ldr	r6, [r6, #4]
 8010794:	e7b9      	b.n	801070a <_malloc_r+0x46>
 8010796:	230c      	movs	r3, #12
 8010798:	4638      	mov	r0, r7
 801079a:	603b      	str	r3, [r7, #0]
 801079c:	f000 f9d4 	bl	8010b48 <__malloc_unlock>
 80107a0:	e7a1      	b.n	80106e6 <_malloc_r+0x22>
 80107a2:	6025      	str	r5, [r4, #0]
 80107a4:	e7de      	b.n	8010764 <_malloc_r+0xa0>
 80107a6:	bf00      	nop
 80107a8:	20000288 	.word	0x20000288

080107ac <__ssputs_r>:
 80107ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80107b0:	688e      	ldr	r6, [r1, #8]
 80107b2:	4682      	mov	sl, r0
 80107b4:	429e      	cmp	r6, r3
 80107b6:	460c      	mov	r4, r1
 80107b8:	4690      	mov	r8, r2
 80107ba:	461f      	mov	r7, r3
 80107bc:	d838      	bhi.n	8010830 <__ssputs_r+0x84>
 80107be:	898a      	ldrh	r2, [r1, #12]
 80107c0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80107c4:	d032      	beq.n	801082c <__ssputs_r+0x80>
 80107c6:	6825      	ldr	r5, [r4, #0]
 80107c8:	6909      	ldr	r1, [r1, #16]
 80107ca:	3301      	adds	r3, #1
 80107cc:	eba5 0901 	sub.w	r9, r5, r1
 80107d0:	6965      	ldr	r5, [r4, #20]
 80107d2:	444b      	add	r3, r9
 80107d4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80107d8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80107dc:	106d      	asrs	r5, r5, #1
 80107de:	429d      	cmp	r5, r3
 80107e0:	bf38      	it	cc
 80107e2:	461d      	movcc	r5, r3
 80107e4:	0553      	lsls	r3, r2, #21
 80107e6:	d531      	bpl.n	801084c <__ssputs_r+0xa0>
 80107e8:	4629      	mov	r1, r5
 80107ea:	f7ff ff6b 	bl	80106c4 <_malloc_r>
 80107ee:	4606      	mov	r6, r0
 80107f0:	b950      	cbnz	r0, 8010808 <__ssputs_r+0x5c>
 80107f2:	230c      	movs	r3, #12
 80107f4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80107f8:	f8ca 3000 	str.w	r3, [sl]
 80107fc:	89a3      	ldrh	r3, [r4, #12]
 80107fe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010802:	81a3      	strh	r3, [r4, #12]
 8010804:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010808:	464a      	mov	r2, r9
 801080a:	6921      	ldr	r1, [r4, #16]
 801080c:	f7fe f81c 	bl	800e848 <memcpy>
 8010810:	89a3      	ldrh	r3, [r4, #12]
 8010812:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8010816:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801081a:	81a3      	strh	r3, [r4, #12]
 801081c:	6126      	str	r6, [r4, #16]
 801081e:	444e      	add	r6, r9
 8010820:	6026      	str	r6, [r4, #0]
 8010822:	463e      	mov	r6, r7
 8010824:	6165      	str	r5, [r4, #20]
 8010826:	eba5 0509 	sub.w	r5, r5, r9
 801082a:	60a5      	str	r5, [r4, #8]
 801082c:	42be      	cmp	r6, r7
 801082e:	d900      	bls.n	8010832 <__ssputs_r+0x86>
 8010830:	463e      	mov	r6, r7
 8010832:	4632      	mov	r2, r6
 8010834:	4641      	mov	r1, r8
 8010836:	6820      	ldr	r0, [r4, #0]
 8010838:	f000 f966 	bl	8010b08 <memmove>
 801083c:	68a3      	ldr	r3, [r4, #8]
 801083e:	2000      	movs	r0, #0
 8010840:	1b9b      	subs	r3, r3, r6
 8010842:	60a3      	str	r3, [r4, #8]
 8010844:	6823      	ldr	r3, [r4, #0]
 8010846:	4433      	add	r3, r6
 8010848:	6023      	str	r3, [r4, #0]
 801084a:	e7db      	b.n	8010804 <__ssputs_r+0x58>
 801084c:	462a      	mov	r2, r5
 801084e:	f000 f981 	bl	8010b54 <_realloc_r>
 8010852:	4606      	mov	r6, r0
 8010854:	2800      	cmp	r0, #0
 8010856:	d1e1      	bne.n	801081c <__ssputs_r+0x70>
 8010858:	4650      	mov	r0, sl
 801085a:	6921      	ldr	r1, [r4, #16]
 801085c:	f7ff feca 	bl	80105f4 <_free_r>
 8010860:	e7c7      	b.n	80107f2 <__ssputs_r+0x46>
	...

08010864 <_svfiprintf_r>:
 8010864:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010868:	4698      	mov	r8, r3
 801086a:	898b      	ldrh	r3, [r1, #12]
 801086c:	4607      	mov	r7, r0
 801086e:	061b      	lsls	r3, r3, #24
 8010870:	460d      	mov	r5, r1
 8010872:	4614      	mov	r4, r2
 8010874:	b09d      	sub	sp, #116	; 0x74
 8010876:	d50e      	bpl.n	8010896 <_svfiprintf_r+0x32>
 8010878:	690b      	ldr	r3, [r1, #16]
 801087a:	b963      	cbnz	r3, 8010896 <_svfiprintf_r+0x32>
 801087c:	2140      	movs	r1, #64	; 0x40
 801087e:	f7ff ff21 	bl	80106c4 <_malloc_r>
 8010882:	6028      	str	r0, [r5, #0]
 8010884:	6128      	str	r0, [r5, #16]
 8010886:	b920      	cbnz	r0, 8010892 <_svfiprintf_r+0x2e>
 8010888:	230c      	movs	r3, #12
 801088a:	603b      	str	r3, [r7, #0]
 801088c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8010890:	e0d1      	b.n	8010a36 <_svfiprintf_r+0x1d2>
 8010892:	2340      	movs	r3, #64	; 0x40
 8010894:	616b      	str	r3, [r5, #20]
 8010896:	2300      	movs	r3, #0
 8010898:	9309      	str	r3, [sp, #36]	; 0x24
 801089a:	2320      	movs	r3, #32
 801089c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80108a0:	2330      	movs	r3, #48	; 0x30
 80108a2:	f04f 0901 	mov.w	r9, #1
 80108a6:	f8cd 800c 	str.w	r8, [sp, #12]
 80108aa:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8010a50 <_svfiprintf_r+0x1ec>
 80108ae:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80108b2:	4623      	mov	r3, r4
 80108b4:	469a      	mov	sl, r3
 80108b6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80108ba:	b10a      	cbz	r2, 80108c0 <_svfiprintf_r+0x5c>
 80108bc:	2a25      	cmp	r2, #37	; 0x25
 80108be:	d1f9      	bne.n	80108b4 <_svfiprintf_r+0x50>
 80108c0:	ebba 0b04 	subs.w	fp, sl, r4
 80108c4:	d00b      	beq.n	80108de <_svfiprintf_r+0x7a>
 80108c6:	465b      	mov	r3, fp
 80108c8:	4622      	mov	r2, r4
 80108ca:	4629      	mov	r1, r5
 80108cc:	4638      	mov	r0, r7
 80108ce:	f7ff ff6d 	bl	80107ac <__ssputs_r>
 80108d2:	3001      	adds	r0, #1
 80108d4:	f000 80aa 	beq.w	8010a2c <_svfiprintf_r+0x1c8>
 80108d8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80108da:	445a      	add	r2, fp
 80108dc:	9209      	str	r2, [sp, #36]	; 0x24
 80108de:	f89a 3000 	ldrb.w	r3, [sl]
 80108e2:	2b00      	cmp	r3, #0
 80108e4:	f000 80a2 	beq.w	8010a2c <_svfiprintf_r+0x1c8>
 80108e8:	2300      	movs	r3, #0
 80108ea:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80108ee:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80108f2:	f10a 0a01 	add.w	sl, sl, #1
 80108f6:	9304      	str	r3, [sp, #16]
 80108f8:	9307      	str	r3, [sp, #28]
 80108fa:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80108fe:	931a      	str	r3, [sp, #104]	; 0x68
 8010900:	4654      	mov	r4, sl
 8010902:	2205      	movs	r2, #5
 8010904:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010908:	4851      	ldr	r0, [pc, #324]	; (8010a50 <_svfiprintf_r+0x1ec>)
 801090a:	f7ff facf 	bl	800feac <memchr>
 801090e:	9a04      	ldr	r2, [sp, #16]
 8010910:	b9d8      	cbnz	r0, 801094a <_svfiprintf_r+0xe6>
 8010912:	06d0      	lsls	r0, r2, #27
 8010914:	bf44      	itt	mi
 8010916:	2320      	movmi	r3, #32
 8010918:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801091c:	0711      	lsls	r1, r2, #28
 801091e:	bf44      	itt	mi
 8010920:	232b      	movmi	r3, #43	; 0x2b
 8010922:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010926:	f89a 3000 	ldrb.w	r3, [sl]
 801092a:	2b2a      	cmp	r3, #42	; 0x2a
 801092c:	d015      	beq.n	801095a <_svfiprintf_r+0xf6>
 801092e:	4654      	mov	r4, sl
 8010930:	2000      	movs	r0, #0
 8010932:	f04f 0c0a 	mov.w	ip, #10
 8010936:	9a07      	ldr	r2, [sp, #28]
 8010938:	4621      	mov	r1, r4
 801093a:	f811 3b01 	ldrb.w	r3, [r1], #1
 801093e:	3b30      	subs	r3, #48	; 0x30
 8010940:	2b09      	cmp	r3, #9
 8010942:	d94e      	bls.n	80109e2 <_svfiprintf_r+0x17e>
 8010944:	b1b0      	cbz	r0, 8010974 <_svfiprintf_r+0x110>
 8010946:	9207      	str	r2, [sp, #28]
 8010948:	e014      	b.n	8010974 <_svfiprintf_r+0x110>
 801094a:	eba0 0308 	sub.w	r3, r0, r8
 801094e:	fa09 f303 	lsl.w	r3, r9, r3
 8010952:	4313      	orrs	r3, r2
 8010954:	46a2      	mov	sl, r4
 8010956:	9304      	str	r3, [sp, #16]
 8010958:	e7d2      	b.n	8010900 <_svfiprintf_r+0x9c>
 801095a:	9b03      	ldr	r3, [sp, #12]
 801095c:	1d19      	adds	r1, r3, #4
 801095e:	681b      	ldr	r3, [r3, #0]
 8010960:	9103      	str	r1, [sp, #12]
 8010962:	2b00      	cmp	r3, #0
 8010964:	bfbb      	ittet	lt
 8010966:	425b      	neglt	r3, r3
 8010968:	f042 0202 	orrlt.w	r2, r2, #2
 801096c:	9307      	strge	r3, [sp, #28]
 801096e:	9307      	strlt	r3, [sp, #28]
 8010970:	bfb8      	it	lt
 8010972:	9204      	strlt	r2, [sp, #16]
 8010974:	7823      	ldrb	r3, [r4, #0]
 8010976:	2b2e      	cmp	r3, #46	; 0x2e
 8010978:	d10c      	bne.n	8010994 <_svfiprintf_r+0x130>
 801097a:	7863      	ldrb	r3, [r4, #1]
 801097c:	2b2a      	cmp	r3, #42	; 0x2a
 801097e:	d135      	bne.n	80109ec <_svfiprintf_r+0x188>
 8010980:	9b03      	ldr	r3, [sp, #12]
 8010982:	3402      	adds	r4, #2
 8010984:	1d1a      	adds	r2, r3, #4
 8010986:	681b      	ldr	r3, [r3, #0]
 8010988:	9203      	str	r2, [sp, #12]
 801098a:	2b00      	cmp	r3, #0
 801098c:	bfb8      	it	lt
 801098e:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8010992:	9305      	str	r3, [sp, #20]
 8010994:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8010a54 <_svfiprintf_r+0x1f0>
 8010998:	2203      	movs	r2, #3
 801099a:	4650      	mov	r0, sl
 801099c:	7821      	ldrb	r1, [r4, #0]
 801099e:	f7ff fa85 	bl	800feac <memchr>
 80109a2:	b140      	cbz	r0, 80109b6 <_svfiprintf_r+0x152>
 80109a4:	2340      	movs	r3, #64	; 0x40
 80109a6:	eba0 000a 	sub.w	r0, r0, sl
 80109aa:	fa03 f000 	lsl.w	r0, r3, r0
 80109ae:	9b04      	ldr	r3, [sp, #16]
 80109b0:	3401      	adds	r4, #1
 80109b2:	4303      	orrs	r3, r0
 80109b4:	9304      	str	r3, [sp, #16]
 80109b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80109ba:	2206      	movs	r2, #6
 80109bc:	4826      	ldr	r0, [pc, #152]	; (8010a58 <_svfiprintf_r+0x1f4>)
 80109be:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80109c2:	f7ff fa73 	bl	800feac <memchr>
 80109c6:	2800      	cmp	r0, #0
 80109c8:	d038      	beq.n	8010a3c <_svfiprintf_r+0x1d8>
 80109ca:	4b24      	ldr	r3, [pc, #144]	; (8010a5c <_svfiprintf_r+0x1f8>)
 80109cc:	bb1b      	cbnz	r3, 8010a16 <_svfiprintf_r+0x1b2>
 80109ce:	9b03      	ldr	r3, [sp, #12]
 80109d0:	3307      	adds	r3, #7
 80109d2:	f023 0307 	bic.w	r3, r3, #7
 80109d6:	3308      	adds	r3, #8
 80109d8:	9303      	str	r3, [sp, #12]
 80109da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80109dc:	4433      	add	r3, r6
 80109de:	9309      	str	r3, [sp, #36]	; 0x24
 80109e0:	e767      	b.n	80108b2 <_svfiprintf_r+0x4e>
 80109e2:	460c      	mov	r4, r1
 80109e4:	2001      	movs	r0, #1
 80109e6:	fb0c 3202 	mla	r2, ip, r2, r3
 80109ea:	e7a5      	b.n	8010938 <_svfiprintf_r+0xd4>
 80109ec:	2300      	movs	r3, #0
 80109ee:	f04f 0c0a 	mov.w	ip, #10
 80109f2:	4619      	mov	r1, r3
 80109f4:	3401      	adds	r4, #1
 80109f6:	9305      	str	r3, [sp, #20]
 80109f8:	4620      	mov	r0, r4
 80109fa:	f810 2b01 	ldrb.w	r2, [r0], #1
 80109fe:	3a30      	subs	r2, #48	; 0x30
 8010a00:	2a09      	cmp	r2, #9
 8010a02:	d903      	bls.n	8010a0c <_svfiprintf_r+0x1a8>
 8010a04:	2b00      	cmp	r3, #0
 8010a06:	d0c5      	beq.n	8010994 <_svfiprintf_r+0x130>
 8010a08:	9105      	str	r1, [sp, #20]
 8010a0a:	e7c3      	b.n	8010994 <_svfiprintf_r+0x130>
 8010a0c:	4604      	mov	r4, r0
 8010a0e:	2301      	movs	r3, #1
 8010a10:	fb0c 2101 	mla	r1, ip, r1, r2
 8010a14:	e7f0      	b.n	80109f8 <_svfiprintf_r+0x194>
 8010a16:	ab03      	add	r3, sp, #12
 8010a18:	9300      	str	r3, [sp, #0]
 8010a1a:	462a      	mov	r2, r5
 8010a1c:	4638      	mov	r0, r7
 8010a1e:	4b10      	ldr	r3, [pc, #64]	; (8010a60 <_svfiprintf_r+0x1fc>)
 8010a20:	a904      	add	r1, sp, #16
 8010a22:	f7fd ffc5 	bl	800e9b0 <_printf_float>
 8010a26:	1c42      	adds	r2, r0, #1
 8010a28:	4606      	mov	r6, r0
 8010a2a:	d1d6      	bne.n	80109da <_svfiprintf_r+0x176>
 8010a2c:	89ab      	ldrh	r3, [r5, #12]
 8010a2e:	065b      	lsls	r3, r3, #25
 8010a30:	f53f af2c 	bmi.w	801088c <_svfiprintf_r+0x28>
 8010a34:	9809      	ldr	r0, [sp, #36]	; 0x24
 8010a36:	b01d      	add	sp, #116	; 0x74
 8010a38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010a3c:	ab03      	add	r3, sp, #12
 8010a3e:	9300      	str	r3, [sp, #0]
 8010a40:	462a      	mov	r2, r5
 8010a42:	4638      	mov	r0, r7
 8010a44:	4b06      	ldr	r3, [pc, #24]	; (8010a60 <_svfiprintf_r+0x1fc>)
 8010a46:	a904      	add	r1, sp, #16
 8010a48:	f7fe fa4e 	bl	800eee8 <_printf_i>
 8010a4c:	e7eb      	b.n	8010a26 <_svfiprintf_r+0x1c2>
 8010a4e:	bf00      	nop
 8010a50:	08012014 	.word	0x08012014
 8010a54:	0801201a 	.word	0x0801201a
 8010a58:	0801201e 	.word	0x0801201e
 8010a5c:	0800e9b1 	.word	0x0800e9b1
 8010a60:	080107ad 	.word	0x080107ad

08010a64 <_sbrk_r>:
 8010a64:	b538      	push	{r3, r4, r5, lr}
 8010a66:	2300      	movs	r3, #0
 8010a68:	4d05      	ldr	r5, [pc, #20]	; (8010a80 <_sbrk_r+0x1c>)
 8010a6a:	4604      	mov	r4, r0
 8010a6c:	4608      	mov	r0, r1
 8010a6e:	602b      	str	r3, [r5, #0]
 8010a70:	f7f2 fc20 	bl	80032b4 <_sbrk>
 8010a74:	1c43      	adds	r3, r0, #1
 8010a76:	d102      	bne.n	8010a7e <_sbrk_r+0x1a>
 8010a78:	682b      	ldr	r3, [r5, #0]
 8010a7a:	b103      	cbz	r3, 8010a7e <_sbrk_r+0x1a>
 8010a7c:	6023      	str	r3, [r4, #0]
 8010a7e:	bd38      	pop	{r3, r4, r5, pc}
 8010a80:	20000290 	.word	0x20000290

08010a84 <__assert_func>:
 8010a84:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8010a86:	4614      	mov	r4, r2
 8010a88:	461a      	mov	r2, r3
 8010a8a:	4b09      	ldr	r3, [pc, #36]	; (8010ab0 <__assert_func+0x2c>)
 8010a8c:	4605      	mov	r5, r0
 8010a8e:	681b      	ldr	r3, [r3, #0]
 8010a90:	68d8      	ldr	r0, [r3, #12]
 8010a92:	b14c      	cbz	r4, 8010aa8 <__assert_func+0x24>
 8010a94:	4b07      	ldr	r3, [pc, #28]	; (8010ab4 <__assert_func+0x30>)
 8010a96:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8010a9a:	9100      	str	r1, [sp, #0]
 8010a9c:	462b      	mov	r3, r5
 8010a9e:	4906      	ldr	r1, [pc, #24]	; (8010ab8 <__assert_func+0x34>)
 8010aa0:	f000 f80e 	bl	8010ac0 <fiprintf>
 8010aa4:	f000 faaa 	bl	8010ffc <abort>
 8010aa8:	4b04      	ldr	r3, [pc, #16]	; (8010abc <__assert_func+0x38>)
 8010aaa:	461c      	mov	r4, r3
 8010aac:	e7f3      	b.n	8010a96 <__assert_func+0x12>
 8010aae:	bf00      	nop
 8010ab0:	20000070 	.word	0x20000070
 8010ab4:	08012025 	.word	0x08012025
 8010ab8:	08012032 	.word	0x08012032
 8010abc:	08012060 	.word	0x08012060

08010ac0 <fiprintf>:
 8010ac0:	b40e      	push	{r1, r2, r3}
 8010ac2:	b503      	push	{r0, r1, lr}
 8010ac4:	4601      	mov	r1, r0
 8010ac6:	ab03      	add	r3, sp, #12
 8010ac8:	4805      	ldr	r0, [pc, #20]	; (8010ae0 <fiprintf+0x20>)
 8010aca:	f853 2b04 	ldr.w	r2, [r3], #4
 8010ace:	6800      	ldr	r0, [r0, #0]
 8010ad0:	9301      	str	r3, [sp, #4]
 8010ad2:	f000 f895 	bl	8010c00 <_vfiprintf_r>
 8010ad6:	b002      	add	sp, #8
 8010ad8:	f85d eb04 	ldr.w	lr, [sp], #4
 8010adc:	b003      	add	sp, #12
 8010ade:	4770      	bx	lr
 8010ae0:	20000070 	.word	0x20000070

08010ae4 <__ascii_mbtowc>:
 8010ae4:	b082      	sub	sp, #8
 8010ae6:	b901      	cbnz	r1, 8010aea <__ascii_mbtowc+0x6>
 8010ae8:	a901      	add	r1, sp, #4
 8010aea:	b142      	cbz	r2, 8010afe <__ascii_mbtowc+0x1a>
 8010aec:	b14b      	cbz	r3, 8010b02 <__ascii_mbtowc+0x1e>
 8010aee:	7813      	ldrb	r3, [r2, #0]
 8010af0:	600b      	str	r3, [r1, #0]
 8010af2:	7812      	ldrb	r2, [r2, #0]
 8010af4:	1e10      	subs	r0, r2, #0
 8010af6:	bf18      	it	ne
 8010af8:	2001      	movne	r0, #1
 8010afa:	b002      	add	sp, #8
 8010afc:	4770      	bx	lr
 8010afe:	4610      	mov	r0, r2
 8010b00:	e7fb      	b.n	8010afa <__ascii_mbtowc+0x16>
 8010b02:	f06f 0001 	mvn.w	r0, #1
 8010b06:	e7f8      	b.n	8010afa <__ascii_mbtowc+0x16>

08010b08 <memmove>:
 8010b08:	4288      	cmp	r0, r1
 8010b0a:	b510      	push	{r4, lr}
 8010b0c:	eb01 0402 	add.w	r4, r1, r2
 8010b10:	d902      	bls.n	8010b18 <memmove+0x10>
 8010b12:	4284      	cmp	r4, r0
 8010b14:	4623      	mov	r3, r4
 8010b16:	d807      	bhi.n	8010b28 <memmove+0x20>
 8010b18:	1e43      	subs	r3, r0, #1
 8010b1a:	42a1      	cmp	r1, r4
 8010b1c:	d008      	beq.n	8010b30 <memmove+0x28>
 8010b1e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8010b22:	f803 2f01 	strb.w	r2, [r3, #1]!
 8010b26:	e7f8      	b.n	8010b1a <memmove+0x12>
 8010b28:	4601      	mov	r1, r0
 8010b2a:	4402      	add	r2, r0
 8010b2c:	428a      	cmp	r2, r1
 8010b2e:	d100      	bne.n	8010b32 <memmove+0x2a>
 8010b30:	bd10      	pop	{r4, pc}
 8010b32:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8010b36:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8010b3a:	e7f7      	b.n	8010b2c <memmove+0x24>

08010b3c <__malloc_lock>:
 8010b3c:	4801      	ldr	r0, [pc, #4]	; (8010b44 <__malloc_lock+0x8>)
 8010b3e:	f000 bc19 	b.w	8011374 <__retarget_lock_acquire_recursive>
 8010b42:	bf00      	nop
 8010b44:	20000294 	.word	0x20000294

08010b48 <__malloc_unlock>:
 8010b48:	4801      	ldr	r0, [pc, #4]	; (8010b50 <__malloc_unlock+0x8>)
 8010b4a:	f000 bc14 	b.w	8011376 <__retarget_lock_release_recursive>
 8010b4e:	bf00      	nop
 8010b50:	20000294 	.word	0x20000294

08010b54 <_realloc_r>:
 8010b54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010b58:	4680      	mov	r8, r0
 8010b5a:	4614      	mov	r4, r2
 8010b5c:	460e      	mov	r6, r1
 8010b5e:	b921      	cbnz	r1, 8010b6a <_realloc_r+0x16>
 8010b60:	4611      	mov	r1, r2
 8010b62:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010b66:	f7ff bdad 	b.w	80106c4 <_malloc_r>
 8010b6a:	b92a      	cbnz	r2, 8010b78 <_realloc_r+0x24>
 8010b6c:	f7ff fd42 	bl	80105f4 <_free_r>
 8010b70:	4625      	mov	r5, r4
 8010b72:	4628      	mov	r0, r5
 8010b74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010b78:	f000 fc64 	bl	8011444 <_malloc_usable_size_r>
 8010b7c:	4284      	cmp	r4, r0
 8010b7e:	4607      	mov	r7, r0
 8010b80:	d802      	bhi.n	8010b88 <_realloc_r+0x34>
 8010b82:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8010b86:	d812      	bhi.n	8010bae <_realloc_r+0x5a>
 8010b88:	4621      	mov	r1, r4
 8010b8a:	4640      	mov	r0, r8
 8010b8c:	f7ff fd9a 	bl	80106c4 <_malloc_r>
 8010b90:	4605      	mov	r5, r0
 8010b92:	2800      	cmp	r0, #0
 8010b94:	d0ed      	beq.n	8010b72 <_realloc_r+0x1e>
 8010b96:	42bc      	cmp	r4, r7
 8010b98:	4622      	mov	r2, r4
 8010b9a:	4631      	mov	r1, r6
 8010b9c:	bf28      	it	cs
 8010b9e:	463a      	movcs	r2, r7
 8010ba0:	f7fd fe52 	bl	800e848 <memcpy>
 8010ba4:	4631      	mov	r1, r6
 8010ba6:	4640      	mov	r0, r8
 8010ba8:	f7ff fd24 	bl	80105f4 <_free_r>
 8010bac:	e7e1      	b.n	8010b72 <_realloc_r+0x1e>
 8010bae:	4635      	mov	r5, r6
 8010bb0:	e7df      	b.n	8010b72 <_realloc_r+0x1e>

08010bb2 <__sfputc_r>:
 8010bb2:	6893      	ldr	r3, [r2, #8]
 8010bb4:	b410      	push	{r4}
 8010bb6:	3b01      	subs	r3, #1
 8010bb8:	2b00      	cmp	r3, #0
 8010bba:	6093      	str	r3, [r2, #8]
 8010bbc:	da07      	bge.n	8010bce <__sfputc_r+0x1c>
 8010bbe:	6994      	ldr	r4, [r2, #24]
 8010bc0:	42a3      	cmp	r3, r4
 8010bc2:	db01      	blt.n	8010bc8 <__sfputc_r+0x16>
 8010bc4:	290a      	cmp	r1, #10
 8010bc6:	d102      	bne.n	8010bce <__sfputc_r+0x1c>
 8010bc8:	bc10      	pop	{r4}
 8010bca:	f000 b949 	b.w	8010e60 <__swbuf_r>
 8010bce:	6813      	ldr	r3, [r2, #0]
 8010bd0:	1c58      	adds	r0, r3, #1
 8010bd2:	6010      	str	r0, [r2, #0]
 8010bd4:	7019      	strb	r1, [r3, #0]
 8010bd6:	4608      	mov	r0, r1
 8010bd8:	bc10      	pop	{r4}
 8010bda:	4770      	bx	lr

08010bdc <__sfputs_r>:
 8010bdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010bde:	4606      	mov	r6, r0
 8010be0:	460f      	mov	r7, r1
 8010be2:	4614      	mov	r4, r2
 8010be4:	18d5      	adds	r5, r2, r3
 8010be6:	42ac      	cmp	r4, r5
 8010be8:	d101      	bne.n	8010bee <__sfputs_r+0x12>
 8010bea:	2000      	movs	r0, #0
 8010bec:	e007      	b.n	8010bfe <__sfputs_r+0x22>
 8010bee:	463a      	mov	r2, r7
 8010bf0:	4630      	mov	r0, r6
 8010bf2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010bf6:	f7ff ffdc 	bl	8010bb2 <__sfputc_r>
 8010bfa:	1c43      	adds	r3, r0, #1
 8010bfc:	d1f3      	bne.n	8010be6 <__sfputs_r+0xa>
 8010bfe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08010c00 <_vfiprintf_r>:
 8010c00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010c04:	460d      	mov	r5, r1
 8010c06:	4614      	mov	r4, r2
 8010c08:	4698      	mov	r8, r3
 8010c0a:	4606      	mov	r6, r0
 8010c0c:	b09d      	sub	sp, #116	; 0x74
 8010c0e:	b118      	cbz	r0, 8010c18 <_vfiprintf_r+0x18>
 8010c10:	6983      	ldr	r3, [r0, #24]
 8010c12:	b90b      	cbnz	r3, 8010c18 <_vfiprintf_r+0x18>
 8010c14:	f000 fb10 	bl	8011238 <__sinit>
 8010c18:	4b89      	ldr	r3, [pc, #548]	; (8010e40 <_vfiprintf_r+0x240>)
 8010c1a:	429d      	cmp	r5, r3
 8010c1c:	d11b      	bne.n	8010c56 <_vfiprintf_r+0x56>
 8010c1e:	6875      	ldr	r5, [r6, #4]
 8010c20:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8010c22:	07d9      	lsls	r1, r3, #31
 8010c24:	d405      	bmi.n	8010c32 <_vfiprintf_r+0x32>
 8010c26:	89ab      	ldrh	r3, [r5, #12]
 8010c28:	059a      	lsls	r2, r3, #22
 8010c2a:	d402      	bmi.n	8010c32 <_vfiprintf_r+0x32>
 8010c2c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8010c2e:	f000 fba1 	bl	8011374 <__retarget_lock_acquire_recursive>
 8010c32:	89ab      	ldrh	r3, [r5, #12]
 8010c34:	071b      	lsls	r3, r3, #28
 8010c36:	d501      	bpl.n	8010c3c <_vfiprintf_r+0x3c>
 8010c38:	692b      	ldr	r3, [r5, #16]
 8010c3a:	b9eb      	cbnz	r3, 8010c78 <_vfiprintf_r+0x78>
 8010c3c:	4629      	mov	r1, r5
 8010c3e:	4630      	mov	r0, r6
 8010c40:	f000 f96e 	bl	8010f20 <__swsetup_r>
 8010c44:	b1c0      	cbz	r0, 8010c78 <_vfiprintf_r+0x78>
 8010c46:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8010c48:	07dc      	lsls	r4, r3, #31
 8010c4a:	d50e      	bpl.n	8010c6a <_vfiprintf_r+0x6a>
 8010c4c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8010c50:	b01d      	add	sp, #116	; 0x74
 8010c52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010c56:	4b7b      	ldr	r3, [pc, #492]	; (8010e44 <_vfiprintf_r+0x244>)
 8010c58:	429d      	cmp	r5, r3
 8010c5a:	d101      	bne.n	8010c60 <_vfiprintf_r+0x60>
 8010c5c:	68b5      	ldr	r5, [r6, #8]
 8010c5e:	e7df      	b.n	8010c20 <_vfiprintf_r+0x20>
 8010c60:	4b79      	ldr	r3, [pc, #484]	; (8010e48 <_vfiprintf_r+0x248>)
 8010c62:	429d      	cmp	r5, r3
 8010c64:	bf08      	it	eq
 8010c66:	68f5      	ldreq	r5, [r6, #12]
 8010c68:	e7da      	b.n	8010c20 <_vfiprintf_r+0x20>
 8010c6a:	89ab      	ldrh	r3, [r5, #12]
 8010c6c:	0598      	lsls	r0, r3, #22
 8010c6e:	d4ed      	bmi.n	8010c4c <_vfiprintf_r+0x4c>
 8010c70:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8010c72:	f000 fb80 	bl	8011376 <__retarget_lock_release_recursive>
 8010c76:	e7e9      	b.n	8010c4c <_vfiprintf_r+0x4c>
 8010c78:	2300      	movs	r3, #0
 8010c7a:	9309      	str	r3, [sp, #36]	; 0x24
 8010c7c:	2320      	movs	r3, #32
 8010c7e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8010c82:	2330      	movs	r3, #48	; 0x30
 8010c84:	f04f 0901 	mov.w	r9, #1
 8010c88:	f8cd 800c 	str.w	r8, [sp, #12]
 8010c8c:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8010e4c <_vfiprintf_r+0x24c>
 8010c90:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8010c94:	4623      	mov	r3, r4
 8010c96:	469a      	mov	sl, r3
 8010c98:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010c9c:	b10a      	cbz	r2, 8010ca2 <_vfiprintf_r+0xa2>
 8010c9e:	2a25      	cmp	r2, #37	; 0x25
 8010ca0:	d1f9      	bne.n	8010c96 <_vfiprintf_r+0x96>
 8010ca2:	ebba 0b04 	subs.w	fp, sl, r4
 8010ca6:	d00b      	beq.n	8010cc0 <_vfiprintf_r+0xc0>
 8010ca8:	465b      	mov	r3, fp
 8010caa:	4622      	mov	r2, r4
 8010cac:	4629      	mov	r1, r5
 8010cae:	4630      	mov	r0, r6
 8010cb0:	f7ff ff94 	bl	8010bdc <__sfputs_r>
 8010cb4:	3001      	adds	r0, #1
 8010cb6:	f000 80aa 	beq.w	8010e0e <_vfiprintf_r+0x20e>
 8010cba:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010cbc:	445a      	add	r2, fp
 8010cbe:	9209      	str	r2, [sp, #36]	; 0x24
 8010cc0:	f89a 3000 	ldrb.w	r3, [sl]
 8010cc4:	2b00      	cmp	r3, #0
 8010cc6:	f000 80a2 	beq.w	8010e0e <_vfiprintf_r+0x20e>
 8010cca:	2300      	movs	r3, #0
 8010ccc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8010cd0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010cd4:	f10a 0a01 	add.w	sl, sl, #1
 8010cd8:	9304      	str	r3, [sp, #16]
 8010cda:	9307      	str	r3, [sp, #28]
 8010cdc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8010ce0:	931a      	str	r3, [sp, #104]	; 0x68
 8010ce2:	4654      	mov	r4, sl
 8010ce4:	2205      	movs	r2, #5
 8010ce6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010cea:	4858      	ldr	r0, [pc, #352]	; (8010e4c <_vfiprintf_r+0x24c>)
 8010cec:	f7ff f8de 	bl	800feac <memchr>
 8010cf0:	9a04      	ldr	r2, [sp, #16]
 8010cf2:	b9d8      	cbnz	r0, 8010d2c <_vfiprintf_r+0x12c>
 8010cf4:	06d1      	lsls	r1, r2, #27
 8010cf6:	bf44      	itt	mi
 8010cf8:	2320      	movmi	r3, #32
 8010cfa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010cfe:	0713      	lsls	r3, r2, #28
 8010d00:	bf44      	itt	mi
 8010d02:	232b      	movmi	r3, #43	; 0x2b
 8010d04:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010d08:	f89a 3000 	ldrb.w	r3, [sl]
 8010d0c:	2b2a      	cmp	r3, #42	; 0x2a
 8010d0e:	d015      	beq.n	8010d3c <_vfiprintf_r+0x13c>
 8010d10:	4654      	mov	r4, sl
 8010d12:	2000      	movs	r0, #0
 8010d14:	f04f 0c0a 	mov.w	ip, #10
 8010d18:	9a07      	ldr	r2, [sp, #28]
 8010d1a:	4621      	mov	r1, r4
 8010d1c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010d20:	3b30      	subs	r3, #48	; 0x30
 8010d22:	2b09      	cmp	r3, #9
 8010d24:	d94e      	bls.n	8010dc4 <_vfiprintf_r+0x1c4>
 8010d26:	b1b0      	cbz	r0, 8010d56 <_vfiprintf_r+0x156>
 8010d28:	9207      	str	r2, [sp, #28]
 8010d2a:	e014      	b.n	8010d56 <_vfiprintf_r+0x156>
 8010d2c:	eba0 0308 	sub.w	r3, r0, r8
 8010d30:	fa09 f303 	lsl.w	r3, r9, r3
 8010d34:	4313      	orrs	r3, r2
 8010d36:	46a2      	mov	sl, r4
 8010d38:	9304      	str	r3, [sp, #16]
 8010d3a:	e7d2      	b.n	8010ce2 <_vfiprintf_r+0xe2>
 8010d3c:	9b03      	ldr	r3, [sp, #12]
 8010d3e:	1d19      	adds	r1, r3, #4
 8010d40:	681b      	ldr	r3, [r3, #0]
 8010d42:	9103      	str	r1, [sp, #12]
 8010d44:	2b00      	cmp	r3, #0
 8010d46:	bfbb      	ittet	lt
 8010d48:	425b      	neglt	r3, r3
 8010d4a:	f042 0202 	orrlt.w	r2, r2, #2
 8010d4e:	9307      	strge	r3, [sp, #28]
 8010d50:	9307      	strlt	r3, [sp, #28]
 8010d52:	bfb8      	it	lt
 8010d54:	9204      	strlt	r2, [sp, #16]
 8010d56:	7823      	ldrb	r3, [r4, #0]
 8010d58:	2b2e      	cmp	r3, #46	; 0x2e
 8010d5a:	d10c      	bne.n	8010d76 <_vfiprintf_r+0x176>
 8010d5c:	7863      	ldrb	r3, [r4, #1]
 8010d5e:	2b2a      	cmp	r3, #42	; 0x2a
 8010d60:	d135      	bne.n	8010dce <_vfiprintf_r+0x1ce>
 8010d62:	9b03      	ldr	r3, [sp, #12]
 8010d64:	3402      	adds	r4, #2
 8010d66:	1d1a      	adds	r2, r3, #4
 8010d68:	681b      	ldr	r3, [r3, #0]
 8010d6a:	9203      	str	r2, [sp, #12]
 8010d6c:	2b00      	cmp	r3, #0
 8010d6e:	bfb8      	it	lt
 8010d70:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8010d74:	9305      	str	r3, [sp, #20]
 8010d76:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8010e50 <_vfiprintf_r+0x250>
 8010d7a:	2203      	movs	r2, #3
 8010d7c:	4650      	mov	r0, sl
 8010d7e:	7821      	ldrb	r1, [r4, #0]
 8010d80:	f7ff f894 	bl	800feac <memchr>
 8010d84:	b140      	cbz	r0, 8010d98 <_vfiprintf_r+0x198>
 8010d86:	2340      	movs	r3, #64	; 0x40
 8010d88:	eba0 000a 	sub.w	r0, r0, sl
 8010d8c:	fa03 f000 	lsl.w	r0, r3, r0
 8010d90:	9b04      	ldr	r3, [sp, #16]
 8010d92:	3401      	adds	r4, #1
 8010d94:	4303      	orrs	r3, r0
 8010d96:	9304      	str	r3, [sp, #16]
 8010d98:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010d9c:	2206      	movs	r2, #6
 8010d9e:	482d      	ldr	r0, [pc, #180]	; (8010e54 <_vfiprintf_r+0x254>)
 8010da0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8010da4:	f7ff f882 	bl	800feac <memchr>
 8010da8:	2800      	cmp	r0, #0
 8010daa:	d03f      	beq.n	8010e2c <_vfiprintf_r+0x22c>
 8010dac:	4b2a      	ldr	r3, [pc, #168]	; (8010e58 <_vfiprintf_r+0x258>)
 8010dae:	bb1b      	cbnz	r3, 8010df8 <_vfiprintf_r+0x1f8>
 8010db0:	9b03      	ldr	r3, [sp, #12]
 8010db2:	3307      	adds	r3, #7
 8010db4:	f023 0307 	bic.w	r3, r3, #7
 8010db8:	3308      	adds	r3, #8
 8010dba:	9303      	str	r3, [sp, #12]
 8010dbc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010dbe:	443b      	add	r3, r7
 8010dc0:	9309      	str	r3, [sp, #36]	; 0x24
 8010dc2:	e767      	b.n	8010c94 <_vfiprintf_r+0x94>
 8010dc4:	460c      	mov	r4, r1
 8010dc6:	2001      	movs	r0, #1
 8010dc8:	fb0c 3202 	mla	r2, ip, r2, r3
 8010dcc:	e7a5      	b.n	8010d1a <_vfiprintf_r+0x11a>
 8010dce:	2300      	movs	r3, #0
 8010dd0:	f04f 0c0a 	mov.w	ip, #10
 8010dd4:	4619      	mov	r1, r3
 8010dd6:	3401      	adds	r4, #1
 8010dd8:	9305      	str	r3, [sp, #20]
 8010dda:	4620      	mov	r0, r4
 8010ddc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010de0:	3a30      	subs	r2, #48	; 0x30
 8010de2:	2a09      	cmp	r2, #9
 8010de4:	d903      	bls.n	8010dee <_vfiprintf_r+0x1ee>
 8010de6:	2b00      	cmp	r3, #0
 8010de8:	d0c5      	beq.n	8010d76 <_vfiprintf_r+0x176>
 8010dea:	9105      	str	r1, [sp, #20]
 8010dec:	e7c3      	b.n	8010d76 <_vfiprintf_r+0x176>
 8010dee:	4604      	mov	r4, r0
 8010df0:	2301      	movs	r3, #1
 8010df2:	fb0c 2101 	mla	r1, ip, r1, r2
 8010df6:	e7f0      	b.n	8010dda <_vfiprintf_r+0x1da>
 8010df8:	ab03      	add	r3, sp, #12
 8010dfa:	9300      	str	r3, [sp, #0]
 8010dfc:	462a      	mov	r2, r5
 8010dfe:	4630      	mov	r0, r6
 8010e00:	4b16      	ldr	r3, [pc, #88]	; (8010e5c <_vfiprintf_r+0x25c>)
 8010e02:	a904      	add	r1, sp, #16
 8010e04:	f7fd fdd4 	bl	800e9b0 <_printf_float>
 8010e08:	4607      	mov	r7, r0
 8010e0a:	1c78      	adds	r0, r7, #1
 8010e0c:	d1d6      	bne.n	8010dbc <_vfiprintf_r+0x1bc>
 8010e0e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8010e10:	07d9      	lsls	r1, r3, #31
 8010e12:	d405      	bmi.n	8010e20 <_vfiprintf_r+0x220>
 8010e14:	89ab      	ldrh	r3, [r5, #12]
 8010e16:	059a      	lsls	r2, r3, #22
 8010e18:	d402      	bmi.n	8010e20 <_vfiprintf_r+0x220>
 8010e1a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8010e1c:	f000 faab 	bl	8011376 <__retarget_lock_release_recursive>
 8010e20:	89ab      	ldrh	r3, [r5, #12]
 8010e22:	065b      	lsls	r3, r3, #25
 8010e24:	f53f af12 	bmi.w	8010c4c <_vfiprintf_r+0x4c>
 8010e28:	9809      	ldr	r0, [sp, #36]	; 0x24
 8010e2a:	e711      	b.n	8010c50 <_vfiprintf_r+0x50>
 8010e2c:	ab03      	add	r3, sp, #12
 8010e2e:	9300      	str	r3, [sp, #0]
 8010e30:	462a      	mov	r2, r5
 8010e32:	4630      	mov	r0, r6
 8010e34:	4b09      	ldr	r3, [pc, #36]	; (8010e5c <_vfiprintf_r+0x25c>)
 8010e36:	a904      	add	r1, sp, #16
 8010e38:	f7fe f856 	bl	800eee8 <_printf_i>
 8010e3c:	e7e4      	b.n	8010e08 <_vfiprintf_r+0x208>
 8010e3e:	bf00      	nop
 8010e40:	0801218c 	.word	0x0801218c
 8010e44:	080121ac 	.word	0x080121ac
 8010e48:	0801216c 	.word	0x0801216c
 8010e4c:	08012014 	.word	0x08012014
 8010e50:	0801201a 	.word	0x0801201a
 8010e54:	0801201e 	.word	0x0801201e
 8010e58:	0800e9b1 	.word	0x0800e9b1
 8010e5c:	08010bdd 	.word	0x08010bdd

08010e60 <__swbuf_r>:
 8010e60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010e62:	460e      	mov	r6, r1
 8010e64:	4614      	mov	r4, r2
 8010e66:	4605      	mov	r5, r0
 8010e68:	b118      	cbz	r0, 8010e72 <__swbuf_r+0x12>
 8010e6a:	6983      	ldr	r3, [r0, #24]
 8010e6c:	b90b      	cbnz	r3, 8010e72 <__swbuf_r+0x12>
 8010e6e:	f000 f9e3 	bl	8011238 <__sinit>
 8010e72:	4b21      	ldr	r3, [pc, #132]	; (8010ef8 <__swbuf_r+0x98>)
 8010e74:	429c      	cmp	r4, r3
 8010e76:	d12b      	bne.n	8010ed0 <__swbuf_r+0x70>
 8010e78:	686c      	ldr	r4, [r5, #4]
 8010e7a:	69a3      	ldr	r3, [r4, #24]
 8010e7c:	60a3      	str	r3, [r4, #8]
 8010e7e:	89a3      	ldrh	r3, [r4, #12]
 8010e80:	071a      	lsls	r2, r3, #28
 8010e82:	d52f      	bpl.n	8010ee4 <__swbuf_r+0x84>
 8010e84:	6923      	ldr	r3, [r4, #16]
 8010e86:	b36b      	cbz	r3, 8010ee4 <__swbuf_r+0x84>
 8010e88:	6923      	ldr	r3, [r4, #16]
 8010e8a:	6820      	ldr	r0, [r4, #0]
 8010e8c:	b2f6      	uxtb	r6, r6
 8010e8e:	1ac0      	subs	r0, r0, r3
 8010e90:	6963      	ldr	r3, [r4, #20]
 8010e92:	4637      	mov	r7, r6
 8010e94:	4283      	cmp	r3, r0
 8010e96:	dc04      	bgt.n	8010ea2 <__swbuf_r+0x42>
 8010e98:	4621      	mov	r1, r4
 8010e9a:	4628      	mov	r0, r5
 8010e9c:	f000 f938 	bl	8011110 <_fflush_r>
 8010ea0:	bb30      	cbnz	r0, 8010ef0 <__swbuf_r+0x90>
 8010ea2:	68a3      	ldr	r3, [r4, #8]
 8010ea4:	3001      	adds	r0, #1
 8010ea6:	3b01      	subs	r3, #1
 8010ea8:	60a3      	str	r3, [r4, #8]
 8010eaa:	6823      	ldr	r3, [r4, #0]
 8010eac:	1c5a      	adds	r2, r3, #1
 8010eae:	6022      	str	r2, [r4, #0]
 8010eb0:	701e      	strb	r6, [r3, #0]
 8010eb2:	6963      	ldr	r3, [r4, #20]
 8010eb4:	4283      	cmp	r3, r0
 8010eb6:	d004      	beq.n	8010ec2 <__swbuf_r+0x62>
 8010eb8:	89a3      	ldrh	r3, [r4, #12]
 8010eba:	07db      	lsls	r3, r3, #31
 8010ebc:	d506      	bpl.n	8010ecc <__swbuf_r+0x6c>
 8010ebe:	2e0a      	cmp	r6, #10
 8010ec0:	d104      	bne.n	8010ecc <__swbuf_r+0x6c>
 8010ec2:	4621      	mov	r1, r4
 8010ec4:	4628      	mov	r0, r5
 8010ec6:	f000 f923 	bl	8011110 <_fflush_r>
 8010eca:	b988      	cbnz	r0, 8010ef0 <__swbuf_r+0x90>
 8010ecc:	4638      	mov	r0, r7
 8010ece:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010ed0:	4b0a      	ldr	r3, [pc, #40]	; (8010efc <__swbuf_r+0x9c>)
 8010ed2:	429c      	cmp	r4, r3
 8010ed4:	d101      	bne.n	8010eda <__swbuf_r+0x7a>
 8010ed6:	68ac      	ldr	r4, [r5, #8]
 8010ed8:	e7cf      	b.n	8010e7a <__swbuf_r+0x1a>
 8010eda:	4b09      	ldr	r3, [pc, #36]	; (8010f00 <__swbuf_r+0xa0>)
 8010edc:	429c      	cmp	r4, r3
 8010ede:	bf08      	it	eq
 8010ee0:	68ec      	ldreq	r4, [r5, #12]
 8010ee2:	e7ca      	b.n	8010e7a <__swbuf_r+0x1a>
 8010ee4:	4621      	mov	r1, r4
 8010ee6:	4628      	mov	r0, r5
 8010ee8:	f000 f81a 	bl	8010f20 <__swsetup_r>
 8010eec:	2800      	cmp	r0, #0
 8010eee:	d0cb      	beq.n	8010e88 <__swbuf_r+0x28>
 8010ef0:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8010ef4:	e7ea      	b.n	8010ecc <__swbuf_r+0x6c>
 8010ef6:	bf00      	nop
 8010ef8:	0801218c 	.word	0x0801218c
 8010efc:	080121ac 	.word	0x080121ac
 8010f00:	0801216c 	.word	0x0801216c

08010f04 <__ascii_wctomb>:
 8010f04:	4603      	mov	r3, r0
 8010f06:	4608      	mov	r0, r1
 8010f08:	b141      	cbz	r1, 8010f1c <__ascii_wctomb+0x18>
 8010f0a:	2aff      	cmp	r2, #255	; 0xff
 8010f0c:	d904      	bls.n	8010f18 <__ascii_wctomb+0x14>
 8010f0e:	228a      	movs	r2, #138	; 0x8a
 8010f10:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8010f14:	601a      	str	r2, [r3, #0]
 8010f16:	4770      	bx	lr
 8010f18:	2001      	movs	r0, #1
 8010f1a:	700a      	strb	r2, [r1, #0]
 8010f1c:	4770      	bx	lr
	...

08010f20 <__swsetup_r>:
 8010f20:	4b32      	ldr	r3, [pc, #200]	; (8010fec <__swsetup_r+0xcc>)
 8010f22:	b570      	push	{r4, r5, r6, lr}
 8010f24:	681d      	ldr	r5, [r3, #0]
 8010f26:	4606      	mov	r6, r0
 8010f28:	460c      	mov	r4, r1
 8010f2a:	b125      	cbz	r5, 8010f36 <__swsetup_r+0x16>
 8010f2c:	69ab      	ldr	r3, [r5, #24]
 8010f2e:	b913      	cbnz	r3, 8010f36 <__swsetup_r+0x16>
 8010f30:	4628      	mov	r0, r5
 8010f32:	f000 f981 	bl	8011238 <__sinit>
 8010f36:	4b2e      	ldr	r3, [pc, #184]	; (8010ff0 <__swsetup_r+0xd0>)
 8010f38:	429c      	cmp	r4, r3
 8010f3a:	d10f      	bne.n	8010f5c <__swsetup_r+0x3c>
 8010f3c:	686c      	ldr	r4, [r5, #4]
 8010f3e:	89a3      	ldrh	r3, [r4, #12]
 8010f40:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8010f44:	0719      	lsls	r1, r3, #28
 8010f46:	d42c      	bmi.n	8010fa2 <__swsetup_r+0x82>
 8010f48:	06dd      	lsls	r5, r3, #27
 8010f4a:	d411      	bmi.n	8010f70 <__swsetup_r+0x50>
 8010f4c:	2309      	movs	r3, #9
 8010f4e:	6033      	str	r3, [r6, #0]
 8010f50:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8010f54:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8010f58:	81a3      	strh	r3, [r4, #12]
 8010f5a:	e03e      	b.n	8010fda <__swsetup_r+0xba>
 8010f5c:	4b25      	ldr	r3, [pc, #148]	; (8010ff4 <__swsetup_r+0xd4>)
 8010f5e:	429c      	cmp	r4, r3
 8010f60:	d101      	bne.n	8010f66 <__swsetup_r+0x46>
 8010f62:	68ac      	ldr	r4, [r5, #8]
 8010f64:	e7eb      	b.n	8010f3e <__swsetup_r+0x1e>
 8010f66:	4b24      	ldr	r3, [pc, #144]	; (8010ff8 <__swsetup_r+0xd8>)
 8010f68:	429c      	cmp	r4, r3
 8010f6a:	bf08      	it	eq
 8010f6c:	68ec      	ldreq	r4, [r5, #12]
 8010f6e:	e7e6      	b.n	8010f3e <__swsetup_r+0x1e>
 8010f70:	0758      	lsls	r0, r3, #29
 8010f72:	d512      	bpl.n	8010f9a <__swsetup_r+0x7a>
 8010f74:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010f76:	b141      	cbz	r1, 8010f8a <__swsetup_r+0x6a>
 8010f78:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010f7c:	4299      	cmp	r1, r3
 8010f7e:	d002      	beq.n	8010f86 <__swsetup_r+0x66>
 8010f80:	4630      	mov	r0, r6
 8010f82:	f7ff fb37 	bl	80105f4 <_free_r>
 8010f86:	2300      	movs	r3, #0
 8010f88:	6363      	str	r3, [r4, #52]	; 0x34
 8010f8a:	89a3      	ldrh	r3, [r4, #12]
 8010f8c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8010f90:	81a3      	strh	r3, [r4, #12]
 8010f92:	2300      	movs	r3, #0
 8010f94:	6063      	str	r3, [r4, #4]
 8010f96:	6923      	ldr	r3, [r4, #16]
 8010f98:	6023      	str	r3, [r4, #0]
 8010f9a:	89a3      	ldrh	r3, [r4, #12]
 8010f9c:	f043 0308 	orr.w	r3, r3, #8
 8010fa0:	81a3      	strh	r3, [r4, #12]
 8010fa2:	6923      	ldr	r3, [r4, #16]
 8010fa4:	b94b      	cbnz	r3, 8010fba <__swsetup_r+0x9a>
 8010fa6:	89a3      	ldrh	r3, [r4, #12]
 8010fa8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8010fac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8010fb0:	d003      	beq.n	8010fba <__swsetup_r+0x9a>
 8010fb2:	4621      	mov	r1, r4
 8010fb4:	4630      	mov	r0, r6
 8010fb6:	f000 fa05 	bl	80113c4 <__smakebuf_r>
 8010fba:	89a0      	ldrh	r0, [r4, #12]
 8010fbc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8010fc0:	f010 0301 	ands.w	r3, r0, #1
 8010fc4:	d00a      	beq.n	8010fdc <__swsetup_r+0xbc>
 8010fc6:	2300      	movs	r3, #0
 8010fc8:	60a3      	str	r3, [r4, #8]
 8010fca:	6963      	ldr	r3, [r4, #20]
 8010fcc:	425b      	negs	r3, r3
 8010fce:	61a3      	str	r3, [r4, #24]
 8010fd0:	6923      	ldr	r3, [r4, #16]
 8010fd2:	b943      	cbnz	r3, 8010fe6 <__swsetup_r+0xc6>
 8010fd4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8010fd8:	d1ba      	bne.n	8010f50 <__swsetup_r+0x30>
 8010fda:	bd70      	pop	{r4, r5, r6, pc}
 8010fdc:	0781      	lsls	r1, r0, #30
 8010fde:	bf58      	it	pl
 8010fe0:	6963      	ldrpl	r3, [r4, #20]
 8010fe2:	60a3      	str	r3, [r4, #8]
 8010fe4:	e7f4      	b.n	8010fd0 <__swsetup_r+0xb0>
 8010fe6:	2000      	movs	r0, #0
 8010fe8:	e7f7      	b.n	8010fda <__swsetup_r+0xba>
 8010fea:	bf00      	nop
 8010fec:	20000070 	.word	0x20000070
 8010ff0:	0801218c 	.word	0x0801218c
 8010ff4:	080121ac 	.word	0x080121ac
 8010ff8:	0801216c 	.word	0x0801216c

08010ffc <abort>:
 8010ffc:	2006      	movs	r0, #6
 8010ffe:	b508      	push	{r3, lr}
 8011000:	f000 fa50 	bl	80114a4 <raise>
 8011004:	2001      	movs	r0, #1
 8011006:	f7f2 f8e2 	bl	80031ce <_exit>
	...

0801100c <__sflush_r>:
 801100c:	898a      	ldrh	r2, [r1, #12]
 801100e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011010:	4605      	mov	r5, r0
 8011012:	0710      	lsls	r0, r2, #28
 8011014:	460c      	mov	r4, r1
 8011016:	d457      	bmi.n	80110c8 <__sflush_r+0xbc>
 8011018:	684b      	ldr	r3, [r1, #4]
 801101a:	2b00      	cmp	r3, #0
 801101c:	dc04      	bgt.n	8011028 <__sflush_r+0x1c>
 801101e:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8011020:	2b00      	cmp	r3, #0
 8011022:	dc01      	bgt.n	8011028 <__sflush_r+0x1c>
 8011024:	2000      	movs	r0, #0
 8011026:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011028:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801102a:	2e00      	cmp	r6, #0
 801102c:	d0fa      	beq.n	8011024 <__sflush_r+0x18>
 801102e:	2300      	movs	r3, #0
 8011030:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8011034:	682f      	ldr	r7, [r5, #0]
 8011036:	602b      	str	r3, [r5, #0]
 8011038:	d032      	beq.n	80110a0 <__sflush_r+0x94>
 801103a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801103c:	89a3      	ldrh	r3, [r4, #12]
 801103e:	075a      	lsls	r2, r3, #29
 8011040:	d505      	bpl.n	801104e <__sflush_r+0x42>
 8011042:	6863      	ldr	r3, [r4, #4]
 8011044:	1ac0      	subs	r0, r0, r3
 8011046:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8011048:	b10b      	cbz	r3, 801104e <__sflush_r+0x42>
 801104a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801104c:	1ac0      	subs	r0, r0, r3
 801104e:	2300      	movs	r3, #0
 8011050:	4602      	mov	r2, r0
 8011052:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8011054:	4628      	mov	r0, r5
 8011056:	6a21      	ldr	r1, [r4, #32]
 8011058:	47b0      	blx	r6
 801105a:	1c43      	adds	r3, r0, #1
 801105c:	89a3      	ldrh	r3, [r4, #12]
 801105e:	d106      	bne.n	801106e <__sflush_r+0x62>
 8011060:	6829      	ldr	r1, [r5, #0]
 8011062:	291d      	cmp	r1, #29
 8011064:	d82c      	bhi.n	80110c0 <__sflush_r+0xb4>
 8011066:	4a29      	ldr	r2, [pc, #164]	; (801110c <__sflush_r+0x100>)
 8011068:	40ca      	lsrs	r2, r1
 801106a:	07d6      	lsls	r6, r2, #31
 801106c:	d528      	bpl.n	80110c0 <__sflush_r+0xb4>
 801106e:	2200      	movs	r2, #0
 8011070:	6062      	str	r2, [r4, #4]
 8011072:	6922      	ldr	r2, [r4, #16]
 8011074:	04d9      	lsls	r1, r3, #19
 8011076:	6022      	str	r2, [r4, #0]
 8011078:	d504      	bpl.n	8011084 <__sflush_r+0x78>
 801107a:	1c42      	adds	r2, r0, #1
 801107c:	d101      	bne.n	8011082 <__sflush_r+0x76>
 801107e:	682b      	ldr	r3, [r5, #0]
 8011080:	b903      	cbnz	r3, 8011084 <__sflush_r+0x78>
 8011082:	6560      	str	r0, [r4, #84]	; 0x54
 8011084:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8011086:	602f      	str	r7, [r5, #0]
 8011088:	2900      	cmp	r1, #0
 801108a:	d0cb      	beq.n	8011024 <__sflush_r+0x18>
 801108c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8011090:	4299      	cmp	r1, r3
 8011092:	d002      	beq.n	801109a <__sflush_r+0x8e>
 8011094:	4628      	mov	r0, r5
 8011096:	f7ff faad 	bl	80105f4 <_free_r>
 801109a:	2000      	movs	r0, #0
 801109c:	6360      	str	r0, [r4, #52]	; 0x34
 801109e:	e7c2      	b.n	8011026 <__sflush_r+0x1a>
 80110a0:	6a21      	ldr	r1, [r4, #32]
 80110a2:	2301      	movs	r3, #1
 80110a4:	4628      	mov	r0, r5
 80110a6:	47b0      	blx	r6
 80110a8:	1c41      	adds	r1, r0, #1
 80110aa:	d1c7      	bne.n	801103c <__sflush_r+0x30>
 80110ac:	682b      	ldr	r3, [r5, #0]
 80110ae:	2b00      	cmp	r3, #0
 80110b0:	d0c4      	beq.n	801103c <__sflush_r+0x30>
 80110b2:	2b1d      	cmp	r3, #29
 80110b4:	d001      	beq.n	80110ba <__sflush_r+0xae>
 80110b6:	2b16      	cmp	r3, #22
 80110b8:	d101      	bne.n	80110be <__sflush_r+0xb2>
 80110ba:	602f      	str	r7, [r5, #0]
 80110bc:	e7b2      	b.n	8011024 <__sflush_r+0x18>
 80110be:	89a3      	ldrh	r3, [r4, #12]
 80110c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80110c4:	81a3      	strh	r3, [r4, #12]
 80110c6:	e7ae      	b.n	8011026 <__sflush_r+0x1a>
 80110c8:	690f      	ldr	r7, [r1, #16]
 80110ca:	2f00      	cmp	r7, #0
 80110cc:	d0aa      	beq.n	8011024 <__sflush_r+0x18>
 80110ce:	0793      	lsls	r3, r2, #30
 80110d0:	bf18      	it	ne
 80110d2:	2300      	movne	r3, #0
 80110d4:	680e      	ldr	r6, [r1, #0]
 80110d6:	bf08      	it	eq
 80110d8:	694b      	ldreq	r3, [r1, #20]
 80110da:	1bf6      	subs	r6, r6, r7
 80110dc:	600f      	str	r7, [r1, #0]
 80110de:	608b      	str	r3, [r1, #8]
 80110e0:	2e00      	cmp	r6, #0
 80110e2:	dd9f      	ble.n	8011024 <__sflush_r+0x18>
 80110e4:	4633      	mov	r3, r6
 80110e6:	463a      	mov	r2, r7
 80110e8:	4628      	mov	r0, r5
 80110ea:	6a21      	ldr	r1, [r4, #32]
 80110ec:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 80110f0:	47e0      	blx	ip
 80110f2:	2800      	cmp	r0, #0
 80110f4:	dc06      	bgt.n	8011104 <__sflush_r+0xf8>
 80110f6:	89a3      	ldrh	r3, [r4, #12]
 80110f8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80110fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011100:	81a3      	strh	r3, [r4, #12]
 8011102:	e790      	b.n	8011026 <__sflush_r+0x1a>
 8011104:	4407      	add	r7, r0
 8011106:	1a36      	subs	r6, r6, r0
 8011108:	e7ea      	b.n	80110e0 <__sflush_r+0xd4>
 801110a:	bf00      	nop
 801110c:	20400001 	.word	0x20400001

08011110 <_fflush_r>:
 8011110:	b538      	push	{r3, r4, r5, lr}
 8011112:	690b      	ldr	r3, [r1, #16]
 8011114:	4605      	mov	r5, r0
 8011116:	460c      	mov	r4, r1
 8011118:	b913      	cbnz	r3, 8011120 <_fflush_r+0x10>
 801111a:	2500      	movs	r5, #0
 801111c:	4628      	mov	r0, r5
 801111e:	bd38      	pop	{r3, r4, r5, pc}
 8011120:	b118      	cbz	r0, 801112a <_fflush_r+0x1a>
 8011122:	6983      	ldr	r3, [r0, #24]
 8011124:	b90b      	cbnz	r3, 801112a <_fflush_r+0x1a>
 8011126:	f000 f887 	bl	8011238 <__sinit>
 801112a:	4b14      	ldr	r3, [pc, #80]	; (801117c <_fflush_r+0x6c>)
 801112c:	429c      	cmp	r4, r3
 801112e:	d11b      	bne.n	8011168 <_fflush_r+0x58>
 8011130:	686c      	ldr	r4, [r5, #4]
 8011132:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011136:	2b00      	cmp	r3, #0
 8011138:	d0ef      	beq.n	801111a <_fflush_r+0xa>
 801113a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801113c:	07d0      	lsls	r0, r2, #31
 801113e:	d404      	bmi.n	801114a <_fflush_r+0x3a>
 8011140:	0599      	lsls	r1, r3, #22
 8011142:	d402      	bmi.n	801114a <_fflush_r+0x3a>
 8011144:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011146:	f000 f915 	bl	8011374 <__retarget_lock_acquire_recursive>
 801114a:	4628      	mov	r0, r5
 801114c:	4621      	mov	r1, r4
 801114e:	f7ff ff5d 	bl	801100c <__sflush_r>
 8011152:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8011154:	4605      	mov	r5, r0
 8011156:	07da      	lsls	r2, r3, #31
 8011158:	d4e0      	bmi.n	801111c <_fflush_r+0xc>
 801115a:	89a3      	ldrh	r3, [r4, #12]
 801115c:	059b      	lsls	r3, r3, #22
 801115e:	d4dd      	bmi.n	801111c <_fflush_r+0xc>
 8011160:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011162:	f000 f908 	bl	8011376 <__retarget_lock_release_recursive>
 8011166:	e7d9      	b.n	801111c <_fflush_r+0xc>
 8011168:	4b05      	ldr	r3, [pc, #20]	; (8011180 <_fflush_r+0x70>)
 801116a:	429c      	cmp	r4, r3
 801116c:	d101      	bne.n	8011172 <_fflush_r+0x62>
 801116e:	68ac      	ldr	r4, [r5, #8]
 8011170:	e7df      	b.n	8011132 <_fflush_r+0x22>
 8011172:	4b04      	ldr	r3, [pc, #16]	; (8011184 <_fflush_r+0x74>)
 8011174:	429c      	cmp	r4, r3
 8011176:	bf08      	it	eq
 8011178:	68ec      	ldreq	r4, [r5, #12]
 801117a:	e7da      	b.n	8011132 <_fflush_r+0x22>
 801117c:	0801218c 	.word	0x0801218c
 8011180:	080121ac 	.word	0x080121ac
 8011184:	0801216c 	.word	0x0801216c

08011188 <std>:
 8011188:	2300      	movs	r3, #0
 801118a:	b510      	push	{r4, lr}
 801118c:	4604      	mov	r4, r0
 801118e:	e9c0 3300 	strd	r3, r3, [r0]
 8011192:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8011196:	6083      	str	r3, [r0, #8]
 8011198:	8181      	strh	r1, [r0, #12]
 801119a:	6643      	str	r3, [r0, #100]	; 0x64
 801119c:	81c2      	strh	r2, [r0, #14]
 801119e:	6183      	str	r3, [r0, #24]
 80111a0:	4619      	mov	r1, r3
 80111a2:	2208      	movs	r2, #8
 80111a4:	305c      	adds	r0, #92	; 0x5c
 80111a6:	f7fd fb5d 	bl	800e864 <memset>
 80111aa:	4b05      	ldr	r3, [pc, #20]	; (80111c0 <std+0x38>)
 80111ac:	6224      	str	r4, [r4, #32]
 80111ae:	6263      	str	r3, [r4, #36]	; 0x24
 80111b0:	4b04      	ldr	r3, [pc, #16]	; (80111c4 <std+0x3c>)
 80111b2:	62a3      	str	r3, [r4, #40]	; 0x28
 80111b4:	4b04      	ldr	r3, [pc, #16]	; (80111c8 <std+0x40>)
 80111b6:	62e3      	str	r3, [r4, #44]	; 0x2c
 80111b8:	4b04      	ldr	r3, [pc, #16]	; (80111cc <std+0x44>)
 80111ba:	6323      	str	r3, [r4, #48]	; 0x30
 80111bc:	bd10      	pop	{r4, pc}
 80111be:	bf00      	nop
 80111c0:	080114dd 	.word	0x080114dd
 80111c4:	080114ff 	.word	0x080114ff
 80111c8:	08011537 	.word	0x08011537
 80111cc:	0801155b 	.word	0x0801155b

080111d0 <_cleanup_r>:
 80111d0:	4901      	ldr	r1, [pc, #4]	; (80111d8 <_cleanup_r+0x8>)
 80111d2:	f000 b8af 	b.w	8011334 <_fwalk_reent>
 80111d6:	bf00      	nop
 80111d8:	08011111 	.word	0x08011111

080111dc <__sfmoreglue>:
 80111dc:	2268      	movs	r2, #104	; 0x68
 80111de:	b570      	push	{r4, r5, r6, lr}
 80111e0:	1e4d      	subs	r5, r1, #1
 80111e2:	4355      	muls	r5, r2
 80111e4:	460e      	mov	r6, r1
 80111e6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80111ea:	f7ff fa6b 	bl	80106c4 <_malloc_r>
 80111ee:	4604      	mov	r4, r0
 80111f0:	b140      	cbz	r0, 8011204 <__sfmoreglue+0x28>
 80111f2:	2100      	movs	r1, #0
 80111f4:	e9c0 1600 	strd	r1, r6, [r0]
 80111f8:	300c      	adds	r0, #12
 80111fa:	60a0      	str	r0, [r4, #8]
 80111fc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8011200:	f7fd fb30 	bl	800e864 <memset>
 8011204:	4620      	mov	r0, r4
 8011206:	bd70      	pop	{r4, r5, r6, pc}

08011208 <__sfp_lock_acquire>:
 8011208:	4801      	ldr	r0, [pc, #4]	; (8011210 <__sfp_lock_acquire+0x8>)
 801120a:	f000 b8b3 	b.w	8011374 <__retarget_lock_acquire_recursive>
 801120e:	bf00      	nop
 8011210:	20000295 	.word	0x20000295

08011214 <__sfp_lock_release>:
 8011214:	4801      	ldr	r0, [pc, #4]	; (801121c <__sfp_lock_release+0x8>)
 8011216:	f000 b8ae 	b.w	8011376 <__retarget_lock_release_recursive>
 801121a:	bf00      	nop
 801121c:	20000295 	.word	0x20000295

08011220 <__sinit_lock_acquire>:
 8011220:	4801      	ldr	r0, [pc, #4]	; (8011228 <__sinit_lock_acquire+0x8>)
 8011222:	f000 b8a7 	b.w	8011374 <__retarget_lock_acquire_recursive>
 8011226:	bf00      	nop
 8011228:	20000296 	.word	0x20000296

0801122c <__sinit_lock_release>:
 801122c:	4801      	ldr	r0, [pc, #4]	; (8011234 <__sinit_lock_release+0x8>)
 801122e:	f000 b8a2 	b.w	8011376 <__retarget_lock_release_recursive>
 8011232:	bf00      	nop
 8011234:	20000296 	.word	0x20000296

08011238 <__sinit>:
 8011238:	b510      	push	{r4, lr}
 801123a:	4604      	mov	r4, r0
 801123c:	f7ff fff0 	bl	8011220 <__sinit_lock_acquire>
 8011240:	69a3      	ldr	r3, [r4, #24]
 8011242:	b11b      	cbz	r3, 801124c <__sinit+0x14>
 8011244:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011248:	f7ff bff0 	b.w	801122c <__sinit_lock_release>
 801124c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8011250:	6523      	str	r3, [r4, #80]	; 0x50
 8011252:	4b13      	ldr	r3, [pc, #76]	; (80112a0 <__sinit+0x68>)
 8011254:	4a13      	ldr	r2, [pc, #76]	; (80112a4 <__sinit+0x6c>)
 8011256:	681b      	ldr	r3, [r3, #0]
 8011258:	62a2      	str	r2, [r4, #40]	; 0x28
 801125a:	42a3      	cmp	r3, r4
 801125c:	bf08      	it	eq
 801125e:	2301      	moveq	r3, #1
 8011260:	4620      	mov	r0, r4
 8011262:	bf08      	it	eq
 8011264:	61a3      	streq	r3, [r4, #24]
 8011266:	f000 f81f 	bl	80112a8 <__sfp>
 801126a:	6060      	str	r0, [r4, #4]
 801126c:	4620      	mov	r0, r4
 801126e:	f000 f81b 	bl	80112a8 <__sfp>
 8011272:	60a0      	str	r0, [r4, #8]
 8011274:	4620      	mov	r0, r4
 8011276:	f000 f817 	bl	80112a8 <__sfp>
 801127a:	2200      	movs	r2, #0
 801127c:	2104      	movs	r1, #4
 801127e:	60e0      	str	r0, [r4, #12]
 8011280:	6860      	ldr	r0, [r4, #4]
 8011282:	f7ff ff81 	bl	8011188 <std>
 8011286:	2201      	movs	r2, #1
 8011288:	2109      	movs	r1, #9
 801128a:	68a0      	ldr	r0, [r4, #8]
 801128c:	f7ff ff7c 	bl	8011188 <std>
 8011290:	2202      	movs	r2, #2
 8011292:	2112      	movs	r1, #18
 8011294:	68e0      	ldr	r0, [r4, #12]
 8011296:	f7ff ff77 	bl	8011188 <std>
 801129a:	2301      	movs	r3, #1
 801129c:	61a3      	str	r3, [r4, #24]
 801129e:	e7d1      	b.n	8011244 <__sinit+0xc>
 80112a0:	08011df4 	.word	0x08011df4
 80112a4:	080111d1 	.word	0x080111d1

080112a8 <__sfp>:
 80112a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80112aa:	4607      	mov	r7, r0
 80112ac:	f7ff ffac 	bl	8011208 <__sfp_lock_acquire>
 80112b0:	4b1e      	ldr	r3, [pc, #120]	; (801132c <__sfp+0x84>)
 80112b2:	681e      	ldr	r6, [r3, #0]
 80112b4:	69b3      	ldr	r3, [r6, #24]
 80112b6:	b913      	cbnz	r3, 80112be <__sfp+0x16>
 80112b8:	4630      	mov	r0, r6
 80112ba:	f7ff ffbd 	bl	8011238 <__sinit>
 80112be:	3648      	adds	r6, #72	; 0x48
 80112c0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80112c4:	3b01      	subs	r3, #1
 80112c6:	d503      	bpl.n	80112d0 <__sfp+0x28>
 80112c8:	6833      	ldr	r3, [r6, #0]
 80112ca:	b30b      	cbz	r3, 8011310 <__sfp+0x68>
 80112cc:	6836      	ldr	r6, [r6, #0]
 80112ce:	e7f7      	b.n	80112c0 <__sfp+0x18>
 80112d0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80112d4:	b9d5      	cbnz	r5, 801130c <__sfp+0x64>
 80112d6:	4b16      	ldr	r3, [pc, #88]	; (8011330 <__sfp+0x88>)
 80112d8:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80112dc:	60e3      	str	r3, [r4, #12]
 80112de:	6665      	str	r5, [r4, #100]	; 0x64
 80112e0:	f000 f847 	bl	8011372 <__retarget_lock_init_recursive>
 80112e4:	f7ff ff96 	bl	8011214 <__sfp_lock_release>
 80112e8:	2208      	movs	r2, #8
 80112ea:	4629      	mov	r1, r5
 80112ec:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80112f0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80112f4:	6025      	str	r5, [r4, #0]
 80112f6:	61a5      	str	r5, [r4, #24]
 80112f8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80112fc:	f7fd fab2 	bl	800e864 <memset>
 8011300:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8011304:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8011308:	4620      	mov	r0, r4
 801130a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801130c:	3468      	adds	r4, #104	; 0x68
 801130e:	e7d9      	b.n	80112c4 <__sfp+0x1c>
 8011310:	2104      	movs	r1, #4
 8011312:	4638      	mov	r0, r7
 8011314:	f7ff ff62 	bl	80111dc <__sfmoreglue>
 8011318:	4604      	mov	r4, r0
 801131a:	6030      	str	r0, [r6, #0]
 801131c:	2800      	cmp	r0, #0
 801131e:	d1d5      	bne.n	80112cc <__sfp+0x24>
 8011320:	f7ff ff78 	bl	8011214 <__sfp_lock_release>
 8011324:	230c      	movs	r3, #12
 8011326:	603b      	str	r3, [r7, #0]
 8011328:	e7ee      	b.n	8011308 <__sfp+0x60>
 801132a:	bf00      	nop
 801132c:	08011df4 	.word	0x08011df4
 8011330:	ffff0001 	.word	0xffff0001

08011334 <_fwalk_reent>:
 8011334:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011338:	4606      	mov	r6, r0
 801133a:	4688      	mov	r8, r1
 801133c:	2700      	movs	r7, #0
 801133e:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8011342:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8011346:	f1b9 0901 	subs.w	r9, r9, #1
 801134a:	d505      	bpl.n	8011358 <_fwalk_reent+0x24>
 801134c:	6824      	ldr	r4, [r4, #0]
 801134e:	2c00      	cmp	r4, #0
 8011350:	d1f7      	bne.n	8011342 <_fwalk_reent+0xe>
 8011352:	4638      	mov	r0, r7
 8011354:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011358:	89ab      	ldrh	r3, [r5, #12]
 801135a:	2b01      	cmp	r3, #1
 801135c:	d907      	bls.n	801136e <_fwalk_reent+0x3a>
 801135e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8011362:	3301      	adds	r3, #1
 8011364:	d003      	beq.n	801136e <_fwalk_reent+0x3a>
 8011366:	4629      	mov	r1, r5
 8011368:	4630      	mov	r0, r6
 801136a:	47c0      	blx	r8
 801136c:	4307      	orrs	r7, r0
 801136e:	3568      	adds	r5, #104	; 0x68
 8011370:	e7e9      	b.n	8011346 <_fwalk_reent+0x12>

08011372 <__retarget_lock_init_recursive>:
 8011372:	4770      	bx	lr

08011374 <__retarget_lock_acquire_recursive>:
 8011374:	4770      	bx	lr

08011376 <__retarget_lock_release_recursive>:
 8011376:	4770      	bx	lr

08011378 <__swhatbuf_r>:
 8011378:	b570      	push	{r4, r5, r6, lr}
 801137a:	460e      	mov	r6, r1
 801137c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011380:	4614      	mov	r4, r2
 8011382:	2900      	cmp	r1, #0
 8011384:	461d      	mov	r5, r3
 8011386:	b096      	sub	sp, #88	; 0x58
 8011388:	da08      	bge.n	801139c <__swhatbuf_r+0x24>
 801138a:	2200      	movs	r2, #0
 801138c:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8011390:	602a      	str	r2, [r5, #0]
 8011392:	061a      	lsls	r2, r3, #24
 8011394:	d410      	bmi.n	80113b8 <__swhatbuf_r+0x40>
 8011396:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801139a:	e00e      	b.n	80113ba <__swhatbuf_r+0x42>
 801139c:	466a      	mov	r2, sp
 801139e:	f000 f903 	bl	80115a8 <_fstat_r>
 80113a2:	2800      	cmp	r0, #0
 80113a4:	dbf1      	blt.n	801138a <__swhatbuf_r+0x12>
 80113a6:	9a01      	ldr	r2, [sp, #4]
 80113a8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80113ac:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80113b0:	425a      	negs	r2, r3
 80113b2:	415a      	adcs	r2, r3
 80113b4:	602a      	str	r2, [r5, #0]
 80113b6:	e7ee      	b.n	8011396 <__swhatbuf_r+0x1e>
 80113b8:	2340      	movs	r3, #64	; 0x40
 80113ba:	2000      	movs	r0, #0
 80113bc:	6023      	str	r3, [r4, #0]
 80113be:	b016      	add	sp, #88	; 0x58
 80113c0:	bd70      	pop	{r4, r5, r6, pc}
	...

080113c4 <__smakebuf_r>:
 80113c4:	898b      	ldrh	r3, [r1, #12]
 80113c6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80113c8:	079d      	lsls	r5, r3, #30
 80113ca:	4606      	mov	r6, r0
 80113cc:	460c      	mov	r4, r1
 80113ce:	d507      	bpl.n	80113e0 <__smakebuf_r+0x1c>
 80113d0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80113d4:	6023      	str	r3, [r4, #0]
 80113d6:	6123      	str	r3, [r4, #16]
 80113d8:	2301      	movs	r3, #1
 80113da:	6163      	str	r3, [r4, #20]
 80113dc:	b002      	add	sp, #8
 80113de:	bd70      	pop	{r4, r5, r6, pc}
 80113e0:	466a      	mov	r2, sp
 80113e2:	ab01      	add	r3, sp, #4
 80113e4:	f7ff ffc8 	bl	8011378 <__swhatbuf_r>
 80113e8:	9900      	ldr	r1, [sp, #0]
 80113ea:	4605      	mov	r5, r0
 80113ec:	4630      	mov	r0, r6
 80113ee:	f7ff f969 	bl	80106c4 <_malloc_r>
 80113f2:	b948      	cbnz	r0, 8011408 <__smakebuf_r+0x44>
 80113f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80113f8:	059a      	lsls	r2, r3, #22
 80113fa:	d4ef      	bmi.n	80113dc <__smakebuf_r+0x18>
 80113fc:	f023 0303 	bic.w	r3, r3, #3
 8011400:	f043 0302 	orr.w	r3, r3, #2
 8011404:	81a3      	strh	r3, [r4, #12]
 8011406:	e7e3      	b.n	80113d0 <__smakebuf_r+0xc>
 8011408:	4b0d      	ldr	r3, [pc, #52]	; (8011440 <__smakebuf_r+0x7c>)
 801140a:	62b3      	str	r3, [r6, #40]	; 0x28
 801140c:	89a3      	ldrh	r3, [r4, #12]
 801140e:	6020      	str	r0, [r4, #0]
 8011410:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011414:	81a3      	strh	r3, [r4, #12]
 8011416:	9b00      	ldr	r3, [sp, #0]
 8011418:	6120      	str	r0, [r4, #16]
 801141a:	6163      	str	r3, [r4, #20]
 801141c:	9b01      	ldr	r3, [sp, #4]
 801141e:	b15b      	cbz	r3, 8011438 <__smakebuf_r+0x74>
 8011420:	4630      	mov	r0, r6
 8011422:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011426:	f000 f8d1 	bl	80115cc <_isatty_r>
 801142a:	b128      	cbz	r0, 8011438 <__smakebuf_r+0x74>
 801142c:	89a3      	ldrh	r3, [r4, #12]
 801142e:	f023 0303 	bic.w	r3, r3, #3
 8011432:	f043 0301 	orr.w	r3, r3, #1
 8011436:	81a3      	strh	r3, [r4, #12]
 8011438:	89a0      	ldrh	r0, [r4, #12]
 801143a:	4305      	orrs	r5, r0
 801143c:	81a5      	strh	r5, [r4, #12]
 801143e:	e7cd      	b.n	80113dc <__smakebuf_r+0x18>
 8011440:	080111d1 	.word	0x080111d1

08011444 <_malloc_usable_size_r>:
 8011444:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011448:	1f18      	subs	r0, r3, #4
 801144a:	2b00      	cmp	r3, #0
 801144c:	bfbc      	itt	lt
 801144e:	580b      	ldrlt	r3, [r1, r0]
 8011450:	18c0      	addlt	r0, r0, r3
 8011452:	4770      	bx	lr

08011454 <_raise_r>:
 8011454:	291f      	cmp	r1, #31
 8011456:	b538      	push	{r3, r4, r5, lr}
 8011458:	4604      	mov	r4, r0
 801145a:	460d      	mov	r5, r1
 801145c:	d904      	bls.n	8011468 <_raise_r+0x14>
 801145e:	2316      	movs	r3, #22
 8011460:	6003      	str	r3, [r0, #0]
 8011462:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011466:	bd38      	pop	{r3, r4, r5, pc}
 8011468:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801146a:	b112      	cbz	r2, 8011472 <_raise_r+0x1e>
 801146c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8011470:	b94b      	cbnz	r3, 8011486 <_raise_r+0x32>
 8011472:	4620      	mov	r0, r4
 8011474:	f000 f830 	bl	80114d8 <_getpid_r>
 8011478:	462a      	mov	r2, r5
 801147a:	4601      	mov	r1, r0
 801147c:	4620      	mov	r0, r4
 801147e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011482:	f000 b817 	b.w	80114b4 <_kill_r>
 8011486:	2b01      	cmp	r3, #1
 8011488:	d00a      	beq.n	80114a0 <_raise_r+0x4c>
 801148a:	1c59      	adds	r1, r3, #1
 801148c:	d103      	bne.n	8011496 <_raise_r+0x42>
 801148e:	2316      	movs	r3, #22
 8011490:	6003      	str	r3, [r0, #0]
 8011492:	2001      	movs	r0, #1
 8011494:	e7e7      	b.n	8011466 <_raise_r+0x12>
 8011496:	2400      	movs	r4, #0
 8011498:	4628      	mov	r0, r5
 801149a:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 801149e:	4798      	blx	r3
 80114a0:	2000      	movs	r0, #0
 80114a2:	e7e0      	b.n	8011466 <_raise_r+0x12>

080114a4 <raise>:
 80114a4:	4b02      	ldr	r3, [pc, #8]	; (80114b0 <raise+0xc>)
 80114a6:	4601      	mov	r1, r0
 80114a8:	6818      	ldr	r0, [r3, #0]
 80114aa:	f7ff bfd3 	b.w	8011454 <_raise_r>
 80114ae:	bf00      	nop
 80114b0:	20000070 	.word	0x20000070

080114b4 <_kill_r>:
 80114b4:	b538      	push	{r3, r4, r5, lr}
 80114b6:	2300      	movs	r3, #0
 80114b8:	4d06      	ldr	r5, [pc, #24]	; (80114d4 <_kill_r+0x20>)
 80114ba:	4604      	mov	r4, r0
 80114bc:	4608      	mov	r0, r1
 80114be:	4611      	mov	r1, r2
 80114c0:	602b      	str	r3, [r5, #0]
 80114c2:	f7f1 fe74 	bl	80031ae <_kill>
 80114c6:	1c43      	adds	r3, r0, #1
 80114c8:	d102      	bne.n	80114d0 <_kill_r+0x1c>
 80114ca:	682b      	ldr	r3, [r5, #0]
 80114cc:	b103      	cbz	r3, 80114d0 <_kill_r+0x1c>
 80114ce:	6023      	str	r3, [r4, #0]
 80114d0:	bd38      	pop	{r3, r4, r5, pc}
 80114d2:	bf00      	nop
 80114d4:	20000290 	.word	0x20000290

080114d8 <_getpid_r>:
 80114d8:	f7f1 be62 	b.w	80031a0 <_getpid>

080114dc <__sread>:
 80114dc:	b510      	push	{r4, lr}
 80114de:	460c      	mov	r4, r1
 80114e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80114e4:	f000 f894 	bl	8011610 <_read_r>
 80114e8:	2800      	cmp	r0, #0
 80114ea:	bfab      	itete	ge
 80114ec:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80114ee:	89a3      	ldrhlt	r3, [r4, #12]
 80114f0:	181b      	addge	r3, r3, r0
 80114f2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80114f6:	bfac      	ite	ge
 80114f8:	6563      	strge	r3, [r4, #84]	; 0x54
 80114fa:	81a3      	strhlt	r3, [r4, #12]
 80114fc:	bd10      	pop	{r4, pc}

080114fe <__swrite>:
 80114fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011502:	461f      	mov	r7, r3
 8011504:	898b      	ldrh	r3, [r1, #12]
 8011506:	4605      	mov	r5, r0
 8011508:	05db      	lsls	r3, r3, #23
 801150a:	460c      	mov	r4, r1
 801150c:	4616      	mov	r6, r2
 801150e:	d505      	bpl.n	801151c <__swrite+0x1e>
 8011510:	2302      	movs	r3, #2
 8011512:	2200      	movs	r2, #0
 8011514:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011518:	f000 f868 	bl	80115ec <_lseek_r>
 801151c:	89a3      	ldrh	r3, [r4, #12]
 801151e:	4632      	mov	r2, r6
 8011520:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8011524:	81a3      	strh	r3, [r4, #12]
 8011526:	4628      	mov	r0, r5
 8011528:	463b      	mov	r3, r7
 801152a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801152e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011532:	f000 b817 	b.w	8011564 <_write_r>

08011536 <__sseek>:
 8011536:	b510      	push	{r4, lr}
 8011538:	460c      	mov	r4, r1
 801153a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801153e:	f000 f855 	bl	80115ec <_lseek_r>
 8011542:	1c43      	adds	r3, r0, #1
 8011544:	89a3      	ldrh	r3, [r4, #12]
 8011546:	bf15      	itete	ne
 8011548:	6560      	strne	r0, [r4, #84]	; 0x54
 801154a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801154e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8011552:	81a3      	strheq	r3, [r4, #12]
 8011554:	bf18      	it	ne
 8011556:	81a3      	strhne	r3, [r4, #12]
 8011558:	bd10      	pop	{r4, pc}

0801155a <__sclose>:
 801155a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801155e:	f000 b813 	b.w	8011588 <_close_r>
	...

08011564 <_write_r>:
 8011564:	b538      	push	{r3, r4, r5, lr}
 8011566:	4604      	mov	r4, r0
 8011568:	4608      	mov	r0, r1
 801156a:	4611      	mov	r1, r2
 801156c:	2200      	movs	r2, #0
 801156e:	4d05      	ldr	r5, [pc, #20]	; (8011584 <_write_r+0x20>)
 8011570:	602a      	str	r2, [r5, #0]
 8011572:	461a      	mov	r2, r3
 8011574:	f7f1 fe52 	bl	800321c <_write>
 8011578:	1c43      	adds	r3, r0, #1
 801157a:	d102      	bne.n	8011582 <_write_r+0x1e>
 801157c:	682b      	ldr	r3, [r5, #0]
 801157e:	b103      	cbz	r3, 8011582 <_write_r+0x1e>
 8011580:	6023      	str	r3, [r4, #0]
 8011582:	bd38      	pop	{r3, r4, r5, pc}
 8011584:	20000290 	.word	0x20000290

08011588 <_close_r>:
 8011588:	b538      	push	{r3, r4, r5, lr}
 801158a:	2300      	movs	r3, #0
 801158c:	4d05      	ldr	r5, [pc, #20]	; (80115a4 <_close_r+0x1c>)
 801158e:	4604      	mov	r4, r0
 8011590:	4608      	mov	r0, r1
 8011592:	602b      	str	r3, [r5, #0]
 8011594:	f7f1 fe5e 	bl	8003254 <_close>
 8011598:	1c43      	adds	r3, r0, #1
 801159a:	d102      	bne.n	80115a2 <_close_r+0x1a>
 801159c:	682b      	ldr	r3, [r5, #0]
 801159e:	b103      	cbz	r3, 80115a2 <_close_r+0x1a>
 80115a0:	6023      	str	r3, [r4, #0]
 80115a2:	bd38      	pop	{r3, r4, r5, pc}
 80115a4:	20000290 	.word	0x20000290

080115a8 <_fstat_r>:
 80115a8:	b538      	push	{r3, r4, r5, lr}
 80115aa:	2300      	movs	r3, #0
 80115ac:	4d06      	ldr	r5, [pc, #24]	; (80115c8 <_fstat_r+0x20>)
 80115ae:	4604      	mov	r4, r0
 80115b0:	4608      	mov	r0, r1
 80115b2:	4611      	mov	r1, r2
 80115b4:	602b      	str	r3, [r5, #0]
 80115b6:	f7f1 fe58 	bl	800326a <_fstat>
 80115ba:	1c43      	adds	r3, r0, #1
 80115bc:	d102      	bne.n	80115c4 <_fstat_r+0x1c>
 80115be:	682b      	ldr	r3, [r5, #0]
 80115c0:	b103      	cbz	r3, 80115c4 <_fstat_r+0x1c>
 80115c2:	6023      	str	r3, [r4, #0]
 80115c4:	bd38      	pop	{r3, r4, r5, pc}
 80115c6:	bf00      	nop
 80115c8:	20000290 	.word	0x20000290

080115cc <_isatty_r>:
 80115cc:	b538      	push	{r3, r4, r5, lr}
 80115ce:	2300      	movs	r3, #0
 80115d0:	4d05      	ldr	r5, [pc, #20]	; (80115e8 <_isatty_r+0x1c>)
 80115d2:	4604      	mov	r4, r0
 80115d4:	4608      	mov	r0, r1
 80115d6:	602b      	str	r3, [r5, #0]
 80115d8:	f7f1 fe56 	bl	8003288 <_isatty>
 80115dc:	1c43      	adds	r3, r0, #1
 80115de:	d102      	bne.n	80115e6 <_isatty_r+0x1a>
 80115e0:	682b      	ldr	r3, [r5, #0]
 80115e2:	b103      	cbz	r3, 80115e6 <_isatty_r+0x1a>
 80115e4:	6023      	str	r3, [r4, #0]
 80115e6:	bd38      	pop	{r3, r4, r5, pc}
 80115e8:	20000290 	.word	0x20000290

080115ec <_lseek_r>:
 80115ec:	b538      	push	{r3, r4, r5, lr}
 80115ee:	4604      	mov	r4, r0
 80115f0:	4608      	mov	r0, r1
 80115f2:	4611      	mov	r1, r2
 80115f4:	2200      	movs	r2, #0
 80115f6:	4d05      	ldr	r5, [pc, #20]	; (801160c <_lseek_r+0x20>)
 80115f8:	602a      	str	r2, [r5, #0]
 80115fa:	461a      	mov	r2, r3
 80115fc:	f7f1 fe4e 	bl	800329c <_lseek>
 8011600:	1c43      	adds	r3, r0, #1
 8011602:	d102      	bne.n	801160a <_lseek_r+0x1e>
 8011604:	682b      	ldr	r3, [r5, #0]
 8011606:	b103      	cbz	r3, 801160a <_lseek_r+0x1e>
 8011608:	6023      	str	r3, [r4, #0]
 801160a:	bd38      	pop	{r3, r4, r5, pc}
 801160c:	20000290 	.word	0x20000290

08011610 <_read_r>:
 8011610:	b538      	push	{r3, r4, r5, lr}
 8011612:	4604      	mov	r4, r0
 8011614:	4608      	mov	r0, r1
 8011616:	4611      	mov	r1, r2
 8011618:	2200      	movs	r2, #0
 801161a:	4d05      	ldr	r5, [pc, #20]	; (8011630 <_read_r+0x20>)
 801161c:	602a      	str	r2, [r5, #0]
 801161e:	461a      	mov	r2, r3
 8011620:	f7f1 fddf 	bl	80031e2 <_read>
 8011624:	1c43      	adds	r3, r0, #1
 8011626:	d102      	bne.n	801162e <_read_r+0x1e>
 8011628:	682b      	ldr	r3, [r5, #0]
 801162a:	b103      	cbz	r3, 801162e <_read_r+0x1e>
 801162c:	6023      	str	r3, [r4, #0]
 801162e:	bd38      	pop	{r3, r4, r5, pc}
 8011630:	20000290 	.word	0x20000290

08011634 <_init>:
 8011634:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011636:	bf00      	nop
 8011638:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801163a:	bc08      	pop	{r3}
 801163c:	469e      	mov	lr, r3
 801163e:	4770      	bx	lr

08011640 <_fini>:
 8011640:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011642:	bf00      	nop
 8011644:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011646:	bc08      	pop	{r3}
 8011648:	469e      	mov	lr, r3
 801164a:	4770      	bx	lr
