Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 3be4366d5bc94af9ab32a9ad540e5616 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_sort_behav xil_defaultlib.tb_sort xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Register(N=4)
Compiling module xil_defaultlib.MUX2to1(N=4)
Compiling module xil_defaultlib.MUX3to1(N=4)
Compiling module xil_defaultlib.alu(WIDTH=4)
Compiling module xil_defaultlib.sort
Compiling module xil_defaultlib.tb_sort
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_sort_behav
