ARM GAS  /tmp/cc1Ha7wN.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"stm32f1xx_it.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.NMI_Handler,"ax",%progbits
  19              		.align	2
  20              		.global	NMI_Handler
  21              		.thumb
  22              		.thumb_func
  24              	NMI_Handler:
  25              	.LFB63:
  26              		.file 1 "Src/stm32f1xx_it.c"
   1:Src/stm32f1xx_it.c **** /**
   2:Src/stm32f1xx_it.c ****   ******************************************************************************
   3:Src/stm32f1xx_it.c ****   * @file    stm32f1xx_it.c
   4:Src/stm32f1xx_it.c ****   * @brief   Interrupt Service Routines.
   5:Src/stm32f1xx_it.c ****   ******************************************************************************
   6:Src/stm32f1xx_it.c ****   *
   7:Src/stm32f1xx_it.c ****   * COPYRIGHT(c) 2018 STMicroelectronics
   8:Src/stm32f1xx_it.c ****   *
   9:Src/stm32f1xx_it.c ****   * Redistribution and use in source and binary forms, with or without modification,
  10:Src/stm32f1xx_it.c ****   * are permitted provided that the following conditions are met:
  11:Src/stm32f1xx_it.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  12:Src/stm32f1xx_it.c ****   *      this list of conditions and the following disclaimer.
  13:Src/stm32f1xx_it.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  14:Src/stm32f1xx_it.c ****   *      this list of conditions and the following disclaimer in the documentation
  15:Src/stm32f1xx_it.c ****   *      and/or other materials provided with the distribution.
  16:Src/stm32f1xx_it.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  17:Src/stm32f1xx_it.c ****   *      may be used to endorse or promote products derived from this software
  18:Src/stm32f1xx_it.c ****   *      without specific prior written permission.
  19:Src/stm32f1xx_it.c ****   *
  20:Src/stm32f1xx_it.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  21:Src/stm32f1xx_it.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  22:Src/stm32f1xx_it.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  23:Src/stm32f1xx_it.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  24:Src/stm32f1xx_it.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  25:Src/stm32f1xx_it.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  26:Src/stm32f1xx_it.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  27:Src/stm32f1xx_it.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  28:Src/stm32f1xx_it.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  29:Src/stm32f1xx_it.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  30:Src/stm32f1xx_it.c ****   *
  31:Src/stm32f1xx_it.c ****   ******************************************************************************
  32:Src/stm32f1xx_it.c ****   */
ARM GAS  /tmp/cc1Ha7wN.s 			page 2


  33:Src/stm32f1xx_it.c **** /* Includes ------------------------------------------------------------------*/
  34:Src/stm32f1xx_it.c **** #include "stm32f1xx_hal.h"
  35:Src/stm32f1xx_it.c **** #include "stm32f1xx.h"
  36:Src/stm32f1xx_it.c **** #include "stm32f1xx_it.h"
  37:Src/stm32f1xx_it.c **** 
  38:Src/stm32f1xx_it.c **** /* USER CODE BEGIN 0 */
  39:Src/stm32f1xx_it.c **** 
  40:Src/stm32f1xx_it.c **** /* USER CODE END 0 */
  41:Src/stm32f1xx_it.c **** 
  42:Src/stm32f1xx_it.c **** /* External variables --------------------------------------------------------*/
  43:Src/stm32f1xx_it.c **** extern DMA_HandleTypeDef hdma_usart1_tx;
  44:Src/stm32f1xx_it.c **** extern DMA_HandleTypeDef hdma_usart1_rx;
  45:Src/stm32f1xx_it.c **** extern UART_HandleTypeDef huart1;
  46:Src/stm32f1xx_it.c **** extern volatile uint32_t ticks_delay;
  47:Src/stm32f1xx_it.c **** extern volatile uint8_t flag_Rx, flag_Tx;
  48:Src/stm32f1xx_it.c **** extern volatile uint8_t data;
  49:Src/stm32f1xx_it.c **** /******************************************************************************/
  50:Src/stm32f1xx_it.c **** /*            Cortex-M3 Processor Interruption and Exception Handlers         */ 
  51:Src/stm32f1xx_it.c **** /******************************************************************************/
  52:Src/stm32f1xx_it.c **** 
  53:Src/stm32f1xx_it.c **** /**
  54:Src/stm32f1xx_it.c **** * @brief This function handles Non maskable interrupt.
  55:Src/stm32f1xx_it.c **** */
  56:Src/stm32f1xx_it.c **** void NMI_Handler(void)
  57:Src/stm32f1xx_it.c **** {
  27              		.loc 1 57 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 80B4     		push	{r7}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 7, -4
  36 0002 00AF     		add	r7, sp, #0
  37              	.LCFI1:
  38              		.cfi_def_cfa_register 7
  58:Src/stm32f1xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  59:Src/stm32f1xx_it.c **** 
  60:Src/stm32f1xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 0 */
  61:Src/stm32f1xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  62:Src/stm32f1xx_it.c **** 
  63:Src/stm32f1xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 1 */
  64:Src/stm32f1xx_it.c **** }
  39              		.loc 1 64 0
  40 0004 BD46     		mov	sp, r7
  41              	.LCFI2:
  42              		.cfi_def_cfa_register 13
  43              		@ sp needed
  44 0006 5DF8047B 		ldr	r7, [sp], #4
  45              	.LCFI3:
  46              		.cfi_restore 7
  47              		.cfi_def_cfa_offset 0
  48 000a 7047     		bx	lr
  49              		.cfi_endproc
  50              	.LFE63:
  52              		.section	.text.HardFault_Handler,"ax",%progbits
ARM GAS  /tmp/cc1Ha7wN.s 			page 3


  53              		.align	2
  54              		.global	HardFault_Handler
  55              		.thumb
  56              		.thumb_func
  58              	HardFault_Handler:
  59              	.LFB64:
  65:Src/stm32f1xx_it.c **** 
  66:Src/stm32f1xx_it.c **** /**
  67:Src/stm32f1xx_it.c **** * @brief This function handles Hard fault interrupt.
  68:Src/stm32f1xx_it.c **** */
  69:Src/stm32f1xx_it.c **** void HardFault_Handler(void)
  70:Src/stm32f1xx_it.c **** {
  60              		.loc 1 70 0
  61              		.cfi_startproc
  62              		@ args = 0, pretend = 0, frame = 0
  63              		@ frame_needed = 1, uses_anonymous_args = 0
  64              		@ link register save eliminated.
  65 0000 80B4     		push	{r7}
  66              	.LCFI4:
  67              		.cfi_def_cfa_offset 4
  68              		.cfi_offset 7, -4
  69 0002 00AF     		add	r7, sp, #0
  70              	.LCFI5:
  71              		.cfi_def_cfa_register 7
  72              	.L3:
  71:Src/stm32f1xx_it.c ****   /* USER CODE BEGIN HardFault_IRQn 0 */
  72:Src/stm32f1xx_it.c **** 
  73:Src/stm32f1xx_it.c ****   /* USER CODE END HardFault_IRQn 0 */
  74:Src/stm32f1xx_it.c ****   while (1)
  75:Src/stm32f1xx_it.c ****   {
  76:Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_HardFault_IRQn 0 */
  77:Src/stm32f1xx_it.c ****     /* USER CODE END W1_HardFault_IRQn 0 */
  78:Src/stm32f1xx_it.c ****   }
  73              		.loc 1 78 0 discriminator 1
  74 0004 FEE7     		b	.L3
  75              		.cfi_endproc
  76              	.LFE64:
  78 0006 00BF     		.section	.text.MemManage_Handler,"ax",%progbits
  79              		.align	2
  80              		.global	MemManage_Handler
  81              		.thumb
  82              		.thumb_func
  84              	MemManage_Handler:
  85              	.LFB65:
  79:Src/stm32f1xx_it.c ****   /* USER CODE BEGIN HardFault_IRQn 1 */
  80:Src/stm32f1xx_it.c **** 
  81:Src/stm32f1xx_it.c ****   /* USER CODE END HardFault_IRQn 1 */
  82:Src/stm32f1xx_it.c **** }
  83:Src/stm32f1xx_it.c **** 
  84:Src/stm32f1xx_it.c **** /**
  85:Src/stm32f1xx_it.c **** * @brief This function handles Memory management fault.
  86:Src/stm32f1xx_it.c **** */
  87:Src/stm32f1xx_it.c **** void MemManage_Handler(void)
  88:Src/stm32f1xx_it.c **** {
  86              		.loc 1 88 0
  87              		.cfi_startproc
  88              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/cc1Ha7wN.s 			page 4


  89              		@ frame_needed = 1, uses_anonymous_args = 0
  90              		@ link register save eliminated.
  91 0000 80B4     		push	{r7}
  92              	.LCFI6:
  93              		.cfi_def_cfa_offset 4
  94              		.cfi_offset 7, -4
  95 0002 00AF     		add	r7, sp, #0
  96              	.LCFI7:
  97              		.cfi_def_cfa_register 7
  98              	.L5:
  89:Src/stm32f1xx_it.c ****   /* USER CODE BEGIN MemoryManagement_IRQn 0 */
  90:Src/stm32f1xx_it.c **** 
  91:Src/stm32f1xx_it.c ****   /* USER CODE END MemoryManagement_IRQn 0 */
  92:Src/stm32f1xx_it.c ****   while (1)
  93:Src/stm32f1xx_it.c ****   {
  94:Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
  95:Src/stm32f1xx_it.c ****     /* USER CODE END W1_MemoryManagement_IRQn 0 */
  96:Src/stm32f1xx_it.c ****   }
  99              		.loc 1 96 0 discriminator 1
 100 0004 FEE7     		b	.L5
 101              		.cfi_endproc
 102              	.LFE65:
 104 0006 00BF     		.section	.text.BusFault_Handler,"ax",%progbits
 105              		.align	2
 106              		.global	BusFault_Handler
 107              		.thumb
 108              		.thumb_func
 110              	BusFault_Handler:
 111              	.LFB66:
  97:Src/stm32f1xx_it.c ****   /* USER CODE BEGIN MemoryManagement_IRQn 1 */
  98:Src/stm32f1xx_it.c **** 
  99:Src/stm32f1xx_it.c ****   /* USER CODE END MemoryManagement_IRQn 1 */
 100:Src/stm32f1xx_it.c **** }
 101:Src/stm32f1xx_it.c **** 
 102:Src/stm32f1xx_it.c **** /**
 103:Src/stm32f1xx_it.c **** * @brief This function handles Prefetch fault, memory access fault.
 104:Src/stm32f1xx_it.c **** */
 105:Src/stm32f1xx_it.c **** void BusFault_Handler(void)
 106:Src/stm32f1xx_it.c **** {
 112              		.loc 1 106 0
 113              		.cfi_startproc
 114              		@ args = 0, pretend = 0, frame = 0
 115              		@ frame_needed = 1, uses_anonymous_args = 0
 116              		@ link register save eliminated.
 117 0000 80B4     		push	{r7}
 118              	.LCFI8:
 119              		.cfi_def_cfa_offset 4
 120              		.cfi_offset 7, -4
 121 0002 00AF     		add	r7, sp, #0
 122              	.LCFI9:
 123              		.cfi_def_cfa_register 7
 124              	.L7:
 107:Src/stm32f1xx_it.c ****   /* USER CODE BEGIN BusFault_IRQn 0 */
 108:Src/stm32f1xx_it.c **** 
 109:Src/stm32f1xx_it.c ****   /* USER CODE END BusFault_IRQn 0 */
 110:Src/stm32f1xx_it.c ****   while (1)
 111:Src/stm32f1xx_it.c ****   {
ARM GAS  /tmp/cc1Ha7wN.s 			page 5


 112:Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_BusFault_IRQn 0 */
 113:Src/stm32f1xx_it.c ****     /* USER CODE END W1_BusFault_IRQn 0 */
 114:Src/stm32f1xx_it.c ****   }
 125              		.loc 1 114 0 discriminator 1
 126 0004 FEE7     		b	.L7
 127              		.cfi_endproc
 128              	.LFE66:
 130 0006 00BF     		.section	.text.UsageFault_Handler,"ax",%progbits
 131              		.align	2
 132              		.global	UsageFault_Handler
 133              		.thumb
 134              		.thumb_func
 136              	UsageFault_Handler:
 137              	.LFB67:
 115:Src/stm32f1xx_it.c ****   /* USER CODE BEGIN BusFault_IRQn 1 */
 116:Src/stm32f1xx_it.c **** 
 117:Src/stm32f1xx_it.c ****   /* USER CODE END BusFault_IRQn 1 */
 118:Src/stm32f1xx_it.c **** }
 119:Src/stm32f1xx_it.c **** 
 120:Src/stm32f1xx_it.c **** /**
 121:Src/stm32f1xx_it.c **** * @brief This function handles Undefined instruction or illegal state.
 122:Src/stm32f1xx_it.c **** */
 123:Src/stm32f1xx_it.c **** void UsageFault_Handler(void)
 124:Src/stm32f1xx_it.c **** {
 138              		.loc 1 124 0
 139              		.cfi_startproc
 140              		@ args = 0, pretend = 0, frame = 0
 141              		@ frame_needed = 1, uses_anonymous_args = 0
 142              		@ link register save eliminated.
 143 0000 80B4     		push	{r7}
 144              	.LCFI10:
 145              		.cfi_def_cfa_offset 4
 146              		.cfi_offset 7, -4
 147 0002 00AF     		add	r7, sp, #0
 148              	.LCFI11:
 149              		.cfi_def_cfa_register 7
 150              	.L9:
 125:Src/stm32f1xx_it.c ****   /* USER CODE BEGIN UsageFault_IRQn 0 */
 126:Src/stm32f1xx_it.c **** 
 127:Src/stm32f1xx_it.c ****   /* USER CODE END UsageFault_IRQn 0 */
 128:Src/stm32f1xx_it.c ****   while (1)
 129:Src/stm32f1xx_it.c ****   {
 130:Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
 131:Src/stm32f1xx_it.c ****     /* USER CODE END W1_UsageFault_IRQn 0 */
 132:Src/stm32f1xx_it.c ****   }
 151              		.loc 1 132 0 discriminator 1
 152 0004 FEE7     		b	.L9
 153              		.cfi_endproc
 154              	.LFE67:
 156 0006 00BF     		.section	.text.SVC_Handler,"ax",%progbits
 157              		.align	2
 158              		.global	SVC_Handler
 159              		.thumb
 160              		.thumb_func
 162              	SVC_Handler:
 163              	.LFB68:
 133:Src/stm32f1xx_it.c ****   /* USER CODE BEGIN UsageFault_IRQn 1 */
ARM GAS  /tmp/cc1Ha7wN.s 			page 6


 134:Src/stm32f1xx_it.c **** 
 135:Src/stm32f1xx_it.c ****   /* USER CODE END UsageFault_IRQn 1 */
 136:Src/stm32f1xx_it.c **** }
 137:Src/stm32f1xx_it.c **** 
 138:Src/stm32f1xx_it.c **** /**
 139:Src/stm32f1xx_it.c **** * @brief This function handles System service call via SWI instruction.
 140:Src/stm32f1xx_it.c **** */
 141:Src/stm32f1xx_it.c **** void SVC_Handler(void)
 142:Src/stm32f1xx_it.c **** {
 164              		.loc 1 142 0
 165              		.cfi_startproc
 166              		@ args = 0, pretend = 0, frame = 0
 167              		@ frame_needed = 1, uses_anonymous_args = 0
 168              		@ link register save eliminated.
 169 0000 80B4     		push	{r7}
 170              	.LCFI12:
 171              		.cfi_def_cfa_offset 4
 172              		.cfi_offset 7, -4
 173 0002 00AF     		add	r7, sp, #0
 174              	.LCFI13:
 175              		.cfi_def_cfa_register 7
 143:Src/stm32f1xx_it.c ****   /* USER CODE BEGIN SVCall_IRQn 0 */
 144:Src/stm32f1xx_it.c **** 
 145:Src/stm32f1xx_it.c ****   /* USER CODE END SVCall_IRQn 0 */
 146:Src/stm32f1xx_it.c ****   /* USER CODE BEGIN SVCall_IRQn 1 */
 147:Src/stm32f1xx_it.c **** 
 148:Src/stm32f1xx_it.c ****   /* USER CODE END SVCall_IRQn 1 */
 149:Src/stm32f1xx_it.c **** }
 176              		.loc 1 149 0
 177 0004 BD46     		mov	sp, r7
 178              	.LCFI14:
 179              		.cfi_def_cfa_register 13
 180              		@ sp needed
 181 0006 5DF8047B 		ldr	r7, [sp], #4
 182              	.LCFI15:
 183              		.cfi_restore 7
 184              		.cfi_def_cfa_offset 0
 185 000a 7047     		bx	lr
 186              		.cfi_endproc
 187              	.LFE68:
 189              		.section	.text.DebugMon_Handler,"ax",%progbits
 190              		.align	2
 191              		.global	DebugMon_Handler
 192              		.thumb
 193              		.thumb_func
 195              	DebugMon_Handler:
 196              	.LFB69:
 150:Src/stm32f1xx_it.c **** 
 151:Src/stm32f1xx_it.c **** /**
 152:Src/stm32f1xx_it.c **** * @brief This function handles Debug monitor.
 153:Src/stm32f1xx_it.c **** */
 154:Src/stm32f1xx_it.c **** void DebugMon_Handler(void)
 155:Src/stm32f1xx_it.c **** {
 197              		.loc 1 155 0
 198              		.cfi_startproc
 199              		@ args = 0, pretend = 0, frame = 0
 200              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  /tmp/cc1Ha7wN.s 			page 7


 201              		@ link register save eliminated.
 202 0000 80B4     		push	{r7}
 203              	.LCFI16:
 204              		.cfi_def_cfa_offset 4
 205              		.cfi_offset 7, -4
 206 0002 00AF     		add	r7, sp, #0
 207              	.LCFI17:
 208              		.cfi_def_cfa_register 7
 156:Src/stm32f1xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 0 */
 157:Src/stm32f1xx_it.c **** 
 158:Src/stm32f1xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 0 */
 159:Src/stm32f1xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 1 */
 160:Src/stm32f1xx_it.c **** 
 161:Src/stm32f1xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 1 */
 162:Src/stm32f1xx_it.c **** }
 209              		.loc 1 162 0
 210 0004 BD46     		mov	sp, r7
 211              	.LCFI18:
 212              		.cfi_def_cfa_register 13
 213              		@ sp needed
 214 0006 5DF8047B 		ldr	r7, [sp], #4
 215              	.LCFI19:
 216              		.cfi_restore 7
 217              		.cfi_def_cfa_offset 0
 218 000a 7047     		bx	lr
 219              		.cfi_endproc
 220              	.LFE69:
 222              		.section	.text.PendSV_Handler,"ax",%progbits
 223              		.align	2
 224              		.global	PendSV_Handler
 225              		.thumb
 226              		.thumb_func
 228              	PendSV_Handler:
 229              	.LFB70:
 163:Src/stm32f1xx_it.c **** 
 164:Src/stm32f1xx_it.c **** /**
 165:Src/stm32f1xx_it.c **** * @brief This function handles Pendable request for system service.
 166:Src/stm32f1xx_it.c **** */
 167:Src/stm32f1xx_it.c **** void PendSV_Handler(void)
 168:Src/stm32f1xx_it.c **** {
 230              		.loc 1 168 0
 231              		.cfi_startproc
 232              		@ args = 0, pretend = 0, frame = 0
 233              		@ frame_needed = 1, uses_anonymous_args = 0
 234              		@ link register save eliminated.
 235 0000 80B4     		push	{r7}
 236              	.LCFI20:
 237              		.cfi_def_cfa_offset 4
 238              		.cfi_offset 7, -4
 239 0002 00AF     		add	r7, sp, #0
 240              	.LCFI21:
 241              		.cfi_def_cfa_register 7
 169:Src/stm32f1xx_it.c ****   /* USER CODE BEGIN PendSV_IRQn 0 */
 170:Src/stm32f1xx_it.c **** 
 171:Src/stm32f1xx_it.c ****   /* USER CODE END PendSV_IRQn 0 */
 172:Src/stm32f1xx_it.c ****   /* USER CODE BEGIN PendSV_IRQn 1 */
 173:Src/stm32f1xx_it.c **** 
ARM GAS  /tmp/cc1Ha7wN.s 			page 8


 174:Src/stm32f1xx_it.c ****   /* USER CODE END PendSV_IRQn 1 */
 175:Src/stm32f1xx_it.c **** }
 242              		.loc 1 175 0
 243 0004 BD46     		mov	sp, r7
 244              	.LCFI22:
 245              		.cfi_def_cfa_register 13
 246              		@ sp needed
 247 0006 5DF8047B 		ldr	r7, [sp], #4
 248              	.LCFI23:
 249              		.cfi_restore 7
 250              		.cfi_def_cfa_offset 0
 251 000a 7047     		bx	lr
 252              		.cfi_endproc
 253              	.LFE70:
 255              		.section	.text.SysTick_Handler,"ax",%progbits
 256              		.align	2
 257              		.global	SysTick_Handler
 258              		.thumb
 259              		.thumb_func
 261              	SysTick_Handler:
 262              	.LFB71:
 176:Src/stm32f1xx_it.c **** 
 177:Src/stm32f1xx_it.c **** /**
 178:Src/stm32f1xx_it.c **** * @brief This function handles System tick timer.
 179:Src/stm32f1xx_it.c **** */
 180:Src/stm32f1xx_it.c **** void SysTick_Handler(void)
 181:Src/stm32f1xx_it.c **** {
 263              		.loc 1 181 0
 264              		.cfi_startproc
 265              		@ args = 0, pretend = 0, frame = 0
 266              		@ frame_needed = 1, uses_anonymous_args = 0
 267 0000 80B5     		push	{r7, lr}
 268              	.LCFI24:
 269              		.cfi_def_cfa_offset 8
 270              		.cfi_offset 7, -8
 271              		.cfi_offset 14, -4
 272 0002 00AF     		add	r7, sp, #0
 273              	.LCFI25:
 274              		.cfi_def_cfa_register 7
 182:Src/stm32f1xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 0 */
 183:Src/stm32f1xx_it.c **** 
 184:Src/stm32f1xx_it.c ****   /* USER CODE END SysTick_IRQn 0 */
 185:Src/stm32f1xx_it.c ****   HAL_IncTick();
 275              		.loc 1 185 0
 276 0004 FFF7FEFF 		bl	HAL_IncTick
 186:Src/stm32f1xx_it.c ****   HAL_SYSTICK_IRQHandler();
 277              		.loc 1 186 0
 278 0008 FFF7FEFF 		bl	HAL_SYSTICK_IRQHandler
 187:Src/stm32f1xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 1 */
 188:Src/stm32f1xx_it.c ****   ticks_delay++;
 279              		.loc 1 188 0
 280 000c 024B     		ldr	r3, .L14
 281 000e 1B68     		ldr	r3, [r3]
 282 0010 0133     		adds	r3, r3, #1
 283 0012 014A     		ldr	r2, .L14
 284 0014 1360     		str	r3, [r2]
 189:Src/stm32f1xx_it.c ****   /* USER CODE END SysTick_IRQn 1 */
ARM GAS  /tmp/cc1Ha7wN.s 			page 9


 190:Src/stm32f1xx_it.c **** }
 285              		.loc 1 190 0
 286 0016 80BD     		pop	{r7, pc}
 287              	.L15:
 288              		.align	2
 289              	.L14:
 290 0018 00000000 		.word	ticks_delay
 291              		.cfi_endproc
 292              	.LFE71:
 294              		.section	.text.DMA1_Channel4_IRQHandler,"ax",%progbits
 295              		.align	2
 296              		.global	DMA1_Channel4_IRQHandler
 297              		.thumb
 298              		.thumb_func
 300              	DMA1_Channel4_IRQHandler:
 301              	.LFB72:
 191:Src/stm32f1xx_it.c **** 
 192:Src/stm32f1xx_it.c **** 
 193:Src/stm32f1xx_it.c **** 
 194:Src/stm32f1xx_it.c **** /******************************************************************************/
 195:Src/stm32f1xx_it.c **** /* STM32F1xx Peripheral Interrupt Handlers                                    */
 196:Src/stm32f1xx_it.c **** /* Add here the Interrupt Handlers for the used peripherals.                  */
 197:Src/stm32f1xx_it.c **** /* For the available peripheral interrupt handler names,                      */
 198:Src/stm32f1xx_it.c **** /* please refer to the startup file (startup_stm32f1xx.s).                    */
 199:Src/stm32f1xx_it.c **** /******************************************************************************/
 200:Src/stm32f1xx_it.c **** 
 201:Src/stm32f1xx_it.c **** /**
 202:Src/stm32f1xx_it.c **** * @brief This function handles DMA1 channel4 global interrupt.
 203:Src/stm32f1xx_it.c **** */
 204:Src/stm32f1xx_it.c **** void DMA1_Channel4_IRQHandler(void)
 205:Src/stm32f1xx_it.c **** {
 302              		.loc 1 205 0
 303              		.cfi_startproc
 304              		@ args = 0, pretend = 0, frame = 0
 305              		@ frame_needed = 1, uses_anonymous_args = 0
 306 0000 80B5     		push	{r7, lr}
 307              	.LCFI26:
 308              		.cfi_def_cfa_offset 8
 309              		.cfi_offset 7, -8
 310              		.cfi_offset 14, -4
 311 0002 00AF     		add	r7, sp, #0
 312              	.LCFI27:
 313              		.cfi_def_cfa_register 7
 206:Src/stm32f1xx_it.c ****   /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */
 207:Src/stm32f1xx_it.c **** 
 208:Src/stm32f1xx_it.c ****   /* USER CODE END DMA1_Channel4_IRQn 0 */
 209:Src/stm32f1xx_it.c ****   HAL_DMA_IRQHandler(&hdma_usart1_tx);
 314              		.loc 1 209 0
 315 0004 0148     		ldr	r0, .L17
 316 0006 FFF7FEFF 		bl	HAL_DMA_IRQHandler
 210:Src/stm32f1xx_it.c ****   /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */
 211:Src/stm32f1xx_it.c **** 
 212:Src/stm32f1xx_it.c ****   /* USER CODE END DMA1_Channel4_IRQn 1 */
 213:Src/stm32f1xx_it.c **** }
 317              		.loc 1 213 0
 318 000a 80BD     		pop	{r7, pc}
 319              	.L18:
ARM GAS  /tmp/cc1Ha7wN.s 			page 10


 320              		.align	2
 321              	.L17:
 322 000c 00000000 		.word	hdma_usart1_tx
 323              		.cfi_endproc
 324              	.LFE72:
 326              		.section	.text.DMA1_Channel5_IRQHandler,"ax",%progbits
 327              		.align	2
 328              		.global	DMA1_Channel5_IRQHandler
 329              		.thumb
 330              		.thumb_func
 332              	DMA1_Channel5_IRQHandler:
 333              	.LFB73:
 214:Src/stm32f1xx_it.c **** 
 215:Src/stm32f1xx_it.c **** /**
 216:Src/stm32f1xx_it.c **** * @brief This function handles DMA1 channel5 global interrupt.
 217:Src/stm32f1xx_it.c **** */
 218:Src/stm32f1xx_it.c **** void DMA1_Channel5_IRQHandler(void)
 219:Src/stm32f1xx_it.c **** {
 334              		.loc 1 219 0
 335              		.cfi_startproc
 336              		@ args = 0, pretend = 0, frame = 0
 337              		@ frame_needed = 1, uses_anonymous_args = 0
 338 0000 80B5     		push	{r7, lr}
 339              	.LCFI28:
 340              		.cfi_def_cfa_offset 8
 341              		.cfi_offset 7, -8
 342              		.cfi_offset 14, -4
 343 0002 00AF     		add	r7, sp, #0
 344              	.LCFI29:
 345              		.cfi_def_cfa_register 7
 220:Src/stm32f1xx_it.c ****   /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */
 221:Src/stm32f1xx_it.c **** 
 222:Src/stm32f1xx_it.c ****   /* USER CODE END DMA1_Channel5_IRQn 0 */
 223:Src/stm32f1xx_it.c ****   HAL_DMA_IRQHandler(&hdma_usart1_rx);
 346              		.loc 1 223 0
 347 0004 0648     		ldr	r0, .L20
 348 0006 FFF7FEFF 		bl	HAL_DMA_IRQHandler
 224:Src/stm32f1xx_it.c ****   /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */
 225:Src/stm32f1xx_it.c ****   //flag_Rx = 0;
 226:Src/stm32f1xx_it.c ****   HAL_UART_Transmit_DMA(&huart1, &data, 1);
 349              		.loc 1 226 0
 350 000a 0648     		ldr	r0, .L20+4
 351 000c 0649     		ldr	r1, .L20+8
 352 000e 0122     		movs	r2, #1
 353 0010 FFF7FEFF 		bl	HAL_UART_Transmit_DMA
 227:Src/stm32f1xx_it.c ****   HAL_UART_Receive_DMA(&huart1, &data, 1);
 354              		.loc 1 227 0
 355 0014 0348     		ldr	r0, .L20+4
 356 0016 0449     		ldr	r1, .L20+8
 357 0018 0122     		movs	r2, #1
 358 001a FFF7FEFF 		bl	HAL_UART_Receive_DMA
 228:Src/stm32f1xx_it.c ****     /* USER CODE END DMA1_Channel5_IRQn 1 */
 229:Src/stm32f1xx_it.c **** }
 359              		.loc 1 229 0
 360 001e 80BD     		pop	{r7, pc}
 361              	.L21:
 362              		.align	2
ARM GAS  /tmp/cc1Ha7wN.s 			page 11


 363              	.L20:
 364 0020 00000000 		.word	hdma_usart1_rx
 365 0024 00000000 		.word	huart1
 366 0028 00000000 		.word	data
 367              		.cfi_endproc
 368              	.LFE73:
 370              		.section	.text.USART1_IRQHandler,"ax",%progbits
 371              		.align	2
 372              		.global	USART1_IRQHandler
 373              		.thumb
 374              		.thumb_func
 376              	USART1_IRQHandler:
 377              	.LFB74:
 230:Src/stm32f1xx_it.c **** 
 231:Src/stm32f1xx_it.c **** /**
 232:Src/stm32f1xx_it.c **** * @brief This function handles USART1 global interrupt.
 233:Src/stm32f1xx_it.c **** */
 234:Src/stm32f1xx_it.c **** void USART1_IRQHandler(void)
 235:Src/stm32f1xx_it.c **** {
 378              		.loc 1 235 0
 379              		.cfi_startproc
 380              		@ args = 0, pretend = 0, frame = 0
 381              		@ frame_needed = 1, uses_anonymous_args = 0
 382 0000 80B5     		push	{r7, lr}
 383              	.LCFI30:
 384              		.cfi_def_cfa_offset 8
 385              		.cfi_offset 7, -8
 386              		.cfi_offset 14, -4
 387 0002 00AF     		add	r7, sp, #0
 388              	.LCFI31:
 389              		.cfi_def_cfa_register 7
 236:Src/stm32f1xx_it.c ****   /* USER CODE BEGIN USART1_IRQn 0 */
 237:Src/stm32f1xx_it.c **** 
 238:Src/stm32f1xx_it.c ****   /* USER CODE END USART1_IRQn 0 */
 239:Src/stm32f1xx_it.c ****   HAL_UART_IRQHandler(&huart1);
 390              		.loc 1 239 0
 391 0004 0148     		ldr	r0, .L23
 392 0006 FFF7FEFF 		bl	HAL_UART_IRQHandler
 240:Src/stm32f1xx_it.c ****   /* USER CODE BEGIN USART1_IRQn 1 */
 241:Src/stm32f1xx_it.c **** 
 242:Src/stm32f1xx_it.c ****   /* USER CODE END USART1_IRQn 1 */
 243:Src/stm32f1xx_it.c **** }
 393              		.loc 1 243 0
 394 000a 80BD     		pop	{r7, pc}
 395              	.L24:
 396              		.align	2
 397              	.L23:
 398 000c 00000000 		.word	huart1
 399              		.cfi_endproc
 400              	.LFE74:
 402              		.text
 403              	.Letext0:
 404              		.file 2 "/usr/include/newlib/machine/_default_types.h"
 405              		.file 3 "/usr/include/newlib/sys/_stdint.h"
 406              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 407              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 408              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
ARM GAS  /tmp/cc1Ha7wN.s 			page 12


 409              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 410              		.file 8 "Drivers/CMSIS/Include/core_cm3.h"
ARM GAS  /tmp/cc1Ha7wN.s 			page 13


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_it.c
     /tmp/cc1Ha7wN.s:19     .text.NMI_Handler:0000000000000000 $t
     /tmp/cc1Ha7wN.s:24     .text.NMI_Handler:0000000000000000 NMI_Handler
     /tmp/cc1Ha7wN.s:53     .text.HardFault_Handler:0000000000000000 $t
     /tmp/cc1Ha7wN.s:58     .text.HardFault_Handler:0000000000000000 HardFault_Handler
     /tmp/cc1Ha7wN.s:79     .text.MemManage_Handler:0000000000000000 $t
     /tmp/cc1Ha7wN.s:84     .text.MemManage_Handler:0000000000000000 MemManage_Handler
     /tmp/cc1Ha7wN.s:105    .text.BusFault_Handler:0000000000000000 $t
     /tmp/cc1Ha7wN.s:110    .text.BusFault_Handler:0000000000000000 BusFault_Handler
     /tmp/cc1Ha7wN.s:131    .text.UsageFault_Handler:0000000000000000 $t
     /tmp/cc1Ha7wN.s:136    .text.UsageFault_Handler:0000000000000000 UsageFault_Handler
     /tmp/cc1Ha7wN.s:157    .text.SVC_Handler:0000000000000000 $t
     /tmp/cc1Ha7wN.s:162    .text.SVC_Handler:0000000000000000 SVC_Handler
     /tmp/cc1Ha7wN.s:190    .text.DebugMon_Handler:0000000000000000 $t
     /tmp/cc1Ha7wN.s:195    .text.DebugMon_Handler:0000000000000000 DebugMon_Handler
     /tmp/cc1Ha7wN.s:223    .text.PendSV_Handler:0000000000000000 $t
     /tmp/cc1Ha7wN.s:228    .text.PendSV_Handler:0000000000000000 PendSV_Handler
     /tmp/cc1Ha7wN.s:256    .text.SysTick_Handler:0000000000000000 $t
     /tmp/cc1Ha7wN.s:261    .text.SysTick_Handler:0000000000000000 SysTick_Handler
     /tmp/cc1Ha7wN.s:290    .text.SysTick_Handler:0000000000000018 $d
     /tmp/cc1Ha7wN.s:295    .text.DMA1_Channel4_IRQHandler:0000000000000000 $t
     /tmp/cc1Ha7wN.s:300    .text.DMA1_Channel4_IRQHandler:0000000000000000 DMA1_Channel4_IRQHandler
     /tmp/cc1Ha7wN.s:322    .text.DMA1_Channel4_IRQHandler:000000000000000c $d
     /tmp/cc1Ha7wN.s:327    .text.DMA1_Channel5_IRQHandler:0000000000000000 $t
     /tmp/cc1Ha7wN.s:332    .text.DMA1_Channel5_IRQHandler:0000000000000000 DMA1_Channel5_IRQHandler
     /tmp/cc1Ha7wN.s:364    .text.DMA1_Channel5_IRQHandler:0000000000000020 $d
     /tmp/cc1Ha7wN.s:371    .text.USART1_IRQHandler:0000000000000000 $t
     /tmp/cc1Ha7wN.s:376    .text.USART1_IRQHandler:0000000000000000 USART1_IRQHandler
     /tmp/cc1Ha7wN.s:398    .text.USART1_IRQHandler:000000000000000c $d
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
HAL_IncTick
HAL_SYSTICK_IRQHandler
ticks_delay
HAL_DMA_IRQHandler
hdma_usart1_tx
HAL_UART_Transmit_DMA
HAL_UART_Receive_DMA
hdma_usart1_rx
huart1
data
HAL_UART_IRQHandler
