

================================================================
== Vitis HLS Report for 'AXIvideo2MultiPixStream'
================================================================
* Date:           Mon Aug 29 12:25:35 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.62 ns|  5.132 ns|     1.52 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    | min |   max   |   Type  |
    +---------+---------+-----------+-----------+-----+---------+---------+
    |        7|  2085487|  39.375 ns|  11.731 ms|    7|  2085487|       no|
    +---------+---------+-----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+-----+------+---------+
        |                                                                 |                                                      |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
        |                             Instance                            |                        Module                        |   min   |   max   |    min    |    max    | min |  max |   Type  |
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+-----+------+---------+
        |grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197  |AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start  |        2|        2|  11.250 ns|  11.250 ns|    2|     2|       no|
        |grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217           |AXIvideo2MultiPixStream_Pipeline_loop_width           |        3|     1922|  16.875 ns|  10.811 us|    3|  1922|       no|
        |grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246    |AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol    |        2|        2|  11.250 ns|  11.250 ns|    2|     2|       no|
        |grp_reg_unsigned_short_s_fu_282                                  |reg_unsigned_short_s                                  |        1|        1|   5.625 ns|   5.625 ns|    1|     1|      yes|
        |grp_reg_unsigned_short_s_fu_287                                  |reg_unsigned_short_s                                  |        1|        1|   5.625 ns|   5.625 ns|    1|     1|      yes|
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+-----+------+---------+

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+----------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- loop_height  |        1|  2085481|  8 ~ 1931|          -|          -|  0 ~ 1080|        no|
        +---------------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 8 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.10>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 12 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%axi_data_V_14 = alloca i32 1"   --->   Operation 13 'alloca' 'axi_data_V_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sof = alloca i32 1"   --->   Operation 14 'alloca' 'sof' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%axi_last_V_4_loc = alloca i64 1"   --->   Operation 15 'alloca' 'axi_last_V_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%axi_data_V_15_loc = alloca i64 1"   --->   Operation 16 'alloca' 'axi_data_V_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%eol_loc = alloca i64 1"   --->   Operation 17 'alloca' 'eol_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%axi_last_V_loc = alloca i64 1"   --->   Operation 18 'alloca' 'axi_last_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (2.05ns)   --->   "%WidthIn_read = read i11 @_ssdm_op_Read.ap_fifo.i11P0A, i11 %WidthIn"   --->   Operation 19 'read' 'WidthIn_read' <Predicate = true> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (2.05ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i11P0A, i11 %HwReg_Width_c13, i11 %WidthIn_read"   --->   Operation 20 'write' 'write_ln0' <Predicate = true> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (2.05ns)   --->   "%Height_read = read i11 @_ssdm_op_Read.ap_fifo.i11P0A, i11 %Height"   --->   Operation 21 'read' 'Height_read' <Predicate = true> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (2.05ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i11P0A, i11 %HwReg_HeightIn_c, i11 %Height_read"   --->   Operation 22 'write' 'write_ln0' <Predicate = true> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln767 = store i1 1, i1 %sof" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:767]   --->   Operation 23 'store' 'store_ln767' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln767 = store i11 0, i11 %i" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:767]   --->   Operation 24 'store' 'store_ln767' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 1.58>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 25 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (1.58ns)   --->   "%call_ln0 = call void @AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start, i24 %s_axis_video_V_data_V, i3 %s_axis_video_V_keep_V, i3 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, i24 %axi_data_V_14, i1 %axi_last_V_loc"   --->   Operation 26 'call' 'call_ln0' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 27 [2/2] (0.00ns)   --->   "%rows = call i11 @reg<unsigned short>, i11 %Height_read" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:749]   --->   Operation 27 'call' 'rows' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 28 [2/2] (0.00ns)   --->   "%cols = call i11 @reg<unsigned short>, i11 %WidthIn_read" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:750]   --->   Operation 28 'call' 'cols' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 29 [1/2] (0.00ns)   --->   "%call_ln0 = call void @AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start, i24 %s_axis_video_V_data_V, i3 %s_axis_video_V_keep_V, i3 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, i24 %axi_data_V_14, i1 %axi_last_V_loc"   --->   Operation 29 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 3.60>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ColorMode, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %WidthIn, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %Height, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %HwReg_Width_c13, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %HwReg_HeightIn_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %SrcYUV, void @empty_5, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axis_video_V_dest_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_user_V, i3 %s_axis_video_V_strb_V, i3 %s_axis_video_V_keep_V, i24 %s_axis_video_V_data_V, void @empty_2, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/2] (0.00ns)   --->   "%rows = call i11 @reg<unsigned short>, i11 %Height_read" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:749]   --->   Operation 37 'call' 'rows' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 38 [1/2] (0.00ns)   --->   "%cols = call i11 @reg<unsigned short>, i11 %WidthIn_read" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:750]   --->   Operation 38 'call' 'cols' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%axi_last_V_loc_load = load i1 %axi_last_V_loc"   --->   Operation 39 'load' 'axi_last_V_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%empty_90 = wait i32 @_ssdm_op_Wait"   --->   Operation 40 'wait' 'empty_90' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (2.05ns)   --->   "%ColorMode_read = read i8 @_ssdm_op_Read.ap_fifo.i8P0A, i8 %ColorMode"   --->   Operation 41 'read' 'ColorMode_read' <Predicate = true> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 42 [1/1] (1.88ns)   --->   "%cmp8748 = icmp_eq  i11 %cols, i11 0" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:750]   --->   Operation 42 'icmp' 'cmp8748' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (1.55ns)   --->   "%icmp_ln797 = icmp_eq  i8 %ColorMode_read, i8 0" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:797]   --->   Operation 43 'icmp' 'icmp_ln797' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (1.55ns)   --->   "%icmp_ln797_1 = icmp_eq  i8 %ColorMode_read, i8 1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:797]   --->   Operation 44 'icmp' 'icmp_ln797_1' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (1.58ns)   --->   "%br_ln767 = br void %loop_width" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:767]   --->   Operation 45 'br' 'br_ln767' <Predicate = true> <Delay = 1.58>

State 5 <SV = 4> <Delay = 1.88>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%i_3 = load i11 %i" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:767]   --->   Operation 46 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (1.88ns)   --->   "%icmp_ln767 = icmp_eq  i11 %i_3, i11 %rows" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:767]   --->   Operation 47 'icmp' 'icmp_ln767' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (1.63ns)   --->   "%i_4 = add i11 %i_3, i11 1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:767]   --->   Operation 48 'add' 'i_4' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.15>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%axi_last_V_2 = phi i1 %axi_last_V_loc_load, void %entry, i1 %axi_last_V_4_loc_load, void %loop_wait_for_eol"   --->   Operation 49 'phi' 'axi_last_V_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%axi_data_V = load i24 %axi_data_V_14"   --->   Operation 50 'load' 'axi_data_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 1080, i64 1080"   --->   Operation 51 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln767 = br i1 %icmp_ln767, void %loop_width.split, void %for.end69.loopexit" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:767]   --->   Operation 52 'br' 'br_ln767' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%specloopname_ln747 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:747]   --->   Operation 53 'specloopname' 'specloopname_ln747' <Predicate = (!icmp_ln767)> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (1.58ns)   --->   "%br_ln772 = br i1 %cmp8748, void %for.body10.preheader, void %loop_wait_for_eol" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:772]   --->   Operation 54 'br' 'br_ln772' <Predicate = (!icmp_ln767)> <Delay = 1.58>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%sof_load = load i1 %sof"   --->   Operation 55 'load' 'sof_load' <Predicate = (!icmp_ln767 & !cmp8748)> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%empty_91 = wait i32 @_ssdm_op_Wait"   --->   Operation 56 'wait' 'empty_91' <Predicate = (!icmp_ln767 & !cmp8748)> <Delay = 0.00>
ST_6 : Operation 57 [2/2] (4.15ns)   --->   "%call_ln750 = call void @AXIvideo2MultiPixStream_Pipeline_loop_width, i1 %sof_load, i1 %axi_last_V_2, i24 %axi_data_V, i11 %cols, i1 %icmp_ln797, i1 %icmp_ln797_1, i24 %SrcYUV, i24 %s_axis_video_V_data_V, i3 %s_axis_video_V_keep_V, i3 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, i1 %eol_loc, i24 %axi_data_V_15_loc" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:750]   --->   Operation 57 'call' 'call_ln750' <Predicate = (!icmp_ln767 & !cmp8748)> <Delay = 4.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 58 'ret' 'ret_ln0' <Predicate = (icmp_ln767)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.46>
ST_7 : Operation 59 [1/2] (3.46ns)   --->   "%call_ln750 = call void @AXIvideo2MultiPixStream_Pipeline_loop_width, i1 %sof_load, i1 %axi_last_V_2, i24 %axi_data_V, i11 %cols, i1 %icmp_ln797, i1 %icmp_ln797_1, i24 %SrcYUV, i24 %s_axis_video_V_data_V, i3 %s_axis_video_V_keep_V, i3 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, i1 %eol_loc, i24 %axi_data_V_15_loc" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:750]   --->   Operation 59 'call' 'call_ln750' <Predicate = true> <Delay = 3.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 1.58>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%eol_loc_load = load i1 %eol_loc"   --->   Operation 60 'load' 'eol_loc_load' <Predicate = (!cmp8748)> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%axi_data_V_15_loc_load = load i24 %axi_data_V_15_loc"   --->   Operation 61 'load' 'axi_data_V_15_loc_load' <Predicate = (!cmp8748)> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%empty_92 = wait i32 @_ssdm_op_Wait"   --->   Operation 62 'wait' 'empty_92' <Predicate = (!cmp8748)> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 0, i1 %sof"   --->   Operation 63 'store' 'store_ln0' <Predicate = (!cmp8748)> <Delay = 1.58>
ST_8 : Operation 64 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop_wait_for_eol"   --->   Operation 64 'br' 'br_ln0' <Predicate = (!cmp8748)> <Delay = 1.58>
ST_8 : Operation 65 [1/1] (1.58ns)   --->   "%store_ln767 = store i11 %i_4, i11 %i" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:767]   --->   Operation 65 'store' 'store_ln767' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 3.17>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "%axi_data_2_lcssa = phi i24 %axi_data_V_15_loc_load, void %for.body10.preheader, i24 %axi_data_V, void %loop_width.split"   --->   Operation 66 'phi' 'axi_data_2_lcssa' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%axi_last_2_lcssa = phi i1 %eol_loc_load, void %for.body10.preheader, i1 %axi_last_V_2, void %loop_width.split"   --->   Operation 67 'phi' 'axi_last_2_lcssa' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "%eol_0_lcssa = phi i1 %eol_loc_load, void %for.body10.preheader, i1 0, void %loop_width.split"   --->   Operation 68 'phi' 'eol_0_lcssa' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "%empty_93 = wait i32 @_ssdm_op_Wait"   --->   Operation 69 'wait' 'empty_93' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 70 [2/2] (3.17ns)   --->   "%call_ln0 = call void @AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol, i24 %axi_data_2_lcssa, i1 %axi_last_2_lcssa, i1 %eol_0_lcssa, i24 %s_axis_video_V_data_V, i3 %s_axis_video_V_keep_V, i3 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, i24 %axi_data_V_14, i1 %axi_last_V_4_loc"   --->   Operation 70 'call' 'call_ln0' <Predicate = true> <Delay = 3.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 1.58>
ST_10 : Operation 71 [1/2] (1.58ns)   --->   "%call_ln0 = call void @AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol, i24 %axi_data_2_lcssa, i1 %axi_last_2_lcssa, i1 %eol_0_lcssa, i24 %s_axis_video_V_data_V, i3 %s_axis_video_V_keep_V, i3 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, i24 %axi_data_V_14, i1 %axi_last_V_4_loc"   --->   Operation 71 'call' 'call_ln0' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 72 [1/1] (0.00ns)   --->   "%axi_last_V_4_loc_load = load i1 %axi_last_V_4_loc"   --->   Operation 72 'load' 'axi_last_V_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln767 = br void %loop_width" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_vsc_0_synth_1/prj/sol/.autopilot/db/v_vscaler.cpp:767]   --->   Operation 73 'br' 'br_ln767' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ s_axis_video_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ SrcYUV]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Height]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ WidthIn]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ColorMode]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ HwReg_HeightIn_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ HwReg_Width_c13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 011111111111]
axi_data_V_14          (alloca           ) [ 001111111111]
sof                    (alloca           ) [ 011111111111]
axi_last_V_4_loc       (alloca           ) [ 001111111111]
axi_data_V_15_loc      (alloca           ) [ 001111111111]
eol_loc                (alloca           ) [ 001111111111]
axi_last_V_loc         (alloca           ) [ 001110000000]
WidthIn_read           (read             ) [ 001100000000]
write_ln0              (write            ) [ 000000000000]
Height_read            (read             ) [ 001100000000]
write_ln0              (write            ) [ 000000000000]
store_ln767            (store            ) [ 000000000000]
store_ln767            (store            ) [ 000000000000]
empty                  (wait             ) [ 000000000000]
call_ln0               (call             ) [ 000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000]
rows                   (call             ) [ 000001111111]
cols                   (call             ) [ 000001111111]
axi_last_V_loc_load    (load             ) [ 000011111111]
empty_90               (wait             ) [ 000000000000]
ColorMode_read         (read             ) [ 000000000000]
cmp8748                (icmp             ) [ 000001111111]
icmp_ln797             (icmp             ) [ 000001111111]
icmp_ln797_1           (icmp             ) [ 000001111111]
br_ln767               (br               ) [ 000011111111]
i_3                    (load             ) [ 000000000000]
icmp_ln767             (icmp             ) [ 000000100000]
i_4                    (add              ) [ 000000111000]
axi_last_V_2           (phi              ) [ 000001111100]
axi_data_V             (load             ) [ 000001111111]
speclooptripcount_ln0  (speclooptripcount) [ 000000000000]
br_ln767               (br               ) [ 000000000000]
specloopname_ln747     (specloopname     ) [ 000000000000]
br_ln772               (br               ) [ 000001111111]
sof_load               (load             ) [ 000000010000]
empty_91               (wait             ) [ 000000000000]
ret_ln0                (ret              ) [ 000000000000]
call_ln750             (call             ) [ 000000000000]
eol_loc_load           (load             ) [ 000001111111]
axi_data_V_15_loc_load (load             ) [ 000001111111]
empty_92               (wait             ) [ 000000000000]
store_ln0              (store            ) [ 000000000000]
br_ln0                 (br               ) [ 000001111111]
store_ln767            (store            ) [ 000000000000]
axi_data_2_lcssa       (phi              ) [ 000000000110]
axi_last_2_lcssa       (phi              ) [ 000000000110]
eol_0_lcssa            (phi              ) [ 000000000110]
empty_93               (wait             ) [ 000000000000]
call_ln0               (call             ) [ 000000000000]
axi_last_V_4_loc_load  (load             ) [ 000011111111]
br_ln767               (br               ) [ 000011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="s_axis_video_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="s_axis_video_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="s_axis_video_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="s_axis_video_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="s_axis_video_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="s_axis_video_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="s_axis_video_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="SrcYUV">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SrcYUV"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="Height">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Height"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="WidthIn">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WidthIn"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="ColorMode">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ColorMode"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="HwReg_HeightIn_c">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_HeightIn_c"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="HwReg_Width_c13">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_Width_c13"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i11P0A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i11P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg<unsigned short>"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXIvideo2MultiPixStream_Pipeline_loop_width"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="i_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="axi_data_V_14_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="axi_data_V_14/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="sof_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sof/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="axi_last_V_4_loc_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="axi_last_V_4_loc/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="axi_data_V_15_loc_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="24" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="axi_data_V_15_loc/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="eol_loc_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="eol_loc/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="axi_last_V_loc_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="axi_last_V_loc/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="WidthIn_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="11" slack="0"/>
<pin id="122" dir="0" index="1" bw="11" slack="0"/>
<pin id="123" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="WidthIn_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="write_ln0_write_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="11" slack="0"/>
<pin id="129" dir="0" index="2" bw="11" slack="0"/>
<pin id="130" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="Height_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="11" slack="0"/>
<pin id="136" dir="0" index="1" bw="11" slack="0"/>
<pin id="137" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Height_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="write_ln0_write_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="11" slack="0"/>
<pin id="143" dir="0" index="2" bw="11" slack="0"/>
<pin id="144" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="ColorMode_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="0"/>
<pin id="150" dir="0" index="1" bw="8" slack="0"/>
<pin id="151" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ColorMode_read/4 "/>
</bind>
</comp>

<comp id="154" class="1005" name="axi_last_V_2_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="1"/>
<pin id="156" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="axi_last_V_2 (phireg) "/>
</bind>
</comp>

<comp id="157" class="1004" name="axi_last_V_2_phi_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="159" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="161" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_last_V_2/6 "/>
</bind>
</comp>

<comp id="164" class="1005" name="axi_data_2_lcssa_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="24" slack="1"/>
<pin id="166" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opset="axi_data_2_lcssa (phireg) "/>
</bind>
</comp>

<comp id="167" class="1004" name="axi_data_2_lcssa_phi_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="169" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="24" slack="2147483647"/>
<pin id="171" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_data_2_lcssa/9 "/>
</bind>
</comp>

<comp id="174" class="1005" name="axi_last_2_lcssa_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="1"/>
<pin id="176" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="axi_last_2_lcssa (phireg) "/>
</bind>
</comp>

<comp id="177" class="1004" name="axi_last_2_lcssa_phi_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="179" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="1" slack="3"/>
<pin id="181" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_last_2_lcssa/9 "/>
</bind>
</comp>

<comp id="185" class="1005" name="eol_0_lcssa_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="1"/>
<pin id="187" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="eol_0_lcssa (phireg) "/>
</bind>
</comp>

<comp id="189" class="1004" name="eol_0_lcssa_phi_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="191" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="1" slack="3"/>
<pin id="193" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="eol_0_lcssa/9 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="0" slack="0"/>
<pin id="199" dir="0" index="1" bw="24" slack="0"/>
<pin id="200" dir="0" index="2" bw="3" slack="0"/>
<pin id="201" dir="0" index="3" bw="3" slack="0"/>
<pin id="202" dir="0" index="4" bw="1" slack="0"/>
<pin id="203" dir="0" index="5" bw="1" slack="0"/>
<pin id="204" dir="0" index="6" bw="1" slack="0"/>
<pin id="205" dir="0" index="7" bw="1" slack="0"/>
<pin id="206" dir="0" index="8" bw="24" slack="1"/>
<pin id="207" dir="0" index="9" bw="1" slack="1"/>
<pin id="208" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="0" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="1" slack="0"/>
<pin id="221" dir="0" index="3" bw="24" slack="0"/>
<pin id="222" dir="0" index="4" bw="11" slack="2"/>
<pin id="223" dir="0" index="5" bw="1" slack="2"/>
<pin id="224" dir="0" index="6" bw="1" slack="2"/>
<pin id="225" dir="0" index="7" bw="24" slack="0"/>
<pin id="226" dir="0" index="8" bw="24" slack="0"/>
<pin id="227" dir="0" index="9" bw="3" slack="0"/>
<pin id="228" dir="0" index="10" bw="3" slack="0"/>
<pin id="229" dir="0" index="11" bw="1" slack="0"/>
<pin id="230" dir="0" index="12" bw="1" slack="0"/>
<pin id="231" dir="0" index="13" bw="1" slack="0"/>
<pin id="232" dir="0" index="14" bw="1" slack="0"/>
<pin id="233" dir="0" index="15" bw="1" slack="5"/>
<pin id="234" dir="0" index="16" bw="24" slack="5"/>
<pin id="235" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln750/6 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="0" slack="0"/>
<pin id="248" dir="0" index="1" bw="24" slack="0"/>
<pin id="249" dir="0" index="2" bw="1" slack="0"/>
<pin id="250" dir="0" index="3" bw="1" slack="0"/>
<pin id="251" dir="0" index="4" bw="24" slack="0"/>
<pin id="252" dir="0" index="5" bw="3" slack="0"/>
<pin id="253" dir="0" index="6" bw="3" slack="0"/>
<pin id="254" dir="0" index="7" bw="1" slack="0"/>
<pin id="255" dir="0" index="8" bw="1" slack="0"/>
<pin id="256" dir="0" index="9" bw="1" slack="0"/>
<pin id="257" dir="0" index="10" bw="1" slack="0"/>
<pin id="258" dir="0" index="11" bw="24" slack="8"/>
<pin id="259" dir="0" index="12" bw="1" slack="8"/>
<pin id="260" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/9 "/>
</bind>
</comp>

<comp id="272" class="1004" name="store_ln767_store_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln767/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="store_ln767_store_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="0"/>
<pin id="279" dir="0" index="1" bw="11" slack="0"/>
<pin id="280" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln767/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_reg_unsigned_short_s_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="11" slack="0"/>
<pin id="284" dir="0" index="1" bw="11" slack="2"/>
<pin id="285" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="rows/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="grp_reg_unsigned_short_s_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="11" slack="0"/>
<pin id="289" dir="0" index="1" bw="11" slack="2"/>
<pin id="290" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="cols/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="axi_last_V_loc_load_load_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="3"/>
<pin id="294" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="axi_last_V_loc_load/4 "/>
</bind>
</comp>

<comp id="295" class="1004" name="cmp8748_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="11" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp8748/4 "/>
</bind>
</comp>

<comp id="301" class="1004" name="icmp_ln797_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="8" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln797/4 "/>
</bind>
</comp>

<comp id="307" class="1004" name="icmp_ln797_1_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="8" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln797_1/4 "/>
</bind>
</comp>

<comp id="313" class="1004" name="i_3_load_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="11" slack="4"/>
<pin id="315" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/5 "/>
</bind>
</comp>

<comp id="316" class="1004" name="icmp_ln767_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="11" slack="0"/>
<pin id="318" dir="0" index="1" bw="11" slack="1"/>
<pin id="319" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln767/5 "/>
</bind>
</comp>

<comp id="321" class="1004" name="i_4_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="11" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="1" index="2" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/5 "/>
</bind>
</comp>

<comp id="327" class="1004" name="axi_data_V_load_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="24" slack="5"/>
<pin id="329" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="axi_data_V/6 "/>
</bind>
</comp>

<comp id="331" class="1004" name="sof_load_load_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="5"/>
<pin id="333" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sof_load/6 "/>
</bind>
</comp>

<comp id="335" class="1004" name="eol_loc_load_load_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="7"/>
<pin id="337" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="eol_loc_load/8 "/>
</bind>
</comp>

<comp id="338" class="1004" name="axi_data_V_15_loc_load_load_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="24" slack="7"/>
<pin id="340" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="axi_data_V_15_loc_load/8 "/>
</bind>
</comp>

<comp id="341" class="1004" name="store_ln0_store_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="7"/>
<pin id="344" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/8 "/>
</bind>
</comp>

<comp id="346" class="1004" name="store_ln767_store_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="11" slack="3"/>
<pin id="348" dir="0" index="1" bw="11" slack="7"/>
<pin id="349" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln767/8 "/>
</bind>
</comp>

<comp id="350" class="1004" name="axi_last_V_4_loc_load_load_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="10"/>
<pin id="352" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="axi_last_V_4_loc_load/11 "/>
</bind>
</comp>

<comp id="353" class="1005" name="i_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="11" slack="0"/>
<pin id="355" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="360" class="1005" name="axi_data_V_14_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="24" slack="1"/>
<pin id="362" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="axi_data_V_14 "/>
</bind>
</comp>

<comp id="367" class="1005" name="sof_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="0"/>
<pin id="369" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="sof "/>
</bind>
</comp>

<comp id="374" class="1005" name="axi_last_V_4_loc_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="8"/>
<pin id="376" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="axi_last_V_4_loc "/>
</bind>
</comp>

<comp id="380" class="1005" name="axi_data_V_15_loc_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="24" slack="5"/>
<pin id="382" dir="1" index="1" bw="24" slack="5"/>
</pin_list>
<bind>
<opset="axi_data_V_15_loc "/>
</bind>
</comp>

<comp id="386" class="1005" name="eol_loc_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="5"/>
<pin id="388" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="eol_loc "/>
</bind>
</comp>

<comp id="392" class="1005" name="axi_last_V_loc_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="1"/>
<pin id="394" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="axi_last_V_loc "/>
</bind>
</comp>

<comp id="398" class="1005" name="WidthIn_read_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="11" slack="2"/>
<pin id="400" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="WidthIn_read "/>
</bind>
</comp>

<comp id="403" class="1005" name="Height_read_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="11" slack="2"/>
<pin id="405" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="Height_read "/>
</bind>
</comp>

<comp id="408" class="1005" name="rows_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="11" slack="1"/>
<pin id="410" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="rows "/>
</bind>
</comp>

<comp id="413" class="1005" name="cols_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="11" slack="2"/>
<pin id="415" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="cols "/>
</bind>
</comp>

<comp id="421" class="1005" name="cmp8748_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="2"/>
<pin id="423" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp8748 "/>
</bind>
</comp>

<comp id="425" class="1005" name="icmp_ln797_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="2"/>
<pin id="427" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln797 "/>
</bind>
</comp>

<comp id="430" class="1005" name="icmp_ln797_1_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="2"/>
<pin id="432" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln797_1 "/>
</bind>
</comp>

<comp id="435" class="1005" name="icmp_ln767_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="1"/>
<pin id="437" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln767 "/>
</bind>
</comp>

<comp id="439" class="1005" name="i_4_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="11" slack="3"/>
<pin id="441" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="26" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="26" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="26" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="28" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="28" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="28" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="28" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="30" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="18" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="32" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="24" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="120" pin="2"/><net_sink comp="126" pin=2"/></net>

<net id="138"><net_src comp="30" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="16" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="145"><net_src comp="32" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="22" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="134" pin="2"/><net_sink comp="140" pin=2"/></net>

<net id="152"><net_src comp="68" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="20" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="163"><net_src comp="157" pin="4"/><net_sink comp="154" pin=0"/></net>

<net id="173"><net_src comp="167" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="183"><net_src comp="154" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="184"><net_src comp="177" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="188"><net_src comp="88" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="185" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="196"><net_src comp="189" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="209"><net_src comp="40" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="210"><net_src comp="0" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="211"><net_src comp="2" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="212"><net_src comp="4" pin="0"/><net_sink comp="197" pin=3"/></net>

<net id="213"><net_src comp="6" pin="0"/><net_sink comp="197" pin=4"/></net>

<net id="214"><net_src comp="8" pin="0"/><net_sink comp="197" pin=5"/></net>

<net id="215"><net_src comp="10" pin="0"/><net_sink comp="197" pin=6"/></net>

<net id="216"><net_src comp="12" pin="0"/><net_sink comp="197" pin=7"/></net>

<net id="236"><net_src comp="86" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="237"><net_src comp="157" pin="4"/><net_sink comp="217" pin=2"/></net>

<net id="238"><net_src comp="14" pin="0"/><net_sink comp="217" pin=7"/></net>

<net id="239"><net_src comp="0" pin="0"/><net_sink comp="217" pin=8"/></net>

<net id="240"><net_src comp="2" pin="0"/><net_sink comp="217" pin=9"/></net>

<net id="241"><net_src comp="4" pin="0"/><net_sink comp="217" pin=10"/></net>

<net id="242"><net_src comp="6" pin="0"/><net_sink comp="217" pin=11"/></net>

<net id="243"><net_src comp="8" pin="0"/><net_sink comp="217" pin=12"/></net>

<net id="244"><net_src comp="10" pin="0"/><net_sink comp="217" pin=13"/></net>

<net id="245"><net_src comp="12" pin="0"/><net_sink comp="217" pin=14"/></net>

<net id="261"><net_src comp="90" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="262"><net_src comp="167" pin="4"/><net_sink comp="246" pin=1"/></net>

<net id="263"><net_src comp="177" pin="4"/><net_sink comp="246" pin=2"/></net>

<net id="264"><net_src comp="189" pin="4"/><net_sink comp="246" pin=3"/></net>

<net id="265"><net_src comp="0" pin="0"/><net_sink comp="246" pin=4"/></net>

<net id="266"><net_src comp="2" pin="0"/><net_sink comp="246" pin=5"/></net>

<net id="267"><net_src comp="4" pin="0"/><net_sink comp="246" pin=6"/></net>

<net id="268"><net_src comp="6" pin="0"/><net_sink comp="246" pin=7"/></net>

<net id="269"><net_src comp="8" pin="0"/><net_sink comp="246" pin=8"/></net>

<net id="270"><net_src comp="10" pin="0"/><net_sink comp="246" pin=9"/></net>

<net id="271"><net_src comp="12" pin="0"/><net_sink comp="246" pin=10"/></net>

<net id="276"><net_src comp="34" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="281"><net_src comp="36" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="286"><net_src comp="42" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="291"><net_src comp="42" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="299"><net_src comp="287" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="36" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="148" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="70" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="148" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="72" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="320"><net_src comp="313" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="325"><net_src comp="313" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="74" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="330"><net_src comp="327" pin="1"/><net_sink comp="217" pin=3"/></net>

<net id="334"><net_src comp="331" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="345"><net_src comp="88" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="356"><net_src comp="92" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="358"><net_src comp="353" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="359"><net_src comp="353" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="363"><net_src comp="96" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="197" pin=8"/></net>

<net id="365"><net_src comp="360" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="366"><net_src comp="360" pin="1"/><net_sink comp="246" pin=11"/></net>

<net id="370"><net_src comp="100" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="372"><net_src comp="367" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="373"><net_src comp="367" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="377"><net_src comp="104" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="246" pin=12"/></net>

<net id="379"><net_src comp="374" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="383"><net_src comp="108" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="217" pin=16"/></net>

<net id="385"><net_src comp="380" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="389"><net_src comp="112" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="217" pin=15"/></net>

<net id="391"><net_src comp="386" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="395"><net_src comp="116" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="197" pin=9"/></net>

<net id="397"><net_src comp="392" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="401"><net_src comp="120" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="406"><net_src comp="134" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="411"><net_src comp="282" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="416"><net_src comp="287" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="217" pin=4"/></net>

<net id="424"><net_src comp="295" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="428"><net_src comp="301" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="217" pin=5"/></net>

<net id="433"><net_src comp="307" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="217" pin=6"/></net>

<net id="438"><net_src comp="316" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="442"><net_src comp="321" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="346" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: SrcYUV | {6 7 }
	Port: HwReg_HeightIn_c | {1 }
	Port: HwReg_Width_c13 | {1 }
 - Input state : 
	Port: AXIvideo2MultiPixStream : s_axis_video_V_data_V | {2 3 6 7 9 10 }
	Port: AXIvideo2MultiPixStream : s_axis_video_V_keep_V | {2 3 6 7 9 10 }
	Port: AXIvideo2MultiPixStream : s_axis_video_V_strb_V | {2 3 6 7 9 10 }
	Port: AXIvideo2MultiPixStream : s_axis_video_V_user_V | {2 3 6 7 9 10 }
	Port: AXIvideo2MultiPixStream : s_axis_video_V_last_V | {2 3 6 7 9 10 }
	Port: AXIvideo2MultiPixStream : s_axis_video_V_id_V | {2 3 6 7 9 10 }
	Port: AXIvideo2MultiPixStream : s_axis_video_V_dest_V | {2 3 6 7 9 10 }
	Port: AXIvideo2MultiPixStream : Height | {1 }
	Port: AXIvideo2MultiPixStream : WidthIn | {1 }
	Port: AXIvideo2MultiPixStream : ColorMode | {4 }
  - Chain level:
	State 1
		store_ln767 : 1
		store_ln767 : 1
	State 2
	State 3
	State 4
		cmp8748 : 1
	State 5
		icmp_ln767 : 1
		i_4 : 1
	State 6
		call_ln750 : 1
	State 7
	State 8
	State 9
		call_ln0 : 1
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------------|---------|---------|
| Operation|                         Functional Unit                         |    FF   |   LUT   |
|----------|-----------------------------------------------------------------|---------|---------|
|          | grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_197 |    1    |    0    |
|          |      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_217     |    42   |    73   |
|   call   |  grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_246  |    3    |    0    |
|          |                 grp_reg_unsigned_short_s_fu_282                 |    11   |    0    |
|          |                 grp_reg_unsigned_short_s_fu_287                 |    11   |    0    |
|----------|-----------------------------------------------------------------|---------|---------|
|          |                          cmp8748_fu_295                         |    0    |    11   |
|   icmp   |                        icmp_ln797_fu_301                        |    0    |    11   |
|          |                       icmp_ln797_1_fu_307                       |    0    |    11   |
|          |                        icmp_ln767_fu_316                        |    0    |    11   |
|----------|-----------------------------------------------------------------|---------|---------|
|    add   |                            i_4_fu_321                           |    0    |    12   |
|----------|-----------------------------------------------------------------|---------|---------|
|          |                     WidthIn_read_read_fu_120                    |    0    |    0    |
|   read   |                     Height_read_read_fu_134                     |    0    |    0    |
|          |                    ColorMode_read_read_fu_148                   |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|
|   write  |                      write_ln0_write_fu_126                     |    0    |    0    |
|          |                      write_ln0_write_fu_140                     |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|
|   Total  |                                                                 |    68   |   129   |
|----------|-----------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|   Height_read_reg_403   |   11   |
|   WidthIn_read_reg_398  |   11   |
| axi_data_2_lcssa_reg_164|   24   |
|  axi_data_V_14_reg_360  |   24   |
|axi_data_V_15_loc_reg_380|   24   |
| axi_last_2_lcssa_reg_174|    1   |
|   axi_last_V_2_reg_154  |    1   |
| axi_last_V_4_loc_reg_374|    1   |
|  axi_last_V_loc_reg_392 |    1   |
|     cmp8748_reg_421     |    1   |
|       cols_reg_413      |   11   |
|   eol_0_lcssa_reg_185   |    1   |
|     eol_loc_reg_386     |    1   |
|       i_4_reg_439       |   11   |
|        i_reg_353        |   11   |
|    icmp_ln767_reg_435   |    1   |
|   icmp_ln797_1_reg_430  |    1   |
|    icmp_ln797_reg_425   |    1   |
|       rows_reg_408      |   11   |
|       sof_reg_367       |    1   |
+-------------------------+--------+
|          Total          |   149  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
| eol_0_lcssa_reg_185 |  p0  |   2  |   1  |    2   ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |    2   ||  1.588  ||    9    |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   68   |   129  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   149  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   217  |   138  |
+-----------+--------+--------+--------+
