1,10c1,2
< Config file list: ['/home/xianwei/scratch/src/sst-elements-library-11.0.0/sst_test_outputs/tmp_data/testCramSim/ddr4_verimem.cfg']
< Override:  traceFile=/home/xianwei/scratch/src/sst-elements-library-11.0.0/sst_test_outputs/tmp_data/testCramSim/tests/sst-CramSim-trace_verimem_5_R.trc
< Override cfg traceFile /home/xianwei/scratch/src/sst-elements-library-11.0.0/sst_test_outputs/tmp_data/testCramSim/tests/sst-CramSim-trace_verimem_5_R.trc
< TraceFileReader: tracefile name is /home/xianwei/scratch/src/sst-elements-library-11.0.0/sst_test_outputs/tmp_data/testCramSim/tests/sst-CramSim-trace_verimem_5_R.trc
< TraceFileReader: traceFile type is missing... default (DRAMSim2 type)
< boolDualCommandBus value is missing... disabled
< boolMultiCycleACT value is missing... disabled
< numPChannelsPerChannel value is missing... disabled
< boolUseSBRefresh (single bank refresh) param value is missing... disabled
< cmdScheduligPolicy is missing... it will be "bank round robin" (default)
---
> Config file: ddr4_verimem.cfg
> Trace file: traces/sst-CramSim-trace_verimem_5_R.trc
12,13c4,5
< [c_Dimm] numPChannelsPerChannel value is missing... disabled
< [c_Dimm] boolPowerCalc value is missing... disabled
---
> Attaching Channel0 to Rank0
> Attaching Channel0 to Rank1
15,32c7,13
< ======= CramSim Simulation Report [Memory Device] ===================================
<  1. Received Commands
<   - Total : 7488
<   - Active : 2513(33.56%)
<   - Read : 2491(33.27%)
<   - Write : 0(0.00%
<   - Precharge : 2484(33.17%)
<   - Refresh : 0 (0.00%)
< =====================================================================================
< 
< ======= CramSim Simulation Report [Transaction Generator] ============================
< Total Read-Txns Requests sent: 2490
< Total Write-Txns Requests sent: 0
< Total Txns Sents: 2490
< Total Read-Txns Responses received: 2490
< Total Write-Txns Responses received: 0
< Total Txns Received: 2490
< Cycles Per Transaction (CPT) = 4.42
---
> Refresh's sent out: 0
> Total Read-Txns Requests send: 24761
> Total Write-Txns Requests send: 0
> Read-Txns-Received: 24705
> Write-Txns-Received: 0
> Total Txns Received: 24705
> Cycles Per Transaction (CPT) = 4.45254
34,43c15,16
< ========================================================================================
< 
<  TxnGen.readTxnsCompleted : Accumulator : Sum.u64 = 2490; SumSQ.u64 = 2490; Count.u64 = 2490; Min.u64 = 1; Max.u64 = 1; 
<  TxnGen.writeTxnsCompleted : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
<  TxnGen.readTxnsSent : Accumulator : Sum.u64 = 2618; SumSQ.u64 = 2618; Count.u64 = 2618; Min.u64 = 1; Max.u64 = 1; 
<  TxnGen.txnsPerCycle : Accumulator : Sum.f64 = 0.226384; SumSQ.f64 = 0.051250; Count.u64 = 1; Min.f64 = 0.226384; Max.f64 = 0.226384; 
<  TxnGen.readTxnsLatency : Accumulator : Sum.u64 = 1358278; SumSQ.u64 = 811884814; Count.u64 = 2490; Min.u64 = 24; Max.u64 = 1265; 
<  TxnGen.writeTxnsLatency : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
<  TxnGen.txnsLatency : Accumulator : Sum.u64 = 1358278; SumSQ.u64 = 811884814; Count.u64 = 2490; Min.u64 = 24; Max.u64 = 1265; 
< virtual SST::CramSim::c_DeviceDriver::~c_DeviceDriver()Simulation is complete, simulated time: 11 us
---
> virtual SST::n_Bank::c_CmdUnit::~c_CmdUnit()
> Simulation is complete, simulated time: 110 us
