// Seed: 3692026828
wire [1 : id_1] id_7;
`timescale 1ps / 1ps `timescale 1 ps / 1ps
module module_0 (
    output id_0,
    output id_1
);
  logic id_2;
  assign id_2 = id_2;
  assign id_2 = 1;
  logic id_3;
  always begin
    id_0 = 1;
  end
endmodule
`define pp_8 0
module module_1 (
    output logic id_0,
    input logic id_1,
    output logic id_2,
    output id_3,
    input id_4
    , id_7,
    input id_5,
    input id_6
);
  initial id_3 = id_1 == 1 - id_6;
  always id_0 = id_5;
  logic id_8, id_9;
  type_14(
      .id_0(id_5), .id_1(id_2), .id_2(id_3), .id_3(1)
  );
  assign id_7 = id_7;
endmodule
