{"vcs1":{"timestamp_begin":1770243802.776274034, "rt":0.60, "ut":0.27, "st":0.18}}
{"vcselab":{"timestamp_begin":1770243803.558590741, "rt":0.60, "ut":0.43, "st":0.10}}
{"link":{"timestamp_begin":1770243804.303597336, "rt":0.78, "ut":0.35, "st":0.44}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1770243802.164627917}
{"VCS_COMP_START_TIME": 1770243802.164627917}
{"VCS_COMP_END_TIME": 1770243805.262979363}
{"VCS_USER_OPTIONS": "-sverilog lab1.sv"}
{"vcs1": {"peak_mem": 1541132}}
{"stitch_vcselab": {"peak_mem": 1541178}}
