<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p282" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_282{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_282{left:110px;bottom:68px;letter-spacing:0.09px;}
#t3_282{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t4_282{left:69px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t5_282{left:69px;bottom:1071px;letter-spacing:-0.25px;word-spacing:-0.33px;}
#t6_282{left:69px;bottom:1046px;letter-spacing:-0.15px;word-spacing:-0.77px;}
#t7_282{left:69px;bottom:1030px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t8_282{left:69px;bottom:1013px;letter-spacing:-0.17px;word-spacing:-0.4px;}
#t9_282{left:69px;bottom:988px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#ta_282{left:69px;bottom:938px;letter-spacing:-0.09px;}
#tb_282{left:154px;bottom:938px;letter-spacing:-0.11px;word-spacing:0.02px;}
#tc_282{left:69px;bottom:914px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#td_282{left:69px;bottom:897px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#te_282{left:69px;bottom:881px;letter-spacing:-0.15px;word-spacing:-1.21px;}
#tf_282{left:69px;bottom:864px;letter-spacing:-0.14px;word-spacing:-1.32px;}
#tg_282{left:69px;bottom:847px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#th_282{left:69px;bottom:830px;letter-spacing:-0.19px;word-spacing:-0.44px;}
#ti_282{left:69px;bottom:813px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tj_282{left:69px;bottom:797px;letter-spacing:-0.19px;word-spacing:-0.43px;}
#tk_282{left:69px;bottom:772px;letter-spacing:-0.14px;word-spacing:-0.61px;}
#tl_282{left:69px;bottom:755px;letter-spacing:-0.14px;word-spacing:-1.34px;}
#tm_282{left:69px;bottom:739px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#tn_282{left:69px;bottom:714px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#to_282{left:69px;bottom:697px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tp_282{left:69px;bottom:680px;letter-spacing:-0.15px;word-spacing:-1.05px;}
#tq_282{left:69px;bottom:664px;letter-spacing:-0.14px;word-spacing:-1.1px;}
#tr_282{left:69px;bottom:647px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#ts_282{left:69px;bottom:622px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tt_282{left:69px;bottom:606px;letter-spacing:-0.15px;word-spacing:-0.98px;}
#tu_282{left:69px;bottom:589px;letter-spacing:-0.17px;word-spacing:-0.4px;}
#tv_282{left:69px;bottom:539px;letter-spacing:-0.09px;}
#tw_282{left:154px;bottom:539px;letter-spacing:-0.09px;word-spacing:-0.01px;}
#tx_282{left:69px;bottom:515px;letter-spacing:-0.14px;word-spacing:-0.6px;}
#ty_282{left:69px;bottom:498px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tz_282{left:69px;bottom:481px;letter-spacing:-0.14px;word-spacing:-0.64px;}
#t10_282{left:69px;bottom:464px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t11_282{left:69px;bottom:448px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t12_282{left:69px;bottom:423px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t13_282{left:69px;bottom:406px;letter-spacing:-0.37px;}
#t14_282{left:69px;bottom:382px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t15_282{left:69px;bottom:365px;letter-spacing:-0.15px;word-spacing:-0.98px;}
#t16_282{left:69px;bottom:348px;letter-spacing:-0.17px;word-spacing:-0.4px;}
#t17_282{left:69px;bottom:324px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t18_282{left:69px;bottom:265px;letter-spacing:0.13px;}
#t19_282{left:151px;bottom:265px;letter-spacing:0.15px;word-spacing:0.01px;}
#t1a_282{left:69px;bottom:241px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t1b_282{left:69px;bottom:224px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1c_282{left:69px;bottom:200px;letter-spacing:-0.13px;}
#t1d_282{left:95px;bottom:200px;letter-spacing:-0.17px;word-spacing:-0.84px;}
#t1e_282{left:95px;bottom:183px;letter-spacing:-0.17px;word-spacing:-0.5px;}
#t1f_282{left:69px;bottom:159px;letter-spacing:-0.13px;}
#t1g_282{left:95px;bottom:159px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t1h_282{left:95px;bottom:142px;letter-spacing:-0.15px;word-spacing:-0.43px;}

.s1_282{font-size:12px;font-family:NeoSansIntel_pgv;color:#000;}
.s2_282{font-size:14px;font-family:NeoSansIntel_pgv;color:#0860A8;}
.s3_282{font-size:14px;font-family:Verdana_13-;color:#000;}
.s4_282{font-size:17px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s5_282{font-size:18px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts282" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_pgu;
	src: url("fonts/NeoSansIntelMedium_pgu.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_pgv;
	src: url("fonts/NeoSansIntel_pgv.woff") format("woff");
}

@font-face {
	font-family: Verdana_13-;
	src: url("fonts/Verdana_13-.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg282Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg282" style="-webkit-user-select: none;"><object width="935" height="1210" data="282/282.svg" type="image/svg+xml" id="pdf282" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_282" class="t s1_282">11-16 </span><span id="t2_282" class="t s1_282">Vol. 1 </span>
<span id="t3_282" class="t s2_282">PROGRAMMING WITH INTEL® STREAMING SIMD EXTENSIONS 2 (INTEL® SSE2) </span>
<span id="t4_282" class="t s3_282">HSUBPS instructions. The flag (OE) and mask (OM) bits for the numeric overflow exception are bits 3 and 10, </span>
<span id="t5_282" class="t s3_282">respectively, in the MXCSR register. </span>
<span id="t6_282" class="t s3_282">See Section 4.9.1.4, “Numeric Overflow Exception (#O),” for more information about the numeric-overflow excep- </span>
<span id="t7_282" class="t s3_282">tion. See Section 11.5.4, “Handling SIMD Floating-Point Exceptions in Software,” for information on handling </span>
<span id="t8_282" class="t s3_282">unmasked exceptions. </span>
<span id="t9_282" class="t s3_282">The numeric overflow exception is not affected by the flush-to-zero mode or by the denormals-are-zeros mode. </span>
<span id="ta_282" class="t s4_282">11.5.2.5 </span><span id="tb_282" class="t s4_282">Numeric Underflow Exception (#U) </span>
<span id="tc_282" class="t s3_282">The processor reports a numeric underflow exception whenever the magnitude of the rounded result of an arith- </span>
<span id="td_282" class="t s3_282">metic instruction, with unbounded exponent, is less than the smallest possible normalized, finite value that will fit </span>
<span id="te_282" class="t s3_282">in the destination operand and the numeric-underflow exception is not masked. If the numeric underflow exception </span>
<span id="tf_282" class="t s3_282">is masked, both underflow and the inexact-result condition must be detected before numeric underflow is reported. </span>
<span id="tg_282" class="t s3_282">This exception can be generated with the ADDPS, ADDSS, ADDPD, ADDSD, SUBPS, SUBSS, SUBPD, SUBSD, </span>
<span id="th_282" class="t s3_282">MULPS, MULSS, MULPD, MULSD, DIVPS, DIVSS, DIVPD, DIVSD, CVTPD2PS, CVTSD2SS, ADDSUBPD, ADDSUBPS, </span>
<span id="ti_282" class="t s3_282">HADDPD, HADDPS, HSUBPD, and HSUBPS instructions. The flag (UE) and mask (UM) bits for the numeric under- </span>
<span id="tj_282" class="t s3_282">flow exception are bits 4 and 11, respectively, in the MXCSR register. </span>
<span id="tk_282" class="t s3_282">The flush-to-zero flag (bit 15) of the MXCSR register provides an additional option for handling numeric underflow </span>
<span id="tl_282" class="t s3_282">exceptions. When this flag is set and the numeric underflow exception is masked, tiny results are returned as a zero </span>
<span id="tm_282" class="t s3_282">with the sign of the true result; see Section 10.2.3.3, “Flush-To-Zero.” </span>
<span id="tn_282" class="t s3_282">Underflow will occur when a tiny non-zero result is detected (the result has to be also inexact if underflow excep- </span>
<span id="to_282" class="t s3_282">tions are masked), as described in the IEEE Standard 754-2008. While DAZ does not affect the rules for signaling </span>
<span id="tp_282" class="t s3_282">IEEE exceptions, operations on denormal inputs might have different results when DAZ=1. As a consequence, DAZ </span>
<span id="tq_282" class="t s3_282">can have an effect on the floating-point exceptions - including the underflow exception - when observed for a given </span>
<span id="tr_282" class="t s3_282">operation involving denormal inputs. </span>
<span id="ts_282" class="t s3_282">See Section 4.9.1.5, “Numeric Underflow Exception (#U),” for more information about the numeric underflow </span>
<span id="tt_282" class="t s3_282">exception. See Section 11.5.4, “Handling SIMD Floating-Point Exceptions in Software,” for information on handling </span>
<span id="tu_282" class="t s3_282">unmasked exceptions. </span>
<span id="tv_282" class="t s4_282">11.5.2.6 </span><span id="tw_282" class="t s4_282">Inexact-Result (Precision) Exception (#P) </span>
<span id="tx_282" class="t s3_282">The inexact-result exception (also called the precision exception) occurs if the result of an operation is not exactly </span>
<span id="ty_282" class="t s3_282">representable in the destination format. For example, the fraction 1/3 cannot be precisely represented in binary </span>
<span id="tz_282" class="t s3_282">form. This exception occurs frequently and indicates that some (normally acceptable) accuracy has been lost. The </span>
<span id="t10_282" class="t s3_282">exception is supported for applications that need to perform exact arithmetic only. Because the rounded result is </span>
<span id="t11_282" class="t s3_282">generally satisfactory for most applications, this exception is commonly masked. </span>
<span id="t12_282" class="t s3_282">The flag (PE) and mask (PM) bits for the inexact-result exception are bits 5 and 12, respectively, in the MXCSR </span>
<span id="t13_282" class="t s3_282">register. </span>
<span id="t14_282" class="t s3_282">See Section 4.9.1.6, “Inexact-Result (Precision) Exception (#P),” for more information about the inexact-result </span>
<span id="t15_282" class="t s3_282">exception. See Section 11.5.4, “Handling SIMD Floating-Point Exceptions in Software,” for information on handling </span>
<span id="t16_282" class="t s3_282">unmasked exceptions. </span>
<span id="t17_282" class="t s3_282">In flush-to-zero mode, the inexact result exception is reported. </span>
<span id="t18_282" class="t s5_282">11.5.3 </span><span id="t19_282" class="t s5_282">Generating SIMD Floating-Point Exceptions </span>
<span id="t1a_282" class="t s3_282">When the processor executes a packed or scalar floating-point instruction, it looks for and reports on SIMD </span>
<span id="t1b_282" class="t s3_282">floating-point exception conditions using two sequential steps: </span>
<span id="t1c_282" class="t s3_282">1. </span><span id="t1d_282" class="t s3_282">Looks for, reports on, and handles pre-computation exception conditions (invalid-operand, divide-by-zero, and </span>
<span id="t1e_282" class="t s3_282">denormal operand) </span>
<span id="t1f_282" class="t s3_282">2. </span><span id="t1g_282" class="t s3_282">Looks for, reports on, and handles post-computation exception conditions (numeric overflow, numeric </span>
<span id="t1h_282" class="t s3_282">underflow, and inexact result) </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
