$version Generated by VerilatedVcd $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire 32 # a [31:0] $end
  $var wire  1 $ b $end
  $scope module test $end
   $var wire 32 # a [31:0] $end
   $var wire  1 $ b $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b11101111111111111111111111111111 #
0$
#1
b00000000000000000000000000000001 #
#2
b00000000000000000000000000000000 #
1$
#3
