
---------- Begin Simulation Statistics ----------
final_tick                                64235755000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_mem_usage                                 936120                       # Number of bytes of host memory used
host_seconds                                  1602.73                       # Real time elapsed on the host
host_tick_rate                               40079052                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_seconds                                  0.064236                       # Number of seconds simulated
sim_ticks                                 64235755000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 140455937                       # number of cc regfile reads
system.cpu.cc_regfile_writes                149488219                       # number of cc regfile writes
system.cpu.committedInsts::0                100000000                       # Number of Instructions Simulated
system.cpu.committedInsts::1                 78771410                       # Number of Instructions Simulated
system.cpu.committedInsts::total            178771410                       # Number of Instructions Simulated
system.cpu.committedOps::0                  163090816                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::1                  146398501                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::total              309489317                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi::0                            1.284715                       # CPI: Cycles Per Instruction
system.cpu.cpi::1                            1.630941                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.718636                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   8694757                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  5994577                       # number of floating regfile writes
system.cpu.idleCycles                           42984                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               964344                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches::0              10132099                       # Number of branches executed
system.cpu.iew.exec_branches::1              16429688                       # Number of branches executed
system.cpu.iew.exec_branches::total          26561787                       # Number of branches executed
system.cpu.iew.exec_nop::0                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::1                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::total                      0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.468935                       # Inst execution rate
system.cpu.iew.exec_refs::0                  26192608                       # number of memory reference insts executed
system.cpu.iew.exec_refs::1                  35933862                       # number of memory reference insts executed
system.cpu.iew.exec_refs::total              62126470                       # number of memory reference insts executed
system.cpu.iew.exec_stores::0                10008830                       # Number of stores executed
system.cpu.iew.exec_stores::1                13097854                       # Number of stores executed
system.cpu.iew.exec_stores::total            23106684                       # Number of stores executed
system.cpu.iew.exec_swp::0                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::1                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::total                      0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                38259356                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              41967750                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                411                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             25281678                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           346885617                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts::0           16183778                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::1           22836008                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::total       39019786                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            585550                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             317187813                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   1991                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  4415                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 942168                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  8541                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          13046                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       464373                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         499971                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers::0              248333909                       # num instructions consuming a value
system.cpu.iew.wb_consumers::1              193248664                       # num instructions consuming a value
system.cpu.iew.wb_consumers::total          441582573                       # num instructions consuming a value
system.cpu.iew.wb_count::0                  165808195                       # cumulative count of insts written-back
system.cpu.iew.wb_count::1                  151111277                       # cumulative count of insts written-back
system.cpu.iew.wb_count::total              316919472                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout::0                  0.557361                       # average fanout of values written-back
system.cpu.iew.wb_fanout::1                  0.574176                       # average fanout of values written-back
system.cpu.iew.wb_fanout::total              0.564720                       # average fanout of values written-back
system.cpu.iew.wb_producers::0              138411707                       # num instructions producing a value
system.cpu.iew.wb_producers::1              110958687                       # num instructions producing a value
system.cpu.iew.wb_producers::total          249370394                       # num instructions producing a value
system.cpu.iew.wb_rate::0                    1.290622                       # insts written-back per cycle
system.cpu.iew.wb_rate::1                    1.176224                       # insts written-back per cycle
system.cpu.iew.wb_rate::total                2.466846                       # insts written-back per cycle
system.cpu.iew.wb_sent::0                   165845259                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::1                   151163647                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::total               317008906                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                505069864                       # number of integer regfile reads
system.cpu.int_regfile_writes               265534528                       # number of integer regfile writes
system.cpu.ipc::0                            0.778383                       # IPC: Instructions Per Cycle
system.cpu.ipc::1                            0.613143                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.391526                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           3699633      2.23%      2.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             130022083     78.24%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              5570627      3.35%     83.82% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                184093      0.11%     83.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               96583      0.06%     83.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     83.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     83.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     83.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     83.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     83.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     83.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     83.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   92      0.00%     83.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     83.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  858      0.00%     83.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   12      0.00%     83.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  487      0.00%     83.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              178125      0.11%     84.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     84.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     84.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                123      0.00%     84.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     84.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     84.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     84.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               3      0.00%     84.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     84.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     84.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt              11      0.00%     84.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               2      0.00%     84.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     84.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     84.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     84.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     84.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     84.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     84.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     84.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     84.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     84.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     84.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     84.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     84.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     84.10% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             16338498      9.83%     93.93% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             9743682      5.86%     99.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           27495      0.02%     99.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         312371      0.19%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              166174778                       # Type of FU issued
system.cpu.iq.FU_type_1::No_OpClass           1157704      0.76%      0.76% # Type of FU issued
system.cpu.iq.FU_type_1::IntAlu             109977782     72.42%     73.18% # Type of FU issued
system.cpu.iq.FU_type_1::IntMult               242016      0.16%     73.34% # Type of FU issued
system.cpu.iq.FU_type_1::IntDiv                  1804      0.00%     73.34% # Type of FU issued
system.cpu.iq.FU_type_1::FloatAdd              764762      0.50%     73.84% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCmp                   0      0.00%     73.84% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCvt                   0      0.00%     73.84% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMult                  0      0.00%     73.84% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMultAcc               0      0.00%     73.84% # Type of FU issued
system.cpu.iq.FU_type_1::FloatDiv                   0      0.00%     73.84% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMisc                  0      0.00%     73.84% # Type of FU issued
system.cpu.iq.FU_type_1::FloatSqrt                  0      0.00%     73.84% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAdd                  682      0.00%     73.85% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAddAcc                 0      0.00%     73.85% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAlu              1023247      0.67%     74.52% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCmp                    0      0.00%     74.52% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCvt                  181      0.00%     74.52% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMisc             1307579      0.86%     75.38% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMult                   0      0.00%     75.38% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMultAcc                0      0.00%     75.38% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShift                  6      0.00%     75.38% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShiftAcc               0      0.00%     75.38% # Type of FU issued
system.cpu.iq.FU_type_1::SimdDiv                    0      0.00%     75.38% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSqrt                   0      0.00%     75.38% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAdd          109497      0.07%     75.45% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAlu               0      0.00%     75.45% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCmp               0      0.00%     75.45% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCvt          818140      0.54%     75.99% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatDiv            4364      0.00%     75.99% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMisc              0      0.00%     75.99% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMult           6559      0.00%     76.00% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMultAcc            0      0.00%     76.00% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatSqrt              0      0.00%     76.00% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAdd              0      0.00%     76.00% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAlu              0      0.00%     76.00% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceCmp              0      0.00%     76.00% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceAdd            0      0.00%     76.00% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceCmp            0      0.00%     76.00% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAes                    0      0.00%     76.00% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAesMix                 0      0.00%     76.00% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash               0      0.00%     76.00% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash2              0      0.00%     76.00% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash             0      0.00%     76.00% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash2            0      0.00%     76.00% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma2              0      0.00%     76.00% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma3              0      0.00%     76.00% # Type of FU issued
system.cpu.iq.FU_type_1::SimdPredAlu                0      0.00%     76.00% # Type of FU issued
system.cpu.iq.FU_type_1::MemRead             20679632     13.62%     89.62% # Type of FU issued
system.cpu.iq.FU_type_1::MemWrite            11528217      7.59%     97.21% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemRead         2630772      1.73%     98.94% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemWrite        1611984      1.06%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::total              151864928                       # Type of FU issued
system.cpu.iq.FU_type::total                318039706      0.00%      0.00% # Type of FU issued
system.cpu.iq.fp_alu_accesses                93924585                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads           103604602                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      9383871                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           11438658                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt::0                 86763543                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::1                127431057                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::total            214194600                       # FU busy when requested
system.cpu.iq.fu_busy_rate::0                0.272807                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::1                0.400677                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::total            0.673484                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu               122669142     57.27%     57.27% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult               12046375      5.62%     62.89% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                   14627      0.01%     62.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd              19106784      8.92%     71.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     71.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     71.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     71.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     71.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     71.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     71.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     71.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                   1353      0.00%     71.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     71.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                6554813      3.06%     74.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      8      0.00%     74.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    714      0.00%     74.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc               7342069      3.43%     78.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     78.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     78.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  107      0.00%     78.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     78.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     78.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     78.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd            217558      0.10%     78.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     78.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     78.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt           2857114      1.33%     79.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv             51921      0.02%     79.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     79.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            20594      0.01%     79.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     79.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     79.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     79.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     79.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     79.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     79.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     79.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     79.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     79.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     79.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     79.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     79.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     79.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     79.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     79.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     79.78% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               11111508      5.19%     84.97% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite              26487066     12.37%     97.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead           2089554      0.98%     98.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite          3623293      1.69%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              647645309                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads         1097831425                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    307535601                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         372856202                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  346884371                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 318039706                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1246                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        37396225                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued           8540566                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            705                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     77500508                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     128428527                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.476395                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.704835                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1564950      1.22%      1.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1612299      1.26%      2.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            68466079     53.31%     55.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            48065952     37.43%     93.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             8309603      6.47%     99.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              402620      0.31%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                4963      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 385      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                1676      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       128428527                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.475566                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            308505                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1035244                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             17300256                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            10741636                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep1.conflictingLoads           4075903                       # Number of conflicting loads.
system.cpu.memDep1.conflictingStores          2025598                       # Number of conflicting stores.
system.cpu.memDep1.insertedLoads             24667494                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep1.insertedStores            14540042                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               107486793                       # number of misc regfile reads
system.cpu.numCycles                        128471511                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            2156                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload0.numSyscalls                   21                       # Number of system calls
system.cpu.workload1.numSyscalls                   16                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         39880                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           62                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       418194                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       837932                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
sim_insts                                   178771410                       # Number of instructions simulated
sim_ops                                     309489317                       # Number of ops (including micro ops) simulated
host_inst_rate                                 111542                       # Simulator instruction rate (inst/s)
host_op_rate                                   193102                       # Simulator op (including micro ops) rate (op/s)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                32454800                       # Number of BP lookups
system.cpu.branchPred.condPredicted          22938648                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1221728                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             21645860                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                20638591                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             95.346597                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 2779121                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect               1235                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          987876                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             891366                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            96510                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted       153941                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        35763030                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             541                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            928562                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    128395742                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.410433                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.247949                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        27629514     21.52%     21.52% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        26406221     20.57%     42.09% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        25618262     19.95%     62.04% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        15790693     12.30%     74.34% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4        13625842     10.61%     84.95% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         5291019      4.12%     89.07% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         3356083      2.61%     91.68% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         2045332      1.59%     93.28% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         8632776      6.72%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    128395742                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted::0         100000000                       # Number of instructions committed
system.cpu.commit.instsCommitted::1          78771410                       # Number of instructions committed
system.cpu.commit.instsCommitted::total     178771410                       # Number of instructions committed
system.cpu.commit.opsCommitted::0           163090816                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::1           146398501                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::total       309489317                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs::0                 25511179                       # Number of memory references committed
system.cpu.commit.memRefs::1                 34654862                       # Number of memory references committed
system.cpu.commit.memRefs::total             60166041                       # Number of memory references committed
system.cpu.commit.loads::0                   15568310                       # Number of loads committed
system.cpu.commit.loads::1                   21691367                       # Number of loads committed
system.cpu.commit.loads::total               37259677                       # Number of loads committed
system.cpu.commit.amos::0                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::1                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::total                       0                       # Number of atomic instructions committed
system.cpu.commit.membars::0                       18                       # Number of memory barriers committed
system.cpu.commit.membars::1                      340                       # Number of memory barriers committed
system.cpu.commit.membars::total                  358                       # Number of memory barriers committed
system.cpu.commit.branches::0                10045652                       # Number of branches committed
system.cpu.commit.branches::1                16120015                       # Number of branches committed
system.cpu.commit.branches::total            26165667                       # Number of branches committed
system.cpu.commit.vector::0                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::1                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::total                     0                       # Number of committed Vector instructions.
system.cpu.commit.floating::0                  578907                       # Number of committed floating point instructions.
system.cpu.commit.floating::1                 8711939                       # Number of committed floating point instructions.
system.cpu.commit.floating::total             9290846                       # Number of committed floating point instructions.
system.cpu.commit.integer::0                159434446                       # Number of committed integer instructions.
system.cpu.commit.integer::1                142005359                       # Number of committed integer instructions.
system.cpu.commit.integer::total            301439805                       # Number of committed integer instructions.
system.cpu.commit.functionCalls::0             107667                       # Number of function calls committed.
system.cpu.commit.functionCalls::1            2327757                       # Number of function calls committed.
system.cpu.commit.functionCalls::total        2435424                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      3548093      2.18%      2.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    128023985     78.50%     80.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult      5559775      3.41%     84.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       179990      0.11%     84.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        88439      0.05%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd           86      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu          623      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           12      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt          388      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       178114      0.11%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          120      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            3      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            7      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            2      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     15545153      9.53%     93.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      9655261      5.92%     99.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        23157      0.01%     99.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       287608      0.18%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    163090816                       # Class of committed instruction
system.cpu.commit.committedInstType_1::No_OpClass      1076481      0.74%      0.74% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntAlu    106420716     72.69%     73.43% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntMult       240487      0.16%     73.59% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntDiv         1232      0.00%     73.59% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatAdd       738091      0.50%     74.10% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCmp            0      0.00%     74.10% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCvt            0      0.00%     74.10% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMult            0      0.00%     74.10% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMultAcc            0      0.00%     74.10% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatDiv            0      0.00%     74.10% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMisc            0      0.00%     74.10% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatSqrt            0      0.00%     74.10% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAdd          676      0.00%     74.10% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAddAcc            0      0.00%     74.10% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAlu      1022592      0.70%     74.80% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCmp            0      0.00%     74.80% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCvt          166      0.00%     74.80% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMisc      1307131      0.89%     75.69% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMult            0      0.00%     75.69% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMultAcc            0      0.00%     75.69% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShift            6      0.00%     75.69% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShiftAcc            0      0.00%     75.69% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdDiv            0      0.00%     75.69% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSqrt            0      0.00%     75.69% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAdd       109106      0.07%     75.76% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAlu            0      0.00%     75.76% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCmp            0      0.00%     75.76% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCvt       816032      0.56%     76.32% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatDiv         4364      0.00%     76.32% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMisc            0      0.00%     76.32% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMult         6559      0.00%     76.33% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMultAcc            0      0.00%     76.33% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatSqrt            0      0.00%     76.33% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAdd            0      0.00%     76.33% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAlu            0      0.00%     76.33% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceCmp            0      0.00%     76.33% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceAdd            0      0.00%     76.33% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceCmp            0      0.00%     76.33% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAes            0      0.00%     76.33% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAesMix            0      0.00%     76.33% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash            0      0.00%     76.33% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash2            0      0.00%     76.33% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash            0      0.00%     76.33% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash2            0      0.00%     76.33% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma2            0      0.00%     76.33% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma3            0      0.00%     76.33% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdPredAlu            0      0.00%     76.33% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemRead     19208563     13.12%     89.45% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemWrite     11356526      7.76%     97.21% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemRead      2482804      1.70%     98.90% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemWrite      1606969      1.10%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::total    146398501                       # Class of committed instruction
system.cpu.commit.committedInstType::total    309489317      0.00%      0.00% # Class of committed instruction
system.cpu.commit.commitEligibleSamples       8632776                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     59827192                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         59827192                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     59828072                       # number of overall hits
system.cpu.dcache.overall_hits::total        59828072                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        81079                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          81079                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        81102                       # number of overall misses
system.cpu.dcache.overall_misses::total         81102                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    924883497                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    924883497                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    924883497                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    924883497                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     59908271                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     59908271                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     59909174                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     59909174                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001353                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001353                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001354                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001354                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 11407.189248                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 11407.189248                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 11403.954243                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 11403.954243                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          137                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1593                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             194                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.571429                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     8.211340                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        69077                       # number of writebacks
system.cpu.dcache.writebacks::total             69077                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        10985                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        10985                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        10985                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        10985                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        70094                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        70094                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        70117                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        70117                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    755065498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    755065498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    755250498                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    755250498                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001170                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001170                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001170                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001170                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 10772.184467                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 10772.184467                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 10771.289388                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 10771.289388                       # average overall mshr miss latency
system.cpu.dcache.replacements                  69077                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     36964675                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        36964675                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        35344                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         35344                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    349663500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    349663500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     37000019                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     37000019                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000955                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000955                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data  9893.150181                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  9893.150181                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        10966                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        10966                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        24378                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        24378                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    226555000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    226555000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000659                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000659                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data  9293.420297                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  9293.420297                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     22862517                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       22862517                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        45735                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        45735                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    575219997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    575219997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     22908252                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     22908252                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001996                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001996                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 12577.238373                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 12577.238373                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           19                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           19                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        45716                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        45716                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    528510498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    528510498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001996                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001996                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 11560.733616                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 11560.733616                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          880                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           880                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           23                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           23                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          903                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          903                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.025471                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.025471                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           23                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           23                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       185000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       185000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.025471                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.025471                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data  8043.478261                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total  8043.478261                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  64235755000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1022.868922                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            59898192                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             70101                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            854.455600                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1022.868922                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998895                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998895                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          997                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         119888449                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        119888449                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  64235755000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 58096854                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles             107014887                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  57897302                       # Number of cycles decode is running
system.cpu.decode.unblockCycles              32905843                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 942168                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             19520212                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                295914                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              352447923                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               5371911                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    39233822                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    23112817                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        252277                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         14941                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  64235755000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  64235755000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  64235755000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            1035941                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      216606506                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    32454800                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           24309078                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                     126730385                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 1235386                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                      36375                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                18452                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.cacheLines                  64600181                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 41509                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                    54447                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.nisnDist::samples          128428527                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.925308                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             1.971191                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 23901225     18.61%     18.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 15868314     12.36%     30.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                 15182954     11.82%     42.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                 12915238     10.06%     52.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                 12090866      9.41%     62.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                 48469930     37.74%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                5                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            128428527                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.252623                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.686028                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     64245200                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         64245200                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     64245200                       # number of overall hits
system.cpu.icache.overall_hits::total        64245200                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       354582                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         354582                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       354582                       # number of overall misses
system.cpu.icache.overall_misses::total        354582                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   3091119651                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3091119651                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   3091119651                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3091119651                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     64599782                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     64599782                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     64599782                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     64599782                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005489                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005489                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005489                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005489                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst  8717.644017                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  8717.644017                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst  8717.644017                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  8717.644017                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       208754                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          359                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs             14021                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               9                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    14.888667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    39.888889                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       349107                       # number of writebacks
system.cpu.icache.writebacks::total            349107                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         4951                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         4951                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         4951                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         4951                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       349631                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       349631                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       349631                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       349631                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   2858954213                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2858954213                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   2858954213                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2858954213                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005412                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005412                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005412                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005412                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst  8177.061568                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  8177.061568                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst  8177.061568                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  8177.061568                       # average overall mshr miss latency
system.cpu.icache.replacements                 349107                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     64245200                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        64245200                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       354582                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        354582                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   3091119651                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3091119651                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     64599782                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     64599782                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005489                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005489                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst  8717.644017                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  8717.644017                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         4951                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         4951                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       349631                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       349631                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   2858954213                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2858954213                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005412                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005412                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst  8177.061568                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  8177.061568                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  64235755000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.455721                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            64594831                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            349631                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            184.751441                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.455721                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998937                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998937                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          125                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          326                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         129549195                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        129549195                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  64235755000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts0.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.interrupts1.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    64654738                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                        366572                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  64235755000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  64235755000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  64235755000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       50508                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 1731940                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   72                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                1965                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 798767                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 1363                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    142                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.lsq1.forwLoads                     1896175                       # Number of loads that had data forwarded from stores
system.cpu.lsq1.squashedLoads                 2976127                       # Number of loads squashed
system.cpu.lsq1.ignoredResponses                 2934                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq1.memOrderViolation               11081                       # Number of memory ordering violations
system.cpu.lsq1.squashedStores                1576547                       # Number of stores squashed
system.cpu.lsq1.rescheduledLoads                67849                       # Number of loads that were rescheduled
system.cpu.lsq1.blockedByCache                     42                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  64235755000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 942168                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 80410624                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                55752442                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            109                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  71078741                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              48672970                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              348475890                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts               1656443                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                131385                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               39953939                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                1989913                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents         1929211                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           463297389                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   841717908                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                555186168                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   9491133                       # Number of floating rename lookups
system.cpu.rename.committedMaps             412052045                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 51245185                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      11                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  10                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  82657449                       # count of insts added to the skid buffer
system.cpu.rob.reads                       1184444457                       # The number of ROB reads
system.cpu.rob.writes                       695428417                       # The number of ROB writes
system.cpu.thread0.numInsts                  78771410                       # Number of Instructions committed
system.cpu.thread0.numOps                   146398501                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               346285                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                67689                       # number of demand (read+write) hits
system.l2.demand_hits::total                   413974                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              346285                       # number of overall hits
system.l2.overall_hits::.cpu.data               67689                       # number of overall hits
system.l2.overall_hits::total                  413974                       # number of overall hits
system.l2.demand_misses::.cpu.inst               3326                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2412                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5738                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              3326                       # number of overall misses
system.l2.overall_misses::.cpu.data              2412                       # number of overall misses
system.l2.overall_misses::total                  5738                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    238487500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    207463000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        445950500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    238487500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    207463000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       445950500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           349611                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            70101                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               419712                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          349611                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           70101                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              419712                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.009513                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.034407                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.013671                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.009513                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.034407                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.013671                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 71703.998797                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 86012.852405                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77718.804461                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 71703.998797                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 86012.852405                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77718.804461                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data              73                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  73                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data             73                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 73                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          3326                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2339                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5665                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         3326                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2339                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        34215                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            39880                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    218531500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    181558000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    400089500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    218531500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    181558000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   2045601941                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2445691441                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.009513                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.033366                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.013497                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.009513                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.033366                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.095018                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65703.998797                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77622.060710                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70624.801412                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65703.998797                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77622.060710                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 59786.700015                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61326.264819                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        67711                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            67711                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        67711                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        67711                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       350458                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           350458                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       350458                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       350458                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        34215                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          34215                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   2045601941                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   2045601941                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 59786.700015                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 59786.700015                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu.data               16                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   16                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data           16                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               16                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             43706                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 43706                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            1996                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1996                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    174313000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     174313000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         45702                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             45702                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.043674                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.043674                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 87331.162325                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87331.162325                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu.data           71                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               71                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data         1925                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1925                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    150985000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    150985000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.042121                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.042121                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 78433.766234                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78433.766234                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         346285                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             346285                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         3326                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3326                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    238487500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    238487500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       349611                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         349611                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.009513                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.009513                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 71703.998797                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 71703.998797                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         3326                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3326                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    218531500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    218531500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.009513                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.009513                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65703.998797                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65703.998797                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         23983                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             23983                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          416                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             416                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     33150000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     33150000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        24399                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         24399                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.017050                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.017050                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79687.500000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79687.500000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          414                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          414                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     30573000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     30573000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.016968                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.016968                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73847.826087                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73847.826087                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  64235755000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                  263333                       # number of hwpf issued
system.l2.prefetcher.pfIdentified              263333                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 21803                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  64235755000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 39514.716091                       # Cycle average of tags in use
system.l2.tags.total_refs                      872039                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     39880                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     21.866575                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      3265.155691                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2312.333607                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher 33937.226793                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.049822                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.035283                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.517841                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.602947                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         34215                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          5665                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4        34215                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5665                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.522079                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.086441                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13446232                       # Number of tag accesses
system.l2.tags.data_accesses                 13446232                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  64235755000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples      3326.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2339.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     34215.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000767498                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               93367                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       39880                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     39880                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 39880                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5272                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   27010                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     945                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     756                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     706                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     667                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     657                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     632                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      72                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2552320                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     39.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   39974739500                       # Total gap between requests
system.mem_ctrls.avgGap                    1002375.61                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       212864                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       149696                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.l2.prefetcher      2189760                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 3313793.073655006941                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 2330415.513914329931                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.l2.prefetcher 34089425.741162374616                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         3326                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         2339                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher        34215                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     95139748                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data     94113534                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher    980390629                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28604.86                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     40236.65                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     28653.83                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       212864                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       149696                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher      2189760                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2552320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       212864                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       212864                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         3326                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         2339                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher        34215                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          39880                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      3313793                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      2330416                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher     34089426                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         39733634                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      3313793                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3313793                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      3313793                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      2330416                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher     34089426                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        39733634                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                39880                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2457                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2416                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2490                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2384                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2549                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2416                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2357                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2313                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2342                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2510                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2621                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2653                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2594                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2620                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2592                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2566                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               421893911                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             199400000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1169643911                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10579.09                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29329.09                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               36142                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            90.63                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         3738                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   682.803638                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   455.445007                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   417.611643                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          643     17.20%     17.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          400     10.70%     27.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          195      5.22%     33.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          137      3.67%     36.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           95      2.54%     39.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           59      1.58%     40.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           44      1.18%     42.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           51      1.36%     43.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2114     56.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         3738                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2552320                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               39.733634                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.31                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.31                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               90.63                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  64235755000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        12009480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         6383190                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      138387480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 5070165360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1491841620                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  23410242240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   30129029370                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   469.038301                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  60840144881                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2144740000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1250870119                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        14679840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         7802520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      146355720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 5070165360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1757432550                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  23186586720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   30183022710                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   469.878850                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  60257714465                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2144740000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1833300535                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  64235755000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              37955                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1925                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1925                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         37955                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        79760                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        79760                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  79760                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2552320                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      2552320                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2552320                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             39880                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   39880    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               39880                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  64235755000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer4.occupancy            64279687                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          208595264                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            374030                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        67711                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       350473                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            38688                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              16                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             16                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            45702                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           45702                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        349631                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        24399                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      1048349                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       209311                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1257660                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     44717952                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      8907392                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               53625344                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           38708                       # Total snoops (count)
system.tol2bus.snoopTraffic                      1280                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           458436                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000151                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.012267                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 458367     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     69      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             458436                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  64235755000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          837150000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         524449494                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         105170478                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
