
synpwrap -msg -prj "Traffic_light_impl1_synplify.tcl" -log "Traffic_light_impl1.srf"
Copyright (C) 1992-2017 Lattice Semiconductor Corporation. All rights reserved.
Lattice Diamond Version 3.10.0.111.2
    <postMsg mid="2011000" type="Info"    dynamic="0" navigation="0"  />

==contents of Traffic_light_impl1.srf
#Build: Synplify Pro (R) M-2017.03L-SP1-1, Build 086R, Aug  4 2017
#install: C:\Program Files (x86)\Diamond\diamond\3.10_x64\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-RM39ALH2

# Mon Jan 29 16:30:18 2018

#Implementation: impl1

Synopsys HDL Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\Program Files (x86)\Diamond\diamond\3.10_x64\synpbase\lib\lucent\machxo2.v" (library work)
@I::"C:\Program Files (x86)\Diamond\diamond\3.10_x64\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"C:\Program Files (x86)\Diamond\diamond\3.10_x64\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Program Files (x86)\Diamond\diamond\3.10_x64\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\Program Files (x86)\Diamond\diamond\3.10_x64\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\Program Files (x86)\Diamond\diamond\3.10_x64\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\semister 2\Digital system deesign\Lab\Traffic light roject work\29-1-2018\main.v" (library work)
Verilog syntax check successful!
Selecting top level module TrafficLight
@N: CG364 :"D:\semister 2\Digital system deesign\Lab\Traffic light roject work\29-1-2018\main.v":1:7:1:18|Synthesizing module TrafficLight in library work.
@N: CG179 :"D:\semister 2\Digital system deesign\Lab\Traffic light roject work\29-1-2018\main.v":65:8:65:8|Removing redundant assignment.
@N: CL201 :"D:\semister 2\Digital system deesign\Lab\Traffic light roject work\29-1-2018\main.v":18:0:18:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 17 reachable states with original encodings of:
   00000
   00001
   00010
   00011
   00100
   00101
   00110
   00111
   01000
   01001
   01010
   01011
   01100
   01101
   01110
   01111
   10000

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 75MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jan 29 16:30:19 2018

###########################################################]
Synopsys Netlist Linker, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
File D:\semister 2\Digital system deesign\Lab\Traffic light roject work\29-1-2018\impl1\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jan 29 16:30:19 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jan 29 16:30:19 2018

###########################################################]
Synopsys Netlist Linker, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
Options changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jan 29 16:30:20 2018

###########################################################]
Pre-mapping Report

# Mon Jan 29 16:30:20 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1796R, Built Aug  4 2017 11:10:16
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version M-2017.03L-SP1-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: D:\semister 2\Digital system deesign\Lab\Traffic light roject work\29-1-2018\impl1\Traffic_light_impl1_scck.rpt 
Printing clock  summary report in "D:\semister 2\Digital system deesign\Lab\Traffic light roject work\29-1-2018\impl1\Traffic_light_impl1_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 114MB)

@W: BN132 :"d:\semister 2\digital system deesign\lab\traffic light roject work\29-1-2018\main.v":67:0:67:5|Removing sequential instance PedGreen because it is equivalent to instance CarRed. To keep the instance, apply constraint syn_preserve=1 on the instance.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=10  set on top level netlist TrafficLight

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)



Clock Summary
******************

          Start                Requested     Requested     Clock        Clock                   Clock
Level     Clock                Frequency     Period        Type         Group                   Load 
-----------------------------------------------------------------------------------------------------
0 -       TrafficLight|CLK     1.0 MHz       1000.000      inferred     Inferred_clkgroup_0     53   
=====================================================================================================

@W: MT529 :"d:\semister 2\digital system deesign\lab\traffic light roject work\29-1-2018\main.v":18:0:18:5|Found inferred clock TrafficLight|CLK which controls 53 sequential elements including state[16:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)

Encoding state machine state[16:0] (in view: work.TrafficLight(verilog))
original code -> new code
   00000 -> 00000000000000001
   00001 -> 00000000000000010
   00010 -> 00000000000000100
   00011 -> 00000000000001000
   00100 -> 00000000000010000
   00101 -> 00000000000100000
   00110 -> 00000000001000000
   00111 -> 00000000010000000
   01000 -> 00000000100000000
   01001 -> 00000001000000000
   01010 -> 00000010000000000
   01011 -> 00000100000000000
   01100 -> 00001000000000000
   01101 -> 00010000000000000
   01110 -> 00100000000000000
   01111 -> 01000000000000000
   10000 -> 10000000000000000

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 142MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jan 29 16:30:21 2018

###########################################################]
Map & Optimize Report

# Mon Jan 29 16:30:21 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1796R, Built Aug  4 2017 11:10:16
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version M-2017.03L-SP1-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 114MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 142MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)

Encoding state machine state[16:0] (in view: work.TrafficLight(verilog))
original code -> new code
   00000 -> 00000000000000001
   00001 -> 00000000000000010
   00010 -> 00000000000000100
   00011 -> 00000000000001000
   00100 -> 00000000000010000
   00101 -> 00000000000100000
   00110 -> 00000000001000000
   00111 -> 00000000010000000
   01000 -> 00000000100000000
   01001 -> 00000001000000000
   01010 -> 00000010000000000
   01011 -> 00000100000000000
   01100 -> 00001000000000000
   01101 -> 00010000000000000
   01110 -> 00100000000000000
   01111 -> 01000000000000000
   10000 -> 10000000000000000
@N: MO231 :"d:\semister 2\digital system deesign\lab\traffic light roject work\29-1-2018\main.v":53:0:53:5|Found counter in view:work.TrafficLight(verilog) instance C[31:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 142MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 142MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 142MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 142MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 142MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 142MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 145MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		   983.75ns		  59 /        53

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 145MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 145MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 53 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK                 port                   53         C[0]           
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 145MB)

Writing Analyst data base D:\semister 2\Digital system deesign\Lab\Traffic light roject work\29-1-2018\impl1\synwork\Traffic_light_impl1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 145MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: D:\semister 2\Digital system deesign\Lab\Traffic light roject work\29-1-2018\impl1\Traffic_light_impl1.edi
M-2017.03L-SP1-1
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 147MB peak: 149MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 147MB peak: 149MB)

@W: MT420 |Found inferred clock TrafficLight|CLK with period 1000.00ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Jan 29 16:30:23 2018
#


Top view:               TrafficLight
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 985.332

                     Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock       Frequency     Frequency     Period        Period        Slack       Type         Group              
-------------------------------------------------------------------------------------------------------------------------
TrafficLight|CLK     1.0 MHz       68.2 MHz      1000.000      14.668        985.332     inferred     Inferred_clkgroup_0
=========================================================================================================================





Clock Relationships
*******************

Clocks                              |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------
Starting          Ending            |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------
TrafficLight|CLK  TrafficLight|CLK  |  1000.000    985.332  |  No paths    -      |  No paths    -      |  No paths    -    
============================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TrafficLight|CLK
====================================



Starting Points with Worst Slack
********************************

             Starting                                           Arrival            
Instance     Reference            Type        Pin     Net       Time        Slack  
             Clock                                                                 
-----------------------------------------------------------------------------------
C[0]         TrafficLight|CLK     FD1P3DX     Q       C[0]      1.044       985.332
C[1]         TrafficLight|CLK     FD1P3DX     Q       C[1]      1.044       985.332
C[5]         TrafficLight|CLK     FD1P3DX     Q       C[5]      1.044       985.332
C[6]         TrafficLight|CLK     FD1P3DX     Q       C[6]      1.044       985.332
C[7]         TrafficLight|CLK     FD1P3DX     Q       C[7]      1.044       985.332
C[8]         TrafficLight|CLK     FD1P3DX     Q       C[8]      1.044       985.332
C[9]         TrafficLight|CLK     FD1P3DX     Q       C[9]      1.044       985.332
C[10]        TrafficLight|CLK     FD1P3DX     Q       C[10]     1.044       985.332
C[11]        TrafficLight|CLK     FD1P3DX     Q       C[11]     1.044       985.332
C[12]        TrafficLight|CLK     FD1P3DX     Q       C[12]     1.044       985.332
===================================================================================


Ending Points with Worst Slack
******************************

             Starting                                             Required            
Instance     Reference            Type        Pin     Net         Time         Slack  
             Clock                                                                    
--------------------------------------------------------------------------------------
C[31]        TrafficLight|CLK     FD1P3DX     D       C_s[31]     999.894      985.332
C[29]        TrafficLight|CLK     FD1P3DX     D       C_s[29]     999.894      985.475
C[30]        TrafficLight|CLK     FD1P3DX     D       C_s[30]     999.894      985.475
C[27]        TrafficLight|CLK     FD1P3DX     D       C_s[27]     999.894      985.617
C[28]        TrafficLight|CLK     FD1P3DX     D       C_s[28]     999.894      985.617
C[25]        TrafficLight|CLK     FD1P3DX     D       C_s[25]     999.894      985.760
C[26]        TrafficLight|CLK     FD1P3DX     D       C_s[26]     999.894      985.760
C[23]        TrafficLight|CLK     FD1P3DX     D       C_s[23]     999.894      985.903
C[24]        TrafficLight|CLK     FD1P3DX     D       C_s[24]     999.894      985.903
C[21]        TrafficLight|CLK     FD1P3DX     D       C_s[21]     999.894      986.046
======================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.894

    - Propagation time:                      14.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     985.332

    Number of logic level(s):                21
    Starting point:                          C[0] / Q
    Ending point:                            C[31] / D
    The start point is clocked by            TrafficLight|CLK [rising] on pin CK
    The end   point is clocked by            TrafficLight|CLK [rising] on pin CK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
C[0]                                 FD1P3DX      Q        Out     1.044     1.044       -         
C[0]                                 Net          -        -       -         -           2         
state_ns_16_0_.next_state21_23       ORCALUT4     A        In      0.000     1.044       -         
state_ns_16_0_.next_state21_23       ORCALUT4     Z        Out     1.017     2.061       -         
state_ns_16_0_.next_state21_23       Net          -        -       -         -           1         
state_ns_16_0_.next_state21_27       ORCALUT4     D        In      0.000     2.061       -         
state_ns_16_0_.next_state21_27       ORCALUT4     Z        Out     1.017     3.077       -         
state_ns_16_0_.next_state21_27       Net          -        -       -         -           1         
state_ns_16_0_.next_state21          ORCALUT4     C        In      0.000     3.077       -         
state_ns_16_0_.next_state21          ORCALUT4     Z        Out     1.321     4.398       -         
next_state21                         Net          -        -       -         -           19        
state_ns_16_0_.next_state_0_3[0]     ORCALUT4     A        In      0.000     4.398       -         
state_ns_16_0_.next_state_0_3[0]     ORCALUT4     Z        Out     1.017     5.415       -         
state_ns_16_0_.next_state_0_3[0]     Net          -        -       -         -           1         
state_ns_16_0_.next_state_0[0]       ORCALUT4     D        In      0.000     5.415       -         
state_ns_16_0_.next_state_0[0]       ORCALUT4     Z        Out     1.089     6.504       -         
next_state[0]                        Net          -        -       -         -           2         
C_cnst_sn.m3_e_69                    ORCALUT4     A        In      0.000     6.504       -         
C_cnst_sn.m3_e_69                    ORCALUT4     Z        Out     1.225     7.729       -         
N_308                                Net          -        -       -         -           5         
C_cnst_sn.m3_e                       ORCALUT4     C        In      0.000     7.729       -         
C_cnst_sn.m3_e                       ORCALUT4     Z        Out     1.153     8.881       -         
un1_next_state_4_sn                  Net          -        -       -         -           3         
state_ns_16_0_.C_7_i[17]             ORCALUT4     A        In      0.000     8.881       -         
state_ns_16_0_.C_7_i[17]             ORCALUT4     Z        Out     1.017     9.898       -         
C_7_i[17]                            Net          -        -       -         -           1         
C_cry_0[7]                           CCU2D        B1       In      0.000     9.898       -         
C_cry_0[7]                           CCU2D        COUT     Out     1.544     11.443      -         
C_cry[8]                             Net          -        -       -         -           1         
C_cry_0[9]                           CCU2D        CIN      In      0.000     11.443      -         
C_cry_0[9]                           CCU2D        COUT     Out     0.143     11.585      -         
C_cry[10]                            Net          -        -       -         -           1         
C_cry_0[11]                          CCU2D        CIN      In      0.000     11.585      -         
C_cry_0[11]                          CCU2D        COUT     Out     0.143     11.728      -         
C_cry[12]                            Net          -        -       -         -           1         
C_cry_0[13]                          CCU2D        CIN      In      0.000     11.728      -         
C_cry_0[13]                          CCU2D        COUT     Out     0.143     11.871      -         
C_cry[14]                            Net          -        -       -         -           1         
C_cry_0[15]                          CCU2D        CIN      In      0.000     11.871      -         
C_cry_0[15]                          CCU2D        COUT     Out     0.143     12.014      -         
C_cry[16]                            Net          -        -       -         -           1         
C_cry_0[17]                          CCU2D        CIN      In      0.000     12.014      -         
C_cry_0[17]                          CCU2D        COUT     Out     0.143     12.157      -         
C_cry[18]                            Net          -        -       -         -           1         
C_cry_0[19]                          CCU2D        CIN      In      0.000     12.157      -         
C_cry_0[19]                          CCU2D        COUT     Out     0.143     12.300      -         
C_cry[20]                            Net          -        -       -         -           1         
C_cry_0[21]                          CCU2D        CIN      In      0.000     12.300      -         
C_cry_0[21]                          CCU2D        COUT     Out     0.143     12.442      -         
C_cry[22]                            Net          -        -       -         -           1         
C_cry_0[23]                          CCU2D        CIN      In      0.000     12.442      -         
C_cry_0[23]                          CCU2D        COUT     Out     0.143     12.585      -         
C_cry[24]                            Net          -        -       -         -           1         
C_cry_0[25]                          CCU2D        CIN      In      0.000     12.585      -         
C_cry_0[25]                          CCU2D        COUT     Out     0.143     12.728      -         
C_cry[26]                            Net          -        -       -         -           1         
C_cry_0[27]                          CCU2D        CIN      In      0.000     12.728      -         
C_cry_0[27]                          CCU2D        COUT     Out     0.143     12.871      -         
C_cry[28]                            Net          -        -       -         -           1         
C_cry_0[29]                          CCU2D        CIN      In      0.000     12.871      -         
C_cry_0[29]                          CCU2D        COUT     Out     0.143     13.014      -         
C_cry[30]                            Net          -        -       -         -           1         
C_s_0[31]                            CCU2D        CIN      In      0.000     13.014      -         
C_s_0[31]                            CCU2D        S0       Out     1.549     14.563      -         
C_s[31]                              Net          -        -       -         -           1         
C[31]                                FD1P3DX      D        In      0.000     14.563      -         
===================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 148MB peak: 149MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 148MB peak: 149MB)

---------------------------------------
Resource Usage Report
Part: lcmxo2_4000hc-5

Register bits: 53 of 4320 (1%)
PIC Latch:       0
I/O cells:       9


Details:
CCU2D:          17
FD1P3DX:        33
FD1S3BX:        1
FD1S3DX:        16
GSR:            1
IB:             4
OB:             5
OFS1P3DX:       3
ORCALUT4:       58
PUR:            1
VHI:            1
VLO:            1
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 32MB peak: 149MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jan 29 16:30:23 2018

###########################################################]


Synthesis exit by 0.

edif2ngd  -l "MachXO2" -d LCMXO2-4000HC -path "D:/semister 2/Digital system deesign/Lab/Traffic light roject work/29-1-2018/impl1" -path "D:/semister 2/Digital system deesign/Lab/Traffic light roject work/29-1-2018"   "D:/semister 2/Digital system deesign/Lab/Traffic light roject work/29-1-2018/impl1/Traffic_light_impl1.edi" "Traffic_light_impl1.ngo"   
edif2ngd:  version Diamond (64-bit) 3.10.0.111.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="SIM"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DECR_C5"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="SET_C5"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="CG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DECR_C4"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="SET_C4"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="CY2"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DECR_C3"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="SET_C3"  />
    <postMsg mid="1121029" type="Warning" dynamic="3" navigation="0" arg0="PR" arg1="INTEGER" arg2="STRING"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="WAIT_SensorA"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DECR_C2"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="SET_C2"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="CRPG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DECR_C"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="SET_C"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="CY1"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="WAIT_SensorB"  />
Writing the design to Traffic_light_impl1.ngo...

Total CPU Time: 0 secs  

Total REAL Time: 0 secs  


ngdbuild  -a "MachXO2" -d LCMXO2-4000HC  -p "C:/Program Files (x86)/Diamond/diamond/3.10_x64/ispfpga/xo2c00/data"  -p "D:/semister 2/Digital system deesign/Lab/Traffic light roject work/29-1-2018/impl1" -p "D:/semister 2/Digital system deesign/Lab/Traffic light roject work/29-1-2018"  "Traffic_light_impl1.ngo" "Traffic_light_impl1.ngd"  	
ngdbuild:  version Diamond (64-bit) 3.10.0.111.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Reading 'Traffic_light_impl1.ngo' ...
Loading NGL library 'C:/Program Files (x86)/Diamond/diamond/3.10_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/Program Files (x86)/Diamond/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/Program Files (x86)/Diamond/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/Program Files (x86)/Diamond/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

DRC complete with no errors or warnings

Design Results:
    140 blocks expanded
Complete the first expansion.
Writing 'Traffic_light_impl1.ngd' ...
Total CPU Time: 0 secs  

Total REAL Time: 0 secs  


map -a "MachXO2" -p LCMXO2-4000HC -t TQFP144 -s 5 -oc Commercial   "Traffic_light_impl1.ngd" -o "Traffic_light_impl1_map.ncd" -pr "Traffic_light_impl1.prf" -mp "Traffic_light_impl1.mrp" -lpf "D:/semister 2/Digital system deesign/Lab/Traffic light roject work/29-1-2018/impl1/Traffic_light_impl1_synplify.lpf" -lpf "D:/semister 2/Digital system deesign/Lab/Traffic light roject work/29-1-2018/Traffic_light.lpf" -c 0            
map:  version Diamond (64-bit) 3.10.0.111.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: Traffic_light_impl1.ngd
   Picdevice="LCMXO2-4000HC"

   Pictype="TQFP144"

   Picspeed=5

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO2-4000HCTQFP144, Performance used: 5.

Loading device for application map from file 'xo2c4000.nph' in environment: C:/Program Files (x86)/Diamond/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.

Running general design DRC...

Removing unused logic...

Optimizing...

    <postMsg mid="51001030" type="Warning" dynamic="1" navigation="0" arg0="RST_c"  />



Design Summary:
   Number of registers:     53 out of  4665 (1%)
      PFU registers:           50 out of  4320 (1%)
      PIO registers:            3 out of   345 (1%)
   Number of SLICEs:        46 out of  2160 (2%)
      SLICEs as Logic/ROM:     46 out of  2160 (2%)
      SLICEs as RAM:            0 out of  1620 (0%)
      SLICEs as Carry:         17 out of  2160 (1%)
   Number of LUT4s:         92 out of  4320 (2%)
      Number used as logic LUTs:         58
      Number used as distributed RAM:     0
      Number used as ripple logic:       34
      Number used as shift registers:     0
   Number of PIO sites used: 9 + 4(JTAG) out of 115 (11%)
   Number of block RAMs:  0 out of 10 (0%)
   Number of GSRs:  1 out of 1 (100%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  1
     Net CLK_c: 30 loads, 30 rising, 0 falling (Driver: PIO CLK )
   Number of Clock Enables:  2
     Net Ce: 17 loads, 17 LSLICEs
     Net un1_next_state_0_sqmuxa_4_i: 4 loads, 1 LSLICEs
   Number of local set/reset loads for net RST_c merged into GSR:  53
   Number of LSRs:  0
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net C38: 32 loads
     Net next_state21: 19 loads
     Net Ce: 17 loads
     Net state[8]: 11 loads
     Net state[1]: 9 loads
     Net state[3]: 8 loads
     Net N_277: 7 loads
     Net C_7_i[7]: 6 loads
     Net N_273: 6 loads
     Net state[13]: 5 loads
 

   Number of warnings:  1
   Number of errors:    0



Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 48 MB

Dumping design to file Traffic_light_impl1_map.ncd.

mpartrce -p "Traffic_light_impl1.p2t" -f "Traffic_light_impl1.p3t" -tf "Traffic_light_impl1.pt" "Traffic_light_impl1_map.ncd" "Traffic_light_impl1.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "Traffic_light_impl1_map.ncd"
Mon Jan 29 16:30:26 2018

PAR: Place And Route Diamond (64-bit) 3.10.0.111.2.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF Traffic_light_impl1_map.ncd Traffic_light_impl1.dir/5_1.ncd Traffic_light_impl1.prf
Preference file: Traffic_light_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file Traffic_light_impl1_map.ncd.
Design name: TrafficLight
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     TQFP144
Performance: 5
Loading device for application par from file 'xo2c4000.nph' in environment: C:/Program Files (x86)/Diamond/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)    9+4(JTAG)/280     5% used
                   9+4(JTAG)/115     11% bonded
   IOLOGIC            3/280           1% used

   SLICE             46/2160          2% used

   GSR                1/1           100% used


Number of Signals: 163
Number of Connections: 405

Pin Constraint Summary:
   9 out of 9 pins locked (100% locked).

The following 1 signal is selected to use the primary clock routing resources:
    CLK_c (driver: CLK, clk load #: 30)

    <postMsg mid="61061008" type="Warning" dynamic="5" navigation="0" arg0="CLK_c" arg1="Primary" arg2="CLK" arg3="105" arg4="Primary"  />

The following 1 signal is selected to use the secondary clock routing resources:
    Ce (driver: SLICE_30, clk load #: 0, sr load #: 0, ce load #: 17)

Signal RST_c is selected as Global Set/Reset.
Starting Placer Phase 0.

Finished Placer Phase 0.  REAL time: 2 secs 

Starting Placer Phase 1.
..................
Placer score = 17310.
Finished Placer Phase 1.  REAL time: 3 secs 

Starting Placer Phase 2.
.
Placer score =  17105
Finished Placer Phase 2.  REAL time: 3 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 8 (0%)
  General PIO: 1 out of 280 (0%)
  PLL        : 0 out of 2 (0%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Quadrants All (TL, TR, BL, BR) - Global Clocks:
  PRIMARY "CLK_c" from comp "CLK" on PIO site "105 (PR3A)", clk load = 30
  SECONDARY "Ce" from F0 on comp "SLICE_30" on site "R12C15B", clk load = 0, ce load = 17, sr load = 0

  PRIMARY  : 1 out of 8 (12%)
  SECONDARY: 1 out of 8 (12%)

Edge Clocks:
  No edge clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   9 + 4(JTAG) out of 280 (4.6%) PIO sites used.
   9 + 4(JTAG) out of 115 (11.3%) bonded PIO sites used.
   Number of PIO comps: 9; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+---------------+------------+-----------+
| I/O Bank | Usage         | Bank Vccio | Bank Vref |
+----------+---------------+------------+-----------+
| 0        | 4 / 28 ( 14%) | 2.5V       | -         |
| 1        | 1 / 29 (  3%) | 2.5V       | -         |
| 2        | 0 / 29 (  0%) | -          | -         |
| 3        | 0 / 9 (  0%)  | -          | -         |
| 4        | 1 / 10 ( 10%) | 2.5V       | -         |
| 5        | 3 / 10 ( 30%) | 2.5V       | -         |
+----------+---------------+------------+-----------+

Total placer CPU time: 1 secs 

Dumping design to file Traffic_light_impl1.dir/5_1.ncd.


-----------------------------------------------------------------
INFO - par: ASE feature is off due to non timing-driven settings.  
-----------------------------------------------------------------

0 connections routed; 405 unrouted.
Starting router resource preassignment

Completed router resource preassignment. Real time: 4 secs 

Start NBR router at 16:30:30 01/29/18

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 16:30:30 01/29/18

Start NBR section for initial routing at 16:30:30 01/29/18
Level 4, iteration 1
15(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 4 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 16:30:30 01/29/18
Level 4, iteration 1
10(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 4 secs 
Level 4, iteration 2
8(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 4 secs 
Level 4, iteration 3
3(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 4 secs 
Level 4, iteration 4
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; real time: 4 secs 

Start NBR section for re-routing at 16:30:30 01/29/18
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; real time: 4 secs 

Start NBR section for post-routing at 16:30:30 01/29/18

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : <n/a>
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 3 secs 
Total REAL time: 4 secs 
Completely routed.
End of route.  405 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file Traffic_light_impl1.dir/5_1.ncd.


PAR_SUMMARY::Run status = Success
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = <n/a>
PAR_SUMMARY::Timing score<setup/<ns>> = <n/a>
PAR_SUMMARY::Worst  slack<hold /<ns>> = <n/a>
PAR_SUMMARY::Timing score<hold /<ns>> = <n/a>
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 3 secs 
Total REAL time to completion: 5 secs 

par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

bitgen -f "Traffic_light_impl1.t2b" -w "Traffic_light_impl1.ncd" -jedec "Traffic_light_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.10.0.111.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file Traffic_light_impl1.ncd.
Design name: TrafficLight
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     TQFP144
Performance: 5
Loading device for application Bitgen from file 'xo2c4000.nph' in environment: C:/Program Files (x86)/Diamond/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from Traffic_light_impl1.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.94.
 
Saving bit stream in "Traffic_light_impl1.jed".
 
===========
UFM Summary.
===========
UFM Size:        767 Pages (128*767 Bits).
UFM Utilization: General Purpose Flash Memory.
 
Available General Purpose Flash Memory:  767 Pages (Page 0 to Page 766).
Initialized UFM Pages:                     0 Page.
 
