{
  "nodes":
  [
    {
      "name":"DDR"
      , "id":27106
      , "details":
      [
        {
          "type":"table"
          , "Board Supports Interleaving":"Yes"
          , "Interleave Size":"4096 bytes"
          , "Channels":"4 channels"
          , "Maximum bandwidth the BSP can deliver":"76800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel DDR Width (bits)":"512, 512, 512, 512"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"channel 0"
          , "id":27108
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"512"
              , "Address Width":"32"
              , "Latency":"1500"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x0"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"channel 1"
          , "id":27109
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"512"
              , "Address Width":"32"
              , "Latency":"1500"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x100000000"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"channel 2"
          , "id":27110
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"512"
              , "Address Width":"32"
              , "Latency":"1500"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x200000000"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"channel 3"
          , "id":27111
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"512"
              , "Address Width":"32"
              , "Latency":"1500"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x300000000"
            }
          ]
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":27107
      , "parent":"27106"
      , "bw":"76800.00"
      , "num_channels":"4"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"76800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":27112
      , "parent":"27106"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":27113
          , "type":"arb"
        }
        , {
          "name":"Write Interconnect"
          , "id":27116
          , "details":
          [
            {
              "type":"table"
              , "Name":"DDR"
              , "Interconnect Style":"ring"
              , "Writes":"1"
              , "User specified force-single-store-ring flag":"False"
              , "Store Rings":"4"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect"
          , "id":27114
          , "details":
          [
            {
              "type":"table"
              , "Name":"DDR"
              , "Interconnect Style":"ring"
              , "Reads":"1"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect Router"
          , "id":27115
          , "details":
          [
            {
              "type":"table"
              , "User specified num-reorder flag":"Unset"
            }
          ]
          , "type":"memsys"
          , "children":
          [
            {
              "name":"Bus 0"
              , "id":27121
              , "type":"memsys"
            }
            , {
              "name":"Bus 1"
              , "id":27122
              , "type":"memsys"
            }
            , {
              "name":"Bus 2"
              , "id":27123
              , "type":"memsys"
            }
            , {
              "name":"Bus 3"
              , "id":27124
              , "type":"memsys"
            }
          ]
        }
      ]
    }
    , {
      "name":"Global Memory Loads"
      , "id":27119
      , "parent":"27106"
      , "type":"bb"
      , "children":
      [
        {
          "name":"LD"
          , "id":27120
          , "kwidth":"128"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"12"
              , "Latency":"1044 cycles"
              , "Width":"128 bits"
              , "DDR Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"testInputSrcTask"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                , "line":288
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"Global Memory Stores"
      , "id":27117
      , "parent":"27106"
      , "type":"bb"
      , "children":
      [
        {
          "name":"ST"
          , "id":27118
          , "kwidth":"128"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"19"
              , "Latency":"2 cycles"
              , "Width":"128 bits"
              , "DDR Width":"512 bits"
              , "Uses Write Ack":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"ReadoutTask"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                , "line":455
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":27108
      , "to":27107
    }
    , {
      "from":27107
      , "to":27108
    }
    , {
      "from":27109
      , "to":27107
    }
    , {
      "from":27107
      , "to":27109
    }
    , {
      "from":27110
      , "to":27107
    }
    , {
      "from":27107
      , "to":27110
    }
    , {
      "from":27111
      , "to":27107
    }
    , {
      "from":27107
      , "to":27111
    }
    , {
      "from":27114
      , "to":27113
    }
    , {
      "from":27116
      , "to":27113
    }
    , {
      "from":27113
      , "to":27107
    }
    , {
      "from":27118
      , "to":27116
    }
    , {
      "from":27120
      , "to":27114
    }
    , {
      "from":27107
      , "to":27121
    }
    , {
      "from":27107
      , "to":27122
    }
    , {
      "from":27107
      , "to":27123
    }
    , {
      "from":27107
      , "to":27124
    }
    , {
      "from":27121
      , "to":27120
      , "reverse":1
    }
  ]
}
