
---------- Begin Simulation Statistics ----------
final_tick                                52401810500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 309998                       # Simulator instruction rate (inst/s)
host_mem_usage                                 707128                       # Number of bytes of host memory used
host_op_rate                                   526357                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    49.33                       # Real time elapsed on the host
host_tick_rate                             1062235675                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    15292667                       # Number of instructions simulated
sim_ops                                      25966000                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.052402                       # Number of seconds simulated
sim_ticks                                 52401810500                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.Branches                           1745641                       # Number of branches fetched
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.committedInsts                    15292667                       # Number of instructions committed
system.cpu.committedOps                      25966000                       # Number of ops (including micro ops) committed
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 91537.760002                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 91537.760002                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher  50157017140                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total  50157017140                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher       547938                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total       547938                       # number of HardPFReq MSHR misses
system.cpu.dcache.ReadReq_accesses::.cpu.data      8235924                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      8235924                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 70984.759650                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70984.759650                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 97659.482105                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 97659.482105                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data      8154397                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         8154397                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   5787174500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   5787174500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009899                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009899                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data        81527                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         81527                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        35340                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        35340                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   4510598500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4510598500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005608                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005608                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        46187                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        46187                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data      7774285                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7774285                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63263.676429                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63263.676429                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 92668.876555                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 92668.876555                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      7641319                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7641319                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   8411918000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   8411918000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.017103                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.017103                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data       132966                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       132966                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       123237                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       123237                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    901575500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    901575500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001251                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001251                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         9729                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9729                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data     16010209                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     16010209                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66198.395752                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66198.395752                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 96791.151012                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 96791.151012                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data     15795716                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         15795716                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data  14199092500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  14199092500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013397                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013397                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data       214493                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         214493                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data       158577                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       158577                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   5412174000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   5412174000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003493                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003493                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data        55916                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        55916                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data     16010209                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     16010209                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66198.395752                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66198.395752                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 96791.151012                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 91537.760002                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 92024.216350                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data     15795716                       # number of overall hits
system.cpu.dcache.overall_hits::total        15795716                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data  14199092500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  14199092500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013397                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013397                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data       214493                       # number of overall misses
system.cpu.dcache.overall_misses::total        214493                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data       158577                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       158577                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   5412174000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher  50157017140                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  55569191140                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003493                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.037717                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data        55916                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher       547938                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       603854                       # number of overall MSHR misses
system.cpu.dcache.prefetcher.num_hwpf_issued      8981001                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit     25384278                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified     37248260                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage        297603                       # number of prefetches not generated due to page crossing
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  52401810500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  52401810500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                 602830                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1022::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          187                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          282                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          329                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           75                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           94                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             27.158171                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses         32624272                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data    98.984956                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   922.743430                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.096665                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.901117                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997782                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          488                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          536                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.476562                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.523438                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  52401810500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs            603854                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses          32624272                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1021.728385                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            16399570                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            180500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.unused_prefetches             33190                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks       558631                       # number of writebacks
system.cpu.dcache.writebacks::total            558631                       # number of writebacks
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED  52401810500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     8235924                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                         36272                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  52401810500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                     7774285                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                          4155                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  52401810500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  52401810500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.ReadReq_accesses::.cpu.inst     22250007                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     22250007                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 81406.088751                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 81406.088751                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 80406.088751                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80406.088751                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst     22248069                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        22248069                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    157765000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    157765000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000087                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000087                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst         1938                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1938                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    155827000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    155827000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000087                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000087                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1938                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1938                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst     22250007                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     22250007                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 81406.088751                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 81406.088751                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 80406.088751                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80406.088751                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst     22248069                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         22248069                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst    157765000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    157765000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000087                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000087                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst         1938                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1938                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    155827000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    155827000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000087                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000087                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1938                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1938                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst     22250007                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     22250007                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 81406.088751                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 81406.088751                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 80406.088751                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80406.088751                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst     22248069                       # number of overall hits
system.cpu.icache.overall_hits::total        22248069                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst    157765000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    157765000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000087                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000087                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst         1938                       # number of overall misses
system.cpu.icache.overall_misses::total          1938                       # number of overall misses
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    155827000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    155827000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000087                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000087                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1938                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1938                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  52401810500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                   1427                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          225                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          239                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs          11480.911765                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses         44501952                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   502.713026                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.981861                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.981861                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  52401810500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs              1938                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses          44501952                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           502.713026                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            22250007                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks         1427                       # number of writebacks
system.cpu.icache.writebacks::total              1427                       # number of writebacks
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  52401810500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED  52401810500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  52401810500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                    22250007                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           265                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  52401810500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  52401810500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                        104803621                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               104803620.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads              6332333                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             4261664                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      1115273                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses               10505722                       # Number of float alu accesses
system.cpu.num_fp_insts                      10505722                       # number of float instructions
system.cpu.num_fp_register_reads              6354530                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             4219168                       # number of times the floating registers were written
system.cpu.num_func_calls                       87960                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses              25885885                       # Number of integer alu accesses
system.cpu.num_int_insts                     25885885                       # number of integer instructions
system.cpu.num_int_register_reads            66285943                       # number of times the integer registers were read
system.cpu.num_int_register_writes           12257742                       # number of times the integer registers were written
system.cpu.num_load_insts                     8235891                       # Number of load instructions
system.cpu.num_mem_refs                      16010172                       # number of memory refs
system.cpu.num_store_insts                    7774281                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 18700      0.07%      0.07% # Class of executed instruction
system.cpu.op_class::IntAlu                   9866032     38.00%     38.07% # Class of executed instruction
system.cpu.op_class::IntMult                       54      0.00%     38.07% # Class of executed instruction
system.cpu.op_class::IntDiv                     37338      0.14%     38.21% # Class of executed instruction
system.cpu.op_class::FloatAdd                     897      0.00%     38.22% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     38.22% # Class of executed instruction
system.cpu.op_class::FloatCvt                    1616      0.01%     38.22% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     38.22% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     38.22% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     38.22% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     38.22% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     38.22% # Class of executed instruction
system.cpu.op_class::SimdAdd                     5650      0.02%     38.24% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     38.24% # Class of executed instruction
system.cpu.op_class::SimdAlu                     6708      0.03%     38.27% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     38.27% # Class of executed instruction
system.cpu.op_class::SimdCvt                    11736      0.05%     38.31% # Class of executed instruction
system.cpu.op_class::SimdMisc                    6336      0.02%     38.34% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdShift                    757      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   3      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   1      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     38.34% # Class of executed instruction
system.cpu.op_class::MemRead                  4042934     15.57%     53.91% # Class of executed instruction
system.cpu.op_class::MemWrite                 1495400      5.76%     59.67% # Class of executed instruction
system.cpu.op_class::FloatMemRead             4192957     16.15%     75.82% # Class of executed instruction
system.cpu.op_class::FloatMemWrite            6278881     24.18%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   25966000                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::ON     52401810500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.numSyscalls                    66                       # Number of system calls
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.ReadCleanReq_accesses::.cpu.inst         1938                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1938                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 87816.511085                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87816.511085                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77816.511085                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77816.511085                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            224                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                224                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst    150517500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    150517500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.884417                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.884417                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst         1714                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1714                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    133377500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    133377500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.884417                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.884417                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1714                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1714                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data          9729                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9729                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 97614.509325                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97614.509325                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 87614.509325                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87614.509325                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data               721                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   721                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data    879311500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     879311500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.925892                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.925892                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data            9008                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9008                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    789231500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    789231500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.925892                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.925892                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data         9008                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9008                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data        46187                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.dcache.prefetcher       547938                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        594125                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 105609.935813                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 91143.883291                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92166.171483                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 95609.935813                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 81143.883291                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82166.171483                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          4590                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu.dcache.prefetcher          910                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              5500                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data   4393056500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher  49858256189                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  54251312689                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.900621                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.998339                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.990743                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data        41597                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu.dcache.prefetcher       547028                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          588625                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3977086500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher  44387976189                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  48365062689                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.900621                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.998339                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.990743                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        41597                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher       547028                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       588625                       # number of ReadSharedReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks         1427                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1427                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1427                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1427                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks       558631                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       558631                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks       558631                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           558631                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst             1938                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            55916                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.dcache.prefetcher       547938                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               605792                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 87816.511085                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 104186.700919                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.dcache.prefetcher 91143.883291                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92235.619247                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77816.511085                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 94186.700919                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 81143.883291                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82235.619247                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst                  224                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 5311                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.dcache.prefetcher          910                       # number of demand (read+write) hits
system.l2.demand_hits::total                     6445                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst    150517500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   5272368000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.dcache.prefetcher  49858256189                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      55281141689                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.884417                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.905018                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.dcache.prefetcher     0.998339                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.989361                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst               1714                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              50605                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.dcache.prefetcher       547028                       # number of demand (read+write) misses
system.l2.demand_misses::total                 599347                       # number of demand (read+write) misses
system.l2.demand_mshr_miss_latency::.cpu.inst    133377500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   4766318000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.dcache.prefetcher  44387976189                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  49287671689                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.884417                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.905018                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.998339                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.989361                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst          1714                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         50605                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.dcache.prefetcher       547028                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            599347                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst            1938                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           55916                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.dcache.prefetcher       547938                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              605792                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 87816.511085                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 104186.700919                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.dcache.prefetcher 91143.883291                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92235.619247                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77816.511085                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 94186.700919                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 81143.883291                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82235.619247                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst                 224                       # number of overall hits
system.l2.overall_hits::.cpu.data                5311                       # number of overall hits
system.l2.overall_hits::.cpu.dcache.prefetcher          910                       # number of overall hits
system.l2.overall_hits::total                    6445                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst    150517500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   5272368000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.dcache.prefetcher  49858256189                       # number of overall miss cycles
system.l2.overall_miss_latency::total     55281141689                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.884417                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.905018                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.dcache.prefetcher     0.998339                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.989361                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst              1714                       # number of overall misses
system.l2.overall_misses::.cpu.data             50605                       # number of overall misses
system.l2.overall_misses::.cpu.dcache.prefetcher       547028                       # number of overall misses
system.l2.overall_misses::total                599347                       # number of overall misses
system.l2.overall_mshr_miss_latency::.cpu.inst    133377500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   4766318000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.dcache.prefetcher  44387976189                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  49287671689                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.884417                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.905018                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.998339                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.989361                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst         1714                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        50605                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.dcache.prefetcher       547028                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           599347                       # number of overall MSHR misses
system.l2.pwrStateResidencyTicks::UNDEFINED  52401810500                       # Cumulative time (in ticks) in various power states
system.l2.replacements                         566878                       # number of replacements
system.l2.tags.age_task_id_blocks_1022::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2         5013                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3         8741                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4        11049                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          115                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          854                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          402                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2925                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3651                       # Occupied blocks per task id
system.l2.tags.avg_refs                      2.017931                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                 10279998                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks       3.643538                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        82.643043                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2745.210800                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.dcache.prefetcher 27599.875654                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000111                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002522                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.083777                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.dcache.prefetcher     0.842281                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.928692                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         24821                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          7947                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.757477                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.242523                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  52401810500                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                    599646                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                  10279998                       # Number of tag accesses
system.l2.tags.tagsinuse                 30431.373035                       # Cycle average of tags in use
system.l2.tags.total_refs                     1210044                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks::.writebacks              525569                       # number of writebacks
system.l2.writebacks::total                    525569                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                      46582.89                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                40229.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples    525568.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1714.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     50542.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.dcache.prefetcher::samples    547028.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     21479.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       731.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    732.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.63                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                       641.86                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    641.89                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      23.43                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                        10.73                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst      2093363                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2093363                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst           2093363                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          61805498                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.dcache.prefetcher    668102718                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             732001578                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      641892936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          2093363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         61805498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.dcache.prefetcher    668102718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1373894515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      641892936                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            641892936                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples       193132                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    372.739059                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   256.562931                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   307.192908                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        41212     21.34%     21.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        27248     14.11%     35.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        49320     25.54%     60.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        22088     11.44%     72.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        20969     10.86%     83.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          733      0.38%     83.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4050      2.10%     85.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2838      1.47%     87.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        24674     12.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       193132                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM               38354176                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                38358208                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                    4032                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                33634752                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys             33636352                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst       109696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        109696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst         109696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        3238720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.dcache.prefetcher     35009792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           38358208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     33636352                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        33636352                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst         1714                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        50605                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.dcache.prefetcher       547028                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     36952.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     53129.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.dcache.prefetcher     39042.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst       109696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      3234688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.dcache.prefetcher     35009792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 2093362.785623599775                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 61728554.207110837102                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.dcache.prefetcher 668102717.557821750641                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst     63336981                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2688623784                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.dcache.prefetcher  21357228123                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks       525568                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks   2201366.90                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks     33634752                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 641862402.826711535454                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 1156967998467                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds        31179                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState             1684291                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             494807                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds        31179                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst            1714                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           50605                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.dcache.prefetcher       547028                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              599347                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       525568                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             525568                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    82.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0             38032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             36858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             35783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             34771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             33391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             41375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             40336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             39129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             37933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             36954                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            36090                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            35061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            33437                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            41109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            40012                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            39013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             33054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             32515                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             31974                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             31455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             30833                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             34832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             34343                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             33701                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             33114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             32666                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            32181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            31680                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            30859                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            34680                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            34119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            33537                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.000456589750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  52401810500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples        31179                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.220597                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.825507                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    135.185217                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        31173     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-23551            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         31179                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                  342340                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  252557                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4387                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                    599347                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                599347                       # Read request sizes (log2)
system.mem_ctrls.readReqs                      599347                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 81.60                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                   489001                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                     63                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                 2996420000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   52401795500                       # Total gap between requests
system.mem_ctrls.totMemAccLat             24109188888                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                  12872613888                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples        31179                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.855672                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.825039                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.024627                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            18115     58.10%     58.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              258      0.83%     58.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            12014     38.53%     97.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              775      2.49%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               17      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         31179                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  12719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  26716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  27616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  31197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  31206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  31201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  31219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  31205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  31230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  31273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  31227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  34426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  31265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  31210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  31487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  31658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  35707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                   525568                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               525568                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                     525568                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                84.23                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                  442683                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy           5642338230                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                688296000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     14002142910                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            590.619931                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    204311742                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    1577940000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   5063309999                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   3284266347                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   11565316575                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  30706665837                       # Time in different power states
system.mem_ctrls_0.preBackEnergy            371054400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                365811435                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      1261177920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy              2139679500                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         3730250160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       1373925060                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            30949553685                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          39054198433                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy             1371330540                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           5604924000                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                690745020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     14061453690                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            590.758925                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    207769490                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    1578460000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   5052457999                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   3251495116                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   11474945395                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  30836682500                       # Time in different power states
system.mem_ctrls_1.preBackEnergy            369588480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                367124505                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      1248576000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy              2139208260                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         3731479440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       1368431760                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            30956837235                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          39140268865                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy             1372003920                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1765030                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1765030                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1765030                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     71994560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     71994560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                71994560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  52401810500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy          3402137272                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3153019942                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.0                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            599347                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  599347    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              599347                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       566336                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1165683                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp             590339                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       525568                       # Transaction distribution
system.membus.trans_dist::CleanEvict            40768                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9008                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9008                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        590339                       # Transaction distribution
system.pwrStateResidencyTicks::UNDEFINED  52401810500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         5303                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1810538                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1815841                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       215360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     74399040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               74614400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  52401810500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1428795824                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2907000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         905781000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.snoopTraffic                  33636416                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1172670                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000466                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.021573                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1172124     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    546      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1172670                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       604257                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          541                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1210049                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            541                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                          566878                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp            596063                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1084200                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1427                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           85508                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9729                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9729                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1938                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       594125                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
