#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Wed Feb 17 17:23:59 2016
# Process ID: 7800
# Log file: D:/DSDII/Lab01/planAhead_run_1/planAhead.log
# Journal file: D:/DSDII/Lab01/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -17 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
INFO: [Common 17-81] Feature available: PartialReconfiguration
source D:/DSDII/Lab01/pa.fromNetlist.tcl
# create_project -name Lab01 -dir "D:/DSDII/Lab01/planAhead_run_1" -part xc6slx16csg324-3
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "D:/DSDII/Lab01/comparator_top.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {D:/DSDII/Lab01} }
# set_property target_constrs_file "comparator_top.ucf" [current_fileset -constrset]
Adding file 'D:/DSDII/Lab01/comparator_top.ucf' to fileset 'constrs_1'
# add_files [list {comparator_top.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx16csg324-3
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design comparator_top.ngc ...
WARNING:NetListWriters:298 - No output is written to comparator_top.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file comparator_top.edif ...
ngc2edif: Total memory usage is 78436 kilobytes

Parsing EDIF File [./planAhead_run_1/Lab01.data/cache/comparator_top_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/Lab01.data/cache/comparator_top_ngc_zx.edif]
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/csg324/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [D:/DSDII/Lab01/comparator_top.ucf]
Finished Parsing UCF File [D:/DSDII/Lab01/comparator_top.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 52059721
link_design: Time (s): elapsed = 00:00:10 . Memory (MB): peak = 607.914 ; gain = 173.949
startgroup
set_property package_pin T5 [get_ports {X_in[1]}]
endgroup
startgroup
set_property package_pin V8 [get_ports {X_in[0]}]
endgroup
startgroup
set_property package_pin U8 [get_ports {Y_in[1]}]
endgroup
startgroup
set_property package_pin N8 [get_ports {Y_in[0]}]
endgroup
startgroup
set_property package_pin T11 [get_ports {Z_out[3]}]
endgroup
startgroup
set_property package_pin R11 [get_ports {Z_out[2]}]
endgroup
startgroup
set_property package_pin N11 [get_ports {Z_out[1]}]
endgroup
startgroup
set_property package_pin M11 [get_ports {Z_out[0]}]
endgroup
save_constraints
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
 (See D:/DSDII/Lab01\planAhead_pid7800.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Wed Feb 17 17:28:15 2016...
INFO: [Common 17-83] Releasing license: PlanAhead
