INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Naresh/project_s/project_s.srcs/sources_1/new/dev.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dev
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Naresh/project_s/project_s.srcs/sources_1/new/dev2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dev
WARNING: [VRFC 10-2845] overwriting previous definition of module dev [C:/Users/Naresh/project_s/project_s.srcs/sources_1/new/dev.v:23]
INFO: [VRFC 10-311] analyzing module dev2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Naresh/project_s/project_s.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
