# Generate Verilog code
hdl:
	sbt run

# Delete all *.fir, *.v, *.anno.json files
clean:
	rm -f *.fir *.v *.anno.json