0.7
2020.2
May 22 2024
19:03:11
C:/FPGA_lab/lab/usr_structural/usr_structural.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
C:/FPGA_lab/lab/usr_structural/usr_structural.srcs/sim_1/new/usr_tb.v,1737725235,verilog,,,,usr_tb,,,,,,,,
C:/FPGA_lab/lab/usr_structural/usr_structural.srcs/sources_1/new/d_ff.v,1737725373,verilog,,C:/FPGA_lab/lab/usr_structural/usr_structural.srcs/sources_1/new/mux4x1.v,,d_ff,,,,,,,,
C:/FPGA_lab/lab/usr_structural/usr_structural.srcs/sources_1/new/mux4x1.v,1740835201,verilog,,C:/FPGA_lab/lab/usr_structural/usr_structural.srcs/sources_1/new/usr.v,,mux4x1,,,,,,,,
C:/FPGA_lab/lab/usr_structural/usr_structural.srcs/sources_1/new/usr.v,1737725163,verilog,,C:/FPGA_lab/lab/usr_structural/usr_structural.srcs/sim_1/new/usr_tb.v,,usr,,,,,,,,
