// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "mul_I_O.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic mul_I_O::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic mul_I_O::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<17> mul_I_O::ap_ST_fsm_state1 = "1";
const sc_lv<17> mul_I_O::ap_ST_fsm_state2 = "10";
const sc_lv<17> mul_I_O::ap_ST_fsm_state3 = "100";
const sc_lv<17> mul_I_O::ap_ST_fsm_pp0_stage0 = "1000";
const sc_lv<17> mul_I_O::ap_ST_fsm_pp0_stage1 = "10000";
const sc_lv<17> mul_I_O::ap_ST_fsm_pp0_stage2 = "100000";
const sc_lv<17> mul_I_O::ap_ST_fsm_pp0_stage3 = "1000000";
const sc_lv<17> mul_I_O::ap_ST_fsm_state15 = "10000000";
const sc_lv<17> mul_I_O::ap_ST_fsm_state16 = "100000000";
const sc_lv<17> mul_I_O::ap_ST_fsm_state17 = "1000000000";
const sc_lv<17> mul_I_O::ap_ST_fsm_state18 = "10000000000";
const sc_lv<17> mul_I_O::ap_ST_fsm_pp1_stage0 = "100000000000";
const sc_lv<17> mul_I_O::ap_ST_fsm_state24 = "1000000000000";
const sc_lv<17> mul_I_O::ap_ST_fsm_state25 = "10000000000000";
const sc_lv<17> mul_I_O::ap_ST_fsm_pp2_stage0 = "100000000000000";
const sc_lv<17> mul_I_O::ap_ST_fsm_state31 = "1000000000000000";
const sc_lv<17> mul_I_O::ap_ST_fsm_state32 = "10000000000000000";
const bool mul_I_O::ap_const_boolean_1 = true;
const sc_lv<32> mul_I_O::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<32> mul_I_O::ap_const_lv32_4 = "100";
const bool mul_I_O::ap_const_boolean_0 = false;
const sc_lv<1> mul_I_O::ap_const_lv1_0 = "0";
const sc_lv<32> mul_I_O::ap_const_lv32_3 = "11";
const sc_lv<32> mul_I_O::ap_const_lv32_8 = "1000";
const sc_lv<32> mul_I_O::ap_const_lv32_B = "1011";
const sc_lv<32> mul_I_O::ap_const_lv32_E = "1110";
const sc_lv<32> mul_I_O::ap_const_lv32_1 = "1";
const sc_lv<32> mul_I_O::ap_const_lv32_2 = "10";
const sc_lv<1> mul_I_O::ap_const_lv1_1 = "1";
const sc_lv<32> mul_I_O::ap_const_lv32_5 = "101";
const sc_lv<32> mul_I_O::ap_const_lv32_6 = "110";
const sc_lv<32> mul_I_O::ap_const_lv32_7 = "111";
const sc_lv<32> mul_I_O::ap_const_lv32_9 = "1001";
const sc_lv<32> mul_I_O::ap_const_lv32_D = "1101";
const sc_lv<32> mul_I_O::ap_const_lv32_F = "1111";
const sc_lv<5> mul_I_O::ap_const_lv5_0 = "00000";
const sc_lv<32> mul_I_O::ap_const_lv32_A = "1010";
const sc_lv<4> mul_I_O::ap_const_lv4_0 = "0000";
const sc_lv<64> mul_I_O::ap_const_lv64_0 = "0000000000000000000000000000000000000000000000000000000000000000";
const sc_lv<2> mul_I_O::ap_const_lv2_0 = "00";
const sc_lv<5> mul_I_O::ap_const_lv5_8 = "1000";
const sc_lv<32> mul_I_O::ap_const_lv32_C = "1100";
const sc_lv<5> mul_I_O::ap_const_lv5_10 = "10000";
const sc_lv<5> mul_I_O::ap_const_lv5_1 = "1";
const sc_lv<4> mul_I_O::ap_const_lv4_8 = "1000";
const sc_lv<4> mul_I_O::ap_const_lv4_1 = "1";
const sc_lv<32> mul_I_O::ap_const_lv32_40 = "1000000";
const sc_lv<32> mul_I_O::ap_const_lv32_7F = "1111111";
const sc_lv<32> mul_I_O::ap_const_lv32_41 = "1000001";
const sc_lv<32> mul_I_O::ap_const_lv32_10 = "10000";

mul_I_O::mul_I_O(sc_module_name name) : sc_module(name), mVcdFile(0) {
    karastuba_mul_mulbkb_U1 = new karastuba_mul_mulbkb<1,6,64,64,128>("karastuba_mul_mulbkb_U1");
    karastuba_mul_mulbkb_U1->clk(ap_clk);
    karastuba_mul_mulbkb_U1->reset(ap_rst);
    karastuba_mul_mulbkb_U1->din0(grp_fu_389_p0);
    karastuba_mul_mulbkb_U1->din1(grp_fu_389_p1);
    karastuba_mul_mulbkb_U1->ce(ap_var_for_const0);
    karastuba_mul_mulbkb_U1->dout(grp_fu_389_p2);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_add_ln110_fu_364_p2);
    sensitive << ( ap_phi_mux_i_0_phi_fu_208_p4 );

    SC_METHOD(thread_add_ln113_fu_370_p2);
    sensitive << ( j1_0_reg_180 );
    sensitive << ( ap_phi_mux_i_0_phi_fu_208_p4 );

    SC_METHOD(thread_add_ln154_fu_634_p2);
    sensitive << ( zext_ln142_reg_812 );
    sensitive << ( zext_ln154_fu_630_p1 );

    SC_METHOD(thread_add_ln156_fu_655_p2);
    sensitive << ( zext_ln156_fu_639_p1 );
    sensitive << ( mul_ln156_fu_649_p2 );

    SC_METHOD(thread_add_ln209_1_fu_412_p2);
    sensitive << ( reg_314 );
    sensitive << ( trunc_ln700_reg_743 );

    SC_METHOD(thread_add_ln209_2_fu_453_p2);
    sensitive << ( p_0176_1_reg_192 );
    sensitive << ( reg_314 );

    SC_METHOD(thread_add_ln209_3_fu_614_p2);
    sensitive << ( reg_310 );
    sensitive << ( add_ln209_5_fu_608_p2 );

    SC_METHOD(thread_add_ln209_4_fu_518_p2);
    sensitive << ( reg_314_pp1_iter2_reg );
    sensitive << ( zext_ln700_4_fu_505_p1 );

    SC_METHOD(thread_add_ln209_5_fu_608_p2);
    sensitive << ( reg_314_pp2_iter2_reg );
    sensitive << ( zext_ln700_7_fu_595_p1 );

    SC_METHOD(thread_add_ln209_fu_524_p2);
    sensitive << ( reg_306 );
    sensitive << ( add_ln209_4_fu_518_p2 );

    SC_METHOD(thread_add_ln700_2_fu_495_p2);
    sensitive << ( zext_ln136_1_fu_487_p1 );
    sensitive << ( zext_ln700_3_fu_491_p1 );

    SC_METHOD(thread_add_ln700_4_fu_585_p2);
    sensitive << ( zext_ln150_1_fu_577_p1 );
    sensitive << ( zext_ln700_6_fu_581_p1 );

    SC_METHOD(thread_add_ln700_fu_403_p2);
    sensitive << ( mul_ln700_reg_728 );
    sensitive << ( zext_ln110_fu_399_p1 );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage2);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage3);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp1_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp2_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state15);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state16);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state17);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state18);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state2);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state24);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state25);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state3);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state31);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state32);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_11001);

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);

    SC_METHOD(thread_ap_block_pp0_stage1);

    SC_METHOD(thread_ap_block_pp0_stage1_11001);

    SC_METHOD(thread_ap_block_pp0_stage1_subdone);

    SC_METHOD(thread_ap_block_pp0_stage2);

    SC_METHOD(thread_ap_block_pp0_stage2_11001);

    SC_METHOD(thread_ap_block_pp0_stage2_subdone);

    SC_METHOD(thread_ap_block_pp0_stage3);

    SC_METHOD(thread_ap_block_pp0_stage3_11001);

    SC_METHOD(thread_ap_block_pp0_stage3_subdone);

    SC_METHOD(thread_ap_block_pp1_stage0);

    SC_METHOD(thread_ap_block_pp1_stage0_11001);

    SC_METHOD(thread_ap_block_pp1_stage0_subdone);

    SC_METHOD(thread_ap_block_pp2_stage0);

    SC_METHOD(thread_ap_block_pp2_stage0_11001);

    SC_METHOD(thread_ap_block_pp2_stage0_subdone);

    SC_METHOD(thread_ap_block_state10_pp0_stage2_iter1);

    SC_METHOD(thread_ap_block_state11_pp0_stage3_iter1);

    SC_METHOD(thread_ap_block_state12_pp0_stage0_iter2);

    SC_METHOD(thread_ap_block_state13_pp0_stage1_iter2);

    SC_METHOD(thread_ap_block_state14_pp0_stage2_iter2);

    SC_METHOD(thread_ap_block_state19_pp1_stage0_iter0);

    SC_METHOD(thread_ap_block_state20_pp1_stage0_iter1);

    SC_METHOD(thread_ap_block_state21_pp1_stage0_iter2);

    SC_METHOD(thread_ap_block_state22_pp1_stage0_iter3);

    SC_METHOD(thread_ap_block_state23_pp1_stage0_iter4);

    SC_METHOD(thread_ap_block_state26_pp2_stage0_iter0);

    SC_METHOD(thread_ap_block_state27_pp2_stage0_iter1);

    SC_METHOD(thread_ap_block_state28_pp2_stage0_iter2);

    SC_METHOD(thread_ap_block_state29_pp2_stage0_iter3);

    SC_METHOD(thread_ap_block_state30_pp2_stage0_iter4);

    SC_METHOD(thread_ap_block_state4_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state5_pp0_stage1_iter0);

    SC_METHOD(thread_ap_block_state6_pp0_stage2_iter0);

    SC_METHOD(thread_ap_block_state7_pp0_stage3_iter0);

    SC_METHOD(thread_ap_block_state8_pp0_stage0_iter1);

    SC_METHOD(thread_ap_block_state9_pp0_stage1_iter1);

    SC_METHOD(thread_ap_condition_pp0_exit_iter0_state4);
    sensitive << ( icmp_ln110_fu_358_p2 );

    SC_METHOD(thread_ap_condition_pp1_exit_iter0_state19);
    sensitive << ( icmp_ln132_fu_459_p2 );

    SC_METHOD(thread_ap_condition_pp2_exit_iter0_state26);
    sensitive << ( icmp_ln146_fu_549_p2 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_CS_fsm_state32 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_enable_pp1);
    sensitive << ( ap_idle_pp1 );

    SC_METHOD(thread_ap_enable_pp2);
    sensitive << ( ap_idle_pp2 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_ap_idle_pp1);
    sensitive << ( ap_enable_reg_pp1_iter2 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_enable_reg_pp1_iter3 );
    sensitive << ( ap_enable_reg_pp1_iter4 );

    SC_METHOD(thread_ap_idle_pp2);
    sensitive << ( ap_enable_reg_pp2_iter2 );
    sensitive << ( ap_enable_reg_pp2_iter1 );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_enable_reg_pp2_iter3 );
    sensitive << ( ap_enable_reg_pp2_iter4 );

    SC_METHOD(thread_ap_phi_mux_i2_0_phi_fu_231_p4);
    sensitive << ( i2_0_reg_227 );
    sensitive << ( icmp_ln132_reg_772 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( i_reg_776 );
    sensitive << ( ap_block_pp1_stage0 );

    SC_METHOD(thread_ap_phi_mux_i6_0_phi_fu_278_p4);
    sensitive << ( i6_0_reg_274 );
    sensitive << ( icmp_ln146_reg_822 );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_enable_reg_pp2_iter1 );
    sensitive << ( i_1_reg_826 );
    sensitive << ( ap_block_pp2_stage0 );

    SC_METHOD(thread_ap_phi_mux_i_0_phi_fu_208_p4);
    sensitive << ( i_0_reg_204 );
    sensitive << ( icmp_ln110_reg_699 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( add_ln110_reg_703 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_phi_mux_p_0288_0_phi_fu_219_p4);
    sensitive << ( p_0288_0_reg_215 );
    sensitive << ( icmp_ln132_reg_772_pp1_iter3_reg );
    sensitive << ( trunc_ln858_1_reg_807 );
    sensitive << ( ap_enable_reg_pp1_iter4 );
    sensitive << ( ap_block_pp1_stage0 );

    SC_METHOD(thread_ap_phi_mux_p_0356_0_phi_fu_266_p4);
    sensitive << ( p_0356_0_reg_262 );
    sensitive << ( icmp_ln146_reg_822_pp2_iter3_reg );
    sensitive << ( trunc_ln858_2_reg_857 );
    sensitive << ( ap_enable_reg_pp2_iter4 );
    sensitive << ( ap_block_pp2_stage0 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( ap_CS_fsm_state32 );

    SC_METHOD(thread_ap_return);
    sensitive << ( ap_CS_fsm_state32 );
    sensitive << ( add_ln156_fu_655_p2 );
    sensitive << ( ap_return_preg );

    SC_METHOD(thread_grp_fu_389_p0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2 );
    sensitive << ( grp_fu_389_p00 );

    SC_METHOD(thread_grp_fu_389_p00);
    sensitive << ( reg_306 );

    SC_METHOD(thread_grp_fu_389_p1);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2 );
    sensitive << ( grp_fu_389_p10 );

    SC_METHOD(thread_grp_fu_389_p10);
    sensitive << ( reg_310 );

    SC_METHOD(thread_i_1_fu_555_p2);
    sensitive << ( ap_phi_mux_i6_0_phi_fu_278_p4 );

    SC_METHOD(thread_i_fu_465_p2);
    sensitive << ( ap_phi_mux_i2_0_phi_fu_231_p4 );

    SC_METHOD(thread_icmp_ln104_fu_319_p2);
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( j_0_reg_169 );

    SC_METHOD(thread_icmp_ln107_fu_336_p2);
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( j1_0_reg_180 );

    SC_METHOD(thread_icmp_ln110_fu_358_p2);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_phi_mux_i_0_phi_fu_208_p4 );

    SC_METHOD(thread_icmp_ln128_fu_353_p2);
    sensitive << ( v_tmp_bits_read );
    sensitive << ( icmp_ln107_fu_336_p2 );
    sensitive << ( ap_CS_fsm_state3 );

    SC_METHOD(thread_icmp_ln132_fu_459_p2);
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_phi_mux_i2_0_phi_fu_231_p4 );

    SC_METHOD(thread_icmp_ln142_fu_544_p2);
    sensitive << ( u_tmp_bits_read );
    sensitive << ( ap_CS_fsm_state25 );

    SC_METHOD(thread_icmp_ln146_fu_549_p2);
    sensitive << ( ap_block_pp2_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_phi_mux_i6_0_phi_fu_278_p4 );

    SC_METHOD(thread_icmp_ln883_fu_436_p2);
    sensitive << ( p_0176_1_reg_192 );
    sensitive << ( ap_CS_fsm_state15 );

    SC_METHOD(thread_j_1_fu_476_p2);
    sensitive << ( j3_0_reg_239 );

    SC_METHOD(thread_j_2_fu_342_p2);
    sensitive << ( j1_0_reg_180 );

    SC_METHOD(thread_j_3_fu_566_p2);
    sensitive << ( j7_0_reg_286 );

    SC_METHOD(thread_j_fu_325_p2);
    sensitive << ( j_0_reg_169 );

    SC_METHOD(thread_k_V_fu_421_p2);
    sensitive << ( add_ln700_reg_738 );
    sensitive << ( zext_ln700_2_fu_417_p1 );

    SC_METHOD(thread_mul_ln156_fu_649_p0);
    sensitive << ( ap_CS_fsm_state32 );
    sensitive << ( mul_ln156_fu_649_p00 );

    SC_METHOD(thread_mul_ln156_fu_649_p00);
    sensitive << ( v_tmp_bits_read );

    SC_METHOD(thread_mul_ln156_fu_649_p1);
    sensitive << ( ap_CS_fsm_state32 );
    sensitive << ( mul_ln156_fu_649_p10 );

    SC_METHOD(thread_mul_ln156_fu_649_p10);
    sensitive << ( u_tmp_bits_read );

    SC_METHOD(thread_mul_ln156_fu_649_p2);
    sensitive << ( mul_ln156_fu_649_p0 );
    sensitive << ( mul_ln156_fu_649_p1 );

    SC_METHOD(thread_tmp_V_1_fu_602_p2);
    sensitive << ( zext_ln700_8_fu_599_p1 );
    sensitive << ( zext_ln146_fu_591_p1 );

    SC_METHOD(thread_tmp_V_fu_512_p2);
    sensitive << ( zext_ln700_5_fu_509_p1 );
    sensitive << ( zext_ln132_fu_501_p1 );

    SC_METHOD(thread_trunc_ln700_fu_408_p1);
    sensitive << ( add_ln700_fu_403_p2 );

    SC_METHOD(thread_u_digits_data_V_address0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( zext_ln115_1_fu_376_p1 );
    sensitive << ( zext_ln135_fu_482_p1 );

    SC_METHOD(thread_u_digits_data_V_ce0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );

    SC_METHOD(thread_v_digits_data_V_address0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_enable_reg_pp2_iter1 );
    sensitive << ( v_digits_data_V_addr_reg_690 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp2_stage0 );
    sensitive << ( zext_ln149_fu_572_p1 );

    SC_METHOD(thread_v_digits_data_V_ce0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp2_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_enable_reg_pp2_iter1 );

    SC_METHOD(thread_w_digits_data_V_address0);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( w_digits_data_V_addr_1_reg_733 );
    sensitive << ( ap_CS_fsm_state15 );
    sensitive << ( w_digits_data_V_addr_3_reg_762 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( w_digits_data_V_addr_4_reg_831_pp2_iter3_reg );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp2_iter4 );
    sensitive << ( ap_CS_fsm_state18 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( ap_block_pp2_stage0 );
    sensitive << ( zext_ln104_fu_331_p1 );
    sensitive << ( zext_ln115_2_fu_395_p1 );
    sensitive << ( ap_block_pp0_stage3 );
    sensitive << ( zext_ln122_fu_448_p1 );
    sensitive << ( zext_ln136_fu_471_p1 );
    sensitive << ( ap_block_pp0_stage2 );

    SC_METHOD(thread_w_digits_data_V_address1);
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( w_digits_data_V_addr_2_reg_781_pp1_iter3_reg );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_enable_reg_pp1_iter4 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( ap_block_pp2_stage0 );
    sensitive << ( zext_ln150_fu_561_p1 );

    SC_METHOD(thread_w_digits_data_V_ce0);
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_block_pp2_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage3_11001 );
    sensitive << ( ap_CS_fsm_state15 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp2_iter4 );
    sensitive << ( ap_CS_fsm_state18 );

    SC_METHOD(thread_w_digits_data_V_ce1);
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_block_pp2_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_enable_reg_pp1_iter4 );

    SC_METHOD(thread_w_digits_data_V_d0);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( add_ln209_1_reg_748 );
    sensitive << ( add_ln209_2_reg_767 );
    sensitive << ( add_ln209_3_reg_852 );
    sensitive << ( ap_enable_reg_pp2_iter4 );
    sensitive << ( ap_CS_fsm_state18 );
    sensitive << ( ap_block_pp2_stage0 );
    sensitive << ( ap_block_pp0_stage2 );

    SC_METHOD(thread_w_digits_data_V_d1);
    sensitive << ( add_ln209_reg_802 );
    sensitive << ( ap_enable_reg_pp1_iter4 );
    sensitive << ( ap_block_pp1_stage0 );

    SC_METHOD(thread_w_digits_data_V_we0);
    sensitive << ( ap_block_pp2_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( icmp_ln110_reg_699_pp0_iter2_reg );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2_11001 );
    sensitive << ( icmp_ln883_reg_758 );
    sensitive << ( icmp_ln146_reg_822_pp2_iter3_reg );
    sensitive << ( ap_enable_reg_pp2_iter4 );
    sensitive << ( icmp_ln104_fu_319_p2 );
    sensitive << ( ap_CS_fsm_state18 );

    SC_METHOD(thread_w_digits_data_V_we1);
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( icmp_ln132_reg_772_pp1_iter3_reg );
    sensitive << ( ap_enable_reg_pp1_iter4 );

    SC_METHOD(thread_xor_ln122_fu_442_p2);
    sensitive << ( j1_0_reg_180 );

    SC_METHOD(thread_zext_ln104_fu_331_p1);
    sensitive << ( j_0_reg_169 );

    SC_METHOD(thread_zext_ln110_fu_399_p1);
    sensitive << ( p_0176_1_reg_192 );

    SC_METHOD(thread_zext_ln115_1_fu_376_p1);
    sensitive << ( ap_phi_mux_i_0_phi_fu_208_p4 );

    SC_METHOD(thread_zext_ln115_2_fu_395_p1);
    sensitive << ( add_ln113_reg_708_pp0_iter1_reg );

    SC_METHOD(thread_zext_ln115_fu_348_p1);
    sensitive << ( j1_0_reg_180 );

    SC_METHOD(thread_zext_ln122_fu_448_p1);
    sensitive << ( xor_ln122_fu_442_p2 );

    SC_METHOD(thread_zext_ln132_fu_501_p1);
    sensitive << ( ap_phi_mux_p_0288_0_phi_fu_219_p4 );

    SC_METHOD(thread_zext_ln135_fu_482_p1);
    sensitive << ( i2_0_reg_227 );

    SC_METHOD(thread_zext_ln136_1_fu_487_p1);
    sensitive << ( u_digits_data_V_q0 );

    SC_METHOD(thread_zext_ln136_fu_471_p1);
    sensitive << ( j3_0_reg_239 );

    SC_METHOD(thread_zext_ln142_fu_540_p1);
    sensitive << ( w_tmp_bits_0_reg_250 );

    SC_METHOD(thread_zext_ln146_fu_591_p1);
    sensitive << ( ap_phi_mux_p_0356_0_phi_fu_266_p4 );

    SC_METHOD(thread_zext_ln149_fu_572_p1);
    sensitive << ( i6_0_reg_274 );

    SC_METHOD(thread_zext_ln150_1_fu_577_p1);
    sensitive << ( v_digits_data_V_q0 );

    SC_METHOD(thread_zext_ln150_fu_561_p1);
    sensitive << ( j7_0_reg_286 );

    SC_METHOD(thread_zext_ln154_fu_630_p1);
    sensitive << ( p_0356_0_reg_262 );

    SC_METHOD(thread_zext_ln156_fu_639_p1);
    sensitive << ( w_tmp_bits_1_reg_297 );

    SC_METHOD(thread_zext_ln700_2_fu_417_p1);
    sensitive << ( reg_314 );

    SC_METHOD(thread_zext_ln700_3_fu_491_p1);
    sensitive << ( reg_314 );

    SC_METHOD(thread_zext_ln700_4_fu_505_p1);
    sensitive << ( ap_phi_mux_p_0288_0_phi_fu_219_p4 );

    SC_METHOD(thread_zext_ln700_5_fu_509_p1);
    sensitive << ( add_ln700_2_reg_797 );

    SC_METHOD(thread_zext_ln700_6_fu_581_p1);
    sensitive << ( reg_314 );

    SC_METHOD(thread_zext_ln700_7_fu_595_p1);
    sensitive << ( ap_phi_mux_p_0356_0_phi_fu_266_p4 );

    SC_METHOD(thread_zext_ln700_8_fu_599_p1);
    sensitive << ( add_ln700_4_reg_847 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_enable_reg_pp2_iter1 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( icmp_ln107_fu_336_p2 );
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( icmp_ln128_fu_353_p2 );
    sensitive << ( icmp_ln110_fu_358_p2 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( icmp_ln883_fu_436_p2 );
    sensitive << ( ap_CS_fsm_state15 );
    sensitive << ( icmp_ln132_fu_459_p2 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_enable_reg_pp1_iter3 );
    sensitive << ( ap_CS_fsm_state25 );
    sensitive << ( icmp_ln142_fu_544_p2 );
    sensitive << ( icmp_ln146_fu_549_p2 );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_enable_reg_pp2_iter3 );
    sensitive << ( ap_block_pp0_stage0_subdone );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage3_subdone );
    sensitive << ( ap_block_pp0_stage2_subdone );
    sensitive << ( ap_block_pp1_stage0_subdone );
    sensitive << ( ap_enable_reg_pp1_iter4 );
    sensitive << ( ap_block_pp2_stage0_subdone );
    sensitive << ( ap_enable_reg_pp2_iter4 );
    sensitive << ( icmp_ln104_fu_319_p2 );
    sensitive << ( ap_block_pp0_stage1_subdone );

    SC_THREAD(thread_ap_var_for_const0);

    ap_CS_fsm = "00000000000000001";
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter2 = SC_LOGIC_0;
    ap_enable_reg_pp2_iter2 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter2 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp2_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter3 = SC_LOGIC_0;
    ap_enable_reg_pp2_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp2_iter3 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter4 = SC_LOGIC_0;
    ap_enable_reg_pp2_iter4 = SC_LOGIC_0;
    ap_return_preg = "0000";
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "mul_I_O_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, u_tmp_bits_read, "(port)u_tmp_bits_read");
    sc_trace(mVcdFile, u_digits_data_V_address0, "(port)u_digits_data_V_address0");
    sc_trace(mVcdFile, u_digits_data_V_ce0, "(port)u_digits_data_V_ce0");
    sc_trace(mVcdFile, u_digits_data_V_q0, "(port)u_digits_data_V_q0");
    sc_trace(mVcdFile, v_tmp_bits_read, "(port)v_tmp_bits_read");
    sc_trace(mVcdFile, v_digits_data_V_address0, "(port)v_digits_data_V_address0");
    sc_trace(mVcdFile, v_digits_data_V_ce0, "(port)v_digits_data_V_ce0");
    sc_trace(mVcdFile, v_digits_data_V_q0, "(port)v_digits_data_V_q0");
    sc_trace(mVcdFile, w_digits_data_V_address0, "(port)w_digits_data_V_address0");
    sc_trace(mVcdFile, w_digits_data_V_ce0, "(port)w_digits_data_V_ce0");
    sc_trace(mVcdFile, w_digits_data_V_we0, "(port)w_digits_data_V_we0");
    sc_trace(mVcdFile, w_digits_data_V_d0, "(port)w_digits_data_V_d0");
    sc_trace(mVcdFile, w_digits_data_V_q0, "(port)w_digits_data_V_q0");
    sc_trace(mVcdFile, w_digits_data_V_address1, "(port)w_digits_data_V_address1");
    sc_trace(mVcdFile, w_digits_data_V_ce1, "(port)w_digits_data_V_ce1");
    sc_trace(mVcdFile, w_digits_data_V_we1, "(port)w_digits_data_V_we1");
    sc_trace(mVcdFile, w_digits_data_V_d1, "(port)w_digits_data_V_d1");
    sc_trace(mVcdFile, w_digits_data_V_q1, "(port)w_digits_data_V_q1");
    sc_trace(mVcdFile, ap_return, "(port)ap_return");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, p_0176_1_reg_192, "p_0176_1_reg_192");
    sc_trace(mVcdFile, i_0_reg_204, "i_0_reg_204");
    sc_trace(mVcdFile, p_0288_0_reg_215, "p_0288_0_reg_215");
    sc_trace(mVcdFile, i2_0_reg_227, "i2_0_reg_227");
    sc_trace(mVcdFile, j3_0_reg_239, "j3_0_reg_239");
    sc_trace(mVcdFile, p_0356_0_reg_262, "p_0356_0_reg_262");
    sc_trace(mVcdFile, i6_0_reg_274, "i6_0_reg_274");
    sc_trace(mVcdFile, j7_0_reg_286, "j7_0_reg_286");
    sc_trace(mVcdFile, reg_306, "reg_306");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage1, "ap_CS_fsm_pp0_stage1");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, ap_block_state5_pp0_stage1_iter0, "ap_block_state5_pp0_stage1_iter0");
    sc_trace(mVcdFile, ap_block_state9_pp0_stage1_iter1, "ap_block_state9_pp0_stage1_iter1");
    sc_trace(mVcdFile, ap_block_state13_pp0_stage1_iter2, "ap_block_state13_pp0_stage1_iter2");
    sc_trace(mVcdFile, ap_block_pp0_stage1_11001, "ap_block_pp0_stage1_11001");
    sc_trace(mVcdFile, icmp_ln110_reg_699, "icmp_ln110_reg_699");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter2, "ap_enable_reg_pp1_iter2");
    sc_trace(mVcdFile, ap_block_state19_pp1_stage0_iter0, "ap_block_state19_pp1_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state20_pp1_stage0_iter1, "ap_block_state20_pp1_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state21_pp1_stage0_iter2, "ap_block_state21_pp1_stage0_iter2");
    sc_trace(mVcdFile, ap_block_state22_pp1_stage0_iter3, "ap_block_state22_pp1_stage0_iter3");
    sc_trace(mVcdFile, ap_block_state23_pp1_stage0_iter4, "ap_block_state23_pp1_stage0_iter4");
    sc_trace(mVcdFile, ap_block_pp1_stage0_11001, "ap_block_pp1_stage0_11001");
    sc_trace(mVcdFile, icmp_ln132_reg_772, "icmp_ln132_reg_772");
    sc_trace(mVcdFile, icmp_ln132_reg_772_pp1_iter1_reg, "icmp_ln132_reg_772_pp1_iter1_reg");
    sc_trace(mVcdFile, reg_310, "reg_310");
    sc_trace(mVcdFile, ap_enable_reg_pp2_iter2, "ap_enable_reg_pp2_iter2");
    sc_trace(mVcdFile, ap_block_state26_pp2_stage0_iter0, "ap_block_state26_pp2_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state27_pp2_stage0_iter1, "ap_block_state27_pp2_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state28_pp2_stage0_iter2, "ap_block_state28_pp2_stage0_iter2");
    sc_trace(mVcdFile, ap_block_state29_pp2_stage0_iter3, "ap_block_state29_pp2_stage0_iter3");
    sc_trace(mVcdFile, ap_block_state30_pp2_stage0_iter4, "ap_block_state30_pp2_stage0_iter4");
    sc_trace(mVcdFile, ap_block_pp2_stage0_11001, "ap_block_pp2_stage0_11001");
    sc_trace(mVcdFile, icmp_ln146_reg_822, "icmp_ln146_reg_822");
    sc_trace(mVcdFile, icmp_ln146_reg_822_pp2_iter1_reg, "icmp_ln146_reg_822_pp2_iter1_reg");
    sc_trace(mVcdFile, reg_314, "reg_314");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter2, "ap_enable_reg_pp0_iter2");
    sc_trace(mVcdFile, ap_block_state4_pp0_stage0_iter0, "ap_block_state4_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state8_pp0_stage0_iter1, "ap_block_state8_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state12_pp0_stage0_iter2, "ap_block_state12_pp0_stage0_iter2");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, icmp_ln110_reg_699_pp0_iter1_reg, "icmp_ln110_reg_699_pp0_iter1_reg");
    sc_trace(mVcdFile, reg_314_pp1_iter2_reg, "reg_314_pp1_iter2_reg");
    sc_trace(mVcdFile, reg_314_pp2_iter2_reg, "reg_314_pp2_iter2_reg");
    sc_trace(mVcdFile, ap_CS_fsm_state16, "ap_CS_fsm_state16");
    sc_trace(mVcdFile, ap_CS_fsm_pp1_stage0, "ap_CS_fsm_pp1_stage0");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter1, "ap_enable_reg_pp1_iter1");
    sc_trace(mVcdFile, ap_CS_fsm_pp2_stage0, "ap_CS_fsm_pp2_stage0");
    sc_trace(mVcdFile, ap_enable_reg_pp2_iter1, "ap_enable_reg_pp2_iter1");
    sc_trace(mVcdFile, j_fu_325_p2, "j_fu_325_p2");
    sc_trace(mVcdFile, ap_CS_fsm_state2, "ap_CS_fsm_state2");
    sc_trace(mVcdFile, icmp_ln107_fu_336_p2, "icmp_ln107_fu_336_p2");
    sc_trace(mVcdFile, ap_CS_fsm_state3, "ap_CS_fsm_state3");
    sc_trace(mVcdFile, j_2_fu_342_p2, "j_2_fu_342_p2");
    sc_trace(mVcdFile, j_2_reg_685, "j_2_reg_685");
    sc_trace(mVcdFile, v_digits_data_V_addr_reg_690, "v_digits_data_V_addr_reg_690");
    sc_trace(mVcdFile, icmp_ln128_fu_353_p2, "icmp_ln128_fu_353_p2");
    sc_trace(mVcdFile, icmp_ln110_fu_358_p2, "icmp_ln110_fu_358_p2");
    sc_trace(mVcdFile, icmp_ln110_reg_699_pp0_iter2_reg, "icmp_ln110_reg_699_pp0_iter2_reg");
    sc_trace(mVcdFile, add_ln110_fu_364_p2, "add_ln110_fu_364_p2");
    sc_trace(mVcdFile, add_ln110_reg_703, "add_ln110_reg_703");
    sc_trace(mVcdFile, add_ln113_fu_370_p2, "add_ln113_fu_370_p2");
    sc_trace(mVcdFile, add_ln113_reg_708, "add_ln113_reg_708");
    sc_trace(mVcdFile, add_ln113_reg_708_pp0_iter1_reg, "add_ln113_reg_708_pp0_iter1_reg");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage2, "ap_CS_fsm_pp0_stage2");
    sc_trace(mVcdFile, ap_block_state6_pp0_stage2_iter0, "ap_block_state6_pp0_stage2_iter0");
    sc_trace(mVcdFile, ap_block_state10_pp0_stage2_iter1, "ap_block_state10_pp0_stage2_iter1");
    sc_trace(mVcdFile, ap_block_state14_pp0_stage2_iter2, "ap_block_state14_pp0_stage2_iter2");
    sc_trace(mVcdFile, ap_block_pp0_stage2_11001, "ap_block_pp0_stage2_11001");
    sc_trace(mVcdFile, grp_fu_389_p2, "grp_fu_389_p2");
    sc_trace(mVcdFile, mul_ln700_reg_728, "mul_ln700_reg_728");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage3, "ap_CS_fsm_pp0_stage3");
    sc_trace(mVcdFile, ap_block_state7_pp0_stage3_iter0, "ap_block_state7_pp0_stage3_iter0");
    sc_trace(mVcdFile, ap_block_state11_pp0_stage3_iter1, "ap_block_state11_pp0_stage3_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage3_11001, "ap_block_pp0_stage3_11001");
    sc_trace(mVcdFile, w_digits_data_V_addr_1_reg_733, "w_digits_data_V_addr_1_reg_733");
    sc_trace(mVcdFile, add_ln700_fu_403_p2, "add_ln700_fu_403_p2");
    sc_trace(mVcdFile, add_ln700_reg_738, "add_ln700_reg_738");
    sc_trace(mVcdFile, trunc_ln700_fu_408_p1, "trunc_ln700_fu_408_p1");
    sc_trace(mVcdFile, trunc_ln700_reg_743, "trunc_ln700_reg_743");
    sc_trace(mVcdFile, add_ln209_1_fu_412_p2, "add_ln209_1_fu_412_p2");
    sc_trace(mVcdFile, add_ln209_1_reg_748, "add_ln209_1_reg_748");
    sc_trace(mVcdFile, icmp_ln883_fu_436_p2, "icmp_ln883_fu_436_p2");
    sc_trace(mVcdFile, icmp_ln883_reg_758, "icmp_ln883_reg_758");
    sc_trace(mVcdFile, ap_CS_fsm_state15, "ap_CS_fsm_state15");
    sc_trace(mVcdFile, w_digits_data_V_addr_3_reg_762, "w_digits_data_V_addr_3_reg_762");
    sc_trace(mVcdFile, add_ln209_2_fu_453_p2, "add_ln209_2_fu_453_p2");
    sc_trace(mVcdFile, add_ln209_2_reg_767, "add_ln209_2_reg_767");
    sc_trace(mVcdFile, ap_CS_fsm_state17, "ap_CS_fsm_state17");
    sc_trace(mVcdFile, icmp_ln132_fu_459_p2, "icmp_ln132_fu_459_p2");
    sc_trace(mVcdFile, icmp_ln132_reg_772_pp1_iter2_reg, "icmp_ln132_reg_772_pp1_iter2_reg");
    sc_trace(mVcdFile, icmp_ln132_reg_772_pp1_iter3_reg, "icmp_ln132_reg_772_pp1_iter3_reg");
    sc_trace(mVcdFile, i_fu_465_p2, "i_fu_465_p2");
    sc_trace(mVcdFile, i_reg_776, "i_reg_776");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter0, "ap_enable_reg_pp1_iter0");
    sc_trace(mVcdFile, w_digits_data_V_addr_2_reg_781, "w_digits_data_V_addr_2_reg_781");
    sc_trace(mVcdFile, w_digits_data_V_addr_2_reg_781_pp1_iter1_reg, "w_digits_data_V_addr_2_reg_781_pp1_iter1_reg");
    sc_trace(mVcdFile, w_digits_data_V_addr_2_reg_781_pp1_iter2_reg, "w_digits_data_V_addr_2_reg_781_pp1_iter2_reg");
    sc_trace(mVcdFile, w_digits_data_V_addr_2_reg_781_pp1_iter3_reg, "w_digits_data_V_addr_2_reg_781_pp1_iter3_reg");
    sc_trace(mVcdFile, j_1_fu_476_p2, "j_1_fu_476_p2");
    sc_trace(mVcdFile, add_ln700_2_fu_495_p2, "add_ln700_2_fu_495_p2");
    sc_trace(mVcdFile, add_ln700_2_reg_797, "add_ln700_2_reg_797");
    sc_trace(mVcdFile, add_ln209_fu_524_p2, "add_ln209_fu_524_p2");
    sc_trace(mVcdFile, add_ln209_reg_802, "add_ln209_reg_802");
    sc_trace(mVcdFile, trunc_ln858_1_reg_807, "trunc_ln858_1_reg_807");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter3, "ap_enable_reg_pp1_iter3");
    sc_trace(mVcdFile, zext_ln142_fu_540_p1, "zext_ln142_fu_540_p1");
    sc_trace(mVcdFile, zext_ln142_reg_812, "zext_ln142_reg_812");
    sc_trace(mVcdFile, ap_CS_fsm_state25, "ap_CS_fsm_state25");
    sc_trace(mVcdFile, icmp_ln142_fu_544_p2, "icmp_ln142_fu_544_p2");
    sc_trace(mVcdFile, icmp_ln146_fu_549_p2, "icmp_ln146_fu_549_p2");
    sc_trace(mVcdFile, icmp_ln146_reg_822_pp2_iter2_reg, "icmp_ln146_reg_822_pp2_iter2_reg");
    sc_trace(mVcdFile, icmp_ln146_reg_822_pp2_iter3_reg, "icmp_ln146_reg_822_pp2_iter3_reg");
    sc_trace(mVcdFile, i_1_fu_555_p2, "i_1_fu_555_p2");
    sc_trace(mVcdFile, i_1_reg_826, "i_1_reg_826");
    sc_trace(mVcdFile, ap_enable_reg_pp2_iter0, "ap_enable_reg_pp2_iter0");
    sc_trace(mVcdFile, w_digits_data_V_addr_4_reg_831, "w_digits_data_V_addr_4_reg_831");
    sc_trace(mVcdFile, w_digits_data_V_addr_4_reg_831_pp2_iter1_reg, "w_digits_data_V_addr_4_reg_831_pp2_iter1_reg");
    sc_trace(mVcdFile, w_digits_data_V_addr_4_reg_831_pp2_iter2_reg, "w_digits_data_V_addr_4_reg_831_pp2_iter2_reg");
    sc_trace(mVcdFile, w_digits_data_V_addr_4_reg_831_pp2_iter3_reg, "w_digits_data_V_addr_4_reg_831_pp2_iter3_reg");
    sc_trace(mVcdFile, j_3_fu_566_p2, "j_3_fu_566_p2");
    sc_trace(mVcdFile, add_ln700_4_fu_585_p2, "add_ln700_4_fu_585_p2");
    sc_trace(mVcdFile, add_ln700_4_reg_847, "add_ln700_4_reg_847");
    sc_trace(mVcdFile, add_ln209_3_fu_614_p2, "add_ln209_3_fu_614_p2");
    sc_trace(mVcdFile, add_ln209_3_reg_852, "add_ln209_3_reg_852");
    sc_trace(mVcdFile, trunc_ln858_2_reg_857, "trunc_ln858_2_reg_857");
    sc_trace(mVcdFile, ap_enable_reg_pp2_iter3, "ap_enable_reg_pp2_iter3");
    sc_trace(mVcdFile, add_ln154_fu_634_p2, "add_ln154_fu_634_p2");
    sc_trace(mVcdFile, ap_CS_fsm_state31, "ap_CS_fsm_state31");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp0_exit_iter0_state4, "ap_condition_pp0_exit_iter0_state4");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage3_subdone, "ap_block_pp0_stage3_subdone");
    sc_trace(mVcdFile, ap_block_pp0_stage2_subdone, "ap_block_pp0_stage2_subdone");
    sc_trace(mVcdFile, ap_block_pp1_stage0_subdone, "ap_block_pp1_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp1_exit_iter0_state19, "ap_condition_pp1_exit_iter0_state19");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter4, "ap_enable_reg_pp1_iter4");
    sc_trace(mVcdFile, ap_block_pp2_stage0_subdone, "ap_block_pp2_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp2_exit_iter0_state26, "ap_condition_pp2_exit_iter0_state26");
    sc_trace(mVcdFile, ap_enable_reg_pp2_iter4, "ap_enable_reg_pp2_iter4");
    sc_trace(mVcdFile, j_0_reg_169, "j_0_reg_169");
    sc_trace(mVcdFile, icmp_ln104_fu_319_p2, "icmp_ln104_fu_319_p2");
    sc_trace(mVcdFile, j1_0_reg_180, "j1_0_reg_180");
    sc_trace(mVcdFile, ap_CS_fsm_state18, "ap_CS_fsm_state18");
    sc_trace(mVcdFile, ap_phi_mux_i_0_phi_fu_208_p4, "ap_phi_mux_i_0_phi_fu_208_p4");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, ap_phi_mux_p_0288_0_phi_fu_219_p4, "ap_phi_mux_p_0288_0_phi_fu_219_p4");
    sc_trace(mVcdFile, ap_block_pp1_stage0, "ap_block_pp1_stage0");
    sc_trace(mVcdFile, ap_phi_mux_i2_0_phi_fu_231_p4, "ap_phi_mux_i2_0_phi_fu_231_p4");
    sc_trace(mVcdFile, w_tmp_bits_0_reg_250, "w_tmp_bits_0_reg_250");
    sc_trace(mVcdFile, ap_CS_fsm_state24, "ap_CS_fsm_state24");
    sc_trace(mVcdFile, ap_phi_mux_p_0356_0_phi_fu_266_p4, "ap_phi_mux_p_0356_0_phi_fu_266_p4");
    sc_trace(mVcdFile, ap_block_pp2_stage0, "ap_block_pp2_stage0");
    sc_trace(mVcdFile, ap_phi_mux_i6_0_phi_fu_278_p4, "ap_phi_mux_i6_0_phi_fu_278_p4");
    sc_trace(mVcdFile, w_tmp_bits_1_reg_297, "w_tmp_bits_1_reg_297");
    sc_trace(mVcdFile, zext_ln104_fu_331_p1, "zext_ln104_fu_331_p1");
    sc_trace(mVcdFile, zext_ln115_fu_348_p1, "zext_ln115_fu_348_p1");
    sc_trace(mVcdFile, zext_ln115_1_fu_376_p1, "zext_ln115_1_fu_376_p1");
    sc_trace(mVcdFile, zext_ln115_2_fu_395_p1, "zext_ln115_2_fu_395_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage3, "ap_block_pp0_stage3");
    sc_trace(mVcdFile, zext_ln122_fu_448_p1, "zext_ln122_fu_448_p1");
    sc_trace(mVcdFile, zext_ln136_fu_471_p1, "zext_ln136_fu_471_p1");
    sc_trace(mVcdFile, zext_ln135_fu_482_p1, "zext_ln135_fu_482_p1");
    sc_trace(mVcdFile, zext_ln150_fu_561_p1, "zext_ln150_fu_561_p1");
    sc_trace(mVcdFile, zext_ln149_fu_572_p1, "zext_ln149_fu_572_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage2, "ap_block_pp0_stage2");
    sc_trace(mVcdFile, grp_fu_389_p0, "grp_fu_389_p0");
    sc_trace(mVcdFile, grp_fu_389_p1, "grp_fu_389_p1");
    sc_trace(mVcdFile, zext_ln110_fu_399_p1, "zext_ln110_fu_399_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage1, "ap_block_pp0_stage1");
    sc_trace(mVcdFile, zext_ln700_2_fu_417_p1, "zext_ln700_2_fu_417_p1");
    sc_trace(mVcdFile, k_V_fu_421_p2, "k_V_fu_421_p2");
    sc_trace(mVcdFile, xor_ln122_fu_442_p2, "xor_ln122_fu_442_p2");
    sc_trace(mVcdFile, zext_ln136_1_fu_487_p1, "zext_ln136_1_fu_487_p1");
    sc_trace(mVcdFile, zext_ln700_3_fu_491_p1, "zext_ln700_3_fu_491_p1");
    sc_trace(mVcdFile, zext_ln700_5_fu_509_p1, "zext_ln700_5_fu_509_p1");
    sc_trace(mVcdFile, zext_ln132_fu_501_p1, "zext_ln132_fu_501_p1");
    sc_trace(mVcdFile, zext_ln700_4_fu_505_p1, "zext_ln700_4_fu_505_p1");
    sc_trace(mVcdFile, add_ln209_4_fu_518_p2, "add_ln209_4_fu_518_p2");
    sc_trace(mVcdFile, tmp_V_fu_512_p2, "tmp_V_fu_512_p2");
    sc_trace(mVcdFile, zext_ln150_1_fu_577_p1, "zext_ln150_1_fu_577_p1");
    sc_trace(mVcdFile, zext_ln700_6_fu_581_p1, "zext_ln700_6_fu_581_p1");
    sc_trace(mVcdFile, zext_ln700_8_fu_599_p1, "zext_ln700_8_fu_599_p1");
    sc_trace(mVcdFile, zext_ln146_fu_591_p1, "zext_ln146_fu_591_p1");
    sc_trace(mVcdFile, zext_ln700_7_fu_595_p1, "zext_ln700_7_fu_595_p1");
    sc_trace(mVcdFile, add_ln209_5_fu_608_p2, "add_ln209_5_fu_608_p2");
    sc_trace(mVcdFile, tmp_V_1_fu_602_p2, "tmp_V_1_fu_602_p2");
    sc_trace(mVcdFile, zext_ln154_fu_630_p1, "zext_ln154_fu_630_p1");
    sc_trace(mVcdFile, ap_CS_fsm_state32, "ap_CS_fsm_state32");
    sc_trace(mVcdFile, mul_ln156_fu_649_p0, "mul_ln156_fu_649_p0");
    sc_trace(mVcdFile, mul_ln156_fu_649_p1, "mul_ln156_fu_649_p1");
    sc_trace(mVcdFile, zext_ln156_fu_639_p1, "zext_ln156_fu_639_p1");
    sc_trace(mVcdFile, mul_ln156_fu_649_p2, "mul_ln156_fu_649_p2");
    sc_trace(mVcdFile, add_ln156_fu_655_p2, "add_ln156_fu_655_p2");
    sc_trace(mVcdFile, ap_return_preg, "ap_return_preg");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_block_pp0_stage1_subdone, "ap_block_pp0_stage1_subdone");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
    sc_trace(mVcdFile, ap_idle_pp1, "ap_idle_pp1");
    sc_trace(mVcdFile, ap_enable_pp1, "ap_enable_pp1");
    sc_trace(mVcdFile, ap_idle_pp2, "ap_idle_pp2");
    sc_trace(mVcdFile, ap_enable_pp2, "ap_enable_pp2");
    sc_trace(mVcdFile, grp_fu_389_p00, "grp_fu_389_p00");
    sc_trace(mVcdFile, grp_fu_389_p10, "grp_fu_389_p10");
    sc_trace(mVcdFile, mul_ln156_fu_649_p00, "mul_ln156_fu_649_p00");
    sc_trace(mVcdFile, mul_ln156_fu_649_p10, "mul_ln156_fu_649_p10");
#endif

    }
}

mul_I_O::~mul_I_O() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete karastuba_mul_mulbkb_U1;
}

void mul_I_O::thread_ap_var_for_const0() {
    ap_var_for_const0 = ap_const_logic_1;
}

void mul_I_O::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state4.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
                    esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln107_fu_336_p2.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage3_subdone.read(), ap_const_boolean_0))) {
            ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter2 = ap_const_logic_0;
    } else {
        if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
              esl_seteq<1,1,1>(ap_block_pp0_stage3_subdone.read(), ap_const_boolean_0)) || 
             (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
              esl_seteq<1,1,1>(ap_block_pp0_stage2_subdone.read(), ap_const_boolean_0)))) {
            ap_enable_reg_pp0_iter2 = ap_enable_reg_pp0_iter1.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
                    esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln107_fu_336_p2.read()))) {
            ap_enable_reg_pp0_iter2 = ap_const_logic_0;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp1_exit_iter0_state19.read()))) {
            ap_enable_reg_pp1_iter0 = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
                    esl_seteq<1,1,1>(icmp_ln107_fu_336_p2.read(), ap_const_lv1_1) && 
                    esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln128_fu_353_p2.read()))) {
            ap_enable_reg_pp1_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter1 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            if (esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp1_exit_iter0_state19.read())) {
                ap_enable_reg_pp1_iter1 = (ap_condition_pp1_exit_iter0_state19.read() ^ ap_const_logic_1);
            } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
                ap_enable_reg_pp1_iter1 = ap_enable_reg_pp1_iter0.read();
            }
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter2 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter2 = ap_enable_reg_pp1_iter1.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter3 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter3 = ap_enable_reg_pp1_iter2.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter4 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter4 = ap_enable_reg_pp1_iter3.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
                    esl_seteq<1,1,1>(icmp_ln107_fu_336_p2.read(), ap_const_lv1_1) && 
                    esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln128_fu_353_p2.read()))) {
            ap_enable_reg_pp1_iter4 = ap_const_logic_0;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp2_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp2_exit_iter0_state26.read()))) {
            ap_enable_reg_pp2_iter0 = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state25.read()) && 
                    esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln142_fu_544_p2.read()))) {
            ap_enable_reg_pp2_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp2_iter1 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0)) {
            if (esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp2_exit_iter0_state26.read())) {
                ap_enable_reg_pp2_iter1 = (ap_condition_pp2_exit_iter0_state26.read() ^ ap_const_logic_1);
            } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
                ap_enable_reg_pp2_iter1 = ap_enable_reg_pp2_iter0.read();
            }
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp2_iter2 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp2_iter2 = ap_enable_reg_pp2_iter1.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp2_iter3 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp2_iter3 = ap_enable_reg_pp2_iter2.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp2_iter4 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp2_iter4 = ap_enable_reg_pp2_iter3.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state25.read()) && 
                    esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln142_fu_544_p2.read()))) {
            ap_enable_reg_pp2_iter4 = ap_const_logic_0;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_return_preg = ap_const_lv4_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state32.read())) {
            ap_return_preg = add_ln156_fu_655_p2.read();
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
         esl_seteq<1,1,1>(icmp_ln107_fu_336_p2.read(), ap_const_lv1_1) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln128_fu_353_p2.read()))) {
        i2_0_reg_227 = ap_const_lv4_0;
    } else if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln132_reg_772.read()))) {
        i2_0_reg_227 = i_reg_776.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state25.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln142_fu_544_p2.read()))) {
        i6_0_reg_274 = ap_const_lv4_0;
    } else if ((esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln146_reg_822.read()))) {
        i6_0_reg_274 = i_1_reg_826.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln107_fu_336_p2.read()))) {
        i_0_reg_204 = ap_const_lv4_0;
    } else if ((esl_seteq<1,1,1>(icmp_ln110_reg_699.read(), ap_const_lv1_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        i_0_reg_204 = add_ln110_reg_703.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln104_fu_319_p2.read()))) {
        j1_0_reg_180 = ap_const_lv4_0;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state18.read())) {
        j1_0_reg_180 = j_2_reg_685.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
         esl_seteq<1,1,1>(icmp_ln107_fu_336_p2.read(), ap_const_lv1_1) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln128_fu_353_p2.read()))) {
        j3_0_reg_239 = ap_const_lv5_8;
    } else if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln132_fu_459_p2.read()))) {
        j3_0_reg_239 = j_1_fu_476_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state25.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln142_fu_544_p2.read()))) {
        j7_0_reg_286 = ap_const_lv5_8;
    } else if ((esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln146_fu_549_p2.read()))) {
        j7_0_reg_286 = j_3_fu_566_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln104_fu_319_p2.read()))) {
        j_0_reg_169 = j_fu_325_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        j_0_reg_169 = ap_const_lv5_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln107_fu_336_p2.read()))) {
        p_0176_1_reg_192 = ap_const_lv64_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln110_reg_699_pp0_iter2_reg.read()))) {
        p_0176_1_reg_192 = k_V_fu_421_p2.read().range(127, 64);
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
         esl_seteq<1,1,1>(icmp_ln107_fu_336_p2.read(), ap_const_lv1_1) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln128_fu_353_p2.read()))) {
        p_0288_0_reg_215 = ap_const_lv2_0;
    } else if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter4.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln132_reg_772_pp1_iter3_reg.read()))) {
        p_0288_0_reg_215 = trunc_ln858_1_reg_807.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state25.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln142_fu_544_p2.read()))) {
        p_0356_0_reg_262 = ap_const_lv2_0;
    } else if ((esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter4.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln146_reg_822_pp2_iter3_reg.read()))) {
        p_0356_0_reg_262 = trunc_ln858_2_reg_857.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln146_reg_822.read()))) {
        reg_314 = w_digits_data_V_q1.read();
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln110_reg_699_pp0_iter1_reg.read())) || 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read()) || 
                (esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
                 esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln132_reg_772.read())))) {
        reg_314 = w_digits_data_V_q0.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state24.read())) {
        w_tmp_bits_0_reg_250 = p_0288_0_reg_215.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
                esl_seteq<1,1,1>(icmp_ln107_fu_336_p2.read(), ap_const_lv1_1) && 
                esl_seteq<1,1,1>(icmp_ln128_fu_353_p2.read(), ap_const_lv1_1))) {
        w_tmp_bits_0_reg_250 = ap_const_lv2_0;
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state31.read())) {
        w_tmp_bits_1_reg_297 = add_ln154_fu_634_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state25.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln142_fu_544_p2.read()))) {
        w_tmp_bits_1_reg_297 = zext_ln142_fu_540_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        add_ln110_reg_703 = add_ln110_fu_364_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln110_fu_358_p2.read()))) {
        add_ln113_reg_708 = add_ln113_fu_370_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        add_ln113_reg_708_pp0_iter1_reg = add_ln113_reg_708.read();
        icmp_ln110_reg_699 = icmp_ln110_fu_358_p2.read();
        icmp_ln110_reg_699_pp0_iter1_reg = icmp_ln110_reg_699.read();
        icmp_ln110_reg_699_pp0_iter2_reg = icmp_ln110_reg_699_pp0_iter1_reg.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln110_reg_699_pp0_iter2_reg.read()))) {
        add_ln209_1_reg_748 = add_ln209_1_fu_412_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state17.read())) {
        add_ln209_2_reg_767 = add_ln209_2_fu_453_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln146_reg_822_pp2_iter2_reg.read()))) {
        add_ln209_3_reg_852 = add_ln209_3_fu_614_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln132_reg_772_pp1_iter2_reg.read()))) {
        add_ln209_reg_802 = add_ln209_fu_524_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln132_reg_772_pp1_iter1_reg.read()))) {
        add_ln700_2_reg_797 = add_ln700_2_fu_495_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln146_reg_822_pp2_iter1_reg.read()))) {
        add_ln700_4_reg_847 = add_ln700_4_fu_585_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln110_reg_699_pp0_iter1_reg.read()))) {
        add_ln700_reg_738 = add_ln700_fu_403_p2.read();
        trunc_ln700_reg_743 = trunc_ln700_fu_408_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()))) {
        i_1_reg_826 = i_1_fu_555_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()))) {
        i_reg_776 = i_fu_465_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()))) {
        icmp_ln132_reg_772 = icmp_ln132_fu_459_p2.read();
        icmp_ln132_reg_772_pp1_iter1_reg = icmp_ln132_reg_772.read();
        w_digits_data_V_addr_2_reg_781_pp1_iter1_reg = w_digits_data_V_addr_2_reg_781.read();
    }
    if (esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0)) {
        icmp_ln132_reg_772_pp1_iter2_reg = icmp_ln132_reg_772_pp1_iter1_reg.read();
        icmp_ln132_reg_772_pp1_iter3_reg = icmp_ln132_reg_772_pp1_iter2_reg.read();
        reg_314_pp1_iter2_reg = reg_314.read();
        w_digits_data_V_addr_2_reg_781_pp1_iter2_reg = w_digits_data_V_addr_2_reg_781_pp1_iter1_reg.read();
        w_digits_data_V_addr_2_reg_781_pp1_iter3_reg = w_digits_data_V_addr_2_reg_781_pp1_iter2_reg.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()))) {
        icmp_ln146_reg_822 = icmp_ln146_fu_549_p2.read();
        icmp_ln146_reg_822_pp2_iter1_reg = icmp_ln146_reg_822.read();
        w_digits_data_V_addr_4_reg_831_pp2_iter1_reg = w_digits_data_V_addr_4_reg_831.read();
    }
    if (esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0)) {
        icmp_ln146_reg_822_pp2_iter2_reg = icmp_ln146_reg_822_pp2_iter1_reg.read();
        icmp_ln146_reg_822_pp2_iter3_reg = icmp_ln146_reg_822_pp2_iter2_reg.read();
        reg_314_pp2_iter2_reg = reg_314.read();
        w_digits_data_V_addr_4_reg_831_pp2_iter2_reg = w_digits_data_V_addr_4_reg_831_pp2_iter1_reg.read();
        w_digits_data_V_addr_4_reg_831_pp2_iter3_reg = w_digits_data_V_addr_4_reg_831_pp2_iter2_reg.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state15.read())) {
        icmp_ln883_reg_758 = icmp_ln883_fu_436_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read())) {
        j_2_reg_685 = j_2_fu_342_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln110_reg_699_pp0_iter1_reg.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0))) {
        mul_ln700_reg_728 = grp_fu_389_p2.read();
        w_digits_data_V_addr_1_reg_733 =  (sc_lv<4>) (zext_ln115_2_fu_395_p1.read());
    }
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(icmp_ln110_reg_699.read(), ap_const_lv1_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read()) && 
  esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln132_reg_772_pp1_iter1_reg.read())))) {
        reg_306 = u_digits_data_V_q0.read();
    }
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(icmp_ln110_reg_699.read(), ap_const_lv1_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter2.read()) && 
  esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln146_reg_822_pp2_iter1_reg.read())))) {
        reg_310 = v_digits_data_V_q0.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln132_reg_772_pp1_iter2_reg.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter3.read()))) {
        trunc_ln858_1_reg_807 = tmp_V_fu_512_p2.read().range(65, 64);
    }
    if ((esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln146_reg_822_pp2_iter2_reg.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter3.read()))) {
        trunc_ln858_2_reg_857 = tmp_V_1_fu_602_p2.read().range(65, 64);
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln107_fu_336_p2.read()))) {
        v_digits_data_V_addr_reg_690 =  (sc_lv<3>) (zext_ln115_fu_348_p1.read());
    }
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln132_fu_459_p2.read()))) {
        w_digits_data_V_addr_2_reg_781 =  (sc_lv<4>) (zext_ln136_fu_471_p1.read());
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state15.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln883_fu_436_p2.read()))) {
        w_digits_data_V_addr_3_reg_762 =  (sc_lv<4>) (zext_ln122_fu_448_p1.read());
    }
    if ((esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln146_fu_549_p2.read()))) {
        w_digits_data_V_addr_4_reg_831 =  (sc_lv<4>) (zext_ln150_fu_561_p1.read());
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state25.read())) {
        zext_ln142_reg_812 = zext_ln142_fu_540_p1.read();
    }
}

void mul_I_O::thread_add_ln110_fu_364_p2() {
    add_ln110_fu_364_p2 = (!ap_phi_mux_i_0_phi_fu_208_p4.read().is_01() || !ap_const_lv4_1.is_01())? sc_lv<4>(): (sc_biguint<4>(ap_phi_mux_i_0_phi_fu_208_p4.read()) + sc_biguint<4>(ap_const_lv4_1));
}

void mul_I_O::thread_add_ln113_fu_370_p2() {
    add_ln113_fu_370_p2 = (!ap_phi_mux_i_0_phi_fu_208_p4.read().is_01() || !j1_0_reg_180.read().is_01())? sc_lv<4>(): (sc_biguint<4>(ap_phi_mux_i_0_phi_fu_208_p4.read()) + sc_biguint<4>(j1_0_reg_180.read()));
}

void mul_I_O::thread_add_ln154_fu_634_p2() {
    add_ln154_fu_634_p2 = (!zext_ln142_reg_812.read().is_01() || !zext_ln154_fu_630_p1.read().is_01())? sc_lv<3>(): (sc_biguint<3>(zext_ln142_reg_812.read()) + sc_biguint<3>(zext_ln154_fu_630_p1.read()));
}

void mul_I_O::thread_add_ln156_fu_655_p2() {
    add_ln156_fu_655_p2 = (!zext_ln156_fu_639_p1.read().is_01() || !mul_ln156_fu_649_p2.read().is_01())? sc_lv<4>(): (sc_biguint<4>(zext_ln156_fu_639_p1.read()) + sc_biguint<4>(mul_ln156_fu_649_p2.read()));
}

void mul_I_O::thread_add_ln209_1_fu_412_p2() {
    add_ln209_1_fu_412_p2 = (!trunc_ln700_reg_743.read().is_01() || !reg_314.read().is_01())? sc_lv<64>(): (sc_biguint<64>(trunc_ln700_reg_743.read()) + sc_biguint<64>(reg_314.read()));
}

void mul_I_O::thread_add_ln209_2_fu_453_p2() {
    add_ln209_2_fu_453_p2 = (!reg_314.read().is_01() || !p_0176_1_reg_192.read().is_01())? sc_lv<64>(): (sc_biguint<64>(reg_314.read()) + sc_biguint<64>(p_0176_1_reg_192.read()));
}

void mul_I_O::thread_add_ln209_3_fu_614_p2() {
    add_ln209_3_fu_614_p2 = (!add_ln209_5_fu_608_p2.read().is_01() || !reg_310.read().is_01())? sc_lv<64>(): (sc_biguint<64>(add_ln209_5_fu_608_p2.read()) + sc_biguint<64>(reg_310.read()));
}

void mul_I_O::thread_add_ln209_4_fu_518_p2() {
    add_ln209_4_fu_518_p2 = (!reg_314_pp1_iter2_reg.read().is_01() || !zext_ln700_4_fu_505_p1.read().is_01())? sc_lv<64>(): (sc_biguint<64>(reg_314_pp1_iter2_reg.read()) + sc_biguint<64>(zext_ln700_4_fu_505_p1.read()));
}

void mul_I_O::thread_add_ln209_5_fu_608_p2() {
    add_ln209_5_fu_608_p2 = (!reg_314_pp2_iter2_reg.read().is_01() || !zext_ln700_7_fu_595_p1.read().is_01())? sc_lv<64>(): (sc_biguint<64>(reg_314_pp2_iter2_reg.read()) + sc_biguint<64>(zext_ln700_7_fu_595_p1.read()));
}

void mul_I_O::thread_add_ln209_fu_524_p2() {
    add_ln209_fu_524_p2 = (!add_ln209_4_fu_518_p2.read().is_01() || !reg_306.read().is_01())? sc_lv<64>(): (sc_biguint<64>(add_ln209_4_fu_518_p2.read()) + sc_biguint<64>(reg_306.read()));
}

void mul_I_O::thread_add_ln700_2_fu_495_p2() {
    add_ln700_2_fu_495_p2 = (!zext_ln136_1_fu_487_p1.read().is_01() || !zext_ln700_3_fu_491_p1.read().is_01())? sc_lv<65>(): (sc_biguint<65>(zext_ln136_1_fu_487_p1.read()) + sc_biguint<65>(zext_ln700_3_fu_491_p1.read()));
}

void mul_I_O::thread_add_ln700_4_fu_585_p2() {
    add_ln700_4_fu_585_p2 = (!zext_ln150_1_fu_577_p1.read().is_01() || !zext_ln700_6_fu_581_p1.read().is_01())? sc_lv<65>(): (sc_biguint<65>(zext_ln150_1_fu_577_p1.read()) + sc_biguint<65>(zext_ln700_6_fu_581_p1.read()));
}

void mul_I_O::thread_add_ln700_fu_403_p2() {
    add_ln700_fu_403_p2 = (!zext_ln110_fu_399_p1.read().is_01() || !mul_ln700_reg_728.read().is_01())? sc_lv<128>(): (sc_biguint<128>(zext_ln110_fu_399_p1.read()) + sc_biguint<128>(mul_ln700_reg_728.read()));
}

void mul_I_O::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[3];
}

void mul_I_O::thread_ap_CS_fsm_pp0_stage1() {
    ap_CS_fsm_pp0_stage1 = ap_CS_fsm.read()[4];
}

void mul_I_O::thread_ap_CS_fsm_pp0_stage2() {
    ap_CS_fsm_pp0_stage2 = ap_CS_fsm.read()[5];
}

void mul_I_O::thread_ap_CS_fsm_pp0_stage3() {
    ap_CS_fsm_pp0_stage3 = ap_CS_fsm.read()[6];
}

void mul_I_O::thread_ap_CS_fsm_pp1_stage0() {
    ap_CS_fsm_pp1_stage0 = ap_CS_fsm.read()[11];
}

void mul_I_O::thread_ap_CS_fsm_pp2_stage0() {
    ap_CS_fsm_pp2_stage0 = ap_CS_fsm.read()[14];
}

void mul_I_O::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void mul_I_O::thread_ap_CS_fsm_state15() {
    ap_CS_fsm_state15 = ap_CS_fsm.read()[7];
}

void mul_I_O::thread_ap_CS_fsm_state16() {
    ap_CS_fsm_state16 = ap_CS_fsm.read()[8];
}

void mul_I_O::thread_ap_CS_fsm_state17() {
    ap_CS_fsm_state17 = ap_CS_fsm.read()[9];
}

void mul_I_O::thread_ap_CS_fsm_state18() {
    ap_CS_fsm_state18 = ap_CS_fsm.read()[10];
}

void mul_I_O::thread_ap_CS_fsm_state2() {
    ap_CS_fsm_state2 = ap_CS_fsm.read()[1];
}

void mul_I_O::thread_ap_CS_fsm_state24() {
    ap_CS_fsm_state24 = ap_CS_fsm.read()[12];
}

void mul_I_O::thread_ap_CS_fsm_state25() {
    ap_CS_fsm_state25 = ap_CS_fsm.read()[13];
}

void mul_I_O::thread_ap_CS_fsm_state3() {
    ap_CS_fsm_state3 = ap_CS_fsm.read()[2];
}

void mul_I_O::thread_ap_CS_fsm_state31() {
    ap_CS_fsm_state31 = ap_CS_fsm.read()[15];
}

void mul_I_O::thread_ap_CS_fsm_state32() {
    ap_CS_fsm_state32 = ap_CS_fsm.read()[16];
}

void mul_I_O::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul_I_O::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul_I_O::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul_I_O::thread_ap_block_pp0_stage1() {
    ap_block_pp0_stage1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul_I_O::thread_ap_block_pp0_stage1_11001() {
    ap_block_pp0_stage1_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul_I_O::thread_ap_block_pp0_stage1_subdone() {
    ap_block_pp0_stage1_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul_I_O::thread_ap_block_pp0_stage2() {
    ap_block_pp0_stage2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul_I_O::thread_ap_block_pp0_stage2_11001() {
    ap_block_pp0_stage2_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul_I_O::thread_ap_block_pp0_stage2_subdone() {
    ap_block_pp0_stage2_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul_I_O::thread_ap_block_pp0_stage3() {
    ap_block_pp0_stage3 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul_I_O::thread_ap_block_pp0_stage3_11001() {
    ap_block_pp0_stage3_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul_I_O::thread_ap_block_pp0_stage3_subdone() {
    ap_block_pp0_stage3_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul_I_O::thread_ap_block_pp1_stage0() {
    ap_block_pp1_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul_I_O::thread_ap_block_pp1_stage0_11001() {
    ap_block_pp1_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul_I_O::thread_ap_block_pp1_stage0_subdone() {
    ap_block_pp1_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul_I_O::thread_ap_block_pp2_stage0() {
    ap_block_pp2_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul_I_O::thread_ap_block_pp2_stage0_11001() {
    ap_block_pp2_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul_I_O::thread_ap_block_pp2_stage0_subdone() {
    ap_block_pp2_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul_I_O::thread_ap_block_state10_pp0_stage2_iter1() {
    ap_block_state10_pp0_stage2_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul_I_O::thread_ap_block_state11_pp0_stage3_iter1() {
    ap_block_state11_pp0_stage3_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul_I_O::thread_ap_block_state12_pp0_stage0_iter2() {
    ap_block_state12_pp0_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul_I_O::thread_ap_block_state13_pp0_stage1_iter2() {
    ap_block_state13_pp0_stage1_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul_I_O::thread_ap_block_state14_pp0_stage2_iter2() {
    ap_block_state14_pp0_stage2_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul_I_O::thread_ap_block_state19_pp1_stage0_iter0() {
    ap_block_state19_pp1_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul_I_O::thread_ap_block_state20_pp1_stage0_iter1() {
    ap_block_state20_pp1_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul_I_O::thread_ap_block_state21_pp1_stage0_iter2() {
    ap_block_state21_pp1_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul_I_O::thread_ap_block_state22_pp1_stage0_iter3() {
    ap_block_state22_pp1_stage0_iter3 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul_I_O::thread_ap_block_state23_pp1_stage0_iter4() {
    ap_block_state23_pp1_stage0_iter4 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul_I_O::thread_ap_block_state26_pp2_stage0_iter0() {
    ap_block_state26_pp2_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul_I_O::thread_ap_block_state27_pp2_stage0_iter1() {
    ap_block_state27_pp2_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul_I_O::thread_ap_block_state28_pp2_stage0_iter2() {
    ap_block_state28_pp2_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul_I_O::thread_ap_block_state29_pp2_stage0_iter3() {
    ap_block_state29_pp2_stage0_iter3 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul_I_O::thread_ap_block_state30_pp2_stage0_iter4() {
    ap_block_state30_pp2_stage0_iter4 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul_I_O::thread_ap_block_state4_pp0_stage0_iter0() {
    ap_block_state4_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul_I_O::thread_ap_block_state5_pp0_stage1_iter0() {
    ap_block_state5_pp0_stage1_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul_I_O::thread_ap_block_state6_pp0_stage2_iter0() {
    ap_block_state6_pp0_stage2_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul_I_O::thread_ap_block_state7_pp0_stage3_iter0() {
    ap_block_state7_pp0_stage3_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul_I_O::thread_ap_block_state8_pp0_stage0_iter1() {
    ap_block_state8_pp0_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul_I_O::thread_ap_block_state9_pp0_stage1_iter1() {
    ap_block_state9_pp0_stage1_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void mul_I_O::thread_ap_condition_pp0_exit_iter0_state4() {
    if (esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln110_fu_358_p2.read())) {
        ap_condition_pp0_exit_iter0_state4 = ap_const_logic_1;
    } else {
        ap_condition_pp0_exit_iter0_state4 = ap_const_logic_0;
    }
}

void mul_I_O::thread_ap_condition_pp1_exit_iter0_state19() {
    if (esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln132_fu_459_p2.read())) {
        ap_condition_pp1_exit_iter0_state19 = ap_const_logic_1;
    } else {
        ap_condition_pp1_exit_iter0_state19 = ap_const_logic_0;
    }
}

void mul_I_O::thread_ap_condition_pp2_exit_iter0_state26() {
    if (esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln146_fu_549_p2.read())) {
        ap_condition_pp2_exit_iter0_state26 = ap_const_logic_1;
    } else {
        ap_condition_pp2_exit_iter0_state26 = ap_const_logic_0;
    }
}

void mul_I_O::thread_ap_done() {
    if (((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state32.read()))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_const_logic_0;
    }
}

void mul_I_O::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void mul_I_O::thread_ap_enable_pp1() {
    ap_enable_pp1 = (ap_idle_pp1.read() ^ ap_const_logic_1);
}

void mul_I_O::thread_ap_enable_pp2() {
    ap_enable_pp2 = (ap_idle_pp2.read() ^ ap_const_logic_1);
}

void mul_I_O::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void mul_I_O::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter2.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void mul_I_O::thread_ap_idle_pp1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter4.read()))) {
        ap_idle_pp1 = ap_const_logic_1;
    } else {
        ap_idle_pp1 = ap_const_logic_0;
    }
}

void mul_I_O::thread_ap_idle_pp2() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp2_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp2_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp2_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp2_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp2_iter4.read()))) {
        ap_idle_pp2 = ap_const_logic_1;
    } else {
        ap_idle_pp2 = ap_const_logic_0;
    }
}

void mul_I_O::thread_ap_phi_mux_i2_0_phi_fu_231_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln132_reg_772.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_i2_0_phi_fu_231_p4 = i_reg_776.read();
    } else {
        ap_phi_mux_i2_0_phi_fu_231_p4 = i2_0_reg_227.read();
    }
}

void mul_I_O::thread_ap_phi_mux_i6_0_phi_fu_278_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln146_reg_822.read()) && 
         esl_seteq<1,1,1>(ap_block_pp2_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_i6_0_phi_fu_278_p4 = i_1_reg_826.read();
    } else {
        ap_phi_mux_i6_0_phi_fu_278_p4 = i6_0_reg_274.read();
    }
}

void mul_I_O::thread_ap_phi_mux_i_0_phi_fu_208_p4() {
    if ((esl_seteq<1,1,1>(icmp_ln110_reg_699.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_i_0_phi_fu_208_p4 = add_ln110_reg_703.read();
    } else {
        ap_phi_mux_i_0_phi_fu_208_p4 = i_0_reg_204.read();
    }
}

void mul_I_O::thread_ap_phi_mux_p_0288_0_phi_fu_219_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter4.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln132_reg_772_pp1_iter3_reg.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_p_0288_0_phi_fu_219_p4 = trunc_ln858_1_reg_807.read();
    } else {
        ap_phi_mux_p_0288_0_phi_fu_219_p4 = p_0288_0_reg_215.read();
    }
}

void mul_I_O::thread_ap_phi_mux_p_0356_0_phi_fu_266_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter4.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln146_reg_822_pp2_iter3_reg.read()) && 
         esl_seteq<1,1,1>(ap_block_pp2_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_p_0356_0_phi_fu_266_p4 = trunc_ln858_2_reg_857.read();
    } else {
        ap_phi_mux_p_0356_0_phi_fu_266_p4 = p_0356_0_reg_262.read();
    }
}

void mul_I_O::thread_ap_ready() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state32.read())) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void mul_I_O::thread_ap_return() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state32.read())) {
        ap_return = add_ln156_fu_655_p2.read();
    } else {
        ap_return = ap_return_preg.read();
    }
}

void mul_I_O::thread_grp_fu_389_p0() {
    grp_fu_389_p0 =  (sc_lv<64>) (grp_fu_389_p00.read());
}

void mul_I_O::thread_grp_fu_389_p00() {
    grp_fu_389_p00 = esl_zext<128,64>(reg_306.read());
}

void mul_I_O::thread_grp_fu_389_p1() {
    grp_fu_389_p1 =  (sc_lv<64>) (grp_fu_389_p10.read());
}

void mul_I_O::thread_grp_fu_389_p10() {
    grp_fu_389_p10 = esl_zext<128,64>(reg_310.read());
}

void mul_I_O::thread_i_1_fu_555_p2() {
    i_1_fu_555_p2 = (!ap_phi_mux_i6_0_phi_fu_278_p4.read().is_01() || !ap_const_lv4_1.is_01())? sc_lv<4>(): (sc_biguint<4>(ap_phi_mux_i6_0_phi_fu_278_p4.read()) + sc_biguint<4>(ap_const_lv4_1));
}

void mul_I_O::thread_i_fu_465_p2() {
    i_fu_465_p2 = (!ap_phi_mux_i2_0_phi_fu_231_p4.read().is_01() || !ap_const_lv4_1.is_01())? sc_lv<4>(): (sc_biguint<4>(ap_phi_mux_i2_0_phi_fu_231_p4.read()) + sc_biguint<4>(ap_const_lv4_1));
}

void mul_I_O::thread_icmp_ln104_fu_319_p2() {
    icmp_ln104_fu_319_p2 = (!j_0_reg_169.read().is_01() || !ap_const_lv5_10.is_01())? sc_lv<1>(): sc_lv<1>(j_0_reg_169.read() == ap_const_lv5_10);
}

void mul_I_O::thread_icmp_ln107_fu_336_p2() {
    icmp_ln107_fu_336_p2 = (!j1_0_reg_180.read().is_01() || !ap_const_lv4_8.is_01())? sc_lv<1>(): sc_lv<1>(j1_0_reg_180.read() == ap_const_lv4_8);
}

void mul_I_O::thread_icmp_ln110_fu_358_p2() {
    icmp_ln110_fu_358_p2 = (!ap_phi_mux_i_0_phi_fu_208_p4.read().is_01() || !ap_const_lv4_8.is_01())? sc_lv<1>(): sc_lv<1>(ap_phi_mux_i_0_phi_fu_208_p4.read() == ap_const_lv4_8);
}

void mul_I_O::thread_icmp_ln128_fu_353_p2() {
    icmp_ln128_fu_353_p2 = (!v_tmp_bits_read.read().is_01() || !ap_const_lv2_0.is_01())? sc_lv<1>(): sc_lv<1>(v_tmp_bits_read.read() == ap_const_lv2_0);
}

void mul_I_O::thread_icmp_ln132_fu_459_p2() {
    icmp_ln132_fu_459_p2 = (!ap_phi_mux_i2_0_phi_fu_231_p4.read().is_01() || !ap_const_lv4_8.is_01())? sc_lv<1>(): sc_lv<1>(ap_phi_mux_i2_0_phi_fu_231_p4.read() == ap_const_lv4_8);
}

void mul_I_O::thread_icmp_ln142_fu_544_p2() {
    icmp_ln142_fu_544_p2 = (!u_tmp_bits_read.read().is_01() || !ap_const_lv2_0.is_01())? sc_lv<1>(): sc_lv<1>(u_tmp_bits_read.read() == ap_const_lv2_0);
}

void mul_I_O::thread_icmp_ln146_fu_549_p2() {
    icmp_ln146_fu_549_p2 = (!ap_phi_mux_i6_0_phi_fu_278_p4.read().is_01() || !ap_const_lv4_8.is_01())? sc_lv<1>(): sc_lv<1>(ap_phi_mux_i6_0_phi_fu_278_p4.read() == ap_const_lv4_8);
}

void mul_I_O::thread_icmp_ln883_fu_436_p2() {
    icmp_ln883_fu_436_p2 = (!p_0176_1_reg_192.read().is_01() || !ap_const_lv64_0.is_01())? sc_lv<1>(): sc_lv<1>(p_0176_1_reg_192.read() == ap_const_lv64_0);
}

void mul_I_O::thread_j_1_fu_476_p2() {
    j_1_fu_476_p2 = (!j3_0_reg_239.read().is_01() || !ap_const_lv5_1.is_01())? sc_lv<5>(): (sc_biguint<5>(j3_0_reg_239.read()) + sc_biguint<5>(ap_const_lv5_1));
}

void mul_I_O::thread_j_2_fu_342_p2() {
    j_2_fu_342_p2 = (!j1_0_reg_180.read().is_01() || !ap_const_lv4_1.is_01())? sc_lv<4>(): (sc_biguint<4>(j1_0_reg_180.read()) + sc_biguint<4>(ap_const_lv4_1));
}

void mul_I_O::thread_j_3_fu_566_p2() {
    j_3_fu_566_p2 = (!j7_0_reg_286.read().is_01() || !ap_const_lv5_1.is_01())? sc_lv<5>(): (sc_biguint<5>(j7_0_reg_286.read()) + sc_biguint<5>(ap_const_lv5_1));
}

void mul_I_O::thread_j_fu_325_p2() {
    j_fu_325_p2 = (!j_0_reg_169.read().is_01() || !ap_const_lv5_1.is_01())? sc_lv<5>(): (sc_biguint<5>(j_0_reg_169.read()) + sc_biguint<5>(ap_const_lv5_1));
}

void mul_I_O::thread_k_V_fu_421_p2() {
    k_V_fu_421_p2 = (!zext_ln700_2_fu_417_p1.read().is_01() || !add_ln700_reg_738.read().is_01())? sc_lv<128>(): (sc_biguint<128>(zext_ln700_2_fu_417_p1.read()) + sc_biguint<128>(add_ln700_reg_738.read()));
}

void mul_I_O::thread_mul_ln156_fu_649_p0() {
    mul_ln156_fu_649_p0 =  (sc_lv<2>) (mul_ln156_fu_649_p00.read());
}

void mul_I_O::thread_mul_ln156_fu_649_p00() {
    mul_ln156_fu_649_p00 = esl_zext<4,2>(v_tmp_bits_read.read());
}

void mul_I_O::thread_mul_ln156_fu_649_p1() {
    mul_ln156_fu_649_p1 =  (sc_lv<2>) (mul_ln156_fu_649_p10.read());
}

void mul_I_O::thread_mul_ln156_fu_649_p10() {
    mul_ln156_fu_649_p10 = esl_zext<4,2>(u_tmp_bits_read.read());
}

void mul_I_O::thread_mul_ln156_fu_649_p2() {
    mul_ln156_fu_649_p2 = (!mul_ln156_fu_649_p0.read().is_01() || !mul_ln156_fu_649_p1.read().is_01())? sc_lv<4>(): sc_biguint<2>(mul_ln156_fu_649_p0.read()) * sc_biguint<2>(mul_ln156_fu_649_p1.read());
}

void mul_I_O::thread_tmp_V_1_fu_602_p2() {
    tmp_V_1_fu_602_p2 = (!zext_ln700_8_fu_599_p1.read().is_01() || !zext_ln146_fu_591_p1.read().is_01())? sc_lv<66>(): (sc_biguint<66>(zext_ln700_8_fu_599_p1.read()) + sc_biguint<66>(zext_ln146_fu_591_p1.read()));
}

void mul_I_O::thread_tmp_V_fu_512_p2() {
    tmp_V_fu_512_p2 = (!zext_ln700_5_fu_509_p1.read().is_01() || !zext_ln132_fu_501_p1.read().is_01())? sc_lv<66>(): (sc_biguint<66>(zext_ln700_5_fu_509_p1.read()) + sc_biguint<66>(zext_ln132_fu_501_p1.read()));
}

void mul_I_O::thread_trunc_ln700_fu_408_p1() {
    trunc_ln700_fu_408_p1 = add_ln700_fu_403_p2.read().range(64-1, 0);
}

void mul_I_O::thread_u_digits_data_V_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0))) {
        u_digits_data_V_address0 =  (sc_lv<3>) (zext_ln135_fu_482_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        u_digits_data_V_address0 =  (sc_lv<3>) (zext_ln115_1_fu_376_p1.read());
    } else {
        u_digits_data_V_address0 = "XXX";
    }
}

void mul_I_O::thread_u_digits_data_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)))) {
        u_digits_data_V_ce0 = ap_const_logic_1;
    } else {
        u_digits_data_V_ce0 = ap_const_logic_0;
    }
}

void mul_I_O::thread_v_digits_data_V_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp2_stage0.read(), ap_const_boolean_0))) {
        v_digits_data_V_address0 =  (sc_lv<3>) (zext_ln149_fu_572_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        v_digits_data_V_address0 = v_digits_data_V_addr_reg_690.read();
    } else {
        v_digits_data_V_address0 = "XXX";
    }
}

void mul_I_O::thread_v_digits_data_V_ce0() {
    if (((esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)))) {
        v_digits_data_V_ce0 = ap_const_logic_1;
    } else {
        v_digits_data_V_ce0 = ap_const_logic_0;
    }
}

void mul_I_O::thread_w_digits_data_V_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter4.read()) && 
         esl_seteq<1,1,1>(ap_block_pp2_stage0.read(), ap_const_boolean_0))) {
        w_digits_data_V_address0 = w_digits_data_V_addr_4_reg_831_pp2_iter3_reg.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0))) {
        w_digits_data_V_address0 =  (sc_lv<4>) (zext_ln136_fu_471_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state18.read())) {
        w_digits_data_V_address0 = w_digits_data_V_addr_3_reg_762.read();
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state15.read())) {
        w_digits_data_V_address0 =  (sc_lv<4>) (zext_ln122_fu_448_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0))) {
        w_digits_data_V_address0 = w_digits_data_V_addr_1_reg_733.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0))) {
        w_digits_data_V_address0 =  (sc_lv<4>) (zext_ln115_2_fu_395_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read())) {
        w_digits_data_V_address0 =  (sc_lv<4>) (zext_ln104_fu_331_p1.read());
    } else {
        w_digits_data_V_address0 =  (sc_lv<4>) ("XXXX");
    }
}

void mul_I_O::thread_w_digits_data_V_address1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp2_stage0.read(), ap_const_boolean_0))) {
        w_digits_data_V_address1 =  (sc_lv<4>) (zext_ln150_fu_561_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter4.read()) && 
                esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0))) {
        w_digits_data_V_address1 = w_digits_data_V_addr_2_reg_781_pp1_iter3_reg.read();
    } else {
        w_digits_data_V_address1 =  (sc_lv<4>) ("XXXX");
    }
}

void mul_I_O::thread_w_digits_data_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0)) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state15.read()) || 
         (esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read())) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state18.read()) || 
         (esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter4.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read())))) {
        w_digits_data_V_ce0 = ap_const_logic_1;
    } else {
        w_digits_data_V_ce0 = ap_const_logic_0;
    }
}

void mul_I_O::thread_w_digits_data_V_ce1() {
    if (((esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read())) || 
         (esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter4.read())))) {
        w_digits_data_V_ce1 = ap_const_logic_1;
    } else {
        w_digits_data_V_ce1 = ap_const_logic_0;
    }
}

void mul_I_O::thread_w_digits_data_V_d0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter4.read()) && 
         esl_seteq<1,1,1>(ap_block_pp2_stage0.read(), ap_const_boolean_0))) {
        w_digits_data_V_d0 = add_ln209_3_reg_852.read();
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state18.read())) {
        w_digits_data_V_d0 = add_ln209_2_reg_767.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0))) {
        w_digits_data_V_d0 = add_ln209_1_reg_748.read();
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read())) {
        w_digits_data_V_d0 = ap_const_lv64_0;
    } else {
        w_digits_data_V_d0 =  (sc_lv<64>) ("XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX");
    }
}

void mul_I_O::thread_w_digits_data_V_d1() {
    w_digits_data_V_d1 = add_ln209_reg_802.read();
}

void mul_I_O::thread_w_digits_data_V_we0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln110_reg_699_pp0_iter2_reg.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln104_fu_319_p2.read())) || 
         (esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter4.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln146_reg_822_pp2_iter3_reg.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state18.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln883_reg_758.read())))) {
        w_digits_data_V_we0 = ap_const_logic_1;
    } else {
        w_digits_data_V_we0 = ap_const_logic_0;
    }
}

void mul_I_O::thread_w_digits_data_V_we1() {
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter4.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln132_reg_772_pp1_iter3_reg.read()))) {
        w_digits_data_V_we1 = ap_const_logic_1;
    } else {
        w_digits_data_V_we1 = ap_const_logic_0;
    }
}

void mul_I_O::thread_xor_ln122_fu_442_p2() {
    xor_ln122_fu_442_p2 = (j1_0_reg_180.read() ^ ap_const_lv4_8);
}

void mul_I_O::thread_zext_ln104_fu_331_p1() {
    zext_ln104_fu_331_p1 = esl_zext<64,5>(j_0_reg_169.read());
}

void mul_I_O::thread_zext_ln110_fu_399_p1() {
    zext_ln110_fu_399_p1 = esl_zext<128,64>(p_0176_1_reg_192.read());
}

void mul_I_O::thread_zext_ln115_1_fu_376_p1() {
    zext_ln115_1_fu_376_p1 = esl_zext<64,4>(ap_phi_mux_i_0_phi_fu_208_p4.read());
}

void mul_I_O::thread_zext_ln115_2_fu_395_p1() {
    zext_ln115_2_fu_395_p1 = esl_zext<64,4>(add_ln113_reg_708_pp0_iter1_reg.read());
}

void mul_I_O::thread_zext_ln115_fu_348_p1() {
    zext_ln115_fu_348_p1 = esl_zext<64,4>(j1_0_reg_180.read());
}

void mul_I_O::thread_zext_ln122_fu_448_p1() {
    zext_ln122_fu_448_p1 = esl_zext<64,4>(xor_ln122_fu_442_p2.read());
}

void mul_I_O::thread_zext_ln132_fu_501_p1() {
    zext_ln132_fu_501_p1 = esl_zext<66,2>(ap_phi_mux_p_0288_0_phi_fu_219_p4.read());
}

void mul_I_O::thread_zext_ln135_fu_482_p1() {
    zext_ln135_fu_482_p1 = esl_zext<64,4>(i2_0_reg_227.read());
}

void mul_I_O::thread_zext_ln136_1_fu_487_p1() {
    zext_ln136_1_fu_487_p1 = esl_zext<65,64>(u_digits_data_V_q0.read());
}

void mul_I_O::thread_zext_ln136_fu_471_p1() {
    zext_ln136_fu_471_p1 = esl_zext<64,5>(j3_0_reg_239.read());
}

void mul_I_O::thread_zext_ln142_fu_540_p1() {
    zext_ln142_fu_540_p1 = esl_zext<3,2>(w_tmp_bits_0_reg_250.read());
}

void mul_I_O::thread_zext_ln146_fu_591_p1() {
    zext_ln146_fu_591_p1 = esl_zext<66,2>(ap_phi_mux_p_0356_0_phi_fu_266_p4.read());
}

void mul_I_O::thread_zext_ln149_fu_572_p1() {
    zext_ln149_fu_572_p1 = esl_zext<64,4>(i6_0_reg_274.read());
}

void mul_I_O::thread_zext_ln150_1_fu_577_p1() {
    zext_ln150_1_fu_577_p1 = esl_zext<65,64>(v_digits_data_V_q0.read());
}

void mul_I_O::thread_zext_ln150_fu_561_p1() {
    zext_ln150_fu_561_p1 = esl_zext<64,5>(j7_0_reg_286.read());
}

void mul_I_O::thread_zext_ln154_fu_630_p1() {
    zext_ln154_fu_630_p1 = esl_zext<3,2>(p_0356_0_reg_262.read());
}

void mul_I_O::thread_zext_ln156_fu_639_p1() {
    zext_ln156_fu_639_p1 = esl_zext<4,3>(w_tmp_bits_1_reg_297.read());
}

void mul_I_O::thread_zext_ln700_2_fu_417_p1() {
    zext_ln700_2_fu_417_p1 = esl_zext<128,64>(reg_314.read());
}

void mul_I_O::thread_zext_ln700_3_fu_491_p1() {
    zext_ln700_3_fu_491_p1 = esl_zext<65,64>(reg_314.read());
}

void mul_I_O::thread_zext_ln700_4_fu_505_p1() {
    zext_ln700_4_fu_505_p1 = esl_zext<64,2>(ap_phi_mux_p_0288_0_phi_fu_219_p4.read());
}

void mul_I_O::thread_zext_ln700_5_fu_509_p1() {
    zext_ln700_5_fu_509_p1 = esl_zext<66,65>(add_ln700_2_reg_797.read());
}

void mul_I_O::thread_zext_ln700_6_fu_581_p1() {
    zext_ln700_6_fu_581_p1 = esl_zext<65,64>(reg_314.read());
}

void mul_I_O::thread_zext_ln700_7_fu_595_p1() {
    zext_ln700_7_fu_595_p1 = esl_zext<64,2>(ap_phi_mux_p_0356_0_phi_fu_266_p4.read());
}

void mul_I_O::thread_zext_ln700_8_fu_599_p1() {
    zext_ln700_8_fu_599_p1 = esl_zext<66,65>(add_ln700_4_reg_847.read());
}

void mul_I_O::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
                ap_NS_fsm = ap_ST_fsm_state2;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln104_fu_319_p2.read()))) {
                ap_NS_fsm = ap_ST_fsm_state3;
            } else {
                ap_NS_fsm = ap_ST_fsm_state2;
            }
            break;
        case 4 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && esl_seteq<1,1,1>(icmp_ln107_fu_336_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln128_fu_353_p2.read()))) {
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && esl_seteq<1,1,1>(icmp_ln107_fu_336_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(icmp_ln128_fu_353_p2.read(), ap_const_lv1_1))) {
                ap_NS_fsm = ap_ST_fsm_state25;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 8 : 
            if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln110_fu_358_p2.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln110_fu_358_p2.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0))) {
                ap_NS_fsm = ap_ST_fsm_state15;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 16 : 
            if (esl_seteq<1,1,1>(ap_block_pp0_stage1_subdone.read(), ap_const_boolean_0)) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            }
            break;
        case 32 : 
            if ((esl_seteq<1,1,1>(ap_block_pp0_stage2_subdone.read(), ap_const_boolean_0) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage2_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage2_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0))) {
                ap_NS_fsm = ap_ST_fsm_state15;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            }
            break;
        case 64 : 
            if (esl_seteq<1,1,1>(ap_block_pp0_stage3_subdone.read(), ap_const_boolean_0)) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            }
            break;
        case 128 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state15.read()) && esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln883_fu_436_p2.read()))) {
                ap_NS_fsm = ap_ST_fsm_state18;
            } else {
                ap_NS_fsm = ap_ST_fsm_state16;
            }
            break;
        case 256 : 
            ap_NS_fsm = ap_ST_fsm_state17;
            break;
        case 512 : 
            ap_NS_fsm = ap_ST_fsm_state18;
            break;
        case 1024 : 
            ap_NS_fsm = ap_ST_fsm_state3;
            break;
        case 2048 : 
            if ((!(esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter4.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp1_iter3.read(), ap_const_logic_0)) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln132_fu_459_p2.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp1_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            } else if (((esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter4.read()) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp1_iter3.read(), ap_const_logic_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
  esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln132_fu_459_p2.read()) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp1_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_state24;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            }
            break;
        case 4096 : 
            ap_NS_fsm = ap_ST_fsm_state25;
            break;
        case 8192 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state25.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln142_fu_544_p2.read()))) {
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_state32;
            }
            break;
        case 16384 : 
            if ((!(esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter4.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp2_iter3.read(), ap_const_logic_0)) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln146_fu_549_p2.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp2_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            } else if (((esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter4.read()) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp2_iter3.read(), ap_const_logic_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && 
  esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln146_fu_549_p2.read()) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp2_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_state31;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            }
            break;
        case 32768 : 
            ap_NS_fsm = ap_ST_fsm_state32;
            break;
        case 65536 : 
            ap_NS_fsm = ap_ST_fsm_state1;
            break;
        default : 
            ap_NS_fsm =  (sc_lv<17>) ("XXXXXXXXXXXXXXXXX");
            break;
    }
}

}

