// Seed: 565698337
module module_0;
  logic [-1 : -1] id_1;
  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  module_0 modCall_1 ();
  inout wire id_1;
endmodule
module module_2 (
    input supply1 id_0,
    input wand id_1,
    output wand id_2,
    output wand id_3,
    output wand id_4,
    input wire id_5,
    input wire id_6,
    input tri id_7,
    input wand id_8,
    output tri id_9,
    input tri id_10,
    input supply0 id_11,
    input wor id_12,
    input tri id_13,
    output wor id_14,
    output uwire id_15,
    input uwire id_16,
    input wand id_17,
    input supply0 id_18,
    input tri id_19,
    input tri0 id_20,
    output tri1 id_21,
    input tri1 id_22
);
endmodule
module module_3 (
    input supply0 id_0,
    input tri0 id_1,
    input tri0 id_2,
    input tri0 id_3
    , id_21,
    input wand id_4,
    output supply0 id_5,
    output wand id_6,
    input wor id_7,
    output supply0 id_8,
    input tri id_9,
    output tri1 id_10,
    input wand id_11,
    input supply1 id_12,
    output wire id_13,
    input tri id_14,
    input tri0 id_15,
    input tri0 id_16,
    output wand id_17,
    input tri0 id_18,
    input tri id_19
);
  assign id_5 = 1;
  assign id_21[-1] = id_12;
  module_2 modCall_1 (
      id_0,
      id_15,
      id_8,
      id_8,
      id_8,
      id_3,
      id_14,
      id_18,
      id_14,
      id_10,
      id_12,
      id_12,
      id_9,
      id_4,
      id_10,
      id_17,
      id_11,
      id_7,
      id_1,
      id_1,
      id_3,
      id_6,
      id_7
  );
  assign modCall_1.id_15 = 0;
endmodule
