;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-128
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	JMP 900, @30
	JMP 900, @30
	SPL 900
	SUB #127, <104
	SUB #127, <104
	SUB #127, <104
	SUB -12, @0
	SUB 0, -0
	SUB #272, @100
	SLT 272, 48
	SLT 300, 90
	SLT 272, 48
	SLT 272, 48
	DAT #-12, <0
	ADD #-110, 9
	JMN 0, <-25
	ADD #-110, 9
	SUB -12, @10
	SUB 0, -0
	SLT 0, @-792
	SUB @121, 106
	SPL 0, #-792
	JMZ <121, 106
	SUB @121, 106
	DJN 0, #-792
	SUB #0, -2
	ADD -1, <-20
	SUB @121, 106
	DJN 0, #-792
	JMZ <130, 9
	SUB -12, @0
	MOV -4, <-20
	JMN 0, <-22
	DAT <272, <100
	MOV -4, <-20
	JMZ <130, 9
	SUB -12, @10
	MOV -1, <-20
	JMZ <130, 9
	SPL 0, <-22
	CMP -207, <-128
	ADD 210, 60
	MOV -1, <-20
	SPL 0, <-22
	CMP -207, <-128
