\hypertarget{group___r_c_c___a_p_b1___clock___enable___disable}{}\section{A\+P\+B1 Peripheral Clock Enable Disable}
\label{group___r_c_c___a_p_b1___clock___enable___disable}\index{A\+P\+B1 Peripheral Clock Enable Disable@{A\+P\+B1 Peripheral Clock Enable Disable}}


Enable or disable the Low Speed A\+PB (A\+P\+B1) peripheral clock.  


\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M5\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+W\+W\+D\+G\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+I2\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+A\+R\+T2\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+I2\+C1\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+I2\+C2\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+W\+R\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}()
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b1___clock___enable___disable_ga44f246a1407fadc350e416e4c3256f6e}\label{group___r_c_c___a_p_b1___clock___enable___disable_ga44f246a1407fadc350e416e4c3256f6e}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M5\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+T\+I\+M5\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b1___clock___enable___disable_ga6afa0a633cf2553743a494d97aa5b997}\label{group___r_c_c___a_p_b1___clock___enable___disable_ga6afa0a633cf2553743a494d97aa5b997}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+W\+W\+D\+G\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+W\+W\+D\+G\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b1___clock___enable___disable_gabb56a85a6424a60da8edc681f3a1c918}\label{group___r_c_c___a_p_b1___clock___enable___disable_gabb56a85a6424a60da8edc681f3a1c918}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+I2\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+S\+P\+I2\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b1___clock___enable___disable_ga1edc6c83fbebf8b4265ef9500aa04b04}\label{group___r_c_c___a_p_b1___clock___enable___disable_ga1edc6c83fbebf8b4265ef9500aa04b04}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+A\+R\+T2\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+U\+S\+A\+R\+T2\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b1___clock___enable___disable_ga490a853eae72da96aad5379a6e939dd8}\label{group___r_c_c___a_p_b1___clock___enable___disable_ga490a853eae72da96aad5379a6e939dd8}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+I2\+C1\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+I2\+C1\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b1___clock___enable___disable_ga3ebc5988bcf1e2965ed482fd76c67b22}\label{group___r_c_c___a_p_b1___clock___enable___disable_ga3ebc5988bcf1e2965ed482fd76c67b22}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+I2\+C2\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+I2\+C2\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b1___clock___enable___disable_gaf3db86d2db2bad45732a742b6a91ea0b}\label{group___r_c_c___a_p_b1___clock___enable___disable_gaf3db86d2db2bad45732a742b6a91ea0b}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+W\+R\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B1\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+P\+W\+R\+EN))
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Enable or disable the Low Speed A\+PB (A\+P\+B1) peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c___a_p_b1___clock___enable___disable_gaaeae5b9e93721dd4e34274600996baeb}\label{group___r_c_c___a_p_b1___clock___enable___disable_gaaeae5b9e93721dd4e34274600996baeb}} 
\index{A\+P\+B1 Peripheral Clock Enable Disable@{A\+P\+B1 Peripheral Clock Enable Disable}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+I2\+C1\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+I2\+C1\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+I2\+C1\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+I2\+C1\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}!A\+P\+B1 Peripheral Clock Enable Disable@{A\+P\+B1 Peripheral Clock Enable Disable}}
\subsubsection{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+I2\+C1\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}{\_\_HAL\_RCC\_I2C1\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+I2\+C1\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
\textcolor{keywordflow}{do} \{ \(\backslash\)
                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)
                                        SET\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_I2C1EN);\(\backslash\)
                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)
                                        tmpreg = READ\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_I2C1EN);\(\backslash\)
                                        UNUSED(tmpreg); \(\backslash\)
                                          \} \textcolor{keywordflow}{while}(0U)
\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___a_p_b1___clock___enable___disable_ga7826848ae938c7f59984d12bc883a6f0}\label{group___r_c_c___a_p_b1___clock___enable___disable_ga7826848ae938c7f59984d12bc883a6f0}} 
\index{A\+P\+B1 Peripheral Clock Enable Disable@{A\+P\+B1 Peripheral Clock Enable Disable}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+I2\+C2\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+I2\+C2\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+I2\+C2\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+I2\+C2\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}!A\+P\+B1 Peripheral Clock Enable Disable@{A\+P\+B1 Peripheral Clock Enable Disable}}
\subsubsection{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+I2\+C2\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}{\_\_HAL\_RCC\_I2C2\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+I2\+C2\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
\textcolor{keywordflow}{do} \{ \(\backslash\)
                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)
                                        SET\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_I2C2EN);\(\backslash\)
                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)
                                        tmpreg = READ\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_I2C2EN);\(\backslash\)
                                        UNUSED(tmpreg); \(\backslash\)
                                          \} \textcolor{keywordflow}{while}(0U)
\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___a_p_b1___clock___enable___disable_ga6c7399cc977622172aeda52a86ceed92}\label{group___r_c_c___a_p_b1___clock___enable___disable_ga6c7399cc977622172aeda52a86ceed92}} 
\index{A\+P\+B1 Peripheral Clock Enable Disable@{A\+P\+B1 Peripheral Clock Enable Disable}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+W\+R\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+W\+R\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+W\+R\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+W\+R\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}!A\+P\+B1 Peripheral Clock Enable Disable@{A\+P\+B1 Peripheral Clock Enable Disable}}
\subsubsection{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+W\+R\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}{\_\_HAL\_RCC\_PWR\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+W\+R\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
\textcolor{keywordflow}{do} \{ \(\backslash\)
                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)
                                        SET\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_PWREN);\(\backslash\)
                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)
                                        tmpreg = READ\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_PWREN);\(\backslash\)
                                        UNUSED(tmpreg); \(\backslash\)
                                          \} \textcolor{keywordflow}{while}(0U)
\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___a_p_b1___clock___enable___disable_ga12352adbb876f2b827d6ac3a04d94e26}\label{group___r_c_c___a_p_b1___clock___enable___disable_ga12352adbb876f2b827d6ac3a04d94e26}} 
\index{A\+P\+B1 Peripheral Clock Enable Disable@{A\+P\+B1 Peripheral Clock Enable Disable}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+I2\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+I2\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+I2\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+I2\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}!A\+P\+B1 Peripheral Clock Enable Disable@{A\+P\+B1 Peripheral Clock Enable Disable}}
\subsubsection{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+I2\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}{\_\_HAL\_RCC\_SPI2\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+I2\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
\textcolor{keywordflow}{do} \{ \(\backslash\)
                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)
                                        SET\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_SPI2EN);\(\backslash\)
                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)
                                        tmpreg = READ\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_SPI2EN);\(\backslash\)
                                        UNUSED(tmpreg); \(\backslash\)
                                          \} \textcolor{keywordflow}{while}(0U)
\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___a_p_b1___clock___enable___disable_gab6669f7a9f892e39fb22b349c1afd78d}\label{group___r_c_c___a_p_b1___clock___enable___disable_gab6669f7a9f892e39fb22b349c1afd78d}} 
\index{A\+P\+B1 Peripheral Clock Enable Disable@{A\+P\+B1 Peripheral Clock Enable Disable}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M5\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M5\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M5\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M5\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}!A\+P\+B1 Peripheral Clock Enable Disable@{A\+P\+B1 Peripheral Clock Enable Disable}}
\subsubsection{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M5\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}{\_\_HAL\_RCC\_TIM5\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M5\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
\textcolor{keywordflow}{do} \{ \(\backslash\)
                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)
                                        SET\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_TIM5EN);\(\backslash\)
                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)
                                        tmpreg = READ\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_TIM5EN);\(\backslash\)
                                        UNUSED(tmpreg); \(\backslash\)
                                          \} \textcolor{keywordflow}{while}(0U)
\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___a_p_b1___clock___enable___disable_gaaf50c7d2265d978fab8fbb68a518096d}\label{group___r_c_c___a_p_b1___clock___enable___disable_gaaf50c7d2265d978fab8fbb68a518096d}} 
\index{A\+P\+B1 Peripheral Clock Enable Disable@{A\+P\+B1 Peripheral Clock Enable Disable}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+A\+R\+T2\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+A\+R\+T2\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+A\+R\+T2\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+A\+R\+T2\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}!A\+P\+B1 Peripheral Clock Enable Disable@{A\+P\+B1 Peripheral Clock Enable Disable}}
\subsubsection{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+A\+R\+T2\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}{\_\_HAL\_RCC\_USART2\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+A\+R\+T2\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
\textcolor{keywordflow}{do} \{ \(\backslash\)
                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)
                                        SET\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_USART2EN);\(\backslash\)
                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)
                                        tmpreg = READ\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_USART2EN);\(\backslash\)
                                        UNUSED(tmpreg); \(\backslash\)
                                          \} \textcolor{keywordflow}{while}(0U)
\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___a_p_b1___clock___enable___disable_gab0c13cc10b36c32d750be226d2fda3b2}\label{group___r_c_c___a_p_b1___clock___enable___disable_gab0c13cc10b36c32d750be226d2fda3b2}} 
\index{A\+P\+B1 Peripheral Clock Enable Disable@{A\+P\+B1 Peripheral Clock Enable Disable}!\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+W\+W\+D\+G\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+W\+W\+D\+G\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}}
\index{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+W\+W\+D\+G\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE@{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+W\+W\+D\+G\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}!A\+P\+B1 Peripheral Clock Enable Disable@{A\+P\+B1 Peripheral Clock Enable Disable}}
\subsubsection{\texorpdfstring{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+W\+W\+D\+G\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE}{\_\_HAL\_RCC\_WWDG\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+W\+W\+D\+G\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
\textcolor{keywordflow}{do} \{ \(\backslash\)
                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)
                                        SET\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_WWDGEN);\(\backslash\)
                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)
                                        tmpreg = READ\_BIT(RCC->APB1ENR, RCC\_APB1ENR\_WWDGEN);\(\backslash\)
                                        UNUSED(tmpreg); \(\backslash\)
                                          \} \textcolor{keywordflow}{while}(0U)
\end{DoxyCode}
