; Generated by QuickSFV v2.36 on 2016-09-07 at 18:05:51
; http://www.QuickSFV.org
;
;       387839  09:10.59 2015-04-28 Datasheet\ADC\LTC2308fb.pdf
;       826488  17:34.09 2013-07-25 Datasheet\Audio CODEC\WM8731.pdf
;       278745  17:34.23 2013-07-25 Datasheet\Clock\Si5350C-B.pdf
;      2950753  17:34.38 2013-07-25 Datasheet\DDR3 SDRAM\43TR16256A-85120AL(ISSI).pdf
;      2037625  10:32.13 2014-12-19 Datasheet\EPCS128\S25FL128SAGMFI011.pdf
;       429140  17:35.05 2013-07-25 Datasheet\Ethernet\ksz9021rl-rn_ds.pdf
;       790662  17:35.23 2013-07-25 Datasheet\FPGA\cyclone5_datasheet.pdf
;     23335135  17:35.23 2013-07-25 Datasheet\FPGA\cyclone5_handbook.pdf
;       487845  17:35.49 2013-07-25 Datasheet\G-Sensor\ADXL345.pdf
;       200255  17:36.06 2013-07-25 Datasheet\IR Receiver and Emitter\IR12_21C_TR8.pdf
;       327815  17:36.06 2013-07-25 Datasheet\IR Receiver and Emitter\IRM_V538_TR1.pdf
;       308983  17:36.36 2013-07-25 Datasheet\Power\LT3080-1.pdf
;       303784  17:36.36 2013-07-25 Datasheet\Power\LT3085.pdf
;       353206  17:36.36 2013-07-25 Datasheet\Power\LTC3605.pdf
;       480472  17:36.36 2013-07-25 Datasheet\Power\LTC3608.pdf
;       419677  17:36.36 2013-07-25 Datasheet\Power\LTC3633.pdf
;       409038  17:36.36 2013-07-25 Datasheet\Power\LTM4624.pdf
;      1158569  17:36.36 2013-07-25 Datasheet\Power\tps51200.pdf
;      1364045  17:37.03 2013-07-25 Datasheet\SDRAM\IS42R16320D.pdf
;       789084  17:37.20 2013-07-25 Datasheet\UART TO USB\DS_FT232R.pdf
;      1159723  17:37.34 2013-07-25 Datasheet\USB\USB251xb.pdf
;       940106  17:37.34 2013-07-25 Datasheet\USB\USB3300-EZK.pdf
;       295220  17:37.46 2013-07-25 Datasheet\Video DAC\ADV7123.pdf
;      2907883  17:37.59 2013-07-25 Datasheet\Video Decoder\ADV7180.pdf
;       307448  12:01.41 2014-03-21 Demonstrations\ControlPanel\bin\ControlPanel
;        20871  17:46.07 2014-01-06 Demonstrations\ControlPanel\bin\hello
;     37238283  18:49.12 2014-03-21 Demonstrations\ControlPanel\bin\qt-4.8.5-altera-soc.tar.bz2
;         3039  18:59.07 2013-10-11 Demonstrations\ControlPanel\ControlPanel_QT\ADLX345.cpp
;         3448  18:59.07 2013-10-11 Demonstrations\ControlPanel\ControlPanel_QT\ADLX345.h
;       218305  17:21.02 2013-12-09 Demonstrations\ControlPanel\ControlPanel_QT\ControlPanel
;          796  14:19.13 2014-03-21 Demonstrations\ControlPanel\ControlPanel_QT\ControlPanel.pro
;        35719  14:19.13 2014-03-21 Demonstrations\ControlPanel\ControlPanel_QT\ControlPanel.pro.user
;        20137  15:52.41 2013-12-09 Demonstrations\ControlPanel\ControlPanel_QT\ControlPanel.pro.user.2.7pre1
;         5374  17:21.02 2013-12-09 Demonstrations\ControlPanel\ControlPanel_QT\dialog.cpp
;         1691  20:29.52 2013-10-16 Demonstrations\ControlPanel\ControlPanel_QT\dialog.h
;        34778  14:19.13 2014-03-21 Demonstrations\ControlPanel\ControlPanel_QT\dialog.ui
;         6369  17:21.02 2013-12-09 Demonstrations\ControlPanel\ControlPanel_QT\fpga.cpp
;          787  15:52.41 2013-12-09 Demonstrations\ControlPanel\ControlPanel_QT\fpga.h
;         3007  17:21.02 2013-12-09 Demonstrations\ControlPanel\ControlPanel_QT\hps.cpp
;          384  18:59.07 2013-10-11 Demonstrations\ControlPanel\ControlPanel_QT\hps.h
;         3936  18:59.07 2013-10-11 Demonstrations\ControlPanel\ControlPanel_QT\hps_0.h
;          164  18:59.07 2013-10-11 Demonstrations\ControlPanel\ControlPanel_QT\main.cpp
;         1472  18:59.07 2013-10-11 Demonstrations\ControlPanel\ControlPanel_QT\tab_button.cpp
;         2475  15:52.41 2013-12-09 Demonstrations\ControlPanel\ControlPanel_QT\tab_gsensor.cpp
;         1264  18:59.07 2013-10-11 Demonstrations\ControlPanel\ControlPanel_QT\tab_hex.cpp
;         2797  17:21.02 2013-12-09 Demonstrations\ControlPanel\ControlPanel_QT\tab_ir.cpp
;         5864  18:59.07 2013-10-11 Demonstrations\ControlPanel\ControlPanel_QT\images\BUTTON_DOWN.bmp
;         5864  18:59.07 2013-10-11 Demonstrations\ControlPanel\ControlPanel_QT\images\BUTTON_UP.bmp
;         1974  11:13.52 2013-10-23 Demonstrations\ControlPanel\ControlPanel_QT\images\GLED.bmp
;         7136  18:59.07 2013-10-11 Demonstrations\ControlPanel\ControlPanel_QT\images\HEX_0.bmp
;         7136  18:59.07 2013-10-11 Demonstrations\ControlPanel\ControlPanel_QT\images\HEX_1.bmp
;         7136  18:59.07 2013-10-11 Demonstrations\ControlPanel\ControlPanel_QT\images\HEX_2.bmp
;         7136  18:59.07 2013-10-11 Demonstrations\ControlPanel\ControlPanel_QT\images\HEX_3.bmp
;         7136  18:59.07 2013-10-11 Demonstrations\ControlPanel\ControlPanel_QT\images\HEX_4.bmp
;         7136  18:59.07 2013-10-11 Demonstrations\ControlPanel\ControlPanel_QT\images\HEX_5.bmp
;         7136  18:59.07 2013-10-11 Demonstrations\ControlPanel\ControlPanel_QT\images\HEX_6.bmp
;         7136  18:59.07 2013-10-11 Demonstrations\ControlPanel\ControlPanel_QT\images\HEX_7.bmp
;         7136  18:59.07 2013-10-11 Demonstrations\ControlPanel\ControlPanel_QT\images\HEX_8.bmp
;         7136  18:59.07 2013-10-11 Demonstrations\ControlPanel\ControlPanel_QT\images\HEX_9.bmp
;         7136  18:59.07 2013-10-11 Demonstrations\ControlPanel\ControlPanel_QT\images\HEX_a.bmp
;         7136  18:59.07 2013-10-11 Demonstrations\ControlPanel\ControlPanel_QT\images\HEX_b.bmp
;         7136  18:59.07 2013-10-11 Demonstrations\ControlPanel\ControlPanel_QT\images\HEX_c.bmp
;         7136  18:59.07 2013-10-11 Demonstrations\ControlPanel\ControlPanel_QT\images\HEX_d.bmp
;         7136  18:59.07 2013-10-11 Demonstrations\ControlPanel\ControlPanel_QT\images\HEX_e.bmp
;         7136  18:59.07 2013-10-11 Demonstrations\ControlPanel\ControlPanel_QT\images\HEX_f.bmp
;         1053  14:19.13 2014-03-21 Demonstrations\ControlPanel\ControlPanel_QT\images\images.qrc
;        45846  18:59.07 2013-10-11 Demonstrations\ControlPanel\ControlPanel_QT\images\IR_RX.bmp
;         1974  11:13.52 2013-10-23 Demonstrations\ControlPanel\ControlPanel_QT\images\RLED.bmp
;         2040  18:59.07 2013-10-11 Demonstrations\ControlPanel\ControlPanel_QT\images\SMALL_BUTTON_DOWN.bmp
;         2040  18:59.07 2013-10-11 Demonstrations\ControlPanel\ControlPanel_QT\images\SMALL_BUTTON_UP.bmp
;         3836  18:59.07 2013-10-11 Demonstrations\ControlPanel\ControlPanel_QT\images\SW_down.bmp
;         3836  18:59.07 2013-10-11 Demonstrations\ControlPanel\ControlPanel_QT\images\SW_up.bmp
;         7458  14:19.13 2014-03-21 Demonstrations\ControlPanel\ControlPanel_QT\images\tab\G-Sensor.png
;         4682  14:19.13 2014-03-21 Demonstrations\ControlPanel\ControlPanel_QT\images\tab\IRDA.png
;        67632  14:19.13 2014-03-21 Demonstrations\ControlPanel\ControlPanel_QT\images\tab\movie.png
;         7167  14:19.13 2014-03-21 Demonstrations\ControlPanel\ControlPanel_QT\images\tab\VGA.png
;         1727  14:19.13 2014-03-21 Demonstrations\ControlPanel\ControlPanel_QT\images\tab\Video.png
;         4875  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\c5_pin_model_dump.txt
;        58959  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\cio_dump_disallowed_lists.echo
;          434  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SOC_golden_top.cdf
;           26  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SOC_golden_top.done
;         1028  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SOC_golden_top.fit.smsg
;          678  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SOC_golden_top.fit.summary
;        18966  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SOC_golden_top.jdi
;        91723  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SOC_golden_top.map.smsg
;          549  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SOC_golden_top.map.summary
;       104488  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SOC_golden_top.pin
;     33554640  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SOC_golden_top.pof
;          117  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SOC_golden_top.qpf
;        70497  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SOC_golden_top.qsf
;         1730  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SOC_golden_top.sdc
;      7500285  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SOC_golden_top.sof
;        26894  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SOC_golden_top.sta.summary
;        22513  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SOC_golden_top.v
;        57531  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SOC_golden_top_assignment_defaults.qdf
;        47679  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS.bsf
;            0  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS.cmp
;      1346053  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS.html
;       144400  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS.qsys
;      3276402  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS.sopcinfo
;         6685  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\hps_sdram_p0_all_pins.txt
;         1717  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\hps_sdram_p0_summary.csv
;        44416  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\new_pin_assign.tcl
;         1270  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\PLLJ_PLLSPE_INFO.txt
;      7007184  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\soc_system.rbf
;           85  16:00.40 2013-12-10 Demonstrations\ControlPanel\Quartus\sof_to_rbf.bat
;        70037  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\.qsys_edit\DE1_SoC_QSYS.xml
;           66  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\.qsys_edit\filters.xml
;        70037  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\.qsys_edit\layout.xml
;          723  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\.qsys_edit\preferences.xml
;      9225793  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\DE1_SoC_QSYS_hps_0_hps.svd
;      3764830  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\DE1_SoC_QSYS.debuginfo
;        97496  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\DE1_SoC_QSYS.qip
;      9263439  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\DE1_SoC_QSYS.regmap
;       220238  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\DE1_SoC_QSYS.v
;      9225793  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\DE1_SoC_QSYS_hps_0_hps.svd
;        11784  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_addsubcarry.vhd
;         3769  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_atlantic_reporter.vhd
;         5638  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_au.vhd
;        36260  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_avalon_mm_bursting_master_fifo.vhd
;        14674  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_avalon_mm_mem_slave.vhd
;        12742  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_avalon_st_input.vhd
;         5616  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_avalon_st_output.vhd
;         1791  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_clock_reset.vhd
;         3083  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_cmp.vhd
;         8942  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_fifo.vhd
;        14003  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_fifo_usedw_calculator.vhd
;        13672  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_general_fifo.vhd
;         3963  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_gray_clock_crosser.vhd
;         5161  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_logic_fifo.vhd
;         1891  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_lu.vhd
;       127085  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_mem.vhd
;        17814  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_mult.vhd
;          862  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_muxbin2.vhd
;        11574  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_muxfast4.vhd
;        12175  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_muxfast8.vhd
;         2866  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_muxhot16.vhd
;         2313  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_one_bit_delay.vhd
;       158364  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_package.vhd
;        36289  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_pc.vhd
;         6216  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_pulling_width_adapter.vhd
;         4878  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_pushing_width_adapter.vhd
;         8174  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_ram_fifo.vhd
;         2232  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_reg.vhd
;         2610  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_std_logic_vector_delay.vhd
;         5365  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_trigger_to_synced_pulse.vhd
;        11784  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_addsubcarry.vhd
;         3769  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_atlantic_reporter.vhd
;         5638  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_au.vhd
;        36260  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_avalon_mm_bursting_master_fifo.vhd
;        14674  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_avalon_mm_mem_slave.vhd
;        12742  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_avalon_st_input.vhd
;         5616  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_avalon_st_output.vhd
;         1791  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_clock_reset.vhd
;         3083  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_cmp.vhd
;         8942  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_fifo.vhd
;        14003  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_fifo_usedw_calculator.vhd
;        13672  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_general_fifo.vhd
;         3963  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_gray_clock_crosser.vhd
;         5161  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_logic_fifo.vhd
;         1891  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_lu.vhd
;       127085  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_mem.vhd
;        17814  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_mult.vhd
;          862  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_muxbin2.vhd
;        11574  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_muxfast4.vhd
;        12175  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_muxfast8.vhd
;         2866  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_muxhot16.vhd
;         2313  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_one_bit_delay.vhd
;       158364  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_package.vhd
;        36289  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_pc.vhd
;         6216  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_pulling_width_adapter.vhd
;         4878  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_pushing_width_adapter.vhd
;         8174  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_ram_fifo.vhd
;         2232  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_reg.vhd
;         2610  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_std_logic_vector_delay.vhd
;         5365  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_trigger_to_synced_pulse.vhd
;        12544  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_common_edge_detect_chain.sv
;        17768  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_common_event_packet_decode.sv
;        35680  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_common_event_packet_encode.sv
;         3320  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_common_fifo2.sv
;        13536  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_common_h_kernel.sv
;         3024  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_common_latency_0_to_latency_1.sv
;         3480  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_common_latency_1_to_latency_0.sv
;        14840  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_common_mirror.sv
;        16768  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_common_mult_add.sv
;        85152  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_common_pkg.sv
;        12528  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_common_video_packet_decode.sv
;        10856  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_common_video_packet_encode.sv
;        29720  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_line_buffer.sv
;        48616  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_line_buffer_controller.sv
;        10632  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_line_buffer_mem_block.sv
;        16440  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_line_buffer_multicaster.sv
;        10952  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_packet_demux.sv
;        16448  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_packet_mux.sv
;        51656  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_scaler_alg_core.sv
;        11952  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_scaler_alg_core_bilinear_channel.sv
;         4320  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_scaler_alg_core_bilinear_coeffs.sv
;        99024  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_scaler_alg_core_controller.sv
;         7976  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_scaler_alg_core_edge_detect.sv
;        23752  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_scaler_alg_core_horizontal_channel.sv
;         7456  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_scaler_alg_core_nn_channel.sv
;         4704  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_scaler_alg_core_realign.sv
;         4296  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_scaler_alg_core_step_coeff.sv
;         3344  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_scaler_alg_core_step_line.sv
;        11312  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_scaler_alg_core_vertical_channel.sv
;        56840  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_scaler_kernel_creator.sv
;         4368  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_scaler_kernel_creator_step_coeff.sv
;         7208  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_scaler_kernel_creator_step_line.sv
;         1032  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_scaler_scheduler.ocp
;        97872  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_scaler_scheduler.sv
;        22008  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_video_input_bridge.sv
;         1120  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_video_output_bridge.ocp
;        23232  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_video_output_bridge.sv
;         2581  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti130_common_fifo.v
;         2390  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti130_common_frame_counter.v
;         1606  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti130_common_sample_counter.v
;         1071  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti130_common_sync.v
;         4203  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti130_common_sync_generation.v
;         2694  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti130_cvi.sdc
;        25097  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti130_Vid2IS.v
;         9198  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti130_Vid2IS_av_st_output.v
;         8809  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti130_Vid2IS_control.v
;         5665  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti130_Vid2IS_embedded_sync_extractor.v
;        10760  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti130_Vid2IS_resolution_detection.v
;          887  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti130_Vid2IS_sync_polarity_convertor.v
;         3406  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti130_Vid2IS_write_buffer.v
;         2581  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti131_common_fifo.v
;         2390  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti131_common_frame_counter.v
;         1606  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti131_common_sample_counter.v
;         1071  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti131_common_sync.v
;         4203  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti131_common_sync_generation.v
;         2694  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti131_cvi.sdc
;        25097  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti131_Vid2IS.v
;         9198  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti131_Vid2IS_av_st_output.v
;         8809  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti131_Vid2IS_control.v
;         5665  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti131_Vid2IS_embedded_sync_extractor.v
;        10760  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti131_Vid2IS_resolution_detection.v
;          887  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti131_Vid2IS_sync_polarity_convertor.v
;         3406  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti131_Vid2IS_write_buffer.v
;         2581  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc130_common_fifo.v
;         2390  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc130_common_frame_counter.v
;         1866  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc130_common_generic_count.v
;         1606  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc130_common_sample_counter.v
;         1071  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc130_common_sync.v
;         4203  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc130_common_sync_generation.v
;         1208  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc130_common_to_binary.v
;         1430  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc130_common_trigger_sync.v
;         6266  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc130_cvo.sdc
;        43369  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc130_IS2Vid.sv
;         4086  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc130_IS2Vid_calculate_mode.v
;         5308  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc130_IS2Vid_control.v
;        26475  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc130_IS2Vid_mode_banks.sv
;         9292  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc130_IS2Vid_statemachine.v
;         8428  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc130_IS2Vid_sync_compare.v
;         2581  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc131_common_fifo.v
;         2390  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc131_common_frame_counter.v
;         1866  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc131_common_generic_count.v
;         1606  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc131_common_sample_counter.v
;         1071  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc131_common_sync.v
;         4203  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc131_common_sync_generation.v
;         1208  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc131_common_to_binary.v
;         1430  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc131_common_trigger_sync.v
;         6266  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc131_cvo.sdc
;        43369  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc131_IS2Vid.sv
;         4086  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc131_IS2Vid_calculate_mode.v
;         5308  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc131_IS2Vid_control.v
;        26475  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc131_IS2Vid_mode_banks.sv
;         9292  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc131_IS2Vid_statemachine.v
;         8428  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc131_IS2Vid_sync_compare.v
;         4784  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipswi130_common_stream_input.v
;         2533  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipswi130_common_stream_output.v
;         2527  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipswi130_switch_control.v
;        36572  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd
;         3407  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr130_common_avalon_mm_master.v
;         4740  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr130_common_avalon_mm_slave.v
;        13994  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr130_common_fifo_usedw_calculator.vhd
;        13147  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr130_common_general_fifo.vhd
;         3934  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr130_common_gray_clock_crosser.vhd
;         5167  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr130_common_logic_fifo.vhd
;         2298  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr130_common_one_bit_delay.vhd
;       159033  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr130_common_package.vhd
;         5505  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr130_common_pulling_width_adapter.vhd
;         8128  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr130_common_ram_fifo.vhd
;         2639  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr130_common_std_logic_vector_delay.vhd
;         2533  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr130_common_stream_output.v
;         1537  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr130_common_unpack_data.v
;        10406  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr130_prc.v
;        11457  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr130_prc_core.v
;         4324  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr130_prc_read_master.v
;           96  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr130_vfr.sdc
;        15690  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr130_vfr.v
;         7694  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr130_vfr_control_packet_encoder.v
;         7948  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr130_vfr_controller.v
;        36572  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd
;         3407  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr131_common_avalon_mm_master.v
;         4740  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr131_common_avalon_mm_slave.v
;        13994  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr131_common_fifo_usedw_calculator.vhd
;        13147  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr131_common_general_fifo.vhd
;         3934  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr131_common_gray_clock_crosser.vhd
;         5167  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr131_common_logic_fifo.vhd
;         2298  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr131_common_one_bit_delay.vhd
;       159033  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr131_common_package.vhd
;         5505  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr131_common_pulling_width_adapter.vhd
;         8128  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr131_common_ram_fifo.vhd
;         2639  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr131_common_std_logic_vector_delay.vhd
;         2533  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr131_common_stream_output.v
;         1537  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr131_common_unpack_data.v
;        10406  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr131_prc.v
;        11457  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr131_prc_core.v
;         4324  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr131_prc_read_master.v
;           96  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr131_vfr.sdc
;        15690  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr131_vfr.v
;         7694  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr131_vfr_control_packet_encoder.v
;         7948  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr131_vfr_controller.v
;        61191  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
;        26092  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_avalon_dc_fifo.v
;        11535  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_avalon_mm_clock_crossing_bridge.v
;        34467  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_avalon_sc_fifo.v
;         5157  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_avalon_st_clock_crosser.v
;         7760  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_avalon_st_handshake_clock_crosser.v
;         4707  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_avalon_st_pipeline_base.v
;         5453  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_avalon_st_pipeline_stage.sv
;          885  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_dcfifo_synchronizer_bundle.v
;         1642  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_irq_clock_crosser.sv
;         2631  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_mem_if_dll_cyclonev.sv
;       184870  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_mem_if_hard_memory_controller_top_cyclonev.sv
;         1175  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_mem_if_hhp_qseq_synth_top.v
;         3030  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_mem_if_oct_cyclonev.sv
;        11438  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_address_alignment.sv
;         9530  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_arbitrator.sv
;        30480  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_axi_master_ni.sv
;        43418  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_axi_slave_ni.sv
;        57105  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_burst_adapter.sv
;        13482  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_burst_uncompressor.sv
;        12423  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_master_agent.sv
;        21306  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_master_translator.sv
;        11349  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_reorder_memory.sv
;        28313  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_slave_agent.sv
;        17188  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_slave_translator.sv
;        38705  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_traffic_limiter.sv
;        57968  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_width_adapter.sv
;         1734  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_reset_controller.sdc
;        12331  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_reset_controller.v
;         3555  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_reset_synchronizer.v
;         3989  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\AUDIO_ADC.v
;         3972  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\AUDIO_DAC.v
;         7257  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\audio_fifo.v
;         6892  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\AUDIO_IF.v
;         4589  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\CLOCK_COUNTER.v
;         4362  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\credit_producer.v
;         7959  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_addr_router.sv
;        10340  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_addr_router_001.sv
;         9276  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_addr_router_002.sv
;         7583  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_addr_router_004.sv
;         8674  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_addr_router_005.sv
;         8896  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_addr_router_006.sv
;         8395  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_addr_router_007.sv
;        45339  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_cl_scl_0.v
;         4243  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_cl_scl_0_scaler_core.v
;         2033  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_cl_scl_0_scaler_core_coeff.mif
;          592  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_clip_0.ocp
;       139440  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_clip_0.vhd
;       196103  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_clip_0_behaviour_behaviour.trace
;         4413  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_clip_0_tb.vhd
;          600  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_cpr_0.ocp
;        72784  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_cpr_0.vhd
;        83647  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_cpr_0_behaviour_behaviour.trace
;         5483  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_cpr_0_tb.vhd
;          600  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_cpr_1.ocp
;        84760  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_cpr_1.vhd
;        98045  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_cpr_1_behaviour_behaviour.trace
;         5495  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_cpr_1_tb.vhd
;          600  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_cpr_2.ocp
;        76984  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_cpr_2.vhd
;        81966  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_cpr_2_behaviour_behaviour.trace
;         5487  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_cpr_2_tb.vhd
;          592  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_crs_0.ocp
;       338536  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_crs_0.vhd
;       905001  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_crs_0_h_resampling_h_resampling.trace
;         4487  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_crs_0_tb.vhd
;          584  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_csc_0.ocp
;       211928  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_csc_0.vhd
;       629273  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_csc_0_behaviour_behaviour.trace
;          166  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\de1_soc_qsys_alt_vip_csc_0_coeff_data_init_id_1061_line152_contents.hex
;           70  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\de1_soc_qsys_alt_vip_csc_0_const_data_init_id_1071_line153_contents.hex
;         7021  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_csc_0_tb.vhd
;          592  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_dil_0.ocp
;       195736  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_dil_0.vhd
;       497601  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_dil_0_bob_bob.trace
;         8631  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_dil_0_tb.vhd
;          600  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_mix_0.ocp
;       281536  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_mix_0.vhd
;       449870  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_mix_0_behaviour_behaviour.trace
;       169130  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_mix_0_outputter_outputter.trace
;         6171  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_mix_0_tb.vhd
;         5178  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_swi_0.v
;          600  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_tpg_0.ocp
;        79072  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_tpg_0.vhd
;        85865  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_tpg_0_behaviour_behaviour.trace
;         3155  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_tpg_0_tb.vhd
;          592  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_vfb_0.ocp
;       426576  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_vfb_0.vhd
;         8642  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_vfb_0_tb.vhd
;       280545  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_vfb_0_vfb_reader_vfb_reader.trace
;       412099  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_vfb_0_vfb_writer_vfb_writer.trace
;         4171  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cmd_xbar_demux.sv
;         9918  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cmd_xbar_demux_001.sv
;         7358  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cmd_xbar_demux_002.sv
;         3537  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cmd_xbar_demux_004.sv
;         6086  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cmd_xbar_demux_005.sv
;         6657  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cmd_xbar_demux_006.sv
;         4136  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cmd_xbar_demux_007.sv
;        10678  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cmd_xbar_mux.sv
;        11486  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cmd_xbar_mux_004.sv
;        11486  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cmd_xbar_mux_005.sv
;        11479  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cmd_xbar_mux_007.sv
;        11478  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cmd_xbar_mux_009.sv
;        10680  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cmd_xbar_mux_011.sv
;        10680  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cmd_xbar_mux_016.sv
;        11478  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cmd_xbar_mux_018.sv
;        10686  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cmd_xbar_mux_020.sv
;        10686  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cmd_xbar_mux_022.sv
;          856  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu.ocp
;         3979  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu.sdc
;       455528  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu.v
;         2451  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu_bht_ram.mif
;          979  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu_dc_tag_ram.mif
;         1684  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu_ic_tag_ram.mif
;         7104  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk.v
;         8421  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu_jtag_debug_module_tck.v
;        10379  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper.v
;         6443  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu_mult_cell.v
;         1496  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu_oci_test_bench.v
;         4244  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu_ociram_default_contents.mif
;          600  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu_rf_ram_a.mif
;          600  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu_rf_ram_b.mif
;        29697  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu_test_bench.v
;        18267  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_epcq.v
;         5148  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_epcq_boot_rom.hex
;        29662  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_hps_0.v
;        11979  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_hps_0_fpga_interfaces.sv
;        11763  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_hps_0_hps_io.v
;        12939  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_hps_0_hps_io_border.sv
;         2273  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_i2c_scl.v
;         2790  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_i2c_sda.v
;         7563  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router.sv
;         7491  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_002.sv
;         7656  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_004.sv
;         7656  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_005.sv
;         7653  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_007.sv
;         8038  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_009.sv
;         7491  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_010.sv
;         8048  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_011.sv
;         7491  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_012.sv
;         7483  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_014.sv
;         7486  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_015.sv
;         7559  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_016.sv
;         7476  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_017.sv
;         8038  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_018.sv
;         8048  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_020.sv
;         7491  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_021.sv
;         8048  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_022.sv
;         7491  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_023.sv
;         7473  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_027.sv
;         7476  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_028.sv
;         7473  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_029.sv
;         2088  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_irq_mapper.sv
;         1697  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_irq_mapper_001.sv
;        17643  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_jtag_uart.v
;         4390  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_key.v
;         2245  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_ledr.v
;      1060423  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0.v
;         8196  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_addr_router.sv
;        10290  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_addr_router_001.sv
;         9781  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_addr_router_002.sv
;         4206  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_demux.sv
;         9303  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_demux_001.sv
;         8029  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_demux_002.sv
;        10719  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_mux.sv
;         2996  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_mux_002.sv
;         2996  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_mux_004.sv
;        11519  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_mux_008.sv
;        10727  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_mux_011.sv
;        10727  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_mux_015.sv
;         7902  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_id_router.sv
;         7552  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_id_router_002.sv
;         7552  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_id_router_004.sv
;         8110  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_id_router_008.sv
;         8120  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_id_router_010.sv
;         8120  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_id_router_011.sv
;         8120  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_id_router_015.sv
;         3578  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_demux_002.sv
;         3578  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_demux_004.sv
;         4850  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_demux_008.sv
;         4214  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_demux_011.sv
;         4214  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_demux_015.sv
;        11453  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_mux.sv
;        17927  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_mux_001.sv
;        16309  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_mux_002.sv
;       104283  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_1.v
;         7692  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_1_addr_router.sv
;         3564  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_1_cmd_xbar_demux.sv
;        10713  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_1_cmd_xbar_mux.sv
;         7996  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_1_id_router.sv
;         4163  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_1_rsp_xbar_demux.sv
;         2978  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_1_rsp_xbar_mux.sv
;       281047  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_2.v
;         9419  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_2_addr_router.sv
;         6684  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_2_cmd_xbar_demux.sv
;         2978  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_2_cmd_xbar_mux.sv
;         7525  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_2_id_router.sv
;         3559  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_2_rsp_xbar_demux.sv
;        14665  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_2_rsp_xbar_mux.sv
;        17926  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_3.v
;       109769  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_4.v
;         8631  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_4_addr_router.sv
;         4163  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_4_cmd_xbar_demux.sv
;         2985  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_4_cmd_xbar_mux.sv
;         7818  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_4_id_router.sv
;         3564  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_4_rsp_xbar_demux.sv
;        11451  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_4_rsp_xbar_mux.sv
;       840013  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_onchip_memory2.hex
;         3106  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_onchip_memory2.v
;          608  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_pattern_generator.ocp
;        79096  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_pattern_generator.vhd
;        85860  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_pattern_generator_behaviour_behaviour.trace
;         3186  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_pattern_generator_tb.vhd
;          328  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_pll_0.qip
;         2422  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_pll_0.v
;          456  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_pll_audio.qip
;         2169  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_pll_audio.v
;          334  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_pll_sys.qip
;         2449  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_pll_sys.v
;         3543  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux_002.sv
;         4814  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux_004.sv
;         4814  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux_005.sv
;         4812  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux_007.sv
;         4815  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux_009.sv
;         3543  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux_010.sv
;         4136  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux_011.sv
;         3543  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux_012.sv
;         3535  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux_014.sv
;         3538  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux_015.sv
;         4136  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux_016.sv
;         3532  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux_017.sv
;         4814  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux_018.sv
;         4178  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux_020.sv
;         3537  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux_021.sv
;         4178  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux_022.sv
;         3537  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux_023.sv
;         3529  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux_027.sv
;         3532  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux_028.sv
;         3529  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux_029.sv
;        11406  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_mux.sv
;        18714  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_mux_001.sv
;        15454  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_mux_002.sv
;        17880  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_mux_004.sv
;        13838  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_mux_005.sv
;        14626  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_mux_006.sv
;        11412  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_mux_007.sv
;        23889  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_sdram.v
;         9191  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_sdram_test_component.v
;        11747  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_spi_0.v
;         6180  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_sw.v
;         1451  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_sysid.v
;         1969  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_td_status.v
;         6957  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_timer.v
;         7031  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_timer_stamp.v
;        28625  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_uart.v
;         2273  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_vga_sel.v
;       240335  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hopt_mult_l3.vqm
;       264723  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hopt_mult_l4.vqm
;       292378  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hopt_mult_l5.vqm
;         5761  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps.pre.xml
;        76145  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps_sdram.v
;       107590  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps_sdram_p0.ppf
;        27062  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps_sdram_p0.sdc
;        17058  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps_sdram_p0.sv
;         9571  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps_sdram_p0_acv_hard_addr_cmd_pads.v
;        11715  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps_sdram_p0_acv_hard_io_pads.v
;        29243  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps_sdram_p0_acv_hard_memphy.v
;         3533  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps_sdram_p0_acv_ldc.v
;         7109  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps_sdram_p0_altdqdqs.v
;         4093  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps_sdram_p0_clock_pair_generator.v
;         2403  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps_sdram_p0_generic_ddio.v
;         1801  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps_sdram_p0_iss_probe.v
;         3288  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps_sdram_p0_parameters.tcl
;         5621  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps_sdram_p0_phy_csr.sv
;        15549  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps_sdram_p0_pin_assignments.tcl
;        87549  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps_sdram_p0_pin_map.tcl
;        17923  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps_sdram_p0_report_timing.tcl
;        95267  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps_sdram_p0_report_timing_core.tcl
;         4552  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps_sdram_p0_reset.v
;         1995  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps_sdram_p0_reset_sync.v
;         5189  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps_sdram_p0_timing.tcl
;         6157  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps_sdram_pll.sv
;         7379  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\ir_fifo.v
;        10167  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\irda_receive_terasic.v
;         3786  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\SEG7_IF.v
;         2319  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\TERASIC_CLOCK_COUNT.v
;         2456  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\TERASIC_IR_RX_FIFO.v
;         1241  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\TERASIC_IRM.v
;         1939  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\TERASIC_LOOPBACK.v
;         3988  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\TERASIC_STREAM_SOURCE.v
;           55  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\tta_x_blank_mem.hex
;         3111  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\sequencer\alt_types.pre.h
;         9247  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\sequencer\emif.pre.xml
;         1273  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\sequencer\sdram_io.pre.h
;       332031  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\sequencer\sequencer.pre.c
;        24652  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\sequencer\sequencer.pre.h
;         7640  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\sequencer\sequencer_auto.pre.h
;          692  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\sequencer\sequencer_auto_ac_init.pre.c
;         1476  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\sequencer\sequencer_auto_inst_init.pre.c
;         3864  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\sequencer\sequencer_defines.pre.h
;          386  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\sequencer\system.pre.h
;        42049  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\sequencer\tclrpt.pre.c
;        18127  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\sequencer\tclrpt.pre.h
;       401078  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\hc_output\DE1_SOC_golden_top.names_drv_tbl
;         3111  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\hps_isw_handoff\DE1_SoC_QSYS_hps_0\alt_types.h
;         2699  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\hps_isw_handoff\DE1_SoC_QSYS_hps_0\DE1_SoC_QSYS_hps_0.hiof
;         9247  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\hps_isw_handoff\DE1_SoC_QSYS_hps_0\emif.xml
;         5761  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\hps_isw_handoff\DE1_SoC_QSYS_hps_0\hps.xml
;          100  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\hps_isw_handoff\DE1_SoC_QSYS_hps_0\id
;         1273  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\hps_isw_handoff\DE1_SoC_QSYS_hps_0\sdram_io.h
;       332031  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\hps_isw_handoff\DE1_SoC_QSYS_hps_0\sequencer.c
;        24652  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\hps_isw_handoff\DE1_SoC_QSYS_hps_0\sequencer.h
;         7640  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\hps_isw_handoff\DE1_SoC_QSYS_hps_0\sequencer_auto.h
;          692  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\hps_isw_handoff\DE1_SoC_QSYS_hps_0\sequencer_auto_ac_init.c
;         1476  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\hps_isw_handoff\DE1_SoC_QSYS_hps_0\sequencer_auto_inst_init.c
;         3864  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\hps_isw_handoff\DE1_SoC_QSYS_hps_0\sequencer_defines.h
;          386  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\hps_isw_handoff\DE1_SoC_QSYS_hps_0\system.h
;        42049  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\hps_isw_handoff\DE1_SoC_QSYS_hps_0\tclrpt.c
;        18127  16:14.41 2014-05-16 Demonstrations\ControlPanel\Quartus\hps_isw_handoff\DE1_SoC_QSYS_hps_0\tclrpt.h
;         3989  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\ip\TERASIC_AUDIO\AUDIO_ADC.v
;         3972  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\ip\TERASIC_AUDIO\AUDIO_DAC.v
;          190  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\ip\TERASIC_AUDIO\audio_fifo.qip
;         7257  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\ip\TERASIC_AUDIO\audio_fifo.v
;       107868  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\ip\TERASIC_AUDIO\audio_fifo_wave0.jpg
;        95175  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\ip\TERASIC_AUDIO\audio_fifo_wave1.jpg
;         1112  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\ip\TERASIC_AUDIO\audio_fifo_waveforms.html
;         6892  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\ip\TERASIC_AUDIO\AUDIO_IF.v
;         4524  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\ip\TERASIC_AUDIO\AUDIO_IF_hw.tcl
;          294  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\ip\TERASIC_CLOCK\CLOCK_COUNTER.qip
;         4589  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\ip\TERASIC_CLOCK\CLOCK_COUNTER.v
;         3905  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\ip\TERASIC_CLOCK\CLOCK_COUNTER_bb.v
;         2319  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\ip\TERASIC_CLOCK\TERASIC_CLOCK_COUNT.v
;         3749  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\ip\TERASIC_CLOCK\TERASIC_CLOCK_COUNT_hw.tcl
;          134  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\ip\TERASIC_CLOCK\greybox_tmp\cbx_args.txt
;        10078  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\ip\TERASIC_IRM\irda_receive_terasic.v
;         1241  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\ip\TERASIC_IRM\TERASIC_IRM.v
;         4266  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\ip\TERASIC_IRM\TERASIC_IRM_hw.tcl
;          275  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\ip\TERASIC_IR_RX_FIFO\ir_fifo.qip
;         7379  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\ip\TERASIC_IR_RX_FIFO\ir_fifo.v
;         6206  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\ip\TERASIC_IR_RX_FIFO\ir_fifo_bb.v
;        10167  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\ip\TERASIC_IR_RX_FIFO\irda_receive_terasic.v
;         2456  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\ip\TERASIC_IR_RX_FIFO\TERASIC_IR_RX_FIFO.v
;         5818  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\ip\TERASIC_IR_RX_FIFO\TERASIC_IR_RX_FIFO_hw.tcl
;          316  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\ip\TERASIC_IR_RX_FIFO\greybox_tmp\cbx_args.txt
;         2540  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\ip\TERASIC_ISP1362\ISP1362_IF.v
;         8614  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\ip\TERASIC_ISP1362\ISP1362_IF_hw.tcl
;         1939  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\ip\TERASIC_LOOPBACk\TERASIC_LOOPBACK.v
;         4805  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\ip\TERASIC_LOOPBACk\TERASIC_LOOPBACK_hw.tcl
;         3786  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\ip\TERASIC_SEG7\SEG7_IF.v
;         6427  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\ip\TERASIC_SEG7\SEG7_IF_hw.tcl
;         1658  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\ip\TERASIC_SRAM\TERASIC_SRAM.v
;         6062  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\ip\TERASIC_SRAM\TERASIC_SRAM_hw.tcl
;         3988  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\ip\TERASIC_STREAM_SOURCE\TERASIC_STREAM_SOURCE.v
;         4911  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\ip\TERASIC_STREAM_SOURCE\TERASIC_STREAM_SOURCE_hw.tcl
;         5666  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\ip\TERASIC_VPG\TERASIC_VPG.v
;         9964  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\ip\TERASIC_VPG\TERASIC_VPG_hw.tcl
;         8600  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\ip\TERASIC_VPG\vga_time_generator.v
;            0  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.lock
;        42608  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.log
;           26  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\version.ini
;          435  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.mylyn\repositories.xml.zip
;          672  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.cdt.core\.log
;       897024  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.cdt.core\ControlPanel.1381418224922.pdom
;       651264  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.cdt.core\ControlPanel_bsp.1381418221849.pdom
;            0  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.cdt.make.core\.log
;        27440  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.cdt.make.core\ControlPanel.sc
;        25226  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.cdt.make.core\ControlPanel_bsp.sc
;            1  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.cdt.make.core\specs.c
;            1  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.cdt.make.core\specs.cpp
;          984  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.cdt.ui\ControlPanel.build.log
;          132  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.cdt.ui\ControlPanel_bsp.build.log
;          226  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.cdt.ui\dialog_settings.xml
;          984  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.cdt.ui\global-build.log
;          132  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.resources\.projects\ControlPanel\.indexes\history.index
;          837  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.resources\.projects\ControlPanel\.indexes\properties.index
;          506  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.resources\.projects\ControlPanel_bsp\.indexes\properties.index
;        40610  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.resources\.root\6.tree
;        40363  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.resources\.root\8.tree
;            1  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.resources\.root\.indexes\history.version
;          104  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.resources\.root\.indexes\properties.index
;            1  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.resources\.root\.indexes\properties.version
;          696  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.resources\.safetable\org.eclipse.core.resources
;          364  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\com.altera.sbtgui.ui.prefs
;           58  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.core.prj-ControlPanel.prefs
;           58  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.core.prj-ControlPanel_bsp.prefs
;          751  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.debug.core.prefs
;         4129  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.managedbuilder.core.prefs
;           75  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.mylyn.ui.prefs
;          249  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.ui.prefs
;           74  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.core.resources.prefs
;          631  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.debug.core.prefs
;          283  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.debug.ui.prefs
;           94  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.epp.usagedata.recording.prefs
;           62  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.mylyn.context.core.prefs
;           97  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.mylyn.monitor.ui.prefs
;           57  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.team.cvs.ui.prefs
;           69  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.team.ui.prefs
;           69  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.editors.prefs
;          129  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.ide.prefs
;           48  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.prefs
;         1036  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.workbench.prefs
;         1540  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.debug.core\.launches\New_configuration.launch
;          653  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.debug.ui\dialog_settings.xml
;          973  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.debug.ui\launchConfigurationHistory.xml
;        25170  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.epp.usagedata.recording\upload0.csv
;        26875  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.epp.usagedata.recording\upload1.csv
;        25002  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.epp.usagedata.recording\upload2.csv
;        25849  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.epp.usagedata.recording\upload3.csv
;        25266  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.epp.usagedata.recording\upload4.csv
;        27292  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.epp.usagedata.recording\upload5.csv
;        26880  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.epp.usagedata.recording\upload6.csv
;        10498  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.epp.usagedata.recording\usagedata.csv
;          682  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.ui.ide\dialog_settings.xml
;           80  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.ui.workbench\dialog_settings.xml
;        19371  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.ui.workbench\workbench.xml
;          257  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.ui.workbench\workingsets.xml
;        36231  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel\.cproject
;            0  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel\.force_relink
;         3010  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel\.project
;      3698528  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel\ControlPanel.elf
;       244023  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel\ControlPanel.map
;       674075  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel\ControlPanel.objdump
;         3593  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel\create-this-app
;        16806  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel\I2C.c
;         2565  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel\I2C.h
;         1933  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel\main.c
;        35530  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel\Makefile
;         4368  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel\mem_verify.c
;          267  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel\mem_verify.h
;          974  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel\readme.txt
;         2177  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel\terasic_includes.h
;         3551  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel\video_control.c
;          197  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel\video_control.h
;       385030  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel\mem_init\DE1_SoC_QSYS_onchip_memory2.hex
;           61  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel\mem_init\meminit.qip
;          300  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel\mem_init\meminit.spd
;       245715  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel\mem_init\hdl_sim\DE1_SoC_QSYS_onchip_memory2.dat
;         7440  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel\mem_init\hdl_sim\DE1_SoC_QSYS_onchip_memory2.sym
;        35107  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\.cproject
;         2694  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\.project
;         3369  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\alt_sys_init.c
;         1223  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\create-this-bsp
;         2819  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\linker.h
;        13325  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\linker.x
;        30706  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\Makefile
;         9794  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\mem_init.mk
;         2063  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\memory.gdb
;        18425  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\public.mk
;        60856  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\settings.bsp
;        71459  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\summary.html
;        14102  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\system.h
;         8094  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\inc\altera_avalon_jtag_uart.h
;         6020  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\inc\altera_avalon_jtag_uart_fd.h
;         4612  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\inc\altera_avalon_jtag_uart_regs.h
;         4098  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\inc\altera_avalon_pio_regs.h
;         3635  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\inc\altera_avalon_spi.h
;         5831  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\inc\altera_avalon_spi_regs.h
;         3174  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\inc\altera_avalon_sysid_qsys.h
;         2844  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\inc\altera_avalon_sysid_qsys_regs.h
;         9337  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\inc\altera_avalon_timer.h
;        10540  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\inc\altera_avalon_timer_regs.h
;        13956  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\inc\altera_avalon_uart.h
;         6768  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\inc\altera_avalon_uart_fd.h
;         7987  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\inc\altera_avalon_uart_regs.h
;         4096  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\src\altera_avalon_jtag_uart_fd.c
;        10266  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\src\altera_avalon_jtag_uart_init.c
;         3606  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\src\altera_avalon_jtag_uart_ioctl.c
;         6979  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\src\altera_avalon_jtag_uart_read.c
;         7969  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\src\altera_avalon_jtag_uart_write.c
;         5543  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\src\altera_avalon_spi.c
;         4362  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\src\altera_avalon_sysid_qsys.c
;         4971  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\src\altera_avalon_timer_sc.c
;         6252  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\src\altera_avalon_timer_ts.c
;         2876  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\src\altera_avalon_timer_vars.c
;         4398  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\src\altera_avalon_uart_fd.c
;        11022  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\src\altera_avalon_uart_init.c
;         5786  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\src\altera_avalon_uart_ioctl.c
;         8914  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\src\altera_avalon_uart_read.c
;         8387  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\src\altera_avalon_uart_write.c
;         3111  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\alt_types.h
;         3887  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\altera_nios2_qsys_irq.h
;         3982  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\io.h
;        11141  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\nios2.h
;         4994  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\os\alt_flag.h
;         3503  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\os\alt_hooks.h
;         4846  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\os\alt_sem.h
;         3778  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\os\alt_syscall.h
;         4788  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\priv\alt_alarm.h
;         1560  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\priv\alt_busy_sleep.h
;         3750  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\priv\alt_dev_llist.h
;         2695  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\priv\alt_exception_handler_registry.h
;         6935  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\priv\alt_file.h
;         2631  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\priv\alt_iic_isr_register.h
;         3354  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\priv\alt_irq_table.h
;         5779  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\priv\alt_legacy_irq.h
;         4088  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\priv\alt_no_error.h
;         2793  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\priv\nios2_gmon_data.h
;         5056  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_alarm.h
;         4197  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_cache.h
;         2775  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_debug.h
;         4880  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_dev.h
;         8401  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_dma.h
;         8823  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_dma_dev.h
;         7314  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_driver.h
;         4812  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_errno.h
;         7800  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_exceptions.h
;         7306  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_flash.h
;         5439  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_flash_dev.h
;         3906  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_flash_types.h
;         8677  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_irq.h
;         2578  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_irq_entry.h
;         5446  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_license_reminder_ucosii.h
;         5153  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_llist.h
;         4109  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_load.h
;        15978  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_log_printf.h
;         3637  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_set_args.h
;         3843  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_sim.h
;         4374  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_stack.h
;         3276  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_stdio.h
;         3496  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_sys_init.h
;         4752  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_sys_wrappers.h
;         3308  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_timestamp.h
;         3633  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_warning.h
;         4247  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\ioctl.h
;         6063  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\termios.h
;         4792  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_alarm_start.c
;         4130  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_busy_sleep.c
;         4124  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_close.c
;         4110  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_dcache_flush.c
;         2791  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_dcache_flush_all.c
;         4163  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_dcache_flush_no_writeback.c
;         5726  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_dev.c
;         2930  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_dev_llist_insert.c
;         3191  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_dma_rxchan_open.c
;         3187  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_dma_txchan_open.c
;         3802  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_do_ctors.c
;         3797  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_do_dtors.c
;         5347  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_ecc_fatal_entry.S
;         3832  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_ecc_fatal_exception.c
;         2999  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_env_lock.c
;         2795  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_environ.c
;         2773  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_errno.c
;        15253  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_exception_entry.S
;        21898  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_exception_muldiv.S
;         3675  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_exception_trap.S
;         3116  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_execve.c
;         3820  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_exit.c
;         4566  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_fcntl.c
;         3521  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_fd_lock.c
;         3111  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_fd_unlock.c
;         3761  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_find_dev.c
;         3884  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_find_file.c
;         3660  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_flash_dev.c
;         3120  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_fork.c
;         3773  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_fs_reg.c
;         5018  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_fstat.c
;         4250  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_get_fd.c
;         3138  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_getchar.c
;         2863  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_getpid.c
;         5033  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_gettod.c
;         9524  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_gmon.c
;         3490  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_icache_flush.c
;         2655  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_icache_flush_all.c
;         5155  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_iic.c
;         4781  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_iic_isr_register.c
;         9329  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_instruction_exception_entry.c
;         4290  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_instruction_exception_register.c
;         4553  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_io_redirect.c
;         6065  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_ioctl.c
;         4793  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_irq_entry.S
;         6589  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_irq_handler.c
;         4566  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_irq_register.c
;         2673  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_irq_vars.c
;         4810  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_isatty.c
;         4283  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_kill.c
;         3117  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_link.c
;         3814  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_load.c
;         1798  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_log_macro.S
;        14854  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_log_printf.c
;         4339  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_lseek.c
;         6349  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_main.c
;         2975  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_malloc_lock.c
;         8491  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_mcount.S
;         5786  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_open.c
;         5218  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_printf.c
;         3092  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_putchar.c
;         3049  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_putstr.c
;         4773  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_read.c
;         3035  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_release_fd.c
;         2856  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_remap_cached.c
;         2898  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_remap_uncached.c
;         3112  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_rename.c
;         5486  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_sbrk.c
;         4286  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_settod.c
;         3042  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_software_exception.S
;         3123  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_stat.c
;         5541  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_tick.c
;         3565  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_times.c
;         2792  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_uncached_free.c
;         2899  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_uncached_malloc.c
;         3110  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_unlink.c
;         1919  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_usleep.c
;         2949  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_wait.c
;         5214  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_write.c
;         1574  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\altera_nios2_qsys_irq.c
;        16765  17:36.25 2013-12-09 Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\crt0.S
;         4875  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\c5_pin_model_dump.txt
;          433  19:58.06 2013-10-16 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_ADC.cdf
;           26  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_ADC.done
;          821  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_ADC.fit.smsg
;          704  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_ADC.fit.summary
;        17142  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_ADC.jdi
;         2672  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_ADC.map.smsg
;          540  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_ADC.map.summary
;       105207  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_ADC.pin
;          110  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_ADC.qpf
;        43685  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_ADC.qsf
;         3093  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_ADC.sdc
;          604  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_ADC.sld
;      6763674  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_ADC.sof
;         8693  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_ADC.sta.summary
;         7406  17:21.31 2014-12-19 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_ADC.v
;        55087  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_ADC_assignment_defaults.qdf
;         5628  17:21.31 2014-12-19 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS.bsf
;            0  14:39.51 2013-11-06 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS.cmp
;       136527  17:21.31 2014-12-19 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS.html
;        51176  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS.qsys
;       361307  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS.sopcinfo
;          471  17:21.31 2014-12-19 Demonstrations\FPGA\DE1_SoC_ADC\PLLJ_PLLSPE_INFO.txt
;        77730  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\.qsys_edit\DE1_SoC_QSYS.xml
;         2832  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\.qsys_edit\DE1_SoC_QSYS_schematic.nlv
;           66  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\.qsys_edit\filters.xml
;        72097  17:21.31 2014-12-19 Demonstrations\FPGA\DE1_SoC_ADC\.qsys_edit\layout.xml
;          923  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\.qsys_edit\preferences.xml
;         5696  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\DE1_SoC_QSYS.bsf
;          951  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\DE1_SoC_QSYS.cmp
;       147901  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\DE1_SoC_QSYS.html
;       768721  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\DE1_SoC_QSYS.xml
;          563  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\DE1_SoC_QSYS_bb.v
;         1065  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\DE1_SoC_QSYS_inst.v
;         2031  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\DE1_SoC_QSYS_inst.vhd
;       647007  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\DE1_SoC_QSYS.debuginfo
;       317157  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\DE1_SoC_QSYS.qip
;        13872  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\DE1_SoC_QSYS.regmap
;        35171  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\DE1_SoC_QSYS.v
;         7190  17:21.31 2014-12-19 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\adc_data_fifo.v
;         4856  17:21.31 2014-12-19 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\adc_ltc2308.v
;         4891  17:21.31 2014-12-19 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\adc_ltc2308_fifo.v
;        34467  14:39.51 2013-11-06 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\altera_avalon_sc_fifo.v
;         4705  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\altera_avalon_st_pipeline_base.v
;         9530  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_arbitrator.sv
;        13717  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_burst_uncompressor.sv
;        11364  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_master_agent.sv
;        22645  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_master_translator.sv
;        11247  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_reorder_memory.sv
;        29997  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_slave_agent.sv
;        17338  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_slave_translator.sv
;        37098  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_traffic_limiter.sv
;         1648  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\altera_reset_controller.sdc
;        12329  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\altera_reset_controller.v
;         3553  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\altera_reset_synchronizer.v
;         1769  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_irq_mapper.sv
;        17643  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_jtag_uart.v
;       247417  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0.v
;         8181  17:21.31 2014-12-19 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_addr_router.sv
;         9493  17:21.31 2014-12-19 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_addr_router_001.sv
;         6189  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter.v
;         3783  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
;         6513  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_cmd_demux.sv
;         4076  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001.sv
;         3711  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_cmd_mux.sv
;        11045  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_002.sv
;         4195  17:21.31 2014-12-19 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_demux.sv
;         6708  17:21.31 2014-12-19 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_demux_001.sv
;        10705  17:21.31 2014-12-19 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_mux.sv
;         2984  17:21.31 2014-12-19 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_mux_002.sv
;         7884  17:21.31 2014-12-19 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_id_router.sv
;         7535  17:21.31 2014-12-19 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_id_router_002.sv
;         9466  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_router.sv
;         8178  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_router_001.sv
;         7534  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_router_002.sv
;         7895  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_router_004.sv
;         3445  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_rsp_demux.sv
;         4070  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_002.sv
;        14815  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_rsp_mux.sv
;        11767  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001.sv
;         4189  17:21.31 2014-12-19 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_demux.sv
;         3565  17:21.31 2014-12-19 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_demux_002.sv
;        11439  17:21.31 2014-12-19 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_mux.sv
;        14671  17:21.31 2014-12-19 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_mux_001.sv
;         6242  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_gen2_0.v
;          864  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_gen2_0_cpu.ocp
;         4710  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_gen2_0_cpu.sdc
;       480072  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_gen2_0_cpu.v
;         2451  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_gen2_0_cpu_bht_ram.mif
;          851  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_gen2_0_cpu_dc_tag_ram.mif
;         6424  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk.v
;         8666  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_tck.v
;        10014  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper.v
;         1684  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_gen2_0_cpu_ic_tag_ram.mif
;         8269  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_gen2_0_cpu_mult_cell.v
;         4244  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_gen2_0_cpu_ociram_default_contents.mif
;          600  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_gen2_0_cpu_rf_ram_a.mif
;          600  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_gen2_0_cpu_rf_ram_b.mif
;        38302  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_gen2_0_cpu_test_bench.v
;          864  17:21.31 2014-12-19 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys.ocp
;         4392  17:21.31 2014-12-19 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys.sdc
;       456056  17:21.31 2014-12-19 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys.v
;         2451  17:21.31 2014-12-19 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys_bht_ram.mif
;          851  17:21.31 2014-12-19 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys_dc_tag_ram.mif
;         1684  17:21.31 2014-12-19 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys_ic_tag_ram.mif
;         7265  17:21.31 2014-12-19 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_sysclk.v
;         8666  17:21.31 2014-12-19 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_tck.v
;        10757  17:21.31 2014-12-19 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper.v
;         6506  17:21.31 2014-12-19 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys_mult_cell.v
;         1545  17:21.31 2014-12-19 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys_oci_test_bench.v
;         4244  17:21.31 2014-12-19 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys_ociram_default_contents.mif
;          600  17:21.31 2014-12-19 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys_rf_ram_a.mif
;          600  17:21.31 2014-12-19 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys_rf_ram_b.mif
;        30138  17:21.31 2014-12-19 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys_test_bench.v
;       840013  17:21.31 2014-12-19 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_onchip_memory2.hex
;         3106  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_onchip_memory2.v
;          334  17:21.31 2014-12-19 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_pll_sys.qip
;         2308  17:21.31 2014-12-19 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_pll_sys.v
;         6180  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_sw.v
;         2205  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_sysid_qsys.v
;           84  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\demo_batch\%JTAG_INFO
;         1973  10:14.48 2015-01-16 Demonstrations\FPGA\DE1_SoC_ADC\demo_batch\DE1_SoC_ADC.bat
;       824480  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\demo_batch\DE1_SoC_ADC.elf
;          192  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\demo_batch\DE1_SoC_ADC.sh
;      6763674  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\demo_batch\DE1_SoC_ADC.sof
;       401078  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\hc_output\DE1_SoC_ADC.names_drv_tbl
;          287  17:21.31 2014-12-19 Demonstrations\FPGA\DE1_SoC_ADC\ip\ADC_LTC2308_FIFO\adc_data_fifo.qip
;         7190  17:21.31 2014-12-19 Demonstrations\FPGA\DE1_SoC_ADC\ip\ADC_LTC2308_FIFO\adc_data_fifo.v
;         6086  17:21.31 2014-12-19 Demonstrations\FPGA\DE1_SoC_ADC\ip\ADC_LTC2308_FIFO\adc_data_fifo_bb.v
;         4856  17:21.31 2014-12-19 Demonstrations\FPGA\DE1_SoC_ADC\ip\ADC_LTC2308_FIFO\adc_ltc2308.v
;         4891  17:21.31 2014-12-19 Demonstrations\FPGA\DE1_SoC_ADC\ip\ADC_LTC2308_FIFO\adc_ltc2308_fifo.v
;         5134  17:21.31 2014-12-19 Demonstrations\FPGA\DE1_SoC_ADC\ip\ADC_LTC2308_FIFO\adc_ltc2308_hw.tcl
;          346  17:21.31 2014-12-19 Demonstrations\FPGA\DE1_SoC_ADC\ip\ADC_LTC2308_FIFO\greybox_tmp\cbx_args.txt
;            0  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.lock
;        11912  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.log
;           26  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\version.ini
;          438  17:21.31 2014-12-19 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.mylyn\repositories.xml.zip
;          330  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.cdt.core\.log
;         8192  17:21.31 2014-12-19 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.cdt.core\DE1_SOC_ADC.1418978620446.pdom
;       258048  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.cdt.core\DE1_SoC_ADC.1418978712823.pdom
;        57343  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.cdt.core\DE1_SoC_ADC.language.settings.xml
;       245760  17:21.31 2014-12-19 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.cdt.core\DE1_SOC_ADC_bsp.1418978615806.pdom
;      1114112  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.cdt.core\DE1_SoC_ADC_bsp.1418978710149.pdom
;        57343  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.cdt.core\DE1_SoC_ADC_bsp.language.settings.xml
;            0  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.cdt.make.core\.log
;        61369  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.cdt.make.core\DE1_SoC_ADC.sc
;        49298  17:21.31 2014-12-19 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.cdt.make.core\DE1_SoC_ADC_bsp.sc
;            1  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.cdt.make.core\specs.c
;            1  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.cdt.make.core\specs.cpp
;            0  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.cdt.managedbuilder.core\spec.c
;        30096  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.cdt.ui\DE1_SoC_ADC.build.log
;        29759  17:21.31 2014-12-19 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.cdt.ui\DE1_SoC_ADC_bsp.build.log
;          226  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.cdt.ui\dialog_settings.xml
;        30053  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.cdt.ui\global-build.log
;          216  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.resources\.projects\DE1_SoC_ADC\.markers
;          551  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.resources\.projects\DE1_SoC_ADC\.indexes\properties.index
;         1709  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.resources\.projects\DE1_SoC_ADC_bsp\.markers
;           46  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.resources\.projects\DE1_SoC_ADC_bsp\.indexes\history.index
;          382  17:21.31 2014-12-19 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.resources\.projects\DE1_SoC_ADC_bsp\.indexes\properties.index
;        19996  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.resources\.root\4.tree
;            1  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.resources\.root\.indexes\history.version
;          104  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.resources\.root\.indexes\properties.index
;            1  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.resources\.root\.indexes\properties.version
;          960  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.resources\.safetable\org.eclipse.core.resources
;          446  17:21.31 2014-12-19 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\com.altera.sbtgui.ui.prefs
;           58  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.core.prj-DE1_SoC_ADC.prefs
;           58  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.core.prj-DE1_SoC_ADC_bsp.prefs
;          751  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.debug.core.prefs
;         7347  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.managedbuilder.core.prefs
;           75  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.mylyn.ui.prefs
;          249  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.ui.prefs
;           74  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.core.resources.prefs
;          631  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.debug.core.prefs
;          165  17:21.31 2014-12-19 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.debug.ui.prefs
;           94  17:21.31 2014-12-19 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.epp.usagedata.recording.prefs
;           62  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.mylyn.context.core.prefs
;           97  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.mylyn.monitor.ui.prefs
;          148  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.mylyn.tasks.ui.prefs
;          137  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.rse.core.prefs
;           92  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.rse.ui.prefs
;           57  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.team.cvs.ui.prefs
;           69  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.team.ui.prefs
;           69  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.editors.prefs
;          130  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.ide.prefs
;           48  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.prefs
;         1036  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.workbench.prefs
;       294318  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.e4.workbench\workbench.xmi
;        26467  17:21.31 2014-12-19 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.epp.usagedata.recording\upload0.csv
;        20445  17:21.31 2014-12-19 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.epp.usagedata.recording\usagedata.csv
;          334  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.linuxtools.cdt.libhover\C\devhelp.libhover
;      1042692  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.linuxtools.cdt.libhover\C\glibc_library.libhover
;          631  17:21.31 2014-12-19 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.ltk.core.refactoring\.refactorings\.workspace\2014\12\51\refactorings.history
;           92  17:21.31 2014-12-19 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.ltk.core.refactoring\.refactorings\.workspace\2014\12\51\refactorings.index
;          209  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.ltk.ui.refactoring\dialog_settings.xml
;            0  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.rse.core\.log
;            0  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.rse.core\initializerMarks\org.eclipse.rse.internal.core.RSELocalConnectionInitializer.mark
;          158  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.rse.core\profiles\PRF.deezeng_72\node.properties
;         2361  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.rse.core\profiles\PRF.deezeng_72\FP.local.files_0\node.properties
;         1077  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.rse.core\profiles\PRF.deezeng_72\H.local_16\node.properties
;            0  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.rse.ui\.log
;          139  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.ui.editors\dialog_settings.xml
;          328  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.ui.ide\dialog_settings.xml
;          628  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.ui.workbench\dialog_settings.xml
;        18577  17:21.31 2014-12-19 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.ui.workbench\workbench.xml
;          433  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.ui.workbench\workingsets.xml
;        36241  17:21.31 2014-12-19 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC\.cproject
;         3008  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC\.project
;         3584  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC\create-this-app
;       824480  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC\DE1_SoC_ADC.elf
;       265452  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC\DE1_SoC_ADC.map
;       705803  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC\DE1_SoC_ADC.objdump
;          890  17:21.31 2014-12-19 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC\main.c
;        35402  17:21.31 2014-12-19 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC\Makefile
;          672  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC\readme.txt
;         1096  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC\.settings\language.settings.xml
;        35100  17:21.31 2014-12-19 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\.cproject
;            0  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\.force_rebuild_all
;            0  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\.force_relink
;         2692  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\.project
;         2956  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\alt_sys_init.c
;         1317  17:21.31 2014-12-19 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\create-this-bsp
;         2799  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\linker.h
;        13082  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\linker.x
;        30013  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\Makefile
;        10543  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\mem_init.mk
;         2072  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\memory.gdb
;        18524  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\public.mk
;        59459  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\settings.bsp
;        70270  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\summary.html
;         8937  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\system.h
;         1096  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\.settings\language.settings.xml
;         8094  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\drivers\inc\altera_avalon_jtag_uart.h
;         6020  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\drivers\inc\altera_avalon_jtag_uart_fd.h
;         4612  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\drivers\inc\altera_avalon_jtag_uart_regs.h
;         4098  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\drivers\inc\altera_avalon_pio_regs.h
;         3174  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\drivers\inc\altera_avalon_sysid_qsys.h
;         2844  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\drivers\inc\altera_avalon_sysid_qsys_regs.h
;         4096  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\drivers\src\altera_avalon_jtag_uart_fd.c
;        10266  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\drivers\src\altera_avalon_jtag_uart_init.c
;         3606  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\drivers\src\altera_avalon_jtag_uart_ioctl.c
;         6979  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\drivers\src\altera_avalon_jtag_uart_read.c
;         7970  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\drivers\src\altera_avalon_jtag_uart_write.c
;         4362  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\drivers\src\altera_avalon_sysid_qsys.c
;         3111  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\alt_types.h
;         3913  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\altera_nios2_gen2_irq.h
;         3887  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\altera_nios2_qsys_irq.h
;         3976  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\io.h
;        11141  15:04.33 2013-11-07 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\nios2.h
;         4994  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\os\alt_flag.h
;         3503  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\os\alt_hooks.h
;         4846  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\os\alt_sem.h
;         3778  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\os\alt_syscall.h
;         4788  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\priv\alt_alarm.h
;         1560  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\priv\alt_busy_sleep.h
;         3750  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\priv\alt_dev_llist.h
;         2695  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\priv\alt_exception_handler_registry.h
;         6935  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\priv\alt_file.h
;         2631  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\priv\alt_iic_isr_register.h
;         3354  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\priv\alt_irq_table.h
;         5779  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\priv\alt_legacy_irq.h
;         4088  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\priv\alt_no_error.h
;         2793  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\priv\nios2_gmon_data.h
;         5056  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_alarm.h
;         4197  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_cache.h
;         2775  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_debug.h
;         4880  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_dev.h
;         8401  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_dma.h
;         8823  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_dma_dev.h
;         7314  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_driver.h
;         4812  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_errno.h
;         7800  15:04.33 2013-11-07 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_exceptions.h
;         7727  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_flash.h
;         5561  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_flash_dev.h
;         3906  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_flash_types.h
;         8681  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_irq.h
;         2578  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_irq_entry.h
;         5446  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_license_reminder_ucosii.h
;         5153  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_llist.h
;         4109  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_load.h
;        15978  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_log_printf.h
;         3637  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_set_args.h
;         3897  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_sim.h
;         4374  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_stack.h
;         3395  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_stdio.h
;         3496  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_sys_init.h
;         4752  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_sys_wrappers.h
;         3308  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_timestamp.h
;         3633  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_warning.h
;         4247  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\ioctl.h
;         6063  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\termios.h
;         4792  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_alarm_start.c
;         4130  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_busy_sleep.c
;         4124  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_close.c
;         3294  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_dcache_flush.c
;         2791  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_dcache_flush_all.c
;         3419  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_dcache_flush_no_writeback.c
;         5726  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_dev.c
;         2930  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_dev_llist_insert.c
;         3191  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_dma_rxchan_open.c
;         3187  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_dma_txchan_open.c
;         3802  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_do_ctors.c
;         3797  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_do_dtors.c
;         5347  15:04.33 2013-11-07 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_ecc_fatal_entry.S
;         3966  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_ecc_fatal_exception.c
;         2999  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_env_lock.c
;         2795  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_environ.c
;         2773  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_errno.c
;        16583  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_exception_entry.S
;        21898  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_exception_muldiv.S
;         4104  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_exception_trap.S
;         3116  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_execve.c
;         3820  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_exit.c
;         4566  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_fcntl.c
;         3521  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_fd_lock.c
;         3111  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_fd_unlock.c
;         3761  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_find_dev.c
;         3884  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_find_file.c
;         3660  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_flash_dev.c
;         3120  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_fork.c
;         3773  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_fs_reg.c
;         5018  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_fstat.c
;         4250  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_get_fd.c
;         3314  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_getchar.c
;         2863  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_getpid.c
;         5033  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_gettod.c
;         9524  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_gmon.c
;         3490  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_icache_flush.c
;         2655  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_icache_flush_all.c
;         5155  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_iic.c
;         4781  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_iic_isr_register.c
;         9329  15:04.33 2013-11-07 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_instruction_exception_entry.c
;         4290  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_instruction_exception_register.c
;         4553  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_io_redirect.c
;         6065  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_ioctl.c
;         4793  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_irq_entry.S
;         6589  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_irq_handler.c
;         4566  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_irq_register.c
;         2673  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_irq_vars.c
;         4810  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_isatty.c
;         4283  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_kill.c
;         3117  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_link.c
;         3839  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_load.c
;         1979  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_log_macro.S
;        14854  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_log_printf.c
;         4339  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_lseek.c
;         6349  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_main.c
;         2975  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_malloc_lock.c
;         8491  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_mcount.S
;         5786  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_open.c
;         5346  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_printf.c
;         3289  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_putchar.c
;         3592  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_putcharbuf.c
;         3240  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_putstr.c
;         4773  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_read.c
;         3035  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_release_fd.c
;         3234  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_remap_cached.c
;         3488  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_remap_uncached.c
;         3112  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_rename.c
;         5486  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_sbrk.c
;         4286  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_settod.c
;         3042  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_software_exception.S
;         3123  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_stat.c
;         5541  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_tick.c
;         3565  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_times.c
;         3087  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_uncached_free.c
;         3998  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_uncached_malloc.c
;         3110  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_unlink.c
;         1919  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_usleep.c
;         2949  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_wait.c
;         5214  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_write.c
;         1579  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\altera_nios2_gen2_irq.c
;         1574  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\altera_nios2_qsys_irq.c
;        17106  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\crt0.S
;          289  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_ADC\software\RemoteSystemsTempFiles\.project
;        12406  16:44.44 2014-05-16 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios.bsf
;            0  16:44.44 2014-05-16 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios.cmp
;       250877  16:44.44 2014-05-16 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios.html
;        76146  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios.qsys
;       677952  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios.sopcinfo
;         4875  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\c5_pin_model_dump.txt
;        58959  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\cio_dump_disallowed_lists.echo
;          437  19:58.06 2013-10-16 Demonstrations\FPGA\DE1_SoC_Audio\DE1_SoC_Audio.cdf
;           26  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\DE1_SoC_Audio.done
;          821  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\DE1_SoC_Audio.fit.smsg
;          708  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\DE1_SoC_Audio.fit.summary
;        16764  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\DE1_SoC_Audio.jdi
;         6144  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\DE1_SoC_Audio.map.smsg
;          544  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\DE1_SoC_Audio.map.summary
;       105209  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\DE1_SoC_Audio.pin
;          112  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\DE1_SoC_Audio.qpf
;        67564  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\DE1_SoC_Audio.qsf
;         3093  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\DE1_SoC_Audio.sdc
;          600  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\DE1_SoC_Audio.sld
;      6806537  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\DE1_SoC_Audio.sof
;        12053  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\DE1_SoC_Audio.sta.summary
;         9858  14:47.30 2014-12-19 Demonstrations\FPGA\DE1_SoC_Audio\DE1_SoC_Audio.v
;        57531  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\DE1_SoC_Audio_assignment_defaults.qdf
;          910  16:44.44 2014-05-16 Demonstrations\FPGA\DE1_SoC_Audio\PLLJ_PLLSPE_INFO.txt
;        83341  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\.qsys_edit\audio_nios.xml
;         5264  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\.qsys_edit\audio_nios_schematic.nlv
;           66  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\.qsys_edit\filters.xml
;          923  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\.qsys_edit\preferences.xml
;        12473  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\audio_nios.bsf
;         2794  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\audio_nios.cmp
;       262547  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\audio_nios.html
;      1459209  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\audio_nios.xml
;         1485  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\audio_nios_bb.v
;         3346  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\audio_nios_inst.v
;         6138  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\audio_nios_inst.vhd
;      1284701  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\audio_nios.debuginfo
;       478009  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\audio_nios.qip
;        52729  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\audio_nios.regmap
;        75508  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\audio_nios.v
;         3758  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_avalon_dc_fifo.sdc
;        26090  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_avalon_dc_fifo.v
;        11561  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_avalon_mm_clock_crossing_bridge.v
;        34467  16:44.44 2014-05-16 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_avalon_sc_fifo.v
;         5013  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_avalon_st_clock_crosser.v
;         3529  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_avalon_st_handshake_clock_crosser.sdc
;         7758  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_avalon_st_handshake_clock_crosser.v
;         4705  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_avalon_st_pipeline_base.v
;         5451  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_avalon_st_pipeline_stage.sv
;         1190  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_dcfifo_synchronizer_bundle.v
;         7156  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_default_burst_converter.sv
;        10864  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_incr_burst_converter.sv
;         1604  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_irq_clock_crosser.sv
;        11589  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_merlin_address_alignment.sv
;         9530  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_merlin_arbitrator.sv
;        12324  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_merlin_burst_adapter.sv
;        48832  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_merlin_burst_adapter_13_1.sv
;       107611  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_merlin_burst_adapter_new.sv
;         3829  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_merlin_burst_adapter_uncmpr.sv
;        13717  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_merlin_burst_uncompressor.sv
;        11364  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_merlin_master_agent.sv
;        22645  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_merlin_master_translator.sv
;        11247  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_merlin_reorder_memory.sv
;        29997  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_merlin_slave_agent.sv
;        17338  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_merlin_slave_translator.sv
;        37098  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_merlin_traffic_limiter.sv
;        58233  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_merlin_width_adapter.sv
;         1648  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_reset_controller.sdc
;        12329  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_reset_controller.v
;         3553  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_reset_synchronizer.v
;         5020  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_std_synchronizer_nocut.v
;        12129  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_wrap_burst_converter.sv
;         3989  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\AUDIO_ADC.v
;         3972  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\AUDIO_DAC.v
;         7257  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_fifo.v
;         6848  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\AUDIO_IF.v
;         7962  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_addr_router.sv
;         9588  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_addr_router_001.sv
;         8887  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_addr_router_002.sv
;          460  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_altpll_audio.qip
;         2170  16:44.44 2014-05-16 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_altpll_audio.v
;         4162  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_cmd_xbar_demux.sv
;         7957  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_cmd_xbar_demux_001.sv
;         6668  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_cmd_xbar_demux_002.sv
;        12081  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_cmd_xbar_mux.sv
;          856  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_cpu.ocp
;         3861  16:44.44 2014-05-16 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_cpu.sdc
;       453248  16:44.44 2014-05-16 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_cpu.v
;         2451  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_cpu_bht_ram.mif
;          979  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_cpu_dc_tag_ram.mif
;         1940  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_cpu_ic_tag_ram.mif
;         7058  16:44.44 2014-05-16 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_cpu_jtag_debug_module_sysclk.v
;         8351  16:44.44 2014-05-16 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_cpu_jtag_debug_module_tck.v
;        10271  16:44.44 2014-05-16 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_cpu_jtag_debug_module_wrapper.v
;         6425  16:44.44 2014-05-16 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_cpu_mult_cell.v
;         1482  16:44.44 2014-05-16 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_cpu_oci_test_bench.v
;         4244  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_cpu_ociram_default_contents.mif
;          600  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_cpu_rf_ram_a.mif
;          600  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_cpu_rf_ram_b.mif
;        29571  16:44.44 2014-05-16 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_cpu_test_bench.v
;         2249  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_i2c_scl.v
;         2766  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_i2c_sda.v
;         7541  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_id_router.sv
;         7470  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_id_router_002.sv
;         7467  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_id_router_004.sv
;         7467  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_id_router_006.sv
;         7467  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_id_router_008.sv
;         1933  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_irq_mapper.sv
;        17487  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_jtag_uart.v
;         4364  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_key.v
;       336889  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_mm_interconnect_0.v
;         6183  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_mm_interconnect_0_avalon_st_adapter.v
;         6195  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_mm_interconnect_0_avalon_st_adapter_007.v
;         3787  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv
;         3779  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
;         7768  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_mm_interconnect_0_cmd_demux.sv
;         4079  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_mm_interconnect_0_cmd_demux_001.sv
;         3712  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_mm_interconnect_0_cmd_mux.sv
;        12377  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_mm_interconnect_0_cmd_mux_003.sv
;        10085  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_mm_interconnect_0_router.sv
;         8205  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_mm_interconnect_0_router_001.sv
;         7531  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_mm_interconnect_0_router_002.sv
;         7892  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_mm_interconnect_0_router_005.sv
;         7528  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_mm_interconnect_0_router_009.sv
;         3446  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_mm_interconnect_0_rsp_demux.sv
;         3454  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_mm_interconnect_0_rsp_demux_001.sv
;         4073  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_mm_interconnect_0_rsp_demux_003.sv
;        16351  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_mm_interconnect_0_rsp_mux.sv
;        11769  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_mm_interconnect_0_rsp_mux_001.sv
;       215473  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_mm_interconnect_1.v
;         6509  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_mm_interconnect_1_cmd_demux.sv
;         3707  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_mm_interconnect_1_cmd_mux.sv
;         9106  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_mm_interconnect_1_router.sv
;         7528  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_mm_interconnect_1_router_001.sv
;         3441  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_mm_interconnect_1_rsp_demux.sv
;        14811  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_mm_interconnect_1_rsp_mux.sv
;         6236  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_nios2_gen2_0.v
;          864  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_nios2_gen2_0_cpu.ocp
;         4592  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_nios2_gen2_0_cpu.sdc
;       481288  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_nios2_gen2_0_cpu.v
;         2451  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_nios2_gen2_0_cpu_bht_ram.mif
;          979  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_nios2_gen2_0_cpu_dc_tag_ram.mif
;         6384  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_nios2_gen2_0_cpu_debug_slave_sysclk.v
;         8596  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_nios2_gen2_0_cpu_debug_slave_tck.v
;         9912  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v
;         1940  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_nios2_gen2_0_cpu_ic_tag_ram.mif
;         8245  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_nios2_gen2_0_cpu_mult_cell.v
;         4244  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_nios2_gen2_0_cpu_ociram_default_contents.mif
;          600  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_nios2_gen2_0_cpu_rf_ram_a.mif
;          600  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_nios2_gen2_0_cpu_rf_ram_b.mif
;        38148  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_nios2_gen2_0_cpu_test_bench.v
;      1680030  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_onchip_memory2.hex
;         3076  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_onchip_memory2.v
;         2257  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_pio_led.v
;          316  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_pll.qip
;         2305  16:44.44 2014-05-16 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_pll.v
;         4156  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_rsp_xbar_demux.sv
;         3530  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_rsp_xbar_demux_002.sv
;         3525  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_rsp_xbar_demux_006.sv
;         3525  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_rsp_xbar_demux_008.sv
;        11393  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_rsp_xbar_mux.sv
;        16243  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_rsp_xbar_mux_001.sv
;        14619  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_rsp_xbar_mux_002.sv
;        23808  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_sdram.v
;         9131  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_sdram_test_component.v
;         6154  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_sw.v
;         2203  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_sysid_qsys.v
;         6935  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_timer.v
;         3786  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\SEG7_IF.v
;           84  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\demo_batch\%JTAG_INFO
;         1977  10:14.48 2015-01-16 Demonstrations\FPGA\DE1_SoC_Audio\demo_batch\DE1_SoC_Audio.bat
;      1229191  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\demo_batch\DE1_SoC_Audio.elf
;          194  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\demo_batch\DE1_SoC_Audio.sh
;      6806537  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\demo_batch\DE1_SoC_Audio.sof
;       401078  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\hc_output\DE1_SoC_Audio.names_drv_tbl
;         3989  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\ip\TERASIC_AUDIO\AUDIO_ADC.v
;         3972  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\ip\TERASIC_AUDIO\AUDIO_DAC.v
;          190  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\ip\TERASIC_AUDIO\audio_fifo.qip
;         7257  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\ip\TERASIC_AUDIO\audio_fifo.v
;       107868  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\ip\TERASIC_AUDIO\audio_fifo_wave0.jpg
;        95175  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\ip\TERASIC_AUDIO\audio_fifo_wave1.jpg
;         1112  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\ip\TERASIC_AUDIO\audio_fifo_waveforms.html
;         6848  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\ip\TERASIC_AUDIO\AUDIO_IF.v
;         4665  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\ip\TERASIC_AUDIO\AUDIO_IF_hw.tcl
;         2018  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\ip\TERASIC_CLOCK\TERASIC_CLOCK_COUNT.v
;         4379  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\ip\TERASIC_CLOCK\TERASIC_CLOCK_COUNT_hw.tcl
;         2540  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\ip\TERASIC_ISP1362\ISP1362_IF.v
;         8125  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\ip\TERASIC_ISP1362\ISP1362_IF_hw.tcl
;         3786  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\ip\TERASIC_SEG7\SEG7_IF.v
;         6195  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\ip\TERASIC_SEG7\SEG7_IF_hw.tcl
;         1658  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\ip\TERASIC_SRAM\TERASIC_SRAM.v
;         5950  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\ip\TERASIC_SRAM\TERASIC_SRAM_hw.tcl
;         5666  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\ip\TERASIC_VPG\TERASIC_VPG.v
;         9732  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\ip\TERASIC_VPG\TERASIC_VPG_hw.tcl
;         8600  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\ip\TERASIC_VPG\vga_time_generator.v
;            0  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.lock
;         4954  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.log
;           26  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\version.ini
;          438  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.mylyn\repositories.xml.zip
;          336  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.cdt.core\.log
;       483328  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.cdt.core\DE1_SoC_Audio.1378178683865.pdom
;        57343  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.cdt.core\DE1_SoC_Audio.language.settings.xml
;      1200128  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.cdt.core\DE1_SoC_Audio_bsp.1378178625007.pdom
;        57343  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.cdt.core\DE1_SoC_Audio_bsp.language.settings.xml
;            0  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.cdt.make.core\.log
;        39731  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.cdt.make.core\DE1_SoC_Audio.sc
;        24193  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.cdt.make.core\DE1_SoC_Audio_bsp.sc
;            1  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.cdt.make.core\specs.c
;            1  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.cdt.make.core\specs.cpp
;            0  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.cdt.managedbuilder.core\spec.c
;          330  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.cdt.ui\DE1_SoC_Audio.build.log
;          163  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.cdt.ui\DE1_SoC_Audio_bsp.build.log
;          226  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.cdt.ui\dialog_settings.xml
;          291  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.cdt.ui\global-build.log
;          870  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.resources\.projects\DE1_SoC_Audio\.indexes\properties.index
;           46  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.resources\.projects\DE1_SoC_Audio_bsp\.indexes\history.index
;          386  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.resources\.projects\DE1_SoC_Audio_bsp\.indexes\properties.index
;        11210  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.resources\.root\4.tree
;            1  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.resources\.root\.indexes\history.version
;          104  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.resources\.root\.indexes\properties.index
;            1  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.resources\.root\.indexes\properties.version
;          960  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.resources\.safetable\org.eclipse.core.resources
;          400  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\com.altera.sbtgui.ui.prefs
;          589  17:08.35 2013-09-16 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.core.prj-DE1_SoC_Audio.prefs
;           58  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.core.prj-DE1_SoC_Audio_bsp.prefs
;          751  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.debug.core.prefs
;         4271  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.managedbuilder.core.prefs
;           75  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.mylyn.ui.prefs
;          249  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.ui.prefs
;           74  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.core.resources.prefs
;          631  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.debug.core.prefs
;          283  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.debug.ui.prefs
;           88  17:08.35 2013-09-16 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.epp.usagedata.gathering.prefs
;          141  15:12.26 2013-11-07 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.epp.usagedata.recording.prefs
;           62  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.mylyn.context.core.prefs
;           97  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.mylyn.monitor.ui.prefs
;          148  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.mylyn.tasks.ui.prefs
;          137  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.rse.core.prefs
;           92  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.rse.ui.prefs
;           57  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.team.cvs.ui.prefs
;           69  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.team.ui.prefs
;           69  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.editors.prefs
;          129  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.ide.prefs
;           48  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.prefs
;         1036  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.workbench.prefs
;          874  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.debug.core\.launches\DE1_SoC_Audio Nios II Hardware configuration.launch
;          647  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.debug.ui\dialog_settings.xml
;          616  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.debug.ui\launchConfigurationHistory.xml
;       294292  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.e4.workbench\workbench.xmi
;           36  17:08.35 2013-09-16 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.epp.usagedata.recording\.org.eclipse.epp.usagedata.recording.workspaceId
;        26553  15:12.26 2013-11-07 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.epp.usagedata.recording\upload0.csv
;        16836  15:12.26 2013-11-07 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.epp.usagedata.recording\usagedata.csv
;          334  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.linuxtools.cdt.libhover\C\devhelp.libhover
;      1042692  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.linuxtools.cdt.libhover\C\glibc_library.libhover
;            0  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.rse.core\.log
;            0  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.rse.core\initializerMarks\org.eclipse.rse.internal.core.RSELocalConnectionInitializer.mark
;          158  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.rse.core\profiles\PRF.deezeng_72\node.properties
;         2361  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.rse.core\profiles\PRF.deezeng_72\FP.local.files_0\node.properties
;         1077  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.rse.core\profiles\PRF.deezeng_72\H.local_16\node.properties
;            0  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.rse.ui\.log
;          139  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.ui.editors\dialog_settings.xml
;          328  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.ui.ide\dialog_settings.xml
;          395  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.ui.workbench\dialog_settings.xml
;        22597  15:12.26 2013-11-07 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.ui.workbench\workbench.xml
;          433  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.ui.workbench\workingsets.xml
;        36240  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\.cproject
;         3012  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\.project
;        12290  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\AUDIO.c
;         2968  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\AUDIO.h
;         2629  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\AUDIO_REG.h
;         3588  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\create-this-app
;      1229191  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\DE1_SoC_Audio.elf
;       288138  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\DE1_SoC_Audio.map
;       993023  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\DE1_SoC_Audio.objdump
;         2506  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\debug.c
;         2333  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\debug.h
;         9150  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\I2C.c
;         1959  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\I2C.h
;         2114  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\LED.c
;         1664  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\LED.h
;        15534  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\main.c
;        35548  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\Makefile
;         2242  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\my_includes.h
;         1534  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\my_types.h
;          672  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\readme.txt
;         1407  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\SEG7.c
;         1638  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\SEG7.h
;         1096  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\.settings\language.settings.xml
;        35161  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\.cproject
;            0  15:12.26 2013-11-07 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\.force_rebuild_all
;            0  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\.force_relink
;         2696  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\.project
;         3077  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\alt_sys_init.c
;         1232  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\create-this-bsp
;         2893  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\linker.h
;        13905  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\linker.x
;        30455  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\Makefile
;        11203  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\mem_init.mk
;         2108  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\memory.gdb
;        18526  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\public.mk
;        61244  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\settings.bsp
;        72089  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\summary.html
;        13713  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\system.h
;         1096  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\.settings\language.settings.xml
;         8094  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\drivers\inc\altera_avalon_jtag_uart.h
;         6020  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\drivers\inc\altera_avalon_jtag_uart_fd.h
;         4612  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\drivers\inc\altera_avalon_jtag_uart_regs.h
;         4098  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\drivers\inc\altera_avalon_pio_regs.h
;         3174  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\drivers\inc\altera_avalon_sysid_qsys.h
;         2844  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\drivers\inc\altera_avalon_sysid_qsys_regs.h
;         9337  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\drivers\inc\altera_avalon_timer.h
;        10540  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\drivers\inc\altera_avalon_timer_regs.h
;         4096  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\drivers\src\altera_avalon_jtag_uart_fd.c
;        10266  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\drivers\src\altera_avalon_jtag_uart_init.c
;         3606  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\drivers\src\altera_avalon_jtag_uart_ioctl.c
;         6979  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\drivers\src\altera_avalon_jtag_uart_read.c
;         7970  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\drivers\src\altera_avalon_jtag_uart_write.c
;         4362  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\drivers\src\altera_avalon_sysid_qsys.c
;         4971  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\drivers\src\altera_avalon_timer_sc.c
;         6233  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\drivers\src\altera_avalon_timer_ts.c
;         2876  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\drivers\src\altera_avalon_timer_vars.c
;         3111  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\alt_types.h
;         3913  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\altera_nios2_gen2_irq.h
;         3887  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\altera_nios2_qsys_irq.h
;         3976  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\io.h
;        11141  15:12.26 2013-11-07 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\nios2.h
;         4994  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\os\alt_flag.h
;         3503  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\os\alt_hooks.h
;         4846  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\os\alt_sem.h
;         3778  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\os\alt_syscall.h
;         4788  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\priv\alt_alarm.h
;         1560  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\priv\alt_busy_sleep.h
;         3750  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\priv\alt_dev_llist.h
;         2695  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\priv\alt_exception_handler_registry.h
;         6935  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\priv\alt_file.h
;         2631  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\priv\alt_iic_isr_register.h
;         3354  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\priv\alt_irq_table.h
;         5779  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\priv\alt_legacy_irq.h
;         4088  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\priv\alt_no_error.h
;         2793  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\priv\nios2_gmon_data.h
;         5056  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_alarm.h
;         4197  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_cache.h
;         2775  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_debug.h
;         4880  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_dev.h
;         8401  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_dma.h
;         8823  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_dma_dev.h
;         7314  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_driver.h
;         4812  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_errno.h
;         7800  15:12.26 2013-11-07 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_exceptions.h
;         7727  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_flash.h
;         5561  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_flash_dev.h
;         3906  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_flash_types.h
;         8681  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_irq.h
;         2578  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_irq_entry.h
;         5446  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_license_reminder_ucosii.h
;         5153  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_llist.h
;         4109  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_load.h
;        15978  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_log_printf.h
;         3637  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_set_args.h
;         3897  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_sim.h
;         4374  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_stack.h
;         3395  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_stdio.h
;         3496  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_sys_init.h
;         4752  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_sys_wrappers.h
;         3308  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_timestamp.h
;         3633  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_warning.h
;         4247  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\ioctl.h
;         6063  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\termios.h
;         4792  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_alarm_start.c
;         4130  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_busy_sleep.c
;         4124  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_close.c
;         3294  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_dcache_flush.c
;         2791  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_dcache_flush_all.c
;         3419  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_dcache_flush_no_writeback.c
;         5726  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_dev.c
;         2930  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_dev_llist_insert.c
;         3191  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_dma_rxchan_open.c
;         3187  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_dma_txchan_open.c
;         3802  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_do_ctors.c
;         3797  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_do_dtors.c
;         5347  15:12.26 2013-11-07 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_ecc_fatal_entry.S
;         3966  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_ecc_fatal_exception.c
;         2999  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_env_lock.c
;         2795  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_environ.c
;         2773  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_errno.c
;        16583  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_exception_entry.S
;        21898  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_exception_muldiv.S
;         4104  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_exception_trap.S
;         3116  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_execve.c
;         3820  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_exit.c
;         4566  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_fcntl.c
;         3521  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_fd_lock.c
;         3111  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_fd_unlock.c
;         3761  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_find_dev.c
;         3884  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_find_file.c
;         3660  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_flash_dev.c
;         3120  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_fork.c
;         3773  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_fs_reg.c
;         5018  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_fstat.c
;         4250  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_get_fd.c
;         3314  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_getchar.c
;         2863  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_getpid.c
;         5033  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_gettod.c
;         9524  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_gmon.c
;         3490  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_icache_flush.c
;         2655  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_icache_flush_all.c
;         5155  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_iic.c
;         4781  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_iic_isr_register.c
;         9329  15:12.26 2013-11-07 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_instruction_exception_entry.c
;         4290  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_instruction_exception_register.c
;         4553  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_io_redirect.c
;         6065  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_ioctl.c
;         4793  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_irq_entry.S
;         6589  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_irq_handler.c
;         4566  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_irq_register.c
;         2673  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_irq_vars.c
;         4810  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_isatty.c
;         4283  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_kill.c
;         3117  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_link.c
;         3839  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_load.c
;         1979  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_log_macro.S
;        14854  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_log_printf.c
;         4339  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_lseek.c
;         6349  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_main.c
;         2975  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_malloc_lock.c
;         8491  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_mcount.S
;         5786  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_open.c
;         5346  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_printf.c
;         3289  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_putchar.c
;         3592  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_putcharbuf.c
;         3240  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_putstr.c
;         4773  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_read.c
;         3035  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_release_fd.c
;         3234  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_remap_cached.c
;         3488  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_remap_uncached.c
;         3112  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_rename.c
;         5486  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_sbrk.c
;         4286  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_settod.c
;         3042  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_software_exception.S
;         3123  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_stat.c
;         5541  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_tick.c
;         3565  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_times.c
;         3087  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_uncached_free.c
;         3998  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_uncached_malloc.c
;         3110  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_unlink.c
;         1919  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_usleep.c
;         2949  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_wait.c
;         5214  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_write.c
;         1579  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\altera_nios2_gen2_irq.c
;         1574  13:56.19 2013-09-03 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\altera_nios2_qsys_irq.c
;        17106  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\crt0.S
;          289  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_Audio\software\RemoteSystemsTempFiles\.project
;         4875  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_Default\c5_pin_model_dump.txt
;        58959  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_Default\cio_dump_disallowed_lists.echo
;         4909  17:50.38 2016-08-23 Demonstrations\FPGA\DE1_SoC_Default\DE1_SoC_Default.asm.rpt
;          441  19:58.06 2013-10-16 Demonstrations\FPGA\DE1_SoC_Default\DE1_SoC_Default.cdf
;           26  17:50.38 2016-08-23 Demonstrations\FPGA\DE1_SoC_Default\DE1_SoC_Default.done
;       684745  17:50.38 2016-08-23 Demonstrations\FPGA\DE1_SoC_Default\DE1_SoC_Default.fit.rpt
;          482  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_Default\DE1_SoC_Default.fit.smsg
;          711  17:50.38 2016-08-23 Demonstrations\FPGA\DE1_SoC_Default\DE1_SoC_Default.fit.summary
;         8373  17:50.38 2016-08-23 Demonstrations\FPGA\DE1_SoC_Default\DE1_SoC_Default.flow.rpt
;         3506  17:50.38 2016-08-23 Demonstrations\FPGA\DE1_SoC_Default\DE1_SoC_Default.ipregen.rpt
;          234  17:50.38 2016-08-23 Demonstrations\FPGA\DE1_SoC_Default\DE1_SoC_Default.jdi
;          313  17:50.38 2016-08-23 Demonstrations\FPGA\DE1_SoC_Default\DE1_SoC_Default.map
;       179805  17:50.38 2016-08-23 Demonstrations\FPGA\DE1_SoC_Default\DE1_SoC_Default.map.rpt
;          635  17:50.38 2016-08-23 Demonstrations\FPGA\DE1_SoC_Default\DE1_SoC_Default.map.smsg
;          547  17:50.38 2016-08-23 Demonstrations\FPGA\DE1_SoC_Default\DE1_SoC_Default.map.summary
;       105211  17:50.38 2016-08-23 Demonstrations\FPGA\DE1_SoC_Default\DE1_SoC_Default.pin
;          114  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_Default\DE1_SoC_Default.qpf
;        44007  17:50.38 2016-08-23 Demonstrations\FPGA\DE1_SoC_Default\DE1_SoC_Default.qsf
;          654  17:50.38 2016-08-23 Demonstrations\FPGA\DE1_SoC_Default\DE1_SoC_Default.qws
;         1659  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_Default\DE1_SoC_Default.sdc
;           21  17:50.38 2016-08-23 Demonstrations\FPGA\DE1_SoC_Default\DE1_SoC_Default.sld
;      6690341  17:50.38 2016-08-23 Demonstrations\FPGA\DE1_SoC_Default\DE1_SoC_Default.sof
;       762073  17:50.38 2016-08-23 Demonstrations\FPGA\DE1_SoC_Default\DE1_SoC_Default.sta.rpt
;         7791  17:50.38 2016-08-23 Demonstrations\FPGA\DE1_SoC_Default\DE1_SoC_Default.sta.summary
;        10050  14:47.30 2014-12-19 Demonstrations\FPGA\DE1_SoC_Default\DE1_SoC_Default.v
;        57531  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_Default\DE1_SoC_Default_assignment_defaults.qdf
;          467  16:53.07 2014-05-16 Demonstrations\FPGA\DE1_SoC_Default\PLLJ_PLLSPE_INFO.txt
;         9724  17:50.38 2016-08-23 Demonstrations\FPGA\DE1_SoC_Default\VGA_Audio.xml
;     16777443  17:50.38 2016-08-23 Demonstrations\FPGA\DE1_SoC_Default\demo_batch\DE1_SoC_Default.jic
;      6690341  17:50.38 2016-08-23 Demonstrations\FPGA\DE1_SoC_Default\demo_batch\DE1_SoC_Default.sof
;       186409  14:22.15 2013-11-14 Demonstrations\FPGA\DE1_SoC_Default\demo_batch\sfl_enhanced_01_02d120dd.sof
;         3399  10:14.48 2015-01-16 Demonstrations\FPGA\DE1_SoC_Default\demo_batch\test.bat
;          359  17:50.38 2016-08-23 Demonstrations\FPGA\DE1_SoC_Default\greybox_tmp\cbx_args.txt
;       401078  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_Default\hc_output\DE1_SoC_Default.names_drv_tbl
;         8754  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_Default\V\AUDIO_DAC.v
;         4357  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_Default\V\I2C_AV_Config.v
;         3871  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_Default\V\I2C_Controller.v
;          359  17:50.38 2016-08-23 Demonstrations\FPGA\DE1_SoC_Default\V\img_data.qip
;         6887  17:50.38 2016-08-23 Demonstrations\FPGA\DE1_SoC_Default\V\img_data.v
;           98  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_Default\V\img_data_inst.v
;          361  17:50.38 2016-08-23 Demonstrations\FPGA\DE1_SoC_Default\V\img_index.qip
;         6883  17:50.38 2016-08-23 Demonstrations\FPGA\DE1_SoC_Default\V\img_index.v
;          100  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_Default\V\img_index_inst.v
;          233  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_Default\V\Reset_Delay.v
;          705  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_Default\V\SEG7_LUT.v
;          364  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_Default\V\SEG7_LUT_6.v
;         4477  17:50.38 2016-08-23 Demonstrations\FPGA\DE1_SoC_Default\V\VGA_Audio.bsf
;          331  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_Default\V\VGA_Audio.cmp
;          554  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_Default\V\VGA_Audio.ppf
;        55782  17:50.38 2016-08-23 Demonstrations\FPGA\DE1_SoC_Default\V\VGA_Audio.qip
;          525  17:50.38 2016-08-23 Demonstrations\FPGA\DE1_SoC_Default\V\VGA_Audio.sip
;          190  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_Default\V\VGA_Audio.spd
;        17517  17:50.38 2016-08-23 Demonstrations\FPGA\DE1_SoC_Default\V\VGA_Audio.v
;           27  17:50.38 2016-08-23 Demonstrations\FPGA\DE1_SoC_Default\V\VGA_Audio_sim.f
;         1782  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_Default\V\vga_controller.v
;         2895  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_Default\V\video_sync_generator.v
;          360  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_Default\V\greybox_tmp\cbx_args.txt
;          316  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_Default\V\VGA_Audio\VGA_Audio_0002.qip
;         2304  17:50.38 2016-08-23 Demonstrations\FPGA\DE1_SoC_Default\V\VGA_Audio\VGA_Audio_0002.v
;        18502  17:50.38 2016-08-23 Demonstrations\FPGA\DE1_SoC_Default\V\VGA_Audio_sim\VGA_Audio.vo
;        11116  17:50.38 2016-08-23 Demonstrations\FPGA\DE1_SoC_Default\V\VGA_Audio_sim\aldec\rivierapro_setup.tcl
;         1297  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_Default\V\VGA_Audio_sim\cadence\cds.lib
;           18  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_Default\V\VGA_Audio_sim\cadence\hdl.var
;         8684  17:50.38 2016-08-23 Demonstrations\FPGA\DE1_SoC_Default\V\VGA_Audio_sim\cadence\ncsim_setup.sh
;        11213  17:50.38 2016-08-23 Demonstrations\FPGA\DE1_SoC_Default\V\VGA_Audio_sim\mentor\msim_setup.tcl
;         6356  17:50.38 2016-08-23 Demonstrations\FPGA\DE1_SoC_Default\V\VGA_Audio_sim\synopsys\vcs\vcs_setup.sh
;          616  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_Default\V\VGA_Audio_sim\synopsys\vcsmx\synopsys_sim.setup
;         8795  17:50.38 2016-08-23 Demonstrations\FPGA\DE1_SoC_Default\V\VGA_Audio_sim\synopsys\vcsmx\vcsmx_setup.sh
;      3309389  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_Default\VGA_DATA\img_data_logo.mif
;         3147  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_Default\VGA_DATA\index_logo.mif
;       188466  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_Default\VGA_DATA\PrintNum.exe
;          117  15:21.49 2013-09-05 Demonstrations\FPGA\DE1_SOC_golden_top\DE1_SOC_golden_top.qpf
;        43375  14:47.30 2014-12-19 Demonstrations\FPGA\DE1_SOC_golden_top\DE1_SOC_golden_top.qsf
;         6028  17:38.38 2014-01-29 Demonstrations\FPGA\DE1_SOC_golden_top\DE1_SOC_golden_top.sdc
;         6901  14:47.30 2014-12-19 Demonstrations\FPGA\DE1_SOC_golden_top\DE1_SOC_golden_top.v
;         4875  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_i2sound\c5_pin_model_dump.txt
;          441  19:58.06 2013-10-16 Demonstrations\FPGA\DE1_SoC_i2sound\DE1_SoC_i2sound.cdf
;           26  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_i2sound\DE1_SoC_i2sound.done
;          482  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_i2sound\DE1_SoC_i2sound.fit.smsg
;          696  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_i2sound\DE1_SoC_i2sound.fit.summary
;          234  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_i2sound\DE1_SoC_i2sound.jdi
;          538  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_i2sound\DE1_SoC_i2sound.map.summary
;       105211  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_i2sound\DE1_SoC_i2sound.pin
;          114  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_i2sound\DE1_SoC_i2sound.qpf
;        43529  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_i2sound\DE1_SoC_i2sound.qsf
;         1833  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_i2sound\DE1_SoC_i2sound.qws
;         3093  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_i2sound\DE1_SoC_i2sound.sdc
;           21  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_i2sound\DE1_SoC_i2sound.sld
;      6690341  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_i2sound\DE1_SoC_i2sound.sof
;         1233  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_i2sound\DE1_SoC_i2sound.sta.summary
;         7653  14:47.30 2014-12-19 Demonstrations\FPGA\DE1_SoC_i2sound\DE1_SoC_i2sound.v
;        57472  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_i2sound\DE1_SoC_i2sound_assignment_defaults.qdf
;         1848  10:14.48 2015-01-16 Demonstrations\FPGA\DE1_SoC_i2sound\demo_batch\DE1_SoC_i2sound.bat
;      6690341  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_i2sound\demo_batch\DE1_SoC_i2sound.sof
;       401078  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_i2sound\hc_output\DE1_SoC_i2sound.names_drv_tbl
;         3751  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_i2sound\v\clock_500.v
;         5320  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_i2sound\v\i2c.v
;         3618  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_i2sound\v\keytr.v
;          431  19:58.06 2013-10-16 Demonstrations\FPGA\DE1_SoC_IR\DE1_SOC_IR.cdf
;          109  10:56.10 2013-09-16 Demonstrations\FPGA\DE1_SoC_IR\DE1_SOC_IR.qpf
;        43957  14:47.30 2014-12-19 Demonstrations\FPGA\DE1_SoC_IR\DE1_SOC_IR.qsf
;         1659  10:56.10 2013-09-16 Demonstrations\FPGA\DE1_SoC_IR\DE1_SOC_IR.sdc
;      6690264  17:12.08 2014-05-16 Demonstrations\FPGA\DE1_SoC_IR\DE1_SOC_IR.sof
;         9941  14:47.30 2014-12-19 Demonstrations\FPGA\DE1_SoC_IR\DE1_SOC_IR.v
;         8852  10:56.10 2013-09-16 Demonstrations\FPGA\DE1_SoC_IR\IR_RECEIVE_Terasic.v
;         6035  10:56.10 2013-09-16 Demonstrations\FPGA\DE1_SoC_IR\IR_TRANSMITTER_Terasic.v
;         3281  10:56.10 2013-09-16 Demonstrations\FPGA\DE1_SoC_IR\SEG_HEX.v
;         1843  10:14.48 2015-01-16 Demonstrations\FPGA\DE1_SoC_IR\demo_batch\DE1_SoC_IR.bat
;      6690264  14:39.51 2013-11-06 Demonstrations\FPGA\DE1_SoC_IR\demo_batch\DE1_SOC_IR.sof
;         4875  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_PS2_DEMO\c5_pin_model_dump.txt
;         4946  17:51.50 2016-08-23 Demonstrations\FPGA\DE1_SoC_PS2_DEMO\DE1_SoC_PS2_DEMO.asm.rpt
;          443  19:58.06 2013-10-16 Demonstrations\FPGA\DE1_SoC_PS2_DEMO\DE1_SoC_PS2_DEMO.cdf
;           26  17:51.50 2016-08-23 Demonstrations\FPGA\DE1_SoC_PS2_DEMO\DE1_SoC_PS2_DEMO.done
;       557827  17:51.50 2016-08-23 Demonstrations\FPGA\DE1_SoC_PS2_DEMO\DE1_SoC_PS2_DEMO.fit.rpt
;          482  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_PS2_DEMO\DE1_SoC_PS2_DEMO.fit.smsg
;          699  17:51.50 2016-08-23 Demonstrations\FPGA\DE1_SoC_PS2_DEMO\DE1_SoC_PS2_DEMO.fit.summary
;         7914  17:51.50 2016-08-23 Demonstrations\FPGA\DE1_SoC_PS2_DEMO\DE1_SoC_PS2_DEMO.flow.rpt
;          235  17:51.50 2016-08-23 Demonstrations\FPGA\DE1_SoC_PS2_DEMO\DE1_SoC_PS2_DEMO.jdi
;        70346  17:51.50 2016-08-23 Demonstrations\FPGA\DE1_SoC_PS2_DEMO\DE1_SoC_PS2_DEMO.map.rpt
;          540  17:51.50 2016-08-23 Demonstrations\FPGA\DE1_SoC_PS2_DEMO\DE1_SoC_PS2_DEMO.map.summary
;       105212  17:51.50 2016-08-23 Demonstrations\FPGA\DE1_SoC_PS2_DEMO\DE1_SoC_PS2_DEMO.pin
;          115  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_PS2_DEMO\DE1_SoC_PS2_DEMO.qpf
;        43476  17:51.50 2016-08-23 Demonstrations\FPGA\DE1_SoC_PS2_DEMO\DE1_SoC_PS2_DEMO.qsf
;         1841  17:51.50 2016-08-23 Demonstrations\FPGA\DE1_SoC_PS2_DEMO\DE1_SoC_PS2_DEMO.qws
;         2503  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_PS2_DEMO\DE1_SoC_PS2_DEMO.sdc
;           21  17:51.50 2016-08-23 Demonstrations\FPGA\DE1_SoC_PS2_DEMO\DE1_SoC_PS2_DEMO.sld
;      6690344  17:51.50 2016-08-23 Demonstrations\FPGA\DE1_SoC_PS2_DEMO\DE1_SoC_PS2_DEMO.sof
;       711378  17:51.50 2016-08-23 Demonstrations\FPGA\DE1_SoC_PS2_DEMO\DE1_SoC_PS2_DEMO.sta.rpt
;         1233  17:51.50 2016-08-23 Demonstrations\FPGA\DE1_SoC_PS2_DEMO\DE1_SoC_PS2_DEMO.sta.summary
;         8164  14:47.30 2014-12-19 Demonstrations\FPGA\DE1_SoC_PS2_DEMO\DE1_SoC_PS2_DEMO.v
;        55087  17:51.50 2016-08-23 Demonstrations\FPGA\DE1_SoC_PS2_DEMO\DE1_SoC_PS2_DEMO_assignment_defaults.qdf
;         7893  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_PS2_DEMO\ps2.v
;          711  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_PS2_DEMO\SEG7_LUT.v
;         1849  10:14.48 2015-01-16 Demonstrations\FPGA\DE1_SoC_PS2_DEMO\demo_batch\DE1_SoC_PS2_DEMO.bat
;      6690344  17:51.50 2016-08-23 Demonstrations\FPGA\DE1_SoC_PS2_DEMO\demo_batch\DE1_SoC_PS2_DEMO.sof
;       401078  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_PS2_DEMO\hc_output\DE1_SoC_PS2_DEMO.names_drv_tbl
;         4875  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\c5_pin_model_dump.txt
;         7036  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS.bsf
;            0  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS.cmp
;       148404  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS.html
;        53511  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS.qsys
;       393815  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS.sopcinfo
;          457  19:58.06 2013-10-16 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_SDRAM_Nios_Test.cdf
;           26  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_SDRAM_Nios_Test.done
;          821  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_SDRAM_Nios_Test.fit.smsg
;          728  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_SDRAM_Nios_Test.fit.summary
;        17154  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_SDRAM_Nios_Test.jdi
;         5564  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_SDRAM_Nios_Test.map.smsg
;          564  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_SDRAM_Nios_Test.map.summary
;       105219  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_SDRAM_Nios_Test.pin
;          296  15:17.30 2014-06-18 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_SDRAM_Nios_Test.pti_db_list.ddb
;          122  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_SDRAM_Nios_Test.qpf
;        44300  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_SDRAM_Nios_Test.qsf
;         3093  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_SDRAM_Nios_Test.sdc
;          604  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_SDRAM_Nios_Test.sld
;      6771339  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_SDRAM_Nios_Test.sof
;         5791  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_SDRAM_Nios_Test.sta.summary
;          296  15:17.30 2014-06-18 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_SDRAM_Nios_Test.tis_db_list.ddb
;         7800  14:47.30 2014-12-19 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_SDRAM_Nios_Test.v
;        55087  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_SDRAM_Nios_Test_assignment_defaults.qdf
;          447  15:17.30 2014-06-18 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\PLLJ_PLLSPE_INFO.txt
;        77124  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\.qsys_edit\DE1_SoC_QSYS.xml
;         2712  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\.qsys_edit\DE1_SoC_QSYS_schematic.nlv
;           66  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\.qsys_edit\filters.xml
;        70037  17:34.14 2014-05-16 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\.qsys_edit\layout.xml
;          888  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\.qsys_edit\preferences.xml
;         7107  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\DE1_SoC_QSYS.bsf
;         1475  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\DE1_SoC_QSYS.cmp
;       160232  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\DE1_SoC_QSYS.html
;       900252  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\DE1_SoC_QSYS.xml
;          677  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\DE1_SoC_QSYS_bb.v
;         1637  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\DE1_SoC_QSYS_inst.v
;         3122  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\DE1_SoC_QSYS_inst.vhd
;       720755  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\DE1_SoC_QSYS.debuginfo
;       363890  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\DE1_SoC_QSYS.qip
;        22776  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\DE1_SoC_QSYS.regmap
;        38788  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\DE1_SoC_QSYS.v
;        34467  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\altera_avalon_sc_fifo.v
;         4705  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\altera_avalon_st_pipeline_base.v
;         5451  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\altera_avalon_st_pipeline_stage.sv
;         7156  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\altera_default_burst_converter.sv
;        10864  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\altera_incr_burst_converter.sv
;        11589  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_address_alignment.sv
;         9530  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_arbitrator.sv
;        12324  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_burst_adapter.sv
;        48832  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_burst_adapter_13_1.sv
;       107611  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_burst_adapter_new.sv
;         3829  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_burst_adapter_uncmpr.sv
;        13717  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_burst_uncompressor.sv
;        11364  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_master_agent.sv
;        22645  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_master_translator.sv
;        11247  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_reorder_memory.sv
;        29997  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_slave_agent.sv
;        17338  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_slave_translator.sv
;        37098  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_traffic_limiter.sv
;        58233  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_width_adapter.sv
;         1648  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\altera_reset_controller.sdc
;        12329  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\altera_reset_controller.v
;         3553  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\altera_reset_synchronizer.v
;        12129  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\altera_wrap_burst_converter.sv
;         7979  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_addr_router.sv
;         9348  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_addr_router_001.sv
;         4166  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cmd_xbar_demux.sv
;         7324  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cmd_xbar_demux_001.sv
;        10669  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cmd_xbar_mux.sv
;         7547  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router.sv
;         7476  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_002.sv
;         7473  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_006.sv
;         1852  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_irq_mapper.sv
;        17643  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_jtag_uart.v
;         4390  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_key.v
;       292278  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0.v
;         8217  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_addr_router.sv
;         9864  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_addr_router_001.sv
;         6189  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter.v
;         6201  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_005.v
;         3791  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv
;         3783  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
;         7150  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_cmd_demux.sv
;         4083  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001.sv
;         3716  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_cmd_mux.sv
;        11051  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_002.sv
;         4202  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_demux.sv
;         7360  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_demux_001.sv
;        10711  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_mux.sv
;         2989  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_mux_002.sv
;         7887  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_id_router.sv
;         7538  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_id_router_002.sv
;         7535  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_id_router_006.sv
;         9814  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_router.sv
;         8211  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_router_001.sv
;         7537  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_router_002.sv
;         7898  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_router_004.sv
;         7534  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_router_007.sv
;         3450  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_rsp_demux.sv
;         4077  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_002.sv
;        15590  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_rsp_mux.sv
;        11773  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001.sv
;         4196  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_demux.sv
;         3570  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_demux_002.sv
;        11445  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_mux.sv
;        15488  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_mux_001.sv
;         6242  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_gen2_0.v
;          864  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_gen2_0_cpu.ocp
;         4710  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_gen2_0_cpu.sdc
;       481224  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_gen2_0_cpu.v
;         2451  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_gen2_0_cpu_bht_ram.mif
;          979  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_gen2_0_cpu_dc_tag_ram.mif
;         6424  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk.v
;         8666  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_tck.v
;        10014  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper.v
;         1940  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_gen2_0_cpu_ic_tag_ram.mif
;         8269  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_gen2_0_cpu_mult_cell.v
;         4244  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_gen2_0_cpu_ociram_default_contents.mif
;          600  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_gen2_0_cpu_rf_ram_a.mif
;          600  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_gen2_0_cpu_rf_ram_b.mif
;        38302  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_gen2_0_cpu_test_bench.v
;          864  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys.ocp
;         4392  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys.sdc
;       457232  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys.v
;         2451  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys_bht_ram.mif
;         1043  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys_dc_tag_ram.mif
;         2068  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys_ic_tag_ram.mif
;         7265  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_sysclk.v
;         8666  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_tck.v
;        10757  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper.v
;         6506  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys_mult_cell.v
;         1545  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys_oci_test_bench.v
;         4244  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys_ociram_default_contents.mif
;          600  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys_rf_ram_a.mif
;          600  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys_rf_ram_b.mif
;        30138  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys_test_bench.v
;       672013  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_onchip_memory2.hex
;         3106  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_onchip_memory2.v
;          322  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_pll.qip
;         2239  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_pll.v
;         4160  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux.sv
;         3534  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux_002.sv
;        11397  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_mux.sv
;        15440  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_mux_001.sv
;        23891  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_sdram.v
;         9191  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_sdram_test_component.v
;         2205  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_sysid_qsys.v
;         6959  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_timer.v
;           84  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\demo_batch\%JTAG_INFO
;         1997  10:14.48 2015-01-16 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\demo_batch\DE1_SoC_SDRAM_Nios_Test.bat
;       795646  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\demo_batch\DE1_SoC_SDRAM_Nios_Test.elf
;          204  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\demo_batch\DE1_SoC_SDRAM_Nios_Test.sh
;      6759867  17:09.19 2014-08-05 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\demo_batch\DE1_SoC_SDRAM_Nios_Test.sof
;       401078  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\hc_output\DE1_SoC_SDRAM_Nios_Test.names_drv_tbl
;            0  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.lock
;         4071  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.log
;           26  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\version.ini
;          438  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.mylyn\repositories.xml.zip
;          336  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.cdt.core\.log
;       749568  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.cdt.core\DE1_SoC_SDRAM_Nios_Test.1377848257949.pdom
;        57342  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.cdt.core\DE1_SoC_SDRAM_Nios_Test.language.settings.xml
;      1175552  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.cdt.core\DE1_SoC_SDRAM_Nios_Test_bsp.1377848249508.pdom
;        57342  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.cdt.core\DE1_SoC_SDRAM_Nios_Test_bsp.language.settings.xml
;            0  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.cdt.make.core\.log
;        39294  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.cdt.make.core\DE1_SoC_SDRAM_Nios_Test.sc
;        24191  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.cdt.make.core\DE1_SoC_SDRAM_Nios_Test_bsp.sc
;            1  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.cdt.make.core\specs.c
;            1  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.cdt.make.core\specs.cpp
;            0  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.cdt.managedbuilder.core\spec.c
;        31925  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.cdt.ui\DE1_SoC_SDRAM_Nios_Test.build.log
;          173  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.cdt.ui\DE1_SoC_SDRAM_Nios_Test_bsp.build.log
;          226  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.cdt.ui\dialog_settings.xml
;        31883  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.cdt.ui\global-build.log
;          229  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.resources\.projects\DE1_SoC_SDRAM_Nios_Test\.markers
;          643  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.resources\.projects\DE1_SoC_SDRAM_Nios_Test\.indexes\properties.index
;           46  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.resources\.projects\DE1_SoC_SDRAM_Nios_Test_bsp\.indexes\history.index
;          404  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.resources\.projects\DE1_SoC_SDRAM_Nios_Test_bsp\.indexes\properties.index
;        13587  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.resources\.root\4.tree
;            1  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.resources\.root\.indexes\history.version
;          104  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.resources\.root\.indexes\properties.index
;            1  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.resources\.root\.indexes\properties.version
;          960  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.resources\.safetable\org.eclipse.core.resources
;          413  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\com.altera.sbtgui.ui.prefs
;           58  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.core.prj-DE1_SoC_SDRAM_Nios_Test.prefs
;           58  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.core.prj-DE1_SoC_SDRAM_Nios_Test_bsp.prefs
;          751  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.debug.core.prefs
;         4284  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.managedbuilder.core.prefs
;           75  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.mylyn.ui.prefs
;          249  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.ui.prefs
;           74  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.core.resources.prefs
;          631  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.debug.core.prefs
;          283  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.debug.ui.prefs
;           88  15:18.18 2013-11-07 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.epp.usagedata.gathering.prefs
;          141  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.epp.usagedata.recording.prefs
;           62  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.mylyn.context.core.prefs
;           97  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.mylyn.monitor.ui.prefs
;          148  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.mylyn.tasks.ui.prefs
;          137  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.rse.core.prefs
;           92  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.rse.ui.prefs
;           57  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.team.cvs.ui.prefs
;           69  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.team.ui.prefs
;           69  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.editors.prefs
;          129  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.ide.prefs
;           48  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.prefs
;         1036  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.workbench.prefs
;       294365  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.e4.workbench\workbench.xmi
;           36  15:18.18 2013-11-07 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.epp.usagedata.recording\.org.eclipse.epp.usagedata.recording.workspaceId
;        27283  15:18.18 2013-11-07 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.epp.usagedata.recording\upload0.csv
;        27419  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.epp.usagedata.recording\upload1.csv
;         6311  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.epp.usagedata.recording\usagedata.csv
;          334  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.linuxtools.cdt.libhover\C\devhelp.libhover
;      1042692  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.linuxtools.cdt.libhover\C\glibc_library.libhover
;            0  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.rse.core\.log
;            0  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.rse.core\initializerMarks\org.eclipse.rse.internal.core.RSELocalConnectionInitializer.mark
;          158  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.rse.core\profiles\PRF.deezeng_72\node.properties
;         2361  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.rse.core\profiles\PRF.deezeng_72\FP.local.files_0\node.properties
;         1077  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.rse.core\profiles\PRF.deezeng_72\H.local_16\node.properties
;            0  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.rse.ui\.log
;          139  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.ui.editors\dialog_settings.xml
;          749  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.ui.workbench\dialog_settings.xml
;        20299  11:06.38 2013-12-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.ui.workbench\workbench.xml
;          433  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.ui.workbench\workingsets.xml
;        36259  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test\.cproject
;         3032  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test\.project
;         3608  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test\create-this-app
;       873704  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_SDRAM_Nios_Test.elf
;       282439  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_SDRAM_Nios_Test.map
;       744275  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_SDRAM_Nios_Test.objdump
;         3159  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test\main.c
;        35502  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test\Makefile
;         4368  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test\mem_verify.c
;          267  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test\mem_verify.h
;          672  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test\readme.txt
;         2178  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test\terasic_includes.h
;         1095  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test\.settings\language.settings.xml
;        35125  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\.cproject
;            0  15:18.18 2013-11-07 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\.force_rebuild_all
;            0  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\.force_relink
;         2716  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\.project
;         3081  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\alt_sys_init.c
;         1232  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\create-this-bsp
;         2897  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\linker.h
;        13909  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\linker.x
;        30457  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\Makefile
;        11205  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\mem_init.mk
;         2112  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\memory.gdb
;        18542  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\public.mk
;        59771  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\settings.bsp
;        70556  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\summary.html
;        10435  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\system.h
;         1095  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\.settings\language.settings.xml
;         8094  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\drivers\inc\altera_avalon_jtag_uart.h
;         6020  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\drivers\inc\altera_avalon_jtag_uart_fd.h
;         4612  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\drivers\inc\altera_avalon_jtag_uart_regs.h
;         4098  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\drivers\inc\altera_avalon_pio_regs.h
;         3174  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\drivers\inc\altera_avalon_sysid_qsys.h
;         2844  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\drivers\inc\altera_avalon_sysid_qsys_regs.h
;         9337  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\drivers\inc\altera_avalon_timer.h
;        10540  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\drivers\inc\altera_avalon_timer_regs.h
;         4096  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\drivers\src\altera_avalon_jtag_uart_fd.c
;        10266  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\drivers\src\altera_avalon_jtag_uart_init.c
;         3606  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\drivers\src\altera_avalon_jtag_uart_ioctl.c
;         6979  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\drivers\src\altera_avalon_jtag_uart_read.c
;         7970  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\drivers\src\altera_avalon_jtag_uart_write.c
;         4362  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\drivers\src\altera_avalon_sysid_qsys.c
;         4971  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\drivers\src\altera_avalon_timer_sc.c
;         6233  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\drivers\src\altera_avalon_timer_ts.c
;         2876  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\drivers\src\altera_avalon_timer_vars.c
;         3111  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\alt_types.h
;         3913  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\altera_nios2_gen2_irq.h
;         3887  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\altera_nios2_qsys_irq.h
;         3976  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\io.h
;        11141  15:18.18 2013-11-07 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\nios2.h
;         4994  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\os\alt_flag.h
;         3503  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\os\alt_hooks.h
;         4846  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\os\alt_sem.h
;         3778  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\os\alt_syscall.h
;         4788  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\priv\alt_alarm.h
;         1560  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\priv\alt_busy_sleep.h
;         3750  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\priv\alt_dev_llist.h
;         2695  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\priv\alt_exception_handler_registry.h
;         6935  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\priv\alt_file.h
;         2631  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\priv\alt_iic_isr_register.h
;         3354  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\priv\alt_irq_table.h
;         5779  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\priv\alt_legacy_irq.h
;         4088  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\priv\alt_no_error.h
;         2793  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\priv\nios2_gmon_data.h
;         5056  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_alarm.h
;         4197  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_cache.h
;         2775  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_debug.h
;         4880  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_dev.h
;         8401  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_dma.h
;         8823  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_dma_dev.h
;         7314  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_driver.h
;         4812  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_errno.h
;         7800  15:18.18 2013-11-07 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_exceptions.h
;         7727  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_flash.h
;         5561  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_flash_dev.h
;         3906  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_flash_types.h
;         8681  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_irq.h
;         2578  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_irq_entry.h
;         5446  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_license_reminder_ucosii.h
;         5153  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_llist.h
;         4109  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_load.h
;        15978  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_log_printf.h
;         3637  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_set_args.h
;         3897  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_sim.h
;         4374  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_stack.h
;         3395  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_stdio.h
;         3496  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_sys_init.h
;         4752  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_sys_wrappers.h
;         3308  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_timestamp.h
;         3633  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_warning.h
;         4247  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\ioctl.h
;         6063  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\termios.h
;         4792  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_alarm_start.c
;         4130  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_busy_sleep.c
;         4124  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_close.c
;         3294  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_dcache_flush.c
;         2791  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_dcache_flush_all.c
;         3419  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_dcache_flush_no_writeback.c
;         5726  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_dev.c
;         2930  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_dev_llist_insert.c
;         3191  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_dma_rxchan_open.c
;         3187  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_dma_txchan_open.c
;         3802  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_do_ctors.c
;         3797  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_do_dtors.c
;         5347  15:18.18 2013-11-07 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_ecc_fatal_entry.S
;         3966  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_ecc_fatal_exception.c
;         2999  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_env_lock.c
;         2795  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_environ.c
;         2773  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_errno.c
;        16583  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_exception_entry.S
;        21898  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_exception_muldiv.S
;         4104  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_exception_trap.S
;         3116  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_execve.c
;         3820  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_exit.c
;         4566  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_fcntl.c
;         3521  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_fd_lock.c
;         3111  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_fd_unlock.c
;         3761  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_find_dev.c
;         3884  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_find_file.c
;         3660  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_flash_dev.c
;         3120  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_fork.c
;         3773  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_fs_reg.c
;         5018  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_fstat.c
;         4250  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_get_fd.c
;         3314  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_getchar.c
;         2863  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_getpid.c
;         5033  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_gettod.c
;         9524  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_gmon.c
;         3490  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_icache_flush.c
;         2655  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_icache_flush_all.c
;         5155  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_iic.c
;         4781  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_iic_isr_register.c
;         9329  15:18.18 2013-11-07 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_instruction_exception_entry.c
;         4290  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_instruction_exception_register.c
;         4553  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_io_redirect.c
;         6065  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_ioctl.c
;         4793  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_irq_entry.S
;         6589  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_irq_handler.c
;         4566  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_irq_register.c
;         2673  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_irq_vars.c
;         4810  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_isatty.c
;         4283  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_kill.c
;         3117  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_link.c
;         3839  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_load.c
;         1979  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_log_macro.S
;        14854  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_log_printf.c
;         4339  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_lseek.c
;         6349  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_main.c
;         2975  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_malloc_lock.c
;         8491  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_mcount.S
;         5786  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_open.c
;         5346  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_printf.c
;         3289  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_putchar.c
;         3592  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_putcharbuf.c
;         3240  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_putstr.c
;         4773  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_read.c
;         3035  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_release_fd.c
;         3234  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_remap_cached.c
;         3488  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_remap_uncached.c
;         3112  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_rename.c
;         5486  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_sbrk.c
;         4286  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_settod.c
;         3042  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_software_exception.S
;         3123  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_stat.c
;         5541  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_tick.c
;         3565  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_times.c
;         3087  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_uncached_free.c
;         3998  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_uncached_malloc.c
;         3110  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_unlink.c
;         1919  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_usleep.c
;         2949  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_wait.c
;         5214  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_write.c
;         1579  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\altera_nios2_gen2_irq.c
;         1574  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\altera_nios2_qsys_irq.c
;        17106  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\crt0.S
;          289  17:47.15 2016-08-17 Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\RemoteSystemsTempFiles\.project
;         4875  17:08.42 2013-09-10 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\c5_pin_model_dump.txt
;          404  09:47.17 2014-06-20 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\DE1_SoC_SDRAM_RTL_Test.cdf
;           26  16:01.39 2016-08-19 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\DE1_SoC_SDRAM_RTL_Test.done
;          482  17:08.42 2013-09-10 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\DE1_SoC_SDRAM_RTL_Test.fit.smsg
;          726  16:01.39 2016-08-19 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\DE1_SoC_SDRAM_RTL_Test.fit.summary
;         5958  16:01.39 2016-08-19 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\DE1_SoC_SDRAM_RTL_Test.jdi
;         2992  17:08.42 2013-09-10 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\DE1_SoC_SDRAM_RTL_Test.map.smsg
;          562  16:01.39 2016-08-19 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\DE1_SoC_SDRAM_RTL_Test.map.summary
;       105218  16:01.39 2016-08-19 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\DE1_SoC_SDRAM_RTL_Test.pin
;          121  17:08.42 2013-09-10 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\DE1_SoC_SDRAM_RTL_Test.qpf
;       127661  16:01.39 2016-08-19 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\DE1_SoC_SDRAM_RTL_Test.qsf
;         1247  16:01.39 2016-08-19 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\DE1_SoC_SDRAM_RTL_Test.qws
;         1730  09:47.17 2014-06-20 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\DE1_SoC_SDRAM_RTL_Test.sdc
;          383  16:01.39 2016-08-19 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\DE1_SoC_SDRAM_RTL_Test.sld
;      6707392  16:01.39 2016-08-19 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\DE1_SoC_SDRAM_RTL_Test.sof
;        12259  16:01.39 2016-08-19 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\DE1_SoC_SDRAM_RTL_Test.sta.summary
;         9407  14:47.30 2014-12-19 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\DE1_SoC_SDRAM_RTL_Test.v
;        57531  17:08.42 2013-09-10 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\DE1_SoC_SDRAM_RTL_Test_assignment_defaults.qdf
;        11065  16:01.39 2016-08-19 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\pll.xml
;          975  09:47.17 2014-06-20 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\PLLJ_PLLSPE_INFO.txt
;        11069  16:01.39 2016-08-19 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\sdram_pll0.xml
;      1749008  09:47.17 2014-06-20 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\stp1.stp
;       553571  17:08.42 2013-09-10 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\stp1_auto_stripped.stp
;         1855  10:14.48 2015-01-16 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\demo_batch\DE1_SoC_SDRAM_RTL_Test.bat
;      6707392  16:01.39 2016-08-19 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\demo_batch\DE1_SoC_SDRAM_RTL_Test.sof
;        17099  17:08.42 2013-09-10 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\command.v
;         5812  17:08.42 2013-09-10 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\control_interface.v
;          909  17:08.42 2013-09-10 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\sdr_data_path.v
;        11958  09:47.17 2014-06-20 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\Sdram_Control.v
;         1579  17:08.42 2013-09-10 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\Sdram_Params.h
;         4001  16:01.39 2016-08-19 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\sdram_pll0.bsf
;          290  17:08.42 2013-09-10 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\sdram_pll0.cmp
;          493  17:08.42 2013-09-10 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\sdram_pll0.ppf
;        56146  16:01.39 2016-08-19 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\sdram_pll0.qip
;          536  16:01.39 2016-08-19 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\sdram_pll0.sip
;          193  17:08.42 2013-09-10 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\sdram_pll0.spd
;        17443  16:01.39 2016-08-19 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\sdram_pll0.v
;           29  16:01.39 2016-08-19 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\sdram_pll0_sim.f
;          264  16:01.39 2016-08-19 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\Sdram_RD_FIFO.qip
;         7995  16:01.39 2016-08-19 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\Sdram_RD_FIFO.v
;       145202  17:08.42 2013-09-10 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\Sdram_RD_FIFO_wave0.jpg
;       136874  17:08.42 2013-09-10 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\Sdram_RD_FIFO_wave1.jpg
;         1130  17:08.42 2013-09-10 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\Sdram_RD_FIFO_waveforms.html
;          264  16:01.39 2016-08-19 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\Sdram_WR_FIFO.qip
;         7995  16:01.39 2016-08-19 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\Sdram_WR_FIFO.v
;       145202  17:08.42 2013-09-10 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\Sdram_WR_FIFO_wave0.jpg
;       136874  17:08.42 2013-09-10 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\Sdram_WR_FIFO_wave1.jpg
;         1130  17:08.42 2013-09-10 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\Sdram_WR_FIFO_waveforms.html
;          319  17:08.42 2013-09-10 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\sdram_pll0\sdram_pll0_0002.qip
;         2238  13:53.53 2013-12-06 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\sdram_pll0\sdram_pll0_0002.v
;        18642  16:01.39 2016-08-19 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\sdram_pll0_sim\sdram_pll0.vo
;        11120  16:01.39 2016-08-19 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\sdram_pll0_sim\aldec\rivierapro_setup.tcl
;         1297  17:08.42 2013-09-10 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\sdram_pll0_sim\cadence\cds.lib
;           18  17:08.42 2013-09-10 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\sdram_pll0_sim\cadence\hdl.var
;         8688  16:01.39 2016-08-19 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\sdram_pll0_sim\cadence\ncsim_setup.sh
;        11217  16:01.39 2016-08-19 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\sdram_pll0_sim\mentor\msim_setup.tcl
;         6360  16:01.39 2016-08-19 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\sdram_pll0_sim\synopsys\vcs\vcs_setup.sh
;          616  17:08.42 2013-09-10 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\sdram_pll0_sim\synopsys\vcsmx\synopsys_sim.setup
;         8799  16:01.39 2016-08-19 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\sdram_pll0_sim\synopsys\vcsmx\vcsmx_setup.sh
;         3994  16:01.39 2016-08-19 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\v\pll.bsf
;          276  09:47.17 2014-06-20 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\v\pll.cmp
;          486  09:47.17 2014-06-20 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\v\pll.ppf
;        51418  16:01.39 2016-08-19 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\v\pll.qip
;          459  16:01.39 2016-08-19 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\v\pll.sip
;          172  17:08.42 2013-09-10 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\v\pll.spd
;        17390  16:01.39 2016-08-19 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\v\pll.v
;           15  09:47.17 2014-06-20 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\v\pll_sim.f
;         3700  09:47.17 2014-06-20 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\v\RW_Test.v
;         9724  17:08.42 2013-09-10 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\v\sdram_pll0.xml
;          298  17:08.42 2013-09-10 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\v\pll\pll_0002.qip
;         2227  09:47.17 2014-06-20 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\v\pll\pll_0002.v
;        16902  16:01.39 2016-08-19 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\v\pll_sim\pll.vo
;        11092  16:01.39 2016-08-19 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\v\pll_sim\aldec\rivierapro_setup.tcl
;         1297  17:08.42 2013-09-10 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\v\pll_sim\cadence\cds.lib
;           18  17:08.42 2013-09-10 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\v\pll_sim\cadence\hdl.var
;         8660  16:01.39 2016-08-19 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\v\pll_sim\cadence\ncsim_setup.sh
;        11189  16:01.39 2016-08-19 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\v\pll_sim\mentor\msim_setup.tcl
;         6332  16:01.39 2016-08-19 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\v\pll_sim\synopsys\vcs\vcs_setup.sh
;          616  17:08.42 2013-09-10 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\v\pll_sim\synopsys\vcsmx\synopsys_sim.setup
;         8771  16:01.39 2016-08-19 Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\v\pll_sim\synopsys\vcsmx\vcsmx_setup.sh
;         4875  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_TV\c5_pin_model_dump.txt
;          395  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\DE1_SoC_TV.cdf
;           26  16:01.30 2016-08-19 Demonstrations\FPGA\DE1_SoC_TV\DE1_SoC_TV.done
;          482  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_TV\DE1_SoC_TV.fit.smsg
;          693  16:01.30 2016-08-19 Demonstrations\FPGA\DE1_SoC_TV\DE1_SoC_TV.fit.summary
;          229  16:01.30 2016-08-19 Demonstrations\FPGA\DE1_SoC_TV\DE1_SoC_TV.jdi
;         2992  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_TV\DE1_SoC_TV.map.smsg
;          535  16:01.30 2016-08-19 Demonstrations\FPGA\DE1_SoC_TV\DE1_SoC_TV.map.summary
;       105206  16:01.30 2016-08-19 Demonstrations\FPGA\DE1_SoC_TV\DE1_SoC_TV.pin
;          109  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_TV\DE1_SoC_TV.qpf
;        68598  16:01.30 2016-08-19 Demonstrations\FPGA\DE1_SoC_TV\DE1_SoC_TV.qsf
;         1199  16:01.30 2016-08-19 Demonstrations\FPGA\DE1_SoC_TV\DE1_SoC_TV.qws
;         1732  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\DE1_SoC_TV.sdc
;           21  16:01.30 2016-08-19 Demonstrations\FPGA\DE1_SoC_TV\DE1_SoC_TV.sld
;      6690326  16:01.30 2016-08-19 Demonstrations\FPGA\DE1_SoC_TV\DE1_SoC_TV.sof
;        10009  16:01.30 2016-08-19 Demonstrations\FPGA\DE1_SoC_TV\DE1_SoC_TV.sta.summary
;        13038  14:47.30 2014-12-19 Demonstrations\FPGA\DE1_SoC_TV\DE1_SoC_TV.v
;        57531  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_TV\DE1_SoC_TV_assignment_defaults.qdf
;         1843  10:14.48 2015-01-16 Demonstrations\FPGA\DE1_SoC_TV\demo_batch\DE1_SoC_TV.bat
;      6690326  16:01.30 2016-08-19 Demonstrations\FPGA\DE1_SoC_TV\demo_batch\DE1_SoC_TV.sof
;        17066  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\command.v
;         5812  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\control_interface.v
;          909  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\sdr_data_path.v
;        14828  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_Control_4Port.v
;         1542  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_Params.h
;         4002  16:01.30 2016-08-19 Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_PLL.bsf
;          285  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_PLL.cmp
;          494  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_PLL.ppf
;        55770  16:01.30 2016-08-19 Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_PLL.qip
;          525  16:01.30 2016-08-19 Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_PLL.sip
;          190  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_PLL.spd
;        17473  16:01.30 2016-08-19 Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_PLL.v
;           27  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_PLL_sim.f
;          264  16:01.30 2016-08-19 Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_RD_FIFO.qip
;         7995  16:01.30 2016-08-19 Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_RD_FIFO.v
;       145202  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_RD_FIFO_wave0.jpg
;       136874  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_RD_FIFO_wave1.jpg
;         1130  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_RD_FIFO_waveforms.html
;          264  16:01.30 2016-08-19 Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_WR_FIFO.qip
;         7995  16:01.30 2016-08-19 Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_WR_FIFO.v
;       145202  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_WR_FIFO_wave0.jpg
;       136874  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_WR_FIFO_wave1.jpg
;         1130  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_WR_FIFO_waveforms.html
;          316  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_PLL\Sdram_PLL_0002.qip
;         2306  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_PLL\Sdram_PLL_0002.v
;        18504  16:01.30 2016-08-19 Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_PLL_sim\Sdram_PLL.vo
;        11116  16:01.30 2016-08-19 Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_PLL_sim\aldec\rivierapro_setup.tcl
;         1297  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_PLL_sim\cadence\cds.lib
;           18  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_PLL_sim\cadence\hdl.var
;         8684  16:01.30 2016-08-19 Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_PLL_sim\cadence\ncsim_setup.sh
;        11213  16:01.30 2016-08-19 Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_PLL_sim\mentor\msim_setup.tcl
;         6356  16:01.30 2016-08-19 Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_PLL_sim\synopsys\vcs\vcs_setup.sh
;          616  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_PLL_sim\synopsys\vcsmx\synopsys_sim.setup
;         8795  16:01.30 2016-08-19 Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_PLL_sim\synopsys\vcsmx\vcsmx_setup.sh
;         8754  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_TV\v\AUDIO_DAC.v
;         3108  16:01.30 2016-08-19 Demonstrations\FPGA\DE1_SoC_TV\v\DIV.bsf
;          342  16:01.30 2016-08-19 Demonstrations\FPGA\DE1_SoC_TV\v\DIV.qip
;         4708  16:01.30 2016-08-19 Demonstrations\FPGA\DE1_SoC_TV\v\DIV.v
;         4357  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_TV\v\I2C_AV_Config.v
;         3871  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_TV\v\I2C_Controller.v
;         2813  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_TV\v\ITU_656_Decoder.v
;         3092  16:01.30 2016-08-19 Demonstrations\FPGA\DE1_SoC_TV\v\Line_Buffer.bsf
;          374  16:01.30 2016-08-19 Demonstrations\FPGA\DE1_SoC_TV\v\Line_Buffer.qip
;         4954  16:01.30 2016-08-19 Demonstrations\FPGA\DE1_SoC_TV\v\Line_Buffer.v
;         5943  16:01.30 2016-08-19 Demonstrations\FPGA\DE1_SoC_TV\v\MAC_3.bsf
;          758  16:01.30 2016-08-19 Demonstrations\FPGA\DE1_SoC_TV\v\MAC_3.cmp
;          777  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\v\MAC_3.ppf
;        43582  16:01.30 2016-08-19 Demonstrations\FPGA\DE1_SoC_TV\v\MAC_3.qip
;          485  16:01.30 2016-08-19 Demonstrations\FPGA\DE1_SoC_TV\v\MAC_3.sip
;          177  16:01.30 2016-08-19 Demonstrations\FPGA\DE1_SoC_TV\v\MAC_3.spd
;        11456  16:01.30 2016-08-19 Demonstrations\FPGA\DE1_SoC_TV\v\MAC_3.v
;           18  16:01.30 2016-08-19 Demonstrations\FPGA\DE1_SoC_TV\v\MAC_3_sim.f
;          497  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_TV\v\Reset_Delay.v
;         3931  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\v\Sdram_PLL.bsf
;          285  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\v\Sdram_PLL.cmp
;          494  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\v\Sdram_PLL.ppf
;         1082  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\v\Sdram_PLL.qip
;          525  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\v\Sdram_PLL.sip
;          190  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\v\Sdram_PLL.spd
;        17642  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\v\Sdram_PLL.v
;        11071  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\v\Sdram_PLL.xml
;           27  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\v\Sdram_PLL_sim.f
;            0  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_TV\v\Sdram_RD_FIFO.qip
;            0  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_TV\v\Sdram_WR_FIFO.qip
;          705  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_TV\v\SEG7_LUT.v
;          364  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_TV\v\SEG7_LUT_6.v
;          364  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_TV\v\SEG7_LUT_8.v
;          907  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_TV\v\TD_Detect.v
;         2818  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_TV\v\VGA_Ctrl.v
;         4129  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_TV\v\YCbCr2RGB.v
;          734  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_TV\v\YUV422_to_444.v
;         1411  10:08.34 2013-09-03 Demonstrations\FPGA\DE1_SoC_TV\v\greybox_tmp\cbx_args.txt
;        22170  16:01.30 2016-08-19 Demonstrations\FPGA\DE1_SoC_TV\v\MAC_3\MAC_3_0002.v
;        22165  16:01.30 2016-08-19 Demonstrations\FPGA\DE1_SoC_TV\v\MAC_3_sim\MAC_3.v
;        11099  16:01.30 2016-08-19 Demonstrations\FPGA\DE1_SoC_TV\v\MAC_3_sim\aldec\rivierapro_setup.tcl
;         1297  16:01.30 2016-08-19 Demonstrations\FPGA\DE1_SoC_TV\v\MAC_3_sim\cadence\cds.lib
;           18  16:01.30 2016-08-19 Demonstrations\FPGA\DE1_SoC_TV\v\MAC_3_sim\cadence\hdl.var
;         8660  16:01.30 2016-08-19 Demonstrations\FPGA\DE1_SoC_TV\v\MAC_3_sim\cadence\ncsim_setup.sh
;        11196  16:01.30 2016-08-19 Demonstrations\FPGA\DE1_SoC_TV\v\MAC_3_sim\mentor\msim_setup.tcl
;         6339  16:01.30 2016-08-19 Demonstrations\FPGA\DE1_SoC_TV\v\MAC_3_sim\synopsys\vcs\vcs_setup.sh
;          596  16:01.30 2016-08-19 Demonstrations\FPGA\DE1_SoC_TV\v\MAC_3_sim\synopsys\vcsmx\synopsys_sim.setup
;         8778  16:01.30 2016-08-19 Demonstrations\FPGA\DE1_SoC_TV\v\MAC_3_sim\synopsys\vcsmx\vcsmx_setup.sh
;          316  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\v\Sdram_PLL\Sdram_PLL_0002.qip
;         2306  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\v\Sdram_PLL\Sdram_PLL_0002.v
;        16861  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\v\Sdram_PLL_sim\Sdram_PLL.vo
;         7419  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\v\Sdram_PLL_sim\aldec\rivierapro_setup.tcl
;         1297  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\v\Sdram_PLL_sim\cadence\cds.lib
;           18  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\v\Sdram_PLL_sim\cadence\hdl.var
;         4374  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\v\Sdram_PLL_sim\cadence\ncsim_setup.sh
;         7144  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\v\Sdram_PLL_sim\mentor\msim_setup.tcl
;         2960  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\v\Sdram_PLL_sim\synopsys\vcs\vcs_setup.sh
;          616  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\v\Sdram_PLL_sim\synopsys\vcsmx\synopsys_sim.setup
;         4451  15:59.21 2013-12-04 Demonstrations\FPGA\DE1_SoC_TV\v\Sdram_PLL_sim\synopsys\vcsmx\vcsmx_setup.sh
;         4875  17:55.08 2016-08-23 Demonstrations\FPGA\my_first_fpga\c5_pin_model_dump.txt
;         2501  17:55.08 2016-08-23 Demonstrations\FPGA\my_first_fpga\counter_bus_mux.bsf
;          366  17:55.08 2016-08-23 Demonstrations\FPGA\my_first_fpga\counter_bus_mux.qip
;         3935  17:55.08 2016-08-23 Demonstrations\FPGA\my_first_fpga\counter_bus_mux.v
;         5076  17:55.08 2016-08-23 Demonstrations\FPGA\my_first_fpga\my_first_fpga.asm.rpt
;         7341  19:45.53 2014-12-16 Demonstrations\FPGA\my_first_fpga\my_first_fpga.bdf
;           26  17:55.08 2016-08-23 Demonstrations\FPGA\my_first_fpga\my_first_fpga.done
;         6750  17:55.08 2016-08-23 Demonstrations\FPGA\my_first_fpga\my_first_fpga.eda.rpt
;       266799  17:55.08 2016-08-23 Demonstrations\FPGA\my_first_fpga\my_first_fpga.fit.rpt
;          482  17:55.08 2016-08-23 Demonstrations\FPGA\my_first_fpga\my_first_fpga.fit.smsg
;          690  17:55.08 2016-08-23 Demonstrations\FPGA\my_first_fpga\my_first_fpga.fit.summary
;         8860  17:55.08 2016-08-23 Demonstrations\FPGA\my_first_fpga\my_first_fpga.flow.rpt
;         3472  17:55.08 2016-08-23 Demonstrations\FPGA\my_first_fpga\my_first_fpga.ipregen.rpt
;          232  17:55.08 2016-08-23 Demonstrations\FPGA\my_first_fpga\my_first_fpga.jdi
;        65363  17:55.08 2016-08-23 Demonstrations\FPGA\my_first_fpga\my_first_fpga.map.rpt
;          532  17:55.08 2016-08-23 Demonstrations\FPGA\my_first_fpga\my_first_fpga.map.summary
;       105911  17:55.08 2016-08-23 Demonstrations\FPGA\my_first_fpga\my_first_fpga.pin
;         1295  19:45.53 2014-12-16 Demonstrations\FPGA\my_first_fpga\my_first_fpga.qpf
;         3967  17:55.08 2016-08-23 Demonstrations\FPGA\my_first_fpga\my_first_fpga.qsf
;         1250  17:55.08 2016-08-23 Demonstrations\FPGA\my_first_fpga\my_first_fpga.qws
;          114  19:45.53 2014-12-16 Demonstrations\FPGA\my_first_fpga\my_first_fpga.sdc
;           21  17:55.08 2016-08-23 Demonstrations\FPGA\my_first_fpga\my_first_fpga.sld
;      6690335  17:55.08 2016-08-23 Demonstrations\FPGA\my_first_fpga\my_first_fpga.sof
;        75243  17:55.08 2016-08-23 Demonstrations\FPGA\my_first_fpga\my_first_fpga.sta.rpt
;         2945  17:55.08 2016-08-23 Demonstrations\FPGA\my_first_fpga\my_first_fpga.sta.summary
;        55087  17:55.08 2016-08-23 Demonstrations\FPGA\my_first_fpga\my_first_fpga_assignment_defaults.qdf
;         3045  17:55.08 2016-08-23 Demonstrations\FPGA\my_first_fpga\pll.bsf
;          187  17:55.08 2016-08-23 Demonstrations\FPGA\my_first_fpga\pll.cmp
;          364  19:45.53 2014-12-16 Demonstrations\FPGA\my_first_fpga\pll.ppf
;        51118  17:55.08 2016-08-23 Demonstrations\FPGA\my_first_fpga\pll.qip
;          459  17:55.08 2016-08-23 Demonstrations\FPGA\my_first_fpga\pll.sip
;          172  19:45.53 2014-12-16 Demonstrations\FPGA\my_first_fpga\pll.spd
;        17264  17:55.08 2016-08-23 Demonstrations\FPGA\my_first_fpga\pll.v
;        10806  19:45.53 2014-12-16 Demonstrations\FPGA\my_first_fpga\pll_bb.v
;           15  17:55.08 2016-08-23 Demonstrations\FPGA\my_first_fpga\pll_sim.f
;         1633  19:45.53 2014-12-16 Demonstrations\FPGA\my_first_fpga\simple_counter.bsf
;          515  19:45.53 2014-12-16 Demonstrations\FPGA\my_first_fpga\simple_counter.v
;         1846  17:55.08 2016-08-23 Demonstrations\FPGA\my_first_fpga\demo_batch\my_first_fpga.bat
;      6690335  17:55.08 2016-08-23 Demonstrations\FPGA\my_first_fpga\demo_batch\my_first_fpga.sof
;          112  17:55.08 2016-08-23 Demonstrations\FPGA\my_first_fpga\greybox_tmp\cbx_args.txt
;          298  19:45.53 2014-12-16 Demonstrations\FPGA\my_first_fpga\pll\pll_0002.qip
;         2157  17:55.08 2016-08-23 Demonstrations\FPGA\my_first_fpga\pll\pll_0002.v
;        16552  17:55.08 2016-08-23 Demonstrations\FPGA\my_first_fpga\pll_sim\pll.vo
;        11092  17:55.08 2016-08-23 Demonstrations\FPGA\my_first_fpga\pll_sim\aldec\rivierapro_setup.tcl
;         1297  19:45.53 2014-12-16 Demonstrations\FPGA\my_first_fpga\pll_sim\cadence\cds.lib
;           18  19:45.53 2014-12-16 Demonstrations\FPGA\my_first_fpga\pll_sim\cadence\hdl.var
;         8660  17:55.08 2016-08-23 Demonstrations\FPGA\my_first_fpga\pll_sim\cadence\ncsim_setup.sh
;        11189  17:55.08 2016-08-23 Demonstrations\FPGA\my_first_fpga\pll_sim\mentor\msim_setup.tcl
;         6332  17:55.08 2016-08-23 Demonstrations\FPGA\my_first_fpga\pll_sim\synopsys\vcs\vcs_setup.sh
;          616  19:45.53 2014-12-16 Demonstrations\FPGA\my_first_fpga\pll_sim\synopsys\vcsmx\synopsys_sim.setup
;         8771  17:55.08 2016-08-23 Demonstrations\FPGA\my_first_fpga\pll_sim\synopsys\vcsmx\vcsmx_setup.sh
;           40  17:55.08 2016-08-23 Demonstrations\FPGA\my_first_fpga\simulation\modelsim\my_first_fpga.sft
;        52544  17:55.08 2016-08-23 Demonstrations\FPGA\my_first_fpga\simulation\modelsim\my_first_fpga.vho
;         7588  17:55.08 2016-08-23 Demonstrations\FPGA\my_first_fpga\simulation\modelsim\my_first_fpga_modelsim.xrf
;         8236  15:24.50 2016-08-17 Demonstrations\SoC\hps_gpio\hps_gpio
;         2494  09:59.43 2013-09-03 Demonstrations\SoC\hps_gpio\main.c
;          534  15:24.50 2016-08-17 Demonstrations\SoC\hps_gpio\Makefile
;         2106  09:59.43 2013-09-03 Demonstrations\SoC\hps_gsensor\ADXL345.c
;         3551  09:59.43 2013-09-03 Demonstrations\SoC\hps_gsensor\ADXL345.h
;        11531  15:24.50 2016-08-17 Demonstrations\SoC\hps_gsensor\gsensor
;         3121  09:59.43 2013-09-03 Demonstrations\SoC\hps_gsensor\main.c
;          540  15:24.50 2016-08-17 Demonstrations\SoC\hps_gsensor\Makefile
;        10411  15:24.50 2016-08-17 Demonstrations\SoC\hps_i2c_switch\i2c_switch
;         7107  09:59.43 2013-09-03 Demonstrations\SoC\hps_i2c_switch\main.c
;          547  15:24.50 2016-08-17 Demonstrations\SoC\hps_i2c_switch\Makefile
;          111  09:59.43 2013-09-03 Demonstrations\SoC\my_first_hps\main.c
;          538  15:24.50 2016-08-17 Demonstrations\SoC\my_first_hps\Makefile
;         7129  15:24.50 2016-08-17 Demonstrations\SoC\my_first_hps\my_first_hps
;         4875  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\c5_pin_model_dump.txt
;        20041  11:54.31 2015-01-27 Demonstrations\SOC_FPGA\de1_soc_GHRD\ghrd_top.v
;        25094  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\hps_clock_info.xml
;         1720  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\hps_sdram_p0_summary.csv
;        12652  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\Makefile
;         5351  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.asm.rpt
;            0  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.cmp
;           26  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.done
;        18033  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.dtb
;        42006  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.dts
;      1889309  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.fit.rpt
;          689  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.fit.smsg
;          697  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.fit.summary
;        16176  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.flow.rpt
;      1034449  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.html
;        28371  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.jdi
;      3801467  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.map.rpt
;         5980  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.map.smsg
;          534  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.map.summary
;       104962  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.pin
;         1285  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.qpf
;        68842  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.qsf
;        58344  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.qsys
;          626  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.qws
;          600  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.sld
;      7414944  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.sof
;      2728322  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.sopcinfo
;     12213041  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.sta.rpt
;         9862  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.sta.summary
;        48640  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system_assignment_defaults.qdf
;        14567  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system_board_info.xml
;         1711  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system_timing.sdc
;           66  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\.qsys_edit\filters.xml
;        70037  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\.qsys_edit\layout.xml
;          629  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\.qsys_edit\preferences.xml
;        79612  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\.qsys_edit\soc_system.xml
;         7651  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\.qsys_edit\soc_system_schematic.nlv
;       401078  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\hc_output\soc_system.names_drv_tbl
;         2197  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\hps_isw_handoff\soc_system_hps_0\alt_types.h
;         9961  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\hps_isw_handoff\soc_system_hps_0\emif.xml
;        12970  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\hps_isw_handoff\soc_system_hps_0\hps.xml
;          100  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\hps_isw_handoff\soc_system_hps_0\id
;         2924  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\hps_isw_handoff\soc_system_hps_0\sdram_io.h
;       344445  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\hps_isw_handoff\soc_system_hps_0\sequencer.c
;        24867  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\hps_isw_handoff\soc_system_hps_0\sequencer.h
;        10888  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\hps_isw_handoff\soc_system_hps_0\sequencer_auto.h
;         2273  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\hps_isw_handoff\soc_system_hps_0\sequencer_auto_ac_init.c
;         3067  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\hps_isw_handoff\soc_system_hps_0\sequencer_auto_inst_init.c
;         5808  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\hps_isw_handoff\soc_system_hps_0\sequencer_defines.h
;         2699  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\hps_isw_handoff\soc_system_hps_0\soc_system_hps_0.hiof
;         1985  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\hps_isw_handoff\soc_system_hps_0\system.h
;        42774  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\hps_isw_handoff\soc_system_hps_0\tclrpt.c
;        18334  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\hps_isw_handoff\soc_system_hps_0\tclrpt.h
;          303  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\ip\altsource_probe\hps_reset.qip
;         4169  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\ip\altsource_probe\hps_reset.v
;         3120  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\ip\altsource_probe\hps_reset_bb.v
;         2532  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\ip\debounce\debounce.v
;         2382  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\ip\edge_detect\altera_edge_detector.v
;         2405  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\ip\intr_capturer\intr_capturer.v
;         6069  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\ip\intr_capturer\intr_capturer_hw.tcl
;        32312  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\soc_system.bsf
;         9752  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\soc_system.cmp
;      1159275  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\soc_system.html
;      3828922  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\soc_system.xml
;         5931  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\soc_system_bb.v
;        17423  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\soc_system_generation.rpt
;        12055  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\soc_system_inst.v
;        21750  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\soc_system_inst.vhd
;      2180376  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\soc_system.debuginfo
;      1865392  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\soc_system.qip
;      9236473  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\soc_system.regmap
;       104558  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\soc_system.v
;      9235021  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\soc_system_hps_0_hps.svd
;        61594  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
;        52646  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_avalon_packets_to_master.v
;        34467  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_avalon_sc_fifo.v
;         8296  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_avalon_st_bytes_to_packets.v
;         5013  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_avalon_st_clock_crosser.v
;         2831  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_avalon_st_idle_inserter.v
;         2685  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_avalon_st_idle_remover.v
;          923  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_avalon_st_jtag_interface.sdc
;         7999  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_avalon_st_jtag_interface.v
;        10426  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_avalon_st_packets_to_bytes.v
;         4705  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_avalon_st_pipeline_base.v
;         5451  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_avalon_st_pipeline_stage.sv
;         7156  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_default_burst_converter.sv
;        10864  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_incr_burst_converter.sv
;         8890  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_jtag_dc_streaming.v
;         6952  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_jtag_sld_node.v
;        26873  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_jtag_streaming.v
;         2631  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_mem_if_dll_cyclonev.sv
;       184870  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_mem_if_hard_memory_controller_top_cyclonev.sv
;         1175  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_mem_if_hhp_qseq_synth_top.v
;         3030  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_mem_if_oct_cyclonev.sv
;        11589  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_merlin_address_alignment.sv
;         9530  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_merlin_arbitrator.sv
;        31048  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_merlin_axi_master_ni.sv
;        43590  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_merlin_axi_slave_ni.sv
;        12324  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_merlin_burst_adapter.sv
;        48832  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_merlin_burst_adapter_13_1.sv
;       107611  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_merlin_burst_adapter_new.sv
;         3829  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_merlin_burst_adapter_uncmpr.sv
;        13717  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_merlin_burst_uncompressor.sv
;        11364  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_merlin_master_agent.sv
;        22645  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_merlin_master_translator.sv
;        11247  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_merlin_reorder_memory.sv
;        29997  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_merlin_slave_agent.sv
;        17338  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_merlin_slave_translator.sv
;        37098  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_merlin_traffic_limiter.sv
;        58233  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_merlin_width_adapter.sv
;         2362  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_pli_streaming.v
;         1648  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_reset_controller.sdc
;        12329  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_reset_controller.v
;         3553  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_reset_synchronizer.v
;         5814  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_std_synchronizer_nocut.v
;        12129  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_wrap_burst_converter.sv
;         4362  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\credit_producer.v
;        12970  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps.pre.xml
;          853  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_AC_ROM.hex
;         2445  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_inst_ROM.hex
;        76121  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_sdram.v
;       107590  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_sdram_p0.ppf
;        27197  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_sdram_p0.sdc
;        17058  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_sdram_p0.sv
;         9571  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_addr_cmd_pads.v
;        11733  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_io_pads.v
;        29243  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_memphy.v
;         3533  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_acv_ldc.v
;         7168  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_altdqdqs.v
;         4168  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_clock_pair_generator.v
;         2403  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_generic_ddio.v
;         1800  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_iss_probe.v
;         3287  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_parameters.tcl
;         5621  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_phy_csr.sv
;        15560  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_pin_assignments.tcl
;        88063  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_pin_map.tcl
;        17924  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_report_timing.tcl
;        95735  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_report_timing_core.tcl
;         4552  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_reset.v
;         1995  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_reset_sync.v
;         5190  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_timing.tcl
;         6157  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_sdram_pll.sv
;         2405  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\intr_capturer.v
;         4519  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_button_pio.v
;         6405  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_dipsw_pio.v
;        31791  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_hps_0.v
;        12402  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_hps_0_fpga_interfaces.sv
;        11734  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_hps_0_hps_io.v
;         5688  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_hps_0_hps_io_border.sdc
;        12937  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_hps_0_hps_io_border.sv
;        19197  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_hps_only_master.v
;         1528  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_hps_only_master_b2p_adapter.v
;         1364  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_hps_only_master_p2b_adapter.v
;         1833  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_hps_only_master_timing_adt.v
;         1850  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_irq_mapper.sv
;         1634  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_irq_mapper_001.sv
;        17487  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_jtag_uart.v
;         2258  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_led_pio.v
;        21765  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_master_non_sec.v
;         3644  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_master_non_sec_b2p_adapter.sv
;         3444  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_master_non_sec_p2b_adapter.sv
;         4085  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_master_non_sec_timing_adt.sv
;        19187  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_master_secure.v
;         1526  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_master_secure_b2p_adapter.v
;         1362  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_master_secure_p2b_adapter.v
;         1831  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_master_secure_timing_adt.v
;       455526  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0.v
;         7692  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_addr_router.sv
;         9791  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_addr_router_002.sv
;         9255  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_addr_router_003.sv
;         6183  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_avalon_st_adapter.v
;         6195  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_avalon_st_adapter_001.v
;         3787  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv
;         3779  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
;         3446  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_demux.sv
;         7154  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_demux_002.sv
;         5945  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_demux_003.sv
;        11795  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux.sv
;        11798  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux_001.sv
;         3720  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux_002.sv
;         3560  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_demux.sv
;         7358  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_demux_002.sv
;         6119  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_demux_003.sv
;        11505  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_mux.sv
;        11508  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_mux_001.sv
;         2985  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_mux_002.sv
;         2987  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_mux_005.sv
;         8184  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_id_router.sv
;         8098  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_id_router_001.sv
;         7540  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_id_router_002.sv
;         7542  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_id_router_005.sv
;         7683  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router.sv
;         9782  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_002.sv
;         9246  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_003.sv
;         8193  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_005.sv
;         8095  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_006.sv
;         7539  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_007.sv
;         4684  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux.sv
;         4692  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux_001.sv
;         3454  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux_002.sv
;         3709  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_mux.sv
;        15594  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_mux_002.sv
;        14064  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_mux_003.sv
;         4828  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_xbar_demux.sv
;         4836  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_xbar_demux_001.sv
;         3566  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_xbar_demux_002.sv
;         3568  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_xbar_demux_005.sv
;         2976  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_xbar_mux.sv
;        15486  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_xbar_mux_002.sv
;        13872  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_xbar_mux_003.sv
;        82842  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_1.v
;         8621  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_addr_router.sv
;         4036  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_demux.sv
;         3712  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_mux.sv
;         4165  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_xbar_demux.sv
;         2979  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_xbar_mux.sv
;         7533  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_id_router.sv
;         8612  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_router.sv
;         7542  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_router_001.sv
;         3446  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_demux.sv
;        11761  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_mux.sv
;         3560  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_xbar_demux.sv
;        11443  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_xbar_mux.sv
;       237581  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_onchip_memory2_0.hex
;         3104  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_onchip_memory2_0.v
;         2212  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_sysid_qsys.v
;         2197  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\sequencer\alt_types.pre.h
;         9961  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\sequencer\emif.pre.xml
;         2924  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\sequencer\sdram_io.pre.h
;       344445  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\sequencer\sequencer.pre.c
;        24867  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\sequencer\sequencer.pre.h
;        10888  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\sequencer\sequencer_auto.pre.h
;         2273  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\sequencer\sequencer_auto_ac_init.pre.c
;         3067  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\sequencer\sequencer_auto_inst_init.pre.c
;         5808  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\sequencer\sequencer_defines.pre.h
;         1985  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\sequencer\system.pre.h
;        42774  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\sequencer\tclrpt.pre.c
;        18334  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\sequencer\tclrpt.pre.h
;         8576  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\software\spl_bsp\Makefile
;       262144  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\software\spl_bsp\preloader-mkpimage.bin
;          888  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\software\spl_bsp\preloader.ds
;        29128  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\software\spl_bsp\settings.bsp
;       238316  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\software\spl_bsp\u-boot.img
;         1358  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\software\spl_bsp\uboot.ds
;         6267  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\software\spl_bsp\generated\build.h
;        10993  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\software\spl_bsp\generated\iocsr_config_cyclone5.c
;         2009  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\software\spl_bsp\generated\iocsr_config_cyclone5.h
;         2909  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\software\spl_bsp\generated\pinmux_config.h
;         6181  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\software\spl_bsp\generated\pinmux_config_cyclone5.c
;         4997  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\software\spl_bsp\generated\pll_config.h
;         3784  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\software\spl_bsp\generated\reset_config.h
;         6046  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\de1_soc_GHRD\software\spl_bsp\generated\sdram\sdram_config.h
;            0  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\stamp\13.1.0\qsys.stamp
;            0  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\stamp\13.1.0\quartus.stamp
;            0  12:09.10 2015-01-23 Demonstrations\SOC_FPGA\de1_soc_GHRD\stamp\13.1.0\quartus_pin_assignments.stamp
;         4875  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\c5_pin_model_dump.txt
;           26  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\DE1_SOC_Linux_FB.done
;          689  18:04.49 2014-05-16 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\DE1_SOC_Linux_FB.fit.smsg
;          710  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\DE1_SOC_Linux_FB.fit.summary
;        24229  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\DE1_SOC_Linux_FB.jdi
;         9524  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\DE1_SOC_Linux_FB.map.smsg
;          547  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\DE1_SOC_Linux_FB.map.summary
;       104968  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\DE1_SOC_Linux_FB.pin
;          115  18:04.49 2014-05-16 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\DE1_SOC_Linux_FB.qpf
;        68477  18:04.49 2014-05-16 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\DE1_SOC_Linux_FB.qsf
;          977  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\DE1_SOC_Linux_FB.qws
;         2254  18:04.49 2014-05-16 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\DE1_SOC_Linux_FB.sdc
;          600  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\DE1_SOC_Linux_FB.sld
;      7418044  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\DE1_SOC_Linux_FB.sof
;        18540  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\DE1_SOC_Linux_FB.sta.summary
;        18906  18:04.49 2014-05-16 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\DE1_SOC_Linux_FB.v
;        50843  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\DE1_SOC_Linux_FB_assignment_defaults.qdf
;         1722  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\hps_sdram_p0_summary.csv
;        11088  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\Makefile
;          638  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\PLLJ_PLLSPE_INFO.txt
;          691  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\quartus.exe.stackdump
;        33410  18:04.49 2014-05-16 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system.bsf
;            0  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system.cmp
;      1097892  18:04.49 2014-05-16 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system.html
;        65058  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system.qsys
;      7007184  18:04.49 2014-05-16 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system.rbf
;      2864813  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system.sopcinfo
;           83  18:04.49 2014-05-16 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\sof_to_rbf.bat
;         3450  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\vga_pll.bsf
;          241  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\vga_pll.cmp
;          428  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\vga_pll.ppf
;         1038  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\vga_pll.qip
;          503  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\vga_pll.sip
;          184  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\vga_pll.spd
;        17505  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\vga_pll.v
;           23  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\vga_pll_sim.f
;           66  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\.qsys_edit\filters.xml
;        72097  18:04.49 2014-05-16 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\.qsys_edit\layout.xml
;          609  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\.qsys_edit\preferences.xml
;        77124  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\.qsys_edit\soc_system.xml
;         7735  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\.qsys_edit\soc_system_schematic.nlv
;       401078  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\hc_output\DE1_SOC_golden_top.names_drv_tbl
;       401078  18:04.49 2014-05-16 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\hc_output\DE1_SOC_Linux_FB.names_drv_tbl
;         2197  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\hps_isw_handoff\soc_system_hps_0\alt_types.h
;         9954  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\hps_isw_handoff\soc_system_hps_0\emif.xml
;        12970  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\hps_isw_handoff\soc_system_hps_0\hps.xml
;          100  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\hps_isw_handoff\soc_system_hps_0\id
;         2924  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\hps_isw_handoff\soc_system_hps_0\sdram_io.h
;       344445  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\hps_isw_handoff\soc_system_hps_0\sequencer.c
;        24867  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\hps_isw_handoff\soc_system_hps_0\sequencer.h
;        10888  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\hps_isw_handoff\soc_system_hps_0\sequencer_auto.h
;         2273  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\hps_isw_handoff\soc_system_hps_0\sequencer_auto_ac_init.c
;         3067  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\hps_isw_handoff\soc_system_hps_0\sequencer_auto_inst_init.c
;         5810  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\hps_isw_handoff\soc_system_hps_0\sequencer_defines.h
;         2699  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\hps_isw_handoff\soc_system_hps_0\soc_system_hps_0.hiof
;         1985  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\hps_isw_handoff\soc_system_hps_0\system.h
;        42774  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\hps_isw_handoff\soc_system_hps_0\tclrpt.c
;        18334  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\hps_isw_handoff\soc_system_hps_0\tclrpt.h
;         2532  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\ip\debounce\debounce.v
;         1644  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\ip\intr_capturer\intr_capturer.v
;         5179  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\ip\intr_capturer\intr_capturer_hw.tcl
;      1406549  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\ip\my_log_generator\log.mif
;       382196  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\ip\my_log_generator\log_512x54.mif
;         6801  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\ip\my_log_generator\log_fifo.v
;         6253  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\ip\my_log_generator\log_generator.v
;         5473  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\ip\my_log_generator\log_generator_hw.tcl
;         6481  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\ip\my_log_generator\log_rom.v
;         3989  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\ip\TERASIC_AUDIO\AUDIO_ADC.v
;         3972  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\ip\TERASIC_AUDIO\AUDIO_DAC.v
;          190  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\ip\TERASIC_AUDIO\audio_fifo.qip
;         7257  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\ip\TERASIC_AUDIO\audio_fifo.v
;       107868  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\ip\TERASIC_AUDIO\audio_fifo_wave0.jpg
;        95175  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\ip\TERASIC_AUDIO\audio_fifo_wave1.jpg
;         1112  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\ip\TERASIC_AUDIO\audio_fifo_waveforms.html
;         6854  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\ip\TERASIC_AUDIO\AUDIO_IF.v
;         4669  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\ip\TERASIC_AUDIO\AUDIO_IF_hw.tcl
;        10127  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\ip\TERASIC_IRM\irda_receive_terasic.v
;         1241  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\ip\TERASIC_IRM\TERASIC_IRM.v
;         5237  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\ip\TERASIC_IRM\TERASIC_IRM_hw.tcl
;        33490  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\soc_system.bsf
;        10650  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\soc_system.cmp
;      1221222  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\soc_system.html
;       611645  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\soc_system.v
;      3788665  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\soc_system.xml
;         6386  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\soc_system_bb.v
;      9222754  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\soc_system_hps_0_hps.svd
;        13442  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\soc_system_inst.v
;        24030  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\soc_system_inst.vhd
;         2581  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipitc130_common_fifo.v
;         2390  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipitc130_common_frame_counter.v
;         1866  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipitc130_common_generic_count.v
;         1606  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipitc130_common_sample_counter.v
;         1071  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipitc130_common_sync.v
;         4203  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipitc130_common_sync_generation.v
;         1208  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipitc130_common_to_binary.v
;         1430  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipitc130_common_trigger_sync.v
;         6266  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipitc130_cvo.sdc
;        43369  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipitc130_IS2Vid.sv
;         4086  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipitc130_IS2Vid_calculate_mode.v
;         5308  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipitc130_IS2Vid_control.v
;        26475  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipitc130_IS2Vid_mode_banks.sv
;         9292  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipitc130_IS2Vid_statemachine.v
;         8428  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipitc130_IS2Vid_sync_compare.v
;        36572  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd
;         3407  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipvfr130_common_avalon_mm_master.v
;         4740  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipvfr130_common_avalon_mm_slave.v
;        13994  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipvfr130_common_fifo_usedw_calculator.vhd
;        13147  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipvfr130_common_general_fifo.vhd
;         3934  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipvfr130_common_gray_clock_crosser.vhd
;         5167  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipvfr130_common_logic_fifo.vhd
;         2298  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipvfr130_common_one_bit_delay.vhd
;       159033  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipvfr130_common_package.vhd
;         5505  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipvfr130_common_pulling_width_adapter.vhd
;         8128  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipvfr130_common_ram_fifo.vhd
;         2639  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipvfr130_common_std_logic_vector_delay.vhd
;         2533  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipvfr130_common_stream_output.v
;         1537  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipvfr130_common_unpack_data.v
;        10406  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipvfr130_prc.v
;        11457  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipvfr130_prc_core.v
;         4324  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipvfr130_prc_read_master.v
;           96  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipvfr130_vfr.sdc
;        15690  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipvfr130_vfr.v
;         7694  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipvfr130_vfr_control_packet_encoder.v
;         7948  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipvfr130_vfr_controller.v
;        60888  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
;        51852  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_avalon_packets_to_master.v
;        32190  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_avalon_sc_fifo.v
;         7502  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_avalon_st_bytes_to_packets.v
;         5155  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_avalon_st_clock_crosser.v
;         7758  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_avalon_st_handshake_clock_crosser.v
;         2037  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_avalon_st_idle_inserter.v
;         1891  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_avalon_st_idle_remover.v
;          140  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_avalon_st_jtag_interface.sdc
;         2868  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_avalon_st_jtag_interface.v
;         9632  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_avalon_st_packets_to_bytes.v
;         4990  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_avalon_st_pipeline_base.v
;         7828  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_jtag_dc_streaming.v
;         5990  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_jtag_sld_node.v
;        26724  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_jtag_streaming.v
;         2631  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_mem_if_dll_cyclonev.sv
;       184870  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_mem_if_hard_memory_controller_top_cyclonev.sv
;         1175  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_mem_if_hhp_qseq_synth_top.v
;         3030  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_mem_if_oct_cyclonev.sv
;        11438  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_merlin_address_alignment.sv
;         9447  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_merlin_arbitrator.sv
;        30271  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_merlin_axi_master_ni.sv
;        43066  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_merlin_axi_slave_ni.sv
;        56181  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_merlin_burst_adapter.sv
;        12940  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_merlin_burst_uncompressor.sv
;        17508  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_merlin_combined_width_adapter.sv
;        12279  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_merlin_master_agent.sv
;        20915  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_merlin_master_translator.sv
;        27949  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_merlin_slave_agent.sv
;        17110  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_merlin_slave_translator.sv
;        15501  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_merlin_traffic_limiter.sv
;        56551  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_merlin_width_adapter.sv
;         2362  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_pli_streaming.v
;         1734  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_reset_controller.sdc
;         3584  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_reset_controller.v
;         3553  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_reset_synchronizer.v
;         4362  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\credit_producer.v
;         5301  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps.pre.xml
;        76145  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps_sdram.v
;       107516  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps_sdram_p0.ppf
;        26927  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps_sdram_p0.sdc
;        17016  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps_sdram_p0.sv
;         9571  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps_sdram_p0_acv_hard_addr_cmd_pads.v
;        11715  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps_sdram_p0_acv_hard_io_pads.v
;        29176  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps_sdram_p0_acv_hard_memphy.v
;         3533  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps_sdram_p0_acv_ldc.v
;         7112  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps_sdram_p0_altdqdqs.v
;         4093  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps_sdram_p0_clock_pair_generator.v
;         2403  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps_sdram_p0_generic_ddio.v
;         1801  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps_sdram_p0_iss_probe.v
;         3267  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps_sdram_p0_parameters.tcl
;         5621  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps_sdram_p0_phy_csr.sv
;        15283  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps_sdram_p0_pin_assignments.tcl
;        86642  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps_sdram_p0_pin_map.tcl
;        18114  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps_sdram_p0_report_timing.tcl
;        94438  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps_sdram_p0_report_timing_core.tcl
;         4053  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps_sdram_p0_reset.v
;         1995  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps_sdram_p0_reset_sync.v
;         5144  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps_sdram_p0_timing.tcl
;         6157  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps_sdram_pll.sv
;         1644  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\intr_capturer.v
;         8370  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_addr_router.sv
;         8386  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_addr_router_001.sv
;         8990  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_addr_router_002.sv
;         9255  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_addr_router_004.sv
;         3887  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_button_pio.v
;         4121  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_cmd_xbar_demux.sv
;         4135  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_cmd_xbar_demux_001.sv
;         6718  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_cmd_xbar_demux_002.sv
;         7320  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_cmd_xbar_demux_004.sv
;        10669  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_cmd_xbar_mux.sv
;        11464  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_cmd_xbar_mux_002.sv
;         4506  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_dipsw_pio.v
;        29837  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_hps_0.v
;        11977  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_hps_0_fpga_interfaces.sv
;        11928  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_hps_0_hps_io.v
;        13169  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_hps_0_hps_io_border.sv
;         7553  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_id_router.sv
;         8118  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_id_router_002.sv
;         7478  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_id_router_008.sv
;         1914  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_irq_mapper.sv
;         1693  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_irq_mapper_001.sv
;        17487  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_jtag_uart.v
;         2527  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_led_pio.v
;        17218  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_master_secure.v
;         1526  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_master_secure_b2p_adapter.v
;         1362  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_master_secure_p2b_adapter.v
;         1831  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_master_secure_timing_adt.v
;          452  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_pll_stream.qip
;         2228  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_pll_stream.v
;         4798  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_rsp_xbar_demux_002.sv
;         3530  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_rsp_xbar_demux_008.sv
;        11397  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_rsp_xbar_mux.sv
;        14629  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_rsp_xbar_mux_002.sv
;        15436  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_rsp_xbar_mux_004.sv
;         1463  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_sysid_qsys.v
;         3111  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\sequencer\alt_types.pre.h
;         8650  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\sequencer\emif.pre.xml
;         1273  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\sequencer\sdram_io.pre.h
;       318848  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\sequencer\sequencer.pre.c
;        21208  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\sequencer\sequencer.pre.h
;         7864  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\sequencer\sequencer_auto.pre.h
;          692  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\sequencer\sequencer_auto_ac_init.pre.c
;         1487  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\sequencer\sequencer_auto_inst_init.pre.c
;         3601  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\sequencer\sequencer_defines.pre.h
;          386  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\sequencer\system.pre.h
;        32573  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\sequencer\tclrpt.pre.c
;        16798  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\sequencer\tclrpt.pre.h
;      2269057  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\soc_system.debuginfo
;      1894616  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\soc_system.qip
;      9236473  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\soc_system.regmap
;       105462  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\soc_system.v
;      9235021  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\soc_system_hps_0_hps.svd
;         2581  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipitc131_common_fifo.v
;         2390  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipitc131_common_frame_counter.v
;         1866  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipitc131_common_generic_count.v
;         1606  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipitc131_common_sample_counter.v
;         1071  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipitc131_common_sync.v
;         4203  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipitc131_common_sync_generation.v
;         1208  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipitc131_common_to_binary.v
;         1430  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipitc131_common_trigger_sync.v
;         6266  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipitc131_cvo.sdc
;        43369  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipitc131_IS2Vid.sv
;         4086  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipitc131_IS2Vid_calculate_mode.v
;         5308  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipitc131_IS2Vid_control.v
;        26475  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipitc131_IS2Vid_mode_banks.sv
;         9292  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipitc131_IS2Vid_statemachine.v
;         8428  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipitc131_IS2Vid_sync_compare.v
;        36572  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd
;         3407  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipvfr131_common_avalon_mm_master.v
;         4740  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipvfr131_common_avalon_mm_slave.v
;        13994  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipvfr131_common_fifo_usedw_calculator.vhd
;        13147  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipvfr131_common_general_fifo.vhd
;         3934  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipvfr131_common_gray_clock_crosser.vhd
;         5167  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipvfr131_common_logic_fifo.vhd
;         2298  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipvfr131_common_one_bit_delay.vhd
;       159007  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipvfr131_common_package.vhd
;         5505  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipvfr131_common_pulling_width_adapter.vhd
;         8128  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipvfr131_common_ram_fifo.vhd
;         2639  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipvfr131_common_std_logic_vector_delay.vhd
;         2533  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipvfr131_common_stream_output.v
;         1537  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipvfr131_common_unpack_data.v
;        10406  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipvfr131_prc.v
;        11457  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipvfr131_prc_core.v
;         4324  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipvfr131_prc_read_master.v
;           96  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipvfr131_vfr.sdc
;        15690  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipvfr131_vfr.v
;         7694  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipvfr131_vfr_control_packet_encoder.v
;         7948  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipvfr131_vfr_controller.v
;        61594  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
;        52646  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_avalon_packets_to_master.v
;        34467  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_avalon_sc_fifo.v
;         8296  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_avalon_st_bytes_to_packets.v
;         5013  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_avalon_st_clock_crosser.v
;         3529  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_avalon_st_handshake_clock_crosser.sdc
;         7758  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_avalon_st_handshake_clock_crosser.v
;         2831  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_avalon_st_idle_inserter.v
;         2685  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_avalon_st_idle_remover.v
;          923  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_avalon_st_jtag_interface.sdc
;         7999  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_avalon_st_jtag_interface.v
;        10426  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_avalon_st_packets_to_bytes.v
;         4705  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_avalon_st_pipeline_base.v
;         5451  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_avalon_st_pipeline_stage.sv
;         7156  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_default_burst_converter.sv
;        10864  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_incr_burst_converter.sv
;         8890  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_jtag_dc_streaming.v
;         6952  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_jtag_sld_node.v
;        26873  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_jtag_streaming.v
;         2631  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_mem_if_dll_cyclonev.sv
;       184870  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_mem_if_hard_memory_controller_top_cyclonev.sv
;         1175  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_mem_if_hhp_qseq_synth_top.v
;         3030  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_mem_if_oct_cyclonev.sv
;        11589  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_merlin_address_alignment.sv
;         9530  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_merlin_arbitrator.sv
;        31048  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_merlin_axi_master_ni.sv
;        43590  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_merlin_axi_slave_ni.sv
;        12324  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_merlin_burst_adapter.sv
;        48832  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_merlin_burst_adapter_13_1.sv
;       107611  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_merlin_burst_adapter_new.sv
;         3829  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_merlin_burst_adapter_uncmpr.sv
;        13717  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_merlin_burst_uncompressor.sv
;        11364  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_merlin_master_agent.sv
;        22645  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_merlin_master_translator.sv
;        11247  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_merlin_reorder_memory.sv
;        29997  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_merlin_slave_agent.sv
;        17338  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_merlin_slave_translator.sv
;        37098  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_merlin_traffic_limiter.sv
;        58233  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_merlin_width_adapter.sv
;         2362  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_pli_streaming.v
;         1648  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_reset_controller.sdc
;        12329  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_reset_controller.v
;         3553  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_reset_synchronizer.v
;         5020  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_std_synchronizer_nocut.v
;        12129  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_wrap_burst_converter.sv
;         4362  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\credit_producer.v
;        12970  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps.pre.xml
;          853  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_AC_ROM.hex
;         2445  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_inst_ROM.hex
;        76122  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_sdram.v
;       107590  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_sdram_p0.ppf
;        27197  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_sdram_p0.sdc
;        17058  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_sdram_p0.sv
;         9571  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_addr_cmd_pads.v
;        11733  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_io_pads.v
;        29243  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_memphy.v
;         3533  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_sdram_p0_acv_ldc.v
;         7168  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_sdram_p0_altdqdqs.v
;         4168  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_sdram_p0_clock_pair_generator.v
;         2403  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_sdram_p0_generic_ddio.v
;         1800  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_sdram_p0_iss_probe.v
;         3287  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_sdram_p0_parameters.tcl
;         5621  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_sdram_p0_phy_csr.sv
;        15560  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_sdram_p0_pin_assignments.tcl
;        88063  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_sdram_p0_pin_map.tcl
;        17924  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_sdram_p0_report_timing.tcl
;        95735  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_sdram_p0_report_timing_core.tcl
;         4552  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_sdram_p0_reset.v
;         1995  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_sdram_p0_reset_sync.v
;         5189  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_sdram_p0_timing.tcl
;         6157  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_sdram_pll.sv
;         1644  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\intr_capturer.v
;         3887  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_button_pio.v
;         6405  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_dipsw_pio.v
;        34769  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_hps_0.v
;        12161  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_hps_0_fpga_interfaces.sv
;        11734  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_hps_0_hps_io.v
;         5688  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_hps_0_hps_io_border.sdc
;        12937  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_hps_0_hps_io_border.sv
;         1850  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_irq_mapper.sv
;         1634  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_irq_mapper_001.sv
;        17487  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_jtag_uart.v
;         2257  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_led_pio.v
;        21765  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_master_non_sec.v
;         3644  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_master_non_sec_b2p_adapter.sv
;         3444  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_master_non_sec_p2b_adapter.sv
;         4085  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_master_non_sec_timing_adt.sv
;        19187  18:04.49 2014-05-16 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_master_secure.v
;         1526  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_master_secure_b2p_adapter.v
;         1362  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_master_secure_p2b_adapter.v
;         1831  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_master_secure_timing_adt.v
;       119549  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_0.v
;         8619  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_addr_router.sv
;         8635  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_addr_router_001.sv
;         4036  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_demux.sv
;         4038  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_demux_001.sv
;        11043  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux.sv
;         4157  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_demux.sv
;         4171  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_demux_001.sv
;        10711  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_mux.sv
;         7893  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_id_router.sv
;         8616  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router.sv
;         8624  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_001.sv
;         7904  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_002.sv
;        11765  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_mux.sv
;        11445  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_xbar_mux.sv
;       402736  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1.v
;         9494  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_addr_router.sv
;         9791  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_addr_router_002.sv
;         6183  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_avalon_st_adapter.v
;         3779  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv
;         6559  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_demux.sv
;         7154  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_demux_002.sv
;        11790  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_mux.sv
;         3720  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_mux_006.sv
;         6746  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_xbar_demux.sv
;         7356  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_xbar_demux_002.sv
;        11498  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_xbar_mux.sv
;        11506  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_xbar_mux_005.sv
;         2985  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_xbar_mux_006.sv
;         8179  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_id_router.sv
;         8191  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_id_router_005.sv
;         7540  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_id_router_006.sv
;         9487  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_router.sv
;         9784  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_router_002.sv
;         8190  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_router_003.sv
;         7539  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_router_009.sv
;         4684  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_demux.sv
;         4692  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_demux_001.sv
;         3454  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_demux_006.sv
;        14821  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_mux.sv
;        15594  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_mux_002.sv
;         4826  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_xbar_demux.sv
;         4834  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_xbar_demux_005.sv
;         3566  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_xbar_demux_006.sv
;        14669  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_xbar_mux.sv
;        15484  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_xbar_mux_002.sv
;          452  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_pll_stream.qip
;         2169  18:04.49 2014-05-16 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_pll_stream.v
;         2212  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_sysid_qsys.v
;         2197  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\sequencer\alt_types.pre.h
;         9954  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\sequencer\emif.pre.xml
;         2924  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\sequencer\sdram_io.pre.h
;       344445  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\sequencer\sequencer.pre.c
;        24867  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\sequencer\sequencer.pre.h
;        10888  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\sequencer\sequencer_auto.pre.h
;         2273  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\sequencer\sequencer_auto_ac_init.pre.c
;         3067  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\sequencer\sequencer_auto_inst_init.pre.c
;         5810  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\sequencer\sequencer_defines.pre.h
;         1985  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\sequencer\system.pre.h
;        42774  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\sequencer\tclrpt.pre.c
;        18334  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\sequencer\tclrpt.pre.h
;            0  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\stamp\13.0.0\qsys.stamp
;            0  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\stamp\13.0.0\quartus.stamp
;            0  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\stamp\13.0.0\quartus_pin_assignments.stamp
;          310  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\vga_pll\vga_pll_0002.qip
;         2160  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\vga_pll\vga_pll_0002.v
;        15962  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\vga_pll_sim\vga_pll.vo
;         7415  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\vga_pll_sim\aldec\rivierapro_setup.tcl
;         1297  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\vga_pll_sim\cadence\cds.lib
;           18  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\vga_pll_sim\cadence\hdl.var
;         4370  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\vga_pll_sim\cadence\ncsim_setup.sh
;         7140  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\vga_pll_sim\mentor\msim_setup.tcl
;         2956  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\vga_pll_sim\synopsys\vcs\vcs_setup.sh
;          616  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\vga_pll_sim\synopsys\vcsmx\synopsys_sim.setup
;         4447  17:08.41 2014-03-20 Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\vga_pll_sim\synopsys\vcsmx\vcsmx_setup.sh
;         4875  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\c5_pin_model_dump.txt
;        58959  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\cio_dump_disallowed_lists.echo
;          149  10:23.59 2014-01-16 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\generate_hps_qsys_header.sh
;         4376  10:23.59 2014-01-16 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\hps_0.h
;           26  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\HPS_LED_HEX.done
;          689  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\HPS_LED_HEX.fit.smsg
;          701  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\HPS_LED_HEX.fit.summary
;        24224  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\HPS_LED_HEX.jdi
;         6974  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\HPS_LED_HEX.map.smsg
;          538  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\HPS_LED_HEX.map.summary
;       104963  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\HPS_LED_HEX.pin
;         1319  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\HPS_LED_HEX.qpf
;        68838  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\HPS_LED_HEX.qsf
;          638  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\HPS_LED_HEX.qws
;         1659  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\HPS_LED_HEX.sdc
;          600  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\HPS_LED_HEX.sld
;      7404626  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\HPS_LED_HEX.sof
;         9860  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\HPS_LED_HEX.sta.summary
;        16798  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\HPS_LED_HEX.v
;        57450  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\HPS_LED_HEX_assignment_defaults.qdf
;         6661  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\hps_sdram_p0_all_pins.txt
;         1720  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\hps_sdram_p0_summary.csv
;         1809  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\ledadd.sed
;        11084  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\Makefile
;         1261  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\PLLJ_PLLSPE_INFO.txt
;        65536  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\preloader_with_header
;        29369  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system.bsf
;            0  10:54.49 2013-11-14 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system.cmp
;        17663  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system.dts
;      1020190  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system.html
;        54171  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system.qsys
;      2671878  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system.sopcinfo
;           66  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\.qsys_edit\filters.xml
;          546  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\.qsys_edit\preferences.xml
;        82615  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\.qsys_edit\soc_system.xml
;         6640  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\.qsys_edit\soc_system_schematic.nlv
;       401078  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\hc_output\HPS_LED_HEX.names_drv_tbl
;         2197  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\hps_isw_handoff\soc_system_hps_0\alt_types.h
;         9954  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\hps_isw_handoff\soc_system_hps_0\emif.xml
;        12970  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\hps_isw_handoff\soc_system_hps_0\hps.xml
;          100  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\hps_isw_handoff\soc_system_hps_0\id
;         2924  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\hps_isw_handoff\soc_system_hps_0\sdram_io.h
;       344445  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\hps_isw_handoff\soc_system_hps_0\sequencer.c
;        24867  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\hps_isw_handoff\soc_system_hps_0\sequencer.h
;        10888  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\hps_isw_handoff\soc_system_hps_0\sequencer_auto.h
;         2273  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\hps_isw_handoff\soc_system_hps_0\sequencer_auto_ac_init.c
;         3067  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\hps_isw_handoff\soc_system_hps_0\sequencer_auto_inst_init.c
;         5810  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\hps_isw_handoff\soc_system_hps_0\sequencer_defines.h
;         2699  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\hps_isw_handoff\soc_system_hps_0\soc_system_hps_0.hiof
;         1985  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\hps_isw_handoff\soc_system_hps_0\system.h
;        42774  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\hps_isw_handoff\soc_system_hps_0\tclrpt.c
;        18334  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\hps_isw_handoff\soc_system_hps_0\tclrpt.h
;         2532  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\ip\debounce\debounce.v
;         1644  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\ip\intr_capturer\intr_capturer.v
;         5179  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\ip\intr_capturer\intr_capturer_hw.tcl
;         3784  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\ip\TERASIC_SEG7\SEG7_IF.v
;         6195  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\ip\TERASIC_SEG7\SEG7_IF_hw.tcl
;        29438  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\soc_system.bsf
;         9198  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\soc_system.cmp
;      1143688  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\soc_system.html
;      3769752  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\soc_system.xml
;         5497  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\soc_system_bb.v
;      9216953  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\soc_system_hps_0_hps.svd
;        11128  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\soc_system_inst.v
;        20274  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\soc_system_inst.vhd
;      2061183  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\soc_system.debuginfo
;      1871471  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\soc_system.qip
;      9221484  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\soc_system.regmap
;        99885  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\soc_system.v
;      9220060  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\soc_system_hps_0_hps.svd
;        61594  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
;        52646  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_avalon_packets_to_master.v
;        34467  10:54.49 2013-11-14 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_avalon_sc_fifo.v
;         8296  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_avalon_st_bytes_to_packets.v
;         5013  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_avalon_st_clock_crosser.v
;         2831  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_avalon_st_idle_inserter.v
;         2685  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_avalon_st_idle_remover.v
;          923  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_avalon_st_jtag_interface.sdc
;         7999  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_avalon_st_jtag_interface.v
;        10426  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_avalon_st_packets_to_bytes.v
;         4705  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_avalon_st_pipeline_base.v
;         5451  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_avalon_st_pipeline_stage.sv
;         7156  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_default_burst_converter.sv
;        10864  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_incr_burst_converter.sv
;         8890  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_jtag_dc_streaming.v
;         6952  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_jtag_sld_node.v
;        26873  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_jtag_streaming.v
;         2631  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_mem_if_dll_cyclonev.sv
;       184870  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_mem_if_hard_memory_controller_top_cyclonev.sv
;         1175  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_mem_if_hhp_qseq_synth_top.v
;         3030  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_mem_if_oct_cyclonev.sv
;        11589  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_merlin_address_alignment.sv
;         9530  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_merlin_arbitrator.sv
;        31048  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_merlin_axi_master_ni.sv
;        43590  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_merlin_axi_slave_ni.sv
;        12324  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_merlin_burst_adapter.sv
;        48832  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_merlin_burst_adapter_13_1.sv
;       107611  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_merlin_burst_adapter_new.sv
;         3829  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_merlin_burst_adapter_uncmpr.sv
;        13717  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_merlin_burst_uncompressor.sv
;        17511  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_merlin_combined_width_adapter.sv
;        11364  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_merlin_master_agent.sv
;        22645  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_merlin_master_translator.sv
;        11247  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_merlin_reorder_memory.sv
;        29997  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_merlin_slave_agent.sv
;        17338  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_merlin_slave_translator.sv
;        37098  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_merlin_traffic_limiter.sv
;        58233  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_merlin_width_adapter.sv
;         2362  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_pli_streaming.v
;         1648  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_reset_controller.sdc
;        12329  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_reset_controller.v
;         3553  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_reset_synchronizer.v
;         5814  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_std_synchronizer_nocut.v
;        12129  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_wrap_burst_converter.sv
;         4362  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\credit_producer.v
;        12970  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps.pre.xml
;          853  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_AC_ROM.hex
;         2445  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_inst_ROM.hex
;        76122  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_sdram.v
;       107590  10:54.49 2013-11-14 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_sdram_p0.ppf
;        27197  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_sdram_p0.sdc
;        17058  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_sdram_p0.sv
;         9571  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_addr_cmd_pads.v
;        11733  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_io_pads.v
;        29243  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_memphy.v
;         3533  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_sdram_p0_acv_ldc.v
;         7168  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_sdram_p0_altdqdqs.v
;         4168  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_sdram_p0_clock_pair_generator.v
;         2403  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_sdram_p0_generic_ddio.v
;         1800  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_sdram_p0_iss_probe.v
;         3288  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_sdram_p0_parameters.tcl
;         5621  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_sdram_p0_phy_csr.sv
;        15560  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_sdram_p0_pin_assignments.tcl
;        88063  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_sdram_p0_pin_map.tcl
;        17924  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_sdram_p0_report_timing.tcl
;        95735  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_sdram_p0_report_timing_core.tcl
;         4552  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_sdram_p0_reset.v
;         1995  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_sdram_p0_reset_sync.v
;         5189  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_sdram_p0_timing.tcl
;         6157  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_sdram_pll.sv
;         1644  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\intr_capturer.v
;         3784  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\SEG7_IF.v
;         7571  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_addr_router.sv
;         8728  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_addr_router_002.sv
;         8479  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_addr_router_003.sv
;         8385  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_addr_router_005.sv
;         3525  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_cmd_xbar_demux.sv
;         6069  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_cmd_xbar_demux_002.sv
;         5435  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_cmd_xbar_demux_003.sv
;         4138  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_cmd_xbar_demux_005.sv
;        11464  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_cmd_xbar_mux.sv
;        10680  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_cmd_xbar_mux_005.sv
;        29631  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_hps_0.v
;        11977  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_hps_0_fpga_interfaces.sv
;        11734  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_hps_0_hps_io.v
;         5688  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_hps_0_hps_io_border.sdc
;        12937  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_hps_0_hps_io_border.sv
;         8112  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_id_router.sv
;         8026  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_id_router_001.sv
;         7481  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_id_router_003.sv
;         8036  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_id_router_005.sv
;         7484  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_id_router_006.sv
;         1684  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_irq_mapper.sv
;         1634  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_irq_mapper_001.sv
;        17487  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_jtag_uart.v
;         2260  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_led_pio.v
;        21765  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_master_non_sec.v
;         3644  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_master_non_sec_b2p_adapter.sv
;         3444  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_master_non_sec_p2b_adapter.sv
;         4085  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_master_non_sec_timing_adt.sv
;        19187  10:11.55 2014-05-19 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_master_secure.v
;         1526  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_master_secure_b2p_adapter.v
;         1362  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_master_secure_p2b_adapter.v
;         1831  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_master_secure_timing_adt.v
;       404727  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_mm_interconnect_0.v
;         6183  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_avalon_st_adapter.v
;         6195  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_avalon_st_adapter_001.v
;         3787  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv
;         3779  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
;         3446  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_demux.sv
;         5945  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_demux_002.sv
;         5323  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_demux_003.sv
;        11795  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux.sv
;        11798  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux_001.sv
;         3720  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux_002.sv
;        11047  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux_005.sv
;         7683  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router.sv
;         9254  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_002.sv
;         8985  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_003.sv
;         8193  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_005.sv
;         8095  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_006.sv
;         7539  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_007.sv
;         8105  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_010.sv
;         4684  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux.sv
;         4692  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux_001.sv
;         3454  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux_002.sv
;         4073  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux_005.sv
;         3709  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_mux.sv
;        14064  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_mux_002.sv
;        13299  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_mux_003.sv
;        82842  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_mm_interconnect_1.v
;         4036  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_demux.sv
;         3712  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_mux.sv
;         8612  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_router.sv
;         7542  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_router_001.sv
;         3446  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_demux.sv
;        11761  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_mux.sv
;       237581  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_onchip_memory2_0.hex
;         3104  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_onchip_memory2_0.v
;         4793  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_rsp_xbar_demux.sv
;         4167  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_rsp_xbar_demux_005.sv
;         3533  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_rsp_xbar_demux_006.sv
;        13832  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_rsp_xbar_mux_002.sv
;        13024  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_rsp_xbar_mux_003.sv
;        11404  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_rsp_xbar_mux_005.sv
;         2212  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_sysid_qsys.v
;         2197  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\sequencer\alt_types.pre.h
;         9954  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\sequencer\emif.pre.xml
;         2924  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\sequencer\sdram_io.pre.h
;       344445  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\sequencer\sequencer.pre.c
;        24867  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\sequencer\sequencer.pre.h
;        10888  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\sequencer\sequencer_auto.pre.h
;         2273  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\sequencer\sequencer_auto_ac_init.pre.c
;         3067  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\sequencer\sequencer_auto_inst_init.pre.c
;         5810  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\sequencer\sequencer_defines.pre.h
;         1985  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\sequencer\system.pre.h
;        42774  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\sequencer\tclrpt.pre.c
;        18334  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\sequencer\tclrpt.pre.h
;      6800160  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\sof_download\HPS_LED_HEX.sof
;         1643  13:41.39 2014-04-08 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\sof_download\test.bat
;        18127  14:24.34 2013-12-25 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_software\hps_config_fpga\alt_fpga_manager_terasic.h
;        19953  11:24.46 2016-09-06 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_software\hps_config_fpga\hps_config_fpga
;      7376724  14:24.34 2013-12-25 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_software\hps_config_fpga\HPS_LED_HEX.sof
;        27509  14:24.34 2013-12-25 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_software\hps_config_fpga\hsp_config_fpga.c
;          858  11:24.46 2016-09-06 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_software\hps_config_fpga\Makefile
;      2248336  11:24.46 2016-09-06 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_software\hps_config_fpga\soc_system_dc.rbf
;         4376  10:23.13 2014-01-16 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_software\HPS_LED_HEX\hps_0.h
;        12553  11:24.46 2016-09-06 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_software\HPS_LED_HEX\HPS_LED_HEX
;          963  14:24.34 2013-12-25 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_software\HPS_LED_HEX\led.c
;          198  14:24.34 2013-12-25 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_software\HPS_LED_HEX\led.h
;         2070  10:23.13 2014-01-16 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_software\HPS_LED_HEX\main.c
;          793  11:24.46 2016-09-06 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_software\HPS_LED_HEX\Makefile
;         1776  10:23.13 2014-01-16 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_software\HPS_LED_HEX\seg7.c
;         1687  14:24.34 2013-12-25 Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_software\HPS_LED_HEX\seg7.h
;        20718  14:22.38 2013-12-25 Demonstrations\SOC_FPGA\HPS_LED_HEX\quickfile\hps_config_fpga
;        12673  17:35.48 2013-08-30 Demonstrations\SOC_FPGA\HPS_LED_HEX\quickfile\HPS_LED_HEX
;      2248310  14:22.38 2013-12-25 Demonstrations\SOC_FPGA\HPS_LED_HEX\quickfile\soc_system_dc.rbf
;         4875  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\c5_pin_model_dump.txt
;          101  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\generate_hps_qsys_header.sh
;        18244  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\ghrd_top.v
;         4008  14:30.24 2016-08-30 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\hps_0.h
;        25094  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\hps_clock_info.xml
;         1720  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\hps_sdram_p0_summary.csv
;        12652  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\Makefile
;            0  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.cmp
;           26  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.done
;        18033  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.dtb
;        42006  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.dts
;          689  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.fit.smsg
;          697  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.fit.summary
;      1017496  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.html
;        28627  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.jdi
;         6934  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.map.smsg
;          534  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.map.summary
;       104962  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.pin
;         1285  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.qpf
;        68557  14:30.24 2016-08-30 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.qsf
;        53149  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.qsys
;          626  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.qws
;          600  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.sld
;      7401860  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.sof
;      2662665  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.sopcinfo
;         9862  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.sta.summary
;        50843  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system_assignment_defaults.qdf
;         1711  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system_timing.sdc
;           66  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\.qsys_edit\filters.xml
;        70037  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\.qsys_edit\layout.xml
;          839  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\.qsys_edit\preferences.xml
;        79822  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\.qsys_edit\soc_system.xml
;         7037  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\.qsys_edit\soc_system_schematic.nlv
;       401078  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\hc_output\soc_system.names_drv_tbl
;         2197  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\alt_types.h
;         9954  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\emif.xml
;        12970  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\hps.xml
;          100  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\id
;         2924  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\sdram_io.h
;       344445  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\sequencer.c
;        24867  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\sequencer.h
;        10888  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\sequencer_auto.h
;         2273  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\sequencer_auto_ac_init.c
;         3067  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\sequencer_auto_inst_init.c
;         5810  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\sequencer_defines.h
;         2699  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\soc_system_hps_0.hiof
;         1985  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\system.h
;        42774  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\tclrpt.c
;        18334  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\tclrpt.h
;          303  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\ip\altsource_probe\hps_reset.qip
;         4169  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\ip\altsource_probe\hps_reset.v
;         3120  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\ip\altsource_probe\hps_reset_bb.v
;         2532  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\ip\debounce\debounce.v
;         2382  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\ip\edge_detect\altera_edge_detector.v
;         2405  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\ip\intr_capturer\intr_capturer.v
;         6069  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\ip\intr_capturer\intr_capturer_hw.tcl
;        31132  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\soc_system.bsf
;         9534  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\soc_system.cmp
;      1141134  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\soc_system.html
;      3631747  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\soc_system.xml
;         5749  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\soc_system_bb.v
;        11542  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\soc_system_inst.v
;        21021  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\soc_system_inst.vhd
;      1991305  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\soc_system.debuginfo
;      1871852  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\soc_system.qip
;      9221484  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\soc_system.regmap
;        98549  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\soc_system.v
;      9220060  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\soc_system_hps_0_hps.svd
;        61594  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
;        52646  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_avalon_packets_to_master.v
;        34467  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_avalon_sc_fifo.v
;         8296  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_avalon_st_bytes_to_packets.v
;         5013  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_avalon_st_clock_crosser.v
;         2831  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_avalon_st_idle_inserter.v
;         2685  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_avalon_st_idle_remover.v
;          923  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_avalon_st_jtag_interface.sdc
;         7999  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_avalon_st_jtag_interface.v
;        10426  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_avalon_st_packets_to_bytes.v
;         4705  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_avalon_st_pipeline_base.v
;         5451  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_avalon_st_pipeline_stage.sv
;         7156  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_default_burst_converter.sv
;        10864  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_incr_burst_converter.sv
;         8890  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_jtag_dc_streaming.v
;         6952  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_jtag_sld_node.v
;        26873  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_jtag_streaming.v
;         2631  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_mem_if_dll_cyclonev.sv
;       184870  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_mem_if_hard_memory_controller_top_cyclonev.sv
;         1175  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_mem_if_hhp_qseq_synth_top.v
;         3030  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_mem_if_oct_cyclonev.sv
;        11589  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_address_alignment.sv
;         9530  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_arbitrator.sv
;        31048  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_axi_master_ni.sv
;        43590  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_axi_slave_ni.sv
;        12324  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_burst_adapter.sv
;        48832  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_burst_adapter_13_1.sv
;       107611  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_burst_adapter_new.sv
;         3829  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_burst_adapter_uncmpr.sv
;        13717  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_burst_uncompressor.sv
;        11364  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_master_agent.sv
;        22645  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_master_translator.sv
;        11247  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_reorder_memory.sv
;        29997  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_slave_agent.sv
;        17338  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_slave_translator.sv
;        37098  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_traffic_limiter.sv
;        58233  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_width_adapter.sv
;         2362  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_pli_streaming.v
;         1648  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_reset_controller.sdc
;        12329  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_reset_controller.v
;         3553  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_reset_synchronizer.v
;         5814  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_std_synchronizer_nocut.v
;        12129  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_wrap_burst_converter.sv
;         4362  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\credit_producer.v
;        12970  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps.pre.xml
;          853  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_AC_ROM.hex
;         2445  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_inst_ROM.hex
;        76122  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram.v
;       107590  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0.ppf
;        27197  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0.sdc
;        17058  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0.sv
;         9571  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_addr_cmd_pads.v
;        11733  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_io_pads.v
;        29243  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_memphy.v
;         3533  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_acv_ldc.v
;         7168  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_altdqdqs.v
;         4168  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_clock_pair_generator.v
;         2403  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_generic_ddio.v
;         1800  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_iss_probe.v
;         3288  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_parameters.tcl
;         5621  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_phy_csr.sv
;        15560  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_pin_assignments.tcl
;        88063  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_pin_map.tcl
;        17924  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_report_timing.tcl
;        95735  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_report_timing_core.tcl
;         4552  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_reset.v
;         1995  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_reset_sync.v
;         5189  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_timing.tcl
;         6157  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_pll.sv
;         2405  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\intr_capturer.v
;         4519  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_button_pio.v
;         6405  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_dipsw_pio.v
;        21775  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_fpga_only_master.v
;         3648  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_fpga_only_master_b2p_adapter.sv
;         3448  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_fpga_only_master_p2b_adapter.sv
;         4089  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_fpga_only_master_timing_adt.sv
;        31600  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_hps_0.v
;        12393  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_hps_0_fpga_interfaces.sv
;        11734  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_hps_0_hps_io.v
;         5688  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_hps_0_hps_io_border.sdc
;        12937  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_hps_0_hps_io_border.sv
;        19197  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_hps_only_master.v
;         1528  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_hps_only_master_b2p_adapter.v
;         1364  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_hps_only_master_p2b_adapter.v
;         1833  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_hps_only_master_timing_adt.v
;         1684  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_irq_mapper.sv
;         1634  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_irq_mapper_001.sv
;        17487  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_jtag_uart.v
;         2258  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_led_pio.v
;       334270  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0.v
;         7691  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_addr_router.sv
;         9002  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_addr_router_002.sv
;         8717  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_addr_router_003.sv
;         6183  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_avalon_st_adapter.v
;         6195  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_avalon_st_adapter_001.v
;         3787  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv
;         3779  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
;         3446  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_demux.sv
;         5323  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_demux_002.sv
;         4701  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_demux_003.sv
;        11795  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux.sv
;        11798  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux_001.sv
;         3720  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux_002.sv
;        11047  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux_004.sv
;         3560  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_demux.sv
;         5482  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_demux_002.sv
;         4845  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_demux_003.sv
;        11505  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_mux.sv
;        11508  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_mux_001.sv
;         2987  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_mux_002.sv
;        10717  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_mux_004.sv
;         2985  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_mux_005.sv
;         8184  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_id_router.sv
;         8098  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_id_router_001.sv
;         7542  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_id_router_002.sv
;         8108  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_id_router_004.sv
;         7540  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_id_router_005.sv
;         7682  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router.sv
;         8993  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_002.sv
;         8708  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_003.sv
;         8193  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_005.sv
;         8095  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_006.sv
;         7539  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_007.sv
;         8105  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_009.sv
;         4684  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux.sv
;         4692  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux_001.sv
;         3454  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux_002.sv
;         4073  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux_004.sv
;         3709  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_mux.sv
;        13299  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_mux_002.sv
;        12534  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_mux_003.sv
;         4828  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_xbar_demux.sv
;         4836  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_xbar_demux_001.sv
;         3568  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_xbar_demux_002.sv
;         4202  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_xbar_demux_004.sv
;         3566  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_xbar_demux_005.sv
;         2976  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_xbar_mux.sv
;        13065  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_xbar_mux_002.sv
;        12258  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_xbar_mux_003.sv
;        83682  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_1.v
;         8621  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_addr_router.sv
;         4036  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_demux.sv
;         3712  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_mux.sv
;         4165  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_xbar_demux.sv
;         2979  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_xbar_mux.sv
;         7533  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_id_router.sv
;         8612  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_router.sv
;         7542  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_router_001.sv
;         3446  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_demux.sv
;        11761  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_mux.sv
;         3560  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_xbar_demux.sv
;        11443  10:29.30 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_xbar_mux.sv
;       237581  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_onchip_memory2_0.hex
;         3104  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_onchip_memory2_0.v
;         2260  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_pio_led.v
;         2212  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_sysid_qsys.v
;         2197  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\alt_types.pre.h
;         9954  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\emif.pre.xml
;         2924  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\sdram_io.pre.h
;       344445  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\sequencer.pre.c
;        24867  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\sequencer.pre.h
;        10888  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\sequencer_auto.pre.h
;         2273  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\sequencer_auto_ac_init.pre.c
;         3067  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\sequencer_auto_inst_init.pre.c
;         5810  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\sequencer_defines.pre.h
;         1985  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\system.pre.h
;        42774  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\tclrpt.pre.c
;        18334  11:05.50 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\tclrpt.pre.h
;            0  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\stamp\13.1.0\qsys.stamp
;            0  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\stamp\13.1.0\quartus.stamp
;            0  00:01.48 2014-01-18 Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\stamp\13.1.0\quartus_pin_assignments.stamp
;         4008  14:30.24 2016-08-30 Demonstrations\SOC_FPGA\my_first_hps-fpga\hps-c\hps_0.h
;         1928  11:33.29 2014-05-09 Demonstrations\SOC_FPGA\my_first_hps-fpga\hps-c\main.c
;          548  14:30.24 2016-08-30 Demonstrations\SOC_FPGA\my_first_hps-fpga\hps-c\Makefile
;         8138  14:30.24 2016-08-30 Demonstrations\SOC_FPGA\my_first_hps-fpga\hps-c\my_first_hps-fpga
;         4875  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\c5_pin_model_dump.txt
;        18100  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\ghrd_top.v
;        25094  10:24.08 2014-01-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\hps_clock_info.xml
;         1720  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\hps_sdram_p0_summary.csv
;        12652  10:24.08 2014-01-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\Makefile
;           26  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system.done
;        18033  10:24.08 2014-01-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system.dtb
;        42006  10:24.08 2014-01-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system.dts
;          689  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system.fit.smsg
;          697  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system.fit.summary
;        28627  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system.jdi
;         6160  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system.map.smsg
;          534  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system.map.summary
;       104962  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system.pin
;         1285  10:24.08 2014-01-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system.qpf
;        68557  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system.qsf
;        51629  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system.qsys
;          626  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system.qws
;          600  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system.sld
;      7396913  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system.sof
;      2637508  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system.sopcinfo
;         9864  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system.sta.summary
;        55087  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system_assignment_defaults.qdf
;         1711  10:24.08 2014-01-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system_timing.sdc
;           66  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\.qsys_edit\filters.xml
;        70037  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\.qsys_edit\layout.xml
;          624  11:39.55 2016-09-06 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\.qsys_edit\preferences.xml
;        79808  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\.qsys_edit\soc_system.xml
;         6742  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\.qsys_edit\soc_system_schematic.nlv
;         2197  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\alt_types.h
;         9954  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\emif.xml
;        12970  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\hps.xml
;          100  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\id
;         2924  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\sdram_io.h
;       344445  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\sequencer.c
;        24867  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\sequencer.h
;        10888  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\sequencer_auto.h
;         2273  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\sequencer_auto_ac_init.c
;         3067  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\sequencer_auto_inst_init.c
;         5810  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\sequencer_defines.h
;         2699  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\soc_system_hps_0.hiof
;         1985  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\system.h
;        42774  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\tclrpt.c
;        18334  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\tclrpt.h
;          303  10:24.08 2014-01-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\ip\altsource_probe\hps_reset.qip
;         4169  10:24.08 2014-01-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\ip\altsource_probe\hps_reset.v
;         3120  10:24.08 2014-01-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\ip\altsource_probe\hps_reset_bb.v
;         2532  10:24.08 2014-01-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\ip\debounce\debounce.v
;         2382  10:24.08 2014-01-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\ip\edge_detect\altera_edge_detector.v
;         2405  10:24.08 2014-01-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\ip\intr_capturer\intr_capturer.v
;         6069  10:24.08 2014-01-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\ip\intr_capturer\intr_capturer_hw.tcl
;        30559  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\soc_system.bsf
;         9425  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\soc_system.cmp
;      1134485  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\soc_system.html
;      3547333  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\soc_system.xml
;         5662  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\soc_system_bb.v
;        11251  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\soc_system_inst.v
;        20622  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\soc_system_inst.vhd
;      1936636  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\soc_system.debuginfo
;      1853545  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\soc_system.qip
;      9213992  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\soc_system.regmap
;        95862  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\soc_system.v
;      9212582  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\soc_system_hps_0_hps.svd
;        61594  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
;        52646  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_avalon_packets_to_master.v
;        34467  10:24.08 2014-01-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_avalon_sc_fifo.v
;         8296  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_avalon_st_bytes_to_packets.v
;         5013  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_avalon_st_clock_crosser.v
;         2831  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_avalon_st_idle_inserter.v
;         2685  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_avalon_st_idle_remover.v
;          923  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_avalon_st_jtag_interface.sdc
;         7999  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_avalon_st_jtag_interface.v
;        10426  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_avalon_st_packets_to_bytes.v
;         4705  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_avalon_st_pipeline_base.v
;         5451  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_avalon_st_pipeline_stage.sv
;         7156  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_default_burst_converter.sv
;        10864  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_incr_burst_converter.sv
;         8890  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_jtag_dc_streaming.v
;         6952  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_jtag_sld_node.v
;        26873  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_jtag_streaming.v
;         2631  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_mem_if_dll_cyclonev.sv
;       184870  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_mem_if_hard_memory_controller_top_cyclonev.sv
;         1175  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_mem_if_hhp_qseq_synth_top.v
;         3030  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_mem_if_oct_cyclonev.sv
;        11589  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_address_alignment.sv
;         9530  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_arbitrator.sv
;        31048  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_axi_master_ni.sv
;        43590  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_axi_slave_ni.sv
;        12324  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_burst_adapter.sv
;        48832  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_burst_adapter_13_1.sv
;       107611  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_burst_adapter_new.sv
;         3829  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_burst_adapter_uncmpr.sv
;        13717  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_burst_uncompressor.sv
;        11364  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_master_agent.sv
;        22645  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_master_translator.sv
;        11247  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_reorder_memory.sv
;        29997  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_slave_agent.sv
;        17338  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_slave_translator.sv
;        37098  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_traffic_limiter.sv
;        58233  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_width_adapter.sv
;         2362  10:24.08 2014-01-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_pli_streaming.v
;         1648  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_reset_controller.sdc
;        12329  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_reset_controller.v
;         3553  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_reset_synchronizer.v
;         5814  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_std_synchronizer_nocut.v
;        12129  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_wrap_burst_converter.sv
;         4362  10:24.08 2014-01-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\credit_producer.v
;        12970  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps.pre.xml
;          853  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_AC_ROM.hex
;         2445  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_inst_ROM.hex
;        76122  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram.v
;       107590  10:24.08 2014-01-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0.ppf
;        27197  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0.sdc
;        17058  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0.sv
;         9571  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_addr_cmd_pads.v
;        11733  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_io_pads.v
;        29243  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_memphy.v
;         3533  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_acv_ldc.v
;         7168  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_altdqdqs.v
;         4168  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_clock_pair_generator.v
;         2403  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_generic_ddio.v
;         1800  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_iss_probe.v
;         3288  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_parameters.tcl
;         5621  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_phy_csr.sv
;        15560  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_pin_assignments.tcl
;        88063  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_pin_map.tcl
;        17924  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_report_timing.tcl
;        95735  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_report_timing_core.tcl
;         4552  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_reset.v
;         1995  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_reset_sync.v
;         5189  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_timing.tcl
;         6157  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_pll.sv
;         2405  10:24.08 2014-01-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\intr_capturer.v
;         4519  10:24.08 2014-01-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_button_pio.v
;         6405  10:24.08 2014-01-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_dipsw_pio.v
;        21775  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_fpga_only_master.v
;         3648  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_fpga_only_master_b2p_adapter.sv
;         3448  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_fpga_only_master_p2b_adapter.sv
;         4089  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_fpga_only_master_timing_adt.sv
;        31600  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_hps_0.v
;        12393  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_hps_0_fpga_interfaces.sv
;        11734  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_hps_0_hps_io.v
;         5688  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_hps_0_hps_io_border.sdc
;        12937  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_hps_0_hps_io_border.sv
;        19197  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_hps_only_master.v
;         1528  10:24.08 2014-01-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_hps_only_master_b2p_adapter.v
;         1364  10:24.08 2014-01-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_hps_only_master_p2b_adapter.v
;         1833  10:24.08 2014-01-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_hps_only_master_timing_adt.v
;         1684  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_irq_mapper.sv
;         1634  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_irq_mapper_001.sv
;        17487  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_jtag_uart.v
;         2258  10:24.08 2014-01-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_led_pio.v
;       291692  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0.v
;         7691  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_addr_router.sv
;         9002  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_addr_router_002.sv
;         8478  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_addr_router_003.sv
;         6183  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_avalon_st_adapter.v
;         6195  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_avalon_st_adapter_001.v
;         3787  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv
;         3779  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
;         3446  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_demux.sv
;         5323  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_demux_002.sv
;         4079  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_demux_003.sv
;        11795  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux.sv
;        11798  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux_001.sv
;         3720  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux_002.sv
;         3560  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_demux.sv
;         5482  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_demux_002.sv
;         4208  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_demux_003.sv
;        11505  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_mux.sv
;        11508  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_mux_001.sv
;         2985  10:24.08 2014-01-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_mux_005.sv
;         8184  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_id_router.sv
;         8098  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_id_router_001.sv
;         7540  10:24.08 2014-01-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_id_router_005.sv
;         7682  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router.sv
;         8993  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_002.sv
;         8469  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_003.sv
;         8193  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_005.sv
;         8095  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_006.sv
;         7539  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_007.sv
;         4684  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux.sv
;         4692  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux_001.sv
;         3454  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux_002.sv
;         3709  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_mux.sv
;        13299  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_mux_002.sv
;        11769  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_mux_003.sv
;         4828  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_xbar_demux.sv
;         4836  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_xbar_demux_001.sv
;         3566  10:24.08 2014-01-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_xbar_demux_005.sv
;         2976  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_xbar_mux.sv
;        13065  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_xbar_mux_002.sv
;        11451  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_xbar_mux_003.sv
;        83682  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_1.v
;         8621  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_addr_router.sv
;         4036  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_demux.sv
;         3712  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_mux.sv
;         4165  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_xbar_demux.sv
;         2979  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_xbar_mux.sv
;         7533  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_id_router.sv
;         8612  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_router.sv
;         7542  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_router_001.sv
;         3446  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_demux.sv
;        11761  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_mux.sv
;         3560  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_xbar_demux.sv
;        11443  10:52.32 2014-05-19 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_xbar_mux.sv
;       237581  10:24.08 2014-01-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_onchip_memory2_0.hex
;         3104  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_onchip_memory2_0.v
;         2212  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_sysid_qsys.v
;         2197  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\alt_types.pre.h
;         9954  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\emif.pre.xml
;         2924  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\sdram_io.pre.h
;       344445  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\sequencer.pre.c
;        24867  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\sequencer.pre.h
;        10888  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\sequencer_auto.pre.h
;         2273  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\sequencer_auto_ac_init.pre.c
;         3067  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\sequencer_auto_inst_init.pre.c
;         5810  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\sequencer_defines.pre.h
;         1985  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\system.pre.h
;        42774  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\tclrpt.pre.c
;        18334  19:23.31 2016-08-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\tclrpt.pre.h
;            0  10:24.08 2014-01-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\stamp\13.1.0\qsys.stamp
;            0  10:24.08 2014-01-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\stamp\13.1.0\quartus.stamp
;            0  10:24.08 2014-01-17 Demonstrations\SOC_FPGA\my_first_hps-fpga_base\stamp\13.1.0\quartus_pin_assignments.stamp
;       574172  16:08.08 2015-06-02 Schematic\DE1-SoC.pdf
;           85  14:41.19 2014-01-16 Tools\rbf_generate_file\sof_to_rbf.bat
;     52692480  19:43.02 2016-09-01 Tools\SystemBuilder\DE1SoC_SystemBuilder.exe
;          626  15:11.20 2013-07-25 Tools\SystemBuilder\DE1SoC_SystemBuilder.exe.manifest
;     19348175  11:02.44 2014-04-23 UserManual\DE1-SoC_Control_Panel.pdf
;      2127075  14:02.56 2016-08-24 UserManual\DE1-SoC_Getting_Started_Guide.pdf
;      1020865  17:22.31 2014-05-05 UserManual\DE1-SoC_QSG.pdf
;      7995185  14:04.19 2016-08-24 UserManual\DE1-SoC_User_manual.pdf
;      2128452  15:28.46 2014-02-07 UserManual\learning_roadmap.pdf
;      3117172  16:04.17 2016-09-07 UserManual\My_First_Fpga.pdf
;      1309927  16:04.17 2016-09-07 UserManual\My_First_HPS-Fpga.pdf
;      1043277  16:04.17 2016-09-07 UserManual\My_First_HPS.pdf
Datasheet\ADC\LTC2308fb.pdf 48DC3644
Datasheet\Audio CODEC\WM8731.pdf 480E7E06
Datasheet\Clock\Si5350C-B.pdf 374816F3
Datasheet\DDR3 SDRAM\43TR16256A-85120AL(ISSI).pdf C81E7D07
Datasheet\EPCS128\S25FL128SAGMFI011.pdf 78517C57
Datasheet\Ethernet\ksz9021rl-rn_ds.pdf 88232A06
Datasheet\FPGA\cyclone5_datasheet.pdf 40E6CCF9
Datasheet\FPGA\cyclone5_handbook.pdf 5ABC1FA9
Datasheet\G-Sensor\ADXL345.pdf 709686F9
Datasheet\IR Receiver and Emitter\IR12_21C_TR8.pdf 1F58F442
Datasheet\IR Receiver and Emitter\IRM_V538_TR1.pdf A6C53415
Datasheet\Power\LT3080-1.pdf A891B136
Datasheet\Power\LT3085.pdf A09BBCE6
Datasheet\Power\LTC3605.pdf EB9410BF
Datasheet\Power\LTC3608.pdf 693E27ED
Datasheet\Power\LTC3633.pdf D68777A8
Datasheet\Power\LTM4624.pdf CDC33F02
Datasheet\Power\tps51200.pdf B7395BB2
Datasheet\SDRAM\IS42R16320D.pdf AE14E8BF
Datasheet\UART TO USB\DS_FT232R.pdf 2F0CF684
Datasheet\USB\USB251xb.pdf 7B820A0C
Datasheet\USB\USB3300-EZK.pdf E9FF47F2
Datasheet\Video DAC\ADV7123.pdf 4B7F35A4
Datasheet\Video Decoder\ADV7180.pdf F580275A
Demonstrations\ControlPanel\bin\ControlPanel 890C8BB6
Demonstrations\ControlPanel\bin\hello AECAC075
Demonstrations\ControlPanel\bin\qt-4.8.5-altera-soc.tar.bz2 AEE3CF6E
Demonstrations\ControlPanel\ControlPanel_QT\ADLX345.cpp A018552A
Demonstrations\ControlPanel\ControlPanel_QT\ADLX345.h 2FB27DBE
Demonstrations\ControlPanel\ControlPanel_QT\ControlPanel 6698D923
Demonstrations\ControlPanel\ControlPanel_QT\ControlPanel.pro 81D20C5E
Demonstrations\ControlPanel\ControlPanel_QT\ControlPanel.pro.user 1BA0767C
Demonstrations\ControlPanel\ControlPanel_QT\ControlPanel.pro.user.2.7pre1 B124EB11
Demonstrations\ControlPanel\ControlPanel_QT\dialog.cpp A2B495F3
Demonstrations\ControlPanel\ControlPanel_QT\dialog.h 4D9FBC7C
Demonstrations\ControlPanel\ControlPanel_QT\dialog.ui 236CA617
Demonstrations\ControlPanel\ControlPanel_QT\fpga.cpp FD50F9E8
Demonstrations\ControlPanel\ControlPanel_QT\fpga.h 66A27678
Demonstrations\ControlPanel\ControlPanel_QT\hps.cpp AE9B7FB6
Demonstrations\ControlPanel\ControlPanel_QT\hps.h 82164648
Demonstrations\ControlPanel\ControlPanel_QT\hps_0.h CD1D4A69
Demonstrations\ControlPanel\ControlPanel_QT\main.cpp 4B4560F5
Demonstrations\ControlPanel\ControlPanel_QT\tab_button.cpp FAB93181
Demonstrations\ControlPanel\ControlPanel_QT\tab_gsensor.cpp 83EAE8ED
Demonstrations\ControlPanel\ControlPanel_QT\tab_hex.cpp A59D11EB
Demonstrations\ControlPanel\ControlPanel_QT\tab_ir.cpp 7C26531A
Demonstrations\ControlPanel\ControlPanel_QT\images\BUTTON_DOWN.bmp EC5C1E54
Demonstrations\ControlPanel\ControlPanel_QT\images\BUTTON_UP.bmp D5FC1318
Demonstrations\ControlPanel\ControlPanel_QT\images\GLED.bmp 69CD1224
Demonstrations\ControlPanel\ControlPanel_QT\images\HEX_0.bmp 477FE665
Demonstrations\ControlPanel\ControlPanel_QT\images\HEX_1.bmp 47052E94
Demonstrations\ControlPanel\ControlPanel_QT\images\HEX_2.bmp 5B67D958
Demonstrations\ControlPanel\ControlPanel_QT\images\HEX_3.bmp 60670EC1
Demonstrations\ControlPanel\ControlPanel_QT\images\HEX_4.bmp B72952A1
Demonstrations\ControlPanel\ControlPanel_QT\images\HEX_5.bmp CFC7255F
Demonstrations\ControlPanel\ControlPanel_QT\images\HEX_6.bmp D1B297CB
Demonstrations\ControlPanel\ControlPanel_QT\images\HEX_7.bmp 13FA9D67
Demonstrations\ControlPanel\ControlPanel_QT\images\HEX_8.bmp D0389DE9
Demonstrations\ControlPanel\ControlPanel_QT\images\HEX_9.bmp CE4D2F7D
Demonstrations\ControlPanel\ControlPanel_QT\images\HEX_a.bmp 0F71850E
Demonstrations\ControlPanel\ControlPanel_QT\images\HEX_b.bmp 7B2DAF57
Demonstrations\ControlPanel\ControlPanel_QT\images\HEX_c.bmp F9EDEE83
Demonstrations\ControlPanel\ControlPanel_QT\images\HEX_d.bmp CF73DA80
Demonstrations\ControlPanel\ControlPanel_QT\images\HEX_e.bmp A4766C06
Demonstrations\ControlPanel\ControlPanel_QT\images\HEX_f.bmp D8F19EB6
Demonstrations\ControlPanel\ControlPanel_QT\images\images.qrc E650FB4E
Demonstrations\ControlPanel\ControlPanel_QT\images\IR_RX.bmp 178C829E
Demonstrations\ControlPanel\ControlPanel_QT\images\RLED.bmp 933BDD9B
Demonstrations\ControlPanel\ControlPanel_QT\images\SMALL_BUTTON_DOWN.bmp 5A08E0CE
Demonstrations\ControlPanel\ControlPanel_QT\images\SMALL_BUTTON_UP.bmp D11F4E63
Demonstrations\ControlPanel\ControlPanel_QT\images\SW_down.bmp 0FB9BEE2
Demonstrations\ControlPanel\ControlPanel_QT\images\SW_up.bmp 40A2D44A
Demonstrations\ControlPanel\ControlPanel_QT\images\tab\G-Sensor.png B789D178
Demonstrations\ControlPanel\ControlPanel_QT\images\tab\IRDA.png BB1AF919
Demonstrations\ControlPanel\ControlPanel_QT\images\tab\movie.png 915B423C
Demonstrations\ControlPanel\ControlPanel_QT\images\tab\VGA.png E9B8E906
Demonstrations\ControlPanel\ControlPanel_QT\images\tab\Video.png 6C9D5952
Demonstrations\ControlPanel\Quartus\c5_pin_model_dump.txt DBA19C22
Demonstrations\ControlPanel\Quartus\cio_dump_disallowed_lists.echo 01983938
Demonstrations\ControlPanel\Quartus\DE1_SOC_golden_top.cdf A6481661
Demonstrations\ControlPanel\Quartus\DE1_SOC_golden_top.done BD76C878
Demonstrations\ControlPanel\Quartus\DE1_SOC_golden_top.fit.smsg 369AF3CC
Demonstrations\ControlPanel\Quartus\DE1_SOC_golden_top.fit.summary 919846B0
Demonstrations\ControlPanel\Quartus\DE1_SOC_golden_top.jdi 6E5FF7AD
Demonstrations\ControlPanel\Quartus\DE1_SOC_golden_top.map.smsg 37179487
Demonstrations\ControlPanel\Quartus\DE1_SOC_golden_top.map.summary F93C6A00
Demonstrations\ControlPanel\Quartus\DE1_SOC_golden_top.pin 64EBF56E
Demonstrations\ControlPanel\Quartus\DE1_SOC_golden_top.pof 9D74F38F
Demonstrations\ControlPanel\Quartus\DE1_SOC_golden_top.qpf 2F5F50B0
Demonstrations\ControlPanel\Quartus\DE1_SOC_golden_top.qsf EBC9BC6F
Demonstrations\ControlPanel\Quartus\DE1_SOC_golden_top.sdc 208C5F92
Demonstrations\ControlPanel\Quartus\DE1_SOC_golden_top.sof 82F3C071
Demonstrations\ControlPanel\Quartus\DE1_SOC_golden_top.sta.summary 12510466
Demonstrations\ControlPanel\Quartus\DE1_SOC_golden_top.v 8E5F0E05
Demonstrations\ControlPanel\Quartus\DE1_SOC_golden_top_assignment_defaults.qdf C2224FC4
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS.bsf 0563541D
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS.cmp 00000000
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS.html 6CBB84C2
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS.qsys 4515E3E2
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS.sopcinfo 41D44232
Demonstrations\ControlPanel\Quartus\hps_sdram_p0_all_pins.txt 0788DB7A
Demonstrations\ControlPanel\Quartus\hps_sdram_p0_summary.csv 51B5998D
Demonstrations\ControlPanel\Quartus\new_pin_assign.tcl 54C35077
Demonstrations\ControlPanel\Quartus\PLLJ_PLLSPE_INFO.txt DF376D68
Demonstrations\ControlPanel\Quartus\soc_system.rbf 6C05163A
Demonstrations\ControlPanel\Quartus\sof_to_rbf.bat 3AF6DDA7
Demonstrations\ControlPanel\Quartus\.qsys_edit\DE1_SoC_QSYS.xml 092BE0E3
Demonstrations\ControlPanel\Quartus\.qsys_edit\filters.xml D98126C0
Demonstrations\ControlPanel\Quartus\.qsys_edit\layout.xml 4296E2BA
Demonstrations\ControlPanel\Quartus\.qsys_edit\preferences.xml 60B56ED4
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\DE1_SoC_QSYS_hps_0_hps.svd FCD01E56
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\DE1_SoC_QSYS.debuginfo D2221E77
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\DE1_SoC_QSYS.qip 715C5CEE
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\DE1_SoC_QSYS.regmap A36C5BD1
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\DE1_SoC_QSYS.v A123F8DA
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\DE1_SoC_QSYS_hps_0_hps.svd FCD01E56
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_addsubcarry.vhd 277759DC
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_atlantic_reporter.vhd 2E8AD644
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_au.vhd 7CA02E0C
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_avalon_mm_bursting_master_fifo.vhd 1834FF9D
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_avalon_mm_mem_slave.vhd 1B99E964
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_avalon_st_input.vhd 4565E8E2
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_avalon_st_output.vhd 32A27FE7
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_clock_reset.vhd 8FB768A4
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_cmp.vhd 72040F31
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_fifo.vhd EFCBF958
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_fifo_usedw_calculator.vhd 463DDACA
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_general_fifo.vhd CBCE403D
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_gray_clock_crosser.vhd 8F5C46D1
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_logic_fifo.vhd 823973EE
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_lu.vhd 2FE3D408
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_mem.vhd DC6B264A
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_mult.vhd D54BD67A
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_muxbin2.vhd 7DA116C8
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_muxfast4.vhd BB355E85
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_muxfast8.vhd 1611DB1E
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_muxhot16.vhd 5DB57D47
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_one_bit_delay.vhd B073C186
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_package.vhd 9740187B
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_pc.vhd A99BA3DC
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_pulling_width_adapter.vhd 609469A4
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_pushing_width_adapter.vhd A3CBD3E0
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_ram_fifo.vhd 320A272F
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_reg.vhd C808D045
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_std_logic_vector_delay.vhd 19716E83
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp130_trigger_to_synced_pulse.vhd 3BD23C11
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_addsubcarry.vhd 3358A3F5
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_atlantic_reporter.vhd E98BFEF7
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_au.vhd B40D7161
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_avalon_mm_bursting_master_fifo.vhd 022D5D20
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_avalon_mm_mem_slave.vhd F86E63B7
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_avalon_st_input.vhd E317453A
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_avalon_st_output.vhd DE32F735
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_clock_reset.vhd 1F4A79F8
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_cmp.vhd 037717FF
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_fifo.vhd 7906CAA2
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_fifo_usedw_calculator.vhd 1268FF32
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_general_fifo.vhd 47CCA245
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_gray_clock_crosser.vhd 983F5D82
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_logic_fifo.vhd 361FC7C6
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_lu.vhd 8CA61360
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_mem.vhd B1C9556B
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_mult.vhd 083C1B29
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_muxbin2.vhd 4C0DAB13
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_muxfast4.vhd 5ABA9737
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_muxfast8.vhd E08747CA
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_muxhot16.vhd 5DC590EE
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_one_bit_delay.vhd 045A97D7
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_package.vhd 61543EBB
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_pc.vhd 78D2255B
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_pulling_width_adapter.vhd B34CD265
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_pushing_width_adapter.vhd F6EFC529
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_ram_fifo.vhd E53A774C
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_reg.vhd D61F5374
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_std_logic_vector_delay.vhd FF5979B8
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_cusp131_trigger_to_synced_pulse.vhd 3310B310
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_common_edge_detect_chain.sv F885D9C4
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_common_event_packet_decode.sv AAC5897E
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_common_event_packet_encode.sv DEFE2498
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_common_fifo2.sv 2C48ADE5
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_common_h_kernel.sv BC94F8E5
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_common_latency_0_to_latency_1.sv 070D49AD
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_common_latency_1_to_latency_0.sv AA6F442C
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_common_mirror.sv C4727D1A
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_common_mult_add.sv 7A949FCC
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_common_pkg.sv C535DE22
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_common_video_packet_decode.sv 8A2AA1AA
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_common_video_packet_encode.sv 787831B0
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_line_buffer.sv A97A98AC
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_line_buffer_controller.sv 79A5614F
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_line_buffer_mem_block.sv 087F1CF6
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_line_buffer_multicaster.sv 8C7878A8
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_packet_demux.sv 55E5123B
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_packet_mux.sv AF798591
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_scaler_alg_core.sv 23D6D9B4
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_scaler_alg_core_bilinear_channel.sv 7078D9D1
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_scaler_alg_core_bilinear_coeffs.sv E5AC9805
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_scaler_alg_core_controller.sv FEF383D2
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_scaler_alg_core_edge_detect.sv 456536A5
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_scaler_alg_core_horizontal_channel.sv D53FF0C2
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_scaler_alg_core_nn_channel.sv 8AE42685
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_scaler_alg_core_realign.sv 2D084FFB
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_scaler_alg_core_step_coeff.sv 1C5CC72B
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_scaler_alg_core_step_line.sv 03FEF89E
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_scaler_alg_core_vertical_channel.sv 55A0BEF6
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_scaler_kernel_creator.sv 1515901F
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_scaler_kernel_creator_step_coeff.sv 18E3257F
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_scaler_kernel_creator_step_line.sv 480B4100
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_scaler_scheduler.ocp 928B0949
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_scaler_scheduler.sv 9A77443C
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_video_input_bridge.sv A930C618
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_video_output_bridge.ocp 4322579F
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vip_video_output_bridge.sv 6F16F5C0
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti130_common_fifo.v E3961D67
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti130_common_frame_counter.v 76FD2379
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti130_common_sample_counter.v E217C208
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti130_common_sync.v CD36AA05
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti130_common_sync_generation.v C7B66E69
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti130_cvi.sdc 5B544616
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti130_Vid2IS.v C5A31D5B
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti130_Vid2IS_av_st_output.v D1DFAD88
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti130_Vid2IS_control.v B49B286A
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti130_Vid2IS_embedded_sync_extractor.v CA6927FA
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti130_Vid2IS_resolution_detection.v A7BA2FF9
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti130_Vid2IS_sync_polarity_convertor.v 36F1A5E9
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti130_Vid2IS_write_buffer.v 952E8BDE
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti131_common_fifo.v CBD8CF49
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti131_common_frame_counter.v 896EB95E
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti131_common_sample_counter.v E47E9128
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti131_common_sync.v E26B2D39
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti131_common_sync_generation.v F7CCA97A
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti131_cvi.sdc AD092511
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti131_Vid2IS.v D4E5060D
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti131_Vid2IS_av_st_output.v 10FF897C
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti131_Vid2IS_control.v 6067DCF1
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti131_Vid2IS_embedded_sync_extractor.v 157E8320
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti131_Vid2IS_resolution_detection.v B90E24BA
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti131_Vid2IS_sync_polarity_convertor.v E5299461
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipcti131_Vid2IS_write_buffer.v 636243BB
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc130_common_fifo.v 2EA8EF25
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc130_common_frame_counter.v C54D1F57
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc130_common_generic_count.v 09A0924C
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc130_common_sample_counter.v 6FE20D77
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc130_common_sync.v 38A863C6
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc130_common_sync_generation.v B73F0BEF
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc130_common_to_binary.v 3FC4A9AF
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc130_common_trigger_sync.v E634D979
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc130_cvo.sdc 044D69BB
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc130_IS2Vid.sv E51188A2
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc130_IS2Vid_calculate_mode.v AA2E34F2
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc130_IS2Vid_control.v 7C600604
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc130_IS2Vid_mode_banks.sv DF81E33D
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc130_IS2Vid_statemachine.v E87182A8
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc130_IS2Vid_sync_compare.v D7F0AF93
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc131_common_fifo.v 06E63D0B
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc131_common_frame_counter.v 3ADE8570
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc131_common_generic_count.v 255B5758
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc131_common_sample_counter.v 698B5E57
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc131_common_sync.v 17F5E4FA
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc131_common_sync_generation.v 8745CCFC
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc131_common_to_binary.v 158EC0D4
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc131_common_trigger_sync.v 13FE5E76
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc131_cvo.sdc E699BC65
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc131_IS2Vid.sv BF2B7EED
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc131_IS2Vid_calculate_mode.v EEBBCD72
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc131_IS2Vid_control.v A865B814
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc131_IS2Vid_mode_banks.sv C04CA26B
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc131_IS2Vid_statemachine.v F469DDD7
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipitc131_IS2Vid_sync_compare.v B051B5D0
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipswi130_common_stream_input.v 42FC9468
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipswi130_common_stream_output.v 8C126E60
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipswi130_switch_control.v BC3F36CA
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd DD34BDB6
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr130_common_avalon_mm_master.v A244A34B
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr130_common_avalon_mm_slave.v 7592B1C7
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr130_common_fifo_usedw_calculator.vhd B49C0BB3
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr130_common_general_fifo.vhd F34CC60C
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr130_common_gray_clock_crosser.vhd F736630A
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr130_common_logic_fifo.vhd A3B25479
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr130_common_one_bit_delay.vhd C08C8438
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr130_common_package.vhd 117C83C8
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr130_common_pulling_width_adapter.vhd 80649B1C
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr130_common_ram_fifo.vhd 7A33471A
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr130_common_std_logic_vector_delay.vhd 02D28F1B
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr130_common_stream_output.v 2563D96E
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr130_common_unpack_data.v 4A5210D7
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr130_prc.v E6E4202A
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr130_prc_core.v 4741ED95
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr130_prc_read_master.v 7BFB198E
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr130_vfr.sdc B7A10D82
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr130_vfr.v EF6A28BC
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr130_vfr_control_packet_encoder.v EA2FE07D
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr130_vfr_controller.v 73FCA7BF
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd 18D031FD
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr131_common_avalon_mm_master.v DC501A6E
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr131_common_avalon_mm_slave.v 50103BFB
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr131_common_fifo_usedw_calculator.vhd D4214072
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr131_common_general_fifo.vhd 5DC8223A
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr131_common_gray_clock_crosser.vhd 96402AD7
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr131_common_logic_fifo.vhd 99E7FFC2
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr131_common_one_bit_delay.vhd A900E72F
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr131_common_package.vhd BD154FB6
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr131_common_pulling_width_adapter.vhd 60B8C597
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr131_common_ram_fifo.vhd 9045CC56
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr131_common_std_logic_vector_delay.vhd 0BD0DCE1
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr131_common_stream_output.v 72617D58
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr131_common_unpack_data.v 36ADE984
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr131_prc.v 35E8930A
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr131_prc_core.v D516A196
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr131_prc_read_master.v FC43E5C4
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr131_vfr.sdc 33901473
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr131_vfr.v D48C66A5
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr131_vfr_control_packet_encoder.v FE64FF51
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\alt_vipvfr131_vfr_controller.v 80F5EA76
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv AA9900AF
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_avalon_dc_fifo.v B07A4CE0
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_avalon_mm_clock_crossing_bridge.v EA561458
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_avalon_sc_fifo.v EA468E3A
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_avalon_st_clock_crosser.v 4C803296
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_avalon_st_handshake_clock_crosser.v 39B90068
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_avalon_st_pipeline_base.v BC366D51
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_avalon_st_pipeline_stage.sv A1F82B9F
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_dcfifo_synchronizer_bundle.v 57970968
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_irq_clock_crosser.sv F26ADB2B
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_mem_if_dll_cyclonev.sv 21577027
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_mem_if_hard_memory_controller_top_cyclonev.sv CA19016B
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_mem_if_hhp_qseq_synth_top.v 956DF026
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_mem_if_oct_cyclonev.sv 7A0978E8
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_address_alignment.sv 53AA4D67
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_arbitrator.sv 36F64B85
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_axi_master_ni.sv FCA8BFCF
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_axi_slave_ni.sv 3982FC7F
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_burst_adapter.sv 7D7C238D
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_burst_uncompressor.sv 5DE2FDDB
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_master_agent.sv A35C236D
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_master_translator.sv F4BE51F3
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_reorder_memory.sv F44A8AA7
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_slave_agent.sv 05ADAB99
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_slave_translator.sv 7B588B05
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_traffic_limiter.sv 0282AAF7
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_width_adapter.sv C0AF4E1C
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_reset_controller.sdc E2D6BD49
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_reset_controller.v C33F6759
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\altera_reset_synchronizer.v 5B0EA678
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\AUDIO_ADC.v 54E2C397
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\AUDIO_DAC.v F8FDC1B9
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\audio_fifo.v 0A769482
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\AUDIO_IF.v 160DBB5E
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\CLOCK_COUNTER.v B4E0309F
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\credit_producer.v B336D994
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_addr_router.sv 3416652B
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_addr_router_001.sv C8473555
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_addr_router_002.sv 8CB66019
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_addr_router_004.sv 940DBD48
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_addr_router_005.sv D32262B3
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_addr_router_006.sv 835F89D4
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_addr_router_007.sv 98EBDD66
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_cl_scl_0.v 67D4C469
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_cl_scl_0_scaler_core.v C15895B3
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_cl_scl_0_scaler_core_coeff.mif BA439F4A
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_clip_0.ocp B1EB37B4
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_clip_0.vhd 0F590FB8
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_clip_0_behaviour_behaviour.trace 8EC26250
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_clip_0_tb.vhd 35471BCA
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_cpr_0.ocp 2F5B03C3
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_cpr_0.vhd EB79249E
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_cpr_0_behaviour_behaviour.trace B9E6D267
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_cpr_0_tb.vhd FEBCA6DE
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_cpr_1.ocp 30C04AE5
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_cpr_1.vhd C24D5A69
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_cpr_1_behaviour_behaviour.trace DE67C16D
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_cpr_1_tb.vhd 881D071D
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_cpr_2.ocp 95E89908
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_cpr_2.vhd BE74D3FB
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_cpr_2_behaviour_behaviour.trace E2367F64
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_cpr_2_tb.vhd C69FCC93
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_crs_0.ocp 9FDAC339
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_crs_0.vhd 664E49C4
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_crs_0_h_resampling_h_resampling.trace 4E5DB458
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_crs_0_tb.vhd 645017CF
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_csc_0.ocp 3B5494EC
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_csc_0.vhd 62E7022D
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_csc_0_behaviour_behaviour.trace A0F98495
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\de1_soc_qsys_alt_vip_csc_0_coeff_data_init_id_1061_line152_contents.hex 11A8E270
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\de1_soc_qsys_alt_vip_csc_0_const_data_init_id_1071_line153_contents.hex 8E311A0A
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_csc_0_tb.vhd 377C2BF8
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_dil_0.ocp B260133B
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_dil_0.vhd D1F21480
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_dil_0_bob_bob.trace 090FFEAE
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_dil_0_tb.vhd 9F13F706
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_mix_0.ocp BDF22789
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_mix_0.vhd 13BC8F88
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_mix_0_behaviour_behaviour.trace 9438624C
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_mix_0_outputter_outputter.trace DC9FF37B
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_mix_0_tb.vhd FB899981
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_swi_0.v FC20F72A
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_tpg_0.ocp 39B593F4
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_tpg_0.vhd 89229F07
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_tpg_0_behaviour_behaviour.trace EF520DC9
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_tpg_0_tb.vhd 686BD5B1
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_vfb_0.ocp 6B336954
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_vfb_0.vhd FD9D300E
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_vfb_0_tb.vhd 6D2D2406
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_vfb_0_vfb_reader_vfb_reader.trace F2001A39
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_alt_vip_vfb_0_vfb_writer_vfb_writer.trace B840B113
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cmd_xbar_demux.sv E502D5E6
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cmd_xbar_demux_001.sv 88D1B458
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cmd_xbar_demux_002.sv BD503BE3
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cmd_xbar_demux_004.sv C9BF8BCF
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cmd_xbar_demux_005.sv DB8B6F60
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cmd_xbar_demux_006.sv 815968EB
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cmd_xbar_demux_007.sv B14AB79E
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cmd_xbar_mux.sv 0957E1A7
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cmd_xbar_mux_004.sv A1A1B8F2
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cmd_xbar_mux_005.sv 900119CE
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cmd_xbar_mux_007.sv 129E3911
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cmd_xbar_mux_009.sv 9180A9FA
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cmd_xbar_mux_011.sv D9EDCB97
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cmd_xbar_mux_016.sv 900C0037
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cmd_xbar_mux_018.sv F61EA377
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cmd_xbar_mux_020.sv 5A3A48A4
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cmd_xbar_mux_022.sv D2B2AD2A
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu.ocp E4C6A0CE
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu.sdc CA10FDEB
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu.v 3CB0E229
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu_bht_ram.mif 65F5E2EF
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu_dc_tag_ram.mif 1F6149AF
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu_ic_tag_ram.mif 61998251
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk.v 1539B082
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu_jtag_debug_module_tck.v 7AD7F121
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper.v 1A22F01C
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu_mult_cell.v CF9E185C
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu_oci_test_bench.v EE46E311
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu_ociram_default_contents.mif 5B3B68E8
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu_rf_ram_a.mif 4BC4FD79
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu_rf_ram_b.mif 4BC4FD79
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cpu_test_bench.v 9F67640B
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_epcq.v 653CEC11
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_epcq_boot_rom.hex 18D0C695
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_hps_0.v F0ED933B
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_hps_0_fpga_interfaces.sv 36E45EEF
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_hps_0_hps_io.v 26F41B38
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_hps_0_hps_io_border.sv AE6BDBAC
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_i2c_scl.v A15FD19A
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_i2c_sda.v 1EC3F107
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router.sv 5F387481
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_002.sv C2C0046E
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_004.sv D4840D48
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_005.sv 4CDE3691
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_007.sv CE918766
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_009.sv ED884C2C
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_010.sv 700BAFA7
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_011.sv 6958E0E3
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_012.sv D31C1A11
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_014.sv 5BEF5973
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_015.sv 6CEF1A94
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_016.sv 2F27AD9B
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_017.sv CE922813
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_018.sv D2776583
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_020.sv 1CEAE26A
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_021.sv 6849C3A4
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_022.sv BB104CC3
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_023.sv F6D41BC1
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_027.sv 35D8154A
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_028.sv B29FFDC7
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_029.sv FB777ACB
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_irq_mapper.sv 1055AE4C
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_irq_mapper_001.sv C0B3A148
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_jtag_uart.v BF225464
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_key.v C2A62DC4
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_ledr.v 1094E34E
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0.v 6D4569A3
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_addr_router.sv 4B238591
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_addr_router_001.sv DB627A30
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_addr_router_002.sv EA19A911
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_demux.sv C242E923
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_demux_001.sv 5924988A
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_demux_002.sv 36FCD791
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_mux.sv E146139F
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_mux_002.sv 5532FA96
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_mux_004.sv DA6F5ABB
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_mux_008.sv E9FE98BF
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_mux_011.sv BA5A105E
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_mux_015.sv 31A0CA67
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_id_router.sv E5CE973C
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_id_router_002.sv 1E7C4519
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_id_router_004.sv D5A3C07E
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_id_router_008.sv 7D5FE8BE
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_id_router_010.sv 8F757101
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_id_router_011.sv 647E31AE
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_id_router_015.sv 7EB13F90
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_demux_002.sv DB694276
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_demux_004.sv 317CE6A2
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_demux_008.sv 1D046587
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_demux_011.sv 725646A1
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_demux_015.sv 1CA176FB
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_mux.sv BC95C666
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_mux_001.sv 3BE7C67C
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_mux_002.sv ECA23B25
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_1.v C9E4EC70
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_1_addr_router.sv B446AD2F
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_1_cmd_xbar_demux.sv 2AC0AC39
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_1_cmd_xbar_mux.sv 7E11B499
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_1_id_router.sv 3123394C
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_1_rsp_xbar_demux.sv 3E8F17CA
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_1_rsp_xbar_mux.sv C39515D0
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_2.v 75EC1B74
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_2_addr_router.sv 9B2850CA
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_2_cmd_xbar_demux.sv FFCB1567
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_2_cmd_xbar_mux.sv D0135A5E
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_2_id_router.sv 453835BD
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_2_rsp_xbar_demux.sv 41A602D0
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_2_rsp_xbar_mux.sv 23A7C761
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_3.v 03CD9247
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_4.v AF190DED
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_4_addr_router.sv 80A6C4C8
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_4_cmd_xbar_demux.sv DF281A6E
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_4_cmd_xbar_mux.sv D6292387
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_4_id_router.sv 4012F5CB
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_4_rsp_xbar_demux.sv 24E66280
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_4_rsp_xbar_mux.sv 0E4040B6
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_onchip_memory2.hex C161BA20
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_onchip_memory2.v 33B2F919
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_pattern_generator.ocp EFE1839C
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_pattern_generator.vhd 600832C2
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_pattern_generator_behaviour_behaviour.trace 00C9B3AA
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_pattern_generator_tb.vhd DCCC6444
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_pll_0.qip 81FC0D4F
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_pll_0.v DAABADCE
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_pll_audio.qip F0FD8327
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_pll_audio.v C9C20420
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_pll_sys.qip 4B43AE96
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_pll_sys.v 9528B55D
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux_002.sv 38C14EE9
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux_004.sv 1D081A33
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux_005.sv CC872025
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux_007.sv 7B39C74D
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux_009.sv F47209E5
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux_010.sv F97E5678
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux_011.sv E828BE46
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux_012.sv 68B35F87
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux_014.sv AD5C9AC2
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux_015.sv 997027E1
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux_016.sv 2F19EA3D
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux_017.sv DECE4635
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux_018.sv 9DC72722
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux_020.sv D9444CFF
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux_021.sv 98BFCFEE
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux_022.sv 1BCDF35F
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux_023.sv 4CCB3E4E
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux_027.sv 0C7E322E
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux_028.sv 16760FC1
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux_029.sv 2AE99E75
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_mux.sv 78EE523C
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_mux_001.sv F70BD500
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_mux_002.sv D2DE6A11
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_mux_004.sv 2CFAFF5C
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_mux_005.sv 13DACF09
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_mux_006.sv C5FF7A38
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_mux_007.sv 1449D0FA
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_sdram.v BDE193B5
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_sdram_test_component.v D8106AD0
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_spi_0.v 90EDCF17
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_sw.v 9F9AEF42
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_sysid.v 13F6DF7E
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_td_status.v 1613A08A
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_timer.v 4A38BA78
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_timer_stamp.v 33EE395C
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_uart.v 0B52EAEE
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_vga_sel.v 4D0A344A
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hopt_mult_l3.vqm CAEA7C61
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hopt_mult_l4.vqm 574FE530
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hopt_mult_l5.vqm 1919B046
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps.pre.xml 65001BEA
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps_sdram.v 987A0A0D
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps_sdram_p0.ppf 6B4E32CE
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps_sdram_p0.sdc 9AB5CE97
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps_sdram_p0.sv BA2898FC
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps_sdram_p0_acv_hard_addr_cmd_pads.v 0B5E8B41
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps_sdram_p0_acv_hard_io_pads.v BC99F12E
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps_sdram_p0_acv_hard_memphy.v 4498FCE9
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps_sdram_p0_acv_ldc.v 86AAC9B7
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps_sdram_p0_altdqdqs.v 97B2510B
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps_sdram_p0_clock_pair_generator.v 06A3741F
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps_sdram_p0_generic_ddio.v 5B34131E
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps_sdram_p0_iss_probe.v 3F279334
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps_sdram_p0_parameters.tcl D165D322
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps_sdram_p0_phy_csr.sv 2752DADC
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps_sdram_p0_pin_assignments.tcl FF4E2E83
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps_sdram_p0_pin_map.tcl DA7653A3
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps_sdram_p0_report_timing.tcl 0F327466
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps_sdram_p0_report_timing_core.tcl B07BA03A
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps_sdram_p0_reset.v F68EF452
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps_sdram_p0_reset_sync.v 2ABC6854
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps_sdram_p0_timing.tcl 7218ACFD
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\hps_sdram_pll.sv 80AB4915
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\ir_fifo.v D4CA86A4
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\irda_receive_terasic.v 5FA72095
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\SEG7_IF.v 86521816
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\TERASIC_CLOCK_COUNT.v 550BB312
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\TERASIC_IR_RX_FIFO.v 7E7B20A0
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\TERASIC_IRM.v 05DBBB07
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\TERASIC_LOOPBACK.v 6FEF2063
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\TERASIC_STREAM_SOURCE.v 595EC3FD
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\tta_x_blank_mem.hex 251F3906
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\sequencer\alt_types.pre.h 5B94F4F7
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\sequencer\emif.pre.xml 743C5CBA
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\sequencer\sdram_io.pre.h 3FBA88CA
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\sequencer\sequencer.pre.c BF3C2904
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\sequencer\sequencer.pre.h EE7FAC7F
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\sequencer\sequencer_auto.pre.h 2C9B5F0C
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\sequencer\sequencer_auto_ac_init.pre.c 741AC38E
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\sequencer\sequencer_auto_inst_init.pre.c 3C056E5B
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\sequencer\sequencer_defines.pre.h 0CD1C41E
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\sequencer\system.pre.h 421CEC55
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\sequencer\tclrpt.pre.c FC2EE1DE
Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\synthesis\submodules\sequencer\tclrpt.pre.h 80039C4A
Demonstrations\ControlPanel\Quartus\hc_output\DE1_SOC_golden_top.names_drv_tbl D9A4E74E
Demonstrations\ControlPanel\Quartus\hps_isw_handoff\DE1_SoC_QSYS_hps_0\alt_types.h 5B94F4F7
Demonstrations\ControlPanel\Quartus\hps_isw_handoff\DE1_SoC_QSYS_hps_0\DE1_SoC_QSYS_hps_0.hiof 3EB4F792
Demonstrations\ControlPanel\Quartus\hps_isw_handoff\DE1_SoC_QSYS_hps_0\emif.xml 743C5CBA
Demonstrations\ControlPanel\Quartus\hps_isw_handoff\DE1_SoC_QSYS_hps_0\hps.xml 65001BEA
Demonstrations\ControlPanel\Quartus\hps_isw_handoff\DE1_SoC_QSYS_hps_0\id ED6F5304
Demonstrations\ControlPanel\Quartus\hps_isw_handoff\DE1_SoC_QSYS_hps_0\sdram_io.h 3FBA88CA
Demonstrations\ControlPanel\Quartus\hps_isw_handoff\DE1_SoC_QSYS_hps_0\sequencer.c BF3C2904
Demonstrations\ControlPanel\Quartus\hps_isw_handoff\DE1_SoC_QSYS_hps_0\sequencer.h EE7FAC7F
Demonstrations\ControlPanel\Quartus\hps_isw_handoff\DE1_SoC_QSYS_hps_0\sequencer_auto.h 2C9B5F0C
Demonstrations\ControlPanel\Quartus\hps_isw_handoff\DE1_SoC_QSYS_hps_0\sequencer_auto_ac_init.c 741AC38E
Demonstrations\ControlPanel\Quartus\hps_isw_handoff\DE1_SoC_QSYS_hps_0\sequencer_auto_inst_init.c 3C056E5B
Demonstrations\ControlPanel\Quartus\hps_isw_handoff\DE1_SoC_QSYS_hps_0\sequencer_defines.h 0CD1C41E
Demonstrations\ControlPanel\Quartus\hps_isw_handoff\DE1_SoC_QSYS_hps_0\system.h 421CEC55
Demonstrations\ControlPanel\Quartus\hps_isw_handoff\DE1_SoC_QSYS_hps_0\tclrpt.c FC2EE1DE
Demonstrations\ControlPanel\Quartus\hps_isw_handoff\DE1_SoC_QSYS_hps_0\tclrpt.h 80039C4A
Demonstrations\ControlPanel\Quartus\ip\TERASIC_AUDIO\AUDIO_ADC.v 54E2C397
Demonstrations\ControlPanel\Quartus\ip\TERASIC_AUDIO\AUDIO_DAC.v F8FDC1B9
Demonstrations\ControlPanel\Quartus\ip\TERASIC_AUDIO\audio_fifo.qip 06107319
Demonstrations\ControlPanel\Quartus\ip\TERASIC_AUDIO\audio_fifo.v 0A769482
Demonstrations\ControlPanel\Quartus\ip\TERASIC_AUDIO\audio_fifo_wave0.jpg 95F3DD50
Demonstrations\ControlPanel\Quartus\ip\TERASIC_AUDIO\audio_fifo_wave1.jpg 99A6BCF2
Demonstrations\ControlPanel\Quartus\ip\TERASIC_AUDIO\audio_fifo_waveforms.html 2D025CBD
Demonstrations\ControlPanel\Quartus\ip\TERASIC_AUDIO\AUDIO_IF.v 160DBB5E
Demonstrations\ControlPanel\Quartus\ip\TERASIC_AUDIO\AUDIO_IF_hw.tcl 0C968F00
Demonstrations\ControlPanel\Quartus\ip\TERASIC_CLOCK\CLOCK_COUNTER.qip EFFD165E
Demonstrations\ControlPanel\Quartus\ip\TERASIC_CLOCK\CLOCK_COUNTER.v B4E0309F
Demonstrations\ControlPanel\Quartus\ip\TERASIC_CLOCK\CLOCK_COUNTER_bb.v 8451684A
Demonstrations\ControlPanel\Quartus\ip\TERASIC_CLOCK\TERASIC_CLOCK_COUNT.v 550BB312
Demonstrations\ControlPanel\Quartus\ip\TERASIC_CLOCK\TERASIC_CLOCK_COUNT_hw.tcl 568FE428
Demonstrations\ControlPanel\Quartus\ip\TERASIC_CLOCK\greybox_tmp\cbx_args.txt 1334CE87
Demonstrations\ControlPanel\Quartus\ip\TERASIC_IRM\irda_receive_terasic.v B9869310
Demonstrations\ControlPanel\Quartus\ip\TERASIC_IRM\TERASIC_IRM.v 05DBBB07
Demonstrations\ControlPanel\Quartus\ip\TERASIC_IRM\TERASIC_IRM_hw.tcl D958FEC4
Demonstrations\ControlPanel\Quartus\ip\TERASIC_IR_RX_FIFO\ir_fifo.qip 55474F29
Demonstrations\ControlPanel\Quartus\ip\TERASIC_IR_RX_FIFO\ir_fifo.v D4CA86A4
Demonstrations\ControlPanel\Quartus\ip\TERASIC_IR_RX_FIFO\ir_fifo_bb.v F3F0C2AB
Demonstrations\ControlPanel\Quartus\ip\TERASIC_IR_RX_FIFO\irda_receive_terasic.v 5FA72095
Demonstrations\ControlPanel\Quartus\ip\TERASIC_IR_RX_FIFO\TERASIC_IR_RX_FIFO.v 7E7B20A0
Demonstrations\ControlPanel\Quartus\ip\TERASIC_IR_RX_FIFO\TERASIC_IR_RX_FIFO_hw.tcl 9175448E
Demonstrations\ControlPanel\Quartus\ip\TERASIC_IR_RX_FIFO\greybox_tmp\cbx_args.txt DEF72AA5
Demonstrations\ControlPanel\Quartus\ip\TERASIC_ISP1362\ISP1362_IF.v BA897B0D
Demonstrations\ControlPanel\Quartus\ip\TERASIC_ISP1362\ISP1362_IF_hw.tcl 6C66FB30
Demonstrations\ControlPanel\Quartus\ip\TERASIC_LOOPBACk\TERASIC_LOOPBACK.v 6FEF2063
Demonstrations\ControlPanel\Quartus\ip\TERASIC_LOOPBACk\TERASIC_LOOPBACK_hw.tcl 0C8EA5E5
Demonstrations\ControlPanel\Quartus\ip\TERASIC_SEG7\SEG7_IF.v 86521816
Demonstrations\ControlPanel\Quartus\ip\TERASIC_SEG7\SEG7_IF_hw.tcl CB6F473E
Demonstrations\ControlPanel\Quartus\ip\TERASIC_SRAM\TERASIC_SRAM.v 0C666A81
Demonstrations\ControlPanel\Quartus\ip\TERASIC_SRAM\TERASIC_SRAM_hw.tcl 11D46B6B
Demonstrations\ControlPanel\Quartus\ip\TERASIC_STREAM_SOURCE\TERASIC_STREAM_SOURCE.v 595EC3FD
Demonstrations\ControlPanel\Quartus\ip\TERASIC_STREAM_SOURCE\TERASIC_STREAM_SOURCE_hw.tcl 706E6B44
Demonstrations\ControlPanel\Quartus\ip\TERASIC_VPG\TERASIC_VPG.v C32A6DBA
Demonstrations\ControlPanel\Quartus\ip\TERASIC_VPG\TERASIC_VPG_hw.tcl FD16CE65
Demonstrations\ControlPanel\Quartus\ip\TERASIC_VPG\vga_time_generator.v 6CB51262
Demonstrations\ControlPanel\Quartus\software\.metadata\.lock 00000000
Demonstrations\ControlPanel\Quartus\software\.metadata\.log C332864D
Demonstrations\ControlPanel\Quartus\software\.metadata\version.ini 14473002
Demonstrations\ControlPanel\Quartus\software\.metadata\.mylyn\repositories.xml.zip 79E3A522
Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.cdt.core\.log FBC08F6F
Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.cdt.core\ControlPanel.1381418224922.pdom 111BAC30
Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.cdt.core\ControlPanel_bsp.1381418221849.pdom 789B6758
Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.cdt.make.core\.log 00000000
Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.cdt.make.core\ControlPanel.sc 247A420D
Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.cdt.make.core\ControlPanel_bsp.sc 9CEE5096
Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.cdt.make.core\specs.c 32D70693
Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.cdt.make.core\specs.cpp 32D70693
Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.cdt.ui\ControlPanel.build.log B79EB05D
Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.cdt.ui\ControlPanel_bsp.build.log 0AE2B908
Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.cdt.ui\dialog_settings.xml 4130A2C0
Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.cdt.ui\global-build.log B79EB05D
Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.resources\.projects\ControlPanel\.indexes\history.index 5382056B
Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.resources\.projects\ControlPanel\.indexes\properties.index B9EEA7A4
Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.resources\.projects\ControlPanel_bsp\.indexes\properties.index D4F89B21
Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.resources\.root\6.tree CCE15302
Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.resources\.root\8.tree 5F6A257B
Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.resources\.root\.indexes\history.version 3C0C8EA1
Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.resources\.root\.indexes\properties.index 59458114
Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.resources\.root\.indexes\properties.version A505DF1B
Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.resources\.safetable\org.eclipse.core.resources 7E968EFF
Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\com.altera.sbtgui.ui.prefs 078DFF64
Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.core.prj-ControlPanel.prefs 2E2F0B9F
Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.core.prj-ControlPanel_bsp.prefs 2E2F0B9F
Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.debug.core.prefs 9FC96907
Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.managedbuilder.core.prefs 9C7911EC
Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.mylyn.ui.prefs D871B74C
Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.ui.prefs 5A442178
Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.core.resources.prefs 380C0630
Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.debug.core.prefs DA3F1EF5
Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.debug.ui.prefs CC42C7C3
Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.epp.usagedata.recording.prefs 750D9308
Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.mylyn.context.core.prefs 22F76C23
Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.mylyn.monitor.ui.prefs 759B3A40
Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.team.cvs.ui.prefs 0746A453
Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.team.ui.prefs 990621A6
Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.editors.prefs 770E5FE0
Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.ide.prefs B0D41E3B
Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.prefs 81CF92AC
Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.workbench.prefs 0BB33FD9
Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.debug.core\.launches\New_configuration.launch E9256779
Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.debug.ui\dialog_settings.xml 9D4B3E27
Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.debug.ui\launchConfigurationHistory.xml CB915073
Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.epp.usagedata.recording\upload0.csv 4616C6FA
Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.epp.usagedata.recording\upload1.csv 25EF19BE
Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.epp.usagedata.recording\upload2.csv 07497713
Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.epp.usagedata.recording\upload3.csv 564B284A
Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.epp.usagedata.recording\upload4.csv 57595B87
Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.epp.usagedata.recording\upload5.csv 384FEFCB
Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.epp.usagedata.recording\upload6.csv 78DEDE89
Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.epp.usagedata.recording\usagedata.csv 373C9A36
Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.ui.ide\dialog_settings.xml 44635EC1
Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.ui.workbench\dialog_settings.xml F4D37463
Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.ui.workbench\workbench.xml C1E61078
Demonstrations\ControlPanel\Quartus\software\.metadata\.plugins\org.eclipse.ui.workbench\workingsets.xml 6E62B6B2
Demonstrations\ControlPanel\Quartus\software\ControlPanel\.cproject EC452C41
Demonstrations\ControlPanel\Quartus\software\ControlPanel\.force_relink 00000000
Demonstrations\ControlPanel\Quartus\software\ControlPanel\.project F9B93725
Demonstrations\ControlPanel\Quartus\software\ControlPanel\ControlPanel.elf FFDBCA3F
Demonstrations\ControlPanel\Quartus\software\ControlPanel\ControlPanel.map C6F4C0CC
Demonstrations\ControlPanel\Quartus\software\ControlPanel\ControlPanel.objdump 219CEB70
Demonstrations\ControlPanel\Quartus\software\ControlPanel\create-this-app E6E95CCE
Demonstrations\ControlPanel\Quartus\software\ControlPanel\I2C.c DBC081E7
Demonstrations\ControlPanel\Quartus\software\ControlPanel\I2C.h 3DCB2462
Demonstrations\ControlPanel\Quartus\software\ControlPanel\main.c C1D22B48
Demonstrations\ControlPanel\Quartus\software\ControlPanel\Makefile 76CE07C9
Demonstrations\ControlPanel\Quartus\software\ControlPanel\mem_verify.c 26642D5D
Demonstrations\ControlPanel\Quartus\software\ControlPanel\mem_verify.h 0A578BC3
Demonstrations\ControlPanel\Quartus\software\ControlPanel\readme.txt F83950CD
Demonstrations\ControlPanel\Quartus\software\ControlPanel\terasic_includes.h 3CDE064E
Demonstrations\ControlPanel\Quartus\software\ControlPanel\video_control.c 4010F91D
Demonstrations\ControlPanel\Quartus\software\ControlPanel\video_control.h 31669F16
Demonstrations\ControlPanel\Quartus\software\ControlPanel\mem_init\DE1_SoC_QSYS_onchip_memory2.hex D2C85C22
Demonstrations\ControlPanel\Quartus\software\ControlPanel\mem_init\meminit.qip 34BB6712
Demonstrations\ControlPanel\Quartus\software\ControlPanel\mem_init\meminit.spd BFE705EC
Demonstrations\ControlPanel\Quartus\software\ControlPanel\mem_init\hdl_sim\DE1_SoC_QSYS_onchip_memory2.dat EEC9F43C
Demonstrations\ControlPanel\Quartus\software\ControlPanel\mem_init\hdl_sim\DE1_SoC_QSYS_onchip_memory2.sym 7F48D1E9
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\.cproject 276574AF
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\.project BA022F56
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\alt_sys_init.c 6C0C0D4D
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\create-this-bsp 718DAB8A
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\linker.h AA2E99C1
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\linker.x F9DF79FC
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\Makefile E44222C0
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\mem_init.mk A1BA3F07
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\memory.gdb 8442858F
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\public.mk B5C77BA5
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\settings.bsp 9CC64258
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\summary.html E9DF0353
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\system.h 634103CF
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\inc\altera_avalon_jtag_uart.h AD1532AF
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\inc\altera_avalon_jtag_uart_fd.h 943714B2
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\inc\altera_avalon_jtag_uart_regs.h 6765E031
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\inc\altera_avalon_pio_regs.h 1AFA1801
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\inc\altera_avalon_spi.h EF82F4D0
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\inc\altera_avalon_spi_regs.h A02073E8
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\inc\altera_avalon_sysid_qsys.h 0FEA02DA
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\inc\altera_avalon_sysid_qsys_regs.h 7F28C5FB
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\inc\altera_avalon_timer.h 4C63E28E
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\inc\altera_avalon_timer_regs.h 48FF2B01
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\inc\altera_avalon_uart.h D01BC4E4
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\inc\altera_avalon_uart_fd.h D8CBFA76
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\inc\altera_avalon_uart_regs.h 3078811F
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\src\altera_avalon_jtag_uart_fd.c 474058FD
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\src\altera_avalon_jtag_uart_init.c 01813825
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\src\altera_avalon_jtag_uart_ioctl.c 65D5F36E
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\src\altera_avalon_jtag_uart_read.c 50F54727
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\src\altera_avalon_jtag_uart_write.c 9BA2D5DE
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\src\altera_avalon_spi.c FB9DE5A9
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\src\altera_avalon_sysid_qsys.c 3DDA3640
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\src\altera_avalon_timer_sc.c E4E359B7
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\src\altera_avalon_timer_ts.c 01F60148
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\src\altera_avalon_timer_vars.c 8C6CAA0E
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\src\altera_avalon_uart_fd.c E8590167
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\src\altera_avalon_uart_init.c 213E636A
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\src\altera_avalon_uart_ioctl.c 120E20B5
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\src\altera_avalon_uart_read.c D339F411
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\drivers\src\altera_avalon_uart_write.c 58373B25
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\alt_types.h 5B94F4F7
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\altera_nios2_qsys_irq.h 1301503C
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\io.h 1E15D361
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\nios2.h F6CA5FA0
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\os\alt_flag.h 29B2E81E
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\os\alt_hooks.h 33F7139E
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\os\alt_sem.h 157695AC
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\os\alt_syscall.h 2AC71567
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\priv\alt_alarm.h 203733FC
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\priv\alt_busy_sleep.h 6F05B54B
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\priv\alt_dev_llist.h 6C6CE895
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\priv\alt_exception_handler_registry.h 6905D0DC
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\priv\alt_file.h DED17E76
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\priv\alt_iic_isr_register.h 452CDCA3
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\priv\alt_irq_table.h 792EA2F0
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\priv\alt_legacy_irq.h 3BDEB381
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\priv\alt_no_error.h 77293705
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\priv\nios2_gmon_data.h 6D25844E
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_alarm.h 33A9D9D3
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_cache.h D11D03C2
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_debug.h B5941C95
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_dev.h F12E381B
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_dma.h AC472D7E
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_dma_dev.h 27C75B4C
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_driver.h 5BB9E84C
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_errno.h C529947D
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_exceptions.h DCD9409C
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_flash.h 30331952
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_flash_dev.h 506377E7
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_flash_types.h CDACF065
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_irq.h E4CE6CB6
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_irq_entry.h 0372A2B8
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_license_reminder_ucosii.h B6495002
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_llist.h 777AB4B5
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_load.h 6B0402F8
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_log_printf.h BBF2BF85
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_set_args.h 74BC8802
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_sim.h 32D2FA18
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_stack.h DC2E2135
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_stdio.h 194DA201
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_sys_init.h A6F9F8AE
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_sys_wrappers.h A45A7F34
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_timestamp.h A1B76FB6
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\alt_warning.h 5EC17C85
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\ioctl.h 832F00D4
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\inc\sys\termios.h 9967AAB8
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_alarm_start.c CFDFDDCD
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_busy_sleep.c E41E7A4A
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_close.c 19A516F9
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_dcache_flush.c E0209FFD
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_dcache_flush_all.c 437F8230
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_dcache_flush_no_writeback.c 4DEC7588
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_dev.c 41773A30
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_dev_llist_insert.c 3354C4C0
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_dma_rxchan_open.c A6C2E791
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_dma_txchan_open.c 29057AD3
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_do_ctors.c 31A4BCCC
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_do_dtors.c 176AEBF0
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_ecc_fatal_entry.S 8B225978
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_ecc_fatal_exception.c 2B504A40
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_env_lock.c 05EF1154
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_environ.c 580C0910
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_errno.c D9A4D748
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_exception_entry.S 47DF802D
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_exception_muldiv.S 2E168C21
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_exception_trap.S 802C68ED
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_execve.c 6A414F39
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_exit.c EC80F4DD
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_fcntl.c 37126719
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_fd_lock.c 8825FE5F
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_fd_unlock.c C8AC7ED8
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_find_dev.c 99685279
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_find_file.c 33C7D8FE
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_flash_dev.c 6D190D95
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_fork.c 8522FE8B
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_fs_reg.c 69E3A105
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_fstat.c 3D6C67D7
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_get_fd.c 7AF0B627
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_getchar.c 5EE46EC4
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_getpid.c C2967672
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_gettod.c 11E28B88
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_gmon.c 355E6333
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_icache_flush.c D6535C4E
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_icache_flush_all.c 571C55AA
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_iic.c 1FCD063D
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_iic_isr_register.c 53CE7385
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_instruction_exception_entry.c 1958FED7
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_instruction_exception_register.c 6DD5A2DC
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_io_redirect.c 10B5B8DB
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_ioctl.c 9737C0CD
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_irq_entry.S FEAF6D7C
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_irq_handler.c DBF18FD4
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_irq_register.c A2E1BD4B
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_irq_vars.c E1B399B5
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_isatty.c C4AD543C
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_kill.c 9D6CB22D
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_link.c F1A9655D
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_load.c B20D3770
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_log_macro.S C33C4174
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_log_printf.c 70114B95
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_lseek.c 1B46E37D
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_main.c A76E4686
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_malloc_lock.c F60065E6
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_mcount.S 3BD278EC
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_open.c 0F50A6B9
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_printf.c F7EC2850
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_putchar.c 0D3F4185
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_putstr.c AFAD0B93
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_read.c 04C5BE4C
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_release_fd.c 924FC425
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_remap_cached.c C1103014
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_remap_uncached.c AF7F6356
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_rename.c 00EEC95D
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_sbrk.c 0AE12336
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_settod.c 8C7F7594
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_software_exception.S 5155EFFF
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_stat.c 679BC5E3
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_tick.c 577EC42F
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_times.c 2618134D
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_uncached_free.c 93782E39
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_uncached_malloc.c 6F2D5EB5
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_unlink.c C99C446A
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_usleep.c C8F97DB5
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_wait.c 8250B33F
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\alt_write.c CB51ED2C
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\altera_nios2_qsys_irq.c 65F17054
Demonstrations\ControlPanel\Quartus\software\ControlPanel_bsp\HAL\src\crt0.S 109C9B6A
Demonstrations\FPGA\DE1_SoC_ADC\c5_pin_model_dump.txt DBA19C22
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_ADC.cdf 8072DA2C
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_ADC.done 949D91D1
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_ADC.fit.smsg 4C32516F
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_ADC.fit.summary 2C647164
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_ADC.jdi B53EF448
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_ADC.map.smsg 32E06979
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_ADC.map.summary BEE3EDC5
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_ADC.pin 5C72822A
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_ADC.qpf 5473514F
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_ADC.qsf 247FE291
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_ADC.sdc DA60B02E
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_ADC.sld FC7F28F2
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_ADC.sof DCA3DA46
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_ADC.sta.summary 4887E38A
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_ADC.v 50CB3346
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_ADC_assignment_defaults.qdf 1F5C6B7C
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS.bsf A243DCD3
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS.cmp 00000000
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS.html 226A2E32
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS.qsys 52617598
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS.sopcinfo 2BF81029
Demonstrations\FPGA\DE1_SoC_ADC\PLLJ_PLLSPE_INFO.txt 9724FEA6
Demonstrations\FPGA\DE1_SoC_ADC\.qsys_edit\DE1_SoC_QSYS.xml 8CF579AC
Demonstrations\FPGA\DE1_SoC_ADC\.qsys_edit\DE1_SoC_QSYS_schematic.nlv 4D4A3A5F
Demonstrations\FPGA\DE1_SoC_ADC\.qsys_edit\filters.xml 5A3DFB01
Demonstrations\FPGA\DE1_SoC_ADC\.qsys_edit\layout.xml A89D6C51
Demonstrations\FPGA\DE1_SoC_ADC\.qsys_edit\preferences.xml 84493F6D
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\DE1_SoC_QSYS.bsf D0316A4E
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\DE1_SoC_QSYS.cmp F37178FD
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\DE1_SoC_QSYS.html A878494F
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\DE1_SoC_QSYS.xml 41564B00
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\DE1_SoC_QSYS_bb.v 96EE843C
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\DE1_SoC_QSYS_inst.v 9E5B4571
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\DE1_SoC_QSYS_inst.vhd D5B0A2FE
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\DE1_SoC_QSYS.debuginfo 9C0A6186
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\DE1_SoC_QSYS.qip BC55D4AF
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\DE1_SoC_QSYS.regmap 6A67EADD
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\DE1_SoC_QSYS.v E3CA36B4
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\adc_data_fifo.v BC9EA61F
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\adc_ltc2308.v CC786AB5
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\adc_ltc2308_fifo.v 3051CF7A
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\altera_avalon_sc_fifo.v EA468E3A
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\altera_avalon_st_pipeline_base.v 437BE6C9
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_arbitrator.sv B03799A5
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_burst_uncompressor.sv A271C25D
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_master_agent.sv 56948F89
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_master_translator.sv 973D47EB
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_reorder_memory.sv 1DBB32F2
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_slave_agent.sv 58288B71
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_slave_translator.sv 3B377D41
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_traffic_limiter.sv 07F610AA
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\altera_reset_controller.sdc F2D54384
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\altera_reset_controller.v 750531F7
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\altera_reset_synchronizer.v 8D95A49E
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_irq_mapper.sv D7F0CFE9
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_jtag_uart.v 968B65F5
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0.v 62DE94A4
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_addr_router.sv 700D411D
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_addr_router_001.sv A66DAD4A
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter.v 38EAE7C6
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv F6F96099
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_cmd_demux.sv F7431076
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001.sv 6166285A
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_cmd_mux.sv 7F6B1160
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_002.sv BD0C10E3
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_demux.sv 8733BEE4
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_demux_001.sv 19F82010
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_mux.sv 27E9DFC5
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_mux_002.sv 46E933E1
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_id_router.sv 3349770F
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_id_router_002.sv 7FF537F0
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_router.sv 1F811C62
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_router_001.sv 4F55EBC4
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_router_002.sv 89846D16
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_router_004.sv 493AF5EB
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_rsp_demux.sv 4E7D5FE9
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_002.sv FD30FA9A
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_rsp_mux.sv 9496DF3A
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001.sv 66CE1B4B
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_demux.sv 321D806E
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_demux_002.sv F321560D
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_mux.sv 83DB688B
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_mux_001.sv 94C9DAFF
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_gen2_0.v 0ADCF9E3
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_gen2_0_cpu.ocp 9E2573EB
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_gen2_0_cpu.sdc 673EFDBA
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_gen2_0_cpu.v B45434EC
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_gen2_0_cpu_bht_ram.mif 65F5E2EF
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_gen2_0_cpu_dc_tag_ram.mif 3969C3FD
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk.v BF72047E
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_tck.v CB75E4DD
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper.v 79CCCEBD
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_gen2_0_cpu_ic_tag_ram.mif CA7DDAE0
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_gen2_0_cpu_mult_cell.v 8D808DF0
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_gen2_0_cpu_ociram_default_contents.mif 0FBB4B59
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_gen2_0_cpu_rf_ram_a.mif 4BC4FD79
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_gen2_0_cpu_rf_ram_b.mif 4BC4FD79
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_gen2_0_cpu_test_bench.v A4DEE893
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys.ocp 1B1A6468
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys.sdc EC98B585
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys.v 1665A50B
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys_bht_ram.mif 65F5E2EF
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys_dc_tag_ram.mif 3969C3FD
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys_ic_tag_ram.mif 61998251
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_sysclk.v 1D4674A9
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_tck.v BAC96101
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper.v 16724686
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys_mult_cell.v 272EF243
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys_oci_test_bench.v E7187C41
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys_ociram_default_contents.mif 0FBB4B59
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys_rf_ram_a.mif 4BC4FD79
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys_rf_ram_b.mif 4BC4FD79
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys_test_bench.v 2677494A
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_onchip_memory2.hex C161BA20
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_onchip_memory2.v 17B155FC
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_pll_sys.qip 4B43AE96
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_pll_sys.v B8E8FC2A
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_sw.v 413B9F2B
Demonstrations\FPGA\DE1_SoC_ADC\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_sysid_qsys.v D4584A8C
Demonstrations\FPGA\DE1_SoC_ADC\demo_batch\%JTAG_INFO 12852EF1
Demonstrations\FPGA\DE1_SoC_ADC\demo_batch\DE1_SoC_ADC.bat CCE4968D
Demonstrations\FPGA\DE1_SoC_ADC\demo_batch\DE1_SoC_ADC.elf F02C2BEC
Demonstrations\FPGA\DE1_SoC_ADC\demo_batch\DE1_SoC_ADC.sh 0FF77B84
Demonstrations\FPGA\DE1_SoC_ADC\demo_batch\DE1_SoC_ADC.sof DCA3DA46
Demonstrations\FPGA\DE1_SoC_ADC\hc_output\DE1_SoC_ADC.names_drv_tbl D9A4E74E
Demonstrations\FPGA\DE1_SoC_ADC\ip\ADC_LTC2308_FIFO\adc_data_fifo.qip 19B6087D
Demonstrations\FPGA\DE1_SoC_ADC\ip\ADC_LTC2308_FIFO\adc_data_fifo.v BC9EA61F
Demonstrations\FPGA\DE1_SoC_ADC\ip\ADC_LTC2308_FIFO\adc_data_fifo_bb.v 9ADF6197
Demonstrations\FPGA\DE1_SoC_ADC\ip\ADC_LTC2308_FIFO\adc_ltc2308.v CC786AB5
Demonstrations\FPGA\DE1_SoC_ADC\ip\ADC_LTC2308_FIFO\adc_ltc2308_fifo.v 3051CF7A
Demonstrations\FPGA\DE1_SoC_ADC\ip\ADC_LTC2308_FIFO\adc_ltc2308_hw.tcl 4CB807F6
Demonstrations\FPGA\DE1_SoC_ADC\ip\ADC_LTC2308_FIFO\greybox_tmp\cbx_args.txt 6ABDADC4
Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.lock 00000000
Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.log AF74523B
Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\version.ini 14473002
Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.mylyn\repositories.xml.zip 3524AA47
Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.cdt.core\.log 0AE600AD
Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.cdt.core\DE1_SOC_ADC.1418978620446.pdom B4E7CD9B
Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.cdt.core\DE1_SoC_ADC.1418978712823.pdom 9596A308
Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.cdt.core\DE1_SoC_ADC.language.settings.xml 267A26BA
Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.cdt.core\DE1_SOC_ADC_bsp.1418978615806.pdom AF9A26DF
Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.cdt.core\DE1_SoC_ADC_bsp.1418978710149.pdom 6E0F4F2A
Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.cdt.core\DE1_SoC_ADC_bsp.language.settings.xml E75C6D26
Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.cdt.make.core\.log 00000000
Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.cdt.make.core\DE1_SoC_ADC.sc BBCEE551
Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.cdt.make.core\DE1_SoC_ADC_bsp.sc 6F706225
Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.cdt.make.core\specs.c 32D70693
Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.cdt.make.core\specs.cpp 32D70693
Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.cdt.managedbuilder.core\spec.c 00000000
Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.cdt.ui\DE1_SoC_ADC.build.log EC801848
Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.cdt.ui\DE1_SoC_ADC_bsp.build.log DDD72196
Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.cdt.ui\dialog_settings.xml 4130A2C0
Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.cdt.ui\global-build.log 98C671D1
Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.resources\.projects\DE1_SoC_ADC\.markers 0CB3FBE7
Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.resources\.projects\DE1_SoC_ADC\.indexes\properties.index 4C680933
Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.resources\.projects\DE1_SoC_ADC_bsp\.markers 1835F78B
Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.resources\.projects\DE1_SoC_ADC_bsp\.indexes\history.index D2DA0B0D
Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.resources\.projects\DE1_SoC_ADC_bsp\.indexes\properties.index 9128857F
Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.resources\.root\4.tree E974AEEF
Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.resources\.root\.indexes\history.version 3C0C8EA1
Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.resources\.root\.indexes\properties.index 12CBA72D
Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.resources\.root\.indexes\properties.version A505DF1B
Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.resources\.safetable\org.eclipse.core.resources 940BAE44
Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\com.altera.sbtgui.ui.prefs A16EDC06
Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.core.prj-DE1_SoC_ADC.prefs 2E2F0B9F
Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.core.prj-DE1_SoC_ADC_bsp.prefs 2E2F0B9F
Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.debug.core.prefs 9FC96907
Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.managedbuilder.core.prefs 7E3917E3
Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.mylyn.ui.prefs D871B74C
Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.ui.prefs 5A442178
Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.core.resources.prefs 380C0630
Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.debug.core.prefs DA3F1EF5
Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.debug.ui.prefs CB221E74
Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.epp.usagedata.recording.prefs F8763BF6
Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.mylyn.context.core.prefs 22F76C23
Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.mylyn.monitor.ui.prefs 759B3A40
Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.mylyn.tasks.ui.prefs 4263987E
Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.rse.core.prefs 96FA5895
Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.rse.ui.prefs 1B2A6A41
Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.team.cvs.ui.prefs 0746A453
Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.team.ui.prefs 990621A6
Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.editors.prefs 770E5FE0
Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.ide.prefs C85B38F7
Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.prefs 81CF92AC
Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.workbench.prefs 0BB33FD9
Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.e4.workbench\workbench.xmi AF667DA2
Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.epp.usagedata.recording\upload0.csv B2FD4501
Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.epp.usagedata.recording\usagedata.csv 87A3C163
Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.linuxtools.cdt.libhover\C\devhelp.libhover EB76059D
Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.linuxtools.cdt.libhover\C\glibc_library.libhover 492497C8
Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.ltk.core.refactoring\.refactorings\.workspace\2014\12\51\refactorings.history A1999369
Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.ltk.core.refactoring\.refactorings\.workspace\2014\12\51\refactorings.index 42668D30
Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.ltk.ui.refactoring\dialog_settings.xml 456BCC58
Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.rse.core\.log 00000000
Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.rse.core\initializerMarks\org.eclipse.rse.internal.core.RSELocalConnectionInitializer.mark 00000000
Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.rse.core\profiles\PRF.deezeng_72\node.properties E110BD48
Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.rse.core\profiles\PRF.deezeng_72\FP.local.files_0\node.properties C73F3A2C
Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.rse.core\profiles\PRF.deezeng_72\H.local_16\node.properties BED67675
Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.rse.ui\.log 00000000
Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.ui.editors\dialog_settings.xml 75913F2B
Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.ui.ide\dialog_settings.xml BAF88C3D
Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.ui.workbench\dialog_settings.xml 15655741
Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.ui.workbench\workbench.xml 0AB92C57
Demonstrations\FPGA\DE1_SoC_ADC\software\.metadata\.plugins\org.eclipse.ui.workbench\workingsets.xml 325734A8
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC\.cproject 28DEBA90
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC\.project 08B67851
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC\create-this-app 1DEDACD7
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC\DE1_SoC_ADC.elf F02C2BEC
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC\DE1_SoC_ADC.map 3D1DDBCA
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC\DE1_SoC_ADC.objdump 38CE7FC7
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC\main.c 3BABA172
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC\Makefile 53E9C24D
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC\readme.txt 555BF565
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC\.settings\language.settings.xml 886112F8
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\.cproject 76226A20
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\.force_rebuild_all 00000000
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\.force_relink 00000000
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\.project C166DA8E
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\alt_sys_init.c A1BB2F8F
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\create-this-bsp 1D1192BC
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\linker.h 686B37DF
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\linker.x 002A02B6
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\Makefile 3976F626
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\mem_init.mk D6E162A7
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\memory.gdb F778C188
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\public.mk 732B56B3
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\settings.bsp D3097333
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\summary.html 296C68BA
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\system.h DE3EDA97
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\.settings\language.settings.xml 8EE19F05
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\drivers\inc\altera_avalon_jtag_uart.h AD1532AF
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\drivers\inc\altera_avalon_jtag_uart_fd.h 943714B2
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\drivers\inc\altera_avalon_jtag_uart_regs.h 6765E031
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\drivers\inc\altera_avalon_pio_regs.h 1AFA1801
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\drivers\inc\altera_avalon_sysid_qsys.h 0FEA02DA
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\drivers\inc\altera_avalon_sysid_qsys_regs.h 7F28C5FB
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\drivers\src\altera_avalon_jtag_uart_fd.c 474058FD
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\drivers\src\altera_avalon_jtag_uart_init.c 01813825
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\drivers\src\altera_avalon_jtag_uart_ioctl.c 65D5F36E
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\drivers\src\altera_avalon_jtag_uart_read.c 50F54727
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\drivers\src\altera_avalon_jtag_uart_write.c F4874C09
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\drivers\src\altera_avalon_sysid_qsys.c 3DDA3640
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\alt_types.h 5B94F4F7
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\altera_nios2_gen2_irq.h A69ADA92
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\altera_nios2_qsys_irq.h 1301503C
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\io.h 7C24FCCA
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\nios2.h F6CA5FA0
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\os\alt_flag.h 29B2E81E
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\os\alt_hooks.h 33F7139E
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\os\alt_sem.h 157695AC
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\os\alt_syscall.h 2AC71567
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\priv\alt_alarm.h 203733FC
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\priv\alt_busy_sleep.h 6F05B54B
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\priv\alt_dev_llist.h 6C6CE895
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\priv\alt_exception_handler_registry.h 6905D0DC
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\priv\alt_file.h DED17E76
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\priv\alt_iic_isr_register.h 452CDCA3
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\priv\alt_irq_table.h 792EA2F0
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\priv\alt_legacy_irq.h 3BDEB381
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\priv\alt_no_error.h 77293705
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\priv\nios2_gmon_data.h 6D25844E
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_alarm.h 33A9D9D3
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_cache.h D11D03C2
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_debug.h B5941C95
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_dev.h F12E381B
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_dma.h AC472D7E
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_dma_dev.h 27C75B4C
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_driver.h 5BB9E84C
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_errno.h C529947D
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_exceptions.h DCD9409C
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_flash.h F6F3C013
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_flash_dev.h 4E91F028
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_flash_types.h CDACF065
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_irq.h 054628A5
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_irq_entry.h 0372A2B8
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_license_reminder_ucosii.h B6495002
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_llist.h 777AB4B5
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_load.h 6B0402F8
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_log_printf.h BBF2BF85
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_set_args.h 74BC8802
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_sim.h 63D0565C
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_stack.h DC2E2135
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_stdio.h 190CD607
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_sys_init.h A6F9F8AE
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_sys_wrappers.h A45A7F34
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_timestamp.h A1B76FB6
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\alt_warning.h 5EC17C85
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\ioctl.h 832F00D4
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\inc\sys\termios.h 9967AAB8
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_alarm_start.c CFDFDDCD
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_busy_sleep.c E41E7A4A
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_close.c 19A516F9
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_dcache_flush.c 82046B74
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_dcache_flush_all.c 437F8230
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_dcache_flush_no_writeback.c 3FF9EC05
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_dev.c 41773A30
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_dev_llist_insert.c 3354C4C0
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_dma_rxchan_open.c A6C2E791
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_dma_txchan_open.c 29057AD3
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_do_ctors.c 31A4BCCC
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_do_dtors.c 176AEBF0
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_ecc_fatal_entry.S 8B225978
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_ecc_fatal_exception.c 5FB2E879
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_env_lock.c 05EF1154
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_environ.c 580C0910
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_errno.c D9A4D748
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_exception_entry.S 950C3299
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_exception_muldiv.S 2E168C21
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_exception_trap.S CC75DF85
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_execve.c 6A414F39
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_exit.c EC80F4DD
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_fcntl.c 37126719
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_fd_lock.c 8825FE5F
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_fd_unlock.c C8AC7ED8
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_find_dev.c 99685279
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_find_file.c 33C7D8FE
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_flash_dev.c 6D190D95
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_fork.c 8522FE8B
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_fs_reg.c 69E3A105
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_fstat.c 3D6C67D7
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_get_fd.c 7AF0B627
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_getchar.c D0B574F9
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_getpid.c C2967672
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_gettod.c 11E28B88
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_gmon.c 355E6333
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_icache_flush.c D6535C4E
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_icache_flush_all.c 571C55AA
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_iic.c 1FCD063D
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_iic_isr_register.c 53CE7385
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_instruction_exception_entry.c 1958FED7
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_instruction_exception_register.c 6DD5A2DC
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_io_redirect.c 10B5B8DB
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_ioctl.c 9737C0CD
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_irq_entry.S FEAF6D7C
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_irq_handler.c DBF18FD4
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_irq_register.c A2E1BD4B
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_irq_vars.c E1B399B5
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_isatty.c C4AD543C
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_kill.c 9D6CB22D
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_link.c F1A9655D
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_load.c 45263CE3
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_log_macro.S ADCE55E9
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_log_printf.c 70114B95
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_lseek.c 1B46E37D
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_main.c A76E4686
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_malloc_lock.c F60065E6
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_mcount.S 3BD278EC
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_open.c 0F50A6B9
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_printf.c 4F943639
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_putchar.c 7DC7CDE9
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_putcharbuf.c 0E054E1C
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_putstr.c A2C5A0E0
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_read.c 04C5BE4C
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_release_fd.c 924FC425
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_remap_cached.c A7FAB529
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_remap_uncached.c 7381B42D
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_rename.c 00EEC95D
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_sbrk.c 0AE12336
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_settod.c 8C7F7594
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_software_exception.S 5155EFFF
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_stat.c 679BC5E3
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_tick.c 577EC42F
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_times.c 2618134D
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_uncached_free.c 08F0012B
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_uncached_malloc.c F78DB493
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_unlink.c C99C446A
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_usleep.c C8F97DB5
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_wait.c 8250B33F
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\alt_write.c CB51ED2C
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\altera_nios2_gen2_irq.c AC2C56BA
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\altera_nios2_qsys_irq.c 65F17054
Demonstrations\FPGA\DE1_SoC_ADC\software\DE1_SoC_ADC_bsp\HAL\src\crt0.S E68ADB37
Demonstrations\FPGA\DE1_SoC_ADC\software\RemoteSystemsTempFiles\.project F89BCB5D
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios.bsf 69814617
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios.cmp 00000000
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios.html FCBDD87D
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios.qsys 6CA0A13D
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios.sopcinfo 4DB5AB65
Demonstrations\FPGA\DE1_SoC_Audio\c5_pin_model_dump.txt DBA19C22
Demonstrations\FPGA\DE1_SoC_Audio\cio_dump_disallowed_lists.echo 01983938
Demonstrations\FPGA\DE1_SoC_Audio\DE1_SoC_Audio.cdf 6B841040
Demonstrations\FPGA\DE1_SoC_Audio\DE1_SoC_Audio.done 0A7B24AA
Demonstrations\FPGA\DE1_SoC_Audio\DE1_SoC_Audio.fit.smsg 4C32516F
Demonstrations\FPGA\DE1_SoC_Audio\DE1_SoC_Audio.fit.summary 42C8DAA3
Demonstrations\FPGA\DE1_SoC_Audio\DE1_SoC_Audio.jdi 31DCEE3B
Demonstrations\FPGA\DE1_SoC_Audio\DE1_SoC_Audio.map.smsg 93CBC5E5
Demonstrations\FPGA\DE1_SoC_Audio\DE1_SoC_Audio.map.summary DB4B0DD6
Demonstrations\FPGA\DE1_SoC_Audio\DE1_SoC_Audio.pin D1DF5777
Demonstrations\FPGA\DE1_SoC_Audio\DE1_SoC_Audio.qpf DCFBF468
Demonstrations\FPGA\DE1_SoC_Audio\DE1_SoC_Audio.qsf CA776A30
Demonstrations\FPGA\DE1_SoC_Audio\DE1_SoC_Audio.sdc DA60B02E
Demonstrations\FPGA\DE1_SoC_Audio\DE1_SoC_Audio.sld F21B6E3E
Demonstrations\FPGA\DE1_SoC_Audio\DE1_SoC_Audio.sof 538489D7
Demonstrations\FPGA\DE1_SoC_Audio\DE1_SoC_Audio.sta.summary 97A5E442
Demonstrations\FPGA\DE1_SoC_Audio\DE1_SoC_Audio.v 36DB2ADE
Demonstrations\FPGA\DE1_SoC_Audio\DE1_SoC_Audio_assignment_defaults.qdf C2224FC4
Demonstrations\FPGA\DE1_SoC_Audio\PLLJ_PLLSPE_INFO.txt 92583FD5
Demonstrations\FPGA\DE1_SoC_Audio\.qsys_edit\audio_nios.xml 21612760
Demonstrations\FPGA\DE1_SoC_Audio\.qsys_edit\audio_nios_schematic.nlv 01581396
Demonstrations\FPGA\DE1_SoC_Audio\.qsys_edit\filters.xml 5A3DFB01
Demonstrations\FPGA\DE1_SoC_Audio\.qsys_edit\preferences.xml 6E19A0ED
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\audio_nios.bsf BD697ECF
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\audio_nios.cmp 3124E4DB
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\audio_nios.html A0A6939B
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\audio_nios.xml 17C414D4
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\audio_nios_bb.v E60214E4
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\audio_nios_inst.v 90AE76AE
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\audio_nios_inst.vhd FB61F31D
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\audio_nios.debuginfo 8535BA3A
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\audio_nios.qip 6CE14262
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\audio_nios.regmap 4F5DC50A
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\audio_nios.v 22281083
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_avalon_dc_fifo.sdc 3C2668CB
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_avalon_dc_fifo.v 976BCF81
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_avalon_mm_clock_crossing_bridge.v 2E201F5C
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_avalon_sc_fifo.v EA468E3A
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_avalon_st_clock_crosser.v EA6333B8
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_avalon_st_handshake_clock_crosser.sdc E7909FDC
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_avalon_st_handshake_clock_crosser.v 2DE6B724
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_avalon_st_pipeline_base.v 437BE6C9
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_avalon_st_pipeline_stage.sv 2A75D608
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_dcfifo_synchronizer_bundle.v 46DE2588
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_default_burst_converter.sv 173E3E1C
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_incr_burst_converter.sv 7D02A7C2
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_irq_clock_crosser.sv 8D7DF1C0
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_merlin_address_alignment.sv 90E67D03
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_merlin_arbitrator.sv B03799A5
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_merlin_burst_adapter.sv E4F9FF1E
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_merlin_burst_adapter_13_1.sv FFDDF477
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_merlin_burst_adapter_new.sv E3936212
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_merlin_burst_adapter_uncmpr.sv 77209D8C
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_merlin_burst_uncompressor.sv A271C25D
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_merlin_master_agent.sv 56948F89
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_merlin_master_translator.sv 973D47EB
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_merlin_reorder_memory.sv 1DBB32F2
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_merlin_slave_agent.sv 58288B71
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_merlin_slave_translator.sv 3B377D41
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_merlin_traffic_limiter.sv 07F610AA
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_merlin_width_adapter.sv 4B6E1B23
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_reset_controller.sdc F2D54384
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_reset_controller.v 750531F7
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_reset_synchronizer.v 8D95A49E
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_std_synchronizer_nocut.v 26DACE51
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\altera_wrap_burst_converter.sv 6C8931C7
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\AUDIO_ADC.v 54E2C397
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\AUDIO_DAC.v F8FDC1B9
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_fifo.v 4CC109F7
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\AUDIO_IF.v 1C9364B3
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_addr_router.sv 589A88A1
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_addr_router_001.sv EE003445
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_addr_router_002.sv 40DE4A7E
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_altpll_audio.qip E8C785A7
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_altpll_audio.v FEB17C82
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_cmd_xbar_demux.sv 44623A79
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_cmd_xbar_demux_001.sv 8F0EE6BE
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_cmd_xbar_demux_002.sv 9A247A79
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_cmd_xbar_mux.sv 2E69F89C
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_cpu.ocp F7A529A6
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_cpu.sdc A32FA808
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_cpu.v 38BDFA99
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_cpu_bht_ram.mif 13C23896
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_cpu_dc_tag_ram.mif 0705F073
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_cpu_ic_tag_ram.mif 31673EF6
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_cpu_jtag_debug_module_sysclk.v 0F6A71B0
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_cpu_jtag_debug_module_tck.v 04A1D3C3
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_cpu_jtag_debug_module_wrapper.v DD19548E
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_cpu_mult_cell.v 79318E1A
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_cpu_oci_test_bench.v D8605E9B
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_cpu_ociram_default_contents.mif 75B970F1
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_cpu_rf_ram_a.mif 4BC4FD79
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_cpu_rf_ram_b.mif 4BC4FD79
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_cpu_test_bench.v A83F8F14
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_i2c_scl.v 079CB4B5
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_i2c_sda.v CCC895A8
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_id_router.sv 1DDBB1B6
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_id_router_002.sv 02DC26F7
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_id_router_004.sv C8433572
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_id_router_006.sv 555C42DC
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_id_router_008.sv 2BEDA856
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_irq_mapper.sv F0A8C4B1
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_jtag_uart.v 678160FD
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_key.v ABE16D93
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_mm_interconnect_0.v FE913AD7
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_mm_interconnect_0_avalon_st_adapter.v AC3556EB
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_mm_interconnect_0_avalon_st_adapter_007.v BC00C4CB
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv C14F6FA6
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 7090D24C
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_mm_interconnect_0_cmd_demux.sv 57808621
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_mm_interconnect_0_cmd_demux_001.sv 012459A7
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_mm_interconnect_0_cmd_mux.sv 204F239A
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_mm_interconnect_0_cmd_mux_003.sv DCAFFBDC
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_mm_interconnect_0_router.sv BFD8C1DB
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_mm_interconnect_0_router_001.sv F40CE64A
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_mm_interconnect_0_router_002.sv 80B26541
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_mm_interconnect_0_router_005.sv B5E5A193
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_mm_interconnect_0_router_009.sv D875A27C
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_mm_interconnect_0_rsp_demux.sv 04EF95C1
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_mm_interconnect_0_rsp_demux_001.sv 4AB46380
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_mm_interconnect_0_rsp_demux_003.sv C4500FDC
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_mm_interconnect_0_rsp_mux.sv EC969284
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_mm_interconnect_0_rsp_mux_001.sv D92E9468
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_mm_interconnect_1.v DB981ECC
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_mm_interconnect_1_cmd_demux.sv C71AF669
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_mm_interconnect_1_cmd_mux.sv 033E4AAD
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_mm_interconnect_1_router.sv A34B76F5
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_mm_interconnect_1_router_001.sv AF7018A2
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_mm_interconnect_1_rsp_demux.sv 0C65B67E
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_mm_interconnect_1_rsp_mux.sv 45B30CB9
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_nios2_gen2_0.v CE873A5C
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_nios2_gen2_0_cpu.ocp 764F51DD
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_nios2_gen2_0_cpu.sdc FA814B32
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_nios2_gen2_0_cpu.v D48E0ACF
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_nios2_gen2_0_cpu_bht_ram.mif 13C23896
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_nios2_gen2_0_cpu_dc_tag_ram.mif 0705F073
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_nios2_gen2_0_cpu_debug_slave_sysclk.v 61D76376
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_nios2_gen2_0_cpu_debug_slave_tck.v 08090B4A
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v FD2FC511
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_nios2_gen2_0_cpu_ic_tag_ram.mif 31673EF6
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_nios2_gen2_0_cpu_mult_cell.v 9D617372
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_nios2_gen2_0_cpu_ociram_default_contents.mif 75B970F1
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_nios2_gen2_0_cpu_rf_ram_a.mif 4BC4FD79
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_nios2_gen2_0_cpu_rf_ram_b.mif 4BC4FD79
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_nios2_gen2_0_cpu_test_bench.v 8EE9892B
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_onchip_memory2.hex 2BED2E1E
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_onchip_memory2.v 39A67FE0
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_pio_led.v 23260741
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_pll.qip 4E264FC6
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_pll.v CE23C527
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_rsp_xbar_demux.sv F9AD7999
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_rsp_xbar_demux_002.sv 71A63ECB
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_rsp_xbar_demux_006.sv 8DC6851B
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_rsp_xbar_demux_008.sv 8BFC6B2F
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_rsp_xbar_mux.sv 691724FE
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_rsp_xbar_mux_001.sv AA87368A
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_rsp_xbar_mux_002.sv F75BE475
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_sdram.v 62BDF0CA
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_sdram_test_component.v 7AE7E967
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_sw.v 5AF0F19D
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_sysid_qsys.v 953F4B52
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\audio_nios_timer.v B7A6E65C
Demonstrations\FPGA\DE1_SoC_Audio\audio_nios\synthesis\submodules\SEG7_IF.v 86521816
Demonstrations\FPGA\DE1_SoC_Audio\demo_batch\%JTAG_INFO 12852EF1
Demonstrations\FPGA\DE1_SoC_Audio\demo_batch\DE1_SoC_Audio.bat 793DDCAB
Demonstrations\FPGA\DE1_SoC_Audio\demo_batch\DE1_SoC_Audio.elf 1765C04F
Demonstrations\FPGA\DE1_SoC_Audio\demo_batch\DE1_SoC_Audio.sh E56BC207
Demonstrations\FPGA\DE1_SoC_Audio\demo_batch\DE1_SoC_Audio.sof 538489D7
Demonstrations\FPGA\DE1_SoC_Audio\hc_output\DE1_SoC_Audio.names_drv_tbl D9A4E74E
Demonstrations\FPGA\DE1_SoC_Audio\ip\TERASIC_AUDIO\AUDIO_ADC.v 54E2C397
Demonstrations\FPGA\DE1_SoC_Audio\ip\TERASIC_AUDIO\AUDIO_DAC.v F8FDC1B9
Demonstrations\FPGA\DE1_SoC_Audio\ip\TERASIC_AUDIO\audio_fifo.qip 06107319
Demonstrations\FPGA\DE1_SoC_Audio\ip\TERASIC_AUDIO\audio_fifo.v 4CC109F7
Demonstrations\FPGA\DE1_SoC_Audio\ip\TERASIC_AUDIO\audio_fifo_wave0.jpg 95F3DD50
Demonstrations\FPGA\DE1_SoC_Audio\ip\TERASIC_AUDIO\audio_fifo_wave1.jpg 99A6BCF2
Demonstrations\FPGA\DE1_SoC_Audio\ip\TERASIC_AUDIO\audio_fifo_waveforms.html 2D025CBD
Demonstrations\FPGA\DE1_SoC_Audio\ip\TERASIC_AUDIO\AUDIO_IF.v 1C9364B3
Demonstrations\FPGA\DE1_SoC_Audio\ip\TERASIC_AUDIO\AUDIO_IF_hw.tcl 98C1FD94
Demonstrations\FPGA\DE1_SoC_Audio\ip\TERASIC_CLOCK\TERASIC_CLOCK_COUNT.v 925CABF0
Demonstrations\FPGA\DE1_SoC_Audio\ip\TERASIC_CLOCK\TERASIC_CLOCK_COUNT_hw.tcl FADBDDD0
Demonstrations\FPGA\DE1_SoC_Audio\ip\TERASIC_ISP1362\ISP1362_IF.v BA897B0D
Demonstrations\FPGA\DE1_SoC_Audio\ip\TERASIC_ISP1362\ISP1362_IF_hw.tcl 1684A4EE
Demonstrations\FPGA\DE1_SoC_Audio\ip\TERASIC_SEG7\SEG7_IF.v 86521816
Demonstrations\FPGA\DE1_SoC_Audio\ip\TERASIC_SEG7\SEG7_IF_hw.tcl 26712397
Demonstrations\FPGA\DE1_SoC_Audio\ip\TERASIC_SRAM\TERASIC_SRAM.v 0C666A81
Demonstrations\FPGA\DE1_SoC_Audio\ip\TERASIC_SRAM\TERASIC_SRAM_hw.tcl 4519E5AA
Demonstrations\FPGA\DE1_SoC_Audio\ip\TERASIC_VPG\TERASIC_VPG.v C32A6DBA
Demonstrations\FPGA\DE1_SoC_Audio\ip\TERASIC_VPG\TERASIC_VPG_hw.tcl E557B86D
Demonstrations\FPGA\DE1_SoC_Audio\ip\TERASIC_VPG\vga_time_generator.v 6CB51262
Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.lock 00000000
Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.log CBD29521
Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\version.ini 14473002
Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.mylyn\repositories.xml.zip E5ECE50E
Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.cdt.core\.log 9BC0E44E
Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.cdt.core\DE1_SoC_Audio.1378178683865.pdom C48FCA42
Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.cdt.core\DE1_SoC_Audio.language.settings.xml 06393B62
Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.cdt.core\DE1_SoC_Audio_bsp.1378178625007.pdom 645FECDB
Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.cdt.core\DE1_SoC_Audio_bsp.language.settings.xml 683A4746
Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.cdt.make.core\.log 00000000
Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.cdt.make.core\DE1_SoC_Audio.sc 81CC4AF5
Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.cdt.make.core\DE1_SoC_Audio_bsp.sc 254CB488
Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.cdt.make.core\specs.c 32D70693
Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.cdt.make.core\specs.cpp 32D70693
Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.cdt.managedbuilder.core\spec.c 00000000
Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.cdt.ui\DE1_SoC_Audio.build.log 3BC04EB7
Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.cdt.ui\DE1_SoC_Audio_bsp.build.log E5AEC8B0
Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.cdt.ui\dialog_settings.xml 4130A2C0
Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.cdt.ui\global-build.log B23052D3
Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.resources\.projects\DE1_SoC_Audio\.indexes\properties.index 7C6FBE32
Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.resources\.projects\DE1_SoC_Audio_bsp\.indexes\history.index D74DA431
Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.resources\.projects\DE1_SoC_Audio_bsp\.indexes\properties.index D83E0B65
Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.resources\.root\4.tree 87E136A5
Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.resources\.root\.indexes\history.version 3C0C8EA1
Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.resources\.root\.indexes\properties.index 12CBA72D
Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.resources\.root\.indexes\properties.version A505DF1B
Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.resources\.safetable\org.eclipse.core.resources 76D8E671
Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\com.altera.sbtgui.ui.prefs EC2483D1
Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.core.prj-DE1_SoC_Audio.prefs 426D94E0
Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.core.prj-DE1_SoC_Audio_bsp.prefs 2E2F0B9F
Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.debug.core.prefs 9FC96907
Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.managedbuilder.core.prefs 0CE64914
Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.mylyn.ui.prefs D871B74C
Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.ui.prefs 5A442178
Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.core.resources.prefs 380C0630
Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.debug.core.prefs DA3F1EF5
Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.debug.ui.prefs CC42C7C3
Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.epp.usagedata.gathering.prefs FF64EC4D
Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.epp.usagedata.recording.prefs 9337EA5C
Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.mylyn.context.core.prefs 22F76C23
Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.mylyn.monitor.ui.prefs 759B3A40
Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.mylyn.tasks.ui.prefs 4263987E
Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.rse.core.prefs 96FA5895
Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.rse.ui.prefs 1B2A6A41
Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.team.cvs.ui.prefs 0746A453
Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.team.ui.prefs 990621A6
Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.editors.prefs 770E5FE0
Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.ide.prefs ECA7FA07
Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.prefs 81CF92AC
Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.workbench.prefs 0BB33FD9
Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.debug.core\.launches\DE1_SoC_Audio Nios II Hardware configuration.launch CF3A708C
Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.debug.ui\dialog_settings.xml FE3B2CD2
Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.debug.ui\launchConfigurationHistory.xml 9A39EA83
Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.e4.workbench\workbench.xmi D682E58C
Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.epp.usagedata.recording\.org.eclipse.epp.usagedata.recording.workspaceId D03C95D4
Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.epp.usagedata.recording\upload0.csv 1D1162B6
Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.epp.usagedata.recording\usagedata.csv 2973CF71
Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.linuxtools.cdt.libhover\C\devhelp.libhover EB76059D
Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.linuxtools.cdt.libhover\C\glibc_library.libhover 492497C8
Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.rse.core\.log 00000000
Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.rse.core\initializerMarks\org.eclipse.rse.internal.core.RSELocalConnectionInitializer.mark 00000000
Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.rse.core\profiles\PRF.deezeng_72\node.properties E110BD48
Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.rse.core\profiles\PRF.deezeng_72\FP.local.files_0\node.properties C73F3A2C
Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.rse.core\profiles\PRF.deezeng_72\H.local_16\node.properties BED67675
Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.rse.ui\.log 00000000
Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.ui.editors\dialog_settings.xml 75913F2B
Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.ui.ide\dialog_settings.xml 8B886F4C
Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.ui.workbench\dialog_settings.xml 870EE2C4
Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.ui.workbench\workbench.xml 0620396C
Demonstrations\FPGA\DE1_SoC_Audio\software\.metadata\.plugins\org.eclipse.ui.workbench\workingsets.xml AE51D703
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\.cproject C5AF7FEC
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\.project D19DBB68
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\AUDIO.c 94AA5A70
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\AUDIO.h 054000F5
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\AUDIO_REG.h 3A7CBBCD
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\create-this-app 2993E5BE
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\DE1_SoC_Audio.elf 1765C04F
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\DE1_SoC_Audio.map A35F3761
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\DE1_SoC_Audio.objdump F220001F
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\debug.c 70FCB898
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\debug.h D4C4D63D
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\I2C.c D5F823E1
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\I2C.h AAFF8529
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\LED.c 08AE5B44
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\LED.h A045C59C
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\main.c 20B24DCA
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\Makefile C8F23786
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\my_includes.h 379CD9E1
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\my_types.h A91EFA11
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\readme.txt 555BF565
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\SEG7.c BC59AFB8
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\SEG7.h 7524C729
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio\.settings\language.settings.xml 72E4B4A9
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\.cproject 7DFEC747
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\.force_rebuild_all 00000000
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\.force_relink 00000000
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\.project ACC1FE0A
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\alt_sys_init.c 7805C72E
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\create-this-bsp F54BC341
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\linker.h 89E849AF
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\linker.x 8EF6851D
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\Makefile 4AACCBFB
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\mem_init.mk 4810C5A5
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\memory.gdb F0E5975C
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\public.mk 5A09B867
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\settings.bsp D4B5E400
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\summary.html 334EF998
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\system.h A9076607
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\.settings\language.settings.xml DE91B7B8
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\drivers\inc\altera_avalon_jtag_uart.h AD1532AF
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\drivers\inc\altera_avalon_jtag_uart_fd.h 943714B2
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\drivers\inc\altera_avalon_jtag_uart_regs.h 6765E031
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\drivers\inc\altera_avalon_pio_regs.h 1AFA1801
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\drivers\inc\altera_avalon_sysid_qsys.h 0FEA02DA
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\drivers\inc\altera_avalon_sysid_qsys_regs.h 7F28C5FB
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\drivers\inc\altera_avalon_timer.h 4C63E28E
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\drivers\inc\altera_avalon_timer_regs.h 48FF2B01
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\drivers\src\altera_avalon_jtag_uart_fd.c 474058FD
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\drivers\src\altera_avalon_jtag_uart_init.c 01813825
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\drivers\src\altera_avalon_jtag_uart_ioctl.c 65D5F36E
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\drivers\src\altera_avalon_jtag_uart_read.c 50F54727
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\drivers\src\altera_avalon_jtag_uart_write.c F4874C09
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\drivers\src\altera_avalon_sysid_qsys.c 3DDA3640
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\drivers\src\altera_avalon_timer_sc.c E4E359B7
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\drivers\src\altera_avalon_timer_ts.c C33B11B6
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\drivers\src\altera_avalon_timer_vars.c 8C6CAA0E
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\alt_types.h 5B94F4F7
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\altera_nios2_gen2_irq.h A69ADA92
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\altera_nios2_qsys_irq.h 1301503C
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\io.h 7C24FCCA
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\nios2.h F6CA5FA0
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\os\alt_flag.h 29B2E81E
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\os\alt_hooks.h 33F7139E
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\os\alt_sem.h 157695AC
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\os\alt_syscall.h 2AC71567
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\priv\alt_alarm.h 203733FC
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\priv\alt_busy_sleep.h 6F05B54B
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\priv\alt_dev_llist.h 6C6CE895
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\priv\alt_exception_handler_registry.h 6905D0DC
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\priv\alt_file.h DED17E76
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\priv\alt_iic_isr_register.h 452CDCA3
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\priv\alt_irq_table.h 792EA2F0
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\priv\alt_legacy_irq.h 3BDEB381
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\priv\alt_no_error.h 77293705
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\priv\nios2_gmon_data.h 6D25844E
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_alarm.h 33A9D9D3
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_cache.h D11D03C2
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_debug.h B5941C95
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_dev.h F12E381B
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_dma.h AC472D7E
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_dma_dev.h 27C75B4C
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_driver.h 5BB9E84C
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_errno.h C529947D
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_exceptions.h DCD9409C
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_flash.h F6F3C013
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_flash_dev.h 4E91F028
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_flash_types.h CDACF065
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_irq.h 054628A5
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_irq_entry.h 0372A2B8
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_license_reminder_ucosii.h B6495002
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_llist.h 777AB4B5
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_load.h 6B0402F8
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_log_printf.h BBF2BF85
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_set_args.h 74BC8802
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_sim.h 63D0565C
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_stack.h DC2E2135
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_stdio.h 190CD607
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_sys_init.h A6F9F8AE
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_sys_wrappers.h A45A7F34
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_timestamp.h A1B76FB6
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\alt_warning.h 5EC17C85
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\ioctl.h 832F00D4
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\inc\sys\termios.h 9967AAB8
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_alarm_start.c CFDFDDCD
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_busy_sleep.c E41E7A4A
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_close.c 19A516F9
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_dcache_flush.c 82046B74
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_dcache_flush_all.c 437F8230
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_dcache_flush_no_writeback.c 3FF9EC05
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_dev.c 41773A30
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_dev_llist_insert.c 3354C4C0
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_dma_rxchan_open.c A6C2E791
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_dma_txchan_open.c 29057AD3
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_do_ctors.c 31A4BCCC
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_do_dtors.c 176AEBF0
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_ecc_fatal_entry.S 8B225978
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_ecc_fatal_exception.c 5FB2E879
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_env_lock.c 05EF1154
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_environ.c 580C0910
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_errno.c D9A4D748
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_exception_entry.S 950C3299
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_exception_muldiv.S 2E168C21
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_exception_trap.S CC75DF85
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_execve.c 6A414F39
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_exit.c EC80F4DD
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_fcntl.c 37126719
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_fd_lock.c 8825FE5F
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_fd_unlock.c C8AC7ED8
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_find_dev.c 99685279
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_find_file.c 33C7D8FE
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_flash_dev.c 6D190D95
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_fork.c 8522FE8B
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_fs_reg.c 69E3A105
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_fstat.c 3D6C67D7
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_get_fd.c 7AF0B627
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_getchar.c D0B574F9
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_getpid.c C2967672
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_gettod.c 11E28B88
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_gmon.c 355E6333
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_icache_flush.c D6535C4E
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_icache_flush_all.c 571C55AA
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_iic.c 1FCD063D
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_iic_isr_register.c 53CE7385
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_instruction_exception_entry.c 1958FED7
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_instruction_exception_register.c 6DD5A2DC
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_io_redirect.c 10B5B8DB
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_ioctl.c 9737C0CD
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_irq_entry.S FEAF6D7C
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_irq_handler.c DBF18FD4
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_irq_register.c A2E1BD4B
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_irq_vars.c E1B399B5
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_isatty.c C4AD543C
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_kill.c 9D6CB22D
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_link.c F1A9655D
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_load.c 45263CE3
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_log_macro.S ADCE55E9
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_log_printf.c 70114B95
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_lseek.c 1B46E37D
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_main.c A76E4686
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_malloc_lock.c F60065E6
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_mcount.S 3BD278EC
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_open.c 0F50A6B9
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_printf.c 4F943639
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_putchar.c 7DC7CDE9
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_putcharbuf.c 0E054E1C
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_putstr.c A2C5A0E0
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_read.c 04C5BE4C
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_release_fd.c 924FC425
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_remap_cached.c A7FAB529
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_remap_uncached.c 7381B42D
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_rename.c 00EEC95D
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_sbrk.c 0AE12336
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_settod.c 8C7F7594
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_software_exception.S 5155EFFF
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_stat.c 679BC5E3
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_tick.c 577EC42F
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_times.c 2618134D
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_uncached_free.c 08F0012B
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_uncached_malloc.c F78DB493
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_unlink.c C99C446A
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_usleep.c C8F97DB5
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_wait.c 8250B33F
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\alt_write.c CB51ED2C
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\altera_nios2_gen2_irq.c AC2C56BA
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\altera_nios2_qsys_irq.c 65F17054
Demonstrations\FPGA\DE1_SoC_Audio\software\DE1_SoC_Audio_bsp\HAL\src\crt0.S E68ADB37
Demonstrations\FPGA\DE1_SoC_Audio\software\RemoteSystemsTempFiles\.project F89BCB5D
Demonstrations\FPGA\DE1_SoC_Default\c5_pin_model_dump.txt DBA19C22
Demonstrations\FPGA\DE1_SoC_Default\cio_dump_disallowed_lists.echo 01983938
Demonstrations\FPGA\DE1_SoC_Default\DE1_SoC_Default.asm.rpt F1468B53
Demonstrations\FPGA\DE1_SoC_Default\DE1_SoC_Default.cdf 82824256
Demonstrations\FPGA\DE1_SoC_Default\DE1_SoC_Default.done 7645E926
Demonstrations\FPGA\DE1_SoC_Default\DE1_SoC_Default.fit.rpt 8CEDC800
Demonstrations\FPGA\DE1_SoC_Default\DE1_SoC_Default.fit.smsg DD003301
Demonstrations\FPGA\DE1_SoC_Default\DE1_SoC_Default.fit.summary 25E8BBD3
Demonstrations\FPGA\DE1_SoC_Default\DE1_SoC_Default.flow.rpt 29C8F0E5
Demonstrations\FPGA\DE1_SoC_Default\DE1_SoC_Default.ipregen.rpt 185B2390
Demonstrations\FPGA\DE1_SoC_Default\DE1_SoC_Default.jdi E50E110A
Demonstrations\FPGA\DE1_SoC_Default\DE1_SoC_Default.map C299B1E1
Demonstrations\FPGA\DE1_SoC_Default\DE1_SoC_Default.map.rpt E4E1ECA9
Demonstrations\FPGA\DE1_SoC_Default\DE1_SoC_Default.map.smsg 0F41D8B0
Demonstrations\FPGA\DE1_SoC_Default\DE1_SoC_Default.map.summary 01DCEB56
Demonstrations\FPGA\DE1_SoC_Default\DE1_SoC_Default.pin 8336819A
Demonstrations\FPGA\DE1_SoC_Default\DE1_SoC_Default.qpf 5D927149
Demonstrations\FPGA\DE1_SoC_Default\DE1_SoC_Default.qsf D879A0D2
Demonstrations\FPGA\DE1_SoC_Default\DE1_SoC_Default.qws 9A79FEAB
Demonstrations\FPGA\DE1_SoC_Default\DE1_SoC_Default.sdc 135BDA9E
Demonstrations\FPGA\DE1_SoC_Default\DE1_SoC_Default.sld C711CC64
Demonstrations\FPGA\DE1_SoC_Default\DE1_SoC_Default.sof ABB83809
Demonstrations\FPGA\DE1_SoC_Default\DE1_SoC_Default.sta.rpt D96EEA66
Demonstrations\FPGA\DE1_SoC_Default\DE1_SoC_Default.sta.summary 08BCBD50
Demonstrations\FPGA\DE1_SoC_Default\DE1_SoC_Default.v C43B7E71
Demonstrations\FPGA\DE1_SoC_Default\DE1_SoC_Default_assignment_defaults.qdf C2224FC4
Demonstrations\FPGA\DE1_SoC_Default\PLLJ_PLLSPE_INFO.txt 2D0C8081
Demonstrations\FPGA\DE1_SoC_Default\VGA_Audio.xml 443A51F4
Demonstrations\FPGA\DE1_SoC_Default\demo_batch\DE1_SoC_Default.jic C852FD23
Demonstrations\FPGA\DE1_SoC_Default\demo_batch\DE1_SoC_Default.sof ABB83809
Demonstrations\FPGA\DE1_SoC_Default\demo_batch\sfl_enhanced_01_02d120dd.sof 5A7F21B8
Demonstrations\FPGA\DE1_SoC_Default\demo_batch\test.bat 9B03AD66
Demonstrations\FPGA\DE1_SoC_Default\greybox_tmp\cbx_args.txt 7A9015D9
Demonstrations\FPGA\DE1_SoC_Default\hc_output\DE1_SoC_Default.names_drv_tbl D9A4E74E
Demonstrations\FPGA\DE1_SoC_Default\V\AUDIO_DAC.v 06EAD860
Demonstrations\FPGA\DE1_SoC_Default\V\I2C_AV_Config.v 492947C3
Demonstrations\FPGA\DE1_SoC_Default\V\I2C_Controller.v 0A9D1A84
Demonstrations\FPGA\DE1_SoC_Default\V\img_data.qip 915BE0CF
Demonstrations\FPGA\DE1_SoC_Default\V\img_data.v F0C8EF9D
Demonstrations\FPGA\DE1_SoC_Default\V\img_data_inst.v 663AE691
Demonstrations\FPGA\DE1_SoC_Default\V\img_index.qip AD046BE1
Demonstrations\FPGA\DE1_SoC_Default\V\img_index.v 92D17903
Demonstrations\FPGA\DE1_SoC_Default\V\img_index_inst.v D94ABD8F
Demonstrations\FPGA\DE1_SoC_Default\V\Reset_Delay.v 86D6791E
Demonstrations\FPGA\DE1_SoC_Default\V\SEG7_LUT.v 71AD28AD
Demonstrations\FPGA\DE1_SoC_Default\V\SEG7_LUT_6.v 1F93DE85
Demonstrations\FPGA\DE1_SoC_Default\V\VGA_Audio.bsf 78143D77
Demonstrations\FPGA\DE1_SoC_Default\V\VGA_Audio.cmp 9DA44D87
Demonstrations\FPGA\DE1_SoC_Default\V\VGA_Audio.ppf 535B1529
Demonstrations\FPGA\DE1_SoC_Default\V\VGA_Audio.qip 652B6691
Demonstrations\FPGA\DE1_SoC_Default\V\VGA_Audio.sip 26EB4A45
Demonstrations\FPGA\DE1_SoC_Default\V\VGA_Audio.spd 7E58CF61
Demonstrations\FPGA\DE1_SoC_Default\V\VGA_Audio.v 0372379C
Demonstrations\FPGA\DE1_SoC_Default\V\VGA_Audio_sim.f 0054D0F8
Demonstrations\FPGA\DE1_SoC_Default\V\vga_controller.v C8A701E4
Demonstrations\FPGA\DE1_SoC_Default\V\video_sync_generator.v A2B4597D
Demonstrations\FPGA\DE1_SoC_Default\V\greybox_tmp\cbx_args.txt 05B75A25
Demonstrations\FPGA\DE1_SoC_Default\V\VGA_Audio\VGA_Audio_0002.qip 79725B56
Demonstrations\FPGA\DE1_SoC_Default\V\VGA_Audio\VGA_Audio_0002.v A946D455
Demonstrations\FPGA\DE1_SoC_Default\V\VGA_Audio_sim\VGA_Audio.vo ABA09C38
Demonstrations\FPGA\DE1_SoC_Default\V\VGA_Audio_sim\aldec\rivierapro_setup.tcl 2D589D01
Demonstrations\FPGA\DE1_SoC_Default\V\VGA_Audio_sim\cadence\cds.lib 47F32B5B
Demonstrations\FPGA\DE1_SoC_Default\V\VGA_Audio_sim\cadence\hdl.var 7470AB28
Demonstrations\FPGA\DE1_SoC_Default\V\VGA_Audio_sim\cadence\ncsim_setup.sh 9F599104
Demonstrations\FPGA\DE1_SoC_Default\V\VGA_Audio_sim\mentor\msim_setup.tcl 2F41D539
Demonstrations\FPGA\DE1_SoC_Default\V\VGA_Audio_sim\synopsys\vcs\vcs_setup.sh E2286E0A
Demonstrations\FPGA\DE1_SoC_Default\V\VGA_Audio_sim\synopsys\vcsmx\synopsys_sim.setup 148508D4
Demonstrations\FPGA\DE1_SoC_Default\V\VGA_Audio_sim\synopsys\vcsmx\vcsmx_setup.sh EA972B6B
Demonstrations\FPGA\DE1_SoC_Default\VGA_DATA\img_data_logo.mif 78AB17C5
Demonstrations\FPGA\DE1_SoC_Default\VGA_DATA\index_logo.mif 173BDF12
Demonstrations\FPGA\DE1_SoC_Default\VGA_DATA\PrintNum.exe 69214EA3
Demonstrations\FPGA\DE1_SOC_golden_top\DE1_SOC_golden_top.qpf 11FC81AA
Demonstrations\FPGA\DE1_SOC_golden_top\DE1_SOC_golden_top.qsf F2CAC1F0
Demonstrations\FPGA\DE1_SOC_golden_top\DE1_SOC_golden_top.sdc 19D0B807
Demonstrations\FPGA\DE1_SOC_golden_top\DE1_SOC_golden_top.v 74F95FD8
Demonstrations\FPGA\DE1_SoC_i2sound\c5_pin_model_dump.txt DBA19C22
Demonstrations\FPGA\DE1_SoC_i2sound\DE1_SoC_i2sound.cdf 97067EA4
Demonstrations\FPGA\DE1_SoC_i2sound\DE1_SoC_i2sound.done B7638D4B
Demonstrations\FPGA\DE1_SoC_i2sound\DE1_SoC_i2sound.fit.smsg DD003301
Demonstrations\FPGA\DE1_SoC_i2sound\DE1_SoC_i2sound.fit.summary 1D6585EC
Demonstrations\FPGA\DE1_SoC_i2sound\DE1_SoC_i2sound.jdi E04563E4
Demonstrations\FPGA\DE1_SoC_i2sound\DE1_SoC_i2sound.map.summary 6EB26481
Demonstrations\FPGA\DE1_SoC_i2sound\DE1_SoC_i2sound.pin A1AAA5B6
Demonstrations\FPGA\DE1_SoC_i2sound\DE1_SoC_i2sound.qpf C94EE93F
Demonstrations\FPGA\DE1_SoC_i2sound\DE1_SoC_i2sound.qsf 49EFA31D
Demonstrations\FPGA\DE1_SoC_i2sound\DE1_SoC_i2sound.qws A65319BC
Demonstrations\FPGA\DE1_SoC_i2sound\DE1_SoC_i2sound.sdc DA60B02E
Demonstrations\FPGA\DE1_SoC_i2sound\DE1_SoC_i2sound.sld C711CC64
Demonstrations\FPGA\DE1_SoC_i2sound\DE1_SoC_i2sound.sof 2973E996
Demonstrations\FPGA\DE1_SoC_i2sound\DE1_SoC_i2sound.sta.summary E4943757
Demonstrations\FPGA\DE1_SoC_i2sound\DE1_SoC_i2sound.v 2C231073
Demonstrations\FPGA\DE1_SoC_i2sound\DE1_SoC_i2sound_assignment_defaults.qdf EA61FA17
Demonstrations\FPGA\DE1_SoC_i2sound\demo_batch\DE1_SoC_i2sound.bat 2B66E0FD
Demonstrations\FPGA\DE1_SoC_i2sound\demo_batch\DE1_SoC_i2sound.sof 2973E996
Demonstrations\FPGA\DE1_SoC_i2sound\hc_output\DE1_SoC_i2sound.names_drv_tbl D9A4E74E
Demonstrations\FPGA\DE1_SoC_i2sound\v\clock_500.v 5ACF2610
Demonstrations\FPGA\DE1_SoC_i2sound\v\i2c.v A12938D3
Demonstrations\FPGA\DE1_SoC_i2sound\v\keytr.v F9920E63
Demonstrations\FPGA\DE1_SoC_IR\DE1_SOC_IR.cdf BD50131C
Demonstrations\FPGA\DE1_SoC_IR\DE1_SOC_IR.qpf 7C893A15
Demonstrations\FPGA\DE1_SoC_IR\DE1_SOC_IR.qsf F3194E17
Demonstrations\FPGA\DE1_SoC_IR\DE1_SOC_IR.sdc 135BDA9E
Demonstrations\FPGA\DE1_SoC_IR\DE1_SOC_IR.sof 348858D1
Demonstrations\FPGA\DE1_SoC_IR\DE1_SOC_IR.v 503F712F
Demonstrations\FPGA\DE1_SoC_IR\IR_RECEIVE_Terasic.v 7A999F79
Demonstrations\FPGA\DE1_SoC_IR\IR_TRANSMITTER_Terasic.v 3804458C
Demonstrations\FPGA\DE1_SoC_IR\SEG_HEX.v 99BBD50A
Demonstrations\FPGA\DE1_SoC_IR\demo_batch\DE1_SoC_IR.bat 307CD0DA
Demonstrations\FPGA\DE1_SoC_IR\demo_batch\DE1_SOC_IR.sof C99464D8
Demonstrations\FPGA\DE1_SoC_PS2_DEMO\c5_pin_model_dump.txt DBA19C22
Demonstrations\FPGA\DE1_SoC_PS2_DEMO\DE1_SoC_PS2_DEMO.asm.rpt A57AE556
Demonstrations\FPGA\DE1_SoC_PS2_DEMO\DE1_SoC_PS2_DEMO.cdf 7A9C5166
Demonstrations\FPGA\DE1_SoC_PS2_DEMO\DE1_SoC_PS2_DEMO.done 17CDD5C6
Demonstrations\FPGA\DE1_SoC_PS2_DEMO\DE1_SoC_PS2_DEMO.fit.rpt 81B681BC
Demonstrations\FPGA\DE1_SoC_PS2_DEMO\DE1_SoC_PS2_DEMO.fit.smsg DD003301
Demonstrations\FPGA\DE1_SoC_PS2_DEMO\DE1_SoC_PS2_DEMO.fit.summary ED8A92E8
Demonstrations\FPGA\DE1_SoC_PS2_DEMO\DE1_SoC_PS2_DEMO.flow.rpt 33C41EFA
Demonstrations\FPGA\DE1_SoC_PS2_DEMO\DE1_SoC_PS2_DEMO.jdi 2ECE45FE
Demonstrations\FPGA\DE1_SoC_PS2_DEMO\DE1_SoC_PS2_DEMO.map.rpt EFADC6B6
Demonstrations\FPGA\DE1_SoC_PS2_DEMO\DE1_SoC_PS2_DEMO.map.summary C927C5F5
Demonstrations\FPGA\DE1_SoC_PS2_DEMO\DE1_SoC_PS2_DEMO.pin 70046A3A
Demonstrations\FPGA\DE1_SoC_PS2_DEMO\DE1_SoC_PS2_DEMO.qpf BFEC950B
Demonstrations\FPGA\DE1_SoC_PS2_DEMO\DE1_SoC_PS2_DEMO.qsf 9CFADC26
Demonstrations\FPGA\DE1_SoC_PS2_DEMO\DE1_SoC_PS2_DEMO.qws DD07538B
Demonstrations\FPGA\DE1_SoC_PS2_DEMO\DE1_SoC_PS2_DEMO.sdc DCA71D79
Demonstrations\FPGA\DE1_SoC_PS2_DEMO\DE1_SoC_PS2_DEMO.sld C711CC64
Demonstrations\FPGA\DE1_SoC_PS2_DEMO\DE1_SoC_PS2_DEMO.sof BFAFB933
Demonstrations\FPGA\DE1_SoC_PS2_DEMO\DE1_SoC_PS2_DEMO.sta.rpt 6FD3D3EF
Demonstrations\FPGA\DE1_SoC_PS2_DEMO\DE1_SoC_PS2_DEMO.sta.summary 755D7386
Demonstrations\FPGA\DE1_SoC_PS2_DEMO\DE1_SoC_PS2_DEMO.v C820C3AE
Demonstrations\FPGA\DE1_SoC_PS2_DEMO\DE1_SoC_PS2_DEMO_assignment_defaults.qdf 76120823
Demonstrations\FPGA\DE1_SoC_PS2_DEMO\ps2.v DA43102D
Demonstrations\FPGA\DE1_SoC_PS2_DEMO\SEG7_LUT.v 553EFD36
Demonstrations\FPGA\DE1_SoC_PS2_DEMO\demo_batch\DE1_SoC_PS2_DEMO.bat 9C36B52E
Demonstrations\FPGA\DE1_SoC_PS2_DEMO\demo_batch\DE1_SoC_PS2_DEMO.sof BFAFB933
Demonstrations\FPGA\DE1_SoC_PS2_DEMO\hc_output\DE1_SoC_PS2_DEMO.names_drv_tbl D9A4E74E
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\c5_pin_model_dump.txt DBA19C22
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS.bsf 2288CD38
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS.cmp 00000000
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS.html BA28953D
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS.qsys 244B03C2
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS.sopcinfo C65D5CFB
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_SDRAM_Nios_Test.cdf 602A47E3
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_SDRAM_Nios_Test.done 20409E7F
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_SDRAM_Nios_Test.fit.smsg 4C32516F
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_SDRAM_Nios_Test.fit.summary E0CCE666
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_SDRAM_Nios_Test.jdi 25C03F27
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_SDRAM_Nios_Test.map.smsg 843CA5DB
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_SDRAM_Nios_Test.map.summary 83C33D48
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_SDRAM_Nios_Test.pin C3E59A58
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_SDRAM_Nios_Test.pti_db_list.ddb 400B6977
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_SDRAM_Nios_Test.qpf FB8470E6
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_SDRAM_Nios_Test.qsf 4788EA0B
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_SDRAM_Nios_Test.sdc DA60B02E
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_SDRAM_Nios_Test.sld A67793D4
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_SDRAM_Nios_Test.sof A768E4E2
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_SDRAM_Nios_Test.sta.summary D15E5170
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_SDRAM_Nios_Test.tis_db_list.ddb 0A09FB7E
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_SDRAM_Nios_Test.v 7B1C0815
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_SDRAM_Nios_Test_assignment_defaults.qdf 5CBC86D0
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\PLLJ_PLLSPE_INFO.txt 15B44D4E
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\.qsys_edit\DE1_SoC_QSYS.xml 7E6AE432
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\.qsys_edit\DE1_SoC_QSYS_schematic.nlv B60F52ED
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\.qsys_edit\filters.xml 5A3DFB01
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\.qsys_edit\layout.xml AE2968A8
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\.qsys_edit\preferences.xml DD9C62DE
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\DE1_SoC_QSYS.bsf FE710E4B
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\DE1_SoC_QSYS.cmp 826E4ED6
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\DE1_SoC_QSYS.html 98FE6E8D
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\DE1_SoC_QSYS.xml 43C5C1BB
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\DE1_SoC_QSYS_bb.v 98004417
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\DE1_SoC_QSYS_inst.v 32905F9A
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\DE1_SoC_QSYS_inst.vhd 25936BBB
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\DE1_SoC_QSYS.debuginfo BD5B6BCA
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\DE1_SoC_QSYS.qip 3FE96A9A
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\DE1_SoC_QSYS.regmap EAE79BEE
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\DE1_SoC_QSYS.v 7E2C478E
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\altera_avalon_sc_fifo.v EA468E3A
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\altera_avalon_st_pipeline_base.v 437BE6C9
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\altera_avalon_st_pipeline_stage.sv 2A75D608
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\altera_default_burst_converter.sv 173E3E1C
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\altera_incr_burst_converter.sv 7D02A7C2
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_address_alignment.sv 90E67D03
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_arbitrator.sv B03799A5
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_burst_adapter.sv E4F9FF1E
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_burst_adapter_13_1.sv FFDDF477
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_burst_adapter_new.sv E3936212
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_burst_adapter_uncmpr.sv 77209D8C
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_burst_uncompressor.sv A271C25D
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_master_agent.sv 56948F89
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_master_translator.sv 973D47EB
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_reorder_memory.sv 1DBB32F2
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_slave_agent.sv 58288B71
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_slave_translator.sv 3B377D41
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_traffic_limiter.sv 07F610AA
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\altera_merlin_width_adapter.sv 4B6E1B23
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\altera_reset_controller.sdc F2D54384
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\altera_reset_controller.v 750531F7
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\altera_reset_synchronizer.v 8D95A49E
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\altera_wrap_burst_converter.sv 6C8931C7
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_addr_router.sv 8CE621A7
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_addr_router_001.sv 313E8D44
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cmd_xbar_demux.sv ED1F9BFA
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cmd_xbar_demux_001.sv 323AF080
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_cmd_xbar_mux.sv A4639397
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router.sv 52F66E7C
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_002.sv A06600CF
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_id_router_006.sv 9B98E1A6
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_irq_mapper.sv 73CC09E6
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_jtag_uart.v 968B65F5
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_key.v B1B35BE1
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0.v 502D6FD1
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_addr_router.sv 864700B4
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_addr_router_001.sv 46A1D3DF
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter.v 38EAE7C6
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_005.v D85F663F
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 0B6769E1
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv F6F96099
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_cmd_demux.sv 6A7365DE
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001.sv 55B7C9BC
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_cmd_mux.sv D1E223DB
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_002.sv 1424612B
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_demux.sv 619DC943
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_demux_001.sv 32FB9068
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_mux.sv 985EA99B
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_cmd_xbar_mux_002.sv 1E9D9E3A
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_id_router.sv 7B1208CA
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_id_router_002.sv 41D21425
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_id_router_006.sv 2859A9C3
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_router.sv F19FC5B0
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_router_001.sv 8BE79406
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_router_002.sv A293DDB7
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_router_004.sv FB4FFDB2
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_router_007.sv 23C0D3C5
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_rsp_demux.sv 62F326F7
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_002.sv 52652533
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_rsp_mux.sv D92BE37A
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001.sv 1640FD39
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_demux.sv 61E39101
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_demux_002.sv 99836FC7
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_mux.sv BF1DB803
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_mm_interconnect_0_rsp_xbar_mux_001.sv 3C4E2CA2
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_gen2_0.v 5D9A39A2
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_gen2_0_cpu.ocp 9E2573EB
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_gen2_0_cpu.sdc 673EFDBA
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_gen2_0_cpu.v 15206CDE
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_gen2_0_cpu_bht_ram.mif 13C23896
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_gen2_0_cpu_dc_tag_ram.mif 0705F073
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk.v BF72047E
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_tck.v CB75E4DD
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper.v 79CCCEBD
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_gen2_0_cpu_ic_tag_ram.mif 31673EF6
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_gen2_0_cpu_mult_cell.v 8D808DF0
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_gen2_0_cpu_ociram_default_contents.mif 75B970F1
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_gen2_0_cpu_rf_ram_a.mif 4BC4FD79
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_gen2_0_cpu_rf_ram_b.mif 4BC4FD79
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_gen2_0_cpu_test_bench.v FD426964
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys.ocp 1B1A6468
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys.sdc 8664CCC4
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys.v 8BCDD344
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys_bht_ram.mif 0331E496
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys_dc_tag_ram.mif D3CF9168
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys_ic_tag_ram.mif E4721CF9
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_sysclk.v 92BC4153
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_tck.v 11011D3D
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys_jtag_debug_module_wrapper.v FBCB456C
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys_mult_cell.v 5C1E736C
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys_oci_test_bench.v 272F7030
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys_ociram_default_contents.mif 0B1F7167
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys_rf_ram_a.mif 4BC4FD79
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys_rf_ram_b.mif 4BC4FD79
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_nios2_qsys_test_bench.v BB61B0AD
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_onchip_memory2.hex 93EE47E8
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_onchip_memory2.v 9685C1E6
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_pll.qip 21913729
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_pll.v 4B582825
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux.sv 37EE81F1
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_demux_002.sv 75B008B5
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_mux.sv 7ECCE299
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_rsp_xbar_mux_001.sv ED93FFFF
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_sdram.v 0B6F171A
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_sdram_test_component.v 90EAABD1
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_sysid_qsys.v EB9924AE
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_QSYS\synthesis\submodules\DE1_SoC_QSYS_timer.v 1E7EC380
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\demo_batch\%JTAG_INFO 12852EF1
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\demo_batch\DE1_SoC_SDRAM_Nios_Test.bat F7DA3864
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\demo_batch\DE1_SoC_SDRAM_Nios_Test.elf C1CF81D5
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\demo_batch\DE1_SoC_SDRAM_Nios_Test.sh 591DDB47
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\demo_batch\DE1_SoC_SDRAM_Nios_Test.sof ED857C30
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\hc_output\DE1_SoC_SDRAM_Nios_Test.names_drv_tbl D9A4E74E
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.lock 00000000
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.log DD1913C8
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\version.ini 14473002
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.mylyn\repositories.xml.zip 7A56D261
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.cdt.core\.log FAA1C035
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.cdt.core\DE1_SoC_SDRAM_Nios_Test.1377848257949.pdom 4866D883
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.cdt.core\DE1_SoC_SDRAM_Nios_Test.language.settings.xml 643AE075
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.cdt.core\DE1_SoC_SDRAM_Nios_Test_bsp.1377848249508.pdom CB38652F
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.cdt.core\DE1_SoC_SDRAM_Nios_Test_bsp.language.settings.xml A989A6DF
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.cdt.make.core\.log 00000000
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.cdt.make.core\DE1_SoC_SDRAM_Nios_Test.sc 223ADAC6
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.cdt.make.core\DE1_SoC_SDRAM_Nios_Test_bsp.sc 371DA92E
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.cdt.make.core\specs.c 32D70693
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.cdt.make.core\specs.cpp 32D70693
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.cdt.managedbuilder.core\spec.c 00000000
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.cdt.ui\DE1_SoC_SDRAM_Nios_Test.build.log 70FE55C1
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.cdt.ui\DE1_SoC_SDRAM_Nios_Test_bsp.build.log 3E92CBEC
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.cdt.ui\dialog_settings.xml 4130A2C0
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.cdt.ui\global-build.log E4955BC8
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.resources\.projects\DE1_SoC_SDRAM_Nios_Test\.markers E74F5B29
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.resources\.projects\DE1_SoC_SDRAM_Nios_Test\.indexes\properties.index 2EF69527
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.resources\.projects\DE1_SoC_SDRAM_Nios_Test_bsp\.indexes\history.index 95BF9AA5
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.resources\.projects\DE1_SoC_SDRAM_Nios_Test_bsp\.indexes\properties.index BAA0E027
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.resources\.root\4.tree FAF26915
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.resources\.root\.indexes\history.version 3C0C8EA1
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.resources\.root\.indexes\properties.index 12CBA72D
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.resources\.root\.indexes\properties.version A505DF1B
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.resources\.safetable\org.eclipse.core.resources 7469D28B
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\com.altera.sbtgui.ui.prefs BA9623F4
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.core.prj-DE1_SoC_SDRAM_Nios_Test.prefs 2E2F0B9F
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.core.prj-DE1_SoC_SDRAM_Nios_Test_bsp.prefs 2E2F0B9F
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.debug.core.prefs 9FC96907
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.managedbuilder.core.prefs 827B263C
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.mylyn.ui.prefs D871B74C
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.cdt.ui.prefs 5A442178
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.core.resources.prefs 380C0630
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.debug.core.prefs DA3F1EF5
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.debug.ui.prefs CC42C7C3
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.epp.usagedata.gathering.prefs FF64EC4D
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.epp.usagedata.recording.prefs 451FAA24
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.mylyn.context.core.prefs 22F76C23
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.mylyn.monitor.ui.prefs 759B3A40
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.mylyn.tasks.ui.prefs 4263987E
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.rse.core.prefs 96FA5895
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.rse.ui.prefs 1B2A6A41
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.team.cvs.ui.prefs 0746A453
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.team.ui.prefs 990621A6
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.editors.prefs 770E5FE0
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.ide.prefs ECA7FA07
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.prefs 81CF92AC
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.core.runtime\.settings\org.eclipse.ui.workbench.prefs 0BB33FD9
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.e4.workbench\workbench.xmi 1AF8DD7E
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.epp.usagedata.recording\.org.eclipse.epp.usagedata.recording.workspaceId 7B15EDEC
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.epp.usagedata.recording\upload0.csv 4F6795EC
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.epp.usagedata.recording\upload1.csv 984D4354
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.epp.usagedata.recording\usagedata.csv CA20484B
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.linuxtools.cdt.libhover\C\devhelp.libhover EB76059D
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.linuxtools.cdt.libhover\C\glibc_library.libhover 492497C8
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.rse.core\.log 00000000
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.rse.core\initializerMarks\org.eclipse.rse.internal.core.RSELocalConnectionInitializer.mark 00000000
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.rse.core\profiles\PRF.deezeng_72\node.properties E110BD48
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.rse.core\profiles\PRF.deezeng_72\FP.local.files_0\node.properties C73F3A2C
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.rse.core\profiles\PRF.deezeng_72\H.local_16\node.properties BED67675
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.rse.ui\.log 00000000
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.ui.editors\dialog_settings.xml 75913F2B
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.ui.workbench\dialog_settings.xml B53383C6
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.ui.workbench\workbench.xml 7FA42593
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\.metadata\.plugins\org.eclipse.ui.workbench\workingsets.xml 0F4815E9
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test\.cproject 728B84B1
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test\.project EE6720BA
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test\create-this-app 64278839
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_SDRAM_Nios_Test.elf 100F3F7B
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_SDRAM_Nios_Test.map 608A6578
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test\DE1_SoC_SDRAM_Nios_Test.objdump B29BF083
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test\main.c DCC6869E
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test\Makefile 14A05424
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test\mem_verify.c 26642D5D
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test\mem_verify.h 0A578BC3
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test\readme.txt 555BF565
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test\terasic_includes.h E7E2B467
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test\.settings\language.settings.xml 861A1FA6
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\.cproject E87AD434
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\.force_rebuild_all 00000000
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\.force_relink 00000000
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\.project FF0DB0E5
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\alt_sys_init.c E9297C8F
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\create-this-bsp DE2D1EE1
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\linker.h 62ACD201
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\linker.x 6C8BA6E3
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\Makefile 439ED232
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\mem_init.mk 69DB77AE
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\memory.gdb 50EADC22
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\public.mk E733BFD1
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\settings.bsp 7D999854
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\summary.html 0B8CE84C
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\system.h 3FAD696E
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\.settings\language.settings.xml D498DF33
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\drivers\inc\altera_avalon_jtag_uart.h AD1532AF
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\drivers\inc\altera_avalon_jtag_uart_fd.h 943714B2
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\drivers\inc\altera_avalon_jtag_uart_regs.h 6765E031
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\drivers\inc\altera_avalon_pio_regs.h 1AFA1801
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\drivers\inc\altera_avalon_sysid_qsys.h 0FEA02DA
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\drivers\inc\altera_avalon_sysid_qsys_regs.h 7F28C5FB
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\drivers\inc\altera_avalon_timer.h 4C63E28E
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\drivers\inc\altera_avalon_timer_regs.h 48FF2B01
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\drivers\src\altera_avalon_jtag_uart_fd.c 474058FD
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\drivers\src\altera_avalon_jtag_uart_init.c 01813825
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\drivers\src\altera_avalon_jtag_uart_ioctl.c 65D5F36E
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\drivers\src\altera_avalon_jtag_uart_read.c 50F54727
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\drivers\src\altera_avalon_jtag_uart_write.c F4874C09
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\drivers\src\altera_avalon_sysid_qsys.c 3DDA3640
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\drivers\src\altera_avalon_timer_sc.c E4E359B7
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\drivers\src\altera_avalon_timer_ts.c C33B11B6
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\drivers\src\altera_avalon_timer_vars.c 8C6CAA0E
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\alt_types.h 5B94F4F7
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\altera_nios2_gen2_irq.h A69ADA92
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\altera_nios2_qsys_irq.h 1301503C
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\io.h 7C24FCCA
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\nios2.h F6CA5FA0
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\os\alt_flag.h 29B2E81E
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\os\alt_hooks.h 33F7139E
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\os\alt_sem.h 157695AC
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\os\alt_syscall.h 2AC71567
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\priv\alt_alarm.h 203733FC
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\priv\alt_busy_sleep.h 6F05B54B
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\priv\alt_dev_llist.h 6C6CE895
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\priv\alt_exception_handler_registry.h 6905D0DC
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\priv\alt_file.h DED17E76
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\priv\alt_iic_isr_register.h 452CDCA3
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\priv\alt_irq_table.h 792EA2F0
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\priv\alt_legacy_irq.h 3BDEB381
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\priv\alt_no_error.h 77293705
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\priv\nios2_gmon_data.h 6D25844E
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_alarm.h 33A9D9D3
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_cache.h D11D03C2
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_debug.h B5941C95
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_dev.h F12E381B
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_dma.h AC472D7E
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_dma_dev.h 27C75B4C
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_driver.h 5BB9E84C
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_errno.h C529947D
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_exceptions.h DCD9409C
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_flash.h F6F3C013
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_flash_dev.h 4E91F028
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_flash_types.h CDACF065
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_irq.h 054628A5
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_irq_entry.h 0372A2B8
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_license_reminder_ucosii.h B6495002
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_llist.h 777AB4B5
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_load.h 6B0402F8
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_log_printf.h BBF2BF85
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_set_args.h 74BC8802
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_sim.h 63D0565C
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_stack.h DC2E2135
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_stdio.h 190CD607
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_sys_init.h A6F9F8AE
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_sys_wrappers.h A45A7F34
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_timestamp.h A1B76FB6
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\alt_warning.h 5EC17C85
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\ioctl.h 832F00D4
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\inc\sys\termios.h 9967AAB8
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_alarm_start.c CFDFDDCD
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_busy_sleep.c E41E7A4A
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_close.c 19A516F9
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_dcache_flush.c 82046B74
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_dcache_flush_all.c 437F8230
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_dcache_flush_no_writeback.c 3FF9EC05
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_dev.c 41773A30
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_dev_llist_insert.c 3354C4C0
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_dma_rxchan_open.c A6C2E791
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_dma_txchan_open.c 29057AD3
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_do_ctors.c 31A4BCCC
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_do_dtors.c 176AEBF0
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_ecc_fatal_entry.S 8B225978
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_ecc_fatal_exception.c 5FB2E879
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_env_lock.c 05EF1154
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_environ.c 580C0910
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_errno.c D9A4D748
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_exception_entry.S 950C3299
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_exception_muldiv.S 2E168C21
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_exception_trap.S CC75DF85
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_execve.c 6A414F39
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_exit.c EC80F4DD
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_fcntl.c 37126719
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_fd_lock.c 8825FE5F
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_fd_unlock.c C8AC7ED8
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_find_dev.c 99685279
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_find_file.c 33C7D8FE
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_flash_dev.c 6D190D95
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_fork.c 8522FE8B
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_fs_reg.c 69E3A105
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_fstat.c 3D6C67D7
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_get_fd.c 7AF0B627
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_getchar.c D0B574F9
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_getpid.c C2967672
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_gettod.c 11E28B88
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_gmon.c 355E6333
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_icache_flush.c D6535C4E
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_icache_flush_all.c 571C55AA
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_iic.c 1FCD063D
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_iic_isr_register.c 53CE7385
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_instruction_exception_entry.c 1958FED7
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_instruction_exception_register.c 6DD5A2DC
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_io_redirect.c 10B5B8DB
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_ioctl.c 9737C0CD
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_irq_entry.S FEAF6D7C
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_irq_handler.c DBF18FD4
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_irq_register.c A2E1BD4B
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_irq_vars.c E1B399B5
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_isatty.c C4AD543C
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_kill.c 9D6CB22D
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_link.c F1A9655D
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_load.c 45263CE3
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_log_macro.S ADCE55E9
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_log_printf.c 70114B95
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_lseek.c 1B46E37D
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_main.c A76E4686
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_malloc_lock.c F60065E6
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_mcount.S 3BD278EC
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_open.c 0F50A6B9
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_printf.c 4F943639
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_putchar.c 7DC7CDE9
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_putcharbuf.c 0E054E1C
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_putstr.c A2C5A0E0
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_read.c 04C5BE4C
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_release_fd.c 924FC425
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_remap_cached.c A7FAB529
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_remap_uncached.c 7381B42D
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_rename.c 00EEC95D
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_sbrk.c 0AE12336
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_settod.c 8C7F7594
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_software_exception.S 5155EFFF
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_stat.c 679BC5E3
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_tick.c 577EC42F
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_times.c 2618134D
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_uncached_free.c 08F0012B
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_uncached_malloc.c F78DB493
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_unlink.c C99C446A
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_usleep.c C8F97DB5
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_wait.c 8250B33F
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\alt_write.c CB51ED2C
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\altera_nios2_gen2_irq.c AC2C56BA
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\altera_nios2_qsys_irq.c 65F17054
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\DE1_SoC_SDRAM_Nios_Test_bsp\HAL\src\crt0.S E68ADB37
Demonstrations\FPGA\DE1_SoC_SDRAM_Nios_Test\software\RemoteSystemsTempFiles\.project F89BCB5D
Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\c5_pin_model_dump.txt DBA19C22
Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\DE1_SoC_SDRAM_RTL_Test.cdf 7D6A84CE
Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\DE1_SoC_SDRAM_RTL_Test.done 668615AF
Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\DE1_SoC_SDRAM_RTL_Test.fit.smsg DD003301
Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\DE1_SoC_SDRAM_RTL_Test.fit.summary F6F32302
Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\DE1_SoC_SDRAM_RTL_Test.jdi D362E263
Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\DE1_SoC_SDRAM_RTL_Test.map.smsg 2C8BD299
Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\DE1_SoC_SDRAM_RTL_Test.map.summary CF60B869
Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\DE1_SoC_SDRAM_RTL_Test.pin 0F4AB91D
Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\DE1_SoC_SDRAM_RTL_Test.qpf DFA95A50
Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\DE1_SoC_SDRAM_RTL_Test.qsf D39DDFE2
Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\DE1_SoC_SDRAM_RTL_Test.qws E81CB2CB
Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\DE1_SoC_SDRAM_RTL_Test.sdc 0FA05376
Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\DE1_SoC_SDRAM_RTL_Test.sld 110D440B
Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\DE1_SoC_SDRAM_RTL_Test.sof 5DB30C0E
Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\DE1_SoC_SDRAM_RTL_Test.sta.summary 8EA02003
Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\DE1_SoC_SDRAM_RTL_Test.v 4386CEA9
Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\DE1_SoC_SDRAM_RTL_Test_assignment_defaults.qdf C2224FC4
Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\pll.xml DA6B34F2
Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\PLLJ_PLLSPE_INFO.txt 83F83ACD
Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\sdram_pll0.xml 92B4A294
Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\stp1.stp DEB617B5
Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\stp1_auto_stripped.stp 31BB5B74
Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\demo_batch\DE1_SoC_SDRAM_RTL_Test.bat 4D49CB61
Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\demo_batch\DE1_SoC_SDRAM_RTL_Test.sof 5DB30C0E
Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\command.v DF7DAD29
Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\control_interface.v 61FB74DC
Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\sdr_data_path.v 8E0A3A58
Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\Sdram_Control.v C15695E1
Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\Sdram_Params.h 74A52247
Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\sdram_pll0.bsf 329DD147
Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\sdram_pll0.cmp 46E7D2CE
Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\sdram_pll0.ppf F813F8D7
Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\sdram_pll0.qip DF3E52DC
Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\sdram_pll0.sip CD33993E
Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\sdram_pll0.spd F8BEBA1F
Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\sdram_pll0.v B38BE7DA
Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\sdram_pll0_sim.f 4CCF1173
Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\Sdram_RD_FIFO.qip 439E64E8
Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\Sdram_RD_FIFO.v F79A8690
Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\Sdram_RD_FIFO_wave0.jpg 241D2ED3
Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\Sdram_RD_FIFO_wave1.jpg 5B7D24FD
Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\Sdram_RD_FIFO_waveforms.html 1778876A
Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\Sdram_WR_FIFO.qip BD949FE7
Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\Sdram_WR_FIFO.v 166E9975
Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\Sdram_WR_FIFO_wave0.jpg 241D2ED3
Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\Sdram_WR_FIFO_wave1.jpg 5B7D24FD
Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\Sdram_WR_FIFO_waveforms.html B4C9F559
Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\sdram_pll0\sdram_pll0_0002.qip DA59F4AD
Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\sdram_pll0\sdram_pll0_0002.v 819AE34F
Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\sdram_pll0_sim\sdram_pll0.vo 8276DC9A
Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\sdram_pll0_sim\aldec\rivierapro_setup.tcl FD14A9A3
Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\sdram_pll0_sim\cadence\cds.lib 47F32B5B
Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\sdram_pll0_sim\cadence\hdl.var 7470AB28
Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\sdram_pll0_sim\cadence\ncsim_setup.sh 1FC31A0F
Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\sdram_pll0_sim\mentor\msim_setup.tcl 250BB80D
Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\sdram_pll0_sim\synopsys\vcs\vcs_setup.sh 6FA5EA00
Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\sdram_pll0_sim\synopsys\vcsmx\synopsys_sim.setup 148508D4
Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\Sdram_Control\sdram_pll0_sim\synopsys\vcsmx\vcsmx_setup.sh 8887A39D
Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\v\pll.bsf 4DCC00ED
Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\v\pll.cmp 1F7C6912
Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\v\pll.ppf 1D1A710B
Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\v\pll.qip F9936192
Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\v\pll.sip 53453547
Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\v\pll.spd DC614B67
Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\v\pll.v 65F0D916
Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\v\pll_sim.f B7F4BB09
Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\v\RW_Test.v 0FC7917A
Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\v\sdram_pll0.xml 74DB5510
Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\v\pll\pll_0002.qip E31CDAA4
Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\v\pll\pll_0002.v F8EF64BC
Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\v\pll_sim\pll.vo 81488599
Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\v\pll_sim\aldec\rivierapro_setup.tcl 1D570F6A
Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\v\pll_sim\cadence\cds.lib 47F32B5B
Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\v\pll_sim\cadence\hdl.var 7470AB28
Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\v\pll_sim\cadence\ncsim_setup.sh 2F9DB3F9
Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\v\pll_sim\mentor\msim_setup.tcl 4FAEF70B
Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\v\pll_sim\synopsys\vcs\vcs_setup.sh 47CFC56E
Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\v\pll_sim\synopsys\vcsmx\synopsys_sim.setup 148508D4
Demonstrations\FPGA\DE1_SoC_SDRAM_RTL_Test\v\pll_sim\synopsys\vcsmx\vcsmx_setup.sh 8F1AE197
Demonstrations\FPGA\DE1_SoC_TV\c5_pin_model_dump.txt DBA19C22
Demonstrations\FPGA\DE1_SoC_TV\DE1_SoC_TV.cdf BF382062
Demonstrations\FPGA\DE1_SoC_TV\DE1_SoC_TV.done A824925F
Demonstrations\FPGA\DE1_SoC_TV\DE1_SoC_TV.fit.smsg DD003301
Demonstrations\FPGA\DE1_SoC_TV\DE1_SoC_TV.fit.summary 4F121D9E
Demonstrations\FPGA\DE1_SoC_TV\DE1_SoC_TV.jdi 0354396B
Demonstrations\FPGA\DE1_SoC_TV\DE1_SoC_TV.map.smsg 2C8BD299
Demonstrations\FPGA\DE1_SoC_TV\DE1_SoC_TV.map.summary A57AD482
Demonstrations\FPGA\DE1_SoC_TV\DE1_SoC_TV.pin A7A80CE2
Demonstrations\FPGA\DE1_SoC_TV\DE1_SoC_TV.qpf 92ED9C27
Demonstrations\FPGA\DE1_SoC_TV\DE1_SoC_TV.qsf 1050372F
Demonstrations\FPGA\DE1_SoC_TV\DE1_SoC_TV.qws 26C6B93F
Demonstrations\FPGA\DE1_SoC_TV\DE1_SoC_TV.sdc F8D558F7
Demonstrations\FPGA\DE1_SoC_TV\DE1_SoC_TV.sld C711CC64
Demonstrations\FPGA\DE1_SoC_TV\DE1_SoC_TV.sof C30F6BC3
Demonstrations\FPGA\DE1_SoC_TV\DE1_SoC_TV.sta.summary 21CC0C8A
Demonstrations\FPGA\DE1_SoC_TV\DE1_SoC_TV.v 402B4281
Demonstrations\FPGA\DE1_SoC_TV\DE1_SoC_TV_assignment_defaults.qdf C2224FC4
Demonstrations\FPGA\DE1_SoC_TV\demo_batch\DE1_SoC_TV.bat CCA2FE7F
Demonstrations\FPGA\DE1_SoC_TV\demo_batch\DE1_SoC_TV.sof C30F6BC3
Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\command.v 33263310
Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\control_interface.v 61FB74DC
Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\sdr_data_path.v 8E0A3A58
Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_Control_4Port.v 568B1664
Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_Params.h A07868CB
Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_PLL.bsf 41D846DD
Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_PLL.cmp 455B53D3
Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_PLL.ppf E99D5038
Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_PLL.qip 7701D343
Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_PLL.sip 054AF1B0
Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_PLL.spd 7158C5AC
Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_PLL.v 5D7E15A5
Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_PLL_sim.f 1FD27701
Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_RD_FIFO.qip 439E64E8
Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_RD_FIFO.v F79A8690
Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_RD_FIFO_wave0.jpg 241D2ED3
Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_RD_FIFO_wave1.jpg 5B7D24FD
Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_RD_FIFO_waveforms.html 1778876A
Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_WR_FIFO.qip BD949FE7
Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_WR_FIFO.v 166E9975
Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_WR_FIFO_wave0.jpg 241D2ED3
Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_WR_FIFO_wave1.jpg 5B7D24FD
Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_WR_FIFO_waveforms.html B4C9F559
Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_PLL\Sdram_PLL_0002.qip 99E4FA94
Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_PLL\Sdram_PLL_0002.v 40327782
Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_PLL_sim\Sdram_PLL.vo 220588C2
Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_PLL_sim\aldec\rivierapro_setup.tcl FD0BF411
Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_PLL_sim\cadence\cds.lib 47F32B5B
Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_PLL_sim\cadence\hdl.var 7470AB28
Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_PLL_sim\cadence\ncsim_setup.sh 4B831B5F
Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_PLL_sim\mentor\msim_setup.tcl 11CAB165
Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_PLL_sim\synopsys\vcs\vcs_setup.sh E25A684D
Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_PLL_sim\synopsys\vcsmx\synopsys_sim.setup 148508D4
Demonstrations\FPGA\DE1_SoC_TV\Sdram_Control_4Port\Sdram_PLL_sim\synopsys\vcsmx\vcsmx_setup.sh BBA84417
Demonstrations\FPGA\DE1_SoC_TV\v\AUDIO_DAC.v 603D83A8
Demonstrations\FPGA\DE1_SoC_TV\v\DIV.bsf 7116702D
Demonstrations\FPGA\DE1_SoC_TV\v\DIV.qip CCAC1724
Demonstrations\FPGA\DE1_SoC_TV\v\DIV.v 20AA916C
Demonstrations\FPGA\DE1_SoC_TV\v\I2C_AV_Config.v 492947C3
Demonstrations\FPGA\DE1_SoC_TV\v\I2C_Controller.v 0A9D1A84
Demonstrations\FPGA\DE1_SoC_TV\v\ITU_656_Decoder.v 7614D872
Demonstrations\FPGA\DE1_SoC_TV\v\Line_Buffer.bsf 3CDCBCCC
Demonstrations\FPGA\DE1_SoC_TV\v\Line_Buffer.qip 1AB73FDE
Demonstrations\FPGA\DE1_SoC_TV\v\Line_Buffer.v 2A9B8D1D
Demonstrations\FPGA\DE1_SoC_TV\v\MAC_3.bsf 7D50628D
Demonstrations\FPGA\DE1_SoC_TV\v\MAC_3.cmp 02F59E42
Demonstrations\FPGA\DE1_SoC_TV\v\MAC_3.ppf A8F7DAAD
Demonstrations\FPGA\DE1_SoC_TV\v\MAC_3.qip 7EED8536
Demonstrations\FPGA\DE1_SoC_TV\v\MAC_3.sip FAA2D828
Demonstrations\FPGA\DE1_SoC_TV\v\MAC_3.spd 947787F6
Demonstrations\FPGA\DE1_SoC_TV\v\MAC_3.v E157E9F3
Demonstrations\FPGA\DE1_SoC_TV\v\MAC_3_sim.f FBBD8314
Demonstrations\FPGA\DE1_SoC_TV\v\Reset_Delay.v C8164FD5
Demonstrations\FPGA\DE1_SoC_TV\v\Sdram_PLL.bsf 471B33E6
Demonstrations\FPGA\DE1_SoC_TV\v\Sdram_PLL.cmp 455B53D3
Demonstrations\FPGA\DE1_SoC_TV\v\Sdram_PLL.ppf E99D5038
Demonstrations\FPGA\DE1_SoC_TV\v\Sdram_PLL.qip 016E49A3
Demonstrations\FPGA\DE1_SoC_TV\v\Sdram_PLL.sip 00CC6E6A
Demonstrations\FPGA\DE1_SoC_TV\v\Sdram_PLL.spd 7158C5AC
Demonstrations\FPGA\DE1_SoC_TV\v\Sdram_PLL.v 02E64DD3
Demonstrations\FPGA\DE1_SoC_TV\v\Sdram_PLL.xml E510C549
Demonstrations\FPGA\DE1_SoC_TV\v\Sdram_PLL_sim.f 1FD27701
Demonstrations\FPGA\DE1_SoC_TV\v\Sdram_RD_FIFO.qip 00000000
Demonstrations\FPGA\DE1_SoC_TV\v\Sdram_WR_FIFO.qip 00000000
Demonstrations\FPGA\DE1_SoC_TV\v\SEG7_LUT.v 71AD28AD
Demonstrations\FPGA\DE1_SoC_TV\v\SEG7_LUT_6.v 6734A9C9
Demonstrations\FPGA\DE1_SoC_TV\v\SEG7_LUT_8.v 4719A151
Demonstrations\FPGA\DE1_SoC_TV\v\TD_Detect.v 9BCEE0DD
Demonstrations\FPGA\DE1_SoC_TV\v\VGA_Ctrl.v C96FD497
Demonstrations\FPGA\DE1_SoC_TV\v\YCbCr2RGB.v 4F77AC11
Demonstrations\FPGA\DE1_SoC_TV\v\YUV422_to_444.v D442E616
Demonstrations\FPGA\DE1_SoC_TV\v\greybox_tmp\cbx_args.txt 17320FBC
Demonstrations\FPGA\DE1_SoC_TV\v\MAC_3\MAC_3_0002.v 0085C70B
Demonstrations\FPGA\DE1_SoC_TV\v\MAC_3_sim\MAC_3.v 7F3F5CDD
Demonstrations\FPGA\DE1_SoC_TV\v\MAC_3_sim\aldec\rivierapro_setup.tcl B349EFC1
Demonstrations\FPGA\DE1_SoC_TV\v\MAC_3_sim\cadence\cds.lib 47F32B5B
Demonstrations\FPGA\DE1_SoC_TV\v\MAC_3_sim\cadence\hdl.var 7470AB28
Demonstrations\FPGA\DE1_SoC_TV\v\MAC_3_sim\cadence\ncsim_setup.sh AB312ADC
Demonstrations\FPGA\DE1_SoC_TV\v\MAC_3_sim\mentor\msim_setup.tcl A1EB35A6
Demonstrations\FPGA\DE1_SoC_TV\v\MAC_3_sim\synopsys\vcs\vcs_setup.sh FCF85164
Demonstrations\FPGA\DE1_SoC_TV\v\MAC_3_sim\synopsys\vcsmx\synopsys_sim.setup 2F75AD42
Demonstrations\FPGA\DE1_SoC_TV\v\MAC_3_sim\synopsys\vcsmx\vcsmx_setup.sh C0098517
Demonstrations\FPGA\DE1_SoC_TV\v\Sdram_PLL\Sdram_PLL_0002.qip CFE7A05F
Demonstrations\FPGA\DE1_SoC_TV\v\Sdram_PLL\Sdram_PLL_0002.v 58693D87
Demonstrations\FPGA\DE1_SoC_TV\v\Sdram_PLL_sim\Sdram_PLL.vo A13DE4E1
Demonstrations\FPGA\DE1_SoC_TV\v\Sdram_PLL_sim\aldec\rivierapro_setup.tcl CB15C403
Demonstrations\FPGA\DE1_SoC_TV\v\Sdram_PLL_sim\cadence\cds.lib 47F32B5B
Demonstrations\FPGA\DE1_SoC_TV\v\Sdram_PLL_sim\cadence\hdl.var 7470AB28
Demonstrations\FPGA\DE1_SoC_TV\v\Sdram_PLL_sim\cadence\ncsim_setup.sh 9B982375
Demonstrations\FPGA\DE1_SoC_TV\v\Sdram_PLL_sim\mentor\msim_setup.tcl 7BBA41CE
Demonstrations\FPGA\DE1_SoC_TV\v\Sdram_PLL_sim\synopsys\vcs\vcs_setup.sh 2EF2432B
Demonstrations\FPGA\DE1_SoC_TV\v\Sdram_PLL_sim\synopsys\vcsmx\synopsys_sim.setup 148508D4
Demonstrations\FPGA\DE1_SoC_TV\v\Sdram_PLL_sim\synopsys\vcsmx\vcsmx_setup.sh 001E7661
Demonstrations\FPGA\my_first_fpga\c5_pin_model_dump.txt DBA19C22
Demonstrations\FPGA\my_first_fpga\counter_bus_mux.bsf C045C5F0
Demonstrations\FPGA\my_first_fpga\counter_bus_mux.qip B5F8A12B
Demonstrations\FPGA\my_first_fpga\counter_bus_mux.v 47DD5975
Demonstrations\FPGA\my_first_fpga\my_first_fpga.asm.rpt 597BC8A8
Demonstrations\FPGA\my_first_fpga\my_first_fpga.bdf 9890CB97
Demonstrations\FPGA\my_first_fpga\my_first_fpga.done C4E12E29
Demonstrations\FPGA\my_first_fpga\my_first_fpga.eda.rpt B7D45F86
Demonstrations\FPGA\my_first_fpga\my_first_fpga.fit.rpt 3B61C6E3
Demonstrations\FPGA\my_first_fpga\my_first_fpga.fit.smsg DD003301
Demonstrations\FPGA\my_first_fpga\my_first_fpga.fit.summary E18B9675
Demonstrations\FPGA\my_first_fpga\my_first_fpga.flow.rpt 6FD60BAF
Demonstrations\FPGA\my_first_fpga\my_first_fpga.ipregen.rpt 7FBE218F
Demonstrations\FPGA\my_first_fpga\my_first_fpga.jdi 5935F603
Demonstrations\FPGA\my_first_fpga\my_first_fpga.map.rpt C3E32083
Demonstrations\FPGA\my_first_fpga\my_first_fpga.map.summary 8E279221
Demonstrations\FPGA\my_first_fpga\my_first_fpga.pin F28BCCD6
Demonstrations\FPGA\my_first_fpga\my_first_fpga.qpf CF640C01
Demonstrations\FPGA\my_first_fpga\my_first_fpga.qsf F7D396EB
Demonstrations\FPGA\my_first_fpga\my_first_fpga.qws C587FC6B
Demonstrations\FPGA\my_first_fpga\my_first_fpga.sdc C9558E35
Demonstrations\FPGA\my_first_fpga\my_first_fpga.sld C711CC64
Demonstrations\FPGA\my_first_fpga\my_first_fpga.sof FC8A2D03
Demonstrations\FPGA\my_first_fpga\my_first_fpga.sta.rpt 1E97CE93
Demonstrations\FPGA\my_first_fpga\my_first_fpga.sta.summary 147C690F
Demonstrations\FPGA\my_first_fpga\my_first_fpga_assignment_defaults.qdf C95E8B23
Demonstrations\FPGA\my_first_fpga\pll.bsf 218E1A26
Demonstrations\FPGA\my_first_fpga\pll.cmp DFA122A7
Demonstrations\FPGA\my_first_fpga\pll.ppf C0D58251
Demonstrations\FPGA\my_first_fpga\pll.qip 50429E5E
Demonstrations\FPGA\my_first_fpga\pll.sip 53453547
Demonstrations\FPGA\my_first_fpga\pll.spd DC614B67
Demonstrations\FPGA\my_first_fpga\pll.v 1998EF4D
Demonstrations\FPGA\my_first_fpga\pll_bb.v E5D6C9B5
Demonstrations\FPGA\my_first_fpga\pll_sim.f B7F4BB09
Demonstrations\FPGA\my_first_fpga\simple_counter.bsf 4CD76366
Demonstrations\FPGA\my_first_fpga\simple_counter.v 874FD974
Demonstrations\FPGA\my_first_fpga\demo_batch\my_first_fpga.bat EDCEC438
Demonstrations\FPGA\my_first_fpga\demo_batch\my_first_fpga.sof FC8A2D03
Demonstrations\FPGA\my_first_fpga\greybox_tmp\cbx_args.txt D3C685E3
Demonstrations\FPGA\my_first_fpga\pll\pll_0002.qip E31CDAA4
Demonstrations\FPGA\my_first_fpga\pll\pll_0002.v EA0B470C
Demonstrations\FPGA\my_first_fpga\pll_sim\pll.vo E49194CB
Demonstrations\FPGA\my_first_fpga\pll_sim\aldec\rivierapro_setup.tcl E8A2CC4A
Demonstrations\FPGA\my_first_fpga\pll_sim\cadence\cds.lib 47F32B5B
Demonstrations\FPGA\my_first_fpga\pll_sim\cadence\hdl.var 7470AB28
Demonstrations\FPGA\my_first_fpga\pll_sim\cadence\ncsim_setup.sh 00AF76E9
Demonstrations\FPGA\my_first_fpga\pll_sim\mentor\msim_setup.tcl 878F81C8
Demonstrations\FPGA\my_first_fpga\pll_sim\synopsys\vcs\vcs_setup.sh D96D6A0C
Demonstrations\FPGA\my_first_fpga\pll_sim\synopsys\vcsmx\synopsys_sim.setup 148508D4
Demonstrations\FPGA\my_first_fpga\pll_sim\synopsys\vcsmx\vcsmx_setup.sh 2BC37163
Demonstrations\FPGA\my_first_fpga\simulation\modelsim\my_first_fpga.sft 634E2292
Demonstrations\FPGA\my_first_fpga\simulation\modelsim\my_first_fpga.vho D5BABFD3
Demonstrations\FPGA\my_first_fpga\simulation\modelsim\my_first_fpga_modelsim.xrf B1CE7CB2
Demonstrations\SoC\hps_gpio\hps_gpio 860A9172
Demonstrations\SoC\hps_gpio\main.c F8600536
Demonstrations\SoC\hps_gpio\Makefile A4BAE1E4
Demonstrations\SoC\hps_gsensor\ADXL345.c 8DB068A7
Demonstrations\SoC\hps_gsensor\ADXL345.h 180FC1AC
Demonstrations\SoC\hps_gsensor\gsensor D029B6F4
Demonstrations\SoC\hps_gsensor\main.c F2ABE58F
Demonstrations\SoC\hps_gsensor\Makefile 8B6CFDA4
Demonstrations\SoC\hps_i2c_switch\i2c_switch 70A9A24A
Demonstrations\SoC\hps_i2c_switch\main.c C660036A
Demonstrations\SoC\hps_i2c_switch\Makefile 4EFAFF59
Demonstrations\SoC\my_first_hps\main.c CD3E49A7
Demonstrations\SoC\my_first_hps\Makefile F7BA2C86
Demonstrations\SoC\my_first_hps\my_first_hps BBBAFEBE
Demonstrations\SOC_FPGA\de1_soc_GHRD\c5_pin_model_dump.txt DBA19C22
Demonstrations\SOC_FPGA\de1_soc_GHRD\ghrd_top.v 1314BB43
Demonstrations\SOC_FPGA\de1_soc_GHRD\hps_clock_info.xml D6708961
Demonstrations\SOC_FPGA\de1_soc_GHRD\hps_sdram_p0_summary.csv 4AF8E5B2
Demonstrations\SOC_FPGA\de1_soc_GHRD\Makefile B5E6228F
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.asm.rpt 36B3BE8D
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.cmp 00000000
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.done 2B3B088D
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.dtb 2457BC43
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.dts 3283A533
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.fit.rpt 677E55F0
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.fit.smsg 1A45EFED
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.fit.summary BCB26C94
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.flow.rpt 2DDB42BE
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.html 56F5889F
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.jdi 664E034E
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.map.rpt 8F3BFC1A
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.map.smsg A9D9E0A3
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.map.summary CEF71239
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.pin EA39BDA7
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.qpf DEF55E41
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.qsf 9580548C
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.qsys F2BD9892
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.qws 9838AE95
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.sld FDC4CC81
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.sof 4CDA5CAB
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.sopcinfo 16FB4785
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.sta.rpt B96636DD
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system.sta.summary F5B1B02A
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system_assignment_defaults.qdf D283D701
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system_board_info.xml F52BE749
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system_timing.sdc 2CC4A5BB
Demonstrations\SOC_FPGA\de1_soc_GHRD\.qsys_edit\filters.xml 5A3DFB01
Demonstrations\SOC_FPGA\de1_soc_GHRD\.qsys_edit\layout.xml 1852054C
Demonstrations\SOC_FPGA\de1_soc_GHRD\.qsys_edit\preferences.xml 7611916D
Demonstrations\SOC_FPGA\de1_soc_GHRD\.qsys_edit\soc_system.xml B4447D3B
Demonstrations\SOC_FPGA\de1_soc_GHRD\.qsys_edit\soc_system_schematic.nlv 2919862B
Demonstrations\SOC_FPGA\de1_soc_GHRD\hc_output\soc_system.names_drv_tbl D9A4E74E
Demonstrations\SOC_FPGA\de1_soc_GHRD\hps_isw_handoff\soc_system_hps_0\alt_types.h F2040161
Demonstrations\SOC_FPGA\de1_soc_GHRD\hps_isw_handoff\soc_system_hps_0\emif.xml B93CC693
Demonstrations\SOC_FPGA\de1_soc_GHRD\hps_isw_handoff\soc_system_hps_0\hps.xml 9CC6574E
Demonstrations\SOC_FPGA\de1_soc_GHRD\hps_isw_handoff\soc_system_hps_0\id F3EC51EE
Demonstrations\SOC_FPGA\de1_soc_GHRD\hps_isw_handoff\soc_system_hps_0\sdram_io.h 2DD9ED6A
Demonstrations\SOC_FPGA\de1_soc_GHRD\hps_isw_handoff\soc_system_hps_0\sequencer.c 0FF1E254
Demonstrations\SOC_FPGA\de1_soc_GHRD\hps_isw_handoff\soc_system_hps_0\sequencer.h 7CDDEBB2
Demonstrations\SOC_FPGA\de1_soc_GHRD\hps_isw_handoff\soc_system_hps_0\sequencer_auto.h E3DEE813
Demonstrations\SOC_FPGA\de1_soc_GHRD\hps_isw_handoff\soc_system_hps_0\sequencer_auto_ac_init.c 532D5991
Demonstrations\SOC_FPGA\de1_soc_GHRD\hps_isw_handoff\soc_system_hps_0\sequencer_auto_inst_init.c FA179207
Demonstrations\SOC_FPGA\de1_soc_GHRD\hps_isw_handoff\soc_system_hps_0\sequencer_defines.h 9B61DAB3
Demonstrations\SOC_FPGA\de1_soc_GHRD\hps_isw_handoff\soc_system_hps_0\soc_system_hps_0.hiof 4B1AAE52
Demonstrations\SOC_FPGA\de1_soc_GHRD\hps_isw_handoff\soc_system_hps_0\system.h B33A0BDD
Demonstrations\SOC_FPGA\de1_soc_GHRD\hps_isw_handoff\soc_system_hps_0\tclrpt.c 4CCCE622
Demonstrations\SOC_FPGA\de1_soc_GHRD\hps_isw_handoff\soc_system_hps_0\tclrpt.h 3DEF8C1D
Demonstrations\SOC_FPGA\de1_soc_GHRD\ip\altsource_probe\hps_reset.qip C6FF089F
Demonstrations\SOC_FPGA\de1_soc_GHRD\ip\altsource_probe\hps_reset.v 221AC29F
Demonstrations\SOC_FPGA\de1_soc_GHRD\ip\altsource_probe\hps_reset_bb.v 00569099
Demonstrations\SOC_FPGA\de1_soc_GHRD\ip\debounce\debounce.v 84FE8047
Demonstrations\SOC_FPGA\de1_soc_GHRD\ip\edge_detect\altera_edge_detector.v 315916DA
Demonstrations\SOC_FPGA\de1_soc_GHRD\ip\intr_capturer\intr_capturer.v 24C8B1C4
Demonstrations\SOC_FPGA\de1_soc_GHRD\ip\intr_capturer\intr_capturer_hw.tcl 3E117824
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\soc_system.bsf B9AC504F
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\soc_system.cmp 899B6B5E
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\soc_system.html AA3EC7B9
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\soc_system.xml AFAF59D2
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\soc_system_bb.v 40FD4A68
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\soc_system_generation.rpt 3CED62D6
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\soc_system_inst.v 30E332F3
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\soc_system_inst.vhd 0424B5A9
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\soc_system.debuginfo 74E5E89E
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\soc_system.qip 47C22FDB
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\soc_system.regmap EC634B64
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\soc_system.v 525FEB1E
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\soc_system_hps_0_hps.svd 3EA41CA5
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 6387893A
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_avalon_packets_to_master.v 87C5B456
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_avalon_sc_fifo.v EA468E3A
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_avalon_st_bytes_to_packets.v 35AF5B0E
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_avalon_st_clock_crosser.v EA6333B8
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_avalon_st_idle_inserter.v FA1AFED9
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_avalon_st_idle_remover.v E2E5A6C5
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_avalon_st_jtag_interface.sdc 3D270C18
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_avalon_st_jtag_interface.v 1DE806AB
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_avalon_st_packets_to_bytes.v 7993BD98
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_avalon_st_pipeline_base.v 437BE6C9
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_avalon_st_pipeline_stage.sv 2A75D608
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_default_burst_converter.sv 173E3E1C
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_incr_burst_converter.sv 7D02A7C2
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_jtag_dc_streaming.v BF7FE6FC
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_jtag_sld_node.v D87E02AC
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_jtag_streaming.v 71FB283B
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_mem_if_dll_cyclonev.sv 61B66D08
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_mem_if_hard_memory_controller_top_cyclonev.sv B8CA4F2C
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_mem_if_hhp_qseq_synth_top.v C25DA1AB
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_mem_if_oct_cyclonev.sv A725A0FC
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_merlin_address_alignment.sv 90E67D03
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_merlin_arbitrator.sv B03799A5
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_merlin_axi_master_ni.sv CFF05D7D
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_merlin_axi_slave_ni.sv 45D3CFFB
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_merlin_burst_adapter.sv E4F9FF1E
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_merlin_burst_adapter_13_1.sv FFDDF477
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_merlin_burst_adapter_new.sv E3936212
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_merlin_burst_adapter_uncmpr.sv 77209D8C
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_merlin_burst_uncompressor.sv A271C25D
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_merlin_master_agent.sv 56948F89
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_merlin_master_translator.sv 973D47EB
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_merlin_reorder_memory.sv 1DBB32F2
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_merlin_slave_agent.sv 58288B71
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_merlin_slave_translator.sv 3B377D41
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_merlin_traffic_limiter.sv 07F610AA
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_merlin_width_adapter.sv 4B6E1B23
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_pli_streaming.v D4085987
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_reset_controller.sdc F2D54384
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_reset_controller.v 750531F7
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_reset_synchronizer.v 8D95A49E
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_std_synchronizer_nocut.v 50C879EC
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\altera_wrap_burst_converter.sv 6C8931C7
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\credit_producer.v B336D994
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps.pre.xml 5EE4D7D9
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_AC_ROM.hex 3F8AF5DC
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_inst_ROM.hex BB23BB3F
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_sdram.v 711F3DE1
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_sdram_p0.ppf 6B4E32CE
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_sdram_p0.sdc 7F87C08D
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_sdram_p0.sv C4661B76
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_addr_cmd_pads.v 90A69EAF
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_io_pads.v 6AC6A7C4
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_memphy.v 10B764AE
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_acv_ldc.v 9A8AB743
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_altdqdqs.v E7CB460C
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_clock_pair_generator.v E91E6959
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_generic_ddio.v 455C016A
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_iss_probe.v A9312CD7
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_parameters.tcl 4FF5A2F4
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_phy_csr.sv 6711DB70
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_pin_assignments.tcl D5130868
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_pin_map.tcl BD633EFA
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_report_timing.tcl E678BBA6
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_report_timing_core.tcl 0DAA7CD4
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_reset.v 944DC34F
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_reset_sync.v 91113CDF
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_sdram_p0_timing.tcl E659AAFD
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\hps_sdram_pll.sv 39D009C6
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\intr_capturer.v 24C8B1C4
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_button_pio.v 20F9390B
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_dipsw_pio.v 436F448F
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_hps_0.v 4F365F5B
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_hps_0_fpga_interfaces.sv FEDE83BB
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_hps_0_hps_io.v 3871189C
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_hps_0_hps_io_border.sdc 9FD90A48
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_hps_0_hps_io_border.sv 7CA8DB2D
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_hps_only_master.v 481C13D6
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_hps_only_master_b2p_adapter.v 26A895B9
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_hps_only_master_p2b_adapter.v 84B40E86
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_hps_only_master_timing_adt.v 8AA598DD
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_irq_mapper.sv D7F4A01D
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_irq_mapper_001.sv 478ECA72
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_jtag_uart.v 0AB3DCD5
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_led_pio.v FAD4D785
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_master_non_sec.v 68954FC2
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_master_non_sec_b2p_adapter.sv A1698241
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_master_non_sec_p2b_adapter.sv 2E5CBC91
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_master_non_sec_timing_adt.sv E4ACAA24
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_master_secure.v 796F5CA5
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_master_secure_b2p_adapter.v 58E60A97
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_master_secure_p2b_adapter.v EDEC8117
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_master_secure_timing_adt.v C8D43F58
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0.v 8AF2C8CF
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_addr_router.sv 2603A62C
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_addr_router_002.sv 67178F4D
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_addr_router_003.sv 46DEFDCB
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_avalon_st_adapter.v 28E73985
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_avalon_st_adapter_001.v E0A3A49B
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv E26DFB0D
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv C13C0F4F
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_demux.sv 6235F05E
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_demux_002.sv 9D0A5304
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_demux_003.sv 03B69290
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux.sv B82927FD
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux_001.sv C31DEB3F
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux_002.sv 4A9A299A
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_demux.sv F19FB9CD
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_demux_002.sv 2C414C36
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_demux_003.sv 40C39977
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_mux.sv FD5B6B81
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_mux_001.sv 51D7B93B
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_mux_002.sv 6BF12678
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_mux_005.sv 70907212
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_id_router.sv F9747EE2
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_id_router_001.sv 9698DDD6
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_id_router_002.sv 38D66895
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_id_router_005.sv F332ED2D
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router.sv A003A57C
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_002.sv 65BA234B
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_003.sv 37CDAA59
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_005.sv 0CE19316
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_006.sv EB0BDE01
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_007.sv C4928BB3
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux.sv A1FD6BD6
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux_001.sv B9FF42F0
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux_002.sv 83C80476
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_mux.sv EBA9B2AC
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_mux_002.sv C51F7A60
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_mux_003.sv D93AB8C1
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_xbar_demux.sv 8A467A2D
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_xbar_demux_001.sv 7C47B19C
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_xbar_demux_002.sv 7259DAD7
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_xbar_demux_005.sv E6129F83
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_xbar_mux.sv 6E003B46
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_xbar_mux_002.sv 51388268
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_xbar_mux_003.sv 83432E4C
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_1.v 70CADF7E
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_addr_router.sv 8BA06B94
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_demux.sv 207138A4
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_mux.sv 0DE564AF
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_xbar_demux.sv 5495AE34
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_xbar_mux.sv 24E39717
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_id_router.sv 18E27A15
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_router.sv D2903B3D
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_router_001.sv 577E2191
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_demux.sv 3E97A416
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_mux.sv 3763FF16
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_xbar_demux.sv 72B644D5
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_xbar_mux.sv 2047CE4E
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_onchip_memory2_0.hex 8B581D23
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_onchip_memory2_0.v CC162D8B
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\soc_system_sysid_qsys.v F571D2B7
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\sequencer\alt_types.pre.h F2040161
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\sequencer\emif.pre.xml B93CC693
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\sequencer\sdram_io.pre.h 2DD9ED6A
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\sequencer\sequencer.pre.c 0FF1E254
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\sequencer\sequencer.pre.h 7CDDEBB2
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\sequencer\sequencer_auto.pre.h E3DEE813
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\sequencer\sequencer_auto_ac_init.pre.c 532D5991
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\sequencer\sequencer_auto_inst_init.pre.c FA179207
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\sequencer\sequencer_defines.pre.h 9B61DAB3
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\sequencer\system.pre.h B33A0BDD
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\sequencer\tclrpt.pre.c 4CCCE622
Demonstrations\SOC_FPGA\de1_soc_GHRD\soc_system\synthesis\submodules\sequencer\tclrpt.pre.h 3DEF8C1D
Demonstrations\SOC_FPGA\de1_soc_GHRD\software\spl_bsp\Makefile 1FD205FF
Demonstrations\SOC_FPGA\de1_soc_GHRD\software\spl_bsp\preloader-mkpimage.bin CBF33640
Demonstrations\SOC_FPGA\de1_soc_GHRD\software\spl_bsp\preloader.ds 685AC4C7
Demonstrations\SOC_FPGA\de1_soc_GHRD\software\spl_bsp\settings.bsp A6950E4B
Demonstrations\SOC_FPGA\de1_soc_GHRD\software\spl_bsp\u-boot.img 95618778
Demonstrations\SOC_FPGA\de1_soc_GHRD\software\spl_bsp\uboot.ds 5AEC642A
Demonstrations\SOC_FPGA\de1_soc_GHRD\software\spl_bsp\generated\build.h 438B67A3
Demonstrations\SOC_FPGA\de1_soc_GHRD\software\spl_bsp\generated\iocsr_config_cyclone5.c E6AA37DC
Demonstrations\SOC_FPGA\de1_soc_GHRD\software\spl_bsp\generated\iocsr_config_cyclone5.h FD75FC98
Demonstrations\SOC_FPGA\de1_soc_GHRD\software\spl_bsp\generated\pinmux_config.h 6FC7E7CB
Demonstrations\SOC_FPGA\de1_soc_GHRD\software\spl_bsp\generated\pinmux_config_cyclone5.c FA39092B
Demonstrations\SOC_FPGA\de1_soc_GHRD\software\spl_bsp\generated\pll_config.h 820FF2EF
Demonstrations\SOC_FPGA\de1_soc_GHRD\software\spl_bsp\generated\reset_config.h DA28E9A4
Demonstrations\SOC_FPGA\de1_soc_GHRD\software\spl_bsp\generated\sdram\sdram_config.h 46531736
Demonstrations\SOC_FPGA\de1_soc_GHRD\stamp\13.1.0\qsys.stamp 00000000
Demonstrations\SOC_FPGA\de1_soc_GHRD\stamp\13.1.0\quartus.stamp 00000000
Demonstrations\SOC_FPGA\de1_soc_GHRD\stamp\13.1.0\quartus_pin_assignments.stamp 00000000
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\c5_pin_model_dump.txt DBA19C22
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\DE1_SOC_Linux_FB.done E3E694A9
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\DE1_SOC_Linux_FB.fit.smsg 1A45EFED
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\DE1_SOC_Linux_FB.fit.summary 0706A4A0
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\DE1_SOC_Linux_FB.jdi 7AA49C52
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\DE1_SOC_Linux_FB.map.smsg 13FB6FA4
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\DE1_SOC_Linux_FB.map.summary F8953ADB
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\DE1_SOC_Linux_FB.pin D0A6E489
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\DE1_SOC_Linux_FB.qpf 6C961630
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\DE1_SOC_Linux_FB.qsf 04F9A59A
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\DE1_SOC_Linux_FB.qws F1C786BB
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\DE1_SOC_Linux_FB.sdc 9A399274
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\DE1_SOC_Linux_FB.sld F975582B
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\DE1_SOC_Linux_FB.sof ACBD934F
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\DE1_SOC_Linux_FB.sta.summary A4172948
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\DE1_SOC_Linux_FB.v BA896BD8
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\DE1_SOC_Linux_FB_assignment_defaults.qdf 35462806
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\hps_sdram_p0_summary.csv 6E5AAB71
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\Makefile BE8B8C46
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\PLLJ_PLLSPE_INFO.txt 50874F01
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\quartus.exe.stackdump CD4BA92E
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system.bsf 8A738DA1
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system.cmp 00000000
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system.html 6CD58AB6
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system.qsys C1F93805
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system.rbf 9DB2524B
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system.sopcinfo 13061DFA
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\sof_to_rbf.bat 5143F4A1
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\vga_pll.bsf 759C41AE
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\vga_pll.cmp 3C16F213
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\vga_pll.ppf 8BCF68E2
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\vga_pll.qip 8C72DF18
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\vga_pll.sip CBD2C9D2
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\vga_pll.spd A55821BA
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\vga_pll.v D28A04E4
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\vga_pll_sim.f E10040A8
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\.qsys_edit\filters.xml 5A3DFB01
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\.qsys_edit\layout.xml CA2DFF81
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\.qsys_edit\preferences.xml 01505F7B
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\.qsys_edit\soc_system.xml 7F3F6B70
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\.qsys_edit\soc_system_schematic.nlv 811ECF0B
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\hc_output\DE1_SOC_golden_top.names_drv_tbl D9A4E74E
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\hc_output\DE1_SOC_Linux_FB.names_drv_tbl D9A4E74E
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\hps_isw_handoff\soc_system_hps_0\alt_types.h F2040161
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\hps_isw_handoff\soc_system_hps_0\emif.xml 695C8F2E
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\hps_isw_handoff\soc_system_hps_0\hps.xml 4243BFCC
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\hps_isw_handoff\soc_system_hps_0\id CD620977
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\hps_isw_handoff\soc_system_hps_0\sdram_io.h 2DD9ED6A
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\hps_isw_handoff\soc_system_hps_0\sequencer.c 0FF1E254
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\hps_isw_handoff\soc_system_hps_0\sequencer.h 7CDDEBB2
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\hps_isw_handoff\soc_system_hps_0\sequencer_auto.h A3A65B2C
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\hps_isw_handoff\soc_system_hps_0\sequencer_auto_ac_init.c 49FE26FE
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\hps_isw_handoff\soc_system_hps_0\sequencer_auto_inst_init.c FA179207
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\hps_isw_handoff\soc_system_hps_0\sequencer_defines.h C9C56CD4
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\hps_isw_handoff\soc_system_hps_0\soc_system_hps_0.hiof 0532F59C
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\hps_isw_handoff\soc_system_hps_0\system.h B33A0BDD
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\hps_isw_handoff\soc_system_hps_0\tclrpt.c 4CCCE622
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\hps_isw_handoff\soc_system_hps_0\tclrpt.h 3DEF8C1D
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\ip\debounce\debounce.v 84FE8047
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\ip\intr_capturer\intr_capturer.v 7BA0E1B6
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\ip\intr_capturer\intr_capturer_hw.tcl 8DABF070
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\ip\my_log_generator\log.mif 047E8D86
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\ip\my_log_generator\log_512x54.mif 5FB260F4
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\ip\my_log_generator\log_fifo.v D7AB7E77
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\ip\my_log_generator\log_generator.v DDDE71FC
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\ip\my_log_generator\log_generator_hw.tcl D3414C11
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\ip\my_log_generator\log_rom.v 0813E5CD
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\ip\TERASIC_AUDIO\AUDIO_ADC.v 54E2C397
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\ip\TERASIC_AUDIO\AUDIO_DAC.v F8FDC1B9
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\ip\TERASIC_AUDIO\audio_fifo.qip 06107319
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\ip\TERASIC_AUDIO\audio_fifo.v 4CC109F7
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\ip\TERASIC_AUDIO\audio_fifo_wave0.jpg 95F3DD50
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\ip\TERASIC_AUDIO\audio_fifo_wave1.jpg 99A6BCF2
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\ip\TERASIC_AUDIO\audio_fifo_waveforms.html 2D025CBD
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\ip\TERASIC_AUDIO\AUDIO_IF.v FB9CEC30
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\ip\TERASIC_AUDIO\AUDIO_IF_hw.tcl 25E683EB
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\ip\TERASIC_IRM\irda_receive_terasic.v 185040F7
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\ip\TERASIC_IRM\TERASIC_IRM.v 05DBBB07
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\ip\TERASIC_IRM\TERASIC_IRM_hw.tcl 535B6577
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\soc_system.bsf 038B1C12
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\soc_system.cmp F89560DE
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\soc_system.html 64F8A81F
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\soc_system.v 0205CA3B
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\soc_system.xml 2C99FF4F
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\soc_system_bb.v 47EBA7E4
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\soc_system_hps_0_hps.svd 75CFE687
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\soc_system_inst.v 6A172245
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\soc_system_inst.vhd 68813B0D
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipitc130_common_fifo.v 2EA8EF25
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipitc130_common_frame_counter.v C54D1F57
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipitc130_common_generic_count.v 09A0924C
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipitc130_common_sample_counter.v 6FE20D77
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipitc130_common_sync.v 38A863C6
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipitc130_common_sync_generation.v B73F0BEF
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipitc130_common_to_binary.v 3FC4A9AF
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipitc130_common_trigger_sync.v E634D979
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipitc130_cvo.sdc 044D69BB
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipitc130_IS2Vid.sv E51188A2
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipitc130_IS2Vid_calculate_mode.v AA2E34F2
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipitc130_IS2Vid_control.v 7C600604
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipitc130_IS2Vid_mode_banks.sv DF81E33D
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipitc130_IS2Vid_statemachine.v E87182A8
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipitc130_IS2Vid_sync_compare.v D7F0AF93
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd DD34BDB6
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipvfr130_common_avalon_mm_master.v A244A34B
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipvfr130_common_avalon_mm_slave.v 7592B1C7
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipvfr130_common_fifo_usedw_calculator.vhd B49C0BB3
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipvfr130_common_general_fifo.vhd F34CC60C
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipvfr130_common_gray_clock_crosser.vhd F736630A
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipvfr130_common_logic_fifo.vhd A3B25479
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipvfr130_common_one_bit_delay.vhd C08C8438
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipvfr130_common_package.vhd 117C83C8
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipvfr130_common_pulling_width_adapter.vhd 80649B1C
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipvfr130_common_ram_fifo.vhd 7A33471A
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipvfr130_common_std_logic_vector_delay.vhd 02D28F1B
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipvfr130_common_stream_output.v 2563D96E
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipvfr130_common_unpack_data.v 4A5210D7
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipvfr130_prc.v E6E4202A
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipvfr130_prc_core.v 4741ED95
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipvfr130_prc_read_master.v 7BFB198E
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipvfr130_vfr.sdc B7A10D82
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipvfr130_vfr.v EF6A28BC
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipvfr130_vfr_control_packet_encoder.v EA2FE07D
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\alt_vipvfr130_vfr_controller.v 73FCA7BF
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 0FF78C31
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_avalon_packets_to_master.v DE2E6448
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_avalon_sc_fifo.v A3E23116
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_avalon_st_bytes_to_packets.v 4876B5ED
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_avalon_st_clock_crosser.v EBBF4184
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_avalon_st_handshake_clock_crosser.v D7D7D6CE
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_avalon_st_idle_inserter.v 852127BF
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_avalon_st_idle_remover.v 3DD14A7B
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_avalon_st_jtag_interface.sdc A21B25B8
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_avalon_st_jtag_interface.v 29FEABBC
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_avalon_st_packets_to_bytes.v 51D6EA2E
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_avalon_st_pipeline_base.v D1FD9CAC
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_jtag_dc_streaming.v 2F16B30D
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_jtag_sld_node.v 603173D1
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_jtag_streaming.v FA82654E
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_mem_if_dll_cyclonev.sv 08854EC3
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_mem_if_hard_memory_controller_top_cyclonev.sv 89BDF7A1
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_mem_if_hhp_qseq_synth_top.v AA1DA957
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_mem_if_oct_cyclonev.sv A9B3B382
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_merlin_address_alignment.sv F082E558
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_merlin_arbitrator.sv E333F8B3
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_merlin_axi_master_ni.sv FA0F138C
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_merlin_axi_slave_ni.sv B822E95B
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_merlin_burst_adapter.sv A3A3D830
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_merlin_burst_uncompressor.sv F1B434BC
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_merlin_combined_width_adapter.sv 062A6922
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_merlin_master_agent.sv 8EA57373
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_merlin_master_translator.sv 873D5389
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_merlin_slave_agent.sv A0387057
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_merlin_slave_translator.sv 7C11C725
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_merlin_traffic_limiter.sv 4D319020
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_merlin_width_adapter.sv 60EC6529
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_pli_streaming.v D4085987
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_reset_controller.sdc ECC377B5
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_reset_controller.v AC79FA7B
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\altera_reset_synchronizer.v 87B0F221
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\credit_producer.v B336D994
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps.pre.xml 648DBFFD
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps_sdram.v 3415DA2F
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps_sdram_p0.ppf DB377B26
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps_sdram_p0.sdc FB7AAD71
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps_sdram_p0.sv 899F9EDB
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps_sdram_p0_acv_hard_addr_cmd_pads.v 31DBB9C5
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps_sdram_p0_acv_hard_io_pads.v 4D75BBF3
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps_sdram_p0_acv_hard_memphy.v B0D4FE78
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps_sdram_p0_acv_ldc.v ACDA75D1
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps_sdram_p0_altdqdqs.v A894FA52
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps_sdram_p0_clock_pair_generator.v BF8D26E4
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps_sdram_p0_generic_ddio.v 76B82CB8
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps_sdram_p0_iss_probe.v CB314ED3
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps_sdram_p0_parameters.tcl E375C092
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps_sdram_p0_phy_csr.sv FA0414AE
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps_sdram_p0_pin_assignments.tcl 2A16FB4A
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps_sdram_p0_pin_map.tcl C68C2750
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps_sdram_p0_report_timing.tcl DE4ACD6F
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps_sdram_p0_report_timing_core.tcl A2559219
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps_sdram_p0_reset.v 0AC8ED06
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps_sdram_p0_reset_sync.v 8D54BAED
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps_sdram_p0_timing.tcl 04417248
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\hps_sdram_pll.sv A3AB7B55
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\intr_capturer.v 7BA0E1B6
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_addr_router.sv F2A4879D
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_addr_router_001.sv F03C8AA9
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_addr_router_002.sv 31BF68E3
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_addr_router_004.sv FD131441
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_button_pio.v 45670749
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_cmd_xbar_demux.sv DFB6201B
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_cmd_xbar_demux_001.sv 9695B137
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_cmd_xbar_demux_002.sv 231D7CAE
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_cmd_xbar_demux_004.sv 4B178645
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_cmd_xbar_mux.sv 88C091EC
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_cmd_xbar_mux_002.sv 5C80CCF6
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_dipsw_pio.v 063C0BCC
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_hps_0.v 9428122D
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_hps_0_fpga_interfaces.sv 2379B0D7
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_hps_0_hps_io.v 6A769452
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_hps_0_hps_io_border.sv FBD9A203
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_id_router.sv 1AC9BCA9
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_id_router_002.sv E4C2BE2D
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_id_router_008.sv 1E87EA13
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_irq_mapper.sv 0EAC600B
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_irq_mapper_001.sv DA37A1D6
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_jtag_uart.v 02B525B4
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_led_pio.v 4D8B18F3
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_master_secure.v 4F0E21DD
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_master_secure_b2p_adapter.v 58E60A97
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_master_secure_p2b_adapter.v EDEC8117
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_master_secure_timing_adt.v C8D43F58
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_pll_stream.qip 98FF43F1
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_pll_stream.v 22D99CCD
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_rsp_xbar_demux_002.sv C875F28A
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_rsp_xbar_demux_008.sv 9D281187
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_rsp_xbar_mux.sv F5AF0F0D
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_rsp_xbar_mux_002.sv C95990EB
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_rsp_xbar_mux_004.sv 66BD5C07
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\soc_system_sysid_qsys.v 43FA682D
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\sequencer\alt_types.pre.h 5B94F4F7
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\sequencer\emif.pre.xml B322568B
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\sequencer\sdram_io.pre.h 3FBA88CA
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\sequencer\sequencer.pre.c C0F7D1E9
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\sequencer\sequencer.pre.h 4CA0C67C
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\sequencer\sequencer_auto.pre.h A52A6F21
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\sequencer\sequencer_auto_ac_init.pre.c 741AC38E
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\sequencer\sequencer_auto_inst_init.pre.c 81D537F1
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\sequencer\sequencer_defines.pre.h 6154D051
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\sequencer\system.pre.h 421CEC55
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\sequencer\tclrpt.pre.c 45EC8A50
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\submodules\sequencer\tclrpt.pre.h 707110EB
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\soc_system.debuginfo B08A9B3D
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\soc_system.qip CCB5EFBC
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\soc_system.regmap EC634B64
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\soc_system.v C0A0A614
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\soc_system_hps_0_hps.svd D685D00F
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipitc131_common_fifo.v 06E63D0B
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipitc131_common_frame_counter.v 3ADE8570
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipitc131_common_generic_count.v 255B5758
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipitc131_common_sample_counter.v 698B5E57
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipitc131_common_sync.v 17F5E4FA
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipitc131_common_sync_generation.v 8745CCFC
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipitc131_common_to_binary.v 158EC0D4
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipitc131_common_trigger_sync.v 13FE5E76
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipitc131_cvo.sdc E699BC65
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipitc131_IS2Vid.sv BF2B7EED
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipitc131_IS2Vid_calculate_mode.v EEBBCD72
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipitc131_IS2Vid_control.v A865B814
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipitc131_IS2Vid_mode_banks.sv C04CA26B
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipitc131_IS2Vid_statemachine.v F469DDD7
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipitc131_IS2Vid_sync_compare.v B051B5D0
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd 18D031FD
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipvfr131_common_avalon_mm_master.v DC501A6E
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipvfr131_common_avalon_mm_slave.v 50103BFB
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipvfr131_common_fifo_usedw_calculator.vhd D4214072
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipvfr131_common_general_fifo.vhd 5DC8223A
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipvfr131_common_gray_clock_crosser.vhd 96402AD7
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipvfr131_common_logic_fifo.vhd 99E7FFC2
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipvfr131_common_one_bit_delay.vhd A900E72F
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipvfr131_common_package.vhd 797B81E3
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipvfr131_common_pulling_width_adapter.vhd 60B8C597
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipvfr131_common_ram_fifo.vhd 9045CC56
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipvfr131_common_std_logic_vector_delay.vhd 0BD0DCE1
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipvfr131_common_stream_output.v 72617D58
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipvfr131_common_unpack_data.v 36ADE984
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipvfr131_prc.v 35E8930A
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipvfr131_prc_core.v D516A196
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipvfr131_prc_read_master.v FC43E5C4
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipvfr131_vfr.sdc 33901473
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipvfr131_vfr.v D48C66A5
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipvfr131_vfr_control_packet_encoder.v FE64FF51
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\alt_vipvfr131_vfr_controller.v 80F5EA76
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 6387893A
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_avalon_packets_to_master.v 87C5B456
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_avalon_sc_fifo.v EA468E3A
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_avalon_st_bytes_to_packets.v 35AF5B0E
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_avalon_st_clock_crosser.v EA6333B8
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_avalon_st_handshake_clock_crosser.sdc E7909FDC
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_avalon_st_handshake_clock_crosser.v 2DE6B724
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_avalon_st_idle_inserter.v FA1AFED9
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_avalon_st_idle_remover.v E2E5A6C5
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_avalon_st_jtag_interface.sdc 3D270C18
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_avalon_st_jtag_interface.v 1DE806AB
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_avalon_st_packets_to_bytes.v 7993BD98
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_avalon_st_pipeline_base.v 437BE6C9
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_avalon_st_pipeline_stage.sv 2A75D608
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_default_burst_converter.sv 173E3E1C
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_incr_burst_converter.sv 7D02A7C2
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_jtag_dc_streaming.v BF7FE6FC
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_jtag_sld_node.v D87E02AC
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_jtag_streaming.v 71FB283B
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_mem_if_dll_cyclonev.sv 61B66D08
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_mem_if_hard_memory_controller_top_cyclonev.sv B8CA4F2C
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_mem_if_hhp_qseq_synth_top.v C25DA1AB
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_mem_if_oct_cyclonev.sv A725A0FC
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_merlin_address_alignment.sv 90E67D03
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_merlin_arbitrator.sv B03799A5
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_merlin_axi_master_ni.sv CFF05D7D
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_merlin_axi_slave_ni.sv 45D3CFFB
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_merlin_burst_adapter.sv E4F9FF1E
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_merlin_burst_adapter_13_1.sv FFDDF477
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_merlin_burst_adapter_new.sv E3936212
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_merlin_burst_adapter_uncmpr.sv 77209D8C
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_merlin_burst_uncompressor.sv A271C25D
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_merlin_master_agent.sv 56948F89
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_merlin_master_translator.sv 973D47EB
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_merlin_reorder_memory.sv 1DBB32F2
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_merlin_slave_agent.sv 58288B71
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_merlin_slave_translator.sv 3B377D41
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_merlin_traffic_limiter.sv 07F610AA
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_merlin_width_adapter.sv 4B6E1B23
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_pli_streaming.v D4085987
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_reset_controller.sdc F2D54384
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_reset_controller.v 750531F7
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_reset_synchronizer.v 8D95A49E
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_std_synchronizer_nocut.v 26DACE51
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\altera_wrap_burst_converter.sv 6C8931C7
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\credit_producer.v B336D994
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps.pre.xml 4243BFCC
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_AC_ROM.hex 0DCDDDFA
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_inst_ROM.hex BB23BB3F
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_sdram.v D65228BC
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_sdram_p0.ppf 6B4E32CE
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_sdram_p0.sdc 7F87C08D
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_sdram_p0.sv 8E1482EA
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_addr_cmd_pads.v 90A69EAF
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_io_pads.v 6AC6A7C4
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_memphy.v 10B764AE
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_sdram_p0_acv_ldc.v 9A8AB743
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_sdram_p0_altdqdqs.v E7CB460C
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_sdram_p0_clock_pair_generator.v E91E6959
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_sdram_p0_generic_ddio.v 455C016A
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_sdram_p0_iss_probe.v A9312CD7
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_sdram_p0_parameters.tcl 7B760076
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_sdram_p0_phy_csr.sv 6711DB70
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_sdram_p0_pin_assignments.tcl D5130868
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_sdram_p0_pin_map.tcl BD633EFA
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_sdram_p0_report_timing.tcl E678BBA6
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_sdram_p0_report_timing_core.tcl 0DAA7CD4
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_sdram_p0_reset.v 944DC34F
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_sdram_p0_reset_sync.v 91113CDF
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_sdram_p0_timing.tcl 38161D90
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\hps_sdram_pll.sv 39D009C6
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\intr_capturer.v 7BA0E1B6
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_button_pio.v 446C0C10
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_dipsw_pio.v 436F448F
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_hps_0.v 7308AC6B
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_hps_0_fpga_interfaces.sv 62FD6866
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_hps_0_hps_io.v 3871189C
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_hps_0_hps_io_border.sdc 9FD90A48
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_hps_0_hps_io_border.sv 7CA8DB2D
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_irq_mapper.sv AC38C5DF
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_irq_mapper_001.sv 478ECA72
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_jtag_uart.v 0AB3DCD5
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_led_pio.v 6644F4C7
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_master_non_sec.v 68954FC2
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_master_non_sec_b2p_adapter.sv A1698241
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_master_non_sec_p2b_adapter.sv 2E5CBC91
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_master_non_sec_timing_adt.sv E4ACAA24
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_master_secure.v 52D604C5
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_master_secure_b2p_adapter.v 58E60A97
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_master_secure_p2b_adapter.v EDEC8117
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_master_secure_timing_adt.v C8D43F58
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_0.v 6584A948
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_addr_router.sv 9535FF20
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_addr_router_001.sv BCFC2192
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_demux.sv 6B96CB9A
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_demux_001.sv B42195B9
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux.sv B1977E97
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_demux.sv A7B51563
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_demux_001.sv 09F15DF7
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_mux.sv 01F9123C
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_id_router.sv DC1C9969
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router.sv CA25C68C
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_001.sv B452A47B
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_002.sv 4020B8E1
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_mux.sv D9B542F3
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_xbar_mux.sv 3F220C7C
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1.v EB8B478D
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_addr_router.sv A324DE49
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_addr_router_002.sv 88DF6DBE
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_avalon_st_adapter.v C54589FB
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv E58A6B57
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_demux.sv CA8755FC
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_demux_002.sv 328C609D
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_mux.sv E900003E
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_mux_006.sv 5E707377
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_xbar_demux.sv 83B45BB2
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_xbar_demux_002.sv 925EE244
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_xbar_mux.sv CFA879E4
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_xbar_mux_005.sv FD4794EC
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_xbar_mux_006.sv 9FD26435
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_id_router.sv 883B63E7
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_id_router_005.sv 4AF98056
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_id_router_006.sv 95F6ABD3
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_router.sv 800B1760
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_router_002.sv 809369C9
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_router_003.sv BB52F9E0
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_router_009.sv 5DC43158
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_demux.sv 8F94775E
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_demux_001.sv 77F7DA45
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_demux_006.sv 6446BBC0
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_mux.sv 2A07CBE0
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_mux_002.sv A52CC62D
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_xbar_demux.sv E8DB6E81
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_xbar_demux_005.sv 1A9F556A
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_xbar_demux_006.sv 6DABAEED
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_xbar_mux.sv 3EEE1D92
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_xbar_mux_002.sv 7DF3AB1E
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_pll_stream.qip 98FF43F1
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_pll_stream.v 912E579A
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\soc_system_sysid_qsys.v 956186CA
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\sequencer\alt_types.pre.h F2040161
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\sequencer\emif.pre.xml 695C8F2E
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\sequencer\sdram_io.pre.h 2DD9ED6A
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\sequencer\sequencer.pre.c 0FF1E254
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\sequencer\sequencer.pre.h 7CDDEBB2
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\sequencer\sequencer_auto.pre.h A3A65B2C
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\sequencer\sequencer_auto_ac_init.pre.c 49FE26FE
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\sequencer\sequencer_auto_inst_init.pre.c FA179207
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\sequencer\sequencer_defines.pre.h C9C56CD4
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\sequencer\system.pre.h B33A0BDD
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\sequencer\tclrpt.pre.c 4CCCE622
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\soc_system\synthesis\submodules\sequencer\tclrpt.pre.h 3DEF8C1D
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\stamp\13.0.0\qsys.stamp 00000000
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\stamp\13.0.0\quartus.stamp 00000000
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\stamp\13.0.0\quartus_pin_assignments.stamp 00000000
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\vga_pll\vga_pll_0002.qip 58136989
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\vga_pll\vga_pll_0002.v 501E107A
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\vga_pll_sim\vga_pll.vo 4C015F89
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\vga_pll_sim\aldec\rivierapro_setup.tcl BB3A5621
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\vga_pll_sim\cadence\cds.lib 47F32B5B
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\vga_pll_sim\cadence\hdl.var 7470AB28
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\vga_pll_sim\cadence\ncsim_setup.sh C0532AE8
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\vga_pll_sim\mentor\msim_setup.tcl 022180EB
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\vga_pll_sim\synopsys\vcs\vcs_setup.sh E71BB11B
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\vga_pll_sim\synopsys\vcsmx\synopsys_sim.setup 148508D4
Demonstrations\SOC_FPGA\DE1_SOC_Linux_FB\vga_pll_sim\synopsys\vcsmx\vcsmx_setup.sh DDDBD800
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\c5_pin_model_dump.txt DBA19C22
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\cio_dump_disallowed_lists.echo 01983938
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\generate_hps_qsys_header.sh 2B769EEB
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\hps_0.h 5AA5DEF0
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\HPS_LED_HEX.done 6D9A3163
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\HPS_LED_HEX.fit.smsg 1A45EFED
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\HPS_LED_HEX.fit.summary 201CB551
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\HPS_LED_HEX.jdi 63732183
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\HPS_LED_HEX.map.smsg 394059E2
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\HPS_LED_HEX.map.summary 7DA0518F
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\HPS_LED_HEX.pin 00A61EC5
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\HPS_LED_HEX.qpf 7A3078DF
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\HPS_LED_HEX.qsf 6214C15B
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\HPS_LED_HEX.qws 676F4B2C
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\HPS_LED_HEX.sdc 135BDA9E
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\HPS_LED_HEX.sld 4AA7647C
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\HPS_LED_HEX.sof 78808079
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\HPS_LED_HEX.sta.summary 6969418C
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\HPS_LED_HEX.v 99367354
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\HPS_LED_HEX_assignment_defaults.qdf C2A111EF
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\hps_sdram_p0_all_pins.txt B5CB5625
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\hps_sdram_p0_summary.csv 33790402
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\ledadd.sed 6B693C2F
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\Makefile 94691F0B
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\PLLJ_PLLSPE_INFO.txt 3A97DA23
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\preloader_with_header 80C5EC2C
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system.bsf 8A84453E
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system.cmp 00000000
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system.dts 8BE55436
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system.html 62E1D853
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system.qsys 4ABB2B46
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system.sopcinfo 0DB09C5D
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\.qsys_edit\filters.xml 5A3DFB01
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\.qsys_edit\preferences.xml 105C4F49
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\.qsys_edit\soc_system.xml 41103A56
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\.qsys_edit\soc_system_schematic.nlv A9A7E144
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\hc_output\HPS_LED_HEX.names_drv_tbl D9A4E74E
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\hps_isw_handoff\soc_system_hps_0\alt_types.h F2040161
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\hps_isw_handoff\soc_system_hps_0\emif.xml 695C8F2E
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\hps_isw_handoff\soc_system_hps_0\hps.xml 5EE4D7D9
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\hps_isw_handoff\soc_system_hps_0\id 37A56A20
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\hps_isw_handoff\soc_system_hps_0\sdram_io.h 2DD9ED6A
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\hps_isw_handoff\soc_system_hps_0\sequencer.c 0FF1E254
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\hps_isw_handoff\soc_system_hps_0\sequencer.h 7CDDEBB2
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\hps_isw_handoff\soc_system_hps_0\sequencer_auto.h A3A65B2C
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\hps_isw_handoff\soc_system_hps_0\sequencer_auto_ac_init.c 49FE26FE
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\hps_isw_handoff\soc_system_hps_0\sequencer_auto_inst_init.c FA179207
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\hps_isw_handoff\soc_system_hps_0\sequencer_defines.h C9C56CD4
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\hps_isw_handoff\soc_system_hps_0\soc_system_hps_0.hiof 7A56FE75
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\hps_isw_handoff\soc_system_hps_0\system.h B33A0BDD
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\hps_isw_handoff\soc_system_hps_0\tclrpt.c 4CCCE622
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\hps_isw_handoff\soc_system_hps_0\tclrpt.h 3DEF8C1D
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\ip\debounce\debounce.v 84FE8047
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\ip\intr_capturer\intr_capturer.v 7BA0E1B6
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\ip\intr_capturer\intr_capturer_hw.tcl 8DABF070
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\ip\TERASIC_SEG7\SEG7_IF.v 2DD02C72
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\ip\TERASIC_SEG7\SEG7_IF_hw.tcl FBB8C3A3
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\soc_system.bsf CFF2A1C1
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\soc_system.cmp 958DEF18
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\soc_system.html CCD09310
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\soc_system.xml 253C2338
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\soc_system_bb.v B231EA8B
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\soc_system_hps_0_hps.svd CA8D3B81
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\soc_system_inst.v D535C1A5
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\soc_system_inst.vhd E57A8642
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\soc_system.debuginfo 2A99ACB5
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\soc_system.qip 6414F3E0
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\soc_system.regmap 2A345EF3
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\soc_system.v 7CECBAB9
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\soc_system_hps_0_hps.svd F22F161E
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 6387893A
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_avalon_packets_to_master.v 87C5B456
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_avalon_sc_fifo.v EA468E3A
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_avalon_st_bytes_to_packets.v 35AF5B0E
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_avalon_st_clock_crosser.v EA6333B8
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_avalon_st_idle_inserter.v FA1AFED9
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_avalon_st_idle_remover.v E2E5A6C5
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_avalon_st_jtag_interface.sdc 3D270C18
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_avalon_st_jtag_interface.v 1DE806AB
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_avalon_st_packets_to_bytes.v 7993BD98
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_avalon_st_pipeline_base.v 437BE6C9
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_avalon_st_pipeline_stage.sv 2A75D608
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_default_burst_converter.sv 173E3E1C
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_incr_burst_converter.sv 7D02A7C2
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_jtag_dc_streaming.v BF7FE6FC
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_jtag_sld_node.v D87E02AC
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_jtag_streaming.v 71FB283B
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_mem_if_dll_cyclonev.sv 61B66D08
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_mem_if_hard_memory_controller_top_cyclonev.sv B8CA4F2C
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_mem_if_hhp_qseq_synth_top.v C25DA1AB
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_mem_if_oct_cyclonev.sv A725A0FC
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_merlin_address_alignment.sv 90E67D03
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_merlin_arbitrator.sv B03799A5
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_merlin_axi_master_ni.sv CFF05D7D
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_merlin_axi_slave_ni.sv 45D3CFFB
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_merlin_burst_adapter.sv E4F9FF1E
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_merlin_burst_adapter_13_1.sv FFDDF477
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_merlin_burst_adapter_new.sv E3936212
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_merlin_burst_adapter_uncmpr.sv 77209D8C
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_merlin_burst_uncompressor.sv A271C25D
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_merlin_combined_width_adapter.sv 39CEDD23
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_merlin_master_agent.sv 56948F89
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_merlin_master_translator.sv 973D47EB
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_merlin_reorder_memory.sv 1DBB32F2
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_merlin_slave_agent.sv 58288B71
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_merlin_slave_translator.sv 3B377D41
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_merlin_traffic_limiter.sv 07F610AA
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_merlin_width_adapter.sv 4B6E1B23
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_pli_streaming.v D4085987
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_reset_controller.sdc F2D54384
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_reset_controller.v 750531F7
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_reset_synchronizer.v 8D95A49E
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_std_synchronizer_nocut.v 50C879EC
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\altera_wrap_burst_converter.sv 6C8931C7
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\credit_producer.v B336D994
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps.pre.xml 5EE4D7D9
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_AC_ROM.hex 0DCDDDFA
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_inst_ROM.hex BB23BB3F
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_sdram.v D65228BC
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_sdram_p0.ppf 6B4E32CE
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_sdram_p0.sdc 7F87C08D
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_sdram_p0.sv 8E1482EA
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_addr_cmd_pads.v 90A69EAF
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_io_pads.v 6AC6A7C4
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_memphy.v 10B764AE
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_sdram_p0_acv_ldc.v 9A8AB743
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_sdram_p0_altdqdqs.v E7CB460C
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_sdram_p0_clock_pair_generator.v E91E6959
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_sdram_p0_generic_ddio.v 455C016A
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_sdram_p0_iss_probe.v A9312CD7
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_sdram_p0_parameters.tcl 28820E4B
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_sdram_p0_phy_csr.sv 6711DB70
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_sdram_p0_pin_assignments.tcl D5130868
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_sdram_p0_pin_map.tcl BD633EFA
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_sdram_p0_report_timing.tcl E678BBA6
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_sdram_p0_report_timing_core.tcl 0DAA7CD4
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_sdram_p0_reset.v 944DC34F
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_sdram_p0_reset_sync.v 91113CDF
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_sdram_p0_timing.tcl 38161D90
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\hps_sdram_pll.sv 39D009C6
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\intr_capturer.v 7BA0E1B6
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\SEG7_IF.v 2DD02C72
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_addr_router.sv 8D464E33
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_addr_router_002.sv 39148317
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_addr_router_003.sv A089B865
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_addr_router_005.sv EEA79B49
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_cmd_xbar_demux.sv C9C0EB45
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_cmd_xbar_demux_002.sv 7071B19D
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_cmd_xbar_demux_003.sv 1B395DC3
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_cmd_xbar_demux_005.sv 79681570
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_cmd_xbar_mux.sv 9501DA44
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_cmd_xbar_mux_005.sv FC1354C8
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_hps_0.v 600247D4
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_hps_0_fpga_interfaces.sv D2CE0FD8
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_hps_0_hps_io.v 3871189C
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_hps_0_hps_io_border.sdc 9FD90A48
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_hps_0_hps_io_border.sv 7CA8DB2D
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_id_router.sv CDAF0755
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_id_router_001.sv 5FD2F314
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_id_router_003.sv 01644F4B
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_id_router_005.sv 38E3CC37
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_id_router_006.sv 82C844B2
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_irq_mapper.sv 025B3A57
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_irq_mapper_001.sv 478ECA72
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_jtag_uart.v 0AB3DCD5
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_led_pio.v DF000741
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_master_non_sec.v 68954FC2
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_master_non_sec_b2p_adapter.sv A1698241
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_master_non_sec_p2b_adapter.sv 2E5CBC91
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_master_non_sec_timing_adt.sv E4ACAA24
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_master_secure.v 3166EF6A
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_master_secure_b2p_adapter.v 58E60A97
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_master_secure_p2b_adapter.v EDEC8117
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_master_secure_timing_adt.v C8D43F58
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_mm_interconnect_0.v AD40CC04
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_avalon_st_adapter.v 28E73985
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_avalon_st_adapter_001.v E0A3A49B
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv E26DFB0D
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv C13C0F4F
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_demux.sv 8C2305A8
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_demux_002.sv BF4C0173
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_demux_003.sv D4D2E1BD
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux.sv D2C9B6C0
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux_001.sv EAA42048
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux_002.sv D63BD76F
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux_005.sv 59B54B82
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router.sv A80F8768
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_002.sv 37B286B4
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_003.sv C6C251B8
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_005.sv 8E6AEA49
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_006.sv E5157F2D
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_007.sv 53C8800A
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_010.sv D4707946
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux.sv ABCAE2B5
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux_001.sv 86668D89
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux_002.sv C5EA8A73
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux_005.sv F1B8F60D
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_mux.sv 2929D8EF
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_mux_002.sv 44A9420F
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_mux_003.sv A9C36D3B
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_mm_interconnect_1.v 70CADF7E
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_demux.sv 207138A4
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_mux.sv 0DE564AF
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_router.sv D2903B3D
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_router_001.sv 577E2191
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_demux.sv 3E97A416
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_mux.sv 3763FF16
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_onchip_memory2_0.hex 8B581D23
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_onchip_memory2_0.v CC162D8B
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_rsp_xbar_demux.sv 572EB345
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_rsp_xbar_demux_005.sv 7140C899
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_rsp_xbar_demux_006.sv 0D7D050D
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_rsp_xbar_mux_002.sv 730C169B
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_rsp_xbar_mux_003.sv A66FFE79
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_rsp_xbar_mux_005.sv 3EE15384
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\soc_system_sysid_qsys.v 9F6582DF
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\sequencer\alt_types.pre.h F2040161
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\sequencer\emif.pre.xml 695C8F2E
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\sequencer\sdram_io.pre.h 2DD9ED6A
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\sequencer\sequencer.pre.c 0FF1E254
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\sequencer\sequencer.pre.h 7CDDEBB2
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\sequencer\sequencer_auto.pre.h A3A65B2C
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\sequencer\sequencer_auto_ac_init.pre.c 49FE26FE
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\sequencer\sequencer_auto_inst_init.pre.c FA179207
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\sequencer\sequencer_defines.pre.h C9C56CD4
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\sequencer\system.pre.h B33A0BDD
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\sequencer\tclrpt.pre.c 4CCCE622
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\soc_system\synthesis\submodules\sequencer\tclrpt.pre.h 3DEF8C1D
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\sof_download\HPS_LED_HEX.sof E5D87341
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_hardware\sof_download\test.bat 293464E2
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_software\hps_config_fpga\alt_fpga_manager_terasic.h 0723B207
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_software\hps_config_fpga\hps_config_fpga 58433D11
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_software\hps_config_fpga\HPS_LED_HEX.sof 35859C15
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_software\hps_config_fpga\hsp_config_fpga.c 687D3074
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_software\hps_config_fpga\Makefile C972FB72
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_software\hps_config_fpga\soc_system_dc.rbf DED86A18
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_software\HPS_LED_HEX\hps_0.h 5AA5DEF0
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_software\HPS_LED_HEX\HPS_LED_HEX 159C1D97
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_software\HPS_LED_HEX\led.c 59A57F61
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_software\HPS_LED_HEX\led.h 0A7038AB
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_software\HPS_LED_HEX\main.c 7D41DCDE
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_software\HPS_LED_HEX\Makefile B6BD22D1
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_software\HPS_LED_HEX\seg7.c EDA9E984
Demonstrations\SOC_FPGA\HPS_LED_HEX\LED_HEX_software\HPS_LED_HEX\seg7.h F541DF69
Demonstrations\SOC_FPGA\HPS_LED_HEX\quickfile\hps_config_fpga 3FF32571
Demonstrations\SOC_FPGA\HPS_LED_HEX\quickfile\HPS_LED_HEX 48F1EC70
Demonstrations\SOC_FPGA\HPS_LED_HEX\quickfile\soc_system_dc.rbf 8EB9292B
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\c5_pin_model_dump.txt DBA19C22
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\generate_hps_qsys_header.sh 453C4E25
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\ghrd_top.v D602B3D3
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\hps_0.h ABE1D401
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\hps_clock_info.xml D6708961
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\hps_sdram_p0_summary.csv 33790402
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\Makefile B5E6228F
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.cmp 00000000
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.done B5E7F1A0
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.dtb 2457BC43
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.dts 3283A533
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.fit.smsg 1A45EFED
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.fit.summary A5CF9A20
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.html E907AA67
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.jdi 712E20B1
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.map.smsg 6552F772
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.map.summary 66BDD64A
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.pin EA39BDA7
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.qpf DEF55E41
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.qsf BB42A5FA
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.qsys 1CC2FB20
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.qws 9838AE95
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.sld A0921283
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.sof B25F65C1
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.sopcinfo 56F4FCA9
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system.sta.summary 6A9E2C96
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system_assignment_defaults.qdf 4D6F3425
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system_timing.sdc 2CC4A5BB
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\.qsys_edit\filters.xml 5A3DFB01
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\.qsys_edit\layout.xml 055161F3
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\.qsys_edit\preferences.xml 66FE92D3
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\.qsys_edit\soc_system.xml 11419C8B
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\.qsys_edit\soc_system_schematic.nlv 97B1A36B
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\hc_output\soc_system.names_drv_tbl D9A4E74E
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\alt_types.h F2040161
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\emif.xml 695C8F2E
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\hps.xml 5EE4D7D9
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\id 37A56A20
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\sdram_io.h 2DD9ED6A
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\sequencer.c 0FF1E254
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\sequencer.h 7CDDEBB2
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\sequencer_auto.h A3A65B2C
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\sequencer_auto_ac_init.c 49FE26FE
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\sequencer_auto_inst_init.c FA179207
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\sequencer_defines.h C9C56CD4
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\soc_system_hps_0.hiof 7A56FE75
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\system.h B33A0BDD
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\tclrpt.c 4CCCE622
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\hps_isw_handoff\soc_system_hps_0\tclrpt.h 3DEF8C1D
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\ip\altsource_probe\hps_reset.qip C6FF089F
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\ip\altsource_probe\hps_reset.v 221AC29F
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\ip\altsource_probe\hps_reset_bb.v 00569099
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\ip\debounce\debounce.v 84FE8047
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\ip\edge_detect\altera_edge_detector.v 315916DA
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\ip\intr_capturer\intr_capturer.v 24C8B1C4
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\ip\intr_capturer\intr_capturer_hw.tcl 3E117824
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\soc_system.bsf 92A2B62D
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\soc_system.cmp 8F2C26F6
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\soc_system.html C4D191DF
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\soc_system.xml 43C7F521
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\soc_system_bb.v C3C14483
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\soc_system_inst.v 75A0AA6A
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\soc_system_inst.vhd 5D44FC18
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\soc_system.debuginfo 5AED1907
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\soc_system.qip 61771BC4
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\soc_system.regmap 5E5A4BF2
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\soc_system.v D16B85FA
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\soc_system_hps_0_hps.svd 00704356
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 6387893A
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_avalon_packets_to_master.v 87C5B456
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_avalon_sc_fifo.v EA468E3A
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_avalon_st_bytes_to_packets.v 35AF5B0E
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_avalon_st_clock_crosser.v EA6333B8
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_avalon_st_idle_inserter.v FA1AFED9
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_avalon_st_idle_remover.v E2E5A6C5
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_avalon_st_jtag_interface.sdc 3D270C18
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_avalon_st_jtag_interface.v 1DE806AB
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_avalon_st_packets_to_bytes.v 7993BD98
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_avalon_st_pipeline_base.v 437BE6C9
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_avalon_st_pipeline_stage.sv 2A75D608
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_default_burst_converter.sv 173E3E1C
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_incr_burst_converter.sv 7D02A7C2
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_jtag_dc_streaming.v BF7FE6FC
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_jtag_sld_node.v D87E02AC
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_jtag_streaming.v 71FB283B
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_mem_if_dll_cyclonev.sv 61B66D08
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_mem_if_hard_memory_controller_top_cyclonev.sv B8CA4F2C
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_mem_if_hhp_qseq_synth_top.v C25DA1AB
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_mem_if_oct_cyclonev.sv A725A0FC
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_address_alignment.sv 90E67D03
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_arbitrator.sv B03799A5
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_axi_master_ni.sv CFF05D7D
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_axi_slave_ni.sv 45D3CFFB
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_burst_adapter.sv E4F9FF1E
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_burst_adapter_13_1.sv FFDDF477
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_burst_adapter_new.sv E3936212
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_burst_adapter_uncmpr.sv 77209D8C
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_burst_uncompressor.sv A271C25D
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_master_agent.sv 56948F89
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_master_translator.sv 973D47EB
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_reorder_memory.sv 1DBB32F2
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_slave_agent.sv 58288B71
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_slave_translator.sv 3B377D41
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_traffic_limiter.sv 07F610AA
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_merlin_width_adapter.sv 4B6E1B23
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_pli_streaming.v D4085987
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_reset_controller.sdc F2D54384
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_reset_controller.v 750531F7
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_reset_synchronizer.v 8D95A49E
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_std_synchronizer_nocut.v 50C879EC
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\altera_wrap_burst_converter.sv 6C8931C7
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\credit_producer.v B336D994
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps.pre.xml 5EE4D7D9
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_AC_ROM.hex 0DCDDDFA
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_inst_ROM.hex BB23BB3F
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram.v D65228BC
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0.ppf 6B4E32CE
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0.sdc 7F87C08D
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0.sv 8E1482EA
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_addr_cmd_pads.v 90A69EAF
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_io_pads.v 6AC6A7C4
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_memphy.v 10B764AE
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_acv_ldc.v 9A8AB743
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_altdqdqs.v E7CB460C
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_clock_pair_generator.v E91E6959
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_generic_ddio.v 455C016A
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_iss_probe.v A9312CD7
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_parameters.tcl B7D3C2C6
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_phy_csr.sv 6711DB70
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_pin_assignments.tcl D5130868
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_pin_map.tcl BD633EFA
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_report_timing.tcl E678BBA6
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_report_timing_core.tcl 0DAA7CD4
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_reset.v 944DC34F
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_reset_sync.v 91113CDF
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_p0_timing.tcl 38161D90
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\hps_sdram_pll.sv 39D009C6
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\intr_capturer.v 24C8B1C4
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_button_pio.v EFBCD3A4
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_dipsw_pio.v E3C201E3
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_fpga_only_master.v 9E0449A2
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_fpga_only_master_b2p_adapter.sv 72B40234
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_fpga_only_master_p2b_adapter.sv 22BBF344
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_fpga_only_master_timing_adt.sv 6DDEA3F3
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_hps_0.v 1DC80DD0
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_hps_0_fpga_interfaces.sv 99C76DB5
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_hps_0_hps_io.v 3871189C
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_hps_0_hps_io_border.sdc 9FD90A48
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_hps_0_hps_io_border.sv 7CA8DB2D
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_hps_only_master.v 75A09058
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_hps_only_master_b2p_adapter.v 26A895B9
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_hps_only_master_p2b_adapter.v 84B40E86
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_hps_only_master_timing_adt.v 8AA598DD
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_irq_mapper.sv 025B3A57
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_irq_mapper_001.sv 478ECA72
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_jtag_uart.v 0AB3DCD5
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_led_pio.v 654B4DA3
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0.v 3AB70741
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_addr_router.sv 8720098A
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_addr_router_002.sv 9CCDBB7A
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_addr_router_003.sv B5980570
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_avalon_st_adapter.v 28E73985
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_avalon_st_adapter_001.v E0A3A49B
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv E26DFB0D
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv C13C0F4F
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_demux.sv 7DD483AC
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_demux_002.sv 3977B140
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_demux_003.sv 354B4076
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux.sv 9766DF0D
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux_001.sv 84A0A5A8
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux_002.sv B9096358
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux_004.sv 52D27D5E
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_demux.sv 264B31FF
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_demux_002.sv 273045C5
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_demux_003.sv 65A24C1D
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_mux.sv 5A1B5C50
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_mux_001.sv BAA69CB3
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_mux_002.sv 88133333
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_mux_004.sv DCE4D263
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_mux_005.sv 3A70CFB5
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_id_router.sv C1204717
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_id_router_001.sv DEF6EAD8
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_id_router_002.sv D3350229
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_id_router_004.sv 74E7A2FB
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_id_router_005.sv E757639A
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router.sv 7D202B29
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_002.sv 4FEDDC4D
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_003.sv 9EBC9BB2
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_005.sv 4C4F1454
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_006.sv D7D21442
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_007.sv 4DC06A4A
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_009.sv 48ECFA5C
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux.sv CDC69BDC
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux_001.sv C4B3D214
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux_002.sv 6D29F9D5
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux_004.sv 26CE5463
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_mux.sv 40FD8A41
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_mux_002.sv 17E4A8BC
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_mux_003.sv 0F68BAB6
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_xbar_demux.sv C75AA129
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_xbar_demux_001.sv 4C755FCA
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_xbar_demux_002.sv 7C56D51B
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_xbar_demux_004.sv 9CE3E782
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_xbar_demux_005.sv CA1DCDF9
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_xbar_mux.sv A7A93E27
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_xbar_mux_002.sv 8C94C94A
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_xbar_mux_003.sv 99A46499
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_1.v C5B47877
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_addr_router.sv 8BA06B94
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_demux.sv 207138A4
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_mux.sv 0DE564AF
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_xbar_demux.sv 5495AE34
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_xbar_mux.sv 24E39717
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_id_router.sv 18E27A15
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_router.sv D2903B3D
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_router_001.sv 577E2191
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_demux.sv 3E97A416
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_mux.sv 3763FF16
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_xbar_demux.sv 72B644D5
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_xbar_mux.sv 2047CE4E
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_onchip_memory2_0.hex 8B581D23
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_onchip_memory2_0.v CC162D8B
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_pio_led.v 8F517A3B
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\soc_system_sysid_qsys.v FA6E9C47
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\alt_types.pre.h F2040161
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\emif.pre.xml 695C8F2E
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\sdram_io.pre.h 2DD9ED6A
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\sequencer.pre.c 0FF1E254
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\sequencer.pre.h 7CDDEBB2
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\sequencer_auto.pre.h A3A65B2C
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\sequencer_auto_ac_init.pre.c 49FE26FE
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\sequencer_auto_inst_init.pre.c FA179207
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\sequencer_defines.pre.h C9C56CD4
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\system.pre.h B33A0BDD
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\tclrpt.pre.c 4CCCE622
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\soc_system\synthesis\submodules\sequencer\tclrpt.pre.h 3DEF8C1D
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\stamp\13.1.0\qsys.stamp 00000000
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\stamp\13.1.0\quartus.stamp 00000000
Demonstrations\SOC_FPGA\my_first_hps-fpga\fpga-rtl\stamp\13.1.0\quartus_pin_assignments.stamp 00000000
Demonstrations\SOC_FPGA\my_first_hps-fpga\hps-c\hps_0.h ABE1D401
Demonstrations\SOC_FPGA\my_first_hps-fpga\hps-c\main.c 0C610E00
Demonstrations\SOC_FPGA\my_first_hps-fpga\hps-c\Makefile C10E1A59
Demonstrations\SOC_FPGA\my_first_hps-fpga\hps-c\my_first_hps-fpga 6A7F2FC7
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\c5_pin_model_dump.txt DBA19C22
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\ghrd_top.v FEFE1870
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\hps_clock_info.xml D6708961
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\hps_sdram_p0_summary.csv 33790402
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\Makefile B5E6228F
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system.done 06ED9A79
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system.dtb 2457BC43
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system.dts 3283A533
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system.fit.smsg 1A45EFED
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system.fit.summary C2E9FBD3
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system.jdi 8DE82052
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system.map.smsg 65F4E93E
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system.map.summary EAA340DE
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system.pin EA39BDA7
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system.qpf DEF55E41
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system.qsf BB42A5FA
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system.qsys 031240EF
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system.qws 9838AE95
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system.sld 8B21F03D
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system.sof EDA9F510
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system.sopcinfo 70408A81
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system.sta.summary 8DB4D1FB
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system_assignment_defaults.qdf 5124C304
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system_timing.sdc 2CC4A5BB
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\.qsys_edit\filters.xml 5A3DFB01
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\.qsys_edit\layout.xml 597664CE
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\.qsys_edit\preferences.xml 57E0CE61
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\.qsys_edit\soc_system.xml 13DFCC21
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\.qsys_edit\soc_system_schematic.nlv 33BC9947
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\alt_types.h F2040161
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\emif.xml 695C8F2E
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\hps.xml 5EE4D7D9
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\id 37A56A20
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\sdram_io.h 2DD9ED6A
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\sequencer.c 0FF1E254
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\sequencer.h 7CDDEBB2
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\sequencer_auto.h A3A65B2C
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\sequencer_auto_ac_init.c 49FE26FE
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\sequencer_auto_inst_init.c FA179207
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\sequencer_defines.h C9C56CD4
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\soc_system_hps_0.hiof 7A56FE75
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\system.h B33A0BDD
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\tclrpt.c 4CCCE622
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\hps_isw_handoff\soc_system_hps_0\tclrpt.h 3DEF8C1D
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\ip\altsource_probe\hps_reset.qip C6FF089F
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\ip\altsource_probe\hps_reset.v 221AC29F
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\ip\altsource_probe\hps_reset_bb.v 00569099
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\ip\debounce\debounce.v 84FE8047
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\ip\edge_detect\altera_edge_detector.v 315916DA
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\ip\intr_capturer\intr_capturer.v 24C8B1C4
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\ip\intr_capturer\intr_capturer_hw.tcl 3E117824
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\soc_system.bsf 63030987
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\soc_system.cmp E6DF9203
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\soc_system.html 499E6BA1
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\soc_system.xml 8B26FA4D
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\soc_system_bb.v 5043253D
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\soc_system_inst.v B5BED17F
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\soc_system_inst.vhd 404A8946
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\soc_system.debuginfo 591D5418
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\soc_system.qip 531ACC30
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\soc_system.regmap 00C99991
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\soc_system.v 55DB34A8
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\soc_system_hps_0_hps.svd 3C895D33
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 6387893A
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_avalon_packets_to_master.v 87C5B456
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_avalon_sc_fifo.v EA468E3A
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_avalon_st_bytes_to_packets.v 35AF5B0E
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_avalon_st_clock_crosser.v EA6333B8
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_avalon_st_idle_inserter.v FA1AFED9
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_avalon_st_idle_remover.v E2E5A6C5
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_avalon_st_jtag_interface.sdc 3D270C18
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_avalon_st_jtag_interface.v 1DE806AB
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_avalon_st_packets_to_bytes.v 7993BD98
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_avalon_st_pipeline_base.v 437BE6C9
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_avalon_st_pipeline_stage.sv 2A75D608
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_default_burst_converter.sv 173E3E1C
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_incr_burst_converter.sv 7D02A7C2
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_jtag_dc_streaming.v BF7FE6FC
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_jtag_sld_node.v D87E02AC
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_jtag_streaming.v 71FB283B
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_mem_if_dll_cyclonev.sv 61B66D08
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_mem_if_hard_memory_controller_top_cyclonev.sv B8CA4F2C
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_mem_if_hhp_qseq_synth_top.v C25DA1AB
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_mem_if_oct_cyclonev.sv A725A0FC
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_address_alignment.sv 90E67D03
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_arbitrator.sv B03799A5
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_axi_master_ni.sv CFF05D7D
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_axi_slave_ni.sv 45D3CFFB
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_burst_adapter.sv E4F9FF1E
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_burst_adapter_13_1.sv FFDDF477
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_burst_adapter_new.sv E3936212
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_burst_adapter_uncmpr.sv 77209D8C
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_burst_uncompressor.sv A271C25D
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_master_agent.sv 56948F89
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_master_translator.sv 973D47EB
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_reorder_memory.sv 1DBB32F2
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_slave_agent.sv 58288B71
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_slave_translator.sv 3B377D41
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_traffic_limiter.sv 07F610AA
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_merlin_width_adapter.sv 4B6E1B23
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_pli_streaming.v D4085987
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_reset_controller.sdc F2D54384
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_reset_controller.v 750531F7
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_reset_synchronizer.v 8D95A49E
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_std_synchronizer_nocut.v 50C879EC
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\altera_wrap_burst_converter.sv 6C8931C7
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\credit_producer.v B336D994
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps.pre.xml 5EE4D7D9
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_AC_ROM.hex 0DCDDDFA
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_inst_ROM.hex BB23BB3F
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram.v D65228BC
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0.ppf 6B4E32CE
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0.sdc 7F87C08D
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0.sv 8E1482EA
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_addr_cmd_pads.v 90A69EAF
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_io_pads.v 6AC6A7C4
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_acv_hard_memphy.v 10B764AE
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_acv_ldc.v 9A8AB743
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_altdqdqs.v E7CB460C
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_clock_pair_generator.v E91E6959
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_generic_ddio.v 455C016A
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_iss_probe.v A9312CD7
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_parameters.tcl 53DE5CA3
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_phy_csr.sv 6711DB70
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_pin_assignments.tcl D5130868
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_pin_map.tcl BD633EFA
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_report_timing.tcl E678BBA6
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_report_timing_core.tcl 0DAA7CD4
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_reset.v 944DC34F
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_reset_sync.v 91113CDF
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_p0_timing.tcl 38161D90
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\hps_sdram_pll.sv 39D009C6
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\intr_capturer.v 24C8B1C4
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_button_pio.v EFBCD3A4
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_dipsw_pio.v E3C201E3
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_fpga_only_master.v 9E0449A2
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_fpga_only_master_b2p_adapter.sv 72B40234
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_fpga_only_master_p2b_adapter.sv 22BBF344
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_fpga_only_master_timing_adt.sv 6DDEA3F3
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_hps_0.v 1DC80DD0
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_hps_0_fpga_interfaces.sv 99C76DB5
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_hps_0_hps_io.v 3871189C
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_hps_0_hps_io_border.sdc 9FD90A48
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_hps_0_hps_io_border.sv 7CA8DB2D
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_hps_only_master.v 78C12B8A
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_hps_only_master_b2p_adapter.v 26A895B9
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_hps_only_master_p2b_adapter.v 84B40E86
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_hps_only_master_timing_adt.v 8AA598DD
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_irq_mapper.sv 025B3A57
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_irq_mapper_001.sv 478ECA72
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_jtag_uart.v 0AB3DCD5
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_led_pio.v 654B4DA3
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0.v 254821FC
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_addr_router.sv CF92F09E
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_addr_router_002.sv 49F9F403
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_addr_router_003.sv C028DCFE
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_avalon_st_adapter.v 28E73985
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_avalon_st_adapter_001.v E0A3A49B
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv E26DFB0D
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv C13C0F4F
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_demux.sv 21ACDCA7
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_demux_002.sv 422D21D0
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_demux_003.sv B26796D7
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux.sv 4384B6D2
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux_001.sv 6DDEECB6
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_mux_002.sv 17B51DDD
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_demux.sv 7D955342
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_demux_002.sv 9F0F88BA
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_demux_003.sv 4CAC5C3F
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_mux.sv 5775790F
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_mux_001.sv 7AFEA764
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_cmd_xbar_mux_005.sv 3A70CFB5
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_id_router.sv 5A885B4C
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_id_router_001.sv AA5E6839
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_id_router_005.sv E757639A
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router.sv 59B5B421
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_002.sv EA18118C
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_003.sv 2898EE19
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_005.sv DE91415E
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_006.sv 6F19A030
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_router_007.sv 7A700E8F
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux.sv BE31078E
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux_001.sv D05F36C9
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_demux_002.sv F78093C3
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_mux.sv D499723C
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_mux_002.sv B48A0AA5
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_mux_003.sv FA9C731E
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_xbar_demux.sv CDCE6E84
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_xbar_demux_001.sv F13A6990
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_xbar_demux_005.sv CA1DCDF9
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_xbar_mux.sv BB581EF7
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_xbar_mux_002.sv A1B5CAE4
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_0_rsp_xbar_mux_003.sv 584C6D04
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_1.v C5B47877
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_addr_router.sv 8BA06B94
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_demux.sv 207138A4
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_mux.sv 0DE564AF
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_xbar_demux.sv 5495AE34
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_cmd_xbar_mux.sv 24E39717
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_id_router.sv 18E27A15
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_router.sv D2903B3D
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_router_001.sv 577E2191
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_demux.sv 3E97A416
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_mux.sv 3763FF16
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_xbar_demux.sv 72B644D5
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_mm_interconnect_1_rsp_xbar_mux.sv 2047CE4E
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_onchip_memory2_0.hex 8B581D23
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_onchip_memory2_0.v CC162D8B
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\soc_system_sysid_qsys.v FCE4DF65
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\alt_types.pre.h F2040161
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\emif.pre.xml 695C8F2E
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\sdram_io.pre.h 2DD9ED6A
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\sequencer.pre.c 0FF1E254
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\sequencer.pre.h 7CDDEBB2
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\sequencer_auto.pre.h A3A65B2C
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\sequencer_auto_ac_init.pre.c 49FE26FE
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\sequencer_auto_inst_init.pre.c FA179207
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\sequencer_defines.pre.h C9C56CD4
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\system.pre.h B33A0BDD
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\tclrpt.pre.c 4CCCE622
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\soc_system\synthesis\submodules\sequencer\tclrpt.pre.h 3DEF8C1D
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\stamp\13.1.0\qsys.stamp 00000000
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\stamp\13.1.0\quartus.stamp 00000000
Demonstrations\SOC_FPGA\my_first_hps-fpga_base\stamp\13.1.0\quartus_pin_assignments.stamp 00000000
Schematic\DE1-SoC.pdf 215C75C9
Tools\rbf_generate_file\sof_to_rbf.bat 3AF6DDA7
Tools\SystemBuilder\DE1SoC_SystemBuilder.exe FBB44971
Tools\SystemBuilder\DE1SoC_SystemBuilder.exe.manifest 3AD35EC3
UserManual\DE1-SoC_Control_Panel.pdf 40BC40CF
UserManual\DE1-SoC_Getting_Started_Guide.pdf 340F1F70
UserManual\DE1-SoC_QSG.pdf B7E5D6A1
UserManual\DE1-SoC_User_manual.pdf 2F8CABEB
UserManual\learning_roadmap.pdf B4131D98
UserManual\My_First_Fpga.pdf F51F3B08
UserManual\My_First_HPS-Fpga.pdf FF104C1D
UserManual\My_First_HPS.pdf 760DD099
