#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Dec  8 15:54:04 2021
# Process ID: 8076
# Current directory: C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11636 C:\Users\adgbir\OneDrive - TalTech\IAS0600_VHDL\FSMD_1\project_1\project_1.xpr
# Log file: C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/vivado.log
# Journal file: C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1035.012 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'calc_fsm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj calc_fsm_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.srcs/sim_1/imports/IAS0600_FSMD_Example/calc_fsm_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'calc_fsm_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b665eeac1e9e48cdb22800b1ae46a1eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot calc_fsm_tb_behav xil_defaultlib.calc_fsm_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b665eeac1e9e48cdb22800b1ae46a1eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot calc_fsm_tb_behav xil_defaultlib.calc_fsm_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.gcd_fsm [gcd_fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.calc_fsm_tb
Built simulation snapshot calc_fsm_tb_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:22 . Memory (MB): peak = 1035.012 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '22' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "calc_fsm_tb_behav -key {Behavioral:sim_1:Functional:calc_fsm_tb} -tclbatch {calc_fsm_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source calc_fsm_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'calc_fsm_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:30 . Memory (MB): peak = 1035.012 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1035.012 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1035.012 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 1035.012 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'calc_fsm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj calc_fsm_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.srcs/sim_1/imports/IAS0600_FSMD_Example/calc_fsm_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'calc_fsm_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b665eeac1e9e48cdb22800b1ae46a1eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot calc_fsm_tb_behav xil_defaultlib.calc_fsm_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b665eeac1e9e48cdb22800b1ae46a1eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot calc_fsm_tb_behav xil_defaultlib.calc_fsm_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.gcd_fsm [gcd_fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.calc_fsm_tb
Built simulation snapshot calc_fsm_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 1035.012 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 1035.012 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 1035.012 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1035.012 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1040.574 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'calc_fsm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj calc_fsm_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.srcs/sources_1/new/gcd_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gcd_fsm'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.srcs/sim_1/imports/IAS0600_FSMD_Example/calc_fsm_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'calc_fsm_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b665eeac1e9e48cdb22800b1ae46a1eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot calc_fsm_tb_behav xil_defaultlib.calc_fsm_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b665eeac1e9e48cdb22800b1ae46a1eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot calc_fsm_tb_behav xil_defaultlib.calc_fsm_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.gcd_fsm [gcd_fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.calc_fsm_tb
Built simulation snapshot calc_fsm_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 1040.574 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 1040.574 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 1040.574 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1707.414 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'calc_fsm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj calc_fsm_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.srcs/sources_1/new/gcd_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gcd_fsm'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.srcs/sim_1/imports/IAS0600_FSMD_Example/calc_fsm_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'calc_fsm_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b665eeac1e9e48cdb22800b1ae46a1eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot calc_fsm_tb_behav xil_defaultlib.calc_fsm_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b665eeac1e9e48cdb22800b1ae46a1eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot calc_fsm_tb_behav xil_defaultlib.calc_fsm_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.gcd_fsm [gcd_fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.calc_fsm_tb
Built simulation snapshot calc_fsm_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 1707.414 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 1707.414 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:38 . Memory (MB): peak = 1707.414 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1707.414 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2038.793 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 2072.594 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'calc_fsm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj calc_fsm_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.srcs/sources_1/new/gcd_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gcd_fsm'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.srcs/sim_1/imports/IAS0600_FSMD_Example/calc_fsm_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'calc_fsm_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b665eeac1e9e48cdb22800b1ae46a1eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot calc_fsm_tb_behav xil_defaultlib.calc_fsm_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b665eeac1e9e48cdb22800b1ae46a1eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot calc_fsm_tb_behav xil_defaultlib.calc_fsm_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.gcd_fsm [gcd_fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.calc_fsm_tb
Built simulation snapshot calc_fsm_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 2072.594 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 2072.594 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 2072.594 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2072.594 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 2072.594 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'calc_fsm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj calc_fsm_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.srcs/sources_1/new/gcd_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gcd_fsm'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.srcs/sim_1/imports/IAS0600_FSMD_Example/calc_fsm_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'calc_fsm_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b665eeac1e9e48cdb22800b1ae46a1eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot calc_fsm_tb_behav xil_defaultlib.calc_fsm_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b665eeac1e9e48cdb22800b1ae46a1eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot calc_fsm_tb_behav xil_defaultlib.calc_fsm_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2335] case statement does not cover all choices. 'others' clause is needed [C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.srcs/sources_1/new/gcd_fsm.vhd:140]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit calc_fsm_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'calc_fsm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj calc_fsm_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.srcs/sources_1/new/gcd_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gcd_fsm'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.srcs/sim_1/imports/IAS0600_FSMD_Example/calc_fsm_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'calc_fsm_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b665eeac1e9e48cdb22800b1ae46a1eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot calc_fsm_tb_behav xil_defaultlib.calc_fsm_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b665eeac1e9e48cdb22800b1ae46a1eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot calc_fsm_tb_behav xil_defaultlib.calc_fsm_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.gcd_fsm [gcd_fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.calc_fsm_tb
Built simulation snapshot calc_fsm_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 2072.594 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 2072.594 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:26 . Memory (MB): peak = 2072.594 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 2072.594 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'calc_fsm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj calc_fsm_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.srcs/sources_1/new/gcd_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gcd_fsm'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.srcs/sim_1/imports/IAS0600_FSMD_Example/calc_fsm_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'calc_fsm_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b665eeac1e9e48cdb22800b1ae46a1eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot calc_fsm_tb_behav xil_defaultlib.calc_fsm_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b665eeac1e9e48cdb22800b1ae46a1eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot calc_fsm_tb_behav xil_defaultlib.calc_fsm_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.gcd_fsm [gcd_fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.calc_fsm_tb
Built simulation snapshot calc_fsm_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 2072.594 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 2072.594 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:39 . Memory (MB): peak = 2072.594 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2072.594 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 2072.594 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'calc_fsm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj calc_fsm_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.srcs/sources_1/new/gcd_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gcd_fsm'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.srcs/sim_1/imports/IAS0600_FSMD_Example/calc_fsm_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'calc_fsm_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b665eeac1e9e48cdb22800b1ae46a1eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot calc_fsm_tb_behav xil_defaultlib.calc_fsm_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b665eeac1e9e48cdb22800b1ae46a1eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot calc_fsm_tb_behav xil_defaultlib.calc_fsm_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.gcd_fsm [gcd_fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.calc_fsm_tb
Built simulation snapshot calc_fsm_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 2072.594 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 2072.594 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:38 . Memory (MB): peak = 2072.594 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2072.594 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 2072.594 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'calc_fsm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj calc_fsm_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.srcs/sources_1/new/gcd_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gcd_fsm'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.srcs/sim_1/imports/IAS0600_FSMD_Example/calc_fsm_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'calc_fsm_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b665eeac1e9e48cdb22800b1ae46a1eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot calc_fsm_tb_behav xil_defaultlib.calc_fsm_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b665eeac1e9e48cdb22800b1ae46a1eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot calc_fsm_tb_behav xil_defaultlib.calc_fsm_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.gcd_fsm [gcd_fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.calc_fsm_tb
Built simulation snapshot calc_fsm_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 2072.594 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 2072.594 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:40 . Memory (MB): peak = 2072.594 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 2072.594 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'calc_fsm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj calc_fsm_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.srcs/sources_1/new/gcd_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gcd_fsm'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.srcs/sim_1/imports/IAS0600_FSMD_Example/calc_fsm_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'calc_fsm_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b665eeac1e9e48cdb22800b1ae46a1eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot calc_fsm_tb_behav xil_defaultlib.calc_fsm_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b665eeac1e9e48cdb22800b1ae46a1eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot calc_fsm_tb_behav xil_defaultlib.calc_fsm_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.gcd_fsm [gcd_fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.calc_fsm_tb
Built simulation snapshot calc_fsm_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 2072.594 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 2072.594 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:39 . Memory (MB): peak = 2072.594 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2072.594 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 2072.594 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'calc_fsm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj calc_fsm_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.srcs/sources_1/new/gcd_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gcd_fsm'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.srcs/sim_1/imports/IAS0600_FSMD_Example/calc_fsm_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'calc_fsm_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b665eeac1e9e48cdb22800b1ae46a1eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot calc_fsm_tb_behav xil_defaultlib.calc_fsm_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b665eeac1e9e48cdb22800b1ae46a1eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot calc_fsm_tb_behav xil_defaultlib.calc_fsm_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.gcd_fsm [gcd_fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.calc_fsm_tb
Built simulation snapshot calc_fsm_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 2072.594 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 2072.594 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:39 . Memory (MB): peak = 2072.594 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 2072.594 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'calc_fsm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj calc_fsm_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.srcs/sources_1/new/gcd_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gcd_fsm'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.srcs/sim_1/imports/IAS0600_FSMD_Example/calc_fsm_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'calc_fsm_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b665eeac1e9e48cdb22800b1ae46a1eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot calc_fsm_tb_behav xil_defaultlib.calc_fsm_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b665eeac1e9e48cdb22800b1ae46a1eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot calc_fsm_tb_behav xil_defaultlib.calc_fsm_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.gcd_fsm [gcd_fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.calc_fsm_tb
Built simulation snapshot calc_fsm_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 2072.594 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 2072.594 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:38 . Memory (MB): peak = 2072.594 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 2072.594 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'calc_fsm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj calc_fsm_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.srcs/sources_1/new/gcd_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gcd_fsm'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.srcs/sim_1/imports/IAS0600_FSMD_Example/calc_fsm_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'calc_fsm_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b665eeac1e9e48cdb22800b1ae46a1eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot calc_fsm_tb_behav xil_defaultlib.calc_fsm_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b665eeac1e9e48cdb22800b1ae46a1eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot calc_fsm_tb_behav xil_defaultlib.calc_fsm_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.gcd_fsm [gcd_fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.calc_fsm_tb
Built simulation snapshot calc_fsm_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 2072.594 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 2072.594 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:39 . Memory (MB): peak = 2072.594 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 2072.594 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'calc_fsm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj calc_fsm_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.srcs/sources_1/new/gcd_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gcd_fsm'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.srcs/sim_1/imports/IAS0600_FSMD_Example/calc_fsm_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'calc_fsm_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b665eeac1e9e48cdb22800b1ae46a1eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot calc_fsm_tb_behav xil_defaultlib.calc_fsm_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b665eeac1e9e48cdb22800b1ae46a1eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot calc_fsm_tb_behav xil_defaultlib.calc_fsm_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.gcd_fsm [gcd_fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.calc_fsm_tb
Built simulation snapshot calc_fsm_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 2072.594 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 2072.594 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:39 . Memory (MB): peak = 2072.594 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 2072.594 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'calc_fsm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj calc_fsm_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.srcs/sources_1/new/gcd_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gcd_fsm'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.srcs/sim_1/imports/IAS0600_FSMD_Example/calc_fsm_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'calc_fsm_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b665eeac1e9e48cdb22800b1ae46a1eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot calc_fsm_tb_behav xil_defaultlib.calc_fsm_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b665eeac1e9e48cdb22800b1ae46a1eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot calc_fsm_tb_behav xil_defaultlib.calc_fsm_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.gcd_fsm [gcd_fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.calc_fsm_tb
Built simulation snapshot calc_fsm_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 2072.594 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 2072.594 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:40 . Memory (MB): peak = 2072.594 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 2072.594 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'calc_fsm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj calc_fsm_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.srcs/sources_1/new/gcd_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gcd_fsm'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.srcs/sim_1/imports/IAS0600_FSMD_Example/calc_fsm_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'calc_fsm_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b665eeac1e9e48cdb22800b1ae46a1eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot calc_fsm_tb_behav xil_defaultlib.calc_fsm_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b665eeac1e9e48cdb22800b1ae46a1eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot calc_fsm_tb_behav xil_defaultlib.calc_fsm_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.gcd_fsm [gcd_fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.calc_fsm_tb
Built simulation snapshot calc_fsm_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 2072.594 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "calc_fsm_tb_behav -key {Behavioral:sim_1:Functional:calc_fsm_tb} -tclbatch {calc_fsm_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source calc_fsm_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'calc_fsm_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 2072.594 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
run: Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2072.594 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2072.594 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 2072.594 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'calc_fsm_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj calc_fsm_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.srcs/sources_1/new/gcd_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gcd_fsm'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.srcs/sim_1/imports/IAS0600_FSMD_Example/calc_fsm_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'calc_fsm_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b665eeac1e9e48cdb22800b1ae46a1eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot calc_fsm_tb_behav xil_defaultlib.calc_fsm_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b665eeac1e9e48cdb22800b1ae46a1eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot calc_fsm_tb_behav xil_defaultlib.calc_fsm_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.gcd_fsm [gcd_fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.calc_fsm_tb
Built simulation snapshot calc_fsm_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 2072.594 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "calc_fsm_tb_behav -key {Behavioral:sim_1:Functional:calc_fsm_tb} -tclbatch {calc_fsm_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source calc_fsm_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'calc_fsm_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 2072.594 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 2072.594 ; gain = 0.000
add_files -fileset constrs_1 -norecurse {{C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/project_6_ParamMultiplier/project_6_ParamMultiplier.srcs/constrs_1/imports/Lab 2 Source files/Nexys4DDR_Master.xdc}}
import_files -fileset constrs_1 {{C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/project_6_ParamMultiplier/project_6_ParamMultiplier.srcs/constrs_1/imports/Lab 2 Source files/Nexys4DDR_Master.xdc}}
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Dec  8 19:14:34 2021] Launched synth_1...
Run output will be captured here: C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.runs/synth_1/runme.log
[Wed Dec  8 19:14:34 2021] Launched impl_1...
Run output will be captured here: C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 2072.594 ; gain = 0.000
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2072.594 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 2172.258 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 2172.258 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2172.258 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 2276.902 ; gain = 204.309
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-04:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2289.055 ; gain = 12.152
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292745620A
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3572.621 ; gain = 1283.566
set_property PROGRAM.FILE {C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.runs/impl_1/gcd_fsm.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.runs/impl_1/gcd_fsm.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292745620A
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Dec  8 19:27:20 2021] Launched synth_1...
Run output will be captured here: C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.runs/synth_1/runme.log
[Wed Dec  8 19:27:20 2021] Launched impl_1...
Run output will be captured here: C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/FSMD_1/project_1/project_1.runs/impl_1/runme.log
close_design
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec  8 19:32:09 2021...
