// Seed: 3156289225
module module_0 (
    input supply1 id_0,
    input tri id_1,
    input wor id_2,
    input uwire id_3,
    input tri0 id_4,
    output wand id_5,
    input tri0 id_6,
    input wire id_7
);
  assign id_5 = 1;
endmodule
module module_1 (
    output tri id_0,
    output wor id_1,
    input supply0 id_2,
    input wire id_3,
    input supply0 id_4,
    input uwire id_5,
    input supply0 id_6,
    input wor id_7
    , id_18,
    output wor id_8,
    output uwire id_9,
    input tri0 id_10,
    input uwire id_11,
    input wire id_12,
    output wand id_13,
    input tri1 id_14,
    input supply1 id_15,
    input wire id_16
);
  always @(negedge id_6) id_9 = id_11;
  module_0(
      id_4, id_16, id_6, id_2, id_2, id_13, id_4, id_10
  );
endmodule
