Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Mon Dec 15 00:58:41 2025
| Host         : Unlucky running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/tiny_autoencoder_timing_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  333         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (130)
6. checking no_output_delay (155)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (130)
--------------------------------
 There are 130 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (155)
---------------------------------
 There are 155 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.254        0.000                      0                19251        0.104        0.000                      0                19251        4.020        0.000                       0                  7131  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.254        0.000                      0                19251        0.104        0.000                      0                19251        4.020        0.000                       0                  7131  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_3_0_load_reg_7667_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/compute_encoder_U0/mult_res_106_reg_8875_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.724ns  (logic 4.600ns (47.304%)  route 5.124ns (52.696%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.973     0.973    bd_0_i/hls_inst/inst/compute_encoder_U0/ap_clk
    SLICE_X55Y124        FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_3_0_load_reg_7667_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y124        FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_3_0_load_reg_7667_reg[9]/Q
                         net (fo=163, routed)         1.114     2.543    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U3/p_ZL2W1_3_0_load_reg_7667[0]
    SLICE_X46Y123        LUT2 (Prop_lut2_I1_O)        0.150     2.693 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U3/mult_res_90_reg_8795[5]_i_52/O
                         net (fo=3, routed)           1.486     4.180    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U89/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[5]_i_13_4
    SLICE_X34Y102        LUT6 (Prop_lut6_I3_O)        0.348     4.528 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875[5]_i_43/O
                         net (fo=1, routed)           0.000     4.528    bd_0_i/hls_inst/inst/compute_encoder_U0_n_1258
    SLICE_X34Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.061 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.061    bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[5]_i_13_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.178 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.178    bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[5]_i_12_n_0
    SLICE_X34Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.501 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[13]_i_45/O[1]
                         net (fo=3, routed)           0.943     6.443    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U89/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[13]_i_12[1]
    SLICE_X32Y103        LUT5 (Prop_lut5_I1_O)        0.306     6.749 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875[13]_i_35/O
                         net (fo=1, routed)           0.000     6.749    bd_0_i/hls_inst/inst/compute_encoder_U0_n_1334
    SLICE_X32Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.282 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.282    bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[13]_i_12_n_0
    SLICE_X32Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.605 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[17]_i_12/O[1]
                         net (fo=2, routed)           0.891     8.497    bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[17]_i_12_n_6
    SLICE_X28Y105        LUT3 (Prop_lut3_I0_O)        0.335     8.832 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875[13]_i_2/O
                         net (fo=2, routed)           0.690     9.521    bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875[13]_i_2_n_0
    SLICE_X28Y105        LUT4 (Prop_lut4_I3_O)        0.327     9.848 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875[13]_i_6/O
                         net (fo=1, routed)           0.000     9.848    bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875[13]_i_6_n_0
    SLICE_X28Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.249 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.249    bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[13]_i_1_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.363 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.363    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[19][0]
    SLICE_X28Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.697 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[19]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.697    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_ln59_106_fu_4419_p2[25]
    SLICE_X28Y107        FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/mult_res_106_reg_8875_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.924    10.924    bd_0_i/hls_inst/inst/compute_encoder_U0/ap_clk
    SLICE_X28Y107        FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/mult_res_106_reg_8875_reg[19]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X28Y107        FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/compute_encoder_U0/mult_res_106_reg_8875_reg[19]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                         -10.697    
  -------------------------------------------------------------------
                         slack                                  0.254    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/hidden_layer_buf_9_U/U_tiny_autoencoder_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[0][14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/hidden_layer_buf_9_U/U_tiny_autoencoder_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[1][14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.410     0.410    bd_0_i/hls_inst/inst/hidden_layer_buf_9_U/U_tiny_autoencoder_fifo_w16_d2_S_ShiftReg/ap_clk
    SLICE_X37Y61         FDRE                                         r  bd_0_i/hls_inst/inst/hidden_layer_buf_9_U/U_tiny_autoencoder_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/hidden_layer_buf_9_U/U_tiny_autoencoder_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[0][14]/Q
                         net (fo=2, routed)           0.056     0.607    bd_0_i/hls_inst/inst/hidden_layer_buf_9_U/U_tiny_autoencoder_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg_n_0_[0][14]
    SLICE_X37Y61         FDRE                                         r  bd_0_i/hls_inst/inst/hidden_layer_buf_9_U/U_tiny_autoencoder_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[1][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.432     0.432    bd_0_i/hls_inst/inst/hidden_layer_buf_9_U/U_tiny_autoencoder_fifo_w16_d2_S_ShiftReg/ap_clk
    SLICE_X37Y61         FDRE                                         r  bd_0_i/hls_inst/inst/hidden_layer_buf_9_U/U_tiny_autoencoder_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[1][14]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y61         FDRE (Hold_fdre_C_D)         0.071     0.503    bd_0_i/hls_inst/inst/hidden_layer_buf_9_U/U_tiny_autoencoder_fifo_w16_d2_S_ShiftReg/SRL_SIG_reg[1][14]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y14  bd_0_i/hls_inst/inst/compute_decoder_U0/SIGMOID_TABLE_U/q0_reg/CLKARDCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X96Y45  bd_0_i/hls_inst/inst/compute_decoder_U0/ap_loop_exit_ready_pp0_iter20_reg_reg_srl20/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X96Y45  bd_0_i/hls_inst/inst/compute_decoder_U0/ap_loop_exit_ready_pp0_iter20_reg_reg_srl20/CLK



