// Seed: 3006000130
module module_0;
  reg id_2;
  generate
    for (id_3 = id_2; id_3; id_1 = 1'b0) begin : id_4
      always @(~^id_1) begin
        id_2 <= id_2;
        if (1) if (1) id_1 <= id_2;
      end
    end
  endgenerate
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  wire id_3;
  always
  fork
    id_4(1, id_2[(1)]);
    $display(id_1);
  join : id_5
  module_0();
endmodule
module module_2 (
    input supply0 id_0,
    input wire id_1,
    input tri0 id_2,
    output tri1 id_3,
    input uwire id_4,
    input wire id_5,
    output wand id_6,
    output tri0 id_7,
    input tri id_8,
    output wor id_9,
    input wand id_10,
    input tri0 id_11,
    input supply1 id_12,
    input tri1 id_13,
    input tri0 id_14,
    output tri1 id_15
);
  integer id_17;
  module_0();
endmodule
