Boese, K. D. and Kahng, A. B. 1992. Zero-Skew clock routing trees with minimum wirelength. In Proceedings of 5th the Annual IEEE International ASIC Conference and Exhibit, 17--21.
T.-H. Chao , J.-M. Ho , Y.-C. Hsu, Zero skew clock net routing, Proceedings of the 29th ACM/IEEE Design Automation Conference, p.518-523, June 08-12, 1992, Anaheim, California, USA
Chao, T.-H., Hsu, Y.-C., Ho, J.-M., and Kahng, A. B. 1992b. Zero skew clock routing with minimum wirelength. IEEE Trans. Circ. Syst. II: Analog Digital Sig. Proc. 39, 11, 799--814.
Rishi Chaturvedi , Jiang Hu, Buffered Clock Tree for High Quality IC Design, Proceedings of the 5th International Symposium on Quality Electronic Design, p.381-386, March 22-24, 2004
Chunhong Chen , Changjun Kang , Majid Sarrafzadeh, Activity-sensitive clock tree construction for low power, Proceedings of the 2002 international symposium on Low power electronics and design, August 12-14, 2002, Monterey, California, USA[doi>10.1145/566408.566481]
Y. P. Chen , D. F. Wong, An Algorithm for Zero-Skew Clock Tree Routing with Buffer Insertion, Proceedings of the 1996 European conference on Design and Test, p.230, March 11-14, 1996
Jason Cong , Andrew B. Kahng , Cheng-Kok Koh , C.-W. Albert Tsao, Bounded-skew clock and Steiner routing, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.3 n.3, p.341-388, July 1998[doi>10.1145/293625.293628]
Monica Donno , Alessandro Ivaldi , Luca Benini , Enrico Macii, Clock-tree power optimization based on RTL clock-gating, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.775989]
Duarte, D., Narayanan, V., Irwin, M. J., and Kandemir, M. 2001. Evaluating the impact of architectural-level optimizations on clock power. In Proceedings of the 14th Annual IEEE International ASIC/SOC Conference, 447--451.
Masato Edahiro, A clustering-based optimization algorithm in zero-skew routings, Proceedings of the 30th international Design Automation Conference, p.612-616, June 14-18, 1993, Dallas, Texas, USA[doi>10.1145/157485.165066]
Masato Edahiro, An efficient zero-skew routing algorithm, Proceedings of the 31st annual Design Automation Conference, p.375-380, June 06-10, 1994, San Diego, California, USA[doi>10.1145/196244.196426]
Elmore, W. C. 1948. The transient response of damped linear networks with particular regard to wideband amplifiers. J. Appl. Phys. 19, 1, 55--63.
A. H. Farrahi , Chunhong Chen , A. Srivastava , G. Tellez , M. Sarrafzadeh, Activity-driven clock design, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.20 n.6, p.705-714, November 2006[doi>10.1109/43.924824]
David Garrett , Mircea Stan , Alvar Dean, Challenges in clockgating for a low power ASIC methodology, Proceedings of the 1999 international symposium on Low power electronics and design, p.176-181, August 16-17, 1999, San Diego, California, USA[doi>10.1145/313817.313913]
Kitahara, T., Minami, F., Ueda, T., Usami, K., Nishio, S., Mruakata, M., and Mitsuhashi, T. 1998. A clock-gating method for low-power LSI design. In Proceedings of the Asia and South Pacific Design Automation Conference, 307--312.
I-Min Liu , Tan-Li Chou , Adnan Aziz , D. F. Wong, Zero-skew clock tree construction by simultaneous routing, wire sizing and buffer insertion, Proceedings of the 2000 international symposium on Physical design, p.33-38, May 2000, San Diego, California, USA[doi>10.1145/332357.332370]
Yan Luo , Jia Yu , Jun Yang , Laxmi Bhuyan, Low power network processor design using clock gating, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065766]
Jaewon Oh , M. Pedram, Gated clock routing for low-power microprocessor design, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.20 n.6, p.715-722, November 2006[doi>10.1109/43.924825]
Pullela, S., Menezes, N., Omar, J., and Pillage, L. T. 1993. Skew and delay optimization for reliable buffered clock trees. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, 556--562.
N. Raghavan , V. Akella , S. Bakshi, Automatic Insertion of Gated Clocks at Register Transfer Level, Proceedings of the 12th International Conference on VLSI Design - 'VLSI for the Information Appliance', p.48, January 10-13, 1999
Rubinstein, J., Penfield, P., and Horowitz, M. A. 1983. Signal delay in RC tree networks. IEEE Trans. Comput.-Aided Des. Integr. Circ. Syst. 2, 3, 202--211.
Jeng-Liang Tsai , Tsung-Hao Chen , C. C.-P. Chen, Zero skew clock-tree optimization with buffer insertion/sizing and wire sizing, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.23 n.4, p.565-572, November 2006[doi>10.1109/TCAD.2004.825875]
Tsay, R.-S. 1993. An exact zero-skew clock routing algorithm. IEEE Trans. Comput.-Aided Des. Integr. Circ. Syst. 12, 2, 242--249.
A. Vittal , M. Marek-Sadowska, Low-power buffered clock tree design, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.16 n.9, p.965-975, November 2006[doi>10.1109/43.658565]
