// Seed: 793420471
module module_0;
  wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  module_0 modCall_1 ();
  inout wire id_6;
  inout wire id_5;
  xnor primCall (id_1, id_5, id_6, id_7);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_8;
endmodule
module module_2 #(
    parameter id_0  = 32'd4,
    parameter id_1  = 32'd39,
    parameter id_10 = 32'd11,
    parameter id_20 = 32'd40,
    parameter id_23 = 32'd67,
    parameter id_24 = 32'd5,
    parameter id_25 = 32'd28,
    parameter id_26 = 32'd27,
    parameter id_6  = 32'd50
) (
    input wire _id_0,
    input uwire _id_1,
    input wand id_2,
    output wand id_3,
    output uwire id_4,
    input supply1 id_5,
    input supply0 _id_6,
    output wand id_7,
    input wire id_8,
    output supply0 id_9,
    input wor _id_10,
    input tri1 id_11,
    output tri0 id_12,
    input uwire id_13,
    input supply0 id_14,
    output wire id_15,
    output tri0 id_16,
    input wand id_17,
    output wand id_18,
    input tri0 id_19,
    input tri0 _id_20,
    output supply1 id_21,
    input tri0 id_22,
    input tri0 _id_23,
    input tri1 _id_24,
    input tri0 _id_25,
    input uwire _id_26,
    input tri1 id_27,
    output wire id_28
);
  wire [id_23  #  (
      .  id_6 (  1  ),
      .  id_25(  1  ),
      .  id_10(  1  +  -1  ),
      .  id_0 (  1  ),
      .  id_20(  -1 'h0 ),
      .  id_24(  1  ),
      .  id_6 (  1  &&  -1  &&  -1  ),
      .  id_0 (  1  ),
      .  id_26(  1  ),
      .  id_24(  1 'b0 ),
      .  id_0 (  1  )
) : id_24] id_30;
  wire [1 : id_0  ==  -1] id_31;
  wire id_32;
  wire [1 'b0 : id_1] id_33;
  assign id_3 = -1;
  wire id_34;
  wire id_35 = id_14;
  assign id_9 = id_26;
  wire id_36;
  module_0 modCall_1 ();
  wire id_37;
  wire id_38;
endmodule
