Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 21:41:52 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/ram/post_route_timing.rpt
| Design       : ram
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
rdaddress[0]                   inst1/ram_reg_0/ADDRARDADDR[6] inf           
rdaddress[1]                   inst1/ram_reg_0/ADDRARDADDR[7] inf           
rdaddress[2]                   inst1/ram_reg_0/ADDRARDADDR[8] inf           
wraddress[0]                   inst1/ram_reg_0/ADDRBWRADDR[6] inf           
wraddress[1]                   inst1/ram_reg_0/ADDRBWRADDR[7] inf           
wraddress[2]                   inst1/ram_reg_0/ADDRBWRADDR[8] inf           
data[0]                        inst1/ram_reg_0/DIADI[0]       inf           
data[10]                       inst1/ram_reg_0/DIADI[10]      inf           
data[11]                       inst1/ram_reg_0/DIADI[11]      inf           
data[12]                       inst1/ram_reg_0/DIADI[12]      inf           
data[13]                       inst1/ram_reg_0/DIADI[13]      inf           
data[14]                       inst1/ram_reg_0/DIADI[14]      inf           
data[15]                       inst1/ram_reg_0/DIADI[15]      inf           
data[16]                       inst1/ram_reg_0/DIADI[16]      inf           
data[17]                       inst1/ram_reg_0/DIADI[17]      inf           
data[18]                       inst1/ram_reg_0/DIADI[18]      inf           
data[19]                       inst1/ram_reg_0/DIADI[19]      inf           
data[1]                        inst1/ram_reg_0/DIADI[1]       inf           
data[20]                       inst1/ram_reg_0/DIADI[20]      inf           
data[21]                       inst1/ram_reg_0/DIADI[21]      inf           
data[22]                       inst1/ram_reg_0/DIADI[22]      inf           
data[23]                       inst1/ram_reg_0/DIADI[23]      inf           
data[24]                       inst1/ram_reg_0/DIADI[24]      inf           
data[25]                       inst1/ram_reg_0/DIADI[25]      inf           
data[26]                       inst1/ram_reg_0/DIADI[26]      inf           
data[27]                       inst1/ram_reg_0/DIADI[27]      inf           
data[28]                       inst1/ram_reg_0/DIADI[28]      inf           
data[29]                       inst1/ram_reg_0/DIADI[29]      inf           
data[2]                        inst1/ram_reg_0/DIADI[2]       inf           
data[30]                       inst1/ram_reg_0/DIADI[30]      inf           
data[31]                       inst1/ram_reg_0/DIADI[31]      inf           
data[3]                        inst1/ram_reg_0/DIADI[3]       inf           
data[4]                        inst1/ram_reg_0/DIADI[4]       inf           
data[5]                        inst1/ram_reg_0/DIADI[5]       inf           
data[6]                        inst1/ram_reg_0/DIADI[6]       inf           
data[7]                        inst1/ram_reg_0/DIADI[7]       inf           
data[8]                        inst1/ram_reg_0/DIADI[8]       inf           
data[9]                        inst1/ram_reg_0/DIADI[9]       inf           
data[32]                       inst1/ram_reg_0/DIBDI[0]       inf           
data[42]                       inst1/ram_reg_0/DIBDI[10]      inf           
data[43]                       inst1/ram_reg_0/DIBDI[11]      inf           
data[44]                       inst1/ram_reg_0/DIBDI[12]      inf           
data[45]                       inst1/ram_reg_0/DIBDI[13]      inf           
data[46]                       inst1/ram_reg_0/DIBDI[14]      inf           
data[47]                       inst1/ram_reg_0/DIBDI[15]      inf           
data[48]                       inst1/ram_reg_0/DIBDI[16]      inf           
data[49]                       inst1/ram_reg_0/DIBDI[17]      inf           
data[50]                       inst1/ram_reg_0/DIBDI[18]      inf           
data[51]                       inst1/ram_reg_0/DIBDI[19]      inf           
data[33]                       inst1/ram_reg_0/DIBDI[1]       inf           
data[52]                       inst1/ram_reg_0/DIBDI[20]      inf           
data[53]                       inst1/ram_reg_0/DIBDI[21]      inf           
data[54]                       inst1/ram_reg_0/DIBDI[22]      inf           
data[55]                       inst1/ram_reg_0/DIBDI[23]      inf           
data[56]                       inst1/ram_reg_0/DIBDI[24]      inf           
data[57]                       inst1/ram_reg_0/DIBDI[25]      inf           
data[58]                       inst1/ram_reg_0/DIBDI[26]      inf           
data[59]                       inst1/ram_reg_0/DIBDI[27]      inf           
data[60]                       inst1/ram_reg_0/DIBDI[28]      inf           
data[61]                       inst1/ram_reg_0/DIBDI[29]      inf           
data[34]                       inst1/ram_reg_0/DIBDI[2]       inf           
data[62]                       inst1/ram_reg_0/DIBDI[30]      inf           
data[63]                       inst1/ram_reg_0/DIBDI[31]      inf           
data[35]                       inst1/ram_reg_0/DIBDI[3]       inf           
data[36]                       inst1/ram_reg_0/DIBDI[4]       inf           
data[37]                       inst1/ram_reg_0/DIBDI[5]       inf           
data[38]                       inst1/ram_reg_0/DIBDI[6]       inf           
data[39]                       inst1/ram_reg_0/DIBDI[7]       inf           
data[40]                       inst1/ram_reg_0/DIBDI[8]       inf           
data[41]                       inst1/ram_reg_0/DIBDI[9]       inf           
data[64]                       inst1/ram_reg_0/DIPADIP[0]     inf           
data[65]                       inst1/ram_reg_0/DIPADIP[1]     inf           
data[66]                       inst1/ram_reg_0/DIPADIP[2]     inf           
data[67]                       inst1/ram_reg_0/DIPADIP[3]     inf           
data[68]                       inst1/ram_reg_0/DIPBDIP[0]     inf           
data[69]                       inst1/ram_reg_0/DIPBDIP[1]     inf           
data[70]                       inst1/ram_reg_0/DIPBDIP[2]     inf           
data[71]                       inst1/ram_reg_0/DIPBDIP[3]     inf           
wren                           inst1/ram_reg_0/ENBWREN        inf           
wren                           inst1/ram_reg_0/WEBWE[0]       inf           
wren                           inst1/ram_reg_0/WEBWE[1]       inf           
wren                           inst1/ram_reg_0/WEBWE[2]       inf           
wren                           inst1/ram_reg_0/WEBWE[3]       inf           
wren                           inst1/ram_reg_0/WEBWE[4]       inf           
wren                           inst1/ram_reg_0/WEBWE[5]       inf           
wren                           inst1/ram_reg_0/WEBWE[6]       inf           
wren                           inst1/ram_reg_0/WEBWE[7]       inf           
rdaddress[0]                   inst1/ram_reg_1/ADDRARDADDR[6] inf           
rdaddress[1]                   inst1/ram_reg_1/ADDRARDADDR[7] inf           
rdaddress[2]                   inst1/ram_reg_1/ADDRARDADDR[8] inf           
wraddress[0]                   inst1/ram_reg_1/ADDRBWRADDR[6] inf           
wraddress[1]                   inst1/ram_reg_1/ADDRBWRADDR[7] inf           
wraddress[2]                   inst1/ram_reg_1/ADDRBWRADDR[8] inf           
data[72]                       inst1/ram_reg_1/DIADI[0]       inf           
data[82]                       inst1/ram_reg_1/DIADI[10]      inf           
data[83]                       inst1/ram_reg_1/DIADI[11]      inf           
data[84]                       inst1/ram_reg_1/DIADI[12]      inf           
data[85]                       inst1/ram_reg_1/DIADI[13]      inf           
data[86]                       inst1/ram_reg_1/DIADI[14]      inf           
data[87]                       inst1/ram_reg_1/DIADI[15]      inf           



