Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\FPGAEncrypt\q_sys.qsys --synthesis=VHDL --output-directory=C:\FPGAEncrypt\q_sys\synthesis --family="Cyclone 10 LP" --part=10CL025YU256I7G
Progress: Loading FPGAEncrypt/q_sys.qsys
Progress: Reading input file
Progress: Adding clock_bridge_0 [altera_clock_bridge 17.1]
Progress: Parameterizing module clock_bridge_0
Progress: Adding cpu [altera_nios2_gen2 17.1]
Progress: Parameterizing module cpu
Progress: Adding descriptor_memory [altera_avalon_onchip_memory2 17.1]
Progress: Parameterizing module descriptor_memory
Progress: Adding enet_clk_125m [clock_source 17.1]
Progress: Parameterizing module enet_clk_125m
Progress: Adding enet_pll [altpll 17.1]
Progress: Parameterizing module enet_pll
Progress: Adding eth_tse [altera_eth_tse 17.1]
Progress: Parameterizing module eth_tse
Progress: Adding ext_epcq_flash [altera_epcq_controller2 17.1]
Progress: Parameterizing module ext_epcq_flash
Progress: Adding hbus_clk [clock_source 17.1]
Progress: Parameterizing module hbus_clk
Progress: Adding jtag_uart [altera_avalon_jtag_uart 17.1]
Progress: Parameterizing module jtag_uart
Progress: Adding led_pio [altera_avalon_pio 17.1]
Progress: Parameterizing module led_pio
Progress: Adding mm_bridge_0 [altera_avalon_mm_bridge 17.1]
Progress: Parameterizing module mm_bridge_0
Progress: Adding msgdma_rx [altera_msgdma 17.1]
Progress: Parameterizing module msgdma_rx
Progress: Adding msgdma_tx [altera_msgdma 17.1]
Progress: Parameterizing module msgdma_tx
Progress: Adding onchip_ram [altera_avalon_onchip_memory2 17.1]
Progress: Parameterizing module onchip_ram
Progress: Adding opencores_i2c_0 [opencores_i2c 9.1]
Progress: Parameterizing module opencores_i2c_0
Progress: Adding remote_update [altera_remote_update 17.1]
Progress: Parameterizing module remote_update
Progress: Adding sll_hyperbus_controller_top_0 [sll_hyperbus_controller_top 3.1.0]
Progress: Parameterizing module sll_hyperbus_controller_top_0
Progress: Adding sys_clk_timer [altera_avalon_timer 17.1]
Progress: Parameterizing module sys_clk_timer
Progress: Adding sysid [altera_avalon_sysid_qsys 17.1]
Progress: Parameterizing module sysid
Progress: Adding user_dipsw [altera_avalon_pio 17.1]
Progress: Parameterizing module user_dipsw
Progress: Adding user_pb [altera_avalon_pio 17.1]
Progress: Parameterizing module user_pb
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: q_sys.q_sys: Module dependency loop involving: "cpu" (altera_nios2_gen2 17.1), "sll_hyperbus_controller_top_0" (sll_hyperbus_controller_top 3.1.0)
Info: q_sys.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: q_sys.msgdma_rx: Address alignment of the descriptors: The descriptors must be aligned on Avalon-MM Descriptor read/write master's data width boundary. In this case, it is 32-bit boundary.
Info: q_sys.msgdma_rx.dispatcher_internal: Interrupts must be handled by the component connected to the response source port (such as a descriptor pre-fetching block)
Info: q_sys.msgdma_tx: Address alignment of the descriptors: The descriptors must be aligned on Avalon-MM Descriptor read/write master's data width boundary. In this case, it is 32-bit boundary.
Info: q_sys.msgdma_tx.dispatcher_internal: Interrupts must be handled by the component connected to the response source port (such as a descriptor pre-fetching block)
Info: q_sys.sll_hyperbus_controller_top_0: The input clock frequency (in_clk) must be manually configured by the user when using proprietary board.
Warning: q_sys.sll_hyperbus_controller_top_0: S/Labs HBMC: Please ignore the 'Module dependency loop' warning in the above line. That message will always be generated by Qsys when using the PLL integrated in S/Labs HBMC. 
Info: q_sys.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: q_sys.sysid: Time stamp will be automatically updated when this component is generated.
Info: q_sys.user_dipsw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: q_sys.user_pb: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: q_sys.eth_tse.receive/msgdma_rx.st_sink: Ready latency is 2 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Warning: q_sys.eth_tse: eth_tse.mac_misc_connection must be exported, or connected to a matching conduit.
Warning: q_sys.ext_epcq_flash: Interrupt sender ext_epcq_flash.interrupt_sender is not connected to an interrupt receiver
Warning: q_sys.opencores_i2c_0: Interrupt sender opencores_i2c_0.interrupt_sender is not connected to an interrupt receiver
Warning: q_sys.enet_pll: enet_pll.pll_slave must be connected to an Avalon-MM master
Info: q_sys: Generating q_sys "q_sys" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0
Info: Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src0 and cmd_mux_002.sink1
Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1
Info: Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2
Info: Inserting clock-crossing logic between rsp_demux_002.src1 and rsp_mux_001.sink0
Warning: Pipeline stage not inserted between cmd_mux_004.src and sll_hyperbus_controller_top_0_iavs0_burst_adapter.sink0 because they are unconnected in the interconnect. Please remove stale pipeline stage requirements.
Info: avalon_st_adapter: Inserting timing_adapter: timing_adapter_0
Info: cpu: "q_sys" instantiated altera_nios2_gen2 "cpu"
Info: descriptor_memory: Starting RTL generation for module 'q_sys_descriptor_memory'
Info: descriptor_memory:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=q_sys_descriptor_memory --dir=C:/Users/alany/AppData/Local/Temp/alt0276_6684528979246333978.dir/0003_descriptor_memory_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/alany/AppData/Local/Temp/alt0276_6684528979246333978.dir/0003_descriptor_memory_gen//q_sys_descriptor_memory_component_configuration.pl  --do_build_sim=0  ]
Info: descriptor_memory: Done RTL generation for module 'q_sys_descriptor_memory'
Info: descriptor_memory: "q_sys" instantiated altera_avalon_onchip_memory2 "descriptor_memory"
Info: enet_pll: "q_sys" instantiated altpll "enet_pll"
Info: eth_tse: "q_sys" instantiated altera_eth_tse "eth_tse"
Info: ext_epcq_flash: "q_sys" instantiated altera_epcq_controller2 "ext_epcq_flash"
Info: jtag_uart: Starting RTL generation for module 'q_sys_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=q_sys_jtag_uart --dir=C:/Users/alany/AppData/Local/Temp/alt0276_6684528979246333978.dir/0006_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/alany/AppData/Local/Temp/alt0276_6684528979246333978.dir/0006_jtag_uart_gen//q_sys_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'q_sys_jtag_uart'
Info: jtag_uart: "q_sys" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: led_pio: Starting RTL generation for module 'q_sys_led_pio'
Info: led_pio:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=q_sys_led_pio --dir=C:/Users/alany/AppData/Local/Temp/alt0276_6684528979246333978.dir/0007_led_pio_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/alany/AppData/Local/Temp/alt0276_6684528979246333978.dir/0007_led_pio_gen//q_sys_led_pio_component_configuration.pl  --do_build_sim=0  ]
Info: led_pio: Done RTL generation for module 'q_sys_led_pio'
Info: led_pio: "q_sys" instantiated altera_avalon_pio "led_pio"
Info: mm_bridge_0: "q_sys" instantiated altera_avalon_mm_bridge "mm_bridge_0"
Info: msgdma_rx: "q_sys" instantiated altera_msgdma "msgdma_rx"
Info: msgdma_tx: "q_sys" instantiated altera_msgdma "msgdma_tx"
Info: onchip_ram: Starting RTL generation for module 'q_sys_onchip_ram'
Info: onchip_ram:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=q_sys_onchip_ram --dir=C:/Users/alany/AppData/Local/Temp/alt0276_6684528979246333978.dir/0009_onchip_ram_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/alany/AppData/Local/Temp/alt0276_6684528979246333978.dir/0009_onchip_ram_gen//q_sys_onchip_ram_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_ram: Done RTL generation for module 'q_sys_onchip_ram'
Info: onchip_ram: "q_sys" instantiated altera_avalon_onchip_memory2 "onchip_ram"
Info: opencores_i2c_0: "q_sys" instantiated opencores_i2c "opencores_i2c_0"
Info: remote_update: "q_sys" instantiated altera_remote_update "remote_update"
Info: sll_hyperbus_controller_top_0: create_temp_file C:/Users/alany/AppData/Local/Temp/alt0276_6684528979246333978.dir/0011_sll_hyperbus_controller_top_0_gen/temp.txt
Info: sll_hyperbus_controller_top_0: "q_sys" instantiated sll_hyperbus_controller_top "sll_hyperbus_controller_top_0"
Info: sys_clk_timer: Starting RTL generation for module 'q_sys_sys_clk_timer'
Info: sys_clk_timer:   Generation command is [exec C:/intelFPGA_lite/17.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=q_sys_sys_clk_timer --dir=C:/Users/alany/AppData/Local/Temp/alt0276_6684528979246333978.dir/0012_sys_clk_timer_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/alany/AppData/Local/Temp/alt0276_6684528979246333978.dir/0012_sys_clk_timer_gen//q_sys_sys_clk_timer_component_configuration.pl  --do_build_sim=0  ]
Info: sys_clk_timer: Done RTL generation for module 'q_sys_sys_clk_timer'
Info: sys_clk_timer: "q_sys" instantiated altera_avalon_timer "sys_clk_timer"
Info: sysid: "q_sys" instantiated altera_avalon_sysid_qsys "sysid"
Info: user_dipsw: Starting RTL generation for module 'q_sys_user_dipsw'
Info: user_dipsw:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=q_sys_user_dipsw --dir=C:/Users/alany/AppData/Local/Temp/alt0276_6684528979246333978.dir/0014_user_dipsw_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/alany/AppData/Local/Temp/alt0276_6684528979246333978.dir/0014_user_dipsw_gen//q_sys_user_dipsw_component_configuration.pl  --do_build_sim=0  ]
Info: user_dipsw: Done RTL generation for module 'q_sys_user_dipsw'
Info: user_dipsw: "q_sys" instantiated altera_avalon_pio "user_dipsw"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "q_sys" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "q_sys" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: irq_mapper: "q_sys" instantiated altera_irq_mapper "irq_mapper"
Info: avalon_st_adapter: "q_sys" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: rst_controller: "q_sys" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'q_sys_cpu_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=q_sys_cpu_cpu --dir=C:/Users/alany/AppData/Local/Temp/alt0276_6684528979246333978.dir/0017_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/alany/AppData/Local/Temp/alt0276_6684528979246333978.dir/0017_cpu_gen//q_sys_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2025.07.07 15:45:23 (*) Starting Nios II generation
Info: cpu: # 2025.07.07 15:45:23 (*)   Checking for plaintext license.
Info: cpu: # 2025.07.07 15:45:23 (*)   Plaintext license not found.
Info: cpu: # 2025.07.07 15:45:23 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2025.07.07 15:45:24 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2025.07.07 15:45:24 (*)   Elaborating CPU configuration settings
Info: cpu: # 2025.07.07 15:45:24 (*)   Creating all objects for CPU
Info: cpu: # 2025.07.07 15:45:24 (*)     Testbench
Info: cpu: # 2025.07.07 15:45:24 (*)     Instruction decoding
Info: cpu: # 2025.07.07 15:45:24 (*)       Instruction fields
Info: cpu: # 2025.07.07 15:45:24 (*)       Instruction decodes
Info: cpu: # 2025.07.07 15:45:25 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2025.07.07 15:45:25 (*)       Instruction controls
Info: cpu: # 2025.07.07 15:45:25 (*)     Pipeline frontend
Info: cpu: # 2025.07.07 15:45:25 (*)     Pipeline backend
Info: cpu: # 2025.07.07 15:45:27 (*)   Generating RTL from CPU objects
Info: cpu: # 2025.07.07 15:45:28 (*)   Creating encrypted RTL
Info: cpu: # 2025.07.07 15:45:28 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'q_sys_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: i_tse_mac: "eth_tse" instantiated altera_eth_tse_mac "i_tse_mac"
Info: asmi2_inst_epcq_ctrl: "ext_epcq_flash" instantiated altera_asmi_parallel2 "asmi2_inst_epcq_ctrl"
Info: addr_adaption_0: "ext_epcq_flash" instantiated altera_qspi_address_adaption "addr_adaption_0"
Info: dispatcher_internal: "msgdma_rx" instantiated modular_sgdma_dispatcher "dispatcher_internal"
Info: prefetcher_internal: "msgdma_rx" instantiated altera_msgdma_prefetcher "prefetcher_internal"
Info: write_mstr_internal: "msgdma_rx" instantiated dma_write_master "write_mstr_internal"
Info: read_mstr_internal: "msgdma_tx" instantiated dma_read_master "read_mstr_internal"
Info: remote_update_core: Generating top-level entity altera_remote_update_core.
Info: remote_update_core: "remote_update" instantiated altera_remote_update_core "remote_update_core"
Info: remote_update_controller: "remote_update" instantiated altera_avalon_remote_update_controller "remote_update_controller"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: ext_epcq_flash_avl_csr_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "ext_epcq_flash_avl_csr_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: ext_epcq_flash_avl_csr_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "ext_epcq_flash_avl_csr_agent"
Info: ext_epcq_flash_avl_csr_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "ext_epcq_flash_avl_csr_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info: cpu_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "cpu_data_master_limiter"
Info: Reusing file C:/FPGAEncrypt/q_sys/synthesis/submodules/altera_avalon_sc_fifo.v
Info: ext_epcq_flash_avl_csr_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "ext_epcq_flash_avl_csr_burst_adapter"
Info: Reusing file C:/FPGAEncrypt/q_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/FPGAEncrypt/q_sys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_004: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_004"
Info: Reusing file C:/FPGAEncrypt/q_sys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: rsp_demux_004: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_004"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/FPGAEncrypt/q_sys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/FPGAEncrypt/q_sys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file C:/FPGAEncrypt/q_sys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file C:/FPGAEncrypt/q_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: Reusing file C:/FPGAEncrypt/q_sys/synthesis/submodules/altera_std_synchronizer_nocut.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_004: "mm_interconnect_1" instantiated altera_merlin_router "router_004"
Info: router_005: "mm_interconnect_1" instantiated altera_merlin_router "router_005"
Info: router_006: "mm_interconnect_1" instantiated altera_merlin_router "router_006"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_004: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux_004"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/FPGAEncrypt/q_sys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_001: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/FPGAEncrypt/q_sys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/FPGAEncrypt/q_sys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_004: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux_004"
Info: Reusing file C:/FPGAEncrypt/q_sys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: timing_adapter_0: "avalon_st_adapter" instantiated timing_adapter "timing_adapter_0"
Info: csr_controller: "asmi2_inst_epcq_ctrl" instantiated altera_asmi2_csr_controller "csr_controller"
Info: avst_fifo: "Generating: avst_fifo"
Info: xip_controller: "asmi2_inst_epcq_ctrl" instantiated altera_asmi2_xip_controller "xip_controller"
Info: merlin_demultiplexer_0: "asmi2_inst_epcq_ctrl" instantiated altera_merlin_demultiplexer "merlin_demultiplexer_0"
Info: multiplexer: "asmi2_inst_epcq_ctrl" instantiated altera_merlin_multiplexer "multiplexer"
Info: Reusing file C:/FPGAEncrypt/q_sys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: asmi2_cmd_generator_0: "asmi2_inst_epcq_ctrl" instantiated altera_asmi2_cmd_generator "asmi2_cmd_generator_0"
Info: asmi2_qspi_interface_0: "asmi2_inst_epcq_ctrl" instantiated altera_asmi2_qspi_interface "asmi2_qspi_interface_0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: avst_fifo: "xip_controller" instantiated altera_asmi2_xip_controller "avst_fifo"
Info: q_sys: Done "q_sys" with 81 modules, 256 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
