# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../../第二次实验课/第二次实验课材料/comp_16/TEMPLATE_COMP_16.v" \
"../../../../16bits_comp.srcs/sources_1/new/comp_16.v" \
"../../../../16bits_comp.srcs/sources_1/new/comp_4.v" \
"../../../../../../第二次实验课/第二次实验课材料/comp_16/Test_comp_16.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
