Release 9.1.03i - xst J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "make.prj"
Input Format                       : mixed
Synthesis Constraint File          : make.xcf
Ignore Synthesis Constraint File   : no

---- Target Parameters
Output File Name                   : "ddr_wrapper_144d_27a_r1.ngc"
Output Format                      : NGC
Target Device                      : xc4vfx100ff1152-10

---- Source Options
Top Module Name                    : ddr_wrapper_144d_27a_r1
Automatic FSM Extraction           : yes
FSM Encoding Algorithm             : Auto
Resource Sharing                   : yes
FSM Style                          : lut
RAM Extraction                     : yes
RAM Style                          : auto
ROM Extraction                     : yes
ROM Style                          : auto
Mux Extraction                     : yes
Mux Style                          : auto
Decoder Extraction                 : yes
Priority Encoder Extraction        : yes
Shift Register Extraction          : yes
Logical Shifter Extraction         : yes
XOR Collapsing                     : yes
Multiplier Style                   : auto
Automatic Register Balancing       : no
Safe Implementation                : no

---- Target Options
Add IO Buffers                     : no
Pack IO Registers into IOBs        : auto
Global Maximum Fanout              : 25
Add Generic Clock Buffer(BUFG)     : 0
Register Duplication               : yes
Equivalent register Removal        : yes
Slice Packing                      : yes
Convert Tristates To Logic         : yes
Optimize Instantiated Primitives   : no
Use Clock Enable                   : auto
Use Synchronous Set                : yes
Use Synchronous Reset              : yes

---- General Options
Optimization Effort                : 2
Optimization Goal                  : speed
Global Optimization                : allclocknets
RTL Output                         : no
Write Timing Constraints           : no
Verilog 2001                       : yes
Keep Hierarchy                     : no
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Cross Clock Analysis               : no
Slice Utilization Ratio            : 100
Read Cores                         : optimize
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : D:\Telops\Common_HDL\CoreGen_V4

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/telops/Common_HDL/DDR_Ctrl/src/MIG/mem_interface_top_parameters_0.vhd" in Library work.
Package <mem_interface_top_parameters_0> compiled.
Compiling vhdl file "D:/telops/Common_HDL/DDR_Ctrl/src/MIG/mem_interface_top_RAM_D_0.vhd" in Library work.
Entity <mem_interface_top_RAM_D_0> compiled.
Entity <mem_interface_top_RAM_D_0> (Architecture <arch>) compiled.
Compiling vhdl file "D:/telops/Common_HDL/DDR_Ctrl/src/MIG/mem_interface_top_rd_wr_addr_fifo_0.vhd" in Library work.
Entity <mem_interface_top_rd_wr_addr_fifo_0> compiled.
Entity <mem_interface_top_rd_wr_addr_fifo_0> (Architecture <arch>) compiled.
Compiling vhdl file "D:/telops/Common_HDL/DDR_Ctrl/src/MIG/mem_interface_top_wr_data_fifo_16.vhd" in Library work.
Entity <mem_interface_top_wr_data_fifo_16> compiled.
Entity <mem_interface_top_wr_data_fifo_16> (Architecture <arch>) compiled.
Compiling vhdl file "D:/telops/Common_HDL/DDR_Ctrl/src/MIG/mem_interface_top_wr_data_fifo_8.vhd" in Library work.
Entity <mem_interface_top_wr_data_fifo_8> compiled.
Entity <mem_interface_top_wr_data_fifo_8> (Architecture <arch>) compiled.
Compiling vhdl file "D:/telops/Common_HDL/DDR_Ctrl/src/MIG/mem_interface_top_pattern_compare4.vhd" in Library work.
Entity <mem_interface_top_pattern_compare4> compiled.
Entity <mem_interface_top_pattern_compare4> (Architecture <arch>) compiled.
Compiling vhdl file "D:/telops/Common_HDL/DDR_Ctrl/src/MIG/mem_interface_top_rd_data_fifo_0.vhd" in Library work.
Entity <mem_interface_top_rd_data_fifo_0> compiled.
Entity <mem_interface_top_rd_data_fifo_0> (Architecture <arch>) compiled.
Compiling vhdl file "D:/telops/Common_HDL/DDR_Ctrl/src/MIG/mem_interface_top_v4_dqs_iob.vhd" in Library work.
Entity <mem_interface_top_v4_dqs_iob> compiled.
Entity <mem_interface_top_v4_dqs_iob> (Architecture <arch>) compiled.
Compiling vhdl file "D:/telops/Common_HDL/DDR_Ctrl/src/MIG/mem_interface_top_v4_dq_iob.vhd" in Library work.
Entity <mem_interface_top_v4_dq_iob> compiled.
Entity <mem_interface_top_v4_dq_iob> (Architecture <arch>) compiled.
Compiling vhdl file "D:/telops/Common_HDL/DDR_Ctrl/src/MIG/mem_interface_top_tap_ctrl_0.vhd" in Library work.
Entity <mem_interface_top_tap_ctrl> compiled.
Entity <mem_interface_top_tap_ctrl> (Architecture <arch>) compiled.
Compiling vhdl file "D:/telops/Common_HDL/DDR_Ctrl/src/MIG/mem_interface_top_data_tap_inc.vhd" in Library work.
Entity <mem_interface_top_data_tap_inc> compiled.
Entity <mem_interface_top_data_tap_inc> (Architecture <arch>) compiled.
Compiling vhdl file "D:/telops/Common_HDL/DDR_Ctrl/src/MIG/mem_interface_top_rd_data_0.vhd" in Library work.
Entity <mem_interface_top_rd_data_0> compiled.
Entity <mem_interface_top_rd_data_0> (Architecture <arch>) compiled.
Compiling vhdl file "D:/telops/Common_HDL/DDR_Ctrl/src/MIG/mem_interface_top_backend_fifos_0.vhd" in Library work.
Entity <mem_interface_top_backend_fifos_0> compiled.
Entity <mem_interface_top_backend_fifos_0> (Architecture <arch>) compiled.
Compiling vhdl file "D:/telops/Common_HDL/DDR_Ctrl/src/MIG/mem_interface_top_infrastructure_iobs_0.vhd" in Library work.
Entity <mem_interface_top_infrastructure_iobs_0> compiled.
Entity <mem_interface_top_infrastructure_iobs_0> (Architecture <arch>) compiled.
Compiling vhdl file "D:/telops/Common_HDL/DDR_Ctrl/src/MIG/mem_interface_top_data_path_iobs_0.vhd" in Library work.
Entity <mem_interface_top_data_path_iobs_0> compiled.
Entity <mem_interface_top_data_path_iobs_0> (Architecture <arch>) compiled.
Compiling vhdl file "D:/telops/Common_HDL/DDR_Ctrl/src/MIG/mem_interface_top_controller_iobs_0.vhd" in Library work.
Entity <mem_interface_top_controller_iobs_0> compiled.
Entity <mem_interface_top_controller_iobs_0> (Architecture <arch>) compiled.
Compiling vhdl file "D:/telops/Common_HDL/DDR_Ctrl/src/MIG/mem_interface_top_data_write_0.vhd" in Library work.
Entity <mem_interface_top_data_write_0> compiled.
Entity <mem_interface_top_data_write_0> (Architecture <arch>) compiled.
Compiling vhdl file "D:/telops/Common_HDL/DDR_Ctrl/src/MIG/mem_interface_top_tap_logic_0.vhd" in Library work.
Entity <mem_interface_top_tap_logic_0> compiled.
Entity <mem_interface_top_tap_logic_0> (Architecture <arch>) compiled.
Compiling vhdl file "D:/telops/Common_HDL/DDR_Ctrl/src/MIG/mem_interface_top_data_path_0.vhd" in Library work.
Entity <mem_interface_top_data_path_0> compiled.
Entity <mem_interface_top_data_path_0> (Architecture <arch>) compiled.
Compiling vhdl file "D:/telops/Common_HDL/DDR_Ctrl/src/MIG/mem_interface_top_iobs_0.vhd" in Library work.
Entity <mem_interface_top_iobs_0> compiled.
Entity <mem_interface_top_iobs_0> (Architecture <arch>) compiled.
Compiling vhdl file "D:/telops/Common_HDL/DDR_Ctrl/src/MIG/mem_interface_top_user_interface_0.vhd" in Library work.
Entity <mem_interface_top_user_interface_0> compiled.
Entity <mem_interface_top_user_interface_0> (Architecture <arch>) compiled.
Compiling vhdl file "D:/telops/Common_HDL/DDR_Ctrl/src/MIG/mem_interface_top_ddr_controller_0.vhd" in Library work.
Entity <mem_interface_top_ddr_controller_0> compiled.
Entity <mem_interface_top_ddr_controller_0> (Architecture <arch>) compiled.
Compiling vhdl file "D:/telops/Common_HDL/Utilities/double_sync.vhd" in Library common_hdl.
Entity <double_sync> compiled.
Entity <double_sync> (Architecture <RTL>) compiled.
Compiling vhdl file "D:/telops/Common_HDL/DDR_Ctrl/src/User-Interface/DDR_Interface_FSM.vhd" in Library work.
Entity <DDR_Interface_FSM> compiled.
Entity <DDR_Interface_FSM> (Architecture <FSM>) compiled.
Compiling vhdl file "D:/telops/Common_HDL/DDR_Ctrl/src/Tester/mctrl_iface.vhd" in Library work.
Entity <mctrl_iface> compiled.
Entity <mctrl_iface> (Architecture <rtl>) compiled.
Compiling vhdl file "D:/telops/Common_HDL/DDR_Ctrl/Active-HDL/IFTIRS_dataproc/compile/ddr_test_sm.vhd" in Library work.
Entity <ddr_test_sm> compiled.
Entity <ddr_test_sm> (Architecture <from_asf>) compiled.
Compiling vhdl file "D:/telops/Common_HDL/DDR_Ctrl/src/Tester/dat_gen.vhd" in Library work.
Entity <dat_gen> compiled.
Entity <dat_gen> (Architecture <rtl>) compiled.
Compiling vhdl file "D:/telops/Common_HDL/DDR_Ctrl/src/Tester/adr_gen.vhd" in Library work.
Entity <adr_gen> compiled.
Entity <adr_gen> (Architecture <rtl>) compiled.
Compiling vhdl file "D:/telops/Common_HDL/DDR_Ctrl/src/Tester/dat_path.vhd" in Library work.
Entity <dat_path> compiled.
Entity <dat_path> (Architecture <rtl>) compiled.
Compiling vhdl file "D:/telops/Common_HDL/DDR_Ctrl/src/MIG/mem_interface_top_top_0.vhd" in Library work.
Entity <mem_interface_top_top_0> compiled.
Entity <mem_interface_top_top_0> (Architecture <arch>) compiled.
Compiling vhdl file "D:/telops/Common_HDL/DDR_Ctrl/src/MIG/mem_interface_top_infrastructure.vhd" in Library work.
Entity <mem_interface_top_infrastructure> compiled.
Entity <mem_interface_top_infrastructure> (Architecture <arch>) compiled.
Compiling vhdl file "D:/telops/Common_HDL/DDR_Ctrl/src/MIG/mem_interface_top_idelay_ctrl.vhd" in Library work.
Entity <mem_interface_top_idelay_ctrl> compiled.
Entity <mem_interface_top_idelay_ctrl> (Architecture <arch>) compiled.
Compiling vhdl file "D:/telops/Common_HDL/DDR_Ctrl/Active-HDL/IFTIRS_dataproc/compile/ddr_tester.vhd" in Library work.
Entity <ddr_tester> compiled.
Entity <ddr_tester> (Architecture <from_bde>) compiled.
Compiling vhdl file "D:/telops/Common_HDL/DDR_Ctrl/src/User-Interface/DDR_Interface.vhd" in Library work.
Entity <DDR_Interface> compiled.
Entity <DDR_Interface> (Architecture <RTL>) compiled.
Compiling vhdl file "D:/telops/Common_HDL/DDR_Ctrl/Active-HDL/IFTIRS_dataproc/compile/ddr_block.vhd" in Library work.
Entity <ddr_block> compiled.
Entity <ddr_block> (Architecture <ddr_block>) compiled.
Compiling vhdl file "D:/telops/Common_HDL/DDR_Ctrl/src/MIG/mem_interface_top.vhd" in Library work.
Entity <mem_interface_top> compiled.
Entity <mem_interface_top> (Architecture <arc_mem_interface_top>) compiled.
Compiling vhdl file "D:/telops/Common_HDL/DDR_Ctrl/src/User-Interface/ddr_top.vhd" in Library work.
Entity <ddr_top> compiled.
Entity <ddr_top> (Architecture <RTL>) compiled.
Compiling vhdl file "D:/telops/Common_HDL/DDR_Ctrl/src/NGC/ddr_wrapper_144d_27a_r1.vhd" in Library work.
Entity <ddr_wrapper_144d_27a_r1> compiled.
Entity <ddr_wrapper_144d_27a_r1> (Architecture <STRUCTURE>) compiled.

Reading constraint file make.xcf.
XCF parsing done.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <ddr_wrapper_144d_27a_r1> in library <work> (architecture <STRUCTURE>).

Analyzing hierarchy for entity <ddr_top> in library <work> (architecture <RTL>) with generics.
	CMD_TO_CMD_DLY = "100000"
	CONSECUTIVE_CMD = "01111"
	REGISTERED_DIMM = '1'
	RF_AFULL_CNT = "11010"
	SIMULATION = false
	USER_ADDR_WIDTH = 27
	USER_DATA_WIDTH = 144
	WF_AFULL_CNT = "11000"

Analyzing hierarchy for entity <ddr_block> in library <work> (architecture <ddr_block>) with generics.
	CMD_TO_CMD_DLY = "100000"
	CONSECUTIVE_CMD = "01111"
	RF_AFULL_CNT = "11010"
	SIMULATION = false
	USER_ADDR_WIDTH = 27
	USER_DATA_WIDTH = 144
	WF_AFULL_CNT = "11000"

Analyzing hierarchy for entity <mem_interface_top> in library <work> (architecture <arc_mem_interface_top>) with generics.
	REGISTERED_DIMM = '1'

Analyzing hierarchy for entity <ddr_tester> in library <work> (architecture <from_bde>) with generics.
	SIMULATION = false
	USER_ADDR_WIDTH = 27

Analyzing hierarchy for entity <ddr_interface> in library <work> (architecture <RTL>) with generics.
	CMD_TO_CMD_DLY = "100000"
	CONSECUTIVE_CMD = "01111"
	RF_AFULL_CNT = "11010"
	USER_ADDR_WIDTH = 27
	USER_DATA_WIDTH = 144
	WF_AFULL_CNT = "11000"

Analyzing hierarchy for entity <mem_interface_top_top_0> in library <work> (architecture <arch>) with generics.
	REGISTERED_DIMM = '1'

Analyzing hierarchy for entity <mem_interface_top_infrastructure> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <mem_interface_top_idelay_ctrl> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <mctrl_iface> in library <work> (architecture <rtl>) with generics.
	SIMULATION = false

Analyzing hierarchy for entity <ddr_test_sm> in library <work> (architecture <from_asf>).

Analyzing hierarchy for entity <dat_gen> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <adr_gen> in library <work> (architecture <rtl>) with generics.
	USER_ADDR_WIDTH = 27

Analyzing hierarchy for entity <dat_path> in library <work> (architecture <rtl>) with generics.
	SIMULATION = false

Analyzing hierarchy for entity <double_sync> in library <common_hdl> (architecture <RTL>) with generics.
	INIT_VALUE = '0'

Analyzing hierarchy for entity <double_sync> in library <common_hdl> (architecture <RTL>) with generics.
	INIT_VALUE = '1'

Analyzing hierarchy for entity <double_sync> in library <common_hdl> (architecture <RTL>) with generics.
	INIT_VALUE = '0'

Analyzing hierarchy for entity <DDR_Interface_FSM> in library <work> (architecture <FSM>) with generics.
	SOURCE_CONSECUTIVE_CMDS = "01111"

Analyzing hierarchy for entity <mem_interface_top_data_path_0> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <mem_interface_top_iobs_0> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <mem_interface_top_user_interface_0> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <mem_interface_top_ddr_controller_0> in library <work> (architecture <arch>) with generics.
	REGISTERED_DIMM = '1'

Analyzing hierarchy for entity <mem_interface_top_data_write_0> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <mem_interface_top_tap_logic_0> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <mem_interface_top_infrastructure_iobs_0> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <mem_interface_top_data_path_iobs_0> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <mem_interface_top_controller_iobs_0> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <mem_interface_top_rd_data_0> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <mem_interface_top_backend_fifos_0> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <mem_interface_top_tap_ctrl> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <mem_interface_top_data_tap_inc> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <mem_interface_top_v4_dqs_iob> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <mem_interface_top_v4_dq_iob> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <mem_interface_top_pattern_compare4> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <mem_interface_top_rd_data_fifo_0> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <mem_interface_top_rd_wr_addr_fifo_0> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <mem_interface_top_wr_data_fifo_16> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <mem_interface_top_wr_data_fifo_8> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <mem_interface_top_RAM_D_0> in library <work> (architecture <arch>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ddr_wrapper_144d_27a_r1> in library <work> (Architecture <STRUCTURE>).
Entity <ddr_wrapper_144d_27a_r1> analyzed. Unit <ddr_wrapper_144d_27a_r1> generated.

Analyzing generic Entity <ddr_top> in library <work> (Architecture <RTL>).
	CMD_TO_CMD_DLY = "100000"
	CONSECUTIVE_CMD = "01111"
	REGISTERED_DIMM = '1'
	RF_AFULL_CNT = "11010"
	SIMULATION = false
	USER_ADDR_WIDTH = 27
	USER_DATA_WIDTH = 144
	WF_AFULL_CNT = "11000"
WARNING:Xst:753 - "D:/telops/Common_HDL/DDR_Ctrl/src/User-Interface/ddr_top.vhd" line 350: Unconnected output port 'cntrl0_BURST_LENGTH' of component 'mem_interface_top'.
Entity <ddr_top> analyzed. Unit <ddr_top> generated.

Analyzing generic Entity <ddr_block> in library <work> (Architecture <ddr_block>).
	CMD_TO_CMD_DLY = "100000"
	CONSECUTIVE_CMD = "01111"
	RF_AFULL_CNT = "11010"
	SIMULATION = false
	USER_ADDR_WIDTH = 27
	USER_DATA_WIDTH = 144
	WF_AFULL_CNT = "11000"
WARNING:Xst:753 - "D:/telops/Common_HDL/DDR_Ctrl/Active-HDL/IFTIRS_dataproc/compile/ddr_block.vhd" line 179: Unconnected output port 'DEAD_BIT' of component 'ddr_tester'.
WARNING:Xst:753 - "D:/telops/Common_HDL/DDR_Ctrl/Active-HDL/IFTIRS_dataproc/compile/ddr_block.vhd" line 179: Unconnected output port 'DEAD_FND' of component 'ddr_tester'.
    Set user-defined property "KEEP =  true" for signal <DEAD_FND> in unit <ddr_tester>.
    Set user-defined property "KEEP =  true" for signal <DDRT_STAT> in unit <ddr_tester>.
    Set user-defined property "KEEP =  true" for signal <DEAD_BIT> in unit <ddr_tester>.
Entity <ddr_block> analyzed. Unit <ddr_block> generated.

Analyzing generic Entity <ddr_tester> in library <work> (Architecture <from_bde>).
	SIMULATION = false
	USER_ADDR_WIDTH = 27
Entity <ddr_tester> analyzed. Unit <ddr_tester> generated.

Analyzing generic Entity <mctrl_iface> in library <work> (Architecture <rtl>).
	SIMULATION = false
Entity <mctrl_iface> analyzed. Unit <mctrl_iface> generated.

Analyzing Entity <ddr_test_sm> in library <work> (Architecture <from_asf>).
    Set property "fsm_extract = yes" for signal <ddr_test_sm>.
    Set property "fsm_fftype = d" for signal <ddr_test_sm>.
Entity <ddr_test_sm> analyzed. Unit <ddr_test_sm> generated.

Analyzing Entity <dat_gen> in library <work> (Architecture <rtl>).
Entity <dat_gen> analyzed. Unit <dat_gen> generated.

Analyzing generic Entity <adr_gen> in library <work> (Architecture <rtl>).
	USER_ADDR_WIDTH = 27
Entity <adr_gen> analyzed. Unit <adr_gen> generated.

Analyzing generic Entity <dat_path> in library <work> (Architecture <rtl>).
	SIMULATION = false
WARNING:Xst:819 - "D:/telops/Common_HDL/DDR_Ctrl/src/Tester/dat_path.vhd" line 59: The following signals are missing in the process sensitivity list:
   RST_DPTH.
Entity <dat_path> analyzed. Unit <dat_path> generated.

Analyzing generic Entity <double_sync.1> in library <common_hdl> (Architecture <RTL>).
	INIT_VALUE = '0'
WARNING:Xst:2211 - "D:/telops/Common_HDL/Utilities/double_sync.vhd" line 48: Instantiating black box module <fd>.
    Set user-defined property "INIT =  0" for instance <flop1> in unit <double_sync.1>.
WARNING:Xst:2211 - "D:/telops/Common_HDL/Utilities/double_sync.vhd" line 49: Instantiating black box module <fd>.
    Set user-defined property "INIT =  0" for instance <flop2> in unit <double_sync.1>.
Entity <double_sync.1> analyzed. Unit <double_sync.1> generated.

Analyzing generic Entity <ddr_interface> in library <work> (Architecture <RTL>).
	CMD_TO_CMD_DLY = "100000"
	CONSECUTIVE_CMD = "01111"
	RF_AFULL_CNT = "11010"
	USER_ADDR_WIDTH = 27
	USER_DATA_WIDTH = 144
	WF_AFULL_CNT = "11000"
WARNING:Xst:1639 - "D:/telops/Common_HDL/DDR_Ctrl/src/User-Interface/DDR_Interface.vhd" line 619: Size of operands are different, smallest operand is adjusted.
WARNING:Xst:2211 - "D:/telops/Common_HDL/DDR_Ctrl/src/User-Interface/DDR_Interface.vhd" line 657: Instantiating black box module <as_fifo_w27_d32>.
WARNING:Xst:2211 - "D:/telops/Common_HDL/DDR_Ctrl/src/User-Interface/DDR_Interface.vhd" line 674: Instantiating black box module <as_fifo_w27_d32>.
WARNING:Xst:2211 - "D:/telops/Common_HDL/DDR_Ctrl/src/User-Interface/DDR_Interface.vhd" line 691: Instantiating black box module <as_fifo_w27_d32>.
WARNING:Xst:2211 - "D:/telops/Common_HDL/DDR_Ctrl/src/User-Interface/DDR_Interface.vhd" line 710: Instantiating black box module <fwft_fifo_w2_d64>.
WARNING:Xst:2211 - "D:/telops/Common_HDL/DDR_Ctrl/src/User-Interface/DDR_Interface.vhd" line 809: Instantiating black box module <as_fifo_w171_d32>.
WARNING:Xst:2211 - "D:/telops/Common_HDL/DDR_Ctrl/src/User-Interface/DDR_Interface.vhd" line 825: Instantiating black box module <as_fifo_w171_d32>.
WARNING:Xst:753 - "D:/telops/Common_HDL/DDR_Ctrl/src/User-Interface/DDR_Interface.vhd" line 841: Unconnected output port 'empty' of component 'as_fifo_w144_d64'.
WARNING:Xst:753 - "D:/telops/Common_HDL/DDR_Ctrl/src/User-Interface/DDR_Interface.vhd" line 841: Unconnected output port 'full' of component 'as_fifo_w144_d64'.
WARNING:Xst:2211 - "D:/telops/Common_HDL/DDR_Ctrl/src/User-Interface/DDR_Interface.vhd" line 841: Instantiating black box module <as_fifo_w144_d64>.
WARNING:Xst:753 - "D:/telops/Common_HDL/DDR_Ctrl/src/User-Interface/DDR_Interface.vhd" line 856: Unconnected output port 'empty' of component 'as_fifo_w144_d64'.
WARNING:Xst:753 - "D:/telops/Common_HDL/DDR_Ctrl/src/User-Interface/DDR_Interface.vhd" line 856: Unconnected output port 'full' of component 'as_fifo_w144_d64'.
WARNING:Xst:2211 - "D:/telops/Common_HDL/DDR_Ctrl/src/User-Interface/DDR_Interface.vhd" line 856: Instantiating black box module <as_fifo_w144_d64>.
WARNING:Xst:753 - "D:/telops/Common_HDL/DDR_Ctrl/src/User-Interface/DDR_Interface.vhd" line 871: Unconnected output port 'empty' of component 'as_fifo_w144_d64'.
WARNING:Xst:753 - "D:/telops/Common_HDL/DDR_Ctrl/src/User-Interface/DDR_Interface.vhd" line 871: Unconnected output port 'full' of component 'as_fifo_w144_d64'.
WARNING:Xst:2211 - "D:/telops/Common_HDL/DDR_Ctrl/src/User-Interface/DDR_Interface.vhd" line 871: Instantiating black box module <as_fifo_w144_d64>.
Entity <ddr_interface> analyzed. Unit <ddr_interface> generated.

Analyzing generic Entity <double_sync.2> in library <common_hdl> (Architecture <RTL>).
	INIT_VALUE = '1'
WARNING:Xst:2211 - "D:/telops/Common_HDL/Utilities/double_sync.vhd" line 48: Instantiating black box module <fd>.
    Set user-defined property "INIT =  1" for instance <flop1> in unit <double_sync.2>.
WARNING:Xst:2211 - "D:/telops/Common_HDL/Utilities/double_sync.vhd" line 49: Instantiating black box module <fd>.
    Set user-defined property "INIT =  1" for instance <flop2> in unit <double_sync.2>.
Entity <double_sync.2> analyzed. Unit <double_sync.2> generated.

Analyzing generic Entity <double_sync.3> in library <common_hdl> (Architecture <RTL>).
	INIT_VALUE = '0'
WARNING:Xst:2211 - "D:/telops/Common_HDL/Utilities/double_sync.vhd" line 48: Instantiating black box module <fd>.
    Set user-defined property "INIT =  0" for instance <flop1> in unit <double_sync.3>.
WARNING:Xst:2211 - "D:/telops/Common_HDL/Utilities/double_sync.vhd" line 49: Instantiating black box module <fd>.
    Set user-defined property "INIT =  0" for instance <flop2> in unit <double_sync.3>.
Entity <double_sync.3> analyzed. Unit <double_sync.3> generated.

Analyzing generic Entity <DDR_Interface_FSM> in library <work> (Architecture <FSM>).
	SOURCE_CONSECUTIVE_CMDS = "01111"
Entity <DDR_Interface_FSM> analyzed. Unit <DDR_Interface_FSM> generated.

Analyzing generic Entity <mem_interface_top> in library <work> (Architecture <arc_mem_interface_top>).
	REGISTERED_DIMM = '1'
Entity <mem_interface_top> analyzed. Unit <mem_interface_top> generated.

Analyzing generic Entity <mem_interface_top_top_0> in library <work> (Architecture <arch>).
	REGISTERED_DIMM = '1'
Entity <mem_interface_top_top_0> analyzed. Unit <mem_interface_top_top_0> generated.

Analyzing Entity <mem_interface_top_data_path_0> in library <work> (Architecture <arch>).
Entity <mem_interface_top_data_path_0> analyzed. Unit <mem_interface_top_data_path_0> generated.

Analyzing Entity <mem_interface_top_data_write_0> in library <work> (Architecture <arch>).
Entity <mem_interface_top_data_write_0> analyzed. Unit <mem_interface_top_data_write_0> generated.

Analyzing Entity <mem_interface_top_tap_logic_0> in library <work> (Architecture <arch>).
Entity <mem_interface_top_tap_logic_0> analyzed. Unit <mem_interface_top_tap_logic_0> generated.

Analyzing Entity <mem_interface_top_tap_ctrl> in library <work> (Architecture <arch>).
    Set property "max_fanout = 5" for signal <Current_State>.
    Set property "max_fanout = 5" for signal <Next_State>.
    Set property "max_fanout = 5" for signal <check_boundary_count>.
INFO:Xst:1561 - "D:/telops/Common_HDL/DDR_Ctrl/src/MIG/mem_interface_top_tap_ctrl_0.vhd" line 393: Mux is complete : default of case is discarded
Entity <mem_interface_top_tap_ctrl> analyzed. Unit <mem_interface_top_tap_ctrl> generated.

Analyzing Entity <mem_interface_top_data_tap_inc> in library <work> (Architecture <arch>).
    Set property "max_fanout = 5" for signal <calibration_dq_r>.
    Set property "max_fanout = 5" for signal <chan_sel_int>.
INFO:Xst:2679 - Register <chan_sel_int<0>> in unit <mem_interface_top_data_tap_inc> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <mem_interface_top_data_tap_inc> analyzed. Unit <mem_interface_top_data_tap_inc> generated.

Analyzing Entity <mem_interface_top_iobs_0> in library <work> (Architecture <arch>).
Entity <mem_interface_top_iobs_0> analyzed. Unit <mem_interface_top_iobs_0> generated.

Analyzing Entity <mem_interface_top_infrastructure_iobs_0> in library <work> (Architecture <arch>).
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <oddr_clk0> in unit <mem_interface_top_infrastructure_iobs_0>.
    Set user-defined property "INIT =  0" for instance <oddr_clk0> in unit <mem_interface_top_infrastructure_iobs_0>.
    Set user-defined property "SRTYPE =  SYNC" for instance <oddr_clk0> in unit <mem_interface_top_infrastructure_iobs_0>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <oddr_clk0n> in unit <mem_interface_top_infrastructure_iobs_0>.
    Set user-defined property "INIT =  0" for instance <oddr_clk0n> in unit <mem_interface_top_infrastructure_iobs_0>.
    Set user-defined property "SRTYPE =  SYNC" for instance <oddr_clk0n> in unit <mem_interface_top_infrastructure_iobs_0>.
Entity <mem_interface_top_infrastructure_iobs_0> analyzed. Unit <mem_interface_top_infrastructure_iobs_0> generated.

Analyzing Entity <mem_interface_top_data_path_iobs_0> in library <work> (Architecture <arch>).
Entity <mem_interface_top_data_path_iobs_0> analyzed. Unit <mem_interface_top_data_path_iobs_0> generated.

Analyzing Entity <mem_interface_top_v4_dqs_iob> in library <work> (Architecture <arch>).
    Set user-defined property "IOBDELAY_TYPE =  VARIABLE" for instance <idelay_dqs> in unit <mem_interface_top_v4_dqs_iob>.
    Set user-defined property "IOBDELAY_VALUE =  0" for instance <idelay_dqs> in unit <mem_interface_top_v4_dqs_iob>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <iddr_dqs> in unit <mem_interface_top_v4_dqs_iob>.
    Set user-defined property "INIT_Q1 =  0" for instance <iddr_dqs> in unit <mem_interface_top_v4_dqs_iob>.
    Set user-defined property "INIT_Q2 =  0" for instance <iddr_dqs> in unit <mem_interface_top_v4_dqs_iob>.
    Set user-defined property "SRTYPE =  SYNC" for instance <iddr_dqs> in unit <mem_interface_top_v4_dqs_iob>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <oddr_dqs> in unit <mem_interface_top_v4_dqs_iob>.
    Set user-defined property "INIT =  0" for instance <oddr_dqs> in unit <mem_interface_top_v4_dqs_iob>.
    Set user-defined property "SRTYPE =  SYNC" for instance <oddr_dqs> in unit <mem_interface_top_v4_dqs_iob>.
    Set user-defined property "INIT =  0" for instance <tri_state_dqs> in unit <mem_interface_top_v4_dqs_iob>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf_dqs> in unit <mem_interface_top_v4_dqs_iob>.
    Set user-defined property "DRIVE =  12" for instance <iobuf_dqs> in unit <mem_interface_top_v4_dqs_iob>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf_dqs> in unit <mem_interface_top_v4_dqs_iob>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf_dqs> in unit <mem_interface_top_v4_dqs_iob>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf_dqs> in unit <mem_interface_top_v4_dqs_iob>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf_dqs> in unit <mem_interface_top_v4_dqs_iob>.
Entity <mem_interface_top_v4_dqs_iob> analyzed. Unit <mem_interface_top_v4_dqs_iob> generated.

Analyzing Entity <mem_interface_top_v4_dq_iob> in library <work> (Architecture <arch>).
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE" for instance <oddr_dq> in unit <mem_interface_top_v4_dq_iob>.
    Set user-defined property "SRTYPE =  SYNC" for instance <oddr_dq> in unit <mem_interface_top_v4_dq_iob>.
    Set user-defined property "INIT =  0" for instance <oddr_dq> in unit <mem_interface_top_v4_dq_iob>.
    Set user-defined property "INIT =  0" for instance <tri_state_dq> in unit <mem_interface_top_v4_dq_iob>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <iobuf_dq> in unit <mem_interface_top_v4_dq_iob>.
    Set user-defined property "DRIVE =  12" for instance <iobuf_dq> in unit <mem_interface_top_v4_dq_iob>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <iobuf_dq> in unit <mem_interface_top_v4_dq_iob>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <iobuf_dq> in unit <mem_interface_top_v4_dq_iob>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <iobuf_dq> in unit <mem_interface_top_v4_dq_iob>.
    Set user-defined property "SLEW =  SLOW" for instance <iobuf_dq> in unit <mem_interface_top_v4_dq_iob>.
    Set user-defined property "IOBDELAY_TYPE =  VARIABLE" for instance <idelay_dq> in unit <mem_interface_top_v4_dq_iob>.
    Set user-defined property "IOBDELAY_VALUE =  0" for instance <idelay_dq> in unit <mem_interface_top_v4_dq_iob>.
    Set user-defined property "DDR_CLK_EDGE =  SAME_EDGE_PIPELINED" for instance <iddr_dq> in unit <mem_interface_top_v4_dq_iob>.
    Set user-defined property "INIT_Q1 =  0" for instance <iddr_dq> in unit <mem_interface_top_v4_dq_iob>.
    Set user-defined property "INIT_Q2 =  0" for instance <iddr_dq> in unit <mem_interface_top_v4_dq_iob>.
    Set user-defined property "SRTYPE =  SYNC" for instance <iddr_dq> in unit <mem_interface_top_v4_dq_iob>.
Entity <mem_interface_top_v4_dq_iob> analyzed. Unit <mem_interface_top_v4_dq_iob> generated.

Analyzing Entity <mem_interface_top_controller_iobs_0> in library <work> (Architecture <arch>).
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <r0> in unit <mem_interface_top_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <r0> in unit <mem_interface_top_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <r0> in unit <mem_interface_top_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <r0> in unit <mem_interface_top_controller_iobs_0>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <r1> in unit <mem_interface_top_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <r1> in unit <mem_interface_top_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <r1> in unit <mem_interface_top_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <r1> in unit <mem_interface_top_controller_iobs_0>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <r2> in unit <mem_interface_top_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <r2> in unit <mem_interface_top_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <r2> in unit <mem_interface_top_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <r2> in unit <mem_interface_top_controller_iobs_0>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUF_cs0> in unit <mem_interface_top_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <OBUF_cs0> in unit <mem_interface_top_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUF_cs0> in unit <mem_interface_top_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <OBUF_cs0> in unit <mem_interface_top_controller_iobs_0>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUF_cs1> in unit <mem_interface_top_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <OBUF_cs1> in unit <mem_interface_top_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUF_cs1> in unit <mem_interface_top_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <OBUF_cs1> in unit <mem_interface_top_controller_iobs_0>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUF_cke0> in unit <mem_interface_top_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <OBUF_cke0> in unit <mem_interface_top_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUF_cke0> in unit <mem_interface_top_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <OBUF_cke0> in unit <mem_interface_top_controller_iobs_0>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUF_cke1> in unit <mem_interface_top_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <OBUF_cke1> in unit <mem_interface_top_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUF_cke1> in unit <mem_interface_top_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <OBUF_cke1> in unit <mem_interface_top_controller_iobs_0>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUF_r0> in unit <mem_interface_top_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <OBUF_r0> in unit <mem_interface_top_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUF_r0> in unit <mem_interface_top_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <OBUF_r0> in unit <mem_interface_top_controller_iobs_0>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUF_r1> in unit <mem_interface_top_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <OBUF_r1> in unit <mem_interface_top_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUF_r1> in unit <mem_interface_top_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <OBUF_r1> in unit <mem_interface_top_controller_iobs_0>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUF_r2> in unit <mem_interface_top_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <OBUF_r2> in unit <mem_interface_top_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUF_r2> in unit <mem_interface_top_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <OBUF_r2> in unit <mem_interface_top_controller_iobs_0>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUF_r3> in unit <mem_interface_top_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <OBUF_r3> in unit <mem_interface_top_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUF_r3> in unit <mem_interface_top_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <OBUF_r3> in unit <mem_interface_top_controller_iobs_0>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUF_r4> in unit <mem_interface_top_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <OBUF_r4> in unit <mem_interface_top_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUF_r4> in unit <mem_interface_top_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <OBUF_r4> in unit <mem_interface_top_controller_iobs_0>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUF_r5> in unit <mem_interface_top_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <OBUF_r5> in unit <mem_interface_top_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUF_r5> in unit <mem_interface_top_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <OBUF_r5> in unit <mem_interface_top_controller_iobs_0>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUF_r6> in unit <mem_interface_top_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <OBUF_r6> in unit <mem_interface_top_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUF_r6> in unit <mem_interface_top_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <OBUF_r6> in unit <mem_interface_top_controller_iobs_0>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUF_r7> in unit <mem_interface_top_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <OBUF_r7> in unit <mem_interface_top_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUF_r7> in unit <mem_interface_top_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <OBUF_r7> in unit <mem_interface_top_controller_iobs_0>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUF_r8> in unit <mem_interface_top_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <OBUF_r8> in unit <mem_interface_top_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUF_r8> in unit <mem_interface_top_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <OBUF_r8> in unit <mem_interface_top_controller_iobs_0>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUF_r9> in unit <mem_interface_top_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <OBUF_r9> in unit <mem_interface_top_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUF_r9> in unit <mem_interface_top_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <OBUF_r9> in unit <mem_interface_top_controller_iobs_0>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUF_r10> in unit <mem_interface_top_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <OBUF_r10> in unit <mem_interface_top_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUF_r10> in unit <mem_interface_top_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <OBUF_r10> in unit <mem_interface_top_controller_iobs_0>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUF_r11> in unit <mem_interface_top_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <OBUF_r11> in unit <mem_interface_top_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUF_r11> in unit <mem_interface_top_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <OBUF_r11> in unit <mem_interface_top_controller_iobs_0>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUF_r12> in unit <mem_interface_top_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <OBUF_r12> in unit <mem_interface_top_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUF_r12> in unit <mem_interface_top_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <OBUF_r12> in unit <mem_interface_top_controller_iobs_0>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUF_b0> in unit <mem_interface_top_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <OBUF_b0> in unit <mem_interface_top_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUF_b0> in unit <mem_interface_top_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <OBUF_b0> in unit <mem_interface_top_controller_iobs_0>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUF_b1> in unit <mem_interface_top_controller_iobs_0>.
    Set user-defined property "DRIVE =  12" for instance <OBUF_b1> in unit <mem_interface_top_controller_iobs_0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUF_b1> in unit <mem_interface_top_controller_iobs_0>.
    Set user-defined property "SLEW =  SLOW" for instance <OBUF_b1> in unit <mem_interface_top_controller_iobs_0>.
Entity <mem_interface_top_controller_iobs_0> analyzed. Unit <mem_interface_top_controller_iobs_0> generated.

Analyzing Entity <mem_interface_top_user_interface_0> in library <work> (Architecture <arch>).
Entity <mem_interface_top_user_interface_0> analyzed. Unit <mem_interface_top_user_interface_0> generated.

Analyzing Entity <mem_interface_top_rd_data_0> in library <work> (Architecture <arch>).
Entity <mem_interface_top_rd_data_0> analyzed. Unit <mem_interface_top_rd_data_0> generated.

Analyzing Entity <mem_interface_top_pattern_compare4> in library <work> (Architecture <arch>).
Entity <mem_interface_top_pattern_compare4> analyzed. Unit <mem_interface_top_pattern_compare4> generated.

Analyzing Entity <mem_interface_top_rd_data_fifo_0> in library <work> (Architecture <arch>).
Entity <mem_interface_top_rd_data_fifo_0> analyzed. Unit <mem_interface_top_rd_data_fifo_0> generated.

Analyzing Entity <mem_interface_top_RAM_D_0> in library <work> (Architecture <arch>).
    Set user-defined property "INIT =  0000" for instance <RAM16X1D0> in unit <mem_interface_top_RAM_D_0>.
    Set user-defined property "INIT =  0000" for instance <RAM16X1D1> in unit <mem_interface_top_RAM_D_0>.
    Set user-defined property "INIT =  0000" for instance <RAM16X1D2> in unit <mem_interface_top_RAM_D_0>.
    Set user-defined property "INIT =  0000" for instance <RAM16X1D3> in unit <mem_interface_top_RAM_D_0>.
Entity <mem_interface_top_RAM_D_0> analyzed. Unit <mem_interface_top_RAM_D_0> generated.

Analyzing Entity <mem_interface_top_backend_fifos_0> in library <work> (Architecture <arch>).
INFO:Xst:1561 - "D:/telops/Common_HDL/DDR_Ctrl/src/MIG/mem_interface_top_backend_fifos_0.vhd" line 198: Mux is complete : default of case is discarded
Entity <mem_interface_top_backend_fifos_0> analyzed. Unit <mem_interface_top_backend_fifos_0> generated.

Analyzing Entity <mem_interface_top_rd_wr_addr_fifo_0> in library <work> (Architecture <arch>).
    Set user-defined property "ALMOST_EMPTY_OFFSET =  007" for instance <af_fifo16> in unit <mem_interface_top_rd_wr_addr_fifo_0>.
    Set user-defined property "ALMOST_FULL_OFFSET =  00F" for instance <af_fifo16> in unit <mem_interface_top_rd_wr_addr_fifo_0>.
    Set user-defined property "DATA_WIDTH =  36" for instance <af_fifo16> in unit <mem_interface_top_rd_wr_addr_fifo_0>.
    Set user-defined property "FIRST_WORD_FALL_THROUGH =  TRUE" for instance <af_fifo16> in unit <mem_interface_top_rd_wr_addr_fifo_0>.
Entity <mem_interface_top_rd_wr_addr_fifo_0> analyzed. Unit <mem_interface_top_rd_wr_addr_fifo_0> generated.

Analyzing Entity <mem_interface_top_wr_data_fifo_16> in library <work> (Architecture <arch>).
    Set user-defined property "ALMOST_EMPTY_OFFSET =  007" for instance <Wdf_1> in unit <mem_interface_top_wr_data_fifo_16>.
    Set user-defined property "ALMOST_FULL_OFFSET =  00F" for instance <Wdf_1> in unit <mem_interface_top_wr_data_fifo_16>.
    Set user-defined property "DATA_WIDTH =  36" for instance <Wdf_1> in unit <mem_interface_top_wr_data_fifo_16>.
    Set user-defined property "FIRST_WORD_FALL_THROUGH =  FALSE" for instance <Wdf_1> in unit <mem_interface_top_wr_data_fifo_16>.
Entity <mem_interface_top_wr_data_fifo_16> analyzed. Unit <mem_interface_top_wr_data_fifo_16> generated.

Analyzing Entity <mem_interface_top_wr_data_fifo_8> in library <work> (Architecture <arch>).
    Set user-defined property "ALMOST_EMPTY_OFFSET =  007" for instance <Wdf_1> in unit <mem_interface_top_wr_data_fifo_8>.
    Set user-defined property "ALMOST_FULL_OFFSET =  00F" for instance <Wdf_1> in unit <mem_interface_top_wr_data_fifo_8>.
    Set user-defined property "DATA_WIDTH =  36" for instance <Wdf_1> in unit <mem_interface_top_wr_data_fifo_8>.
    Set user-defined property "FIRST_WORD_FALL_THROUGH =  FALSE" for instance <Wdf_1> in unit <mem_interface_top_wr_data_fifo_8>.
Entity <mem_interface_top_wr_data_fifo_8> analyzed. Unit <mem_interface_top_wr_data_fifo_8> generated.

Analyzing generic Entity <mem_interface_top_ddr_controller_0> in library <work> (Architecture <arch>).
	REGISTERED_DIMM = '1'
WARNING:Xst:819 - "D:/telops/Common_HDL/DDR_Ctrl/src/MIG/mem_interface_top_ddr_controller_0.vhd" line 1447: The following signals are missing in the process sensitivity list:
   pre_cnt, init_memory.
Entity <mem_interface_top_ddr_controller_0> analyzed. Unit <mem_interface_top_ddr_controller_0> generated.

Analyzing Entity <mem_interface_top_infrastructure> in library <work> (Architecture <arch>).
Entity <mem_interface_top_infrastructure> analyzed. Unit <mem_interface_top_infrastructure> generated.

Analyzing Entity <mem_interface_top_idelay_ctrl> in library <work> (Architecture <arch>).
Entity <mem_interface_top_idelay_ctrl> analyzed. Unit <mem_interface_top_idelay_ctrl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <delay_counter_ddr_test_sm> in unit <ddr_test_sm> has a constant value of 0 during circuit operation. The register is replaced by logic.

Synthesizing Unit <mctrl_iface>.
    Related source file is "D:/telops/Common_HDL/DDR_Ctrl/src/Tester/mctrl_iface.vhd".
Unit <mctrl_iface> synthesized.


Synthesizing Unit <ddr_test_sm>.
    Related source file is "D:/telops/Common_HDL/DDR_Ctrl/Active-HDL/IFTIRS_dataproc/compile/ddr_test_sm.vhd".
    Register <U_CMD_VALID> equivalent to <NXT_ADR> has been removed
    Found finite state machine <FSM_0> for signal <ddr_test_sm>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 17                                             |
    | Inputs             | 5                                              |
    | Outputs            | 10                                             |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | SINIT (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | reset                                          |
    | Power Up State     | d1_ds1                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <NXT_DAT>.
    Found 1-bit register for signal <RST_GEN>.
    Found 2-bit register for signal <DDRT_STAT>.
    Found 1-bit register for signal <EN_TEST>.
    Found 1-bit register for signal <NXT_ADR>.
    Found 3-bit register for signal <U_CMD>.
    Found 1-bit register for signal <dat_inv_loc>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  10 D-type flip-flop(s).
Unit <ddr_test_sm> synthesized.


Synthesizing Unit <dat_gen>.
    Related source file is "D:/telops/Common_HDL/DDR_Ctrl/src/Tester/dat_gen.vhd".
    Found 8-bit register for signal <lfsr8>.
    Found 1-bit xor4 for signal <lfsr8_0$xor0000> created at line 39.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Xor(s).
Unit <dat_gen> synthesized.


Synthesizing Unit <adr_gen>.
    Related source file is "D:/telops/Common_HDL/DDR_Ctrl/src/Tester/adr_gen.vhd".
    Found 1-bit register for signal <LST_ADR>.
    Found 27-bit register for signal <adr_q>.
    Found 1-bit register for signal <init>.
    Found 26-bit register for signal <lfsr26>.
    Found 1-bit xor4 for signal <lfsr26_0$xor0000> created at line 57.
    Found 1-bit register for signal <lfsr26_incr>.
    Summary:
	inferred  56 D-type flip-flop(s).
	inferred   1 Xor(s).
Unit <adr_gen> synthesized.


Synthesizing Unit <dat_path>.
    Related source file is "D:/telops/Common_HDL/DDR_Ctrl/src/Tester/dat_path.vhd".
    Found 144-bit comparator equal for signal <DAT_EQ$cmp_eq0000> created at line 101.
    Found 8-bit up counter for signal <dead_bit_cnt>.
    Found 10-bit register for signal <pend_cnt>.
    Found 10-bit addsub for signal <pend_cnt$addsub0000>.
    Found 144-bit register for signal <test_vect>.
    Found 1-bit xor2 for signal <test_vect_0$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_1$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_10$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_100$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_101$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_102$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_103$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_104$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_105$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_106$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_107$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_108$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_109$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_11$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_110$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_111$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_112$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_113$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_114$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_115$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_116$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_117$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_118$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_119$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_12$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_120$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_121$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_122$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_123$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_124$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_125$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_126$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_127$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_128$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_129$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_13$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_130$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_131$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_132$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_133$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_134$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_135$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_136$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_137$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_138$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_139$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_14$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_140$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_141$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_142$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_143$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_15$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_16$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_17$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_18$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_19$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_2$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_20$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_21$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_22$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_23$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_24$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_25$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_26$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_27$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_28$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_29$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_3$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_30$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_31$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_32$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_33$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_34$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_35$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_36$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_37$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_38$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_39$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_4$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_40$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_41$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_42$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_43$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_44$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_45$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_46$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_47$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_48$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_49$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_5$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_50$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_51$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_52$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_53$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_54$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_55$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_56$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_57$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_58$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_59$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_6$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_60$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_61$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_62$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_63$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_64$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_65$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_66$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_67$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_68$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_69$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_7$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_70$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_71$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_72$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_73$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_74$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_75$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_76$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_77$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_78$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_79$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_8$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_80$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_81$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_82$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_83$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_84$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_85$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_86$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_87$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_88$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_89$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_9$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_90$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_91$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_92$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_93$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_94$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_95$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_96$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_97$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_98$xor0000> created at line 75.
    Found 1-bit xor2 for signal <test_vect_99$xor0000> created at line 75.
    Summary:
	inferred   1 Counter(s).
	inferred 154 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <dat_path> synthesized.


Synthesizing Unit <DDR_Interface_FSM>.
    Related source file is "D:/telops/Common_HDL/DDR_Ctrl/src/User-Interface/DDR_Interface_FSM.vhd".
    Found finite state machine <FSM_1> for signal <State>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 31                                             |
    | Inputs             | 10                                             |
    | Outputs            | 6                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RESET (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | init                                           |
    | Power Up State     | init                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit register for signal <RD1_cnt>.
    Found 5-bit adder for signal <RD1_cnt$addsub0000> created at line 197.
    Found 1-bit register for signal <RD1_rd_en_nxt>.
    Found 5-bit register for signal <RD2_cnt>.
    Found 5-bit adder for signal <RD2_cnt$addsub0000> created at line 221.
    Found 1-bit register for signal <RD2_rd_en_nxt>.
    Found 5-bit register for signal <RD3_cnt>.
    Found 5-bit adder for signal <RD3_cnt$addsub0000> created at line 245.
    Found 1-bit register for signal <RD3_rd_en_nxt>.
    Found 1-bit register for signal <WF1_rd_en_nxt>.
    Found 1-bit register for signal <WF2_rd_en_nxt>.
    Found 5-bit register for signal <WR1_cnt>.
    Found 5-bit adder for signal <WR1_cnt$addsub0000> created at line 147.
    Found 5-bit register for signal <WR2_cnt>.
    Found 5-bit adder for signal <WR2_cnt$addsub0000> created at line 173.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  30 D-type flip-flop(s).
	inferred   5 Adder/Subtractor(s).
Unit <DDR_Interface_FSM> synthesized.


Synthesizing Unit <mem_interface_top_infrastructure>.
    Related source file is "D:/telops/Common_HDL/DDR_Ctrl/src/MIG/mem_interface_top_infrastructure.vhd".
WARNING:Xst:1780 - Signal <REF_CLK200_IN> is never used or assigned.
    Found 12-bit register for signal <rst0_sync_r>.
    Found 12-bit register for signal <rst200_sync_r>.
    Found 12-bit register for signal <rst90_sync_r>.
    Summary:
	inferred  36 D-type flip-flop(s).
Unit <mem_interface_top_infrastructure> synthesized.


Synthesizing Unit <mem_interface_top_ddr_controller_0>.
    Related source file is "D:/telops/Common_HDL/DDR_Ctrl/src/MIG/mem_interface_top_ddr_controller_0.vhd".
WARNING:Xst:653 - Signal <ctrl_Wdf_RdEn_int> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <load_mode_reg<8>> is assigned but never used.
WARNING:Xst:646 - Signal <af_addr_r<35:29>> is assigned but never used.
WARNING:Xst:646 - Signal <af_addr_r<25:13>> is assigned but never used.
    Found finite state machine <FSM_2> for signal <init_state>.
    -----------------------------------------------------------------------
    | States             | 24                                             |
    | Transitions        | 55                                             |
    | Inputs             | 20                                             |
    | Outputs            | 45                                             |
    | Clock              | clk_0 (rising_edge)                            |
    | Reset              | rst_r (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000                                          |
    | Power Up State     | 00000                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 17                                             |
    | Transitions        | 117                                            |
    | Inputs             | 31                                             |
    | Outputs            | 21                                             |
    | Clock              | clk_0 (rising_edge)                            |
    | Reset              | rst_r (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000                                          |
    | Power Up State     | 00000                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <state_r2>.
    Using one-hot encoding for signal <init_state_r2>.
    Found 1-bit register for signal <init_done>.
    Found 1-bit register for signal <ctrl_Dummyread_Start>.
    Found 1-bit register for signal <ACT_r>.
    Found 36-bit register for signal <af_addr_r>.
    Found 1-bit register for signal <af_empty_r>.
    Found 3-bit up counter for signal <auto_cnt>.
    Found 1-bit register for signal <auto_ref>.
    Found 1-bit register for signal <burst_read_state_r2>.
    Found 1-bit register for signal <burst_read_state_r3>.
    Found 4-bit down counter for signal <cas_check_count>.
    Found 4-bit subtractor for signal <cas_check_count$sub0000> created at line 1096.
    Found 3-bit down counter for signal <cas_count>.
    Found 3-bit adder for signal <cas_count$add0000> created at line 1013.
    Found 2-bit up counter for signal <chip_cnt>.
    Found 5-bit down counter for signal <cke_200us_cnt>.
    Found 1-bit register for signal <comp_done_r>.
    Found 1-bit register for signal <conflict_detect_r>.
    Found 1-bit register for signal <conflict_resolved_r>.
    Found 5-bit up counter for signal <count5>.
    Found 8-bit down counter for signal <count_200_cycle>.
    Found 1-bit register for signal <count_200cycle_done_r>.
    Found 1-bit register for signal <ctrl_Dqs_En_r1>.
    Found 1-bit register for signal <ctrl_Dqs_Rst_r1>.
    Found 1-bit register for signal <ctrl_dummy_write>.
    Found 1-bit register for signal <ctrl_Dummyread_Start_r1>.
    Found 1-bit register for signal <ctrl_Dummyread_Start_r2>.
    Found 1-bit register for signal <ctrl_Dummyread_Start_r3>.
    Found 1-bit register for signal <ctrl_Dummyread_Start_r4>.
    Found 1-bit register for signal <ctrl_RdEn_r>.
    Found 1-bit register for signal <ctrl_RdEn_r1>.
    Found 1-bit register for signal <ctrl_Wdf_RdEn_r1>.
    Found 3-bit down counter for signal <ctrl_WrEn_cnt>.
    Found 1-bit register for signal <ctrl_WrEn_r1>.
    Found 13-bit register for signal <ddr_address_init_r>.
    Found 13-bit register for signal <ddr_address_r1>.
    Found 13-bit register for signal <ddr_address_r2>.
    Found 2-bit register for signal <ddr_ba_r1>.
    Found 2-bit register for signal <ddr_ba_r2>.
    Found 1-bit register for signal <ddr_cas_r>.
    Found 1-bit register for signal <ddr_cas_r2>.
    Found 1-bit register for signal <ddr_cas_r3>.
    Found 2-bit register for signal <ddr_cke_r>.
    Found 2-bit register for signal <ddr_cs_r>.
    Found 2-bit register for signal <ddr_cs_r1>.
    Found 2-bit register for signal <ddr_cs_r_out>.
    Found 1-bit register for signal <ddr_ras_r>.
    Found 1-bit register for signal <ddr_ras_r2>.
    Found 1-bit register for signal <ddr_ras_r3>.
    Found 1-bit register for signal <ddr_we_r>.
    Found 1-bit register for signal <ddr_we_r2>.
    Found 1-bit register for signal <ddr_we_r3>.
    Found 1-bit register for signal <done_200us>.
    Found 1-bit register for signal <dummy_read_en>.
    Found 1-bit register for signal <dummy_write_flag_r>.
    Found 1-bit register for signal <dummy_write_state_r>.
    Found 13-bit register for signal <ext_mode_reg>.
    Found 1-bit register for signal <first_read_state_r2>.
    Found 4-bit down counter for signal <idle_cnt>.
    Found 4-bit register for signal <init_count>.
    Found 4-bit adder for signal <init_count$addsub0000> created at line 815.
    Found 4-bit register for signal <init_count_cp>.
    Found 4-bit adder for signal <init_count_cp$addsub0000> created at line 834.
    Found 1-bit register for signal <init_done_int>.
    Found 1-bit register for signal <init_memory>.
    Found 2-bit comparator less for signal <init_state$cmp_lt0000> created at line 1302.
    Found 24-bit register for signal <init_state_r2>.
    Found 1-bit register for signal <LMR_PRE_REF_ACT_cmd_r>.
    Found 1-bit register for signal <LMR_r>.
    Found 13-bit register for signal <load_mode_reg>.
    Found 1-bit register for signal <mrd_count>.
    Found 1-bit register for signal <pattern_read_state_1_r2>.
    Found 1-bit register for signal <pattern_read_state_r2>.
    Found 1-bit register for signal <pattern_read_state_r3>.
    Found 3-bit up counter for signal <pre_cnt>.
    Found 1-bit register for signal <PRE_r>.
    Found 4-bit register for signal <ras_count>.
    Found 4-bit subtractor for signal <ras_count$sub0000> created at line 592.
    Found 3-bit down counter for signal <rcd_count>.
    Found 1-bit register for signal <RD_r>.
    Found 4-bit down counter for signal <rd_to_wr_count>.
    Found 4-bit adder for signal <rd_to_wr_count$add0000> created at line 659.
    Found 4-bit adder for signal <rd_to_wr_count$addsub0000> created at line 659.
    Found 4-bit adder for signal <rd_to_wr_count$addsub0001> created at line 659.
    Found 3-bit register for signal <rdburst_cnt>.
    Found 3-bit addsub for signal <rdburst_cnt$share0000> created at line 1113.
    Found 3-bit down counter for signal <read_burst_cnt>.
    Found 1-bit register for signal <read_write_state_r2>.
    Found 1-bit register for signal <ref_flag_0>.
    Found 1-bit register for signal <ref_flag_0_r>.
    Found 1-bit register for signal <REF_r>.
    Found 11-bit up counter for signal <refi_count>.
    Found 6-bit down counter for signal <rfc_count>.
    Found 13-bit register for signal <row_addr_r>.
    Found 3-bit down counter for signal <rp_count>.
    Found 1-bit register for signal <rst_r>.
    Found 4-bit register for signal <rtp_count>.
    Found 4-bit subtractor for signal <rtp_count$sub0000> created at line 611.
    Found 3-bit comparator lessequal for signal <state$cmp_le0000> created at line 1604.
    Found 3-bit comparator less for signal <state$cmp_lt0000> created at line 1481.
    Found 3-bit comparator less for signal <state$cmp_lt0001> created at line 1501.
    Found 17-bit register for signal <state_r2>.
    Found 1-bit register for signal <wdf_rden_r>.
    Found 1-bit register for signal <wdf_rden_r2>.
    Found 1-bit register for signal <wdf_rden_r3>.
    Found 1-bit register for signal <wdf_rden_r4>.
    Found 1-bit register for signal <WR_r>.
    Found 4-bit register for signal <wr_to_rd_count>.
    Found 4-bit subtractor for signal <wr_to_rd_count$sub0000> created at line 645.
    Found 3-bit down counter for signal <wrburst_cnt>.
    Found 4-bit register for signal <wtp_count>.
    Found 4-bit subtractor for signal <wtp_count$sub0000> created at line 630.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred  17 Counter(s).
	inferred 250 D-type flip-flop(s).
	inferred  12 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <mem_interface_top_ddr_controller_0> synthesized.


Synthesizing Unit <mem_interface_top_data_write_0>.
    Related source file is "D:/telops/Common_HDL/DDR_Ctrl/src/MIG/mem_interface_top_data_write_0.vhd".
WARNING:Xst:646 - Signal <rst90_r> is assigned but never used.
    Found 1-bit register for signal <dqs_en_r1>.
    Found 1-bit register for signal <dqs_en_r2>.
    Found 1-bit register for signal <dqs_en_r3>.
    Found 1-bit register for signal <dqs_rst_r1>.
    Found 1-bit register for signal <dqs_rst_r2>.
    Found 1-bit register for signal <wr_en_clk270_r1>.
    Found 1-bit register for signal <wr_en_clk90_r3>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <mem_interface_top_data_write_0> synthesized.


Synthesizing Unit <mem_interface_top_tap_ctrl>.
    Related source file is "D:/telops/Common_HDL/DDR_Ctrl/src/MIG/mem_interface_top_tap_ctrl_0.vhd".
WARNING:Xst:646 - Signal <bit_boundary_aligned_r> is assigned but never used.
WARNING:Xst:1780 - Signal <load> is never used or assigned.
    Found finite state machine <FSM_4> for signal <Current_State>.
    -----------------------------------------------------------------------
    | States             | 16                                             |
    | Transitions        | 28                                             |
    | Inputs             | 9                                              |
    | Outputs            | 7                                              |
    | Clock              | CLK (rising_edge)                              |
    | Clock enable       | CTRL_DUMMYREAD_START (positive)                |
    | Reset              | reset_int (positive)                           |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <bit_boundary_aligned>.
    Found 1-bit register for signal <calib_start>.
    Found 4-bit down counter for signal <check_boundary_count>.
    Found 1-bit register for signal <compare>.
    Found 6-bit comparator greatequal for signal <Current_State$cmp_ge0000> created at line 370.
    Found 6-bit up counter for signal <dec_count>.
    Found 1-bit register for signal <dec_count_inc>.
    Found 1-bit register for signal <dec_count_rst>.
    Found 1-bit register for signal <dlyce_int>.
    Found 1-bit register for signal <dlyinc_global_flag_int>.
    Found 1-bit register for signal <dlyinc_int>.
    Found 1-bit register for signal <done_int>.
    Found 1-bit register for signal <DQ_DATA_R>.
    Found 6-bit up counter for signal <init_tap_cnt>.
    Found 1-bit register for signal <init_tap_inc>.
    Found 1-bit register for signal <RESET_r1>.
    Found 6-bit up counter for signal <tap_count>.
    Found 2-bit down counter for signal <tap_inc>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   5 Counter(s).
	inferred  12 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <mem_interface_top_tap_ctrl> synthesized.


Synthesizing Unit <mem_interface_top_data_tap_inc>.
    Related source file is "D:/telops/Common_HDL/DDR_Ctrl/src/MIG/mem_interface_top_data_tap_inc.vhd".
WARNING:Xst:647 - Input <RDY_STATUS> is never used.
    Found 1-bit register for signal <calib_done_int>.
    Found 4-bit register for signal <calibration_dq_r>.
    Found 3-bit register for signal <chan_sel_int<3:1>>.
    Found 1-bit register for signal <RESET_r1>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <mem_interface_top_data_tap_inc> synthesized.


Synthesizing Unit <mem_interface_top_pattern_compare4>.
    Related source file is "D:/telops/Common_HDL/DDR_Ctrl/src/MIG/mem_interface_top_pattern_compare4.vhd".
WARNING:Xst:646 - Signal <rd_en_r10> is assigned but never used.
    Register <rd_en_r1> equivalent to <cntrl_rden_r> has been removed
    Found finite state machine <FSM_5> for signal <rise_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 7                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rise_state$or0000 (positive)                   |
    | Reset type         | synchronous                                    |
    | Reset State        | rise_idle                                      |
    | Power Up State     | rise_idle                                      |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <fall_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 7                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rise_state$or0000 (positive)                   |
    | Reset type         | synchronous                                    |
    | Reset State        | fall_idle                                      |
    | Power Up State     | fall_idle                                      |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <first_rising>.
    Found 1-bit register for signal <rd_en_rise>.
    Found 1-bit register for signal <rd_en_fall>.
    Found 4-bit up counter for signal <clk_cnt_fall>.
    Found 4-bit up counter for signal <clk_cnt_rise>.
    Found 1-bit register for signal <cntrl_rden_r>.
    Found 1-bit register for signal <comp_done_r>.
    Found 4-bit register for signal <rd_data_fall_r>.
    Found 4-bit register for signal <rd_data_fall_r2>.
    Found 4-bit register for signal <rd_data_rise_r>.
    Found 4-bit register for signal <rd_data_rise_r2>.
    Found 1-bit register for signal <rd_en_r2>.
    Found 1-bit register for signal <rd_en_r3>.
    Found 1-bit register for signal <rd_en_r4>.
    Found 1-bit register for signal <rd_en_r5>.
    Found 1-bit register for signal <rd_en_r6>.
    Found 1-bit register for signal <rd_en_r7>.
    Found 1-bit register for signal <rd_en_r8>.
    Found 1-bit register for signal <rst_r1>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  29 D-type flip-flop(s).
Unit <mem_interface_top_pattern_compare4> synthesized.


Synthesizing Unit <double_sync_1>.
    Related source file is "D:/telops/Common_HDL/Utilities/double_sync.vhd".
WARNING:Xst:647 - Input <RESET> is never used.
Unit <double_sync_1> synthesized.


Synthesizing Unit <double_sync_2>.
    Related source file is "D:/telops/Common_HDL/Utilities/double_sync.vhd".
WARNING:Xst:647 - Input <RESET> is never used.
Unit <double_sync_2> synthesized.


Synthesizing Unit <double_sync_3>.
    Related source file is "D:/telops/Common_HDL/Utilities/double_sync.vhd".
WARNING:Xst:647 - Input <RESET> is never used.
Unit <double_sync_3> synthesized.


Synthesizing Unit <mem_interface_top_idelay_ctrl>.
    Related source file is "D:/telops/Common_HDL/DDR_Ctrl/src/MIG/mem_interface_top_idelay_ctrl.vhd".
Unit <mem_interface_top_idelay_ctrl> synthesized.


Synthesizing Unit <mem_interface_top_tap_logic_0>.
    Related source file is "D:/telops/Common_HDL/DDR_Ctrl/src/MIG/mem_interface_top_tap_logic_0.vhd".
WARNING:Xst:647 - Input <dqs_delayed> is never used.
    Found 1-bit register for signal <data_tap_inc_done>.
    Found 1-bit register for signal <rst_r>.
    Found 1-bit register for signal <tap_sel_done>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <mem_interface_top_tap_logic_0> synthesized.


Synthesizing Unit <mem_interface_top_infrastructure_iobs_0>.
    Related source file is "D:/telops/Common_HDL/DDR_Ctrl/src/MIG/mem_interface_top_infrastructure_iobs_0.vhd".
WARNING:Xst:1780 - Signal <DDR_CK_q> is never used or assigned.
Unit <mem_interface_top_infrastructure_iobs_0> synthesized.


Synthesizing Unit <mem_interface_top_controller_iobs_0>.
    Related source file is "D:/telops/Common_HDL/DDR_Ctrl/src/MIG/mem_interface_top_controller_iobs_0.vhd".
Unit <mem_interface_top_controller_iobs_0> synthesized.


Synthesizing Unit <mem_interface_top_v4_dqs_iob>.
    Related source file is "D:/telops/Common_HDL/DDR_Ctrl/src/MIG/mem_interface_top_v4_dqs_iob.vhd".
WARNING:Xst:646 - Signal <DQS_UNUSED> is assigned but never used.
    Found 1-bit register for signal <data1>.
    Found 1-bit register for signal <RESET_r1>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <mem_interface_top_v4_dqs_iob> synthesized.


Synthesizing Unit <mem_interface_top_v4_dq_iob>.
    Related source file is "D:/telops/Common_HDL/DDR_Ctrl/src/MIG/mem_interface_top_v4_dq_iob.vhd".
Unit <mem_interface_top_v4_dq_iob> synthesized.


Synthesizing Unit <mem_interface_top_RAM_D_0>.
    Related source file is "D:/telops/Common_HDL/DDR_Ctrl/src/MIG/mem_interface_top_RAM_D_0.vhd".
Unit <mem_interface_top_RAM_D_0> synthesized.


Synthesizing Unit <mem_interface_top_rd_wr_addr_fifo_0>.
    Related source file is "D:/telops/Common_HDL/DDR_Ctrl/src/MIG/mem_interface_top_rd_wr_addr_fifo_0.vhd".
WARNING:Xst:646 - Signal <app_af_addr_r<35>> is assigned but never used.
WARNING:Xst:646 - Signal <compare_value_r<35:30>> is assigned but never used.
WARNING:Xst:646 - Signal <compare_value_r<12:0>> is assigned but never used.
    Found 1-bit register for signal <af_Almost_Full>.
    Found 1-bit register for signal <af_al_full_180>.
    Found 1-bit register for signal <af_al_full_90>.
    Found 1-bit register for signal <af_en_2r>.
    Found 1-bit register for signal <af_en_2r_270>.
    Found 1-bit register for signal <af_en_r>.
    Found 36-bit register for signal <app_af_addr_r>.
    Found 17-bit comparator equal for signal <compare_result$cmp_eq0000> created at line 64.
    Found 36-bit register for signal <compare_value_r>.
    Found 36-bit register for signal <fifo_input_270>.
    Found 36-bit register for signal <fifo_input_addr_r>.
    Found 1-bit register for signal <rst_r>.
    Summary:
	inferred 151 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <mem_interface_top_rd_wr_addr_fifo_0> synthesized.


Synthesizing Unit <mem_interface_top_wr_data_fifo_16>.
    Related source file is "D:/telops/Common_HDL/DDR_Ctrl/src/MIG/mem_interface_top_wr_data_fifo_16.vhd".
    Found 1-bit register for signal <ctrl_Wdf_RdEn_270>.
    Found 1-bit register for signal <ctrl_Wdf_RdEn_90>.
    Found 1-bit register for signal <rst_r>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <mem_interface_top_wr_data_fifo_16> synthesized.


Synthesizing Unit <mem_interface_top_wr_data_fifo_8>.
    Related source file is "D:/telops/Common_HDL/DDR_Ctrl/src/MIG/mem_interface_top_wr_data_fifo_8.vhd".
WARNING:Xst:1780 - Signal <Wdf_data1<35:32>> is never used or assigned.
WARNING:Xst:646 - Signal <Wdf_data1<31:16>> is assigned but never used.
WARNING:Xst:646 - Signal <mask_data1<3:2>> is assigned but never used.
    Found 1-bit register for signal <ctrl_Wdf_RdEn_270>.
    Found 1-bit register for signal <ctrl_Wdf_RdEn_90>.
    Found 1-bit register for signal <rst_r>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <mem_interface_top_wr_data_fifo_8> synthesized.


Synthesizing Unit <ddr_tester>.
    Related source file is "D:/telops/Common_HDL/DDR_Ctrl/Active-HDL/IFTIRS_dataproc/compile/ddr_tester.vhd".
Unit <ddr_tester> synthesized.


Synthesizing Unit <ddr_interface>.
    Related source file is "D:/telops/Common_HDL/DDR_Ctrl/src/User-Interface/DDR_Interface.vhd".
WARNING:Xst:1780 - Signal <WF1_data> is never used or assigned.
WARNING:Xst:646 - Signal <RAF2_cnt_d1<4:1>> is assigned but never used.
WARNING:Xst:1780 - Signal <WF2_data> is never used or assigned.
WARNING:Xst:646 - Signal <RAF1_cnt_d1<4:1>> is assigned but never used.
WARNING:Xst:646 - Signal <SRDF_empty> is assigned but never used.
WARNING:Xst:646 - Signal <WF2_cnt_d1<4:1>> is assigned but never used.
WARNING:Xst:646 - Signal <WF1_cnt_d1<4:1>> is assigned but never used.
WARNING:Xst:646 - Signal <RAF3_cnt_d1<4:1>> is assigned but never used.
    Found 1-bit register for signal <WR2_AFULL>.
    Found 1-bit register for signal <RD3_AFULL>.
    Found 1-bit register for signal <WR1_AFULL>.
    Found 1-bit register for signal <RD2_AFULL>.
    Found 144-bit 4-to-1 multiplexer for signal <CORE_DATA_WR>.
    Found 1-bit register for signal <RD1_AFULL>.
    Found 3-bit register for signal <CORE_CMD>.
    Found 1-bit register for signal <CORE_CMD_VALID>.
    Found 5-bit register for signal <RAF1_cnt_d1>.
    Found 6-bit up counter for signal <RAF1_dly_cnt>.
    Found 1-bit xor2 for signal <RAF1_dly_cnt$xor0000> created at line 551.
    Found 1-bit register for signal <RAF1_empty_dly>.
    Found 5-bit comparator greatequal for signal <RAF1_empty_dly$cmp_ge0000> created at line 557.
    Found 1-bit register for signal <RAF1_rd_en_dly>.
    Found 5-bit register for signal <RAF2_cnt_d1>.
    Found 6-bit up counter for signal <RAF2_dly_cnt>.
    Found 1-bit xor2 for signal <RAF2_dly_cnt$xor0000> created at line 566.
    Found 1-bit register for signal <RAF2_empty_dly>.
    Found 5-bit comparator greatequal for signal <RAF2_empty_dly$cmp_ge0000> created at line 572.
    Found 1-bit register for signal <RAF2_rd_en_dly>.
    Found 5-bit register for signal <RAF3_cnt_d1>.
    Found 6-bit up counter for signal <RAF3_dly_cnt>.
    Found 1-bit xor2 for signal <RAF3_dly_cnt$xor0000> created at line 581.
    Found 1-bit register for signal <RAF3_empty_dly>.
    Found 5-bit comparator greatequal for signal <RAF3_empty_dly$cmp_ge0000> created at line 587.
    Found 1-bit register for signal <RAF3_rd_en_dly>.
    Found 5-bit comparator greater for signal <RD1_AFULL$cmp_gt0000> created at line 383.
    Found 5-bit comparator greater for signal <RD2_AFULL$cmp_gt0000> created at line 388.
    Found 5-bit comparator greater for signal <RD3_AFULL$cmp_gt0000> created at line 393.
    Found 1-bit register for signal <SRDF_afull>.
    Found 6-bit comparator greatequal for signal <SRDF_afull$cmp_ge0000> created at line 619.
    Found 5-bit register for signal <WF1_cnt_d1>.
    Found 6-bit up counter for signal <WF1_dly_cnt>.
    Found 1-bit xor2 for signal <WF1_dly_cnt$xor0000> created at line 521.
    Found 1-bit register for signal <WF1_empty_dly>.
    Found 5-bit comparator greatequal for signal <WF1_empty_dly$cmp_ge0000> created at line 527.
    Found 1-bit register for signal <WF1_rd_en_dly>.
    Found 5-bit register for signal <WF2_cnt_d1>.
    Found 6-bit up counter for signal <WF2_dly_cnt>.
    Found 1-bit xor2 for signal <WF2_dly_cnt$xor0000> created at line 536.
    Found 1-bit register for signal <WF2_empty_dly>.
    Found 5-bit comparator greatequal for signal <WF2_empty_dly$cmp_ge0000> created at line 542.
    Found 1-bit register for signal <WF2_rd_en_dly>.
    Found 5-bit comparator greater for signal <WR1_AFULL$cmp_gt0000> created at line 371.
    Found 5-bit comparator greater for signal <WR2_AFULL$cmp_gt0000> created at line 376.
    Summary:
	inferred   5 Counter(s).
	inferred  45 D-type flip-flop(s).
	inferred  11 Comparator(s).
	inferred 144 Multiplexer(s).
Unit <ddr_interface> synthesized.


Synthesizing Unit <mem_interface_top_data_path_0>.
    Related source file is "D:/telops/Common_HDL/DDR_Ctrl/src/MIG/mem_interface_top_data_path_0.vhd".
WARNING:Xst:647 - Input <dummy_write_flag> is never used.
WARNING:Xst:647 - Input <CTRL_DUMMY_WR_SEL> is never used.
Unit <mem_interface_top_data_path_0> synthesized.


Synthesizing Unit <mem_interface_top_data_path_iobs_0>.
    Related source file is "D:/telops/Common_HDL/DDR_Ctrl/src/MIG/mem_interface_top_data_path_iobs_0.vhd".
WARNING:Xst:1305 - Output <DDR_DM> is never assigned. Tied to value 000000000.
WARNING:Xst:647 - Input <mask_data_rise> is never used.
WARNING:Xst:647 - Input <mask_data_fall> is never used.
Unit <mem_interface_top_data_path_iobs_0> synthesized.


Synthesizing Unit <mem_interface_top_backend_fifos_0>.
    Related source file is "D:/telops/Common_HDL/DDR_Ctrl/src/MIG/mem_interface_top_backend_fifos_0.vhd".
WARNING:Xst:646 - Signal <pattern_0> is assigned but never used.
WARNING:Xst:646 - Signal <pattern_5> is assigned but never used.
WARNING:Xst:646 - Signal <wr_df_almost_full_w<4:1>> is assigned but never used.
WARNING:Xst:646 - Signal <pattern_6> is assigned but never used.
WARNING:Xst:646 - Signal <pattern_9> is assigned but never used.
WARNING:Xst:646 - Signal <pattern_A> is assigned but never used.
WARNING:Xst:646 - Signal <pattern_F> is assigned but never used.
INFO:Xst:1799 - State 001 is never reached in FSM <init_count>.
INFO:Xst:1799 - State 011 is never reached in FSM <init_count>.
INFO:Xst:1799 - State 010 is never reached in FSM <init_count>.
INFO:Xst:1799 - State 100 is never reached in FSM <init_count>.
INFO:Xst:1799 - State 101 is never reached in FSM <init_count>.
    Found finite state machine <FSM_7> for signal <init_count>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 4                                              |
    | Inputs             | 1                                              |
    | Outputs            | 3                                              |
    | Clock              | clk0 (rising_edge)                             |
    | Reset              | rst_r1 (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 144-bit register for signal <init_data>.
    Found 1-bit register for signal <init_flag>.
    Found 1-bit register for signal <init_wren>.
    Found 1-bit register for signal <rst_r1>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 147 D-type flip-flop(s).
Unit <mem_interface_top_backend_fifos_0> synthesized.


Synthesizing Unit <mem_interface_top_rd_data_fifo_0>.
    Related source file is "D:/telops/Common_HDL/DDR_Ctrl/src/MIG/mem_interface_top_rd_data_fifo_0.vhd".
    Found 4-bit up counter for signal <fall0_wr_addr>.
    Found 4-bit register for signal <fall_fifo_data>.
    Found 4-bit up counter for signal <fifo_rd_addr>.
    Found 1-bit register for signal <fifo_rd_en>.
    Found 1-bit register for signal <fifo_rd_en_r1>.
    Found 1-bit register for signal <fifo_rd_en_r2>.
    Found 8-bit register for signal <fifos_data_out1>.
    Found 4-bit up counter for signal <rise0_wr_addr>.
    Found 4-bit register for signal <rise_fifo_data>.
    Found 1-bit register for signal <rst_r>.
    Summary:
	inferred   3 Counter(s).
	inferred  20 D-type flip-flop(s).
Unit <mem_interface_top_rd_data_fifo_0> synthesized.


Synthesizing Unit <ddr_block>.
    Related source file is "D:/telops/Common_HDL/DDR_Ctrl/Active-HDL/IFTIRS_dataproc/compile/ddr_block.vhd".
Unit <ddr_block> synthesized.


Synthesizing Unit <mem_interface_top_iobs_0>.
    Related source file is "D:/telops/Common_HDL/DDR_Ctrl/src/MIG/mem_interface_top_iobs_0.vhd".
Unit <mem_interface_top_iobs_0> synthesized.


Synthesizing Unit <mem_interface_top_rd_data_0>.
    Related source file is "D:/telops/Common_HDL/DDR_Ctrl/src/MIG/mem_interface_top_rd_data_0.vhd".
WARNING:Xst:646 - Signal <read_data_valid_i<17:1>> is assigned but never used.
    Found 1-bit register for signal <fifo_read_enable_2r>.
    Found 1-bit register for signal <fifo_read_enable_r>.
    Found 1-bit register for signal <RESET_r1>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <mem_interface_top_rd_data_0> synthesized.


Synthesizing Unit <mem_interface_top_user_interface_0>.
    Related source file is "D:/telops/Common_HDL/DDR_Ctrl/src/MIG/mem_interface_top_user_interface_0.vhd".
Unit <mem_interface_top_user_interface_0> synthesized.


Synthesizing Unit <mem_interface_top_top_0>.
    Related source file is "D:/telops/Common_HDL/DDR_Ctrl/src/MIG/mem_interface_top_top_0.vhd".
WARNING:Xst:646 - Signal <DDR_DM> is assigned but never used.
Unit <mem_interface_top_top_0> synthesized.


Synthesizing Unit <mem_interface_top>.
    Related source file is "D:/telops/Common_HDL/DDR_Ctrl/src/MIG/mem_interface_top.vhd".
Unit <mem_interface_top> synthesized.


Synthesizing Unit <ddr_top>.
    Related source file is "D:/telops/Common_HDL/DDR_Ctrl/src/User-Interface/ddr_top.vhd".
WARNING:Xst:646 - Signal <mem_ctrl_wdf_afull> is assigned but never used.
    Found 1-bit register for signal <mem_ready_n>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <ddr_top> synthesized.


Synthesizing Unit <ddr_wrapper_144d_27a_r1>.
    Related source file is "D:/telops/Common_HDL/DDR_Ctrl/src/NGC/ddr_wrapper_144d_27a_r1.vhd".
Unit <ddr_wrapper_144d_27a_r1> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 18
 10-bit addsub                                         : 1
 3-bit adder                                           : 1
 3-bit addsub                                          : 1
 4-bit adder                                           : 5
 4-bit subtractor                                      : 5
 5-bit adder                                           : 5
# Counters                                             : 203
 11-bit up counter                                     : 1
 2-bit down counter                                    : 18
 2-bit up counter                                      : 1
 3-bit down counter                                    : 6
 3-bit up counter                                      : 2
 4-bit down counter                                    : 21
 4-bit up counter                                      : 90
 5-bit down counter                                    : 1
 5-bit up counter                                      : 1
 6-bit down counter                                    : 1
 6-bit up counter                                      : 59
 8-bit down counter                                    : 1
 8-bit up counter                                      : 1
# Registers                                            : 1184
 1-bit register                                        : 1002
 10-bit register                                       : 1
 13-bit register                                       : 6
 144-bit register                                      : 1
 17-bit register                                       : 1
 2-bit register                                        : 7
 24-bit register                                       : 1
 27-bit register                                       : 1
 3-bit register                                        : 3
 36-bit register                                       : 5
 4-bit register                                        : 128
 5-bit register                                        : 10
 8-bit register                                        : 18
# Comparators                                          : 35
 144-bit comparator equal                              : 1
 17-bit comparator equal                               : 1
 2-bit comparator less                                 : 1
 3-bit comparator less                                 : 2
 3-bit comparator lessequal                            : 1
 5-bit comparator greatequal                           : 5
 5-bit comparator greater                              : 5
 6-bit comparator greatequal                           : 19
# Multiplexers                                         : 1
 144-bit 4-to-1 multiplexer                            : 1
# Xors                                                 : 151
 1-bit xor2                                            : 149
 1-bit xor4                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_7> for best encoding.
Optimizing FSM <ddr/ddr_core/top_00/user_interface_00/backend_fifos_00/init_count> on signal <init_count[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 001   | unreached
 010   | unreached
 011   | unreached
 100   | unreached
 101   | unreached
 110   | 01
 111   | 11
-------------------
Analyzing FSM <FSM_6> for best encoding.
Optimizing FSM <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[0].pattern_0/fall_state> on signal <fall_state[1:2]> with gray encoding.
Optimizing FSM <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[1].pattern_0/fall_state> on signal <fall_state[1:2]> with gray encoding.
Optimizing FSM <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[2].pattern_0/fall_state> on signal <fall_state[1:2]> with gray encoding.
Optimizing FSM <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[3].pattern_0/fall_state> on signal <fall_state[1:2]> with gray encoding.
Optimizing FSM <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[4].pattern_0/fall_state> on signal <fall_state[1:2]> with gray encoding.
Optimizing FSM <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[5].pattern_0/fall_state> on signal <fall_state[1:2]> with gray encoding.
Optimizing FSM <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[6].pattern_0/fall_state> on signal <fall_state[1:2]> with gray encoding.
Optimizing FSM <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[7].pattern_0/fall_state> on signal <fall_state[1:2]> with gray encoding.
Optimizing FSM <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[8].pattern_0/fall_state> on signal <fall_state[1:2]> with gray encoding.
Optimizing FSM <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[9].pattern_0/fall_state> on signal <fall_state[1:2]> with gray encoding.
Optimizing FSM <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[10].pattern_0/fall_state> on signal <fall_state[1:2]> with gray encoding.
Optimizing FSM <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[11].pattern_0/fall_state> on signal <fall_state[1:2]> with gray encoding.
Optimizing FSM <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[12].pattern_0/fall_state> on signal <fall_state[1:2]> with gray encoding.
Optimizing FSM <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[13].pattern_0/fall_state> on signal <fall_state[1:2]> with gray encoding.
Optimizing FSM <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[14].pattern_0/fall_state> on signal <fall_state[1:2]> with gray encoding.
Optimizing FSM <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[15].pattern_0/fall_state> on signal <fall_state[1:2]> with gray encoding.
Optimizing FSM <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[16].pattern_0/fall_state> on signal <fall_state[1:2]> with gray encoding.
Optimizing FSM <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[17].pattern_0/fall_state> on signal <fall_state[1:2]> with gray encoding.
------------------------------
 State            | Encoding
------------------------------
 fall_idle        | 00
 fall_first_data  | 01
 fall_second_data | 11
 fall_comp_over   | 10
------------------------------
Analyzing FSM <FSM_5> for best encoding.
Optimizing FSM <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[0].pattern_0/rise_state> on signal <rise_state[1:2]> with gray encoding.
Optimizing FSM <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[1].pattern_0/rise_state> on signal <rise_state[1:2]> with gray encoding.
Optimizing FSM <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[2].pattern_0/rise_state> on signal <rise_state[1:2]> with gray encoding.
Optimizing FSM <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[3].pattern_0/rise_state> on signal <rise_state[1:2]> with gray encoding.
Optimizing FSM <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[4].pattern_0/rise_state> on signal <rise_state[1:2]> with gray encoding.
Optimizing FSM <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[5].pattern_0/rise_state> on signal <rise_state[1:2]> with gray encoding.
Optimizing FSM <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[6].pattern_0/rise_state> on signal <rise_state[1:2]> with gray encoding.
Optimizing FSM <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[7].pattern_0/rise_state> on signal <rise_state[1:2]> with gray encoding.
Optimizing FSM <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[8].pattern_0/rise_state> on signal <rise_state[1:2]> with gray encoding.
Optimizing FSM <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[9].pattern_0/rise_state> on signal <rise_state[1:2]> with gray encoding.
Optimizing FSM <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[10].pattern_0/rise_state> on signal <rise_state[1:2]> with gray encoding.
Optimizing FSM <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[11].pattern_0/rise_state> on signal <rise_state[1:2]> with gray encoding.
Optimizing FSM <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[12].pattern_0/rise_state> on signal <rise_state[1:2]> with gray encoding.
Optimizing FSM <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[13].pattern_0/rise_state> on signal <rise_state[1:2]> with gray encoding.
Optimizing FSM <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[14].pattern_0/rise_state> on signal <rise_state[1:2]> with gray encoding.
Optimizing FSM <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[15].pattern_0/rise_state> on signal <rise_state[1:2]> with gray encoding.
Optimizing FSM <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[16].pattern_0/rise_state> on signal <rise_state[1:2]> with gray encoding.
Optimizing FSM <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[17].pattern_0/rise_state> on signal <rise_state[1:2]> with gray encoding.
------------------------------
 State            | Encoding
------------------------------
 rise_idle        | 00
 rise_first_data  | 01
 rise_second_data | 11
 rise_comp_over   | 10
------------------------------
Analyzing FSM <FSM_4> for best encoding.
Optimizing FSM <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/Current_State> on signal <Current_State[1:4]> with sequential encoding.
Optimizing FSM <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[1].tap_ctrl_0/Current_State> on signal <Current_State[1:4]> with sequential encoding.
Optimizing FSM <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[2].tap_ctrl_0/Current_State> on signal <Current_State[1:4]> with sequential encoding.
Optimizing FSM <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[3].tap_ctrl_0/Current_State> on signal <Current_State[1:4]> with sequential encoding.
Optimizing FSM <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[4].tap_ctrl_0/Current_State> on signal <Current_State[1:4]> with sequential encoding.
Optimizing FSM <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[5].tap_ctrl_0/Current_State> on signal <Current_State[1:4]> with sequential encoding.
Optimizing FSM <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[6].tap_ctrl_0/Current_State> on signal <Current_State[1:4]> with sequential encoding.
Optimizing FSM <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[7].tap_ctrl_0/Current_State> on signal <Current_State[1:4]> with sequential encoding.
Optimizing FSM <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[8].tap_ctrl_0/Current_State> on signal <Current_State[1:4]> with sequential encoding.
Optimizing FSM <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[9].tap_ctrl_0/Current_State> on signal <Current_State[1:4]> with sequential encoding.
Optimizing FSM <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[10].tap_ctrl_0/Current_State> on signal <Current_State[1:4]> with sequential encoding.
Optimizing FSM <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[11].tap_ctrl_0/Current_State> on signal <Current_State[1:4]> with sequential encoding.
Optimizing FSM <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[12].tap_ctrl_0/Current_State> on signal <Current_State[1:4]> with sequential encoding.
Optimizing FSM <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[13].tap_ctrl_0/Current_State> on signal <Current_State[1:4]> with sequential encoding.
Optimizing FSM <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[14].tap_ctrl_0/Current_State> on signal <Current_State[1:4]> with sequential encoding.
Optimizing FSM <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[15].tap_ctrl_0/Current_State> on signal <Current_State[1:4]> with sequential encoding.
Optimizing FSM <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[16].tap_ctrl_0/Current_State> on signal <Current_State[1:4]> with sequential encoding.
Optimizing FSM <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[17].tap_ctrl_0/Current_State> on signal <Current_State[1:4]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0010
 0010  | 0100
 0011  | 0101
 0100  | 0110
 0101  | 0111
 0110  | 0011
 0111  | 1000
 1000  | 1001
 1001  | 1010
 1010  | 1011
 1011  | 1100
 1100  | 1101
 1101  | 1110
 1110  | 1111
 1111  | 0001
-------------------
Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <ddr/ddr_core/top_00/ddr_controller_00/state> on signal <state[1:17]> with one-hot encoding.
----------------------------
 State | Encoding
----------------------------
 00000 | 00000000000000001
 00001 | 00000000000010000
 00010 | 00000000000001000
 00011 | 00000000000000010
 00100 | 00000000000100000
 00101 | 00000000001000000
 00110 | 00000000010000000
 00111 | 00000000000000100
 01000 | 00000000100000000
 01001 | 00000001000000000
 01010 | 00001000000000000
 01011 | 00000100000000000
 01100 | 00010000000000000
 01101 | 00000010000000000
 01110 | 01000000000000000
 01111 | 00100000000000000
 10000 | 10000000000000000
----------------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <ddr/ddr_core/top_00/ddr_controller_00/init_state> on signal <init_state[1:24]> with one-hot encoding.
-----------------------------------
 State | Encoding
-----------------------------------
 00000 | 000000000000000000000001
 00001 | 000000000000000000100000
 00010 | 000000000000000000000010
 00011 | 000000000000000010000000
 00100 | 000000000000000001000000
 00101 | 000000000000000100000000
 00110 | 000000000000001000000000
 00111 | 000000000010000000000000
 01000 | 000000000000100000000000
 01001 | 000000000001000000000000
 01010 | 000000000000010000000000
 01100 | 000000001000000000000000
 01101 | 000001000000000000000000
 01110 | 000010000000000000000000
 01111 | 000100000000000000000000
 10000 | 000000000000000000000100
 10001 | 001000000000000000000000
 10010 | 000000000000000000010000
 10011 | 100000000000000000000000
 10100 | 000000000000000000001000
 10101 | 010000000000000000000000
 10110 | 000000000100000000000000
 10111 | 000000010000000000000000
 11000 | 000000100000000000000000
-----------------------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <ddr/ddr_arbiter/U6/FSM/State> on signal <State[1:6]> with speed1 encoding.
--------------------
 State  | Encoding
--------------------
 init   | 100000
 write1 | 000001
 write2 | 001000
 read1  | 010000
 read2  | 000100
 read3  | 000010
--------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <ddr/ddr_arbiter/U32/U2/ddr_test_sm> on signal <ddr_test_sm[1:9]> with speed1 encoding.
---------------------
 State  | Encoding
---------------------
 d1_ds1 | 010000000
 d2_ds2 | 000000001
 write  | 000010000
 reset  | 001000000
 read   | 000000100
 ok     | 000000010
 err    | 000001000
 wr_end | 000100000
 rd_end | 100000000
---------------------
Loading device for application Rf_Device from file '4vfx100.nph' in environment D:\Xilinx91i.
Reading core <D:\Telops\Common_HDL\CoreGen_V4/as_fifo_w27_d32.ngc>.
Reading Secure Unit <U0/gen_as.fgas>.
Reading core <D:\Telops\Common_HDL\CoreGen_V4/fwft_fifo_w2_d64.ngc>.
Reading Secure Unit <U0/gen_as.fgas>.
Reading core <D:\Telops\Common_HDL\CoreGen_V4/as_fifo_w171_d32.ngc>.
Reading Secure Unit <U0/gen_as.fgas>.
Reading core <D:\Telops\Common_HDL\CoreGen_V4/as_fifo_w144_d64.ngc>.
Reading Secure Unit <U0/gen_as.fgas>.
Loading core <as_fifo_w27_d32> for timing and area information for instance <RAF1>.
Loading core <as_fifo_w27_d32> for timing and area information for instance <RAF2>.
Loading core <as_fifo_w27_d32> for timing and area information for instance <RAF3>.
Loading core <fwft_fifo_w2_d64> for timing and area information for instance <SRDF>.
Loading core <as_fifo_w171_d32> for timing and area information for instance <use_144_data.WF1>.
Loading core <as_fifo_w171_d32> for timing and area information for instance <use_144_data.WF2>.
Loading core <as_fifo_w144_d64> for timing and area information for instance <use_144_data.RDF1>.
Loading core <as_fifo_w144_d64> for timing and area information for instance <use_144_data.RDF2>.
Loading core <as_fifo_w144_d64> for timing and area information for instance <use_144_data.RDF3>.
WARNING:Xst:2677 - Node <af_addr_r_13> of sequential type is unconnected in block <mem_interface_top_ddr_controller_0>.
WARNING:Xst:2677 - Node <af_addr_r_14> of sequential type is unconnected in block <mem_interface_top_ddr_controller_0>.
WARNING:Xst:2677 - Node <af_addr_r_15> of sequential type is unconnected in block <mem_interface_top_ddr_controller_0>.
WARNING:Xst:2677 - Node <af_addr_r_16> of sequential type is unconnected in block <mem_interface_top_ddr_controller_0>.
WARNING:Xst:2677 - Node <af_addr_r_17> of sequential type is unconnected in block <mem_interface_top_ddr_controller_0>.
WARNING:Xst:2677 - Node <af_addr_r_18> of sequential type is unconnected in block <mem_interface_top_ddr_controller_0>.
WARNING:Xst:2677 - Node <af_addr_r_19> of sequential type is unconnected in block <mem_interface_top_ddr_controller_0>.
WARNING:Xst:2677 - Node <af_addr_r_20> of sequential type is unconnected in block <mem_interface_top_ddr_controller_0>.
WARNING:Xst:2677 - Node <af_addr_r_21> of sequential type is unconnected in block <mem_interface_top_ddr_controller_0>.
WARNING:Xst:2677 - Node <af_addr_r_22> of sequential type is unconnected in block <mem_interface_top_ddr_controller_0>.
WARNING:Xst:2677 - Node <af_addr_r_23> of sequential type is unconnected in block <mem_interface_top_ddr_controller_0>.
WARNING:Xst:2677 - Node <af_addr_r_24> of sequential type is unconnected in block <mem_interface_top_ddr_controller_0>.
WARNING:Xst:2677 - Node <af_addr_r_25> of sequential type is unconnected in block <mem_interface_top_ddr_controller_0>.
WARNING:Xst:2677 - Node <af_addr_r_29> of sequential type is unconnected in block <mem_interface_top_ddr_controller_0>.
WARNING:Xst:2677 - Node <af_addr_r_30> of sequential type is unconnected in block <mem_interface_top_ddr_controller_0>.
WARNING:Xst:2677 - Node <af_addr_r_31> of sequential type is unconnected in block <mem_interface_top_ddr_controller_0>.
WARNING:Xst:2677 - Node <af_addr_r_32> of sequential type is unconnected in block <mem_interface_top_ddr_controller_0>.
WARNING:Xst:2677 - Node <af_addr_r_33> of sequential type is unconnected in block <mem_interface_top_ddr_controller_0>.
WARNING:Xst:2677 - Node <af_addr_r_34> of sequential type is unconnected in block <mem_interface_top_ddr_controller_0>.
WARNING:Xst:2677 - Node <af_addr_r_35> of sequential type is unconnected in block <mem_interface_top_ddr_controller_0>.
WARNING:Xst:2677 - Node <load_mode_reg_8> of sequential type is unconnected in block <mem_interface_top_ddr_controller_0>.
WARNING:Xst:2677 - Node <state_r2_0> of sequential type is unconnected in block <mem_interface_top_ddr_controller_0>.
WARNING:Xst:2677 - Node <state_r2_2> of sequential type is unconnected in block <mem_interface_top_ddr_controller_0>.
WARNING:Xst:2677 - Node <state_r2_6> of sequential type is unconnected in block <mem_interface_top_ddr_controller_0>.
WARNING:Xst:2677 - Node <state_r2_8> of sequential type is unconnected in block <mem_interface_top_ddr_controller_0>.
WARNING:Xst:2677 - Node <state_r2_9> of sequential type is unconnected in block <mem_interface_top_ddr_controller_0>.
WARNING:Xst:2677 - Node <state_r2_10> of sequential type is unconnected in block <mem_interface_top_ddr_controller_0>.
WARNING:Xst:2677 - Node <state_r2_11> of sequential type is unconnected in block <mem_interface_top_ddr_controller_0>.
WARNING:Xst:2677 - Node <state_r2_12> of sequential type is unconnected in block <mem_interface_top_ddr_controller_0>.
WARNING:Xst:2677 - Node <state_r2_13> of sequential type is unconnected in block <mem_interface_top_ddr_controller_0>.
WARNING:Xst:2677 - Node <state_r2_14> of sequential type is unconnected in block <mem_interface_top_ddr_controller_0>.
WARNING:Xst:2677 - Node <state_r2_15> of sequential type is unconnected in block <mem_interface_top_ddr_controller_0>.
WARNING:Xst:2677 - Node <state_r2_16> of sequential type is unconnected in block <mem_interface_top_ddr_controller_0>.
WARNING:Xst:2677 - Node <init_state_r2_0> of sequential type is unconnected in block <mem_interface_top_ddr_controller_0>.
WARNING:Xst:2677 - Node <init_state_r2_1> of sequential type is unconnected in block <mem_interface_top_ddr_controller_0>.
WARNING:Xst:2677 - Node <init_state_r2_2> of sequential type is unconnected in block <mem_interface_top_ddr_controller_0>.
WARNING:Xst:2677 - Node <init_state_r2_3> of sequential type is unconnected in block <mem_interface_top_ddr_controller_0>.
WARNING:Xst:2677 - Node <init_state_r2_4> of sequential type is unconnected in block <mem_interface_top_ddr_controller_0>.
WARNING:Xst:2677 - Node <init_state_r2_6> of sequential type is unconnected in block <mem_interface_top_ddr_controller_0>.
WARNING:Xst:2677 - Node <init_state_r2_7> of sequential type is unconnected in block <mem_interface_top_ddr_controller_0>.
WARNING:Xst:2677 - Node <init_state_r2_8> of sequential type is unconnected in block <mem_interface_top_ddr_controller_0>.
WARNING:Xst:2677 - Node <init_state_r2_9> of sequential type is unconnected in block <mem_interface_top_ddr_controller_0>.
WARNING:Xst:2677 - Node <init_state_r2_10> of sequential type is unconnected in block <mem_interface_top_ddr_controller_0>.
WARNING:Xst:2677 - Node <init_state_r2_11> of sequential type is unconnected in block <mem_interface_top_ddr_controller_0>.
WARNING:Xst:2677 - Node <init_state_r2_14> of sequential type is unconnected in block <mem_interface_top_ddr_controller_0>.
WARNING:Xst:2677 - Node <init_state_r2_17> of sequential type is unconnected in block <mem_interface_top_ddr_controller_0>.
WARNING:Xst:2677 - Node <init_state_r2_18> of sequential type is unconnected in block <mem_interface_top_ddr_controller_0>.
WARNING:Xst:2677 - Node <init_state_r2_20> of sequential type is unconnected in block <mem_interface_top_ddr_controller_0>.
WARNING:Xst:2677 - Node <init_state_r2_23> of sequential type is unconnected in block <mem_interface_top_ddr_controller_0>.
WARNING:Xst:2677 - Node <app_af_addr_r_35> of sequential type is unconnected in block <mem_interface_top_rd_wr_addr_fifo_0>.
WARNING:Xst:2677 - Node <compare_value_r_0> of sequential type is unconnected in block <mem_interface_top_rd_wr_addr_fifo_0>.
WARNING:Xst:2677 - Node <compare_value_r_1> of sequential type is unconnected in block <mem_interface_top_rd_wr_addr_fifo_0>.
WARNING:Xst:2677 - Node <compare_value_r_2> of sequential type is unconnected in block <mem_interface_top_rd_wr_addr_fifo_0>.
WARNING:Xst:2677 - Node <compare_value_r_3> of sequential type is unconnected in block <mem_interface_top_rd_wr_addr_fifo_0>.
WARNING:Xst:2677 - Node <compare_value_r_4> of sequential type is unconnected in block <mem_interface_top_rd_wr_addr_fifo_0>.
WARNING:Xst:2677 - Node <compare_value_r_5> of sequential type is unconnected in block <mem_interface_top_rd_wr_addr_fifo_0>.
WARNING:Xst:2677 - Node <compare_value_r_6> of sequential type is unconnected in block <mem_interface_top_rd_wr_addr_fifo_0>.
WARNING:Xst:2677 - Node <compare_value_r_7> of sequential type is unconnected in block <mem_interface_top_rd_wr_addr_fifo_0>.
WARNING:Xst:2677 - Node <compare_value_r_8> of sequential type is unconnected in block <mem_interface_top_rd_wr_addr_fifo_0>.
WARNING:Xst:2677 - Node <compare_value_r_9> of sequential type is unconnected in block <mem_interface_top_rd_wr_addr_fifo_0>.
WARNING:Xst:2677 - Node <compare_value_r_10> of sequential type is unconnected in block <mem_interface_top_rd_wr_addr_fifo_0>.
WARNING:Xst:2677 - Node <compare_value_r_11> of sequential type is unconnected in block <mem_interface_top_rd_wr_addr_fifo_0>.
WARNING:Xst:2677 - Node <compare_value_r_12> of sequential type is unconnected in block <mem_interface_top_rd_wr_addr_fifo_0>.
WARNING:Xst:2677 - Node <compare_value_r_30> of sequential type is unconnected in block <mem_interface_top_rd_wr_addr_fifo_0>.
WARNING:Xst:2677 - Node <compare_value_r_31> of sequential type is unconnected in block <mem_interface_top_rd_wr_addr_fifo_0>.
WARNING:Xst:2677 - Node <compare_value_r_32> of sequential type is unconnected in block <mem_interface_top_rd_wr_addr_fifo_0>.
WARNING:Xst:2677 - Node <compare_value_r_33> of sequential type is unconnected in block <mem_interface_top_rd_wr_addr_fifo_0>.
WARNING:Xst:2677 - Node <compare_value_r_34> of sequential type is unconnected in block <mem_interface_top_rd_wr_addr_fifo_0>.
WARNING:Xst:2677 - Node <compare_value_r_35> of sequential type is unconnected in block <mem_interface_top_rd_wr_addr_fifo_0>.
WARNING:Xst:2677 - Node <WF1_cnt_d1_1> of sequential type is unconnected in block <ddr_interface>.
WARNING:Xst:2677 - Node <WF1_cnt_d1_2> of sequential type is unconnected in block <ddr_interface>.
WARNING:Xst:2677 - Node <WF1_cnt_d1_3> of sequential type is unconnected in block <ddr_interface>.
WARNING:Xst:2677 - Node <WF1_cnt_d1_4> of sequential type is unconnected in block <ddr_interface>.
WARNING:Xst:2677 - Node <RAF3_cnt_d1_1> of sequential type is unconnected in block <ddr_interface>.
WARNING:Xst:2677 - Node <RAF3_cnt_d1_2> of sequential type is unconnected in block <ddr_interface>.
WARNING:Xst:2677 - Node <RAF3_cnt_d1_3> of sequential type is unconnected in block <ddr_interface>.
WARNING:Xst:2677 - Node <RAF3_cnt_d1_4> of sequential type is unconnected in block <ddr_interface>.
WARNING:Xst:2677 - Node <RAF2_cnt_d1_1> of sequential type is unconnected in block <ddr_interface>.
WARNING:Xst:2677 - Node <RAF2_cnt_d1_2> of sequential type is unconnected in block <ddr_interface>.
WARNING:Xst:2677 - Node <RAF2_cnt_d1_3> of sequential type is unconnected in block <ddr_interface>.
WARNING:Xst:2677 - Node <RAF2_cnt_d1_4> of sequential type is unconnected in block <ddr_interface>.
WARNING:Xst:2677 - Node <RAF1_cnt_d1_1> of sequential type is unconnected in block <ddr_interface>.
WARNING:Xst:2677 - Node <RAF1_cnt_d1_2> of sequential type is unconnected in block <ddr_interface>.
WARNING:Xst:2677 - Node <RAF1_cnt_d1_3> of sequential type is unconnected in block <ddr_interface>.
WARNING:Xst:2677 - Node <RAF1_cnt_d1_4> of sequential type is unconnected in block <ddr_interface>.
WARNING:Xst:2677 - Node <WF2_cnt_d1_1> of sequential type is unconnected in block <ddr_interface>.
WARNING:Xst:2677 - Node <WF2_cnt_d1_2> of sequential type is unconnected in block <ddr_interface>.
WARNING:Xst:2677 - Node <WF2_cnt_d1_3> of sequential type is unconnected in block <ddr_interface>.
WARNING:Xst:2677 - Node <WF2_cnt_d1_4> of sequential type is unconnected in block <ddr_interface>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 8
# Adders/Subtractors                                   : 17
 10-bit addsub                                         : 1
 3-bit adder                                           : 1
 3-bit addsub                                          : 1
 4-bit adder                                           : 3
 4-bit adder carry in                                  : 1
 4-bit subtractor                                      : 5
 5-bit adder                                           : 5
# Counters                                             : 203
 11-bit up counter                                     : 1
 2-bit down counter                                    : 18
 2-bit up counter                                      : 1
 3-bit down counter                                    : 6
 3-bit up counter                                      : 2
 4-bit down counter                                    : 21
 4-bit up counter                                      : 90
 5-bit down counter                                    : 1
 5-bit up counter                                      : 1
 6-bit down counter                                    : 1
 6-bit up counter                                      : 59
 8-bit down counter                                    : 1
 8-bit up counter                                      : 1
# Registers                                            : 2422
 Flip-Flops                                            : 2422
# Comparators                                          : 35
 144-bit comparator equal                              : 1
 17-bit comparator equal                               : 1
 2-bit comparator less                                 : 1
 3-bit comparator less                                 : 2
 3-bit comparator lessequal                            : 1
 5-bit comparator greatequal                           : 5
 5-bit comparator greater                              : 5
 6-bit comparator greatequal                           : 19
# Multiplexers                                         : 1
 144-bit 4-to-1 multiplexer                            : 1
# Xors                                                 : 151
 1-bit xor2                                            : 149
 1-bit xor4                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <U_CMD_1> (without init value) has a constant value of 0 in block <ddr_test_sm>.
WARNING:Xst:1710 - FF/Latch  <CORE_CMD_1> (without init value) has a constant value of 0 in block <ddr_interface>.
WARNING:Xst:1710 - FF/Latch  <init_data_71> (without init value) has a constant value of 0 in block <mem_interface_top_backend_fifos_0>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <init_data_67> (without init value) has a constant value of 0 in block <mem_interface_top_backend_fifos_0>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <init_data_63> (without init value) has a constant value of 0 in block <mem_interface_top_backend_fifos_0>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <init_data_59> (without init value) has a constant value of 0 in block <mem_interface_top_backend_fifos_0>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <init_data_55> (without init value) has a constant value of 0 in block <mem_interface_top_backend_fifos_0>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <init_data_51> (without init value) has a constant value of 0 in block <mem_interface_top_backend_fifos_0>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <init_data_47> (without init value) has a constant value of 0 in block <mem_interface_top_backend_fifos_0>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <init_data_43> (without init value) has a constant value of 0 in block <mem_interface_top_backend_fifos_0>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <init_data_39> (without init value) has a constant value of 0 in block <mem_interface_top_backend_fifos_0>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <init_data_35> (without init value) has a constant value of 0 in block <mem_interface_top_backend_fifos_0>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <init_data_31> (without init value) has a constant value of 0 in block <mem_interface_top_backend_fifos_0>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <init_data_27> (without init value) has a constant value of 0 in block <mem_interface_top_backend_fifos_0>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <init_data_23> (without init value) has a constant value of 0 in block <mem_interface_top_backend_fifos_0>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <init_data_19> (without init value) has a constant value of 0 in block <mem_interface_top_backend_fifos_0>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <init_data_15> (without init value) has a constant value of 0 in block <mem_interface_top_backend_fifos_0>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <init_data_11> (without init value) has a constant value of 0 in block <mem_interface_top_backend_fifos_0>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <init_data_7> (without init value) has a constant value of 0 in block <mem_interface_top_backend_fifos_0>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <init_data_3> (without init value) has a constant value of 0 in block <mem_interface_top_backend_fifos_0>.
INFO:Xst:2261 - The FF/Latch <ddr_cke_r_0> in Unit <mem_interface_top_ddr_controller_0> is equivalent to the following FF/Latch, which will be removed : <ddr_cke_r_1> 
INFO:Xst:2261 - The FF/Latch <init_data_72> in Unit <mem_interface_top_backend_fifos_0> is equivalent to the following 17 FFs/Latches, which will be removed : <init_data_76> <init_data_80> <init_data_84> <init_data_88> <init_data_92> <init_data_96> <init_data_100> <init_data_104> <init_data_108> <init_data_112> <init_data_116> <init_data_120> <init_data_124> <init_data_128> <init_data_132> <init_data_136> <init_data_140> 
INFO:Xst:2261 - The FF/Latch <init_wren> in Unit <mem_interface_top_backend_fifos_0> is equivalent to the following 18 FFs/Latches, which will be removed : <init_data_75> <init_data_79> <init_data_83> <init_data_87> <init_data_91> <init_data_95> <init_data_99> <init_data_103> <init_data_107> <init_data_111> <init_data_115> <init_data_119> <init_data_123> <init_data_127> <init_data_131> <init_data_135> <init_data_139> <init_data_143> 
INFO:Xst:2261 - The FF/Latch <init_data_2> in Unit <mem_interface_top_backend_fifos_0> is equivalent to the following 17 FFs/Latches, which will be removed : <init_data_6> <init_data_10> <init_data_14> <init_data_18> <init_data_22> <init_data_26> <init_data_30> <init_data_34> <init_data_38> <init_data_42> <init_data_46> <init_data_50> <init_data_54> <init_data_58> <init_data_62> <init_data_66> <init_data_70> 
INFO:Xst:2261 - The FF/Latch <init_data_1> in Unit <mem_interface_top_backend_fifos_0> is equivalent to the following 17 FFs/Latches, which will be removed : <init_data_5> <init_data_9> <init_data_13> <init_data_17> <init_data_21> <init_data_25> <init_data_29> <init_data_33> <init_data_37> <init_data_41> <init_data_45> <init_data_49> <init_data_53> <init_data_57> <init_data_61> <init_data_65> <init_data_69> 
INFO:Xst:2261 - The FF/Latch <init_data_73> in Unit <mem_interface_top_backend_fifos_0> is equivalent to the following 17 FFs/Latches, which will be removed : <init_data_77> <init_data_81> <init_data_85> <init_data_89> <init_data_93> <init_data_97> <init_data_101> <init_data_105> <init_data_109> <init_data_113> <init_data_117> <init_data_121> <init_data_125> <init_data_129> <init_data_133> <init_data_137> <init_data_141> 
INFO:Xst:2261 - The FF/Latch <init_data_0> in Unit <mem_interface_top_backend_fifos_0> is equivalent to the following 17 FFs/Latches, which will be removed : <init_data_4> <init_data_8> <init_data_12> <init_data_16> <init_data_20> <init_data_24> <init_data_28> <init_data_32> <init_data_36> <init_data_40> <init_data_44> <init_data_48> <init_data_52> <init_data_56> <init_data_60> <init_data_64> <init_data_68> 
INFO:Xst:2261 - The FF/Latch <init_data_74> in Unit <mem_interface_top_backend_fifos_0> is equivalent to the following 17 FFs/Latches, which will be removed : <init_data_78> <init_data_82> <init_data_86> <init_data_90> <init_data_94> <init_data_98> <init_data_102> <init_data_106> <init_data_110> <init_data_114> <init_data_118> <init_data_122> <init_data_126> <init_data_130> <init_data_134> <init_data_138> <init_data_142> 
INFO:Xst:2261 - The FF/Latch <v4_dqs_iob_gen[17].v4_dqs_iob0/RESET_r1> in Unit <mem_interface_top_data_path_iobs_0> is equivalent to the following 17 FFs/Latches, which will be removed : <v4_dqs_iob_gen[16].v4_dqs_iob0/RESET_r1> <v4_dqs_iob_gen[15].v4_dqs_iob0/RESET_r1> <v4_dqs_iob_gen[14].v4_dqs_iob0/RESET_r1> <v4_dqs_iob_gen[13].v4_dqs_iob0/RESET_r1> <v4_dqs_iob_gen[12].v4_dqs_iob0/RESET_r1> <v4_dqs_iob_gen[11].v4_dqs_iob0/RESET_r1> <v4_dqs_iob_gen[10].v4_dqs_iob0/RESET_r1> <v4_dqs_iob_gen[9].v4_dqs_iob0/RESET_r1> <v4_dqs_iob_gen[8].v4_dqs_iob0/RESET_r1> <v4_dqs_iob_gen[7].v4_dqs_iob0/RESET_r1> <v4_dqs_iob_gen[6].v4_dqs_iob0/RESET_r1> <v4_dqs_iob_gen[5].v4_dqs_iob0/RESET_r1> <v4_dqs_iob_gen[4].v4_dqs_iob0/RESET_r1> <v4_dqs_iob_gen[3].v4_dqs_iob0/RESET_r1> <v4_dqs_iob_gen[2].v4_dqs_iob0/RESET_r1> <v4_dqs_iob_gen[1].v4_dqs_iob0/RESET_r1> <v4_dqs_iob_gen[0].v4_dqs_iob0/RESET_r1> 
INFO:Xst:2261 - The FF/Latch <v4_dqs_iob_gen[17].v4_dqs_iob0/data1> in Unit <mem_interface_top_data_path_iobs_0> is equivalent to the following 17 FFs/Latches, which will be removed : <v4_dqs_iob_gen[16].v4_dqs_iob0/data1> <v4_dqs_iob_gen[15].v4_dqs_iob0/data1> <v4_dqs_iob_gen[14].v4_dqs_iob0/data1> <v4_dqs_iob_gen[13].v4_dqs_iob0/data1> <v4_dqs_iob_gen[12].v4_dqs_iob0/data1> <v4_dqs_iob_gen[11].v4_dqs_iob0/data1> <v4_dqs_iob_gen[10].v4_dqs_iob0/data1> <v4_dqs_iob_gen[9].v4_dqs_iob0/data1> <v4_dqs_iob_gen[8].v4_dqs_iob0/data1> <v4_dqs_iob_gen[7].v4_dqs_iob0/data1> <v4_dqs_iob_gen[6].v4_dqs_iob0/data1> <v4_dqs_iob_gen[5].v4_dqs_iob0/data1> <v4_dqs_iob_gen[4].v4_dqs_iob0/data1> <v4_dqs_iob_gen[3].v4_dqs_iob0/data1> <v4_dqs_iob_gen[2].v4_dqs_iob0/data1> <v4_dqs_iob_gen[1].v4_dqs_iob0/data1> <v4_dqs_iob_gen[0].v4_dqs_iob0/data1> 
INFO:Xst:2261 - The FF/Latch <rst_r1> in Unit <mem_interface_top_backend_fifos_0> is equivalent to the following 5 FFs/Latches, which will be removed : <wr_data_fifo_163/rst_r> <wr_data_fifo_162/rst_r> <wr_data_fifo_161/rst_r> <wr_data_fifo_160/rst_r> <wr_data_fifo_84/rst_r> 
INFO:Xst:2261 - The FF/Latch <init_data_0> in Unit <mem_interface_top_backend_fifos_0> is equivalent to the following FF/Latch, which will be removed : <init_count_FFd1> 
INFO:Xst:2261 - The FF/Latch <wr_data_fifo_163/ctrl_Wdf_RdEn_270> in Unit <mem_interface_top_backend_fifos_0> is equivalent to the following 4 FFs/Latches, which will be removed : <wr_data_fifo_162/ctrl_Wdf_RdEn_270> <wr_data_fifo_161/ctrl_Wdf_RdEn_270> <wr_data_fifo_160/ctrl_Wdf_RdEn_270> <wr_data_fifo_84/ctrl_Wdf_RdEn_270> 
INFO:Xst:2261 - The FF/Latch <wr_data_fifo_163/ctrl_Wdf_RdEn_90> in Unit <mem_interface_top_backend_fifos_0> is equivalent to the following 4 FFs/Latches, which will be removed : <wr_data_fifo_162/ctrl_Wdf_RdEn_90> <wr_data_fifo_161/ctrl_Wdf_RdEn_90> <wr_data_fifo_160/ctrl_Wdf_RdEn_90> <wr_data_fifo_84/ctrl_Wdf_RdEn_90> 

Optimizing unit <ddr_wrapper_144d_27a_r1> ...

Optimizing unit <ddr_test_sm> ...

Optimizing unit <adr_gen> ...

Optimizing unit <dat_path> ...

Optimizing unit <DDR_Interface_FSM> ...
WARNING:Xst:1710 - FF/Latch  <WR1_cnt_4> (without init value) has a constant value of 0 in block <DDR_Interface_FSM>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <WR2_cnt_4> (without init value) has a constant value of 0 in block <DDR_Interface_FSM>.
WARNING:Xst:1710 - FF/Latch  <WR1_cnt_4> (without init value) has a constant value of 0 in block <DDR_Interface_FSM>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <WR2_cnt_4> (without init value) has a constant value of 0 in block <DDR_Interface_FSM>.

Optimizing unit <mem_interface_top_infrastructure> ...

Optimizing unit <mem_interface_top_ddr_controller_0> ...
WARNING:Xst:1710 - FF/Latch  <wr_to_rd_count_3> (without init value) has a constant value of 0 in block <mem_interface_top_ddr_controller_0>.
WARNING:Xst:1710 - FF/Latch  <wr_to_rd_count_3> (without init value) has a constant value of 0 in block <mem_interface_top_ddr_controller_0>.

Optimizing unit <mem_interface_top_tap_ctrl> ...

Optimizing unit <mem_interface_top_data_tap_inc> ...

Optimizing unit <mem_interface_top_pattern_compare4> ...

Optimizing unit <mem_interface_top_controller_iobs_0> ...

Optimizing unit <mem_interface_top_rd_wr_addr_fifo_0> ...

Optimizing unit <mem_interface_top_tap_logic_0> ...

Optimizing unit <RAF1> ...

Optimizing unit <RAF2> ...

Optimizing unit <RAF3> ...

Optimizing unit <SRDF> ...

Optimizing unit <use_144_data.WF1> ...

Optimizing unit <use_144_data.WF2> ...

Optimizing unit <use_144_data.RDF1> ...

Optimizing unit <use_144_data.RDF2> ...

Optimizing unit <use_144_data.RDF3> ...

Optimizing unit <ddr_interface> ...

Optimizing unit <mem_interface_top_data_path_iobs_0> ...

Optimizing unit <mem_interface_top_backend_fifos_0> ...
INFO:Xst:2261 - The FF/Latch <init_data_73> in Unit <mem_interface_top_backend_fifos_0> is equivalent to the following FF/Latch, which will be removed : <init_count_FFd2> 
INFO:Xst:2261 - The FF/Latch <init_data_73> in Unit <mem_interface_top_backend_fifos_0> is equivalent to the following FF/Latch, which will be removed : <init_count_FFd2> 

Optimizing unit <mem_interface_top_rd_data_fifo_0> ...

Optimizing unit <mem_interface_top_rd_data_0> ...
WARNING:Xst:1710 - FF/Latch  <wr_to_rd_count_3> (without init value) has a constant value of 0 in block <mem_interface_top_ddr_controller_0>.
WARNING:Xst:1710 - FF/Latch  <wr_to_rd_count_3> (without init value) has a constant value of 0 in block <mem_interface_top_ddr_controller_0>.
WARNING:Xst:1293 - FF/Latch  <ddr/ddr_core/top_00/user_interface_00/backend_fifos_00/rd_wr_addr_fifo_00/app_af_addr_r_0> has a constant value of 0 in block <ddr_wrapper_144d_27a_r1>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <ddr/ddr_core/top_00/user_interface_00/backend_fifos_00/rd_wr_addr_fifo_00/app_af_addr_r_10> has a constant value of 0 in block <ddr_wrapper_144d_27a_r1>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <ddr/ddr_core/top_00/user_interface_00/backend_fifos_00/rd_wr_addr_fifo_00/app_af_addr_r_29> has a constant value of 0 in block <ddr_wrapper_144d_27a_r1>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <ddr/ddr_core/top_00/user_interface_00/backend_fifos_00/rd_wr_addr_fifo_00/app_af_addr_r_30> has a constant value of 0 in block <ddr_wrapper_144d_27a_r1>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <ddr/ddr_core/top_00/user_interface_00/backend_fifos_00/rd_wr_addr_fifo_00/app_af_addr_r_31> has a constant value of 0 in block <ddr_wrapper_144d_27a_r1>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <ddr/ddr_core/top_00/user_interface_00/backend_fifos_00/rd_wr_addr_fifo_00/app_af_addr_r_33> has a constant value of 0 in block <ddr_wrapper_144d_27a_r1>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <ddr/ddr_core/top_00/user_interface_00/backend_fifos_00/rd_wr_addr_fifo_00/compare_value_r_29> has a constant value of 0 in block <ddr_wrapper_144d_27a_r1>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <ddr/ddr_core/top_00/user_interface_00/backend_fifos_00/rd_wr_addr_fifo_00/fifo_input_addr_r_33> has a constant value of 0 in block <ddr_wrapper_144d_27a_r1>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <ddr/ddr_core/top_00/user_interface_00/backend_fifos_00/rd_wr_addr_fifo_00/fifo_input_addr_r_31> has a constant value of 0 in block <ddr_wrapper_144d_27a_r1>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <ddr/ddr_core/top_00/user_interface_00/backend_fifos_00/rd_wr_addr_fifo_00/fifo_input_addr_r_30> has a constant value of 0 in block <ddr_wrapper_144d_27a_r1>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <ddr/ddr_core/top_00/user_interface_00/backend_fifos_00/rd_wr_addr_fifo_00/fifo_input_addr_r_29> has a constant value of 0 in block <ddr_wrapper_144d_27a_r1>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <ddr/ddr_core/top_00/user_interface_00/backend_fifos_00/rd_wr_addr_fifo_00/fifo_input_addr_r_10> has a constant value of 0 in block <ddr_wrapper_144d_27a_r1>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <ddr/ddr_core/top_00/user_interface_00/backend_fifos_00/rd_wr_addr_fifo_00/fifo_input_addr_r_0> has a constant value of 0 in block <ddr_wrapper_144d_27a_r1>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <ddr/ddr_core/top_00/user_interface_00/backend_fifos_00/rd_wr_addr_fifo_00/fifo_input_270_0> (without init value) has a constant value of 0 in block <ddr_wrapper_144d_27a_r1>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <ddr/ddr_core/top_00/user_interface_00/backend_fifos_00/rd_wr_addr_fifo_00/fifo_input_270_10> (without init value) has a constant value of 0 in block <ddr_wrapper_144d_27a_r1>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <ddr/ddr_core/top_00/user_interface_00/backend_fifos_00/rd_wr_addr_fifo_00/fifo_input_270_29> (without init value) has a constant value of 0 in block <ddr_wrapper_144d_27a_r1>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <ddr/ddr_core/top_00/user_interface_00/backend_fifos_00/rd_wr_addr_fifo_00/fifo_input_270_30> (without init value) has a constant value of 0 in block <ddr_wrapper_144d_27a_r1>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <ddr/ddr_core/top_00/user_interface_00/backend_fifos_00/rd_wr_addr_fifo_00/fifo_input_270_31> (without init value) has a constant value of 0 in block <ddr_wrapper_144d_27a_r1>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <ddr/ddr_core/top_00/user_interface_00/backend_fifos_00/rd_wr_addr_fifo_00/fifo_input_270_33> (without init value) has a constant value of 0 in block <ddr_wrapper_144d_27a_r1>.
WARNING:Xst:2677 - Node <ddr/ddr_core/infrastructure0/rst90_sync_r_11> of sequential type is unconnected in block <ddr_wrapper_144d_27a_r1>.
WARNING:Xst:2677 - Node <ddr/ddr_core/infrastructure0/rst90_sync_r_10> of sequential type is unconnected in block <ddr_wrapper_144d_27a_r1>.
WARNING:Xst:2677 - Node <ddr/ddr_core/infrastructure0/rst90_sync_r_9> of sequential type is unconnected in block <ddr_wrapper_144d_27a_r1>.
WARNING:Xst:2677 - Node <ddr/ddr_core/infrastructure0/rst90_sync_r_8> of sequential type is unconnected in block <ddr_wrapper_144d_27a_r1>.
WARNING:Xst:2677 - Node <ddr/ddr_core/infrastructure0/rst90_sync_r_7> of sequential type is unconnected in block <ddr_wrapper_144d_27a_r1>.
WARNING:Xst:2677 - Node <ddr/ddr_core/infrastructure0/rst90_sync_r_6> of sequential type is unconnected in block <ddr_wrapper_144d_27a_r1>.
WARNING:Xst:2677 - Node <ddr/ddr_core/infrastructure0/rst90_sync_r_5> of sequential type is unconnected in block <ddr_wrapper_144d_27a_r1>.
WARNING:Xst:2677 - Node <ddr/ddr_core/infrastructure0/rst90_sync_r_4> of sequential type is unconnected in block <ddr_wrapper_144d_27a_r1>.
WARNING:Xst:2677 - Node <ddr/ddr_core/infrastructure0/rst90_sync_r_3> of sequential type is unconnected in block <ddr_wrapper_144d_27a_r1>.
WARNING:Xst:2677 - Node <ddr/ddr_core/infrastructure0/rst90_sync_r_2> of sequential type is unconnected in block <ddr_wrapper_144d_27a_r1>.
WARNING:Xst:2677 - Node <ddr/ddr_core/infrastructure0/rst90_sync_r_1> of sequential type is unconnected in block <ddr_wrapper_144d_27a_r1>.
WARNING:Xst:2677 - Node <ddr/ddr_core/infrastructure0/rst90_sync_r_0> of sequential type is unconnected in block <ddr_wrapper_144d_27a_r1>.
WARNING:Xst:2677 - Node <ddr/ddr_core/top_00/ddr_controller_00/dummy_write_flag_r> of sequential type is unconnected in block <ddr_wrapper_144d_27a_r1>.
WARNING:Xst:2677 - Node <ddr/ddr_core/top_00/user_interface_00/rd_data_00/rd_data_fifo_gen[1].rd_data_fifo0/fifo_rd_en_r2> of sequential type is unconnected in block <ddr_wrapper_144d_27a_r1>.
WARNING:Xst:2677 - Node <ddr/ddr_core/top_00/user_interface_00/rd_data_00/rd_data_fifo_gen[2].rd_data_fifo0/fifo_rd_en_r2> of sequential type is unconnected in block <ddr_wrapper_144d_27a_r1>.
WARNING:Xst:2677 - Node <ddr/ddr_core/top_00/user_interface_00/rd_data_00/rd_data_fifo_gen[3].rd_data_fifo0/fifo_rd_en_r2> of sequential type is unconnected in block <ddr_wrapper_144d_27a_r1>.
WARNING:Xst:2677 - Node <ddr/ddr_core/top_00/user_interface_00/rd_data_00/rd_data_fifo_gen[4].rd_data_fifo0/fifo_rd_en_r2> of sequential type is unconnected in block <ddr_wrapper_144d_27a_r1>.
WARNING:Xst:2677 - Node <ddr/ddr_core/top_00/user_interface_00/rd_data_00/rd_data_fifo_gen[5].rd_data_fifo0/fifo_rd_en_r2> of sequential type is unconnected in block <ddr_wrapper_144d_27a_r1>.
WARNING:Xst:2677 - Node <ddr/ddr_core/top_00/user_interface_00/rd_data_00/rd_data_fifo_gen[6].rd_data_fifo0/fifo_rd_en_r2> of sequential type is unconnected in block <ddr_wrapper_144d_27a_r1>.
WARNING:Xst:2677 - Node <ddr/ddr_core/top_00/user_interface_00/rd_data_00/rd_data_fifo_gen[7].rd_data_fifo0/fifo_rd_en_r2> of sequential type is unconnected in block <ddr_wrapper_144d_27a_r1>.
WARNING:Xst:2677 - Node <ddr/ddr_core/top_00/user_interface_00/rd_data_00/rd_data_fifo_gen[8].rd_data_fifo0/fifo_rd_en_r2> of sequential type is unconnected in block <ddr_wrapper_144d_27a_r1>.
WARNING:Xst:2677 - Node <ddr/ddr_core/top_00/user_interface_00/rd_data_00/rd_data_fifo_gen[9].rd_data_fifo0/fifo_rd_en_r2> of sequential type is unconnected in block <ddr_wrapper_144d_27a_r1>.
WARNING:Xst:2677 - Node <ddr/ddr_core/top_00/user_interface_00/rd_data_00/rd_data_fifo_gen[10].rd_data_fifo0/fifo_rd_en_r2> of sequential type is unconnected in block <ddr_wrapper_144d_27a_r1>.
WARNING:Xst:2677 - Node <ddr/ddr_core/top_00/user_interface_00/rd_data_00/rd_data_fifo_gen[11].rd_data_fifo0/fifo_rd_en_r2> of sequential type is unconnected in block <ddr_wrapper_144d_27a_r1>.
WARNING:Xst:2677 - Node <ddr/ddr_core/top_00/user_interface_00/rd_data_00/rd_data_fifo_gen[12].rd_data_fifo0/fifo_rd_en_r2> of sequential type is unconnected in block <ddr_wrapper_144d_27a_r1>.
WARNING:Xst:2677 - Node <ddr/ddr_core/top_00/user_interface_00/rd_data_00/rd_data_fifo_gen[13].rd_data_fifo0/fifo_rd_en_r2> of sequential type is unconnected in block <ddr_wrapper_144d_27a_r1>.
WARNING:Xst:2677 - Node <ddr/ddr_core/top_00/user_interface_00/rd_data_00/rd_data_fifo_gen[14].rd_data_fifo0/fifo_rd_en_r2> of sequential type is unconnected in block <ddr_wrapper_144d_27a_r1>.
WARNING:Xst:2677 - Node <ddr/ddr_core/top_00/user_interface_00/rd_data_00/rd_data_fifo_gen[15].rd_data_fifo0/fifo_rd_en_r2> of sequential type is unconnected in block <ddr_wrapper_144d_27a_r1>.
WARNING:Xst:2677 - Node <ddr/ddr_core/top_00/user_interface_00/rd_data_00/rd_data_fifo_gen[16].rd_data_fifo0/fifo_rd_en_r2> of sequential type is unconnected in block <ddr_wrapper_144d_27a_r1>.
WARNING:Xst:2677 - Node <ddr/ddr_core/top_00/user_interface_00/rd_data_00/rd_data_fifo_gen[17].rd_data_fifo0/fifo_rd_en_r2> of sequential type is unconnected in block <ddr_wrapper_144d_27a_r1>.

Mapping all equations...
Annotating constraints using XCF file 'make.xcf'
XCF parsing done.
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[15].data_tap_inc_0/calibration_dq_r_1> in Unit <ddr_wrapper_144d_27a_r1> is equivalent to the following FF/Latch, which will be removed : <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[15].pattern_0/rd_data_rise_r_1> 
INFO:Xst:2261 - The FF/Latch <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[11].data_tap_inc_0/calibration_dq_r_0> in Unit <ddr_wrapper_144d_27a_r1> is equivalent to the following FF/Latch, which will be removed : <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[11].pattern_0/rd_data_rise_r_0> 
INFO:Xst:2261 - The FF/Latch <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[10].data_tap_inc_0/calibration_dq_r_3> in Unit <ddr_wrapper_144d_27a_r1> is equivalent to the following FF/Latch, which will be removed : <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[10].pattern_0/rd_data_rise_r_3> 
INFO:Xst:2261 - The FF/Latch <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[6].data_tap_inc_0/calibration_dq_r_2> in Unit <ddr_wrapper_144d_27a_r1> is equivalent to the following FF/Latch, which will be removed : <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[6].pattern_0/rd_data_rise_r_2> 
INFO:Xst:2261 - The FF/Latch <ddr/ddr_core/top_00/ddr_controller_00/pattern_read_state_1_r2> in Unit <ddr_wrapper_144d_27a_r1> is equivalent to the following FF/Latch, which will be removed : <ddr/ddr_core/top_00/ddr_controller_00/init_state_r2_12> 
INFO:Xst:2261 - The FF/Latch <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[9].data_tap_inc_0/calibration_dq_r_3> in Unit <ddr_wrapper_144d_27a_r1> is equivalent to the following FF/Latch, which will be removed : <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[9].pattern_0/rd_data_rise_r_3> 
INFO:Xst:2261 - The FF/Latch <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[6].data_tap_inc_0/calibration_dq_r_1> in Unit <ddr_wrapper_144d_27a_r1> is equivalent to the following FF/Latch, which will be removed : <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[6].pattern_0/rd_data_rise_r_1> 
INFO:Xst:2261 - The FF/Latch <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[10].data_tap_inc_0/calibration_dq_r_2> in Unit <ddr_wrapper_144d_27a_r1> is equivalent to the following FF/Latch, which will be removed : <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[10].pattern_0/rd_data_rise_r_2> 
INFO:Xst:2261 - The FF/Latch <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[5].data_tap_inc_0/calibration_dq_r_1> in Unit <ddr_wrapper_144d_27a_r1> is equivalent to the following FF/Latch, which will be removed : <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[5].pattern_0/rd_data_rise_r_1> 
INFO:Xst:2261 - The FF/Latch <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[9].data_tap_inc_0/calibration_dq_r_2> in Unit <ddr_wrapper_144d_27a_r1> is equivalent to the following FF/Latch, which will be removed : <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[9].pattern_0/rd_data_rise_r_2> 
INFO:Xst:2261 - The FF/Latch <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[6].data_tap_inc_0/calibration_dq_r_0> in Unit <ddr_wrapper_144d_27a_r1> is equivalent to the following FF/Latch, which will be removed : <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[6].pattern_0/rd_data_rise_r_0> 
INFO:Xst:2261 - The FF/Latch <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[9].data_tap_inc_0/calibration_dq_r_1> in Unit <ddr_wrapper_144d_27a_r1> is equivalent to the following FF/Latch, which will be removed : <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[9].pattern_0/rd_data_rise_r_1> 
INFO:Xst:2261 - The FF/Latch <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[5].data_tap_inc_0/calibration_dq_r_0> in Unit <ddr_wrapper_144d_27a_r1> is equivalent to the following FF/Latch, which will be removed : <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[5].pattern_0/rd_data_rise_r_0> 
INFO:Xst:2261 - The FF/Latch <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[4].data_tap_inc_0/calibration_dq_r_3> in Unit <ddr_wrapper_144d_27a_r1> is equivalent to the following FF/Latch, which will be removed : <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[4].pattern_0/rd_data_rise_r_3> 
INFO:Xst:2261 - The FF/Latch <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/calibration_dq_r_2> in Unit <ddr_wrapper_144d_27a_r1> is equivalent to the following FF/Latch, which will be removed : <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[0].pattern_0/rd_data_rise_r_2> 
INFO:Xst:2261 - The FF/Latch <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[3].data_tap_inc_0/calibration_dq_r_3> in Unit <ddr_wrapper_144d_27a_r1> is equivalent to the following FF/Latch, which will be removed : <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[3].pattern_0/rd_data_rise_r_3> 
INFO:Xst:2261 - The FF/Latch <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/calibration_dq_r_0> in Unit <ddr_wrapper_144d_27a_r1> is equivalent to the following FF/Latch, which will be removed : <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[0].pattern_0/rd_data_rise_r_0> 
INFO:Xst:2261 - The FF/Latch <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[14].data_tap_inc_0/calibration_dq_r_1> in Unit <ddr_wrapper_144d_27a_r1> is equivalent to the following FF/Latch, which will be removed : <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[14].pattern_0/rd_data_rise_r_1> 
INFO:Xst:2261 - The FF/Latch <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[4].data_tap_inc_0/calibration_dq_r_2> in Unit <ddr_wrapper_144d_27a_r1> is equivalent to the following FF/Latch, which will be removed : <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[4].pattern_0/rd_data_rise_r_2> 
INFO:Xst:2261 - The FF/Latch <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[15].data_tap_inc_0/calibration_dq_r_0> in Unit <ddr_wrapper_144d_27a_r1> is equivalent to the following FF/Latch, which will be removed : <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[15].pattern_0/rd_data_rise_r_0> 
INFO:Xst:2261 - The FF/Latch <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[3].data_tap_inc_0/calibration_dq_r_2> in Unit <ddr_wrapper_144d_27a_r1> is equivalent to the following FF/Latch, which will be removed : <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[3].pattern_0/rd_data_rise_r_2> 
INFO:Xst:2261 - The FF/Latch <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[14].data_tap_inc_0/calibration_dq_r_0> in Unit <ddr_wrapper_144d_27a_r1> is equivalent to the following FF/Latch, which will be removed : <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[14].pattern_0/rd_data_rise_r_0> 
INFO:Xst:2261 - The FF/Latch <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[3].data_tap_inc_0/calibration_dq_r_1> in Unit <ddr_wrapper_144d_27a_r1> is equivalent to the following FF/Latch, which will be removed : <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[3].pattern_0/rd_data_rise_r_1> 
INFO:Xst:2261 - The FF/Latch <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[13].data_tap_inc_0/calibration_dq_r_3> in Unit <ddr_wrapper_144d_27a_r1> is equivalent to the following FF/Latch, which will be removed : <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[13].pattern_0/rd_data_rise_r_3> 
INFO:Xst:2261 - The FF/Latch <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/calibration_dq_r_1> in Unit <ddr_wrapper_144d_27a_r1> is equivalent to the following FF/Latch, which will be removed : <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[0].pattern_0/rd_data_rise_r_1> 
INFO:Xst:2261 - The FF/Latch <ddr/ddr_core/top_00/ddr_controller_00/rst_r> in Unit <ddr_wrapper_144d_27a_r1> is equivalent to the following 77 FFs/Latches, which will be removed : <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/RESET_r1> <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[1].data_tap_inc_0/RESET_r1> <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[2].data_tap_inc_0/RESET_r1> <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[3].data_tap_inc_0/RESET_r1> <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[4].data_tap_inc_0/RESET_r1> <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[5].data_tap_inc_0/RESET_r1> <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[6].data_tap_inc_0/RESET_r1> <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[7].data_tap_inc_0/RESET_r1> <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[8].data_tap_inc_0/RESET_r1>
   <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[9].data_tap_inc_0/RESET_r1> <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[10].data_tap_inc_0/RESET_r1> <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[11].data_tap_inc_0/RESET_r1> <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[12].data_tap_inc_0/RESET_r1> <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[13].data_tap_inc_0/RESET_r1> <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[14].data_tap_inc_0/RESET_r1> <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[15].data_tap_inc_0/RESET_r1> <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[16].data_tap_inc_0/RESET_r1> <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[17].data_tap_inc_0/RESET_r1> <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/RESET_r1> <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[1].tap_ctrl_0/RESET_r1>
   <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[2].tap_ctrl_0/RESET_r1> <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[3].tap_ctrl_0/RESET_r1> <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[4].tap_ctrl_0/RESET_r1> <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[5].tap_ctrl_0/RESET_r1> <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[6].tap_ctrl_0/RESET_r1> <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[7].tap_ctrl_0/RESET_r1> <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[8].tap_ctrl_0/RESET_r1> <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[9].tap_ctrl_0/RESET_r1> <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[10].tap_ctrl_0/RESET_r1> <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[11].tap_ctrl_0/RESET_r1> <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[12].tap_ctrl_0/RESET_r1> <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[13].tap_ctrl_0/RESET_r1>
   <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[14].tap_ctrl_0/RESET_r1> <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[15].tap_ctrl_0/RESET_r1> <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[16].tap_ctrl_0/RESET_r1> <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[17].tap_ctrl_0/RESET_r1> <ddr/ddr_core/top_00/user_interface_00/backend_fifos_00/rd_wr_addr_fifo_00/rst_r> <ddr/ddr_core/top_00/data_path_00/tap_logic_00/rst_r> <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dqs_iob_gen[17].v4_dqs_iob0/RESET_r1> <ddr/ddr_core/top_00/user_interface_00/backend_fifos_00/rst_r1> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/rd_data_fifo_gen[0].rd_data_fifo0/rst_r> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/rd_data_fifo_gen[1].rd_data_fifo0/rst_r> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/rd_data_fifo_gen[2].rd_data_fifo0/rst_r> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/rd_data_fifo_gen[3].rd_data_fifo0/rst_r>
   <ddr/ddr_core/top_00/user_interface_00/rd_data_00/rd_data_fifo_gen[4].rd_data_fifo0/rst_r> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/rd_data_fifo_gen[5].rd_data_fifo0/rst_r> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/rd_data_fifo_gen[6].rd_data_fifo0/rst_r> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/rd_data_fifo_gen[7].rd_data_fifo0/rst_r> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/rd_data_fifo_gen[8].rd_data_fifo0/rst_r> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/rd_data_fifo_gen[9].rd_data_fifo0/rst_r> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/rd_data_fifo_gen[10].rd_data_fifo0/rst_r> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/rd_data_fifo_gen[11].rd_data_fifo0/rst_r> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/rd_data_fifo_gen[12].rd_data_fifo0/rst_r> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/rd_data_fifo_gen[13].rd_data_fifo0/rst_r> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/rd_data_fifo_gen[14].rd_data_fifo0/rst_r>
   <ddr/ddr_core/top_00/user_interface_00/rd_data_00/rd_data_fifo_gen[15].rd_data_fifo0/rst_r> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/rd_data_fifo_gen[16].rd_data_fifo0/rst_r> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/rd_data_fifo_gen[17].rd_data_fifo0/rst_r> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[0].pattern_0/rst_r1> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[1].pattern_0/rst_r1> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[2].pattern_0/rst_r1> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[3].pattern_0/rst_r1> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[4].pattern_0/rst_r1> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[5].pattern_0/rst_r1> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[6].pattern_0/rst_r1> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[7].pattern_0/rst_r1>
   <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[8].pattern_0/rst_r1> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[9].pattern_0/rst_r1> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[10].pattern_0/rst_r1> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[11].pattern_0/rst_r1> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[12].pattern_0/rst_r1> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[13].pattern_0/rst_r1> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[14].pattern_0/rst_r1> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[15].pattern_0/rst_r1> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[16].pattern_0/rst_r1> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[17].pattern_0/rst_r1> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/RESET_r1>
INFO:Xst:2261 - The FF/Latch <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[12].data_tap_inc_0/calibration_dq_r_3> in Unit <ddr_wrapper_144d_27a_r1> is equivalent to the following FF/Latch, which will be removed : <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[12].pattern_0/rd_data_rise_r_3> 
INFO:Xst:2261 - The FF/Latch <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[13].data_tap_inc_0/calibration_dq_r_2> in Unit <ddr_wrapper_144d_27a_r1> is equivalent to the following FF/Latch, which will be removed : <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[13].pattern_0/rd_data_rise_r_2> 
INFO:Xst:2261 - The FF/Latch <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[8].data_tap_inc_0/calibration_dq_r_1> in Unit <ddr_wrapper_144d_27a_r1> is equivalent to the following FF/Latch, which will be removed : <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[8].pattern_0/rd_data_rise_r_1> 
INFO:Xst:2261 - The FF/Latch <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[9].data_tap_inc_0/calibration_dq_r_0> in Unit <ddr_wrapper_144d_27a_r1> is equivalent to the following FF/Latch, which will be removed : <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[9].pattern_0/rd_data_rise_r_0> 
INFO:Xst:2261 - The FF/Latch <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[8].data_tap_inc_0/calibration_dq_r_0> in Unit <ddr_wrapper_144d_27a_r1> is equivalent to the following FF/Latch, which will be removed : <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[8].pattern_0/rd_data_rise_r_0> 
INFO:Xst:2261 - The FF/Latch <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[7].data_tap_inc_0/calibration_dq_r_3> in Unit <ddr_wrapper_144d_27a_r1> is equivalent to the following FF/Latch, which will be removed : <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[7].pattern_0/rd_data_rise_r_3> 
INFO:Xst:2261 - The FF/Latch <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[6].data_tap_inc_0/calibration_dq_r_3> in Unit <ddr_wrapper_144d_27a_r1> is equivalent to the following FF/Latch, which will be removed : <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[6].pattern_0/rd_data_rise_r_3> 
INFO:Xst:2261 - The FF/Latch <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[7].data_tap_inc_0/calibration_dq_r_2> in Unit <ddr_wrapper_144d_27a_r1> is equivalent to the following FF/Latch, which will be removed : <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[7].pattern_0/rd_data_rise_r_2> 
INFO:Xst:2261 - The FF/Latch <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[2].data_tap_inc_0/calibration_dq_r_1> in Unit <ddr_wrapper_144d_27a_r1> is equivalent to the following FF/Latch, which will be removed : <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[2].pattern_0/rd_data_rise_r_1> 
INFO:Xst:2261 - The FF/Latch <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[3].data_tap_inc_0/calibration_dq_r_0> in Unit <ddr_wrapper_144d_27a_r1> is equivalent to the following FF/Latch, which will be removed : <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[3].pattern_0/rd_data_rise_r_0> 
INFO:Xst:2261 - The FF/Latch <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[2].data_tap_inc_0/calibration_dq_r_0> in Unit <ddr_wrapper_144d_27a_r1> is equivalent to the following FF/Latch, which will be removed : <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[2].pattern_0/rd_data_rise_r_0> 
INFO:Xst:2261 - The FF/Latch <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[1].data_tap_inc_0/calibration_dq_r_3> in Unit <ddr_wrapper_144d_27a_r1> is equivalent to the following FF/Latch, which will be removed : <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[1].pattern_0/rd_data_rise_r_3> 
INFO:Xst:2261 - The FF/Latch <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/calibration_dq_r_3> in Unit <ddr_wrapper_144d_27a_r1> is equivalent to the following FF/Latch, which will be removed : <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[0].pattern_0/rd_data_rise_r_3> 
INFO:Xst:2261 - The FF/Latch <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[1].data_tap_inc_0/calibration_dq_r_2> in Unit <ddr_wrapper_144d_27a_r1> is equivalent to the following FF/Latch, which will be removed : <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[1].pattern_0/rd_data_rise_r_2> 
INFO:Xst:2261 - The FF/Latch <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[17].data_tap_inc_0/calibration_dq_r_3> in Unit <ddr_wrapper_144d_27a_r1> is equivalent to the following FF/Latch, which will be removed : <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[17].pattern_0/rd_data_rise_r_3> 
INFO:Xst:2261 - The FF/Latch <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[11].data_tap_inc_0/calibration_dq_r_2> in Unit <ddr_wrapper_144d_27a_r1> is equivalent to the following FF/Latch, which will be removed : <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[11].pattern_0/rd_data_rise_r_2> 
INFO:Xst:2261 - The FF/Latch <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[8].data_tap_inc_0/calibration_dq_r_3> in Unit <ddr_wrapper_144d_27a_r1> is equivalent to the following FF/Latch, which will be removed : <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[8].pattern_0/rd_data_rise_r_3> 
INFO:Xst:2261 - The FF/Latch <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[16].data_tap_inc_0/calibration_dq_r_1> in Unit <ddr_wrapper_144d_27a_r1> is equivalent to the following FF/Latch, which will be removed : <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[16].pattern_0/rd_data_rise_r_1> 
INFO:Xst:2261 - The FF/Latch <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[10].data_tap_inc_0/calibration_dq_r_0> in Unit <ddr_wrapper_144d_27a_r1> is equivalent to the following FF/Latch, which will be removed : <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[10].pattern_0/rd_data_rise_r_0> 
INFO:Xst:2261 - The FF/Latch <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[17].data_tap_inc_0/calibration_dq_r_2> in Unit <ddr_wrapper_144d_27a_r1> is equivalent to the following FF/Latch, which will be removed : <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[17].pattern_0/rd_data_rise_r_2> 
INFO:Xst:2261 - The FF/Latch <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[7].data_tap_inc_0/calibration_dq_r_1> in Unit <ddr_wrapper_144d_27a_r1> is equivalent to the following FF/Latch, which will be removed : <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[7].pattern_0/rd_data_rise_r_1> 
INFO:Xst:2261 - The FF/Latch <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[14].data_tap_inc_0/calibration_dq_r_3> in Unit <ddr_wrapper_144d_27a_r1> is equivalent to the following FF/Latch, which will be removed : <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[14].pattern_0/rd_data_rise_r_3> 
INFO:Xst:2261 - The FF/Latch <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[8].data_tap_inc_0/calibration_dq_r_2> in Unit <ddr_wrapper_144d_27a_r1> is equivalent to the following FF/Latch, which will be removed : <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[8].pattern_0/rd_data_rise_r_2> 
INFO:Xst:2261 - The FF/Latch <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[5].data_tap_inc_0/calibration_dq_r_3> in Unit <ddr_wrapper_144d_27a_r1> is equivalent to the following FF/Latch, which will be removed : <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[5].pattern_0/rd_data_rise_r_3> 
INFO:Xst:2261 - The FF/Latch <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[7].data_tap_inc_0/calibration_dq_r_0> in Unit <ddr_wrapper_144d_27a_r1> is equivalent to the following FF/Latch, which will be removed : <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[7].pattern_0/rd_data_rise_r_0> 
INFO:Xst:2261 - The FF/Latch <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[4].data_tap_inc_0/calibration_dq_r_1> in Unit <ddr_wrapper_144d_27a_r1> is equivalent to the following FF/Latch, which will be removed : <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[4].pattern_0/rd_data_rise_r_1> 
INFO:Xst:2261 - The FF/Latch <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[5].data_tap_inc_0/calibration_dq_r_2> in Unit <ddr_wrapper_144d_27a_r1> is equivalent to the following FF/Latch, which will be removed : <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[5].pattern_0/rd_data_rise_r_2> 
INFO:Xst:2261 - The FF/Latch <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[2].data_tap_inc_0/calibration_dq_r_3> in Unit <ddr_wrapper_144d_27a_r1> is equivalent to the following FF/Latch, which will be removed : <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[2].pattern_0/rd_data_rise_r_3> 
INFO:Xst:2261 - The FF/Latch <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[16].data_tap_inc_0/calibration_dq_r_0> in Unit <ddr_wrapper_144d_27a_r1> is equivalent to the following FF/Latch, which will be removed : <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[16].pattern_0/rd_data_rise_r_0> 
INFO:Xst:2261 - The FF/Latch <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[13].data_tap_inc_0/calibration_dq_r_1> in Unit <ddr_wrapper_144d_27a_r1> is equivalent to the following FF/Latch, which will be removed : <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[13].pattern_0/rd_data_rise_r_1> 
INFO:Xst:2261 - The FF/Latch <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[14].data_tap_inc_0/calibration_dq_r_2> in Unit <ddr_wrapper_144d_27a_r1> is equivalent to the following FF/Latch, which will be removed : <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[14].pattern_0/rd_data_rise_r_2> 
INFO:Xst:2261 - The FF/Latch <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[11].data_tap_inc_0/calibration_dq_r_3> in Unit <ddr_wrapper_144d_27a_r1> is equivalent to the following FF/Latch, which will be removed : <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[11].pattern_0/rd_data_rise_r_3> 
INFO:Xst:2261 - The FF/Latch <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[13].data_tap_inc_0/calibration_dq_r_0> in Unit <ddr_wrapper_144d_27a_r1> is equivalent to the following FF/Latch, which will be removed : <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[13].pattern_0/rd_data_rise_r_0> 
INFO:Xst:2261 - The FF/Latch <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[10].data_tap_inc_0/calibration_dq_r_1> in Unit <ddr_wrapper_144d_27a_r1> is equivalent to the following FF/Latch, which will be removed : <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[10].pattern_0/rd_data_rise_r_1> 
INFO:Xst:2261 - The FF/Latch <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[4].data_tap_inc_0/calibration_dq_r_0> in Unit <ddr_wrapper_144d_27a_r1> is equivalent to the following FF/Latch, which will be removed : <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[4].pattern_0/rd_data_rise_r_0> 
INFO:Xst:2261 - The FF/Latch <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[1].data_tap_inc_0/calibration_dq_r_1> in Unit <ddr_wrapper_144d_27a_r1> is equivalent to the following FF/Latch, which will be removed : <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[1].pattern_0/rd_data_rise_r_1> 
INFO:Xst:2261 - The FF/Latch <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[2].data_tap_inc_0/calibration_dq_r_2> in Unit <ddr_wrapper_144d_27a_r1> is equivalent to the following FF/Latch, which will be removed : <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[2].pattern_0/rd_data_rise_r_2> 
INFO:Xst:2261 - The FF/Latch <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[1].data_tap_inc_0/calibration_dq_r_0> in Unit <ddr_wrapper_144d_27a_r1> is equivalent to the following FF/Latch, which will be removed : <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[1].pattern_0/rd_data_rise_r_0> 
INFO:Xst:2261 - The FF/Latch <ddr/ddr_core/top_00/ddr_controller_00/init_state_FFd8> in Unit <ddr_wrapper_144d_27a_r1> is equivalent to the following FF/Latch, which will be removed : <ddr/ddr_core/top_00/ddr_controller_00/init_state_r2_21> 
INFO:Xst:2261 - The FF/Latch <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[17].data_tap_inc_0/calibration_dq_r_1> in Unit <ddr_wrapper_144d_27a_r1> is equivalent to the following FF/Latch, which will be removed : <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[17].pattern_0/rd_data_rise_r_1> 
INFO:Xst:2261 - The FF/Latch <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[17].data_tap_inc_0/calibration_dq_r_0> in Unit <ddr_wrapper_144d_27a_r1> is equivalent to the following FF/Latch, which will be removed : <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[17].pattern_0/rd_data_rise_r_0> 
INFO:Xst:2261 - The FF/Latch <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[16].data_tap_inc_0/calibration_dq_r_3> in Unit <ddr_wrapper_144d_27a_r1> is equivalent to the following FF/Latch, which will be removed : <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[16].pattern_0/rd_data_rise_r_3> 
INFO:Xst:2261 - The FF/Latch <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[12].data_tap_inc_0/calibration_dq_r_2> in Unit <ddr_wrapper_144d_27a_r1> is equivalent to the following FF/Latch, which will be removed : <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[12].pattern_0/rd_data_rise_r_2> 
INFO:Xst:2261 - The FF/Latch <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[15].data_tap_inc_0/calibration_dq_r_3> in Unit <ddr_wrapper_144d_27a_r1> is equivalent to the following FF/Latch, which will be removed : <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[15].pattern_0/rd_data_rise_r_3> 
INFO:Xst:2261 - The FF/Latch <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[12].data_tap_inc_0/calibration_dq_r_1> in Unit <ddr_wrapper_144d_27a_r1> is equivalent to the following FF/Latch, which will be removed : <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[12].pattern_0/rd_data_rise_r_1> 
INFO:Xst:2261 - The FF/Latch <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[16].data_tap_inc_0/calibration_dq_r_2> in Unit <ddr_wrapper_144d_27a_r1> is equivalent to the following FF/Latch, which will be removed : <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[16].pattern_0/rd_data_rise_r_2> 
INFO:Xst:2261 - The FF/Latch <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[11].data_tap_inc_0/calibration_dq_r_1> in Unit <ddr_wrapper_144d_27a_r1> is equivalent to the following FF/Latch, which will be removed : <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[11].pattern_0/rd_data_rise_r_1> 
INFO:Xst:2261 - The FF/Latch <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[15].data_tap_inc_0/calibration_dq_r_2> in Unit <ddr_wrapper_144d_27a_r1> is equivalent to the following FF/Latch, which will be removed : <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[15].pattern_0/rd_data_rise_r_2> 
INFO:Xst:2261 - The FF/Latch <ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[12].data_tap_inc_0/calibration_dq_r_0> in Unit <ddr_wrapper_144d_27a_r1> is equivalent to the following FF/Latch, which will be removed : <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[12].pattern_0/rd_data_rise_r_0> 
INFO:Xst:2261 - The FF/Latch <ddr/ddr_core/top_00/user_interface_00/rd_data_00/rd_data_fifo_gen[0].rd_data_fifo0/fifo_rd_en> in Unit <ddr_wrapper_144d_27a_r1> is equivalent to the following 17 FFs/Latches, which will be removed : <ddr/ddr_core/top_00/user_interface_00/rd_data_00/rd_data_fifo_gen[1].rd_data_fifo0/fifo_rd_en> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/rd_data_fifo_gen[2].rd_data_fifo0/fifo_rd_en> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/rd_data_fifo_gen[3].rd_data_fifo0/fifo_rd_en> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/rd_data_fifo_gen[4].rd_data_fifo0/fifo_rd_en> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/rd_data_fifo_gen[5].rd_data_fifo0/fifo_rd_en> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/rd_data_fifo_gen[6].rd_data_fifo0/fifo_rd_en> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/rd_data_fifo_gen[7].rd_data_fifo0/fifo_rd_en> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/rd_data_fifo_gen[8].rd_data_fifo0/fifo_rd_en>
   <ddr/ddr_core/top_00/user_interface_00/rd_data_00/rd_data_fifo_gen[9].rd_data_fifo0/fifo_rd_en> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/rd_data_fifo_gen[10].rd_data_fifo0/fifo_rd_en> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/rd_data_fifo_gen[11].rd_data_fifo0/fifo_rd_en> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/rd_data_fifo_gen[12].rd_data_fifo0/fifo_rd_en> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/rd_data_fifo_gen[13].rd_data_fifo0/fifo_rd_en> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/rd_data_fifo_gen[14].rd_data_fifo0/fifo_rd_en> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/rd_data_fifo_gen[15].rd_data_fifo0/fifo_rd_en> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/rd_data_fifo_gen[16].rd_data_fifo0/fifo_rd_en> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/rd_data_fifo_gen[17].rd_data_fifo0/fifo_rd_en> 
INFO:Xst:2261 - The FF/Latch <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[0].pattern_0/cntrl_rden_r> in Unit <ddr_wrapper_144d_27a_r1> is equivalent to the following 17 FFs/Latches, which will be removed : <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[1].pattern_0/cntrl_rden_r> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[2].pattern_0/cntrl_rden_r> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[3].pattern_0/cntrl_rden_r> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[4].pattern_0/cntrl_rden_r> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[5].pattern_0/cntrl_rden_r> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[6].pattern_0/cntrl_rden_r> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[7].pattern_0/cntrl_rden_r> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[8].pattern_0/cntrl_rden_r>
   <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[9].pattern_0/cntrl_rden_r> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[10].pattern_0/cntrl_rden_r> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[11].pattern_0/cntrl_rden_r> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[12].pattern_0/cntrl_rden_r> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[13].pattern_0/cntrl_rden_r> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[14].pattern_0/cntrl_rden_r> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[15].pattern_0/cntrl_rden_r> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[16].pattern_0/cntrl_rden_r> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[17].pattern_0/cntrl_rden_r> 
INFO:Xst:2261 - The FF/Latch <ddr/ddr_core/top_00/user_interface_00/rd_data_00/rd_data_fifo_gen[0].rd_data_fifo0/fifo_rd_en_r1> in Unit <ddr_wrapper_144d_27a_r1> is equivalent to the following 17 FFs/Latches, which will be removed : <ddr/ddr_core/top_00/user_interface_00/rd_data_00/rd_data_fifo_gen[1].rd_data_fifo0/fifo_rd_en_r1> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/rd_data_fifo_gen[2].rd_data_fifo0/fifo_rd_en_r1> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/rd_data_fifo_gen[3].rd_data_fifo0/fifo_rd_en_r1> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/rd_data_fifo_gen[4].rd_data_fifo0/fifo_rd_en_r1> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/rd_data_fifo_gen[5].rd_data_fifo0/fifo_rd_en_r1> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/rd_data_fifo_gen[6].rd_data_fifo0/fifo_rd_en_r1> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/rd_data_fifo_gen[7].rd_data_fifo0/fifo_rd_en_r1> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/rd_data_fifo_gen[8].rd_data_fifo0/fifo_rd_en_r1>
   <ddr/ddr_core/top_00/user_interface_00/rd_data_00/rd_data_fifo_gen[9].rd_data_fifo0/fifo_rd_en_r1> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/rd_data_fifo_gen[10].rd_data_fifo0/fifo_rd_en_r1> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/rd_data_fifo_gen[11].rd_data_fifo0/fifo_rd_en_r1> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/rd_data_fifo_gen[12].rd_data_fifo0/fifo_rd_en_r1> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/rd_data_fifo_gen[13].rd_data_fifo0/fifo_rd_en_r1> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/rd_data_fifo_gen[14].rd_data_fifo0/fifo_rd_en_r1> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/rd_data_fifo_gen[15].rd_data_fifo0/fifo_rd_en_r1> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/rd_data_fifo_gen[16].rd_data_fifo0/fifo_rd_en_r1> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/rd_data_fifo_gen[17].rd_data_fifo0/fifo_rd_en_r1> 
INFO:Xst:2261 - The FF/Latch <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[0].pattern_0/rd_en_r2> in Unit <ddr_wrapper_144d_27a_r1> is equivalent to the following 17 FFs/Latches, which will be removed : <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[1].pattern_0/rd_en_r2> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[2].pattern_0/rd_en_r2> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[3].pattern_0/rd_en_r2> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[4].pattern_0/rd_en_r2> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[5].pattern_0/rd_en_r2> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[6].pattern_0/rd_en_r2> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[7].pattern_0/rd_en_r2> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[8].pattern_0/rd_en_r2>
   <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[9].pattern_0/rd_en_r2> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[10].pattern_0/rd_en_r2> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[11].pattern_0/rd_en_r2> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[12].pattern_0/rd_en_r2> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[13].pattern_0/rd_en_r2> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[14].pattern_0/rd_en_r2> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[15].pattern_0/rd_en_r2> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[16].pattern_0/rd_en_r2> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[17].pattern_0/rd_en_r2> 
INFO:Xst:2261 - The FF/Latch <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[0].pattern_0/rd_en_r3> in Unit <ddr_wrapper_144d_27a_r1> is equivalent to the following 17 FFs/Latches, which will be removed : <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[1].pattern_0/rd_en_r3> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[2].pattern_0/rd_en_r3> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[3].pattern_0/rd_en_r3> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[4].pattern_0/rd_en_r3> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[5].pattern_0/rd_en_r3> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[6].pattern_0/rd_en_r3> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[7].pattern_0/rd_en_r3> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[8].pattern_0/rd_en_r3>
   <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[9].pattern_0/rd_en_r3> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[10].pattern_0/rd_en_r3> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[11].pattern_0/rd_en_r3> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[12].pattern_0/rd_en_r3> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[13].pattern_0/rd_en_r3> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[14].pattern_0/rd_en_r3> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[15].pattern_0/rd_en_r3> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[16].pattern_0/rd_en_r3> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[17].pattern_0/rd_en_r3> 
INFO:Xst:2261 - The FF/Latch <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[0].pattern_0/rd_en_r4> in Unit <ddr_wrapper_144d_27a_r1> is equivalent to the following 17 FFs/Latches, which will be removed : <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[1].pattern_0/rd_en_r4> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[2].pattern_0/rd_en_r4> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[3].pattern_0/rd_en_r4> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[4].pattern_0/rd_en_r4> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[5].pattern_0/rd_en_r4> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[6].pattern_0/rd_en_r4> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[7].pattern_0/rd_en_r4> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[8].pattern_0/rd_en_r4>
   <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[9].pattern_0/rd_en_r4> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[10].pattern_0/rd_en_r4> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[11].pattern_0/rd_en_r4> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[12].pattern_0/rd_en_r4> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[13].pattern_0/rd_en_r4> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[14].pattern_0/rd_en_r4> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[15].pattern_0/rd_en_r4> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[16].pattern_0/rd_en_r4> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[17].pattern_0/rd_en_r4> 
INFO:Xst:2261 - The FF/Latch <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[0].pattern_0/rd_en_r5> in Unit <ddr_wrapper_144d_27a_r1> is equivalent to the following 17 FFs/Latches, which will be removed : <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[1].pattern_0/rd_en_r5> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[2].pattern_0/rd_en_r5> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[3].pattern_0/rd_en_r5> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[4].pattern_0/rd_en_r5> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[5].pattern_0/rd_en_r5> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[6].pattern_0/rd_en_r5> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[7].pattern_0/rd_en_r5> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[8].pattern_0/rd_en_r5>
   <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[9].pattern_0/rd_en_r5> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[10].pattern_0/rd_en_r5> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[11].pattern_0/rd_en_r5> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[12].pattern_0/rd_en_r5> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[13].pattern_0/rd_en_r5> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[14].pattern_0/rd_en_r5> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[15].pattern_0/rd_en_r5> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[16].pattern_0/rd_en_r5> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[17].pattern_0/rd_en_r5> 
INFO:Xst:2261 - The FF/Latch <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[0].pattern_0/rd_en_r6> in Unit <ddr_wrapper_144d_27a_r1> is equivalent to the following 17 FFs/Latches, which will be removed : <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[1].pattern_0/rd_en_r6> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[2].pattern_0/rd_en_r6> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[3].pattern_0/rd_en_r6> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[4].pattern_0/rd_en_r6> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[5].pattern_0/rd_en_r6> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[6].pattern_0/rd_en_r6> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[7].pattern_0/rd_en_r6> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[8].pattern_0/rd_en_r6>
   <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[9].pattern_0/rd_en_r6> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[10].pattern_0/rd_en_r6> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[11].pattern_0/rd_en_r6> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[12].pattern_0/rd_en_r6> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[13].pattern_0/rd_en_r6> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[14].pattern_0/rd_en_r6> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[15].pattern_0/rd_en_r6> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[16].pattern_0/rd_en_r6> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[17].pattern_0/rd_en_r6> 
INFO:Xst:2261 - The FF/Latch <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[0].pattern_0/rd_en_r7> in Unit <ddr_wrapper_144d_27a_r1> is equivalent to the following 17 FFs/Latches, which will be removed : <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[1].pattern_0/rd_en_r7> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[2].pattern_0/rd_en_r7> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[3].pattern_0/rd_en_r7> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[4].pattern_0/rd_en_r7> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[5].pattern_0/rd_en_r7> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[6].pattern_0/rd_en_r7> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[7].pattern_0/rd_en_r7> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[8].pattern_0/rd_en_r7>
   <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[9].pattern_0/rd_en_r7> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[10].pattern_0/rd_en_r7> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[11].pattern_0/rd_en_r7> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[12].pattern_0/rd_en_r7> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[13].pattern_0/rd_en_r7> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[14].pattern_0/rd_en_r7> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[15].pattern_0/rd_en_r7> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[16].pattern_0/rd_en_r7> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[17].pattern_0/rd_en_r7> 
INFO:Xst:2261 - The FF/Latch <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[0].pattern_0/rd_en_r8> in Unit <ddr_wrapper_144d_27a_r1> is equivalent to the following 17 FFs/Latches, which will be removed : <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[1].pattern_0/rd_en_r8> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[2].pattern_0/rd_en_r8> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[3].pattern_0/rd_en_r8> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[4].pattern_0/rd_en_r8> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[5].pattern_0/rd_en_r8> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[6].pattern_0/rd_en_r8> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[7].pattern_0/rd_en_r8> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[8].pattern_0/rd_en_r8>
   <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[9].pattern_0/rd_en_r8> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[10].pattern_0/rd_en_r8> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[11].pattern_0/rd_en_r8> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[12].pattern_0/rd_en_r8> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[13].pattern_0/rd_en_r8> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[14].pattern_0/rd_en_r8> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[15].pattern_0/rd_en_r8> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[16].pattern_0/rd_en_r8> <ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[17].pattern_0/rd_en_r8> 
Found area constraint ratio of 100 (+ 5) on block ddr_wrapper_144d_27a_r1, actual ratio is 21.
INFO:Xst:2260 - The FF/Latch <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dqs_iob_gen[0].v4_dqs_iob0/tri_state_dqs> in Unit <ddr_wrapper_144d_27a_r1> is equivalent to the following 17 FFs/Latches : <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dqs_iob_gen[1].v4_dqs_iob0/tri_state_dqs> <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dqs_iob_gen[2].v4_dqs_iob0/tri_state_dqs> <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dqs_iob_gen[3].v4_dqs_iob0/tri_state_dqs> <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dqs_iob_gen[4].v4_dqs_iob0/tri_state_dqs> <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dqs_iob_gen[5].v4_dqs_iob0/tri_state_dqs> <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dqs_iob_gen[6].v4_dqs_iob0/tri_state_dqs> <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dqs_iob_gen[7].v4_dqs_iob0/tri_state_dqs> <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dqs_iob_gen[8].v4_dqs_iob0/tri_state_dqs>
   <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dqs_iob_gen[9].v4_dqs_iob0/tri_state_dqs> <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dqs_iob_gen[10].v4_dqs_iob0/tri_state_dqs> <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dqs_iob_gen[11].v4_dqs_iob0/tri_state_dqs> <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dqs_iob_gen[12].v4_dqs_iob0/tri_state_dqs> <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dqs_iob_gen[13].v4_dqs_iob0/tri_state_dqs> <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dqs_iob_gen[14].v4_dqs_iob0/tri_state_dqs> <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dqs_iob_gen[15].v4_dqs_iob0/tri_state_dqs> <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dqs_iob_gen[16].v4_dqs_iob0/tri_state_dqs> <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dqs_iob_gen[17].v4_dqs_iob0/tri_state_dqs> 
INFO:Xst:2260 - The FF/Latch <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dq_iob_gen[0].v4_dq_iob_0/tri_state_dq> in Unit <ddr_wrapper_144d_27a_r1> is equivalent to the following 71 FFs/Latches : <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dq_iob_gen[1].v4_dq_iob_0/tri_state_dq> <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dq_iob_gen[2].v4_dq_iob_0/tri_state_dq> <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dq_iob_gen[3].v4_dq_iob_0/tri_state_dq> <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dq_iob_gen[4].v4_dq_iob_0/tri_state_dq> <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dq_iob_gen[5].v4_dq_iob_0/tri_state_dq> <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dq_iob_gen[6].v4_dq_iob_0/tri_state_dq> <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dq_iob_gen[7].v4_dq_iob_0/tri_state_dq> <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dq_iob_gen[8].v4_dq_iob_0/tri_state_dq> <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dq_iob_gen[9].v4_dq_iob_0/tri_state_dq>
   <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dq_iob_gen[10].v4_dq_iob_0/tri_state_dq> <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dq_iob_gen[11].v4_dq_iob_0/tri_state_dq> <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dq_iob_gen[12].v4_dq_iob_0/tri_state_dq> <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dq_iob_gen[13].v4_dq_iob_0/tri_state_dq> <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dq_iob_gen[14].v4_dq_iob_0/tri_state_dq> <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dq_iob_gen[15].v4_dq_iob_0/tri_state_dq> <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dq_iob_gen[16].v4_dq_iob_0/tri_state_dq> <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dq_iob_gen[17].v4_dq_iob_0/tri_state_dq> <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dq_iob_gen[18].v4_dq_iob_0/tri_state_dq> <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dq_iob_gen[19].v4_dq_iob_0/tri_state_dq> <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dq_iob_gen[20].v4_dq_iob_0/tri_state_dq>
   <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dq_iob_gen[21].v4_dq_iob_0/tri_state_dq> <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dq_iob_gen[22].v4_dq_iob_0/tri_state_dq> <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dq_iob_gen[23].v4_dq_iob_0/tri_state_dq> <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dq_iob_gen[24].v4_dq_iob_0/tri_state_dq> <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dq_iob_gen[25].v4_dq_iob_0/tri_state_dq> <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dq_iob_gen[26].v4_dq_iob_0/tri_state_dq> <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dq_iob_gen[27].v4_dq_iob_0/tri_state_dq> <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dq_iob_gen[28].v4_dq_iob_0/tri_state_dq> <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dq_iob_gen[29].v4_dq_iob_0/tri_state_dq> <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dq_iob_gen[30].v4_dq_iob_0/tri_state_dq> <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dq_iob_gen[31].v4_dq_iob_0/tri_state_dq>
   <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dq_iob_gen[32].v4_dq_iob_0/tri_state_dq> <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dq_iob_gen[33].v4_dq_iob_0/tri_state_dq> <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dq_iob_gen[34].v4_dq_iob_0/tri_state_dq> <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dq_iob_gen[35].v4_dq_iob_0/tri_state_dq> <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dq_iob_gen[36].v4_dq_iob_0/tri_state_dq> <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dq_iob_gen[37].v4_dq_iob_0/tri_state_dq> <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dq_iob_gen[38].v4_dq_iob_0/tri_state_dq> <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dq_iob_gen[39].v4_dq_iob_0/tri_state_dq> <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dq_iob_gen[40].v4_dq_iob_0/tri_state_dq> <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dq_iob_gen[41].v4_dq_iob_0/tri_state_dq> <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dq_iob_gen[42].v4_dq_iob_0/tri_state_dq>
   <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dq_iob_gen[43].v4_dq_iob_0/tri_state_dq> <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dq_iob_gen[44].v4_dq_iob_0/tri_state_dq> <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dq_iob_gen[45].v4_dq_iob_0/tri_state_dq> <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dq_iob_gen[46].v4_dq_iob_0/tri_state_dq> <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dq_iob_gen[47].v4_dq_iob_0/tri_state_dq> <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dq_iob_gen[48].v4_dq_iob_0/tri_state_dq> <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dq_iob_gen[49].v4_dq_iob_0/tri_state_dq> <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dq_iob_gen[50].v4_dq_iob_0/tri_state_dq> <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dq_iob_gen[51].v4_dq_iob_0/tri_state_dq> <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dq_iob_gen[52].v4_dq_iob_0/tri_state_dq> <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dq_iob_gen[53].v4_dq_iob_0/tri_state_dq>
   <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dq_iob_gen[54].v4_dq_iob_0/tri_state_dq> <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dq_iob_gen[55].v4_dq_iob_0/tri_state_dq> <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dq_iob_gen[56].v4_dq_iob_0/tri_state_dq> <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dq_iob_gen[57].v4_dq_iob_0/tri_state_dq> <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dq_iob_gen[58].v4_dq_iob_0/tri_state_dq> <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dq_iob_gen[59].v4_dq_iob_0/tri_state_dq> <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dq_iob_gen[60].v4_dq_iob_0/tri_state_dq> <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dq_iob_gen[61].v4_dq_iob_0/tri_state_dq> <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dq_iob_gen[62].v4_dq_iob_0/tri_state_dq> <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dq_iob_gen[63].v4_dq_iob_0/tri_state_dq> <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dq_iob_gen[64].v4_dq_iob_0/tri_state_dq>
   <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dq_iob_gen[65].v4_dq_iob_0/tri_state_dq> <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dq_iob_gen[66].v4_dq_iob_0/tri_state_dq> <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dq_iob_gen[67].v4_dq_iob_0/tri_state_dq> <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dq_iob_gen[68].v4_dq_iob_0/tri_state_dq> <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dq_iob_gen[69].v4_dq_iob_0/tri_state_dq> <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dq_iob_gen[70].v4_dq_iob_0/tri_state_dq> <ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dq_iob_gen[71].v4_dq_iob_0/tri_state_dq>
FlipFlop ddr/ddr_arbiter/U32/U2/EN_TEST has been replicated 23 time(s)
FlipFlop ddr/ddr_arbiter/U32/U2/NXT_ADR has been replicated 1 time(s)
FlipFlop ddr/ddr_arbiter/U32/U2/NXT_DAT has been replicated 7 time(s)
FlipFlop ddr/ddr_arbiter/U32/U2/RST_GEN has been replicated 9 time(s)
FlipFlop ddr/ddr_arbiter/U32/U2/dat_inv_loc has been replicated 6 time(s)
FlipFlop ddr/ddr_arbiter/U32/U4/lfsr26_incr has been replicated 1 time(s)
FlipFlop ddr/ddr_arbiter/U6/FSM/State_FFd1 has been replicated 1 time(s)
FlipFlop ddr/ddr_arbiter/U6/WF1_rd_en_dly has been replicated 7 time(s)
FlipFlop ddr/ddr_arbiter/U6/WF2_rd_en_dly has been replicated 6 time(s)
FlipFlop ddr/ddr_core/infrastructure0/rst0_sync_r_11 has been replicated 2 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/calibration_dq_r_0 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/calibration_dq_r_1 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/calibration_dq_r_2 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].data_tap_inc_0/calibration_dq_r_3 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/check_boundary_count_0 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[0].tap_ctrl_0/check_boundary_count_1 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[10].data_tap_inc_0/calibration_dq_r_0 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[10].data_tap_inc_0/calibration_dq_r_1 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[10].data_tap_inc_0/calibration_dq_r_2 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[10].data_tap_inc_0/calibration_dq_r_3 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[10].tap_ctrl_0/check_boundary_count_0 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[10].tap_ctrl_0/check_boundary_count_1 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[11].data_tap_inc_0/calibration_dq_r_0 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[11].data_tap_inc_0/calibration_dq_r_1 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[11].data_tap_inc_0/calibration_dq_r_2 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[11].data_tap_inc_0/calibration_dq_r_3 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[11].tap_ctrl_0/check_boundary_count_0 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[11].tap_ctrl_0/check_boundary_count_1 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[12].data_tap_inc_0/calibration_dq_r_0 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[12].data_tap_inc_0/calibration_dq_r_1 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[12].data_tap_inc_0/calibration_dq_r_2 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[12].data_tap_inc_0/calibration_dq_r_3 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[12].tap_ctrl_0/check_boundary_count_0 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[12].tap_ctrl_0/check_boundary_count_1 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[13].data_tap_inc_0/calibration_dq_r_0 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[13].data_tap_inc_0/calibration_dq_r_1 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[13].data_tap_inc_0/calibration_dq_r_2 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[13].data_tap_inc_0/calibration_dq_r_3 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[13].tap_ctrl_0/check_boundary_count_0 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[13].tap_ctrl_0/check_boundary_count_1 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[14].data_tap_inc_0/calibration_dq_r_0 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[14].data_tap_inc_0/calibration_dq_r_1 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[14].data_tap_inc_0/calibration_dq_r_2 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[14].data_tap_inc_0/calibration_dq_r_3 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[14].tap_ctrl_0/check_boundary_count_0 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[14].tap_ctrl_0/check_boundary_count_1 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[15].data_tap_inc_0/calibration_dq_r_0 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[15].data_tap_inc_0/calibration_dq_r_1 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[15].data_tap_inc_0/calibration_dq_r_2 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[15].data_tap_inc_0/calibration_dq_r_3 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[15].tap_ctrl_0/check_boundary_count_0 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[15].tap_ctrl_0/check_boundary_count_1 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[16].data_tap_inc_0/calibration_dq_r_0 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[16].data_tap_inc_0/calibration_dq_r_1 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[16].data_tap_inc_0/calibration_dq_r_2 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[16].data_tap_inc_0/calibration_dq_r_3 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[16].tap_ctrl_0/check_boundary_count_0 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[16].tap_ctrl_0/check_boundary_count_1 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[17].data_tap_inc_0/calibration_dq_r_0 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[17].data_tap_inc_0/calibration_dq_r_1 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[17].data_tap_inc_0/calibration_dq_r_2 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[17].data_tap_inc_0/calibration_dq_r_3 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[17].tap_ctrl_0/check_boundary_count_0 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[17].tap_ctrl_0/check_boundary_count_1 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[1].data_tap_inc_0/calibration_dq_r_0 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[1].data_tap_inc_0/calibration_dq_r_1 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[1].data_tap_inc_0/calibration_dq_r_2 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[1].data_tap_inc_0/calibration_dq_r_3 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[1].tap_ctrl_0/check_boundary_count_0 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[1].tap_ctrl_0/check_boundary_count_1 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[2].data_tap_inc_0/calibration_dq_r_0 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[2].data_tap_inc_0/calibration_dq_r_1 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[2].data_tap_inc_0/calibration_dq_r_2 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[2].data_tap_inc_0/calibration_dq_r_3 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[2].tap_ctrl_0/check_boundary_count_0 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[2].tap_ctrl_0/check_boundary_count_1 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[3].data_tap_inc_0/calibration_dq_r_0 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[3].data_tap_inc_0/calibration_dq_r_1 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[3].data_tap_inc_0/calibration_dq_r_2 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[3].data_tap_inc_0/calibration_dq_r_3 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[3].tap_ctrl_0/check_boundary_count_0 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[3].tap_ctrl_0/check_boundary_count_1 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[4].data_tap_inc_0/calibration_dq_r_0 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[4].data_tap_inc_0/calibration_dq_r_1 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[4].data_tap_inc_0/calibration_dq_r_2 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[4].data_tap_inc_0/calibration_dq_r_3 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[4].tap_ctrl_0/check_boundary_count_0 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[4].tap_ctrl_0/check_boundary_count_1 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[5].data_tap_inc_0/calibration_dq_r_0 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[5].data_tap_inc_0/calibration_dq_r_1 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[5].data_tap_inc_0/calibration_dq_r_2 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[5].data_tap_inc_0/calibration_dq_r_3 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[5].tap_ctrl_0/check_boundary_count_0 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[5].tap_ctrl_0/check_boundary_count_1 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[6].data_tap_inc_0/calibration_dq_r_0 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[6].data_tap_inc_0/calibration_dq_r_1 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[6].data_tap_inc_0/calibration_dq_r_2 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[6].data_tap_inc_0/calibration_dq_r_3 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[6].tap_ctrl_0/check_boundary_count_0 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[6].tap_ctrl_0/check_boundary_count_1 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[7].data_tap_inc_0/calibration_dq_r_0 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[7].data_tap_inc_0/calibration_dq_r_1 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[7].data_tap_inc_0/calibration_dq_r_2 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[7].data_tap_inc_0/calibration_dq_r_3 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[7].tap_ctrl_0/check_boundary_count_0 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[7].tap_ctrl_0/check_boundary_count_1 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[8].data_tap_inc_0/calibration_dq_r_0 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[8].data_tap_inc_0/calibration_dq_r_1 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[8].data_tap_inc_0/calibration_dq_r_2 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[8].data_tap_inc_0/calibration_dq_r_3 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[8].tap_ctrl_0/check_boundary_count_0 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[8].tap_ctrl_0/check_boundary_count_1 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[9].data_tap_inc_0/calibration_dq_r_0 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[9].data_tap_inc_0/calibration_dq_r_1 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[9].data_tap_inc_0/calibration_dq_r_2 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[9].data_tap_inc_0/calibration_dq_r_3 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[9].tap_ctrl_0/check_boundary_count_0 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/data_path_00/tap_logic_00/tap_ctrl_gen[9].tap_ctrl_0/check_boundary_count_1 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/ddr_controller_00/ctrl_Dummyread_Start has been replicated 5 time(s)
FlipFlop ddr/ddr_core/top_00/ddr_controller_00/init_memory has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/ddr_controller_00/rst_r has been replicated 63 time(s)
FlipFlop ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[0].pattern_0/cntrl_rden_r has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[0].pattern_0/rd_en_r2 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[0].pattern_0/rd_en_r3 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[0].pattern_0/rd_en_r4 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[0].pattern_0/rd_en_r5 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[0].pattern_0/rd_en_r6 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[0].pattern_0/rd_en_r7 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/user_interface_00/rd_data_00/pattern_compare4_gen[0].pattern_0/rd_en_r8 has been replicated 1 time(s)
FlipFlop ddr/ddr_core/top_00/user_interface_00/rd_data_00/rd_data_fifo_gen[0].rd_data_fifo0/fifo_rd_en has been replicated 9 time(s)
FlipFlop ddr/ddr_core/top_00/user_interface_00/rd_data_00/rd_data_fifo_gen[0].rd_data_fifo0/fifo_rd_en_r1 has been replicated 5 time(s)

Final Macro Processing ...

Processing Unit <ddr_wrapper_144d_27a_r1> :
	Found 2-bit shift register for signal <ddr/ddr_core/top_00/data_path_00/data_write_10/dqs_en_r3>.
INFO:Xst:741 - HDL ADVISOR - A 12-bit shift register was found for signal <ddr/ddr_core/infrastructure0/rst200_sync_r_11> and currently occupies 12 logic cells (6 slices). Removing the set/reset logic would take advantage of SRL16 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 11-bit shift register was found for signal <ddr/ddr_core/infrastructure0/rst0_sync_r_10> and currently occupies 11 logic cells (5 slices). Removing the set/reset logic would take advantage of SRL16 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 2-bit shift register was found for signal <ddr/ddr_core/top_00/ddr_controller_00/pattern_read_state_r3> and currently occupies 2 logic cells (1 slices). Removing the set/reset logic would take advantage of SRL16 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 3-bit shift register was found for signal <ddr/ddr_core/top_00/ddr_controller_00/ctrl_Dummyread_Start_r4> and currently occupies 3 logic cells (1 slices). Removing the set/reset logic would take advantage of SRL16 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 2-bit shift register was found for signal <ddr/ddr_core/top_00/ddr_controller_00/ddr_cas_r3> and currently occupies 2 logic cells (1 slices). Removing the set/reset logic would take advantage of SRL16 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 2-bit shift register was found for signal <ddr/ddr_core/top_00/ddr_controller_00/ddr_ras_r3> and currently occupies 2 logic cells (1 slices). Removing the set/reset logic would take advantage of SRL16 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 2-bit shift register was found for signal <ddr/ddr_core/top_00/ddr_controller_00/ddr_we_r3> and currently occupies 2 logic cells (1 slices). Removing the set/reset logic would take advantage of SRL16 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 2-bit shift register was found for signal <ddr/ddr_core/top_00/ddr_controller_00/burst_read_state_r3> and currently occupies 2 logic cells (1 slices). Removing the set/reset logic would take advantage of SRL16 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 2-bit shift register was found for signal <ddr/ddr_core/top_00/user_interface_00/rd_data_00/fifo_read_enable_2r> and currently occupies 2 logic cells (1 slices). Removing the set/reset logic would take advantage of SRL16 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <ddr_wrapper_144d_27a_r1> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 3023
 Flip-Flops                                            : 3023
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ddr_wrapper_144d_27a_r1.ngc
Output Format                      : NGC
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 1008

Cell Usage :
# BELS                             : 6320
#      BUF                         : 365
#      GND                         : 19
#      INV                         : 244
#      LUT1                        : 18
#      LUT2                        : 903
#      LUT2_D                      : 9
#      LUT2_L                      : 5
#      LUT3                        : 1367
#      LUT3_D                      : 35
#      LUT3_L                      : 57
#      LUT4                        : 2412
#      LUT4_D                      : 63
#      LUT4_L                      : 118
#      MUXCY                       : 159
#      MUXF5                       : 421
#      VCC                         : 10
#      XORCY                       : 115
# FlipFlops/Latches                : 4196
#      FD                          : 534
#      FD_1                        : 6
#      FDC                         : 459
#      FDCE                        : 513
#      FDP                         : 62
#      FDPE                        : 45
#      FDR                         : 592
#      FDR_1                       : 1
#      FDRE                        : 1371
#      FDRS                        : 91
#      FDRSE                       : 22
#      FDS                         : 64
#      FDSE                        : 254
#      IDDR                        : 90
#      ODDR                        : 92
# RAMS                             : 636
#      FIFO16                      : 6
#      RAM16X1D                    : 630
# Shift Registers                  : 1
#      SRL16_1                     : 1
# IO Buffers                       : 112
#      IOBUF                       : 90
#      OBUF                        : 22
# Others                           : 91
#      IDELAY                      : 90
#      IDELAYCTRL                  : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 4vfx100ff1152-10 

 Number of Slices:                    8952  out of  42176    21%  
 Number of Slice Flip Flops:          4196  out of  84352     4%  
 Number of 4 input LUTs:              6492  out of  84352     7%  
    Number used as logic:             5231
    Number used as Shift registers:      1
    Number used as RAMs:              1260
 Number of IOs:                       1008
 Number of bonded IOBs:                112  out of    576    19%  
 Number of FIFO16/RAMB16s:               6  out of    376     1%  
    Number used as FIFO16s:              6

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                     | Load  |
-----------------------------------+-----------------------------------------------------------------------------------------------------------+-------+
MEM_CLK_0                          | NONE(ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dqs_iob_gen[5].v4_dqs_iob0/oddr_dqs)                | 5742  |
MEM_CLK_90                         | NONE(ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dq_iob_gen[37].v4_dq_iob_0/oddr_dq)                 | 188   |
CLK200                             | NONE(ddr/ddr_core/infrastructure0/rst200_sync_r_3)                                                        | 12    |
USER_CLK                           | NONE(ddr/ddr_arbiter/U6/use_144_data.WF1_BU2/U0/gen_as.fgas/normgen.memblk/mem0.distinst/inst_Mram_mem324)| 1627  |
-----------------------------------+-----------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                              | Buffer(FF name)                                                                                                                                                        | Load  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
N17588                                                                                                                                                                      | NONE                                                                                                                                                                   | 72    |
ddr/ddr_core/top_00/ddr_controller_00/rst_r_3(ddr/ddr_core/top_00/ddr_controller_00/rst_r_3:Q)                                                                              | NONE(ddr/ddr_core/top_00/user_interface_00/backend_fifos_00/wr_data_fifo_84/Wdf_1)                                                                                     | 12    |
ddr/ddr_arbiter/U6/use_144_data.RDF3_BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb(ddr/ddr_arbiter/U6/use_144_data.RDF3_BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb:Q)          | NONE(ddr/ddr_arbiter/U6/use_144_data.RDF3_BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_4)| 20    |
ddr/ddr_arbiter/U6/use_144_data.WF2_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_fb(ddr/ddr_arbiter/U6/use_144_data.WF2_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0:Q)         | NONE(ddr/ddr_arbiter/U6/use_144_data.WF2_BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_4) | 15    |
ddr/ddr_arbiter/U6/use_144_data.WF1_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0_3(ddr/ddr_arbiter/U6/use_144_data.WF1_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0_3:O)  | NONE(ddr/ddr_arbiter/U6/use_144_data.WF1_BU2/U0/gen_as.fgas/normgen.memblk/mem0.distinst/dob_i_37)                                                                     | 24    |
ddr/ddr_arbiter/U6/RAF3_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_fb(ddr/ddr_arbiter/U6/RAF3_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0:Q)                                 | NONE(ddr/ddr_arbiter/U6/RAF3_BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_0)             | 19    |
ddr/ddr_arbiter/U6/use_144_data.RDF2_BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb_1(ddr/ddr_arbiter/U6/use_144_data.RDF2_BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb_1:O)      | NONE(ddr/ddr_arbiter/U6/use_144_data.RDF2_BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_3)                                                                     | 23    |
ddr/ddr_arbiter/U6/use_144_data.WF1_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0_4(ddr/ddr_arbiter/U6/use_144_data.WF1_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0_4:O)  | NONE(ddr/ddr_arbiter/U6/use_144_data.WF1_BU2/U0/gen_as.fgas/normgen.memblk/mem0.distinst/dob_i_30)                                                                     | 24    |
ddr/ddr_arbiter/U6/use_144_data.WF2_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0_4(ddr/ddr_arbiter/U6/use_144_data.WF2_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0_4:O)  | NONE(ddr/ddr_arbiter/U6/use_144_data.WF2_BU2/U0/gen_as.fgas/normgen.memblk/mem0.distinst/dob_i_32)                                                                     | 24    |
ddr/ddr_arbiter/U6/RAF2_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0_1(ddr/ddr_arbiter/U6/RAF2_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0_1:O)                          | NONE(ddr/ddr_arbiter/U6/RAF2_BU2/U0/gen_as.fgas/normgen.memblk/mem0.distinst/dob_i_9)                                                                                  | 22    |
ddr/ddr_arbiter/U6/use_144_data.WF2_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0_3(ddr/ddr_arbiter/U6/use_144_data.WF2_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0_3:O)  | NONE(ddr/ddr_arbiter/U6/use_144_data.WF2_BU2/U0/gen_as.fgas/normgen.memblk/mem0.distinst/dob_i_37)                                                                     | 24    |
ddr/ddr_arbiter/U6/use_144_data.RDF1_BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb_1(ddr/ddr_arbiter/U6/use_144_data.RDF1_BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb_1:O)      | NONE(ddr/ddr_arbiter/U6/use_144_data.RDF1_BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x_1)                                                                  | 23    |
ddr/ddr_arbiter/U6/use_144_data.WF1_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0_6(ddr/ddr_arbiter/U6/use_144_data.WF1_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0_6:O)  | NONE(ddr/ddr_arbiter/U6/use_144_data.WF1_BU2/U0/gen_as.fgas/normgen.memblk/mem0.distinst/dob_i_141)                                                                    | 24    |
ddr/ddr_arbiter/U6/ASYNC_RST(ddr/ddr_arbiter/U6/ASYNC_RST1:O)                                                                                                               | NONE(ddr/ddr_arbiter/U6/SRDF_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_reg)                                                                                              | 20    |
ddr/ddr_arbiter/U6/use_144_data.WF2_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0_5(ddr/ddr_arbiter/U6/use_144_data.WF2_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0_5:O)  | NONE(ddr/ddr_arbiter/U6/use_144_data.WF2_BU2/U0/gen_as.fgas/normgen.memblk/mem0.distinst/dob_i_151)                                                                    | 24    |
ddr/ddr_arbiter/U6/use_144_data.WF2_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0_8(ddr/ddr_arbiter/U6/use_144_data.WF2_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0_8:O)  | NONE(ddr/ddr_arbiter/U6/use_144_data.WF2_BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_0)                                                                      | 24    |
ddr/ddr_arbiter/U6/use_144_data.WF1_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0_5(ddr/ddr_arbiter/U6/use_144_data.WF1_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0_5:O)  | NONE(ddr/ddr_arbiter/U6/use_144_data.WF1_BU2/U0/gen_as.fgas/normgen.memblk/mem0.distinst/dob_i_15)                                                                     | 24    |
ddr/ddr_arbiter/U6/use_144_data.RDF2_BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb(ddr/ddr_arbiter/U6/use_144_data.RDF2_BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb:Q)          | NONE(ddr/ddr_arbiter/U6/use_144_data.RDF2_BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_0)                                                                     | 20    |
ddr/ddr_arbiter/U6/use_144_data.WF2_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0_7(ddr/ddr_arbiter/U6/use_144_data.WF2_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0_7:O)  | NONE(ddr/ddr_arbiter/U6/use_144_data.WF2_BU2/U0/gen_as.fgas/normgen.memblk/mem0.distinst/dob_i_119)                                                                    | 24    |
ddr/ddr_arbiter/U6/use_144_data.WF1_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0_8(ddr/ddr_arbiter/U6/use_144_data.WF1_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0_8:O)  | NONE(ddr/ddr_arbiter/U6/use_144_data.WF1_BU2/U0/gen_as.fgas/normgen.memblk/mem0.distinst/dob_i_0)                                                                      | 24    |
ddr/ddr_arbiter/U6/RAF2_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0_2(ddr/ddr_arbiter/U6/RAF2_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0_2:O)                          | NONE(ddr/ddr_arbiter/U6/RAF2_BU2/U0/gen_as.fgas/normgen.flblk/rd_data_count_i_0)                                                                                       | 23    |
ddr/ddr_arbiter/U6/RAF2_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_fb(ddr/ddr_arbiter/U6/RAF2_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0:Q)                                 | NONE(ddr/ddr_arbiter/U6/RAF2_BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_0)                   | 19    |
ddr/ddr_arbiter/U6/RAF1_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_fb(ddr/ddr_arbiter/U6/RAF1_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0:Q)                                 | NONE(ddr/ddr_arbiter/U6/RAF1_BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_2)             | 19    |
ddr/ddr_arbiter/U6/use_144_data.RDF3_BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb_1(ddr/ddr_arbiter/U6/use_144_data.RDF3_BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb_1:O)      | NONE(ddr/ddr_arbiter/U6/use_144_data.RDF3_BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_0)                                                                    | 23    |
ddr/ddr_arbiter/U6/RAF3_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0_2(ddr/ddr_arbiter/U6/RAF3_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0_2:O)                          | NONE(ddr/ddr_arbiter/U6/RAF3_BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_3)                                                                               | 23    |
ddr/ddr_core/infrastructure0/rst_tmp(ddr/ddr_core/infrastructure0/rst_tmp1:O)                                                                                               | NONE(ddr/ddr_core/infrastructure0/rst0_sync_r_5)                                                                                                                       | 14    |
ddr/ddr_arbiter/U6/SRDF_BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb_2(ddr/ddr_arbiter/U6/SRDF_BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb_2:O)                                | NONE(ddr/ddr_arbiter/U6/SRDF_BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_0)                                                                                  | 18    |
ddr/ddr_arbiter/U6/use_144_data.WF1_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0_2(ddr/ddr_arbiter/U6/use_144_data.WF1_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0_2:O)  | NONE(ddr/ddr_arbiter/U6/use_144_data.WF1_BU2/U0/gen_as.fgas/normgen.memblk/mem0.distinst/dob_i_74)                                                                     | 24    |
ddr/ddr_arbiter/U6/use_144_data.WF1_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0_7(ddr/ddr_arbiter/U6/use_144_data.WF1_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0_7:O)  | NONE(ddr/ddr_arbiter/U6/use_144_data.WF1_BU2/U0/gen_as.fgas/normgen.memblk/mem0.distinst/dob_i_111)                                                                    | 24    |
ddr/ddr_arbiter/U6/RAF1_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0_1(ddr/ddr_arbiter/U6/RAF1_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0_1:O)                          | NONE(ddr/ddr_arbiter/U6/RAF1_BU2/U0/gen_as.fgas/normgen.memblk/mem0.distinst/dob_i_4)                                                                                  | 22    |
ddr/ddr_arbiter/U6/SRDF_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0_1(ddr/ddr_arbiter/U6/SRDF_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0_1:O)                          | NONE(ddr/ddr_arbiter/U6/SRDF_BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_x_1)                                                                               | 23    |
ddr/ddr_arbiter/U6/use_144_data.WF1_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0_1(ddr/ddr_arbiter/U6/use_144_data.WF1_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0_1:O)  | NONE(ddr/ddr_arbiter/U6/use_144_data.WF1_BU2/U0/gen_as.fgas/normgen.memblk/mem0.distinst/dob_i_93)                                                                     | 24    |
ddr/ddr_arbiter/U6/RAF1_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0_2(ddr/ddr_arbiter/U6/RAF1_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0_2:O)                          | NONE(ddr/ddr_arbiter/U6/RAF1_BU2/U0/gen_as.fgas/normgen.flblk/rd_data_count_i_4)                                                                                       | 23    |
ddr/ddr_arbiter/U6/use_144_data.WF1_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_fb(ddr/ddr_arbiter/U6/use_144_data.WF1_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0:Q)         | NONE(ddr/ddr_arbiter/U6/use_144_data.WF1_BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_2) | 15    |
ddr/ddr_arbiter/U6/use_144_data.WF2_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0_6(ddr/ddr_arbiter/U6/use_144_data.WF2_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0_6:O)  | NONE(ddr/ddr_arbiter/U6/use_144_data.WF2_BU2/U0/gen_as.fgas/normgen.memblk/mem0.distinst/dob_i_14)                                                                     | 24    |
ddr/ddr_arbiter/U6/use_144_data.WF2_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0_2(ddr/ddr_arbiter/U6/use_144_data.WF2_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0_2:O)  | NONE(ddr/ddr_arbiter/U6/use_144_data.WF2_BU2/U0/gen_as.fgas/normgen.memblk/mem0.distinst/dob_i_57)                                                                     | 24    |
ddr/ddr_arbiter/U6/SRDF_BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb(ddr/ddr_arbiter/U6/SRDF_BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb:Q)                                    | NONE(ddr/ddr_arbiter/U6/SRDF_BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_2)                   | 14    |
ddr/ddr_arbiter/U6/ASYNC_RST1_1(ddr/ddr_arbiter/U6/ASYNC_RST1_1:O)                                                                                                          | NONE(ddr/ddr_arbiter/U6/use_144_data.WF2_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_reg)                                                                                  | 16    |
ddr/ddr_arbiter/U6/use_144_data.WF2_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0_1(ddr/ddr_arbiter/U6/use_144_data.WF2_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0_1:O)  | NONE(ddr/ddr_arbiter/U6/use_144_data.WF2_BU2/U0/gen_as.fgas/normgen.memblk/mem0.distinst/dob_i_9)                                                                      | 24    |
ddr/ddr_arbiter/U6/SRDF_BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb_1(ddr/ddr_arbiter/U6/SRDF_BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb_1:O)                                | NONE(ddr/ddr_arbiter/U6/SRDF_BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr_gc_5)                                                                                 | 17    |
ddr/ddr_arbiter/U6/RAF3_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0_1(ddr/ddr_arbiter/U6/RAF3_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0_1:O)                          | NONE(ddr/ddr_arbiter/U6/RAF3_BU2/U0/gen_as.fgas/normgen.memblk/mem0.distinst/dob_i_6)                                                                                  | 22    |
ddr/ddr_arbiter/U6/SRDF_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_fb(ddr/ddr_arbiter/U6/SRDF_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0:Q)                                 | NONE(ddr/ddr_arbiter/U6/SRDF_BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_1)                                                                                  | 21    |
ddr/ddr_arbiter/U6/use_144_data.RDF1_BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb(ddr/ddr_arbiter/U6/use_144_data.RDF1_BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb:Q)          | NONE(ddr/ddr_arbiter/U6/use_144_data.RDF1_BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_1)| 20    |
ddr/ddr_core/infrastructure0/dcm_lock_inv(ddr/ddr_core/infrastructure0/dcm_lock_inv1_INV_0:O)                                                                               | NONE(ddr/ddr_core/infrastructure0/rst200_sync_r_3)                                                                                                                     | 12    |
ddr/ddr_arbiter/U6/use_144_data.RDF1_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_fb(ddr/ddr_arbiter/U6/use_144_data.RDF1_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0:Q)       | NONE(ddr/ddr_arbiter/U6/use_144_data.RDF1_BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_5)| 15    |
ddr/ddr_arbiter/U6/use_144_data.WF1_BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb(ddr/ddr_arbiter/U6/use_144_data.WF1_BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb:Q)            | NONE(ddr/ddr_arbiter/U6/use_144_data.WF1_BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_1) | 19    |
ddr/ddr_arbiter/U6/use_144_data.WF2_BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb(ddr/ddr_arbiter/U6/use_144_data.WF2_BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb:Q)            | NONE(ddr/ddr_arbiter/U6/use_144_data.WF2_BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_3)       | 19    |
ddr/ddr_arbiter/U6/use_144_data.RDF2_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0_4(ddr/ddr_arbiter/U6/use_144_data.RDF2_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0_4:O)| NONE(ddr/ddr_arbiter/U6/use_144_data.RDF2_BU2/U0/gen_as.fgas/normgen.memblk/mem0.distinst/dob_i_22)                                                                    | 24    |
ddr/ddr_arbiter/U6/use_144_data.RDF3_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0_3(ddr/ddr_arbiter/U6/use_144_data.RDF3_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0_3:O)| NONE(ddr/ddr_arbiter/U6/use_144_data.RDF3_BU2/U0/gen_as.fgas/normgen.memblk/mem0.distinst/dob_i_54)                                                                    | 24    |
ddr/ddr_arbiter/U6/use_144_data.RDF1_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0_7(ddr/ddr_arbiter/U6/use_144_data.RDF1_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0_7:O)| NONE(ddr/ddr_arbiter/U6/use_144_data.RDF1_BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_5)                                                                     | 24    |
ddr/ddr_arbiter/U6/use_144_data.RDF1_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0_4(ddr/ddr_arbiter/U6/use_144_data.RDF1_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0_4:O)| NONE(ddr/ddr_arbiter/U6/use_144_data.RDF1_BU2/U0/gen_as.fgas/normgen.memblk/mem0.distinst/dob_i_2)                                                                     | 24    |
ddr/ddr_arbiter/U6/use_144_data.RDF1_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0_6(ddr/ddr_arbiter/U6/use_144_data.RDF1_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0_6:O)| NONE(ddr/ddr_arbiter/U6/use_144_data.RDF1_BU2/U0/gen_as.fgas/normgen.memblk/mem0.distinst/dob_i_106)                                                                   | 24    |
ddr/ddr_arbiter/U6/RAF1_BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb(ddr/ddr_arbiter/U6/RAF1_BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb:Q)                                    | NONE(ddr/ddr_arbiter/U6/RAF1_BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_2)                   | 19    |
ddr/ddr_arbiter/U6/use_144_data.RDF3_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0_2(ddr/ddr_arbiter/U6/use_144_data.RDF3_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0_2:O)| NONE(ddr/ddr_arbiter/U6/use_144_data.RDF3_BU2/U0/gen_as.fgas/normgen.memblk/mem0.distinst/dob_i_70)                                                                    | 24    |
ddr/ddr_arbiter/U6/RAF3_BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb(ddr/ddr_arbiter/U6/RAF3_BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb:Q)                                    | NONE(ddr/ddr_arbiter/U6/RAF3_BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_0)                   | 19    |
ddr/ddr_arbiter/U6/use_144_data.RDF2_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0_7(ddr/ddr_arbiter/U6/use_144_data.RDF2_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0_7:O)| NONE(ddr/ddr_arbiter/U6/use_144_data.RDF2_BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/PNTR_B_5)                                                                     | 24    |
ddr/ddr_arbiter/U6/use_144_data.RDF1_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0_2(ddr/ddr_arbiter/U6/use_144_data.RDF1_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0_2:O)| NONE(ddr/ddr_arbiter/U6/use_144_data.RDF1_BU2/U0/gen_as.fgas/normgen.memblk/mem0.distinst/dob_i_63)                                                                    | 24    |
ddr/ddr_arbiter/U6/RAF3_BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb_1(ddr/ddr_arbiter/U6/RAF3_BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb_1:O)                                | NONE(ddr/ddr_arbiter/U6/RAF3_BU2/U0/gen_as.fgas/normgen.flblk/wr_data_count_i_2)                                                                                       | 22    |
ddr/ddr_arbiter/U6/use_144_data.RDF2_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0_2(ddr/ddr_arbiter/U6/use_144_data.RDF2_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0_2:O)| NONE(ddr/ddr_arbiter/U6/use_144_data.RDF2_BU2/U0/gen_as.fgas/normgen.memblk/mem0.distinst/dob_i_7)                                                                     | 24    |
ddr/ddr_arbiter/U6/use_144_data.WF1_BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb_1(ddr/ddr_arbiter/U6/use_144_data.WF1_BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb_1:O)        | NONE(ddr/ddr_arbiter/U6/use_144_data.WF1_BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x2_1)                                                                  | 22    |
ddr/ddr_arbiter/U6/use_144_data.WF2_BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb_1(ddr/ddr_arbiter/U6/use_144_data.WF2_BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb_1:O)        | NONE(ddr/ddr_arbiter/U6/use_144_data.WF2_BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x_2)                                                                   | 22    |
ddr/ddr_arbiter/U6/use_144_data.RDF3_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0_4(ddr/ddr_arbiter/U6/use_144_data.RDF3_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0_4:O)| NONE(ddr/ddr_arbiter/U6/use_144_data.RDF3_BU2/U0/gen_as.fgas/normgen.memblk/mem0.distinst/dob_i_27)                                                                    | 24    |
ddr/ddr_arbiter/U6/use_144_data.RDF2_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_fb(ddr/ddr_arbiter/U6/use_144_data.RDF2_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0:Q)       | NONE(ddr/ddr_arbiter/U6/use_144_data.RDF2_BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_2)                                                                    | 15    |
ddr/ddr_arbiter/U6/use_144_data.RDF3_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0_7(ddr/ddr_arbiter/U6/use_144_data.RDF3_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0_7:O)| NONE(ddr/ddr_arbiter/U6/use_144_data.RDF3_BU2/U0/gen_as.fgas/normgen.memblk/mem0.distinst/dob_i_1)                                                                     | 24    |
ddr/ddr_arbiter/U6/use_144_data.RDF1_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0_1(ddr/ddr_arbiter/U6/use_144_data.RDF1_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0_1:O)| NONE(ddr/ddr_arbiter/U6/use_144_data.RDF1_BU2/U0/gen_as.fgas/normgen.memblk/mem0.distinst/dob_i_8)                                                                     | 23    |
ddr/ddr_arbiter/U6/use_144_data.RDF1_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0_3(ddr/ddr_arbiter/U6/use_144_data.RDF1_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0_3:O)| NONE(ddr/ddr_arbiter/U6/use_144_data.RDF1_BU2/U0/gen_as.fgas/normgen.memblk/mem0.distinst/dob_i_55)                                                                    | 24    |
ddr/ddr_arbiter/U6/RAF2_BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb_1(ddr/ddr_arbiter/U6/RAF2_BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb_1:O)                                | NONE(ddr/ddr_arbiter/U6/RAF2_BU2/U0/gen_as.fgas/normgen.flblk/wr_data_count_i_4)                                                                                       | 22    |
ddr/ddr_arbiter/U6/RAF1_BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb_1(ddr/ddr_arbiter/U6/RAF1_BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb_1:O)                                | NONE(ddr/ddr_arbiter/U6/RAF1_BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_x_1)                                                                               | 22    |
ddr/ddr_arbiter/U6/RAF2_BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb(ddr/ddr_arbiter/U6/RAF2_BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb:Q)                                    | NONE(ddr/ddr_arbiter/U6/RAF2_BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_3)                   | 19    |
ddr/ddr_arbiter/U6/use_144_data.RDF2_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0_6(ddr/ddr_arbiter/U6/use_144_data.RDF2_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0_6:O)| NONE(ddr/ddr_arbiter/U6/use_144_data.RDF2_BU2/U0/gen_as.fgas/normgen.memblk/mem0.distinst/dob_i_12)                                                                    | 24    |
ddr/ddr_arbiter/U6/use_144_data.RDF2_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0_1(ddr/ddr_arbiter/U6/use_144_data.RDF2_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0_1:O)| NONE(ddr/ddr_arbiter/U6/use_144_data.RDF2_BU2/U0/gen_as.fgas/normgen.memblk/mem0.distinst/dob_i_8)                                                                     | 23    |
ddr/ddr_arbiter/U6/use_144_data.RDF3_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0_6(ddr/ddr_arbiter/U6/use_144_data.RDF3_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0_6:O)| NONE(ddr/ddr_arbiter/U6/use_144_data.RDF3_BU2/U0/gen_as.fgas/normgen.memblk/mem0.distinst/dob_i_11)                                                                    | 24    |
ddr/ddr_arbiter/U6/use_144_data.RDF3_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0_5(ddr/ddr_arbiter/U6/use_144_data.RDF3_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0_5:O)| NONE(ddr/ddr_arbiter/U6/use_144_data.RDF3_BU2/U0/gen_as.fgas/normgen.memblk/mem0.distinst/dob_i_135)                                                                   | 24    |
ddr/ddr_arbiter/U6/use_144_data.RDF1_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0_5(ddr/ddr_arbiter/U6/use_144_data.RDF1_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0_5:O)| NONE(ddr/ddr_arbiter/U6/use_144_data.RDF1_BU2/U0/gen_as.fgas/normgen.memblk/mem0.distinst/dob_i_123)                                                                   | 24    |
ddr/ddr_arbiter/U6/use_144_data.RDF2_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0_3(ddr/ddr_arbiter/U6/use_144_data.RDF2_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0_3:O)| NONE(ddr/ddr_arbiter/U6/use_144_data.RDF2_BU2/U0/gen_as.fgas/normgen.memblk/mem0.distinst/dob_i_48)                                                                    | 24    |
ddr/ddr_arbiter/U6/use_144_data.RDF3_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0_1(ddr/ddr_arbiter/U6/use_144_data.RDF3_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0_1:O)| NONE(ddr/ddr_arbiter/U6/use_144_data.RDF3_BU2/U0/gen_as.fgas/normgen.memblk/mem0.distinst/dob_i_86)                                                                    | 23    |
ddr/ddr_arbiter/U6/use_144_data.RDF2_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0_5(ddr/ddr_arbiter/U6/use_144_data.RDF2_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0_5:O)| NONE(ddr/ddr_arbiter/U6/use_144_data.RDF2_BU2/U0/gen_as.fgas/normgen.memblk/mem0.distinst/dob_i_13)                                                                    | 24    |
ddr/ddr_arbiter/U6/use_144_data.RDF3_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_fb(ddr/ddr_arbiter/U6/use_144_data.RDF3_BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0:Q)       | NONE(ddr/ddr_arbiter/U6/use_144_data.RDF3_BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_4)      | 15    |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -10

   Minimum period: 5.511ns (Maximum Frequency: 181.445MHz)
   Minimum input arrival time before clock: 3.911ns
   Maximum output required time after clock: 4.901ns
   Maximum combinational path delay: 0.000ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'MEM_CLK_90'
  Clock period: 1.767ns (frequency: 565.851MHz)
  Total number of paths / destination ports: 110 / 110
-------------------------------------------------------------------------
Delay:               1.767ns (Levels of Logic = 1)
  Source:            ddr/ddr_core/top_00/data_path_00/data_write_10/wr_en_clk90_r3 (FF)
  Destination:       ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dq_iob_gen[0].v4_dq_iob_0/tri_state_dq (FF)
  Source Clock:      MEM_CLK_90 rising
  Destination Clock: MEM_CLK_90 rising

  Data Path: ddr/ddr_core/top_00/data_path_00/data_write_10/wr_en_clk90_r3 to ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dq_iob_gen[0].v4_dq_iob_0/tri_state_dq
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.360   0.375  ddr/ddr_core/top_00/data_path_00/data_write_10/wr_en_clk90_r3 (ddr/ddr_core/top_00/data_path_00/data_write_10/wr_en_clk90_r3)
     INV:I->O             24   0.195   0.815  ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dq_iob_gen[0].v4_dq_iob_0/write_en_L1_INV_0 (ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dq_iob_gen[0].v4_dq_iob_0/write_en_L)
     FDCE:D                    0.022          ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dq_iob_gen[0].v4_dq_iob_0/tri_state_dq
    ----------------------------------------
    Total                      1.767ns (0.577ns logic, 1.190ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'MEM_CLK_0'
  Clock period: 5.511ns (frequency: 181.445MHz)
  Total number of paths / destination ports: 59154 / 19884
-------------------------------------------------------------------------
Delay:               5.511ns (Levels of Logic = 5)
  Source:            ddr/ddr_arbiter/U6/FSM/RD2_cnt_0 (FF)
  Destination:       ddr/ddr_arbiter/U6/FSM/State_FFd2 (FF)
  Source Clock:      MEM_CLK_0 rising
  Destination Clock: MEM_CLK_0 rising

  Data Path: ddr/ddr_arbiter/U6/FSM/RD2_cnt_0 to ddr/ddr_arbiter/U6/FSM/State_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.360   0.764  ddr/ddr_arbiter/U6/FSM/RD2_cnt_0 (ddr/ddr_arbiter/U6/FSM/RD2_cnt_0)
     LUT3:I0->O            3   0.195   0.600  ddr/ddr_arbiter/U6/FSM/RD2_done_or000011 (ddr/ddr_arbiter/U6/FSM/Madd_RD2_cnt_addsub0000_cy<2>)
     LUT4:I2->O            8   0.195   0.670  ddr/ddr_arbiter/U6/FSM/RD2_done_or00001 (ddr/ddr_arbiter/U6/FSM/RD2_done)
     LUT4:I2->O            2   0.195   0.540  ddr/ddr_arbiter/U6/FSM/RD1_rd_en_nxt_mux001211 (ddr/ddr_arbiter/U6/FSM/N51)
     LUT4_L:I3->LO         1   0.195   0.163  ddr/ddr_arbiter/U6/FSM/RD1_rd_en_nxt_mux001225 (ddr/ddr_arbiter/U6/FSM/RD1_rd_en_nxt_mux00122_map2)
     LUT4:I3->O            2   0.195   0.377  ddr/ddr_arbiter/U6/FSM/RD1_rd_en_nxt_mux0012235 (ddr/ddr_arbiter/U6/FSM/N19)
     FDRS:S                    1.062          ddr/ddr_arbiter/U6/FSM/State_FFd2
    ----------------------------------------
    Total                      5.511ns (2.397ns logic, 3.114ns route)
                                       (43.5% logic, 56.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK200'
  Clock period: 0.742ns (frequency: 1347.800MHz)
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Delay:               0.742ns (Levels of Logic = 0)
  Source:            ddr/ddr_core/infrastructure0/rst200_sync_r_10 (FF)
  Destination:       ddr/ddr_core/infrastructure0/rst200_sync_r_11 (FF)
  Source Clock:      CLK200 rising
  Destination Clock: CLK200 rising

  Data Path: ddr/ddr_core/infrastructure0/rst200_sync_r_10 to ddr/ddr_core/infrastructure0/rst200_sync_r_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.360   0.360  ddr/ddr_core/infrastructure0/rst200_sync_r_10 (ddr/ddr_core/infrastructure0/rst200_sync_r_10)
     FDP:D                     0.022          ddr/ddr_core/infrastructure0/rst200_sync_r_11
    ----------------------------------------
    Total                      0.742ns (0.382ns logic, 0.360ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'USER_CLK'
  Clock period: 4.481ns (frequency: 223.172MHz)
  Total number of paths / destination ports: 14938 / 5509
-------------------------------------------------------------------------
Delay:               4.481ns (Levels of Logic = 5)
  Source:            ddr/ddr_arbiter/U6/use_144_data.RDF1_BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_0 (FF)
  Destination:       ddr/ddr_arbiter/U6/use_144_data.RDF1_BU2/U0/gen_as.fgas/normgen.memblk/mem0.distinst/dob_i_2 (FF)
  Source Clock:      USER_CLK rising
  Destination Clock: USER_CLK rising

  Data Path: ddr/ddr_arbiter/U6/use_144_data.RDF1_BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_0 to ddr/ddr_arbiter/U6/use_144_data.RDF1_BU2/U0/gen_as.fgas/normgen.memblk/mem0.distinst/dob_i_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            22   0.360   0.712  normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_0 (DEBUG_RD_PNTR<0>)
     BUF:I->O             23   0.195   0.741  normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_0_24 (normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_0_24)
     BUF:I->O             25   0.195   0.900  normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_0_1 (normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_0_1)
     RAM16X1D:DPRA0->DPO    1   0.194   0.585  normgen.memblk/mem0.distinst/inst_Mram_mem97 (normgen.memblk/mem0.distinst/N205)
     LUT3:I2->O            1   0.195   0.000  normgen.memblk/mem0.distinst/inst_LPM_MUX24_4 (normgen.memblk/mem0.distinst/N350)
     MUXF5:I0->O           1   0.382   0.000  normgen.memblk/mem0.distinst/inst_LPM_MUX24_2_f5 (normgen.memblk/mem0.distinst/_varindex0000<24>)
     FDCE:D                    0.022          normgen.memblk/mem0.distinst/dob_i_24
    ----------------------------------------
    Total                      4.481ns (1.543ns logic, 2.938ns route)
                                       (34.4% logic, 65.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'MEM_CLK_0'
  Total number of paths / destination ports: 955 / 404
-------------------------------------------------------------------------
Offset:              3.911ns (Levels of Logic = 4)
  Source:            DDR_SDA (PAD)
  Destination:       ddr/ddr_arbiter/U6/FSM/State_FFd2 (FF)
  Destination Clock: MEM_CLK_0 rising

  Data Path: DDR_SDA to ddr/ddr_arbiter/U6/FSM/State_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I0->O            8   0.195   0.608  ddr/ddr_arbiter/U6/FSM/RD3_done_or00001 (ddr/ddr_arbiter/U6/FSM/RD3_done)
     LUT4:I3->O            2   0.195   0.540  ddr/ddr_arbiter/U6/FSM/RD1_rd_en_nxt_mux001211 (ddr/ddr_arbiter/U6/FSM/N51)
     LUT4_L:I3->LO         1   0.195   0.163  ddr/ddr_arbiter/U6/FSM/RD1_rd_en_nxt_mux001225 (ddr/ddr_arbiter/U6/FSM/RD1_rd_en_nxt_mux00122_map2)
     LUT4:I3->O            2   0.195   0.377  ddr/ddr_arbiter/U6/FSM/RD1_rd_en_nxt_mux0012235 (ddr/ddr_arbiter/U6/FSM/N19)
     FDRS:S                    1.062          ddr/ddr_arbiter/U6/FSM/State_FFd2
    ----------------------------------------
    Total                      3.911ns (2.223ns logic, 1.688ns route)
                                       (56.8% logic, 43.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK200'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.022ns (Levels of Logic = 0)
  Source:            DDR_SDA (PAD)
  Destination:       ddr/ddr_core/infrastructure0/rst200_sync_r_0 (FF)
  Destination Clock: CLK200 rising

  Data Path: DDR_SDA to ddr/ddr_core/infrastructure0/rst200_sync_r_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:D                     0.022          ddr/ddr_core/infrastructure0/rst200_sync_r_0
    ----------------------------------------
    Total                      0.022ns (0.022ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'USER_CLK'
  Total number of paths / destination ports: 2257 / 2257
-------------------------------------------------------------------------
Offset:              2.538ns (Levels of Logic = 2)
  Source:            WR1_EN (PAD)
  Destination:       ddr/ddr_arbiter/U6/use_144_data.WF1_BU2/U0/gen_as.fgas/normgen.memblk/mem0.distinst/inst_Mram_mem1 (RAM)
  Destination Clock: USER_CLK rising

  Data Path: WR1_EN to ddr/ddr_arbiter/U6/use_144_data.WF1_BU2/U0/gen_as.fgas/normgen.memblk/mem0.distinst/inst_Mram_mem1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     begin scope: 'ddr/ddr_arbiter/U6/use_144_data.WF1_BU2'
     begin scope: 'U0/gen_as.fgas'
     LUT3:I1->O           25   0.195   0.900  normgen.memblk/mem0.distinst/write_ctrl (normgen.memblk/mem0.distinst/N4)
     RAM16X1D:WE               1.115          normgen.memblk/mem0.distinst/inst_Mram_mem
    ----------------------------------------
    Total                      2.538ns (1.638ns logic, 0.900ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'MEM_CLK_90'
  Total number of paths / destination ports: 150 / 150
-------------------------------------------------------------------------
Offset:              0.230ns (Levels of Logic = 0)
  Source:            DDR_SDA (PAD)
  Destination:       ddr/ddr_core/top_00/user_interface_00/backend_fifos_00/rd_wr_addr_fifo_00/af_fifo16 (RAM)
  Destination Clock: MEM_CLK_90 falling

  Data Path: DDR_SDA to ddr/ddr_core/top_00/user_interface_00/backend_fifos_00/rd_wr_addr_fifo_00/af_fifo16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FIFO16:DI0                0.230          ddr/ddr_core/top_00/user_interface_00/backend_fifos_00/rd_wr_addr_fifo_00/af_fifo16
    ----------------------------------------
    Total                      0.230ns (0.230ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'USER_CLK'
  Total number of paths / destination ports: 446 / 441
-------------------------------------------------------------------------
Offset:              2.014ns (Levels of Logic = 3)
  Source:            ddr/ddr_arbiter/U6/RAF2_BU2/U0/gen_as.fgas/normgen.olblk/gof.ovrflwl/OVERFLOW (FF)
  Destination:       FIFO_ERR (PAD)
  Source Clock:      USER_CLK rising

  Data Path: ddr/ddr_arbiter/U6/RAF2_BU2/U0/gen_as.fgas/normgen.olblk/gof.ovrflwl/OVERFLOW to FIFO_ERR
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.360   0.741  normgen.olblk/gof.ovrflwl/OVERFLOW (OVERFLOW)
     end scope: 'U0/gen_as.fgas'
     end scope: 'ddr/ddr_arbiter/U6/RAF2_BU2'
     LUT3:I0->O            1   0.195   0.523  ddr/ddr_arbiter/U6/FIFO_ERR_SW0 (N169)
     LUT4:I3->O            0   0.195   0.000  ddr/ddr_arbiter/U6/FIFO_ERR (FIFO_ERR)
    ----------------------------------------
    Total                      2.014ns (0.750ns logic, 1.264ns route)
                                       (37.2% logic, 62.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MEM_CLK_0'
  Total number of paths / destination ports: 64 / 46
-------------------------------------------------------------------------
Offset:              4.901ns (Levels of Logic = 1)
  Source:            ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dqs_iob_gen[17].v4_dqs_iob0/oddr_dqs (FF)
  Destination:       DDR_DQS<17> (PAD)
  Source Clock:      MEM_CLK_0 falling

  Data Path: ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dqs_iob_gen[17].v4_dqs_iob0/oddr_dqs to DDR_DQS<17>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             1   0.584   0.360  ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dqs_iob_gen[17].v4_dqs_iob0/oddr_dqs (ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dqs_iob_gen[17].v4_dqs_iob0/dqs_out)
     IOBUF:I->IO               3.957          ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dqs_iob_gen[17].v4_dqs_iob0/iobuf_dqs (DDR_DQS<17>)
    ----------------------------------------
    Total                      4.901ns (4.541ns logic, 0.360ns route)
                                       (92.7% logic, 7.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MEM_CLK_90'
  Total number of paths / destination ports: 144 / 72
-------------------------------------------------------------------------
Offset:              4.901ns (Levels of Logic = 1)
  Source:            ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dq_iob_gen[71].v4_dq_iob_0/oddr_dq (FF)
  Destination:       DDR_DQ<71> (PAD)
  Source Clock:      MEM_CLK_90 rising

  Data Path: ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dq_iob_gen[71].v4_dq_iob_0/oddr_dq to DDR_DQ<71>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             1   0.584   0.360  ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dq_iob_gen[71].v4_dq_iob_0/oddr_dq (ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dq_iob_gen[71].v4_dq_iob_0/dq_out)
     IOBUF:I->IO               3.957          ddr/ddr_core/top_00/iobs_00/data_path_iobs_00/v4_dq_iob_gen[71].v4_dq_iob_0/iobuf_dq (DDR_DQ<71>)
    ----------------------------------------
    Total                      4.901ns (4.541ns logic, 0.360ns route)
                                       (92.7% logic, 7.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               0.000ns (Levels of Logic = 0)
  Source:            DDR_SDA (PAD)
  Destination:       DDR_SCL (PAD)

  Data Path: DDR_SDA to DDR_SCL
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    ----------------------------------------
    Total                      0.000ns (0.000ns logic, 0.000ns route)

=========================================================================
CPU : 316.41 / 316.50 s | Elapsed : 316.00 / 316.00 s
 
--> 

Total memory usage is 469112 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  238 (   0 filtered)
Number of infos    :  123 (   0 filtered)

