# Design a FSM for Full Adder.

![CamScanner 02-20-2024 19 23 (1)_1](https://github.com/AmanKafle/VHDL-hw/assets/85100268/c03d3977-82f5-4634-b698-598ddfe91d81)

# Output screenshot:
![full_adder](https://github.com/AmanKafle/VHDL-hw/assets/85100268/121a5473-6dba-4ff7-bbe0-e597bfbb4e9a)
