load(
    "//build/vivado:rules.bzl",
    "vivado_place_and_route",
    "vivado_project",
    "vivado_synthesis",
)

# A trivial test project for vivado synthesis.
vivado_project(
    name = "blinky",
    srcs = ["blinky.sv"],
    defines = ["FPGA_XILINX=1"],
    part = "xc7a200tfbg484-2",
    top_level = "up_counter",
    xdcs = ["alinx-a200t-b.xdc"],
)

vivado_synthesis(
    name = "blinky_synth",
    project = ":blinky",
)

vivado_place_and_route(
    name = "blinky_pnr",
    synthesis = ":blinky_synth",
)
