read -sv run_verilog_mid/adder_32b_10_74_70be552e0b4902dfbeb64a2b0a5def30.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_74_70be552e0b4902dfbeb64a2b0a5def30_yosys.v
