Flow report for sdram_rw_test
Thu Jun 02 21:49:44 2022
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Flow Summary                                                                     ;
+------------------------------------+---------------------------------------------+
; Flow Status                        ; Successful - Thu Jun 02 21:49:44 2022       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; sdram_rw_test                               ;
; Top-level Entity Name              ; sdram_rw_test                               ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE10F17C8L                               ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 2,092 / 10,320 ( 20 % )                     ;
;     Total combinational functions  ; 1,322 / 10,320 ( 13 % )                     ;
;     Dedicated logic registers      ; 1,642 / 10,320 ( 16 % )                     ;
; Total registers                    ; 1642                                        ;
; Total pins                         ; 56 / 180 ( 31 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 161,792 / 423,936 ( 38 % )                  ;
; Embedded Multiplier 9-bit elements ; 0 / 46 ( 0 % )                              ;
; Total PLLs                         ; 1 / 2 ( 50 % )                              ;
+------------------------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 06/02/2022 21:48:49 ;
; Main task         ; Compilation         ;
; Revision Name     ; sdram_rw_test       ;
+-------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+------------------+
; Assignment Name                     ; Value                                                                                                                                                                                                                                     ; Default Value ; Entity Name ; Section Id       ;
+-------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+------------------+
; COMPILER_SIGNATURE_ID               ; 345052807169.165417772905876                                                                                                                                                                                                              ; --            ; --          ; --               ;
; EDA_OUTPUT_DATA_FORMAT              ; Vhdl                                                                                                                                                                                                                                      ; --            ; --          ; eda_simulation   ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (VHDL)                                                                                                                                                                                                                    ; <None>        ; --          ; --               ;
; ENABLE_SIGNALTAP                    ; On                                                                                                                                                                                                                                        ; --            ; --          ; --               ;
; MAX_CORE_JUNCTION_TEMP              ; 85                                                                                                                                                                                                                                        ; --            ; --          ; --               ;
; MIN_CORE_JUNCTION_TEMP              ; 0                                                                                                                                                                                                                                         ; --            ; --          ; --               ;
; OUTPUT_IO_TIMING_FAR_END_VMEAS      ; Half Signal Swing                                                                                                                                                                                                                         ; --            ; --          ; --               ;
; OUTPUT_IO_TIMING_FAR_END_VMEAS      ; Half Signal Swing                                                                                                                                                                                                                         ; --            ; --          ; --               ;
; OUTPUT_IO_TIMING_NEAR_END_VMEAS     ; Half Vccio                                                                                                                                                                                                                                ; --            ; --          ; --               ;
; OUTPUT_IO_TIMING_NEAR_END_VMEAS     ; Half Vccio                                                                                                                                                                                                                                ; --            ; --          ; --               ;
; PARTITION_COLOR                     ; 16764057                                                                                                                                                                                                                                  ; --            ; --          ; Top              ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; PLACEMENT_AND_ROUTING                                                                                                                                                                                                                     ; --            ; --          ; Top              ;
; PARTITION_NETLIST_TYPE              ; SOURCE                                                                                                                                                                                                                                    ; --            ; --          ; Top              ;
; POWER_BOARD_THERMAL_MODEL           ; None (CONSERVATIVE)                                                                                                                                                                                                                       ; --            ; --          ; --               ;
; POWER_PRESET_COOLING_SOLUTION       ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW                                                                                                                                                                                                     ; --            ; --          ; --               ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                                                                                                                                                                                                                              ; --            ; --          ; --               ;
; SLD_FILE                            ; db/stp1_auto_stripped.stp                                                                                                                                                                                                                 ; --            ; --          ; --               ;
; SLD_NODE_CREATOR_ID                 ; 110                                                                                                                                                                                                                                       ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_ENTITY_NAME                ; sld_signaltap                                                                                                                                                                                                                             ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_RAM_BLOCK_TYPE=AUTO                                                                                                                                                                                                                   ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_DATA_BITS=63                                                                                                                                                                                                                          ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_BITS=63                                                                                                                                                                                                                       ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_NODE_INFO=805334528                                                                                                                                                                                                                   ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_POWER_UP_TRIGGER=0                                                                                                                                                                                                                    ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_INVERSION_MASK=0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_INVERSION_MASK_LENGTH=214                                                                                                                                                                                                             ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_STORAGE_QUALIFIER_INVERSION_MASK_LENGTH=0                                                                                                                                                                                             ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_SEGMENT_SIZE=2048                                                                                                                                                                                                                     ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_ATTRIBUTE_MEM_MODE=OFF                                                                                                                                                                                                                ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_STATE_FLOW_USE_GENERATED=0                                                                                                                                                                                                            ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_STATE_BITS=11                                                                                                                                                                                                                         ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_BUFFER_FULL_STOP=1                                                                                                                                                                                                                    ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_CURRENT_RESOURCE_WIDTH=1                                                                                                                                                                                                              ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_NODE_CRC_LOWORD=63860                                                                                                                                                                                                                 ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_NODE_CRC_HIWORD=59447                                                                                                                                                                                                                 ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_LEVEL=1                                                                                                                                                                                                                       ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_SAMPLE_DEPTH=2048                                                                                                                                                                                                                     ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_IN_ENABLED=0                                                                                                                                                                                                                  ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_ADVANCED_TRIGGER_ENTITY=basic,1,                                                                                                                                                                                                      ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_LEVEL_PIPELINE=1                                                                                                                                                                                                              ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_ENABLE_ADVANCED_TRIGGER=0                                                                                                                                                                                                             ; --            ; --          ; auto_signaltap_0 ;
; USE_SIGNALTAP_FILE                  ; stp1.stp                                                                                                                                                                                                                                  ; --            ; --          ; --               ;
+-------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:14     ; 1.0                     ; 4774 MB             ; 00:00:14                           ;
; Fitter                    ; 00:00:16     ; 1.9                     ; 5813 MB             ; 00:00:24                           ;
; Assembler                 ; 00:00:03     ; 1.0                     ; 4616 MB             ; 00:00:03                           ;
; TimeQuest Timing Analyzer ; 00:00:06     ; 1.0                     ; 4773 MB             ; 00:00:09                           ;
; EDA Netlist Writer        ; 00:00:05     ; 1.0                     ; 4594 MB             ; 00:00:05                           ;
; Total                     ; 00:00:44     ; --                      ; --                  ; 00:00:55                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                        ;
+---------------------------+------------------+-----------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name   ; OS Version ; Processor type ;
+---------------------------+------------------+-----------+------------+----------------+
; Analysis & Synthesis      ; LAPTOP-L56MQ14S  ; Windows 7 ; 6.1        ; x86_64         ;
; Fitter                    ; LAPTOP-L56MQ14S  ; Windows 7 ; 6.1        ; x86_64         ;
; Assembler                 ; LAPTOP-L56MQ14S  ; Windows 7 ; 6.1        ; x86_64         ;
; TimeQuest Timing Analyzer ; LAPTOP-L56MQ14S  ; Windows 7 ; 6.1        ; x86_64         ;
; EDA Netlist Writer        ; LAPTOP-L56MQ14S  ; Windows 7 ; 6.1        ; x86_64         ;
+---------------------------+------------------+-----------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off sdram_rw_test -c sdram_rw_test
quartus_fit --read_settings_files=off --write_settings_files=off sdram_rw_test -c sdram_rw_test
quartus_asm --read_settings_files=off --write_settings_files=off sdram_rw_test -c sdram_rw_test
quartus_sta sdram_rw_test -c sdram_rw_test
quartus_eda --read_settings_files=off --write_settings_files=off sdram_rw_test -c sdram_rw_test



