// Seed: 3577603682
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wor   id_5 = 1;
  uwire id_6;
  assign id_6 = id_4 * 1 + ("");
  wire id_7 = id_6;
  wire id_8;
  logic [7:0] id_9;
  assign id_9[1] = 1 < 1;
  wire id_10;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_7;
  nor primCall (id_4, id_2, id_5, id_6, id_7);
  module_0 modCall_1 (
      id_4,
      id_6,
      id_7,
      id_3
  );
  assign id_2[1'b0~^1'b0] = id_5;
  assign id_2 = id_1;
  wire id_8;
  wire id_9;
endmodule
