Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun May 25 18:32:18 2025
| Host         : Samaritan running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Nanoprocessor_control_sets_placed.rpt
| Design       : Nanoprocessor
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            2 |
|      6 |            2 |
|      8 |            4 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |            3 |
| No           | No                    | Yes                    |               6 |            2 |
| No           | Yes                   | No                     |              52 |            7 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              32 |            4 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------+--------------------------+------------------------------+------------------+----------------+
|             Clock Signal             |       Enable Signal      |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+--------------------------------------+--------------------------+------------------------------+------------------+----------------+
|  Programming_Counter/E[0]            |                          |                              |                1 |              4 |
|  clk_IBUF_BUFG                       |                          |                              |                1 |              4 |
|  Programming_Counter/PC_reg_reg[1]_1 |                          |                              |                1 |              6 |
|  Slow_Clock/CLK                      |                          | Reset_IBUF                   |                2 |              6 |
|  Slow_Clock/CLK                      | Programming_Counter/y[0] | Reset_IBUF                   |                1 |              8 |
|  Slow_Clock/CLK                      | Programming_Counter/y[2] | Reset_IBUF                   |                1 |              8 |
|  Slow_Clock/CLK                      | Programming_Counter/y[3] | Reset_IBUF                   |                1 |              8 |
|  Slow_Clock/CLK                      | Programming_Counter/y[1] | Reset_IBUF                   |                1 |              8 |
|  clk_IBUF_BUFG                       |                          | Slow_Clock/count[26]_i_1_n_0 |                7 |             52 |
+--------------------------------------+--------------------------+------------------------------+------------------+----------------+


