
*** Running vivado
    with args -log Chip_InstrIP.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Chip_InstrIP.tcl -notrace



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source Chip_InstrIP.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
Command: link_design -top Chip_InstrIP -part xc7vx485tffg1157-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Project 1-454] Reading design checkpoint 'd:/Git/SimpleCPU01/SimpleCPU01Project/SimpleCPU01Project.gen/sources_1/bd/SimpleCPU01Design/ip/SimpleCPU01Design_dist_mem_gen_0_0/SimpleCPU01Design_dist_mem_gen_0_0.dcp' for cell 'u_instrmemrom/u_mem_generator_0/SimpleCPU01Design_i/dist_mem_gen_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.197 . Memory (MB): peak = 1384.828 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2230 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Git/SimpleCPU01/Constraints/Chip_InstrIP.xdc]
Finished Parsing XDC File [D:/Git/SimpleCPU01/Constraints/Chip_InstrIP.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1384.828 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1384.828 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-86] Your Implementation license expires in 28 day(s)
INFO: [Common 17-1540] The version limit for your license is '2022.04' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.905 . Memory (MB): peak = 1384.828 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 12dfcc965

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1936.590 ; gain = 551.762

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter u_IR/DataOut[31]_i_2058 into driver instance u_IR/DataOut[27]_i_437, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter u_IR/SrcAExp_OBUF[10]_inst_i_1 into driver instance u_IR/SrcAExp_OBUF[10]_inst_i_2, which resulted in an inversion of 83 pins
INFO: [Opt 31-1287] Pulled Inverter u_IR/SrcAExp_OBUF[13]_inst_i_1 into driver instance u_IR/SrcAExp_OBUF[13]_inst_i_2, which resulted in an inversion of 41 pins
INFO: [Opt 31-1287] Pulled Inverter u_IR/SrcAExp_OBUF[2]_inst_i_1 into driver instance u_IR/SrcAExp_OBUF[2]_inst_i_2, which resulted in an inversion of 16 pins
INFO: [Opt 31-1287] Pulled Inverter u_IR/SrcAExp_OBUF[3]_inst_i_1 into driver instance u_IR/SrcAExp_OBUF[3]_inst_i_2, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter u_IR/SrcAExp_OBUF[4]_inst_i_1 into driver instance u_IR/SrcAExp_OBUF[4]_inst_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter u_IR/SrcAExp_OBUF[5]_inst_i_1 into driver instance u_IR/SrcAExp_OBUF[5]_inst_i_2, which resulted in an inversion of 114 pins
INFO: [Opt 31-1287] Pulled Inverter u_IR/SrcAExp_OBUF[8]_inst_i_1 into driver instance u_IR/SrcAExp_OBUF[8]_inst_i_2, which resulted in an inversion of 44 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[10]_i_26 into driver instance u_RegData1/DataOut[13]_i_22, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[10]_i_27 into driver instance u_RegData1/DataOut[12]_i_41, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[11]_i_80 into driver instance u_RegData1/DataOut[15]_i_45, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[11]_i_81 into driver instance u_RegData1/DataOut[11]_i_86, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[12]_i_60 into driver instance u_RegData1/DataOut[15]_i_42, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[12]_i_61 into driver instance u_RegData1/DataOut[14]_i_37, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[16]_i_104 into driver instance u_RegData1/DataOut[14]_i_40, which resulted in an inversion of 11 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[16]_i_105 into driver instance u_RegData1/DataOut[16]_i_86, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[16]_i_39 into driver instance u_RegData1/DataOut[17]_i_21, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[16]_i_55 into driver instance u_RegData1/DataOut[18]_i_26, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[16]_i_78 into driver instance u_RegData1/DataOut[16]_i_63, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[18]_i_32 into driver instance u_RegData1/DataOut[20]_i_45, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[18]_i_47 into driver instance u_RegData1/DataOut[21]_i_101, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[18]_i_48 into driver instance u_RegData1/DataOut[20]_i_44, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[20]_i_30 into driver instance u_RegData1/DataOut[22]_i_23, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[21]_i_110 into driver instance u_RegData1/DataOut[21]_i_71, which resulted in an inversion of 11 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[21]_i_111 into driver instance u_RegData1/DataOut[20]_i_46, which resulted in an inversion of 11 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[21]_i_113 into driver instance u_RegData1/DataOut[18]_i_59, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[21]_i_137 into driver instance u_RegData1/DataOut[24]_i_203, which resulted in an inversion of 13 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[21]_i_138 into driver instance u_RegData1/DataOut[22]_i_60, which resulted in an inversion of 13 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[21]_i_140 into driver instance u_RegData1/DataOut[16]_i_117, which resulted in an inversion of 13 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[21]_i_59 into driver instance u_RegData1/DataOut[21]_i_103, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[21]_i_62 into driver instance u_RegData1/DataOut[19]_i_47, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[22]_i_67 into driver instance u_RegData1/DataOut[22]_i_53, which resulted in an inversion of 11 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[22]_i_70 into driver instance u_RegData1/DataOut[21]_i_127, which resulted in an inversion of 11 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[23]_i_58 into driver instance u_RegData1/DataOut[25]_i_25, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[23]_i_59 into driver instance u_RegData1/DataOut[24]_i_11, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[23]_i_76 into driver instance u_RegData1/DataOut[23]_i_33, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[24]_i_134 into driver instance u_RegData1/DataOut[25]_i_77, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[24]_i_135 into driver instance u_RegData1/DataOut[24]_i_66, which resulted in an inversion of 11 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[24]_i_136 into driver instance u_RegData1/DataOut[23]_i_73, which resulted in an inversion of 11 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[24]_i_97 into driver instance u_RegData1/DataOut[24]_i_75, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[24]_i_98 into driver instance u_RegData1/DataOut[21]_i_99, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[24]_i_99 into driver instance u_RegData1/DataOut[24]_i_76, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[25]_i_46 into driver instance u_RegData1/DataOut[26]_i_47, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[25]_i_47 into driver instance u_RegData1/DataOut[26]_i_50, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[25]_i_85 into driver instance u_RegData1/DataOut[25]_i_84, which resulted in an inversion of 13 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[25]_i_86 into driver instance u_RegData1/DataOut[24]_i_181, which resulted in an inversion of 13 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[25]_i_87 into driver instance u_RegData1/DataOut[24]_i_199, which resulted in an inversion of 13 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[26]_i_32 into driver instance u_RegData1/DataOut[29]_i_89, which resulted in an inversion of 12 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[26]_i_33 into driver instance u_RegData1/DataOut[29]_i_93, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[27]_i_113 into driver instance u_RegData1/DataOut[27]_i_148, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[27]_i_114 into driver instance u_RegData1/DataOut[27]_i_108, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[27]_i_115 into driver instance u_RegData1/DataOut[27]_i_110, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[27]_i_116 into driver instance u_RegData1/DataOut[24]_i_74, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[27]_i_166 into driver instance u_RegData1/DataOut[29]_i_134, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[27]_i_167 into driver instance u_RegData1/DataOut[28]_i_88, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[27]_i_168 into driver instance u_RegData1/DataOut[27]_i_93, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[27]_i_169 into driver instance u_RegData1/DataOut[26]_i_54, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[27]_i_186 into driver instance u_RegData1/DataOut[29]_i_197, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[27]_i_188 into driver instance u_RegData1/DataOut[27]_i_147, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[27]_i_213 into driver instance u_RegData1/DataOut[27]_i_252, which resulted in an inversion of 12 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[27]_i_214 into driver instance u_RegData1/DataOut[27]_i_253, which resulted in an inversion of 12 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[27]_i_215 into driver instance u_RegData1/DataOut[27]_i_182, which resulted in an inversion of 13 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[27]_i_216 into driver instance u_RegData1/DataOut[26]_i_61, which resulted in an inversion of 13 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[27]_i_282 into driver instance u_RegData1/DataOut[30]_i_448, which resulted in an inversion of 13 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[27]_i_284 into driver instance u_RegData1/DataOut[27]_i_251, which resulted in an inversion of 12 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[27]_i_334 into driver instance u_RegData1/DataOut[30]_i_422, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[27]_i_390 into driver instance u_RegData1/DataOut[30]_i_596, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[28]_i_42 into driver instance u_RegData1/DataOut[30]_i_28, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[28]_i_67 into driver instance u_RegData1/DataOut[30]_i_54, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[28]_i_69 into driver instance u_RegData1/DataOut[28]_i_57, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[28]_i_97 into driver instance u_RegData1/DataOut[30]_i_193, which resulted in an inversion of 16 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[28]_i_99 into driver instance u_RegData1/DataOut[28]_i_83, which resulted in an inversion of 12 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[29]_i_125 into driver instance u_RegData1/DataOut[30]_i_102, which resulted in an inversion of 12 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[29]_i_127 into driver instance u_RegData1/DataOut[29]_i_92, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[29]_i_158 into driver instance u_RegData1/DataOut[29]_i_166, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[29]_i_160 into driver instance u_RegData1/DataOut[30]_i_101, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[29]_i_268 into driver instance u_RegData1/DataOut[27]_i_247, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[29]_i_270 into driver instance u_RegData1/DataOut[30]_i_300, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[29]_i_280 into driver instance u_RegData1/DataOut[30]_i_335, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[29]_i_363 into driver instance u_RegData1/DataOut[30]_i_332, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[29]_i_414 into driver instance u_RegData1/DataOut[30]_i_475, which resulted in an inversion of 11 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[29]_i_95 into driver instance u_RegData1/DataOut[29]_i_38, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[29]_i_96 into driver instance u_RegData1/DataOut[28]_i_53, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[29]_i_97 into driver instance u_RegData1/DataOut[27]_i_73, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[29]_i_98 into driver instance u_RegData1/DataOut[24]_i_73, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[30]_i_158 into driver instance u_RegData1/DataOut[30]_i_94, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[30]_i_160 into driver instance u_RegData1/DataOut[30]_i_81, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[30]_i_175 into driver instance u_RegData1/DataOut[28]_i_89, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[30]_i_234 into driver instance u_RegData1/DataOut[30]_i_226, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[30]_i_246 into driver instance u_RegData1/DataOut[28]_i_114, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[30]_i_269 into driver instance u_RegData1/DataOut[30]_i_353, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[30]_i_271 into driver instance u_RegData1/DataOut[30]_i_209, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[30]_i_277 into driver instance u_RegData1/DataOut[30]_i_188, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[30]_i_279 into driver instance u_RegData1/DataOut[30]_i_220, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[30]_i_315 into driver instance u_RegData1/DataOut[29]_i_215, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[30]_i_362 into driver instance u_RegData1/DataOut[30]_i_356, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[30]_i_384 into driver instance u_RegData1/DataOut[30]_i_290, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[30]_i_386 into driver instance u_RegData1/DataOut[30]_i_223, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[30]_i_409 into driver instance u_RegData1/DataOut[28]_i_113, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter u_RegData1/DataOut[30]_i_484 into driver instance u_RegData1/DataOut[30]_i_460, which resulted in an inversion of 10 pins
INFO: [Common 17-14] Message 'Opt 31-1287' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-138] Pushed 2 inverter(s) to 26 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: f703acb4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.953 . Memory (MB): peak = 2239.594 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 523 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 15d1aa2cc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2239.594 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 148f33eef

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2239.594 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 176 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 148f33eef

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2239.594 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 148f33eef

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2239.594 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 130cb8764

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2239.594 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |             523  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |             176  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2239.594 ; gain = 0.000
Ending Logic Optimization Task | Checksum: c0a7fcaa

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2239.594 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: c0a7fcaa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2239.594 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: c0a7fcaa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2239.594 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2239.594 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: c0a7fcaa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2239.594 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
131 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2239.594 ; gain = 854.766
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'D:/Git/SimpleCPU01/SimpleCPU01Project/SimpleCPU01Project.runs/Implement01/Chip_InstrIP_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Chip_InstrIP_drc_opted.rpt -pb Chip_InstrIP_drc_opted.pb -rpx Chip_InstrIP_drc_opted.rpx
Command: report_drc -file Chip_InstrIP_drc_opted.rpt -pb Chip_InstrIP_drc_opted.pb -rpx Chip_InstrIP_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/Git/SimpleCPU01/SimpleCPU01Project/SimpleCPU01Project.runs/Implement01/Chip_InstrIP_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-86] Your Implementation license expires in 28 day(s)
INFO: [Common 17-1540] The version limit for your license is '2022.04' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2279.719 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 65bccd1d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2279.719 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2279.719 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e4734c14

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2279.719 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 114149bd9

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2279.719 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 114149bd9

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2279.719 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 114149bd9

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2279.719 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c789bb2e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2279.719 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 111b99ec7

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2279.719 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 111b99ec7

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2279.719 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 11 LUTNM shape to break, 227 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 11, two critical 0, total 11, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 93 nets or LUTs. Breaked 11 LUTs, combined 82 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2312.391 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           11  |             82  |                    93  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           11  |             82  |                    93  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 10cf27456

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2312.391 ; gain = 32.672
Phase 2.4 Global Placement Core | Checksum: 115cfd5bd

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2312.391 ; gain = 32.672
Phase 2 Global Placement | Checksum: 115cfd5bd

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2312.391 ; gain = 32.672

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 172a098c7

Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 2312.391 ; gain = 32.672

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 129784be1

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 2312.391 ; gain = 32.672

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b4b0848b

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 2312.391 ; gain = 32.672

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 188f5c77b

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 2312.391 ; gain = 32.672

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1bd8d9a11

Time (s): cpu = 00:00:37 ; elapsed = 00:00:24 . Memory (MB): peak = 2312.391 ; gain = 32.672

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: ee0c1da2

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 2313.570 ; gain = 33.852

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: a78f1129

Time (s): cpu = 00:00:43 ; elapsed = 00:00:30 . Memory (MB): peak = 2313.570 ; gain = 33.852

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: abb7ff74

Time (s): cpu = 00:00:43 ; elapsed = 00:00:30 . Memory (MB): peak = 2313.570 ; gain = 33.852
Phase 3 Detail Placement | Checksum: abb7ff74

Time (s): cpu = 00:00:43 ; elapsed = 00:00:30 . Memory (MB): peak = 2313.570 ; gain = 33.852

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 702c8970

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.602 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 98fdd43c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.313 . Memory (MB): peak = 2382.344 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: c0a6fd06

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.345 . Memory (MB): peak = 2382.344 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 702c8970

Time (s): cpu = 00:00:47 ; elapsed = 00:00:33 . Memory (MB): peak = 2382.344 ; gain = 102.625

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.602. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: d87d0feb

Time (s): cpu = 00:00:48 ; elapsed = 00:00:33 . Memory (MB): peak = 2382.344 ; gain = 102.625

Time (s): cpu = 00:00:48 ; elapsed = 00:00:33 . Memory (MB): peak = 2382.344 ; gain = 102.625
Phase 4.1 Post Commit Optimization | Checksum: d87d0feb

Time (s): cpu = 00:00:48 ; elapsed = 00:00:33 . Memory (MB): peak = 2382.344 ; gain = 102.625

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: d87d0feb

Time (s): cpu = 00:00:48 ; elapsed = 00:00:33 . Memory (MB): peak = 2382.344 ; gain = 102.625

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|                4x4|
|___________|___________________|___________________|
|      South|                2x2|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: d87d0feb

Time (s): cpu = 00:00:48 ; elapsed = 00:00:33 . Memory (MB): peak = 2382.344 ; gain = 102.625
Phase 4.3 Placer Reporting | Checksum: d87d0feb

Time (s): cpu = 00:00:48 ; elapsed = 00:00:33 . Memory (MB): peak = 2382.344 ; gain = 102.625

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2382.344 ; gain = 0.000

Time (s): cpu = 00:00:48 ; elapsed = 00:00:33 . Memory (MB): peak = 2382.344 ; gain = 102.625
Phase 4 Post Placement Optimization and Clean-Up | Checksum: f00a15db

Time (s): cpu = 00:00:48 ; elapsed = 00:00:34 . Memory (MB): peak = 2382.344 ; gain = 102.625
Ending Placer Task | Checksum: 7d48d369

Time (s): cpu = 00:00:48 ; elapsed = 00:00:34 . Memory (MB): peak = 2382.344 ; gain = 102.625
INFO: [Common 17-83] Releasing license: Implementation
173 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:35 . Memory (MB): peak = 2382.344 ; gain = 103.664
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2382.344 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Git/SimpleCPU01/SimpleCPU01Project/SimpleCPU01Project.runs/Implement01/Chip_InstrIP_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Chip_InstrIP_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.331 . Memory (MB): peak = 2382.344 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Chip_InstrIP_utilization_placed.rpt -pb Chip_InstrIP_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Chip_InstrIP_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2382.344 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-86] Your Implementation license expires in 28 day(s)
INFO: [Common 17-1540] The version limit for your license is '2022.04' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
184 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2392.492 ; gain = 10.148
INFO: [Common 17-1381] The checkpoint 'D:/Git/SimpleCPU01/SimpleCPU01Project/SimpleCPU01Project.runs/Implement01/Chip_InstrIP_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-86] Your Implementation license expires in 28 day(s)
INFO: [Common 17-1540] The version limit for your license is '2022.04' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 3219e4c1 ConstDB: 0 ShapeSum: 4b2eeea8 RouteDB: 0
Post Restoration Checksum: NetGraph: 139d0e8f NumContArr: cf473313 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: e2e441a2

Time (s): cpu = 00:00:55 ; elapsed = 00:00:35 . Memory (MB): peak = 2733.887 ; gain = 341.324

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: e2e441a2

Time (s): cpu = 00:00:55 ; elapsed = 00:00:35 . Memory (MB): peak = 2733.887 ; gain = 341.324

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: e2e441a2

Time (s): cpu = 00:00:55 ; elapsed = 00:00:35 . Memory (MB): peak = 2736.672 ; gain = 344.109

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: e2e441a2

Time (s): cpu = 00:00:55 ; elapsed = 00:00:35 . Memory (MB): peak = 2736.672 ; gain = 344.109
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 157ddc172

Time (s): cpu = 00:01:00 ; elapsed = 00:00:38 . Memory (MB): peak = 2812.840 ; gain = 420.277
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.998  | TNS=0.000  | WHS=-0.108 | THS=-2.638 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000313873 %
  Global Horizontal Routing Utilization  = 0.000498504 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 10422
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 10405
  Number of Partially Routed Nets     = 17
  Number of Node Overlaps             = 46

Phase 2 Router Initialization | Checksum: 118172fc1

Time (s): cpu = 00:01:04 ; elapsed = 00:00:40 . Memory (MB): peak = 2824.543 ; gain = 431.980

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 118172fc1

Time (s): cpu = 00:01:04 ; elapsed = 00:00:40 . Memory (MB): peak = 2824.543 ; gain = 431.980
Phase 3 Initial Routing | Checksum: 22df1fbf5

Time (s): cpu = 00:01:09 ; elapsed = 00:00:43 . Memory (MB): peak = 2824.543 ; gain = 431.980

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6671
 Number of Nodes with overlaps = 2355
 Number of Nodes with overlaps = 969
 Number of Nodes with overlaps = 409
 Number of Nodes with overlaps = 231
 Number of Nodes with overlaps = 67
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.609  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 24a5838e2

Time (s): cpu = 00:02:25 ; elapsed = 00:01:23 . Memory (MB): peak = 2824.543 ; gain = 431.980
Phase 4 Rip-up And Reroute | Checksum: 24a5838e2

Time (s): cpu = 00:02:26 ; elapsed = 00:01:23 . Memory (MB): peak = 2824.543 ; gain = 431.980

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 24a5838e2

Time (s): cpu = 00:02:26 ; elapsed = 00:01:23 . Memory (MB): peak = 2824.543 ; gain = 431.980

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 24a5838e2

Time (s): cpu = 00:02:26 ; elapsed = 00:01:23 . Memory (MB): peak = 2824.543 ; gain = 431.980
Phase 5 Delay and Skew Optimization | Checksum: 24a5838e2

Time (s): cpu = 00:02:26 ; elapsed = 00:01:23 . Memory (MB): peak = 2824.543 ; gain = 431.980

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d0fd64e7

Time (s): cpu = 00:02:27 ; elapsed = 00:01:24 . Memory (MB): peak = 2824.543 ; gain = 431.980
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.691  | TNS=0.000  | WHS=0.145  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1d0fd64e7

Time (s): cpu = 00:02:27 ; elapsed = 00:01:24 . Memory (MB): peak = 2824.543 ; gain = 431.980
Phase 6 Post Hold Fix | Checksum: 1d0fd64e7

Time (s): cpu = 00:02:27 ; elapsed = 00:01:24 . Memory (MB): peak = 2824.543 ; gain = 431.980

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.12065 %
  Global Horizontal Routing Utilization  = 1.23455 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1aaf71b0b

Time (s): cpu = 00:02:27 ; elapsed = 00:01:24 . Memory (MB): peak = 2824.543 ; gain = 431.980

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1aaf71b0b

Time (s): cpu = 00:02:27 ; elapsed = 00:01:24 . Memory (MB): peak = 2824.543 ; gain = 431.980

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a5cba49d

Time (s): cpu = 00:02:29 ; elapsed = 00:01:26 . Memory (MB): peak = 2824.543 ; gain = 431.980

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.691  | TNS=0.000  | WHS=0.145  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1a5cba49d

Time (s): cpu = 00:02:29 ; elapsed = 00:01:26 . Memory (MB): peak = 2824.543 ; gain = 431.980
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:29 ; elapsed = 00:01:27 . Memory (MB): peak = 2824.543 ; gain = 431.980

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
200 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:35 ; elapsed = 00:01:29 . Memory (MB): peak = 2824.543 ; gain = 432.051
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2824.543 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Git/SimpleCPU01/SimpleCPU01Project/SimpleCPU01Project.runs/Implement01/Chip_InstrIP_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Chip_InstrIP_drc_routed.rpt -pb Chip_InstrIP_drc_routed.pb -rpx Chip_InstrIP_drc_routed.rpx
Command: report_drc -file Chip_InstrIP_drc_routed.rpt -pb Chip_InstrIP_drc_routed.pb -rpx Chip_InstrIP_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/Git/SimpleCPU01/SimpleCPU01Project/SimpleCPU01Project.runs/Implement01/Chip_InstrIP_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Chip_InstrIP_methodology_drc_routed.rpt -pb Chip_InstrIP_methodology_drc_routed.pb -rpx Chip_InstrIP_methodology_drc_routed.rpx
Command: report_methodology -file Chip_InstrIP_methodology_drc_routed.rpt -pb Chip_InstrIP_methodology_drc_routed.pb -rpx Chip_InstrIP_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file D:/Git/SimpleCPU01/SimpleCPU01Project/SimpleCPU01Project.runs/Implement01/Chip_InstrIP_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Chip_InstrIP_power_routed.rpt -pb Chip_InstrIP_power_summary_routed.pb -rpx Chip_InstrIP_power_routed.rpx
Command: report_power -file Chip_InstrIP_power_routed.rpt -pb Chip_InstrIP_power_summary_routed.pb -rpx Chip_InstrIP_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
212 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2824.543 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file Chip_InstrIP_route_status.rpt -pb Chip_InstrIP_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file Chip_InstrIP_timing_summary_routed.rpt -pb Chip_InstrIP_timing_summary_routed.pb -rpx Chip_InstrIP_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file Chip_InstrIP_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Chip_InstrIP_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Chip_InstrIP_bus_skew_routed.rpt -pb Chip_InstrIP_bus_skew_routed.pb -rpx Chip_InstrIP_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Apr 30 13:48:19 2022...
