SIMULATOR=iverilog
RTL_DIR = ../
TB_DIR= ./RTL/

simulate:		#get the testbench and find the DUT






