<def f='llvm/llvm/include/llvm/CodeGen/TargetCallingConv.h' l='203' ll='235'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='3674' c='_ZNK4llvm14TargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='3713'/>
<size>48</size>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetCallingConv.h' l='199'>/// InputArg - This struct carries flags and type information about a
  /// single incoming (formal) argument or incoming (from the perspective
  /// of the caller) return value virtual register.
  ///</doc>
<mbr r='llvm::ISD::InputArg::Flags' o='0' t='llvm::ISD::ArgFlagsTy'/>
<mbr r='llvm::ISD::InputArg::VT' o='96' t='llvm::MVT'/>
<mbr r='llvm::ISD::InputArg::ArgVT' o='128' t='llvm::EVT'/>
<mbr r='llvm::ISD::InputArg::Used' o='256' t='bool'/>
<mbr r='llvm::ISD::InputArg::OrigArgIndex' o='288' t='unsigned int'/>
<smbr r='llvm::ISD::InputArg::NoArgIndex' t='const unsigned int'/>
<mbr r='llvm::ISD::InputArg::PartOffset' o='320' t='unsigned int'/>
<fun r='_ZN4llvm3ISD8InputArgC1Ev'/>
<fun r='_ZN4llvm3ISD8InputArgC1ENS0_10ArgFlagsTyENS_3EVTES3_bjj'/>
<fun r='_ZNK4llvm3ISD8InputArg9isOrigArgEv'/>
<fun r='_ZNK4llvm3ISD8InputArg15getOrigArgIndexEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/CallingConvLower.h' l='283' c='_ZN4llvm7CCState22AnalyzeFormalArgumentsERKNS_15SmallVectorImplINS_3ISD8InputArgEEEPFbjNS_3MVTES7_NS_11CCValAssign7LocInfoENS2_10ArgFlagsTyERS0_E'/>
<use f='llvm/llvm/include/llvm/CodeGen/CallingConvLower.h' l='287' c='_ZN4llvm7CCState16AnalyzeArgumentsERKNS_15SmallVectorImplINS_3ISD8InputArgEEEPFbjNS_3MVTES7_NS_11CCValAssign7LocInfoENS2_10ArgFlagsTyERS0_E'/>
<use f='llvm/llvm/include/llvm/CodeGen/CallingConvLower.h' l='322' c='_ZN4llvm7CCState17AnalyzeCallResultERKNS_15SmallVectorImplINS_3ISD8InputArgEEEPFbjNS_3MVTES7_NS_11CCValAssign7LocInfoENS2_10ArgFlagsTyERS0_E'/>
<use f='llvm/llvm/include/llvm/CodeGen/CallingConvLower.h' l='541' c='_ZN4llvm7CCState17resultsCompatibleEjjRNS_15MachineFunctionERNS_11LLVMContextERKNS_15SmallVectorImplINS_3ISD8InputArgEEEPFbjNS_3MVTESB_NS_11CCValAssig5738750'/>
<use f='llvm/llvm/lib/CodeGen/CallingConvLower.cpp' l='90' c='_ZN4llvm7CCState22AnalyzeFormalArgumentsERKNS_15SmallVectorImplINS_3ISD8InputArgEEEPFbjNS_3MVTES7_NS_11CCValAssign7LocInfoENS2_10ArgFlagsTyERS0_E'/>
<use f='llvm/llvm/lib/CodeGen/CallingConvLower.cpp' l='167' c='_ZN4llvm7CCState17AnalyzeCallResultERKNS_15SmallVectorImplINS_3ISD8InputArgEEEPFbjNS_3MVTES7_NS_11CCValAssign7LocInfoENS2_10ArgFlagsTyERS0_E'/>
<use f='llvm/llvm/lib/CodeGen/CallingConvLower.cpp' l='269' c='_ZN4llvm7CCState17resultsCompatibleEjjRNS_15MachineFunctionERNS_11LLVMContextERKNS_15SmallVectorImplINS_3ISD8InputArgEEEPFbjNS_3MVTESB_NS_11CCValAssig5738750'/>
<size>48</size>
<use f='llvm/llvm/include/llvm/CodeGen/FastISel.h' l='96'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/FastISel.cpp' l='1069' c='_ZN4llvm8FastISel11lowerCallToERNS0_16CallLoweringInfoE'/>
<size>48</size>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='9246' c='_ZNK4llvm14TargetLowering11LowerCallToERNS0_16CallLoweringInfoE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='9272' c='_ZNK4llvm14TargetLowering11LowerCallToERNS0_16CallLoweringInfoE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='9791' c='_ZN4llvm16SelectionDAGISel14LowerArgumentsERKNS_8FunctionE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='9810' c='_ZN4llvm16SelectionDAGISel14LowerArgumentsERKNS_8FunctionE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='9939' c='_ZN4llvm16SelectionDAGISel14LowerArgumentsERKNS_8FunctionE'/>
<size>48</size>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.h' l='803' c='_ZNK4llvm21AArch64TargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.h' l='812' c='_ZNK4llvm21AArch64TargetLowering15LowerCallResultENS_7SDValueES1_jbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EEbS1_'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.h' l='829' c='_ZNK4llvm21AArch64TargetLowering33isEligibleForTailCallOptimizationENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS2_INS3_8I14855144'/>
<size>48</size>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='4545' c='_ZNK4llvm21AArch64TargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='4928' c='_ZNK4llvm21AArch64TargetLowering15LowerCallResultENS_7SDValueES1_jbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EEbS1_'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='5010' c='_ZNK4llvm21AArch64TargetLowering33isEligibleForTailCallOptimizationENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS2_INS3_8I14855144'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='5198' c='_ZNK4llvm21AArch64TargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='5219' c='_ZNK4llvm21AArch64TargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<size>48</size>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.h' l='141' c='_ZNK4llvm20AMDGPUTargetLowering29analyzeFormalArgumentsComputeERNS_7CCStateERKNS_15SmallVectorImplINS_3ISD8InputArgEEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.h' l='54' c='_ZNK4llvm16SITargetLowering24lowerKernargMemParameterERNS_12SelectionDAGENS_3EVTES3_RKNS_5SDLocENS_7SDValueEmNS_5AlignEbPKNS_3ISD8InputArgE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.h' l='58' c='_ZNK4llvm16SITargetLowering19lowerStackParameterERNS_12SelectionDAGERNS_11CCValAssignERKNS_5SDLocENS_7SDValueERKNS_3ISD8InputArgE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.h' l='131' c='_ZNK4llvm16SITargetLowering14convertArgTypeERNS_12SelectionDAGENS_3EVTES3_RKNS_5SDLocENS_7SDValueEbPKNS_3ISD8InputArgE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.h' l='318' c='_ZNK4llvm16SITargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.h' l='342' c='_ZNK4llvm16SITargetLowering15LowerCallResultENS_7SDValueES1_jbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EEbS1_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.h' l='353' c='_ZNK4llvm16SITargetLowering33isEligibleForTailCallOptimizationENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS2_INS3_8InputA12213381'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.h' l='43' c='_ZNK4llvm18R600TargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<size>48</size>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='1010' c='_ZNK4llvm20AMDGPUTargetLowering29analyzeFormalArgumentsComputeERNS_7CCStateERKNS_15SmallVectorImplINS_3ISD8InputArgEEE'/>
<size>48</size>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='1558' c='_ZNK4llvm18R600TargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='1564' c='_ZNK4llvm18R600TargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='1574' c='_ZNK4llvm18R600TargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<size>48</size>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1609' c='_ZNK4llvm16SITargetLowering14convertArgTypeERNS_12SelectionDAGENS_3EVTES3_RKNS_5SDLocENS_7SDValueEbPKNS_3ISD8InputArgE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1640' c='_ZNK4llvm16SITargetLowering24lowerKernargMemParameterERNS_12SelectionDAGENS_3EVTES3_RKNS_5SDLocENS_7SDValueEmNS_5AlignEbPKNS_3ISD8InputArgE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1682' c='_ZNK4llvm16SITargetLowering19lowerStackParameterERNS_12SelectionDAGERNS_11CCValAssignERKNS_5SDLocENS_7SDValueERKNS_3ISD8InputArgE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1741' c='_ZL18processPSInputArgsRN4llvm15SmallVectorImplINS_3ISD8InputArgEEEjNS_8ArrayRefIS2_EERNS_9BitVectorEPNS_12FunctionTypeEPNS_21SIMachineFunctionInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1743' c='_ZL18processPSInputArgsRN4llvm15SmallVectorImplINS_3ISD8InputArgEEEjNS_8ArrayRefIS2_EERNS_9BitVectorEPNS_12FunctionTypeEPNS_21SIMachineFunctionInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1747' c='_ZL18processPSInputArgsRN4llvm15SmallVectorImplINS_3ISD8InputArgEEEjNS_8ArrayRefIS2_EERNS_9BitVectorEPNS_12FunctionTypeEPNS_21SIMachineFunctionInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='2190' c='_ZNK4llvm16SITargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='2206' c='_ZNK4llvm16SITargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='2295' c='_ZNK4llvm16SITargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='2556' c='_ZNK4llvm16SITargetLowering15LowerCallResultENS_7SDValueES1_jbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EEbS1_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='2780' c='_ZNK4llvm16SITargetLowering33isEligibleForTailCallOptimizationENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS2_INS3_8InputA12213381'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='2864' c='_ZNK4llvm16SITargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<size>48</size>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.h' l='813' c='_ZNK4llvm17ARMTargetLowering15LowerCallResultENS_7SDValueES1_jbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EEbS1_'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.h' l='841' c='_ZNK4llvm17ARMTargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.h' l='869' c='_ZNK4llvm17ARMTargetLowering33IsEligibleForTailCallOptimizationENS_7SDValueEjbbbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS2_INS3_8Inp11255160'/>
<size>48</size>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='2093' c='_ZNK4llvm17ARMTargetLowering15LowerCallResultENS_7SDValueES1_jbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EEbS1_'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='2230' c='_ZNK4llvm17ARMTargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='2783' c='_ZNK4llvm17ARMTargetLowering33IsEligibleForTailCallOptimizationENS_7SDValueEjbbbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS2_INS3_8Inp11255160'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='4250' c='_ZNK4llvm17ARMTargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<size>48</size>
<use f='llvm/llvm/lib/Target/AVR/AVRISelLowering.h' l='167' c='_ZNK4llvm17AVRTargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/AVR/AVRISelLowering.h' l='174' c='_ZNK4llvm17AVRTargetLowering15LowerCallResultENS_7SDValueES1_jbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<size>48</size>
<use f='llvm/llvm/lib/Target/AVR/AVRISelLowering.cpp' l='1082' c='_ZNK4llvm17AVRTargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/AVR/AVRISelLowering.cpp' l='1185' c='_ZNK4llvm17AVRTargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/AVR/AVRISelLowering.cpp' l='1350' c='_ZNK4llvm17AVRTargetLowering15LowerCallResultENS_7SDValueES1_jbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<size>48</size>
<use f='llvm/llvm/lib/Target/BPF/BPFISelLowering.h' l='79' c='_ZNK4llvm17BPFTargetLowering15LowerCallResultENS_7SDValueES1_jbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/BPF/BPFISelLowering.h' l='93' c='_ZNK4llvm17BPFTargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<size>48</size>
<use f='llvm/llvm/lib/Target/BPF/BPFISelLowering.cpp' l='241' c='_ZNK4llvm17BPFTargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/BPF/BPFISelLowering.cpp' l='489' c='_ZNK4llvm17BPFTargetLowering15LowerCallResultENS_7SDValueES1_jbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<size>48</size>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.h' l='126' c='_ZNK4llvm21HexagonTargetLowering33IsEligibleForTailCallOptimizationENS_7SDValueEjbbbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS2_INS3_13260380'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.h' l='193' c='_ZNK4llvm21HexagonTargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.h' l='214' c='_ZNK4llvm21HexagonTargetLowering15LowerCallResultENS_7SDValueES1_jbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EERKSD_S1_'/>
<size>48</size>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='325' c='_ZNK4llvm21HexagonTargetLowering15LowerCallResultENS_7SDValueES1_jbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EERKSD_S1_'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='383' c='_ZNK4llvm21HexagonTargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='755' c='_ZNK4llvm21HexagonTargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='3369' c='_ZNK4llvm21HexagonTargetLowering33IsEligibleForTailCallOptimizationENS_7SDValueEjbbbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS2_INS3_13260380'/>
<size>48</size>
<use f='llvm/llvm/lib/Target/Lanai/LanaiISelLowering.h' l='118' c='_ZNK4llvm19LanaiTargetLowering14LowerCCCCallToENS_7SDValueES1_jbbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS2_INS3_8InputArgEEERKNS_5S11208842'/>
<use f='llvm/llvm/lib/Target/Lanai/LanaiISelLowering.h' l='124' c='_ZNK4llvm19LanaiTargetLowering17LowerCCCArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/Lanai/LanaiISelLowering.h' l='130' c='_ZNK4llvm19LanaiTargetLowering15LowerCallResultENS_7SDValueES1_jbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/Lanai/LanaiISelLowering.h' l='139' c='_ZNK4llvm19LanaiTargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<size>48</size>
<use f='llvm/llvm/lib/Target/Lanai/LanaiISelLowering.cpp' l='398' c='_ZNK4llvm19LanaiTargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/Lanai/LanaiISelLowering.cpp' l='415' c='_ZNK4llvm19LanaiTargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/Lanai/LanaiISelLowering.cpp' l='439' c='_ZNK4llvm19LanaiTargetLowering17LowerCCCArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/Lanai/LanaiISelLowering.cpp' l='600' c='_ZNK4llvm19LanaiTargetLowering14LowerCCCCallToENS_7SDValueES1_jbbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS2_INS3_8InputArgEEERKNS_5S11208842'/>
<use f='llvm/llvm/lib/Target/Lanai/LanaiISelLowering.cpp' l='776' c='_ZNK4llvm19LanaiTargetLowering15LowerCallResultENS_7SDValueES1_jbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<size>48</size>
<use f='llvm/llvm/lib/Target/MSP430/MSP430ISelLowering.h' l='146' c='_ZNK4llvm20MSP430TargetLowering14LowerCCCCallToENS_7SDValueES1_jbbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS2_INS3_8InputArgEEERKNS_59244059'/>
<use f='llvm/llvm/lib/Target/MSP430/MSP430ISelLowering.h' l='152' c='_ZNK4llvm20MSP430TargetLowering17LowerCCCArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/MSP430/MSP430ISelLowering.h' l='158' c='_ZNK4llvm20MSP430TargetLowering15LowerCallResultENS_7SDValueES1_jbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/MSP430/MSP430ISelLowering.h' l='164' c='_ZNK4llvm20MSP430TargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<size>48</size>
<use f='llvm/llvm/lib/Target/MSP430/MSP430ISelLowering.cpp' l='446' c='_ZL14AnalyzeVarArgsRN4llvm7CCStateERKNS_15SmallVectorImplINS_3ISD8InputArgEEE'/>
<use f='llvm/llvm/lib/Target/MSP430/MSP430ISelLowering.cpp' l='550' c='_ZL16AnalyzeRetResultRN4llvm7CCStateERKNS_15SmallVectorImplINS_3ISD8InputArgEEE'/>
<use f='llvm/llvm/lib/Target/MSP430/MSP430ISelLowering.cpp' l='568' c='_ZNK4llvm20MSP430TargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/MSP430/MSP430ISelLowering.cpp' l='591' c='_ZNK4llvm20MSP430TargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/MSP430/MSP430ISelLowering.cpp' l='619' c='_ZNK4llvm20MSP430TargetLowering17LowerCCCArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/MSP430/MSP430ISelLowering.cpp' l='807' c='_ZNK4llvm20MSP430TargetLowering14LowerCCCCallToENS_7SDValueES1_jbbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS2_INS3_8InputArgEEERKNS_59244059'/>
<use f='llvm/llvm/lib/Target/MSP430/MSP430ISelLowering.cpp' l='935' c='_ZNK4llvm20MSP430TargetLowering15LowerCallResultENS_7SDValueES1_jbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<size>48</size>
<use f='llvm/llvm/lib/Target/Mips/MipsISelLowering.h' l='525' c='_ZNK4llvm18MipsTargetLowering15LowerCallResultENS_7SDValueES1_jbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EERN3302594'/>
<use f='llvm/llvm/lib/Target/Mips/MipsISelLowering.h' l='589' c='_ZNK4llvm18MipsTargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<size>48</size>
<use f='llvm/llvm/lib/Target/Mips/MipsCCState.h' l='32' c='_ZN4llvm11MipsCCState27PreAnalyzeCallResultForF128ERKNS_15SmallVectorImplINS_3ISD8InputArgEEEPKNS_4TypeEPKc'/>
<use f='llvm/llvm/lib/Target/Mips/MipsCCState.h' l='49' c='_ZN4llvm11MipsCCState32PreAnalyzeFormalArgumentsForF128ERKNS_15SmallVectorImplINS_3ISD8InputArgEEE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsCCState.h' l='52' c='_ZN4llvm11MipsCCState34PreAnalyzeCallResultForVectorFloatERKNS_15SmallVectorImplINS_3ISD8InputArgEEEPKNS_4TypeE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsCCState.h' l='56' c='_ZN4llvm11MipsCCState39PreAnalyzeFormalArgumentsForVectorFloatERKNS_15SmallVectorImplINS_3ISD8InputArgEEE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsCCState.h' l='110' c='_ZN4llvm11MipsCCState22AnalyzeFormalArgumentsERKNS_15SmallVectorImplINS_3ISD8InputArgEEEPFbjNS_3MVTES7_NS_11CCValAssign7LocInfoENS2_10ArgFlagsTyERNS_7CCStateEE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsCCState.h' l='119' c='_ZN4llvm11MipsCCState17AnalyzeCallResultERKNS_15SmallVectorImplINS_3ISD8InputArgEEEPFbjNS_3MVTES7_NS_11CCValAssign7LocInfoENS2_10ArgFlagsTyERNS_7CCStateEEPKNS_4TypeEPKc'/>
<use f='llvm/llvm/lib/Target/Mips/MipsCCState.cpp' l='87' c='_ZN4llvm11MipsCCState27PreAnalyzeCallResultForF128ERKNS_15SmallVectorImplINS_3ISD8InputArgEEEPKNS_4TypeEPKc'/>
<use f='llvm/llvm/lib/Target/Mips/MipsCCState.cpp' l='112' c='_ZN4llvm11MipsCCState34PreAnalyzeCallResultForVectorFloatERKNS_15SmallVectorImplINS_3ISD8InputArgEEEPKNS_4TypeE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsCCState.cpp' l='148' c='_ZN4llvm11MipsCCState32PreAnalyzeFormalArgumentsForF128ERKNS_15SmallVectorImplINS_3ISD8InputArgEEE'/>
<size>48</size>
<use f='llvm/llvm/lib/Target/Mips/MipsCallLowering.cpp' l='445' c='_ZNK4llvm16MipsCallLowering20lowerFormalArgumentsERNS_16MachineIRBuilderERKNS_8FunctionENS_8ArrayRefINS6_INS_8RegisterEEEEERNS_20FunctionLoweringInfoE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsCallLowering.cpp' l='615' c='_ZNK4llvm16MipsCallLowering9lowerCallERNS_16MachineIRBuilderERNS_12CallLowering16CallLoweringInfoE'/>
<size>48</size>
<use f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='3147' c='_ZNK4llvm18MipsTargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='3482' c='_ZNK4llvm18MipsTargetLowering15LowerCallResultENS_7SDValueES1_jbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EERN3302594'/>
<use f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='3609' c='_ZNK4llvm18MipsTargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<size>48</size>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXISelLowering.h' l='485' c='_ZNK4llvm19NVPTXTargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<size>48</size>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXISelLowering.cpp' l='1411' c='_ZNK4llvm19NVPTXTargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXISelLowering.cpp' l='2445' c='_ZNK4llvm19NVPTXTargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<size>48</size>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.h' l='1106' c='_ZNK4llvm17PPCTargetLowering33IsEligibleForTailCallOptimizationENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.h' l='1112' c='_ZNK4llvm17PPCTargetLowering40IsEligibleForTailCallOptimization_64SVR4ENS_7SDValueEjPKNS_8CallBaseEbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS5_I4490656'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.h' l='1168' c='_ZNK4llvm17PPCTargetLowering15LowerCallResultENS_7SDValueES1_jbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.h' l='1176' c='_ZNK4llvm17PPCTargetLowering10FinishCallENS0_9CallFlagsERKNS_5SDLocERNS_12SelectionDAGERNS_11SmallVectorISt4pairIjNS_7SDValueEELj8EEES9_S9_S9_RS9_ijRK14580630'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.h' l='1182' c='_ZNK4llvm17PPCTargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.h' l='1205' c='_ZNK4llvm17PPCTargetLowering24LowerFormalArguments_AIXENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.h' l='1209' c='_ZNK4llvm17PPCTargetLowering27LowerFormalArguments_64SVR4ENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.h' l='1213' c='_ZNK4llvm17PPCTargetLowering27LowerFormalArguments_32SVR4ENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.h' l='1224' c='_ZNK4llvm17PPCTargetLowering16LowerCall_64SVR4ENS_7SDValueES1_NS0_9CallFlagsERKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS3_IS1_EERKNS3_INS4_8InputA10912499'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.h' l='1231' c='_ZNK4llvm17PPCTargetLowering16LowerCall_32SVR4ENS_7SDValueES1_NS0_9CallFlagsERKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS3_IS1_EERKNS3_INS4_8InputA14755763'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.h' l='1238' c='_ZNK4llvm17PPCTargetLowering13LowerCall_AIXENS_7SDValueES1_NS0_9CallFlagsERKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS3_IS1_EERKNS3_INS4_8InputArgE3866095'/>
<size>48</size>
<use f='llvm/llvm/lib/Target/PowerPC/PPCCCState.h' l='24' c='_ZN4llvm10PPCCCState25PreAnalyzeFormalArgumentsERKNS_15SmallVectorImplINS_3ISD8InputArgEEE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCCCState.cpp' l='27' c='_ZN4llvm10PPCCCState25PreAnalyzeFormalArgumentsERKNS_15SmallVectorImplINS_3ISD8InputArgEEE'/>
<size>48</size>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='3708' c='_ZNK4llvm17PPCTargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='3723' c='_ZNK4llvm17PPCTargetLowering27LowerFormalArguments_32SVR4ENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='3989' c='_ZNK4llvm17PPCTargetLowering27LowerFormalArguments_64SVR4ENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='4556' c='_ZNK4llvm17PPCTargetLowering40IsEligibleForTailCallOptimization_64SVR4ENS_7SDValueEjPKNS_8CallBaseEbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS5_I4490656'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='4570' c='_ZNK4llvm17PPCTargetLowering40IsEligibleForTailCallOptimization_64SVR4ENS_7SDValueEjPKNS_8CallBaseEbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS5_I4490656'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='4644' c='_ZNK4llvm17PPCTargetLowering33IsEligibleForTailCallOptimizationENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='4859' c='_ZNK4llvm17PPCTargetLowering15LowerCallResultENS_7SDValueES1_jbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='5274' c='_ZNK4llvm17PPCTargetLowering10FinishCallENS0_9CallFlagsERKNS_5SDLocERNS_12SelectionDAGERNS_11SmallVectorISt4pairIjNS_7SDValueEELj8EEES9_S9_S9_RS9_ijRK14580630'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='5347' c='_ZNK4llvm17PPCTargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='5421' c='_ZNK4llvm17PPCTargetLowering16LowerCall_32SVR4ENS_7SDValueES1_NS0_9CallFlagsERKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS3_IS1_EERKNS3_INS4_8InputA14755763'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='5675' c='_ZNK4llvm17PPCTargetLowering16LowerCall_64SVR4ENS_7SDValueES1_NS0_9CallFlagsERKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS3_IS1_EERKNS3_INS4_8InputA10912499'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='6514' c='_ZNK4llvm17PPCTargetLowering24LowerFormalArguments_AIXENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='6745' c='_ZNK4llvm17PPCTargetLowering13LowerCall_AIXENS_7SDValueES1_NS0_9CallFlagsERKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS3_IS1_EERKNS3_INS4_8InputArgE3866095'/>
<size>48</size>
<use f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.h' l='243' c='_ZNK4llvm19RISCVTargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.h' l='283' c='_ZNK4llvm19RISCVTargetLowering16analyzeInputArgsERNS_15MachineFunctionERNS_7CCStateERKNS_15SmallVectorImplINS_3ISD8InputArgEEEb'/>
<size>48</size>
<use f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.cpp' l='3122' c='_ZNK4llvm19RISCVTargetLowering16analyzeInputArgsERNS_15MachineFunctionERNS_7CCStateERKNS_15SmallVectorImplINS_3ISD8InputArgEEEb'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.cpp' l='3422' c='_ZNK4llvm19RISCVTargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.cpp' l='3651' c='_ZNK4llvm19RISCVTargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<size>48</size>
<use f='llvm/llvm/lib/Target/Sparc/SparcISelLowering.h' l='128' c='_ZNK4llvm19SparcTargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/Sparc/SparcISelLowering.h' l='133' c='_ZNK4llvm19SparcTargetLowering23LowerFormalArguments_32ENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/Sparc/SparcISelLowering.h' l='138' c='_ZNK4llvm19SparcTargetLowering23LowerFormalArguments_64ENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<size>48</size>
<use f='llvm/llvm/lib/Target/Sparc/SparcISelLowering.cpp' l='369' c='_ZNK4llvm19SparcTargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/Sparc/SparcISelLowering.cpp' l='383' c='_ZNK4llvm19SparcTargetLowering23LowerFormalArguments_32ENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/Sparc/SparcISelLowering.cpp' l='578' c='_ZNK4llvm19SparcTargetLowering23LowerFormalArguments_64ENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/Sparc/SparcISelLowering.cpp' l='721' c='_ZNK4llvm19SparcTargetLowering12LowerCall_32ERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<size>48</size>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZISelLowering.h' l='523' c='_ZNK4llvm21SystemZTargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<size>48</size>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZCallingConv.h' l='44' c='_ZN4llvm14SystemZCCState22AnalyzeFormalArgumentsERKNS_15SmallVectorImplINS_3ISD8InputArgEEEPFbjNS_3MVTES7_NS_11CCValAssign7LocInfoENS2_10ArgFlagsTyERNS_7CCStateEE'/>
<size>48</size>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZISelLowering.cpp' l='1302' c='_ZL17VerifyVectorTypesRKN4llvm15SmallVectorImplINS_3ISD8InputArgEEE'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZISelLowering.cpp' l='1370' c='_ZNK4llvm21SystemZTargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZISelLowering.cpp' l='1542' c='_ZNK4llvm21SystemZTargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<size>48</size>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyISelLowering.h' l='92' c='_ZNK4llvm25WebAssemblyTargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<size>48</size>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyISelLowering.cpp' l='873' c='_ZNK4llvm25WebAssemblyTargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyISelLowering.cpp' l='1095' c='_ZNK4llvm25WebAssemblyTargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyISelLowering.cpp' l='1109' c='_ZNK4llvm25WebAssemblyTargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<size>48</size>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.h' l='1440' c='_ZNK4llvm17X86TargetLowering15LowerCallResultENS_7SDValueES1_jbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EEPj'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.h' l='1445' c='_ZNK4llvm17X86TargetLowering16LowerMemArgumentENS_7SDValueEjRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERKNS_11CCValAssig13099587'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.h' l='1466' c='_ZNK4llvm17X86TargetLowering33IsEligibleForTailCallOptimizationENS_7SDValueEjbbbPNS_4TypeERKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS4_IS1_EERKNS43411428'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.h' l='1533' c='_ZNK4llvm17X86TargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<size>48</size>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='3032' c='_ZNK4llvm17X86TargetLowering15LowerCallResultENS_7SDValueES1_jbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EEPj'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='3156' c='_ZL19argsAreStructReturnN4llvm8ArrayRefINS_3ISD8InputArgEEEb'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='3228' c='_ZNK4llvm17X86TargetLowering16LowerMemArgumentENS_7SDValueEjRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERKNS_11CCValAssig13099587'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='3605' c='_ZNK4llvm17X86TargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='3897' c='_ZNK4llvm17X86TargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='4597' c='_ZNK4llvm17X86TargetLowering33IsEligibleForTailCallOptimizationENS_7SDValueEjbbbPNS_4TypeERKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS4_IS1_EERKNS43411428'/>
<size>48</size>
<use f='llvm/llvm/lib/Target/XCore/XCoreISelLowering.h' l='148' c='_ZNK4llvm19XCoreTargetLowering17LowerCCCArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/XCore/XCoreISelLowering.h' l='156' c='_ZNK4llvm19XCoreTargetLowering14LowerCCCCallToENS_7SDValueES1_jbbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS2_INS3_8InputArgEEERKNS_5S10375518'/>
<use f='llvm/llvm/lib/Target/XCore/XCoreISelLowering.h' l='212' c='_ZNK4llvm19XCoreTargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<size>48</size>
<use f='llvm/llvm/lib/Target/XCore/XCoreISelLowering.cpp' l='1036' c='_ZNK4llvm19XCoreTargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/XCore/XCoreISelLowering.cpp' l='1110' c='_ZNK4llvm19XCoreTargetLowering14LowerCCCCallToENS_7SDValueES1_jbbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS2_INS3_8InputArgEEERKNS_5S10375518'/>
<use f='llvm/llvm/lib/Target/XCore/XCoreISelLowering.cpp' l='1242' c='_ZNK4llvm19XCoreTargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/XCore/XCoreISelLowering.cpp' l='1261' c='_ZNK4llvm19XCoreTargetLowering17LowerCCCArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<size>48</size>
