// Seed: 601963624
module module_0 (
    output logic id_0,
    output id_1,
    output id_2
);
  always @(1) begin
    id_1 <= 1;
    id_1 <= id_3[1'b0];
  end
endmodule
