Flow report for SoCKit_DDR3_RTL_Test
Wed Apr 13 04:56:03 2016
Quartus Prime Version 15.1.2 Build 193 02/01/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Flow Summary                                                                  ;
+---------------------------------+---------------------------------------------+
; Flow Status                     ; Successful - Wed Apr 13 04:54:47 2016       ;
; Quartus Prime Version           ; 15.1.2 Build 193 02/01/2016 SJ Lite Edition ;
; Revision Name                   ; SoCKit_DDR3_RTL_Test                        ;
; Top-level Entity Name           ; SoCKit_DDR3_RTL_Test                        ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSXFC6D6F31C8ES                            ;
; Timing Models                   ; Preliminary                                 ;
; Logic utilization (in ALMs)     ; 1,720 / 41,910 ( 4 % )                      ;
; Total registers                 ; 3074                                        ;
; Total pins                      ; 218 / 499 ( 44 % )                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 199,936 / 5,662,720 ( 4 % )                 ;
; Total DSP Blocks                ; 0 / 112 ( 0 % )                             ;
; Total HSSI RX PCSs              ; 0 / 9 ( 0 % )                               ;
; Total HSSI PMA RX Deserializers ; 0 / 9 ( 0 % )                               ;
; Total HSSI TX PCSs              ; 0 / 9 ( 0 % )                               ;
; Total HSSI PMA TX Serializers   ; 0 / 9 ( 0 % )                               ;
; Total PLLs                      ; 1 / 15 ( 7 % )                              ;
; Total DLLs                      ; 1 / 4 ( 25 % )                              ;
+---------------------------------+---------------------------------------------+


+------------------------------------------+
; Flow Settings                            ;
+-------------------+----------------------+
; Option            ; Setting              ;
+-------------------+----------------------+
; Start date & time ; 04/13/2016 04:50:01  ;
; Main task         ; Compilation          ;
; Revision Name     ; SoCKit_DDR3_RTL_Test ;
+-------------------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+------------------+
; Assignment Name                     ; Value                                                                                                                                                                                                                                                      ; Default Value ; Entity Name ; Section Id       ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+------------------+
; COMPILER_SIGNATURE_ID               ; 0.146053739909365                                                                                                                                                                                                                                          ; --            ; --          ; --               ;
; ECO_REGENERATE_REPORT               ; On                                                                                                                                                                                                                                                         ; Off           ; --          ; --               ;
; ENABLE_SIGNALTAP                    ; On                                                                                                                                                                                                                                                         ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3.v                                                                                                                                                                                                              ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/fpga_ddr3_0002.v                                                                                                                                                                                               ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/fpga_ddr3_mm_interconnect_1.v                                                                                                                                                                                  ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/altera_merlin_slave_translator.sv                                                                                                                                                                              ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/altera_merlin_master_translator.sv                                                                                                                                                                             ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/altera_mem_if_dll_cyclonev.sv                                                                                                                                                                                  ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/altera_mem_if_oct_cyclonev.sv                                                                                                                                                                                  ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/altera_mem_if_hard_memory_controller_top_cyclonev.sv                                                                                                                                                           ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/fpga_ddr3_dmaster.v                                                                                                                                                                                            ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/altera_reset_controller.v                                                                                                                                                                                      ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/altera_reset_synchronizer.v                                                                                                                                                                                    ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/altera_reset_controller.sdc                                                                                                                                                                                    ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/fpga_ddr3_dmaster_p2b_adapter.sv                                                                                                                                                                               ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/fpga_ddr3_dmaster_b2p_adapter.sv                                                                                                                                                                               ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/altera_avalon_packets_to_master.v                                                                                                                                                                              ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/altera_avalon_st_packets_to_bytes.v                                                                                                                                                                            ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/altera_avalon_st_bytes_to_packets.v                                                                                                                                                                            ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/altera_avalon_sc_fifo.v                                                                                                                                                                                        ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/fpga_ddr3_dmaster_timing_adt.sv                                                                                                                                                                                ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/altera_avalon_st_jtag_interface.v                                                                                                                                                                              ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/altera_jtag_dc_streaming.v                                                                                                                                                                                     ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/altera_jtag_sld_node.v                                                                                                                                                                                         ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/altera_jtag_streaming.v                                                                                                                                                                                        ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/altera_avalon_st_clock_crosser.v                                                                                                                                                                               ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/altera_std_synchronizer_nocut.v                                                                                                                                                                                ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/altera_avalon_st_pipeline_base.v                                                                                                                                                                               ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/altera_avalon_st_idle_remover.v                                                                                                                                                                                ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/altera_avalon_st_idle_inserter.v                                                                                                                                                                               ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/altera_avalon_st_pipeline_stage.sv                                                                                                                                                                             ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/altera_avalon_st_jtag_interface.sdc                                                                                                                                                                            ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/fpga_ddr3_s0_software/sequencer.c                                                                                                                                                                              ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/fpga_ddr3_s0_software/sequencer.h                                                                                                                                                                              ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/fpga_ddr3_s0_software/sequencer_defines.h                                                                                                                                                                      ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/fpga_ddr3_s0_make_qsys_seq.tcl                                                                                                                                                                                 ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/fpga_ddr3_s0.v                                                                                                                                                                                                 ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_002.sv                                                                                                                                                                   ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/altera_mem_if_sequencer_cpu_cv_sim_cpu_inst.v                                                                                                                                                                  ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/altera_merlin_slave_agent.sv                                                                                                                                                                                   ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_cmd_mux.sv                                                                                                                                                                      ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_cmd_mux_001.sv                                                                                                                                                                  ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/altera_merlin_reorder_memory.sv                                                                                                                                                                                ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_003.sv                                                                                                                                                                   ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/altera_merlin_arbitrator.sv                                                                                                                                                                                    ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_rsp_mux_002.sv                                                                                                                                                                  ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_rsp_mux_001.sv                                                                                                                                                                  ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/sequencer_reg_file.sv                                                                                                                                                                                          ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/sequencer_scc_siii_phase_decode.v                                                                                                                                                                              ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_cmd_mux_003.sv                                                                                                                                                                  ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/sequencer_scc_acv_wrapper.sv                                                                                                                                                                                   ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/fpga_ddr3_s0_irq_mapper.sv                                                                                                                                                                                     ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_001.sv                                                                                                                                                                   ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_avalon_st_adapter.v                                                                                                                                                             ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv                                                                                                                                            ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/altera_avalon_mm_bridge.v                                                                                                                                                                                      ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_rsp_demux_001.sv                                                                                                                                                                ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/altera_merlin_traffic_limiter.sv                                                                                                                                                                               ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/sequencer_scc_sv_phase_decode.v                                                                                                                                                                                ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_006.sv                                                                                                                                                                   ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router.sv                                                                                                                                                                       ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v                                                                                                                                                                               ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_004.sv                                                                                                                                                                   ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_cmd_demux_002.sv                                                                                                                                                                ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/altera_mem_if_sequencer_mem_no_ifdef_params.sv                                                                                                                                                                 ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/altera_mem_if_sequencer_rst.sv                                                                                                                                                                                 ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_rsp_mux.sv                                                                                                                                                                      ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/sequencer_scc_sv_wrapper.sv                                                                                                                                                                                    ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/altera_merlin_burst_uncompressor.sv                                                                                                                                                                            ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/sequencer_scc_reg_file.v                                                                                                                                                                                       ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/altera_mem_if_simple_avalon_mm_bridge.sv                                                                                                                                                                       ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/altera_merlin_master_agent.sv                                                                                                                                                                                  ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/altera_mem_if_sequencer_cpu_cv_sim_cpu_inst_test_bench.v                                                                                                                                                       ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_cmd_demux_001.sv                                                                                                                                                                ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/sequencer_scc_acv_phase_decode.v                                                                                                                                                                               ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/sequencer_scc_mgr.sv                                                                                                                                                                                           ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_cmd_demux.sv                                                                                                                                                                    ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_rsp_demux_003.sv                                                                                                                                                                ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/sequencer_scc_siii_wrapper.sv                                                                                                                                                                                  ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/fpga_ddr3_s0_AC_ROM.hex                                                                                                                                                                                        ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/fpga_ddr3_s0_inst_ROM.hex                                                                                                                                                                                      ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/fpga_ddr3_s0_sequencer_mem.hex                                                                                                                                                                                 ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/fpga_ddr3_p0_clock_pair_generator.v                                                                                                                                                                            ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/fpga_ddr3_p0_acv_hard_addr_cmd_pads.v                                                                                                                                                                          ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/fpga_ddr3_p0_acv_hard_memphy.v                                                                                                                                                                                 ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/fpga_ddr3_p0_acv_ldc.v                                                                                                                                                                                         ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/fpga_ddr3_p0_acv_hard_io_pads.v                                                                                                                                                                                ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/fpga_ddr3_p0_generic_ddio.v                                                                                                                                                                                    ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/fpga_ddr3_p0_reset.v                                                                                                                                                                                           ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/fpga_ddr3_p0_reset_sync.v                                                                                                                                                                                      ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/fpga_ddr3_p0_phy_csr.sv                                                                                                                                                                                        ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/fpga_ddr3_p0_iss_probe.v                                                                                                                                                                                       ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/fpga_ddr3_p0.sv                                                                                                                                                                                                ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/fpga_ddr3_p0_altdqdqs.v                                                                                                                                                                                        ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                                                                                                                                                                 ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3_sim/fpga_ddr3/fpga_ddr3_pll0.sv                                                                                                                                                                                              ; --            ; --          ; --               ;
; MISC_FILE                           ; FPGA_DDR3/fpga_ddr3/fpga_ddr3.cmp                                                                                                                                                                                                                          ; --            ; --          ; --               ;
; PARTITION_COLOR                     ; 16764057                                                                                                                                                                                                                                                   ; --            ; --          ; Top              ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; PLACEMENT_AND_ROUTING                                                                                                                                                                                                                                      ; --            ; --          ; Top              ;
; PARTITION_NETLIST_TYPE              ; SOURCE                                                                                                                                                                                                                                                     ; --            ; --          ; Top              ;
; POWER_BOARD_THERMAL_MODEL           ; None (CONSERVATIVE)                                                                                                                                                                                                                                        ; --            ; --          ; --               ;
; POWER_PRESET_COOLING_SOLUTION       ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW                                                                                                                                                                                                                      ; --            ; --          ; --               ;
; SLD_FILE                            ; db/hi_auto_stripped.stp                                                                                                                                                                                                                                    ; --            ; --          ; --               ;
; SLD_INFO                            ; QSYS_NAME fpga_ddr3 HAS_SOPCINFO 1                                                                                                                                                                                                                         ; --            ; fpga_ddr3   ; --               ;
; SLD_NODE_CREATOR_ID                 ; 110                                                                                                                                                                                                                                                        ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_ENTITY_NAME                ; sld_signaltap                                                                                                                                                                                                                                              ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_RAM_BLOCK_TYPE=AUTO                                                                                                                                                                                                                                    ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_NODE_INFO=805334528                                                                                                                                                                                                                                    ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_POWER_UP_TRIGGER=0                                                                                                                                                                                                                                     ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_STORAGE_QUALIFIER_INVERSION_MASK_LENGTH=0                                                                                                                                                                                                              ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_SEGMENT_SIZE=128                                                                                                                                                                                                                                       ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_ATTRIBUTE_MEM_MODE=OFF                                                                                                                                                                                                                                 ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_STATE_FLOW_USE_GENERATED=0                                                                                                                                                                                                                             ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_STATE_BITS=11                                                                                                                                                                                                                                          ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_BUFFER_FULL_STOP=1                                                                                                                                                                                                                                     ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_CURRENT_RESOURCE_WIDTH=1                                                                                                                                                                                                                               ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_INCREMENTAL_ROUTING=1                                                                                                                                                                                                                                  ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_LEVEL=1                                                                                                                                                                                                                                        ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_SAMPLE_DEPTH=128                                                                                                                                                                                                                                       ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_IN_ENABLED=0                                                                                                                                                                                                                                   ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_ADVANCED_TRIGGER_ENTITY=basic,1,                                                                                                                                                                                                                       ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_LEVEL_PIPELINE=1                                                                                                                                                                                                                               ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_ENABLE_ADVANCED_TRIGGER=0                                                                                                                                                                                                                              ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_DATA_BITS=70                                                                                                                                                                                                                                           ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_BITS=70                                                                                                                                                                                                                                        ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_STORAGE_QUALIFIER_BITS=70                                                                                                                                                                                                                              ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_INVERSION_MASK=000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_INVERSION_MASK_LENGTH=231                                                                                                                                                                                                                              ; --            ; --          ; auto_signaltap_0 ;
; SOPCINFO_FILE                       ; FPGA_DDR3/fpga_ddr3/fpga_ddr3.sopcinfo                                                                                                                                                                                                                     ; --            ; --          ; --               ;
; SPD_FILE                            ; FPGA_DDR3/fpga_ddr3/fpga_ddr3.spd                                                                                                                                                                                                                          ; --            ; --          ; --               ;
; SYNTHESIS_ONLY_QIP                  ; On                                                                                                                                                                                                                                                         ; --            ; --          ; --               ;
; USE_SIGNALTAP_FILE                  ; hi.stp                                                                                                                                                                                                                                                     ; --            ; --          ; --               ;
+-------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:57     ; 1.0                     ; 1564 MB             ; 00:01:42                           ;
; Fitter                    ; 00:03:23     ; 1.1                     ; 3731 MB             ; 00:05:26                           ;
; Assembler                 ; 00:00:15     ; 1.0                     ; 1243 MB             ; 00:00:15                           ;
; TimeQuest Timing Analyzer ; 00:01:11     ; 1.3                     ; 2692 MB             ; 00:01:29                           ;
; Total                     ; 00:05:46     ; --                      ; --                  ; 00:08:52                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+-------------------------------------------------------------------------------------------+
; Flow OS Summary                                                                           ;
+---------------------------+------------------+--------------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name      ; OS Version ; Processor type ;
+---------------------------+------------------+--------------+------------+----------------+
; Analysis & Synthesis      ; diana-laptop     ; Ubuntu 15.10 ; 15         ; x86_64         ;
; Fitter                    ; diana-laptop     ; Ubuntu 15.10 ; 15         ; x86_64         ;
; Assembler                 ; diana-laptop     ; Ubuntu 15.10 ; 15         ; x86_64         ;
; TimeQuest Timing Analyzer ; diana-laptop     ; Ubuntu 15.10 ; 15         ; x86_64         ;
+---------------------------+------------------+--------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off SoCKit_DDR3_RTL_Test -c SoCKit_DDR3_RTL_Test
quartus_fit --read_settings_files=off --write_settings_files=off SoCKit_DDR3_RTL_Test -c SoCKit_DDR3_RTL_Test
quartus_asm --read_settings_files=off --write_settings_files=off SoCKit_DDR3_RTL_Test -c SoCKit_DDR3_RTL_Test
quartus_sta SoCKit_DDR3_RTL_Test -c SoCKit_DDR3_RTL_Test



