<!-- HTML header for doxygen 1.8.6-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>T.I.M | Hardware Documentation: /home/ben/Documents/Projects/tim/hw/bus/tb_bus.vhdl Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="style.css" rel="stylesheet" type="text/css"/>
<style type="text/css">
#nav-tree {
    background-image : none;
    background-color : white;
}
#nav-tree .selected{
    background-image : none;
    background-color : #222222;
    color : white;
}
#nav-sync{
    display:none;
}
#nav-tree .item{
    margin: 7px;
    padding: 3px;
    padding-right:0px;
    padding-left:0px;
    margin-right:0px;
    margin-left:0px;
}
#nav-tree .label{
    font-size : 14px;
}
#MSearchBox{
    display:none;
}
.ui-resizable-e{
    background-color: silver;
    background-image: none;
}
#titlearea table{
    width:100%;
}
#projectname{
    text-align: center;
}
#projectlogo{
    width:80px;
}
.head-navbar{
    width:270px;
    padding-right:12px;
}
.head-navbar ul {
    list-style:none;
    height:40px;
    padding:0;
    background: #eee;
    background: -moz-linear-gradient(top, #f8f8f8 0%, #dddddd 100%);
    background: -webkit-gradient(linear, left top, left bottom, color-stop(0%,#f8f8f8), color-stop(100%,#dddddd));
    background: -webkit-linear-gradient(top, #f8f8f8 0%,#dddddd 100%);
    background: -o-linear-gradient(top, #f8f8f8 0%,#dddddd 100%);
    background: -ms-linear-gradient(top, #f8f8f8 0%,#dddddd 100%);
    background: linear-gradient(top, #f8f8f8 0%,#dddddd 100%);
    border-radius:5px;
    border:1px solid #d2d2d2;
    box-shadow:inset #fff 0 1px 0, inset rgba(0,0,0,0.03) 0 -1px 0;
    width:270px;
}
.head-navbar li {
    width:89px;
    float:left;
    border-right:1px solid #d2d2d2;
    height:40px;
}
.head-navbar ul a {
    line-height:1;
    font-size:11px;
    color:#999;
    display:block;
    text-align:center;
    padding-top:6px;
    height:40px;
}
.head-navbar ul li + li {
      width:88px;
        border-left:1px solid #fff;
}
.head-navbar ul li + li + li {
      border-right:none;
        width:89px;
}
.head-navbar ul a strong {
      font-size:14px;
        display:block;
          color:#222;
}
</style>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="">
  <td id="projectlogo"><img alt="Logo" height="55px" style="padding:3px;" src="logo.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">T.I.M | Hardware Documentation
   </div>
  </td>
  <td class="head-navbar">
    <ul>
        <li><a href="../isa/index.html">Instruction Set<strong>Architecture</strong></a></li>
        <li><a href="../hw/index.html">Documentation<strong>Hardware</strong></a></li>
        <li><a href="../sw/index.html">Documentation<strong>Software</strong></a></li>
    </ul>
  </td>
   <td style="width:0px;">        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('tb__bus_8vhdl_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">tb_bus.vhdl</div>  </div>
</div><!--header-->
<div class="contents">
<a href="tb__bus_8vhdl.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;</div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;</div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="vhdlkeyword">library </span><span class="keywordflow">ieee</span>;</div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="vhdlkeyword">use </span>ieee.std_logic_1164.<span class="vhdlkeyword">ALL</span>;</div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="vhdlkeyword">use </span>ieee.numeric_std.<span class="vhdlkeyword">ALL</span>;</div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;</div>
<div class="line"><a name="l00014"></a><span class="lineno"><a class="line" href="classtb__bus.html#a3188369f547d7625cd618851f3f80a82">   14</a></span>&#160;<span class="vhdlkeyword">use </span>work.<a class="code" href="classtim__bus.html">tim_bus</a>.tim_bus_data_width;</div>
<div class="line"><a name="l00016"></a><span class="lineno"><a class="line" href="classtb__bus.html#a954d83bfc9770fa50af4f8995f41d331">   16</a></span>&#160;<span class="vhdlkeyword">use </span>work.<a class="code" href="classtim__bus.html">tim_bus</a>.tim_bus_burst_width;</div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;</div>
<div class="line"><a name="l00019"></a><span class="lineno"><a class="line" href="classtb__bus.html">   19</a></span>&#160;<span class="keywordflow">entity </span><a class="code" href="classtb__bus.html">tb_bus</a> <span class="vhdlkeyword">is</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="vhdlkeyword">end</span> <span class="vhdlkeyword">entity</span> <span class="vhdlchar">tb_bus</span>;</div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;</div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;</div>
<div class="line"><a name="l00024"></a><span class="lineno"><a class="line" href="classtb__bus_1_1testbench.html">   24</a></span>&#160;<span class="vhdlkeyword">architecture</span> testbench <span class="vhdlkeyword">of</span> <a class="code" href="classtb__bus.html">tb_bus</a> is</div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;</div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;</div>
<div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="classtb__bus_1_1testbench.html#a07ba4620d2faf3ac55c29c9abbf98ac4">   28</a></span>&#160;<span class="vhdlkeyword">component</span> <a class="code" href="classtim__bus__master.html">tim_bus_master</a> <span class="vhdlkeyword">is</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;    <span class="vhdlkeyword">generic</span>(</div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;        <a class="code" href="classtim__bus__master.html#ada86abc1d1b68dddd8bf30d736a0bcde">data_width</a>  : <span class="comment">integer</span> := tim_bus_data_width</div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;    );</div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;    <span class="vhdlkeyword">port</span>(</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;        <a class="code" href="classtim__bus__master.html#a94f6b72ef22091aa46807c9d89632a9b">clk</a>             : <span class="vhdlkeyword">in</span>    <span class="comment">std_logic</span>;</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;        <a class="code" href="classtim__bus__master.html#a9651fc325b1ed2d0a6b40b0633fa5c15">reset</a>           : <span class="vhdlkeyword">in</span>    <span class="comment">std_logic</span>;</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;        <a class="code" href="classtim__bus__master.html#ae49d529969c8d6489a0575332eac7dac">bus_lines</a>       : <span class="vhdlkeyword">inout</span> <span class="comment">std_logic_vector</span>(<a class="code" href="classtim__bus__master.html#ada86abc1d1b68dddd8bf30d736a0bcde">data_width</a><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;        <a class="code" href="classtim__bus__master.html#aa5dc2040e6facf870c7ece9c0e943564">bus_valid</a>       : <span class="vhdlkeyword">out</span>   <span class="comment">std_logic</span>;</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;        <a class="code" href="classtim__bus__master.html#a560d0df4ff0010295d1f3d413a245fb0">bus_enable</a>      : <span class="vhdlkeyword">in</span>    <span class="comment">std_logic</span>;</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;        <a class="code" href="classtim__bus__master.html#abaf0c37b59f8a070050a262550616b28">bus_read_write</a>  : <span class="vhdlkeyword">out</span>   <span class="comment">std_logic</span>;</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;        <a class="code" href="classtim__bus__master.html#a54615f5ddeac9848ebea038bbd014ad8">req_data_lines</a>      : <span class="vhdlkeyword">inout</span> <span class="comment">std_logic_vector</span>(<a class="code" href="classtim__bus__master.html#ada86abc1d1b68dddd8bf30d736a0bcde">data_width</a><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;        <a class="code" href="classtim__bus__master.html#ad404178f4dbbbd0873e8ac06136827ae">req_read_write</a>      : <span class="vhdlkeyword">in</span>    <span class="comment">std_logic</span>;</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;        <a class="code" href="classtim__bus__master.html#a90d3b673de05a3d3a9ce64a4a35b1114">req_address_lines</a>   : <span class="vhdlkeyword">in</span>    <span class="comment">std_logic_vector</span>(<a class="code" href="classtim__bus__master.html#ada86abc1d1b68dddd8bf30d736a0bcde">data_width</a><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;        <a class="code" href="classtim__bus__master.html#ae99954f2be405fa64d09d7bcef639d71">req_pending</a>         : <span class="vhdlkeyword">in</span>    <span class="comment">std_logic</span>;</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;        <a class="code" href="classtim__bus__master.html#af961126e663c089551af5d7d7c5fd404">req_acknowledge</a>     : <span class="vhdlkeyword">out</span>   <span class="comment">std_logic</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    );</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="vhdlkeyword">end</span> <span class="vhdlkeyword">component</span> <span class="vhdlchar"><a class="code" href="classtb__bus_1_1testbench.html#a07ba4620d2faf3ac55c29c9abbf98ac4">tim_bus_master</a></span>;</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div>
<div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="classtb__bus_1_1testbench.html#a58f0a41301912f7296e27154b5126ef7">   61</a></span>&#160;<span class="vhdlkeyword">component</span> <a class="code" href="classtim__bus__slave.html">tim_bus_slave</a> <span class="vhdlkeyword">is</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    <span class="vhdlkeyword">generic</span>(</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;        <a class="code" href="classtim__bus__slave.html#ada86abc1d1b68dddd8bf30d736a0bcde">data_width</a>           : <span class="comment">integer</span> := tim_bus_data_width;</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;        <a class="code" href="classtim__bus__slave.html#a8f09c80f1104cbde48031322f76648f6">address_range_top</a>    : <span class="comment">integer</span>   := <span class="vhdllogic"></span><span class="vhdllogic">1023</span>;</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;        <a class="code" href="classtim__bus__slave.html#aee12b60e8e070abcc8414c1e73925a83">address_range_bottom</a> : <span class="comment">integer</span>   := <span class="vhdllogic"></span><span class="vhdllogic">0</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    );</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    <span class="vhdlkeyword">port</span>(</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;        <a class="code" href="classtim__bus__slave.html#a94f6b72ef22091aa46807c9d89632a9b">clk</a>             : <span class="vhdlkeyword">in</span>    <span class="comment">std_logic</span>;</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;        <a class="code" href="classtim__bus__slave.html#a9651fc325b1ed2d0a6b40b0633fa5c15">reset</a>           : <span class="vhdlkeyword">in</span>    <span class="comment">std_logic</span>;</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;        <a class="code" href="classtim__bus__slave.html#ae49d529969c8d6489a0575332eac7dac">bus_lines</a>       : <span class="vhdlkeyword">inout</span> <span class="comment">std_logic_vector</span>(<a class="code" href="classtim__bus__slave.html#ada86abc1d1b68dddd8bf30d736a0bcde">data_width</a><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;        <a class="code" href="classtim__bus__slave.html#a137ad2f76ad44b478754cff93c1ac56d">bus_valid</a>       : <span class="vhdlkeyword">in</span>   <span class="comment">std_logic</span>;</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;        <a class="code" href="classtim__bus__slave.html#a75b4a4916aa2e7274b5254c84723f622">bus_enable</a>      : <span class="vhdlkeyword">out</span>    <span class="comment">std_logic</span>;</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;        <a class="code" href="classtim__bus__slave.html#aabe0da3843985f38fe35bffe97601e20">bus_read_write</a>  : <span class="vhdlkeyword">in</span>   <span class="comment">std_logic</span>;</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;        <a class="code" href="classtim__bus__slave.html#a8559458b65b8c06c072840d0da2537ca">req_read_write</a>  : <span class="vhdlkeyword">out</span>  <span class="comment">std_logic</span>;</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;        <a class="code" href="classtim__bus__slave.html#a9912e6a65db02d44008fb29e0e5369a7">req_address_lines</a> : <span class="vhdlkeyword">out</span>   <span class="comment">std_logic_vector</span>(<a class="code" href="classtim__bus__slave.html#ada86abc1d1b68dddd8bf30d736a0bcde">data_width</a><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;        <a class="code" href="classtim__bus__slave.html#a54615f5ddeac9848ebea038bbd014ad8">req_data_lines</a>  : <span class="vhdlkeyword">inout</span> <span class="comment">std_logic_vector</span>(<a class="code" href="classtim__bus__slave.html#ada86abc1d1b68dddd8bf30d736a0bcde">data_width</a><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;        <a class="code" href="classtim__bus__slave.html#a64107e8722eb207c2b7b04bda3f9f49f">req_pending</a>     : <span class="vhdlkeyword">out</span> <span class="comment">std_logic</span>;</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;        <a class="code" href="classtim__bus__slave.html#ae32d3844508f8c34b11edbee7ceb3ec9">req_done</a>        : <span class="vhdlkeyword">in</span> <span class="comment">std_logic</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    );</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="vhdlkeyword">end</span> <span class="vhdlkeyword">component</span> <span class="vhdlchar"><a class="code" href="classtb__bus_1_1testbench.html#a58f0a41301912f7296e27154b5126ef7">tim_bus_slave</a></span>;</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div>
<div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="classtb__bus_1_1testbench.html#af3a97ffb0b75a0651ae760caa6e3e37a">   97</a></span>&#160;    <span class="vhdlkeyword">signal</span> <span class="vhdlchar"><a class="code" href="classtb__bus_1_1testbench.html#af3a97ffb0b75a0651ae760caa6e3e37a">tb_clk</a></span>   <span class="vhdlchar">:</span> <span class="comment">std_logic</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="classtb__bus_1_1testbench.html#a2db206d9c474db40f5e9421059a8b92d">   99</a></span>&#160;    <span class="vhdlkeyword">signal</span> <span class="vhdlchar"><a class="code" href="classtb__bus_1_1testbench.html#a2db206d9c474db40f5e9421059a8b92d">tb_reset</a></span> <span class="vhdlchar">:</span> <span class="comment">std_logic</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="keyword">    --</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="keyword">    -- These are all the system bus signals.</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="keyword">    --</span></div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="classtb__bus_1_1testbench.html#a4bdc2e9e5823e3b369c99f870ad67fd7">  104</a></span>&#160;    <span class="vhdlkeyword">signal</span> <span class="vhdlchar"><a class="code" href="classtb__bus_1_1testbench.html#a4bdc2e9e5823e3b369c99f870ad67fd7">bus_lines</a></span>       <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">tim_bus_data_width</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">(</span><span class="vhdlkeyword">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdlchar">Z</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    <span class="vhdlkeyword">signal</span> <span class="vhdlchar">bus_valid</span>       <span class="vhdlchar">:</span> <span class="comment">std_logic</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    <span class="vhdlkeyword">signal</span> <span class="vhdlchar">bus_enable</span>      <span class="vhdlchar">:</span> <span class="comment">std_logic</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    <span class="vhdlkeyword">signal</span> <span class="vhdlchar">bus_read_write</span>  <span class="vhdlchar">:</span> <span class="comment">std_logic</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="keyword">    --</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="keyword">    -- These are the master device signals.</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="keyword">    -- </span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    <span class="vhdlkeyword">signal</span> <span class="vhdlchar">master_data</span>          <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">tim_bus_data_width</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">(</span><span class="vhdlkeyword">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    <span class="vhdlkeyword">signal</span> <span class="vhdlchar">master_address</span>       <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">tim_bus_data_width</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">(</span><span class="vhdlkeyword">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    <span class="vhdlkeyword">signal</span> <span class="vhdlchar">master_read_write</span>    <span class="vhdlchar">:</span> <span class="comment">std_logic</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    <span class="vhdlkeyword">signal</span> <span class="vhdlchar">master_pending</span>       <span class="vhdlchar">:</span> <span class="comment">std_logic</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    <span class="vhdlkeyword">signal</span> <span class="vhdlchar">master_acknowledge</span>   <span class="vhdlchar">:</span> <span class="comment">std_logic</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="keyword">    --</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="keyword">    -- These are the slave device signals.</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="keyword">    --</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    <span class="vhdlkeyword">signal</span> <span class="vhdlchar">slave_0_read_write</span>   <span class="vhdlchar">:</span> <span class="comment">std_logic</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    <span class="vhdlkeyword">signal</span> <span class="vhdlchar">slave_0_address</span>      <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">tim_bus_data_width</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">(</span><span class="vhdlkeyword">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdlchar">Z</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    <span class="vhdlkeyword">signal</span> <span class="vhdlchar">slave_0_data</span>         <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">tim_bus_data_width</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">(</span><span class="vhdlkeyword">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    <span class="vhdlkeyword">signal</span> <span class="vhdlchar">slave_0_pending</span>      <span class="vhdlchar">:</span> <span class="comment">std_logic</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    <span class="vhdlkeyword">signal</span> <span class="vhdlchar">slave_0_done</span>         <span class="vhdlchar">:</span> <span class="comment">std_logic</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    <span class="vhdlkeyword">signal</span> <span class="vhdlchar">slave_1_read_write</span>   <span class="vhdlchar">:</span> <span class="comment">std_logic</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    <span class="vhdlkeyword">signal</span> <span class="vhdlchar">slave_1_address</span>      <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">tim_bus_data_width</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">(</span><span class="vhdlkeyword">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdlchar">Z</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    <span class="vhdlkeyword">signal</span> <span class="vhdlchar">slave_1_data</span>         <span class="vhdlchar">:</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar">tim_bus_data_width</span><span class="vhdlchar">-</span><span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="vhdlkeyword">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">(</span><span class="vhdlkeyword">others</span> <span class="vhdlchar">=</span><span class="vhdlchar">&gt;</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    <span class="vhdlkeyword">signal</span> <span class="vhdlchar">slave_1_pending</span>      <span class="vhdlchar">:</span> <span class="comment">std_logic</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    <span class="vhdlkeyword">signal</span> <span class="vhdlchar">slave_1_done</span>         <span class="vhdlchar">:</span> <span class="comment">std_logic</span> <span class="vhdlchar">:=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="keyword">    --</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="keyword">    -- Testbench signals.</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="keyword">    --</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    </div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="vhdlkeyword">begin</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    </div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="keyword">    --</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="keyword">    -- Continuous assignments</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="keyword">    --</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    <span class="vhdlchar"><a class="code" href="classtb__bus_1_1testbench.html#af3a97ffb0b75a0651ae760caa6e3e37a">tb_clk</a></span>  <span class="vhdlchar">&lt;=</span> <span class="vhdlkeyword">not</span> <span class="vhdlchar"><a class="code" href="classtb__bus_1_1testbench.html#af3a97ffb0b75a0651ae760caa6e3e37a">tb_clk</a></span> <span class="vhdlkeyword">after</span> <span class="vhdllogic"></span><span class="vhdllogic">20</span> <span class="vhdlchar">ns</span>;</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    <span class="vhdlchar"><a class="code" href="classtb__bus_1_1testbench.html#a2db206d9c474db40f5e9421059a8b92d">tb_reset</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span> <span class="vhdlkeyword">after</span> <span class="vhdllogic"></span><span class="vhdllogic">50</span> <span class="vhdlchar">ns</span>;</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div>
<div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="classtb__bus_1_1testbench.html#a6a966c78d4de00bf8fc12e740c4db8b0">  150</a></span>&#160;    <a class="code" href="classtb__bus_1_1testbench.html#a6a966c78d4de00bf8fc12e740c4db8b0">master_control</a>  : <span class="vhdlkeyword">process</span>(<a class="code" href="classtb__bus_1_1testbench.html#af3a97ffb0b75a0651ae760caa6e3e37a">tb_clk</a>, <a class="code" href="classtb__bus_1_1testbench.html#a2db206d9c474db40f5e9421059a8b92d">tb_reset</a>, master_acknowledge)</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="vhdlkeyword">    begin</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;        </div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;        <span class="vhdlkeyword">if</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classtb__bus_1_1testbench.html#a2db206d9c474db40f5e9421059a8b92d">tb_reset</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="vhdlkeyword">then</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;            </div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;            <span class="vhdlchar">master_pending</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;        <span class="vhdlkeyword">elsif</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classtb__bus_1_1testbench.html#af3a97ffb0b75a0651ae760caa6e3e37a">tb_clk</a></span><span class="vhdlchar">&#39;</span><span class="vhdlchar">event</span> <span class="vhdlkeyword">and</span> <span class="vhdlchar">master_acknowledge</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span> <span class="vhdlkeyword">and</span> <span class="vhdlchar">master_pending</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="vhdlkeyword">then</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;            </div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;            <span class="vhdlchar">master_pending</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;            <span class="vhdlchar">master_address</span> <span class="vhdlchar">&lt;=</span> <span class="comment">std_logic_vector</span><span class="vhdlchar">(</span><span class="comment">unsigned</span><span class="vhdlchar">(</span><span class="vhdlchar">master_address</span><span class="vhdlchar">)</span><span class="vhdlchar">+</span><span class="vhdllogic"></span><span class="vhdllogic">128</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;        <span class="vhdlkeyword">elsif</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classtb__bus_1_1testbench.html#af3a97ffb0b75a0651ae760caa6e3e37a">tb_clk</a></span><span class="vhdlchar">&#39;</span><span class="vhdlchar">event</span> <span class="vhdlkeyword">and</span> <span class="vhdlchar">master_acknowledge</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="vhdlkeyword">then</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;            <span class="vhdlchar">master_pending</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;        <span class="vhdlkeyword">end</span> <span class="vhdlkeyword">if</span>;</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    <span class="vhdlkeyword">end</span> <span class="vhdlkeyword">process</span> <span class="vhdlchar"><a class="code" href="classtb__bus_1_1testbench.html#a6a966c78d4de00bf8fc12e740c4db8b0">master_control</a></span>;</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div>
<div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="classtb__bus_1_1testbench.html#af62e0dc2ff63bfe88a558ac0f95d1b97">  171</a></span>&#160;    <a class="code" href="classtb__bus_1_1testbench.html#af62e0dc2ff63bfe88a558ac0f95d1b97">slave_0_control</a> : <span class="vhdlkeyword">process</span>(<a class="code" href="classtb__bus_1_1testbench.html#af3a97ffb0b75a0651ae760caa6e3e37a">tb_clk</a>, <a class="code" href="classtb__bus_1_1testbench.html#a2db206d9c474db40f5e9421059a8b92d">tb_reset</a>, slave_0_pending)</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="vhdlkeyword">    begin</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;        </div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;        <span class="vhdlkeyword">if</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classtb__bus_1_1testbench.html#a2db206d9c474db40f5e9421059a8b92d">tb_reset</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="vhdlkeyword">then</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;            </div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;            <span class="vhdlchar">slave_0_done</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;        <span class="vhdlkeyword">elsif</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classtb__bus_1_1testbench.html#af3a97ffb0b75a0651ae760caa6e3e37a">tb_clk</a></span><span class="vhdlchar">&#39;</span><span class="vhdlchar">event</span> <span class="vhdlkeyword">and</span> <span class="vhdlchar">slave_0_pending</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="vhdlkeyword">then</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;            <span class="vhdlchar">slave_0_done</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;        <span class="vhdlkeyword">elsif</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classtb__bus_1_1testbench.html#af3a97ffb0b75a0651ae760caa6e3e37a">tb_clk</a></span><span class="vhdlchar">&#39;</span><span class="vhdlchar">event</span> <span class="vhdlkeyword">and</span> <span class="vhdlchar">slave_0_pending</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="vhdlkeyword">then</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;            <span class="vhdlkeyword">if</span><span class="vhdlchar">(</span><span class="vhdlchar">slave_0_read_write</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="vhdlkeyword">then</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;                <span class="vhdlchar">slave_0_data</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">slave_0_address</span>;</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;            <span class="vhdlkeyword">end</span> <span class="vhdlkeyword">if</span>;</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;            <span class="vhdlchar">slave_0_done</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;        <span class="vhdlkeyword">end</span> <span class="vhdlkeyword">if</span>;</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    <span class="vhdlkeyword">end</span> <span class="vhdlkeyword">process</span> <span class="vhdlchar"><a class="code" href="classtb__bus_1_1testbench.html#af62e0dc2ff63bfe88a558ac0f95d1b97">slave_0_control</a></span>;</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;</div>
<div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="classtb__bus_1_1testbench.html#ab33ae529a21ae16bdc1e752e268347ff">  195</a></span>&#160;    <a class="code" href="classtb__bus_1_1testbench.html#ab33ae529a21ae16bdc1e752e268347ff">slave_1_control</a> : <span class="vhdlkeyword">process</span>(<a class="code" href="classtb__bus_1_1testbench.html#af3a97ffb0b75a0651ae760caa6e3e37a">tb_clk</a>, <a class="code" href="classtb__bus_1_1testbench.html#a2db206d9c474db40f5e9421059a8b92d">tb_reset</a>, slave_1_pending)</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="vhdlkeyword">    begin</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;        </div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;        <span class="vhdlkeyword">if</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classtb__bus_1_1testbench.html#a2db206d9c474db40f5e9421059a8b92d">tb_reset</a></span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="vhdlkeyword">then</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;            </div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;            <span class="vhdlchar">slave_1_done</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;        <span class="vhdlkeyword">elsif</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classtb__bus_1_1testbench.html#af3a97ffb0b75a0651ae760caa6e3e37a">tb_clk</a></span><span class="vhdlchar">&#39;</span><span class="vhdlchar">event</span> <span class="vhdlkeyword">and</span> <span class="vhdlchar">slave_1_pending</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="vhdlkeyword">then</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;            </div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;            <span class="vhdlchar">slave_1_done</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;        <span class="vhdlkeyword">elsif</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classtb__bus_1_1testbench.html#af3a97ffb0b75a0651ae760caa6e3e37a">tb_clk</a></span><span class="vhdlchar">&#39;</span><span class="vhdlchar">event</span> <span class="vhdlkeyword">and</span> <span class="vhdlchar">slave_1_pending</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="vhdlkeyword">then</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;            <span class="vhdlkeyword">if</span><span class="vhdlchar">(</span><span class="vhdlchar">slave_1_read_write</span> <span class="vhdlchar">=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">&#39;</span><span class="vhdlchar">)</span> <span class="vhdlkeyword">then</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;                <span class="vhdlchar">slave_1_data</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">slave_1_address</span>;</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;            <span class="vhdlkeyword">end</span> <span class="vhdlkeyword">if</span>;</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;            <span class="vhdlchar">slave_1_done</span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar">&#39;</span><span class="vhdllogic"></span><span class="vhdllogic">1</span><span class="vhdlchar">&#39;</span>;</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;        <span class="vhdlkeyword">end</span> <span class="vhdlkeyword">if</span>;</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    <span class="vhdlkeyword">end</span> <span class="vhdlkeyword">process</span> <span class="vhdlchar"><a class="code" href="classtb__bus_1_1testbench.html#ab33ae529a21ae16bdc1e752e268347ff">slave_1_control</a></span>;</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="keyword">    --</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="keyword">    -- Entity declarations.</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="keyword">    --</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;    <a class="code" href="classtb__bus_1_1testbench.html#a6c8df590a5499c172a7ab08d7c87b77f">entity_master</a> : <a class="code" href="classtim__bus__master.html">tim_bus_master</a> <span class="vhdlkeyword">port</span> <span class="vhdlkeyword">map</span>(</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;        <a class="code" href="classtim__bus__master.html#a94f6b72ef22091aa46807c9d89632a9b">clk</a>      =&gt; <a class="code" href="classtb__bus_1_1testbench.html#af3a97ffb0b75a0651ae760caa6e3e37a">tb_clk</a>,</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;        <a class="code" href="classtim__bus__master.html#a9651fc325b1ed2d0a6b40b0633fa5c15">reset</a>    =&gt; <a class="code" href="classtb__bus_1_1testbench.html#a2db206d9c474db40f5e9421059a8b92d">tb_reset</a>,</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;        <a class="code" href="classtim__bus__master.html#ae49d529969c8d6489a0575332eac7dac">bus_lines</a>    =&gt; <a class="code" href="classtb__bus_1_1testbench.html#a4bdc2e9e5823e3b369c99f870ad67fd7">bus_lines</a>,</div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;        <a class="code" href="classtim__bus__master.html#aa5dc2040e6facf870c7ece9c0e943564">bus_valid</a>    =&gt; bus_valid,</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;        <a class="code" href="classtim__bus__master.html#a560d0df4ff0010295d1f3d413a245fb0">bus_enable</a>   =&gt; bus_enable,</div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;        <a class="code" href="classtim__bus__master.html#abaf0c37b59f8a070050a262550616b28">bus_read_write</a> =&gt; bus_read_write,</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;        <a class="code" href="classtim__bus__master.html#a54615f5ddeac9848ebea038bbd014ad8">req_data_lines</a>     =&gt;  master_data,</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;        <a class="code" href="classtim__bus__master.html#a90d3b673de05a3d3a9ce64a4a35b1114">req_address_lines</a>  =&gt;  master_address,</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;        <a class="code" href="classtim__bus__master.html#ad404178f4dbbbd0873e8ac06136827ae">req_read_write</a>     =&gt;  master_read_write,</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;        <a class="code" href="classtim__bus__master.html#ae99954f2be405fa64d09d7bcef639d71">req_pending</a>        =&gt;  master_pending,</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;        <a class="code" href="classtim__bus__master.html#af961126e663c089551af5d7d7c5fd404">req_acknowledge</a>    =&gt;  master_acknowledge</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;    <span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    <a class="code" href="classtb__bus_1_1testbench.html#a2032b14fc7f4afbf82b546dc8f7d17a2">entity_slave_0</a> : <a class="code" href="classtim__bus__slave.html">tim_bus_slave</a> <span class="vhdlkeyword">generic</span> <span class="vhdlkeyword">map</span>(</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;        <a class="code" href="classtim__bus__slave.html#a8f09c80f1104cbde48031322f76648f6">address_range_top</a>        =&gt; <span class="vhdllogic">1023</span>,</div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;        <a class="code" href="classtim__bus__slave.html#aee12b60e8e070abcc8414c1e73925a83">address_range_bottom</a>     =&gt; <span class="vhdllogic">0</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;    <span class="vhdlchar">)</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;    <span class="vhdlkeyword">port</span> <span class="vhdlkeyword">map</span>(</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;        <a class="code" href="classtim__bus__slave.html#a94f6b72ef22091aa46807c9d89632a9b">clk</a>      =&gt; <a class="code" href="classtb__bus_1_1testbench.html#af3a97ffb0b75a0651ae760caa6e3e37a">tb_clk</a>,</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;        <a class="code" href="classtim__bus__slave.html#a9651fc325b1ed2d0a6b40b0633fa5c15">reset</a>    =&gt; <a class="code" href="classtb__bus_1_1testbench.html#a2db206d9c474db40f5e9421059a8b92d">tb_reset</a>,</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;</div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;        <a class="code" href="classtim__bus__slave.html#ae49d529969c8d6489a0575332eac7dac">bus_lines</a>    =&gt; <a class="code" href="classtb__bus_1_1testbench.html#a4bdc2e9e5823e3b369c99f870ad67fd7">bus_lines</a>,</div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;        <a class="code" href="classtim__bus__slave.html#a137ad2f76ad44b478754cff93c1ac56d">bus_valid</a>    =&gt; bus_valid,</div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;        <a class="code" href="classtim__bus__slave.html#a75b4a4916aa2e7274b5254c84723f622">bus_enable</a>   =&gt; bus_enable,</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;        <a class="code" href="classtim__bus__slave.html#aabe0da3843985f38fe35bffe97601e20">bus_read_write</a> =&gt; bus_read_write,</div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;        </div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;        <a class="code" href="classtim__bus__slave.html#a8559458b65b8c06c072840d0da2537ca">req_read_write</a>     =&gt;  slave_0_read_write,</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;        <a class="code" href="classtim__bus__slave.html#a9912e6a65db02d44008fb29e0e5369a7">req_address_lines</a>  =&gt;  slave_0_address ,</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;        <a class="code" href="classtim__bus__slave.html#a54615f5ddeac9848ebea038bbd014ad8">req_data_lines</a>     =&gt;  slave_0_data,</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;        <a class="code" href="classtim__bus__slave.html#a64107e8722eb207c2b7b04bda3f9f49f">req_pending</a>        =&gt;  slave_0_pending ,</div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;        <a class="code" href="classtim__bus__slave.html#ae32d3844508f8c34b11edbee7ceb3ec9">req_done</a>           =&gt;  slave_0_done</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;    <span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;    </div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;    <a class="code" href="classtb__bus_1_1testbench.html#ae99c1caabc34e89cb8dbaaa871133b90">entity_slave_1</a> : <a class="code" href="classtim__bus__slave.html">tim_bus_slave</a> <span class="vhdlkeyword">generic</span> <span class="vhdlkeyword">map</span>(</div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;        <a class="code" href="classtim__bus__slave.html#a8f09c80f1104cbde48031322f76648f6">address_range_top</a>        =&gt; <span class="vhdllogic">2047</span>,</div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;        <a class="code" href="classtim__bus__slave.html#aee12b60e8e070abcc8414c1e73925a83">address_range_bottom</a>     =&gt; <span class="vhdllogic">1024</span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;    <span class="vhdlchar">)</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;    <span class="vhdlkeyword">port</span> <span class="vhdlkeyword">map</span>(</div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;        <a class="code" href="classtim__bus__slave.html#a94f6b72ef22091aa46807c9d89632a9b">clk</a>      =&gt; <a class="code" href="classtb__bus_1_1testbench.html#af3a97ffb0b75a0651ae760caa6e3e37a">tb_clk</a>,</div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;        <a class="code" href="classtim__bus__slave.html#a9651fc325b1ed2d0a6b40b0633fa5c15">reset</a>    =&gt; <a class="code" href="classtb__bus_1_1testbench.html#a2db206d9c474db40f5e9421059a8b92d">tb_reset</a>,</div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;</div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;        <a class="code" href="classtim__bus__slave.html#ae49d529969c8d6489a0575332eac7dac">bus_lines</a>    =&gt; <a class="code" href="classtb__bus_1_1testbench.html#a4bdc2e9e5823e3b369c99f870ad67fd7">bus_lines</a>,</div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;        <a class="code" href="classtim__bus__slave.html#a137ad2f76ad44b478754cff93c1ac56d">bus_valid</a>    =&gt; bus_valid,</div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;        <a class="code" href="classtim__bus__slave.html#a75b4a4916aa2e7274b5254c84723f622">bus_enable</a>   =&gt; bus_enable,</div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;        <a class="code" href="classtim__bus__slave.html#aabe0da3843985f38fe35bffe97601e20">bus_read_write</a> =&gt; bus_read_write,</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;        </div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;        <a class="code" href="classtim__bus__slave.html#a8559458b65b8c06c072840d0da2537ca">req_read_write</a>     =&gt;  slave_1_read_write,</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;        <a class="code" href="classtim__bus__slave.html#a9912e6a65db02d44008fb29e0e5369a7">req_address_lines</a>  =&gt;  slave_1_address ,</div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;        <a class="code" href="classtim__bus__slave.html#a54615f5ddeac9848ebea038bbd014ad8">req_data_lines</a>     =&gt;  slave_1_data,</div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;        <a class="code" href="classtim__bus__slave.html#a64107e8722eb207c2b7b04bda3f9f49f">req_pending</a>        =&gt;  slave_1_pending ,</div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;        <a class="code" href="classtim__bus__slave.html#ae32d3844508f8c34b11edbee7ceb3ec9">req_done</a>           =&gt;  slave_1_done</div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;    <span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;</div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="vhdlkeyword">end</span> <span class="vhdlkeyword">architecture</span> <span class="vhdlchar">testbench</span>;</div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;</div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;</div>
<div class="ttc" id="classtb__bus_1_1testbench_html_af62e0dc2ff63bfe88a558ac0f95d1b97"><div class="ttname"><a href="classtb__bus_1_1testbench.html#af62e0dc2ff63bfe88a558ac0f95d1b97">tb_bus.testbench.slave_0_control</a></div><div class="ttdeci">slave_0_controltb_clk,tb_reset,slave_0_pending</div><div class="ttdoc">Responsible for stimulating the master bus controller. </div><div class="ttdef"><b>Definition:</b> <a href="tb__bus_8vhdl_source.html#l00171">tb_bus.vhdl:171</a></div></div>
<div class="ttc" id="classtb__bus_1_1testbench_html_ab33ae529a21ae16bdc1e752e268347ff"><div class="ttname"><a href="classtb__bus_1_1testbench.html#ab33ae529a21ae16bdc1e752e268347ff">tb_bus.testbench.slave_1_control</a></div><div class="ttdeci">slave_1_controltb_clk,tb_reset,slave_1_pending</div><div class="ttdoc">Responsible for stimulating the master bus controller. </div><div class="ttdef"><b>Definition:</b> <a href="tb__bus_8vhdl_source.html#l00195">tb_bus.vhdl:195</a></div></div>
<div class="ttc" id="classtim__bus__master_html_abaf0c37b59f8a070050a262550616b28"><div class="ttname"><a href="classtim__bus__master.html#abaf0c37b59f8a070050a262550616b28">tim_bus_master.bus_read_write</a></div><div class="ttdeci">out bus_read_writestd_logic </div><div class="ttdoc">High if this transaction is a write, low if it is a read. </div><div class="ttdef"><b>Definition:</b> <a href="bus__master_8vhdl_source.html#l00038">bus_master.vhdl:38</a></div></div>
<div class="ttc" id="classtim__bus__slave_html_aee12b60e8e070abcc8414c1e73925a83"><div class="ttname"><a href="classtim__bus__slave.html#aee12b60e8e070abcc8414c1e73925a83">tim_bus_slave.address_range_bottom</a></div><div class="ttdeci">address_range_bottominteger :=0</div><div class="ttdoc">The bottomof the range of addresses to which this slave controller will respond to requests...</div><div class="ttdef"><b>Definition:</b> <a href="bus__slave_8vhdl_source.html#l00026">bus_slave.vhdl:26</a></div></div>
<div class="ttc" id="classtim__bus__slave_html"><div class="ttname"><a href="classtim__bus__slave.html">tim_bus_slave</a></div><div class="ttdoc">The bus slave controller module which responds to requests from the master. </div><div class="ttdef"><b>Definition:</b> <a href="bus__slave_8vhdl_source.html#l00017">bus_slave.vhdl:17</a></div></div>
<div class="ttc" id="classtim__bus__slave_html_aabe0da3843985f38fe35bffe97601e20"><div class="ttname"><a href="classtim__bus__slave.html#aabe0da3843985f38fe35bffe97601e20">tim_bus_slave.bus_read_write</a></div><div class="ttdeci">in bus_read_writestd_logic </div><div class="ttdoc">High if this transaction is a write, low if it is a read. </div><div class="ttdef"><b>Definition:</b> <a href="bus__slave_8vhdl_source.html#l00044">bus_slave.vhdl:44</a></div></div>
<div class="ttc" id="classtb__bus_1_1testbench_html_a07ba4620d2faf3ac55c29c9abbf98ac4"><div class="ttname"><a href="classtb__bus_1_1testbench.html#a07ba4620d2faf3ac55c29c9abbf98ac4">tb_bus.testbench.tim_bus_master</a></div><div class="ttdeci">tim_bus_master</div><div class="ttdoc">The bus master controller module which arbitrates bus requests and responses. </div><div class="ttdef"><b>Definition:</b> <a href="tb__bus_8vhdl_source.html#l00028">tb_bus.vhdl:28</a></div></div>
<div class="ttc" id="classtb__bus_1_1testbench_html_ae99c1caabc34e89cb8dbaaa871133b90"><div class="ttname"><a href="classtb__bus_1_1testbench.html#ae99c1caabc34e89cb8dbaaa871133b90">entity_slave_1</a></div><div class="ttdeci">tim_bus_slave entity_slave_1entity_slave_1</div><div class="ttdoc">The second bus device. </div><div class="ttdef"><b>Definition:</b> <a href="tb__bus_8vhdl_source.html#l00262">tb_bus.vhdl:262</a></div></div>
<div class="ttc" id="classtim__bus__slave_html_a9912e6a65db02d44008fb29e0e5369a7"><div class="ttname"><a href="classtim__bus__slave.html#a9912e6a65db02d44008fb29e0e5369a7">tim_bus_slave.req_address_lines</a></div><div class="ttdeci">out req_address_linesstd_logic_vector (data_width - 1   downto   0)</div><div class="ttdoc">The address the bus transaction is targeting within the device. </div><div class="ttdef"><b>Definition:</b> <a href="bus__slave_8vhdl_source.html#l00050">bus_slave.vhdl:50</a></div></div>
<div class="ttc" id="classtim__bus__master_html_ad404178f4dbbbd0873e8ac06136827ae"><div class="ttname"><a href="classtim__bus__master.html#ad404178f4dbbbd0873e8ac06136827ae">tim_bus_master.req_read_write</a></div><div class="ttdeci">in req_read_writestd_logic </div><div class="ttdoc">Tells the controller if this is a read or write transaction. High == write, low == read...</div><div class="ttdef"><b>Definition:</b> <a href="bus__master_8vhdl_source.html#l00044">bus_master.vhdl:44</a></div></div>
<div class="ttc" id="classtim__bus__slave_html_ada86abc1d1b68dddd8bf30d736a0bcde"><div class="ttname"><a href="classtim__bus__slave.html#ada86abc1d1b68dddd8bf30d736a0bcde">tim_bus_slave.data_width</a></div><div class="ttdeci">data_widthinteger :=tim_bus_data_width</div><div class="ttdoc">The number of data and address lines. </div><div class="ttdef"><b>Definition:</b> <a href="bus__slave_8vhdl_source.html#l00020">bus_slave.vhdl:20</a></div></div>
<div class="ttc" id="classtim__bus__slave_html_a137ad2f76ad44b478754cff93c1ac56d"><div class="ttname"><a href="classtim__bus__slave.html#a137ad2f76ad44b478754cff93c1ac56d">tim_bus_slave.bus_valid</a></div><div class="ttdeci">in bus_validstd_logic </div><div class="ttdoc">Used to assert data written by the bus master to bus_lines is valid. </div><div class="ttdef"><b>Definition:</b> <a href="bus__slave_8vhdl_source.html#l00038">bus_slave.vhdl:38</a></div></div>
<div class="ttc" id="classtb__bus_1_1testbench_html_a6c8df590a5499c172a7ab08d7c87b77f"><div class="ttname"><a href="classtb__bus_1_1testbench.html#a6c8df590a5499c172a7ab08d7c87b77f">entity_master</a></div><div class="ttdeci">tim_bus_master entity_masterentity_master</div><div class="ttdoc">The bus master object. </div><div class="ttdef"><b>Definition:</b> <a href="tb__bus_8vhdl_source.html#l00224">tb_bus.vhdl:224</a></div></div>
<div class="ttc" id="classtim__bus__master_html_a90d3b673de05a3d3a9ce64a4a35b1114"><div class="ttname"><a href="classtim__bus__master.html#a90d3b673de05a3d3a9ce64a4a35b1114">tim_bus_master.req_address_lines</a></div><div class="ttdeci">in req_address_linesstd_logic_vector (data_width - 1   downto   0)</div><div class="ttdoc">Addresses for read and write operations are placed on these lines. </div><div class="ttdef"><b>Definition:</b> <a href="bus__master_8vhdl_source.html#l00047">bus_master.vhdl:47</a></div></div>
<div class="ttc" id="classtim__bus__slave_html_a9651fc325b1ed2d0a6b40b0633fa5c15"><div class="ttname"><a href="classtim__bus__slave.html#a9651fc325b1ed2d0a6b40b0633fa5c15">tim_bus_slave.reset</a></div><div class="ttdeci">in resetstd_logic </div><div class="ttdoc">Asynchonous reset signal. </div><div class="ttdef"><b>Definition:</b> <a href="bus__slave_8vhdl_source.html#l00032">bus_slave.vhdl:32</a></div></div>
<div class="ttc" id="classtim__bus__master_html_ae99954f2be405fa64d09d7bcef639d71"><div class="ttname"><a href="classtim__bus__master.html#ae99954f2be405fa64d09d7bcef639d71">tim_bus_master.req_pending</a></div><div class="ttdeci">in req_pendingstd_logic </div><div class="ttdoc">This is put high to tell the controller a request is pending. </div><div class="ttdef"><b>Definition:</b> <a href="bus__master_8vhdl_source.html#l00050">bus_master.vhdl:50</a></div></div>
<div class="ttc" id="classtim__bus__master_html_a9651fc325b1ed2d0a6b40b0633fa5c15"><div class="ttname"><a href="classtim__bus__master.html#a9651fc325b1ed2d0a6b40b0633fa5c15">tim_bus_master.reset</a></div><div class="ttdeci">in resetstd_logic </div><div class="ttdoc">Asynchonous reset signal. </div><div class="ttdef"><b>Definition:</b> <a href="bus__master_8vhdl_source.html#l00026">bus_master.vhdl:26</a></div></div>
<div class="ttc" id="classtim__bus__slave_html_a8f09c80f1104cbde48031322f76648f6"><div class="ttname"><a href="classtim__bus__slave.html#a8f09c80f1104cbde48031322f76648f6">tim_bus_slave.address_range_top</a></div><div class="ttdeci">address_range_topinteger :=1023</div><div class="ttdoc">The top of the range of addresses to which this slave controller will respond to requests. </div><div class="ttdef"><b>Definition:</b> <a href="bus__slave_8vhdl_source.html#l00023">bus_slave.vhdl:23</a></div></div>
<div class="ttc" id="classtb__bus_1_1testbench_html_a4bdc2e9e5823e3b369c99f870ad67fd7"><div class="ttname"><a href="classtb__bus_1_1testbench.html#a4bdc2e9e5823e3b369c99f870ad67fd7">tb_bus.testbench.bus_lines</a></div><div class="ttdeci">std_logic_vector (tim_bus_data_width - 1   downto   0) :=( others =&gt;'Z' )  bus_lines</div><div class="ttdoc">Testbench reset signal. </div><div class="ttdef"><b>Definition:</b> <a href="tb__bus_8vhdl_source.html#l00104">tb_bus.vhdl:104</a></div></div>
<div class="ttc" id="classtb__bus_1_1testbench_html_a2032b14fc7f4afbf82b546dc8f7d17a2"><div class="ttname"><a href="classtb__bus_1_1testbench.html#a2032b14fc7f4afbf82b546dc8f7d17a2">entity_slave_0</a></div><div class="ttdeci">tim_bus_slave entity_slave_0entity_slave_0</div><div class="ttdoc">The First bus device. </div><div class="ttdef"><b>Definition:</b> <a href="tb__bus_8vhdl_source.html#l00241">tb_bus.vhdl:241</a></div></div>
<div class="ttc" id="classtim__bus__master_html_ae49d529969c8d6489a0575332eac7dac"><div class="ttname"><a href="classtim__bus__master.html#ae49d529969c8d6489a0575332eac7dac">tim_bus_master.bus_lines</a></div><div class="ttdeci">inout bus_linesstd_logic_vector (data_width - 1   downto   0)</div><div class="ttdoc">The lines which carry data and addresses;. </div><div class="ttdef"><b>Definition:</b> <a href="bus__master_8vhdl_source.html#l00029">bus_master.vhdl:29</a></div></div>
<div class="ttc" id="classtim__bus__master_html_a94f6b72ef22091aa46807c9d89632a9b"><div class="ttname"><a href="classtim__bus__master.html#a94f6b72ef22091aa46807c9d89632a9b">tim_bus_master.clk</a></div><div class="ttdeci">in clkstd_logic </div><div class="ttdoc">The main system clock. </div><div class="ttdef"><b>Definition:</b> <a href="bus__master_8vhdl_source.html#l00024">bus_master.vhdl:24</a></div></div>
<div class="ttc" id="classtim__bus__master_html_aa5dc2040e6facf870c7ece9c0e943564"><div class="ttname"><a href="classtim__bus__master.html#aa5dc2040e6facf870c7ece9c0e943564">tim_bus_master.bus_valid</a></div><div class="ttdeci">out bus_validstd_logic </div><div class="ttdoc">Used to assert data written by the bus master to bus_lines is valid. </div><div class="ttdef"><b>Definition:</b> <a href="bus__master_8vhdl_source.html#l00032">bus_master.vhdl:32</a></div></div>
<div class="ttc" id="classtb__bus_1_1testbench_html_a2db206d9c474db40f5e9421059a8b92d"><div class="ttname"><a href="classtb__bus_1_1testbench.html#a2db206d9c474db40f5e9421059a8b92d">tb_bus.testbench.tb_reset</a></div><div class="ttdeci">std_logic  :='1' tb_reset</div><div class="ttdoc">Testbench clock signal. </div><div class="ttdef"><b>Definition:</b> <a href="tb__bus_8vhdl_source.html#l00099">tb_bus.vhdl:99</a></div></div>
<div class="ttc" id="classtb__bus_1_1testbench_html_a6a966c78d4de00bf8fc12e740c4db8b0"><div class="ttname"><a href="classtb__bus_1_1testbench.html#a6a966c78d4de00bf8fc12e740c4db8b0">tb_bus.testbench.master_control</a></div><div class="ttdeci">master_controltb_clk,tb_reset,master_acknowledge</div><div class="ttdoc">Responsible for stimulating the master bus controller. </div><div class="ttdef"><b>Definition:</b> <a href="tb__bus_8vhdl_source.html#l00150">tb_bus.vhdl:150</a></div></div>
<div class="ttc" id="classtim__bus__master_html_af961126e663c089551af5d7d7c5fd404"><div class="ttname"><a href="classtim__bus__master.html#af961126e663c089551af5d7d7c5fd404">tim_bus_master.req_acknowledge</a></div><div class="ttdeci">out req_acknowledgestd_logic </div><div class="ttdef"><b>Definition:</b> <a href="bus__master_8vhdl_source.html#l00054">bus_master.vhdl:54</a></div></div>
<div class="ttc" id="classtb__bus_1_1testbench_html_af3a97ffb0b75a0651ae760caa6e3e37a"><div class="ttname"><a href="classtb__bus_1_1testbench.html#af3a97ffb0b75a0651ae760caa6e3e37a">tb_bus.testbench.tb_clk</a></div><div class="ttdeci">std_logic  :='0' tb_clk</div><div class="ttdoc">Tells the controller the device has written/read all values from the address and data lines and can f...</div><div class="ttdef"><b>Definition:</b> <a href="tb__bus_8vhdl_source.html#l00097">tb_bus.vhdl:97</a></div></div>
<div class="ttc" id="classtim__bus__master_html_a54615f5ddeac9848ebea038bbd014ad8"><div class="ttname"><a href="classtim__bus__master.html#a54615f5ddeac9848ebea038bbd014ad8">tim_bus_master.req_data_lines</a></div><div class="ttdeci">inout req_data_linesstd_logic_vector (data_width - 1   downto   0)</div><div class="ttdoc">Request write data is placed on these lines. </div><div class="ttdef"><b>Definition:</b> <a href="bus__master_8vhdl_source.html#l00041">bus_master.vhdl:41</a></div></div>
<div class="ttc" id="classtb__bus_1_1testbench_html_a58f0a41301912f7296e27154b5126ef7"><div class="ttname"><a href="classtb__bus_1_1testbench.html#a58f0a41301912f7296e27154b5126ef7">tb_bus.testbench.tim_bus_slave</a></div><div class="ttdeci">tim_bus_slave</div><div class="ttdoc">This is put high to tell the requestor that the response is valid and its transaction is complete...</div><div class="ttdef"><b>Definition:</b> <a href="tb__bus_8vhdl_source.html#l00061">tb_bus.vhdl:61</a></div></div>
<div class="ttc" id="classtim__bus__master_html_ada86abc1d1b68dddd8bf30d736a0bcde"><div class="ttname"><a href="classtim__bus__master.html#ada86abc1d1b68dddd8bf30d736a0bcde">tim_bus_master.data_width</a></div><div class="ttdeci">data_widthinteger :=tim_bus_data_width</div><div class="ttdoc">The number of data and address lines. </div><div class="ttdef"><b>Definition:</b> <a href="bus__master_8vhdl_source.html#l00020">bus_master.vhdl:20</a></div></div>
<div class="ttc" id="classtim__bus__slave_html_a8559458b65b8c06c072840d0da2537ca"><div class="ttname"><a href="classtim__bus__slave.html#a8559458b65b8c06c072840d0da2537ca">tim_bus_slave.req_read_write</a></div><div class="ttdeci">out req_read_writestd_logic </div><div class="ttdoc">Whether this is a read or write transaction the device must respond to. </div><div class="ttdef"><b>Definition:</b> <a href="bus__slave_8vhdl_source.html#l00047">bus_slave.vhdl:47</a></div></div>
<div class="ttc" id="classtim__bus__slave_html_a75b4a4916aa2e7274b5254c84723f622"><div class="ttname"><a href="classtim__bus__slave.html#a75b4a4916aa2e7274b5254c84723f622">tim_bus_slave.bus_enable</a></div><div class="ttdeci">out bus_enablestd_logic </div><div class="ttdoc">Used to assert that the slave has read the bus lines and they can be updated. </div><div class="ttdef"><b>Definition:</b> <a href="bus__slave_8vhdl_source.html#l00041">bus_slave.vhdl:41</a></div></div>
<div class="ttc" id="classtim__bus__slave_html_a94f6b72ef22091aa46807c9d89632a9b"><div class="ttname"><a href="classtim__bus__slave.html#a94f6b72ef22091aa46807c9d89632a9b">tim_bus_slave.clk</a></div><div class="ttdeci">in clkstd_logic </div><div class="ttdoc">The main system clock. </div><div class="ttdef"><b>Definition:</b> <a href="bus__slave_8vhdl_source.html#l00030">bus_slave.vhdl:30</a></div></div>
<div class="ttc" id="classtb__bus_html"><div class="ttname"><a href="classtb__bus.html">tb_bus</a></div><div class="ttdoc">Empty entity declaration of the bus testbench. </div><div class="ttdef"><b>Definition:</b> <a href="tb__bus_8vhdl_source.html#l00019">tb_bus.vhdl:19</a></div></div>
<div class="ttc" id="classtim__bus__slave_html_ae32d3844508f8c34b11edbee7ceb3ec9"><div class="ttname"><a href="classtim__bus__slave.html#ae32d3844508f8c34b11edbee7ceb3ec9">tim_bus_slave.req_done</a></div><div class="ttdeci">in req_donestd_logic </div><div class="ttdoc">Tells the controller the device has written/read all values from the address and data lines and can f...</div><div class="ttdef"><b>Definition:</b> <a href="bus__slave_8vhdl_source.html#l00059">bus_slave.vhdl:59</a></div></div>
<div class="ttc" id="classtim__bus__slave_html_a54615f5ddeac9848ebea038bbd014ad8"><div class="ttname"><a href="classtim__bus__slave.html#a54615f5ddeac9848ebea038bbd014ad8">tim_bus_slave.req_data_lines</a></div><div class="ttdeci">inout req_data_linesstd_logic_vector (data_width - 1   downto   0)</div><div class="ttdoc">The data the transaction needs. Either read data is put onto this or write data is taken off it...</div><div class="ttdef"><b>Definition:</b> <a href="bus__slave_8vhdl_source.html#l00053">bus_slave.vhdl:53</a></div></div>
<div class="ttc" id="classtim__bus__slave_html_a64107e8722eb207c2b7b04bda3f9f49f"><div class="ttname"><a href="classtim__bus__slave.html#a64107e8722eb207c2b7b04bda3f9f49f">tim_bus_slave.req_pending</a></div><div class="ttdeci">out req_pendingstd_logic </div><div class="ttdoc">Tells the host device a bus request needs dealing with. </div><div class="ttdef"><b>Definition:</b> <a href="bus__slave_8vhdl_source.html#l00056">bus_slave.vhdl:56</a></div></div>
<div class="ttc" id="classtim__bus__master_html"><div class="ttname"><a href="classtim__bus__master.html">tim_bus_master</a></div><div class="ttdoc">The bus master controller module which arbitrates bus requests and responses. </div><div class="ttdef"><b>Definition:</b> <a href="bus__master_8vhdl_source.html#l00017">bus_master.vhdl:17</a></div></div>
<div class="ttc" id="classtim__bus__slave_html_ae49d529969c8d6489a0575332eac7dac"><div class="ttname"><a href="classtim__bus__slave.html#ae49d529969c8d6489a0575332eac7dac">tim_bus_slave.bus_lines</a></div><div class="ttdeci">inout bus_linesstd_logic_vector (data_width - 1   downto   0)</div><div class="ttdoc">The lines which carry data and addresses;. </div><div class="ttdef"><b>Definition:</b> <a href="bus__slave_8vhdl_source.html#l00035">bus_slave.vhdl:35</a></div></div>
<div class="ttc" id="classtim__bus_html"><div class="ttname"><a href="classtim__bus.html">tim_bus</a></div><div class="ttdoc">This package contains entity declarations and shared constant values for the bus logic modules...</div><div class="ttdef"><b>Definition:</b> <a href="bus__common_8vhdl_source.html#l00011">bus_common.vhdl:11</a></div></div>
<div class="ttc" id="classtim__bus__master_html_a560d0df4ff0010295d1f3d413a245fb0"><div class="ttname"><a href="classtim__bus__master.html#a560d0df4ff0010295d1f3d413a245fb0">tim_bus_master.bus_enable</a></div><div class="ttdeci">in bus_enablestd_logic </div><div class="ttdoc">Used to assert that the slave has read the bus lines and they can be updated. </div><div class="ttdef"><b>Definition:</b> <a href="bus__master_8vhdl_source.html#l00035">bus_master.vhdl:35</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.6-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_09571670ada7ed7a96bbb0146a01a89f.html">hw</a></li><li class="navelem"><a class="el" href="dir_00597f90f58b4f82e2ffb2ae3a23957b.html">bus</a></li><li class="navelem"><a class="el" href="tb__bus_8vhdl.html">tb_bus.vhdl</a></li>
  </ul>
</div>
</body>
</html>
