$comment
	File created using the following command:
		vcd file MEMDATA.msim.vcd -direction
$end
$date
	Sun Nov 17 01:54:20 2019
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module MEMDATA_vlg_vec_tst $end
$var reg 8 ! address [7:0] $end
$var reg 1 " clock $end
$var reg 8 # data [7:0] $end
$var reg 1 $ wren $end
$var wire 1 % q [7] $end
$var wire 1 & q [6] $end
$var wire 1 ' q [5] $end
$var wire 1 ( q [4] $end
$var wire 1 ) q [3] $end
$var wire 1 * q [2] $end
$var wire 1 + q [1] $end
$var wire 1 , q [0] $end
$var wire 1 - sampler $end
$scope module i1 $end
$var wire 1 . gnd $end
$var wire 1 / vcc $end
$var wire 1 0 unknown $end
$var tri1 1 1 devclrn $end
$var tri1 1 2 devpor $end
$var tri1 1 3 devoe $end
$var wire 1 4 wren~combout $end
$var wire 1 5 clock~combout $end
$var wire 1 6 clock~clkctrl_outclk $end
$var wire 1 7 data~combout [7] $end
$var wire 1 8 data~combout [6] $end
$var wire 1 9 data~combout [5] $end
$var wire 1 : data~combout [4] $end
$var wire 1 ; data~combout [3] $end
$var wire 1 < data~combout [2] $end
$var wire 1 = data~combout [1] $end
$var wire 1 > data~combout [0] $end
$var wire 1 ? address~combout [7] $end
$var wire 1 @ address~combout [6] $end
$var wire 1 A address~combout [5] $end
$var wire 1 B address~combout [4] $end
$var wire 1 C address~combout [3] $end
$var wire 1 D address~combout [2] $end
$var wire 1 E address~combout [1] $end
$var wire 1 F address~combout [0] $end
$var wire 1 G altsyncram_component|auto_generated|q_a [7] $end
$var wire 1 H altsyncram_component|auto_generated|q_a [6] $end
$var wire 1 I altsyncram_component|auto_generated|q_a [5] $end
$var wire 1 J altsyncram_component|auto_generated|q_a [4] $end
$var wire 1 K altsyncram_component|auto_generated|q_a [3] $end
$var wire 1 L altsyncram_component|auto_generated|q_a [2] $end
$var wire 1 M altsyncram_component|auto_generated|q_a [1] $end
$var wire 1 N altsyncram_component|auto_generated|q_a [0] $end
$var wire 1 O altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7] $end
$var wire 1 P altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6] $end
$var wire 1 Q altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5] $end
$var wire 1 R altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4] $end
$var wire 1 S altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3] $end
$var wire 1 T altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2] $end
$var wire 1 U altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1] $end
$var wire 1 V altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11111111 !
0"
b0 #
0$
0,
0+
0*
0)
0(
0'
0&
0%
x-
0.
1/
x0
11
12
13
04
05
06
0>
0=
0<
0;
0:
09
08
07
1F
1E
1D
1C
1B
1A
1@
1?
0N
0M
0L
0K
0J
0I
0H
0G
0V
0U
0T
0S
0R
0Q
0P
0O
$end
#5000
1"
15
16
0-
#10000
0"
05
06
1-
#15000
1"
15
16
0-
#20000
0"
05
06
1-
#25000
1"
15
16
0-
#30000
0"
05
06
1-
#35000
1"
15
16
0-
#40000
0"
05
06
1-
#45000
1"
15
16
0-
#50000
0"
05
06
1-
#55000
1"
15
16
0-
#60000
0"
05
06
1-
#65000
1"
15
16
0-
#70000
0"
05
06
1-
#75000
1"
15
16
0-
#80000
0"
05
06
1-
#85000
1"
15
16
0-
#90000
0"
05
06
1-
#95000
1"
15
16
0-
#100000
0"
05
06
1-
#105000
1"
15
16
0-
#110000
0"
05
06
1-
#115000
1"
15
16
0-
#120000
0"
05
06
1-
#125000
1"
15
16
0-
#130000
0"
05
06
1-
#135000
1"
15
16
0-
#140000
0"
05
06
1-
#145000
1"
15
16
0-
#150000
0"
05
06
1-
#155000
1"
15
16
0-
#160000
0"
05
06
1-
#165000
1"
15
16
0-
#170000
0"
05
06
1-
#175000
1"
15
16
0-
#180000
0"
05
06
1-
#185000
1"
15
16
0-
#190000
0"
05
06
1-
#195000
1"
15
16
0-
#200000
0"
05
06
1-
#205000
1"
15
16
0-
#210000
0"
05
06
1-
#215000
1"
15
16
0-
#220000
0"
05
06
1-
#225000
1"
15
16
0-
#230000
0"
05
06
1-
#235000
1"
15
16
0-
#240000
0"
05
06
1-
#245000
1"
15
16
0-
#250000
0"
05
06
1-
#255000
1"
15
16
0-
#260000
0"
05
06
1-
#265000
1"
15
16
0-
#270000
0"
05
06
1-
#275000
1"
15
16
0-
#280000
0"
05
06
1-
#285000
1"
15
16
0-
#290000
0"
05
06
1-
#295000
1"
15
16
0-
#300000
0"
05
06
1-
#305000
1"
15
16
0-
#310000
0"
05
06
1-
#315000
1"
15
16
0-
#320000
0"
05
06
1-
#325000
1"
15
16
0-
#330000
0"
05
06
1-
#335000
1"
15
16
0-
#340000
b1000 #
b1100 #
b1110 #
b1111 #
1$
0"
1>
1=
1<
1;
14
05
06
1-
#345000
1"
15
16
0-
#345001
1V
1U
1T
1S
1N
1M
1L
1K
1,
1+
1*
1)
#350000
0"
05
06
1-
#355000
1"
15
16
0-
#360000
0"
05
06
1-
#365000
1"
15
16
0-
#370000
0"
05
06
1-
#375000
1"
15
16
0-
#380000
0"
05
06
1-
#385000
1"
15
16
0-
#390000
0"
05
06
1-
#395000
1"
15
16
0-
#400000
0"
05
06
1-
#405000
1"
15
16
0-
#410000
0"
05
06
1-
#415000
1"
15
16
0-
#420000
0"
05
06
1-
#425000
1"
15
16
0-
#430000
0"
05
06
1-
#435000
1"
15
16
0-
#440000
0"
05
06
1-
#445000
1"
15
16
0-
#450000
0"
05
06
1-
#455000
1"
15
16
0-
#460000
0"
05
06
1-
#465000
1"
15
16
0-
#470000
0"
05
06
1-
#475000
1"
15
16
0-
#480000
0"
05
06
1-
#485000
1"
15
16
0-
#490000
0"
05
06
1-
#495000
1"
15
16
0-
#500000
0"
05
06
1-
#505000
1"
15
16
0-
#510000
0"
05
06
1-
#515000
1"
15
16
0-
#520000
0"
05
06
1-
#525000
1"
15
16
0-
#530000
0"
05
06
1-
#535000
1"
15
16
0-
#540000
0"
05
06
1-
#545000
1"
15
16
0-
#550000
0"
05
06
1-
#555000
1"
15
16
0-
#560000
0"
05
06
1-
#565000
1"
15
16
0-
#570000
0"
05
06
1-
#575000
1"
15
16
0-
#580000
b111 #
b11 #
b1 #
b0 #
0"
0>
0=
0<
0;
05
06
1-
#585000
1"
15
16
0-
#585001
0V
0U
0T
0S
0N
0M
0L
0K
0,
0+
0*
0)
#590000
0"
05
06
1-
#595000
1"
15
16
0-
#600000
0"
05
06
1-
#605000
1"
15
16
0-
#610000
0"
05
06
1-
#615000
1"
15
16
0-
#620000
0"
05
06
1-
#625000
1"
15
16
0-
#630000
0"
05
06
1-
#635000
1"
15
16
0-
#640000
0"
05
06
1-
#645000
1"
15
16
0-
#650000
0"
05
06
1-
#655000
1"
15
16
0-
#660000
0"
05
06
1-
#665000
1"
15
16
0-
#670000
b10000 #
b10001 #
0"
1>
1:
05
06
1-
#675000
1"
15
16
0-
#675001
1V
1R
1N
1J
1,
1(
#680000
0"
05
06
1-
#685000
1"
15
16
0-
#690000
0"
05
06
1-
#695000
1"
15
16
0-
#700000
0$
0"
04
05
06
1-
#705000
1"
15
16
0-
#710000
0"
05
06
1-
#715000
1"
15
16
0-
#720000
0"
05
06
1-
#725000
1"
15
16
0-
#730000
0"
05
06
1-
#735000
1"
15
16
0-
#740000
0"
05
06
1-
#745000
1"
15
16
0-
#750000
0"
05
06
1-
#755000
1"
15
16
0-
#760000
0"
05
06
1-
#765000
1"
15
16
0-
#770000
0"
05
06
1-
#775000
1"
15
16
0-
#780000
0"
05
06
1-
#785000
1"
15
16
0-
#790000
0"
05
06
1-
#795000
1"
15
16
0-
#800000
b1 #
b0 #
0"
0>
0:
05
06
1-
#805000
1"
15
16
0-
#810000
0"
05
06
1-
#815000
1"
15
16
0-
#820000
0"
05
06
1-
#825000
1"
15
16
0-
#830000
0"
05
06
1-
#835000
1"
15
16
0-
#840000
0"
05
06
1-
#845000
1"
15
16
0-
#850000
0"
05
06
1-
#855000
1"
15
16
0-
#860000
0"
05
06
1-
#865000
1"
15
16
0-
#870000
0"
05
06
1-
#875000
1"
15
16
0-
#880000
0"
05
06
1-
#885000
1"
15
16
0-
#890000
0"
05
06
1-
#895000
1"
15
16
0-
#900000
0"
05
06
1-
#905000
1"
15
16
0-
#910000
0"
05
06
1-
#915000
1"
15
16
0-
#920000
0"
05
06
1-
#925000
1"
15
16
0-
#930000
0"
05
06
1-
#935000
1"
15
16
0-
#940000
0"
05
06
1-
#945000
1"
15
16
0-
#950000
0"
05
06
1-
#955000
1"
15
16
0-
#960000
0"
05
06
1-
#965000
1"
15
16
0-
#970000
0"
05
06
1-
#975000
1"
15
16
0-
#980000
0"
05
06
1-
#985000
1"
15
16
0-
#990000
0"
05
06
1-
#995000
1"
15
16
0-
#1000000
