# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../ldpc_fifo.srcs/sources_1/ip/clk_wiz_0" \
"../../../../ldpc_fifo.srcs/sources_1/ip/ila_0/sim/ila_0.v" \
"../../../../ldpc_fifo.srcs/sources_1/ip/H4/H4_sim_netlist.v" \
"../../../../ldpc_fifo.srcs/sources_1/ip/h3/h3_sim_netlist.v" \
"../../../../ldpc_fifo.srcs/sources_1/ip/H2/H2_sim_netlist.v" \
"../../../../ldpc_fifo.srcs/sources_1/ip/H1/H1_sim_netlist.v" \
"../../../../ldpc_fifo.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_sim_netlist.v" \
"../../../../ldpc_fifo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v" \
"../../../../ldpc_fifo.srcs/sources_1/imports/Desktop/encode.v" \
"../../../../ldpc_fifo.srcs/sources_1/imports/new/fifo_control.v" \
"../../../../ldpc_fifo.srcs/sources_1/imports/code/ldpc.v" \
"../../../../ldpc_fifo.srcs/sources_1/new/top_test.v" \
"../../../../ldpc_fifo.srcs/sim_1/new/top_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
