#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\verilog\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\verilog\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\verilog\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\verilog\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\verilog\iverilog\lib\ivl\va_math.vpi";
S_000001b14742b130 .scope module, "Testbench" "Testbench" 2 10;
 .timescale 0 0;
v000001b147485a90_0 .var "CLK", 0 0;
v000001b147486030_0 .var "INSTRUCTION", 31 0;
v000001b147487430_0 .net "PC", 31 0, v000001b147484520_0;  1 drivers
v000001b147486490_0 .var "RESET", 0 0;
v000001b147486710_0 .var/i "i", 31 0;
E_000001b147424300 .event anyedge, v000001b147484520_0;
S_000001b147414e90 .scope module, "mycpu" "cpu" 2 15, 3 9 0, S_000001b14742b130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 32 "INSTRUCTION";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RESET";
v000001b147484e80_0 .net "ALUop", 2 0, v000001b147483da0_0;  1 drivers
v000001b147485100_0 .net "CLK", 0 0, v000001b147485a90_0;  1 drivers
v000001b1474851a0_0 .net "I12", 7 0, v000001b1474847a0_0;  1 drivers
v000001b147485560_0 .net "INSTRUCTION", 31 0, v000001b147486030_0;  1 drivers
v000001b147485600_0 .net "PC", 31 0, v000001b147484520_0;  alias, 1 drivers
v000001b147486a30_0 .net "RESET", 0 0, v000001b147486490_0;  1 drivers
v000001b1474865d0_0 .net "immediate", 7 0, v000001b147485240_0;  1 drivers
v000001b147485bd0_0 .net "isregout", 0 0, v000001b1474852e0_0;  1 drivers
v000001b147485db0_0 .net "istwoscomp", 0 0, v000001b1474845c0_0;  1 drivers
v000001b147486170_0 .net "opcode", 7 0, v000001b147485380_0;  1 drivers
v000001b147486670_0 .net "readreg1", 2 0, v000001b147483b20_0;  1 drivers
v000001b147485f90_0 .net "readreg2", 2 0, v000001b1474838a0_0;  1 drivers
v000001b1474859f0_0 .net "regout1", 7 0, L_000001b14741e530;  1 drivers
v000001b147486850_0 .net "regout2", 7 0, L_000001b14741ddc0;  1 drivers
v000001b147486530_0 .net "regout2ORimmediate", 7 0, v000001b147484160_0;  1 drivers
v000001b1474876b0_0 .net "twoscompout", 7 0, v000001b147484ca0_0;  1 drivers
v000001b147486e90_0 .net "writeanable", 0 0, v000001b147483940_0;  1 drivers
v000001b147485b30_0 .net "writedata", 7 0, v000001b1474275a0_0;  1 drivers
v000001b147486210_0 .net "writereg", 2 0, v000001b147483e40_0;  1 drivers
S_000001b147415020 .scope module, "alu" "ALUUnit" 3 34, 4 42 0, S_000001b147414e90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data1";
    .port_info 1 /INPUT 8 "data2";
    .port_info 2 /INPUT 3 "select";
    .port_info 3 /OUTPUT 8 "result";
v000001b147427c80_0 .net "Ii1", 7 0, L_000001b14741e290;  1 drivers
v000001b147427f00_0 .net "Ii2", 7 0, L_000001b1474860d0;  1 drivers
v000001b147427d20_0 .net "Ii3", 7 0, L_000001b14741e450;  1 drivers
v000001b147427820_0 .net "Ii4", 7 0, L_000001b14741e300;  1 drivers
v000001b147427dc0_0 .net "data1", 7 0, L_000001b14741e530;  alias, 1 drivers
v000001b147483a80_0 .net "data2", 7 0, v000001b147484160_0;  alias, 1 drivers
v000001b147484840_0 .net "result", 7 0, v000001b1474275a0_0;  alias, 1 drivers
v000001b1474839e0_0 .net "select", 2 0, v000001b147483da0_0;  alias, 1 drivers
S_000001b14740d840 .scope module, "add" "AddUnit" 4 50, 4 7 0, S_000001b147415020;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data1";
    .port_info 1 /INPUT 8 "data2";
    .port_info 2 /OUTPUT 8 "result";
v000001b1474270a0_0 .net "data1", 7 0, L_000001b14741e530;  alias, 1 drivers
v000001b147427500_0 .net "data2", 7 0, v000001b147484160_0;  alias, 1 drivers
v000001b147427960_0 .net "result", 7 0, L_000001b1474860d0;  alias, 1 drivers
L_000001b1474860d0 .delay 8 (2,2,2) L_000001b1474860d0/d;
L_000001b1474860d0/d .arith/sum 8, L_000001b14741e530, v000001b147484160_0;
S_000001b14740d9d0 .scope module, "and1" "AndUnit" 4 51, 4 13 0, S_000001b147415020;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data1";
    .port_info 1 /INPUT 8 "data2";
    .port_info 2 /OUTPUT 8 "result";
L_000001b14741e450/d .functor AND 8, L_000001b14741e530, v000001b147484160_0, C4<11111111>, C4<11111111>;
L_000001b14741e450 .delay 8 (1,1,1) L_000001b14741e450/d;
v000001b147427140_0 .net "data1", 7 0, L_000001b14741e530;  alias, 1 drivers
v000001b147427be0_0 .net "data2", 7 0, v000001b147484160_0;  alias, 1 drivers
v000001b1474271e0_0 .net "result", 7 0, L_000001b14741e450;  alias, 1 drivers
S_000001b147410960 .scope module, "forward" "ForwardUnit" 4 49, 4 1 0, S_000001b147415020;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data2";
    .port_info 1 /OUTPUT 8 "result";
L_000001b14741e290/d .functor BUFZ 8, v000001b147484160_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001b14741e290 .delay 8 (1,1,1) L_000001b14741e290/d;
v000001b147427fa0_0 .net "data2", 7 0, v000001b147484160_0;  alias, 1 drivers
v000001b147427aa0_0 .net "result", 7 0, L_000001b14741e290;  alias, 1 drivers
S_000001b147410af0 .scope module, "mux" "MuxUnit" 4 53, 4 25 0, S_000001b147415020;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "I1";
    .port_info 1 /INPUT 8 "I2";
    .port_info 2 /INPUT 8 "I3";
    .port_info 3 /INPUT 8 "I4";
    .port_info 4 /INPUT 3 "select";
    .port_info 5 /OUTPUT 8 "result";
v000001b147427280_0 .net "I1", 7 0, L_000001b14741e290;  alias, 1 drivers
v000001b147427320_0 .net "I2", 7 0, L_000001b1474860d0;  alias, 1 drivers
v000001b1474278c0_0 .net "I3", 7 0, L_000001b14741e450;  alias, 1 drivers
v000001b147427460_0 .net "I4", 7 0, L_000001b14741e300;  alias, 1 drivers
v000001b1474275a0_0 .var "result", 7 0;
v000001b147427e60_0 .net "select", 2 0, v000001b147483da0_0;  alias, 1 drivers
E_000001b147424380/0 .event anyedge, v000001b147427e60_0, v000001b147427aa0_0, v000001b147427960_0, v000001b1474271e0_0;
E_000001b147424380/1 .event anyedge, v000001b147427460_0;
E_000001b147424380 .event/or E_000001b147424380/0, E_000001b147424380/1;
S_000001b147415ba0 .scope module, "or1" "OrUnit" 4 52, 4 19 0, S_000001b147415020;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data1";
    .port_info 1 /INPUT 8 "data2";
    .port_info 2 /OUTPUT 8 "result";
L_000001b14741e300/d .functor OR 8, L_000001b14741e530, v000001b147484160_0, C4<00000000>, C4<00000000>;
L_000001b14741e300 .delay 8 (1,1,1) L_000001b14741e300/d;
v000001b147427a00_0 .net "data1", 7 0, L_000001b14741e530;  alias, 1 drivers
v000001b147427640_0 .net "data2", 7 0, v000001b147484160_0;  alias, 1 drivers
v000001b147427780_0 .net "result", 7 0, L_000001b14741e300;  alias, 1 drivers
S_000001b147415d30 .scope module, "controlUnit1" "controlunit" 3 29, 5 1 0, S_000001b147414e90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "opcode";
    .port_info 1 /OUTPUT 1 "writeanable";
    .port_info 2 /OUTPUT 1 "istwoscomp";
    .port_info 3 /OUTPUT 1 "isregout";
    .port_info 4 /OUTPUT 3 "ALUop";
v000001b147483da0_0 .var "ALUop", 2 0;
v000001b1474852e0_0 .var "isregout", 0 0;
v000001b1474845c0_0 .var "istwoscomp", 0 0;
v000001b147484020_0 .net "opcode", 7 0, v000001b147485380_0;  alias, 1 drivers
v000001b147483940_0 .var "writeanable", 0 0;
E_000001b1474246c0 .event anyedge, v000001b147484020_0;
S_000001b1474043a0 .scope module, "dec" "decoder" 3 27, 6 1 0, S_000001b147414e90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 8 "opcode";
    .port_info 2 /OUTPUT 8 "immediate";
    .port_info 3 /OUTPUT 3 "readreg2";
    .port_info 4 /OUTPUT 3 "readreg1";
    .port_info 5 /OUTPUT 3 "writereg";
v000001b147485240_0 .var "immediate", 7 0;
v000001b147484de0_0 .net "instruction", 31 0, v000001b147486030_0;  alias, 1 drivers
v000001b147485380_0 .var "opcode", 7 0;
v000001b147483b20_0 .var "readreg1", 2 0;
v000001b1474838a0_0 .var "readreg2", 2 0;
v000001b147483e40_0 .var "writereg", 2 0;
E_000001b147423980 .event anyedge, v000001b147484de0_0;
S_000001b147404530 .scope module, "mux1" "mux2x1" 3 32, 7 1 0, S_000001b147414e90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "input1";
    .port_info 1 /INPUT 8 "input2";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 8 "out";
v000001b147485740_0 .net "input1", 7 0, L_000001b14741ddc0;  alias, 1 drivers
v000001b147484480_0 .net "input2", 7 0, v000001b147484ca0_0;  alias, 1 drivers
v000001b1474847a0_0 .var "out", 7 0;
v000001b147484700_0 .net "select", 0 0, v000001b1474852e0_0;  alias, 1 drivers
E_000001b147424700 .event anyedge, v000001b1474852e0_0, v000001b147484480_0, v000001b147485740_0;
S_000001b14741d500 .scope module, "mux2" "mux2x1" 3 33, 7 1 0, S_000001b147414e90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "input1";
    .port_info 1 /INPUT 8 "input2";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 8 "out";
v000001b147483ee0_0 .net "input1", 7 0, v000001b147485240_0;  alias, 1 drivers
v000001b1474848e0_0 .net "input2", 7 0, v000001b1474847a0_0;  alias, 1 drivers
v000001b147484160_0 .var "out", 7 0;
v000001b1474842a0_0 .net "select", 0 0, v000001b1474852e0_0;  alias, 1 drivers
E_000001b147422dc0 .event anyedge, v000001b1474852e0_0, v000001b1474847a0_0, v000001b147485240_0;
S_000001b14741d690 .scope module, "pc1" "pc" 3 28, 8 1 0, S_000001b147414e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /OUTPUT 32 "pc";
v000001b147483bc0_0 .net "CLK", 0 0, v000001b147485a90_0;  alias, 1 drivers
v000001b1474854c0_0 .net "RESET", 0 0, v000001b147486490_0;  alias, 1 drivers
v000001b147484520_0 .var "pc", 31 0;
E_000001b147422b00 .event posedge, v000001b147483bc0_0;
S_000001b14750e270 .scope module, "regfile" "reg_file" 3 30, 9 1 0, S_000001b147414e90;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "OUT2ADDRESS";
    .port_info 1 /INPUT 3 "OUT1ADDRESS";
    .port_info 2 /INPUT 3 "INADDRESS";
    .port_info 3 /INPUT 8 "IN";
    .port_info 4 /INPUT 1 "WRITE";
    .port_info 5 /INPUT 1 "CLOCK";
    .port_info 6 /INPUT 1 "RESET";
    .port_info 7 /OUTPUT 8 "OUT1";
    .port_info 8 /OUTPUT 8 "OUT2";
L_000001b14741e530/d .functor BUFZ 8, L_000001b1474868f0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001b14741e530 .delay 8 (2,2,2) L_000001b14741e530/d;
L_000001b14741ddc0/d .functor BUFZ 8, L_000001b147485e50, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001b14741ddc0 .delay 8 (2,2,2) L_000001b14741ddc0/d;
v000001b147483d00_0 .net "CLOCK", 0 0, v000001b147485a90_0;  alias, 1 drivers
v000001b147483f80_0 .net "IN", 7 0, v000001b1474275a0_0;  alias, 1 drivers
v000001b147484660_0 .net "INADDRESS", 2 0, v000001b147483e40_0;  alias, 1 drivers
v000001b1474843e0_0 .net "OUT1", 7 0, L_000001b14741e530;  alias, 1 drivers
v000001b147484fc0_0 .net "OUT1ADDRESS", 2 0, v000001b147483b20_0;  alias, 1 drivers
v000001b147484d40_0 .net "OUT2", 7 0, L_000001b14741ddc0;  alias, 1 drivers
v000001b147484340_0 .net "OUT2ADDRESS", 2 0, v000001b1474838a0_0;  alias, 1 drivers
v000001b147484f20 .array "REGISTER", 0 7, 7 0;
v000001b1474856a0_0 .net "RESET", 0 0, v000001b147486490_0;  alias, 1 drivers
v000001b147485420_0 .net "WRITE", 0 0, v000001b147483940_0;  alias, 1 drivers
v000001b147484980_0 .net *"_ivl_0", 7 0, L_000001b1474868f0;  1 drivers
v000001b1474840c0_0 .net *"_ivl_10", 4 0, L_000001b1474872f0;  1 drivers
L_000001b1475100d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b147484200_0 .net *"_ivl_13", 1 0, L_000001b1475100d0;  1 drivers
v000001b147484a20_0 .net *"_ivl_2", 4 0, L_000001b1474867b0;  1 drivers
L_000001b147510088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b147484ac0_0 .net *"_ivl_5", 1 0, L_000001b147510088;  1 drivers
v000001b147484b60_0 .net *"_ivl_8", 7 0, L_000001b147485e50;  1 drivers
v000001b147485060_0 .var/i "i", 31 0;
L_000001b1474868f0 .array/port v000001b147484f20, L_000001b1474867b0;
L_000001b1474867b0 .concat [ 3 2 0 0], v000001b147483b20_0, L_000001b147510088;
L_000001b147485e50 .array/port v000001b147484f20, L_000001b1474872f0;
L_000001b1474872f0 .concat [ 3 2 0 0], v000001b1474838a0_0, L_000001b1475100d0;
S_000001b14750e400 .scope module, "twoscom" "twocomp" 3 31, 10 1 0, S_000001b147414e90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "input_nupm";
    .port_info 1 /OUTPUT 8 "output_nupm";
v000001b147484c00_0 .net "input_nupm", 7 0, L_000001b14741ddc0;  alias, 1 drivers
v000001b147484ca0_0 .var/s "output_nupm", 7 0;
E_000001b147423780 .event anyedge, v000001b147485740_0;
    .scope S_000001b1474043a0;
T_0 ;
    %wait E_000001b147423980;
    %load/vec4 v000001b147484de0_0;
    %parti/s 8, 24, 6;
    %store/vec4 v000001b147485380_0, 0, 8;
    %load/vec4 v000001b147484de0_0;
    %parti/s 3, 16, 6;
    %store/vec4 v000001b147483e40_0, 0, 3;
    %load/vec4 v000001b147484de0_0;
    %parti/s 3, 8, 5;
    %store/vec4 v000001b147483b20_0, 0, 3;
    %load/vec4 v000001b147484de0_0;
    %parti/s 3, 0, 2;
    %store/vec4 v000001b1474838a0_0, 0, 3;
    %load/vec4 v000001b147484de0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v000001b147485240_0, 0, 8;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001b14741d690;
T_1 ;
    %wait E_000001b147422b00;
    %load/vec4 v000001b1474854c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b147484520_0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001b147484520_0;
    %addi 4, 0, 32;
    %assign/vec4 v000001b147484520_0, 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001b147415d30;
T_2 ;
    %wait E_000001b1474246c0;
    %load/vec4 v000001b147484020_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b147483940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b1474845c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b1474852e0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001b147483da0_0, 0, 3;
    %jmp T_2.7;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b147483940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b1474845c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b1474852e0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001b147483da0_0, 0, 3;
    %jmp T_2.7;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b147483940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b1474845c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b1474852e0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001b147483da0_0, 0, 3;
    %jmp T_2.7;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b147483940_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b1474845c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b1474852e0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001b147483da0_0, 0, 3;
    %jmp T_2.7;
T_2.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b147483940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b1474845c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b1474852e0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001b147483da0_0, 0, 3;
    %jmp T_2.7;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b147483940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b1474845c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b1474852e0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001b147483da0_0, 0, 3;
    %jmp T_2.7;
T_2.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b147483940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b1474845c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b1474852e0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001b147483da0_0, 0, 3;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001b14750e270;
T_3 ;
    %wait E_000001b147422b00;
    %load/vec4 v000001b1474856a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b147485060_0, 0, 32;
T_3.2 ;
    %load/vec4 v000001b147485060_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v000001b147485060_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b147484f20, 0, 4;
    %load/vec4 v000001b147485060_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b147485060_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001b147485420_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.4, 4;
    %delay 1, 0;
    %load/vec4 v000001b147483f80_0;
    %load/vec4 v000001b147484660_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b147484f20, 0, 4;
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001b14750e400;
T_4 ;
    %wait E_000001b147423780;
    %delay 1, 0;
    %load/vec4 v000001b147484c00_0;
    %inv;
    %addi 1, 0, 8;
    %store/vec4 v000001b147484ca0_0, 0, 8;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001b147404530;
T_5 ;
    %wait E_000001b147424700;
    %load/vec4 v000001b147484700_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v000001b147485740_0;
    %store/vec4 v000001b1474847a0_0, 0, 8;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001b147484480_0;
    %store/vec4 v000001b1474847a0_0, 0, 8;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001b14741d500;
T_6 ;
    %wait E_000001b147422dc0;
    %load/vec4 v000001b1474842a0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v000001b147483ee0_0;
    %store/vec4 v000001b147484160_0, 0, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001b1474848e0_0;
    %store/vec4 v000001b147484160_0, 0, 8;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001b147410af0;
T_7 ;
    %wait E_000001b147424380;
    %load/vec4 v000001b147427e60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v000001b1474275a0_0, 0, 8;
    %jmp T_7.5;
T_7.0 ;
    %load/vec4 v000001b147427280_0;
    %assign/vec4 v000001b1474275a0_0, 0;
    %jmp T_7.5;
T_7.1 ;
    %load/vec4 v000001b147427320_0;
    %assign/vec4 v000001b1474275a0_0, 0;
    %jmp T_7.5;
T_7.2 ;
    %load/vec4 v000001b1474278c0_0;
    %assign/vec4 v000001b1474275a0_0, 0;
    %jmp T_7.5;
T_7.3 ;
    %load/vec4 v000001b147427460_0;
    %assign/vec4 v000001b1474275a0_0, 0;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001b14742b130;
T_8 ;
    %wait E_000001b147424300;
    %delay 2, 0;
    %load/vec4 v000001b147487430_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 32;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 32;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 32;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %jmp T_8.6;
T_8.0 ;
    %pushi/vec4 262149, 0, 32;
    %store/vec4 v000001b147486030_0, 0, 32;
    %jmp T_8.6;
T_8.1 ;
    %pushi/vec4 131081, 0, 32;
    %store/vec4 v000001b147486030_0, 0, 32;
    %jmp T_8.6;
T_8.2 ;
    %pushi/vec4 33948674, 0, 32;
    %store/vec4 v000001b147486030_0, 0, 32;
    %jmp T_8.6;
T_8.3 ;
    %pushi/vec4 16777222, 0, 32;
    %store/vec4 v000001b147486030_0, 0, 32;
    %jmp T_8.6;
T_8.4 ;
    %pushi/vec4 65537, 0, 32;
    %store/vec4 v000001b147486030_0, 0, 32;
    %jmp T_8.6;
T_8.5 ;
    %pushi/vec4 33686017, 0, 32;
    %store/vec4 v000001b147486030_0, 0, 32;
    %jmp T_8.6;
T_8.6 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001b14742b130;
T_9 ;
    %vpi_call 2 39 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001b14742b130 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b147486710_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001b147486710_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_9.1, 5;
    %vpi_call 2 43 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v000001b147484f20, v000001b147486710_0 > {0 0 0};
    %load/vec4 v000001b147486710_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b147486710_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b147486490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b147485a90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b147486490_0, 0, 1;
    %delay 6, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b147486490_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 55 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_000001b14742b130;
T_10 ;
    %delay 4, 0;
    %load/vec4 v000001b147485a90_0;
    %inv;
    %store/vec4 v000001b147485a90_0, 0, 1;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "./cpu.v";
    "./alu.v";
    "./controlunit.v";
    "./decoder.v";
    "./mux2x1.v";
    "./pc.v";
    "./reg_file.v";
    "./2scompement.v";
