Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Aug  6 01:10:47 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.607        0.000                      0                  560        0.207        0.000                      0                  560        3.000        0.000                       0                   297  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.607        0.000                      0                  560        0.207        0.000                      0                  560        3.000        0.000                       0                   297  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.607ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.607ns  (required time - arrival time)
  Source:                 fsm3/out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm3/out_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.880ns  (logic 1.500ns (25.511%)  route 4.380ns (74.489%))
  Logic Levels:           5  (LUT3=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=296, unset)          0.973     0.973    fsm3/clk
    SLICE_X40Y72         FDRE                                         r  fsm3/out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[29]/Q
                         net (fo=3, routed)           0.645     2.074    fsm3/fsm3_out[29]
    SLICE_X43Y72         LUT4 (Prop_lut4_I1_O)        0.124     2.198 f  fsm3/A_write_data[31]_INST_0_i_45/O
                         net (fo=2, routed)           0.694     2.892    fsm3/A_write_data[31]_INST_0_i_45_n_0
    SLICE_X43Y72         LUT5 (Prop_lut5_I4_O)        0.124     3.016 f  fsm3/A_addr0[3]_INST_0_i_13/O
                         net (fo=2, routed)           0.854     3.870    fsm3/A_addr0[3]_INST_0_i_13_n_0
    SLICE_X38Y67         LUT3 (Prop_lut3_I1_O)        0.148     4.018 f  fsm3/out[31]_i_6__1/O
                         net (fo=5, routed)           0.753     4.771    fsm3/out[31]_i_6__1_n_0
    SLICE_X37Y65         LUT4 (Prop_lut4_I0_O)        0.322     5.093 r  fsm3/out[31]_i_5__2/O
                         net (fo=4, routed)           0.599     5.692    fsm3/out[31]_i_5__2_n_0
    SLICE_X41Y65         LUT3 (Prop_lut3_I1_O)        0.326     6.018 r  fsm3/out[31]_i_1/O
                         net (fo=29, routed)          0.835     6.853    fsm3/out[31]_i_1_n_0
    SLICE_X40Y70         FDRE                                         r  fsm3/out_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=296, unset)          0.924     7.924    fsm3/clk
    SLICE_X40Y70         FDRE                                         r  fsm3/out_reg[20]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X40Y70         FDRE (Setup_fdre_C_R)       -0.429     7.460    fsm3/out_reg[20]
  -------------------------------------------------------------------
                         required time                          7.460    
                         arrival time                          -6.853    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.607ns  (required time - arrival time)
  Source:                 fsm3/out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm3/out_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.880ns  (logic 1.500ns (25.511%)  route 4.380ns (74.489%))
  Logic Levels:           5  (LUT3=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=296, unset)          0.973     0.973    fsm3/clk
    SLICE_X40Y72         FDRE                                         r  fsm3/out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[29]/Q
                         net (fo=3, routed)           0.645     2.074    fsm3/fsm3_out[29]
    SLICE_X43Y72         LUT4 (Prop_lut4_I1_O)        0.124     2.198 f  fsm3/A_write_data[31]_INST_0_i_45/O
                         net (fo=2, routed)           0.694     2.892    fsm3/A_write_data[31]_INST_0_i_45_n_0
    SLICE_X43Y72         LUT5 (Prop_lut5_I4_O)        0.124     3.016 f  fsm3/A_addr0[3]_INST_0_i_13/O
                         net (fo=2, routed)           0.854     3.870    fsm3/A_addr0[3]_INST_0_i_13_n_0
    SLICE_X38Y67         LUT3 (Prop_lut3_I1_O)        0.148     4.018 f  fsm3/out[31]_i_6__1/O
                         net (fo=5, routed)           0.753     4.771    fsm3/out[31]_i_6__1_n_0
    SLICE_X37Y65         LUT4 (Prop_lut4_I0_O)        0.322     5.093 r  fsm3/out[31]_i_5__2/O
                         net (fo=4, routed)           0.599     5.692    fsm3/out[31]_i_5__2_n_0
    SLICE_X41Y65         LUT3 (Prop_lut3_I1_O)        0.326     6.018 r  fsm3/out[31]_i_1/O
                         net (fo=29, routed)          0.835     6.853    fsm3/out[31]_i_1_n_0
    SLICE_X40Y70         FDRE                                         r  fsm3/out_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=296, unset)          0.924     7.924    fsm3/clk
    SLICE_X40Y70         FDRE                                         r  fsm3/out_reg[21]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X40Y70         FDRE (Setup_fdre_C_R)       -0.429     7.460    fsm3/out_reg[21]
  -------------------------------------------------------------------
                         required time                          7.460    
                         arrival time                          -6.853    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.607ns  (required time - arrival time)
  Source:                 fsm3/out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm3/out_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.880ns  (logic 1.500ns (25.511%)  route 4.380ns (74.489%))
  Logic Levels:           5  (LUT3=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=296, unset)          0.973     0.973    fsm3/clk
    SLICE_X40Y72         FDRE                                         r  fsm3/out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[29]/Q
                         net (fo=3, routed)           0.645     2.074    fsm3/fsm3_out[29]
    SLICE_X43Y72         LUT4 (Prop_lut4_I1_O)        0.124     2.198 f  fsm3/A_write_data[31]_INST_0_i_45/O
                         net (fo=2, routed)           0.694     2.892    fsm3/A_write_data[31]_INST_0_i_45_n_0
    SLICE_X43Y72         LUT5 (Prop_lut5_I4_O)        0.124     3.016 f  fsm3/A_addr0[3]_INST_0_i_13/O
                         net (fo=2, routed)           0.854     3.870    fsm3/A_addr0[3]_INST_0_i_13_n_0
    SLICE_X38Y67         LUT3 (Prop_lut3_I1_O)        0.148     4.018 f  fsm3/out[31]_i_6__1/O
                         net (fo=5, routed)           0.753     4.771    fsm3/out[31]_i_6__1_n_0
    SLICE_X37Y65         LUT4 (Prop_lut4_I0_O)        0.322     5.093 r  fsm3/out[31]_i_5__2/O
                         net (fo=4, routed)           0.599     5.692    fsm3/out[31]_i_5__2_n_0
    SLICE_X41Y65         LUT3 (Prop_lut3_I1_O)        0.326     6.018 r  fsm3/out[31]_i_1/O
                         net (fo=29, routed)          0.835     6.853    fsm3/out[31]_i_1_n_0
    SLICE_X40Y70         FDRE                                         r  fsm3/out_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=296, unset)          0.924     7.924    fsm3/clk
    SLICE_X40Y70         FDRE                                         r  fsm3/out_reg[22]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X40Y70         FDRE (Setup_fdre_C_R)       -0.429     7.460    fsm3/out_reg[22]
  -------------------------------------------------------------------
                         required time                          7.460    
                         arrival time                          -6.853    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.607ns  (required time - arrival time)
  Source:                 fsm3/out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm3/out_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.880ns  (logic 1.500ns (25.511%)  route 4.380ns (74.489%))
  Logic Levels:           5  (LUT3=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=296, unset)          0.973     0.973    fsm3/clk
    SLICE_X40Y72         FDRE                                         r  fsm3/out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[29]/Q
                         net (fo=3, routed)           0.645     2.074    fsm3/fsm3_out[29]
    SLICE_X43Y72         LUT4 (Prop_lut4_I1_O)        0.124     2.198 f  fsm3/A_write_data[31]_INST_0_i_45/O
                         net (fo=2, routed)           0.694     2.892    fsm3/A_write_data[31]_INST_0_i_45_n_0
    SLICE_X43Y72         LUT5 (Prop_lut5_I4_O)        0.124     3.016 f  fsm3/A_addr0[3]_INST_0_i_13/O
                         net (fo=2, routed)           0.854     3.870    fsm3/A_addr0[3]_INST_0_i_13_n_0
    SLICE_X38Y67         LUT3 (Prop_lut3_I1_O)        0.148     4.018 f  fsm3/out[31]_i_6__1/O
                         net (fo=5, routed)           0.753     4.771    fsm3/out[31]_i_6__1_n_0
    SLICE_X37Y65         LUT4 (Prop_lut4_I0_O)        0.322     5.093 r  fsm3/out[31]_i_5__2/O
                         net (fo=4, routed)           0.599     5.692    fsm3/out[31]_i_5__2_n_0
    SLICE_X41Y65         LUT3 (Prop_lut3_I1_O)        0.326     6.018 r  fsm3/out[31]_i_1/O
                         net (fo=29, routed)          0.835     6.853    fsm3/out[31]_i_1_n_0
    SLICE_X40Y70         FDRE                                         r  fsm3/out_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=296, unset)          0.924     7.924    fsm3/clk
    SLICE_X40Y70         FDRE                                         r  fsm3/out_reg[23]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X40Y70         FDRE (Setup_fdre_C_R)       -0.429     7.460    fsm3/out_reg[23]
  -------------------------------------------------------------------
                         required time                          7.460    
                         arrival time                          -6.853    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.612ns  (required time - arrival time)
  Source:                 fsm3/out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm3/out_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.875ns  (logic 1.500ns (25.533%)  route 4.375ns (74.467%))
  Logic Levels:           5  (LUT3=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=296, unset)          0.973     0.973    fsm3/clk
    SLICE_X40Y72         FDRE                                         r  fsm3/out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[29]/Q
                         net (fo=3, routed)           0.645     2.074    fsm3/fsm3_out[29]
    SLICE_X43Y72         LUT4 (Prop_lut4_I1_O)        0.124     2.198 f  fsm3/A_write_data[31]_INST_0_i_45/O
                         net (fo=2, routed)           0.694     2.892    fsm3/A_write_data[31]_INST_0_i_45_n_0
    SLICE_X43Y72         LUT5 (Prop_lut5_I4_O)        0.124     3.016 f  fsm3/A_addr0[3]_INST_0_i_13/O
                         net (fo=2, routed)           0.854     3.870    fsm3/A_addr0[3]_INST_0_i_13_n_0
    SLICE_X38Y67         LUT3 (Prop_lut3_I1_O)        0.148     4.018 f  fsm3/out[31]_i_6__1/O
                         net (fo=5, routed)           0.753     4.771    fsm3/out[31]_i_6__1_n_0
    SLICE_X37Y65         LUT4 (Prop_lut4_I0_O)        0.322     5.093 r  fsm3/out[31]_i_5__2/O
                         net (fo=4, routed)           0.599     5.692    fsm3/out[31]_i_5__2_n_0
    SLICE_X41Y65         LUT3 (Prop_lut3_I1_O)        0.326     6.018 r  fsm3/out[31]_i_1/O
                         net (fo=29, routed)          0.830     6.848    fsm3/out[31]_i_1_n_0
    SLICE_X40Y71         FDRE                                         r  fsm3/out_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=296, unset)          0.924     7.924    fsm3/clk
    SLICE_X40Y71         FDRE                                         r  fsm3/out_reg[24]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X40Y71         FDRE (Setup_fdre_C_R)       -0.429     7.460    fsm3/out_reg[24]
  -------------------------------------------------------------------
                         required time                          7.460    
                         arrival time                          -6.848    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.612ns  (required time - arrival time)
  Source:                 fsm3/out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm3/out_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.875ns  (logic 1.500ns (25.533%)  route 4.375ns (74.467%))
  Logic Levels:           5  (LUT3=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=296, unset)          0.973     0.973    fsm3/clk
    SLICE_X40Y72         FDRE                                         r  fsm3/out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[29]/Q
                         net (fo=3, routed)           0.645     2.074    fsm3/fsm3_out[29]
    SLICE_X43Y72         LUT4 (Prop_lut4_I1_O)        0.124     2.198 f  fsm3/A_write_data[31]_INST_0_i_45/O
                         net (fo=2, routed)           0.694     2.892    fsm3/A_write_data[31]_INST_0_i_45_n_0
    SLICE_X43Y72         LUT5 (Prop_lut5_I4_O)        0.124     3.016 f  fsm3/A_addr0[3]_INST_0_i_13/O
                         net (fo=2, routed)           0.854     3.870    fsm3/A_addr0[3]_INST_0_i_13_n_0
    SLICE_X38Y67         LUT3 (Prop_lut3_I1_O)        0.148     4.018 f  fsm3/out[31]_i_6__1/O
                         net (fo=5, routed)           0.753     4.771    fsm3/out[31]_i_6__1_n_0
    SLICE_X37Y65         LUT4 (Prop_lut4_I0_O)        0.322     5.093 r  fsm3/out[31]_i_5__2/O
                         net (fo=4, routed)           0.599     5.692    fsm3/out[31]_i_5__2_n_0
    SLICE_X41Y65         LUT3 (Prop_lut3_I1_O)        0.326     6.018 r  fsm3/out[31]_i_1/O
                         net (fo=29, routed)          0.830     6.848    fsm3/out[31]_i_1_n_0
    SLICE_X40Y71         FDRE                                         r  fsm3/out_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=296, unset)          0.924     7.924    fsm3/clk
    SLICE_X40Y71         FDRE                                         r  fsm3/out_reg[25]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X40Y71         FDRE (Setup_fdre_C_R)       -0.429     7.460    fsm3/out_reg[25]
  -------------------------------------------------------------------
                         required time                          7.460    
                         arrival time                          -6.848    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.612ns  (required time - arrival time)
  Source:                 fsm3/out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm3/out_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.875ns  (logic 1.500ns (25.533%)  route 4.375ns (74.467%))
  Logic Levels:           5  (LUT3=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=296, unset)          0.973     0.973    fsm3/clk
    SLICE_X40Y72         FDRE                                         r  fsm3/out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[29]/Q
                         net (fo=3, routed)           0.645     2.074    fsm3/fsm3_out[29]
    SLICE_X43Y72         LUT4 (Prop_lut4_I1_O)        0.124     2.198 f  fsm3/A_write_data[31]_INST_0_i_45/O
                         net (fo=2, routed)           0.694     2.892    fsm3/A_write_data[31]_INST_0_i_45_n_0
    SLICE_X43Y72         LUT5 (Prop_lut5_I4_O)        0.124     3.016 f  fsm3/A_addr0[3]_INST_0_i_13/O
                         net (fo=2, routed)           0.854     3.870    fsm3/A_addr0[3]_INST_0_i_13_n_0
    SLICE_X38Y67         LUT3 (Prop_lut3_I1_O)        0.148     4.018 f  fsm3/out[31]_i_6__1/O
                         net (fo=5, routed)           0.753     4.771    fsm3/out[31]_i_6__1_n_0
    SLICE_X37Y65         LUT4 (Prop_lut4_I0_O)        0.322     5.093 r  fsm3/out[31]_i_5__2/O
                         net (fo=4, routed)           0.599     5.692    fsm3/out[31]_i_5__2_n_0
    SLICE_X41Y65         LUT3 (Prop_lut3_I1_O)        0.326     6.018 r  fsm3/out[31]_i_1/O
                         net (fo=29, routed)          0.830     6.848    fsm3/out[31]_i_1_n_0
    SLICE_X40Y71         FDRE                                         r  fsm3/out_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=296, unset)          0.924     7.924    fsm3/clk
    SLICE_X40Y71         FDRE                                         r  fsm3/out_reg[26]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X40Y71         FDRE (Setup_fdre_C_R)       -0.429     7.460    fsm3/out_reg[26]
  -------------------------------------------------------------------
                         required time                          7.460    
                         arrival time                          -6.848    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.612ns  (required time - arrival time)
  Source:                 fsm3/out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm3/out_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.875ns  (logic 1.500ns (25.533%)  route 4.375ns (74.467%))
  Logic Levels:           5  (LUT3=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=296, unset)          0.973     0.973    fsm3/clk
    SLICE_X40Y72         FDRE                                         r  fsm3/out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[29]/Q
                         net (fo=3, routed)           0.645     2.074    fsm3/fsm3_out[29]
    SLICE_X43Y72         LUT4 (Prop_lut4_I1_O)        0.124     2.198 f  fsm3/A_write_data[31]_INST_0_i_45/O
                         net (fo=2, routed)           0.694     2.892    fsm3/A_write_data[31]_INST_0_i_45_n_0
    SLICE_X43Y72         LUT5 (Prop_lut5_I4_O)        0.124     3.016 f  fsm3/A_addr0[3]_INST_0_i_13/O
                         net (fo=2, routed)           0.854     3.870    fsm3/A_addr0[3]_INST_0_i_13_n_0
    SLICE_X38Y67         LUT3 (Prop_lut3_I1_O)        0.148     4.018 f  fsm3/out[31]_i_6__1/O
                         net (fo=5, routed)           0.753     4.771    fsm3/out[31]_i_6__1_n_0
    SLICE_X37Y65         LUT4 (Prop_lut4_I0_O)        0.322     5.093 r  fsm3/out[31]_i_5__2/O
                         net (fo=4, routed)           0.599     5.692    fsm3/out[31]_i_5__2_n_0
    SLICE_X41Y65         LUT3 (Prop_lut3_I1_O)        0.326     6.018 r  fsm3/out[31]_i_1/O
                         net (fo=29, routed)          0.830     6.848    fsm3/out[31]_i_1_n_0
    SLICE_X40Y71         FDRE                                         r  fsm3/out_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=296, unset)          0.924     7.924    fsm3/clk
    SLICE_X40Y71         FDRE                                         r  fsm3/out_reg[27]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X40Y71         FDRE (Setup_fdre_C_R)       -0.429     7.460    fsm3/out_reg[27]
  -------------------------------------------------------------------
                         required time                          7.460    
                         arrival time                          -6.848    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.662ns  (required time - arrival time)
  Source:                 fsm3/out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm3/out_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.825ns  (logic 1.500ns (25.751%)  route 4.325ns (74.249%))
  Logic Levels:           5  (LUT3=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=296, unset)          0.973     0.973    fsm3/clk
    SLICE_X40Y72         FDRE                                         r  fsm3/out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[29]/Q
                         net (fo=3, routed)           0.645     2.074    fsm3/fsm3_out[29]
    SLICE_X43Y72         LUT4 (Prop_lut4_I1_O)        0.124     2.198 f  fsm3/A_write_data[31]_INST_0_i_45/O
                         net (fo=2, routed)           0.694     2.892    fsm3/A_write_data[31]_INST_0_i_45_n_0
    SLICE_X43Y72         LUT5 (Prop_lut5_I4_O)        0.124     3.016 f  fsm3/A_addr0[3]_INST_0_i_13/O
                         net (fo=2, routed)           0.854     3.870    fsm3/A_addr0[3]_INST_0_i_13_n_0
    SLICE_X38Y67         LUT3 (Prop_lut3_I1_O)        0.148     4.018 f  fsm3/out[31]_i_6__1/O
                         net (fo=5, routed)           0.753     4.771    fsm3/out[31]_i_6__1_n_0
    SLICE_X37Y65         LUT4 (Prop_lut4_I0_O)        0.322     5.093 r  fsm3/out[31]_i_5__2/O
                         net (fo=4, routed)           0.599     5.692    fsm3/out[31]_i_5__2_n_0
    SLICE_X41Y65         LUT3 (Prop_lut3_I1_O)        0.326     6.018 r  fsm3/out[31]_i_1/O
                         net (fo=29, routed)          0.780     6.798    fsm3/out[31]_i_1_n_0
    SLICE_X40Y72         FDRE                                         r  fsm3/out_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=296, unset)          0.924     7.924    fsm3/clk
    SLICE_X40Y72         FDRE                                         r  fsm3/out_reg[28]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X40Y72         FDRE (Setup_fdre_C_R)       -0.429     7.460    fsm3/out_reg[28]
  -------------------------------------------------------------------
                         required time                          7.460    
                         arrival time                          -6.798    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.662ns  (required time - arrival time)
  Source:                 fsm3/out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm3/out_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.825ns  (logic 1.500ns (25.751%)  route 4.325ns (74.249%))
  Logic Levels:           5  (LUT3=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=296, unset)          0.973     0.973    fsm3/clk
    SLICE_X40Y72         FDRE                                         r  fsm3/out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[29]/Q
                         net (fo=3, routed)           0.645     2.074    fsm3/fsm3_out[29]
    SLICE_X43Y72         LUT4 (Prop_lut4_I1_O)        0.124     2.198 f  fsm3/A_write_data[31]_INST_0_i_45/O
                         net (fo=2, routed)           0.694     2.892    fsm3/A_write_data[31]_INST_0_i_45_n_0
    SLICE_X43Y72         LUT5 (Prop_lut5_I4_O)        0.124     3.016 f  fsm3/A_addr0[3]_INST_0_i_13/O
                         net (fo=2, routed)           0.854     3.870    fsm3/A_addr0[3]_INST_0_i_13_n_0
    SLICE_X38Y67         LUT3 (Prop_lut3_I1_O)        0.148     4.018 f  fsm3/out[31]_i_6__1/O
                         net (fo=5, routed)           0.753     4.771    fsm3/out[31]_i_6__1_n_0
    SLICE_X37Y65         LUT4 (Prop_lut4_I0_O)        0.322     5.093 r  fsm3/out[31]_i_5__2/O
                         net (fo=4, routed)           0.599     5.692    fsm3/out[31]_i_5__2_n_0
    SLICE_X41Y65         LUT3 (Prop_lut3_I1_O)        0.326     6.018 r  fsm3/out[31]_i_1/O
                         net (fo=29, routed)          0.780     6.798    fsm3/out[31]_i_1_n_0
    SLICE_X40Y72         FDRE                                         r  fsm3/out_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=296, unset)          0.924     7.924    fsm3/clk
    SLICE_X40Y72         FDRE                                         r  fsm3/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X40Y72         FDRE (Setup_fdre_C_R)       -0.429     7.460    fsm3/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.460    
                         arrival time                          -6.798    
  -------------------------------------------------------------------
                         slack                                  0.662    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 fsm5/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed1/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.216%)  route 0.164ns (46.784%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=296, unset)          0.410     0.410    fsm5/clk
    SLICE_X37Y66         FDRE                                         r  fsm5/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y66         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  fsm5/out_reg[1]/Q
                         net (fo=9, routed)           0.164     0.715    fsm5/fsm5_out[1]
    SLICE_X36Y65         LUT6 (Prop_lut6_I2_O)        0.045     0.760 r  fsm5/out[0]_i_1__3/O
                         net (fo=1, routed)           0.000     0.760    cond_computed1/out_reg[0]_0
    SLICE_X36Y65         FDRE                                         r  cond_computed1/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=296, unset)          0.432     0.432    cond_computed1/clk
    SLICE_X36Y65         FDRE                                         r  cond_computed1/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y65         FDRE (Hold_fdre_C_D)         0.121     0.553    cond_computed1/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 j0/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j0/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.574%)  route 0.148ns (41.426%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=296, unset)          0.410     0.410    j0/clk
    SLICE_X36Y66         FDRE                                         r  j0/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y66         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  j0/out_reg[1]/Q
                         net (fo=7, routed)           0.148     0.722    j0/Q[1]
    SLICE_X36Y66         LUT6 (Prop_lut6_I4_O)        0.045     0.767 r  j0/out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.767    j0/out[2]_i_1_n_0
    SLICE_X36Y66         FDRE                                         r  j0/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=296, unset)          0.432     0.432    j0/clk
    SLICE_X36Y66         FDRE                                         r  j0/out_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y66         FDRE (Hold_fdre_C_D)         0.121     0.553    j0/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.767    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 fsm5/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm5/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.991%)  route 0.146ns (44.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=296, unset)          0.410     0.410    fsm5/clk
    SLICE_X37Y65         FDRE                                         r  fsm5/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  fsm5/out_reg[0]/Q
                         net (fo=9, routed)           0.146     0.697    fsm5/fsm5_out[0]
    SLICE_X37Y65         LUT6 (Prop_lut6_I5_O)        0.045     0.742 r  fsm5/out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.742    fsm5/out[0]_i_1_n_0
    SLICE_X37Y65         FDRE                                         r  fsm5/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=296, unset)          0.432     0.432    fsm5/clk
    SLICE_X37Y65         FDRE                                         r  fsm5/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y65         FDRE (Hold_fdre_C_D)         0.092     0.524    fsm5/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.742    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 i0/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            i0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=296, unset)          0.410     0.410    i0/clk
    SLICE_X35Y64         FDRE                                         r  i0/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y64         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  i0/out_reg[2]/Q
                         net (fo=8, routed)           0.168     0.719    i0/out_reg[2]_0
    SLICE_X35Y64         LUT4 (Prop_lut4_I1_O)        0.042     0.761 r  i0/out[3]_i_3__5/O
                         net (fo=1, routed)           0.000     0.761    i0/out[3]_i_3__5_n_0
    SLICE_X35Y64         FDRE                                         r  i0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=296, unset)          0.432     0.432    i0/clk
    SLICE_X35Y64         FDRE                                         r  i0/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X35Y64         FDRE (Hold_fdre_C_D)         0.107     0.539    i0/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           0.761    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 k0/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            k0/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.619%)  route 0.160ns (43.381%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=296, unset)          0.410     0.410    k0/clk
    SLICE_X38Y66         FDRE                                         r  k0/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y66         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  k0/out_reg[2]/Q
                         net (fo=6, routed)           0.160     0.734    k0/Q[2]
    SLICE_X38Y66         LUT6 (Prop_lut6_I0_O)        0.045     0.779 r  k0/out[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.779    k0/k0_in[2]
    SLICE_X38Y66         FDRE                                         r  k0/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=296, unset)          0.432     0.432    k0/clk
    SLICE_X38Y66         FDRE                                         r  k0/out_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y66         FDRE (Hold_fdre_C_D)         0.121     0.553    k0/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.779    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 fsm7/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            done_reg2/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.227ns (66.660%)  route 0.114ns (33.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=296, unset)          0.410     0.410    fsm7/clk
    SLICE_X33Y64         FDRE                                         r  fsm7/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDRE (Prop_fdre_C_Q)         0.128     0.538 f  fsm7/out_reg[1]/Q
                         net (fo=10, routed)          0.114     0.652    fsm7/fsm7_out[1]
    SLICE_X33Y64         LUT6 (Prop_lut6_I1_O)        0.099     0.751 r  fsm7/out[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.751    done_reg2/out_reg[0]_0
    SLICE_X33Y64         FDRE                                         r  done_reg2/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=296, unset)          0.432     0.432    done_reg2/clk
    SLICE_X33Y64         FDRE                                         r  done_reg2/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X33Y64         FDRE (Hold_fdre_C_D)         0.092     0.524    done_reg2/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.751    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 A_j_j0/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_j_j0/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=296, unset)          0.410     0.410    A_j_j0/clk
    SLICE_X35Y71         FDRE                                         r  A_j_j0/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  A_j_j0/done_reg/Q
                         net (fo=3, routed)           0.180     0.732    fsm4/A_j_j0_done
    SLICE_X35Y71         LUT5 (Prop_lut5_I0_O)        0.042     0.774 r  fsm4/out[31]_i_1/O
                         net (fo=33, routed)          0.000     0.774    A_j_j0/A_j_j0_write_en
    SLICE_X35Y71         FDRE                                         r  A_j_j0/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=296, unset)          0.432     0.432    A_j_j0/clk
    SLICE_X35Y71         FDRE                                         r  A_j_j0/done_reg/C
                         clock pessimism              0.000     0.432    
    SLICE_X35Y71         FDRE (Hold_fdre_C_D)         0.101     0.533    A_j_j0/done_reg
  -------------------------------------------------------------------
                         required time                         -0.533    
                         arrival time                           0.774    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 fsm3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm3/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=296, unset)          0.410     0.410    fsm3/clk
    SLICE_X41Y65         FDRE                                         r  fsm3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y65         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  fsm3/out_reg[0]/Q
                         net (fo=9, routed)           0.168     0.719    fsm3/out_reg[0]_0[0]
    SLICE_X41Y65         LUT5 (Prop_lut5_I4_O)        0.045     0.764 r  fsm3/out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.764    fsm3/out[0]_i_1_n_0
    SLICE_X41Y65         FDRE                                         r  fsm3/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=296, unset)          0.432     0.432    fsm3/clk
    SLICE_X41Y65         FDRE                                         r  fsm3/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X41Y65         FDRE (Hold_fdre_C_D)         0.091     0.523    fsm3/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.764    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 i0/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            i0/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=296, unset)          0.410     0.410    i0/clk
    SLICE_X35Y64         FDRE                                         r  i0/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y64         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  i0/out_reg[2]/Q
                         net (fo=8, routed)           0.168     0.719    i0/out_reg[2]_0
    SLICE_X35Y64         LUT3 (Prop_lut3_I0_O)        0.045     0.764 r  i0/out[2]_i_1__2/O
                         net (fo=1, routed)           0.000     0.764    i0/out[2]_i_1__2_n_0
    SLICE_X35Y64         FDRE                                         r  i0/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=296, unset)          0.432     0.432    i0/clk
    SLICE_X35Y64         FDRE                                         r  i0/out_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X35Y64         FDRE (Hold_fdre_C_D)         0.091     0.523    i0/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.764    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 k1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            k1/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.183ns (48.860%)  route 0.192ns (51.140%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=296, unset)          0.410     0.410    k1/clk
    SLICE_X37Y64         FDRE                                         r  k1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y64         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  k1/out_reg[0]/Q
                         net (fo=7, routed)           0.192     0.743    k1/Q[0]
    SLICE_X37Y64         LUT3 (Prop_lut3_I1_O)        0.042     0.785 r  k1/out[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.785    k1/k1_in[1]
    SLICE_X37Y64         FDRE                                         r  k1/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=296, unset)          0.432     0.432    k1/clk
    SLICE_X37Y64         FDRE                                         r  k1/out_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y64         FDRE (Hold_fdre_C_D)         0.107     0.539    k1/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           0.785    
  -------------------------------------------------------------------
                         slack                                  0.246    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X56Y73  A_i_j2/out_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X56Y73  A_i_j2/out_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X56Y73  A_i_j2/out_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X56Y73  A_i_j2/out_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X57Y72  A_i_j2/out_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X57Y72  A_i_j2/out_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X57Y72  A_i_j2/out_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X57Y72  A_i_j2/out_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X50Y70  A_i_j2/out_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X55Y75  A_i_j2/out_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X56Y73  A_i_j2/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X56Y73  A_i_j2/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X56Y73  A_i_j2/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X56Y73  A_i_j2/out_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X57Y72  A_i_j2/out_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X57Y72  A_i_j2/out_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X57Y72  A_i_j2/out_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X57Y72  A_i_j2/out_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X50Y70  A_i_j2/out_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X55Y75  A_i_j2/out_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X56Y73  A_i_j2/out_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X56Y73  A_i_j2/out_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X56Y73  A_i_j2/out_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X56Y73  A_i_j2/out_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X57Y72  A_i_j2/out_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X57Y72  A_i_j2/out_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X57Y72  A_i_j2/out_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X57Y72  A_i_j2/out_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X50Y70  A_i_j2/out_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X55Y75  A_i_j2/out_reg[20]/C



