
LAB_9_QUEUE_TASK_TO_TASK_MESSAGING.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000081ec  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000458  08008380  08008380  00009380  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080087d8  080087d8  0000a1d8  2**0
                  CONTENTS
  4 .ARM          00000008  080087d8  080087d8  000097d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080087e0  080087e0  0000a1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080087e0  080087e0  000097e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080087e4  080087e4  000097e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  080087e8  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000a1d8  2**0
                  CONTENTS
 10 .bss          00004bb4  200001d8  200001d8  0000a1d8  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20004d8c  20004d8c  0000a1d8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000a1d8  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001486a  00000000  00000000  0000a208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002f9f  00000000  00000000  0001ea72  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001260  00000000  00000000  00021a18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000e19  00000000  00000000  00022c78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00004299  00000000  00000000  00023a91  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00013d60  00000000  00000000  00027d2a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d5202  00000000  00000000  0003ba8a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00110c8c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005c64  00000000  00000000  00110cd0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000066  00000000  00000000  00116934  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d8 	.word	0x200001d8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008364 	.word	0x08008364

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001dc 	.word	0x200001dc
 80001cc:	08008364 	.word	0x08008364

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b96a 	b.w	8000e94 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	460c      	mov	r4, r1
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d14e      	bne.n	8000c82 <__udivmoddi4+0xaa>
 8000be4:	4694      	mov	ip, r2
 8000be6:	458c      	cmp	ip, r1
 8000be8:	4686      	mov	lr, r0
 8000bea:	fab2 f282 	clz	r2, r2
 8000bee:	d962      	bls.n	8000cb6 <__udivmoddi4+0xde>
 8000bf0:	b14a      	cbz	r2, 8000c06 <__udivmoddi4+0x2e>
 8000bf2:	f1c2 0320 	rsb	r3, r2, #32
 8000bf6:	4091      	lsls	r1, r2
 8000bf8:	fa20 f303 	lsr.w	r3, r0, r3
 8000bfc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c00:	4319      	orrs	r1, r3
 8000c02:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c06:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c0a:	fa1f f68c 	uxth.w	r6, ip
 8000c0e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c12:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c16:	fb07 1114 	mls	r1, r7, r4, r1
 8000c1a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c1e:	fb04 f106 	mul.w	r1, r4, r6
 8000c22:	4299      	cmp	r1, r3
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x64>
 8000c26:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c2e:	f080 8112 	bcs.w	8000e56 <__udivmoddi4+0x27e>
 8000c32:	4299      	cmp	r1, r3
 8000c34:	f240 810f 	bls.w	8000e56 <__udivmoddi4+0x27e>
 8000c38:	3c02      	subs	r4, #2
 8000c3a:	4463      	add	r3, ip
 8000c3c:	1a59      	subs	r1, r3, r1
 8000c3e:	fa1f f38e 	uxth.w	r3, lr
 8000c42:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c46:	fb07 1110 	mls	r1, r7, r0, r1
 8000c4a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c4e:	fb00 f606 	mul.w	r6, r0, r6
 8000c52:	429e      	cmp	r6, r3
 8000c54:	d90a      	bls.n	8000c6c <__udivmoddi4+0x94>
 8000c56:	eb1c 0303 	adds.w	r3, ip, r3
 8000c5a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c5e:	f080 80fc 	bcs.w	8000e5a <__udivmoddi4+0x282>
 8000c62:	429e      	cmp	r6, r3
 8000c64:	f240 80f9 	bls.w	8000e5a <__udivmoddi4+0x282>
 8000c68:	4463      	add	r3, ip
 8000c6a:	3802      	subs	r0, #2
 8000c6c:	1b9b      	subs	r3, r3, r6
 8000c6e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c72:	2100      	movs	r1, #0
 8000c74:	b11d      	cbz	r5, 8000c7e <__udivmoddi4+0xa6>
 8000c76:	40d3      	lsrs	r3, r2
 8000c78:	2200      	movs	r2, #0
 8000c7a:	e9c5 3200 	strd	r3, r2, [r5]
 8000c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d905      	bls.n	8000c92 <__udivmoddi4+0xba>
 8000c86:	b10d      	cbz	r5, 8000c8c <__udivmoddi4+0xb4>
 8000c88:	e9c5 0100 	strd	r0, r1, [r5]
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	4608      	mov	r0, r1
 8000c90:	e7f5      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000c92:	fab3 f183 	clz	r1, r3
 8000c96:	2900      	cmp	r1, #0
 8000c98:	d146      	bne.n	8000d28 <__udivmoddi4+0x150>
 8000c9a:	42a3      	cmp	r3, r4
 8000c9c:	d302      	bcc.n	8000ca4 <__udivmoddi4+0xcc>
 8000c9e:	4290      	cmp	r0, r2
 8000ca0:	f0c0 80f0 	bcc.w	8000e84 <__udivmoddi4+0x2ac>
 8000ca4:	1a86      	subs	r6, r0, r2
 8000ca6:	eb64 0303 	sbc.w	r3, r4, r3
 8000caa:	2001      	movs	r0, #1
 8000cac:	2d00      	cmp	r5, #0
 8000cae:	d0e6      	beq.n	8000c7e <__udivmoddi4+0xa6>
 8000cb0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cb4:	e7e3      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000cb6:	2a00      	cmp	r2, #0
 8000cb8:	f040 8090 	bne.w	8000ddc <__udivmoddi4+0x204>
 8000cbc:	eba1 040c 	sub.w	r4, r1, ip
 8000cc0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cc4:	fa1f f78c 	uxth.w	r7, ip
 8000cc8:	2101      	movs	r1, #1
 8000cca:	fbb4 f6f8 	udiv	r6, r4, r8
 8000cce:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cd2:	fb08 4416 	mls	r4, r8, r6, r4
 8000cd6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cda:	fb07 f006 	mul.w	r0, r7, r6
 8000cde:	4298      	cmp	r0, r3
 8000ce0:	d908      	bls.n	8000cf4 <__udivmoddi4+0x11c>
 8000ce2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ce6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000cea:	d202      	bcs.n	8000cf2 <__udivmoddi4+0x11a>
 8000cec:	4298      	cmp	r0, r3
 8000cee:	f200 80cd 	bhi.w	8000e8c <__udivmoddi4+0x2b4>
 8000cf2:	4626      	mov	r6, r4
 8000cf4:	1a1c      	subs	r4, r3, r0
 8000cf6:	fa1f f38e 	uxth.w	r3, lr
 8000cfa:	fbb4 f0f8 	udiv	r0, r4, r8
 8000cfe:	fb08 4410 	mls	r4, r8, r0, r4
 8000d02:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d06:	fb00 f707 	mul.w	r7, r0, r7
 8000d0a:	429f      	cmp	r7, r3
 8000d0c:	d908      	bls.n	8000d20 <__udivmoddi4+0x148>
 8000d0e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d12:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d16:	d202      	bcs.n	8000d1e <__udivmoddi4+0x146>
 8000d18:	429f      	cmp	r7, r3
 8000d1a:	f200 80b0 	bhi.w	8000e7e <__udivmoddi4+0x2a6>
 8000d1e:	4620      	mov	r0, r4
 8000d20:	1bdb      	subs	r3, r3, r7
 8000d22:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d26:	e7a5      	b.n	8000c74 <__udivmoddi4+0x9c>
 8000d28:	f1c1 0620 	rsb	r6, r1, #32
 8000d2c:	408b      	lsls	r3, r1
 8000d2e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d32:	431f      	orrs	r7, r3
 8000d34:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d38:	fa04 f301 	lsl.w	r3, r4, r1
 8000d3c:	ea43 030c 	orr.w	r3, r3, ip
 8000d40:	40f4      	lsrs	r4, r6
 8000d42:	fa00 f801 	lsl.w	r8, r0, r1
 8000d46:	0c38      	lsrs	r0, r7, #16
 8000d48:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d4c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d50:	fa1f fc87 	uxth.w	ip, r7
 8000d54:	fb00 441e 	mls	r4, r0, lr, r4
 8000d58:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d5c:	fb0e f90c 	mul.w	r9, lr, ip
 8000d60:	45a1      	cmp	r9, r4
 8000d62:	fa02 f201 	lsl.w	r2, r2, r1
 8000d66:	d90a      	bls.n	8000d7e <__udivmoddi4+0x1a6>
 8000d68:	193c      	adds	r4, r7, r4
 8000d6a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d6e:	f080 8084 	bcs.w	8000e7a <__udivmoddi4+0x2a2>
 8000d72:	45a1      	cmp	r9, r4
 8000d74:	f240 8081 	bls.w	8000e7a <__udivmoddi4+0x2a2>
 8000d78:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d7c:	443c      	add	r4, r7
 8000d7e:	eba4 0409 	sub.w	r4, r4, r9
 8000d82:	fa1f f983 	uxth.w	r9, r3
 8000d86:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d8a:	fb00 4413 	mls	r4, r0, r3, r4
 8000d8e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d92:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d96:	45a4      	cmp	ip, r4
 8000d98:	d907      	bls.n	8000daa <__udivmoddi4+0x1d2>
 8000d9a:	193c      	adds	r4, r7, r4
 8000d9c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000da0:	d267      	bcs.n	8000e72 <__udivmoddi4+0x29a>
 8000da2:	45a4      	cmp	ip, r4
 8000da4:	d965      	bls.n	8000e72 <__udivmoddi4+0x29a>
 8000da6:	3b02      	subs	r3, #2
 8000da8:	443c      	add	r4, r7
 8000daa:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dae:	fba0 9302 	umull	r9, r3, r0, r2
 8000db2:	eba4 040c 	sub.w	r4, r4, ip
 8000db6:	429c      	cmp	r4, r3
 8000db8:	46ce      	mov	lr, r9
 8000dba:	469c      	mov	ip, r3
 8000dbc:	d351      	bcc.n	8000e62 <__udivmoddi4+0x28a>
 8000dbe:	d04e      	beq.n	8000e5e <__udivmoddi4+0x286>
 8000dc0:	b155      	cbz	r5, 8000dd8 <__udivmoddi4+0x200>
 8000dc2:	ebb8 030e 	subs.w	r3, r8, lr
 8000dc6:	eb64 040c 	sbc.w	r4, r4, ip
 8000dca:	fa04 f606 	lsl.w	r6, r4, r6
 8000dce:	40cb      	lsrs	r3, r1
 8000dd0:	431e      	orrs	r6, r3
 8000dd2:	40cc      	lsrs	r4, r1
 8000dd4:	e9c5 6400 	strd	r6, r4, [r5]
 8000dd8:	2100      	movs	r1, #0
 8000dda:	e750      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000ddc:	f1c2 0320 	rsb	r3, r2, #32
 8000de0:	fa20 f103 	lsr.w	r1, r0, r3
 8000de4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000de8:	fa24 f303 	lsr.w	r3, r4, r3
 8000dec:	4094      	lsls	r4, r2
 8000dee:	430c      	orrs	r4, r1
 8000df0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000df4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000df8:	fa1f f78c 	uxth.w	r7, ip
 8000dfc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e00:	fb08 3110 	mls	r1, r8, r0, r3
 8000e04:	0c23      	lsrs	r3, r4, #16
 8000e06:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e0a:	fb00 f107 	mul.w	r1, r0, r7
 8000e0e:	4299      	cmp	r1, r3
 8000e10:	d908      	bls.n	8000e24 <__udivmoddi4+0x24c>
 8000e12:	eb1c 0303 	adds.w	r3, ip, r3
 8000e16:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e1a:	d22c      	bcs.n	8000e76 <__udivmoddi4+0x29e>
 8000e1c:	4299      	cmp	r1, r3
 8000e1e:	d92a      	bls.n	8000e76 <__udivmoddi4+0x29e>
 8000e20:	3802      	subs	r0, #2
 8000e22:	4463      	add	r3, ip
 8000e24:	1a5b      	subs	r3, r3, r1
 8000e26:	b2a4      	uxth	r4, r4
 8000e28:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e2c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e30:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e34:	fb01 f307 	mul.w	r3, r1, r7
 8000e38:	42a3      	cmp	r3, r4
 8000e3a:	d908      	bls.n	8000e4e <__udivmoddi4+0x276>
 8000e3c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e40:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e44:	d213      	bcs.n	8000e6e <__udivmoddi4+0x296>
 8000e46:	42a3      	cmp	r3, r4
 8000e48:	d911      	bls.n	8000e6e <__udivmoddi4+0x296>
 8000e4a:	3902      	subs	r1, #2
 8000e4c:	4464      	add	r4, ip
 8000e4e:	1ae4      	subs	r4, r4, r3
 8000e50:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e54:	e739      	b.n	8000cca <__udivmoddi4+0xf2>
 8000e56:	4604      	mov	r4, r0
 8000e58:	e6f0      	b.n	8000c3c <__udivmoddi4+0x64>
 8000e5a:	4608      	mov	r0, r1
 8000e5c:	e706      	b.n	8000c6c <__udivmoddi4+0x94>
 8000e5e:	45c8      	cmp	r8, r9
 8000e60:	d2ae      	bcs.n	8000dc0 <__udivmoddi4+0x1e8>
 8000e62:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e66:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e6a:	3801      	subs	r0, #1
 8000e6c:	e7a8      	b.n	8000dc0 <__udivmoddi4+0x1e8>
 8000e6e:	4631      	mov	r1, r6
 8000e70:	e7ed      	b.n	8000e4e <__udivmoddi4+0x276>
 8000e72:	4603      	mov	r3, r0
 8000e74:	e799      	b.n	8000daa <__udivmoddi4+0x1d2>
 8000e76:	4630      	mov	r0, r6
 8000e78:	e7d4      	b.n	8000e24 <__udivmoddi4+0x24c>
 8000e7a:	46d6      	mov	lr, sl
 8000e7c:	e77f      	b.n	8000d7e <__udivmoddi4+0x1a6>
 8000e7e:	4463      	add	r3, ip
 8000e80:	3802      	subs	r0, #2
 8000e82:	e74d      	b.n	8000d20 <__udivmoddi4+0x148>
 8000e84:	4606      	mov	r6, r0
 8000e86:	4623      	mov	r3, r4
 8000e88:	4608      	mov	r0, r1
 8000e8a:	e70f      	b.n	8000cac <__udivmoddi4+0xd4>
 8000e8c:	3e02      	subs	r6, #2
 8000e8e:	4463      	add	r3, ip
 8000e90:	e730      	b.n	8000cf4 <__udivmoddi4+0x11c>
 8000e92:	bf00      	nop

08000e94 <__aeabi_idiv0>:
 8000e94:	4770      	bx	lr
 8000e96:	bf00      	nop

08000e98 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e9c:	f000 fb4a 	bl	8001534 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ea0:	f000 f83e 	bl	8000f20 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ea4:	f000 f8a6 	bl	8000ff4 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000ea8:	f001 fde6 	bl	8002a78 <osKernelInitialize>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of Button2ledQueue */
  Button2ledQueueHandle = osMessageQueueNew (16, sizeof(uint16_t), &Button2ledQueue_attributes);
 8000eac:	4a11      	ldr	r2, [pc, #68]	@ (8000ef4 <main+0x5c>)
 8000eae:	2102      	movs	r1, #2
 8000eb0:	2010      	movs	r0, #16
 8000eb2:	f001 fed8 	bl	8002c66 <osMessageQueueNew>
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	4a0f      	ldr	r2, [pc, #60]	@ (8000ef8 <main+0x60>)
 8000eba:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000ebc:	4a0f      	ldr	r2, [pc, #60]	@ (8000efc <main+0x64>)
 8000ebe:	2100      	movs	r1, #0
 8000ec0:	480f      	ldr	r0, [pc, #60]	@ (8000f00 <main+0x68>)
 8000ec2:	f001 fe23 	bl	8002b0c <osThreadNew>
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	4a0e      	ldr	r2, [pc, #56]	@ (8000f04 <main+0x6c>)
 8000eca:	6013      	str	r3, [r2, #0]

  /* creation of LED_Task */
  LED_TaskHandle = osThreadNew(StartLED_Task, NULL, &LED_Task_attributes);
 8000ecc:	4a0e      	ldr	r2, [pc, #56]	@ (8000f08 <main+0x70>)
 8000ece:	2100      	movs	r1, #0
 8000ed0:	480e      	ldr	r0, [pc, #56]	@ (8000f0c <main+0x74>)
 8000ed2:	f001 fe1b 	bl	8002b0c <osThreadNew>
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	4a0d      	ldr	r2, [pc, #52]	@ (8000f10 <main+0x78>)
 8000eda:	6013      	str	r3, [r2, #0]

  /* creation of BTN_Task */
  BTN_TaskHandle = osThreadNew(StartBTN_Task, NULL, &BTN_Task_attributes);
 8000edc:	4a0d      	ldr	r2, [pc, #52]	@ (8000f14 <main+0x7c>)
 8000ede:	2100      	movs	r1, #0
 8000ee0:	480d      	ldr	r0, [pc, #52]	@ (8000f18 <main+0x80>)
 8000ee2:	f001 fe13 	bl	8002b0c <osThreadNew>
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	4a0c      	ldr	r2, [pc, #48]	@ (8000f1c <main+0x84>)
 8000eea:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000eec:	f001 fde8 	bl	8002ac0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000ef0:	bf00      	nop
 8000ef2:	e7fd      	b.n	8000ef0 <main+0x58>
 8000ef4:	08008438 	.word	0x08008438
 8000ef8:	20000204 	.word	0x20000204
 8000efc:	080083cc 	.word	0x080083cc
 8000f00:	080010b5 	.word	0x080010b5
 8000f04:	200001f8 	.word	0x200001f8
 8000f08:	080083f0 	.word	0x080083f0
 8000f0c:	080010c5 	.word	0x080010c5
 8000f10:	200001fc 	.word	0x200001fc
 8000f14:	08008414 	.word	0x08008414
 8000f18:	08001129 	.word	0x08001129
 8000f1c:	20000200 	.word	0x20000200

08000f20 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b094      	sub	sp, #80	@ 0x50
 8000f24:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f26:	f107 0320 	add.w	r3, r7, #32
 8000f2a:	2230      	movs	r2, #48	@ 0x30
 8000f2c:	2100      	movs	r1, #0
 8000f2e:	4618      	mov	r0, r3
 8000f30:	f005 fa9f 	bl	8006472 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f34:	f107 030c 	add.w	r3, r7, #12
 8000f38:	2200      	movs	r2, #0
 8000f3a:	601a      	str	r2, [r3, #0]
 8000f3c:	605a      	str	r2, [r3, #4]
 8000f3e:	609a      	str	r2, [r3, #8]
 8000f40:	60da      	str	r2, [r3, #12]
 8000f42:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f44:	2300      	movs	r3, #0
 8000f46:	60bb      	str	r3, [r7, #8]
 8000f48:	4b28      	ldr	r3, [pc, #160]	@ (8000fec <SystemClock_Config+0xcc>)
 8000f4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f4c:	4a27      	ldr	r2, [pc, #156]	@ (8000fec <SystemClock_Config+0xcc>)
 8000f4e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f52:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f54:	4b25      	ldr	r3, [pc, #148]	@ (8000fec <SystemClock_Config+0xcc>)
 8000f56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f58:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f5c:	60bb      	str	r3, [r7, #8]
 8000f5e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000f60:	2300      	movs	r3, #0
 8000f62:	607b      	str	r3, [r7, #4]
 8000f64:	4b22      	ldr	r3, [pc, #136]	@ (8000ff0 <SystemClock_Config+0xd0>)
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	4a21      	ldr	r2, [pc, #132]	@ (8000ff0 <SystemClock_Config+0xd0>)
 8000f6a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000f6e:	6013      	str	r3, [r2, #0]
 8000f70:	4b1f      	ldr	r3, [pc, #124]	@ (8000ff0 <SystemClock_Config+0xd0>)
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000f78:	607b      	str	r3, [r7, #4]
 8000f7a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000f7c:	2301      	movs	r3, #1
 8000f7e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000f80:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000f84:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f86:	2302      	movs	r3, #2
 8000f88:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000f8a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000f8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000f90:	2308      	movs	r3, #8
 8000f92:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000f94:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000f98:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000f9a:	2302      	movs	r3, #2
 8000f9c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000f9e:	2307      	movs	r3, #7
 8000fa0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fa2:	f107 0320 	add.w	r3, r7, #32
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	f000 fdd0 	bl	8001b4c <HAL_RCC_OscConfig>
 8000fac:	4603      	mov	r3, r0
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d001      	beq.n	8000fb6 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000fb2:	f000 f8f1 	bl	8001198 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fb6:	230f      	movs	r3, #15
 8000fb8:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000fba:	2302      	movs	r3, #2
 8000fbc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000fc2:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000fc6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000fc8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000fcc:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000fce:	f107 030c 	add.w	r3, r7, #12
 8000fd2:	2105      	movs	r1, #5
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	f001 f831 	bl	800203c <HAL_RCC_ClockConfig>
 8000fda:	4603      	mov	r3, r0
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d001      	beq.n	8000fe4 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000fe0:	f000 f8da 	bl	8001198 <Error_Handler>
  }
}
 8000fe4:	bf00      	nop
 8000fe6:	3750      	adds	r7, #80	@ 0x50
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	bd80      	pop	{r7, pc}
 8000fec:	40023800 	.word	0x40023800
 8000ff0:	40007000 	.word	0x40007000

08000ff4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b088      	sub	sp, #32
 8000ff8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ffa:	f107 030c 	add.w	r3, r7, #12
 8000ffe:	2200      	movs	r2, #0
 8001000:	601a      	str	r2, [r3, #0]
 8001002:	605a      	str	r2, [r3, #4]
 8001004:	609a      	str	r2, [r3, #8]
 8001006:	60da      	str	r2, [r3, #12]
 8001008:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800100a:	2300      	movs	r3, #0
 800100c:	60bb      	str	r3, [r7, #8]
 800100e:	4b26      	ldr	r3, [pc, #152]	@ (80010a8 <MX_GPIO_Init+0xb4>)
 8001010:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001012:	4a25      	ldr	r2, [pc, #148]	@ (80010a8 <MX_GPIO_Init+0xb4>)
 8001014:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001018:	6313      	str	r3, [r2, #48]	@ 0x30
 800101a:	4b23      	ldr	r3, [pc, #140]	@ (80010a8 <MX_GPIO_Init+0xb4>)
 800101c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800101e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001022:	60bb      	str	r3, [r7, #8]
 8001024:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001026:	2300      	movs	r3, #0
 8001028:	607b      	str	r3, [r7, #4]
 800102a:	4b1f      	ldr	r3, [pc, #124]	@ (80010a8 <MX_GPIO_Init+0xb4>)
 800102c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800102e:	4a1e      	ldr	r2, [pc, #120]	@ (80010a8 <MX_GPIO_Init+0xb4>)
 8001030:	f043 0301 	orr.w	r3, r3, #1
 8001034:	6313      	str	r3, [r2, #48]	@ 0x30
 8001036:	4b1c      	ldr	r3, [pc, #112]	@ (80010a8 <MX_GPIO_Init+0xb4>)
 8001038:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800103a:	f003 0301 	and.w	r3, r3, #1
 800103e:	607b      	str	r3, [r7, #4]
 8001040:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001042:	2300      	movs	r3, #0
 8001044:	603b      	str	r3, [r7, #0]
 8001046:	4b18      	ldr	r3, [pc, #96]	@ (80010a8 <MX_GPIO_Init+0xb4>)
 8001048:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800104a:	4a17      	ldr	r2, [pc, #92]	@ (80010a8 <MX_GPIO_Init+0xb4>)
 800104c:	f043 0308 	orr.w	r3, r3, #8
 8001050:	6313      	str	r3, [r2, #48]	@ 0x30
 8001052:	4b15      	ldr	r3, [pc, #84]	@ (80010a8 <MX_GPIO_Init+0xb4>)
 8001054:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001056:	f003 0308 	and.w	r3, r3, #8
 800105a:	603b      	str	r3, [r7, #0]
 800105c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LED1_Pin|LED2_Pin, GPIO_PIN_RESET);
 800105e:	2200      	movs	r2, #0
 8001060:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 8001064:	4811      	ldr	r0, [pc, #68]	@ (80010ac <MX_GPIO_Init+0xb8>)
 8001066:	f000 fd3d 	bl	8001ae4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BTN_Pin */
  GPIO_InitStruct.Pin = BTN_Pin;
 800106a:	2301      	movs	r3, #1
 800106c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800106e:	2300      	movs	r3, #0
 8001070:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001072:	2300      	movs	r3, #0
 8001074:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BTN_GPIO_Port, &GPIO_InitStruct);
 8001076:	f107 030c 	add.w	r3, r7, #12
 800107a:	4619      	mov	r1, r3
 800107c:	480c      	ldr	r0, [pc, #48]	@ (80010b0 <MX_GPIO_Init+0xbc>)
 800107e:	f000 fb7d 	bl	800177c <HAL_GPIO_Init>

  /*Configure GPIO pins : LED1_Pin LED2_Pin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin;
 8001082:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8001086:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001088:	2301      	movs	r3, #1
 800108a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800108c:	2300      	movs	r3, #0
 800108e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001090:	2300      	movs	r3, #0
 8001092:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001094:	f107 030c 	add.w	r3, r7, #12
 8001098:	4619      	mov	r1, r3
 800109a:	4804      	ldr	r0, [pc, #16]	@ (80010ac <MX_GPIO_Init+0xb8>)
 800109c:	f000 fb6e 	bl	800177c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80010a0:	bf00      	nop
 80010a2:	3720      	adds	r7, #32
 80010a4:	46bd      	mov	sp, r7
 80010a6:	bd80      	pop	{r7, pc}
 80010a8:	40023800 	.word	0x40023800
 80010ac:	40020c00 	.word	0x40020c00
 80010b0:	40020000 	.word	0x40020000

080010b4 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b082      	sub	sp, #8
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	  osDelay(10);
 80010bc:	200a      	movs	r0, #10
 80010be:	f001 fdb7 	bl	8002c30 <osDelay>
 80010c2:	e7fb      	b.n	80010bc <StartDefaultTask+0x8>

080010c4 <StartLED_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartLED_Task */
void StartLED_Task(void *argument)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b086      	sub	sp, #24
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartLED_Task */
  uint16_t previousState = GPIO_PIN_RESET;
 80010cc:	2300      	movs	r3, #0
 80010ce:	82fb      	strh	r3, [r7, #22]
  /* Infinite loop */
  for(;;)
  {
	  uint16_t currentState = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0);  // Read button state
 80010d0:	2101      	movs	r1, #1
 80010d2:	4812      	ldr	r0, [pc, #72]	@ (800111c <StartLED_Task+0x58>)
 80010d4:	f000 fcee 	bl	8001ab4 <HAL_GPIO_ReadPin>
 80010d8:	4603      	mov	r3, r0
 80010da:	82bb      	strh	r3, [r7, #20]
	  if (currentState == GPIO_PIN_SET && previousState == GPIO_PIN_RESET)
 80010dc:	8abb      	ldrh	r3, [r7, #20]
 80010de:	2b01      	cmp	r3, #1
 80010e0:	d115      	bne.n	800110e <StartLED_Task+0x4a>
 80010e2:	8afb      	ldrh	r3, [r7, #22]
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d112      	bne.n	800110e <StartLED_Task+0x4a>
	  {
		  AppCount++;  // Increment press count
 80010e8:	4b0d      	ldr	r3, [pc, #52]	@ (8001120 <StartLED_Task+0x5c>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	3301      	adds	r3, #1
 80010ee:	4a0c      	ldr	r2, [pc, #48]	@ (8001120 <StartLED_Task+0x5c>)
 80010f0:	6013      	str	r3, [r2, #0]
		  AlaMessage message = {currentState, AppCount};
 80010f2:	8abb      	ldrh	r3, [r7, #20]
 80010f4:	b2db      	uxtb	r3, r3
 80010f6:	733b      	strb	r3, [r7, #12]
 80010f8:	4b09      	ldr	r3, [pc, #36]	@ (8001120 <StartLED_Task+0x5c>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	613b      	str	r3, [r7, #16]
		  osMessageQueuePut(Button2ledQueueHandle, &message, 0, 0);
 80010fe:	4b09      	ldr	r3, [pc, #36]	@ (8001124 <StartLED_Task+0x60>)
 8001100:	6818      	ldr	r0, [r3, #0]
 8001102:	f107 010c 	add.w	r1, r7, #12
 8001106:	2300      	movs	r3, #0
 8001108:	2200      	movs	r2, #0
 800110a:	f001 fe1f 	bl	8002d4c <osMessageQueuePut>
	  }
	  previousState = currentState;  // Update state
 800110e:	8abb      	ldrh	r3, [r7, #20]
 8001110:	82fb      	strh	r3, [r7, #22]
	  osDelay(50);  // Debounce delay
 8001112:	2032      	movs	r0, #50	@ 0x32
 8001114:	f001 fd8c 	bl	8002c30 <osDelay>
  {
 8001118:	e7da      	b.n	80010d0 <StartLED_Task+0xc>
 800111a:	bf00      	nop
 800111c:	40020000 	.word	0x40020000
 8001120:	200001f4 	.word	0x200001f4
 8001124:	20000204 	.word	0x20000204

08001128 <StartBTN_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartBTN_Task */
void StartBTN_Task(void *argument)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b084      	sub	sp, #16
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartBTN_Task */
  AlaMessage receivedMessage;
  /* Infinite loop */
  for(;;)
  {
	  if (osMessageQueueGet(Button2ledQueueHandle, &receivedMessage, NULL, osWaitForever) == osOK)
 8001130:	4b0e      	ldr	r3, [pc, #56]	@ (800116c <StartBTN_Task+0x44>)
 8001132:	6818      	ldr	r0, [r3, #0]
 8001134:	f107 0108 	add.w	r1, r7, #8
 8001138:	f04f 33ff 	mov.w	r3, #4294967295
 800113c:	2200      	movs	r2, #0
 800113e:	f001 fe65 	bl	8002e0c <osMessageQueueGet>
 8001142:	4603      	mov	r3, r0
 8001144:	2b00      	cmp	r3, #0
 8001146:	d1f3      	bne.n	8001130 <StartBTN_Task+0x8>
	  {
		 if (receivedMessage.AppCount % 2 == 0)
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	f003 0301 	and.w	r3, r3, #1
 800114e:	2b00      	cmp	r3, #0
 8001150:	d105      	bne.n	800115e <StartBTN_Task+0x36>
		 {
			 HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);  // Toggle LED12
 8001152:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001156:	4806      	ldr	r0, [pc, #24]	@ (8001170 <StartBTN_Task+0x48>)
 8001158:	f000 fcdd 	bl	8001b16 <HAL_GPIO_TogglePin>
 800115c:	e7e8      	b.n	8001130 <StartBTN_Task+0x8>
		 }
		 else
		 {
			 HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_13);  // Toggle LED13
 800115e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001162:	4803      	ldr	r0, [pc, #12]	@ (8001170 <StartBTN_Task+0x48>)
 8001164:	f000 fcd7 	bl	8001b16 <HAL_GPIO_TogglePin>
	  if (osMessageQueueGet(Button2ledQueueHandle, &receivedMessage, NULL, osWaitForever) == osOK)
 8001168:	e7e2      	b.n	8001130 <StartBTN_Task+0x8>
 800116a:	bf00      	nop
 800116c:	20000204 	.word	0x20000204
 8001170:	40020c00 	.word	0x40020c00

08001174 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b082      	sub	sp, #8
 8001178:	af00      	add	r7, sp, #0
 800117a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	4a04      	ldr	r2, [pc, #16]	@ (8001194 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001182:	4293      	cmp	r3, r2
 8001184:	d101      	bne.n	800118a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001186:	f000 f9f7 	bl	8001578 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800118a:	bf00      	nop
 800118c:	3708      	adds	r7, #8
 800118e:	46bd      	mov	sp, r7
 8001190:	bd80      	pop	{r7, pc}
 8001192:	bf00      	nop
 8001194:	40010000 	.word	0x40010000

08001198 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001198:	b480      	push	{r7}
 800119a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800119c:	b672      	cpsid	i
}
 800119e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011a0:	bf00      	nop
 80011a2:	e7fd      	b.n	80011a0 <Error_Handler+0x8>

080011a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b082      	sub	sp, #8
 80011a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011aa:	2300      	movs	r3, #0
 80011ac:	607b      	str	r3, [r7, #4]
 80011ae:	4b12      	ldr	r3, [pc, #72]	@ (80011f8 <HAL_MspInit+0x54>)
 80011b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011b2:	4a11      	ldr	r2, [pc, #68]	@ (80011f8 <HAL_MspInit+0x54>)
 80011b4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80011b8:	6453      	str	r3, [r2, #68]	@ 0x44
 80011ba:	4b0f      	ldr	r3, [pc, #60]	@ (80011f8 <HAL_MspInit+0x54>)
 80011bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011be:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80011c2:	607b      	str	r3, [r7, #4]
 80011c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80011c6:	2300      	movs	r3, #0
 80011c8:	603b      	str	r3, [r7, #0]
 80011ca:	4b0b      	ldr	r3, [pc, #44]	@ (80011f8 <HAL_MspInit+0x54>)
 80011cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011ce:	4a0a      	ldr	r2, [pc, #40]	@ (80011f8 <HAL_MspInit+0x54>)
 80011d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80011d4:	6413      	str	r3, [r2, #64]	@ 0x40
 80011d6:	4b08      	ldr	r3, [pc, #32]	@ (80011f8 <HAL_MspInit+0x54>)
 80011d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011de:	603b      	str	r3, [r7, #0]
 80011e0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80011e2:	2200      	movs	r2, #0
 80011e4:	210f      	movs	r1, #15
 80011e6:	f06f 0001 	mvn.w	r0, #1
 80011ea:	f000 fa9d 	bl	8001728 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011ee:	bf00      	nop
 80011f0:	3708      	adds	r7, #8
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bd80      	pop	{r7, pc}
 80011f6:	bf00      	nop
 80011f8:	40023800 	.word	0x40023800

080011fc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b08c      	sub	sp, #48	@ 0x30
 8001200:	af00      	add	r7, sp, #0
 8001202:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8001204:	2300      	movs	r3, #0
 8001206:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8001208:	2300      	movs	r3, #0
 800120a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 800120c:	2300      	movs	r3, #0
 800120e:	60bb      	str	r3, [r7, #8]
 8001210:	4b2f      	ldr	r3, [pc, #188]	@ (80012d0 <HAL_InitTick+0xd4>)
 8001212:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001214:	4a2e      	ldr	r2, [pc, #184]	@ (80012d0 <HAL_InitTick+0xd4>)
 8001216:	f043 0301 	orr.w	r3, r3, #1
 800121a:	6453      	str	r3, [r2, #68]	@ 0x44
 800121c:	4b2c      	ldr	r3, [pc, #176]	@ (80012d0 <HAL_InitTick+0xd4>)
 800121e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001220:	f003 0301 	and.w	r3, r3, #1
 8001224:	60bb      	str	r3, [r7, #8]
 8001226:	68bb      	ldr	r3, [r7, #8]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001228:	f107 020c 	add.w	r2, r7, #12
 800122c:	f107 0310 	add.w	r3, r7, #16
 8001230:	4611      	mov	r1, r2
 8001232:	4618      	mov	r0, r3
 8001234:	f001 f90e 	bl	8002454 <HAL_RCC_GetClockConfig>
  /* Compute TIM1 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8001238:	f001 f8f8 	bl	800242c <HAL_RCC_GetPCLK2Freq>
 800123c:	4603      	mov	r3, r0
 800123e:	005b      	lsls	r3, r3, #1
 8001240:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001242:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001244:	4a23      	ldr	r2, [pc, #140]	@ (80012d4 <HAL_InitTick+0xd8>)
 8001246:	fba2 2303 	umull	r2, r3, r2, r3
 800124a:	0c9b      	lsrs	r3, r3, #18
 800124c:	3b01      	subs	r3, #1
 800124e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001250:	4b21      	ldr	r3, [pc, #132]	@ (80012d8 <HAL_InitTick+0xdc>)
 8001252:	4a22      	ldr	r2, [pc, #136]	@ (80012dc <HAL_InitTick+0xe0>)
 8001254:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001256:	4b20      	ldr	r3, [pc, #128]	@ (80012d8 <HAL_InitTick+0xdc>)
 8001258:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800125c:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 800125e:	4a1e      	ldr	r2, [pc, #120]	@ (80012d8 <HAL_InitTick+0xdc>)
 8001260:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001262:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001264:	4b1c      	ldr	r3, [pc, #112]	@ (80012d8 <HAL_InitTick+0xdc>)
 8001266:	2200      	movs	r2, #0
 8001268:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800126a:	4b1b      	ldr	r3, [pc, #108]	@ (80012d8 <HAL_InitTick+0xdc>)
 800126c:	2200      	movs	r2, #0
 800126e:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001270:	4b19      	ldr	r3, [pc, #100]	@ (80012d8 <HAL_InitTick+0xdc>)
 8001272:	2200      	movs	r2, #0
 8001274:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8001276:	4818      	ldr	r0, [pc, #96]	@ (80012d8 <HAL_InitTick+0xdc>)
 8001278:	f001 f91e 	bl	80024b8 <HAL_TIM_Base_Init>
 800127c:	4603      	mov	r3, r0
 800127e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8001282:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001286:	2b00      	cmp	r3, #0
 8001288:	d11b      	bne.n	80012c2 <HAL_InitTick+0xc6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 800128a:	4813      	ldr	r0, [pc, #76]	@ (80012d8 <HAL_InitTick+0xdc>)
 800128c:	f001 f96e 	bl	800256c <HAL_TIM_Base_Start_IT>
 8001290:	4603      	mov	r3, r0
 8001292:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8001296:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800129a:	2b00      	cmp	r3, #0
 800129c:	d111      	bne.n	80012c2 <HAL_InitTick+0xc6>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800129e:	2019      	movs	r0, #25
 80012a0:	f000 fa5e 	bl	8001760 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	2b0f      	cmp	r3, #15
 80012a8:	d808      	bhi.n	80012bc <HAL_InitTick+0xc0>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 80012aa:	2200      	movs	r2, #0
 80012ac:	6879      	ldr	r1, [r7, #4]
 80012ae:	2019      	movs	r0, #25
 80012b0:	f000 fa3a 	bl	8001728 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80012b4:	4a0a      	ldr	r2, [pc, #40]	@ (80012e0 <HAL_InitTick+0xe4>)
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	6013      	str	r3, [r2, #0]
 80012ba:	e002      	b.n	80012c2 <HAL_InitTick+0xc6>
      }
      else
      {
        status = HAL_ERROR;
 80012bc:	2301      	movs	r3, #1
 80012be:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80012c2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80012c6:	4618      	mov	r0, r3
 80012c8:	3730      	adds	r7, #48	@ 0x30
 80012ca:	46bd      	mov	sp, r7
 80012cc:	bd80      	pop	{r7, pc}
 80012ce:	bf00      	nop
 80012d0:	40023800 	.word	0x40023800
 80012d4:	431bde83 	.word	0x431bde83
 80012d8:	20000208 	.word	0x20000208
 80012dc:	40010000 	.word	0x40010000
 80012e0:	20000004 	.word	0x20000004

080012e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80012e4:	b480      	push	{r7}
 80012e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80012e8:	bf00      	nop
 80012ea:	e7fd      	b.n	80012e8 <NMI_Handler+0x4>

080012ec <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80012ec:	b480      	push	{r7}
 80012ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80012f0:	bf00      	nop
 80012f2:	e7fd      	b.n	80012f0 <HardFault_Handler+0x4>

080012f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80012f4:	b480      	push	{r7}
 80012f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80012f8:	bf00      	nop
 80012fa:	e7fd      	b.n	80012f8 <MemManage_Handler+0x4>

080012fc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80012fc:	b480      	push	{r7}
 80012fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001300:	bf00      	nop
 8001302:	e7fd      	b.n	8001300 <BusFault_Handler+0x4>

08001304 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001304:	b480      	push	{r7}
 8001306:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001308:	bf00      	nop
 800130a:	e7fd      	b.n	8001308 <UsageFault_Handler+0x4>

0800130c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800130c:	b480      	push	{r7}
 800130e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001310:	bf00      	nop
 8001312:	46bd      	mov	sp, r7
 8001314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001318:	4770      	bx	lr
	...

0800131c <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001320:	4802      	ldr	r0, [pc, #8]	@ (800132c <TIM1_UP_TIM10_IRQHandler+0x10>)
 8001322:	f001 f993 	bl	800264c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8001326:	bf00      	nop
 8001328:	bd80      	pop	{r7, pc}
 800132a:	bf00      	nop
 800132c:	20000208 	.word	0x20000208

08001330 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001330:	b480      	push	{r7}
 8001332:	af00      	add	r7, sp, #0
  return 1;
 8001334:	2301      	movs	r3, #1
}
 8001336:	4618      	mov	r0, r3
 8001338:	46bd      	mov	sp, r7
 800133a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133e:	4770      	bx	lr

08001340 <_kill>:

int _kill(int pid, int sig)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b082      	sub	sp, #8
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
 8001348:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800134a:	f005 f93b 	bl	80065c4 <__errno>
 800134e:	4603      	mov	r3, r0
 8001350:	2216      	movs	r2, #22
 8001352:	601a      	str	r2, [r3, #0]
  return -1;
 8001354:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001358:	4618      	mov	r0, r3
 800135a:	3708      	adds	r7, #8
 800135c:	46bd      	mov	sp, r7
 800135e:	bd80      	pop	{r7, pc}

08001360 <_exit>:

void _exit (int status)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	b082      	sub	sp, #8
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001368:	f04f 31ff 	mov.w	r1, #4294967295
 800136c:	6878      	ldr	r0, [r7, #4]
 800136e:	f7ff ffe7 	bl	8001340 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001372:	bf00      	nop
 8001374:	e7fd      	b.n	8001372 <_exit+0x12>

08001376 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001376:	b580      	push	{r7, lr}
 8001378:	b086      	sub	sp, #24
 800137a:	af00      	add	r7, sp, #0
 800137c:	60f8      	str	r0, [r7, #12]
 800137e:	60b9      	str	r1, [r7, #8]
 8001380:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001382:	2300      	movs	r3, #0
 8001384:	617b      	str	r3, [r7, #20]
 8001386:	e00a      	b.n	800139e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001388:	f3af 8000 	nop.w
 800138c:	4601      	mov	r1, r0
 800138e:	68bb      	ldr	r3, [r7, #8]
 8001390:	1c5a      	adds	r2, r3, #1
 8001392:	60ba      	str	r2, [r7, #8]
 8001394:	b2ca      	uxtb	r2, r1
 8001396:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001398:	697b      	ldr	r3, [r7, #20]
 800139a:	3301      	adds	r3, #1
 800139c:	617b      	str	r3, [r7, #20]
 800139e:	697a      	ldr	r2, [r7, #20]
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	429a      	cmp	r2, r3
 80013a4:	dbf0      	blt.n	8001388 <_read+0x12>
  }

  return len;
 80013a6:	687b      	ldr	r3, [r7, #4]
}
 80013a8:	4618      	mov	r0, r3
 80013aa:	3718      	adds	r7, #24
 80013ac:	46bd      	mov	sp, r7
 80013ae:	bd80      	pop	{r7, pc}

080013b0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b086      	sub	sp, #24
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	60f8      	str	r0, [r7, #12]
 80013b8:	60b9      	str	r1, [r7, #8]
 80013ba:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013bc:	2300      	movs	r3, #0
 80013be:	617b      	str	r3, [r7, #20]
 80013c0:	e009      	b.n	80013d6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80013c2:	68bb      	ldr	r3, [r7, #8]
 80013c4:	1c5a      	adds	r2, r3, #1
 80013c6:	60ba      	str	r2, [r7, #8]
 80013c8:	781b      	ldrb	r3, [r3, #0]
 80013ca:	4618      	mov	r0, r3
 80013cc:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013d0:	697b      	ldr	r3, [r7, #20]
 80013d2:	3301      	adds	r3, #1
 80013d4:	617b      	str	r3, [r7, #20]
 80013d6:	697a      	ldr	r2, [r7, #20]
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	429a      	cmp	r2, r3
 80013dc:	dbf1      	blt.n	80013c2 <_write+0x12>
  }
  return len;
 80013de:	687b      	ldr	r3, [r7, #4]
}
 80013e0:	4618      	mov	r0, r3
 80013e2:	3718      	adds	r7, #24
 80013e4:	46bd      	mov	sp, r7
 80013e6:	bd80      	pop	{r7, pc}

080013e8 <_close>:

int _close(int file)
{
 80013e8:	b480      	push	{r7}
 80013ea:	b083      	sub	sp, #12
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80013f0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80013f4:	4618      	mov	r0, r3
 80013f6:	370c      	adds	r7, #12
 80013f8:	46bd      	mov	sp, r7
 80013fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fe:	4770      	bx	lr

08001400 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001400:	b480      	push	{r7}
 8001402:	b083      	sub	sp, #12
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
 8001408:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800140a:	683b      	ldr	r3, [r7, #0]
 800140c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001410:	605a      	str	r2, [r3, #4]
  return 0;
 8001412:	2300      	movs	r3, #0
}
 8001414:	4618      	mov	r0, r3
 8001416:	370c      	adds	r7, #12
 8001418:	46bd      	mov	sp, r7
 800141a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141e:	4770      	bx	lr

08001420 <_isatty>:

int _isatty(int file)
{
 8001420:	b480      	push	{r7}
 8001422:	b083      	sub	sp, #12
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001428:	2301      	movs	r3, #1
}
 800142a:	4618      	mov	r0, r3
 800142c:	370c      	adds	r7, #12
 800142e:	46bd      	mov	sp, r7
 8001430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001434:	4770      	bx	lr

08001436 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001436:	b480      	push	{r7}
 8001438:	b085      	sub	sp, #20
 800143a:	af00      	add	r7, sp, #0
 800143c:	60f8      	str	r0, [r7, #12]
 800143e:	60b9      	str	r1, [r7, #8]
 8001440:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001442:	2300      	movs	r3, #0
}
 8001444:	4618      	mov	r0, r3
 8001446:	3714      	adds	r7, #20
 8001448:	46bd      	mov	sp, r7
 800144a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144e:	4770      	bx	lr

08001450 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b086      	sub	sp, #24
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001458:	4a14      	ldr	r2, [pc, #80]	@ (80014ac <_sbrk+0x5c>)
 800145a:	4b15      	ldr	r3, [pc, #84]	@ (80014b0 <_sbrk+0x60>)
 800145c:	1ad3      	subs	r3, r2, r3
 800145e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001460:	697b      	ldr	r3, [r7, #20]
 8001462:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001464:	4b13      	ldr	r3, [pc, #76]	@ (80014b4 <_sbrk+0x64>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	2b00      	cmp	r3, #0
 800146a:	d102      	bne.n	8001472 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800146c:	4b11      	ldr	r3, [pc, #68]	@ (80014b4 <_sbrk+0x64>)
 800146e:	4a12      	ldr	r2, [pc, #72]	@ (80014b8 <_sbrk+0x68>)
 8001470:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001472:	4b10      	ldr	r3, [pc, #64]	@ (80014b4 <_sbrk+0x64>)
 8001474:	681a      	ldr	r2, [r3, #0]
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	4413      	add	r3, r2
 800147a:	693a      	ldr	r2, [r7, #16]
 800147c:	429a      	cmp	r2, r3
 800147e:	d207      	bcs.n	8001490 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001480:	f005 f8a0 	bl	80065c4 <__errno>
 8001484:	4603      	mov	r3, r0
 8001486:	220c      	movs	r2, #12
 8001488:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800148a:	f04f 33ff 	mov.w	r3, #4294967295
 800148e:	e009      	b.n	80014a4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001490:	4b08      	ldr	r3, [pc, #32]	@ (80014b4 <_sbrk+0x64>)
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001496:	4b07      	ldr	r3, [pc, #28]	@ (80014b4 <_sbrk+0x64>)
 8001498:	681a      	ldr	r2, [r3, #0]
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	4413      	add	r3, r2
 800149e:	4a05      	ldr	r2, [pc, #20]	@ (80014b4 <_sbrk+0x64>)
 80014a0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80014a2:	68fb      	ldr	r3, [r7, #12]
}
 80014a4:	4618      	mov	r0, r3
 80014a6:	3718      	adds	r7, #24
 80014a8:	46bd      	mov	sp, r7
 80014aa:	bd80      	pop	{r7, pc}
 80014ac:	20020000 	.word	0x20020000
 80014b0:	00000400 	.word	0x00000400
 80014b4:	20000250 	.word	0x20000250
 80014b8:	20004d90 	.word	0x20004d90

080014bc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80014bc:	b480      	push	{r7}
 80014be:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80014c0:	4b06      	ldr	r3, [pc, #24]	@ (80014dc <SystemInit+0x20>)
 80014c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80014c6:	4a05      	ldr	r2, [pc, #20]	@ (80014dc <SystemInit+0x20>)
 80014c8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80014cc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80014d0:	bf00      	nop
 80014d2:	46bd      	mov	sp, r7
 80014d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d8:	4770      	bx	lr
 80014da:	bf00      	nop
 80014dc:	e000ed00 	.word	0xe000ed00

080014e0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80014e0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001518 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80014e4:	f7ff ffea 	bl	80014bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80014e8:	480c      	ldr	r0, [pc, #48]	@ (800151c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80014ea:	490d      	ldr	r1, [pc, #52]	@ (8001520 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80014ec:	4a0d      	ldr	r2, [pc, #52]	@ (8001524 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80014ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80014f0:	e002      	b.n	80014f8 <LoopCopyDataInit>

080014f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80014f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80014f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80014f6:	3304      	adds	r3, #4

080014f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80014f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80014fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80014fc:	d3f9      	bcc.n	80014f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80014fe:	4a0a      	ldr	r2, [pc, #40]	@ (8001528 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001500:	4c0a      	ldr	r4, [pc, #40]	@ (800152c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001502:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001504:	e001      	b.n	800150a <LoopFillZerobss>

08001506 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001506:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001508:	3204      	adds	r2, #4

0800150a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800150a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800150c:	d3fb      	bcc.n	8001506 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800150e:	f005 f85f 	bl	80065d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001512:	f7ff fcc1 	bl	8000e98 <main>
  bx  lr    
 8001516:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001518:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800151c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001520:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8001524:	080087e8 	.word	0x080087e8
  ldr r2, =_sbss
 8001528:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 800152c:	20004d8c 	.word	0x20004d8c

08001530 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001530:	e7fe      	b.n	8001530 <ADC_IRQHandler>
	...

08001534 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001538:	4b0e      	ldr	r3, [pc, #56]	@ (8001574 <HAL_Init+0x40>)
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	4a0d      	ldr	r2, [pc, #52]	@ (8001574 <HAL_Init+0x40>)
 800153e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001542:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001544:	4b0b      	ldr	r3, [pc, #44]	@ (8001574 <HAL_Init+0x40>)
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	4a0a      	ldr	r2, [pc, #40]	@ (8001574 <HAL_Init+0x40>)
 800154a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800154e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001550:	4b08      	ldr	r3, [pc, #32]	@ (8001574 <HAL_Init+0x40>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	4a07      	ldr	r2, [pc, #28]	@ (8001574 <HAL_Init+0x40>)
 8001556:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800155a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800155c:	2003      	movs	r0, #3
 800155e:	f000 f8d8 	bl	8001712 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001562:	200f      	movs	r0, #15
 8001564:	f7ff fe4a 	bl	80011fc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001568:	f7ff fe1c 	bl	80011a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800156c:	2300      	movs	r3, #0
}
 800156e:	4618      	mov	r0, r3
 8001570:	bd80      	pop	{r7, pc}
 8001572:	bf00      	nop
 8001574:	40023c00 	.word	0x40023c00

08001578 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001578:	b480      	push	{r7}
 800157a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800157c:	4b06      	ldr	r3, [pc, #24]	@ (8001598 <HAL_IncTick+0x20>)
 800157e:	781b      	ldrb	r3, [r3, #0]
 8001580:	461a      	mov	r2, r3
 8001582:	4b06      	ldr	r3, [pc, #24]	@ (800159c <HAL_IncTick+0x24>)
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	4413      	add	r3, r2
 8001588:	4a04      	ldr	r2, [pc, #16]	@ (800159c <HAL_IncTick+0x24>)
 800158a:	6013      	str	r3, [r2, #0]
}
 800158c:	bf00      	nop
 800158e:	46bd      	mov	sp, r7
 8001590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001594:	4770      	bx	lr
 8001596:	bf00      	nop
 8001598:	20000008 	.word	0x20000008
 800159c:	20000254 	.word	0x20000254

080015a0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80015a0:	b480      	push	{r7}
 80015a2:	af00      	add	r7, sp, #0
  return uwTick;
 80015a4:	4b03      	ldr	r3, [pc, #12]	@ (80015b4 <HAL_GetTick+0x14>)
 80015a6:	681b      	ldr	r3, [r3, #0]
}
 80015a8:	4618      	mov	r0, r3
 80015aa:	46bd      	mov	sp, r7
 80015ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b0:	4770      	bx	lr
 80015b2:	bf00      	nop
 80015b4:	20000254 	.word	0x20000254

080015b8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015b8:	b480      	push	{r7}
 80015ba:	b085      	sub	sp, #20
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	f003 0307 	and.w	r3, r3, #7
 80015c6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80015c8:	4b0c      	ldr	r3, [pc, #48]	@ (80015fc <__NVIC_SetPriorityGrouping+0x44>)
 80015ca:	68db      	ldr	r3, [r3, #12]
 80015cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80015ce:	68ba      	ldr	r2, [r7, #8]
 80015d0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80015d4:	4013      	ands	r3, r2
 80015d6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80015dc:	68bb      	ldr	r3, [r7, #8]
 80015de:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80015e0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80015e4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80015e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80015ea:	4a04      	ldr	r2, [pc, #16]	@ (80015fc <__NVIC_SetPriorityGrouping+0x44>)
 80015ec:	68bb      	ldr	r3, [r7, #8]
 80015ee:	60d3      	str	r3, [r2, #12]
}
 80015f0:	bf00      	nop
 80015f2:	3714      	adds	r7, #20
 80015f4:	46bd      	mov	sp, r7
 80015f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015fa:	4770      	bx	lr
 80015fc:	e000ed00 	.word	0xe000ed00

08001600 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001600:	b480      	push	{r7}
 8001602:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001604:	4b04      	ldr	r3, [pc, #16]	@ (8001618 <__NVIC_GetPriorityGrouping+0x18>)
 8001606:	68db      	ldr	r3, [r3, #12]
 8001608:	0a1b      	lsrs	r3, r3, #8
 800160a:	f003 0307 	and.w	r3, r3, #7
}
 800160e:	4618      	mov	r0, r3
 8001610:	46bd      	mov	sp, r7
 8001612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001616:	4770      	bx	lr
 8001618:	e000ed00 	.word	0xe000ed00

0800161c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800161c:	b480      	push	{r7}
 800161e:	b083      	sub	sp, #12
 8001620:	af00      	add	r7, sp, #0
 8001622:	4603      	mov	r3, r0
 8001624:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001626:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800162a:	2b00      	cmp	r3, #0
 800162c:	db0b      	blt.n	8001646 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800162e:	79fb      	ldrb	r3, [r7, #7]
 8001630:	f003 021f 	and.w	r2, r3, #31
 8001634:	4907      	ldr	r1, [pc, #28]	@ (8001654 <__NVIC_EnableIRQ+0x38>)
 8001636:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800163a:	095b      	lsrs	r3, r3, #5
 800163c:	2001      	movs	r0, #1
 800163e:	fa00 f202 	lsl.w	r2, r0, r2
 8001642:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001646:	bf00      	nop
 8001648:	370c      	adds	r7, #12
 800164a:	46bd      	mov	sp, r7
 800164c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001650:	4770      	bx	lr
 8001652:	bf00      	nop
 8001654:	e000e100 	.word	0xe000e100

08001658 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001658:	b480      	push	{r7}
 800165a:	b083      	sub	sp, #12
 800165c:	af00      	add	r7, sp, #0
 800165e:	4603      	mov	r3, r0
 8001660:	6039      	str	r1, [r7, #0]
 8001662:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001664:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001668:	2b00      	cmp	r3, #0
 800166a:	db0a      	blt.n	8001682 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800166c:	683b      	ldr	r3, [r7, #0]
 800166e:	b2da      	uxtb	r2, r3
 8001670:	490c      	ldr	r1, [pc, #48]	@ (80016a4 <__NVIC_SetPriority+0x4c>)
 8001672:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001676:	0112      	lsls	r2, r2, #4
 8001678:	b2d2      	uxtb	r2, r2
 800167a:	440b      	add	r3, r1
 800167c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001680:	e00a      	b.n	8001698 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001682:	683b      	ldr	r3, [r7, #0]
 8001684:	b2da      	uxtb	r2, r3
 8001686:	4908      	ldr	r1, [pc, #32]	@ (80016a8 <__NVIC_SetPriority+0x50>)
 8001688:	79fb      	ldrb	r3, [r7, #7]
 800168a:	f003 030f 	and.w	r3, r3, #15
 800168e:	3b04      	subs	r3, #4
 8001690:	0112      	lsls	r2, r2, #4
 8001692:	b2d2      	uxtb	r2, r2
 8001694:	440b      	add	r3, r1
 8001696:	761a      	strb	r2, [r3, #24]
}
 8001698:	bf00      	nop
 800169a:	370c      	adds	r7, #12
 800169c:	46bd      	mov	sp, r7
 800169e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a2:	4770      	bx	lr
 80016a4:	e000e100 	.word	0xe000e100
 80016a8:	e000ed00 	.word	0xe000ed00

080016ac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80016ac:	b480      	push	{r7}
 80016ae:	b089      	sub	sp, #36	@ 0x24
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	60f8      	str	r0, [r7, #12]
 80016b4:	60b9      	str	r1, [r7, #8]
 80016b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	f003 0307 	and.w	r3, r3, #7
 80016be:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80016c0:	69fb      	ldr	r3, [r7, #28]
 80016c2:	f1c3 0307 	rsb	r3, r3, #7
 80016c6:	2b04      	cmp	r3, #4
 80016c8:	bf28      	it	cs
 80016ca:	2304      	movcs	r3, #4
 80016cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016ce:	69fb      	ldr	r3, [r7, #28]
 80016d0:	3304      	adds	r3, #4
 80016d2:	2b06      	cmp	r3, #6
 80016d4:	d902      	bls.n	80016dc <NVIC_EncodePriority+0x30>
 80016d6:	69fb      	ldr	r3, [r7, #28]
 80016d8:	3b03      	subs	r3, #3
 80016da:	e000      	b.n	80016de <NVIC_EncodePriority+0x32>
 80016dc:	2300      	movs	r3, #0
 80016de:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016e0:	f04f 32ff 	mov.w	r2, #4294967295
 80016e4:	69bb      	ldr	r3, [r7, #24]
 80016e6:	fa02 f303 	lsl.w	r3, r2, r3
 80016ea:	43da      	mvns	r2, r3
 80016ec:	68bb      	ldr	r3, [r7, #8]
 80016ee:	401a      	ands	r2, r3
 80016f0:	697b      	ldr	r3, [r7, #20]
 80016f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80016f4:	f04f 31ff 	mov.w	r1, #4294967295
 80016f8:	697b      	ldr	r3, [r7, #20]
 80016fa:	fa01 f303 	lsl.w	r3, r1, r3
 80016fe:	43d9      	mvns	r1, r3
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001704:	4313      	orrs	r3, r2
         );
}
 8001706:	4618      	mov	r0, r3
 8001708:	3724      	adds	r7, #36	@ 0x24
 800170a:	46bd      	mov	sp, r7
 800170c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001710:	4770      	bx	lr

08001712 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001712:	b580      	push	{r7, lr}
 8001714:	b082      	sub	sp, #8
 8001716:	af00      	add	r7, sp, #0
 8001718:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800171a:	6878      	ldr	r0, [r7, #4]
 800171c:	f7ff ff4c 	bl	80015b8 <__NVIC_SetPriorityGrouping>
}
 8001720:	bf00      	nop
 8001722:	3708      	adds	r7, #8
 8001724:	46bd      	mov	sp, r7
 8001726:	bd80      	pop	{r7, pc}

08001728 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001728:	b580      	push	{r7, lr}
 800172a:	b086      	sub	sp, #24
 800172c:	af00      	add	r7, sp, #0
 800172e:	4603      	mov	r3, r0
 8001730:	60b9      	str	r1, [r7, #8]
 8001732:	607a      	str	r2, [r7, #4]
 8001734:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001736:	2300      	movs	r3, #0
 8001738:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800173a:	f7ff ff61 	bl	8001600 <__NVIC_GetPriorityGrouping>
 800173e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001740:	687a      	ldr	r2, [r7, #4]
 8001742:	68b9      	ldr	r1, [r7, #8]
 8001744:	6978      	ldr	r0, [r7, #20]
 8001746:	f7ff ffb1 	bl	80016ac <NVIC_EncodePriority>
 800174a:	4602      	mov	r2, r0
 800174c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001750:	4611      	mov	r1, r2
 8001752:	4618      	mov	r0, r3
 8001754:	f7ff ff80 	bl	8001658 <__NVIC_SetPriority>
}
 8001758:	bf00      	nop
 800175a:	3718      	adds	r7, #24
 800175c:	46bd      	mov	sp, r7
 800175e:	bd80      	pop	{r7, pc}

08001760 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	b082      	sub	sp, #8
 8001764:	af00      	add	r7, sp, #0
 8001766:	4603      	mov	r3, r0
 8001768:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800176a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800176e:	4618      	mov	r0, r3
 8001770:	f7ff ff54 	bl	800161c <__NVIC_EnableIRQ>
}
 8001774:	bf00      	nop
 8001776:	3708      	adds	r7, #8
 8001778:	46bd      	mov	sp, r7
 800177a:	bd80      	pop	{r7, pc}

0800177c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800177c:	b480      	push	{r7}
 800177e:	b089      	sub	sp, #36	@ 0x24
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]
 8001784:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001786:	2300      	movs	r3, #0
 8001788:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800178a:	2300      	movs	r3, #0
 800178c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800178e:	2300      	movs	r3, #0
 8001790:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001792:	2300      	movs	r3, #0
 8001794:	61fb      	str	r3, [r7, #28]
 8001796:	e16b      	b.n	8001a70 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001798:	2201      	movs	r2, #1
 800179a:	69fb      	ldr	r3, [r7, #28]
 800179c:	fa02 f303 	lsl.w	r3, r2, r3
 80017a0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80017a2:	683b      	ldr	r3, [r7, #0]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	697a      	ldr	r2, [r7, #20]
 80017a8:	4013      	ands	r3, r2
 80017aa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80017ac:	693a      	ldr	r2, [r7, #16]
 80017ae:	697b      	ldr	r3, [r7, #20]
 80017b0:	429a      	cmp	r2, r3
 80017b2:	f040 815a 	bne.w	8001a6a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80017b6:	683b      	ldr	r3, [r7, #0]
 80017b8:	685b      	ldr	r3, [r3, #4]
 80017ba:	f003 0303 	and.w	r3, r3, #3
 80017be:	2b01      	cmp	r3, #1
 80017c0:	d005      	beq.n	80017ce <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80017c2:	683b      	ldr	r3, [r7, #0]
 80017c4:	685b      	ldr	r3, [r3, #4]
 80017c6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80017ca:	2b02      	cmp	r3, #2
 80017cc:	d130      	bne.n	8001830 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	689b      	ldr	r3, [r3, #8]
 80017d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80017d4:	69fb      	ldr	r3, [r7, #28]
 80017d6:	005b      	lsls	r3, r3, #1
 80017d8:	2203      	movs	r2, #3
 80017da:	fa02 f303 	lsl.w	r3, r2, r3
 80017de:	43db      	mvns	r3, r3
 80017e0:	69ba      	ldr	r2, [r7, #24]
 80017e2:	4013      	ands	r3, r2
 80017e4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80017e6:	683b      	ldr	r3, [r7, #0]
 80017e8:	68da      	ldr	r2, [r3, #12]
 80017ea:	69fb      	ldr	r3, [r7, #28]
 80017ec:	005b      	lsls	r3, r3, #1
 80017ee:	fa02 f303 	lsl.w	r3, r2, r3
 80017f2:	69ba      	ldr	r2, [r7, #24]
 80017f4:	4313      	orrs	r3, r2
 80017f6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	69ba      	ldr	r2, [r7, #24]
 80017fc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	685b      	ldr	r3, [r3, #4]
 8001802:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001804:	2201      	movs	r2, #1
 8001806:	69fb      	ldr	r3, [r7, #28]
 8001808:	fa02 f303 	lsl.w	r3, r2, r3
 800180c:	43db      	mvns	r3, r3
 800180e:	69ba      	ldr	r2, [r7, #24]
 8001810:	4013      	ands	r3, r2
 8001812:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001814:	683b      	ldr	r3, [r7, #0]
 8001816:	685b      	ldr	r3, [r3, #4]
 8001818:	091b      	lsrs	r3, r3, #4
 800181a:	f003 0201 	and.w	r2, r3, #1
 800181e:	69fb      	ldr	r3, [r7, #28]
 8001820:	fa02 f303 	lsl.w	r3, r2, r3
 8001824:	69ba      	ldr	r2, [r7, #24]
 8001826:	4313      	orrs	r3, r2
 8001828:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	69ba      	ldr	r2, [r7, #24]
 800182e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001830:	683b      	ldr	r3, [r7, #0]
 8001832:	685b      	ldr	r3, [r3, #4]
 8001834:	f003 0303 	and.w	r3, r3, #3
 8001838:	2b03      	cmp	r3, #3
 800183a:	d017      	beq.n	800186c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	68db      	ldr	r3, [r3, #12]
 8001840:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001842:	69fb      	ldr	r3, [r7, #28]
 8001844:	005b      	lsls	r3, r3, #1
 8001846:	2203      	movs	r2, #3
 8001848:	fa02 f303 	lsl.w	r3, r2, r3
 800184c:	43db      	mvns	r3, r3
 800184e:	69ba      	ldr	r2, [r7, #24]
 8001850:	4013      	ands	r3, r2
 8001852:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001854:	683b      	ldr	r3, [r7, #0]
 8001856:	689a      	ldr	r2, [r3, #8]
 8001858:	69fb      	ldr	r3, [r7, #28]
 800185a:	005b      	lsls	r3, r3, #1
 800185c:	fa02 f303 	lsl.w	r3, r2, r3
 8001860:	69ba      	ldr	r2, [r7, #24]
 8001862:	4313      	orrs	r3, r2
 8001864:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	69ba      	ldr	r2, [r7, #24]
 800186a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800186c:	683b      	ldr	r3, [r7, #0]
 800186e:	685b      	ldr	r3, [r3, #4]
 8001870:	f003 0303 	and.w	r3, r3, #3
 8001874:	2b02      	cmp	r3, #2
 8001876:	d123      	bne.n	80018c0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001878:	69fb      	ldr	r3, [r7, #28]
 800187a:	08da      	lsrs	r2, r3, #3
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	3208      	adds	r2, #8
 8001880:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001884:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001886:	69fb      	ldr	r3, [r7, #28]
 8001888:	f003 0307 	and.w	r3, r3, #7
 800188c:	009b      	lsls	r3, r3, #2
 800188e:	220f      	movs	r2, #15
 8001890:	fa02 f303 	lsl.w	r3, r2, r3
 8001894:	43db      	mvns	r3, r3
 8001896:	69ba      	ldr	r2, [r7, #24]
 8001898:	4013      	ands	r3, r2
 800189a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800189c:	683b      	ldr	r3, [r7, #0]
 800189e:	691a      	ldr	r2, [r3, #16]
 80018a0:	69fb      	ldr	r3, [r7, #28]
 80018a2:	f003 0307 	and.w	r3, r3, #7
 80018a6:	009b      	lsls	r3, r3, #2
 80018a8:	fa02 f303 	lsl.w	r3, r2, r3
 80018ac:	69ba      	ldr	r2, [r7, #24]
 80018ae:	4313      	orrs	r3, r2
 80018b0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80018b2:	69fb      	ldr	r3, [r7, #28]
 80018b4:	08da      	lsrs	r2, r3, #3
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	3208      	adds	r2, #8
 80018ba:	69b9      	ldr	r1, [r7, #24]
 80018bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80018c6:	69fb      	ldr	r3, [r7, #28]
 80018c8:	005b      	lsls	r3, r3, #1
 80018ca:	2203      	movs	r2, #3
 80018cc:	fa02 f303 	lsl.w	r3, r2, r3
 80018d0:	43db      	mvns	r3, r3
 80018d2:	69ba      	ldr	r2, [r7, #24]
 80018d4:	4013      	ands	r3, r2
 80018d6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80018d8:	683b      	ldr	r3, [r7, #0]
 80018da:	685b      	ldr	r3, [r3, #4]
 80018dc:	f003 0203 	and.w	r2, r3, #3
 80018e0:	69fb      	ldr	r3, [r7, #28]
 80018e2:	005b      	lsls	r3, r3, #1
 80018e4:	fa02 f303 	lsl.w	r3, r2, r3
 80018e8:	69ba      	ldr	r2, [r7, #24]
 80018ea:	4313      	orrs	r3, r2
 80018ec:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	69ba      	ldr	r2, [r7, #24]
 80018f2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80018f4:	683b      	ldr	r3, [r7, #0]
 80018f6:	685b      	ldr	r3, [r3, #4]
 80018f8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	f000 80b4 	beq.w	8001a6a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001902:	2300      	movs	r3, #0
 8001904:	60fb      	str	r3, [r7, #12]
 8001906:	4b60      	ldr	r3, [pc, #384]	@ (8001a88 <HAL_GPIO_Init+0x30c>)
 8001908:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800190a:	4a5f      	ldr	r2, [pc, #380]	@ (8001a88 <HAL_GPIO_Init+0x30c>)
 800190c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001910:	6453      	str	r3, [r2, #68]	@ 0x44
 8001912:	4b5d      	ldr	r3, [pc, #372]	@ (8001a88 <HAL_GPIO_Init+0x30c>)
 8001914:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001916:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800191a:	60fb      	str	r3, [r7, #12]
 800191c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800191e:	4a5b      	ldr	r2, [pc, #364]	@ (8001a8c <HAL_GPIO_Init+0x310>)
 8001920:	69fb      	ldr	r3, [r7, #28]
 8001922:	089b      	lsrs	r3, r3, #2
 8001924:	3302      	adds	r3, #2
 8001926:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800192a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800192c:	69fb      	ldr	r3, [r7, #28]
 800192e:	f003 0303 	and.w	r3, r3, #3
 8001932:	009b      	lsls	r3, r3, #2
 8001934:	220f      	movs	r2, #15
 8001936:	fa02 f303 	lsl.w	r3, r2, r3
 800193a:	43db      	mvns	r3, r3
 800193c:	69ba      	ldr	r2, [r7, #24]
 800193e:	4013      	ands	r3, r2
 8001940:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	4a52      	ldr	r2, [pc, #328]	@ (8001a90 <HAL_GPIO_Init+0x314>)
 8001946:	4293      	cmp	r3, r2
 8001948:	d02b      	beq.n	80019a2 <HAL_GPIO_Init+0x226>
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	4a51      	ldr	r2, [pc, #324]	@ (8001a94 <HAL_GPIO_Init+0x318>)
 800194e:	4293      	cmp	r3, r2
 8001950:	d025      	beq.n	800199e <HAL_GPIO_Init+0x222>
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	4a50      	ldr	r2, [pc, #320]	@ (8001a98 <HAL_GPIO_Init+0x31c>)
 8001956:	4293      	cmp	r3, r2
 8001958:	d01f      	beq.n	800199a <HAL_GPIO_Init+0x21e>
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	4a4f      	ldr	r2, [pc, #316]	@ (8001a9c <HAL_GPIO_Init+0x320>)
 800195e:	4293      	cmp	r3, r2
 8001960:	d019      	beq.n	8001996 <HAL_GPIO_Init+0x21a>
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	4a4e      	ldr	r2, [pc, #312]	@ (8001aa0 <HAL_GPIO_Init+0x324>)
 8001966:	4293      	cmp	r3, r2
 8001968:	d013      	beq.n	8001992 <HAL_GPIO_Init+0x216>
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	4a4d      	ldr	r2, [pc, #308]	@ (8001aa4 <HAL_GPIO_Init+0x328>)
 800196e:	4293      	cmp	r3, r2
 8001970:	d00d      	beq.n	800198e <HAL_GPIO_Init+0x212>
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	4a4c      	ldr	r2, [pc, #304]	@ (8001aa8 <HAL_GPIO_Init+0x32c>)
 8001976:	4293      	cmp	r3, r2
 8001978:	d007      	beq.n	800198a <HAL_GPIO_Init+0x20e>
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	4a4b      	ldr	r2, [pc, #300]	@ (8001aac <HAL_GPIO_Init+0x330>)
 800197e:	4293      	cmp	r3, r2
 8001980:	d101      	bne.n	8001986 <HAL_GPIO_Init+0x20a>
 8001982:	2307      	movs	r3, #7
 8001984:	e00e      	b.n	80019a4 <HAL_GPIO_Init+0x228>
 8001986:	2308      	movs	r3, #8
 8001988:	e00c      	b.n	80019a4 <HAL_GPIO_Init+0x228>
 800198a:	2306      	movs	r3, #6
 800198c:	e00a      	b.n	80019a4 <HAL_GPIO_Init+0x228>
 800198e:	2305      	movs	r3, #5
 8001990:	e008      	b.n	80019a4 <HAL_GPIO_Init+0x228>
 8001992:	2304      	movs	r3, #4
 8001994:	e006      	b.n	80019a4 <HAL_GPIO_Init+0x228>
 8001996:	2303      	movs	r3, #3
 8001998:	e004      	b.n	80019a4 <HAL_GPIO_Init+0x228>
 800199a:	2302      	movs	r3, #2
 800199c:	e002      	b.n	80019a4 <HAL_GPIO_Init+0x228>
 800199e:	2301      	movs	r3, #1
 80019a0:	e000      	b.n	80019a4 <HAL_GPIO_Init+0x228>
 80019a2:	2300      	movs	r3, #0
 80019a4:	69fa      	ldr	r2, [r7, #28]
 80019a6:	f002 0203 	and.w	r2, r2, #3
 80019aa:	0092      	lsls	r2, r2, #2
 80019ac:	4093      	lsls	r3, r2
 80019ae:	69ba      	ldr	r2, [r7, #24]
 80019b0:	4313      	orrs	r3, r2
 80019b2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80019b4:	4935      	ldr	r1, [pc, #212]	@ (8001a8c <HAL_GPIO_Init+0x310>)
 80019b6:	69fb      	ldr	r3, [r7, #28]
 80019b8:	089b      	lsrs	r3, r3, #2
 80019ba:	3302      	adds	r3, #2
 80019bc:	69ba      	ldr	r2, [r7, #24]
 80019be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80019c2:	4b3b      	ldr	r3, [pc, #236]	@ (8001ab0 <HAL_GPIO_Init+0x334>)
 80019c4:	689b      	ldr	r3, [r3, #8]
 80019c6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80019c8:	693b      	ldr	r3, [r7, #16]
 80019ca:	43db      	mvns	r3, r3
 80019cc:	69ba      	ldr	r2, [r7, #24]
 80019ce:	4013      	ands	r3, r2
 80019d0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80019d2:	683b      	ldr	r3, [r7, #0]
 80019d4:	685b      	ldr	r3, [r3, #4]
 80019d6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d003      	beq.n	80019e6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80019de:	69ba      	ldr	r2, [r7, #24]
 80019e0:	693b      	ldr	r3, [r7, #16]
 80019e2:	4313      	orrs	r3, r2
 80019e4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80019e6:	4a32      	ldr	r2, [pc, #200]	@ (8001ab0 <HAL_GPIO_Init+0x334>)
 80019e8:	69bb      	ldr	r3, [r7, #24]
 80019ea:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80019ec:	4b30      	ldr	r3, [pc, #192]	@ (8001ab0 <HAL_GPIO_Init+0x334>)
 80019ee:	68db      	ldr	r3, [r3, #12]
 80019f0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80019f2:	693b      	ldr	r3, [r7, #16]
 80019f4:	43db      	mvns	r3, r3
 80019f6:	69ba      	ldr	r2, [r7, #24]
 80019f8:	4013      	ands	r3, r2
 80019fa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80019fc:	683b      	ldr	r3, [r7, #0]
 80019fe:	685b      	ldr	r3, [r3, #4]
 8001a00:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d003      	beq.n	8001a10 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001a08:	69ba      	ldr	r2, [r7, #24]
 8001a0a:	693b      	ldr	r3, [r7, #16]
 8001a0c:	4313      	orrs	r3, r2
 8001a0e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001a10:	4a27      	ldr	r2, [pc, #156]	@ (8001ab0 <HAL_GPIO_Init+0x334>)
 8001a12:	69bb      	ldr	r3, [r7, #24]
 8001a14:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001a16:	4b26      	ldr	r3, [pc, #152]	@ (8001ab0 <HAL_GPIO_Init+0x334>)
 8001a18:	685b      	ldr	r3, [r3, #4]
 8001a1a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a1c:	693b      	ldr	r3, [r7, #16]
 8001a1e:	43db      	mvns	r3, r3
 8001a20:	69ba      	ldr	r2, [r7, #24]
 8001a22:	4013      	ands	r3, r2
 8001a24:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001a26:	683b      	ldr	r3, [r7, #0]
 8001a28:	685b      	ldr	r3, [r3, #4]
 8001a2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d003      	beq.n	8001a3a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001a32:	69ba      	ldr	r2, [r7, #24]
 8001a34:	693b      	ldr	r3, [r7, #16]
 8001a36:	4313      	orrs	r3, r2
 8001a38:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001a3a:	4a1d      	ldr	r2, [pc, #116]	@ (8001ab0 <HAL_GPIO_Init+0x334>)
 8001a3c:	69bb      	ldr	r3, [r7, #24]
 8001a3e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001a40:	4b1b      	ldr	r3, [pc, #108]	@ (8001ab0 <HAL_GPIO_Init+0x334>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a46:	693b      	ldr	r3, [r7, #16]
 8001a48:	43db      	mvns	r3, r3
 8001a4a:	69ba      	ldr	r2, [r7, #24]
 8001a4c:	4013      	ands	r3, r2
 8001a4e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001a50:	683b      	ldr	r3, [r7, #0]
 8001a52:	685b      	ldr	r3, [r3, #4]
 8001a54:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d003      	beq.n	8001a64 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001a5c:	69ba      	ldr	r2, [r7, #24]
 8001a5e:	693b      	ldr	r3, [r7, #16]
 8001a60:	4313      	orrs	r3, r2
 8001a62:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001a64:	4a12      	ldr	r2, [pc, #72]	@ (8001ab0 <HAL_GPIO_Init+0x334>)
 8001a66:	69bb      	ldr	r3, [r7, #24]
 8001a68:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001a6a:	69fb      	ldr	r3, [r7, #28]
 8001a6c:	3301      	adds	r3, #1
 8001a6e:	61fb      	str	r3, [r7, #28]
 8001a70:	69fb      	ldr	r3, [r7, #28]
 8001a72:	2b0f      	cmp	r3, #15
 8001a74:	f67f ae90 	bls.w	8001798 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001a78:	bf00      	nop
 8001a7a:	bf00      	nop
 8001a7c:	3724      	adds	r7, #36	@ 0x24
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a84:	4770      	bx	lr
 8001a86:	bf00      	nop
 8001a88:	40023800 	.word	0x40023800
 8001a8c:	40013800 	.word	0x40013800
 8001a90:	40020000 	.word	0x40020000
 8001a94:	40020400 	.word	0x40020400
 8001a98:	40020800 	.word	0x40020800
 8001a9c:	40020c00 	.word	0x40020c00
 8001aa0:	40021000 	.word	0x40021000
 8001aa4:	40021400 	.word	0x40021400
 8001aa8:	40021800 	.word	0x40021800
 8001aac:	40021c00 	.word	0x40021c00
 8001ab0:	40013c00 	.word	0x40013c00

08001ab4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001ab4:	b480      	push	{r7}
 8001ab6:	b085      	sub	sp, #20
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
 8001abc:	460b      	mov	r3, r1
 8001abe:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	691a      	ldr	r2, [r3, #16]
 8001ac4:	887b      	ldrh	r3, [r7, #2]
 8001ac6:	4013      	ands	r3, r2
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d002      	beq.n	8001ad2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001acc:	2301      	movs	r3, #1
 8001ace:	73fb      	strb	r3, [r7, #15]
 8001ad0:	e001      	b.n	8001ad6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001ad6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ad8:	4618      	mov	r0, r3
 8001ada:	3714      	adds	r7, #20
 8001adc:	46bd      	mov	sp, r7
 8001ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae2:	4770      	bx	lr

08001ae4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ae4:	b480      	push	{r7}
 8001ae6:	b083      	sub	sp, #12
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
 8001aec:	460b      	mov	r3, r1
 8001aee:	807b      	strh	r3, [r7, #2]
 8001af0:	4613      	mov	r3, r2
 8001af2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001af4:	787b      	ldrb	r3, [r7, #1]
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d003      	beq.n	8001b02 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001afa:	887a      	ldrh	r2, [r7, #2]
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001b00:	e003      	b.n	8001b0a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001b02:	887b      	ldrh	r3, [r7, #2]
 8001b04:	041a      	lsls	r2, r3, #16
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	619a      	str	r2, [r3, #24]
}
 8001b0a:	bf00      	nop
 8001b0c:	370c      	adds	r7, #12
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b14:	4770      	bx	lr

08001b16 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001b16:	b480      	push	{r7}
 8001b18:	b085      	sub	sp, #20
 8001b1a:	af00      	add	r7, sp, #0
 8001b1c:	6078      	str	r0, [r7, #4]
 8001b1e:	460b      	mov	r3, r1
 8001b20:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	695b      	ldr	r3, [r3, #20]
 8001b26:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001b28:	887a      	ldrh	r2, [r7, #2]
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	4013      	ands	r3, r2
 8001b2e:	041a      	lsls	r2, r3, #16
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	43d9      	mvns	r1, r3
 8001b34:	887b      	ldrh	r3, [r7, #2]
 8001b36:	400b      	ands	r3, r1
 8001b38:	431a      	orrs	r2, r3
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	619a      	str	r2, [r3, #24]
}
 8001b3e:	bf00      	nop
 8001b40:	3714      	adds	r7, #20
 8001b42:	46bd      	mov	sp, r7
 8001b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b48:	4770      	bx	lr
	...

08001b4c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b086      	sub	sp, #24
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d101      	bne.n	8001b5e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001b5a:	2301      	movs	r3, #1
 8001b5c:	e267      	b.n	800202e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	f003 0301 	and.w	r3, r3, #1
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d075      	beq.n	8001c56 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001b6a:	4b88      	ldr	r3, [pc, #544]	@ (8001d8c <HAL_RCC_OscConfig+0x240>)
 8001b6c:	689b      	ldr	r3, [r3, #8]
 8001b6e:	f003 030c 	and.w	r3, r3, #12
 8001b72:	2b04      	cmp	r3, #4
 8001b74:	d00c      	beq.n	8001b90 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001b76:	4b85      	ldr	r3, [pc, #532]	@ (8001d8c <HAL_RCC_OscConfig+0x240>)
 8001b78:	689b      	ldr	r3, [r3, #8]
 8001b7a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001b7e:	2b08      	cmp	r3, #8
 8001b80:	d112      	bne.n	8001ba8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001b82:	4b82      	ldr	r3, [pc, #520]	@ (8001d8c <HAL_RCC_OscConfig+0x240>)
 8001b84:	685b      	ldr	r3, [r3, #4]
 8001b86:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001b8a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001b8e:	d10b      	bne.n	8001ba8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b90:	4b7e      	ldr	r3, [pc, #504]	@ (8001d8c <HAL_RCC_OscConfig+0x240>)
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d05b      	beq.n	8001c54 <HAL_RCC_OscConfig+0x108>
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	685b      	ldr	r3, [r3, #4]
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d157      	bne.n	8001c54 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001ba4:	2301      	movs	r3, #1
 8001ba6:	e242      	b.n	800202e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	685b      	ldr	r3, [r3, #4]
 8001bac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001bb0:	d106      	bne.n	8001bc0 <HAL_RCC_OscConfig+0x74>
 8001bb2:	4b76      	ldr	r3, [pc, #472]	@ (8001d8c <HAL_RCC_OscConfig+0x240>)
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	4a75      	ldr	r2, [pc, #468]	@ (8001d8c <HAL_RCC_OscConfig+0x240>)
 8001bb8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001bbc:	6013      	str	r3, [r2, #0]
 8001bbe:	e01d      	b.n	8001bfc <HAL_RCC_OscConfig+0xb0>
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	685b      	ldr	r3, [r3, #4]
 8001bc4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001bc8:	d10c      	bne.n	8001be4 <HAL_RCC_OscConfig+0x98>
 8001bca:	4b70      	ldr	r3, [pc, #448]	@ (8001d8c <HAL_RCC_OscConfig+0x240>)
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	4a6f      	ldr	r2, [pc, #444]	@ (8001d8c <HAL_RCC_OscConfig+0x240>)
 8001bd0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001bd4:	6013      	str	r3, [r2, #0]
 8001bd6:	4b6d      	ldr	r3, [pc, #436]	@ (8001d8c <HAL_RCC_OscConfig+0x240>)
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	4a6c      	ldr	r2, [pc, #432]	@ (8001d8c <HAL_RCC_OscConfig+0x240>)
 8001bdc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001be0:	6013      	str	r3, [r2, #0]
 8001be2:	e00b      	b.n	8001bfc <HAL_RCC_OscConfig+0xb0>
 8001be4:	4b69      	ldr	r3, [pc, #420]	@ (8001d8c <HAL_RCC_OscConfig+0x240>)
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	4a68      	ldr	r2, [pc, #416]	@ (8001d8c <HAL_RCC_OscConfig+0x240>)
 8001bea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001bee:	6013      	str	r3, [r2, #0]
 8001bf0:	4b66      	ldr	r3, [pc, #408]	@ (8001d8c <HAL_RCC_OscConfig+0x240>)
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	4a65      	ldr	r2, [pc, #404]	@ (8001d8c <HAL_RCC_OscConfig+0x240>)
 8001bf6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001bfa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	685b      	ldr	r3, [r3, #4]
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d013      	beq.n	8001c2c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c04:	f7ff fccc 	bl	80015a0 <HAL_GetTick>
 8001c08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c0a:	e008      	b.n	8001c1e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c0c:	f7ff fcc8 	bl	80015a0 <HAL_GetTick>
 8001c10:	4602      	mov	r2, r0
 8001c12:	693b      	ldr	r3, [r7, #16]
 8001c14:	1ad3      	subs	r3, r2, r3
 8001c16:	2b64      	cmp	r3, #100	@ 0x64
 8001c18:	d901      	bls.n	8001c1e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001c1a:	2303      	movs	r3, #3
 8001c1c:	e207      	b.n	800202e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c1e:	4b5b      	ldr	r3, [pc, #364]	@ (8001d8c <HAL_RCC_OscConfig+0x240>)
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d0f0      	beq.n	8001c0c <HAL_RCC_OscConfig+0xc0>
 8001c2a:	e014      	b.n	8001c56 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c2c:	f7ff fcb8 	bl	80015a0 <HAL_GetTick>
 8001c30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c32:	e008      	b.n	8001c46 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c34:	f7ff fcb4 	bl	80015a0 <HAL_GetTick>
 8001c38:	4602      	mov	r2, r0
 8001c3a:	693b      	ldr	r3, [r7, #16]
 8001c3c:	1ad3      	subs	r3, r2, r3
 8001c3e:	2b64      	cmp	r3, #100	@ 0x64
 8001c40:	d901      	bls.n	8001c46 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001c42:	2303      	movs	r3, #3
 8001c44:	e1f3      	b.n	800202e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c46:	4b51      	ldr	r3, [pc, #324]	@ (8001d8c <HAL_RCC_OscConfig+0x240>)
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d1f0      	bne.n	8001c34 <HAL_RCC_OscConfig+0xe8>
 8001c52:	e000      	b.n	8001c56 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c54:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	f003 0302 	and.w	r3, r3, #2
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d063      	beq.n	8001d2a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001c62:	4b4a      	ldr	r3, [pc, #296]	@ (8001d8c <HAL_RCC_OscConfig+0x240>)
 8001c64:	689b      	ldr	r3, [r3, #8]
 8001c66:	f003 030c 	and.w	r3, r3, #12
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d00b      	beq.n	8001c86 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001c6e:	4b47      	ldr	r3, [pc, #284]	@ (8001d8c <HAL_RCC_OscConfig+0x240>)
 8001c70:	689b      	ldr	r3, [r3, #8]
 8001c72:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001c76:	2b08      	cmp	r3, #8
 8001c78:	d11c      	bne.n	8001cb4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001c7a:	4b44      	ldr	r3, [pc, #272]	@ (8001d8c <HAL_RCC_OscConfig+0x240>)
 8001c7c:	685b      	ldr	r3, [r3, #4]
 8001c7e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d116      	bne.n	8001cb4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c86:	4b41      	ldr	r3, [pc, #260]	@ (8001d8c <HAL_RCC_OscConfig+0x240>)
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	f003 0302 	and.w	r3, r3, #2
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d005      	beq.n	8001c9e <HAL_RCC_OscConfig+0x152>
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	68db      	ldr	r3, [r3, #12]
 8001c96:	2b01      	cmp	r3, #1
 8001c98:	d001      	beq.n	8001c9e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001c9a:	2301      	movs	r3, #1
 8001c9c:	e1c7      	b.n	800202e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c9e:	4b3b      	ldr	r3, [pc, #236]	@ (8001d8c <HAL_RCC_OscConfig+0x240>)
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	691b      	ldr	r3, [r3, #16]
 8001caa:	00db      	lsls	r3, r3, #3
 8001cac:	4937      	ldr	r1, [pc, #220]	@ (8001d8c <HAL_RCC_OscConfig+0x240>)
 8001cae:	4313      	orrs	r3, r2
 8001cb0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001cb2:	e03a      	b.n	8001d2a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	68db      	ldr	r3, [r3, #12]
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d020      	beq.n	8001cfe <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001cbc:	4b34      	ldr	r3, [pc, #208]	@ (8001d90 <HAL_RCC_OscConfig+0x244>)
 8001cbe:	2201      	movs	r2, #1
 8001cc0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cc2:	f7ff fc6d 	bl	80015a0 <HAL_GetTick>
 8001cc6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cc8:	e008      	b.n	8001cdc <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001cca:	f7ff fc69 	bl	80015a0 <HAL_GetTick>
 8001cce:	4602      	mov	r2, r0
 8001cd0:	693b      	ldr	r3, [r7, #16]
 8001cd2:	1ad3      	subs	r3, r2, r3
 8001cd4:	2b02      	cmp	r3, #2
 8001cd6:	d901      	bls.n	8001cdc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001cd8:	2303      	movs	r3, #3
 8001cda:	e1a8      	b.n	800202e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cdc:	4b2b      	ldr	r3, [pc, #172]	@ (8001d8c <HAL_RCC_OscConfig+0x240>)
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	f003 0302 	and.w	r3, r3, #2
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d0f0      	beq.n	8001cca <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ce8:	4b28      	ldr	r3, [pc, #160]	@ (8001d8c <HAL_RCC_OscConfig+0x240>)
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	691b      	ldr	r3, [r3, #16]
 8001cf4:	00db      	lsls	r3, r3, #3
 8001cf6:	4925      	ldr	r1, [pc, #148]	@ (8001d8c <HAL_RCC_OscConfig+0x240>)
 8001cf8:	4313      	orrs	r3, r2
 8001cfa:	600b      	str	r3, [r1, #0]
 8001cfc:	e015      	b.n	8001d2a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001cfe:	4b24      	ldr	r3, [pc, #144]	@ (8001d90 <HAL_RCC_OscConfig+0x244>)
 8001d00:	2200      	movs	r2, #0
 8001d02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d04:	f7ff fc4c 	bl	80015a0 <HAL_GetTick>
 8001d08:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d0a:	e008      	b.n	8001d1e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d0c:	f7ff fc48 	bl	80015a0 <HAL_GetTick>
 8001d10:	4602      	mov	r2, r0
 8001d12:	693b      	ldr	r3, [r7, #16]
 8001d14:	1ad3      	subs	r3, r2, r3
 8001d16:	2b02      	cmp	r3, #2
 8001d18:	d901      	bls.n	8001d1e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001d1a:	2303      	movs	r3, #3
 8001d1c:	e187      	b.n	800202e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d1e:	4b1b      	ldr	r3, [pc, #108]	@ (8001d8c <HAL_RCC_OscConfig+0x240>)
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	f003 0302 	and.w	r3, r3, #2
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d1f0      	bne.n	8001d0c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	f003 0308 	and.w	r3, r3, #8
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d036      	beq.n	8001da4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	695b      	ldr	r3, [r3, #20]
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d016      	beq.n	8001d6c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d3e:	4b15      	ldr	r3, [pc, #84]	@ (8001d94 <HAL_RCC_OscConfig+0x248>)
 8001d40:	2201      	movs	r2, #1
 8001d42:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d44:	f7ff fc2c 	bl	80015a0 <HAL_GetTick>
 8001d48:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d4a:	e008      	b.n	8001d5e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d4c:	f7ff fc28 	bl	80015a0 <HAL_GetTick>
 8001d50:	4602      	mov	r2, r0
 8001d52:	693b      	ldr	r3, [r7, #16]
 8001d54:	1ad3      	subs	r3, r2, r3
 8001d56:	2b02      	cmp	r3, #2
 8001d58:	d901      	bls.n	8001d5e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001d5a:	2303      	movs	r3, #3
 8001d5c:	e167      	b.n	800202e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d5e:	4b0b      	ldr	r3, [pc, #44]	@ (8001d8c <HAL_RCC_OscConfig+0x240>)
 8001d60:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001d62:	f003 0302 	and.w	r3, r3, #2
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d0f0      	beq.n	8001d4c <HAL_RCC_OscConfig+0x200>
 8001d6a:	e01b      	b.n	8001da4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d6c:	4b09      	ldr	r3, [pc, #36]	@ (8001d94 <HAL_RCC_OscConfig+0x248>)
 8001d6e:	2200      	movs	r2, #0
 8001d70:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d72:	f7ff fc15 	bl	80015a0 <HAL_GetTick>
 8001d76:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d78:	e00e      	b.n	8001d98 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d7a:	f7ff fc11 	bl	80015a0 <HAL_GetTick>
 8001d7e:	4602      	mov	r2, r0
 8001d80:	693b      	ldr	r3, [r7, #16]
 8001d82:	1ad3      	subs	r3, r2, r3
 8001d84:	2b02      	cmp	r3, #2
 8001d86:	d907      	bls.n	8001d98 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001d88:	2303      	movs	r3, #3
 8001d8a:	e150      	b.n	800202e <HAL_RCC_OscConfig+0x4e2>
 8001d8c:	40023800 	.word	0x40023800
 8001d90:	42470000 	.word	0x42470000
 8001d94:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d98:	4b88      	ldr	r3, [pc, #544]	@ (8001fbc <HAL_RCC_OscConfig+0x470>)
 8001d9a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001d9c:	f003 0302 	and.w	r3, r3, #2
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d1ea      	bne.n	8001d7a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	f003 0304 	and.w	r3, r3, #4
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	f000 8097 	beq.w	8001ee0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001db2:	2300      	movs	r3, #0
 8001db4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001db6:	4b81      	ldr	r3, [pc, #516]	@ (8001fbc <HAL_RCC_OscConfig+0x470>)
 8001db8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d10f      	bne.n	8001de2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	60bb      	str	r3, [r7, #8]
 8001dc6:	4b7d      	ldr	r3, [pc, #500]	@ (8001fbc <HAL_RCC_OscConfig+0x470>)
 8001dc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dca:	4a7c      	ldr	r2, [pc, #496]	@ (8001fbc <HAL_RCC_OscConfig+0x470>)
 8001dcc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001dd0:	6413      	str	r3, [r2, #64]	@ 0x40
 8001dd2:	4b7a      	ldr	r3, [pc, #488]	@ (8001fbc <HAL_RCC_OscConfig+0x470>)
 8001dd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dd6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001dda:	60bb      	str	r3, [r7, #8]
 8001ddc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001dde:	2301      	movs	r3, #1
 8001de0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001de2:	4b77      	ldr	r3, [pc, #476]	@ (8001fc0 <HAL_RCC_OscConfig+0x474>)
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d118      	bne.n	8001e20 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001dee:	4b74      	ldr	r3, [pc, #464]	@ (8001fc0 <HAL_RCC_OscConfig+0x474>)
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	4a73      	ldr	r2, [pc, #460]	@ (8001fc0 <HAL_RCC_OscConfig+0x474>)
 8001df4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001df8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001dfa:	f7ff fbd1 	bl	80015a0 <HAL_GetTick>
 8001dfe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e00:	e008      	b.n	8001e14 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e02:	f7ff fbcd 	bl	80015a0 <HAL_GetTick>
 8001e06:	4602      	mov	r2, r0
 8001e08:	693b      	ldr	r3, [r7, #16]
 8001e0a:	1ad3      	subs	r3, r2, r3
 8001e0c:	2b02      	cmp	r3, #2
 8001e0e:	d901      	bls.n	8001e14 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001e10:	2303      	movs	r3, #3
 8001e12:	e10c      	b.n	800202e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e14:	4b6a      	ldr	r3, [pc, #424]	@ (8001fc0 <HAL_RCC_OscConfig+0x474>)
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d0f0      	beq.n	8001e02 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	689b      	ldr	r3, [r3, #8]
 8001e24:	2b01      	cmp	r3, #1
 8001e26:	d106      	bne.n	8001e36 <HAL_RCC_OscConfig+0x2ea>
 8001e28:	4b64      	ldr	r3, [pc, #400]	@ (8001fbc <HAL_RCC_OscConfig+0x470>)
 8001e2a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e2c:	4a63      	ldr	r2, [pc, #396]	@ (8001fbc <HAL_RCC_OscConfig+0x470>)
 8001e2e:	f043 0301 	orr.w	r3, r3, #1
 8001e32:	6713      	str	r3, [r2, #112]	@ 0x70
 8001e34:	e01c      	b.n	8001e70 <HAL_RCC_OscConfig+0x324>
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	689b      	ldr	r3, [r3, #8]
 8001e3a:	2b05      	cmp	r3, #5
 8001e3c:	d10c      	bne.n	8001e58 <HAL_RCC_OscConfig+0x30c>
 8001e3e:	4b5f      	ldr	r3, [pc, #380]	@ (8001fbc <HAL_RCC_OscConfig+0x470>)
 8001e40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e42:	4a5e      	ldr	r2, [pc, #376]	@ (8001fbc <HAL_RCC_OscConfig+0x470>)
 8001e44:	f043 0304 	orr.w	r3, r3, #4
 8001e48:	6713      	str	r3, [r2, #112]	@ 0x70
 8001e4a:	4b5c      	ldr	r3, [pc, #368]	@ (8001fbc <HAL_RCC_OscConfig+0x470>)
 8001e4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e4e:	4a5b      	ldr	r2, [pc, #364]	@ (8001fbc <HAL_RCC_OscConfig+0x470>)
 8001e50:	f043 0301 	orr.w	r3, r3, #1
 8001e54:	6713      	str	r3, [r2, #112]	@ 0x70
 8001e56:	e00b      	b.n	8001e70 <HAL_RCC_OscConfig+0x324>
 8001e58:	4b58      	ldr	r3, [pc, #352]	@ (8001fbc <HAL_RCC_OscConfig+0x470>)
 8001e5a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e5c:	4a57      	ldr	r2, [pc, #348]	@ (8001fbc <HAL_RCC_OscConfig+0x470>)
 8001e5e:	f023 0301 	bic.w	r3, r3, #1
 8001e62:	6713      	str	r3, [r2, #112]	@ 0x70
 8001e64:	4b55      	ldr	r3, [pc, #340]	@ (8001fbc <HAL_RCC_OscConfig+0x470>)
 8001e66:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e68:	4a54      	ldr	r2, [pc, #336]	@ (8001fbc <HAL_RCC_OscConfig+0x470>)
 8001e6a:	f023 0304 	bic.w	r3, r3, #4
 8001e6e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	689b      	ldr	r3, [r3, #8]
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d015      	beq.n	8001ea4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e78:	f7ff fb92 	bl	80015a0 <HAL_GetTick>
 8001e7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e7e:	e00a      	b.n	8001e96 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e80:	f7ff fb8e 	bl	80015a0 <HAL_GetTick>
 8001e84:	4602      	mov	r2, r0
 8001e86:	693b      	ldr	r3, [r7, #16]
 8001e88:	1ad3      	subs	r3, r2, r3
 8001e8a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e8e:	4293      	cmp	r3, r2
 8001e90:	d901      	bls.n	8001e96 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001e92:	2303      	movs	r3, #3
 8001e94:	e0cb      	b.n	800202e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e96:	4b49      	ldr	r3, [pc, #292]	@ (8001fbc <HAL_RCC_OscConfig+0x470>)
 8001e98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e9a:	f003 0302 	and.w	r3, r3, #2
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d0ee      	beq.n	8001e80 <HAL_RCC_OscConfig+0x334>
 8001ea2:	e014      	b.n	8001ece <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ea4:	f7ff fb7c 	bl	80015a0 <HAL_GetTick>
 8001ea8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001eaa:	e00a      	b.n	8001ec2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001eac:	f7ff fb78 	bl	80015a0 <HAL_GetTick>
 8001eb0:	4602      	mov	r2, r0
 8001eb2:	693b      	ldr	r3, [r7, #16]
 8001eb4:	1ad3      	subs	r3, r2, r3
 8001eb6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001eba:	4293      	cmp	r3, r2
 8001ebc:	d901      	bls.n	8001ec2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001ebe:	2303      	movs	r3, #3
 8001ec0:	e0b5      	b.n	800202e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ec2:	4b3e      	ldr	r3, [pc, #248]	@ (8001fbc <HAL_RCC_OscConfig+0x470>)
 8001ec4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ec6:	f003 0302 	and.w	r3, r3, #2
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d1ee      	bne.n	8001eac <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001ece:	7dfb      	ldrb	r3, [r7, #23]
 8001ed0:	2b01      	cmp	r3, #1
 8001ed2:	d105      	bne.n	8001ee0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ed4:	4b39      	ldr	r3, [pc, #228]	@ (8001fbc <HAL_RCC_OscConfig+0x470>)
 8001ed6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ed8:	4a38      	ldr	r2, [pc, #224]	@ (8001fbc <HAL_RCC_OscConfig+0x470>)
 8001eda:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001ede:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	699b      	ldr	r3, [r3, #24]
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	f000 80a1 	beq.w	800202c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001eea:	4b34      	ldr	r3, [pc, #208]	@ (8001fbc <HAL_RCC_OscConfig+0x470>)
 8001eec:	689b      	ldr	r3, [r3, #8]
 8001eee:	f003 030c 	and.w	r3, r3, #12
 8001ef2:	2b08      	cmp	r3, #8
 8001ef4:	d05c      	beq.n	8001fb0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	699b      	ldr	r3, [r3, #24]
 8001efa:	2b02      	cmp	r3, #2
 8001efc:	d141      	bne.n	8001f82 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001efe:	4b31      	ldr	r3, [pc, #196]	@ (8001fc4 <HAL_RCC_OscConfig+0x478>)
 8001f00:	2200      	movs	r2, #0
 8001f02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f04:	f7ff fb4c 	bl	80015a0 <HAL_GetTick>
 8001f08:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f0a:	e008      	b.n	8001f1e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f0c:	f7ff fb48 	bl	80015a0 <HAL_GetTick>
 8001f10:	4602      	mov	r2, r0
 8001f12:	693b      	ldr	r3, [r7, #16]
 8001f14:	1ad3      	subs	r3, r2, r3
 8001f16:	2b02      	cmp	r3, #2
 8001f18:	d901      	bls.n	8001f1e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001f1a:	2303      	movs	r3, #3
 8001f1c:	e087      	b.n	800202e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f1e:	4b27      	ldr	r3, [pc, #156]	@ (8001fbc <HAL_RCC_OscConfig+0x470>)
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d1f0      	bne.n	8001f0c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	69da      	ldr	r2, [r3, #28]
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	6a1b      	ldr	r3, [r3, #32]
 8001f32:	431a      	orrs	r2, r3
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f38:	019b      	lsls	r3, r3, #6
 8001f3a:	431a      	orrs	r2, r3
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f40:	085b      	lsrs	r3, r3, #1
 8001f42:	3b01      	subs	r3, #1
 8001f44:	041b      	lsls	r3, r3, #16
 8001f46:	431a      	orrs	r2, r3
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f4c:	061b      	lsls	r3, r3, #24
 8001f4e:	491b      	ldr	r1, [pc, #108]	@ (8001fbc <HAL_RCC_OscConfig+0x470>)
 8001f50:	4313      	orrs	r3, r2
 8001f52:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f54:	4b1b      	ldr	r3, [pc, #108]	@ (8001fc4 <HAL_RCC_OscConfig+0x478>)
 8001f56:	2201      	movs	r2, #1
 8001f58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f5a:	f7ff fb21 	bl	80015a0 <HAL_GetTick>
 8001f5e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f60:	e008      	b.n	8001f74 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f62:	f7ff fb1d 	bl	80015a0 <HAL_GetTick>
 8001f66:	4602      	mov	r2, r0
 8001f68:	693b      	ldr	r3, [r7, #16]
 8001f6a:	1ad3      	subs	r3, r2, r3
 8001f6c:	2b02      	cmp	r3, #2
 8001f6e:	d901      	bls.n	8001f74 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001f70:	2303      	movs	r3, #3
 8001f72:	e05c      	b.n	800202e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f74:	4b11      	ldr	r3, [pc, #68]	@ (8001fbc <HAL_RCC_OscConfig+0x470>)
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d0f0      	beq.n	8001f62 <HAL_RCC_OscConfig+0x416>
 8001f80:	e054      	b.n	800202c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f82:	4b10      	ldr	r3, [pc, #64]	@ (8001fc4 <HAL_RCC_OscConfig+0x478>)
 8001f84:	2200      	movs	r2, #0
 8001f86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f88:	f7ff fb0a 	bl	80015a0 <HAL_GetTick>
 8001f8c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f8e:	e008      	b.n	8001fa2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f90:	f7ff fb06 	bl	80015a0 <HAL_GetTick>
 8001f94:	4602      	mov	r2, r0
 8001f96:	693b      	ldr	r3, [r7, #16]
 8001f98:	1ad3      	subs	r3, r2, r3
 8001f9a:	2b02      	cmp	r3, #2
 8001f9c:	d901      	bls.n	8001fa2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001f9e:	2303      	movs	r3, #3
 8001fa0:	e045      	b.n	800202e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001fa2:	4b06      	ldr	r3, [pc, #24]	@ (8001fbc <HAL_RCC_OscConfig+0x470>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d1f0      	bne.n	8001f90 <HAL_RCC_OscConfig+0x444>
 8001fae:	e03d      	b.n	800202c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	699b      	ldr	r3, [r3, #24]
 8001fb4:	2b01      	cmp	r3, #1
 8001fb6:	d107      	bne.n	8001fc8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001fb8:	2301      	movs	r3, #1
 8001fba:	e038      	b.n	800202e <HAL_RCC_OscConfig+0x4e2>
 8001fbc:	40023800 	.word	0x40023800
 8001fc0:	40007000 	.word	0x40007000
 8001fc4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001fc8:	4b1b      	ldr	r3, [pc, #108]	@ (8002038 <HAL_RCC_OscConfig+0x4ec>)
 8001fca:	685b      	ldr	r3, [r3, #4]
 8001fcc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	699b      	ldr	r3, [r3, #24]
 8001fd2:	2b01      	cmp	r3, #1
 8001fd4:	d028      	beq.n	8002028 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001fe0:	429a      	cmp	r2, r3
 8001fe2:	d121      	bne.n	8002028 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fee:	429a      	cmp	r2, r3
 8001ff0:	d11a      	bne.n	8002028 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001ff2:	68fa      	ldr	r2, [r7, #12]
 8001ff4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001ff8:	4013      	ands	r3, r2
 8001ffa:	687a      	ldr	r2, [r7, #4]
 8001ffc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001ffe:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002000:	4293      	cmp	r3, r2
 8002002:	d111      	bne.n	8002028 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800200e:	085b      	lsrs	r3, r3, #1
 8002010:	3b01      	subs	r3, #1
 8002012:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002014:	429a      	cmp	r2, r3
 8002016:	d107      	bne.n	8002028 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002022:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002024:	429a      	cmp	r2, r3
 8002026:	d001      	beq.n	800202c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002028:	2301      	movs	r3, #1
 800202a:	e000      	b.n	800202e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800202c:	2300      	movs	r3, #0
}
 800202e:	4618      	mov	r0, r3
 8002030:	3718      	adds	r7, #24
 8002032:	46bd      	mov	sp, r7
 8002034:	bd80      	pop	{r7, pc}
 8002036:	bf00      	nop
 8002038:	40023800 	.word	0x40023800

0800203c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	b084      	sub	sp, #16
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
 8002044:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	2b00      	cmp	r3, #0
 800204a:	d101      	bne.n	8002050 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800204c:	2301      	movs	r3, #1
 800204e:	e0cc      	b.n	80021ea <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002050:	4b68      	ldr	r3, [pc, #416]	@ (80021f4 <HAL_RCC_ClockConfig+0x1b8>)
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	f003 0307 	and.w	r3, r3, #7
 8002058:	683a      	ldr	r2, [r7, #0]
 800205a:	429a      	cmp	r2, r3
 800205c:	d90c      	bls.n	8002078 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800205e:	4b65      	ldr	r3, [pc, #404]	@ (80021f4 <HAL_RCC_ClockConfig+0x1b8>)
 8002060:	683a      	ldr	r2, [r7, #0]
 8002062:	b2d2      	uxtb	r2, r2
 8002064:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002066:	4b63      	ldr	r3, [pc, #396]	@ (80021f4 <HAL_RCC_ClockConfig+0x1b8>)
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f003 0307 	and.w	r3, r3, #7
 800206e:	683a      	ldr	r2, [r7, #0]
 8002070:	429a      	cmp	r2, r3
 8002072:	d001      	beq.n	8002078 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002074:	2301      	movs	r3, #1
 8002076:	e0b8      	b.n	80021ea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f003 0302 	and.w	r3, r3, #2
 8002080:	2b00      	cmp	r3, #0
 8002082:	d020      	beq.n	80020c6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	f003 0304 	and.w	r3, r3, #4
 800208c:	2b00      	cmp	r3, #0
 800208e:	d005      	beq.n	800209c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002090:	4b59      	ldr	r3, [pc, #356]	@ (80021f8 <HAL_RCC_ClockConfig+0x1bc>)
 8002092:	689b      	ldr	r3, [r3, #8]
 8002094:	4a58      	ldr	r2, [pc, #352]	@ (80021f8 <HAL_RCC_ClockConfig+0x1bc>)
 8002096:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800209a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f003 0308 	and.w	r3, r3, #8
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d005      	beq.n	80020b4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80020a8:	4b53      	ldr	r3, [pc, #332]	@ (80021f8 <HAL_RCC_ClockConfig+0x1bc>)
 80020aa:	689b      	ldr	r3, [r3, #8]
 80020ac:	4a52      	ldr	r2, [pc, #328]	@ (80021f8 <HAL_RCC_ClockConfig+0x1bc>)
 80020ae:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80020b2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80020b4:	4b50      	ldr	r3, [pc, #320]	@ (80021f8 <HAL_RCC_ClockConfig+0x1bc>)
 80020b6:	689b      	ldr	r3, [r3, #8]
 80020b8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	689b      	ldr	r3, [r3, #8]
 80020c0:	494d      	ldr	r1, [pc, #308]	@ (80021f8 <HAL_RCC_ClockConfig+0x1bc>)
 80020c2:	4313      	orrs	r3, r2
 80020c4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	f003 0301 	and.w	r3, r3, #1
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d044      	beq.n	800215c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	685b      	ldr	r3, [r3, #4]
 80020d6:	2b01      	cmp	r3, #1
 80020d8:	d107      	bne.n	80020ea <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020da:	4b47      	ldr	r3, [pc, #284]	@ (80021f8 <HAL_RCC_ClockConfig+0x1bc>)
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d119      	bne.n	800211a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020e6:	2301      	movs	r3, #1
 80020e8:	e07f      	b.n	80021ea <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	685b      	ldr	r3, [r3, #4]
 80020ee:	2b02      	cmp	r3, #2
 80020f0:	d003      	beq.n	80020fa <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80020f6:	2b03      	cmp	r3, #3
 80020f8:	d107      	bne.n	800210a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80020fa:	4b3f      	ldr	r3, [pc, #252]	@ (80021f8 <HAL_RCC_ClockConfig+0x1bc>)
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002102:	2b00      	cmp	r3, #0
 8002104:	d109      	bne.n	800211a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002106:	2301      	movs	r3, #1
 8002108:	e06f      	b.n	80021ea <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800210a:	4b3b      	ldr	r3, [pc, #236]	@ (80021f8 <HAL_RCC_ClockConfig+0x1bc>)
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	f003 0302 	and.w	r3, r3, #2
 8002112:	2b00      	cmp	r3, #0
 8002114:	d101      	bne.n	800211a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002116:	2301      	movs	r3, #1
 8002118:	e067      	b.n	80021ea <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800211a:	4b37      	ldr	r3, [pc, #220]	@ (80021f8 <HAL_RCC_ClockConfig+0x1bc>)
 800211c:	689b      	ldr	r3, [r3, #8]
 800211e:	f023 0203 	bic.w	r2, r3, #3
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	685b      	ldr	r3, [r3, #4]
 8002126:	4934      	ldr	r1, [pc, #208]	@ (80021f8 <HAL_RCC_ClockConfig+0x1bc>)
 8002128:	4313      	orrs	r3, r2
 800212a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800212c:	f7ff fa38 	bl	80015a0 <HAL_GetTick>
 8002130:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002132:	e00a      	b.n	800214a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002134:	f7ff fa34 	bl	80015a0 <HAL_GetTick>
 8002138:	4602      	mov	r2, r0
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	1ad3      	subs	r3, r2, r3
 800213e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002142:	4293      	cmp	r3, r2
 8002144:	d901      	bls.n	800214a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002146:	2303      	movs	r3, #3
 8002148:	e04f      	b.n	80021ea <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800214a:	4b2b      	ldr	r3, [pc, #172]	@ (80021f8 <HAL_RCC_ClockConfig+0x1bc>)
 800214c:	689b      	ldr	r3, [r3, #8]
 800214e:	f003 020c 	and.w	r2, r3, #12
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	685b      	ldr	r3, [r3, #4]
 8002156:	009b      	lsls	r3, r3, #2
 8002158:	429a      	cmp	r2, r3
 800215a:	d1eb      	bne.n	8002134 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800215c:	4b25      	ldr	r3, [pc, #148]	@ (80021f4 <HAL_RCC_ClockConfig+0x1b8>)
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	f003 0307 	and.w	r3, r3, #7
 8002164:	683a      	ldr	r2, [r7, #0]
 8002166:	429a      	cmp	r2, r3
 8002168:	d20c      	bcs.n	8002184 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800216a:	4b22      	ldr	r3, [pc, #136]	@ (80021f4 <HAL_RCC_ClockConfig+0x1b8>)
 800216c:	683a      	ldr	r2, [r7, #0]
 800216e:	b2d2      	uxtb	r2, r2
 8002170:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002172:	4b20      	ldr	r3, [pc, #128]	@ (80021f4 <HAL_RCC_ClockConfig+0x1b8>)
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f003 0307 	and.w	r3, r3, #7
 800217a:	683a      	ldr	r2, [r7, #0]
 800217c:	429a      	cmp	r2, r3
 800217e:	d001      	beq.n	8002184 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002180:	2301      	movs	r3, #1
 8002182:	e032      	b.n	80021ea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f003 0304 	and.w	r3, r3, #4
 800218c:	2b00      	cmp	r3, #0
 800218e:	d008      	beq.n	80021a2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002190:	4b19      	ldr	r3, [pc, #100]	@ (80021f8 <HAL_RCC_ClockConfig+0x1bc>)
 8002192:	689b      	ldr	r3, [r3, #8]
 8002194:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	68db      	ldr	r3, [r3, #12]
 800219c:	4916      	ldr	r1, [pc, #88]	@ (80021f8 <HAL_RCC_ClockConfig+0x1bc>)
 800219e:	4313      	orrs	r3, r2
 80021a0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f003 0308 	and.w	r3, r3, #8
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d009      	beq.n	80021c2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80021ae:	4b12      	ldr	r3, [pc, #72]	@ (80021f8 <HAL_RCC_ClockConfig+0x1bc>)
 80021b0:	689b      	ldr	r3, [r3, #8]
 80021b2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	691b      	ldr	r3, [r3, #16]
 80021ba:	00db      	lsls	r3, r3, #3
 80021bc:	490e      	ldr	r1, [pc, #56]	@ (80021f8 <HAL_RCC_ClockConfig+0x1bc>)
 80021be:	4313      	orrs	r3, r2
 80021c0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80021c2:	f000 f821 	bl	8002208 <HAL_RCC_GetSysClockFreq>
 80021c6:	4602      	mov	r2, r0
 80021c8:	4b0b      	ldr	r3, [pc, #44]	@ (80021f8 <HAL_RCC_ClockConfig+0x1bc>)
 80021ca:	689b      	ldr	r3, [r3, #8]
 80021cc:	091b      	lsrs	r3, r3, #4
 80021ce:	f003 030f 	and.w	r3, r3, #15
 80021d2:	490a      	ldr	r1, [pc, #40]	@ (80021fc <HAL_RCC_ClockConfig+0x1c0>)
 80021d4:	5ccb      	ldrb	r3, [r1, r3]
 80021d6:	fa22 f303 	lsr.w	r3, r2, r3
 80021da:	4a09      	ldr	r2, [pc, #36]	@ (8002200 <HAL_RCC_ClockConfig+0x1c4>)
 80021dc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80021de:	4b09      	ldr	r3, [pc, #36]	@ (8002204 <HAL_RCC_ClockConfig+0x1c8>)
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	4618      	mov	r0, r3
 80021e4:	f7ff f80a 	bl	80011fc <HAL_InitTick>

  return HAL_OK;
 80021e8:	2300      	movs	r3, #0
}
 80021ea:	4618      	mov	r0, r3
 80021ec:	3710      	adds	r7, #16
 80021ee:	46bd      	mov	sp, r7
 80021f0:	bd80      	pop	{r7, pc}
 80021f2:	bf00      	nop
 80021f4:	40023c00 	.word	0x40023c00
 80021f8:	40023800 	.word	0x40023800
 80021fc:	08008450 	.word	0x08008450
 8002200:	20000000 	.word	0x20000000
 8002204:	20000004 	.word	0x20000004

08002208 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002208:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800220c:	b094      	sub	sp, #80	@ 0x50
 800220e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002210:	2300      	movs	r3, #0
 8002212:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8002214:	2300      	movs	r3, #0
 8002216:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8002218:	2300      	movs	r3, #0
 800221a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800221c:	2300      	movs	r3, #0
 800221e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002220:	4b79      	ldr	r3, [pc, #484]	@ (8002408 <HAL_RCC_GetSysClockFreq+0x200>)
 8002222:	689b      	ldr	r3, [r3, #8]
 8002224:	f003 030c 	and.w	r3, r3, #12
 8002228:	2b08      	cmp	r3, #8
 800222a:	d00d      	beq.n	8002248 <HAL_RCC_GetSysClockFreq+0x40>
 800222c:	2b08      	cmp	r3, #8
 800222e:	f200 80e1 	bhi.w	80023f4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002232:	2b00      	cmp	r3, #0
 8002234:	d002      	beq.n	800223c <HAL_RCC_GetSysClockFreq+0x34>
 8002236:	2b04      	cmp	r3, #4
 8002238:	d003      	beq.n	8002242 <HAL_RCC_GetSysClockFreq+0x3a>
 800223a:	e0db      	b.n	80023f4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800223c:	4b73      	ldr	r3, [pc, #460]	@ (800240c <HAL_RCC_GetSysClockFreq+0x204>)
 800223e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002240:	e0db      	b.n	80023fa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002242:	4b73      	ldr	r3, [pc, #460]	@ (8002410 <HAL_RCC_GetSysClockFreq+0x208>)
 8002244:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002246:	e0d8      	b.n	80023fa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002248:	4b6f      	ldr	r3, [pc, #444]	@ (8002408 <HAL_RCC_GetSysClockFreq+0x200>)
 800224a:	685b      	ldr	r3, [r3, #4]
 800224c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002250:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002252:	4b6d      	ldr	r3, [pc, #436]	@ (8002408 <HAL_RCC_GetSysClockFreq+0x200>)
 8002254:	685b      	ldr	r3, [r3, #4]
 8002256:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800225a:	2b00      	cmp	r3, #0
 800225c:	d063      	beq.n	8002326 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800225e:	4b6a      	ldr	r3, [pc, #424]	@ (8002408 <HAL_RCC_GetSysClockFreq+0x200>)
 8002260:	685b      	ldr	r3, [r3, #4]
 8002262:	099b      	lsrs	r3, r3, #6
 8002264:	2200      	movs	r2, #0
 8002266:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002268:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800226a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800226c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002270:	633b      	str	r3, [r7, #48]	@ 0x30
 8002272:	2300      	movs	r3, #0
 8002274:	637b      	str	r3, [r7, #52]	@ 0x34
 8002276:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800227a:	4622      	mov	r2, r4
 800227c:	462b      	mov	r3, r5
 800227e:	f04f 0000 	mov.w	r0, #0
 8002282:	f04f 0100 	mov.w	r1, #0
 8002286:	0159      	lsls	r1, r3, #5
 8002288:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800228c:	0150      	lsls	r0, r2, #5
 800228e:	4602      	mov	r2, r0
 8002290:	460b      	mov	r3, r1
 8002292:	4621      	mov	r1, r4
 8002294:	1a51      	subs	r1, r2, r1
 8002296:	6139      	str	r1, [r7, #16]
 8002298:	4629      	mov	r1, r5
 800229a:	eb63 0301 	sbc.w	r3, r3, r1
 800229e:	617b      	str	r3, [r7, #20]
 80022a0:	f04f 0200 	mov.w	r2, #0
 80022a4:	f04f 0300 	mov.w	r3, #0
 80022a8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80022ac:	4659      	mov	r1, fp
 80022ae:	018b      	lsls	r3, r1, #6
 80022b0:	4651      	mov	r1, sl
 80022b2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80022b6:	4651      	mov	r1, sl
 80022b8:	018a      	lsls	r2, r1, #6
 80022ba:	4651      	mov	r1, sl
 80022bc:	ebb2 0801 	subs.w	r8, r2, r1
 80022c0:	4659      	mov	r1, fp
 80022c2:	eb63 0901 	sbc.w	r9, r3, r1
 80022c6:	f04f 0200 	mov.w	r2, #0
 80022ca:	f04f 0300 	mov.w	r3, #0
 80022ce:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80022d2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80022d6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80022da:	4690      	mov	r8, r2
 80022dc:	4699      	mov	r9, r3
 80022de:	4623      	mov	r3, r4
 80022e0:	eb18 0303 	adds.w	r3, r8, r3
 80022e4:	60bb      	str	r3, [r7, #8]
 80022e6:	462b      	mov	r3, r5
 80022e8:	eb49 0303 	adc.w	r3, r9, r3
 80022ec:	60fb      	str	r3, [r7, #12]
 80022ee:	f04f 0200 	mov.w	r2, #0
 80022f2:	f04f 0300 	mov.w	r3, #0
 80022f6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80022fa:	4629      	mov	r1, r5
 80022fc:	024b      	lsls	r3, r1, #9
 80022fe:	4621      	mov	r1, r4
 8002300:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002304:	4621      	mov	r1, r4
 8002306:	024a      	lsls	r2, r1, #9
 8002308:	4610      	mov	r0, r2
 800230a:	4619      	mov	r1, r3
 800230c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800230e:	2200      	movs	r2, #0
 8002310:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002312:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002314:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002318:	f7fe fc46 	bl	8000ba8 <__aeabi_uldivmod>
 800231c:	4602      	mov	r2, r0
 800231e:	460b      	mov	r3, r1
 8002320:	4613      	mov	r3, r2
 8002322:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002324:	e058      	b.n	80023d8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002326:	4b38      	ldr	r3, [pc, #224]	@ (8002408 <HAL_RCC_GetSysClockFreq+0x200>)
 8002328:	685b      	ldr	r3, [r3, #4]
 800232a:	099b      	lsrs	r3, r3, #6
 800232c:	2200      	movs	r2, #0
 800232e:	4618      	mov	r0, r3
 8002330:	4611      	mov	r1, r2
 8002332:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002336:	623b      	str	r3, [r7, #32]
 8002338:	2300      	movs	r3, #0
 800233a:	627b      	str	r3, [r7, #36]	@ 0x24
 800233c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002340:	4642      	mov	r2, r8
 8002342:	464b      	mov	r3, r9
 8002344:	f04f 0000 	mov.w	r0, #0
 8002348:	f04f 0100 	mov.w	r1, #0
 800234c:	0159      	lsls	r1, r3, #5
 800234e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002352:	0150      	lsls	r0, r2, #5
 8002354:	4602      	mov	r2, r0
 8002356:	460b      	mov	r3, r1
 8002358:	4641      	mov	r1, r8
 800235a:	ebb2 0a01 	subs.w	sl, r2, r1
 800235e:	4649      	mov	r1, r9
 8002360:	eb63 0b01 	sbc.w	fp, r3, r1
 8002364:	f04f 0200 	mov.w	r2, #0
 8002368:	f04f 0300 	mov.w	r3, #0
 800236c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002370:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002374:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002378:	ebb2 040a 	subs.w	r4, r2, sl
 800237c:	eb63 050b 	sbc.w	r5, r3, fp
 8002380:	f04f 0200 	mov.w	r2, #0
 8002384:	f04f 0300 	mov.w	r3, #0
 8002388:	00eb      	lsls	r3, r5, #3
 800238a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800238e:	00e2      	lsls	r2, r4, #3
 8002390:	4614      	mov	r4, r2
 8002392:	461d      	mov	r5, r3
 8002394:	4643      	mov	r3, r8
 8002396:	18e3      	adds	r3, r4, r3
 8002398:	603b      	str	r3, [r7, #0]
 800239a:	464b      	mov	r3, r9
 800239c:	eb45 0303 	adc.w	r3, r5, r3
 80023a0:	607b      	str	r3, [r7, #4]
 80023a2:	f04f 0200 	mov.w	r2, #0
 80023a6:	f04f 0300 	mov.w	r3, #0
 80023aa:	e9d7 4500 	ldrd	r4, r5, [r7]
 80023ae:	4629      	mov	r1, r5
 80023b0:	028b      	lsls	r3, r1, #10
 80023b2:	4621      	mov	r1, r4
 80023b4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80023b8:	4621      	mov	r1, r4
 80023ba:	028a      	lsls	r2, r1, #10
 80023bc:	4610      	mov	r0, r2
 80023be:	4619      	mov	r1, r3
 80023c0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80023c2:	2200      	movs	r2, #0
 80023c4:	61bb      	str	r3, [r7, #24]
 80023c6:	61fa      	str	r2, [r7, #28]
 80023c8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80023cc:	f7fe fbec 	bl	8000ba8 <__aeabi_uldivmod>
 80023d0:	4602      	mov	r2, r0
 80023d2:	460b      	mov	r3, r1
 80023d4:	4613      	mov	r3, r2
 80023d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80023d8:	4b0b      	ldr	r3, [pc, #44]	@ (8002408 <HAL_RCC_GetSysClockFreq+0x200>)
 80023da:	685b      	ldr	r3, [r3, #4]
 80023dc:	0c1b      	lsrs	r3, r3, #16
 80023de:	f003 0303 	and.w	r3, r3, #3
 80023e2:	3301      	adds	r3, #1
 80023e4:	005b      	lsls	r3, r3, #1
 80023e6:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80023e8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80023ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80023ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80023f0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80023f2:	e002      	b.n	80023fa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80023f4:	4b05      	ldr	r3, [pc, #20]	@ (800240c <HAL_RCC_GetSysClockFreq+0x204>)
 80023f6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80023f8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80023fa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80023fc:	4618      	mov	r0, r3
 80023fe:	3750      	adds	r7, #80	@ 0x50
 8002400:	46bd      	mov	sp, r7
 8002402:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002406:	bf00      	nop
 8002408:	40023800 	.word	0x40023800
 800240c:	00f42400 	.word	0x00f42400
 8002410:	007a1200 	.word	0x007a1200

08002414 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002414:	b480      	push	{r7}
 8002416:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002418:	4b03      	ldr	r3, [pc, #12]	@ (8002428 <HAL_RCC_GetHCLKFreq+0x14>)
 800241a:	681b      	ldr	r3, [r3, #0]
}
 800241c:	4618      	mov	r0, r3
 800241e:	46bd      	mov	sp, r7
 8002420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002424:	4770      	bx	lr
 8002426:	bf00      	nop
 8002428:	20000000 	.word	0x20000000

0800242c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002430:	f7ff fff0 	bl	8002414 <HAL_RCC_GetHCLKFreq>
 8002434:	4602      	mov	r2, r0
 8002436:	4b05      	ldr	r3, [pc, #20]	@ (800244c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002438:	689b      	ldr	r3, [r3, #8]
 800243a:	0b5b      	lsrs	r3, r3, #13
 800243c:	f003 0307 	and.w	r3, r3, #7
 8002440:	4903      	ldr	r1, [pc, #12]	@ (8002450 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002442:	5ccb      	ldrb	r3, [r1, r3]
 8002444:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002448:	4618      	mov	r0, r3
 800244a:	bd80      	pop	{r7, pc}
 800244c:	40023800 	.word	0x40023800
 8002450:	08008460 	.word	0x08008460

08002454 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002454:	b480      	push	{r7}
 8002456:	b083      	sub	sp, #12
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
 800245c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	220f      	movs	r2, #15
 8002462:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002464:	4b12      	ldr	r3, [pc, #72]	@ (80024b0 <HAL_RCC_GetClockConfig+0x5c>)
 8002466:	689b      	ldr	r3, [r3, #8]
 8002468:	f003 0203 	and.w	r2, r3, #3
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002470:	4b0f      	ldr	r3, [pc, #60]	@ (80024b0 <HAL_RCC_GetClockConfig+0x5c>)
 8002472:	689b      	ldr	r3, [r3, #8]
 8002474:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800247c:	4b0c      	ldr	r3, [pc, #48]	@ (80024b0 <HAL_RCC_GetClockConfig+0x5c>)
 800247e:	689b      	ldr	r3, [r3, #8]
 8002480:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002488:	4b09      	ldr	r3, [pc, #36]	@ (80024b0 <HAL_RCC_GetClockConfig+0x5c>)
 800248a:	689b      	ldr	r3, [r3, #8]
 800248c:	08db      	lsrs	r3, r3, #3
 800248e:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002496:	4b07      	ldr	r3, [pc, #28]	@ (80024b4 <HAL_RCC_GetClockConfig+0x60>)
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f003 0207 	and.w	r2, r3, #7
 800249e:	683b      	ldr	r3, [r7, #0]
 80024a0:	601a      	str	r2, [r3, #0]
}
 80024a2:	bf00      	nop
 80024a4:	370c      	adds	r7, #12
 80024a6:	46bd      	mov	sp, r7
 80024a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ac:	4770      	bx	lr
 80024ae:	bf00      	nop
 80024b0:	40023800 	.word	0x40023800
 80024b4:	40023c00 	.word	0x40023c00

080024b8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b082      	sub	sp, #8
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d101      	bne.n	80024ca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80024c6:	2301      	movs	r3, #1
 80024c8:	e041      	b.n	800254e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80024d0:	b2db      	uxtb	r3, r3
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d106      	bne.n	80024e4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	2200      	movs	r2, #0
 80024da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80024de:	6878      	ldr	r0, [r7, #4]
 80024e0:	f000 f839 	bl	8002556 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	2202      	movs	r2, #2
 80024e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681a      	ldr	r2, [r3, #0]
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	3304      	adds	r3, #4
 80024f4:	4619      	mov	r1, r3
 80024f6:	4610      	mov	r0, r2
 80024f8:	f000 f9c0 	bl	800287c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	2201      	movs	r2, #1
 8002500:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	2201      	movs	r2, #1
 8002508:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	2201      	movs	r2, #1
 8002510:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	2201      	movs	r2, #1
 8002518:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	2201      	movs	r2, #1
 8002520:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	2201      	movs	r2, #1
 8002528:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	2201      	movs	r2, #1
 8002530:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	2201      	movs	r2, #1
 8002538:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	2201      	movs	r2, #1
 8002540:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	2201      	movs	r2, #1
 8002548:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800254c:	2300      	movs	r3, #0
}
 800254e:	4618      	mov	r0, r3
 8002550:	3708      	adds	r7, #8
 8002552:	46bd      	mov	sp, r7
 8002554:	bd80      	pop	{r7, pc}

08002556 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002556:	b480      	push	{r7}
 8002558:	b083      	sub	sp, #12
 800255a:	af00      	add	r7, sp, #0
 800255c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800255e:	bf00      	nop
 8002560:	370c      	adds	r7, #12
 8002562:	46bd      	mov	sp, r7
 8002564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002568:	4770      	bx	lr
	...

0800256c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800256c:	b480      	push	{r7}
 800256e:	b085      	sub	sp, #20
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800257a:	b2db      	uxtb	r3, r3
 800257c:	2b01      	cmp	r3, #1
 800257e:	d001      	beq.n	8002584 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002580:	2301      	movs	r3, #1
 8002582:	e04e      	b.n	8002622 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	2202      	movs	r2, #2
 8002588:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	68da      	ldr	r2, [r3, #12]
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f042 0201 	orr.w	r2, r2, #1
 800259a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	4a23      	ldr	r2, [pc, #140]	@ (8002630 <HAL_TIM_Base_Start_IT+0xc4>)
 80025a2:	4293      	cmp	r3, r2
 80025a4:	d022      	beq.n	80025ec <HAL_TIM_Base_Start_IT+0x80>
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80025ae:	d01d      	beq.n	80025ec <HAL_TIM_Base_Start_IT+0x80>
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	4a1f      	ldr	r2, [pc, #124]	@ (8002634 <HAL_TIM_Base_Start_IT+0xc8>)
 80025b6:	4293      	cmp	r3, r2
 80025b8:	d018      	beq.n	80025ec <HAL_TIM_Base_Start_IT+0x80>
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	4a1e      	ldr	r2, [pc, #120]	@ (8002638 <HAL_TIM_Base_Start_IT+0xcc>)
 80025c0:	4293      	cmp	r3, r2
 80025c2:	d013      	beq.n	80025ec <HAL_TIM_Base_Start_IT+0x80>
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	4a1c      	ldr	r2, [pc, #112]	@ (800263c <HAL_TIM_Base_Start_IT+0xd0>)
 80025ca:	4293      	cmp	r3, r2
 80025cc:	d00e      	beq.n	80025ec <HAL_TIM_Base_Start_IT+0x80>
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	4a1b      	ldr	r2, [pc, #108]	@ (8002640 <HAL_TIM_Base_Start_IT+0xd4>)
 80025d4:	4293      	cmp	r3, r2
 80025d6:	d009      	beq.n	80025ec <HAL_TIM_Base_Start_IT+0x80>
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	4a19      	ldr	r2, [pc, #100]	@ (8002644 <HAL_TIM_Base_Start_IT+0xd8>)
 80025de:	4293      	cmp	r3, r2
 80025e0:	d004      	beq.n	80025ec <HAL_TIM_Base_Start_IT+0x80>
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	4a18      	ldr	r2, [pc, #96]	@ (8002648 <HAL_TIM_Base_Start_IT+0xdc>)
 80025e8:	4293      	cmp	r3, r2
 80025ea:	d111      	bne.n	8002610 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	689b      	ldr	r3, [r3, #8]
 80025f2:	f003 0307 	and.w	r3, r3, #7
 80025f6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	2b06      	cmp	r3, #6
 80025fc:	d010      	beq.n	8002620 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	681a      	ldr	r2, [r3, #0]
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f042 0201 	orr.w	r2, r2, #1
 800260c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800260e:	e007      	b.n	8002620 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	681a      	ldr	r2, [r3, #0]
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	f042 0201 	orr.w	r2, r2, #1
 800261e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002620:	2300      	movs	r3, #0
}
 8002622:	4618      	mov	r0, r3
 8002624:	3714      	adds	r7, #20
 8002626:	46bd      	mov	sp, r7
 8002628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262c:	4770      	bx	lr
 800262e:	bf00      	nop
 8002630:	40010000 	.word	0x40010000
 8002634:	40000400 	.word	0x40000400
 8002638:	40000800 	.word	0x40000800
 800263c:	40000c00 	.word	0x40000c00
 8002640:	40010400 	.word	0x40010400
 8002644:	40014000 	.word	0x40014000
 8002648:	40001800 	.word	0x40001800

0800264c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b084      	sub	sp, #16
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	68db      	ldr	r3, [r3, #12]
 800265a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	691b      	ldr	r3, [r3, #16]
 8002662:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002664:	68bb      	ldr	r3, [r7, #8]
 8002666:	f003 0302 	and.w	r3, r3, #2
 800266a:	2b00      	cmp	r3, #0
 800266c:	d020      	beq.n	80026b0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	f003 0302 	and.w	r3, r3, #2
 8002674:	2b00      	cmp	r3, #0
 8002676:	d01b      	beq.n	80026b0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f06f 0202 	mvn.w	r2, #2
 8002680:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	2201      	movs	r2, #1
 8002686:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	699b      	ldr	r3, [r3, #24]
 800268e:	f003 0303 	and.w	r3, r3, #3
 8002692:	2b00      	cmp	r3, #0
 8002694:	d003      	beq.n	800269e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002696:	6878      	ldr	r0, [r7, #4]
 8002698:	f000 f8d2 	bl	8002840 <HAL_TIM_IC_CaptureCallback>
 800269c:	e005      	b.n	80026aa <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800269e:	6878      	ldr	r0, [r7, #4]
 80026a0:	f000 f8c4 	bl	800282c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80026a4:	6878      	ldr	r0, [r7, #4]
 80026a6:	f000 f8d5 	bl	8002854 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	2200      	movs	r2, #0
 80026ae:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80026b0:	68bb      	ldr	r3, [r7, #8]
 80026b2:	f003 0304 	and.w	r3, r3, #4
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d020      	beq.n	80026fc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	f003 0304 	and.w	r3, r3, #4
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d01b      	beq.n	80026fc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	f06f 0204 	mvn.w	r2, #4
 80026cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	2202      	movs	r2, #2
 80026d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	699b      	ldr	r3, [r3, #24]
 80026da:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d003      	beq.n	80026ea <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80026e2:	6878      	ldr	r0, [r7, #4]
 80026e4:	f000 f8ac 	bl	8002840 <HAL_TIM_IC_CaptureCallback>
 80026e8:	e005      	b.n	80026f6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80026ea:	6878      	ldr	r0, [r7, #4]
 80026ec:	f000 f89e 	bl	800282c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80026f0:	6878      	ldr	r0, [r7, #4]
 80026f2:	f000 f8af 	bl	8002854 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	2200      	movs	r2, #0
 80026fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80026fc:	68bb      	ldr	r3, [r7, #8]
 80026fe:	f003 0308 	and.w	r3, r3, #8
 8002702:	2b00      	cmp	r3, #0
 8002704:	d020      	beq.n	8002748 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	f003 0308 	and.w	r3, r3, #8
 800270c:	2b00      	cmp	r3, #0
 800270e:	d01b      	beq.n	8002748 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	f06f 0208 	mvn.w	r2, #8
 8002718:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	2204      	movs	r2, #4
 800271e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	69db      	ldr	r3, [r3, #28]
 8002726:	f003 0303 	and.w	r3, r3, #3
 800272a:	2b00      	cmp	r3, #0
 800272c:	d003      	beq.n	8002736 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800272e:	6878      	ldr	r0, [r7, #4]
 8002730:	f000 f886 	bl	8002840 <HAL_TIM_IC_CaptureCallback>
 8002734:	e005      	b.n	8002742 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002736:	6878      	ldr	r0, [r7, #4]
 8002738:	f000 f878 	bl	800282c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800273c:	6878      	ldr	r0, [r7, #4]
 800273e:	f000 f889 	bl	8002854 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	2200      	movs	r2, #0
 8002746:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002748:	68bb      	ldr	r3, [r7, #8]
 800274a:	f003 0310 	and.w	r3, r3, #16
 800274e:	2b00      	cmp	r3, #0
 8002750:	d020      	beq.n	8002794 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	f003 0310 	and.w	r3, r3, #16
 8002758:	2b00      	cmp	r3, #0
 800275a:	d01b      	beq.n	8002794 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f06f 0210 	mvn.w	r2, #16
 8002764:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	2208      	movs	r2, #8
 800276a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	69db      	ldr	r3, [r3, #28]
 8002772:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002776:	2b00      	cmp	r3, #0
 8002778:	d003      	beq.n	8002782 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800277a:	6878      	ldr	r0, [r7, #4]
 800277c:	f000 f860 	bl	8002840 <HAL_TIM_IC_CaptureCallback>
 8002780:	e005      	b.n	800278e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002782:	6878      	ldr	r0, [r7, #4]
 8002784:	f000 f852 	bl	800282c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002788:	6878      	ldr	r0, [r7, #4]
 800278a:	f000 f863 	bl	8002854 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	2200      	movs	r2, #0
 8002792:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002794:	68bb      	ldr	r3, [r7, #8]
 8002796:	f003 0301 	and.w	r3, r3, #1
 800279a:	2b00      	cmp	r3, #0
 800279c:	d00c      	beq.n	80027b8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	f003 0301 	and.w	r3, r3, #1
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d007      	beq.n	80027b8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f06f 0201 	mvn.w	r2, #1
 80027b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80027b2:	6878      	ldr	r0, [r7, #4]
 80027b4:	f7fe fcde 	bl	8001174 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80027b8:	68bb      	ldr	r3, [r7, #8]
 80027ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d00c      	beq.n	80027dc <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d007      	beq.n	80027dc <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80027d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80027d6:	6878      	ldr	r0, [r7, #4]
 80027d8:	f000 f900 	bl	80029dc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80027dc:	68bb      	ldr	r3, [r7, #8]
 80027de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d00c      	beq.n	8002800 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d007      	beq.n	8002800 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80027f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80027fa:	6878      	ldr	r0, [r7, #4]
 80027fc:	f000 f834 	bl	8002868 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002800:	68bb      	ldr	r3, [r7, #8]
 8002802:	f003 0320 	and.w	r3, r3, #32
 8002806:	2b00      	cmp	r3, #0
 8002808:	d00c      	beq.n	8002824 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	f003 0320 	and.w	r3, r3, #32
 8002810:	2b00      	cmp	r3, #0
 8002812:	d007      	beq.n	8002824 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f06f 0220 	mvn.w	r2, #32
 800281c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800281e:	6878      	ldr	r0, [r7, #4]
 8002820:	f000 f8d2 	bl	80029c8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002824:	bf00      	nop
 8002826:	3710      	adds	r7, #16
 8002828:	46bd      	mov	sp, r7
 800282a:	bd80      	pop	{r7, pc}

0800282c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800282c:	b480      	push	{r7}
 800282e:	b083      	sub	sp, #12
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002834:	bf00      	nop
 8002836:	370c      	adds	r7, #12
 8002838:	46bd      	mov	sp, r7
 800283a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283e:	4770      	bx	lr

08002840 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002840:	b480      	push	{r7}
 8002842:	b083      	sub	sp, #12
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002848:	bf00      	nop
 800284a:	370c      	adds	r7, #12
 800284c:	46bd      	mov	sp, r7
 800284e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002852:	4770      	bx	lr

08002854 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002854:	b480      	push	{r7}
 8002856:	b083      	sub	sp, #12
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800285c:	bf00      	nop
 800285e:	370c      	adds	r7, #12
 8002860:	46bd      	mov	sp, r7
 8002862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002866:	4770      	bx	lr

08002868 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002868:	b480      	push	{r7}
 800286a:	b083      	sub	sp, #12
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002870:	bf00      	nop
 8002872:	370c      	adds	r7, #12
 8002874:	46bd      	mov	sp, r7
 8002876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287a:	4770      	bx	lr

0800287c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800287c:	b480      	push	{r7}
 800287e:	b085      	sub	sp, #20
 8002880:	af00      	add	r7, sp, #0
 8002882:	6078      	str	r0, [r7, #4]
 8002884:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	4a43      	ldr	r2, [pc, #268]	@ (800299c <TIM_Base_SetConfig+0x120>)
 8002890:	4293      	cmp	r3, r2
 8002892:	d013      	beq.n	80028bc <TIM_Base_SetConfig+0x40>
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800289a:	d00f      	beq.n	80028bc <TIM_Base_SetConfig+0x40>
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	4a40      	ldr	r2, [pc, #256]	@ (80029a0 <TIM_Base_SetConfig+0x124>)
 80028a0:	4293      	cmp	r3, r2
 80028a2:	d00b      	beq.n	80028bc <TIM_Base_SetConfig+0x40>
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	4a3f      	ldr	r2, [pc, #252]	@ (80029a4 <TIM_Base_SetConfig+0x128>)
 80028a8:	4293      	cmp	r3, r2
 80028aa:	d007      	beq.n	80028bc <TIM_Base_SetConfig+0x40>
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	4a3e      	ldr	r2, [pc, #248]	@ (80029a8 <TIM_Base_SetConfig+0x12c>)
 80028b0:	4293      	cmp	r3, r2
 80028b2:	d003      	beq.n	80028bc <TIM_Base_SetConfig+0x40>
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	4a3d      	ldr	r2, [pc, #244]	@ (80029ac <TIM_Base_SetConfig+0x130>)
 80028b8:	4293      	cmp	r3, r2
 80028ba:	d108      	bne.n	80028ce <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80028c2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80028c4:	683b      	ldr	r3, [r7, #0]
 80028c6:	685b      	ldr	r3, [r3, #4]
 80028c8:	68fa      	ldr	r2, [r7, #12]
 80028ca:	4313      	orrs	r3, r2
 80028cc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	4a32      	ldr	r2, [pc, #200]	@ (800299c <TIM_Base_SetConfig+0x120>)
 80028d2:	4293      	cmp	r3, r2
 80028d4:	d02b      	beq.n	800292e <TIM_Base_SetConfig+0xb2>
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80028dc:	d027      	beq.n	800292e <TIM_Base_SetConfig+0xb2>
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	4a2f      	ldr	r2, [pc, #188]	@ (80029a0 <TIM_Base_SetConfig+0x124>)
 80028e2:	4293      	cmp	r3, r2
 80028e4:	d023      	beq.n	800292e <TIM_Base_SetConfig+0xb2>
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	4a2e      	ldr	r2, [pc, #184]	@ (80029a4 <TIM_Base_SetConfig+0x128>)
 80028ea:	4293      	cmp	r3, r2
 80028ec:	d01f      	beq.n	800292e <TIM_Base_SetConfig+0xb2>
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	4a2d      	ldr	r2, [pc, #180]	@ (80029a8 <TIM_Base_SetConfig+0x12c>)
 80028f2:	4293      	cmp	r3, r2
 80028f4:	d01b      	beq.n	800292e <TIM_Base_SetConfig+0xb2>
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	4a2c      	ldr	r2, [pc, #176]	@ (80029ac <TIM_Base_SetConfig+0x130>)
 80028fa:	4293      	cmp	r3, r2
 80028fc:	d017      	beq.n	800292e <TIM_Base_SetConfig+0xb2>
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	4a2b      	ldr	r2, [pc, #172]	@ (80029b0 <TIM_Base_SetConfig+0x134>)
 8002902:	4293      	cmp	r3, r2
 8002904:	d013      	beq.n	800292e <TIM_Base_SetConfig+0xb2>
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	4a2a      	ldr	r2, [pc, #168]	@ (80029b4 <TIM_Base_SetConfig+0x138>)
 800290a:	4293      	cmp	r3, r2
 800290c:	d00f      	beq.n	800292e <TIM_Base_SetConfig+0xb2>
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	4a29      	ldr	r2, [pc, #164]	@ (80029b8 <TIM_Base_SetConfig+0x13c>)
 8002912:	4293      	cmp	r3, r2
 8002914:	d00b      	beq.n	800292e <TIM_Base_SetConfig+0xb2>
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	4a28      	ldr	r2, [pc, #160]	@ (80029bc <TIM_Base_SetConfig+0x140>)
 800291a:	4293      	cmp	r3, r2
 800291c:	d007      	beq.n	800292e <TIM_Base_SetConfig+0xb2>
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	4a27      	ldr	r2, [pc, #156]	@ (80029c0 <TIM_Base_SetConfig+0x144>)
 8002922:	4293      	cmp	r3, r2
 8002924:	d003      	beq.n	800292e <TIM_Base_SetConfig+0xb2>
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	4a26      	ldr	r2, [pc, #152]	@ (80029c4 <TIM_Base_SetConfig+0x148>)
 800292a:	4293      	cmp	r3, r2
 800292c:	d108      	bne.n	8002940 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002934:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002936:	683b      	ldr	r3, [r7, #0]
 8002938:	68db      	ldr	r3, [r3, #12]
 800293a:	68fa      	ldr	r2, [r7, #12]
 800293c:	4313      	orrs	r3, r2
 800293e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002946:	683b      	ldr	r3, [r7, #0]
 8002948:	695b      	ldr	r3, [r3, #20]
 800294a:	4313      	orrs	r3, r2
 800294c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800294e:	683b      	ldr	r3, [r7, #0]
 8002950:	689a      	ldr	r2, [r3, #8]
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002956:	683b      	ldr	r3, [r7, #0]
 8002958:	681a      	ldr	r2, [r3, #0]
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	4a0e      	ldr	r2, [pc, #56]	@ (800299c <TIM_Base_SetConfig+0x120>)
 8002962:	4293      	cmp	r3, r2
 8002964:	d003      	beq.n	800296e <TIM_Base_SetConfig+0xf2>
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	4a10      	ldr	r2, [pc, #64]	@ (80029ac <TIM_Base_SetConfig+0x130>)
 800296a:	4293      	cmp	r3, r2
 800296c:	d103      	bne.n	8002976 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800296e:	683b      	ldr	r3, [r7, #0]
 8002970:	691a      	ldr	r2, [r3, #16]
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f043 0204 	orr.w	r2, r3, #4
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	2201      	movs	r2, #1
 8002986:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	68fa      	ldr	r2, [r7, #12]
 800298c:	601a      	str	r2, [r3, #0]
}
 800298e:	bf00      	nop
 8002990:	3714      	adds	r7, #20
 8002992:	46bd      	mov	sp, r7
 8002994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002998:	4770      	bx	lr
 800299a:	bf00      	nop
 800299c:	40010000 	.word	0x40010000
 80029a0:	40000400 	.word	0x40000400
 80029a4:	40000800 	.word	0x40000800
 80029a8:	40000c00 	.word	0x40000c00
 80029ac:	40010400 	.word	0x40010400
 80029b0:	40014000 	.word	0x40014000
 80029b4:	40014400 	.word	0x40014400
 80029b8:	40014800 	.word	0x40014800
 80029bc:	40001800 	.word	0x40001800
 80029c0:	40001c00 	.word	0x40001c00
 80029c4:	40002000 	.word	0x40002000

080029c8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80029c8:	b480      	push	{r7}
 80029ca:	b083      	sub	sp, #12
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80029d0:	bf00      	nop
 80029d2:	370c      	adds	r7, #12
 80029d4:	46bd      	mov	sp, r7
 80029d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029da:	4770      	bx	lr

080029dc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80029dc:	b480      	push	{r7}
 80029de:	b083      	sub	sp, #12
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80029e4:	bf00      	nop
 80029e6:	370c      	adds	r7, #12
 80029e8:	46bd      	mov	sp, r7
 80029ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ee:	4770      	bx	lr

080029f0 <__NVIC_SetPriority>:
{
 80029f0:	b480      	push	{r7}
 80029f2:	b083      	sub	sp, #12
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	4603      	mov	r3, r0
 80029f8:	6039      	str	r1, [r7, #0]
 80029fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80029fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	db0a      	blt.n	8002a1a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a04:	683b      	ldr	r3, [r7, #0]
 8002a06:	b2da      	uxtb	r2, r3
 8002a08:	490c      	ldr	r1, [pc, #48]	@ (8002a3c <__NVIC_SetPriority+0x4c>)
 8002a0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a0e:	0112      	lsls	r2, r2, #4
 8002a10:	b2d2      	uxtb	r2, r2
 8002a12:	440b      	add	r3, r1
 8002a14:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8002a18:	e00a      	b.n	8002a30 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a1a:	683b      	ldr	r3, [r7, #0]
 8002a1c:	b2da      	uxtb	r2, r3
 8002a1e:	4908      	ldr	r1, [pc, #32]	@ (8002a40 <__NVIC_SetPriority+0x50>)
 8002a20:	79fb      	ldrb	r3, [r7, #7]
 8002a22:	f003 030f 	and.w	r3, r3, #15
 8002a26:	3b04      	subs	r3, #4
 8002a28:	0112      	lsls	r2, r2, #4
 8002a2a:	b2d2      	uxtb	r2, r2
 8002a2c:	440b      	add	r3, r1
 8002a2e:	761a      	strb	r2, [r3, #24]
}
 8002a30:	bf00      	nop
 8002a32:	370c      	adds	r7, #12
 8002a34:	46bd      	mov	sp, r7
 8002a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3a:	4770      	bx	lr
 8002a3c:	e000e100 	.word	0xe000e100
 8002a40:	e000ed00 	.word	0xe000ed00

08002a44 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8002a44:	b580      	push	{r7, lr}
 8002a46:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8002a48:	4b05      	ldr	r3, [pc, #20]	@ (8002a60 <SysTick_Handler+0x1c>)
 8002a4a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8002a4c:	f001 ff34 	bl	80048b8 <xTaskGetSchedulerState>
 8002a50:	4603      	mov	r3, r0
 8002a52:	2b01      	cmp	r3, #1
 8002a54:	d001      	beq.n	8002a5a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8002a56:	f002 fd2f 	bl	80054b8 <xPortSysTickHandler>
  }
}
 8002a5a:	bf00      	nop
 8002a5c:	bd80      	pop	{r7, pc}
 8002a5e:	bf00      	nop
 8002a60:	e000e010 	.word	0xe000e010

08002a64 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8002a64:	b580      	push	{r7, lr}
 8002a66:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8002a68:	2100      	movs	r1, #0
 8002a6a:	f06f 0004 	mvn.w	r0, #4
 8002a6e:	f7ff ffbf 	bl	80029f0 <__NVIC_SetPriority>
#endif
}
 8002a72:	bf00      	nop
 8002a74:	bd80      	pop	{r7, pc}
	...

08002a78 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8002a78:	b480      	push	{r7}
 8002a7a:	b083      	sub	sp, #12
 8002a7c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002a7e:	f3ef 8305 	mrs	r3, IPSR
 8002a82:	603b      	str	r3, [r7, #0]
  return(result);
 8002a84:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d003      	beq.n	8002a92 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8002a8a:	f06f 0305 	mvn.w	r3, #5
 8002a8e:	607b      	str	r3, [r7, #4]
 8002a90:	e00c      	b.n	8002aac <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8002a92:	4b0a      	ldr	r3, [pc, #40]	@ (8002abc <osKernelInitialize+0x44>)
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d105      	bne.n	8002aa6 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8002a9a:	4b08      	ldr	r3, [pc, #32]	@ (8002abc <osKernelInitialize+0x44>)
 8002a9c:	2201      	movs	r2, #1
 8002a9e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8002aa0:	2300      	movs	r3, #0
 8002aa2:	607b      	str	r3, [r7, #4]
 8002aa4:	e002      	b.n	8002aac <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8002aa6:	f04f 33ff 	mov.w	r3, #4294967295
 8002aaa:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8002aac:	687b      	ldr	r3, [r7, #4]
}
 8002aae:	4618      	mov	r0, r3
 8002ab0:	370c      	adds	r7, #12
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab8:	4770      	bx	lr
 8002aba:	bf00      	nop
 8002abc:	20000258 	.word	0x20000258

08002ac0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	b082      	sub	sp, #8
 8002ac4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002ac6:	f3ef 8305 	mrs	r3, IPSR
 8002aca:	603b      	str	r3, [r7, #0]
  return(result);
 8002acc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d003      	beq.n	8002ada <osKernelStart+0x1a>
    stat = osErrorISR;
 8002ad2:	f06f 0305 	mvn.w	r3, #5
 8002ad6:	607b      	str	r3, [r7, #4]
 8002ad8:	e010      	b.n	8002afc <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8002ada:	4b0b      	ldr	r3, [pc, #44]	@ (8002b08 <osKernelStart+0x48>)
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	2b01      	cmp	r3, #1
 8002ae0:	d109      	bne.n	8002af6 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8002ae2:	f7ff ffbf 	bl	8002a64 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8002ae6:	4b08      	ldr	r3, [pc, #32]	@ (8002b08 <osKernelStart+0x48>)
 8002ae8:	2202      	movs	r2, #2
 8002aea:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8002aec:	f001 fa80 	bl	8003ff0 <vTaskStartScheduler>
      stat = osOK;
 8002af0:	2300      	movs	r3, #0
 8002af2:	607b      	str	r3, [r7, #4]
 8002af4:	e002      	b.n	8002afc <osKernelStart+0x3c>
    } else {
      stat = osError;
 8002af6:	f04f 33ff 	mov.w	r3, #4294967295
 8002afa:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8002afc:	687b      	ldr	r3, [r7, #4]
}
 8002afe:	4618      	mov	r0, r3
 8002b00:	3708      	adds	r7, #8
 8002b02:	46bd      	mov	sp, r7
 8002b04:	bd80      	pop	{r7, pc}
 8002b06:	bf00      	nop
 8002b08:	20000258 	.word	0x20000258

08002b0c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b08e      	sub	sp, #56	@ 0x38
 8002b10:	af04      	add	r7, sp, #16
 8002b12:	60f8      	str	r0, [r7, #12]
 8002b14:	60b9      	str	r1, [r7, #8]
 8002b16:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8002b18:	2300      	movs	r3, #0
 8002b1a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002b1c:	f3ef 8305 	mrs	r3, IPSR
 8002b20:	617b      	str	r3, [r7, #20]
  return(result);
 8002b22:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d17e      	bne.n	8002c26 <osThreadNew+0x11a>
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d07b      	beq.n	8002c26 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8002b2e:	2380      	movs	r3, #128	@ 0x80
 8002b30:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8002b32:	2318      	movs	r3, #24
 8002b34:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8002b36:	2300      	movs	r3, #0
 8002b38:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8002b3a:	f04f 33ff 	mov.w	r3, #4294967295
 8002b3e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d045      	beq.n	8002bd2 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d002      	beq.n	8002b54 <osThreadNew+0x48>
        name = attr->name;
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	699b      	ldr	r3, [r3, #24]
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d002      	beq.n	8002b62 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	699b      	ldr	r3, [r3, #24]
 8002b60:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8002b62:	69fb      	ldr	r3, [r7, #28]
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d008      	beq.n	8002b7a <osThreadNew+0x6e>
 8002b68:	69fb      	ldr	r3, [r7, #28]
 8002b6a:	2b38      	cmp	r3, #56	@ 0x38
 8002b6c:	d805      	bhi.n	8002b7a <osThreadNew+0x6e>
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	685b      	ldr	r3, [r3, #4]
 8002b72:	f003 0301 	and.w	r3, r3, #1
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d001      	beq.n	8002b7e <osThreadNew+0x72>
        return (NULL);
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	e054      	b.n	8002c28 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	695b      	ldr	r3, [r3, #20]
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d003      	beq.n	8002b8e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	695b      	ldr	r3, [r3, #20]
 8002b8a:	089b      	lsrs	r3, r3, #2
 8002b8c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	689b      	ldr	r3, [r3, #8]
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d00e      	beq.n	8002bb4 <osThreadNew+0xa8>
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	68db      	ldr	r3, [r3, #12]
 8002b9a:	2ba7      	cmp	r3, #167	@ 0xa7
 8002b9c:	d90a      	bls.n	8002bb4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d006      	beq.n	8002bb4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	695b      	ldr	r3, [r3, #20]
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d002      	beq.n	8002bb4 <osThreadNew+0xa8>
        mem = 1;
 8002bae:	2301      	movs	r3, #1
 8002bb0:	61bb      	str	r3, [r7, #24]
 8002bb2:	e010      	b.n	8002bd6 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	689b      	ldr	r3, [r3, #8]
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d10c      	bne.n	8002bd6 <osThreadNew+0xca>
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	68db      	ldr	r3, [r3, #12]
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d108      	bne.n	8002bd6 <osThreadNew+0xca>
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	691b      	ldr	r3, [r3, #16]
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d104      	bne.n	8002bd6 <osThreadNew+0xca>
          mem = 0;
 8002bcc:	2300      	movs	r3, #0
 8002bce:	61bb      	str	r3, [r7, #24]
 8002bd0:	e001      	b.n	8002bd6 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8002bd2:	2300      	movs	r3, #0
 8002bd4:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8002bd6:	69bb      	ldr	r3, [r7, #24]
 8002bd8:	2b01      	cmp	r3, #1
 8002bda:	d110      	bne.n	8002bfe <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8002be0:	687a      	ldr	r2, [r7, #4]
 8002be2:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8002be4:	9202      	str	r2, [sp, #8]
 8002be6:	9301      	str	r3, [sp, #4]
 8002be8:	69fb      	ldr	r3, [r7, #28]
 8002bea:	9300      	str	r3, [sp, #0]
 8002bec:	68bb      	ldr	r3, [r7, #8]
 8002bee:	6a3a      	ldr	r2, [r7, #32]
 8002bf0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002bf2:	68f8      	ldr	r0, [r7, #12]
 8002bf4:	f001 f808 	bl	8003c08 <xTaskCreateStatic>
 8002bf8:	4603      	mov	r3, r0
 8002bfa:	613b      	str	r3, [r7, #16]
 8002bfc:	e013      	b.n	8002c26 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8002bfe:	69bb      	ldr	r3, [r7, #24]
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d110      	bne.n	8002c26 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8002c04:	6a3b      	ldr	r3, [r7, #32]
 8002c06:	b29a      	uxth	r2, r3
 8002c08:	f107 0310 	add.w	r3, r7, #16
 8002c0c:	9301      	str	r3, [sp, #4]
 8002c0e:	69fb      	ldr	r3, [r7, #28]
 8002c10:	9300      	str	r3, [sp, #0]
 8002c12:	68bb      	ldr	r3, [r7, #8]
 8002c14:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002c16:	68f8      	ldr	r0, [r7, #12]
 8002c18:	f001 f856 	bl	8003cc8 <xTaskCreate>
 8002c1c:	4603      	mov	r3, r0
 8002c1e:	2b01      	cmp	r3, #1
 8002c20:	d001      	beq.n	8002c26 <osThreadNew+0x11a>
            hTask = NULL;
 8002c22:	2300      	movs	r3, #0
 8002c24:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8002c26:	693b      	ldr	r3, [r7, #16]
}
 8002c28:	4618      	mov	r0, r3
 8002c2a:	3728      	adds	r7, #40	@ 0x28
 8002c2c:	46bd      	mov	sp, r7
 8002c2e:	bd80      	pop	{r7, pc}

08002c30 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b084      	sub	sp, #16
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002c38:	f3ef 8305 	mrs	r3, IPSR
 8002c3c:	60bb      	str	r3, [r7, #8]
  return(result);
 8002c3e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d003      	beq.n	8002c4c <osDelay+0x1c>
    stat = osErrorISR;
 8002c44:	f06f 0305 	mvn.w	r3, #5
 8002c48:	60fb      	str	r3, [r7, #12]
 8002c4a:	e007      	b.n	8002c5c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8002c4c:	2300      	movs	r3, #0
 8002c4e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d002      	beq.n	8002c5c <osDelay+0x2c>
      vTaskDelay(ticks);
 8002c56:	6878      	ldr	r0, [r7, #4]
 8002c58:	f001 f994 	bl	8003f84 <vTaskDelay>
    }
  }

  return (stat);
 8002c5c:	68fb      	ldr	r3, [r7, #12]
}
 8002c5e:	4618      	mov	r0, r3
 8002c60:	3710      	adds	r7, #16
 8002c62:	46bd      	mov	sp, r7
 8002c64:	bd80      	pop	{r7, pc}

08002c66 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8002c66:	b580      	push	{r7, lr}
 8002c68:	b08a      	sub	sp, #40	@ 0x28
 8002c6a:	af02      	add	r7, sp, #8
 8002c6c:	60f8      	str	r0, [r7, #12]
 8002c6e:	60b9      	str	r1, [r7, #8]
 8002c70:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8002c72:	2300      	movs	r3, #0
 8002c74:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002c76:	f3ef 8305 	mrs	r3, IPSR
 8002c7a:	613b      	str	r3, [r7, #16]
  return(result);
 8002c7c:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d15f      	bne.n	8002d42 <osMessageQueueNew+0xdc>
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d05c      	beq.n	8002d42 <osMessageQueueNew+0xdc>
 8002c88:	68bb      	ldr	r3, [r7, #8]
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d059      	beq.n	8002d42 <osMessageQueueNew+0xdc>
    mem = -1;
 8002c8e:	f04f 33ff 	mov.w	r3, #4294967295
 8002c92:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d029      	beq.n	8002cee <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	689b      	ldr	r3, [r3, #8]
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d012      	beq.n	8002cc8 <osMessageQueueNew+0x62>
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	68db      	ldr	r3, [r3, #12]
 8002ca6:	2b4f      	cmp	r3, #79	@ 0x4f
 8002ca8:	d90e      	bls.n	8002cc8 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d00a      	beq.n	8002cc8 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	695a      	ldr	r2, [r3, #20]
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	68b9      	ldr	r1, [r7, #8]
 8002cba:	fb01 f303 	mul.w	r3, r1, r3
 8002cbe:	429a      	cmp	r2, r3
 8002cc0:	d302      	bcc.n	8002cc8 <osMessageQueueNew+0x62>
        mem = 1;
 8002cc2:	2301      	movs	r3, #1
 8002cc4:	61bb      	str	r3, [r7, #24]
 8002cc6:	e014      	b.n	8002cf2 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	689b      	ldr	r3, [r3, #8]
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d110      	bne.n	8002cf2 <osMessageQueueNew+0x8c>
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	68db      	ldr	r3, [r3, #12]
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d10c      	bne.n	8002cf2 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d108      	bne.n	8002cf2 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	695b      	ldr	r3, [r3, #20]
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d104      	bne.n	8002cf2 <osMessageQueueNew+0x8c>
          mem = 0;
 8002ce8:	2300      	movs	r3, #0
 8002cea:	61bb      	str	r3, [r7, #24]
 8002cec:	e001      	b.n	8002cf2 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8002cee:	2300      	movs	r3, #0
 8002cf0:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8002cf2:	69bb      	ldr	r3, [r7, #24]
 8002cf4:	2b01      	cmp	r3, #1
 8002cf6:	d10b      	bne.n	8002d10 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	691a      	ldr	r2, [r3, #16]
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	689b      	ldr	r3, [r3, #8]
 8002d00:	2100      	movs	r1, #0
 8002d02:	9100      	str	r1, [sp, #0]
 8002d04:	68b9      	ldr	r1, [r7, #8]
 8002d06:	68f8      	ldr	r0, [r7, #12]
 8002d08:	f000 fa30 	bl	800316c <xQueueGenericCreateStatic>
 8002d0c:	61f8      	str	r0, [r7, #28]
 8002d0e:	e008      	b.n	8002d22 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8002d10:	69bb      	ldr	r3, [r7, #24]
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d105      	bne.n	8002d22 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8002d16:	2200      	movs	r2, #0
 8002d18:	68b9      	ldr	r1, [r7, #8]
 8002d1a:	68f8      	ldr	r0, [r7, #12]
 8002d1c:	f000 faa3 	bl	8003266 <xQueueGenericCreate>
 8002d20:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8002d22:	69fb      	ldr	r3, [r7, #28]
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d00c      	beq.n	8002d42 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d003      	beq.n	8002d36 <osMessageQueueNew+0xd0>
        name = attr->name;
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	617b      	str	r3, [r7, #20]
 8002d34:	e001      	b.n	8002d3a <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8002d36:	2300      	movs	r3, #0
 8002d38:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8002d3a:	6979      	ldr	r1, [r7, #20]
 8002d3c:	69f8      	ldr	r0, [r7, #28]
 8002d3e:	f000 ff05 	bl	8003b4c <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8002d42:	69fb      	ldr	r3, [r7, #28]
}
 8002d44:	4618      	mov	r0, r3
 8002d46:	3720      	adds	r7, #32
 8002d48:	46bd      	mov	sp, r7
 8002d4a:	bd80      	pop	{r7, pc}

08002d4c <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	b088      	sub	sp, #32
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	60f8      	str	r0, [r7, #12]
 8002d54:	60b9      	str	r1, [r7, #8]
 8002d56:	603b      	str	r3, [r7, #0]
 8002d58:	4613      	mov	r3, r2
 8002d5a:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8002d60:	2300      	movs	r3, #0
 8002d62:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002d64:	f3ef 8305 	mrs	r3, IPSR
 8002d68:	617b      	str	r3, [r7, #20]
  return(result);
 8002d6a:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d028      	beq.n	8002dc2 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8002d70:	69bb      	ldr	r3, [r7, #24]
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d005      	beq.n	8002d82 <osMessageQueuePut+0x36>
 8002d76:	68bb      	ldr	r3, [r7, #8]
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d002      	beq.n	8002d82 <osMessageQueuePut+0x36>
 8002d7c:	683b      	ldr	r3, [r7, #0]
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d003      	beq.n	8002d8a <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8002d82:	f06f 0303 	mvn.w	r3, #3
 8002d86:	61fb      	str	r3, [r7, #28]
 8002d88:	e038      	b.n	8002dfc <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8002d8a:	2300      	movs	r3, #0
 8002d8c:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8002d8e:	f107 0210 	add.w	r2, r7, #16
 8002d92:	2300      	movs	r3, #0
 8002d94:	68b9      	ldr	r1, [r7, #8]
 8002d96:	69b8      	ldr	r0, [r7, #24]
 8002d98:	f000 fbc6 	bl	8003528 <xQueueGenericSendFromISR>
 8002d9c:	4603      	mov	r3, r0
 8002d9e:	2b01      	cmp	r3, #1
 8002da0:	d003      	beq.n	8002daa <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8002da2:	f06f 0302 	mvn.w	r3, #2
 8002da6:	61fb      	str	r3, [r7, #28]
 8002da8:	e028      	b.n	8002dfc <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8002daa:	693b      	ldr	r3, [r7, #16]
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d025      	beq.n	8002dfc <osMessageQueuePut+0xb0>
 8002db0:	4b15      	ldr	r3, [pc, #84]	@ (8002e08 <osMessageQueuePut+0xbc>)
 8002db2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002db6:	601a      	str	r2, [r3, #0]
 8002db8:	f3bf 8f4f 	dsb	sy
 8002dbc:	f3bf 8f6f 	isb	sy
 8002dc0:	e01c      	b.n	8002dfc <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8002dc2:	69bb      	ldr	r3, [r7, #24]
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d002      	beq.n	8002dce <osMessageQueuePut+0x82>
 8002dc8:	68bb      	ldr	r3, [r7, #8]
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d103      	bne.n	8002dd6 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8002dce:	f06f 0303 	mvn.w	r3, #3
 8002dd2:	61fb      	str	r3, [r7, #28]
 8002dd4:	e012      	b.n	8002dfc <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	683a      	ldr	r2, [r7, #0]
 8002dda:	68b9      	ldr	r1, [r7, #8]
 8002ddc:	69b8      	ldr	r0, [r7, #24]
 8002dde:	f000 faa1 	bl	8003324 <xQueueGenericSend>
 8002de2:	4603      	mov	r3, r0
 8002de4:	2b01      	cmp	r3, #1
 8002de6:	d009      	beq.n	8002dfc <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8002de8:	683b      	ldr	r3, [r7, #0]
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d003      	beq.n	8002df6 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8002dee:	f06f 0301 	mvn.w	r3, #1
 8002df2:	61fb      	str	r3, [r7, #28]
 8002df4:	e002      	b.n	8002dfc <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8002df6:	f06f 0302 	mvn.w	r3, #2
 8002dfa:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8002dfc:	69fb      	ldr	r3, [r7, #28]
}
 8002dfe:	4618      	mov	r0, r3
 8002e00:	3720      	adds	r7, #32
 8002e02:	46bd      	mov	sp, r7
 8002e04:	bd80      	pop	{r7, pc}
 8002e06:	bf00      	nop
 8002e08:	e000ed04 	.word	0xe000ed04

08002e0c <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	b088      	sub	sp, #32
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	60f8      	str	r0, [r7, #12]
 8002e14:	60b9      	str	r1, [r7, #8]
 8002e16:	607a      	str	r2, [r7, #4]
 8002e18:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8002e1e:	2300      	movs	r3, #0
 8002e20:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002e22:	f3ef 8305 	mrs	r3, IPSR
 8002e26:	617b      	str	r3, [r7, #20]
  return(result);
 8002e28:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d028      	beq.n	8002e80 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8002e2e:	69bb      	ldr	r3, [r7, #24]
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d005      	beq.n	8002e40 <osMessageQueueGet+0x34>
 8002e34:	68bb      	ldr	r3, [r7, #8]
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d002      	beq.n	8002e40 <osMessageQueueGet+0x34>
 8002e3a:	683b      	ldr	r3, [r7, #0]
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d003      	beq.n	8002e48 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8002e40:	f06f 0303 	mvn.w	r3, #3
 8002e44:	61fb      	str	r3, [r7, #28]
 8002e46:	e037      	b.n	8002eb8 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8002e48:	2300      	movs	r3, #0
 8002e4a:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8002e4c:	f107 0310 	add.w	r3, r7, #16
 8002e50:	461a      	mov	r2, r3
 8002e52:	68b9      	ldr	r1, [r7, #8]
 8002e54:	69b8      	ldr	r0, [r7, #24]
 8002e56:	f000 fce7 	bl	8003828 <xQueueReceiveFromISR>
 8002e5a:	4603      	mov	r3, r0
 8002e5c:	2b01      	cmp	r3, #1
 8002e5e:	d003      	beq.n	8002e68 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8002e60:	f06f 0302 	mvn.w	r3, #2
 8002e64:	61fb      	str	r3, [r7, #28]
 8002e66:	e027      	b.n	8002eb8 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8002e68:	693b      	ldr	r3, [r7, #16]
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d024      	beq.n	8002eb8 <osMessageQueueGet+0xac>
 8002e6e:	4b15      	ldr	r3, [pc, #84]	@ (8002ec4 <osMessageQueueGet+0xb8>)
 8002e70:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002e74:	601a      	str	r2, [r3, #0]
 8002e76:	f3bf 8f4f 	dsb	sy
 8002e7a:	f3bf 8f6f 	isb	sy
 8002e7e:	e01b      	b.n	8002eb8 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8002e80:	69bb      	ldr	r3, [r7, #24]
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d002      	beq.n	8002e8c <osMessageQueueGet+0x80>
 8002e86:	68bb      	ldr	r3, [r7, #8]
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d103      	bne.n	8002e94 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8002e8c:	f06f 0303 	mvn.w	r3, #3
 8002e90:	61fb      	str	r3, [r7, #28]
 8002e92:	e011      	b.n	8002eb8 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8002e94:	683a      	ldr	r2, [r7, #0]
 8002e96:	68b9      	ldr	r1, [r7, #8]
 8002e98:	69b8      	ldr	r0, [r7, #24]
 8002e9a:	f000 fbe3 	bl	8003664 <xQueueReceive>
 8002e9e:	4603      	mov	r3, r0
 8002ea0:	2b01      	cmp	r3, #1
 8002ea2:	d009      	beq.n	8002eb8 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d003      	beq.n	8002eb2 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 8002eaa:	f06f 0301 	mvn.w	r3, #1
 8002eae:	61fb      	str	r3, [r7, #28]
 8002eb0:	e002      	b.n	8002eb8 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8002eb2:	f06f 0302 	mvn.w	r3, #2
 8002eb6:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8002eb8:	69fb      	ldr	r3, [r7, #28]
}
 8002eba:	4618      	mov	r0, r3
 8002ebc:	3720      	adds	r7, #32
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	bd80      	pop	{r7, pc}
 8002ec2:	bf00      	nop
 8002ec4:	e000ed04 	.word	0xe000ed04

08002ec8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8002ec8:	b480      	push	{r7}
 8002eca:	b085      	sub	sp, #20
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	60f8      	str	r0, [r7, #12]
 8002ed0:	60b9      	str	r1, [r7, #8]
 8002ed2:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	4a07      	ldr	r2, [pc, #28]	@ (8002ef4 <vApplicationGetIdleTaskMemory+0x2c>)
 8002ed8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8002eda:	68bb      	ldr	r3, [r7, #8]
 8002edc:	4a06      	ldr	r2, [pc, #24]	@ (8002ef8 <vApplicationGetIdleTaskMemory+0x30>)
 8002ede:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	2280      	movs	r2, #128	@ 0x80
 8002ee4:	601a      	str	r2, [r3, #0]
}
 8002ee6:	bf00      	nop
 8002ee8:	3714      	adds	r7, #20
 8002eea:	46bd      	mov	sp, r7
 8002eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef0:	4770      	bx	lr
 8002ef2:	bf00      	nop
 8002ef4:	2000025c 	.word	0x2000025c
 8002ef8:	20000304 	.word	0x20000304

08002efc <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8002efc:	b480      	push	{r7}
 8002efe:	b085      	sub	sp, #20
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	60f8      	str	r0, [r7, #12]
 8002f04:	60b9      	str	r1, [r7, #8]
 8002f06:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	4a07      	ldr	r2, [pc, #28]	@ (8002f28 <vApplicationGetTimerTaskMemory+0x2c>)
 8002f0c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8002f0e:	68bb      	ldr	r3, [r7, #8]
 8002f10:	4a06      	ldr	r2, [pc, #24]	@ (8002f2c <vApplicationGetTimerTaskMemory+0x30>)
 8002f12:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002f1a:	601a      	str	r2, [r3, #0]
}
 8002f1c:	bf00      	nop
 8002f1e:	3714      	adds	r7, #20
 8002f20:	46bd      	mov	sp, r7
 8002f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f26:	4770      	bx	lr
 8002f28:	20000504 	.word	0x20000504
 8002f2c:	200005ac 	.word	0x200005ac

08002f30 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002f30:	b480      	push	{r7}
 8002f32:	b083      	sub	sp, #12
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	f103 0208 	add.w	r2, r3, #8
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	f04f 32ff 	mov.w	r2, #4294967295
 8002f48:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	f103 0208 	add.w	r2, r3, #8
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	f103 0208 	add.w	r2, r3, #8
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	2200      	movs	r2, #0
 8002f62:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002f64:	bf00      	nop
 8002f66:	370c      	adds	r7, #12
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f6e:	4770      	bx	lr

08002f70 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002f70:	b480      	push	{r7}
 8002f72:	b083      	sub	sp, #12
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002f7e:	bf00      	nop
 8002f80:	370c      	adds	r7, #12
 8002f82:	46bd      	mov	sp, r7
 8002f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f88:	4770      	bx	lr

08002f8a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002f8a:	b480      	push	{r7}
 8002f8c:	b085      	sub	sp, #20
 8002f8e:	af00      	add	r7, sp, #0
 8002f90:	6078      	str	r0, [r7, #4]
 8002f92:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	685b      	ldr	r3, [r3, #4]
 8002f98:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002f9a:	683b      	ldr	r3, [r7, #0]
 8002f9c:	68fa      	ldr	r2, [r7, #12]
 8002f9e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	689a      	ldr	r2, [r3, #8]
 8002fa4:	683b      	ldr	r3, [r7, #0]
 8002fa6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	689b      	ldr	r3, [r3, #8]
 8002fac:	683a      	ldr	r2, [r7, #0]
 8002fae:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	683a      	ldr	r2, [r7, #0]
 8002fb4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8002fb6:	683b      	ldr	r3, [r7, #0]
 8002fb8:	687a      	ldr	r2, [r7, #4]
 8002fba:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	1c5a      	adds	r2, r3, #1
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	601a      	str	r2, [r3, #0]
}
 8002fc6:	bf00      	nop
 8002fc8:	3714      	adds	r7, #20
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd0:	4770      	bx	lr

08002fd2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002fd2:	b480      	push	{r7}
 8002fd4:	b085      	sub	sp, #20
 8002fd6:	af00      	add	r7, sp, #0
 8002fd8:	6078      	str	r0, [r7, #4]
 8002fda:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002fdc:	683b      	ldr	r3, [r7, #0]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002fe2:	68bb      	ldr	r3, [r7, #8]
 8002fe4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fe8:	d103      	bne.n	8002ff2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	691b      	ldr	r3, [r3, #16]
 8002fee:	60fb      	str	r3, [r7, #12]
 8002ff0:	e00c      	b.n	800300c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	3308      	adds	r3, #8
 8002ff6:	60fb      	str	r3, [r7, #12]
 8002ff8:	e002      	b.n	8003000 <vListInsert+0x2e>
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	685b      	ldr	r3, [r3, #4]
 8002ffe:	60fb      	str	r3, [r7, #12]
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	685b      	ldr	r3, [r3, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	68ba      	ldr	r2, [r7, #8]
 8003008:	429a      	cmp	r2, r3
 800300a:	d2f6      	bcs.n	8002ffa <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	685a      	ldr	r2, [r3, #4]
 8003010:	683b      	ldr	r3, [r7, #0]
 8003012:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003014:	683b      	ldr	r3, [r7, #0]
 8003016:	685b      	ldr	r3, [r3, #4]
 8003018:	683a      	ldr	r2, [r7, #0]
 800301a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800301c:	683b      	ldr	r3, [r7, #0]
 800301e:	68fa      	ldr	r2, [r7, #12]
 8003020:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	683a      	ldr	r2, [r7, #0]
 8003026:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003028:	683b      	ldr	r3, [r7, #0]
 800302a:	687a      	ldr	r2, [r7, #4]
 800302c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	1c5a      	adds	r2, r3, #1
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	601a      	str	r2, [r3, #0]
}
 8003038:	bf00      	nop
 800303a:	3714      	adds	r7, #20
 800303c:	46bd      	mov	sp, r7
 800303e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003042:	4770      	bx	lr

08003044 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003044:	b480      	push	{r7}
 8003046:	b085      	sub	sp, #20
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	691b      	ldr	r3, [r3, #16]
 8003050:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	685b      	ldr	r3, [r3, #4]
 8003056:	687a      	ldr	r2, [r7, #4]
 8003058:	6892      	ldr	r2, [r2, #8]
 800305a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	689b      	ldr	r3, [r3, #8]
 8003060:	687a      	ldr	r2, [r7, #4]
 8003062:	6852      	ldr	r2, [r2, #4]
 8003064:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	685b      	ldr	r3, [r3, #4]
 800306a:	687a      	ldr	r2, [r7, #4]
 800306c:	429a      	cmp	r2, r3
 800306e:	d103      	bne.n	8003078 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	689a      	ldr	r2, [r3, #8]
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	2200      	movs	r2, #0
 800307c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	1e5a      	subs	r2, r3, #1
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	681b      	ldr	r3, [r3, #0]
}
 800308c:	4618      	mov	r0, r3
 800308e:	3714      	adds	r7, #20
 8003090:	46bd      	mov	sp, r7
 8003092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003096:	4770      	bx	lr

08003098 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003098:	b580      	push	{r7, lr}
 800309a:	b084      	sub	sp, #16
 800309c:	af00      	add	r7, sp, #0
 800309e:	6078      	str	r0, [r7, #4]
 80030a0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d10b      	bne.n	80030c4 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80030ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80030b0:	f383 8811 	msr	BASEPRI, r3
 80030b4:	f3bf 8f6f 	isb	sy
 80030b8:	f3bf 8f4f 	dsb	sy
 80030bc:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80030be:	bf00      	nop
 80030c0:	bf00      	nop
 80030c2:	e7fd      	b.n	80030c0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80030c4:	f002 f968 	bl	8005398 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	681a      	ldr	r2, [r3, #0]
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030d0:	68f9      	ldr	r1, [r7, #12]
 80030d2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80030d4:	fb01 f303 	mul.w	r3, r1, r3
 80030d8:	441a      	add	r2, r3
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	2200      	movs	r2, #0
 80030e2:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	681a      	ldr	r2, [r3, #0]
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	681a      	ldr	r2, [r3, #0]
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030f4:	3b01      	subs	r3, #1
 80030f6:	68f9      	ldr	r1, [r7, #12]
 80030f8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80030fa:	fb01 f303 	mul.w	r3, r1, r3
 80030fe:	441a      	add	r2, r3
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	22ff      	movs	r2, #255	@ 0xff
 8003108:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	22ff      	movs	r2, #255	@ 0xff
 8003110:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	2b00      	cmp	r3, #0
 8003118:	d114      	bne.n	8003144 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	691b      	ldr	r3, [r3, #16]
 800311e:	2b00      	cmp	r3, #0
 8003120:	d01a      	beq.n	8003158 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	3310      	adds	r3, #16
 8003126:	4618      	mov	r0, r3
 8003128:	f001 fa00 	bl	800452c <xTaskRemoveFromEventList>
 800312c:	4603      	mov	r3, r0
 800312e:	2b00      	cmp	r3, #0
 8003130:	d012      	beq.n	8003158 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8003132:	4b0d      	ldr	r3, [pc, #52]	@ (8003168 <xQueueGenericReset+0xd0>)
 8003134:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003138:	601a      	str	r2, [r3, #0]
 800313a:	f3bf 8f4f 	dsb	sy
 800313e:	f3bf 8f6f 	isb	sy
 8003142:	e009      	b.n	8003158 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	3310      	adds	r3, #16
 8003148:	4618      	mov	r0, r3
 800314a:	f7ff fef1 	bl	8002f30 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	3324      	adds	r3, #36	@ 0x24
 8003152:	4618      	mov	r0, r3
 8003154:	f7ff feec 	bl	8002f30 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8003158:	f002 f950 	bl	80053fc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800315c:	2301      	movs	r3, #1
}
 800315e:	4618      	mov	r0, r3
 8003160:	3710      	adds	r7, #16
 8003162:	46bd      	mov	sp, r7
 8003164:	bd80      	pop	{r7, pc}
 8003166:	bf00      	nop
 8003168:	e000ed04 	.word	0xe000ed04

0800316c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800316c:	b580      	push	{r7, lr}
 800316e:	b08e      	sub	sp, #56	@ 0x38
 8003170:	af02      	add	r7, sp, #8
 8003172:	60f8      	str	r0, [r7, #12]
 8003174:	60b9      	str	r1, [r7, #8]
 8003176:	607a      	str	r2, [r7, #4]
 8003178:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	2b00      	cmp	r3, #0
 800317e:	d10b      	bne.n	8003198 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8003180:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003184:	f383 8811 	msr	BASEPRI, r3
 8003188:	f3bf 8f6f 	isb	sy
 800318c:	f3bf 8f4f 	dsb	sy
 8003190:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003192:	bf00      	nop
 8003194:	bf00      	nop
 8003196:	e7fd      	b.n	8003194 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8003198:	683b      	ldr	r3, [r7, #0]
 800319a:	2b00      	cmp	r3, #0
 800319c:	d10b      	bne.n	80031b6 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800319e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80031a2:	f383 8811 	msr	BASEPRI, r3
 80031a6:	f3bf 8f6f 	isb	sy
 80031aa:	f3bf 8f4f 	dsb	sy
 80031ae:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80031b0:	bf00      	nop
 80031b2:	bf00      	nop
 80031b4:	e7fd      	b.n	80031b2 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d002      	beq.n	80031c2 <xQueueGenericCreateStatic+0x56>
 80031bc:	68bb      	ldr	r3, [r7, #8]
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d001      	beq.n	80031c6 <xQueueGenericCreateStatic+0x5a>
 80031c2:	2301      	movs	r3, #1
 80031c4:	e000      	b.n	80031c8 <xQueueGenericCreateStatic+0x5c>
 80031c6:	2300      	movs	r3, #0
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d10b      	bne.n	80031e4 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80031cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80031d0:	f383 8811 	msr	BASEPRI, r3
 80031d4:	f3bf 8f6f 	isb	sy
 80031d8:	f3bf 8f4f 	dsb	sy
 80031dc:	623b      	str	r3, [r7, #32]
}
 80031de:	bf00      	nop
 80031e0:	bf00      	nop
 80031e2:	e7fd      	b.n	80031e0 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d102      	bne.n	80031f0 <xQueueGenericCreateStatic+0x84>
 80031ea:	68bb      	ldr	r3, [r7, #8]
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d101      	bne.n	80031f4 <xQueueGenericCreateStatic+0x88>
 80031f0:	2301      	movs	r3, #1
 80031f2:	e000      	b.n	80031f6 <xQueueGenericCreateStatic+0x8a>
 80031f4:	2300      	movs	r3, #0
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d10b      	bne.n	8003212 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80031fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80031fe:	f383 8811 	msr	BASEPRI, r3
 8003202:	f3bf 8f6f 	isb	sy
 8003206:	f3bf 8f4f 	dsb	sy
 800320a:	61fb      	str	r3, [r7, #28]
}
 800320c:	bf00      	nop
 800320e:	bf00      	nop
 8003210:	e7fd      	b.n	800320e <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8003212:	2350      	movs	r3, #80	@ 0x50
 8003214:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8003216:	697b      	ldr	r3, [r7, #20]
 8003218:	2b50      	cmp	r3, #80	@ 0x50
 800321a:	d00b      	beq.n	8003234 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800321c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003220:	f383 8811 	msr	BASEPRI, r3
 8003224:	f3bf 8f6f 	isb	sy
 8003228:	f3bf 8f4f 	dsb	sy
 800322c:	61bb      	str	r3, [r7, #24]
}
 800322e:	bf00      	nop
 8003230:	bf00      	nop
 8003232:	e7fd      	b.n	8003230 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8003234:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003236:	683b      	ldr	r3, [r7, #0]
 8003238:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800323a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800323c:	2b00      	cmp	r3, #0
 800323e:	d00d      	beq.n	800325c <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8003240:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003242:	2201      	movs	r2, #1
 8003244:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003248:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800324c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800324e:	9300      	str	r3, [sp, #0]
 8003250:	4613      	mov	r3, r2
 8003252:	687a      	ldr	r2, [r7, #4]
 8003254:	68b9      	ldr	r1, [r7, #8]
 8003256:	68f8      	ldr	r0, [r7, #12]
 8003258:	f000 f840 	bl	80032dc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800325c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800325e:	4618      	mov	r0, r3
 8003260:	3730      	adds	r7, #48	@ 0x30
 8003262:	46bd      	mov	sp, r7
 8003264:	bd80      	pop	{r7, pc}

08003266 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8003266:	b580      	push	{r7, lr}
 8003268:	b08a      	sub	sp, #40	@ 0x28
 800326a:	af02      	add	r7, sp, #8
 800326c:	60f8      	str	r0, [r7, #12]
 800326e:	60b9      	str	r1, [r7, #8]
 8003270:	4613      	mov	r3, r2
 8003272:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	2b00      	cmp	r3, #0
 8003278:	d10b      	bne.n	8003292 <xQueueGenericCreate+0x2c>
	__asm volatile
 800327a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800327e:	f383 8811 	msr	BASEPRI, r3
 8003282:	f3bf 8f6f 	isb	sy
 8003286:	f3bf 8f4f 	dsb	sy
 800328a:	613b      	str	r3, [r7, #16]
}
 800328c:	bf00      	nop
 800328e:	bf00      	nop
 8003290:	e7fd      	b.n	800328e <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	68ba      	ldr	r2, [r7, #8]
 8003296:	fb02 f303 	mul.w	r3, r2, r3
 800329a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800329c:	69fb      	ldr	r3, [r7, #28]
 800329e:	3350      	adds	r3, #80	@ 0x50
 80032a0:	4618      	mov	r0, r3
 80032a2:	f002 f99b 	bl	80055dc <pvPortMalloc>
 80032a6:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80032a8:	69bb      	ldr	r3, [r7, #24]
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d011      	beq.n	80032d2 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80032ae:	69bb      	ldr	r3, [r7, #24]
 80032b0:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80032b2:	697b      	ldr	r3, [r7, #20]
 80032b4:	3350      	adds	r3, #80	@ 0x50
 80032b6:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80032b8:	69bb      	ldr	r3, [r7, #24]
 80032ba:	2200      	movs	r2, #0
 80032bc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80032c0:	79fa      	ldrb	r2, [r7, #7]
 80032c2:	69bb      	ldr	r3, [r7, #24]
 80032c4:	9300      	str	r3, [sp, #0]
 80032c6:	4613      	mov	r3, r2
 80032c8:	697a      	ldr	r2, [r7, #20]
 80032ca:	68b9      	ldr	r1, [r7, #8]
 80032cc:	68f8      	ldr	r0, [r7, #12]
 80032ce:	f000 f805 	bl	80032dc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80032d2:	69bb      	ldr	r3, [r7, #24]
	}
 80032d4:	4618      	mov	r0, r3
 80032d6:	3720      	adds	r7, #32
 80032d8:	46bd      	mov	sp, r7
 80032da:	bd80      	pop	{r7, pc}

080032dc <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80032dc:	b580      	push	{r7, lr}
 80032de:	b084      	sub	sp, #16
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	60f8      	str	r0, [r7, #12]
 80032e4:	60b9      	str	r1, [r7, #8]
 80032e6:	607a      	str	r2, [r7, #4]
 80032e8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80032ea:	68bb      	ldr	r3, [r7, #8]
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d103      	bne.n	80032f8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80032f0:	69bb      	ldr	r3, [r7, #24]
 80032f2:	69ba      	ldr	r2, [r7, #24]
 80032f4:	601a      	str	r2, [r3, #0]
 80032f6:	e002      	b.n	80032fe <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80032f8:	69bb      	ldr	r3, [r7, #24]
 80032fa:	687a      	ldr	r2, [r7, #4]
 80032fc:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80032fe:	69bb      	ldr	r3, [r7, #24]
 8003300:	68fa      	ldr	r2, [r7, #12]
 8003302:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8003304:	69bb      	ldr	r3, [r7, #24]
 8003306:	68ba      	ldr	r2, [r7, #8]
 8003308:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800330a:	2101      	movs	r1, #1
 800330c:	69b8      	ldr	r0, [r7, #24]
 800330e:	f7ff fec3 	bl	8003098 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8003312:	69bb      	ldr	r3, [r7, #24]
 8003314:	78fa      	ldrb	r2, [r7, #3]
 8003316:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800331a:	bf00      	nop
 800331c:	3710      	adds	r7, #16
 800331e:	46bd      	mov	sp, r7
 8003320:	bd80      	pop	{r7, pc}
	...

08003324 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8003324:	b580      	push	{r7, lr}
 8003326:	b08e      	sub	sp, #56	@ 0x38
 8003328:	af00      	add	r7, sp, #0
 800332a:	60f8      	str	r0, [r7, #12]
 800332c:	60b9      	str	r1, [r7, #8]
 800332e:	607a      	str	r2, [r7, #4]
 8003330:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8003332:	2300      	movs	r3, #0
 8003334:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800333a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800333c:	2b00      	cmp	r3, #0
 800333e:	d10b      	bne.n	8003358 <xQueueGenericSend+0x34>
	__asm volatile
 8003340:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003344:	f383 8811 	msr	BASEPRI, r3
 8003348:	f3bf 8f6f 	isb	sy
 800334c:	f3bf 8f4f 	dsb	sy
 8003350:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003352:	bf00      	nop
 8003354:	bf00      	nop
 8003356:	e7fd      	b.n	8003354 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003358:	68bb      	ldr	r3, [r7, #8]
 800335a:	2b00      	cmp	r3, #0
 800335c:	d103      	bne.n	8003366 <xQueueGenericSend+0x42>
 800335e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003360:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003362:	2b00      	cmp	r3, #0
 8003364:	d101      	bne.n	800336a <xQueueGenericSend+0x46>
 8003366:	2301      	movs	r3, #1
 8003368:	e000      	b.n	800336c <xQueueGenericSend+0x48>
 800336a:	2300      	movs	r3, #0
 800336c:	2b00      	cmp	r3, #0
 800336e:	d10b      	bne.n	8003388 <xQueueGenericSend+0x64>
	__asm volatile
 8003370:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003374:	f383 8811 	msr	BASEPRI, r3
 8003378:	f3bf 8f6f 	isb	sy
 800337c:	f3bf 8f4f 	dsb	sy
 8003380:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003382:	bf00      	nop
 8003384:	bf00      	nop
 8003386:	e7fd      	b.n	8003384 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003388:	683b      	ldr	r3, [r7, #0]
 800338a:	2b02      	cmp	r3, #2
 800338c:	d103      	bne.n	8003396 <xQueueGenericSend+0x72>
 800338e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003390:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003392:	2b01      	cmp	r3, #1
 8003394:	d101      	bne.n	800339a <xQueueGenericSend+0x76>
 8003396:	2301      	movs	r3, #1
 8003398:	e000      	b.n	800339c <xQueueGenericSend+0x78>
 800339a:	2300      	movs	r3, #0
 800339c:	2b00      	cmp	r3, #0
 800339e:	d10b      	bne.n	80033b8 <xQueueGenericSend+0x94>
	__asm volatile
 80033a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80033a4:	f383 8811 	msr	BASEPRI, r3
 80033a8:	f3bf 8f6f 	isb	sy
 80033ac:	f3bf 8f4f 	dsb	sy
 80033b0:	623b      	str	r3, [r7, #32]
}
 80033b2:	bf00      	nop
 80033b4:	bf00      	nop
 80033b6:	e7fd      	b.n	80033b4 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80033b8:	f001 fa7e 	bl	80048b8 <xTaskGetSchedulerState>
 80033bc:	4603      	mov	r3, r0
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d102      	bne.n	80033c8 <xQueueGenericSend+0xa4>
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d101      	bne.n	80033cc <xQueueGenericSend+0xa8>
 80033c8:	2301      	movs	r3, #1
 80033ca:	e000      	b.n	80033ce <xQueueGenericSend+0xaa>
 80033cc:	2300      	movs	r3, #0
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d10b      	bne.n	80033ea <xQueueGenericSend+0xc6>
	__asm volatile
 80033d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80033d6:	f383 8811 	msr	BASEPRI, r3
 80033da:	f3bf 8f6f 	isb	sy
 80033de:	f3bf 8f4f 	dsb	sy
 80033e2:	61fb      	str	r3, [r7, #28]
}
 80033e4:	bf00      	nop
 80033e6:	bf00      	nop
 80033e8:	e7fd      	b.n	80033e6 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80033ea:	f001 ffd5 	bl	8005398 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80033ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033f0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80033f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80033f6:	429a      	cmp	r2, r3
 80033f8:	d302      	bcc.n	8003400 <xQueueGenericSend+0xdc>
 80033fa:	683b      	ldr	r3, [r7, #0]
 80033fc:	2b02      	cmp	r3, #2
 80033fe:	d129      	bne.n	8003454 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003400:	683a      	ldr	r2, [r7, #0]
 8003402:	68b9      	ldr	r1, [r7, #8]
 8003404:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003406:	f000 fa91 	bl	800392c <prvCopyDataToQueue>
 800340a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800340c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800340e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003410:	2b00      	cmp	r3, #0
 8003412:	d010      	beq.n	8003436 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003414:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003416:	3324      	adds	r3, #36	@ 0x24
 8003418:	4618      	mov	r0, r3
 800341a:	f001 f887 	bl	800452c <xTaskRemoveFromEventList>
 800341e:	4603      	mov	r3, r0
 8003420:	2b00      	cmp	r3, #0
 8003422:	d013      	beq.n	800344c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8003424:	4b3f      	ldr	r3, [pc, #252]	@ (8003524 <xQueueGenericSend+0x200>)
 8003426:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800342a:	601a      	str	r2, [r3, #0]
 800342c:	f3bf 8f4f 	dsb	sy
 8003430:	f3bf 8f6f 	isb	sy
 8003434:	e00a      	b.n	800344c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8003436:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003438:	2b00      	cmp	r3, #0
 800343a:	d007      	beq.n	800344c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800343c:	4b39      	ldr	r3, [pc, #228]	@ (8003524 <xQueueGenericSend+0x200>)
 800343e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003442:	601a      	str	r2, [r3, #0]
 8003444:	f3bf 8f4f 	dsb	sy
 8003448:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800344c:	f001 ffd6 	bl	80053fc <vPortExitCritical>
				return pdPASS;
 8003450:	2301      	movs	r3, #1
 8003452:	e063      	b.n	800351c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	2b00      	cmp	r3, #0
 8003458:	d103      	bne.n	8003462 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800345a:	f001 ffcf 	bl	80053fc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800345e:	2300      	movs	r3, #0
 8003460:	e05c      	b.n	800351c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003462:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003464:	2b00      	cmp	r3, #0
 8003466:	d106      	bne.n	8003476 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003468:	f107 0314 	add.w	r3, r7, #20
 800346c:	4618      	mov	r0, r3
 800346e:	f001 f8c1 	bl	80045f4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003472:	2301      	movs	r3, #1
 8003474:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003476:	f001 ffc1 	bl	80053fc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800347a:	f000 fe29 	bl	80040d0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800347e:	f001 ff8b 	bl	8005398 <vPortEnterCritical>
 8003482:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003484:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003488:	b25b      	sxtb	r3, r3
 800348a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800348e:	d103      	bne.n	8003498 <xQueueGenericSend+0x174>
 8003490:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003492:	2200      	movs	r2, #0
 8003494:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003498:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800349a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800349e:	b25b      	sxtb	r3, r3
 80034a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034a4:	d103      	bne.n	80034ae <xQueueGenericSend+0x18a>
 80034a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034a8:	2200      	movs	r2, #0
 80034aa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80034ae:	f001 ffa5 	bl	80053fc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80034b2:	1d3a      	adds	r2, r7, #4
 80034b4:	f107 0314 	add.w	r3, r7, #20
 80034b8:	4611      	mov	r1, r2
 80034ba:	4618      	mov	r0, r3
 80034bc:	f001 f8b0 	bl	8004620 <xTaskCheckForTimeOut>
 80034c0:	4603      	mov	r3, r0
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d124      	bne.n	8003510 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80034c6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80034c8:	f000 fb28 	bl	8003b1c <prvIsQueueFull>
 80034cc:	4603      	mov	r3, r0
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d018      	beq.n	8003504 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80034d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034d4:	3310      	adds	r3, #16
 80034d6:	687a      	ldr	r2, [r7, #4]
 80034d8:	4611      	mov	r1, r2
 80034da:	4618      	mov	r0, r3
 80034dc:	f000 ffd4 	bl	8004488 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80034e0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80034e2:	f000 fab3 	bl	8003a4c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80034e6:	f000 fe01 	bl	80040ec <xTaskResumeAll>
 80034ea:	4603      	mov	r3, r0
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	f47f af7c 	bne.w	80033ea <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80034f2:	4b0c      	ldr	r3, [pc, #48]	@ (8003524 <xQueueGenericSend+0x200>)
 80034f4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80034f8:	601a      	str	r2, [r3, #0]
 80034fa:	f3bf 8f4f 	dsb	sy
 80034fe:	f3bf 8f6f 	isb	sy
 8003502:	e772      	b.n	80033ea <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003504:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003506:	f000 faa1 	bl	8003a4c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800350a:	f000 fdef 	bl	80040ec <xTaskResumeAll>
 800350e:	e76c      	b.n	80033ea <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8003510:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003512:	f000 fa9b 	bl	8003a4c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003516:	f000 fde9 	bl	80040ec <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800351a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800351c:	4618      	mov	r0, r3
 800351e:	3738      	adds	r7, #56	@ 0x38
 8003520:	46bd      	mov	sp, r7
 8003522:	bd80      	pop	{r7, pc}
 8003524:	e000ed04 	.word	0xe000ed04

08003528 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8003528:	b580      	push	{r7, lr}
 800352a:	b090      	sub	sp, #64	@ 0x40
 800352c:	af00      	add	r7, sp, #0
 800352e:	60f8      	str	r0, [r7, #12]
 8003530:	60b9      	str	r1, [r7, #8]
 8003532:	607a      	str	r2, [r7, #4]
 8003534:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800353a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800353c:	2b00      	cmp	r3, #0
 800353e:	d10b      	bne.n	8003558 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8003540:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003544:	f383 8811 	msr	BASEPRI, r3
 8003548:	f3bf 8f6f 	isb	sy
 800354c:	f3bf 8f4f 	dsb	sy
 8003550:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003552:	bf00      	nop
 8003554:	bf00      	nop
 8003556:	e7fd      	b.n	8003554 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003558:	68bb      	ldr	r3, [r7, #8]
 800355a:	2b00      	cmp	r3, #0
 800355c:	d103      	bne.n	8003566 <xQueueGenericSendFromISR+0x3e>
 800355e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003560:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003562:	2b00      	cmp	r3, #0
 8003564:	d101      	bne.n	800356a <xQueueGenericSendFromISR+0x42>
 8003566:	2301      	movs	r3, #1
 8003568:	e000      	b.n	800356c <xQueueGenericSendFromISR+0x44>
 800356a:	2300      	movs	r3, #0
 800356c:	2b00      	cmp	r3, #0
 800356e:	d10b      	bne.n	8003588 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8003570:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003574:	f383 8811 	msr	BASEPRI, r3
 8003578:	f3bf 8f6f 	isb	sy
 800357c:	f3bf 8f4f 	dsb	sy
 8003580:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003582:	bf00      	nop
 8003584:	bf00      	nop
 8003586:	e7fd      	b.n	8003584 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003588:	683b      	ldr	r3, [r7, #0]
 800358a:	2b02      	cmp	r3, #2
 800358c:	d103      	bne.n	8003596 <xQueueGenericSendFromISR+0x6e>
 800358e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003590:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003592:	2b01      	cmp	r3, #1
 8003594:	d101      	bne.n	800359a <xQueueGenericSendFromISR+0x72>
 8003596:	2301      	movs	r3, #1
 8003598:	e000      	b.n	800359c <xQueueGenericSendFromISR+0x74>
 800359a:	2300      	movs	r3, #0
 800359c:	2b00      	cmp	r3, #0
 800359e:	d10b      	bne.n	80035b8 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80035a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80035a4:	f383 8811 	msr	BASEPRI, r3
 80035a8:	f3bf 8f6f 	isb	sy
 80035ac:	f3bf 8f4f 	dsb	sy
 80035b0:	623b      	str	r3, [r7, #32]
}
 80035b2:	bf00      	nop
 80035b4:	bf00      	nop
 80035b6:	e7fd      	b.n	80035b4 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80035b8:	f001 ffce 	bl	8005558 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80035bc:	f3ef 8211 	mrs	r2, BASEPRI
 80035c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80035c4:	f383 8811 	msr	BASEPRI, r3
 80035c8:	f3bf 8f6f 	isb	sy
 80035cc:	f3bf 8f4f 	dsb	sy
 80035d0:	61fa      	str	r2, [r7, #28]
 80035d2:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80035d4:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80035d6:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80035d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80035da:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80035dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80035de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80035e0:	429a      	cmp	r2, r3
 80035e2:	d302      	bcc.n	80035ea <xQueueGenericSendFromISR+0xc2>
 80035e4:	683b      	ldr	r3, [r7, #0]
 80035e6:	2b02      	cmp	r3, #2
 80035e8:	d12f      	bne.n	800364a <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80035ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80035ec:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80035f0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80035f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80035f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80035fa:	683a      	ldr	r2, [r7, #0]
 80035fc:	68b9      	ldr	r1, [r7, #8]
 80035fe:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8003600:	f000 f994 	bl	800392c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8003604:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8003608:	f1b3 3fff 	cmp.w	r3, #4294967295
 800360c:	d112      	bne.n	8003634 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800360e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003610:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003612:	2b00      	cmp	r3, #0
 8003614:	d016      	beq.n	8003644 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003616:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003618:	3324      	adds	r3, #36	@ 0x24
 800361a:	4618      	mov	r0, r3
 800361c:	f000 ff86 	bl	800452c <xTaskRemoveFromEventList>
 8003620:	4603      	mov	r3, r0
 8003622:	2b00      	cmp	r3, #0
 8003624:	d00e      	beq.n	8003644 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	2b00      	cmp	r3, #0
 800362a:	d00b      	beq.n	8003644 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	2201      	movs	r2, #1
 8003630:	601a      	str	r2, [r3, #0]
 8003632:	e007      	b.n	8003644 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8003634:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003638:	3301      	adds	r3, #1
 800363a:	b2db      	uxtb	r3, r3
 800363c:	b25a      	sxtb	r2, r3
 800363e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003640:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8003644:	2301      	movs	r3, #1
 8003646:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8003648:	e001      	b.n	800364e <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800364a:	2300      	movs	r3, #0
 800364c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800364e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003650:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003652:	697b      	ldr	r3, [r7, #20]
 8003654:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8003658:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800365a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800365c:	4618      	mov	r0, r3
 800365e:	3740      	adds	r7, #64	@ 0x40
 8003660:	46bd      	mov	sp, r7
 8003662:	bd80      	pop	{r7, pc}

08003664 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8003664:	b580      	push	{r7, lr}
 8003666:	b08c      	sub	sp, #48	@ 0x30
 8003668:	af00      	add	r7, sp, #0
 800366a:	60f8      	str	r0, [r7, #12]
 800366c:	60b9      	str	r1, [r7, #8]
 800366e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8003670:	2300      	movs	r3, #0
 8003672:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8003678:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800367a:	2b00      	cmp	r3, #0
 800367c:	d10b      	bne.n	8003696 <xQueueReceive+0x32>
	__asm volatile
 800367e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003682:	f383 8811 	msr	BASEPRI, r3
 8003686:	f3bf 8f6f 	isb	sy
 800368a:	f3bf 8f4f 	dsb	sy
 800368e:	623b      	str	r3, [r7, #32]
}
 8003690:	bf00      	nop
 8003692:	bf00      	nop
 8003694:	e7fd      	b.n	8003692 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003696:	68bb      	ldr	r3, [r7, #8]
 8003698:	2b00      	cmp	r3, #0
 800369a:	d103      	bne.n	80036a4 <xQueueReceive+0x40>
 800369c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800369e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d101      	bne.n	80036a8 <xQueueReceive+0x44>
 80036a4:	2301      	movs	r3, #1
 80036a6:	e000      	b.n	80036aa <xQueueReceive+0x46>
 80036a8:	2300      	movs	r3, #0
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d10b      	bne.n	80036c6 <xQueueReceive+0x62>
	__asm volatile
 80036ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80036b2:	f383 8811 	msr	BASEPRI, r3
 80036b6:	f3bf 8f6f 	isb	sy
 80036ba:	f3bf 8f4f 	dsb	sy
 80036be:	61fb      	str	r3, [r7, #28]
}
 80036c0:	bf00      	nop
 80036c2:	bf00      	nop
 80036c4:	e7fd      	b.n	80036c2 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80036c6:	f001 f8f7 	bl	80048b8 <xTaskGetSchedulerState>
 80036ca:	4603      	mov	r3, r0
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d102      	bne.n	80036d6 <xQueueReceive+0x72>
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d101      	bne.n	80036da <xQueueReceive+0x76>
 80036d6:	2301      	movs	r3, #1
 80036d8:	e000      	b.n	80036dc <xQueueReceive+0x78>
 80036da:	2300      	movs	r3, #0
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d10b      	bne.n	80036f8 <xQueueReceive+0x94>
	__asm volatile
 80036e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80036e4:	f383 8811 	msr	BASEPRI, r3
 80036e8:	f3bf 8f6f 	isb	sy
 80036ec:	f3bf 8f4f 	dsb	sy
 80036f0:	61bb      	str	r3, [r7, #24]
}
 80036f2:	bf00      	nop
 80036f4:	bf00      	nop
 80036f6:	e7fd      	b.n	80036f4 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80036f8:	f001 fe4e 	bl	8005398 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80036fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003700:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003702:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003704:	2b00      	cmp	r3, #0
 8003706:	d01f      	beq.n	8003748 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003708:	68b9      	ldr	r1, [r7, #8]
 800370a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800370c:	f000 f978 	bl	8003a00 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003710:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003712:	1e5a      	subs	r2, r3, #1
 8003714:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003716:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003718:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800371a:	691b      	ldr	r3, [r3, #16]
 800371c:	2b00      	cmp	r3, #0
 800371e:	d00f      	beq.n	8003740 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003720:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003722:	3310      	adds	r3, #16
 8003724:	4618      	mov	r0, r3
 8003726:	f000 ff01 	bl	800452c <xTaskRemoveFromEventList>
 800372a:	4603      	mov	r3, r0
 800372c:	2b00      	cmp	r3, #0
 800372e:	d007      	beq.n	8003740 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003730:	4b3c      	ldr	r3, [pc, #240]	@ (8003824 <xQueueReceive+0x1c0>)
 8003732:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003736:	601a      	str	r2, [r3, #0]
 8003738:	f3bf 8f4f 	dsb	sy
 800373c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003740:	f001 fe5c 	bl	80053fc <vPortExitCritical>
				return pdPASS;
 8003744:	2301      	movs	r3, #1
 8003746:	e069      	b.n	800381c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	2b00      	cmp	r3, #0
 800374c:	d103      	bne.n	8003756 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800374e:	f001 fe55 	bl	80053fc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003752:	2300      	movs	r3, #0
 8003754:	e062      	b.n	800381c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003756:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003758:	2b00      	cmp	r3, #0
 800375a:	d106      	bne.n	800376a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800375c:	f107 0310 	add.w	r3, r7, #16
 8003760:	4618      	mov	r0, r3
 8003762:	f000 ff47 	bl	80045f4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003766:	2301      	movs	r3, #1
 8003768:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800376a:	f001 fe47 	bl	80053fc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800376e:	f000 fcaf 	bl	80040d0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003772:	f001 fe11 	bl	8005398 <vPortEnterCritical>
 8003776:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003778:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800377c:	b25b      	sxtb	r3, r3
 800377e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003782:	d103      	bne.n	800378c <xQueueReceive+0x128>
 8003784:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003786:	2200      	movs	r2, #0
 8003788:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800378c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800378e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003792:	b25b      	sxtb	r3, r3
 8003794:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003798:	d103      	bne.n	80037a2 <xQueueReceive+0x13e>
 800379a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800379c:	2200      	movs	r2, #0
 800379e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80037a2:	f001 fe2b 	bl	80053fc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80037a6:	1d3a      	adds	r2, r7, #4
 80037a8:	f107 0310 	add.w	r3, r7, #16
 80037ac:	4611      	mov	r1, r2
 80037ae:	4618      	mov	r0, r3
 80037b0:	f000 ff36 	bl	8004620 <xTaskCheckForTimeOut>
 80037b4:	4603      	mov	r3, r0
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d123      	bne.n	8003802 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80037ba:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80037bc:	f000 f998 	bl	8003af0 <prvIsQueueEmpty>
 80037c0:	4603      	mov	r3, r0
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d017      	beq.n	80037f6 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80037c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037c8:	3324      	adds	r3, #36	@ 0x24
 80037ca:	687a      	ldr	r2, [r7, #4]
 80037cc:	4611      	mov	r1, r2
 80037ce:	4618      	mov	r0, r3
 80037d0:	f000 fe5a 	bl	8004488 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80037d4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80037d6:	f000 f939 	bl	8003a4c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80037da:	f000 fc87 	bl	80040ec <xTaskResumeAll>
 80037de:	4603      	mov	r3, r0
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d189      	bne.n	80036f8 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80037e4:	4b0f      	ldr	r3, [pc, #60]	@ (8003824 <xQueueReceive+0x1c0>)
 80037e6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80037ea:	601a      	str	r2, [r3, #0]
 80037ec:	f3bf 8f4f 	dsb	sy
 80037f0:	f3bf 8f6f 	isb	sy
 80037f4:	e780      	b.n	80036f8 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80037f6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80037f8:	f000 f928 	bl	8003a4c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80037fc:	f000 fc76 	bl	80040ec <xTaskResumeAll>
 8003800:	e77a      	b.n	80036f8 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8003802:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003804:	f000 f922 	bl	8003a4c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003808:	f000 fc70 	bl	80040ec <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800380c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800380e:	f000 f96f 	bl	8003af0 <prvIsQueueEmpty>
 8003812:	4603      	mov	r3, r0
 8003814:	2b00      	cmp	r3, #0
 8003816:	f43f af6f 	beq.w	80036f8 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800381a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800381c:	4618      	mov	r0, r3
 800381e:	3730      	adds	r7, #48	@ 0x30
 8003820:	46bd      	mov	sp, r7
 8003822:	bd80      	pop	{r7, pc}
 8003824:	e000ed04 	.word	0xe000ed04

08003828 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8003828:	b580      	push	{r7, lr}
 800382a:	b08e      	sub	sp, #56	@ 0x38
 800382c:	af00      	add	r7, sp, #0
 800382e:	60f8      	str	r0, [r7, #12]
 8003830:	60b9      	str	r1, [r7, #8]
 8003832:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8003838:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800383a:	2b00      	cmp	r3, #0
 800383c:	d10b      	bne.n	8003856 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 800383e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003842:	f383 8811 	msr	BASEPRI, r3
 8003846:	f3bf 8f6f 	isb	sy
 800384a:	f3bf 8f4f 	dsb	sy
 800384e:	623b      	str	r3, [r7, #32]
}
 8003850:	bf00      	nop
 8003852:	bf00      	nop
 8003854:	e7fd      	b.n	8003852 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003856:	68bb      	ldr	r3, [r7, #8]
 8003858:	2b00      	cmp	r3, #0
 800385a:	d103      	bne.n	8003864 <xQueueReceiveFromISR+0x3c>
 800385c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800385e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003860:	2b00      	cmp	r3, #0
 8003862:	d101      	bne.n	8003868 <xQueueReceiveFromISR+0x40>
 8003864:	2301      	movs	r3, #1
 8003866:	e000      	b.n	800386a <xQueueReceiveFromISR+0x42>
 8003868:	2300      	movs	r3, #0
 800386a:	2b00      	cmp	r3, #0
 800386c:	d10b      	bne.n	8003886 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 800386e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003872:	f383 8811 	msr	BASEPRI, r3
 8003876:	f3bf 8f6f 	isb	sy
 800387a:	f3bf 8f4f 	dsb	sy
 800387e:	61fb      	str	r3, [r7, #28]
}
 8003880:	bf00      	nop
 8003882:	bf00      	nop
 8003884:	e7fd      	b.n	8003882 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003886:	f001 fe67 	bl	8005558 <vPortValidateInterruptPriority>
	__asm volatile
 800388a:	f3ef 8211 	mrs	r2, BASEPRI
 800388e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003892:	f383 8811 	msr	BASEPRI, r3
 8003896:	f3bf 8f6f 	isb	sy
 800389a:	f3bf 8f4f 	dsb	sy
 800389e:	61ba      	str	r2, [r7, #24]
 80038a0:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80038a2:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80038a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80038a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038aa:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80038ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d02f      	beq.n	8003912 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80038b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038b4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80038b8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80038bc:	68b9      	ldr	r1, [r7, #8]
 80038be:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80038c0:	f000 f89e 	bl	8003a00 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80038c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038c6:	1e5a      	subs	r2, r3, #1
 80038c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038ca:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80038cc:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80038d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038d4:	d112      	bne.n	80038fc <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80038d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038d8:	691b      	ldr	r3, [r3, #16]
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d016      	beq.n	800390c <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80038de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038e0:	3310      	adds	r3, #16
 80038e2:	4618      	mov	r0, r3
 80038e4:	f000 fe22 	bl	800452c <xTaskRemoveFromEventList>
 80038e8:	4603      	mov	r3, r0
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d00e      	beq.n	800390c <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d00b      	beq.n	800390c <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	2201      	movs	r2, #1
 80038f8:	601a      	str	r2, [r3, #0]
 80038fa:	e007      	b.n	800390c <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80038fc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003900:	3301      	adds	r3, #1
 8003902:	b2db      	uxtb	r3, r3
 8003904:	b25a      	sxtb	r2, r3
 8003906:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003908:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 800390c:	2301      	movs	r3, #1
 800390e:	637b      	str	r3, [r7, #52]	@ 0x34
 8003910:	e001      	b.n	8003916 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8003912:	2300      	movs	r3, #0
 8003914:	637b      	str	r3, [r7, #52]	@ 0x34
 8003916:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003918:	613b      	str	r3, [r7, #16]
	__asm volatile
 800391a:	693b      	ldr	r3, [r7, #16]
 800391c:	f383 8811 	msr	BASEPRI, r3
}
 8003920:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8003922:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8003924:	4618      	mov	r0, r3
 8003926:	3738      	adds	r7, #56	@ 0x38
 8003928:	46bd      	mov	sp, r7
 800392a:	bd80      	pop	{r7, pc}

0800392c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800392c:	b580      	push	{r7, lr}
 800392e:	b086      	sub	sp, #24
 8003930:	af00      	add	r7, sp, #0
 8003932:	60f8      	str	r0, [r7, #12]
 8003934:	60b9      	str	r1, [r7, #8]
 8003936:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8003938:	2300      	movs	r3, #0
 800393a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003940:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003946:	2b00      	cmp	r3, #0
 8003948:	d10d      	bne.n	8003966 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	2b00      	cmp	r3, #0
 8003950:	d14d      	bne.n	80039ee <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	689b      	ldr	r3, [r3, #8]
 8003956:	4618      	mov	r0, r3
 8003958:	f000 ffcc 	bl	80048f4 <xTaskPriorityDisinherit>
 800395c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	2200      	movs	r2, #0
 8003962:	609a      	str	r2, [r3, #8]
 8003964:	e043      	b.n	80039ee <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	2b00      	cmp	r3, #0
 800396a:	d119      	bne.n	80039a0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	6858      	ldr	r0, [r3, #4]
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003974:	461a      	mov	r2, r3
 8003976:	68b9      	ldr	r1, [r7, #8]
 8003978:	f002 fe51 	bl	800661e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	685a      	ldr	r2, [r3, #4]
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003984:	441a      	add	r2, r3
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	685a      	ldr	r2, [r3, #4]
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	689b      	ldr	r3, [r3, #8]
 8003992:	429a      	cmp	r2, r3
 8003994:	d32b      	bcc.n	80039ee <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	681a      	ldr	r2, [r3, #0]
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	605a      	str	r2, [r3, #4]
 800399e:	e026      	b.n	80039ee <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	68d8      	ldr	r0, [r3, #12]
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039a8:	461a      	mov	r2, r3
 80039aa:	68b9      	ldr	r1, [r7, #8]
 80039ac:	f002 fe37 	bl	800661e <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	68da      	ldr	r2, [r3, #12]
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039b8:	425b      	negs	r3, r3
 80039ba:	441a      	add	r2, r3
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	68da      	ldr	r2, [r3, #12]
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	429a      	cmp	r2, r3
 80039ca:	d207      	bcs.n	80039dc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	689a      	ldr	r2, [r3, #8]
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039d4:	425b      	negs	r3, r3
 80039d6:	441a      	add	r2, r3
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	2b02      	cmp	r3, #2
 80039e0:	d105      	bne.n	80039ee <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80039e2:	693b      	ldr	r3, [r7, #16]
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d002      	beq.n	80039ee <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80039e8:	693b      	ldr	r3, [r7, #16]
 80039ea:	3b01      	subs	r3, #1
 80039ec:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80039ee:	693b      	ldr	r3, [r7, #16]
 80039f0:	1c5a      	adds	r2, r3, #1
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80039f6:	697b      	ldr	r3, [r7, #20]
}
 80039f8:	4618      	mov	r0, r3
 80039fa:	3718      	adds	r7, #24
 80039fc:	46bd      	mov	sp, r7
 80039fe:	bd80      	pop	{r7, pc}

08003a00 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8003a00:	b580      	push	{r7, lr}
 8003a02:	b082      	sub	sp, #8
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	6078      	str	r0, [r7, #4]
 8003a08:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d018      	beq.n	8003a44 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	68da      	ldr	r2, [r3, #12]
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a1a:	441a      	add	r2, r3
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	68da      	ldr	r2, [r3, #12]
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	689b      	ldr	r3, [r3, #8]
 8003a28:	429a      	cmp	r2, r3
 8003a2a:	d303      	bcc.n	8003a34 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681a      	ldr	r2, [r3, #0]
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	68d9      	ldr	r1, [r3, #12]
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a3c:	461a      	mov	r2, r3
 8003a3e:	6838      	ldr	r0, [r7, #0]
 8003a40:	f002 fded 	bl	800661e <memcpy>
	}
}
 8003a44:	bf00      	nop
 8003a46:	3708      	adds	r7, #8
 8003a48:	46bd      	mov	sp, r7
 8003a4a:	bd80      	pop	{r7, pc}

08003a4c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8003a4c:	b580      	push	{r7, lr}
 8003a4e:	b084      	sub	sp, #16
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8003a54:	f001 fca0 	bl	8005398 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003a5e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003a60:	e011      	b.n	8003a86 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d012      	beq.n	8003a90 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	3324      	adds	r3, #36	@ 0x24
 8003a6e:	4618      	mov	r0, r3
 8003a70:	f000 fd5c 	bl	800452c <xTaskRemoveFromEventList>
 8003a74:	4603      	mov	r3, r0
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d001      	beq.n	8003a7e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8003a7a:	f000 fe35 	bl	80046e8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8003a7e:	7bfb      	ldrb	r3, [r7, #15]
 8003a80:	3b01      	subs	r3, #1
 8003a82:	b2db      	uxtb	r3, r3
 8003a84:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003a86:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	dce9      	bgt.n	8003a62 <prvUnlockQueue+0x16>
 8003a8e:	e000      	b.n	8003a92 <prvUnlockQueue+0x46>
					break;
 8003a90:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	22ff      	movs	r2, #255	@ 0xff
 8003a96:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8003a9a:	f001 fcaf 	bl	80053fc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8003a9e:	f001 fc7b 	bl	8005398 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003aa8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003aaa:	e011      	b.n	8003ad0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	691b      	ldr	r3, [r3, #16]
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d012      	beq.n	8003ada <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	3310      	adds	r3, #16
 8003ab8:	4618      	mov	r0, r3
 8003aba:	f000 fd37 	bl	800452c <xTaskRemoveFromEventList>
 8003abe:	4603      	mov	r3, r0
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d001      	beq.n	8003ac8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8003ac4:	f000 fe10 	bl	80046e8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8003ac8:	7bbb      	ldrb	r3, [r7, #14]
 8003aca:	3b01      	subs	r3, #1
 8003acc:	b2db      	uxtb	r3, r3
 8003ace:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003ad0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	dce9      	bgt.n	8003aac <prvUnlockQueue+0x60>
 8003ad8:	e000      	b.n	8003adc <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8003ada:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	22ff      	movs	r2, #255	@ 0xff
 8003ae0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8003ae4:	f001 fc8a 	bl	80053fc <vPortExitCritical>
}
 8003ae8:	bf00      	nop
 8003aea:	3710      	adds	r7, #16
 8003aec:	46bd      	mov	sp, r7
 8003aee:	bd80      	pop	{r7, pc}

08003af0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8003af0:	b580      	push	{r7, lr}
 8003af2:	b084      	sub	sp, #16
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003af8:	f001 fc4e 	bl	8005398 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d102      	bne.n	8003b0a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8003b04:	2301      	movs	r3, #1
 8003b06:	60fb      	str	r3, [r7, #12]
 8003b08:	e001      	b.n	8003b0e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8003b0a:	2300      	movs	r3, #0
 8003b0c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003b0e:	f001 fc75 	bl	80053fc <vPortExitCritical>

	return xReturn;
 8003b12:	68fb      	ldr	r3, [r7, #12]
}
 8003b14:	4618      	mov	r0, r3
 8003b16:	3710      	adds	r7, #16
 8003b18:	46bd      	mov	sp, r7
 8003b1a:	bd80      	pop	{r7, pc}

08003b1c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8003b1c:	b580      	push	{r7, lr}
 8003b1e:	b084      	sub	sp, #16
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003b24:	f001 fc38 	bl	8005398 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b30:	429a      	cmp	r2, r3
 8003b32:	d102      	bne.n	8003b3a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8003b34:	2301      	movs	r3, #1
 8003b36:	60fb      	str	r3, [r7, #12]
 8003b38:	e001      	b.n	8003b3e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8003b3a:	2300      	movs	r3, #0
 8003b3c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003b3e:	f001 fc5d 	bl	80053fc <vPortExitCritical>

	return xReturn;
 8003b42:	68fb      	ldr	r3, [r7, #12]
}
 8003b44:	4618      	mov	r0, r3
 8003b46:	3710      	adds	r7, #16
 8003b48:	46bd      	mov	sp, r7
 8003b4a:	bd80      	pop	{r7, pc}

08003b4c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8003b4c:	b480      	push	{r7}
 8003b4e:	b085      	sub	sp, #20
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]
 8003b54:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003b56:	2300      	movs	r3, #0
 8003b58:	60fb      	str	r3, [r7, #12]
 8003b5a:	e014      	b.n	8003b86 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8003b5c:	4a0f      	ldr	r2, [pc, #60]	@ (8003b9c <vQueueAddToRegistry+0x50>)
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d10b      	bne.n	8003b80 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8003b68:	490c      	ldr	r1, [pc, #48]	@ (8003b9c <vQueueAddToRegistry+0x50>)
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	683a      	ldr	r2, [r7, #0]
 8003b6e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8003b72:	4a0a      	ldr	r2, [pc, #40]	@ (8003b9c <vQueueAddToRegistry+0x50>)
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	00db      	lsls	r3, r3, #3
 8003b78:	4413      	add	r3, r2
 8003b7a:	687a      	ldr	r2, [r7, #4]
 8003b7c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8003b7e:	e006      	b.n	8003b8e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	3301      	adds	r3, #1
 8003b84:	60fb      	str	r3, [r7, #12]
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	2b07      	cmp	r3, #7
 8003b8a:	d9e7      	bls.n	8003b5c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8003b8c:	bf00      	nop
 8003b8e:	bf00      	nop
 8003b90:	3714      	adds	r7, #20
 8003b92:	46bd      	mov	sp, r7
 8003b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b98:	4770      	bx	lr
 8003b9a:	bf00      	nop
 8003b9c:	200009ac 	.word	0x200009ac

08003ba0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003ba0:	b580      	push	{r7, lr}
 8003ba2:	b086      	sub	sp, #24
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	60f8      	str	r0, [r7, #12]
 8003ba8:	60b9      	str	r1, [r7, #8]
 8003baa:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8003bb0:	f001 fbf2 	bl	8005398 <vPortEnterCritical>
 8003bb4:	697b      	ldr	r3, [r7, #20]
 8003bb6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003bba:	b25b      	sxtb	r3, r3
 8003bbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bc0:	d103      	bne.n	8003bca <vQueueWaitForMessageRestricted+0x2a>
 8003bc2:	697b      	ldr	r3, [r7, #20]
 8003bc4:	2200      	movs	r2, #0
 8003bc6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003bca:	697b      	ldr	r3, [r7, #20]
 8003bcc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003bd0:	b25b      	sxtb	r3, r3
 8003bd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bd6:	d103      	bne.n	8003be0 <vQueueWaitForMessageRestricted+0x40>
 8003bd8:	697b      	ldr	r3, [r7, #20]
 8003bda:	2200      	movs	r2, #0
 8003bdc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003be0:	f001 fc0c 	bl	80053fc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8003be4:	697b      	ldr	r3, [r7, #20]
 8003be6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d106      	bne.n	8003bfa <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8003bec:	697b      	ldr	r3, [r7, #20]
 8003bee:	3324      	adds	r3, #36	@ 0x24
 8003bf0:	687a      	ldr	r2, [r7, #4]
 8003bf2:	68b9      	ldr	r1, [r7, #8]
 8003bf4:	4618      	mov	r0, r3
 8003bf6:	f000 fc6d 	bl	80044d4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8003bfa:	6978      	ldr	r0, [r7, #20]
 8003bfc:	f7ff ff26 	bl	8003a4c <prvUnlockQueue>
	}
 8003c00:	bf00      	nop
 8003c02:	3718      	adds	r7, #24
 8003c04:	46bd      	mov	sp, r7
 8003c06:	bd80      	pop	{r7, pc}

08003c08 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	b08e      	sub	sp, #56	@ 0x38
 8003c0c:	af04      	add	r7, sp, #16
 8003c0e:	60f8      	str	r0, [r7, #12]
 8003c10:	60b9      	str	r1, [r7, #8]
 8003c12:	607a      	str	r2, [r7, #4]
 8003c14:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8003c16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d10b      	bne.n	8003c34 <xTaskCreateStatic+0x2c>
	__asm volatile
 8003c1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c20:	f383 8811 	msr	BASEPRI, r3
 8003c24:	f3bf 8f6f 	isb	sy
 8003c28:	f3bf 8f4f 	dsb	sy
 8003c2c:	623b      	str	r3, [r7, #32]
}
 8003c2e:	bf00      	nop
 8003c30:	bf00      	nop
 8003c32:	e7fd      	b.n	8003c30 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8003c34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d10b      	bne.n	8003c52 <xTaskCreateStatic+0x4a>
	__asm volatile
 8003c3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c3e:	f383 8811 	msr	BASEPRI, r3
 8003c42:	f3bf 8f6f 	isb	sy
 8003c46:	f3bf 8f4f 	dsb	sy
 8003c4a:	61fb      	str	r3, [r7, #28]
}
 8003c4c:	bf00      	nop
 8003c4e:	bf00      	nop
 8003c50:	e7fd      	b.n	8003c4e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003c52:	23a8      	movs	r3, #168	@ 0xa8
 8003c54:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003c56:	693b      	ldr	r3, [r7, #16]
 8003c58:	2ba8      	cmp	r3, #168	@ 0xa8
 8003c5a:	d00b      	beq.n	8003c74 <xTaskCreateStatic+0x6c>
	__asm volatile
 8003c5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c60:	f383 8811 	msr	BASEPRI, r3
 8003c64:	f3bf 8f6f 	isb	sy
 8003c68:	f3bf 8f4f 	dsb	sy
 8003c6c:	61bb      	str	r3, [r7, #24]
}
 8003c6e:	bf00      	nop
 8003c70:	bf00      	nop
 8003c72:	e7fd      	b.n	8003c70 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8003c74:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003c76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d01e      	beq.n	8003cba <xTaskCreateStatic+0xb2>
 8003c7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d01b      	beq.n	8003cba <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003c82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c84:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003c86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c88:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003c8a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003c8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c8e:	2202      	movs	r2, #2
 8003c90:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003c94:	2300      	movs	r3, #0
 8003c96:	9303      	str	r3, [sp, #12]
 8003c98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c9a:	9302      	str	r3, [sp, #8]
 8003c9c:	f107 0314 	add.w	r3, r7, #20
 8003ca0:	9301      	str	r3, [sp, #4]
 8003ca2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ca4:	9300      	str	r3, [sp, #0]
 8003ca6:	683b      	ldr	r3, [r7, #0]
 8003ca8:	687a      	ldr	r2, [r7, #4]
 8003caa:	68b9      	ldr	r1, [r7, #8]
 8003cac:	68f8      	ldr	r0, [r7, #12]
 8003cae:	f000 f851 	bl	8003d54 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003cb2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003cb4:	f000 f8f6 	bl	8003ea4 <prvAddNewTaskToReadyList>
 8003cb8:	e001      	b.n	8003cbe <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8003cba:	2300      	movs	r3, #0
 8003cbc:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8003cbe:	697b      	ldr	r3, [r7, #20]
	}
 8003cc0:	4618      	mov	r0, r3
 8003cc2:	3728      	adds	r7, #40	@ 0x28
 8003cc4:	46bd      	mov	sp, r7
 8003cc6:	bd80      	pop	{r7, pc}

08003cc8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	b08c      	sub	sp, #48	@ 0x30
 8003ccc:	af04      	add	r7, sp, #16
 8003cce:	60f8      	str	r0, [r7, #12]
 8003cd0:	60b9      	str	r1, [r7, #8]
 8003cd2:	603b      	str	r3, [r7, #0]
 8003cd4:	4613      	mov	r3, r2
 8003cd6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003cd8:	88fb      	ldrh	r3, [r7, #6]
 8003cda:	009b      	lsls	r3, r3, #2
 8003cdc:	4618      	mov	r0, r3
 8003cde:	f001 fc7d 	bl	80055dc <pvPortMalloc>
 8003ce2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8003ce4:	697b      	ldr	r3, [r7, #20]
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d00e      	beq.n	8003d08 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003cea:	20a8      	movs	r0, #168	@ 0xa8
 8003cec:	f001 fc76 	bl	80055dc <pvPortMalloc>
 8003cf0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003cf2:	69fb      	ldr	r3, [r7, #28]
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d003      	beq.n	8003d00 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003cf8:	69fb      	ldr	r3, [r7, #28]
 8003cfa:	697a      	ldr	r2, [r7, #20]
 8003cfc:	631a      	str	r2, [r3, #48]	@ 0x30
 8003cfe:	e005      	b.n	8003d0c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003d00:	6978      	ldr	r0, [r7, #20]
 8003d02:	f001 fd39 	bl	8005778 <vPortFree>
 8003d06:	e001      	b.n	8003d0c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003d08:	2300      	movs	r3, #0
 8003d0a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003d0c:	69fb      	ldr	r3, [r7, #28]
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d017      	beq.n	8003d42 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003d12:	69fb      	ldr	r3, [r7, #28]
 8003d14:	2200      	movs	r2, #0
 8003d16:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003d1a:	88fa      	ldrh	r2, [r7, #6]
 8003d1c:	2300      	movs	r3, #0
 8003d1e:	9303      	str	r3, [sp, #12]
 8003d20:	69fb      	ldr	r3, [r7, #28]
 8003d22:	9302      	str	r3, [sp, #8]
 8003d24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d26:	9301      	str	r3, [sp, #4]
 8003d28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d2a:	9300      	str	r3, [sp, #0]
 8003d2c:	683b      	ldr	r3, [r7, #0]
 8003d2e:	68b9      	ldr	r1, [r7, #8]
 8003d30:	68f8      	ldr	r0, [r7, #12]
 8003d32:	f000 f80f 	bl	8003d54 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003d36:	69f8      	ldr	r0, [r7, #28]
 8003d38:	f000 f8b4 	bl	8003ea4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003d3c:	2301      	movs	r3, #1
 8003d3e:	61bb      	str	r3, [r7, #24]
 8003d40:	e002      	b.n	8003d48 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003d42:	f04f 33ff 	mov.w	r3, #4294967295
 8003d46:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003d48:	69bb      	ldr	r3, [r7, #24]
	}
 8003d4a:	4618      	mov	r0, r3
 8003d4c:	3720      	adds	r7, #32
 8003d4e:	46bd      	mov	sp, r7
 8003d50:	bd80      	pop	{r7, pc}
	...

08003d54 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003d54:	b580      	push	{r7, lr}
 8003d56:	b088      	sub	sp, #32
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	60f8      	str	r0, [r7, #12]
 8003d5c:	60b9      	str	r1, [r7, #8]
 8003d5e:	607a      	str	r2, [r7, #4]
 8003d60:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8003d62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d64:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	009b      	lsls	r3, r3, #2
 8003d6a:	461a      	mov	r2, r3
 8003d6c:	21a5      	movs	r1, #165	@ 0xa5
 8003d6e:	f002 fb80 	bl	8006472 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003d72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d74:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003d7c:	3b01      	subs	r3, #1
 8003d7e:	009b      	lsls	r3, r3, #2
 8003d80:	4413      	add	r3, r2
 8003d82:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003d84:	69bb      	ldr	r3, [r7, #24]
 8003d86:	f023 0307 	bic.w	r3, r3, #7
 8003d8a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003d8c:	69bb      	ldr	r3, [r7, #24]
 8003d8e:	f003 0307 	and.w	r3, r3, #7
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d00b      	beq.n	8003dae <prvInitialiseNewTask+0x5a>
	__asm volatile
 8003d96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d9a:	f383 8811 	msr	BASEPRI, r3
 8003d9e:	f3bf 8f6f 	isb	sy
 8003da2:	f3bf 8f4f 	dsb	sy
 8003da6:	617b      	str	r3, [r7, #20]
}
 8003da8:	bf00      	nop
 8003daa:	bf00      	nop
 8003dac:	e7fd      	b.n	8003daa <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003dae:	68bb      	ldr	r3, [r7, #8]
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d01f      	beq.n	8003df4 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003db4:	2300      	movs	r3, #0
 8003db6:	61fb      	str	r3, [r7, #28]
 8003db8:	e012      	b.n	8003de0 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003dba:	68ba      	ldr	r2, [r7, #8]
 8003dbc:	69fb      	ldr	r3, [r7, #28]
 8003dbe:	4413      	add	r3, r2
 8003dc0:	7819      	ldrb	r1, [r3, #0]
 8003dc2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003dc4:	69fb      	ldr	r3, [r7, #28]
 8003dc6:	4413      	add	r3, r2
 8003dc8:	3334      	adds	r3, #52	@ 0x34
 8003dca:	460a      	mov	r2, r1
 8003dcc:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003dce:	68ba      	ldr	r2, [r7, #8]
 8003dd0:	69fb      	ldr	r3, [r7, #28]
 8003dd2:	4413      	add	r3, r2
 8003dd4:	781b      	ldrb	r3, [r3, #0]
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d006      	beq.n	8003de8 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003dda:	69fb      	ldr	r3, [r7, #28]
 8003ddc:	3301      	adds	r3, #1
 8003dde:	61fb      	str	r3, [r7, #28]
 8003de0:	69fb      	ldr	r3, [r7, #28]
 8003de2:	2b0f      	cmp	r3, #15
 8003de4:	d9e9      	bls.n	8003dba <prvInitialiseNewTask+0x66>
 8003de6:	e000      	b.n	8003dea <prvInitialiseNewTask+0x96>
			{
				break;
 8003de8:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003dea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dec:	2200      	movs	r2, #0
 8003dee:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003df2:	e003      	b.n	8003dfc <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8003df4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003df6:	2200      	movs	r2, #0
 8003df8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003dfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003dfe:	2b37      	cmp	r3, #55	@ 0x37
 8003e00:	d901      	bls.n	8003e06 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003e02:	2337      	movs	r3, #55	@ 0x37
 8003e04:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003e06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e08:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003e0a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003e0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e0e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003e10:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8003e12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e14:	2200      	movs	r2, #0
 8003e16:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003e18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e1a:	3304      	adds	r3, #4
 8003e1c:	4618      	mov	r0, r3
 8003e1e:	f7ff f8a7 	bl	8002f70 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003e22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e24:	3318      	adds	r3, #24
 8003e26:	4618      	mov	r0, r3
 8003e28:	f7ff f8a2 	bl	8002f70 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003e2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e2e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003e30:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003e32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e34:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8003e38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e3a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003e3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e3e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003e40:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003e42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e44:	2200      	movs	r2, #0
 8003e46:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003e4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e4c:	2200      	movs	r2, #0
 8003e4e:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8003e52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e54:	3354      	adds	r3, #84	@ 0x54
 8003e56:	224c      	movs	r2, #76	@ 0x4c
 8003e58:	2100      	movs	r1, #0
 8003e5a:	4618      	mov	r0, r3
 8003e5c:	f002 fb09 	bl	8006472 <memset>
 8003e60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e62:	4a0d      	ldr	r2, [pc, #52]	@ (8003e98 <prvInitialiseNewTask+0x144>)
 8003e64:	659a      	str	r2, [r3, #88]	@ 0x58
 8003e66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e68:	4a0c      	ldr	r2, [pc, #48]	@ (8003e9c <prvInitialiseNewTask+0x148>)
 8003e6a:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003e6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e6e:	4a0c      	ldr	r2, [pc, #48]	@ (8003ea0 <prvInitialiseNewTask+0x14c>)
 8003e70:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003e72:	683a      	ldr	r2, [r7, #0]
 8003e74:	68f9      	ldr	r1, [r7, #12]
 8003e76:	69b8      	ldr	r0, [r7, #24]
 8003e78:	f001 f95a 	bl	8005130 <pxPortInitialiseStack>
 8003e7c:	4602      	mov	r2, r0
 8003e7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e80:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003e82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d002      	beq.n	8003e8e <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003e88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e8a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003e8c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003e8e:	bf00      	nop
 8003e90:	3720      	adds	r7, #32
 8003e92:	46bd      	mov	sp, r7
 8003e94:	bd80      	pop	{r7, pc}
 8003e96:	bf00      	nop
 8003e98:	20004c40 	.word	0x20004c40
 8003e9c:	20004ca8 	.word	0x20004ca8
 8003ea0:	20004d10 	.word	0x20004d10

08003ea4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003ea4:	b580      	push	{r7, lr}
 8003ea6:	b082      	sub	sp, #8
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003eac:	f001 fa74 	bl	8005398 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003eb0:	4b2d      	ldr	r3, [pc, #180]	@ (8003f68 <prvAddNewTaskToReadyList+0xc4>)
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	3301      	adds	r3, #1
 8003eb6:	4a2c      	ldr	r2, [pc, #176]	@ (8003f68 <prvAddNewTaskToReadyList+0xc4>)
 8003eb8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003eba:	4b2c      	ldr	r3, [pc, #176]	@ (8003f6c <prvAddNewTaskToReadyList+0xc8>)
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d109      	bne.n	8003ed6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003ec2:	4a2a      	ldr	r2, [pc, #168]	@ (8003f6c <prvAddNewTaskToReadyList+0xc8>)
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003ec8:	4b27      	ldr	r3, [pc, #156]	@ (8003f68 <prvAddNewTaskToReadyList+0xc4>)
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	2b01      	cmp	r3, #1
 8003ece:	d110      	bne.n	8003ef2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003ed0:	f000 fc2e 	bl	8004730 <prvInitialiseTaskLists>
 8003ed4:	e00d      	b.n	8003ef2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003ed6:	4b26      	ldr	r3, [pc, #152]	@ (8003f70 <prvAddNewTaskToReadyList+0xcc>)
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d109      	bne.n	8003ef2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003ede:	4b23      	ldr	r3, [pc, #140]	@ (8003f6c <prvAddNewTaskToReadyList+0xc8>)
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ee8:	429a      	cmp	r2, r3
 8003eea:	d802      	bhi.n	8003ef2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003eec:	4a1f      	ldr	r2, [pc, #124]	@ (8003f6c <prvAddNewTaskToReadyList+0xc8>)
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003ef2:	4b20      	ldr	r3, [pc, #128]	@ (8003f74 <prvAddNewTaskToReadyList+0xd0>)
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	3301      	adds	r3, #1
 8003ef8:	4a1e      	ldr	r2, [pc, #120]	@ (8003f74 <prvAddNewTaskToReadyList+0xd0>)
 8003efa:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8003efc:	4b1d      	ldr	r3, [pc, #116]	@ (8003f74 <prvAddNewTaskToReadyList+0xd0>)
 8003efe:	681a      	ldr	r2, [r3, #0]
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003f08:	4b1b      	ldr	r3, [pc, #108]	@ (8003f78 <prvAddNewTaskToReadyList+0xd4>)
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	429a      	cmp	r2, r3
 8003f0e:	d903      	bls.n	8003f18 <prvAddNewTaskToReadyList+0x74>
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f14:	4a18      	ldr	r2, [pc, #96]	@ (8003f78 <prvAddNewTaskToReadyList+0xd4>)
 8003f16:	6013      	str	r3, [r2, #0]
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003f1c:	4613      	mov	r3, r2
 8003f1e:	009b      	lsls	r3, r3, #2
 8003f20:	4413      	add	r3, r2
 8003f22:	009b      	lsls	r3, r3, #2
 8003f24:	4a15      	ldr	r2, [pc, #84]	@ (8003f7c <prvAddNewTaskToReadyList+0xd8>)
 8003f26:	441a      	add	r2, r3
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	3304      	adds	r3, #4
 8003f2c:	4619      	mov	r1, r3
 8003f2e:	4610      	mov	r0, r2
 8003f30:	f7ff f82b 	bl	8002f8a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003f34:	f001 fa62 	bl	80053fc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003f38:	4b0d      	ldr	r3, [pc, #52]	@ (8003f70 <prvAddNewTaskToReadyList+0xcc>)
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d00e      	beq.n	8003f5e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003f40:	4b0a      	ldr	r3, [pc, #40]	@ (8003f6c <prvAddNewTaskToReadyList+0xc8>)
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f4a:	429a      	cmp	r2, r3
 8003f4c:	d207      	bcs.n	8003f5e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003f4e:	4b0c      	ldr	r3, [pc, #48]	@ (8003f80 <prvAddNewTaskToReadyList+0xdc>)
 8003f50:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003f54:	601a      	str	r2, [r3, #0]
 8003f56:	f3bf 8f4f 	dsb	sy
 8003f5a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003f5e:	bf00      	nop
 8003f60:	3708      	adds	r7, #8
 8003f62:	46bd      	mov	sp, r7
 8003f64:	bd80      	pop	{r7, pc}
 8003f66:	bf00      	nop
 8003f68:	20000ec0 	.word	0x20000ec0
 8003f6c:	200009ec 	.word	0x200009ec
 8003f70:	20000ecc 	.word	0x20000ecc
 8003f74:	20000edc 	.word	0x20000edc
 8003f78:	20000ec8 	.word	0x20000ec8
 8003f7c:	200009f0 	.word	0x200009f0
 8003f80:	e000ed04 	.word	0xe000ed04

08003f84 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003f84:	b580      	push	{r7, lr}
 8003f86:	b084      	sub	sp, #16
 8003f88:	af00      	add	r7, sp, #0
 8003f8a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003f8c:	2300      	movs	r3, #0
 8003f8e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d018      	beq.n	8003fc8 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003f96:	4b14      	ldr	r3, [pc, #80]	@ (8003fe8 <vTaskDelay+0x64>)
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d00b      	beq.n	8003fb6 <vTaskDelay+0x32>
	__asm volatile
 8003f9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003fa2:	f383 8811 	msr	BASEPRI, r3
 8003fa6:	f3bf 8f6f 	isb	sy
 8003faa:	f3bf 8f4f 	dsb	sy
 8003fae:	60bb      	str	r3, [r7, #8]
}
 8003fb0:	bf00      	nop
 8003fb2:	bf00      	nop
 8003fb4:	e7fd      	b.n	8003fb2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8003fb6:	f000 f88b 	bl	80040d0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003fba:	2100      	movs	r1, #0
 8003fbc:	6878      	ldr	r0, [r7, #4]
 8003fbe:	f000 fd09 	bl	80049d4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8003fc2:	f000 f893 	bl	80040ec <xTaskResumeAll>
 8003fc6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d107      	bne.n	8003fde <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8003fce:	4b07      	ldr	r3, [pc, #28]	@ (8003fec <vTaskDelay+0x68>)
 8003fd0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003fd4:	601a      	str	r2, [r3, #0]
 8003fd6:	f3bf 8f4f 	dsb	sy
 8003fda:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003fde:	bf00      	nop
 8003fe0:	3710      	adds	r7, #16
 8003fe2:	46bd      	mov	sp, r7
 8003fe4:	bd80      	pop	{r7, pc}
 8003fe6:	bf00      	nop
 8003fe8:	20000ee8 	.word	0x20000ee8
 8003fec:	e000ed04 	.word	0xe000ed04

08003ff0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003ff0:	b580      	push	{r7, lr}
 8003ff2:	b08a      	sub	sp, #40	@ 0x28
 8003ff4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8003ff6:	2300      	movs	r3, #0
 8003ff8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003ffa:	2300      	movs	r3, #0
 8003ffc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003ffe:	463a      	mov	r2, r7
 8004000:	1d39      	adds	r1, r7, #4
 8004002:	f107 0308 	add.w	r3, r7, #8
 8004006:	4618      	mov	r0, r3
 8004008:	f7fe ff5e 	bl	8002ec8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800400c:	6839      	ldr	r1, [r7, #0]
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	68ba      	ldr	r2, [r7, #8]
 8004012:	9202      	str	r2, [sp, #8]
 8004014:	9301      	str	r3, [sp, #4]
 8004016:	2300      	movs	r3, #0
 8004018:	9300      	str	r3, [sp, #0]
 800401a:	2300      	movs	r3, #0
 800401c:	460a      	mov	r2, r1
 800401e:	4924      	ldr	r1, [pc, #144]	@ (80040b0 <vTaskStartScheduler+0xc0>)
 8004020:	4824      	ldr	r0, [pc, #144]	@ (80040b4 <vTaskStartScheduler+0xc4>)
 8004022:	f7ff fdf1 	bl	8003c08 <xTaskCreateStatic>
 8004026:	4603      	mov	r3, r0
 8004028:	4a23      	ldr	r2, [pc, #140]	@ (80040b8 <vTaskStartScheduler+0xc8>)
 800402a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800402c:	4b22      	ldr	r3, [pc, #136]	@ (80040b8 <vTaskStartScheduler+0xc8>)
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	2b00      	cmp	r3, #0
 8004032:	d002      	beq.n	800403a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004034:	2301      	movs	r3, #1
 8004036:	617b      	str	r3, [r7, #20]
 8004038:	e001      	b.n	800403e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800403a:	2300      	movs	r3, #0
 800403c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800403e:	697b      	ldr	r3, [r7, #20]
 8004040:	2b01      	cmp	r3, #1
 8004042:	d102      	bne.n	800404a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8004044:	f000 fd1a 	bl	8004a7c <xTimerCreateTimerTask>
 8004048:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800404a:	697b      	ldr	r3, [r7, #20]
 800404c:	2b01      	cmp	r3, #1
 800404e:	d11b      	bne.n	8004088 <vTaskStartScheduler+0x98>
	__asm volatile
 8004050:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004054:	f383 8811 	msr	BASEPRI, r3
 8004058:	f3bf 8f6f 	isb	sy
 800405c:	f3bf 8f4f 	dsb	sy
 8004060:	613b      	str	r3, [r7, #16]
}
 8004062:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004064:	4b15      	ldr	r3, [pc, #84]	@ (80040bc <vTaskStartScheduler+0xcc>)
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	3354      	adds	r3, #84	@ 0x54
 800406a:	4a15      	ldr	r2, [pc, #84]	@ (80040c0 <vTaskStartScheduler+0xd0>)
 800406c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800406e:	4b15      	ldr	r3, [pc, #84]	@ (80040c4 <vTaskStartScheduler+0xd4>)
 8004070:	f04f 32ff 	mov.w	r2, #4294967295
 8004074:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004076:	4b14      	ldr	r3, [pc, #80]	@ (80040c8 <vTaskStartScheduler+0xd8>)
 8004078:	2201      	movs	r2, #1
 800407a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800407c:	4b13      	ldr	r3, [pc, #76]	@ (80040cc <vTaskStartScheduler+0xdc>)
 800407e:	2200      	movs	r2, #0
 8004080:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004082:	f001 f8e5 	bl	8005250 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8004086:	e00f      	b.n	80040a8 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004088:	697b      	ldr	r3, [r7, #20]
 800408a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800408e:	d10b      	bne.n	80040a8 <vTaskStartScheduler+0xb8>
	__asm volatile
 8004090:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004094:	f383 8811 	msr	BASEPRI, r3
 8004098:	f3bf 8f6f 	isb	sy
 800409c:	f3bf 8f4f 	dsb	sy
 80040a0:	60fb      	str	r3, [r7, #12]
}
 80040a2:	bf00      	nop
 80040a4:	bf00      	nop
 80040a6:	e7fd      	b.n	80040a4 <vTaskStartScheduler+0xb4>
}
 80040a8:	bf00      	nop
 80040aa:	3718      	adds	r7, #24
 80040ac:	46bd      	mov	sp, r7
 80040ae:	bd80      	pop	{r7, pc}
 80040b0:	080083b4 	.word	0x080083b4
 80040b4:	08004701 	.word	0x08004701
 80040b8:	20000ee4 	.word	0x20000ee4
 80040bc:	200009ec 	.word	0x200009ec
 80040c0:	2000001c 	.word	0x2000001c
 80040c4:	20000ee0 	.word	0x20000ee0
 80040c8:	20000ecc 	.word	0x20000ecc
 80040cc:	20000ec4 	.word	0x20000ec4

080040d0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80040d0:	b480      	push	{r7}
 80040d2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80040d4:	4b04      	ldr	r3, [pc, #16]	@ (80040e8 <vTaskSuspendAll+0x18>)
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	3301      	adds	r3, #1
 80040da:	4a03      	ldr	r2, [pc, #12]	@ (80040e8 <vTaskSuspendAll+0x18>)
 80040dc:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80040de:	bf00      	nop
 80040e0:	46bd      	mov	sp, r7
 80040e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e6:	4770      	bx	lr
 80040e8:	20000ee8 	.word	0x20000ee8

080040ec <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80040ec:	b580      	push	{r7, lr}
 80040ee:	b084      	sub	sp, #16
 80040f0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80040f2:	2300      	movs	r3, #0
 80040f4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80040f6:	2300      	movs	r3, #0
 80040f8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80040fa:	4b42      	ldr	r3, [pc, #264]	@ (8004204 <xTaskResumeAll+0x118>)
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d10b      	bne.n	800411a <xTaskResumeAll+0x2e>
	__asm volatile
 8004102:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004106:	f383 8811 	msr	BASEPRI, r3
 800410a:	f3bf 8f6f 	isb	sy
 800410e:	f3bf 8f4f 	dsb	sy
 8004112:	603b      	str	r3, [r7, #0]
}
 8004114:	bf00      	nop
 8004116:	bf00      	nop
 8004118:	e7fd      	b.n	8004116 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800411a:	f001 f93d 	bl	8005398 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800411e:	4b39      	ldr	r3, [pc, #228]	@ (8004204 <xTaskResumeAll+0x118>)
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	3b01      	subs	r3, #1
 8004124:	4a37      	ldr	r2, [pc, #220]	@ (8004204 <xTaskResumeAll+0x118>)
 8004126:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004128:	4b36      	ldr	r3, [pc, #216]	@ (8004204 <xTaskResumeAll+0x118>)
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	2b00      	cmp	r3, #0
 800412e:	d162      	bne.n	80041f6 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004130:	4b35      	ldr	r3, [pc, #212]	@ (8004208 <xTaskResumeAll+0x11c>)
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	2b00      	cmp	r3, #0
 8004136:	d05e      	beq.n	80041f6 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004138:	e02f      	b.n	800419a <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800413a:	4b34      	ldr	r3, [pc, #208]	@ (800420c <xTaskResumeAll+0x120>)
 800413c:	68db      	ldr	r3, [r3, #12]
 800413e:	68db      	ldr	r3, [r3, #12]
 8004140:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	3318      	adds	r3, #24
 8004146:	4618      	mov	r0, r3
 8004148:	f7fe ff7c 	bl	8003044 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	3304      	adds	r3, #4
 8004150:	4618      	mov	r0, r3
 8004152:	f7fe ff77 	bl	8003044 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800415a:	4b2d      	ldr	r3, [pc, #180]	@ (8004210 <xTaskResumeAll+0x124>)
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	429a      	cmp	r2, r3
 8004160:	d903      	bls.n	800416a <xTaskResumeAll+0x7e>
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004166:	4a2a      	ldr	r2, [pc, #168]	@ (8004210 <xTaskResumeAll+0x124>)
 8004168:	6013      	str	r3, [r2, #0]
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800416e:	4613      	mov	r3, r2
 8004170:	009b      	lsls	r3, r3, #2
 8004172:	4413      	add	r3, r2
 8004174:	009b      	lsls	r3, r3, #2
 8004176:	4a27      	ldr	r2, [pc, #156]	@ (8004214 <xTaskResumeAll+0x128>)
 8004178:	441a      	add	r2, r3
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	3304      	adds	r3, #4
 800417e:	4619      	mov	r1, r3
 8004180:	4610      	mov	r0, r2
 8004182:	f7fe ff02 	bl	8002f8a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800418a:	4b23      	ldr	r3, [pc, #140]	@ (8004218 <xTaskResumeAll+0x12c>)
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004190:	429a      	cmp	r2, r3
 8004192:	d302      	bcc.n	800419a <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8004194:	4b21      	ldr	r3, [pc, #132]	@ (800421c <xTaskResumeAll+0x130>)
 8004196:	2201      	movs	r2, #1
 8004198:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800419a:	4b1c      	ldr	r3, [pc, #112]	@ (800420c <xTaskResumeAll+0x120>)
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d1cb      	bne.n	800413a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d001      	beq.n	80041ac <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80041a8:	f000 fb66 	bl	8004878 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80041ac:	4b1c      	ldr	r3, [pc, #112]	@ (8004220 <xTaskResumeAll+0x134>)
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d010      	beq.n	80041da <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80041b8:	f000 f846 	bl	8004248 <xTaskIncrementTick>
 80041bc:	4603      	mov	r3, r0
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d002      	beq.n	80041c8 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 80041c2:	4b16      	ldr	r3, [pc, #88]	@ (800421c <xTaskResumeAll+0x130>)
 80041c4:	2201      	movs	r2, #1
 80041c6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	3b01      	subs	r3, #1
 80041cc:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d1f1      	bne.n	80041b8 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 80041d4:	4b12      	ldr	r3, [pc, #72]	@ (8004220 <xTaskResumeAll+0x134>)
 80041d6:	2200      	movs	r2, #0
 80041d8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80041da:	4b10      	ldr	r3, [pc, #64]	@ (800421c <xTaskResumeAll+0x130>)
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d009      	beq.n	80041f6 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80041e2:	2301      	movs	r3, #1
 80041e4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80041e6:	4b0f      	ldr	r3, [pc, #60]	@ (8004224 <xTaskResumeAll+0x138>)
 80041e8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80041ec:	601a      	str	r2, [r3, #0]
 80041ee:	f3bf 8f4f 	dsb	sy
 80041f2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80041f6:	f001 f901 	bl	80053fc <vPortExitCritical>

	return xAlreadyYielded;
 80041fa:	68bb      	ldr	r3, [r7, #8]
}
 80041fc:	4618      	mov	r0, r3
 80041fe:	3710      	adds	r7, #16
 8004200:	46bd      	mov	sp, r7
 8004202:	bd80      	pop	{r7, pc}
 8004204:	20000ee8 	.word	0x20000ee8
 8004208:	20000ec0 	.word	0x20000ec0
 800420c:	20000e80 	.word	0x20000e80
 8004210:	20000ec8 	.word	0x20000ec8
 8004214:	200009f0 	.word	0x200009f0
 8004218:	200009ec 	.word	0x200009ec
 800421c:	20000ed4 	.word	0x20000ed4
 8004220:	20000ed0 	.word	0x20000ed0
 8004224:	e000ed04 	.word	0xe000ed04

08004228 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8004228:	b480      	push	{r7}
 800422a:	b083      	sub	sp, #12
 800422c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800422e:	4b05      	ldr	r3, [pc, #20]	@ (8004244 <xTaskGetTickCount+0x1c>)
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8004234:	687b      	ldr	r3, [r7, #4]
}
 8004236:	4618      	mov	r0, r3
 8004238:	370c      	adds	r7, #12
 800423a:	46bd      	mov	sp, r7
 800423c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004240:	4770      	bx	lr
 8004242:	bf00      	nop
 8004244:	20000ec4 	.word	0x20000ec4

08004248 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004248:	b580      	push	{r7, lr}
 800424a:	b086      	sub	sp, #24
 800424c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800424e:	2300      	movs	r3, #0
 8004250:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004252:	4b4f      	ldr	r3, [pc, #316]	@ (8004390 <xTaskIncrementTick+0x148>)
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	2b00      	cmp	r3, #0
 8004258:	f040 8090 	bne.w	800437c <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800425c:	4b4d      	ldr	r3, [pc, #308]	@ (8004394 <xTaskIncrementTick+0x14c>)
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	3301      	adds	r3, #1
 8004262:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004264:	4a4b      	ldr	r2, [pc, #300]	@ (8004394 <xTaskIncrementTick+0x14c>)
 8004266:	693b      	ldr	r3, [r7, #16]
 8004268:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800426a:	693b      	ldr	r3, [r7, #16]
 800426c:	2b00      	cmp	r3, #0
 800426e:	d121      	bne.n	80042b4 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8004270:	4b49      	ldr	r3, [pc, #292]	@ (8004398 <xTaskIncrementTick+0x150>)
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	2b00      	cmp	r3, #0
 8004278:	d00b      	beq.n	8004292 <xTaskIncrementTick+0x4a>
	__asm volatile
 800427a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800427e:	f383 8811 	msr	BASEPRI, r3
 8004282:	f3bf 8f6f 	isb	sy
 8004286:	f3bf 8f4f 	dsb	sy
 800428a:	603b      	str	r3, [r7, #0]
}
 800428c:	bf00      	nop
 800428e:	bf00      	nop
 8004290:	e7fd      	b.n	800428e <xTaskIncrementTick+0x46>
 8004292:	4b41      	ldr	r3, [pc, #260]	@ (8004398 <xTaskIncrementTick+0x150>)
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	60fb      	str	r3, [r7, #12]
 8004298:	4b40      	ldr	r3, [pc, #256]	@ (800439c <xTaskIncrementTick+0x154>)
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	4a3e      	ldr	r2, [pc, #248]	@ (8004398 <xTaskIncrementTick+0x150>)
 800429e:	6013      	str	r3, [r2, #0]
 80042a0:	4a3e      	ldr	r2, [pc, #248]	@ (800439c <xTaskIncrementTick+0x154>)
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	6013      	str	r3, [r2, #0]
 80042a6:	4b3e      	ldr	r3, [pc, #248]	@ (80043a0 <xTaskIncrementTick+0x158>)
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	3301      	adds	r3, #1
 80042ac:	4a3c      	ldr	r2, [pc, #240]	@ (80043a0 <xTaskIncrementTick+0x158>)
 80042ae:	6013      	str	r3, [r2, #0]
 80042b0:	f000 fae2 	bl	8004878 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80042b4:	4b3b      	ldr	r3, [pc, #236]	@ (80043a4 <xTaskIncrementTick+0x15c>)
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	693a      	ldr	r2, [r7, #16]
 80042ba:	429a      	cmp	r2, r3
 80042bc:	d349      	bcc.n	8004352 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80042be:	4b36      	ldr	r3, [pc, #216]	@ (8004398 <xTaskIncrementTick+0x150>)
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d104      	bne.n	80042d2 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80042c8:	4b36      	ldr	r3, [pc, #216]	@ (80043a4 <xTaskIncrementTick+0x15c>)
 80042ca:	f04f 32ff 	mov.w	r2, #4294967295
 80042ce:	601a      	str	r2, [r3, #0]
					break;
 80042d0:	e03f      	b.n	8004352 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80042d2:	4b31      	ldr	r3, [pc, #196]	@ (8004398 <xTaskIncrementTick+0x150>)
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	68db      	ldr	r3, [r3, #12]
 80042d8:	68db      	ldr	r3, [r3, #12]
 80042da:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80042dc:	68bb      	ldr	r3, [r7, #8]
 80042de:	685b      	ldr	r3, [r3, #4]
 80042e0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80042e2:	693a      	ldr	r2, [r7, #16]
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	429a      	cmp	r2, r3
 80042e8:	d203      	bcs.n	80042f2 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80042ea:	4a2e      	ldr	r2, [pc, #184]	@ (80043a4 <xTaskIncrementTick+0x15c>)
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80042f0:	e02f      	b.n	8004352 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80042f2:	68bb      	ldr	r3, [r7, #8]
 80042f4:	3304      	adds	r3, #4
 80042f6:	4618      	mov	r0, r3
 80042f8:	f7fe fea4 	bl	8003044 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80042fc:	68bb      	ldr	r3, [r7, #8]
 80042fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004300:	2b00      	cmp	r3, #0
 8004302:	d004      	beq.n	800430e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004304:	68bb      	ldr	r3, [r7, #8]
 8004306:	3318      	adds	r3, #24
 8004308:	4618      	mov	r0, r3
 800430a:	f7fe fe9b 	bl	8003044 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800430e:	68bb      	ldr	r3, [r7, #8]
 8004310:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004312:	4b25      	ldr	r3, [pc, #148]	@ (80043a8 <xTaskIncrementTick+0x160>)
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	429a      	cmp	r2, r3
 8004318:	d903      	bls.n	8004322 <xTaskIncrementTick+0xda>
 800431a:	68bb      	ldr	r3, [r7, #8]
 800431c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800431e:	4a22      	ldr	r2, [pc, #136]	@ (80043a8 <xTaskIncrementTick+0x160>)
 8004320:	6013      	str	r3, [r2, #0]
 8004322:	68bb      	ldr	r3, [r7, #8]
 8004324:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004326:	4613      	mov	r3, r2
 8004328:	009b      	lsls	r3, r3, #2
 800432a:	4413      	add	r3, r2
 800432c:	009b      	lsls	r3, r3, #2
 800432e:	4a1f      	ldr	r2, [pc, #124]	@ (80043ac <xTaskIncrementTick+0x164>)
 8004330:	441a      	add	r2, r3
 8004332:	68bb      	ldr	r3, [r7, #8]
 8004334:	3304      	adds	r3, #4
 8004336:	4619      	mov	r1, r3
 8004338:	4610      	mov	r0, r2
 800433a:	f7fe fe26 	bl	8002f8a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800433e:	68bb      	ldr	r3, [r7, #8]
 8004340:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004342:	4b1b      	ldr	r3, [pc, #108]	@ (80043b0 <xTaskIncrementTick+0x168>)
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004348:	429a      	cmp	r2, r3
 800434a:	d3b8      	bcc.n	80042be <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800434c:	2301      	movs	r3, #1
 800434e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004350:	e7b5      	b.n	80042be <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004352:	4b17      	ldr	r3, [pc, #92]	@ (80043b0 <xTaskIncrementTick+0x168>)
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004358:	4914      	ldr	r1, [pc, #80]	@ (80043ac <xTaskIncrementTick+0x164>)
 800435a:	4613      	mov	r3, r2
 800435c:	009b      	lsls	r3, r3, #2
 800435e:	4413      	add	r3, r2
 8004360:	009b      	lsls	r3, r3, #2
 8004362:	440b      	add	r3, r1
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	2b01      	cmp	r3, #1
 8004368:	d901      	bls.n	800436e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800436a:	2301      	movs	r3, #1
 800436c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800436e:	4b11      	ldr	r3, [pc, #68]	@ (80043b4 <xTaskIncrementTick+0x16c>)
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	2b00      	cmp	r3, #0
 8004374:	d007      	beq.n	8004386 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8004376:	2301      	movs	r3, #1
 8004378:	617b      	str	r3, [r7, #20]
 800437a:	e004      	b.n	8004386 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800437c:	4b0e      	ldr	r3, [pc, #56]	@ (80043b8 <xTaskIncrementTick+0x170>)
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	3301      	adds	r3, #1
 8004382:	4a0d      	ldr	r2, [pc, #52]	@ (80043b8 <xTaskIncrementTick+0x170>)
 8004384:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8004386:	697b      	ldr	r3, [r7, #20]
}
 8004388:	4618      	mov	r0, r3
 800438a:	3718      	adds	r7, #24
 800438c:	46bd      	mov	sp, r7
 800438e:	bd80      	pop	{r7, pc}
 8004390:	20000ee8 	.word	0x20000ee8
 8004394:	20000ec4 	.word	0x20000ec4
 8004398:	20000e78 	.word	0x20000e78
 800439c:	20000e7c 	.word	0x20000e7c
 80043a0:	20000ed8 	.word	0x20000ed8
 80043a4:	20000ee0 	.word	0x20000ee0
 80043a8:	20000ec8 	.word	0x20000ec8
 80043ac:	200009f0 	.word	0x200009f0
 80043b0:	200009ec 	.word	0x200009ec
 80043b4:	20000ed4 	.word	0x20000ed4
 80043b8:	20000ed0 	.word	0x20000ed0

080043bc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80043bc:	b480      	push	{r7}
 80043be:	b085      	sub	sp, #20
 80043c0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80043c2:	4b2b      	ldr	r3, [pc, #172]	@ (8004470 <vTaskSwitchContext+0xb4>)
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d003      	beq.n	80043d2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80043ca:	4b2a      	ldr	r3, [pc, #168]	@ (8004474 <vTaskSwitchContext+0xb8>)
 80043cc:	2201      	movs	r2, #1
 80043ce:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80043d0:	e047      	b.n	8004462 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 80043d2:	4b28      	ldr	r3, [pc, #160]	@ (8004474 <vTaskSwitchContext+0xb8>)
 80043d4:	2200      	movs	r2, #0
 80043d6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80043d8:	4b27      	ldr	r3, [pc, #156]	@ (8004478 <vTaskSwitchContext+0xbc>)
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	60fb      	str	r3, [r7, #12]
 80043de:	e011      	b.n	8004404 <vTaskSwitchContext+0x48>
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d10b      	bne.n	80043fe <vTaskSwitchContext+0x42>
	__asm volatile
 80043e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80043ea:	f383 8811 	msr	BASEPRI, r3
 80043ee:	f3bf 8f6f 	isb	sy
 80043f2:	f3bf 8f4f 	dsb	sy
 80043f6:	607b      	str	r3, [r7, #4]
}
 80043f8:	bf00      	nop
 80043fa:	bf00      	nop
 80043fc:	e7fd      	b.n	80043fa <vTaskSwitchContext+0x3e>
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	3b01      	subs	r3, #1
 8004402:	60fb      	str	r3, [r7, #12]
 8004404:	491d      	ldr	r1, [pc, #116]	@ (800447c <vTaskSwitchContext+0xc0>)
 8004406:	68fa      	ldr	r2, [r7, #12]
 8004408:	4613      	mov	r3, r2
 800440a:	009b      	lsls	r3, r3, #2
 800440c:	4413      	add	r3, r2
 800440e:	009b      	lsls	r3, r3, #2
 8004410:	440b      	add	r3, r1
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	2b00      	cmp	r3, #0
 8004416:	d0e3      	beq.n	80043e0 <vTaskSwitchContext+0x24>
 8004418:	68fa      	ldr	r2, [r7, #12]
 800441a:	4613      	mov	r3, r2
 800441c:	009b      	lsls	r3, r3, #2
 800441e:	4413      	add	r3, r2
 8004420:	009b      	lsls	r3, r3, #2
 8004422:	4a16      	ldr	r2, [pc, #88]	@ (800447c <vTaskSwitchContext+0xc0>)
 8004424:	4413      	add	r3, r2
 8004426:	60bb      	str	r3, [r7, #8]
 8004428:	68bb      	ldr	r3, [r7, #8]
 800442a:	685b      	ldr	r3, [r3, #4]
 800442c:	685a      	ldr	r2, [r3, #4]
 800442e:	68bb      	ldr	r3, [r7, #8]
 8004430:	605a      	str	r2, [r3, #4]
 8004432:	68bb      	ldr	r3, [r7, #8]
 8004434:	685a      	ldr	r2, [r3, #4]
 8004436:	68bb      	ldr	r3, [r7, #8]
 8004438:	3308      	adds	r3, #8
 800443a:	429a      	cmp	r2, r3
 800443c:	d104      	bne.n	8004448 <vTaskSwitchContext+0x8c>
 800443e:	68bb      	ldr	r3, [r7, #8]
 8004440:	685b      	ldr	r3, [r3, #4]
 8004442:	685a      	ldr	r2, [r3, #4]
 8004444:	68bb      	ldr	r3, [r7, #8]
 8004446:	605a      	str	r2, [r3, #4]
 8004448:	68bb      	ldr	r3, [r7, #8]
 800444a:	685b      	ldr	r3, [r3, #4]
 800444c:	68db      	ldr	r3, [r3, #12]
 800444e:	4a0c      	ldr	r2, [pc, #48]	@ (8004480 <vTaskSwitchContext+0xc4>)
 8004450:	6013      	str	r3, [r2, #0]
 8004452:	4a09      	ldr	r2, [pc, #36]	@ (8004478 <vTaskSwitchContext+0xbc>)
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004458:	4b09      	ldr	r3, [pc, #36]	@ (8004480 <vTaskSwitchContext+0xc4>)
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	3354      	adds	r3, #84	@ 0x54
 800445e:	4a09      	ldr	r2, [pc, #36]	@ (8004484 <vTaskSwitchContext+0xc8>)
 8004460:	6013      	str	r3, [r2, #0]
}
 8004462:	bf00      	nop
 8004464:	3714      	adds	r7, #20
 8004466:	46bd      	mov	sp, r7
 8004468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800446c:	4770      	bx	lr
 800446e:	bf00      	nop
 8004470:	20000ee8 	.word	0x20000ee8
 8004474:	20000ed4 	.word	0x20000ed4
 8004478:	20000ec8 	.word	0x20000ec8
 800447c:	200009f0 	.word	0x200009f0
 8004480:	200009ec 	.word	0x200009ec
 8004484:	2000001c 	.word	0x2000001c

08004488 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8004488:	b580      	push	{r7, lr}
 800448a:	b084      	sub	sp, #16
 800448c:	af00      	add	r7, sp, #0
 800448e:	6078      	str	r0, [r7, #4]
 8004490:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	2b00      	cmp	r3, #0
 8004496:	d10b      	bne.n	80044b0 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8004498:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800449c:	f383 8811 	msr	BASEPRI, r3
 80044a0:	f3bf 8f6f 	isb	sy
 80044a4:	f3bf 8f4f 	dsb	sy
 80044a8:	60fb      	str	r3, [r7, #12]
}
 80044aa:	bf00      	nop
 80044ac:	bf00      	nop
 80044ae:	e7fd      	b.n	80044ac <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80044b0:	4b07      	ldr	r3, [pc, #28]	@ (80044d0 <vTaskPlaceOnEventList+0x48>)
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	3318      	adds	r3, #24
 80044b6:	4619      	mov	r1, r3
 80044b8:	6878      	ldr	r0, [r7, #4]
 80044ba:	f7fe fd8a 	bl	8002fd2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80044be:	2101      	movs	r1, #1
 80044c0:	6838      	ldr	r0, [r7, #0]
 80044c2:	f000 fa87 	bl	80049d4 <prvAddCurrentTaskToDelayedList>
}
 80044c6:	bf00      	nop
 80044c8:	3710      	adds	r7, #16
 80044ca:	46bd      	mov	sp, r7
 80044cc:	bd80      	pop	{r7, pc}
 80044ce:	bf00      	nop
 80044d0:	200009ec 	.word	0x200009ec

080044d4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80044d4:	b580      	push	{r7, lr}
 80044d6:	b086      	sub	sp, #24
 80044d8:	af00      	add	r7, sp, #0
 80044da:	60f8      	str	r0, [r7, #12]
 80044dc:	60b9      	str	r1, [r7, #8]
 80044de:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d10b      	bne.n	80044fe <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80044e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044ea:	f383 8811 	msr	BASEPRI, r3
 80044ee:	f3bf 8f6f 	isb	sy
 80044f2:	f3bf 8f4f 	dsb	sy
 80044f6:	617b      	str	r3, [r7, #20]
}
 80044f8:	bf00      	nop
 80044fa:	bf00      	nop
 80044fc:	e7fd      	b.n	80044fa <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80044fe:	4b0a      	ldr	r3, [pc, #40]	@ (8004528 <vTaskPlaceOnEventListRestricted+0x54>)
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	3318      	adds	r3, #24
 8004504:	4619      	mov	r1, r3
 8004506:	68f8      	ldr	r0, [r7, #12]
 8004508:	f7fe fd3f 	bl	8002f8a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	2b00      	cmp	r3, #0
 8004510:	d002      	beq.n	8004518 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8004512:	f04f 33ff 	mov.w	r3, #4294967295
 8004516:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8004518:	6879      	ldr	r1, [r7, #4]
 800451a:	68b8      	ldr	r0, [r7, #8]
 800451c:	f000 fa5a 	bl	80049d4 <prvAddCurrentTaskToDelayedList>
	}
 8004520:	bf00      	nop
 8004522:	3718      	adds	r7, #24
 8004524:	46bd      	mov	sp, r7
 8004526:	bd80      	pop	{r7, pc}
 8004528:	200009ec 	.word	0x200009ec

0800452c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800452c:	b580      	push	{r7, lr}
 800452e:	b086      	sub	sp, #24
 8004530:	af00      	add	r7, sp, #0
 8004532:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	68db      	ldr	r3, [r3, #12]
 8004538:	68db      	ldr	r3, [r3, #12]
 800453a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800453c:	693b      	ldr	r3, [r7, #16]
 800453e:	2b00      	cmp	r3, #0
 8004540:	d10b      	bne.n	800455a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8004542:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004546:	f383 8811 	msr	BASEPRI, r3
 800454a:	f3bf 8f6f 	isb	sy
 800454e:	f3bf 8f4f 	dsb	sy
 8004552:	60fb      	str	r3, [r7, #12]
}
 8004554:	bf00      	nop
 8004556:	bf00      	nop
 8004558:	e7fd      	b.n	8004556 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800455a:	693b      	ldr	r3, [r7, #16]
 800455c:	3318      	adds	r3, #24
 800455e:	4618      	mov	r0, r3
 8004560:	f7fe fd70 	bl	8003044 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004564:	4b1d      	ldr	r3, [pc, #116]	@ (80045dc <xTaskRemoveFromEventList+0xb0>)
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	2b00      	cmp	r3, #0
 800456a:	d11d      	bne.n	80045a8 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800456c:	693b      	ldr	r3, [r7, #16]
 800456e:	3304      	adds	r3, #4
 8004570:	4618      	mov	r0, r3
 8004572:	f7fe fd67 	bl	8003044 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8004576:	693b      	ldr	r3, [r7, #16]
 8004578:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800457a:	4b19      	ldr	r3, [pc, #100]	@ (80045e0 <xTaskRemoveFromEventList+0xb4>)
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	429a      	cmp	r2, r3
 8004580:	d903      	bls.n	800458a <xTaskRemoveFromEventList+0x5e>
 8004582:	693b      	ldr	r3, [r7, #16]
 8004584:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004586:	4a16      	ldr	r2, [pc, #88]	@ (80045e0 <xTaskRemoveFromEventList+0xb4>)
 8004588:	6013      	str	r3, [r2, #0]
 800458a:	693b      	ldr	r3, [r7, #16]
 800458c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800458e:	4613      	mov	r3, r2
 8004590:	009b      	lsls	r3, r3, #2
 8004592:	4413      	add	r3, r2
 8004594:	009b      	lsls	r3, r3, #2
 8004596:	4a13      	ldr	r2, [pc, #76]	@ (80045e4 <xTaskRemoveFromEventList+0xb8>)
 8004598:	441a      	add	r2, r3
 800459a:	693b      	ldr	r3, [r7, #16]
 800459c:	3304      	adds	r3, #4
 800459e:	4619      	mov	r1, r3
 80045a0:	4610      	mov	r0, r2
 80045a2:	f7fe fcf2 	bl	8002f8a <vListInsertEnd>
 80045a6:	e005      	b.n	80045b4 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80045a8:	693b      	ldr	r3, [r7, #16]
 80045aa:	3318      	adds	r3, #24
 80045ac:	4619      	mov	r1, r3
 80045ae:	480e      	ldr	r0, [pc, #56]	@ (80045e8 <xTaskRemoveFromEventList+0xbc>)
 80045b0:	f7fe fceb 	bl	8002f8a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80045b4:	693b      	ldr	r3, [r7, #16]
 80045b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80045b8:	4b0c      	ldr	r3, [pc, #48]	@ (80045ec <xTaskRemoveFromEventList+0xc0>)
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045be:	429a      	cmp	r2, r3
 80045c0:	d905      	bls.n	80045ce <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80045c2:	2301      	movs	r3, #1
 80045c4:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80045c6:	4b0a      	ldr	r3, [pc, #40]	@ (80045f0 <xTaskRemoveFromEventList+0xc4>)
 80045c8:	2201      	movs	r2, #1
 80045ca:	601a      	str	r2, [r3, #0]
 80045cc:	e001      	b.n	80045d2 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80045ce:	2300      	movs	r3, #0
 80045d0:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80045d2:	697b      	ldr	r3, [r7, #20]
}
 80045d4:	4618      	mov	r0, r3
 80045d6:	3718      	adds	r7, #24
 80045d8:	46bd      	mov	sp, r7
 80045da:	bd80      	pop	{r7, pc}
 80045dc:	20000ee8 	.word	0x20000ee8
 80045e0:	20000ec8 	.word	0x20000ec8
 80045e4:	200009f0 	.word	0x200009f0
 80045e8:	20000e80 	.word	0x20000e80
 80045ec:	200009ec 	.word	0x200009ec
 80045f0:	20000ed4 	.word	0x20000ed4

080045f4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80045f4:	b480      	push	{r7}
 80045f6:	b083      	sub	sp, #12
 80045f8:	af00      	add	r7, sp, #0
 80045fa:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80045fc:	4b06      	ldr	r3, [pc, #24]	@ (8004618 <vTaskInternalSetTimeOutState+0x24>)
 80045fe:	681a      	ldr	r2, [r3, #0]
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8004604:	4b05      	ldr	r3, [pc, #20]	@ (800461c <vTaskInternalSetTimeOutState+0x28>)
 8004606:	681a      	ldr	r2, [r3, #0]
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	605a      	str	r2, [r3, #4]
}
 800460c:	bf00      	nop
 800460e:	370c      	adds	r7, #12
 8004610:	46bd      	mov	sp, r7
 8004612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004616:	4770      	bx	lr
 8004618:	20000ed8 	.word	0x20000ed8
 800461c:	20000ec4 	.word	0x20000ec4

08004620 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8004620:	b580      	push	{r7, lr}
 8004622:	b088      	sub	sp, #32
 8004624:	af00      	add	r7, sp, #0
 8004626:	6078      	str	r0, [r7, #4]
 8004628:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	2b00      	cmp	r3, #0
 800462e:	d10b      	bne.n	8004648 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8004630:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004634:	f383 8811 	msr	BASEPRI, r3
 8004638:	f3bf 8f6f 	isb	sy
 800463c:	f3bf 8f4f 	dsb	sy
 8004640:	613b      	str	r3, [r7, #16]
}
 8004642:	bf00      	nop
 8004644:	bf00      	nop
 8004646:	e7fd      	b.n	8004644 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8004648:	683b      	ldr	r3, [r7, #0]
 800464a:	2b00      	cmp	r3, #0
 800464c:	d10b      	bne.n	8004666 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800464e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004652:	f383 8811 	msr	BASEPRI, r3
 8004656:	f3bf 8f6f 	isb	sy
 800465a:	f3bf 8f4f 	dsb	sy
 800465e:	60fb      	str	r3, [r7, #12]
}
 8004660:	bf00      	nop
 8004662:	bf00      	nop
 8004664:	e7fd      	b.n	8004662 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8004666:	f000 fe97 	bl	8005398 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800466a:	4b1d      	ldr	r3, [pc, #116]	@ (80046e0 <xTaskCheckForTimeOut+0xc0>)
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	685b      	ldr	r3, [r3, #4]
 8004674:	69ba      	ldr	r2, [r7, #24]
 8004676:	1ad3      	subs	r3, r2, r3
 8004678:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800467a:	683b      	ldr	r3, [r7, #0]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004682:	d102      	bne.n	800468a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8004684:	2300      	movs	r3, #0
 8004686:	61fb      	str	r3, [r7, #28]
 8004688:	e023      	b.n	80046d2 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681a      	ldr	r2, [r3, #0]
 800468e:	4b15      	ldr	r3, [pc, #84]	@ (80046e4 <xTaskCheckForTimeOut+0xc4>)
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	429a      	cmp	r2, r3
 8004694:	d007      	beq.n	80046a6 <xTaskCheckForTimeOut+0x86>
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	685b      	ldr	r3, [r3, #4]
 800469a:	69ba      	ldr	r2, [r7, #24]
 800469c:	429a      	cmp	r2, r3
 800469e:	d302      	bcc.n	80046a6 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80046a0:	2301      	movs	r3, #1
 80046a2:	61fb      	str	r3, [r7, #28]
 80046a4:	e015      	b.n	80046d2 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80046a6:	683b      	ldr	r3, [r7, #0]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	697a      	ldr	r2, [r7, #20]
 80046ac:	429a      	cmp	r2, r3
 80046ae:	d20b      	bcs.n	80046c8 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80046b0:	683b      	ldr	r3, [r7, #0]
 80046b2:	681a      	ldr	r2, [r3, #0]
 80046b4:	697b      	ldr	r3, [r7, #20]
 80046b6:	1ad2      	subs	r2, r2, r3
 80046b8:	683b      	ldr	r3, [r7, #0]
 80046ba:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80046bc:	6878      	ldr	r0, [r7, #4]
 80046be:	f7ff ff99 	bl	80045f4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80046c2:	2300      	movs	r3, #0
 80046c4:	61fb      	str	r3, [r7, #28]
 80046c6:	e004      	b.n	80046d2 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80046c8:	683b      	ldr	r3, [r7, #0]
 80046ca:	2200      	movs	r2, #0
 80046cc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80046ce:	2301      	movs	r3, #1
 80046d0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80046d2:	f000 fe93 	bl	80053fc <vPortExitCritical>

	return xReturn;
 80046d6:	69fb      	ldr	r3, [r7, #28]
}
 80046d8:	4618      	mov	r0, r3
 80046da:	3720      	adds	r7, #32
 80046dc:	46bd      	mov	sp, r7
 80046de:	bd80      	pop	{r7, pc}
 80046e0:	20000ec4 	.word	0x20000ec4
 80046e4:	20000ed8 	.word	0x20000ed8

080046e8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80046e8:	b480      	push	{r7}
 80046ea:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80046ec:	4b03      	ldr	r3, [pc, #12]	@ (80046fc <vTaskMissedYield+0x14>)
 80046ee:	2201      	movs	r2, #1
 80046f0:	601a      	str	r2, [r3, #0]
}
 80046f2:	bf00      	nop
 80046f4:	46bd      	mov	sp, r7
 80046f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046fa:	4770      	bx	lr
 80046fc:	20000ed4 	.word	0x20000ed4

08004700 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004700:	b580      	push	{r7, lr}
 8004702:	b082      	sub	sp, #8
 8004704:	af00      	add	r7, sp, #0
 8004706:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004708:	f000 f852 	bl	80047b0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800470c:	4b06      	ldr	r3, [pc, #24]	@ (8004728 <prvIdleTask+0x28>)
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	2b01      	cmp	r3, #1
 8004712:	d9f9      	bls.n	8004708 <prvIdleTask+0x8>
			{
				taskYIELD();
 8004714:	4b05      	ldr	r3, [pc, #20]	@ (800472c <prvIdleTask+0x2c>)
 8004716:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800471a:	601a      	str	r2, [r3, #0]
 800471c:	f3bf 8f4f 	dsb	sy
 8004720:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004724:	e7f0      	b.n	8004708 <prvIdleTask+0x8>
 8004726:	bf00      	nop
 8004728:	200009f0 	.word	0x200009f0
 800472c:	e000ed04 	.word	0xe000ed04

08004730 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004730:	b580      	push	{r7, lr}
 8004732:	b082      	sub	sp, #8
 8004734:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004736:	2300      	movs	r3, #0
 8004738:	607b      	str	r3, [r7, #4]
 800473a:	e00c      	b.n	8004756 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800473c:	687a      	ldr	r2, [r7, #4]
 800473e:	4613      	mov	r3, r2
 8004740:	009b      	lsls	r3, r3, #2
 8004742:	4413      	add	r3, r2
 8004744:	009b      	lsls	r3, r3, #2
 8004746:	4a12      	ldr	r2, [pc, #72]	@ (8004790 <prvInitialiseTaskLists+0x60>)
 8004748:	4413      	add	r3, r2
 800474a:	4618      	mov	r0, r3
 800474c:	f7fe fbf0 	bl	8002f30 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	3301      	adds	r3, #1
 8004754:	607b      	str	r3, [r7, #4]
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	2b37      	cmp	r3, #55	@ 0x37
 800475a:	d9ef      	bls.n	800473c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800475c:	480d      	ldr	r0, [pc, #52]	@ (8004794 <prvInitialiseTaskLists+0x64>)
 800475e:	f7fe fbe7 	bl	8002f30 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004762:	480d      	ldr	r0, [pc, #52]	@ (8004798 <prvInitialiseTaskLists+0x68>)
 8004764:	f7fe fbe4 	bl	8002f30 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004768:	480c      	ldr	r0, [pc, #48]	@ (800479c <prvInitialiseTaskLists+0x6c>)
 800476a:	f7fe fbe1 	bl	8002f30 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800476e:	480c      	ldr	r0, [pc, #48]	@ (80047a0 <prvInitialiseTaskLists+0x70>)
 8004770:	f7fe fbde 	bl	8002f30 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004774:	480b      	ldr	r0, [pc, #44]	@ (80047a4 <prvInitialiseTaskLists+0x74>)
 8004776:	f7fe fbdb 	bl	8002f30 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800477a:	4b0b      	ldr	r3, [pc, #44]	@ (80047a8 <prvInitialiseTaskLists+0x78>)
 800477c:	4a05      	ldr	r2, [pc, #20]	@ (8004794 <prvInitialiseTaskLists+0x64>)
 800477e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004780:	4b0a      	ldr	r3, [pc, #40]	@ (80047ac <prvInitialiseTaskLists+0x7c>)
 8004782:	4a05      	ldr	r2, [pc, #20]	@ (8004798 <prvInitialiseTaskLists+0x68>)
 8004784:	601a      	str	r2, [r3, #0]
}
 8004786:	bf00      	nop
 8004788:	3708      	adds	r7, #8
 800478a:	46bd      	mov	sp, r7
 800478c:	bd80      	pop	{r7, pc}
 800478e:	bf00      	nop
 8004790:	200009f0 	.word	0x200009f0
 8004794:	20000e50 	.word	0x20000e50
 8004798:	20000e64 	.word	0x20000e64
 800479c:	20000e80 	.word	0x20000e80
 80047a0:	20000e94 	.word	0x20000e94
 80047a4:	20000eac 	.word	0x20000eac
 80047a8:	20000e78 	.word	0x20000e78
 80047ac:	20000e7c 	.word	0x20000e7c

080047b0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80047b0:	b580      	push	{r7, lr}
 80047b2:	b082      	sub	sp, #8
 80047b4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80047b6:	e019      	b.n	80047ec <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80047b8:	f000 fdee 	bl	8005398 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80047bc:	4b10      	ldr	r3, [pc, #64]	@ (8004800 <prvCheckTasksWaitingTermination+0x50>)
 80047be:	68db      	ldr	r3, [r3, #12]
 80047c0:	68db      	ldr	r3, [r3, #12]
 80047c2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	3304      	adds	r3, #4
 80047c8:	4618      	mov	r0, r3
 80047ca:	f7fe fc3b 	bl	8003044 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80047ce:	4b0d      	ldr	r3, [pc, #52]	@ (8004804 <prvCheckTasksWaitingTermination+0x54>)
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	3b01      	subs	r3, #1
 80047d4:	4a0b      	ldr	r2, [pc, #44]	@ (8004804 <prvCheckTasksWaitingTermination+0x54>)
 80047d6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80047d8:	4b0b      	ldr	r3, [pc, #44]	@ (8004808 <prvCheckTasksWaitingTermination+0x58>)
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	3b01      	subs	r3, #1
 80047de:	4a0a      	ldr	r2, [pc, #40]	@ (8004808 <prvCheckTasksWaitingTermination+0x58>)
 80047e0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80047e2:	f000 fe0b 	bl	80053fc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80047e6:	6878      	ldr	r0, [r7, #4]
 80047e8:	f000 f810 	bl	800480c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80047ec:	4b06      	ldr	r3, [pc, #24]	@ (8004808 <prvCheckTasksWaitingTermination+0x58>)
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d1e1      	bne.n	80047b8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80047f4:	bf00      	nop
 80047f6:	bf00      	nop
 80047f8:	3708      	adds	r7, #8
 80047fa:	46bd      	mov	sp, r7
 80047fc:	bd80      	pop	{r7, pc}
 80047fe:	bf00      	nop
 8004800:	20000e94 	.word	0x20000e94
 8004804:	20000ec0 	.word	0x20000ec0
 8004808:	20000ea8 	.word	0x20000ea8

0800480c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800480c:	b580      	push	{r7, lr}
 800480e:	b084      	sub	sp, #16
 8004810:	af00      	add	r7, sp, #0
 8004812:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	3354      	adds	r3, #84	@ 0x54
 8004818:	4618      	mov	r0, r3
 800481a:	f001 fe47 	bl	80064ac <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8004824:	2b00      	cmp	r3, #0
 8004826:	d108      	bne.n	800483a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800482c:	4618      	mov	r0, r3
 800482e:	f000 ffa3 	bl	8005778 <vPortFree>
				vPortFree( pxTCB );
 8004832:	6878      	ldr	r0, [r7, #4]
 8004834:	f000 ffa0 	bl	8005778 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004838:	e019      	b.n	800486e <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8004840:	2b01      	cmp	r3, #1
 8004842:	d103      	bne.n	800484c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8004844:	6878      	ldr	r0, [r7, #4]
 8004846:	f000 ff97 	bl	8005778 <vPortFree>
	}
 800484a:	e010      	b.n	800486e <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8004852:	2b02      	cmp	r3, #2
 8004854:	d00b      	beq.n	800486e <prvDeleteTCB+0x62>
	__asm volatile
 8004856:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800485a:	f383 8811 	msr	BASEPRI, r3
 800485e:	f3bf 8f6f 	isb	sy
 8004862:	f3bf 8f4f 	dsb	sy
 8004866:	60fb      	str	r3, [r7, #12]
}
 8004868:	bf00      	nop
 800486a:	bf00      	nop
 800486c:	e7fd      	b.n	800486a <prvDeleteTCB+0x5e>
	}
 800486e:	bf00      	nop
 8004870:	3710      	adds	r7, #16
 8004872:	46bd      	mov	sp, r7
 8004874:	bd80      	pop	{r7, pc}
	...

08004878 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004878:	b480      	push	{r7}
 800487a:	b083      	sub	sp, #12
 800487c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800487e:	4b0c      	ldr	r3, [pc, #48]	@ (80048b0 <prvResetNextTaskUnblockTime+0x38>)
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	2b00      	cmp	r3, #0
 8004886:	d104      	bne.n	8004892 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004888:	4b0a      	ldr	r3, [pc, #40]	@ (80048b4 <prvResetNextTaskUnblockTime+0x3c>)
 800488a:	f04f 32ff 	mov.w	r2, #4294967295
 800488e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004890:	e008      	b.n	80048a4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004892:	4b07      	ldr	r3, [pc, #28]	@ (80048b0 <prvResetNextTaskUnblockTime+0x38>)
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	68db      	ldr	r3, [r3, #12]
 8004898:	68db      	ldr	r3, [r3, #12]
 800489a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	685b      	ldr	r3, [r3, #4]
 80048a0:	4a04      	ldr	r2, [pc, #16]	@ (80048b4 <prvResetNextTaskUnblockTime+0x3c>)
 80048a2:	6013      	str	r3, [r2, #0]
}
 80048a4:	bf00      	nop
 80048a6:	370c      	adds	r7, #12
 80048a8:	46bd      	mov	sp, r7
 80048aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ae:	4770      	bx	lr
 80048b0:	20000e78 	.word	0x20000e78
 80048b4:	20000ee0 	.word	0x20000ee0

080048b8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80048b8:	b480      	push	{r7}
 80048ba:	b083      	sub	sp, #12
 80048bc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80048be:	4b0b      	ldr	r3, [pc, #44]	@ (80048ec <xTaskGetSchedulerState+0x34>)
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d102      	bne.n	80048cc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80048c6:	2301      	movs	r3, #1
 80048c8:	607b      	str	r3, [r7, #4]
 80048ca:	e008      	b.n	80048de <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80048cc:	4b08      	ldr	r3, [pc, #32]	@ (80048f0 <xTaskGetSchedulerState+0x38>)
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d102      	bne.n	80048da <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80048d4:	2302      	movs	r3, #2
 80048d6:	607b      	str	r3, [r7, #4]
 80048d8:	e001      	b.n	80048de <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80048da:	2300      	movs	r3, #0
 80048dc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80048de:	687b      	ldr	r3, [r7, #4]
	}
 80048e0:	4618      	mov	r0, r3
 80048e2:	370c      	adds	r7, #12
 80048e4:	46bd      	mov	sp, r7
 80048e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ea:	4770      	bx	lr
 80048ec:	20000ecc 	.word	0x20000ecc
 80048f0:	20000ee8 	.word	0x20000ee8

080048f4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80048f4:	b580      	push	{r7, lr}
 80048f6:	b086      	sub	sp, #24
 80048f8:	af00      	add	r7, sp, #0
 80048fa:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8004900:	2300      	movs	r3, #0
 8004902:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	2b00      	cmp	r3, #0
 8004908:	d058      	beq.n	80049bc <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800490a:	4b2f      	ldr	r3, [pc, #188]	@ (80049c8 <xTaskPriorityDisinherit+0xd4>)
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	693a      	ldr	r2, [r7, #16]
 8004910:	429a      	cmp	r2, r3
 8004912:	d00b      	beq.n	800492c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8004914:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004918:	f383 8811 	msr	BASEPRI, r3
 800491c:	f3bf 8f6f 	isb	sy
 8004920:	f3bf 8f4f 	dsb	sy
 8004924:	60fb      	str	r3, [r7, #12]
}
 8004926:	bf00      	nop
 8004928:	bf00      	nop
 800492a:	e7fd      	b.n	8004928 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800492c:	693b      	ldr	r3, [r7, #16]
 800492e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004930:	2b00      	cmp	r3, #0
 8004932:	d10b      	bne.n	800494c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8004934:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004938:	f383 8811 	msr	BASEPRI, r3
 800493c:	f3bf 8f6f 	isb	sy
 8004940:	f3bf 8f4f 	dsb	sy
 8004944:	60bb      	str	r3, [r7, #8]
}
 8004946:	bf00      	nop
 8004948:	bf00      	nop
 800494a:	e7fd      	b.n	8004948 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800494c:	693b      	ldr	r3, [r7, #16]
 800494e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004950:	1e5a      	subs	r2, r3, #1
 8004952:	693b      	ldr	r3, [r7, #16]
 8004954:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8004956:	693b      	ldr	r3, [r7, #16]
 8004958:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800495a:	693b      	ldr	r3, [r7, #16]
 800495c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800495e:	429a      	cmp	r2, r3
 8004960:	d02c      	beq.n	80049bc <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8004962:	693b      	ldr	r3, [r7, #16]
 8004964:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004966:	2b00      	cmp	r3, #0
 8004968:	d128      	bne.n	80049bc <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800496a:	693b      	ldr	r3, [r7, #16]
 800496c:	3304      	adds	r3, #4
 800496e:	4618      	mov	r0, r3
 8004970:	f7fe fb68 	bl	8003044 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004974:	693b      	ldr	r3, [r7, #16]
 8004976:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004978:	693b      	ldr	r3, [r7, #16]
 800497a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800497c:	693b      	ldr	r3, [r7, #16]
 800497e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004980:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8004984:	693b      	ldr	r3, [r7, #16]
 8004986:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8004988:	693b      	ldr	r3, [r7, #16]
 800498a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800498c:	4b0f      	ldr	r3, [pc, #60]	@ (80049cc <xTaskPriorityDisinherit+0xd8>)
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	429a      	cmp	r2, r3
 8004992:	d903      	bls.n	800499c <xTaskPriorityDisinherit+0xa8>
 8004994:	693b      	ldr	r3, [r7, #16]
 8004996:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004998:	4a0c      	ldr	r2, [pc, #48]	@ (80049cc <xTaskPriorityDisinherit+0xd8>)
 800499a:	6013      	str	r3, [r2, #0]
 800499c:	693b      	ldr	r3, [r7, #16]
 800499e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80049a0:	4613      	mov	r3, r2
 80049a2:	009b      	lsls	r3, r3, #2
 80049a4:	4413      	add	r3, r2
 80049a6:	009b      	lsls	r3, r3, #2
 80049a8:	4a09      	ldr	r2, [pc, #36]	@ (80049d0 <xTaskPriorityDisinherit+0xdc>)
 80049aa:	441a      	add	r2, r3
 80049ac:	693b      	ldr	r3, [r7, #16]
 80049ae:	3304      	adds	r3, #4
 80049b0:	4619      	mov	r1, r3
 80049b2:	4610      	mov	r0, r2
 80049b4:	f7fe fae9 	bl	8002f8a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80049b8:	2301      	movs	r3, #1
 80049ba:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80049bc:	697b      	ldr	r3, [r7, #20]
	}
 80049be:	4618      	mov	r0, r3
 80049c0:	3718      	adds	r7, #24
 80049c2:	46bd      	mov	sp, r7
 80049c4:	bd80      	pop	{r7, pc}
 80049c6:	bf00      	nop
 80049c8:	200009ec 	.word	0x200009ec
 80049cc:	20000ec8 	.word	0x20000ec8
 80049d0:	200009f0 	.word	0x200009f0

080049d4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80049d4:	b580      	push	{r7, lr}
 80049d6:	b084      	sub	sp, #16
 80049d8:	af00      	add	r7, sp, #0
 80049da:	6078      	str	r0, [r7, #4]
 80049dc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80049de:	4b21      	ldr	r3, [pc, #132]	@ (8004a64 <prvAddCurrentTaskToDelayedList+0x90>)
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80049e4:	4b20      	ldr	r3, [pc, #128]	@ (8004a68 <prvAddCurrentTaskToDelayedList+0x94>)
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	3304      	adds	r3, #4
 80049ea:	4618      	mov	r0, r3
 80049ec:	f7fe fb2a 	bl	8003044 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049f6:	d10a      	bne.n	8004a0e <prvAddCurrentTaskToDelayedList+0x3a>
 80049f8:	683b      	ldr	r3, [r7, #0]
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d007      	beq.n	8004a0e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80049fe:	4b1a      	ldr	r3, [pc, #104]	@ (8004a68 <prvAddCurrentTaskToDelayedList+0x94>)
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	3304      	adds	r3, #4
 8004a04:	4619      	mov	r1, r3
 8004a06:	4819      	ldr	r0, [pc, #100]	@ (8004a6c <prvAddCurrentTaskToDelayedList+0x98>)
 8004a08:	f7fe fabf 	bl	8002f8a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004a0c:	e026      	b.n	8004a5c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004a0e:	68fa      	ldr	r2, [r7, #12]
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	4413      	add	r3, r2
 8004a14:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004a16:	4b14      	ldr	r3, [pc, #80]	@ (8004a68 <prvAddCurrentTaskToDelayedList+0x94>)
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	68ba      	ldr	r2, [r7, #8]
 8004a1c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004a1e:	68ba      	ldr	r2, [r7, #8]
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	429a      	cmp	r2, r3
 8004a24:	d209      	bcs.n	8004a3a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004a26:	4b12      	ldr	r3, [pc, #72]	@ (8004a70 <prvAddCurrentTaskToDelayedList+0x9c>)
 8004a28:	681a      	ldr	r2, [r3, #0]
 8004a2a:	4b0f      	ldr	r3, [pc, #60]	@ (8004a68 <prvAddCurrentTaskToDelayedList+0x94>)
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	3304      	adds	r3, #4
 8004a30:	4619      	mov	r1, r3
 8004a32:	4610      	mov	r0, r2
 8004a34:	f7fe facd 	bl	8002fd2 <vListInsert>
}
 8004a38:	e010      	b.n	8004a5c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004a3a:	4b0e      	ldr	r3, [pc, #56]	@ (8004a74 <prvAddCurrentTaskToDelayedList+0xa0>)
 8004a3c:	681a      	ldr	r2, [r3, #0]
 8004a3e:	4b0a      	ldr	r3, [pc, #40]	@ (8004a68 <prvAddCurrentTaskToDelayedList+0x94>)
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	3304      	adds	r3, #4
 8004a44:	4619      	mov	r1, r3
 8004a46:	4610      	mov	r0, r2
 8004a48:	f7fe fac3 	bl	8002fd2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004a4c:	4b0a      	ldr	r3, [pc, #40]	@ (8004a78 <prvAddCurrentTaskToDelayedList+0xa4>)
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	68ba      	ldr	r2, [r7, #8]
 8004a52:	429a      	cmp	r2, r3
 8004a54:	d202      	bcs.n	8004a5c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8004a56:	4a08      	ldr	r2, [pc, #32]	@ (8004a78 <prvAddCurrentTaskToDelayedList+0xa4>)
 8004a58:	68bb      	ldr	r3, [r7, #8]
 8004a5a:	6013      	str	r3, [r2, #0]
}
 8004a5c:	bf00      	nop
 8004a5e:	3710      	adds	r7, #16
 8004a60:	46bd      	mov	sp, r7
 8004a62:	bd80      	pop	{r7, pc}
 8004a64:	20000ec4 	.word	0x20000ec4
 8004a68:	200009ec 	.word	0x200009ec
 8004a6c:	20000eac 	.word	0x20000eac
 8004a70:	20000e7c 	.word	0x20000e7c
 8004a74:	20000e78 	.word	0x20000e78
 8004a78:	20000ee0 	.word	0x20000ee0

08004a7c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8004a7c:	b580      	push	{r7, lr}
 8004a7e:	b08a      	sub	sp, #40	@ 0x28
 8004a80:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8004a82:	2300      	movs	r3, #0
 8004a84:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8004a86:	f000 fb13 	bl	80050b0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8004a8a:	4b1d      	ldr	r3, [pc, #116]	@ (8004b00 <xTimerCreateTimerTask+0x84>)
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d021      	beq.n	8004ad6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8004a92:	2300      	movs	r3, #0
 8004a94:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8004a96:	2300      	movs	r3, #0
 8004a98:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8004a9a:	1d3a      	adds	r2, r7, #4
 8004a9c:	f107 0108 	add.w	r1, r7, #8
 8004aa0:	f107 030c 	add.w	r3, r7, #12
 8004aa4:	4618      	mov	r0, r3
 8004aa6:	f7fe fa29 	bl	8002efc <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8004aaa:	6879      	ldr	r1, [r7, #4]
 8004aac:	68bb      	ldr	r3, [r7, #8]
 8004aae:	68fa      	ldr	r2, [r7, #12]
 8004ab0:	9202      	str	r2, [sp, #8]
 8004ab2:	9301      	str	r3, [sp, #4]
 8004ab4:	2302      	movs	r3, #2
 8004ab6:	9300      	str	r3, [sp, #0]
 8004ab8:	2300      	movs	r3, #0
 8004aba:	460a      	mov	r2, r1
 8004abc:	4911      	ldr	r1, [pc, #68]	@ (8004b04 <xTimerCreateTimerTask+0x88>)
 8004abe:	4812      	ldr	r0, [pc, #72]	@ (8004b08 <xTimerCreateTimerTask+0x8c>)
 8004ac0:	f7ff f8a2 	bl	8003c08 <xTaskCreateStatic>
 8004ac4:	4603      	mov	r3, r0
 8004ac6:	4a11      	ldr	r2, [pc, #68]	@ (8004b0c <xTimerCreateTimerTask+0x90>)
 8004ac8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8004aca:	4b10      	ldr	r3, [pc, #64]	@ (8004b0c <xTimerCreateTimerTask+0x90>)
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d001      	beq.n	8004ad6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8004ad2:	2301      	movs	r3, #1
 8004ad4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8004ad6:	697b      	ldr	r3, [r7, #20]
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d10b      	bne.n	8004af4 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8004adc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ae0:	f383 8811 	msr	BASEPRI, r3
 8004ae4:	f3bf 8f6f 	isb	sy
 8004ae8:	f3bf 8f4f 	dsb	sy
 8004aec:	613b      	str	r3, [r7, #16]
}
 8004aee:	bf00      	nop
 8004af0:	bf00      	nop
 8004af2:	e7fd      	b.n	8004af0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8004af4:	697b      	ldr	r3, [r7, #20]
}
 8004af6:	4618      	mov	r0, r3
 8004af8:	3718      	adds	r7, #24
 8004afa:	46bd      	mov	sp, r7
 8004afc:	bd80      	pop	{r7, pc}
 8004afe:	bf00      	nop
 8004b00:	20000f1c 	.word	0x20000f1c
 8004b04:	080083bc 	.word	0x080083bc
 8004b08:	08004c49 	.word	0x08004c49
 8004b0c:	20000f20 	.word	0x20000f20

08004b10 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8004b10:	b580      	push	{r7, lr}
 8004b12:	b08a      	sub	sp, #40	@ 0x28
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	60f8      	str	r0, [r7, #12]
 8004b18:	60b9      	str	r1, [r7, #8]
 8004b1a:	607a      	str	r2, [r7, #4]
 8004b1c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8004b1e:	2300      	movs	r3, #0
 8004b20:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d10b      	bne.n	8004b40 <xTimerGenericCommand+0x30>
	__asm volatile
 8004b28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b2c:	f383 8811 	msr	BASEPRI, r3
 8004b30:	f3bf 8f6f 	isb	sy
 8004b34:	f3bf 8f4f 	dsb	sy
 8004b38:	623b      	str	r3, [r7, #32]
}
 8004b3a:	bf00      	nop
 8004b3c:	bf00      	nop
 8004b3e:	e7fd      	b.n	8004b3c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8004b40:	4b19      	ldr	r3, [pc, #100]	@ (8004ba8 <xTimerGenericCommand+0x98>)
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d02a      	beq.n	8004b9e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8004b48:	68bb      	ldr	r3, [r7, #8]
 8004b4a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8004b54:	68bb      	ldr	r3, [r7, #8]
 8004b56:	2b05      	cmp	r3, #5
 8004b58:	dc18      	bgt.n	8004b8c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8004b5a:	f7ff fead 	bl	80048b8 <xTaskGetSchedulerState>
 8004b5e:	4603      	mov	r3, r0
 8004b60:	2b02      	cmp	r3, #2
 8004b62:	d109      	bne.n	8004b78 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8004b64:	4b10      	ldr	r3, [pc, #64]	@ (8004ba8 <xTimerGenericCommand+0x98>)
 8004b66:	6818      	ldr	r0, [r3, #0]
 8004b68:	f107 0110 	add.w	r1, r7, #16
 8004b6c:	2300      	movs	r3, #0
 8004b6e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004b70:	f7fe fbd8 	bl	8003324 <xQueueGenericSend>
 8004b74:	6278      	str	r0, [r7, #36]	@ 0x24
 8004b76:	e012      	b.n	8004b9e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8004b78:	4b0b      	ldr	r3, [pc, #44]	@ (8004ba8 <xTimerGenericCommand+0x98>)
 8004b7a:	6818      	ldr	r0, [r3, #0]
 8004b7c:	f107 0110 	add.w	r1, r7, #16
 8004b80:	2300      	movs	r3, #0
 8004b82:	2200      	movs	r2, #0
 8004b84:	f7fe fbce 	bl	8003324 <xQueueGenericSend>
 8004b88:	6278      	str	r0, [r7, #36]	@ 0x24
 8004b8a:	e008      	b.n	8004b9e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8004b8c:	4b06      	ldr	r3, [pc, #24]	@ (8004ba8 <xTimerGenericCommand+0x98>)
 8004b8e:	6818      	ldr	r0, [r3, #0]
 8004b90:	f107 0110 	add.w	r1, r7, #16
 8004b94:	2300      	movs	r3, #0
 8004b96:	683a      	ldr	r2, [r7, #0]
 8004b98:	f7fe fcc6 	bl	8003528 <xQueueGenericSendFromISR>
 8004b9c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8004b9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8004ba0:	4618      	mov	r0, r3
 8004ba2:	3728      	adds	r7, #40	@ 0x28
 8004ba4:	46bd      	mov	sp, r7
 8004ba6:	bd80      	pop	{r7, pc}
 8004ba8:	20000f1c 	.word	0x20000f1c

08004bac <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8004bac:	b580      	push	{r7, lr}
 8004bae:	b088      	sub	sp, #32
 8004bb0:	af02      	add	r7, sp, #8
 8004bb2:	6078      	str	r0, [r7, #4]
 8004bb4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004bb6:	4b23      	ldr	r3, [pc, #140]	@ (8004c44 <prvProcessExpiredTimer+0x98>)
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	68db      	ldr	r3, [r3, #12]
 8004bbc:	68db      	ldr	r3, [r3, #12]
 8004bbe:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004bc0:	697b      	ldr	r3, [r7, #20]
 8004bc2:	3304      	adds	r3, #4
 8004bc4:	4618      	mov	r0, r3
 8004bc6:	f7fe fa3d 	bl	8003044 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004bca:	697b      	ldr	r3, [r7, #20]
 8004bcc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004bd0:	f003 0304 	and.w	r3, r3, #4
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d023      	beq.n	8004c20 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8004bd8:	697b      	ldr	r3, [r7, #20]
 8004bda:	699a      	ldr	r2, [r3, #24]
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	18d1      	adds	r1, r2, r3
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	683a      	ldr	r2, [r7, #0]
 8004be4:	6978      	ldr	r0, [r7, #20]
 8004be6:	f000 f8d5 	bl	8004d94 <prvInsertTimerInActiveList>
 8004bea:	4603      	mov	r3, r0
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d020      	beq.n	8004c32 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004bf0:	2300      	movs	r3, #0
 8004bf2:	9300      	str	r3, [sp, #0]
 8004bf4:	2300      	movs	r3, #0
 8004bf6:	687a      	ldr	r2, [r7, #4]
 8004bf8:	2100      	movs	r1, #0
 8004bfa:	6978      	ldr	r0, [r7, #20]
 8004bfc:	f7ff ff88 	bl	8004b10 <xTimerGenericCommand>
 8004c00:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8004c02:	693b      	ldr	r3, [r7, #16]
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d114      	bne.n	8004c32 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8004c08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c0c:	f383 8811 	msr	BASEPRI, r3
 8004c10:	f3bf 8f6f 	isb	sy
 8004c14:	f3bf 8f4f 	dsb	sy
 8004c18:	60fb      	str	r3, [r7, #12]
}
 8004c1a:	bf00      	nop
 8004c1c:	bf00      	nop
 8004c1e:	e7fd      	b.n	8004c1c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004c20:	697b      	ldr	r3, [r7, #20]
 8004c22:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004c26:	f023 0301 	bic.w	r3, r3, #1
 8004c2a:	b2da      	uxtb	r2, r3
 8004c2c:	697b      	ldr	r3, [r7, #20]
 8004c2e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004c32:	697b      	ldr	r3, [r7, #20]
 8004c34:	6a1b      	ldr	r3, [r3, #32]
 8004c36:	6978      	ldr	r0, [r7, #20]
 8004c38:	4798      	blx	r3
}
 8004c3a:	bf00      	nop
 8004c3c:	3718      	adds	r7, #24
 8004c3e:	46bd      	mov	sp, r7
 8004c40:	bd80      	pop	{r7, pc}
 8004c42:	bf00      	nop
 8004c44:	20000f14 	.word	0x20000f14

08004c48 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8004c48:	b580      	push	{r7, lr}
 8004c4a:	b084      	sub	sp, #16
 8004c4c:	af00      	add	r7, sp, #0
 8004c4e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004c50:	f107 0308 	add.w	r3, r7, #8
 8004c54:	4618      	mov	r0, r3
 8004c56:	f000 f859 	bl	8004d0c <prvGetNextExpireTime>
 8004c5a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8004c5c:	68bb      	ldr	r3, [r7, #8]
 8004c5e:	4619      	mov	r1, r3
 8004c60:	68f8      	ldr	r0, [r7, #12]
 8004c62:	f000 f805 	bl	8004c70 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8004c66:	f000 f8d7 	bl	8004e18 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004c6a:	bf00      	nop
 8004c6c:	e7f0      	b.n	8004c50 <prvTimerTask+0x8>
	...

08004c70 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8004c70:	b580      	push	{r7, lr}
 8004c72:	b084      	sub	sp, #16
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	6078      	str	r0, [r7, #4]
 8004c78:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8004c7a:	f7ff fa29 	bl	80040d0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004c7e:	f107 0308 	add.w	r3, r7, #8
 8004c82:	4618      	mov	r0, r3
 8004c84:	f000 f866 	bl	8004d54 <prvSampleTimeNow>
 8004c88:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8004c8a:	68bb      	ldr	r3, [r7, #8]
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d130      	bne.n	8004cf2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8004c90:	683b      	ldr	r3, [r7, #0]
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d10a      	bne.n	8004cac <prvProcessTimerOrBlockTask+0x3c>
 8004c96:	687a      	ldr	r2, [r7, #4]
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	429a      	cmp	r2, r3
 8004c9c:	d806      	bhi.n	8004cac <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8004c9e:	f7ff fa25 	bl	80040ec <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8004ca2:	68f9      	ldr	r1, [r7, #12]
 8004ca4:	6878      	ldr	r0, [r7, #4]
 8004ca6:	f7ff ff81 	bl	8004bac <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8004caa:	e024      	b.n	8004cf6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8004cac:	683b      	ldr	r3, [r7, #0]
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d008      	beq.n	8004cc4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8004cb2:	4b13      	ldr	r3, [pc, #76]	@ (8004d00 <prvProcessTimerOrBlockTask+0x90>)
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d101      	bne.n	8004cc0 <prvProcessTimerOrBlockTask+0x50>
 8004cbc:	2301      	movs	r3, #1
 8004cbe:	e000      	b.n	8004cc2 <prvProcessTimerOrBlockTask+0x52>
 8004cc0:	2300      	movs	r3, #0
 8004cc2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8004cc4:	4b0f      	ldr	r3, [pc, #60]	@ (8004d04 <prvProcessTimerOrBlockTask+0x94>)
 8004cc6:	6818      	ldr	r0, [r3, #0]
 8004cc8:	687a      	ldr	r2, [r7, #4]
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	1ad3      	subs	r3, r2, r3
 8004cce:	683a      	ldr	r2, [r7, #0]
 8004cd0:	4619      	mov	r1, r3
 8004cd2:	f7fe ff65 	bl	8003ba0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8004cd6:	f7ff fa09 	bl	80040ec <xTaskResumeAll>
 8004cda:	4603      	mov	r3, r0
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d10a      	bne.n	8004cf6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8004ce0:	4b09      	ldr	r3, [pc, #36]	@ (8004d08 <prvProcessTimerOrBlockTask+0x98>)
 8004ce2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004ce6:	601a      	str	r2, [r3, #0]
 8004ce8:	f3bf 8f4f 	dsb	sy
 8004cec:	f3bf 8f6f 	isb	sy
}
 8004cf0:	e001      	b.n	8004cf6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8004cf2:	f7ff f9fb 	bl	80040ec <xTaskResumeAll>
}
 8004cf6:	bf00      	nop
 8004cf8:	3710      	adds	r7, #16
 8004cfa:	46bd      	mov	sp, r7
 8004cfc:	bd80      	pop	{r7, pc}
 8004cfe:	bf00      	nop
 8004d00:	20000f18 	.word	0x20000f18
 8004d04:	20000f1c 	.word	0x20000f1c
 8004d08:	e000ed04 	.word	0xe000ed04

08004d0c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8004d0c:	b480      	push	{r7}
 8004d0e:	b085      	sub	sp, #20
 8004d10:	af00      	add	r7, sp, #0
 8004d12:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8004d14:	4b0e      	ldr	r3, [pc, #56]	@ (8004d50 <prvGetNextExpireTime+0x44>)
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d101      	bne.n	8004d22 <prvGetNextExpireTime+0x16>
 8004d1e:	2201      	movs	r2, #1
 8004d20:	e000      	b.n	8004d24 <prvGetNextExpireTime+0x18>
 8004d22:	2200      	movs	r2, #0
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d105      	bne.n	8004d3c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004d30:	4b07      	ldr	r3, [pc, #28]	@ (8004d50 <prvGetNextExpireTime+0x44>)
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	68db      	ldr	r3, [r3, #12]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	60fb      	str	r3, [r7, #12]
 8004d3a:	e001      	b.n	8004d40 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8004d3c:	2300      	movs	r3, #0
 8004d3e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8004d40:	68fb      	ldr	r3, [r7, #12]
}
 8004d42:	4618      	mov	r0, r3
 8004d44:	3714      	adds	r7, #20
 8004d46:	46bd      	mov	sp, r7
 8004d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d4c:	4770      	bx	lr
 8004d4e:	bf00      	nop
 8004d50:	20000f14 	.word	0x20000f14

08004d54 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8004d54:	b580      	push	{r7, lr}
 8004d56:	b084      	sub	sp, #16
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8004d5c:	f7ff fa64 	bl	8004228 <xTaskGetTickCount>
 8004d60:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8004d62:	4b0b      	ldr	r3, [pc, #44]	@ (8004d90 <prvSampleTimeNow+0x3c>)
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	68fa      	ldr	r2, [r7, #12]
 8004d68:	429a      	cmp	r2, r3
 8004d6a:	d205      	bcs.n	8004d78 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8004d6c:	f000 f93a 	bl	8004fe4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	2201      	movs	r2, #1
 8004d74:	601a      	str	r2, [r3, #0]
 8004d76:	e002      	b.n	8004d7e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8004d7e:	4a04      	ldr	r2, [pc, #16]	@ (8004d90 <prvSampleTimeNow+0x3c>)
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8004d84:	68fb      	ldr	r3, [r7, #12]
}
 8004d86:	4618      	mov	r0, r3
 8004d88:	3710      	adds	r7, #16
 8004d8a:	46bd      	mov	sp, r7
 8004d8c:	bd80      	pop	{r7, pc}
 8004d8e:	bf00      	nop
 8004d90:	20000f24 	.word	0x20000f24

08004d94 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8004d94:	b580      	push	{r7, lr}
 8004d96:	b086      	sub	sp, #24
 8004d98:	af00      	add	r7, sp, #0
 8004d9a:	60f8      	str	r0, [r7, #12]
 8004d9c:	60b9      	str	r1, [r7, #8]
 8004d9e:	607a      	str	r2, [r7, #4]
 8004da0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8004da2:	2300      	movs	r3, #0
 8004da4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	68ba      	ldr	r2, [r7, #8]
 8004daa:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	68fa      	ldr	r2, [r7, #12]
 8004db0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8004db2:	68ba      	ldr	r2, [r7, #8]
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	429a      	cmp	r2, r3
 8004db8:	d812      	bhi.n	8004de0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004dba:	687a      	ldr	r2, [r7, #4]
 8004dbc:	683b      	ldr	r3, [r7, #0]
 8004dbe:	1ad2      	subs	r2, r2, r3
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	699b      	ldr	r3, [r3, #24]
 8004dc4:	429a      	cmp	r2, r3
 8004dc6:	d302      	bcc.n	8004dce <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8004dc8:	2301      	movs	r3, #1
 8004dca:	617b      	str	r3, [r7, #20]
 8004dcc:	e01b      	b.n	8004e06 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8004dce:	4b10      	ldr	r3, [pc, #64]	@ (8004e10 <prvInsertTimerInActiveList+0x7c>)
 8004dd0:	681a      	ldr	r2, [r3, #0]
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	3304      	adds	r3, #4
 8004dd6:	4619      	mov	r1, r3
 8004dd8:	4610      	mov	r0, r2
 8004dda:	f7fe f8fa 	bl	8002fd2 <vListInsert>
 8004dde:	e012      	b.n	8004e06 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8004de0:	687a      	ldr	r2, [r7, #4]
 8004de2:	683b      	ldr	r3, [r7, #0]
 8004de4:	429a      	cmp	r2, r3
 8004de6:	d206      	bcs.n	8004df6 <prvInsertTimerInActiveList+0x62>
 8004de8:	68ba      	ldr	r2, [r7, #8]
 8004dea:	683b      	ldr	r3, [r7, #0]
 8004dec:	429a      	cmp	r2, r3
 8004dee:	d302      	bcc.n	8004df6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8004df0:	2301      	movs	r3, #1
 8004df2:	617b      	str	r3, [r7, #20]
 8004df4:	e007      	b.n	8004e06 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004df6:	4b07      	ldr	r3, [pc, #28]	@ (8004e14 <prvInsertTimerInActiveList+0x80>)
 8004df8:	681a      	ldr	r2, [r3, #0]
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	3304      	adds	r3, #4
 8004dfe:	4619      	mov	r1, r3
 8004e00:	4610      	mov	r0, r2
 8004e02:	f7fe f8e6 	bl	8002fd2 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8004e06:	697b      	ldr	r3, [r7, #20]
}
 8004e08:	4618      	mov	r0, r3
 8004e0a:	3718      	adds	r7, #24
 8004e0c:	46bd      	mov	sp, r7
 8004e0e:	bd80      	pop	{r7, pc}
 8004e10:	20000f18 	.word	0x20000f18
 8004e14:	20000f14 	.word	0x20000f14

08004e18 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8004e18:	b580      	push	{r7, lr}
 8004e1a:	b08e      	sub	sp, #56	@ 0x38
 8004e1c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004e1e:	e0ce      	b.n	8004fbe <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	da19      	bge.n	8004e5a <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8004e26:	1d3b      	adds	r3, r7, #4
 8004e28:	3304      	adds	r3, #4
 8004e2a:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8004e2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d10b      	bne.n	8004e4a <prvProcessReceivedCommands+0x32>
	__asm volatile
 8004e32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e36:	f383 8811 	msr	BASEPRI, r3
 8004e3a:	f3bf 8f6f 	isb	sy
 8004e3e:	f3bf 8f4f 	dsb	sy
 8004e42:	61fb      	str	r3, [r7, #28]
}
 8004e44:	bf00      	nop
 8004e46:	bf00      	nop
 8004e48:	e7fd      	b.n	8004e46 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8004e4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004e50:	6850      	ldr	r0, [r2, #4]
 8004e52:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004e54:	6892      	ldr	r2, [r2, #8]
 8004e56:	4611      	mov	r1, r2
 8004e58:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	f2c0 80ae 	blt.w	8004fbe <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8004e66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e68:	695b      	ldr	r3, [r3, #20]
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d004      	beq.n	8004e78 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004e6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e70:	3304      	adds	r3, #4
 8004e72:	4618      	mov	r0, r3
 8004e74:	f7fe f8e6 	bl	8003044 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004e78:	463b      	mov	r3, r7
 8004e7a:	4618      	mov	r0, r3
 8004e7c:	f7ff ff6a 	bl	8004d54 <prvSampleTimeNow>
 8004e80:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	2b09      	cmp	r3, #9
 8004e86:	f200 8097 	bhi.w	8004fb8 <prvProcessReceivedCommands+0x1a0>
 8004e8a:	a201      	add	r2, pc, #4	@ (adr r2, 8004e90 <prvProcessReceivedCommands+0x78>)
 8004e8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e90:	08004eb9 	.word	0x08004eb9
 8004e94:	08004eb9 	.word	0x08004eb9
 8004e98:	08004eb9 	.word	0x08004eb9
 8004e9c:	08004f2f 	.word	0x08004f2f
 8004ea0:	08004f43 	.word	0x08004f43
 8004ea4:	08004f8f 	.word	0x08004f8f
 8004ea8:	08004eb9 	.word	0x08004eb9
 8004eac:	08004eb9 	.word	0x08004eb9
 8004eb0:	08004f2f 	.word	0x08004f2f
 8004eb4:	08004f43 	.word	0x08004f43
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004eb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004eba:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004ebe:	f043 0301 	orr.w	r3, r3, #1
 8004ec2:	b2da      	uxtb	r2, r3
 8004ec4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ec6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8004eca:	68ba      	ldr	r2, [r7, #8]
 8004ecc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ece:	699b      	ldr	r3, [r3, #24]
 8004ed0:	18d1      	adds	r1, r2, r3
 8004ed2:	68bb      	ldr	r3, [r7, #8]
 8004ed4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ed6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004ed8:	f7ff ff5c 	bl	8004d94 <prvInsertTimerInActiveList>
 8004edc:	4603      	mov	r3, r0
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d06c      	beq.n	8004fbc <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004ee2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ee4:	6a1b      	ldr	r3, [r3, #32]
 8004ee6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004ee8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004eea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004eec:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004ef0:	f003 0304 	and.w	r3, r3, #4
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d061      	beq.n	8004fbc <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8004ef8:	68ba      	ldr	r2, [r7, #8]
 8004efa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004efc:	699b      	ldr	r3, [r3, #24]
 8004efe:	441a      	add	r2, r3
 8004f00:	2300      	movs	r3, #0
 8004f02:	9300      	str	r3, [sp, #0]
 8004f04:	2300      	movs	r3, #0
 8004f06:	2100      	movs	r1, #0
 8004f08:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004f0a:	f7ff fe01 	bl	8004b10 <xTimerGenericCommand>
 8004f0e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8004f10:	6a3b      	ldr	r3, [r7, #32]
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d152      	bne.n	8004fbc <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8004f16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f1a:	f383 8811 	msr	BASEPRI, r3
 8004f1e:	f3bf 8f6f 	isb	sy
 8004f22:	f3bf 8f4f 	dsb	sy
 8004f26:	61bb      	str	r3, [r7, #24]
}
 8004f28:	bf00      	nop
 8004f2a:	bf00      	nop
 8004f2c:	e7fd      	b.n	8004f2a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004f2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f30:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004f34:	f023 0301 	bic.w	r3, r3, #1
 8004f38:	b2da      	uxtb	r2, r3
 8004f3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f3c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8004f40:	e03d      	b.n	8004fbe <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004f42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f44:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004f48:	f043 0301 	orr.w	r3, r3, #1
 8004f4c:	b2da      	uxtb	r2, r3
 8004f4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f50:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8004f54:	68ba      	ldr	r2, [r7, #8]
 8004f56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f58:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8004f5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f5c:	699b      	ldr	r3, [r3, #24]
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d10b      	bne.n	8004f7a <prvProcessReceivedCommands+0x162>
	__asm volatile
 8004f62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f66:	f383 8811 	msr	BASEPRI, r3
 8004f6a:	f3bf 8f6f 	isb	sy
 8004f6e:	f3bf 8f4f 	dsb	sy
 8004f72:	617b      	str	r3, [r7, #20]
}
 8004f74:	bf00      	nop
 8004f76:	bf00      	nop
 8004f78:	e7fd      	b.n	8004f76 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8004f7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f7c:	699a      	ldr	r2, [r3, #24]
 8004f7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f80:	18d1      	adds	r1, r2, r3
 8004f82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f84:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f86:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004f88:	f7ff ff04 	bl	8004d94 <prvInsertTimerInActiveList>
					break;
 8004f8c:	e017      	b.n	8004fbe <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8004f8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f90:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004f94:	f003 0302 	and.w	r3, r3, #2
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d103      	bne.n	8004fa4 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8004f9c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004f9e:	f000 fbeb 	bl	8005778 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8004fa2:	e00c      	b.n	8004fbe <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004fa4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fa6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004faa:	f023 0301 	bic.w	r3, r3, #1
 8004fae:	b2da      	uxtb	r2, r3
 8004fb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fb2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8004fb6:	e002      	b.n	8004fbe <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8004fb8:	bf00      	nop
 8004fba:	e000      	b.n	8004fbe <prvProcessReceivedCommands+0x1a6>
					break;
 8004fbc:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004fbe:	4b08      	ldr	r3, [pc, #32]	@ (8004fe0 <prvProcessReceivedCommands+0x1c8>)
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	1d39      	adds	r1, r7, #4
 8004fc4:	2200      	movs	r2, #0
 8004fc6:	4618      	mov	r0, r3
 8004fc8:	f7fe fb4c 	bl	8003664 <xQueueReceive>
 8004fcc:	4603      	mov	r3, r0
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	f47f af26 	bne.w	8004e20 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8004fd4:	bf00      	nop
 8004fd6:	bf00      	nop
 8004fd8:	3730      	adds	r7, #48	@ 0x30
 8004fda:	46bd      	mov	sp, r7
 8004fdc:	bd80      	pop	{r7, pc}
 8004fde:	bf00      	nop
 8004fe0:	20000f1c 	.word	0x20000f1c

08004fe4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8004fe4:	b580      	push	{r7, lr}
 8004fe6:	b088      	sub	sp, #32
 8004fe8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004fea:	e049      	b.n	8005080 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004fec:	4b2e      	ldr	r3, [pc, #184]	@ (80050a8 <prvSwitchTimerLists+0xc4>)
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	68db      	ldr	r3, [r3, #12]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004ff6:	4b2c      	ldr	r3, [pc, #176]	@ (80050a8 <prvSwitchTimerLists+0xc4>)
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	68db      	ldr	r3, [r3, #12]
 8004ffc:	68db      	ldr	r3, [r3, #12]
 8004ffe:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	3304      	adds	r3, #4
 8005004:	4618      	mov	r0, r3
 8005006:	f7fe f81d 	bl	8003044 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	6a1b      	ldr	r3, [r3, #32]
 800500e:	68f8      	ldr	r0, [r7, #12]
 8005010:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005018:	f003 0304 	and.w	r3, r3, #4
 800501c:	2b00      	cmp	r3, #0
 800501e:	d02f      	beq.n	8005080 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	699b      	ldr	r3, [r3, #24]
 8005024:	693a      	ldr	r2, [r7, #16]
 8005026:	4413      	add	r3, r2
 8005028:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800502a:	68ba      	ldr	r2, [r7, #8]
 800502c:	693b      	ldr	r3, [r7, #16]
 800502e:	429a      	cmp	r2, r3
 8005030:	d90e      	bls.n	8005050 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	68ba      	ldr	r2, [r7, #8]
 8005036:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	68fa      	ldr	r2, [r7, #12]
 800503c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800503e:	4b1a      	ldr	r3, [pc, #104]	@ (80050a8 <prvSwitchTimerLists+0xc4>)
 8005040:	681a      	ldr	r2, [r3, #0]
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	3304      	adds	r3, #4
 8005046:	4619      	mov	r1, r3
 8005048:	4610      	mov	r0, r2
 800504a:	f7fd ffc2 	bl	8002fd2 <vListInsert>
 800504e:	e017      	b.n	8005080 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005050:	2300      	movs	r3, #0
 8005052:	9300      	str	r3, [sp, #0]
 8005054:	2300      	movs	r3, #0
 8005056:	693a      	ldr	r2, [r7, #16]
 8005058:	2100      	movs	r1, #0
 800505a:	68f8      	ldr	r0, [r7, #12]
 800505c:	f7ff fd58 	bl	8004b10 <xTimerGenericCommand>
 8005060:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	2b00      	cmp	r3, #0
 8005066:	d10b      	bne.n	8005080 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8005068:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800506c:	f383 8811 	msr	BASEPRI, r3
 8005070:	f3bf 8f6f 	isb	sy
 8005074:	f3bf 8f4f 	dsb	sy
 8005078:	603b      	str	r3, [r7, #0]
}
 800507a:	bf00      	nop
 800507c:	bf00      	nop
 800507e:	e7fd      	b.n	800507c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005080:	4b09      	ldr	r3, [pc, #36]	@ (80050a8 <prvSwitchTimerLists+0xc4>)
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	2b00      	cmp	r3, #0
 8005088:	d1b0      	bne.n	8004fec <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800508a:	4b07      	ldr	r3, [pc, #28]	@ (80050a8 <prvSwitchTimerLists+0xc4>)
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8005090:	4b06      	ldr	r3, [pc, #24]	@ (80050ac <prvSwitchTimerLists+0xc8>)
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	4a04      	ldr	r2, [pc, #16]	@ (80050a8 <prvSwitchTimerLists+0xc4>)
 8005096:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8005098:	4a04      	ldr	r2, [pc, #16]	@ (80050ac <prvSwitchTimerLists+0xc8>)
 800509a:	697b      	ldr	r3, [r7, #20]
 800509c:	6013      	str	r3, [r2, #0]
}
 800509e:	bf00      	nop
 80050a0:	3718      	adds	r7, #24
 80050a2:	46bd      	mov	sp, r7
 80050a4:	bd80      	pop	{r7, pc}
 80050a6:	bf00      	nop
 80050a8:	20000f14 	.word	0x20000f14
 80050ac:	20000f18 	.word	0x20000f18

080050b0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80050b0:	b580      	push	{r7, lr}
 80050b2:	b082      	sub	sp, #8
 80050b4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80050b6:	f000 f96f 	bl	8005398 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80050ba:	4b15      	ldr	r3, [pc, #84]	@ (8005110 <prvCheckForValidListAndQueue+0x60>)
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d120      	bne.n	8005104 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80050c2:	4814      	ldr	r0, [pc, #80]	@ (8005114 <prvCheckForValidListAndQueue+0x64>)
 80050c4:	f7fd ff34 	bl	8002f30 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80050c8:	4813      	ldr	r0, [pc, #76]	@ (8005118 <prvCheckForValidListAndQueue+0x68>)
 80050ca:	f7fd ff31 	bl	8002f30 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80050ce:	4b13      	ldr	r3, [pc, #76]	@ (800511c <prvCheckForValidListAndQueue+0x6c>)
 80050d0:	4a10      	ldr	r2, [pc, #64]	@ (8005114 <prvCheckForValidListAndQueue+0x64>)
 80050d2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80050d4:	4b12      	ldr	r3, [pc, #72]	@ (8005120 <prvCheckForValidListAndQueue+0x70>)
 80050d6:	4a10      	ldr	r2, [pc, #64]	@ (8005118 <prvCheckForValidListAndQueue+0x68>)
 80050d8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80050da:	2300      	movs	r3, #0
 80050dc:	9300      	str	r3, [sp, #0]
 80050de:	4b11      	ldr	r3, [pc, #68]	@ (8005124 <prvCheckForValidListAndQueue+0x74>)
 80050e0:	4a11      	ldr	r2, [pc, #68]	@ (8005128 <prvCheckForValidListAndQueue+0x78>)
 80050e2:	2110      	movs	r1, #16
 80050e4:	200a      	movs	r0, #10
 80050e6:	f7fe f841 	bl	800316c <xQueueGenericCreateStatic>
 80050ea:	4603      	mov	r3, r0
 80050ec:	4a08      	ldr	r2, [pc, #32]	@ (8005110 <prvCheckForValidListAndQueue+0x60>)
 80050ee:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80050f0:	4b07      	ldr	r3, [pc, #28]	@ (8005110 <prvCheckForValidListAndQueue+0x60>)
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d005      	beq.n	8005104 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80050f8:	4b05      	ldr	r3, [pc, #20]	@ (8005110 <prvCheckForValidListAndQueue+0x60>)
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	490b      	ldr	r1, [pc, #44]	@ (800512c <prvCheckForValidListAndQueue+0x7c>)
 80050fe:	4618      	mov	r0, r3
 8005100:	f7fe fd24 	bl	8003b4c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005104:	f000 f97a 	bl	80053fc <vPortExitCritical>
}
 8005108:	bf00      	nop
 800510a:	46bd      	mov	sp, r7
 800510c:	bd80      	pop	{r7, pc}
 800510e:	bf00      	nop
 8005110:	20000f1c 	.word	0x20000f1c
 8005114:	20000eec 	.word	0x20000eec
 8005118:	20000f00 	.word	0x20000f00
 800511c:	20000f14 	.word	0x20000f14
 8005120:	20000f18 	.word	0x20000f18
 8005124:	20000fc8 	.word	0x20000fc8
 8005128:	20000f28 	.word	0x20000f28
 800512c:	080083c4 	.word	0x080083c4

08005130 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005130:	b480      	push	{r7}
 8005132:	b085      	sub	sp, #20
 8005134:	af00      	add	r7, sp, #0
 8005136:	60f8      	str	r0, [r7, #12]
 8005138:	60b9      	str	r1, [r7, #8]
 800513a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	3b04      	subs	r3, #4
 8005140:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8005148:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	3b04      	subs	r3, #4
 800514e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005150:	68bb      	ldr	r3, [r7, #8]
 8005152:	f023 0201 	bic.w	r2, r3, #1
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	3b04      	subs	r3, #4
 800515e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005160:	4a0c      	ldr	r2, [pc, #48]	@ (8005194 <pxPortInitialiseStack+0x64>)
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	3b14      	subs	r3, #20
 800516a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800516c:	687a      	ldr	r2, [r7, #4]
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	3b04      	subs	r3, #4
 8005176:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	f06f 0202 	mvn.w	r2, #2
 800517e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	3b20      	subs	r3, #32
 8005184:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005186:	68fb      	ldr	r3, [r7, #12]
}
 8005188:	4618      	mov	r0, r3
 800518a:	3714      	adds	r7, #20
 800518c:	46bd      	mov	sp, r7
 800518e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005192:	4770      	bx	lr
 8005194:	08005199 	.word	0x08005199

08005198 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005198:	b480      	push	{r7}
 800519a:	b085      	sub	sp, #20
 800519c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800519e:	2300      	movs	r3, #0
 80051a0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80051a2:	4b13      	ldr	r3, [pc, #76]	@ (80051f0 <prvTaskExitError+0x58>)
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051aa:	d00b      	beq.n	80051c4 <prvTaskExitError+0x2c>
	__asm volatile
 80051ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051b0:	f383 8811 	msr	BASEPRI, r3
 80051b4:	f3bf 8f6f 	isb	sy
 80051b8:	f3bf 8f4f 	dsb	sy
 80051bc:	60fb      	str	r3, [r7, #12]
}
 80051be:	bf00      	nop
 80051c0:	bf00      	nop
 80051c2:	e7fd      	b.n	80051c0 <prvTaskExitError+0x28>
	__asm volatile
 80051c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051c8:	f383 8811 	msr	BASEPRI, r3
 80051cc:	f3bf 8f6f 	isb	sy
 80051d0:	f3bf 8f4f 	dsb	sy
 80051d4:	60bb      	str	r3, [r7, #8]
}
 80051d6:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80051d8:	bf00      	nop
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d0fc      	beq.n	80051da <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80051e0:	bf00      	nop
 80051e2:	bf00      	nop
 80051e4:	3714      	adds	r7, #20
 80051e6:	46bd      	mov	sp, r7
 80051e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ec:	4770      	bx	lr
 80051ee:	bf00      	nop
 80051f0:	2000000c 	.word	0x2000000c
	...

08005200 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005200:	4b07      	ldr	r3, [pc, #28]	@ (8005220 <pxCurrentTCBConst2>)
 8005202:	6819      	ldr	r1, [r3, #0]
 8005204:	6808      	ldr	r0, [r1, #0]
 8005206:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800520a:	f380 8809 	msr	PSP, r0
 800520e:	f3bf 8f6f 	isb	sy
 8005212:	f04f 0000 	mov.w	r0, #0
 8005216:	f380 8811 	msr	BASEPRI, r0
 800521a:	4770      	bx	lr
 800521c:	f3af 8000 	nop.w

08005220 <pxCurrentTCBConst2>:
 8005220:	200009ec 	.word	0x200009ec
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005224:	bf00      	nop
 8005226:	bf00      	nop

08005228 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8005228:	4808      	ldr	r0, [pc, #32]	@ (800524c <prvPortStartFirstTask+0x24>)
 800522a:	6800      	ldr	r0, [r0, #0]
 800522c:	6800      	ldr	r0, [r0, #0]
 800522e:	f380 8808 	msr	MSP, r0
 8005232:	f04f 0000 	mov.w	r0, #0
 8005236:	f380 8814 	msr	CONTROL, r0
 800523a:	b662      	cpsie	i
 800523c:	b661      	cpsie	f
 800523e:	f3bf 8f4f 	dsb	sy
 8005242:	f3bf 8f6f 	isb	sy
 8005246:	df00      	svc	0
 8005248:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800524a:	bf00      	nop
 800524c:	e000ed08 	.word	0xe000ed08

08005250 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005250:	b580      	push	{r7, lr}
 8005252:	b086      	sub	sp, #24
 8005254:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005256:	4b47      	ldr	r3, [pc, #284]	@ (8005374 <xPortStartScheduler+0x124>)
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	4a47      	ldr	r2, [pc, #284]	@ (8005378 <xPortStartScheduler+0x128>)
 800525c:	4293      	cmp	r3, r2
 800525e:	d10b      	bne.n	8005278 <xPortStartScheduler+0x28>
	__asm volatile
 8005260:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005264:	f383 8811 	msr	BASEPRI, r3
 8005268:	f3bf 8f6f 	isb	sy
 800526c:	f3bf 8f4f 	dsb	sy
 8005270:	613b      	str	r3, [r7, #16]
}
 8005272:	bf00      	nop
 8005274:	bf00      	nop
 8005276:	e7fd      	b.n	8005274 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005278:	4b3e      	ldr	r3, [pc, #248]	@ (8005374 <xPortStartScheduler+0x124>)
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	4a3f      	ldr	r2, [pc, #252]	@ (800537c <xPortStartScheduler+0x12c>)
 800527e:	4293      	cmp	r3, r2
 8005280:	d10b      	bne.n	800529a <xPortStartScheduler+0x4a>
	__asm volatile
 8005282:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005286:	f383 8811 	msr	BASEPRI, r3
 800528a:	f3bf 8f6f 	isb	sy
 800528e:	f3bf 8f4f 	dsb	sy
 8005292:	60fb      	str	r3, [r7, #12]
}
 8005294:	bf00      	nop
 8005296:	bf00      	nop
 8005298:	e7fd      	b.n	8005296 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800529a:	4b39      	ldr	r3, [pc, #228]	@ (8005380 <xPortStartScheduler+0x130>)
 800529c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800529e:	697b      	ldr	r3, [r7, #20]
 80052a0:	781b      	ldrb	r3, [r3, #0]
 80052a2:	b2db      	uxtb	r3, r3
 80052a4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80052a6:	697b      	ldr	r3, [r7, #20]
 80052a8:	22ff      	movs	r2, #255	@ 0xff
 80052aa:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80052ac:	697b      	ldr	r3, [r7, #20]
 80052ae:	781b      	ldrb	r3, [r3, #0]
 80052b0:	b2db      	uxtb	r3, r3
 80052b2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80052b4:	78fb      	ldrb	r3, [r7, #3]
 80052b6:	b2db      	uxtb	r3, r3
 80052b8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80052bc:	b2da      	uxtb	r2, r3
 80052be:	4b31      	ldr	r3, [pc, #196]	@ (8005384 <xPortStartScheduler+0x134>)
 80052c0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80052c2:	4b31      	ldr	r3, [pc, #196]	@ (8005388 <xPortStartScheduler+0x138>)
 80052c4:	2207      	movs	r2, #7
 80052c6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80052c8:	e009      	b.n	80052de <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80052ca:	4b2f      	ldr	r3, [pc, #188]	@ (8005388 <xPortStartScheduler+0x138>)
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	3b01      	subs	r3, #1
 80052d0:	4a2d      	ldr	r2, [pc, #180]	@ (8005388 <xPortStartScheduler+0x138>)
 80052d2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80052d4:	78fb      	ldrb	r3, [r7, #3]
 80052d6:	b2db      	uxtb	r3, r3
 80052d8:	005b      	lsls	r3, r3, #1
 80052da:	b2db      	uxtb	r3, r3
 80052dc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80052de:	78fb      	ldrb	r3, [r7, #3]
 80052e0:	b2db      	uxtb	r3, r3
 80052e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80052e6:	2b80      	cmp	r3, #128	@ 0x80
 80052e8:	d0ef      	beq.n	80052ca <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80052ea:	4b27      	ldr	r3, [pc, #156]	@ (8005388 <xPortStartScheduler+0x138>)
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	f1c3 0307 	rsb	r3, r3, #7
 80052f2:	2b04      	cmp	r3, #4
 80052f4:	d00b      	beq.n	800530e <xPortStartScheduler+0xbe>
	__asm volatile
 80052f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052fa:	f383 8811 	msr	BASEPRI, r3
 80052fe:	f3bf 8f6f 	isb	sy
 8005302:	f3bf 8f4f 	dsb	sy
 8005306:	60bb      	str	r3, [r7, #8]
}
 8005308:	bf00      	nop
 800530a:	bf00      	nop
 800530c:	e7fd      	b.n	800530a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800530e:	4b1e      	ldr	r3, [pc, #120]	@ (8005388 <xPortStartScheduler+0x138>)
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	021b      	lsls	r3, r3, #8
 8005314:	4a1c      	ldr	r2, [pc, #112]	@ (8005388 <xPortStartScheduler+0x138>)
 8005316:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005318:	4b1b      	ldr	r3, [pc, #108]	@ (8005388 <xPortStartScheduler+0x138>)
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005320:	4a19      	ldr	r2, [pc, #100]	@ (8005388 <xPortStartScheduler+0x138>)
 8005322:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	b2da      	uxtb	r2, r3
 8005328:	697b      	ldr	r3, [r7, #20]
 800532a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800532c:	4b17      	ldr	r3, [pc, #92]	@ (800538c <xPortStartScheduler+0x13c>)
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	4a16      	ldr	r2, [pc, #88]	@ (800538c <xPortStartScheduler+0x13c>)
 8005332:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005336:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005338:	4b14      	ldr	r3, [pc, #80]	@ (800538c <xPortStartScheduler+0x13c>)
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	4a13      	ldr	r2, [pc, #76]	@ (800538c <xPortStartScheduler+0x13c>)
 800533e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8005342:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005344:	f000 f8da 	bl	80054fc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005348:	4b11      	ldr	r3, [pc, #68]	@ (8005390 <xPortStartScheduler+0x140>)
 800534a:	2200      	movs	r2, #0
 800534c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800534e:	f000 f8f9 	bl	8005544 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8005352:	4b10      	ldr	r3, [pc, #64]	@ (8005394 <xPortStartScheduler+0x144>)
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	4a0f      	ldr	r2, [pc, #60]	@ (8005394 <xPortStartScheduler+0x144>)
 8005358:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800535c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800535e:	f7ff ff63 	bl	8005228 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005362:	f7ff f82b 	bl	80043bc <vTaskSwitchContext>
	prvTaskExitError();
 8005366:	f7ff ff17 	bl	8005198 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800536a:	2300      	movs	r3, #0
}
 800536c:	4618      	mov	r0, r3
 800536e:	3718      	adds	r7, #24
 8005370:	46bd      	mov	sp, r7
 8005372:	bd80      	pop	{r7, pc}
 8005374:	e000ed00 	.word	0xe000ed00
 8005378:	410fc271 	.word	0x410fc271
 800537c:	410fc270 	.word	0x410fc270
 8005380:	e000e400 	.word	0xe000e400
 8005384:	20001018 	.word	0x20001018
 8005388:	2000101c 	.word	0x2000101c
 800538c:	e000ed20 	.word	0xe000ed20
 8005390:	2000000c 	.word	0x2000000c
 8005394:	e000ef34 	.word	0xe000ef34

08005398 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005398:	b480      	push	{r7}
 800539a:	b083      	sub	sp, #12
 800539c:	af00      	add	r7, sp, #0
	__asm volatile
 800539e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053a2:	f383 8811 	msr	BASEPRI, r3
 80053a6:	f3bf 8f6f 	isb	sy
 80053aa:	f3bf 8f4f 	dsb	sy
 80053ae:	607b      	str	r3, [r7, #4]
}
 80053b0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80053b2:	4b10      	ldr	r3, [pc, #64]	@ (80053f4 <vPortEnterCritical+0x5c>)
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	3301      	adds	r3, #1
 80053b8:	4a0e      	ldr	r2, [pc, #56]	@ (80053f4 <vPortEnterCritical+0x5c>)
 80053ba:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80053bc:	4b0d      	ldr	r3, [pc, #52]	@ (80053f4 <vPortEnterCritical+0x5c>)
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	2b01      	cmp	r3, #1
 80053c2:	d110      	bne.n	80053e6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80053c4:	4b0c      	ldr	r3, [pc, #48]	@ (80053f8 <vPortEnterCritical+0x60>)
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	b2db      	uxtb	r3, r3
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d00b      	beq.n	80053e6 <vPortEnterCritical+0x4e>
	__asm volatile
 80053ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053d2:	f383 8811 	msr	BASEPRI, r3
 80053d6:	f3bf 8f6f 	isb	sy
 80053da:	f3bf 8f4f 	dsb	sy
 80053de:	603b      	str	r3, [r7, #0]
}
 80053e0:	bf00      	nop
 80053e2:	bf00      	nop
 80053e4:	e7fd      	b.n	80053e2 <vPortEnterCritical+0x4a>
	}
}
 80053e6:	bf00      	nop
 80053e8:	370c      	adds	r7, #12
 80053ea:	46bd      	mov	sp, r7
 80053ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f0:	4770      	bx	lr
 80053f2:	bf00      	nop
 80053f4:	2000000c 	.word	0x2000000c
 80053f8:	e000ed04 	.word	0xe000ed04

080053fc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80053fc:	b480      	push	{r7}
 80053fe:	b083      	sub	sp, #12
 8005400:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8005402:	4b12      	ldr	r3, [pc, #72]	@ (800544c <vPortExitCritical+0x50>)
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	2b00      	cmp	r3, #0
 8005408:	d10b      	bne.n	8005422 <vPortExitCritical+0x26>
	__asm volatile
 800540a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800540e:	f383 8811 	msr	BASEPRI, r3
 8005412:	f3bf 8f6f 	isb	sy
 8005416:	f3bf 8f4f 	dsb	sy
 800541a:	607b      	str	r3, [r7, #4]
}
 800541c:	bf00      	nop
 800541e:	bf00      	nop
 8005420:	e7fd      	b.n	800541e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005422:	4b0a      	ldr	r3, [pc, #40]	@ (800544c <vPortExitCritical+0x50>)
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	3b01      	subs	r3, #1
 8005428:	4a08      	ldr	r2, [pc, #32]	@ (800544c <vPortExitCritical+0x50>)
 800542a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800542c:	4b07      	ldr	r3, [pc, #28]	@ (800544c <vPortExitCritical+0x50>)
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	2b00      	cmp	r3, #0
 8005432:	d105      	bne.n	8005440 <vPortExitCritical+0x44>
 8005434:	2300      	movs	r3, #0
 8005436:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005438:	683b      	ldr	r3, [r7, #0]
 800543a:	f383 8811 	msr	BASEPRI, r3
}
 800543e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8005440:	bf00      	nop
 8005442:	370c      	adds	r7, #12
 8005444:	46bd      	mov	sp, r7
 8005446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800544a:	4770      	bx	lr
 800544c:	2000000c 	.word	0x2000000c

08005450 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005450:	f3ef 8009 	mrs	r0, PSP
 8005454:	f3bf 8f6f 	isb	sy
 8005458:	4b15      	ldr	r3, [pc, #84]	@ (80054b0 <pxCurrentTCBConst>)
 800545a:	681a      	ldr	r2, [r3, #0]
 800545c:	f01e 0f10 	tst.w	lr, #16
 8005460:	bf08      	it	eq
 8005462:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005466:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800546a:	6010      	str	r0, [r2, #0]
 800546c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005470:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8005474:	f380 8811 	msr	BASEPRI, r0
 8005478:	f3bf 8f4f 	dsb	sy
 800547c:	f3bf 8f6f 	isb	sy
 8005480:	f7fe ff9c 	bl	80043bc <vTaskSwitchContext>
 8005484:	f04f 0000 	mov.w	r0, #0
 8005488:	f380 8811 	msr	BASEPRI, r0
 800548c:	bc09      	pop	{r0, r3}
 800548e:	6819      	ldr	r1, [r3, #0]
 8005490:	6808      	ldr	r0, [r1, #0]
 8005492:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005496:	f01e 0f10 	tst.w	lr, #16
 800549a:	bf08      	it	eq
 800549c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80054a0:	f380 8809 	msr	PSP, r0
 80054a4:	f3bf 8f6f 	isb	sy
 80054a8:	4770      	bx	lr
 80054aa:	bf00      	nop
 80054ac:	f3af 8000 	nop.w

080054b0 <pxCurrentTCBConst>:
 80054b0:	200009ec 	.word	0x200009ec
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80054b4:	bf00      	nop
 80054b6:	bf00      	nop

080054b8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80054b8:	b580      	push	{r7, lr}
 80054ba:	b082      	sub	sp, #8
 80054bc:	af00      	add	r7, sp, #0
	__asm volatile
 80054be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054c2:	f383 8811 	msr	BASEPRI, r3
 80054c6:	f3bf 8f6f 	isb	sy
 80054ca:	f3bf 8f4f 	dsb	sy
 80054ce:	607b      	str	r3, [r7, #4]
}
 80054d0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80054d2:	f7fe feb9 	bl	8004248 <xTaskIncrementTick>
 80054d6:	4603      	mov	r3, r0
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d003      	beq.n	80054e4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80054dc:	4b06      	ldr	r3, [pc, #24]	@ (80054f8 <xPortSysTickHandler+0x40>)
 80054de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80054e2:	601a      	str	r2, [r3, #0]
 80054e4:	2300      	movs	r3, #0
 80054e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80054e8:	683b      	ldr	r3, [r7, #0]
 80054ea:	f383 8811 	msr	BASEPRI, r3
}
 80054ee:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80054f0:	bf00      	nop
 80054f2:	3708      	adds	r7, #8
 80054f4:	46bd      	mov	sp, r7
 80054f6:	bd80      	pop	{r7, pc}
 80054f8:	e000ed04 	.word	0xe000ed04

080054fc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80054fc:	b480      	push	{r7}
 80054fe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005500:	4b0b      	ldr	r3, [pc, #44]	@ (8005530 <vPortSetupTimerInterrupt+0x34>)
 8005502:	2200      	movs	r2, #0
 8005504:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005506:	4b0b      	ldr	r3, [pc, #44]	@ (8005534 <vPortSetupTimerInterrupt+0x38>)
 8005508:	2200      	movs	r2, #0
 800550a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800550c:	4b0a      	ldr	r3, [pc, #40]	@ (8005538 <vPortSetupTimerInterrupt+0x3c>)
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	4a0a      	ldr	r2, [pc, #40]	@ (800553c <vPortSetupTimerInterrupt+0x40>)
 8005512:	fba2 2303 	umull	r2, r3, r2, r3
 8005516:	099b      	lsrs	r3, r3, #6
 8005518:	4a09      	ldr	r2, [pc, #36]	@ (8005540 <vPortSetupTimerInterrupt+0x44>)
 800551a:	3b01      	subs	r3, #1
 800551c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800551e:	4b04      	ldr	r3, [pc, #16]	@ (8005530 <vPortSetupTimerInterrupt+0x34>)
 8005520:	2207      	movs	r2, #7
 8005522:	601a      	str	r2, [r3, #0]
}
 8005524:	bf00      	nop
 8005526:	46bd      	mov	sp, r7
 8005528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800552c:	4770      	bx	lr
 800552e:	bf00      	nop
 8005530:	e000e010 	.word	0xe000e010
 8005534:	e000e018 	.word	0xe000e018
 8005538:	20000000 	.word	0x20000000
 800553c:	10624dd3 	.word	0x10624dd3
 8005540:	e000e014 	.word	0xe000e014

08005544 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005544:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8005554 <vPortEnableVFP+0x10>
 8005548:	6801      	ldr	r1, [r0, #0]
 800554a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800554e:	6001      	str	r1, [r0, #0]
 8005550:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8005552:	bf00      	nop
 8005554:	e000ed88 	.word	0xe000ed88

08005558 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8005558:	b480      	push	{r7}
 800555a:	b085      	sub	sp, #20
 800555c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800555e:	f3ef 8305 	mrs	r3, IPSR
 8005562:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	2b0f      	cmp	r3, #15
 8005568:	d915      	bls.n	8005596 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800556a:	4a18      	ldr	r2, [pc, #96]	@ (80055cc <vPortValidateInterruptPriority+0x74>)
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	4413      	add	r3, r2
 8005570:	781b      	ldrb	r3, [r3, #0]
 8005572:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8005574:	4b16      	ldr	r3, [pc, #88]	@ (80055d0 <vPortValidateInterruptPriority+0x78>)
 8005576:	781b      	ldrb	r3, [r3, #0]
 8005578:	7afa      	ldrb	r2, [r7, #11]
 800557a:	429a      	cmp	r2, r3
 800557c:	d20b      	bcs.n	8005596 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800557e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005582:	f383 8811 	msr	BASEPRI, r3
 8005586:	f3bf 8f6f 	isb	sy
 800558a:	f3bf 8f4f 	dsb	sy
 800558e:	607b      	str	r3, [r7, #4]
}
 8005590:	bf00      	nop
 8005592:	bf00      	nop
 8005594:	e7fd      	b.n	8005592 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8005596:	4b0f      	ldr	r3, [pc, #60]	@ (80055d4 <vPortValidateInterruptPriority+0x7c>)
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800559e:	4b0e      	ldr	r3, [pc, #56]	@ (80055d8 <vPortValidateInterruptPriority+0x80>)
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	429a      	cmp	r2, r3
 80055a4:	d90b      	bls.n	80055be <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80055a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055aa:	f383 8811 	msr	BASEPRI, r3
 80055ae:	f3bf 8f6f 	isb	sy
 80055b2:	f3bf 8f4f 	dsb	sy
 80055b6:	603b      	str	r3, [r7, #0]
}
 80055b8:	bf00      	nop
 80055ba:	bf00      	nop
 80055bc:	e7fd      	b.n	80055ba <vPortValidateInterruptPriority+0x62>
	}
 80055be:	bf00      	nop
 80055c0:	3714      	adds	r7, #20
 80055c2:	46bd      	mov	sp, r7
 80055c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c8:	4770      	bx	lr
 80055ca:	bf00      	nop
 80055cc:	e000e3f0 	.word	0xe000e3f0
 80055d0:	20001018 	.word	0x20001018
 80055d4:	e000ed0c 	.word	0xe000ed0c
 80055d8:	2000101c 	.word	0x2000101c

080055dc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80055dc:	b580      	push	{r7, lr}
 80055de:	b08a      	sub	sp, #40	@ 0x28
 80055e0:	af00      	add	r7, sp, #0
 80055e2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80055e4:	2300      	movs	r3, #0
 80055e6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80055e8:	f7fe fd72 	bl	80040d0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80055ec:	4b5c      	ldr	r3, [pc, #368]	@ (8005760 <pvPortMalloc+0x184>)
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d101      	bne.n	80055f8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80055f4:	f000 f924 	bl	8005840 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80055f8:	4b5a      	ldr	r3, [pc, #360]	@ (8005764 <pvPortMalloc+0x188>)
 80055fa:	681a      	ldr	r2, [r3, #0]
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	4013      	ands	r3, r2
 8005600:	2b00      	cmp	r3, #0
 8005602:	f040 8095 	bne.w	8005730 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	2b00      	cmp	r3, #0
 800560a:	d01e      	beq.n	800564a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800560c:	2208      	movs	r2, #8
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	4413      	add	r3, r2
 8005612:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	f003 0307 	and.w	r3, r3, #7
 800561a:	2b00      	cmp	r3, #0
 800561c:	d015      	beq.n	800564a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	f023 0307 	bic.w	r3, r3, #7
 8005624:	3308      	adds	r3, #8
 8005626:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	f003 0307 	and.w	r3, r3, #7
 800562e:	2b00      	cmp	r3, #0
 8005630:	d00b      	beq.n	800564a <pvPortMalloc+0x6e>
	__asm volatile
 8005632:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005636:	f383 8811 	msr	BASEPRI, r3
 800563a:	f3bf 8f6f 	isb	sy
 800563e:	f3bf 8f4f 	dsb	sy
 8005642:	617b      	str	r3, [r7, #20]
}
 8005644:	bf00      	nop
 8005646:	bf00      	nop
 8005648:	e7fd      	b.n	8005646 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	2b00      	cmp	r3, #0
 800564e:	d06f      	beq.n	8005730 <pvPortMalloc+0x154>
 8005650:	4b45      	ldr	r3, [pc, #276]	@ (8005768 <pvPortMalloc+0x18c>)
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	687a      	ldr	r2, [r7, #4]
 8005656:	429a      	cmp	r2, r3
 8005658:	d86a      	bhi.n	8005730 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800565a:	4b44      	ldr	r3, [pc, #272]	@ (800576c <pvPortMalloc+0x190>)
 800565c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800565e:	4b43      	ldr	r3, [pc, #268]	@ (800576c <pvPortMalloc+0x190>)
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005664:	e004      	b.n	8005670 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8005666:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005668:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800566a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005670:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005672:	685b      	ldr	r3, [r3, #4]
 8005674:	687a      	ldr	r2, [r7, #4]
 8005676:	429a      	cmp	r2, r3
 8005678:	d903      	bls.n	8005682 <pvPortMalloc+0xa6>
 800567a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	2b00      	cmp	r3, #0
 8005680:	d1f1      	bne.n	8005666 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8005682:	4b37      	ldr	r3, [pc, #220]	@ (8005760 <pvPortMalloc+0x184>)
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005688:	429a      	cmp	r2, r3
 800568a:	d051      	beq.n	8005730 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800568c:	6a3b      	ldr	r3, [r7, #32]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	2208      	movs	r2, #8
 8005692:	4413      	add	r3, r2
 8005694:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005696:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005698:	681a      	ldr	r2, [r3, #0]
 800569a:	6a3b      	ldr	r3, [r7, #32]
 800569c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800569e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056a0:	685a      	ldr	r2, [r3, #4]
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	1ad2      	subs	r2, r2, r3
 80056a6:	2308      	movs	r3, #8
 80056a8:	005b      	lsls	r3, r3, #1
 80056aa:	429a      	cmp	r2, r3
 80056ac:	d920      	bls.n	80056f0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80056ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	4413      	add	r3, r2
 80056b4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80056b6:	69bb      	ldr	r3, [r7, #24]
 80056b8:	f003 0307 	and.w	r3, r3, #7
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d00b      	beq.n	80056d8 <pvPortMalloc+0xfc>
	__asm volatile
 80056c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056c4:	f383 8811 	msr	BASEPRI, r3
 80056c8:	f3bf 8f6f 	isb	sy
 80056cc:	f3bf 8f4f 	dsb	sy
 80056d0:	613b      	str	r3, [r7, #16]
}
 80056d2:	bf00      	nop
 80056d4:	bf00      	nop
 80056d6:	e7fd      	b.n	80056d4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80056d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056da:	685a      	ldr	r2, [r3, #4]
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	1ad2      	subs	r2, r2, r3
 80056e0:	69bb      	ldr	r3, [r7, #24]
 80056e2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80056e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056e6:	687a      	ldr	r2, [r7, #4]
 80056e8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80056ea:	69b8      	ldr	r0, [r7, #24]
 80056ec:	f000 f90a 	bl	8005904 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80056f0:	4b1d      	ldr	r3, [pc, #116]	@ (8005768 <pvPortMalloc+0x18c>)
 80056f2:	681a      	ldr	r2, [r3, #0]
 80056f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056f6:	685b      	ldr	r3, [r3, #4]
 80056f8:	1ad3      	subs	r3, r2, r3
 80056fa:	4a1b      	ldr	r2, [pc, #108]	@ (8005768 <pvPortMalloc+0x18c>)
 80056fc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80056fe:	4b1a      	ldr	r3, [pc, #104]	@ (8005768 <pvPortMalloc+0x18c>)
 8005700:	681a      	ldr	r2, [r3, #0]
 8005702:	4b1b      	ldr	r3, [pc, #108]	@ (8005770 <pvPortMalloc+0x194>)
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	429a      	cmp	r2, r3
 8005708:	d203      	bcs.n	8005712 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800570a:	4b17      	ldr	r3, [pc, #92]	@ (8005768 <pvPortMalloc+0x18c>)
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	4a18      	ldr	r2, [pc, #96]	@ (8005770 <pvPortMalloc+0x194>)
 8005710:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005712:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005714:	685a      	ldr	r2, [r3, #4]
 8005716:	4b13      	ldr	r3, [pc, #76]	@ (8005764 <pvPortMalloc+0x188>)
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	431a      	orrs	r2, r3
 800571c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800571e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005720:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005722:	2200      	movs	r2, #0
 8005724:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8005726:	4b13      	ldr	r3, [pc, #76]	@ (8005774 <pvPortMalloc+0x198>)
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	3301      	adds	r3, #1
 800572c:	4a11      	ldr	r2, [pc, #68]	@ (8005774 <pvPortMalloc+0x198>)
 800572e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005730:	f7fe fcdc 	bl	80040ec <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005734:	69fb      	ldr	r3, [r7, #28]
 8005736:	f003 0307 	and.w	r3, r3, #7
 800573a:	2b00      	cmp	r3, #0
 800573c:	d00b      	beq.n	8005756 <pvPortMalloc+0x17a>
	__asm volatile
 800573e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005742:	f383 8811 	msr	BASEPRI, r3
 8005746:	f3bf 8f6f 	isb	sy
 800574a:	f3bf 8f4f 	dsb	sy
 800574e:	60fb      	str	r3, [r7, #12]
}
 8005750:	bf00      	nop
 8005752:	bf00      	nop
 8005754:	e7fd      	b.n	8005752 <pvPortMalloc+0x176>
	return pvReturn;
 8005756:	69fb      	ldr	r3, [r7, #28]
}
 8005758:	4618      	mov	r0, r3
 800575a:	3728      	adds	r7, #40	@ 0x28
 800575c:	46bd      	mov	sp, r7
 800575e:	bd80      	pop	{r7, pc}
 8005760:	20004c28 	.word	0x20004c28
 8005764:	20004c3c 	.word	0x20004c3c
 8005768:	20004c2c 	.word	0x20004c2c
 800576c:	20004c20 	.word	0x20004c20
 8005770:	20004c30 	.word	0x20004c30
 8005774:	20004c34 	.word	0x20004c34

08005778 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005778:	b580      	push	{r7, lr}
 800577a:	b086      	sub	sp, #24
 800577c:	af00      	add	r7, sp, #0
 800577e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	2b00      	cmp	r3, #0
 8005788:	d04f      	beq.n	800582a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800578a:	2308      	movs	r3, #8
 800578c:	425b      	negs	r3, r3
 800578e:	697a      	ldr	r2, [r7, #20]
 8005790:	4413      	add	r3, r2
 8005792:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005794:	697b      	ldr	r3, [r7, #20]
 8005796:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005798:	693b      	ldr	r3, [r7, #16]
 800579a:	685a      	ldr	r2, [r3, #4]
 800579c:	4b25      	ldr	r3, [pc, #148]	@ (8005834 <vPortFree+0xbc>)
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	4013      	ands	r3, r2
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d10b      	bne.n	80057be <vPortFree+0x46>
	__asm volatile
 80057a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057aa:	f383 8811 	msr	BASEPRI, r3
 80057ae:	f3bf 8f6f 	isb	sy
 80057b2:	f3bf 8f4f 	dsb	sy
 80057b6:	60fb      	str	r3, [r7, #12]
}
 80057b8:	bf00      	nop
 80057ba:	bf00      	nop
 80057bc:	e7fd      	b.n	80057ba <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80057be:	693b      	ldr	r3, [r7, #16]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d00b      	beq.n	80057de <vPortFree+0x66>
	__asm volatile
 80057c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057ca:	f383 8811 	msr	BASEPRI, r3
 80057ce:	f3bf 8f6f 	isb	sy
 80057d2:	f3bf 8f4f 	dsb	sy
 80057d6:	60bb      	str	r3, [r7, #8]
}
 80057d8:	bf00      	nop
 80057da:	bf00      	nop
 80057dc:	e7fd      	b.n	80057da <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80057de:	693b      	ldr	r3, [r7, #16]
 80057e0:	685a      	ldr	r2, [r3, #4]
 80057e2:	4b14      	ldr	r3, [pc, #80]	@ (8005834 <vPortFree+0xbc>)
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	4013      	ands	r3, r2
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d01e      	beq.n	800582a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80057ec:	693b      	ldr	r3, [r7, #16]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d11a      	bne.n	800582a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80057f4:	693b      	ldr	r3, [r7, #16]
 80057f6:	685a      	ldr	r2, [r3, #4]
 80057f8:	4b0e      	ldr	r3, [pc, #56]	@ (8005834 <vPortFree+0xbc>)
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	43db      	mvns	r3, r3
 80057fe:	401a      	ands	r2, r3
 8005800:	693b      	ldr	r3, [r7, #16]
 8005802:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005804:	f7fe fc64 	bl	80040d0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005808:	693b      	ldr	r3, [r7, #16]
 800580a:	685a      	ldr	r2, [r3, #4]
 800580c:	4b0a      	ldr	r3, [pc, #40]	@ (8005838 <vPortFree+0xc0>)
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	4413      	add	r3, r2
 8005812:	4a09      	ldr	r2, [pc, #36]	@ (8005838 <vPortFree+0xc0>)
 8005814:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005816:	6938      	ldr	r0, [r7, #16]
 8005818:	f000 f874 	bl	8005904 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800581c:	4b07      	ldr	r3, [pc, #28]	@ (800583c <vPortFree+0xc4>)
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	3301      	adds	r3, #1
 8005822:	4a06      	ldr	r2, [pc, #24]	@ (800583c <vPortFree+0xc4>)
 8005824:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8005826:	f7fe fc61 	bl	80040ec <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800582a:	bf00      	nop
 800582c:	3718      	adds	r7, #24
 800582e:	46bd      	mov	sp, r7
 8005830:	bd80      	pop	{r7, pc}
 8005832:	bf00      	nop
 8005834:	20004c3c 	.word	0x20004c3c
 8005838:	20004c2c 	.word	0x20004c2c
 800583c:	20004c38 	.word	0x20004c38

08005840 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005840:	b480      	push	{r7}
 8005842:	b085      	sub	sp, #20
 8005844:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005846:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800584a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800584c:	4b27      	ldr	r3, [pc, #156]	@ (80058ec <prvHeapInit+0xac>)
 800584e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	f003 0307 	and.w	r3, r3, #7
 8005856:	2b00      	cmp	r3, #0
 8005858:	d00c      	beq.n	8005874 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	3307      	adds	r3, #7
 800585e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	f023 0307 	bic.w	r3, r3, #7
 8005866:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005868:	68ba      	ldr	r2, [r7, #8]
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	1ad3      	subs	r3, r2, r3
 800586e:	4a1f      	ldr	r2, [pc, #124]	@ (80058ec <prvHeapInit+0xac>)
 8005870:	4413      	add	r3, r2
 8005872:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005878:	4a1d      	ldr	r2, [pc, #116]	@ (80058f0 <prvHeapInit+0xb0>)
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800587e:	4b1c      	ldr	r3, [pc, #112]	@ (80058f0 <prvHeapInit+0xb0>)
 8005880:	2200      	movs	r2, #0
 8005882:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	68ba      	ldr	r2, [r7, #8]
 8005888:	4413      	add	r3, r2
 800588a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800588c:	2208      	movs	r2, #8
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	1a9b      	subs	r3, r3, r2
 8005892:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	f023 0307 	bic.w	r3, r3, #7
 800589a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	4a15      	ldr	r2, [pc, #84]	@ (80058f4 <prvHeapInit+0xb4>)
 80058a0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80058a2:	4b14      	ldr	r3, [pc, #80]	@ (80058f4 <prvHeapInit+0xb4>)
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	2200      	movs	r2, #0
 80058a8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80058aa:	4b12      	ldr	r3, [pc, #72]	@ (80058f4 <prvHeapInit+0xb4>)
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	2200      	movs	r2, #0
 80058b0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80058b6:	683b      	ldr	r3, [r7, #0]
 80058b8:	68fa      	ldr	r2, [r7, #12]
 80058ba:	1ad2      	subs	r2, r2, r3
 80058bc:	683b      	ldr	r3, [r7, #0]
 80058be:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80058c0:	4b0c      	ldr	r3, [pc, #48]	@ (80058f4 <prvHeapInit+0xb4>)
 80058c2:	681a      	ldr	r2, [r3, #0]
 80058c4:	683b      	ldr	r3, [r7, #0]
 80058c6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80058c8:	683b      	ldr	r3, [r7, #0]
 80058ca:	685b      	ldr	r3, [r3, #4]
 80058cc:	4a0a      	ldr	r2, [pc, #40]	@ (80058f8 <prvHeapInit+0xb8>)
 80058ce:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80058d0:	683b      	ldr	r3, [r7, #0]
 80058d2:	685b      	ldr	r3, [r3, #4]
 80058d4:	4a09      	ldr	r2, [pc, #36]	@ (80058fc <prvHeapInit+0xbc>)
 80058d6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80058d8:	4b09      	ldr	r3, [pc, #36]	@ (8005900 <prvHeapInit+0xc0>)
 80058da:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80058de:	601a      	str	r2, [r3, #0]
}
 80058e0:	bf00      	nop
 80058e2:	3714      	adds	r7, #20
 80058e4:	46bd      	mov	sp, r7
 80058e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ea:	4770      	bx	lr
 80058ec:	20001020 	.word	0x20001020
 80058f0:	20004c20 	.word	0x20004c20
 80058f4:	20004c28 	.word	0x20004c28
 80058f8:	20004c30 	.word	0x20004c30
 80058fc:	20004c2c 	.word	0x20004c2c
 8005900:	20004c3c 	.word	0x20004c3c

08005904 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005904:	b480      	push	{r7}
 8005906:	b085      	sub	sp, #20
 8005908:	af00      	add	r7, sp, #0
 800590a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800590c:	4b28      	ldr	r3, [pc, #160]	@ (80059b0 <prvInsertBlockIntoFreeList+0xac>)
 800590e:	60fb      	str	r3, [r7, #12]
 8005910:	e002      	b.n	8005918 <prvInsertBlockIntoFreeList+0x14>
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	60fb      	str	r3, [r7, #12]
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	687a      	ldr	r2, [r7, #4]
 800591e:	429a      	cmp	r2, r3
 8005920:	d8f7      	bhi.n	8005912 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	685b      	ldr	r3, [r3, #4]
 800592a:	68ba      	ldr	r2, [r7, #8]
 800592c:	4413      	add	r3, r2
 800592e:	687a      	ldr	r2, [r7, #4]
 8005930:	429a      	cmp	r2, r3
 8005932:	d108      	bne.n	8005946 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	685a      	ldr	r2, [r3, #4]
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	685b      	ldr	r3, [r3, #4]
 800593c:	441a      	add	r2, r3
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	685b      	ldr	r3, [r3, #4]
 800594e:	68ba      	ldr	r2, [r7, #8]
 8005950:	441a      	add	r2, r3
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	429a      	cmp	r2, r3
 8005958:	d118      	bne.n	800598c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	681a      	ldr	r2, [r3, #0]
 800595e:	4b15      	ldr	r3, [pc, #84]	@ (80059b4 <prvInsertBlockIntoFreeList+0xb0>)
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	429a      	cmp	r2, r3
 8005964:	d00d      	beq.n	8005982 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	685a      	ldr	r2, [r3, #4]
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	685b      	ldr	r3, [r3, #4]
 8005970:	441a      	add	r2, r3
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	681a      	ldr	r2, [r3, #0]
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	601a      	str	r2, [r3, #0]
 8005980:	e008      	b.n	8005994 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005982:	4b0c      	ldr	r3, [pc, #48]	@ (80059b4 <prvInsertBlockIntoFreeList+0xb0>)
 8005984:	681a      	ldr	r2, [r3, #0]
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	601a      	str	r2, [r3, #0]
 800598a:	e003      	b.n	8005994 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	681a      	ldr	r2, [r3, #0]
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005994:	68fa      	ldr	r2, [r7, #12]
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	429a      	cmp	r2, r3
 800599a:	d002      	beq.n	80059a2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	687a      	ldr	r2, [r7, #4]
 80059a0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80059a2:	bf00      	nop
 80059a4:	3714      	adds	r7, #20
 80059a6:	46bd      	mov	sp, r7
 80059a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ac:	4770      	bx	lr
 80059ae:	bf00      	nop
 80059b0:	20004c20 	.word	0x20004c20
 80059b4:	20004c28 	.word	0x20004c28

080059b8 <__cvt>:
 80059b8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80059bc:	ec57 6b10 	vmov	r6, r7, d0
 80059c0:	2f00      	cmp	r7, #0
 80059c2:	460c      	mov	r4, r1
 80059c4:	4619      	mov	r1, r3
 80059c6:	463b      	mov	r3, r7
 80059c8:	bfbb      	ittet	lt
 80059ca:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80059ce:	461f      	movlt	r7, r3
 80059d0:	2300      	movge	r3, #0
 80059d2:	232d      	movlt	r3, #45	@ 0x2d
 80059d4:	700b      	strb	r3, [r1, #0]
 80059d6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80059d8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80059dc:	4691      	mov	r9, r2
 80059de:	f023 0820 	bic.w	r8, r3, #32
 80059e2:	bfbc      	itt	lt
 80059e4:	4632      	movlt	r2, r6
 80059e6:	4616      	movlt	r6, r2
 80059e8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80059ec:	d005      	beq.n	80059fa <__cvt+0x42>
 80059ee:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80059f2:	d100      	bne.n	80059f6 <__cvt+0x3e>
 80059f4:	3401      	adds	r4, #1
 80059f6:	2102      	movs	r1, #2
 80059f8:	e000      	b.n	80059fc <__cvt+0x44>
 80059fa:	2103      	movs	r1, #3
 80059fc:	ab03      	add	r3, sp, #12
 80059fe:	9301      	str	r3, [sp, #4]
 8005a00:	ab02      	add	r3, sp, #8
 8005a02:	9300      	str	r3, [sp, #0]
 8005a04:	ec47 6b10 	vmov	d0, r6, r7
 8005a08:	4653      	mov	r3, sl
 8005a0a:	4622      	mov	r2, r4
 8005a0c:	f000 fea0 	bl	8006750 <_dtoa_r>
 8005a10:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005a14:	4605      	mov	r5, r0
 8005a16:	d119      	bne.n	8005a4c <__cvt+0x94>
 8005a18:	f019 0f01 	tst.w	r9, #1
 8005a1c:	d00e      	beq.n	8005a3c <__cvt+0x84>
 8005a1e:	eb00 0904 	add.w	r9, r0, r4
 8005a22:	2200      	movs	r2, #0
 8005a24:	2300      	movs	r3, #0
 8005a26:	4630      	mov	r0, r6
 8005a28:	4639      	mov	r1, r7
 8005a2a:	f7fb f84d 	bl	8000ac8 <__aeabi_dcmpeq>
 8005a2e:	b108      	cbz	r0, 8005a34 <__cvt+0x7c>
 8005a30:	f8cd 900c 	str.w	r9, [sp, #12]
 8005a34:	2230      	movs	r2, #48	@ 0x30
 8005a36:	9b03      	ldr	r3, [sp, #12]
 8005a38:	454b      	cmp	r3, r9
 8005a3a:	d31e      	bcc.n	8005a7a <__cvt+0xc2>
 8005a3c:	9b03      	ldr	r3, [sp, #12]
 8005a3e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005a40:	1b5b      	subs	r3, r3, r5
 8005a42:	4628      	mov	r0, r5
 8005a44:	6013      	str	r3, [r2, #0]
 8005a46:	b004      	add	sp, #16
 8005a48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a4c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005a50:	eb00 0904 	add.w	r9, r0, r4
 8005a54:	d1e5      	bne.n	8005a22 <__cvt+0x6a>
 8005a56:	7803      	ldrb	r3, [r0, #0]
 8005a58:	2b30      	cmp	r3, #48	@ 0x30
 8005a5a:	d10a      	bne.n	8005a72 <__cvt+0xba>
 8005a5c:	2200      	movs	r2, #0
 8005a5e:	2300      	movs	r3, #0
 8005a60:	4630      	mov	r0, r6
 8005a62:	4639      	mov	r1, r7
 8005a64:	f7fb f830 	bl	8000ac8 <__aeabi_dcmpeq>
 8005a68:	b918      	cbnz	r0, 8005a72 <__cvt+0xba>
 8005a6a:	f1c4 0401 	rsb	r4, r4, #1
 8005a6e:	f8ca 4000 	str.w	r4, [sl]
 8005a72:	f8da 3000 	ldr.w	r3, [sl]
 8005a76:	4499      	add	r9, r3
 8005a78:	e7d3      	b.n	8005a22 <__cvt+0x6a>
 8005a7a:	1c59      	adds	r1, r3, #1
 8005a7c:	9103      	str	r1, [sp, #12]
 8005a7e:	701a      	strb	r2, [r3, #0]
 8005a80:	e7d9      	b.n	8005a36 <__cvt+0x7e>

08005a82 <__exponent>:
 8005a82:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005a84:	2900      	cmp	r1, #0
 8005a86:	bfba      	itte	lt
 8005a88:	4249      	neglt	r1, r1
 8005a8a:	232d      	movlt	r3, #45	@ 0x2d
 8005a8c:	232b      	movge	r3, #43	@ 0x2b
 8005a8e:	2909      	cmp	r1, #9
 8005a90:	7002      	strb	r2, [r0, #0]
 8005a92:	7043      	strb	r3, [r0, #1]
 8005a94:	dd29      	ble.n	8005aea <__exponent+0x68>
 8005a96:	f10d 0307 	add.w	r3, sp, #7
 8005a9a:	461d      	mov	r5, r3
 8005a9c:	270a      	movs	r7, #10
 8005a9e:	461a      	mov	r2, r3
 8005aa0:	fbb1 f6f7 	udiv	r6, r1, r7
 8005aa4:	fb07 1416 	mls	r4, r7, r6, r1
 8005aa8:	3430      	adds	r4, #48	@ 0x30
 8005aaa:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005aae:	460c      	mov	r4, r1
 8005ab0:	2c63      	cmp	r4, #99	@ 0x63
 8005ab2:	f103 33ff 	add.w	r3, r3, #4294967295
 8005ab6:	4631      	mov	r1, r6
 8005ab8:	dcf1      	bgt.n	8005a9e <__exponent+0x1c>
 8005aba:	3130      	adds	r1, #48	@ 0x30
 8005abc:	1e94      	subs	r4, r2, #2
 8005abe:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005ac2:	1c41      	adds	r1, r0, #1
 8005ac4:	4623      	mov	r3, r4
 8005ac6:	42ab      	cmp	r3, r5
 8005ac8:	d30a      	bcc.n	8005ae0 <__exponent+0x5e>
 8005aca:	f10d 0309 	add.w	r3, sp, #9
 8005ace:	1a9b      	subs	r3, r3, r2
 8005ad0:	42ac      	cmp	r4, r5
 8005ad2:	bf88      	it	hi
 8005ad4:	2300      	movhi	r3, #0
 8005ad6:	3302      	adds	r3, #2
 8005ad8:	4403      	add	r3, r0
 8005ada:	1a18      	subs	r0, r3, r0
 8005adc:	b003      	add	sp, #12
 8005ade:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005ae0:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005ae4:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005ae8:	e7ed      	b.n	8005ac6 <__exponent+0x44>
 8005aea:	2330      	movs	r3, #48	@ 0x30
 8005aec:	3130      	adds	r1, #48	@ 0x30
 8005aee:	7083      	strb	r3, [r0, #2]
 8005af0:	70c1      	strb	r1, [r0, #3]
 8005af2:	1d03      	adds	r3, r0, #4
 8005af4:	e7f1      	b.n	8005ada <__exponent+0x58>
	...

08005af8 <_printf_float>:
 8005af8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005afc:	b08d      	sub	sp, #52	@ 0x34
 8005afe:	460c      	mov	r4, r1
 8005b00:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005b04:	4616      	mov	r6, r2
 8005b06:	461f      	mov	r7, r3
 8005b08:	4605      	mov	r5, r0
 8005b0a:	f000 fcbb 	bl	8006484 <_localeconv_r>
 8005b0e:	6803      	ldr	r3, [r0, #0]
 8005b10:	9304      	str	r3, [sp, #16]
 8005b12:	4618      	mov	r0, r3
 8005b14:	f7fa fbac 	bl	8000270 <strlen>
 8005b18:	2300      	movs	r3, #0
 8005b1a:	930a      	str	r3, [sp, #40]	@ 0x28
 8005b1c:	f8d8 3000 	ldr.w	r3, [r8]
 8005b20:	9005      	str	r0, [sp, #20]
 8005b22:	3307      	adds	r3, #7
 8005b24:	f023 0307 	bic.w	r3, r3, #7
 8005b28:	f103 0208 	add.w	r2, r3, #8
 8005b2c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005b30:	f8d4 b000 	ldr.w	fp, [r4]
 8005b34:	f8c8 2000 	str.w	r2, [r8]
 8005b38:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005b3c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005b40:	9307      	str	r3, [sp, #28]
 8005b42:	f8cd 8018 	str.w	r8, [sp, #24]
 8005b46:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005b4a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005b4e:	4b9c      	ldr	r3, [pc, #624]	@ (8005dc0 <_printf_float+0x2c8>)
 8005b50:	f04f 32ff 	mov.w	r2, #4294967295
 8005b54:	f7fa ffea 	bl	8000b2c <__aeabi_dcmpun>
 8005b58:	bb70      	cbnz	r0, 8005bb8 <_printf_float+0xc0>
 8005b5a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005b5e:	4b98      	ldr	r3, [pc, #608]	@ (8005dc0 <_printf_float+0x2c8>)
 8005b60:	f04f 32ff 	mov.w	r2, #4294967295
 8005b64:	f7fa ffc4 	bl	8000af0 <__aeabi_dcmple>
 8005b68:	bb30      	cbnz	r0, 8005bb8 <_printf_float+0xc0>
 8005b6a:	2200      	movs	r2, #0
 8005b6c:	2300      	movs	r3, #0
 8005b6e:	4640      	mov	r0, r8
 8005b70:	4649      	mov	r1, r9
 8005b72:	f7fa ffb3 	bl	8000adc <__aeabi_dcmplt>
 8005b76:	b110      	cbz	r0, 8005b7e <_printf_float+0x86>
 8005b78:	232d      	movs	r3, #45	@ 0x2d
 8005b7a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005b7e:	4a91      	ldr	r2, [pc, #580]	@ (8005dc4 <_printf_float+0x2cc>)
 8005b80:	4b91      	ldr	r3, [pc, #580]	@ (8005dc8 <_printf_float+0x2d0>)
 8005b82:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005b86:	bf94      	ite	ls
 8005b88:	4690      	movls	r8, r2
 8005b8a:	4698      	movhi	r8, r3
 8005b8c:	2303      	movs	r3, #3
 8005b8e:	6123      	str	r3, [r4, #16]
 8005b90:	f02b 0304 	bic.w	r3, fp, #4
 8005b94:	6023      	str	r3, [r4, #0]
 8005b96:	f04f 0900 	mov.w	r9, #0
 8005b9a:	9700      	str	r7, [sp, #0]
 8005b9c:	4633      	mov	r3, r6
 8005b9e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005ba0:	4621      	mov	r1, r4
 8005ba2:	4628      	mov	r0, r5
 8005ba4:	f000 f9d2 	bl	8005f4c <_printf_common>
 8005ba8:	3001      	adds	r0, #1
 8005baa:	f040 808d 	bne.w	8005cc8 <_printf_float+0x1d0>
 8005bae:	f04f 30ff 	mov.w	r0, #4294967295
 8005bb2:	b00d      	add	sp, #52	@ 0x34
 8005bb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005bb8:	4642      	mov	r2, r8
 8005bba:	464b      	mov	r3, r9
 8005bbc:	4640      	mov	r0, r8
 8005bbe:	4649      	mov	r1, r9
 8005bc0:	f7fa ffb4 	bl	8000b2c <__aeabi_dcmpun>
 8005bc4:	b140      	cbz	r0, 8005bd8 <_printf_float+0xe0>
 8005bc6:	464b      	mov	r3, r9
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	bfbc      	itt	lt
 8005bcc:	232d      	movlt	r3, #45	@ 0x2d
 8005bce:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005bd2:	4a7e      	ldr	r2, [pc, #504]	@ (8005dcc <_printf_float+0x2d4>)
 8005bd4:	4b7e      	ldr	r3, [pc, #504]	@ (8005dd0 <_printf_float+0x2d8>)
 8005bd6:	e7d4      	b.n	8005b82 <_printf_float+0x8a>
 8005bd8:	6863      	ldr	r3, [r4, #4]
 8005bda:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8005bde:	9206      	str	r2, [sp, #24]
 8005be0:	1c5a      	adds	r2, r3, #1
 8005be2:	d13b      	bne.n	8005c5c <_printf_float+0x164>
 8005be4:	2306      	movs	r3, #6
 8005be6:	6063      	str	r3, [r4, #4]
 8005be8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8005bec:	2300      	movs	r3, #0
 8005bee:	6022      	str	r2, [r4, #0]
 8005bf0:	9303      	str	r3, [sp, #12]
 8005bf2:	ab0a      	add	r3, sp, #40	@ 0x28
 8005bf4:	e9cd a301 	strd	sl, r3, [sp, #4]
 8005bf8:	ab09      	add	r3, sp, #36	@ 0x24
 8005bfa:	9300      	str	r3, [sp, #0]
 8005bfc:	6861      	ldr	r1, [r4, #4]
 8005bfe:	ec49 8b10 	vmov	d0, r8, r9
 8005c02:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005c06:	4628      	mov	r0, r5
 8005c08:	f7ff fed6 	bl	80059b8 <__cvt>
 8005c0c:	9b06      	ldr	r3, [sp, #24]
 8005c0e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005c10:	2b47      	cmp	r3, #71	@ 0x47
 8005c12:	4680      	mov	r8, r0
 8005c14:	d129      	bne.n	8005c6a <_printf_float+0x172>
 8005c16:	1cc8      	adds	r0, r1, #3
 8005c18:	db02      	blt.n	8005c20 <_printf_float+0x128>
 8005c1a:	6863      	ldr	r3, [r4, #4]
 8005c1c:	4299      	cmp	r1, r3
 8005c1e:	dd41      	ble.n	8005ca4 <_printf_float+0x1ac>
 8005c20:	f1aa 0a02 	sub.w	sl, sl, #2
 8005c24:	fa5f fa8a 	uxtb.w	sl, sl
 8005c28:	3901      	subs	r1, #1
 8005c2a:	4652      	mov	r2, sl
 8005c2c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005c30:	9109      	str	r1, [sp, #36]	@ 0x24
 8005c32:	f7ff ff26 	bl	8005a82 <__exponent>
 8005c36:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005c38:	1813      	adds	r3, r2, r0
 8005c3a:	2a01      	cmp	r2, #1
 8005c3c:	4681      	mov	r9, r0
 8005c3e:	6123      	str	r3, [r4, #16]
 8005c40:	dc02      	bgt.n	8005c48 <_printf_float+0x150>
 8005c42:	6822      	ldr	r2, [r4, #0]
 8005c44:	07d2      	lsls	r2, r2, #31
 8005c46:	d501      	bpl.n	8005c4c <_printf_float+0x154>
 8005c48:	3301      	adds	r3, #1
 8005c4a:	6123      	str	r3, [r4, #16]
 8005c4c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d0a2      	beq.n	8005b9a <_printf_float+0xa2>
 8005c54:	232d      	movs	r3, #45	@ 0x2d
 8005c56:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005c5a:	e79e      	b.n	8005b9a <_printf_float+0xa2>
 8005c5c:	9a06      	ldr	r2, [sp, #24]
 8005c5e:	2a47      	cmp	r2, #71	@ 0x47
 8005c60:	d1c2      	bne.n	8005be8 <_printf_float+0xf0>
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d1c0      	bne.n	8005be8 <_printf_float+0xf0>
 8005c66:	2301      	movs	r3, #1
 8005c68:	e7bd      	b.n	8005be6 <_printf_float+0xee>
 8005c6a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005c6e:	d9db      	bls.n	8005c28 <_printf_float+0x130>
 8005c70:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005c74:	d118      	bne.n	8005ca8 <_printf_float+0x1b0>
 8005c76:	2900      	cmp	r1, #0
 8005c78:	6863      	ldr	r3, [r4, #4]
 8005c7a:	dd0b      	ble.n	8005c94 <_printf_float+0x19c>
 8005c7c:	6121      	str	r1, [r4, #16]
 8005c7e:	b913      	cbnz	r3, 8005c86 <_printf_float+0x18e>
 8005c80:	6822      	ldr	r2, [r4, #0]
 8005c82:	07d0      	lsls	r0, r2, #31
 8005c84:	d502      	bpl.n	8005c8c <_printf_float+0x194>
 8005c86:	3301      	adds	r3, #1
 8005c88:	440b      	add	r3, r1
 8005c8a:	6123      	str	r3, [r4, #16]
 8005c8c:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005c8e:	f04f 0900 	mov.w	r9, #0
 8005c92:	e7db      	b.n	8005c4c <_printf_float+0x154>
 8005c94:	b913      	cbnz	r3, 8005c9c <_printf_float+0x1a4>
 8005c96:	6822      	ldr	r2, [r4, #0]
 8005c98:	07d2      	lsls	r2, r2, #31
 8005c9a:	d501      	bpl.n	8005ca0 <_printf_float+0x1a8>
 8005c9c:	3302      	adds	r3, #2
 8005c9e:	e7f4      	b.n	8005c8a <_printf_float+0x192>
 8005ca0:	2301      	movs	r3, #1
 8005ca2:	e7f2      	b.n	8005c8a <_printf_float+0x192>
 8005ca4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005ca8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005caa:	4299      	cmp	r1, r3
 8005cac:	db05      	blt.n	8005cba <_printf_float+0x1c2>
 8005cae:	6823      	ldr	r3, [r4, #0]
 8005cb0:	6121      	str	r1, [r4, #16]
 8005cb2:	07d8      	lsls	r0, r3, #31
 8005cb4:	d5ea      	bpl.n	8005c8c <_printf_float+0x194>
 8005cb6:	1c4b      	adds	r3, r1, #1
 8005cb8:	e7e7      	b.n	8005c8a <_printf_float+0x192>
 8005cba:	2900      	cmp	r1, #0
 8005cbc:	bfd4      	ite	le
 8005cbe:	f1c1 0202 	rsble	r2, r1, #2
 8005cc2:	2201      	movgt	r2, #1
 8005cc4:	4413      	add	r3, r2
 8005cc6:	e7e0      	b.n	8005c8a <_printf_float+0x192>
 8005cc8:	6823      	ldr	r3, [r4, #0]
 8005cca:	055a      	lsls	r2, r3, #21
 8005ccc:	d407      	bmi.n	8005cde <_printf_float+0x1e6>
 8005cce:	6923      	ldr	r3, [r4, #16]
 8005cd0:	4642      	mov	r2, r8
 8005cd2:	4631      	mov	r1, r6
 8005cd4:	4628      	mov	r0, r5
 8005cd6:	47b8      	blx	r7
 8005cd8:	3001      	adds	r0, #1
 8005cda:	d12b      	bne.n	8005d34 <_printf_float+0x23c>
 8005cdc:	e767      	b.n	8005bae <_printf_float+0xb6>
 8005cde:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005ce2:	f240 80dd 	bls.w	8005ea0 <_printf_float+0x3a8>
 8005ce6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005cea:	2200      	movs	r2, #0
 8005cec:	2300      	movs	r3, #0
 8005cee:	f7fa feeb 	bl	8000ac8 <__aeabi_dcmpeq>
 8005cf2:	2800      	cmp	r0, #0
 8005cf4:	d033      	beq.n	8005d5e <_printf_float+0x266>
 8005cf6:	4a37      	ldr	r2, [pc, #220]	@ (8005dd4 <_printf_float+0x2dc>)
 8005cf8:	2301      	movs	r3, #1
 8005cfa:	4631      	mov	r1, r6
 8005cfc:	4628      	mov	r0, r5
 8005cfe:	47b8      	blx	r7
 8005d00:	3001      	adds	r0, #1
 8005d02:	f43f af54 	beq.w	8005bae <_printf_float+0xb6>
 8005d06:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8005d0a:	4543      	cmp	r3, r8
 8005d0c:	db02      	blt.n	8005d14 <_printf_float+0x21c>
 8005d0e:	6823      	ldr	r3, [r4, #0]
 8005d10:	07d8      	lsls	r0, r3, #31
 8005d12:	d50f      	bpl.n	8005d34 <_printf_float+0x23c>
 8005d14:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005d18:	4631      	mov	r1, r6
 8005d1a:	4628      	mov	r0, r5
 8005d1c:	47b8      	blx	r7
 8005d1e:	3001      	adds	r0, #1
 8005d20:	f43f af45 	beq.w	8005bae <_printf_float+0xb6>
 8005d24:	f04f 0900 	mov.w	r9, #0
 8005d28:	f108 38ff 	add.w	r8, r8, #4294967295
 8005d2c:	f104 0a1a 	add.w	sl, r4, #26
 8005d30:	45c8      	cmp	r8, r9
 8005d32:	dc09      	bgt.n	8005d48 <_printf_float+0x250>
 8005d34:	6823      	ldr	r3, [r4, #0]
 8005d36:	079b      	lsls	r3, r3, #30
 8005d38:	f100 8103 	bmi.w	8005f42 <_printf_float+0x44a>
 8005d3c:	68e0      	ldr	r0, [r4, #12]
 8005d3e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005d40:	4298      	cmp	r0, r3
 8005d42:	bfb8      	it	lt
 8005d44:	4618      	movlt	r0, r3
 8005d46:	e734      	b.n	8005bb2 <_printf_float+0xba>
 8005d48:	2301      	movs	r3, #1
 8005d4a:	4652      	mov	r2, sl
 8005d4c:	4631      	mov	r1, r6
 8005d4e:	4628      	mov	r0, r5
 8005d50:	47b8      	blx	r7
 8005d52:	3001      	adds	r0, #1
 8005d54:	f43f af2b 	beq.w	8005bae <_printf_float+0xb6>
 8005d58:	f109 0901 	add.w	r9, r9, #1
 8005d5c:	e7e8      	b.n	8005d30 <_printf_float+0x238>
 8005d5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	dc39      	bgt.n	8005dd8 <_printf_float+0x2e0>
 8005d64:	4a1b      	ldr	r2, [pc, #108]	@ (8005dd4 <_printf_float+0x2dc>)
 8005d66:	2301      	movs	r3, #1
 8005d68:	4631      	mov	r1, r6
 8005d6a:	4628      	mov	r0, r5
 8005d6c:	47b8      	blx	r7
 8005d6e:	3001      	adds	r0, #1
 8005d70:	f43f af1d 	beq.w	8005bae <_printf_float+0xb6>
 8005d74:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8005d78:	ea59 0303 	orrs.w	r3, r9, r3
 8005d7c:	d102      	bne.n	8005d84 <_printf_float+0x28c>
 8005d7e:	6823      	ldr	r3, [r4, #0]
 8005d80:	07d9      	lsls	r1, r3, #31
 8005d82:	d5d7      	bpl.n	8005d34 <_printf_float+0x23c>
 8005d84:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005d88:	4631      	mov	r1, r6
 8005d8a:	4628      	mov	r0, r5
 8005d8c:	47b8      	blx	r7
 8005d8e:	3001      	adds	r0, #1
 8005d90:	f43f af0d 	beq.w	8005bae <_printf_float+0xb6>
 8005d94:	f04f 0a00 	mov.w	sl, #0
 8005d98:	f104 0b1a 	add.w	fp, r4, #26
 8005d9c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d9e:	425b      	negs	r3, r3
 8005da0:	4553      	cmp	r3, sl
 8005da2:	dc01      	bgt.n	8005da8 <_printf_float+0x2b0>
 8005da4:	464b      	mov	r3, r9
 8005da6:	e793      	b.n	8005cd0 <_printf_float+0x1d8>
 8005da8:	2301      	movs	r3, #1
 8005daa:	465a      	mov	r2, fp
 8005dac:	4631      	mov	r1, r6
 8005dae:	4628      	mov	r0, r5
 8005db0:	47b8      	blx	r7
 8005db2:	3001      	adds	r0, #1
 8005db4:	f43f aefb 	beq.w	8005bae <_printf_float+0xb6>
 8005db8:	f10a 0a01 	add.w	sl, sl, #1
 8005dbc:	e7ee      	b.n	8005d9c <_printf_float+0x2a4>
 8005dbe:	bf00      	nop
 8005dc0:	7fefffff 	.word	0x7fefffff
 8005dc4:	08008468 	.word	0x08008468
 8005dc8:	0800846c 	.word	0x0800846c
 8005dcc:	08008470 	.word	0x08008470
 8005dd0:	08008474 	.word	0x08008474
 8005dd4:	08008478 	.word	0x08008478
 8005dd8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005dda:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005dde:	4553      	cmp	r3, sl
 8005de0:	bfa8      	it	ge
 8005de2:	4653      	movge	r3, sl
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	4699      	mov	r9, r3
 8005de8:	dc36      	bgt.n	8005e58 <_printf_float+0x360>
 8005dea:	f04f 0b00 	mov.w	fp, #0
 8005dee:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005df2:	f104 021a 	add.w	r2, r4, #26
 8005df6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005df8:	9306      	str	r3, [sp, #24]
 8005dfa:	eba3 0309 	sub.w	r3, r3, r9
 8005dfe:	455b      	cmp	r3, fp
 8005e00:	dc31      	bgt.n	8005e66 <_printf_float+0x36e>
 8005e02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e04:	459a      	cmp	sl, r3
 8005e06:	dc3a      	bgt.n	8005e7e <_printf_float+0x386>
 8005e08:	6823      	ldr	r3, [r4, #0]
 8005e0a:	07da      	lsls	r2, r3, #31
 8005e0c:	d437      	bmi.n	8005e7e <_printf_float+0x386>
 8005e0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e10:	ebaa 0903 	sub.w	r9, sl, r3
 8005e14:	9b06      	ldr	r3, [sp, #24]
 8005e16:	ebaa 0303 	sub.w	r3, sl, r3
 8005e1a:	4599      	cmp	r9, r3
 8005e1c:	bfa8      	it	ge
 8005e1e:	4699      	movge	r9, r3
 8005e20:	f1b9 0f00 	cmp.w	r9, #0
 8005e24:	dc33      	bgt.n	8005e8e <_printf_float+0x396>
 8005e26:	f04f 0800 	mov.w	r8, #0
 8005e2a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005e2e:	f104 0b1a 	add.w	fp, r4, #26
 8005e32:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e34:	ebaa 0303 	sub.w	r3, sl, r3
 8005e38:	eba3 0309 	sub.w	r3, r3, r9
 8005e3c:	4543      	cmp	r3, r8
 8005e3e:	f77f af79 	ble.w	8005d34 <_printf_float+0x23c>
 8005e42:	2301      	movs	r3, #1
 8005e44:	465a      	mov	r2, fp
 8005e46:	4631      	mov	r1, r6
 8005e48:	4628      	mov	r0, r5
 8005e4a:	47b8      	blx	r7
 8005e4c:	3001      	adds	r0, #1
 8005e4e:	f43f aeae 	beq.w	8005bae <_printf_float+0xb6>
 8005e52:	f108 0801 	add.w	r8, r8, #1
 8005e56:	e7ec      	b.n	8005e32 <_printf_float+0x33a>
 8005e58:	4642      	mov	r2, r8
 8005e5a:	4631      	mov	r1, r6
 8005e5c:	4628      	mov	r0, r5
 8005e5e:	47b8      	blx	r7
 8005e60:	3001      	adds	r0, #1
 8005e62:	d1c2      	bne.n	8005dea <_printf_float+0x2f2>
 8005e64:	e6a3      	b.n	8005bae <_printf_float+0xb6>
 8005e66:	2301      	movs	r3, #1
 8005e68:	4631      	mov	r1, r6
 8005e6a:	4628      	mov	r0, r5
 8005e6c:	9206      	str	r2, [sp, #24]
 8005e6e:	47b8      	blx	r7
 8005e70:	3001      	adds	r0, #1
 8005e72:	f43f ae9c 	beq.w	8005bae <_printf_float+0xb6>
 8005e76:	9a06      	ldr	r2, [sp, #24]
 8005e78:	f10b 0b01 	add.w	fp, fp, #1
 8005e7c:	e7bb      	b.n	8005df6 <_printf_float+0x2fe>
 8005e7e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005e82:	4631      	mov	r1, r6
 8005e84:	4628      	mov	r0, r5
 8005e86:	47b8      	blx	r7
 8005e88:	3001      	adds	r0, #1
 8005e8a:	d1c0      	bne.n	8005e0e <_printf_float+0x316>
 8005e8c:	e68f      	b.n	8005bae <_printf_float+0xb6>
 8005e8e:	9a06      	ldr	r2, [sp, #24]
 8005e90:	464b      	mov	r3, r9
 8005e92:	4442      	add	r2, r8
 8005e94:	4631      	mov	r1, r6
 8005e96:	4628      	mov	r0, r5
 8005e98:	47b8      	blx	r7
 8005e9a:	3001      	adds	r0, #1
 8005e9c:	d1c3      	bne.n	8005e26 <_printf_float+0x32e>
 8005e9e:	e686      	b.n	8005bae <_printf_float+0xb6>
 8005ea0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005ea4:	f1ba 0f01 	cmp.w	sl, #1
 8005ea8:	dc01      	bgt.n	8005eae <_printf_float+0x3b6>
 8005eaa:	07db      	lsls	r3, r3, #31
 8005eac:	d536      	bpl.n	8005f1c <_printf_float+0x424>
 8005eae:	2301      	movs	r3, #1
 8005eb0:	4642      	mov	r2, r8
 8005eb2:	4631      	mov	r1, r6
 8005eb4:	4628      	mov	r0, r5
 8005eb6:	47b8      	blx	r7
 8005eb8:	3001      	adds	r0, #1
 8005eba:	f43f ae78 	beq.w	8005bae <_printf_float+0xb6>
 8005ebe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005ec2:	4631      	mov	r1, r6
 8005ec4:	4628      	mov	r0, r5
 8005ec6:	47b8      	blx	r7
 8005ec8:	3001      	adds	r0, #1
 8005eca:	f43f ae70 	beq.w	8005bae <_printf_float+0xb6>
 8005ece:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005ed2:	2200      	movs	r2, #0
 8005ed4:	2300      	movs	r3, #0
 8005ed6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005eda:	f7fa fdf5 	bl	8000ac8 <__aeabi_dcmpeq>
 8005ede:	b9c0      	cbnz	r0, 8005f12 <_printf_float+0x41a>
 8005ee0:	4653      	mov	r3, sl
 8005ee2:	f108 0201 	add.w	r2, r8, #1
 8005ee6:	4631      	mov	r1, r6
 8005ee8:	4628      	mov	r0, r5
 8005eea:	47b8      	blx	r7
 8005eec:	3001      	adds	r0, #1
 8005eee:	d10c      	bne.n	8005f0a <_printf_float+0x412>
 8005ef0:	e65d      	b.n	8005bae <_printf_float+0xb6>
 8005ef2:	2301      	movs	r3, #1
 8005ef4:	465a      	mov	r2, fp
 8005ef6:	4631      	mov	r1, r6
 8005ef8:	4628      	mov	r0, r5
 8005efa:	47b8      	blx	r7
 8005efc:	3001      	adds	r0, #1
 8005efe:	f43f ae56 	beq.w	8005bae <_printf_float+0xb6>
 8005f02:	f108 0801 	add.w	r8, r8, #1
 8005f06:	45d0      	cmp	r8, sl
 8005f08:	dbf3      	blt.n	8005ef2 <_printf_float+0x3fa>
 8005f0a:	464b      	mov	r3, r9
 8005f0c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005f10:	e6df      	b.n	8005cd2 <_printf_float+0x1da>
 8005f12:	f04f 0800 	mov.w	r8, #0
 8005f16:	f104 0b1a 	add.w	fp, r4, #26
 8005f1a:	e7f4      	b.n	8005f06 <_printf_float+0x40e>
 8005f1c:	2301      	movs	r3, #1
 8005f1e:	4642      	mov	r2, r8
 8005f20:	e7e1      	b.n	8005ee6 <_printf_float+0x3ee>
 8005f22:	2301      	movs	r3, #1
 8005f24:	464a      	mov	r2, r9
 8005f26:	4631      	mov	r1, r6
 8005f28:	4628      	mov	r0, r5
 8005f2a:	47b8      	blx	r7
 8005f2c:	3001      	adds	r0, #1
 8005f2e:	f43f ae3e 	beq.w	8005bae <_printf_float+0xb6>
 8005f32:	f108 0801 	add.w	r8, r8, #1
 8005f36:	68e3      	ldr	r3, [r4, #12]
 8005f38:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005f3a:	1a5b      	subs	r3, r3, r1
 8005f3c:	4543      	cmp	r3, r8
 8005f3e:	dcf0      	bgt.n	8005f22 <_printf_float+0x42a>
 8005f40:	e6fc      	b.n	8005d3c <_printf_float+0x244>
 8005f42:	f04f 0800 	mov.w	r8, #0
 8005f46:	f104 0919 	add.w	r9, r4, #25
 8005f4a:	e7f4      	b.n	8005f36 <_printf_float+0x43e>

08005f4c <_printf_common>:
 8005f4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005f50:	4616      	mov	r6, r2
 8005f52:	4698      	mov	r8, r3
 8005f54:	688a      	ldr	r2, [r1, #8]
 8005f56:	690b      	ldr	r3, [r1, #16]
 8005f58:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005f5c:	4293      	cmp	r3, r2
 8005f5e:	bfb8      	it	lt
 8005f60:	4613      	movlt	r3, r2
 8005f62:	6033      	str	r3, [r6, #0]
 8005f64:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005f68:	4607      	mov	r7, r0
 8005f6a:	460c      	mov	r4, r1
 8005f6c:	b10a      	cbz	r2, 8005f72 <_printf_common+0x26>
 8005f6e:	3301      	adds	r3, #1
 8005f70:	6033      	str	r3, [r6, #0]
 8005f72:	6823      	ldr	r3, [r4, #0]
 8005f74:	0699      	lsls	r1, r3, #26
 8005f76:	bf42      	ittt	mi
 8005f78:	6833      	ldrmi	r3, [r6, #0]
 8005f7a:	3302      	addmi	r3, #2
 8005f7c:	6033      	strmi	r3, [r6, #0]
 8005f7e:	6825      	ldr	r5, [r4, #0]
 8005f80:	f015 0506 	ands.w	r5, r5, #6
 8005f84:	d106      	bne.n	8005f94 <_printf_common+0x48>
 8005f86:	f104 0a19 	add.w	sl, r4, #25
 8005f8a:	68e3      	ldr	r3, [r4, #12]
 8005f8c:	6832      	ldr	r2, [r6, #0]
 8005f8e:	1a9b      	subs	r3, r3, r2
 8005f90:	42ab      	cmp	r3, r5
 8005f92:	dc26      	bgt.n	8005fe2 <_printf_common+0x96>
 8005f94:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005f98:	6822      	ldr	r2, [r4, #0]
 8005f9a:	3b00      	subs	r3, #0
 8005f9c:	bf18      	it	ne
 8005f9e:	2301      	movne	r3, #1
 8005fa0:	0692      	lsls	r2, r2, #26
 8005fa2:	d42b      	bmi.n	8005ffc <_printf_common+0xb0>
 8005fa4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005fa8:	4641      	mov	r1, r8
 8005faa:	4638      	mov	r0, r7
 8005fac:	47c8      	blx	r9
 8005fae:	3001      	adds	r0, #1
 8005fb0:	d01e      	beq.n	8005ff0 <_printf_common+0xa4>
 8005fb2:	6823      	ldr	r3, [r4, #0]
 8005fb4:	6922      	ldr	r2, [r4, #16]
 8005fb6:	f003 0306 	and.w	r3, r3, #6
 8005fba:	2b04      	cmp	r3, #4
 8005fbc:	bf02      	ittt	eq
 8005fbe:	68e5      	ldreq	r5, [r4, #12]
 8005fc0:	6833      	ldreq	r3, [r6, #0]
 8005fc2:	1aed      	subeq	r5, r5, r3
 8005fc4:	68a3      	ldr	r3, [r4, #8]
 8005fc6:	bf0c      	ite	eq
 8005fc8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005fcc:	2500      	movne	r5, #0
 8005fce:	4293      	cmp	r3, r2
 8005fd0:	bfc4      	itt	gt
 8005fd2:	1a9b      	subgt	r3, r3, r2
 8005fd4:	18ed      	addgt	r5, r5, r3
 8005fd6:	2600      	movs	r6, #0
 8005fd8:	341a      	adds	r4, #26
 8005fda:	42b5      	cmp	r5, r6
 8005fdc:	d11a      	bne.n	8006014 <_printf_common+0xc8>
 8005fde:	2000      	movs	r0, #0
 8005fe0:	e008      	b.n	8005ff4 <_printf_common+0xa8>
 8005fe2:	2301      	movs	r3, #1
 8005fe4:	4652      	mov	r2, sl
 8005fe6:	4641      	mov	r1, r8
 8005fe8:	4638      	mov	r0, r7
 8005fea:	47c8      	blx	r9
 8005fec:	3001      	adds	r0, #1
 8005fee:	d103      	bne.n	8005ff8 <_printf_common+0xac>
 8005ff0:	f04f 30ff 	mov.w	r0, #4294967295
 8005ff4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ff8:	3501      	adds	r5, #1
 8005ffa:	e7c6      	b.n	8005f8a <_printf_common+0x3e>
 8005ffc:	18e1      	adds	r1, r4, r3
 8005ffe:	1c5a      	adds	r2, r3, #1
 8006000:	2030      	movs	r0, #48	@ 0x30
 8006002:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006006:	4422      	add	r2, r4
 8006008:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800600c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006010:	3302      	adds	r3, #2
 8006012:	e7c7      	b.n	8005fa4 <_printf_common+0x58>
 8006014:	2301      	movs	r3, #1
 8006016:	4622      	mov	r2, r4
 8006018:	4641      	mov	r1, r8
 800601a:	4638      	mov	r0, r7
 800601c:	47c8      	blx	r9
 800601e:	3001      	adds	r0, #1
 8006020:	d0e6      	beq.n	8005ff0 <_printf_common+0xa4>
 8006022:	3601      	adds	r6, #1
 8006024:	e7d9      	b.n	8005fda <_printf_common+0x8e>
	...

08006028 <_printf_i>:
 8006028:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800602c:	7e0f      	ldrb	r7, [r1, #24]
 800602e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006030:	2f78      	cmp	r7, #120	@ 0x78
 8006032:	4691      	mov	r9, r2
 8006034:	4680      	mov	r8, r0
 8006036:	460c      	mov	r4, r1
 8006038:	469a      	mov	sl, r3
 800603a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800603e:	d807      	bhi.n	8006050 <_printf_i+0x28>
 8006040:	2f62      	cmp	r7, #98	@ 0x62
 8006042:	d80a      	bhi.n	800605a <_printf_i+0x32>
 8006044:	2f00      	cmp	r7, #0
 8006046:	f000 80d2 	beq.w	80061ee <_printf_i+0x1c6>
 800604a:	2f58      	cmp	r7, #88	@ 0x58
 800604c:	f000 80b9 	beq.w	80061c2 <_printf_i+0x19a>
 8006050:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006054:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006058:	e03a      	b.n	80060d0 <_printf_i+0xa8>
 800605a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800605e:	2b15      	cmp	r3, #21
 8006060:	d8f6      	bhi.n	8006050 <_printf_i+0x28>
 8006062:	a101      	add	r1, pc, #4	@ (adr r1, 8006068 <_printf_i+0x40>)
 8006064:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006068:	080060c1 	.word	0x080060c1
 800606c:	080060d5 	.word	0x080060d5
 8006070:	08006051 	.word	0x08006051
 8006074:	08006051 	.word	0x08006051
 8006078:	08006051 	.word	0x08006051
 800607c:	08006051 	.word	0x08006051
 8006080:	080060d5 	.word	0x080060d5
 8006084:	08006051 	.word	0x08006051
 8006088:	08006051 	.word	0x08006051
 800608c:	08006051 	.word	0x08006051
 8006090:	08006051 	.word	0x08006051
 8006094:	080061d5 	.word	0x080061d5
 8006098:	080060ff 	.word	0x080060ff
 800609c:	0800618f 	.word	0x0800618f
 80060a0:	08006051 	.word	0x08006051
 80060a4:	08006051 	.word	0x08006051
 80060a8:	080061f7 	.word	0x080061f7
 80060ac:	08006051 	.word	0x08006051
 80060b0:	080060ff 	.word	0x080060ff
 80060b4:	08006051 	.word	0x08006051
 80060b8:	08006051 	.word	0x08006051
 80060bc:	08006197 	.word	0x08006197
 80060c0:	6833      	ldr	r3, [r6, #0]
 80060c2:	1d1a      	adds	r2, r3, #4
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	6032      	str	r2, [r6, #0]
 80060c8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80060cc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80060d0:	2301      	movs	r3, #1
 80060d2:	e09d      	b.n	8006210 <_printf_i+0x1e8>
 80060d4:	6833      	ldr	r3, [r6, #0]
 80060d6:	6820      	ldr	r0, [r4, #0]
 80060d8:	1d19      	adds	r1, r3, #4
 80060da:	6031      	str	r1, [r6, #0]
 80060dc:	0606      	lsls	r6, r0, #24
 80060de:	d501      	bpl.n	80060e4 <_printf_i+0xbc>
 80060e0:	681d      	ldr	r5, [r3, #0]
 80060e2:	e003      	b.n	80060ec <_printf_i+0xc4>
 80060e4:	0645      	lsls	r5, r0, #25
 80060e6:	d5fb      	bpl.n	80060e0 <_printf_i+0xb8>
 80060e8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80060ec:	2d00      	cmp	r5, #0
 80060ee:	da03      	bge.n	80060f8 <_printf_i+0xd0>
 80060f0:	232d      	movs	r3, #45	@ 0x2d
 80060f2:	426d      	negs	r5, r5
 80060f4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80060f8:	4859      	ldr	r0, [pc, #356]	@ (8006260 <_printf_i+0x238>)
 80060fa:	230a      	movs	r3, #10
 80060fc:	e011      	b.n	8006122 <_printf_i+0xfa>
 80060fe:	6821      	ldr	r1, [r4, #0]
 8006100:	6833      	ldr	r3, [r6, #0]
 8006102:	0608      	lsls	r0, r1, #24
 8006104:	f853 5b04 	ldr.w	r5, [r3], #4
 8006108:	d402      	bmi.n	8006110 <_printf_i+0xe8>
 800610a:	0649      	lsls	r1, r1, #25
 800610c:	bf48      	it	mi
 800610e:	b2ad      	uxthmi	r5, r5
 8006110:	2f6f      	cmp	r7, #111	@ 0x6f
 8006112:	4853      	ldr	r0, [pc, #332]	@ (8006260 <_printf_i+0x238>)
 8006114:	6033      	str	r3, [r6, #0]
 8006116:	bf14      	ite	ne
 8006118:	230a      	movne	r3, #10
 800611a:	2308      	moveq	r3, #8
 800611c:	2100      	movs	r1, #0
 800611e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006122:	6866      	ldr	r6, [r4, #4]
 8006124:	60a6      	str	r6, [r4, #8]
 8006126:	2e00      	cmp	r6, #0
 8006128:	bfa2      	ittt	ge
 800612a:	6821      	ldrge	r1, [r4, #0]
 800612c:	f021 0104 	bicge.w	r1, r1, #4
 8006130:	6021      	strge	r1, [r4, #0]
 8006132:	b90d      	cbnz	r5, 8006138 <_printf_i+0x110>
 8006134:	2e00      	cmp	r6, #0
 8006136:	d04b      	beq.n	80061d0 <_printf_i+0x1a8>
 8006138:	4616      	mov	r6, r2
 800613a:	fbb5 f1f3 	udiv	r1, r5, r3
 800613e:	fb03 5711 	mls	r7, r3, r1, r5
 8006142:	5dc7      	ldrb	r7, [r0, r7]
 8006144:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006148:	462f      	mov	r7, r5
 800614a:	42bb      	cmp	r3, r7
 800614c:	460d      	mov	r5, r1
 800614e:	d9f4      	bls.n	800613a <_printf_i+0x112>
 8006150:	2b08      	cmp	r3, #8
 8006152:	d10b      	bne.n	800616c <_printf_i+0x144>
 8006154:	6823      	ldr	r3, [r4, #0]
 8006156:	07df      	lsls	r7, r3, #31
 8006158:	d508      	bpl.n	800616c <_printf_i+0x144>
 800615a:	6923      	ldr	r3, [r4, #16]
 800615c:	6861      	ldr	r1, [r4, #4]
 800615e:	4299      	cmp	r1, r3
 8006160:	bfde      	ittt	le
 8006162:	2330      	movle	r3, #48	@ 0x30
 8006164:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006168:	f106 36ff 	addle.w	r6, r6, #4294967295
 800616c:	1b92      	subs	r2, r2, r6
 800616e:	6122      	str	r2, [r4, #16]
 8006170:	f8cd a000 	str.w	sl, [sp]
 8006174:	464b      	mov	r3, r9
 8006176:	aa03      	add	r2, sp, #12
 8006178:	4621      	mov	r1, r4
 800617a:	4640      	mov	r0, r8
 800617c:	f7ff fee6 	bl	8005f4c <_printf_common>
 8006180:	3001      	adds	r0, #1
 8006182:	d14a      	bne.n	800621a <_printf_i+0x1f2>
 8006184:	f04f 30ff 	mov.w	r0, #4294967295
 8006188:	b004      	add	sp, #16
 800618a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800618e:	6823      	ldr	r3, [r4, #0]
 8006190:	f043 0320 	orr.w	r3, r3, #32
 8006194:	6023      	str	r3, [r4, #0]
 8006196:	4833      	ldr	r0, [pc, #204]	@ (8006264 <_printf_i+0x23c>)
 8006198:	2778      	movs	r7, #120	@ 0x78
 800619a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800619e:	6823      	ldr	r3, [r4, #0]
 80061a0:	6831      	ldr	r1, [r6, #0]
 80061a2:	061f      	lsls	r7, r3, #24
 80061a4:	f851 5b04 	ldr.w	r5, [r1], #4
 80061a8:	d402      	bmi.n	80061b0 <_printf_i+0x188>
 80061aa:	065f      	lsls	r7, r3, #25
 80061ac:	bf48      	it	mi
 80061ae:	b2ad      	uxthmi	r5, r5
 80061b0:	6031      	str	r1, [r6, #0]
 80061b2:	07d9      	lsls	r1, r3, #31
 80061b4:	bf44      	itt	mi
 80061b6:	f043 0320 	orrmi.w	r3, r3, #32
 80061ba:	6023      	strmi	r3, [r4, #0]
 80061bc:	b11d      	cbz	r5, 80061c6 <_printf_i+0x19e>
 80061be:	2310      	movs	r3, #16
 80061c0:	e7ac      	b.n	800611c <_printf_i+0xf4>
 80061c2:	4827      	ldr	r0, [pc, #156]	@ (8006260 <_printf_i+0x238>)
 80061c4:	e7e9      	b.n	800619a <_printf_i+0x172>
 80061c6:	6823      	ldr	r3, [r4, #0]
 80061c8:	f023 0320 	bic.w	r3, r3, #32
 80061cc:	6023      	str	r3, [r4, #0]
 80061ce:	e7f6      	b.n	80061be <_printf_i+0x196>
 80061d0:	4616      	mov	r6, r2
 80061d2:	e7bd      	b.n	8006150 <_printf_i+0x128>
 80061d4:	6833      	ldr	r3, [r6, #0]
 80061d6:	6825      	ldr	r5, [r4, #0]
 80061d8:	6961      	ldr	r1, [r4, #20]
 80061da:	1d18      	adds	r0, r3, #4
 80061dc:	6030      	str	r0, [r6, #0]
 80061de:	062e      	lsls	r6, r5, #24
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	d501      	bpl.n	80061e8 <_printf_i+0x1c0>
 80061e4:	6019      	str	r1, [r3, #0]
 80061e6:	e002      	b.n	80061ee <_printf_i+0x1c6>
 80061e8:	0668      	lsls	r0, r5, #25
 80061ea:	d5fb      	bpl.n	80061e4 <_printf_i+0x1bc>
 80061ec:	8019      	strh	r1, [r3, #0]
 80061ee:	2300      	movs	r3, #0
 80061f0:	6123      	str	r3, [r4, #16]
 80061f2:	4616      	mov	r6, r2
 80061f4:	e7bc      	b.n	8006170 <_printf_i+0x148>
 80061f6:	6833      	ldr	r3, [r6, #0]
 80061f8:	1d1a      	adds	r2, r3, #4
 80061fa:	6032      	str	r2, [r6, #0]
 80061fc:	681e      	ldr	r6, [r3, #0]
 80061fe:	6862      	ldr	r2, [r4, #4]
 8006200:	2100      	movs	r1, #0
 8006202:	4630      	mov	r0, r6
 8006204:	f7f9 ffe4 	bl	80001d0 <memchr>
 8006208:	b108      	cbz	r0, 800620e <_printf_i+0x1e6>
 800620a:	1b80      	subs	r0, r0, r6
 800620c:	6060      	str	r0, [r4, #4]
 800620e:	6863      	ldr	r3, [r4, #4]
 8006210:	6123      	str	r3, [r4, #16]
 8006212:	2300      	movs	r3, #0
 8006214:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006218:	e7aa      	b.n	8006170 <_printf_i+0x148>
 800621a:	6923      	ldr	r3, [r4, #16]
 800621c:	4632      	mov	r2, r6
 800621e:	4649      	mov	r1, r9
 8006220:	4640      	mov	r0, r8
 8006222:	47d0      	blx	sl
 8006224:	3001      	adds	r0, #1
 8006226:	d0ad      	beq.n	8006184 <_printf_i+0x15c>
 8006228:	6823      	ldr	r3, [r4, #0]
 800622a:	079b      	lsls	r3, r3, #30
 800622c:	d413      	bmi.n	8006256 <_printf_i+0x22e>
 800622e:	68e0      	ldr	r0, [r4, #12]
 8006230:	9b03      	ldr	r3, [sp, #12]
 8006232:	4298      	cmp	r0, r3
 8006234:	bfb8      	it	lt
 8006236:	4618      	movlt	r0, r3
 8006238:	e7a6      	b.n	8006188 <_printf_i+0x160>
 800623a:	2301      	movs	r3, #1
 800623c:	4632      	mov	r2, r6
 800623e:	4649      	mov	r1, r9
 8006240:	4640      	mov	r0, r8
 8006242:	47d0      	blx	sl
 8006244:	3001      	adds	r0, #1
 8006246:	d09d      	beq.n	8006184 <_printf_i+0x15c>
 8006248:	3501      	adds	r5, #1
 800624a:	68e3      	ldr	r3, [r4, #12]
 800624c:	9903      	ldr	r1, [sp, #12]
 800624e:	1a5b      	subs	r3, r3, r1
 8006250:	42ab      	cmp	r3, r5
 8006252:	dcf2      	bgt.n	800623a <_printf_i+0x212>
 8006254:	e7eb      	b.n	800622e <_printf_i+0x206>
 8006256:	2500      	movs	r5, #0
 8006258:	f104 0619 	add.w	r6, r4, #25
 800625c:	e7f5      	b.n	800624a <_printf_i+0x222>
 800625e:	bf00      	nop
 8006260:	0800847a 	.word	0x0800847a
 8006264:	0800848b 	.word	0x0800848b

08006268 <std>:
 8006268:	2300      	movs	r3, #0
 800626a:	b510      	push	{r4, lr}
 800626c:	4604      	mov	r4, r0
 800626e:	e9c0 3300 	strd	r3, r3, [r0]
 8006272:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006276:	6083      	str	r3, [r0, #8]
 8006278:	8181      	strh	r1, [r0, #12]
 800627a:	6643      	str	r3, [r0, #100]	@ 0x64
 800627c:	81c2      	strh	r2, [r0, #14]
 800627e:	6183      	str	r3, [r0, #24]
 8006280:	4619      	mov	r1, r3
 8006282:	2208      	movs	r2, #8
 8006284:	305c      	adds	r0, #92	@ 0x5c
 8006286:	f000 f8f4 	bl	8006472 <memset>
 800628a:	4b0d      	ldr	r3, [pc, #52]	@ (80062c0 <std+0x58>)
 800628c:	6263      	str	r3, [r4, #36]	@ 0x24
 800628e:	4b0d      	ldr	r3, [pc, #52]	@ (80062c4 <std+0x5c>)
 8006290:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006292:	4b0d      	ldr	r3, [pc, #52]	@ (80062c8 <std+0x60>)
 8006294:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006296:	4b0d      	ldr	r3, [pc, #52]	@ (80062cc <std+0x64>)
 8006298:	6323      	str	r3, [r4, #48]	@ 0x30
 800629a:	4b0d      	ldr	r3, [pc, #52]	@ (80062d0 <std+0x68>)
 800629c:	6224      	str	r4, [r4, #32]
 800629e:	429c      	cmp	r4, r3
 80062a0:	d006      	beq.n	80062b0 <std+0x48>
 80062a2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80062a6:	4294      	cmp	r4, r2
 80062a8:	d002      	beq.n	80062b0 <std+0x48>
 80062aa:	33d0      	adds	r3, #208	@ 0xd0
 80062ac:	429c      	cmp	r4, r3
 80062ae:	d105      	bne.n	80062bc <std+0x54>
 80062b0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80062b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80062b8:	f000 b9ae 	b.w	8006618 <__retarget_lock_init_recursive>
 80062bc:	bd10      	pop	{r4, pc}
 80062be:	bf00      	nop
 80062c0:	080063ed 	.word	0x080063ed
 80062c4:	0800640f 	.word	0x0800640f
 80062c8:	08006447 	.word	0x08006447
 80062cc:	0800646b 	.word	0x0800646b
 80062d0:	20004c40 	.word	0x20004c40

080062d4 <stdio_exit_handler>:
 80062d4:	4a02      	ldr	r2, [pc, #8]	@ (80062e0 <stdio_exit_handler+0xc>)
 80062d6:	4903      	ldr	r1, [pc, #12]	@ (80062e4 <stdio_exit_handler+0x10>)
 80062d8:	4803      	ldr	r0, [pc, #12]	@ (80062e8 <stdio_exit_handler+0x14>)
 80062da:	f000 b869 	b.w	80063b0 <_fwalk_sglue>
 80062de:	bf00      	nop
 80062e0:	20000010 	.word	0x20000010
 80062e4:	08007ce5 	.word	0x08007ce5
 80062e8:	20000020 	.word	0x20000020

080062ec <cleanup_stdio>:
 80062ec:	6841      	ldr	r1, [r0, #4]
 80062ee:	4b0c      	ldr	r3, [pc, #48]	@ (8006320 <cleanup_stdio+0x34>)
 80062f0:	4299      	cmp	r1, r3
 80062f2:	b510      	push	{r4, lr}
 80062f4:	4604      	mov	r4, r0
 80062f6:	d001      	beq.n	80062fc <cleanup_stdio+0x10>
 80062f8:	f001 fcf4 	bl	8007ce4 <_fflush_r>
 80062fc:	68a1      	ldr	r1, [r4, #8]
 80062fe:	4b09      	ldr	r3, [pc, #36]	@ (8006324 <cleanup_stdio+0x38>)
 8006300:	4299      	cmp	r1, r3
 8006302:	d002      	beq.n	800630a <cleanup_stdio+0x1e>
 8006304:	4620      	mov	r0, r4
 8006306:	f001 fced 	bl	8007ce4 <_fflush_r>
 800630a:	68e1      	ldr	r1, [r4, #12]
 800630c:	4b06      	ldr	r3, [pc, #24]	@ (8006328 <cleanup_stdio+0x3c>)
 800630e:	4299      	cmp	r1, r3
 8006310:	d004      	beq.n	800631c <cleanup_stdio+0x30>
 8006312:	4620      	mov	r0, r4
 8006314:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006318:	f001 bce4 	b.w	8007ce4 <_fflush_r>
 800631c:	bd10      	pop	{r4, pc}
 800631e:	bf00      	nop
 8006320:	20004c40 	.word	0x20004c40
 8006324:	20004ca8 	.word	0x20004ca8
 8006328:	20004d10 	.word	0x20004d10

0800632c <global_stdio_init.part.0>:
 800632c:	b510      	push	{r4, lr}
 800632e:	4b0b      	ldr	r3, [pc, #44]	@ (800635c <global_stdio_init.part.0+0x30>)
 8006330:	4c0b      	ldr	r4, [pc, #44]	@ (8006360 <global_stdio_init.part.0+0x34>)
 8006332:	4a0c      	ldr	r2, [pc, #48]	@ (8006364 <global_stdio_init.part.0+0x38>)
 8006334:	601a      	str	r2, [r3, #0]
 8006336:	4620      	mov	r0, r4
 8006338:	2200      	movs	r2, #0
 800633a:	2104      	movs	r1, #4
 800633c:	f7ff ff94 	bl	8006268 <std>
 8006340:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006344:	2201      	movs	r2, #1
 8006346:	2109      	movs	r1, #9
 8006348:	f7ff ff8e 	bl	8006268 <std>
 800634c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006350:	2202      	movs	r2, #2
 8006352:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006356:	2112      	movs	r1, #18
 8006358:	f7ff bf86 	b.w	8006268 <std>
 800635c:	20004d78 	.word	0x20004d78
 8006360:	20004c40 	.word	0x20004c40
 8006364:	080062d5 	.word	0x080062d5

08006368 <__sfp_lock_acquire>:
 8006368:	4801      	ldr	r0, [pc, #4]	@ (8006370 <__sfp_lock_acquire+0x8>)
 800636a:	f000 b956 	b.w	800661a <__retarget_lock_acquire_recursive>
 800636e:	bf00      	nop
 8006370:	20004d81 	.word	0x20004d81

08006374 <__sfp_lock_release>:
 8006374:	4801      	ldr	r0, [pc, #4]	@ (800637c <__sfp_lock_release+0x8>)
 8006376:	f000 b951 	b.w	800661c <__retarget_lock_release_recursive>
 800637a:	bf00      	nop
 800637c:	20004d81 	.word	0x20004d81

08006380 <__sinit>:
 8006380:	b510      	push	{r4, lr}
 8006382:	4604      	mov	r4, r0
 8006384:	f7ff fff0 	bl	8006368 <__sfp_lock_acquire>
 8006388:	6a23      	ldr	r3, [r4, #32]
 800638a:	b11b      	cbz	r3, 8006394 <__sinit+0x14>
 800638c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006390:	f7ff bff0 	b.w	8006374 <__sfp_lock_release>
 8006394:	4b04      	ldr	r3, [pc, #16]	@ (80063a8 <__sinit+0x28>)
 8006396:	6223      	str	r3, [r4, #32]
 8006398:	4b04      	ldr	r3, [pc, #16]	@ (80063ac <__sinit+0x2c>)
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	2b00      	cmp	r3, #0
 800639e:	d1f5      	bne.n	800638c <__sinit+0xc>
 80063a0:	f7ff ffc4 	bl	800632c <global_stdio_init.part.0>
 80063a4:	e7f2      	b.n	800638c <__sinit+0xc>
 80063a6:	bf00      	nop
 80063a8:	080062ed 	.word	0x080062ed
 80063ac:	20004d78 	.word	0x20004d78

080063b0 <_fwalk_sglue>:
 80063b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80063b4:	4607      	mov	r7, r0
 80063b6:	4688      	mov	r8, r1
 80063b8:	4614      	mov	r4, r2
 80063ba:	2600      	movs	r6, #0
 80063bc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80063c0:	f1b9 0901 	subs.w	r9, r9, #1
 80063c4:	d505      	bpl.n	80063d2 <_fwalk_sglue+0x22>
 80063c6:	6824      	ldr	r4, [r4, #0]
 80063c8:	2c00      	cmp	r4, #0
 80063ca:	d1f7      	bne.n	80063bc <_fwalk_sglue+0xc>
 80063cc:	4630      	mov	r0, r6
 80063ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80063d2:	89ab      	ldrh	r3, [r5, #12]
 80063d4:	2b01      	cmp	r3, #1
 80063d6:	d907      	bls.n	80063e8 <_fwalk_sglue+0x38>
 80063d8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80063dc:	3301      	adds	r3, #1
 80063de:	d003      	beq.n	80063e8 <_fwalk_sglue+0x38>
 80063e0:	4629      	mov	r1, r5
 80063e2:	4638      	mov	r0, r7
 80063e4:	47c0      	blx	r8
 80063e6:	4306      	orrs	r6, r0
 80063e8:	3568      	adds	r5, #104	@ 0x68
 80063ea:	e7e9      	b.n	80063c0 <_fwalk_sglue+0x10>

080063ec <__sread>:
 80063ec:	b510      	push	{r4, lr}
 80063ee:	460c      	mov	r4, r1
 80063f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80063f4:	f000 f8c2 	bl	800657c <_read_r>
 80063f8:	2800      	cmp	r0, #0
 80063fa:	bfab      	itete	ge
 80063fc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80063fe:	89a3      	ldrhlt	r3, [r4, #12]
 8006400:	181b      	addge	r3, r3, r0
 8006402:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006406:	bfac      	ite	ge
 8006408:	6563      	strge	r3, [r4, #84]	@ 0x54
 800640a:	81a3      	strhlt	r3, [r4, #12]
 800640c:	bd10      	pop	{r4, pc}

0800640e <__swrite>:
 800640e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006412:	461f      	mov	r7, r3
 8006414:	898b      	ldrh	r3, [r1, #12]
 8006416:	05db      	lsls	r3, r3, #23
 8006418:	4605      	mov	r5, r0
 800641a:	460c      	mov	r4, r1
 800641c:	4616      	mov	r6, r2
 800641e:	d505      	bpl.n	800642c <__swrite+0x1e>
 8006420:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006424:	2302      	movs	r3, #2
 8006426:	2200      	movs	r2, #0
 8006428:	f000 f896 	bl	8006558 <_lseek_r>
 800642c:	89a3      	ldrh	r3, [r4, #12]
 800642e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006432:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006436:	81a3      	strh	r3, [r4, #12]
 8006438:	4632      	mov	r2, r6
 800643a:	463b      	mov	r3, r7
 800643c:	4628      	mov	r0, r5
 800643e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006442:	f000 b8ad 	b.w	80065a0 <_write_r>

08006446 <__sseek>:
 8006446:	b510      	push	{r4, lr}
 8006448:	460c      	mov	r4, r1
 800644a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800644e:	f000 f883 	bl	8006558 <_lseek_r>
 8006452:	1c43      	adds	r3, r0, #1
 8006454:	89a3      	ldrh	r3, [r4, #12]
 8006456:	bf15      	itete	ne
 8006458:	6560      	strne	r0, [r4, #84]	@ 0x54
 800645a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800645e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006462:	81a3      	strheq	r3, [r4, #12]
 8006464:	bf18      	it	ne
 8006466:	81a3      	strhne	r3, [r4, #12]
 8006468:	bd10      	pop	{r4, pc}

0800646a <__sclose>:
 800646a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800646e:	f000 b80d 	b.w	800648c <_close_r>

08006472 <memset>:
 8006472:	4402      	add	r2, r0
 8006474:	4603      	mov	r3, r0
 8006476:	4293      	cmp	r3, r2
 8006478:	d100      	bne.n	800647c <memset+0xa>
 800647a:	4770      	bx	lr
 800647c:	f803 1b01 	strb.w	r1, [r3], #1
 8006480:	e7f9      	b.n	8006476 <memset+0x4>
	...

08006484 <_localeconv_r>:
 8006484:	4800      	ldr	r0, [pc, #0]	@ (8006488 <_localeconv_r+0x4>)
 8006486:	4770      	bx	lr
 8006488:	2000015c 	.word	0x2000015c

0800648c <_close_r>:
 800648c:	b538      	push	{r3, r4, r5, lr}
 800648e:	4d06      	ldr	r5, [pc, #24]	@ (80064a8 <_close_r+0x1c>)
 8006490:	2300      	movs	r3, #0
 8006492:	4604      	mov	r4, r0
 8006494:	4608      	mov	r0, r1
 8006496:	602b      	str	r3, [r5, #0]
 8006498:	f7fa ffa6 	bl	80013e8 <_close>
 800649c:	1c43      	adds	r3, r0, #1
 800649e:	d102      	bne.n	80064a6 <_close_r+0x1a>
 80064a0:	682b      	ldr	r3, [r5, #0]
 80064a2:	b103      	cbz	r3, 80064a6 <_close_r+0x1a>
 80064a4:	6023      	str	r3, [r4, #0]
 80064a6:	bd38      	pop	{r3, r4, r5, pc}
 80064a8:	20004d7c 	.word	0x20004d7c

080064ac <_reclaim_reent>:
 80064ac:	4b29      	ldr	r3, [pc, #164]	@ (8006554 <_reclaim_reent+0xa8>)
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	4283      	cmp	r3, r0
 80064b2:	b570      	push	{r4, r5, r6, lr}
 80064b4:	4604      	mov	r4, r0
 80064b6:	d04b      	beq.n	8006550 <_reclaim_reent+0xa4>
 80064b8:	69c3      	ldr	r3, [r0, #28]
 80064ba:	b1ab      	cbz	r3, 80064e8 <_reclaim_reent+0x3c>
 80064bc:	68db      	ldr	r3, [r3, #12]
 80064be:	b16b      	cbz	r3, 80064dc <_reclaim_reent+0x30>
 80064c0:	2500      	movs	r5, #0
 80064c2:	69e3      	ldr	r3, [r4, #28]
 80064c4:	68db      	ldr	r3, [r3, #12]
 80064c6:	5959      	ldr	r1, [r3, r5]
 80064c8:	2900      	cmp	r1, #0
 80064ca:	d13b      	bne.n	8006544 <_reclaim_reent+0x98>
 80064cc:	3504      	adds	r5, #4
 80064ce:	2d80      	cmp	r5, #128	@ 0x80
 80064d0:	d1f7      	bne.n	80064c2 <_reclaim_reent+0x16>
 80064d2:	69e3      	ldr	r3, [r4, #28]
 80064d4:	4620      	mov	r0, r4
 80064d6:	68d9      	ldr	r1, [r3, #12]
 80064d8:	f000 fefe 	bl	80072d8 <_free_r>
 80064dc:	69e3      	ldr	r3, [r4, #28]
 80064de:	6819      	ldr	r1, [r3, #0]
 80064e0:	b111      	cbz	r1, 80064e8 <_reclaim_reent+0x3c>
 80064e2:	4620      	mov	r0, r4
 80064e4:	f000 fef8 	bl	80072d8 <_free_r>
 80064e8:	6961      	ldr	r1, [r4, #20]
 80064ea:	b111      	cbz	r1, 80064f2 <_reclaim_reent+0x46>
 80064ec:	4620      	mov	r0, r4
 80064ee:	f000 fef3 	bl	80072d8 <_free_r>
 80064f2:	69e1      	ldr	r1, [r4, #28]
 80064f4:	b111      	cbz	r1, 80064fc <_reclaim_reent+0x50>
 80064f6:	4620      	mov	r0, r4
 80064f8:	f000 feee 	bl	80072d8 <_free_r>
 80064fc:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80064fe:	b111      	cbz	r1, 8006506 <_reclaim_reent+0x5a>
 8006500:	4620      	mov	r0, r4
 8006502:	f000 fee9 	bl	80072d8 <_free_r>
 8006506:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006508:	b111      	cbz	r1, 8006510 <_reclaim_reent+0x64>
 800650a:	4620      	mov	r0, r4
 800650c:	f000 fee4 	bl	80072d8 <_free_r>
 8006510:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8006512:	b111      	cbz	r1, 800651a <_reclaim_reent+0x6e>
 8006514:	4620      	mov	r0, r4
 8006516:	f000 fedf 	bl	80072d8 <_free_r>
 800651a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800651c:	b111      	cbz	r1, 8006524 <_reclaim_reent+0x78>
 800651e:	4620      	mov	r0, r4
 8006520:	f000 feda 	bl	80072d8 <_free_r>
 8006524:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8006526:	b111      	cbz	r1, 800652e <_reclaim_reent+0x82>
 8006528:	4620      	mov	r0, r4
 800652a:	f000 fed5 	bl	80072d8 <_free_r>
 800652e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8006530:	b111      	cbz	r1, 8006538 <_reclaim_reent+0x8c>
 8006532:	4620      	mov	r0, r4
 8006534:	f000 fed0 	bl	80072d8 <_free_r>
 8006538:	6a23      	ldr	r3, [r4, #32]
 800653a:	b14b      	cbz	r3, 8006550 <_reclaim_reent+0xa4>
 800653c:	4620      	mov	r0, r4
 800653e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8006542:	4718      	bx	r3
 8006544:	680e      	ldr	r6, [r1, #0]
 8006546:	4620      	mov	r0, r4
 8006548:	f000 fec6 	bl	80072d8 <_free_r>
 800654c:	4631      	mov	r1, r6
 800654e:	e7bb      	b.n	80064c8 <_reclaim_reent+0x1c>
 8006550:	bd70      	pop	{r4, r5, r6, pc}
 8006552:	bf00      	nop
 8006554:	2000001c 	.word	0x2000001c

08006558 <_lseek_r>:
 8006558:	b538      	push	{r3, r4, r5, lr}
 800655a:	4d07      	ldr	r5, [pc, #28]	@ (8006578 <_lseek_r+0x20>)
 800655c:	4604      	mov	r4, r0
 800655e:	4608      	mov	r0, r1
 8006560:	4611      	mov	r1, r2
 8006562:	2200      	movs	r2, #0
 8006564:	602a      	str	r2, [r5, #0]
 8006566:	461a      	mov	r2, r3
 8006568:	f7fa ff65 	bl	8001436 <_lseek>
 800656c:	1c43      	adds	r3, r0, #1
 800656e:	d102      	bne.n	8006576 <_lseek_r+0x1e>
 8006570:	682b      	ldr	r3, [r5, #0]
 8006572:	b103      	cbz	r3, 8006576 <_lseek_r+0x1e>
 8006574:	6023      	str	r3, [r4, #0]
 8006576:	bd38      	pop	{r3, r4, r5, pc}
 8006578:	20004d7c 	.word	0x20004d7c

0800657c <_read_r>:
 800657c:	b538      	push	{r3, r4, r5, lr}
 800657e:	4d07      	ldr	r5, [pc, #28]	@ (800659c <_read_r+0x20>)
 8006580:	4604      	mov	r4, r0
 8006582:	4608      	mov	r0, r1
 8006584:	4611      	mov	r1, r2
 8006586:	2200      	movs	r2, #0
 8006588:	602a      	str	r2, [r5, #0]
 800658a:	461a      	mov	r2, r3
 800658c:	f7fa fef3 	bl	8001376 <_read>
 8006590:	1c43      	adds	r3, r0, #1
 8006592:	d102      	bne.n	800659a <_read_r+0x1e>
 8006594:	682b      	ldr	r3, [r5, #0]
 8006596:	b103      	cbz	r3, 800659a <_read_r+0x1e>
 8006598:	6023      	str	r3, [r4, #0]
 800659a:	bd38      	pop	{r3, r4, r5, pc}
 800659c:	20004d7c 	.word	0x20004d7c

080065a0 <_write_r>:
 80065a0:	b538      	push	{r3, r4, r5, lr}
 80065a2:	4d07      	ldr	r5, [pc, #28]	@ (80065c0 <_write_r+0x20>)
 80065a4:	4604      	mov	r4, r0
 80065a6:	4608      	mov	r0, r1
 80065a8:	4611      	mov	r1, r2
 80065aa:	2200      	movs	r2, #0
 80065ac:	602a      	str	r2, [r5, #0]
 80065ae:	461a      	mov	r2, r3
 80065b0:	f7fa fefe 	bl	80013b0 <_write>
 80065b4:	1c43      	adds	r3, r0, #1
 80065b6:	d102      	bne.n	80065be <_write_r+0x1e>
 80065b8:	682b      	ldr	r3, [r5, #0]
 80065ba:	b103      	cbz	r3, 80065be <_write_r+0x1e>
 80065bc:	6023      	str	r3, [r4, #0]
 80065be:	bd38      	pop	{r3, r4, r5, pc}
 80065c0:	20004d7c 	.word	0x20004d7c

080065c4 <__errno>:
 80065c4:	4b01      	ldr	r3, [pc, #4]	@ (80065cc <__errno+0x8>)
 80065c6:	6818      	ldr	r0, [r3, #0]
 80065c8:	4770      	bx	lr
 80065ca:	bf00      	nop
 80065cc:	2000001c 	.word	0x2000001c

080065d0 <__libc_init_array>:
 80065d0:	b570      	push	{r4, r5, r6, lr}
 80065d2:	4d0d      	ldr	r5, [pc, #52]	@ (8006608 <__libc_init_array+0x38>)
 80065d4:	4c0d      	ldr	r4, [pc, #52]	@ (800660c <__libc_init_array+0x3c>)
 80065d6:	1b64      	subs	r4, r4, r5
 80065d8:	10a4      	asrs	r4, r4, #2
 80065da:	2600      	movs	r6, #0
 80065dc:	42a6      	cmp	r6, r4
 80065de:	d109      	bne.n	80065f4 <__libc_init_array+0x24>
 80065e0:	4d0b      	ldr	r5, [pc, #44]	@ (8006610 <__libc_init_array+0x40>)
 80065e2:	4c0c      	ldr	r4, [pc, #48]	@ (8006614 <__libc_init_array+0x44>)
 80065e4:	f001 febe 	bl	8008364 <_init>
 80065e8:	1b64      	subs	r4, r4, r5
 80065ea:	10a4      	asrs	r4, r4, #2
 80065ec:	2600      	movs	r6, #0
 80065ee:	42a6      	cmp	r6, r4
 80065f0:	d105      	bne.n	80065fe <__libc_init_array+0x2e>
 80065f2:	bd70      	pop	{r4, r5, r6, pc}
 80065f4:	f855 3b04 	ldr.w	r3, [r5], #4
 80065f8:	4798      	blx	r3
 80065fa:	3601      	adds	r6, #1
 80065fc:	e7ee      	b.n	80065dc <__libc_init_array+0xc>
 80065fe:	f855 3b04 	ldr.w	r3, [r5], #4
 8006602:	4798      	blx	r3
 8006604:	3601      	adds	r6, #1
 8006606:	e7f2      	b.n	80065ee <__libc_init_array+0x1e>
 8006608:	080087e0 	.word	0x080087e0
 800660c:	080087e0 	.word	0x080087e0
 8006610:	080087e0 	.word	0x080087e0
 8006614:	080087e4 	.word	0x080087e4

08006618 <__retarget_lock_init_recursive>:
 8006618:	4770      	bx	lr

0800661a <__retarget_lock_acquire_recursive>:
 800661a:	4770      	bx	lr

0800661c <__retarget_lock_release_recursive>:
 800661c:	4770      	bx	lr

0800661e <memcpy>:
 800661e:	440a      	add	r2, r1
 8006620:	4291      	cmp	r1, r2
 8006622:	f100 33ff 	add.w	r3, r0, #4294967295
 8006626:	d100      	bne.n	800662a <memcpy+0xc>
 8006628:	4770      	bx	lr
 800662a:	b510      	push	{r4, lr}
 800662c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006630:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006634:	4291      	cmp	r1, r2
 8006636:	d1f9      	bne.n	800662c <memcpy+0xe>
 8006638:	bd10      	pop	{r4, pc}

0800663a <quorem>:
 800663a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800663e:	6903      	ldr	r3, [r0, #16]
 8006640:	690c      	ldr	r4, [r1, #16]
 8006642:	42a3      	cmp	r3, r4
 8006644:	4607      	mov	r7, r0
 8006646:	db7e      	blt.n	8006746 <quorem+0x10c>
 8006648:	3c01      	subs	r4, #1
 800664a:	f101 0814 	add.w	r8, r1, #20
 800664e:	00a3      	lsls	r3, r4, #2
 8006650:	f100 0514 	add.w	r5, r0, #20
 8006654:	9300      	str	r3, [sp, #0]
 8006656:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800665a:	9301      	str	r3, [sp, #4]
 800665c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006660:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006664:	3301      	adds	r3, #1
 8006666:	429a      	cmp	r2, r3
 8006668:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800666c:	fbb2 f6f3 	udiv	r6, r2, r3
 8006670:	d32e      	bcc.n	80066d0 <quorem+0x96>
 8006672:	f04f 0a00 	mov.w	sl, #0
 8006676:	46c4      	mov	ip, r8
 8006678:	46ae      	mov	lr, r5
 800667a:	46d3      	mov	fp, sl
 800667c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006680:	b298      	uxth	r0, r3
 8006682:	fb06 a000 	mla	r0, r6, r0, sl
 8006686:	0c02      	lsrs	r2, r0, #16
 8006688:	0c1b      	lsrs	r3, r3, #16
 800668a:	fb06 2303 	mla	r3, r6, r3, r2
 800668e:	f8de 2000 	ldr.w	r2, [lr]
 8006692:	b280      	uxth	r0, r0
 8006694:	b292      	uxth	r2, r2
 8006696:	1a12      	subs	r2, r2, r0
 8006698:	445a      	add	r2, fp
 800669a:	f8de 0000 	ldr.w	r0, [lr]
 800669e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80066a2:	b29b      	uxth	r3, r3
 80066a4:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80066a8:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80066ac:	b292      	uxth	r2, r2
 80066ae:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80066b2:	45e1      	cmp	r9, ip
 80066b4:	f84e 2b04 	str.w	r2, [lr], #4
 80066b8:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80066bc:	d2de      	bcs.n	800667c <quorem+0x42>
 80066be:	9b00      	ldr	r3, [sp, #0]
 80066c0:	58eb      	ldr	r3, [r5, r3]
 80066c2:	b92b      	cbnz	r3, 80066d0 <quorem+0x96>
 80066c4:	9b01      	ldr	r3, [sp, #4]
 80066c6:	3b04      	subs	r3, #4
 80066c8:	429d      	cmp	r5, r3
 80066ca:	461a      	mov	r2, r3
 80066cc:	d32f      	bcc.n	800672e <quorem+0xf4>
 80066ce:	613c      	str	r4, [r7, #16]
 80066d0:	4638      	mov	r0, r7
 80066d2:	f001 f97b 	bl	80079cc <__mcmp>
 80066d6:	2800      	cmp	r0, #0
 80066d8:	db25      	blt.n	8006726 <quorem+0xec>
 80066da:	4629      	mov	r1, r5
 80066dc:	2000      	movs	r0, #0
 80066de:	f858 2b04 	ldr.w	r2, [r8], #4
 80066e2:	f8d1 c000 	ldr.w	ip, [r1]
 80066e6:	fa1f fe82 	uxth.w	lr, r2
 80066ea:	fa1f f38c 	uxth.w	r3, ip
 80066ee:	eba3 030e 	sub.w	r3, r3, lr
 80066f2:	4403      	add	r3, r0
 80066f4:	0c12      	lsrs	r2, r2, #16
 80066f6:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80066fa:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80066fe:	b29b      	uxth	r3, r3
 8006700:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006704:	45c1      	cmp	r9, r8
 8006706:	f841 3b04 	str.w	r3, [r1], #4
 800670a:	ea4f 4022 	mov.w	r0, r2, asr #16
 800670e:	d2e6      	bcs.n	80066de <quorem+0xa4>
 8006710:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006714:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006718:	b922      	cbnz	r2, 8006724 <quorem+0xea>
 800671a:	3b04      	subs	r3, #4
 800671c:	429d      	cmp	r5, r3
 800671e:	461a      	mov	r2, r3
 8006720:	d30b      	bcc.n	800673a <quorem+0x100>
 8006722:	613c      	str	r4, [r7, #16]
 8006724:	3601      	adds	r6, #1
 8006726:	4630      	mov	r0, r6
 8006728:	b003      	add	sp, #12
 800672a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800672e:	6812      	ldr	r2, [r2, #0]
 8006730:	3b04      	subs	r3, #4
 8006732:	2a00      	cmp	r2, #0
 8006734:	d1cb      	bne.n	80066ce <quorem+0x94>
 8006736:	3c01      	subs	r4, #1
 8006738:	e7c6      	b.n	80066c8 <quorem+0x8e>
 800673a:	6812      	ldr	r2, [r2, #0]
 800673c:	3b04      	subs	r3, #4
 800673e:	2a00      	cmp	r2, #0
 8006740:	d1ef      	bne.n	8006722 <quorem+0xe8>
 8006742:	3c01      	subs	r4, #1
 8006744:	e7ea      	b.n	800671c <quorem+0xe2>
 8006746:	2000      	movs	r0, #0
 8006748:	e7ee      	b.n	8006728 <quorem+0xee>
 800674a:	0000      	movs	r0, r0
 800674c:	0000      	movs	r0, r0
	...

08006750 <_dtoa_r>:
 8006750:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006754:	69c7      	ldr	r7, [r0, #28]
 8006756:	b099      	sub	sp, #100	@ 0x64
 8006758:	ed8d 0b02 	vstr	d0, [sp, #8]
 800675c:	ec55 4b10 	vmov	r4, r5, d0
 8006760:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8006762:	9109      	str	r1, [sp, #36]	@ 0x24
 8006764:	4683      	mov	fp, r0
 8006766:	920e      	str	r2, [sp, #56]	@ 0x38
 8006768:	9313      	str	r3, [sp, #76]	@ 0x4c
 800676a:	b97f      	cbnz	r7, 800678c <_dtoa_r+0x3c>
 800676c:	2010      	movs	r0, #16
 800676e:	f000 fdfd 	bl	800736c <malloc>
 8006772:	4602      	mov	r2, r0
 8006774:	f8cb 001c 	str.w	r0, [fp, #28]
 8006778:	b920      	cbnz	r0, 8006784 <_dtoa_r+0x34>
 800677a:	4ba7      	ldr	r3, [pc, #668]	@ (8006a18 <_dtoa_r+0x2c8>)
 800677c:	21ef      	movs	r1, #239	@ 0xef
 800677e:	48a7      	ldr	r0, [pc, #668]	@ (8006a1c <_dtoa_r+0x2cc>)
 8006780:	f001 fae8 	bl	8007d54 <__assert_func>
 8006784:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006788:	6007      	str	r7, [r0, #0]
 800678a:	60c7      	str	r7, [r0, #12]
 800678c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006790:	6819      	ldr	r1, [r3, #0]
 8006792:	b159      	cbz	r1, 80067ac <_dtoa_r+0x5c>
 8006794:	685a      	ldr	r2, [r3, #4]
 8006796:	604a      	str	r2, [r1, #4]
 8006798:	2301      	movs	r3, #1
 800679a:	4093      	lsls	r3, r2
 800679c:	608b      	str	r3, [r1, #8]
 800679e:	4658      	mov	r0, fp
 80067a0:	f000 feda 	bl	8007558 <_Bfree>
 80067a4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80067a8:	2200      	movs	r2, #0
 80067aa:	601a      	str	r2, [r3, #0]
 80067ac:	1e2b      	subs	r3, r5, #0
 80067ae:	bfb9      	ittee	lt
 80067b0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80067b4:	9303      	strlt	r3, [sp, #12]
 80067b6:	2300      	movge	r3, #0
 80067b8:	6033      	strge	r3, [r6, #0]
 80067ba:	9f03      	ldr	r7, [sp, #12]
 80067bc:	4b98      	ldr	r3, [pc, #608]	@ (8006a20 <_dtoa_r+0x2d0>)
 80067be:	bfbc      	itt	lt
 80067c0:	2201      	movlt	r2, #1
 80067c2:	6032      	strlt	r2, [r6, #0]
 80067c4:	43bb      	bics	r3, r7
 80067c6:	d112      	bne.n	80067ee <_dtoa_r+0x9e>
 80067c8:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80067ca:	f242 730f 	movw	r3, #9999	@ 0x270f
 80067ce:	6013      	str	r3, [r2, #0]
 80067d0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80067d4:	4323      	orrs	r3, r4
 80067d6:	f000 854d 	beq.w	8007274 <_dtoa_r+0xb24>
 80067da:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80067dc:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8006a34 <_dtoa_r+0x2e4>
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	f000 854f 	beq.w	8007284 <_dtoa_r+0xb34>
 80067e6:	f10a 0303 	add.w	r3, sl, #3
 80067ea:	f000 bd49 	b.w	8007280 <_dtoa_r+0xb30>
 80067ee:	ed9d 7b02 	vldr	d7, [sp, #8]
 80067f2:	2200      	movs	r2, #0
 80067f4:	ec51 0b17 	vmov	r0, r1, d7
 80067f8:	2300      	movs	r3, #0
 80067fa:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 80067fe:	f7fa f963 	bl	8000ac8 <__aeabi_dcmpeq>
 8006802:	4680      	mov	r8, r0
 8006804:	b158      	cbz	r0, 800681e <_dtoa_r+0xce>
 8006806:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006808:	2301      	movs	r3, #1
 800680a:	6013      	str	r3, [r2, #0]
 800680c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800680e:	b113      	cbz	r3, 8006816 <_dtoa_r+0xc6>
 8006810:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8006812:	4b84      	ldr	r3, [pc, #528]	@ (8006a24 <_dtoa_r+0x2d4>)
 8006814:	6013      	str	r3, [r2, #0]
 8006816:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8006a38 <_dtoa_r+0x2e8>
 800681a:	f000 bd33 	b.w	8007284 <_dtoa_r+0xb34>
 800681e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8006822:	aa16      	add	r2, sp, #88	@ 0x58
 8006824:	a917      	add	r1, sp, #92	@ 0x5c
 8006826:	4658      	mov	r0, fp
 8006828:	f001 f980 	bl	8007b2c <__d2b>
 800682c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006830:	4681      	mov	r9, r0
 8006832:	2e00      	cmp	r6, #0
 8006834:	d077      	beq.n	8006926 <_dtoa_r+0x1d6>
 8006836:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006838:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800683c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006840:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006844:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006848:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800684c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006850:	4619      	mov	r1, r3
 8006852:	2200      	movs	r2, #0
 8006854:	4b74      	ldr	r3, [pc, #464]	@ (8006a28 <_dtoa_r+0x2d8>)
 8006856:	f7f9 fd17 	bl	8000288 <__aeabi_dsub>
 800685a:	a369      	add	r3, pc, #420	@ (adr r3, 8006a00 <_dtoa_r+0x2b0>)
 800685c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006860:	f7f9 feca 	bl	80005f8 <__aeabi_dmul>
 8006864:	a368      	add	r3, pc, #416	@ (adr r3, 8006a08 <_dtoa_r+0x2b8>)
 8006866:	e9d3 2300 	ldrd	r2, r3, [r3]
 800686a:	f7f9 fd0f 	bl	800028c <__adddf3>
 800686e:	4604      	mov	r4, r0
 8006870:	4630      	mov	r0, r6
 8006872:	460d      	mov	r5, r1
 8006874:	f7f9 fe56 	bl	8000524 <__aeabi_i2d>
 8006878:	a365      	add	r3, pc, #404	@ (adr r3, 8006a10 <_dtoa_r+0x2c0>)
 800687a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800687e:	f7f9 febb 	bl	80005f8 <__aeabi_dmul>
 8006882:	4602      	mov	r2, r0
 8006884:	460b      	mov	r3, r1
 8006886:	4620      	mov	r0, r4
 8006888:	4629      	mov	r1, r5
 800688a:	f7f9 fcff 	bl	800028c <__adddf3>
 800688e:	4604      	mov	r4, r0
 8006890:	460d      	mov	r5, r1
 8006892:	f7fa f961 	bl	8000b58 <__aeabi_d2iz>
 8006896:	2200      	movs	r2, #0
 8006898:	4607      	mov	r7, r0
 800689a:	2300      	movs	r3, #0
 800689c:	4620      	mov	r0, r4
 800689e:	4629      	mov	r1, r5
 80068a0:	f7fa f91c 	bl	8000adc <__aeabi_dcmplt>
 80068a4:	b140      	cbz	r0, 80068b8 <_dtoa_r+0x168>
 80068a6:	4638      	mov	r0, r7
 80068a8:	f7f9 fe3c 	bl	8000524 <__aeabi_i2d>
 80068ac:	4622      	mov	r2, r4
 80068ae:	462b      	mov	r3, r5
 80068b0:	f7fa f90a 	bl	8000ac8 <__aeabi_dcmpeq>
 80068b4:	b900      	cbnz	r0, 80068b8 <_dtoa_r+0x168>
 80068b6:	3f01      	subs	r7, #1
 80068b8:	2f16      	cmp	r7, #22
 80068ba:	d851      	bhi.n	8006960 <_dtoa_r+0x210>
 80068bc:	4b5b      	ldr	r3, [pc, #364]	@ (8006a2c <_dtoa_r+0x2dc>)
 80068be:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80068c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068c6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80068ca:	f7fa f907 	bl	8000adc <__aeabi_dcmplt>
 80068ce:	2800      	cmp	r0, #0
 80068d0:	d048      	beq.n	8006964 <_dtoa_r+0x214>
 80068d2:	3f01      	subs	r7, #1
 80068d4:	2300      	movs	r3, #0
 80068d6:	9312      	str	r3, [sp, #72]	@ 0x48
 80068d8:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80068da:	1b9b      	subs	r3, r3, r6
 80068dc:	1e5a      	subs	r2, r3, #1
 80068de:	bf44      	itt	mi
 80068e0:	f1c3 0801 	rsbmi	r8, r3, #1
 80068e4:	2300      	movmi	r3, #0
 80068e6:	9208      	str	r2, [sp, #32]
 80068e8:	bf54      	ite	pl
 80068ea:	f04f 0800 	movpl.w	r8, #0
 80068ee:	9308      	strmi	r3, [sp, #32]
 80068f0:	2f00      	cmp	r7, #0
 80068f2:	db39      	blt.n	8006968 <_dtoa_r+0x218>
 80068f4:	9b08      	ldr	r3, [sp, #32]
 80068f6:	970f      	str	r7, [sp, #60]	@ 0x3c
 80068f8:	443b      	add	r3, r7
 80068fa:	9308      	str	r3, [sp, #32]
 80068fc:	2300      	movs	r3, #0
 80068fe:	930a      	str	r3, [sp, #40]	@ 0x28
 8006900:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006902:	2b09      	cmp	r3, #9
 8006904:	d864      	bhi.n	80069d0 <_dtoa_r+0x280>
 8006906:	2b05      	cmp	r3, #5
 8006908:	bfc4      	itt	gt
 800690a:	3b04      	subgt	r3, #4
 800690c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800690e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006910:	f1a3 0302 	sub.w	r3, r3, #2
 8006914:	bfcc      	ite	gt
 8006916:	2400      	movgt	r4, #0
 8006918:	2401      	movle	r4, #1
 800691a:	2b03      	cmp	r3, #3
 800691c:	d863      	bhi.n	80069e6 <_dtoa_r+0x296>
 800691e:	e8df f003 	tbb	[pc, r3]
 8006922:	372a      	.short	0x372a
 8006924:	5535      	.short	0x5535
 8006926:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800692a:	441e      	add	r6, r3
 800692c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006930:	2b20      	cmp	r3, #32
 8006932:	bfc1      	itttt	gt
 8006934:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006938:	409f      	lslgt	r7, r3
 800693a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800693e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006942:	bfd6      	itet	le
 8006944:	f1c3 0320 	rsble	r3, r3, #32
 8006948:	ea47 0003 	orrgt.w	r0, r7, r3
 800694c:	fa04 f003 	lslle.w	r0, r4, r3
 8006950:	f7f9 fdd8 	bl	8000504 <__aeabi_ui2d>
 8006954:	2201      	movs	r2, #1
 8006956:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800695a:	3e01      	subs	r6, #1
 800695c:	9214      	str	r2, [sp, #80]	@ 0x50
 800695e:	e777      	b.n	8006850 <_dtoa_r+0x100>
 8006960:	2301      	movs	r3, #1
 8006962:	e7b8      	b.n	80068d6 <_dtoa_r+0x186>
 8006964:	9012      	str	r0, [sp, #72]	@ 0x48
 8006966:	e7b7      	b.n	80068d8 <_dtoa_r+0x188>
 8006968:	427b      	negs	r3, r7
 800696a:	930a      	str	r3, [sp, #40]	@ 0x28
 800696c:	2300      	movs	r3, #0
 800696e:	eba8 0807 	sub.w	r8, r8, r7
 8006972:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006974:	e7c4      	b.n	8006900 <_dtoa_r+0x1b0>
 8006976:	2300      	movs	r3, #0
 8006978:	930b      	str	r3, [sp, #44]	@ 0x2c
 800697a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800697c:	2b00      	cmp	r3, #0
 800697e:	dc35      	bgt.n	80069ec <_dtoa_r+0x29c>
 8006980:	2301      	movs	r3, #1
 8006982:	9300      	str	r3, [sp, #0]
 8006984:	9307      	str	r3, [sp, #28]
 8006986:	461a      	mov	r2, r3
 8006988:	920e      	str	r2, [sp, #56]	@ 0x38
 800698a:	e00b      	b.n	80069a4 <_dtoa_r+0x254>
 800698c:	2301      	movs	r3, #1
 800698e:	e7f3      	b.n	8006978 <_dtoa_r+0x228>
 8006990:	2300      	movs	r3, #0
 8006992:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006994:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006996:	18fb      	adds	r3, r7, r3
 8006998:	9300      	str	r3, [sp, #0]
 800699a:	3301      	adds	r3, #1
 800699c:	2b01      	cmp	r3, #1
 800699e:	9307      	str	r3, [sp, #28]
 80069a0:	bfb8      	it	lt
 80069a2:	2301      	movlt	r3, #1
 80069a4:	f8db 001c 	ldr.w	r0, [fp, #28]
 80069a8:	2100      	movs	r1, #0
 80069aa:	2204      	movs	r2, #4
 80069ac:	f102 0514 	add.w	r5, r2, #20
 80069b0:	429d      	cmp	r5, r3
 80069b2:	d91f      	bls.n	80069f4 <_dtoa_r+0x2a4>
 80069b4:	6041      	str	r1, [r0, #4]
 80069b6:	4658      	mov	r0, fp
 80069b8:	f000 fd8e 	bl	80074d8 <_Balloc>
 80069bc:	4682      	mov	sl, r0
 80069be:	2800      	cmp	r0, #0
 80069c0:	d13c      	bne.n	8006a3c <_dtoa_r+0x2ec>
 80069c2:	4b1b      	ldr	r3, [pc, #108]	@ (8006a30 <_dtoa_r+0x2e0>)
 80069c4:	4602      	mov	r2, r0
 80069c6:	f240 11af 	movw	r1, #431	@ 0x1af
 80069ca:	e6d8      	b.n	800677e <_dtoa_r+0x2e>
 80069cc:	2301      	movs	r3, #1
 80069ce:	e7e0      	b.n	8006992 <_dtoa_r+0x242>
 80069d0:	2401      	movs	r4, #1
 80069d2:	2300      	movs	r3, #0
 80069d4:	9309      	str	r3, [sp, #36]	@ 0x24
 80069d6:	940b      	str	r4, [sp, #44]	@ 0x2c
 80069d8:	f04f 33ff 	mov.w	r3, #4294967295
 80069dc:	9300      	str	r3, [sp, #0]
 80069de:	9307      	str	r3, [sp, #28]
 80069e0:	2200      	movs	r2, #0
 80069e2:	2312      	movs	r3, #18
 80069e4:	e7d0      	b.n	8006988 <_dtoa_r+0x238>
 80069e6:	2301      	movs	r3, #1
 80069e8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80069ea:	e7f5      	b.n	80069d8 <_dtoa_r+0x288>
 80069ec:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80069ee:	9300      	str	r3, [sp, #0]
 80069f0:	9307      	str	r3, [sp, #28]
 80069f2:	e7d7      	b.n	80069a4 <_dtoa_r+0x254>
 80069f4:	3101      	adds	r1, #1
 80069f6:	0052      	lsls	r2, r2, #1
 80069f8:	e7d8      	b.n	80069ac <_dtoa_r+0x25c>
 80069fa:	bf00      	nop
 80069fc:	f3af 8000 	nop.w
 8006a00:	636f4361 	.word	0x636f4361
 8006a04:	3fd287a7 	.word	0x3fd287a7
 8006a08:	8b60c8b3 	.word	0x8b60c8b3
 8006a0c:	3fc68a28 	.word	0x3fc68a28
 8006a10:	509f79fb 	.word	0x509f79fb
 8006a14:	3fd34413 	.word	0x3fd34413
 8006a18:	080084a9 	.word	0x080084a9
 8006a1c:	080084c0 	.word	0x080084c0
 8006a20:	7ff00000 	.word	0x7ff00000
 8006a24:	08008479 	.word	0x08008479
 8006a28:	3ff80000 	.word	0x3ff80000
 8006a2c:	080085b8 	.word	0x080085b8
 8006a30:	08008518 	.word	0x08008518
 8006a34:	080084a5 	.word	0x080084a5
 8006a38:	08008478 	.word	0x08008478
 8006a3c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006a40:	6018      	str	r0, [r3, #0]
 8006a42:	9b07      	ldr	r3, [sp, #28]
 8006a44:	2b0e      	cmp	r3, #14
 8006a46:	f200 80a4 	bhi.w	8006b92 <_dtoa_r+0x442>
 8006a4a:	2c00      	cmp	r4, #0
 8006a4c:	f000 80a1 	beq.w	8006b92 <_dtoa_r+0x442>
 8006a50:	2f00      	cmp	r7, #0
 8006a52:	dd33      	ble.n	8006abc <_dtoa_r+0x36c>
 8006a54:	4bad      	ldr	r3, [pc, #692]	@ (8006d0c <_dtoa_r+0x5bc>)
 8006a56:	f007 020f 	and.w	r2, r7, #15
 8006a5a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006a5e:	ed93 7b00 	vldr	d7, [r3]
 8006a62:	05f8      	lsls	r0, r7, #23
 8006a64:	ed8d 7b04 	vstr	d7, [sp, #16]
 8006a68:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006a6c:	d516      	bpl.n	8006a9c <_dtoa_r+0x34c>
 8006a6e:	4ba8      	ldr	r3, [pc, #672]	@ (8006d10 <_dtoa_r+0x5c0>)
 8006a70:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006a74:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006a78:	f7f9 fee8 	bl	800084c <__aeabi_ddiv>
 8006a7c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006a80:	f004 040f 	and.w	r4, r4, #15
 8006a84:	2603      	movs	r6, #3
 8006a86:	4da2      	ldr	r5, [pc, #648]	@ (8006d10 <_dtoa_r+0x5c0>)
 8006a88:	b954      	cbnz	r4, 8006aa0 <_dtoa_r+0x350>
 8006a8a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006a8e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006a92:	f7f9 fedb 	bl	800084c <__aeabi_ddiv>
 8006a96:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006a9a:	e028      	b.n	8006aee <_dtoa_r+0x39e>
 8006a9c:	2602      	movs	r6, #2
 8006a9e:	e7f2      	b.n	8006a86 <_dtoa_r+0x336>
 8006aa0:	07e1      	lsls	r1, r4, #31
 8006aa2:	d508      	bpl.n	8006ab6 <_dtoa_r+0x366>
 8006aa4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006aa8:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006aac:	f7f9 fda4 	bl	80005f8 <__aeabi_dmul>
 8006ab0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006ab4:	3601      	adds	r6, #1
 8006ab6:	1064      	asrs	r4, r4, #1
 8006ab8:	3508      	adds	r5, #8
 8006aba:	e7e5      	b.n	8006a88 <_dtoa_r+0x338>
 8006abc:	f000 80d2 	beq.w	8006c64 <_dtoa_r+0x514>
 8006ac0:	427c      	negs	r4, r7
 8006ac2:	4b92      	ldr	r3, [pc, #584]	@ (8006d0c <_dtoa_r+0x5bc>)
 8006ac4:	4d92      	ldr	r5, [pc, #584]	@ (8006d10 <_dtoa_r+0x5c0>)
 8006ac6:	f004 020f 	and.w	r2, r4, #15
 8006aca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006ace:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ad2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006ad6:	f7f9 fd8f 	bl	80005f8 <__aeabi_dmul>
 8006ada:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006ade:	1124      	asrs	r4, r4, #4
 8006ae0:	2300      	movs	r3, #0
 8006ae2:	2602      	movs	r6, #2
 8006ae4:	2c00      	cmp	r4, #0
 8006ae6:	f040 80b2 	bne.w	8006c4e <_dtoa_r+0x4fe>
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d1d3      	bne.n	8006a96 <_dtoa_r+0x346>
 8006aee:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006af0:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	f000 80b7 	beq.w	8006c68 <_dtoa_r+0x518>
 8006afa:	4b86      	ldr	r3, [pc, #536]	@ (8006d14 <_dtoa_r+0x5c4>)
 8006afc:	2200      	movs	r2, #0
 8006afe:	4620      	mov	r0, r4
 8006b00:	4629      	mov	r1, r5
 8006b02:	f7f9 ffeb 	bl	8000adc <__aeabi_dcmplt>
 8006b06:	2800      	cmp	r0, #0
 8006b08:	f000 80ae 	beq.w	8006c68 <_dtoa_r+0x518>
 8006b0c:	9b07      	ldr	r3, [sp, #28]
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	f000 80aa 	beq.w	8006c68 <_dtoa_r+0x518>
 8006b14:	9b00      	ldr	r3, [sp, #0]
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	dd37      	ble.n	8006b8a <_dtoa_r+0x43a>
 8006b1a:	1e7b      	subs	r3, r7, #1
 8006b1c:	9304      	str	r3, [sp, #16]
 8006b1e:	4620      	mov	r0, r4
 8006b20:	4b7d      	ldr	r3, [pc, #500]	@ (8006d18 <_dtoa_r+0x5c8>)
 8006b22:	2200      	movs	r2, #0
 8006b24:	4629      	mov	r1, r5
 8006b26:	f7f9 fd67 	bl	80005f8 <__aeabi_dmul>
 8006b2a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006b2e:	9c00      	ldr	r4, [sp, #0]
 8006b30:	3601      	adds	r6, #1
 8006b32:	4630      	mov	r0, r6
 8006b34:	f7f9 fcf6 	bl	8000524 <__aeabi_i2d>
 8006b38:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006b3c:	f7f9 fd5c 	bl	80005f8 <__aeabi_dmul>
 8006b40:	4b76      	ldr	r3, [pc, #472]	@ (8006d1c <_dtoa_r+0x5cc>)
 8006b42:	2200      	movs	r2, #0
 8006b44:	f7f9 fba2 	bl	800028c <__adddf3>
 8006b48:	4605      	mov	r5, r0
 8006b4a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006b4e:	2c00      	cmp	r4, #0
 8006b50:	f040 808d 	bne.w	8006c6e <_dtoa_r+0x51e>
 8006b54:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006b58:	4b71      	ldr	r3, [pc, #452]	@ (8006d20 <_dtoa_r+0x5d0>)
 8006b5a:	2200      	movs	r2, #0
 8006b5c:	f7f9 fb94 	bl	8000288 <__aeabi_dsub>
 8006b60:	4602      	mov	r2, r0
 8006b62:	460b      	mov	r3, r1
 8006b64:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006b68:	462a      	mov	r2, r5
 8006b6a:	4633      	mov	r3, r6
 8006b6c:	f7f9 ffd4 	bl	8000b18 <__aeabi_dcmpgt>
 8006b70:	2800      	cmp	r0, #0
 8006b72:	f040 828b 	bne.w	800708c <_dtoa_r+0x93c>
 8006b76:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006b7a:	462a      	mov	r2, r5
 8006b7c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006b80:	f7f9 ffac 	bl	8000adc <__aeabi_dcmplt>
 8006b84:	2800      	cmp	r0, #0
 8006b86:	f040 8128 	bne.w	8006dda <_dtoa_r+0x68a>
 8006b8a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8006b8e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8006b92:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	f2c0 815a 	blt.w	8006e4e <_dtoa_r+0x6fe>
 8006b9a:	2f0e      	cmp	r7, #14
 8006b9c:	f300 8157 	bgt.w	8006e4e <_dtoa_r+0x6fe>
 8006ba0:	4b5a      	ldr	r3, [pc, #360]	@ (8006d0c <_dtoa_r+0x5bc>)
 8006ba2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006ba6:	ed93 7b00 	vldr	d7, [r3]
 8006baa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	ed8d 7b00 	vstr	d7, [sp]
 8006bb2:	da03      	bge.n	8006bbc <_dtoa_r+0x46c>
 8006bb4:	9b07      	ldr	r3, [sp, #28]
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	f340 8101 	ble.w	8006dbe <_dtoa_r+0x66e>
 8006bbc:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006bc0:	4656      	mov	r6, sl
 8006bc2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006bc6:	4620      	mov	r0, r4
 8006bc8:	4629      	mov	r1, r5
 8006bca:	f7f9 fe3f 	bl	800084c <__aeabi_ddiv>
 8006bce:	f7f9 ffc3 	bl	8000b58 <__aeabi_d2iz>
 8006bd2:	4680      	mov	r8, r0
 8006bd4:	f7f9 fca6 	bl	8000524 <__aeabi_i2d>
 8006bd8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006bdc:	f7f9 fd0c 	bl	80005f8 <__aeabi_dmul>
 8006be0:	4602      	mov	r2, r0
 8006be2:	460b      	mov	r3, r1
 8006be4:	4620      	mov	r0, r4
 8006be6:	4629      	mov	r1, r5
 8006be8:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006bec:	f7f9 fb4c 	bl	8000288 <__aeabi_dsub>
 8006bf0:	f806 4b01 	strb.w	r4, [r6], #1
 8006bf4:	9d07      	ldr	r5, [sp, #28]
 8006bf6:	eba6 040a 	sub.w	r4, r6, sl
 8006bfa:	42a5      	cmp	r5, r4
 8006bfc:	4602      	mov	r2, r0
 8006bfe:	460b      	mov	r3, r1
 8006c00:	f040 8117 	bne.w	8006e32 <_dtoa_r+0x6e2>
 8006c04:	f7f9 fb42 	bl	800028c <__adddf3>
 8006c08:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006c0c:	4604      	mov	r4, r0
 8006c0e:	460d      	mov	r5, r1
 8006c10:	f7f9 ff82 	bl	8000b18 <__aeabi_dcmpgt>
 8006c14:	2800      	cmp	r0, #0
 8006c16:	f040 80f9 	bne.w	8006e0c <_dtoa_r+0x6bc>
 8006c1a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006c1e:	4620      	mov	r0, r4
 8006c20:	4629      	mov	r1, r5
 8006c22:	f7f9 ff51 	bl	8000ac8 <__aeabi_dcmpeq>
 8006c26:	b118      	cbz	r0, 8006c30 <_dtoa_r+0x4e0>
 8006c28:	f018 0f01 	tst.w	r8, #1
 8006c2c:	f040 80ee 	bne.w	8006e0c <_dtoa_r+0x6bc>
 8006c30:	4649      	mov	r1, r9
 8006c32:	4658      	mov	r0, fp
 8006c34:	f000 fc90 	bl	8007558 <_Bfree>
 8006c38:	2300      	movs	r3, #0
 8006c3a:	7033      	strb	r3, [r6, #0]
 8006c3c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006c3e:	3701      	adds	r7, #1
 8006c40:	601f      	str	r7, [r3, #0]
 8006c42:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	f000 831d 	beq.w	8007284 <_dtoa_r+0xb34>
 8006c4a:	601e      	str	r6, [r3, #0]
 8006c4c:	e31a      	b.n	8007284 <_dtoa_r+0xb34>
 8006c4e:	07e2      	lsls	r2, r4, #31
 8006c50:	d505      	bpl.n	8006c5e <_dtoa_r+0x50e>
 8006c52:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006c56:	f7f9 fccf 	bl	80005f8 <__aeabi_dmul>
 8006c5a:	3601      	adds	r6, #1
 8006c5c:	2301      	movs	r3, #1
 8006c5e:	1064      	asrs	r4, r4, #1
 8006c60:	3508      	adds	r5, #8
 8006c62:	e73f      	b.n	8006ae4 <_dtoa_r+0x394>
 8006c64:	2602      	movs	r6, #2
 8006c66:	e742      	b.n	8006aee <_dtoa_r+0x39e>
 8006c68:	9c07      	ldr	r4, [sp, #28]
 8006c6a:	9704      	str	r7, [sp, #16]
 8006c6c:	e761      	b.n	8006b32 <_dtoa_r+0x3e2>
 8006c6e:	4b27      	ldr	r3, [pc, #156]	@ (8006d0c <_dtoa_r+0x5bc>)
 8006c70:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006c72:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006c76:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006c7a:	4454      	add	r4, sl
 8006c7c:	2900      	cmp	r1, #0
 8006c7e:	d053      	beq.n	8006d28 <_dtoa_r+0x5d8>
 8006c80:	4928      	ldr	r1, [pc, #160]	@ (8006d24 <_dtoa_r+0x5d4>)
 8006c82:	2000      	movs	r0, #0
 8006c84:	f7f9 fde2 	bl	800084c <__aeabi_ddiv>
 8006c88:	4633      	mov	r3, r6
 8006c8a:	462a      	mov	r2, r5
 8006c8c:	f7f9 fafc 	bl	8000288 <__aeabi_dsub>
 8006c90:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006c94:	4656      	mov	r6, sl
 8006c96:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006c9a:	f7f9 ff5d 	bl	8000b58 <__aeabi_d2iz>
 8006c9e:	4605      	mov	r5, r0
 8006ca0:	f7f9 fc40 	bl	8000524 <__aeabi_i2d>
 8006ca4:	4602      	mov	r2, r0
 8006ca6:	460b      	mov	r3, r1
 8006ca8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006cac:	f7f9 faec 	bl	8000288 <__aeabi_dsub>
 8006cb0:	3530      	adds	r5, #48	@ 0x30
 8006cb2:	4602      	mov	r2, r0
 8006cb4:	460b      	mov	r3, r1
 8006cb6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006cba:	f806 5b01 	strb.w	r5, [r6], #1
 8006cbe:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006cc2:	f7f9 ff0b 	bl	8000adc <__aeabi_dcmplt>
 8006cc6:	2800      	cmp	r0, #0
 8006cc8:	d171      	bne.n	8006dae <_dtoa_r+0x65e>
 8006cca:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006cce:	4911      	ldr	r1, [pc, #68]	@ (8006d14 <_dtoa_r+0x5c4>)
 8006cd0:	2000      	movs	r0, #0
 8006cd2:	f7f9 fad9 	bl	8000288 <__aeabi_dsub>
 8006cd6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006cda:	f7f9 feff 	bl	8000adc <__aeabi_dcmplt>
 8006cde:	2800      	cmp	r0, #0
 8006ce0:	f040 8095 	bne.w	8006e0e <_dtoa_r+0x6be>
 8006ce4:	42a6      	cmp	r6, r4
 8006ce6:	f43f af50 	beq.w	8006b8a <_dtoa_r+0x43a>
 8006cea:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006cee:	4b0a      	ldr	r3, [pc, #40]	@ (8006d18 <_dtoa_r+0x5c8>)
 8006cf0:	2200      	movs	r2, #0
 8006cf2:	f7f9 fc81 	bl	80005f8 <__aeabi_dmul>
 8006cf6:	4b08      	ldr	r3, [pc, #32]	@ (8006d18 <_dtoa_r+0x5c8>)
 8006cf8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006cfc:	2200      	movs	r2, #0
 8006cfe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006d02:	f7f9 fc79 	bl	80005f8 <__aeabi_dmul>
 8006d06:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006d0a:	e7c4      	b.n	8006c96 <_dtoa_r+0x546>
 8006d0c:	080085b8 	.word	0x080085b8
 8006d10:	08008590 	.word	0x08008590
 8006d14:	3ff00000 	.word	0x3ff00000
 8006d18:	40240000 	.word	0x40240000
 8006d1c:	401c0000 	.word	0x401c0000
 8006d20:	40140000 	.word	0x40140000
 8006d24:	3fe00000 	.word	0x3fe00000
 8006d28:	4631      	mov	r1, r6
 8006d2a:	4628      	mov	r0, r5
 8006d2c:	f7f9 fc64 	bl	80005f8 <__aeabi_dmul>
 8006d30:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006d34:	9415      	str	r4, [sp, #84]	@ 0x54
 8006d36:	4656      	mov	r6, sl
 8006d38:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006d3c:	f7f9 ff0c 	bl	8000b58 <__aeabi_d2iz>
 8006d40:	4605      	mov	r5, r0
 8006d42:	f7f9 fbef 	bl	8000524 <__aeabi_i2d>
 8006d46:	4602      	mov	r2, r0
 8006d48:	460b      	mov	r3, r1
 8006d4a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006d4e:	f7f9 fa9b 	bl	8000288 <__aeabi_dsub>
 8006d52:	3530      	adds	r5, #48	@ 0x30
 8006d54:	f806 5b01 	strb.w	r5, [r6], #1
 8006d58:	4602      	mov	r2, r0
 8006d5a:	460b      	mov	r3, r1
 8006d5c:	42a6      	cmp	r6, r4
 8006d5e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006d62:	f04f 0200 	mov.w	r2, #0
 8006d66:	d124      	bne.n	8006db2 <_dtoa_r+0x662>
 8006d68:	4bac      	ldr	r3, [pc, #688]	@ (800701c <_dtoa_r+0x8cc>)
 8006d6a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006d6e:	f7f9 fa8d 	bl	800028c <__adddf3>
 8006d72:	4602      	mov	r2, r0
 8006d74:	460b      	mov	r3, r1
 8006d76:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006d7a:	f7f9 fecd 	bl	8000b18 <__aeabi_dcmpgt>
 8006d7e:	2800      	cmp	r0, #0
 8006d80:	d145      	bne.n	8006e0e <_dtoa_r+0x6be>
 8006d82:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006d86:	49a5      	ldr	r1, [pc, #660]	@ (800701c <_dtoa_r+0x8cc>)
 8006d88:	2000      	movs	r0, #0
 8006d8a:	f7f9 fa7d 	bl	8000288 <__aeabi_dsub>
 8006d8e:	4602      	mov	r2, r0
 8006d90:	460b      	mov	r3, r1
 8006d92:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006d96:	f7f9 fea1 	bl	8000adc <__aeabi_dcmplt>
 8006d9a:	2800      	cmp	r0, #0
 8006d9c:	f43f aef5 	beq.w	8006b8a <_dtoa_r+0x43a>
 8006da0:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8006da2:	1e73      	subs	r3, r6, #1
 8006da4:	9315      	str	r3, [sp, #84]	@ 0x54
 8006da6:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006daa:	2b30      	cmp	r3, #48	@ 0x30
 8006dac:	d0f8      	beq.n	8006da0 <_dtoa_r+0x650>
 8006dae:	9f04      	ldr	r7, [sp, #16]
 8006db0:	e73e      	b.n	8006c30 <_dtoa_r+0x4e0>
 8006db2:	4b9b      	ldr	r3, [pc, #620]	@ (8007020 <_dtoa_r+0x8d0>)
 8006db4:	f7f9 fc20 	bl	80005f8 <__aeabi_dmul>
 8006db8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006dbc:	e7bc      	b.n	8006d38 <_dtoa_r+0x5e8>
 8006dbe:	d10c      	bne.n	8006dda <_dtoa_r+0x68a>
 8006dc0:	4b98      	ldr	r3, [pc, #608]	@ (8007024 <_dtoa_r+0x8d4>)
 8006dc2:	2200      	movs	r2, #0
 8006dc4:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006dc8:	f7f9 fc16 	bl	80005f8 <__aeabi_dmul>
 8006dcc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006dd0:	f7f9 fe98 	bl	8000b04 <__aeabi_dcmpge>
 8006dd4:	2800      	cmp	r0, #0
 8006dd6:	f000 8157 	beq.w	8007088 <_dtoa_r+0x938>
 8006dda:	2400      	movs	r4, #0
 8006ddc:	4625      	mov	r5, r4
 8006dde:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006de0:	43db      	mvns	r3, r3
 8006de2:	9304      	str	r3, [sp, #16]
 8006de4:	4656      	mov	r6, sl
 8006de6:	2700      	movs	r7, #0
 8006de8:	4621      	mov	r1, r4
 8006dea:	4658      	mov	r0, fp
 8006dec:	f000 fbb4 	bl	8007558 <_Bfree>
 8006df0:	2d00      	cmp	r5, #0
 8006df2:	d0dc      	beq.n	8006dae <_dtoa_r+0x65e>
 8006df4:	b12f      	cbz	r7, 8006e02 <_dtoa_r+0x6b2>
 8006df6:	42af      	cmp	r7, r5
 8006df8:	d003      	beq.n	8006e02 <_dtoa_r+0x6b2>
 8006dfa:	4639      	mov	r1, r7
 8006dfc:	4658      	mov	r0, fp
 8006dfe:	f000 fbab 	bl	8007558 <_Bfree>
 8006e02:	4629      	mov	r1, r5
 8006e04:	4658      	mov	r0, fp
 8006e06:	f000 fba7 	bl	8007558 <_Bfree>
 8006e0a:	e7d0      	b.n	8006dae <_dtoa_r+0x65e>
 8006e0c:	9704      	str	r7, [sp, #16]
 8006e0e:	4633      	mov	r3, r6
 8006e10:	461e      	mov	r6, r3
 8006e12:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006e16:	2a39      	cmp	r2, #57	@ 0x39
 8006e18:	d107      	bne.n	8006e2a <_dtoa_r+0x6da>
 8006e1a:	459a      	cmp	sl, r3
 8006e1c:	d1f8      	bne.n	8006e10 <_dtoa_r+0x6c0>
 8006e1e:	9a04      	ldr	r2, [sp, #16]
 8006e20:	3201      	adds	r2, #1
 8006e22:	9204      	str	r2, [sp, #16]
 8006e24:	2230      	movs	r2, #48	@ 0x30
 8006e26:	f88a 2000 	strb.w	r2, [sl]
 8006e2a:	781a      	ldrb	r2, [r3, #0]
 8006e2c:	3201      	adds	r2, #1
 8006e2e:	701a      	strb	r2, [r3, #0]
 8006e30:	e7bd      	b.n	8006dae <_dtoa_r+0x65e>
 8006e32:	4b7b      	ldr	r3, [pc, #492]	@ (8007020 <_dtoa_r+0x8d0>)
 8006e34:	2200      	movs	r2, #0
 8006e36:	f7f9 fbdf 	bl	80005f8 <__aeabi_dmul>
 8006e3a:	2200      	movs	r2, #0
 8006e3c:	2300      	movs	r3, #0
 8006e3e:	4604      	mov	r4, r0
 8006e40:	460d      	mov	r5, r1
 8006e42:	f7f9 fe41 	bl	8000ac8 <__aeabi_dcmpeq>
 8006e46:	2800      	cmp	r0, #0
 8006e48:	f43f aebb 	beq.w	8006bc2 <_dtoa_r+0x472>
 8006e4c:	e6f0      	b.n	8006c30 <_dtoa_r+0x4e0>
 8006e4e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8006e50:	2a00      	cmp	r2, #0
 8006e52:	f000 80db 	beq.w	800700c <_dtoa_r+0x8bc>
 8006e56:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006e58:	2a01      	cmp	r2, #1
 8006e5a:	f300 80bf 	bgt.w	8006fdc <_dtoa_r+0x88c>
 8006e5e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8006e60:	2a00      	cmp	r2, #0
 8006e62:	f000 80b7 	beq.w	8006fd4 <_dtoa_r+0x884>
 8006e66:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8006e6a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006e6c:	4646      	mov	r6, r8
 8006e6e:	9a08      	ldr	r2, [sp, #32]
 8006e70:	2101      	movs	r1, #1
 8006e72:	441a      	add	r2, r3
 8006e74:	4658      	mov	r0, fp
 8006e76:	4498      	add	r8, r3
 8006e78:	9208      	str	r2, [sp, #32]
 8006e7a:	f000 fc21 	bl	80076c0 <__i2b>
 8006e7e:	4605      	mov	r5, r0
 8006e80:	b15e      	cbz	r6, 8006e9a <_dtoa_r+0x74a>
 8006e82:	9b08      	ldr	r3, [sp, #32]
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	dd08      	ble.n	8006e9a <_dtoa_r+0x74a>
 8006e88:	42b3      	cmp	r3, r6
 8006e8a:	9a08      	ldr	r2, [sp, #32]
 8006e8c:	bfa8      	it	ge
 8006e8e:	4633      	movge	r3, r6
 8006e90:	eba8 0803 	sub.w	r8, r8, r3
 8006e94:	1af6      	subs	r6, r6, r3
 8006e96:	1ad3      	subs	r3, r2, r3
 8006e98:	9308      	str	r3, [sp, #32]
 8006e9a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006e9c:	b1f3      	cbz	r3, 8006edc <_dtoa_r+0x78c>
 8006e9e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	f000 80b7 	beq.w	8007014 <_dtoa_r+0x8c4>
 8006ea6:	b18c      	cbz	r4, 8006ecc <_dtoa_r+0x77c>
 8006ea8:	4629      	mov	r1, r5
 8006eaa:	4622      	mov	r2, r4
 8006eac:	4658      	mov	r0, fp
 8006eae:	f000 fcc7 	bl	8007840 <__pow5mult>
 8006eb2:	464a      	mov	r2, r9
 8006eb4:	4601      	mov	r1, r0
 8006eb6:	4605      	mov	r5, r0
 8006eb8:	4658      	mov	r0, fp
 8006eba:	f000 fc17 	bl	80076ec <__multiply>
 8006ebe:	4649      	mov	r1, r9
 8006ec0:	9004      	str	r0, [sp, #16]
 8006ec2:	4658      	mov	r0, fp
 8006ec4:	f000 fb48 	bl	8007558 <_Bfree>
 8006ec8:	9b04      	ldr	r3, [sp, #16]
 8006eca:	4699      	mov	r9, r3
 8006ecc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006ece:	1b1a      	subs	r2, r3, r4
 8006ed0:	d004      	beq.n	8006edc <_dtoa_r+0x78c>
 8006ed2:	4649      	mov	r1, r9
 8006ed4:	4658      	mov	r0, fp
 8006ed6:	f000 fcb3 	bl	8007840 <__pow5mult>
 8006eda:	4681      	mov	r9, r0
 8006edc:	2101      	movs	r1, #1
 8006ede:	4658      	mov	r0, fp
 8006ee0:	f000 fbee 	bl	80076c0 <__i2b>
 8006ee4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006ee6:	4604      	mov	r4, r0
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	f000 81cf 	beq.w	800728c <_dtoa_r+0xb3c>
 8006eee:	461a      	mov	r2, r3
 8006ef0:	4601      	mov	r1, r0
 8006ef2:	4658      	mov	r0, fp
 8006ef4:	f000 fca4 	bl	8007840 <__pow5mult>
 8006ef8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006efa:	2b01      	cmp	r3, #1
 8006efc:	4604      	mov	r4, r0
 8006efe:	f300 8095 	bgt.w	800702c <_dtoa_r+0x8dc>
 8006f02:	9b02      	ldr	r3, [sp, #8]
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	f040 8087 	bne.w	8007018 <_dtoa_r+0x8c8>
 8006f0a:	9b03      	ldr	r3, [sp, #12]
 8006f0c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	f040 8089 	bne.w	8007028 <_dtoa_r+0x8d8>
 8006f16:	9b03      	ldr	r3, [sp, #12]
 8006f18:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006f1c:	0d1b      	lsrs	r3, r3, #20
 8006f1e:	051b      	lsls	r3, r3, #20
 8006f20:	b12b      	cbz	r3, 8006f2e <_dtoa_r+0x7de>
 8006f22:	9b08      	ldr	r3, [sp, #32]
 8006f24:	3301      	adds	r3, #1
 8006f26:	9308      	str	r3, [sp, #32]
 8006f28:	f108 0801 	add.w	r8, r8, #1
 8006f2c:	2301      	movs	r3, #1
 8006f2e:	930a      	str	r3, [sp, #40]	@ 0x28
 8006f30:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	f000 81b0 	beq.w	8007298 <_dtoa_r+0xb48>
 8006f38:	6923      	ldr	r3, [r4, #16]
 8006f3a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006f3e:	6918      	ldr	r0, [r3, #16]
 8006f40:	f000 fb72 	bl	8007628 <__hi0bits>
 8006f44:	f1c0 0020 	rsb	r0, r0, #32
 8006f48:	9b08      	ldr	r3, [sp, #32]
 8006f4a:	4418      	add	r0, r3
 8006f4c:	f010 001f 	ands.w	r0, r0, #31
 8006f50:	d077      	beq.n	8007042 <_dtoa_r+0x8f2>
 8006f52:	f1c0 0320 	rsb	r3, r0, #32
 8006f56:	2b04      	cmp	r3, #4
 8006f58:	dd6b      	ble.n	8007032 <_dtoa_r+0x8e2>
 8006f5a:	9b08      	ldr	r3, [sp, #32]
 8006f5c:	f1c0 001c 	rsb	r0, r0, #28
 8006f60:	4403      	add	r3, r0
 8006f62:	4480      	add	r8, r0
 8006f64:	4406      	add	r6, r0
 8006f66:	9308      	str	r3, [sp, #32]
 8006f68:	f1b8 0f00 	cmp.w	r8, #0
 8006f6c:	dd05      	ble.n	8006f7a <_dtoa_r+0x82a>
 8006f6e:	4649      	mov	r1, r9
 8006f70:	4642      	mov	r2, r8
 8006f72:	4658      	mov	r0, fp
 8006f74:	f000 fcbe 	bl	80078f4 <__lshift>
 8006f78:	4681      	mov	r9, r0
 8006f7a:	9b08      	ldr	r3, [sp, #32]
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	dd05      	ble.n	8006f8c <_dtoa_r+0x83c>
 8006f80:	4621      	mov	r1, r4
 8006f82:	461a      	mov	r2, r3
 8006f84:	4658      	mov	r0, fp
 8006f86:	f000 fcb5 	bl	80078f4 <__lshift>
 8006f8a:	4604      	mov	r4, r0
 8006f8c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d059      	beq.n	8007046 <_dtoa_r+0x8f6>
 8006f92:	4621      	mov	r1, r4
 8006f94:	4648      	mov	r0, r9
 8006f96:	f000 fd19 	bl	80079cc <__mcmp>
 8006f9a:	2800      	cmp	r0, #0
 8006f9c:	da53      	bge.n	8007046 <_dtoa_r+0x8f6>
 8006f9e:	1e7b      	subs	r3, r7, #1
 8006fa0:	9304      	str	r3, [sp, #16]
 8006fa2:	4649      	mov	r1, r9
 8006fa4:	2300      	movs	r3, #0
 8006fa6:	220a      	movs	r2, #10
 8006fa8:	4658      	mov	r0, fp
 8006faa:	f000 faf7 	bl	800759c <__multadd>
 8006fae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006fb0:	4681      	mov	r9, r0
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	f000 8172 	beq.w	800729c <_dtoa_r+0xb4c>
 8006fb8:	2300      	movs	r3, #0
 8006fba:	4629      	mov	r1, r5
 8006fbc:	220a      	movs	r2, #10
 8006fbe:	4658      	mov	r0, fp
 8006fc0:	f000 faec 	bl	800759c <__multadd>
 8006fc4:	9b00      	ldr	r3, [sp, #0]
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	4605      	mov	r5, r0
 8006fca:	dc67      	bgt.n	800709c <_dtoa_r+0x94c>
 8006fcc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006fce:	2b02      	cmp	r3, #2
 8006fd0:	dc41      	bgt.n	8007056 <_dtoa_r+0x906>
 8006fd2:	e063      	b.n	800709c <_dtoa_r+0x94c>
 8006fd4:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8006fd6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8006fda:	e746      	b.n	8006e6a <_dtoa_r+0x71a>
 8006fdc:	9b07      	ldr	r3, [sp, #28]
 8006fde:	1e5c      	subs	r4, r3, #1
 8006fe0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006fe2:	42a3      	cmp	r3, r4
 8006fe4:	bfbf      	itttt	lt
 8006fe6:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8006fe8:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8006fea:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8006fec:	1ae3      	sublt	r3, r4, r3
 8006fee:	bfb4      	ite	lt
 8006ff0:	18d2      	addlt	r2, r2, r3
 8006ff2:	1b1c      	subge	r4, r3, r4
 8006ff4:	9b07      	ldr	r3, [sp, #28]
 8006ff6:	bfbc      	itt	lt
 8006ff8:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8006ffa:	2400      	movlt	r4, #0
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	bfb5      	itete	lt
 8007000:	eba8 0603 	sublt.w	r6, r8, r3
 8007004:	9b07      	ldrge	r3, [sp, #28]
 8007006:	2300      	movlt	r3, #0
 8007008:	4646      	movge	r6, r8
 800700a:	e730      	b.n	8006e6e <_dtoa_r+0x71e>
 800700c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800700e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8007010:	4646      	mov	r6, r8
 8007012:	e735      	b.n	8006e80 <_dtoa_r+0x730>
 8007014:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007016:	e75c      	b.n	8006ed2 <_dtoa_r+0x782>
 8007018:	2300      	movs	r3, #0
 800701a:	e788      	b.n	8006f2e <_dtoa_r+0x7de>
 800701c:	3fe00000 	.word	0x3fe00000
 8007020:	40240000 	.word	0x40240000
 8007024:	40140000 	.word	0x40140000
 8007028:	9b02      	ldr	r3, [sp, #8]
 800702a:	e780      	b.n	8006f2e <_dtoa_r+0x7de>
 800702c:	2300      	movs	r3, #0
 800702e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007030:	e782      	b.n	8006f38 <_dtoa_r+0x7e8>
 8007032:	d099      	beq.n	8006f68 <_dtoa_r+0x818>
 8007034:	9a08      	ldr	r2, [sp, #32]
 8007036:	331c      	adds	r3, #28
 8007038:	441a      	add	r2, r3
 800703a:	4498      	add	r8, r3
 800703c:	441e      	add	r6, r3
 800703e:	9208      	str	r2, [sp, #32]
 8007040:	e792      	b.n	8006f68 <_dtoa_r+0x818>
 8007042:	4603      	mov	r3, r0
 8007044:	e7f6      	b.n	8007034 <_dtoa_r+0x8e4>
 8007046:	9b07      	ldr	r3, [sp, #28]
 8007048:	9704      	str	r7, [sp, #16]
 800704a:	2b00      	cmp	r3, #0
 800704c:	dc20      	bgt.n	8007090 <_dtoa_r+0x940>
 800704e:	9300      	str	r3, [sp, #0]
 8007050:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007052:	2b02      	cmp	r3, #2
 8007054:	dd1e      	ble.n	8007094 <_dtoa_r+0x944>
 8007056:	9b00      	ldr	r3, [sp, #0]
 8007058:	2b00      	cmp	r3, #0
 800705a:	f47f aec0 	bne.w	8006dde <_dtoa_r+0x68e>
 800705e:	4621      	mov	r1, r4
 8007060:	2205      	movs	r2, #5
 8007062:	4658      	mov	r0, fp
 8007064:	f000 fa9a 	bl	800759c <__multadd>
 8007068:	4601      	mov	r1, r0
 800706a:	4604      	mov	r4, r0
 800706c:	4648      	mov	r0, r9
 800706e:	f000 fcad 	bl	80079cc <__mcmp>
 8007072:	2800      	cmp	r0, #0
 8007074:	f77f aeb3 	ble.w	8006dde <_dtoa_r+0x68e>
 8007078:	4656      	mov	r6, sl
 800707a:	2331      	movs	r3, #49	@ 0x31
 800707c:	f806 3b01 	strb.w	r3, [r6], #1
 8007080:	9b04      	ldr	r3, [sp, #16]
 8007082:	3301      	adds	r3, #1
 8007084:	9304      	str	r3, [sp, #16]
 8007086:	e6ae      	b.n	8006de6 <_dtoa_r+0x696>
 8007088:	9c07      	ldr	r4, [sp, #28]
 800708a:	9704      	str	r7, [sp, #16]
 800708c:	4625      	mov	r5, r4
 800708e:	e7f3      	b.n	8007078 <_dtoa_r+0x928>
 8007090:	9b07      	ldr	r3, [sp, #28]
 8007092:	9300      	str	r3, [sp, #0]
 8007094:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007096:	2b00      	cmp	r3, #0
 8007098:	f000 8104 	beq.w	80072a4 <_dtoa_r+0xb54>
 800709c:	2e00      	cmp	r6, #0
 800709e:	dd05      	ble.n	80070ac <_dtoa_r+0x95c>
 80070a0:	4629      	mov	r1, r5
 80070a2:	4632      	mov	r2, r6
 80070a4:	4658      	mov	r0, fp
 80070a6:	f000 fc25 	bl	80078f4 <__lshift>
 80070aa:	4605      	mov	r5, r0
 80070ac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d05a      	beq.n	8007168 <_dtoa_r+0xa18>
 80070b2:	6869      	ldr	r1, [r5, #4]
 80070b4:	4658      	mov	r0, fp
 80070b6:	f000 fa0f 	bl	80074d8 <_Balloc>
 80070ba:	4606      	mov	r6, r0
 80070bc:	b928      	cbnz	r0, 80070ca <_dtoa_r+0x97a>
 80070be:	4b84      	ldr	r3, [pc, #528]	@ (80072d0 <_dtoa_r+0xb80>)
 80070c0:	4602      	mov	r2, r0
 80070c2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80070c6:	f7ff bb5a 	b.w	800677e <_dtoa_r+0x2e>
 80070ca:	692a      	ldr	r2, [r5, #16]
 80070cc:	3202      	adds	r2, #2
 80070ce:	0092      	lsls	r2, r2, #2
 80070d0:	f105 010c 	add.w	r1, r5, #12
 80070d4:	300c      	adds	r0, #12
 80070d6:	f7ff faa2 	bl	800661e <memcpy>
 80070da:	2201      	movs	r2, #1
 80070dc:	4631      	mov	r1, r6
 80070de:	4658      	mov	r0, fp
 80070e0:	f000 fc08 	bl	80078f4 <__lshift>
 80070e4:	f10a 0301 	add.w	r3, sl, #1
 80070e8:	9307      	str	r3, [sp, #28]
 80070ea:	9b00      	ldr	r3, [sp, #0]
 80070ec:	4453      	add	r3, sl
 80070ee:	930b      	str	r3, [sp, #44]	@ 0x2c
 80070f0:	9b02      	ldr	r3, [sp, #8]
 80070f2:	f003 0301 	and.w	r3, r3, #1
 80070f6:	462f      	mov	r7, r5
 80070f8:	930a      	str	r3, [sp, #40]	@ 0x28
 80070fa:	4605      	mov	r5, r0
 80070fc:	9b07      	ldr	r3, [sp, #28]
 80070fe:	4621      	mov	r1, r4
 8007100:	3b01      	subs	r3, #1
 8007102:	4648      	mov	r0, r9
 8007104:	9300      	str	r3, [sp, #0]
 8007106:	f7ff fa98 	bl	800663a <quorem>
 800710a:	4639      	mov	r1, r7
 800710c:	9002      	str	r0, [sp, #8]
 800710e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8007112:	4648      	mov	r0, r9
 8007114:	f000 fc5a 	bl	80079cc <__mcmp>
 8007118:	462a      	mov	r2, r5
 800711a:	9008      	str	r0, [sp, #32]
 800711c:	4621      	mov	r1, r4
 800711e:	4658      	mov	r0, fp
 8007120:	f000 fc70 	bl	8007a04 <__mdiff>
 8007124:	68c2      	ldr	r2, [r0, #12]
 8007126:	4606      	mov	r6, r0
 8007128:	bb02      	cbnz	r2, 800716c <_dtoa_r+0xa1c>
 800712a:	4601      	mov	r1, r0
 800712c:	4648      	mov	r0, r9
 800712e:	f000 fc4d 	bl	80079cc <__mcmp>
 8007132:	4602      	mov	r2, r0
 8007134:	4631      	mov	r1, r6
 8007136:	4658      	mov	r0, fp
 8007138:	920e      	str	r2, [sp, #56]	@ 0x38
 800713a:	f000 fa0d 	bl	8007558 <_Bfree>
 800713e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007140:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007142:	9e07      	ldr	r6, [sp, #28]
 8007144:	ea43 0102 	orr.w	r1, r3, r2
 8007148:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800714a:	4319      	orrs	r1, r3
 800714c:	d110      	bne.n	8007170 <_dtoa_r+0xa20>
 800714e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007152:	d029      	beq.n	80071a8 <_dtoa_r+0xa58>
 8007154:	9b08      	ldr	r3, [sp, #32]
 8007156:	2b00      	cmp	r3, #0
 8007158:	dd02      	ble.n	8007160 <_dtoa_r+0xa10>
 800715a:	9b02      	ldr	r3, [sp, #8]
 800715c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8007160:	9b00      	ldr	r3, [sp, #0]
 8007162:	f883 8000 	strb.w	r8, [r3]
 8007166:	e63f      	b.n	8006de8 <_dtoa_r+0x698>
 8007168:	4628      	mov	r0, r5
 800716a:	e7bb      	b.n	80070e4 <_dtoa_r+0x994>
 800716c:	2201      	movs	r2, #1
 800716e:	e7e1      	b.n	8007134 <_dtoa_r+0x9e4>
 8007170:	9b08      	ldr	r3, [sp, #32]
 8007172:	2b00      	cmp	r3, #0
 8007174:	db04      	blt.n	8007180 <_dtoa_r+0xa30>
 8007176:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007178:	430b      	orrs	r3, r1
 800717a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800717c:	430b      	orrs	r3, r1
 800717e:	d120      	bne.n	80071c2 <_dtoa_r+0xa72>
 8007180:	2a00      	cmp	r2, #0
 8007182:	dded      	ble.n	8007160 <_dtoa_r+0xa10>
 8007184:	4649      	mov	r1, r9
 8007186:	2201      	movs	r2, #1
 8007188:	4658      	mov	r0, fp
 800718a:	f000 fbb3 	bl	80078f4 <__lshift>
 800718e:	4621      	mov	r1, r4
 8007190:	4681      	mov	r9, r0
 8007192:	f000 fc1b 	bl	80079cc <__mcmp>
 8007196:	2800      	cmp	r0, #0
 8007198:	dc03      	bgt.n	80071a2 <_dtoa_r+0xa52>
 800719a:	d1e1      	bne.n	8007160 <_dtoa_r+0xa10>
 800719c:	f018 0f01 	tst.w	r8, #1
 80071a0:	d0de      	beq.n	8007160 <_dtoa_r+0xa10>
 80071a2:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80071a6:	d1d8      	bne.n	800715a <_dtoa_r+0xa0a>
 80071a8:	9a00      	ldr	r2, [sp, #0]
 80071aa:	2339      	movs	r3, #57	@ 0x39
 80071ac:	7013      	strb	r3, [r2, #0]
 80071ae:	4633      	mov	r3, r6
 80071b0:	461e      	mov	r6, r3
 80071b2:	3b01      	subs	r3, #1
 80071b4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80071b8:	2a39      	cmp	r2, #57	@ 0x39
 80071ba:	d052      	beq.n	8007262 <_dtoa_r+0xb12>
 80071bc:	3201      	adds	r2, #1
 80071be:	701a      	strb	r2, [r3, #0]
 80071c0:	e612      	b.n	8006de8 <_dtoa_r+0x698>
 80071c2:	2a00      	cmp	r2, #0
 80071c4:	dd07      	ble.n	80071d6 <_dtoa_r+0xa86>
 80071c6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80071ca:	d0ed      	beq.n	80071a8 <_dtoa_r+0xa58>
 80071cc:	9a00      	ldr	r2, [sp, #0]
 80071ce:	f108 0301 	add.w	r3, r8, #1
 80071d2:	7013      	strb	r3, [r2, #0]
 80071d4:	e608      	b.n	8006de8 <_dtoa_r+0x698>
 80071d6:	9b07      	ldr	r3, [sp, #28]
 80071d8:	9a07      	ldr	r2, [sp, #28]
 80071da:	f803 8c01 	strb.w	r8, [r3, #-1]
 80071de:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80071e0:	4293      	cmp	r3, r2
 80071e2:	d028      	beq.n	8007236 <_dtoa_r+0xae6>
 80071e4:	4649      	mov	r1, r9
 80071e6:	2300      	movs	r3, #0
 80071e8:	220a      	movs	r2, #10
 80071ea:	4658      	mov	r0, fp
 80071ec:	f000 f9d6 	bl	800759c <__multadd>
 80071f0:	42af      	cmp	r7, r5
 80071f2:	4681      	mov	r9, r0
 80071f4:	f04f 0300 	mov.w	r3, #0
 80071f8:	f04f 020a 	mov.w	r2, #10
 80071fc:	4639      	mov	r1, r7
 80071fe:	4658      	mov	r0, fp
 8007200:	d107      	bne.n	8007212 <_dtoa_r+0xac2>
 8007202:	f000 f9cb 	bl	800759c <__multadd>
 8007206:	4607      	mov	r7, r0
 8007208:	4605      	mov	r5, r0
 800720a:	9b07      	ldr	r3, [sp, #28]
 800720c:	3301      	adds	r3, #1
 800720e:	9307      	str	r3, [sp, #28]
 8007210:	e774      	b.n	80070fc <_dtoa_r+0x9ac>
 8007212:	f000 f9c3 	bl	800759c <__multadd>
 8007216:	4629      	mov	r1, r5
 8007218:	4607      	mov	r7, r0
 800721a:	2300      	movs	r3, #0
 800721c:	220a      	movs	r2, #10
 800721e:	4658      	mov	r0, fp
 8007220:	f000 f9bc 	bl	800759c <__multadd>
 8007224:	4605      	mov	r5, r0
 8007226:	e7f0      	b.n	800720a <_dtoa_r+0xaba>
 8007228:	9b00      	ldr	r3, [sp, #0]
 800722a:	2b00      	cmp	r3, #0
 800722c:	bfcc      	ite	gt
 800722e:	461e      	movgt	r6, r3
 8007230:	2601      	movle	r6, #1
 8007232:	4456      	add	r6, sl
 8007234:	2700      	movs	r7, #0
 8007236:	4649      	mov	r1, r9
 8007238:	2201      	movs	r2, #1
 800723a:	4658      	mov	r0, fp
 800723c:	f000 fb5a 	bl	80078f4 <__lshift>
 8007240:	4621      	mov	r1, r4
 8007242:	4681      	mov	r9, r0
 8007244:	f000 fbc2 	bl	80079cc <__mcmp>
 8007248:	2800      	cmp	r0, #0
 800724a:	dcb0      	bgt.n	80071ae <_dtoa_r+0xa5e>
 800724c:	d102      	bne.n	8007254 <_dtoa_r+0xb04>
 800724e:	f018 0f01 	tst.w	r8, #1
 8007252:	d1ac      	bne.n	80071ae <_dtoa_r+0xa5e>
 8007254:	4633      	mov	r3, r6
 8007256:	461e      	mov	r6, r3
 8007258:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800725c:	2a30      	cmp	r2, #48	@ 0x30
 800725e:	d0fa      	beq.n	8007256 <_dtoa_r+0xb06>
 8007260:	e5c2      	b.n	8006de8 <_dtoa_r+0x698>
 8007262:	459a      	cmp	sl, r3
 8007264:	d1a4      	bne.n	80071b0 <_dtoa_r+0xa60>
 8007266:	9b04      	ldr	r3, [sp, #16]
 8007268:	3301      	adds	r3, #1
 800726a:	9304      	str	r3, [sp, #16]
 800726c:	2331      	movs	r3, #49	@ 0x31
 800726e:	f88a 3000 	strb.w	r3, [sl]
 8007272:	e5b9      	b.n	8006de8 <_dtoa_r+0x698>
 8007274:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007276:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 80072d4 <_dtoa_r+0xb84>
 800727a:	b11b      	cbz	r3, 8007284 <_dtoa_r+0xb34>
 800727c:	f10a 0308 	add.w	r3, sl, #8
 8007280:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8007282:	6013      	str	r3, [r2, #0]
 8007284:	4650      	mov	r0, sl
 8007286:	b019      	add	sp, #100	@ 0x64
 8007288:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800728c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800728e:	2b01      	cmp	r3, #1
 8007290:	f77f ae37 	ble.w	8006f02 <_dtoa_r+0x7b2>
 8007294:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007296:	930a      	str	r3, [sp, #40]	@ 0x28
 8007298:	2001      	movs	r0, #1
 800729a:	e655      	b.n	8006f48 <_dtoa_r+0x7f8>
 800729c:	9b00      	ldr	r3, [sp, #0]
 800729e:	2b00      	cmp	r3, #0
 80072a0:	f77f aed6 	ble.w	8007050 <_dtoa_r+0x900>
 80072a4:	4656      	mov	r6, sl
 80072a6:	4621      	mov	r1, r4
 80072a8:	4648      	mov	r0, r9
 80072aa:	f7ff f9c6 	bl	800663a <quorem>
 80072ae:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80072b2:	f806 8b01 	strb.w	r8, [r6], #1
 80072b6:	9b00      	ldr	r3, [sp, #0]
 80072b8:	eba6 020a 	sub.w	r2, r6, sl
 80072bc:	4293      	cmp	r3, r2
 80072be:	ddb3      	ble.n	8007228 <_dtoa_r+0xad8>
 80072c0:	4649      	mov	r1, r9
 80072c2:	2300      	movs	r3, #0
 80072c4:	220a      	movs	r2, #10
 80072c6:	4658      	mov	r0, fp
 80072c8:	f000 f968 	bl	800759c <__multadd>
 80072cc:	4681      	mov	r9, r0
 80072ce:	e7ea      	b.n	80072a6 <_dtoa_r+0xb56>
 80072d0:	08008518 	.word	0x08008518
 80072d4:	0800849c 	.word	0x0800849c

080072d8 <_free_r>:
 80072d8:	b538      	push	{r3, r4, r5, lr}
 80072da:	4605      	mov	r5, r0
 80072dc:	2900      	cmp	r1, #0
 80072de:	d041      	beq.n	8007364 <_free_r+0x8c>
 80072e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80072e4:	1f0c      	subs	r4, r1, #4
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	bfb8      	it	lt
 80072ea:	18e4      	addlt	r4, r4, r3
 80072ec:	f000 f8e8 	bl	80074c0 <__malloc_lock>
 80072f0:	4a1d      	ldr	r2, [pc, #116]	@ (8007368 <_free_r+0x90>)
 80072f2:	6813      	ldr	r3, [r2, #0]
 80072f4:	b933      	cbnz	r3, 8007304 <_free_r+0x2c>
 80072f6:	6063      	str	r3, [r4, #4]
 80072f8:	6014      	str	r4, [r2, #0]
 80072fa:	4628      	mov	r0, r5
 80072fc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007300:	f000 b8e4 	b.w	80074cc <__malloc_unlock>
 8007304:	42a3      	cmp	r3, r4
 8007306:	d908      	bls.n	800731a <_free_r+0x42>
 8007308:	6820      	ldr	r0, [r4, #0]
 800730a:	1821      	adds	r1, r4, r0
 800730c:	428b      	cmp	r3, r1
 800730e:	bf01      	itttt	eq
 8007310:	6819      	ldreq	r1, [r3, #0]
 8007312:	685b      	ldreq	r3, [r3, #4]
 8007314:	1809      	addeq	r1, r1, r0
 8007316:	6021      	streq	r1, [r4, #0]
 8007318:	e7ed      	b.n	80072f6 <_free_r+0x1e>
 800731a:	461a      	mov	r2, r3
 800731c:	685b      	ldr	r3, [r3, #4]
 800731e:	b10b      	cbz	r3, 8007324 <_free_r+0x4c>
 8007320:	42a3      	cmp	r3, r4
 8007322:	d9fa      	bls.n	800731a <_free_r+0x42>
 8007324:	6811      	ldr	r1, [r2, #0]
 8007326:	1850      	adds	r0, r2, r1
 8007328:	42a0      	cmp	r0, r4
 800732a:	d10b      	bne.n	8007344 <_free_r+0x6c>
 800732c:	6820      	ldr	r0, [r4, #0]
 800732e:	4401      	add	r1, r0
 8007330:	1850      	adds	r0, r2, r1
 8007332:	4283      	cmp	r3, r0
 8007334:	6011      	str	r1, [r2, #0]
 8007336:	d1e0      	bne.n	80072fa <_free_r+0x22>
 8007338:	6818      	ldr	r0, [r3, #0]
 800733a:	685b      	ldr	r3, [r3, #4]
 800733c:	6053      	str	r3, [r2, #4]
 800733e:	4408      	add	r0, r1
 8007340:	6010      	str	r0, [r2, #0]
 8007342:	e7da      	b.n	80072fa <_free_r+0x22>
 8007344:	d902      	bls.n	800734c <_free_r+0x74>
 8007346:	230c      	movs	r3, #12
 8007348:	602b      	str	r3, [r5, #0]
 800734a:	e7d6      	b.n	80072fa <_free_r+0x22>
 800734c:	6820      	ldr	r0, [r4, #0]
 800734e:	1821      	adds	r1, r4, r0
 8007350:	428b      	cmp	r3, r1
 8007352:	bf04      	itt	eq
 8007354:	6819      	ldreq	r1, [r3, #0]
 8007356:	685b      	ldreq	r3, [r3, #4]
 8007358:	6063      	str	r3, [r4, #4]
 800735a:	bf04      	itt	eq
 800735c:	1809      	addeq	r1, r1, r0
 800735e:	6021      	streq	r1, [r4, #0]
 8007360:	6054      	str	r4, [r2, #4]
 8007362:	e7ca      	b.n	80072fa <_free_r+0x22>
 8007364:	bd38      	pop	{r3, r4, r5, pc}
 8007366:	bf00      	nop
 8007368:	20004d88 	.word	0x20004d88

0800736c <malloc>:
 800736c:	4b02      	ldr	r3, [pc, #8]	@ (8007378 <malloc+0xc>)
 800736e:	4601      	mov	r1, r0
 8007370:	6818      	ldr	r0, [r3, #0]
 8007372:	f000 b825 	b.w	80073c0 <_malloc_r>
 8007376:	bf00      	nop
 8007378:	2000001c 	.word	0x2000001c

0800737c <sbrk_aligned>:
 800737c:	b570      	push	{r4, r5, r6, lr}
 800737e:	4e0f      	ldr	r6, [pc, #60]	@ (80073bc <sbrk_aligned+0x40>)
 8007380:	460c      	mov	r4, r1
 8007382:	6831      	ldr	r1, [r6, #0]
 8007384:	4605      	mov	r5, r0
 8007386:	b911      	cbnz	r1, 800738e <sbrk_aligned+0x12>
 8007388:	f000 fcd4 	bl	8007d34 <_sbrk_r>
 800738c:	6030      	str	r0, [r6, #0]
 800738e:	4621      	mov	r1, r4
 8007390:	4628      	mov	r0, r5
 8007392:	f000 fccf 	bl	8007d34 <_sbrk_r>
 8007396:	1c43      	adds	r3, r0, #1
 8007398:	d103      	bne.n	80073a2 <sbrk_aligned+0x26>
 800739a:	f04f 34ff 	mov.w	r4, #4294967295
 800739e:	4620      	mov	r0, r4
 80073a0:	bd70      	pop	{r4, r5, r6, pc}
 80073a2:	1cc4      	adds	r4, r0, #3
 80073a4:	f024 0403 	bic.w	r4, r4, #3
 80073a8:	42a0      	cmp	r0, r4
 80073aa:	d0f8      	beq.n	800739e <sbrk_aligned+0x22>
 80073ac:	1a21      	subs	r1, r4, r0
 80073ae:	4628      	mov	r0, r5
 80073b0:	f000 fcc0 	bl	8007d34 <_sbrk_r>
 80073b4:	3001      	adds	r0, #1
 80073b6:	d1f2      	bne.n	800739e <sbrk_aligned+0x22>
 80073b8:	e7ef      	b.n	800739a <sbrk_aligned+0x1e>
 80073ba:	bf00      	nop
 80073bc:	20004d84 	.word	0x20004d84

080073c0 <_malloc_r>:
 80073c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80073c4:	1ccd      	adds	r5, r1, #3
 80073c6:	f025 0503 	bic.w	r5, r5, #3
 80073ca:	3508      	adds	r5, #8
 80073cc:	2d0c      	cmp	r5, #12
 80073ce:	bf38      	it	cc
 80073d0:	250c      	movcc	r5, #12
 80073d2:	2d00      	cmp	r5, #0
 80073d4:	4606      	mov	r6, r0
 80073d6:	db01      	blt.n	80073dc <_malloc_r+0x1c>
 80073d8:	42a9      	cmp	r1, r5
 80073da:	d904      	bls.n	80073e6 <_malloc_r+0x26>
 80073dc:	230c      	movs	r3, #12
 80073de:	6033      	str	r3, [r6, #0]
 80073e0:	2000      	movs	r0, #0
 80073e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80073e6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80074bc <_malloc_r+0xfc>
 80073ea:	f000 f869 	bl	80074c0 <__malloc_lock>
 80073ee:	f8d8 3000 	ldr.w	r3, [r8]
 80073f2:	461c      	mov	r4, r3
 80073f4:	bb44      	cbnz	r4, 8007448 <_malloc_r+0x88>
 80073f6:	4629      	mov	r1, r5
 80073f8:	4630      	mov	r0, r6
 80073fa:	f7ff ffbf 	bl	800737c <sbrk_aligned>
 80073fe:	1c43      	adds	r3, r0, #1
 8007400:	4604      	mov	r4, r0
 8007402:	d158      	bne.n	80074b6 <_malloc_r+0xf6>
 8007404:	f8d8 4000 	ldr.w	r4, [r8]
 8007408:	4627      	mov	r7, r4
 800740a:	2f00      	cmp	r7, #0
 800740c:	d143      	bne.n	8007496 <_malloc_r+0xd6>
 800740e:	2c00      	cmp	r4, #0
 8007410:	d04b      	beq.n	80074aa <_malloc_r+0xea>
 8007412:	6823      	ldr	r3, [r4, #0]
 8007414:	4639      	mov	r1, r7
 8007416:	4630      	mov	r0, r6
 8007418:	eb04 0903 	add.w	r9, r4, r3
 800741c:	f000 fc8a 	bl	8007d34 <_sbrk_r>
 8007420:	4581      	cmp	r9, r0
 8007422:	d142      	bne.n	80074aa <_malloc_r+0xea>
 8007424:	6821      	ldr	r1, [r4, #0]
 8007426:	1a6d      	subs	r5, r5, r1
 8007428:	4629      	mov	r1, r5
 800742a:	4630      	mov	r0, r6
 800742c:	f7ff ffa6 	bl	800737c <sbrk_aligned>
 8007430:	3001      	adds	r0, #1
 8007432:	d03a      	beq.n	80074aa <_malloc_r+0xea>
 8007434:	6823      	ldr	r3, [r4, #0]
 8007436:	442b      	add	r3, r5
 8007438:	6023      	str	r3, [r4, #0]
 800743a:	f8d8 3000 	ldr.w	r3, [r8]
 800743e:	685a      	ldr	r2, [r3, #4]
 8007440:	bb62      	cbnz	r2, 800749c <_malloc_r+0xdc>
 8007442:	f8c8 7000 	str.w	r7, [r8]
 8007446:	e00f      	b.n	8007468 <_malloc_r+0xa8>
 8007448:	6822      	ldr	r2, [r4, #0]
 800744a:	1b52      	subs	r2, r2, r5
 800744c:	d420      	bmi.n	8007490 <_malloc_r+0xd0>
 800744e:	2a0b      	cmp	r2, #11
 8007450:	d917      	bls.n	8007482 <_malloc_r+0xc2>
 8007452:	1961      	adds	r1, r4, r5
 8007454:	42a3      	cmp	r3, r4
 8007456:	6025      	str	r5, [r4, #0]
 8007458:	bf18      	it	ne
 800745a:	6059      	strne	r1, [r3, #4]
 800745c:	6863      	ldr	r3, [r4, #4]
 800745e:	bf08      	it	eq
 8007460:	f8c8 1000 	streq.w	r1, [r8]
 8007464:	5162      	str	r2, [r4, r5]
 8007466:	604b      	str	r3, [r1, #4]
 8007468:	4630      	mov	r0, r6
 800746a:	f000 f82f 	bl	80074cc <__malloc_unlock>
 800746e:	f104 000b 	add.w	r0, r4, #11
 8007472:	1d23      	adds	r3, r4, #4
 8007474:	f020 0007 	bic.w	r0, r0, #7
 8007478:	1ac2      	subs	r2, r0, r3
 800747a:	bf1c      	itt	ne
 800747c:	1a1b      	subne	r3, r3, r0
 800747e:	50a3      	strne	r3, [r4, r2]
 8007480:	e7af      	b.n	80073e2 <_malloc_r+0x22>
 8007482:	6862      	ldr	r2, [r4, #4]
 8007484:	42a3      	cmp	r3, r4
 8007486:	bf0c      	ite	eq
 8007488:	f8c8 2000 	streq.w	r2, [r8]
 800748c:	605a      	strne	r2, [r3, #4]
 800748e:	e7eb      	b.n	8007468 <_malloc_r+0xa8>
 8007490:	4623      	mov	r3, r4
 8007492:	6864      	ldr	r4, [r4, #4]
 8007494:	e7ae      	b.n	80073f4 <_malloc_r+0x34>
 8007496:	463c      	mov	r4, r7
 8007498:	687f      	ldr	r7, [r7, #4]
 800749a:	e7b6      	b.n	800740a <_malloc_r+0x4a>
 800749c:	461a      	mov	r2, r3
 800749e:	685b      	ldr	r3, [r3, #4]
 80074a0:	42a3      	cmp	r3, r4
 80074a2:	d1fb      	bne.n	800749c <_malloc_r+0xdc>
 80074a4:	2300      	movs	r3, #0
 80074a6:	6053      	str	r3, [r2, #4]
 80074a8:	e7de      	b.n	8007468 <_malloc_r+0xa8>
 80074aa:	230c      	movs	r3, #12
 80074ac:	6033      	str	r3, [r6, #0]
 80074ae:	4630      	mov	r0, r6
 80074b0:	f000 f80c 	bl	80074cc <__malloc_unlock>
 80074b4:	e794      	b.n	80073e0 <_malloc_r+0x20>
 80074b6:	6005      	str	r5, [r0, #0]
 80074b8:	e7d6      	b.n	8007468 <_malloc_r+0xa8>
 80074ba:	bf00      	nop
 80074bc:	20004d88 	.word	0x20004d88

080074c0 <__malloc_lock>:
 80074c0:	4801      	ldr	r0, [pc, #4]	@ (80074c8 <__malloc_lock+0x8>)
 80074c2:	f7ff b8aa 	b.w	800661a <__retarget_lock_acquire_recursive>
 80074c6:	bf00      	nop
 80074c8:	20004d80 	.word	0x20004d80

080074cc <__malloc_unlock>:
 80074cc:	4801      	ldr	r0, [pc, #4]	@ (80074d4 <__malloc_unlock+0x8>)
 80074ce:	f7ff b8a5 	b.w	800661c <__retarget_lock_release_recursive>
 80074d2:	bf00      	nop
 80074d4:	20004d80 	.word	0x20004d80

080074d8 <_Balloc>:
 80074d8:	b570      	push	{r4, r5, r6, lr}
 80074da:	69c6      	ldr	r6, [r0, #28]
 80074dc:	4604      	mov	r4, r0
 80074de:	460d      	mov	r5, r1
 80074e0:	b976      	cbnz	r6, 8007500 <_Balloc+0x28>
 80074e2:	2010      	movs	r0, #16
 80074e4:	f7ff ff42 	bl	800736c <malloc>
 80074e8:	4602      	mov	r2, r0
 80074ea:	61e0      	str	r0, [r4, #28]
 80074ec:	b920      	cbnz	r0, 80074f8 <_Balloc+0x20>
 80074ee:	4b18      	ldr	r3, [pc, #96]	@ (8007550 <_Balloc+0x78>)
 80074f0:	4818      	ldr	r0, [pc, #96]	@ (8007554 <_Balloc+0x7c>)
 80074f2:	216b      	movs	r1, #107	@ 0x6b
 80074f4:	f000 fc2e 	bl	8007d54 <__assert_func>
 80074f8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80074fc:	6006      	str	r6, [r0, #0]
 80074fe:	60c6      	str	r6, [r0, #12]
 8007500:	69e6      	ldr	r6, [r4, #28]
 8007502:	68f3      	ldr	r3, [r6, #12]
 8007504:	b183      	cbz	r3, 8007528 <_Balloc+0x50>
 8007506:	69e3      	ldr	r3, [r4, #28]
 8007508:	68db      	ldr	r3, [r3, #12]
 800750a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800750e:	b9b8      	cbnz	r0, 8007540 <_Balloc+0x68>
 8007510:	2101      	movs	r1, #1
 8007512:	fa01 f605 	lsl.w	r6, r1, r5
 8007516:	1d72      	adds	r2, r6, #5
 8007518:	0092      	lsls	r2, r2, #2
 800751a:	4620      	mov	r0, r4
 800751c:	f000 fc38 	bl	8007d90 <_calloc_r>
 8007520:	b160      	cbz	r0, 800753c <_Balloc+0x64>
 8007522:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007526:	e00e      	b.n	8007546 <_Balloc+0x6e>
 8007528:	2221      	movs	r2, #33	@ 0x21
 800752a:	2104      	movs	r1, #4
 800752c:	4620      	mov	r0, r4
 800752e:	f000 fc2f 	bl	8007d90 <_calloc_r>
 8007532:	69e3      	ldr	r3, [r4, #28]
 8007534:	60f0      	str	r0, [r6, #12]
 8007536:	68db      	ldr	r3, [r3, #12]
 8007538:	2b00      	cmp	r3, #0
 800753a:	d1e4      	bne.n	8007506 <_Balloc+0x2e>
 800753c:	2000      	movs	r0, #0
 800753e:	bd70      	pop	{r4, r5, r6, pc}
 8007540:	6802      	ldr	r2, [r0, #0]
 8007542:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007546:	2300      	movs	r3, #0
 8007548:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800754c:	e7f7      	b.n	800753e <_Balloc+0x66>
 800754e:	bf00      	nop
 8007550:	080084a9 	.word	0x080084a9
 8007554:	08008529 	.word	0x08008529

08007558 <_Bfree>:
 8007558:	b570      	push	{r4, r5, r6, lr}
 800755a:	69c6      	ldr	r6, [r0, #28]
 800755c:	4605      	mov	r5, r0
 800755e:	460c      	mov	r4, r1
 8007560:	b976      	cbnz	r6, 8007580 <_Bfree+0x28>
 8007562:	2010      	movs	r0, #16
 8007564:	f7ff ff02 	bl	800736c <malloc>
 8007568:	4602      	mov	r2, r0
 800756a:	61e8      	str	r0, [r5, #28]
 800756c:	b920      	cbnz	r0, 8007578 <_Bfree+0x20>
 800756e:	4b09      	ldr	r3, [pc, #36]	@ (8007594 <_Bfree+0x3c>)
 8007570:	4809      	ldr	r0, [pc, #36]	@ (8007598 <_Bfree+0x40>)
 8007572:	218f      	movs	r1, #143	@ 0x8f
 8007574:	f000 fbee 	bl	8007d54 <__assert_func>
 8007578:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800757c:	6006      	str	r6, [r0, #0]
 800757e:	60c6      	str	r6, [r0, #12]
 8007580:	b13c      	cbz	r4, 8007592 <_Bfree+0x3a>
 8007582:	69eb      	ldr	r3, [r5, #28]
 8007584:	6862      	ldr	r2, [r4, #4]
 8007586:	68db      	ldr	r3, [r3, #12]
 8007588:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800758c:	6021      	str	r1, [r4, #0]
 800758e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007592:	bd70      	pop	{r4, r5, r6, pc}
 8007594:	080084a9 	.word	0x080084a9
 8007598:	08008529 	.word	0x08008529

0800759c <__multadd>:
 800759c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80075a0:	690d      	ldr	r5, [r1, #16]
 80075a2:	4607      	mov	r7, r0
 80075a4:	460c      	mov	r4, r1
 80075a6:	461e      	mov	r6, r3
 80075a8:	f101 0c14 	add.w	ip, r1, #20
 80075ac:	2000      	movs	r0, #0
 80075ae:	f8dc 3000 	ldr.w	r3, [ip]
 80075b2:	b299      	uxth	r1, r3
 80075b4:	fb02 6101 	mla	r1, r2, r1, r6
 80075b8:	0c1e      	lsrs	r6, r3, #16
 80075ba:	0c0b      	lsrs	r3, r1, #16
 80075bc:	fb02 3306 	mla	r3, r2, r6, r3
 80075c0:	b289      	uxth	r1, r1
 80075c2:	3001      	adds	r0, #1
 80075c4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80075c8:	4285      	cmp	r5, r0
 80075ca:	f84c 1b04 	str.w	r1, [ip], #4
 80075ce:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80075d2:	dcec      	bgt.n	80075ae <__multadd+0x12>
 80075d4:	b30e      	cbz	r6, 800761a <__multadd+0x7e>
 80075d6:	68a3      	ldr	r3, [r4, #8]
 80075d8:	42ab      	cmp	r3, r5
 80075da:	dc19      	bgt.n	8007610 <__multadd+0x74>
 80075dc:	6861      	ldr	r1, [r4, #4]
 80075de:	4638      	mov	r0, r7
 80075e0:	3101      	adds	r1, #1
 80075e2:	f7ff ff79 	bl	80074d8 <_Balloc>
 80075e6:	4680      	mov	r8, r0
 80075e8:	b928      	cbnz	r0, 80075f6 <__multadd+0x5a>
 80075ea:	4602      	mov	r2, r0
 80075ec:	4b0c      	ldr	r3, [pc, #48]	@ (8007620 <__multadd+0x84>)
 80075ee:	480d      	ldr	r0, [pc, #52]	@ (8007624 <__multadd+0x88>)
 80075f0:	21ba      	movs	r1, #186	@ 0xba
 80075f2:	f000 fbaf 	bl	8007d54 <__assert_func>
 80075f6:	6922      	ldr	r2, [r4, #16]
 80075f8:	3202      	adds	r2, #2
 80075fa:	f104 010c 	add.w	r1, r4, #12
 80075fe:	0092      	lsls	r2, r2, #2
 8007600:	300c      	adds	r0, #12
 8007602:	f7ff f80c 	bl	800661e <memcpy>
 8007606:	4621      	mov	r1, r4
 8007608:	4638      	mov	r0, r7
 800760a:	f7ff ffa5 	bl	8007558 <_Bfree>
 800760e:	4644      	mov	r4, r8
 8007610:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007614:	3501      	adds	r5, #1
 8007616:	615e      	str	r6, [r3, #20]
 8007618:	6125      	str	r5, [r4, #16]
 800761a:	4620      	mov	r0, r4
 800761c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007620:	08008518 	.word	0x08008518
 8007624:	08008529 	.word	0x08008529

08007628 <__hi0bits>:
 8007628:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800762c:	4603      	mov	r3, r0
 800762e:	bf36      	itet	cc
 8007630:	0403      	lslcc	r3, r0, #16
 8007632:	2000      	movcs	r0, #0
 8007634:	2010      	movcc	r0, #16
 8007636:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800763a:	bf3c      	itt	cc
 800763c:	021b      	lslcc	r3, r3, #8
 800763e:	3008      	addcc	r0, #8
 8007640:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007644:	bf3c      	itt	cc
 8007646:	011b      	lslcc	r3, r3, #4
 8007648:	3004      	addcc	r0, #4
 800764a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800764e:	bf3c      	itt	cc
 8007650:	009b      	lslcc	r3, r3, #2
 8007652:	3002      	addcc	r0, #2
 8007654:	2b00      	cmp	r3, #0
 8007656:	db05      	blt.n	8007664 <__hi0bits+0x3c>
 8007658:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800765c:	f100 0001 	add.w	r0, r0, #1
 8007660:	bf08      	it	eq
 8007662:	2020      	moveq	r0, #32
 8007664:	4770      	bx	lr

08007666 <__lo0bits>:
 8007666:	6803      	ldr	r3, [r0, #0]
 8007668:	4602      	mov	r2, r0
 800766a:	f013 0007 	ands.w	r0, r3, #7
 800766e:	d00b      	beq.n	8007688 <__lo0bits+0x22>
 8007670:	07d9      	lsls	r1, r3, #31
 8007672:	d421      	bmi.n	80076b8 <__lo0bits+0x52>
 8007674:	0798      	lsls	r0, r3, #30
 8007676:	bf49      	itett	mi
 8007678:	085b      	lsrmi	r3, r3, #1
 800767a:	089b      	lsrpl	r3, r3, #2
 800767c:	2001      	movmi	r0, #1
 800767e:	6013      	strmi	r3, [r2, #0]
 8007680:	bf5c      	itt	pl
 8007682:	6013      	strpl	r3, [r2, #0]
 8007684:	2002      	movpl	r0, #2
 8007686:	4770      	bx	lr
 8007688:	b299      	uxth	r1, r3
 800768a:	b909      	cbnz	r1, 8007690 <__lo0bits+0x2a>
 800768c:	0c1b      	lsrs	r3, r3, #16
 800768e:	2010      	movs	r0, #16
 8007690:	b2d9      	uxtb	r1, r3
 8007692:	b909      	cbnz	r1, 8007698 <__lo0bits+0x32>
 8007694:	3008      	adds	r0, #8
 8007696:	0a1b      	lsrs	r3, r3, #8
 8007698:	0719      	lsls	r1, r3, #28
 800769a:	bf04      	itt	eq
 800769c:	091b      	lsreq	r3, r3, #4
 800769e:	3004      	addeq	r0, #4
 80076a0:	0799      	lsls	r1, r3, #30
 80076a2:	bf04      	itt	eq
 80076a4:	089b      	lsreq	r3, r3, #2
 80076a6:	3002      	addeq	r0, #2
 80076a8:	07d9      	lsls	r1, r3, #31
 80076aa:	d403      	bmi.n	80076b4 <__lo0bits+0x4e>
 80076ac:	085b      	lsrs	r3, r3, #1
 80076ae:	f100 0001 	add.w	r0, r0, #1
 80076b2:	d003      	beq.n	80076bc <__lo0bits+0x56>
 80076b4:	6013      	str	r3, [r2, #0]
 80076b6:	4770      	bx	lr
 80076b8:	2000      	movs	r0, #0
 80076ba:	4770      	bx	lr
 80076bc:	2020      	movs	r0, #32
 80076be:	4770      	bx	lr

080076c0 <__i2b>:
 80076c0:	b510      	push	{r4, lr}
 80076c2:	460c      	mov	r4, r1
 80076c4:	2101      	movs	r1, #1
 80076c6:	f7ff ff07 	bl	80074d8 <_Balloc>
 80076ca:	4602      	mov	r2, r0
 80076cc:	b928      	cbnz	r0, 80076da <__i2b+0x1a>
 80076ce:	4b05      	ldr	r3, [pc, #20]	@ (80076e4 <__i2b+0x24>)
 80076d0:	4805      	ldr	r0, [pc, #20]	@ (80076e8 <__i2b+0x28>)
 80076d2:	f240 1145 	movw	r1, #325	@ 0x145
 80076d6:	f000 fb3d 	bl	8007d54 <__assert_func>
 80076da:	2301      	movs	r3, #1
 80076dc:	6144      	str	r4, [r0, #20]
 80076de:	6103      	str	r3, [r0, #16]
 80076e0:	bd10      	pop	{r4, pc}
 80076e2:	bf00      	nop
 80076e4:	08008518 	.word	0x08008518
 80076e8:	08008529 	.word	0x08008529

080076ec <__multiply>:
 80076ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80076f0:	4614      	mov	r4, r2
 80076f2:	690a      	ldr	r2, [r1, #16]
 80076f4:	6923      	ldr	r3, [r4, #16]
 80076f6:	429a      	cmp	r2, r3
 80076f8:	bfa8      	it	ge
 80076fa:	4623      	movge	r3, r4
 80076fc:	460f      	mov	r7, r1
 80076fe:	bfa4      	itt	ge
 8007700:	460c      	movge	r4, r1
 8007702:	461f      	movge	r7, r3
 8007704:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8007708:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800770c:	68a3      	ldr	r3, [r4, #8]
 800770e:	6861      	ldr	r1, [r4, #4]
 8007710:	eb0a 0609 	add.w	r6, sl, r9
 8007714:	42b3      	cmp	r3, r6
 8007716:	b085      	sub	sp, #20
 8007718:	bfb8      	it	lt
 800771a:	3101      	addlt	r1, #1
 800771c:	f7ff fedc 	bl	80074d8 <_Balloc>
 8007720:	b930      	cbnz	r0, 8007730 <__multiply+0x44>
 8007722:	4602      	mov	r2, r0
 8007724:	4b44      	ldr	r3, [pc, #272]	@ (8007838 <__multiply+0x14c>)
 8007726:	4845      	ldr	r0, [pc, #276]	@ (800783c <__multiply+0x150>)
 8007728:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800772c:	f000 fb12 	bl	8007d54 <__assert_func>
 8007730:	f100 0514 	add.w	r5, r0, #20
 8007734:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007738:	462b      	mov	r3, r5
 800773a:	2200      	movs	r2, #0
 800773c:	4543      	cmp	r3, r8
 800773e:	d321      	bcc.n	8007784 <__multiply+0x98>
 8007740:	f107 0114 	add.w	r1, r7, #20
 8007744:	f104 0214 	add.w	r2, r4, #20
 8007748:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800774c:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8007750:	9302      	str	r3, [sp, #8]
 8007752:	1b13      	subs	r3, r2, r4
 8007754:	3b15      	subs	r3, #21
 8007756:	f023 0303 	bic.w	r3, r3, #3
 800775a:	3304      	adds	r3, #4
 800775c:	f104 0715 	add.w	r7, r4, #21
 8007760:	42ba      	cmp	r2, r7
 8007762:	bf38      	it	cc
 8007764:	2304      	movcc	r3, #4
 8007766:	9301      	str	r3, [sp, #4]
 8007768:	9b02      	ldr	r3, [sp, #8]
 800776a:	9103      	str	r1, [sp, #12]
 800776c:	428b      	cmp	r3, r1
 800776e:	d80c      	bhi.n	800778a <__multiply+0x9e>
 8007770:	2e00      	cmp	r6, #0
 8007772:	dd03      	ble.n	800777c <__multiply+0x90>
 8007774:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007778:	2b00      	cmp	r3, #0
 800777a:	d05b      	beq.n	8007834 <__multiply+0x148>
 800777c:	6106      	str	r6, [r0, #16]
 800777e:	b005      	add	sp, #20
 8007780:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007784:	f843 2b04 	str.w	r2, [r3], #4
 8007788:	e7d8      	b.n	800773c <__multiply+0x50>
 800778a:	f8b1 a000 	ldrh.w	sl, [r1]
 800778e:	f1ba 0f00 	cmp.w	sl, #0
 8007792:	d024      	beq.n	80077de <__multiply+0xf2>
 8007794:	f104 0e14 	add.w	lr, r4, #20
 8007798:	46a9      	mov	r9, r5
 800779a:	f04f 0c00 	mov.w	ip, #0
 800779e:	f85e 7b04 	ldr.w	r7, [lr], #4
 80077a2:	f8d9 3000 	ldr.w	r3, [r9]
 80077a6:	fa1f fb87 	uxth.w	fp, r7
 80077aa:	b29b      	uxth	r3, r3
 80077ac:	fb0a 330b 	mla	r3, sl, fp, r3
 80077b0:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 80077b4:	f8d9 7000 	ldr.w	r7, [r9]
 80077b8:	4463      	add	r3, ip
 80077ba:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80077be:	fb0a c70b 	mla	r7, sl, fp, ip
 80077c2:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80077c6:	b29b      	uxth	r3, r3
 80077c8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80077cc:	4572      	cmp	r2, lr
 80077ce:	f849 3b04 	str.w	r3, [r9], #4
 80077d2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80077d6:	d8e2      	bhi.n	800779e <__multiply+0xb2>
 80077d8:	9b01      	ldr	r3, [sp, #4]
 80077da:	f845 c003 	str.w	ip, [r5, r3]
 80077de:	9b03      	ldr	r3, [sp, #12]
 80077e0:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80077e4:	3104      	adds	r1, #4
 80077e6:	f1b9 0f00 	cmp.w	r9, #0
 80077ea:	d021      	beq.n	8007830 <__multiply+0x144>
 80077ec:	682b      	ldr	r3, [r5, #0]
 80077ee:	f104 0c14 	add.w	ip, r4, #20
 80077f2:	46ae      	mov	lr, r5
 80077f4:	f04f 0a00 	mov.w	sl, #0
 80077f8:	f8bc b000 	ldrh.w	fp, [ip]
 80077fc:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8007800:	fb09 770b 	mla	r7, r9, fp, r7
 8007804:	4457      	add	r7, sl
 8007806:	b29b      	uxth	r3, r3
 8007808:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800780c:	f84e 3b04 	str.w	r3, [lr], #4
 8007810:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007814:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007818:	f8be 3000 	ldrh.w	r3, [lr]
 800781c:	fb09 330a 	mla	r3, r9, sl, r3
 8007820:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8007824:	4562      	cmp	r2, ip
 8007826:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800782a:	d8e5      	bhi.n	80077f8 <__multiply+0x10c>
 800782c:	9f01      	ldr	r7, [sp, #4]
 800782e:	51eb      	str	r3, [r5, r7]
 8007830:	3504      	adds	r5, #4
 8007832:	e799      	b.n	8007768 <__multiply+0x7c>
 8007834:	3e01      	subs	r6, #1
 8007836:	e79b      	b.n	8007770 <__multiply+0x84>
 8007838:	08008518 	.word	0x08008518
 800783c:	08008529 	.word	0x08008529

08007840 <__pow5mult>:
 8007840:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007844:	4615      	mov	r5, r2
 8007846:	f012 0203 	ands.w	r2, r2, #3
 800784a:	4607      	mov	r7, r0
 800784c:	460e      	mov	r6, r1
 800784e:	d007      	beq.n	8007860 <__pow5mult+0x20>
 8007850:	4c25      	ldr	r4, [pc, #148]	@ (80078e8 <__pow5mult+0xa8>)
 8007852:	3a01      	subs	r2, #1
 8007854:	2300      	movs	r3, #0
 8007856:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800785a:	f7ff fe9f 	bl	800759c <__multadd>
 800785e:	4606      	mov	r6, r0
 8007860:	10ad      	asrs	r5, r5, #2
 8007862:	d03d      	beq.n	80078e0 <__pow5mult+0xa0>
 8007864:	69fc      	ldr	r4, [r7, #28]
 8007866:	b97c      	cbnz	r4, 8007888 <__pow5mult+0x48>
 8007868:	2010      	movs	r0, #16
 800786a:	f7ff fd7f 	bl	800736c <malloc>
 800786e:	4602      	mov	r2, r0
 8007870:	61f8      	str	r0, [r7, #28]
 8007872:	b928      	cbnz	r0, 8007880 <__pow5mult+0x40>
 8007874:	4b1d      	ldr	r3, [pc, #116]	@ (80078ec <__pow5mult+0xac>)
 8007876:	481e      	ldr	r0, [pc, #120]	@ (80078f0 <__pow5mult+0xb0>)
 8007878:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800787c:	f000 fa6a 	bl	8007d54 <__assert_func>
 8007880:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007884:	6004      	str	r4, [r0, #0]
 8007886:	60c4      	str	r4, [r0, #12]
 8007888:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800788c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007890:	b94c      	cbnz	r4, 80078a6 <__pow5mult+0x66>
 8007892:	f240 2171 	movw	r1, #625	@ 0x271
 8007896:	4638      	mov	r0, r7
 8007898:	f7ff ff12 	bl	80076c0 <__i2b>
 800789c:	2300      	movs	r3, #0
 800789e:	f8c8 0008 	str.w	r0, [r8, #8]
 80078a2:	4604      	mov	r4, r0
 80078a4:	6003      	str	r3, [r0, #0]
 80078a6:	f04f 0900 	mov.w	r9, #0
 80078aa:	07eb      	lsls	r3, r5, #31
 80078ac:	d50a      	bpl.n	80078c4 <__pow5mult+0x84>
 80078ae:	4631      	mov	r1, r6
 80078b0:	4622      	mov	r2, r4
 80078b2:	4638      	mov	r0, r7
 80078b4:	f7ff ff1a 	bl	80076ec <__multiply>
 80078b8:	4631      	mov	r1, r6
 80078ba:	4680      	mov	r8, r0
 80078bc:	4638      	mov	r0, r7
 80078be:	f7ff fe4b 	bl	8007558 <_Bfree>
 80078c2:	4646      	mov	r6, r8
 80078c4:	106d      	asrs	r5, r5, #1
 80078c6:	d00b      	beq.n	80078e0 <__pow5mult+0xa0>
 80078c8:	6820      	ldr	r0, [r4, #0]
 80078ca:	b938      	cbnz	r0, 80078dc <__pow5mult+0x9c>
 80078cc:	4622      	mov	r2, r4
 80078ce:	4621      	mov	r1, r4
 80078d0:	4638      	mov	r0, r7
 80078d2:	f7ff ff0b 	bl	80076ec <__multiply>
 80078d6:	6020      	str	r0, [r4, #0]
 80078d8:	f8c0 9000 	str.w	r9, [r0]
 80078dc:	4604      	mov	r4, r0
 80078de:	e7e4      	b.n	80078aa <__pow5mult+0x6a>
 80078e0:	4630      	mov	r0, r6
 80078e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80078e6:	bf00      	nop
 80078e8:	08008584 	.word	0x08008584
 80078ec:	080084a9 	.word	0x080084a9
 80078f0:	08008529 	.word	0x08008529

080078f4 <__lshift>:
 80078f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80078f8:	460c      	mov	r4, r1
 80078fa:	6849      	ldr	r1, [r1, #4]
 80078fc:	6923      	ldr	r3, [r4, #16]
 80078fe:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007902:	68a3      	ldr	r3, [r4, #8]
 8007904:	4607      	mov	r7, r0
 8007906:	4691      	mov	r9, r2
 8007908:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800790c:	f108 0601 	add.w	r6, r8, #1
 8007910:	42b3      	cmp	r3, r6
 8007912:	db0b      	blt.n	800792c <__lshift+0x38>
 8007914:	4638      	mov	r0, r7
 8007916:	f7ff fddf 	bl	80074d8 <_Balloc>
 800791a:	4605      	mov	r5, r0
 800791c:	b948      	cbnz	r0, 8007932 <__lshift+0x3e>
 800791e:	4602      	mov	r2, r0
 8007920:	4b28      	ldr	r3, [pc, #160]	@ (80079c4 <__lshift+0xd0>)
 8007922:	4829      	ldr	r0, [pc, #164]	@ (80079c8 <__lshift+0xd4>)
 8007924:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007928:	f000 fa14 	bl	8007d54 <__assert_func>
 800792c:	3101      	adds	r1, #1
 800792e:	005b      	lsls	r3, r3, #1
 8007930:	e7ee      	b.n	8007910 <__lshift+0x1c>
 8007932:	2300      	movs	r3, #0
 8007934:	f100 0114 	add.w	r1, r0, #20
 8007938:	f100 0210 	add.w	r2, r0, #16
 800793c:	4618      	mov	r0, r3
 800793e:	4553      	cmp	r3, sl
 8007940:	db33      	blt.n	80079aa <__lshift+0xb6>
 8007942:	6920      	ldr	r0, [r4, #16]
 8007944:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007948:	f104 0314 	add.w	r3, r4, #20
 800794c:	f019 091f 	ands.w	r9, r9, #31
 8007950:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007954:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007958:	d02b      	beq.n	80079b2 <__lshift+0xbe>
 800795a:	f1c9 0e20 	rsb	lr, r9, #32
 800795e:	468a      	mov	sl, r1
 8007960:	2200      	movs	r2, #0
 8007962:	6818      	ldr	r0, [r3, #0]
 8007964:	fa00 f009 	lsl.w	r0, r0, r9
 8007968:	4310      	orrs	r0, r2
 800796a:	f84a 0b04 	str.w	r0, [sl], #4
 800796e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007972:	459c      	cmp	ip, r3
 8007974:	fa22 f20e 	lsr.w	r2, r2, lr
 8007978:	d8f3      	bhi.n	8007962 <__lshift+0x6e>
 800797a:	ebac 0304 	sub.w	r3, ip, r4
 800797e:	3b15      	subs	r3, #21
 8007980:	f023 0303 	bic.w	r3, r3, #3
 8007984:	3304      	adds	r3, #4
 8007986:	f104 0015 	add.w	r0, r4, #21
 800798a:	4584      	cmp	ip, r0
 800798c:	bf38      	it	cc
 800798e:	2304      	movcc	r3, #4
 8007990:	50ca      	str	r2, [r1, r3]
 8007992:	b10a      	cbz	r2, 8007998 <__lshift+0xa4>
 8007994:	f108 0602 	add.w	r6, r8, #2
 8007998:	3e01      	subs	r6, #1
 800799a:	4638      	mov	r0, r7
 800799c:	612e      	str	r6, [r5, #16]
 800799e:	4621      	mov	r1, r4
 80079a0:	f7ff fdda 	bl	8007558 <_Bfree>
 80079a4:	4628      	mov	r0, r5
 80079a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80079aa:	f842 0f04 	str.w	r0, [r2, #4]!
 80079ae:	3301      	adds	r3, #1
 80079b0:	e7c5      	b.n	800793e <__lshift+0x4a>
 80079b2:	3904      	subs	r1, #4
 80079b4:	f853 2b04 	ldr.w	r2, [r3], #4
 80079b8:	f841 2f04 	str.w	r2, [r1, #4]!
 80079bc:	459c      	cmp	ip, r3
 80079be:	d8f9      	bhi.n	80079b4 <__lshift+0xc0>
 80079c0:	e7ea      	b.n	8007998 <__lshift+0xa4>
 80079c2:	bf00      	nop
 80079c4:	08008518 	.word	0x08008518
 80079c8:	08008529 	.word	0x08008529

080079cc <__mcmp>:
 80079cc:	690a      	ldr	r2, [r1, #16]
 80079ce:	4603      	mov	r3, r0
 80079d0:	6900      	ldr	r0, [r0, #16]
 80079d2:	1a80      	subs	r0, r0, r2
 80079d4:	b530      	push	{r4, r5, lr}
 80079d6:	d10e      	bne.n	80079f6 <__mcmp+0x2a>
 80079d8:	3314      	adds	r3, #20
 80079da:	3114      	adds	r1, #20
 80079dc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80079e0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80079e4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80079e8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80079ec:	4295      	cmp	r5, r2
 80079ee:	d003      	beq.n	80079f8 <__mcmp+0x2c>
 80079f0:	d205      	bcs.n	80079fe <__mcmp+0x32>
 80079f2:	f04f 30ff 	mov.w	r0, #4294967295
 80079f6:	bd30      	pop	{r4, r5, pc}
 80079f8:	42a3      	cmp	r3, r4
 80079fa:	d3f3      	bcc.n	80079e4 <__mcmp+0x18>
 80079fc:	e7fb      	b.n	80079f6 <__mcmp+0x2a>
 80079fe:	2001      	movs	r0, #1
 8007a00:	e7f9      	b.n	80079f6 <__mcmp+0x2a>
	...

08007a04 <__mdiff>:
 8007a04:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a08:	4689      	mov	r9, r1
 8007a0a:	4606      	mov	r6, r0
 8007a0c:	4611      	mov	r1, r2
 8007a0e:	4648      	mov	r0, r9
 8007a10:	4614      	mov	r4, r2
 8007a12:	f7ff ffdb 	bl	80079cc <__mcmp>
 8007a16:	1e05      	subs	r5, r0, #0
 8007a18:	d112      	bne.n	8007a40 <__mdiff+0x3c>
 8007a1a:	4629      	mov	r1, r5
 8007a1c:	4630      	mov	r0, r6
 8007a1e:	f7ff fd5b 	bl	80074d8 <_Balloc>
 8007a22:	4602      	mov	r2, r0
 8007a24:	b928      	cbnz	r0, 8007a32 <__mdiff+0x2e>
 8007a26:	4b3f      	ldr	r3, [pc, #252]	@ (8007b24 <__mdiff+0x120>)
 8007a28:	f240 2137 	movw	r1, #567	@ 0x237
 8007a2c:	483e      	ldr	r0, [pc, #248]	@ (8007b28 <__mdiff+0x124>)
 8007a2e:	f000 f991 	bl	8007d54 <__assert_func>
 8007a32:	2301      	movs	r3, #1
 8007a34:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007a38:	4610      	mov	r0, r2
 8007a3a:	b003      	add	sp, #12
 8007a3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a40:	bfbc      	itt	lt
 8007a42:	464b      	movlt	r3, r9
 8007a44:	46a1      	movlt	r9, r4
 8007a46:	4630      	mov	r0, r6
 8007a48:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007a4c:	bfba      	itte	lt
 8007a4e:	461c      	movlt	r4, r3
 8007a50:	2501      	movlt	r5, #1
 8007a52:	2500      	movge	r5, #0
 8007a54:	f7ff fd40 	bl	80074d8 <_Balloc>
 8007a58:	4602      	mov	r2, r0
 8007a5a:	b918      	cbnz	r0, 8007a64 <__mdiff+0x60>
 8007a5c:	4b31      	ldr	r3, [pc, #196]	@ (8007b24 <__mdiff+0x120>)
 8007a5e:	f240 2145 	movw	r1, #581	@ 0x245
 8007a62:	e7e3      	b.n	8007a2c <__mdiff+0x28>
 8007a64:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007a68:	6926      	ldr	r6, [r4, #16]
 8007a6a:	60c5      	str	r5, [r0, #12]
 8007a6c:	f109 0310 	add.w	r3, r9, #16
 8007a70:	f109 0514 	add.w	r5, r9, #20
 8007a74:	f104 0e14 	add.w	lr, r4, #20
 8007a78:	f100 0b14 	add.w	fp, r0, #20
 8007a7c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007a80:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007a84:	9301      	str	r3, [sp, #4]
 8007a86:	46d9      	mov	r9, fp
 8007a88:	f04f 0c00 	mov.w	ip, #0
 8007a8c:	9b01      	ldr	r3, [sp, #4]
 8007a8e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007a92:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007a96:	9301      	str	r3, [sp, #4]
 8007a98:	fa1f f38a 	uxth.w	r3, sl
 8007a9c:	4619      	mov	r1, r3
 8007a9e:	b283      	uxth	r3, r0
 8007aa0:	1acb      	subs	r3, r1, r3
 8007aa2:	0c00      	lsrs	r0, r0, #16
 8007aa4:	4463      	add	r3, ip
 8007aa6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007aaa:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007aae:	b29b      	uxth	r3, r3
 8007ab0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007ab4:	4576      	cmp	r6, lr
 8007ab6:	f849 3b04 	str.w	r3, [r9], #4
 8007aba:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007abe:	d8e5      	bhi.n	8007a8c <__mdiff+0x88>
 8007ac0:	1b33      	subs	r3, r6, r4
 8007ac2:	3b15      	subs	r3, #21
 8007ac4:	f023 0303 	bic.w	r3, r3, #3
 8007ac8:	3415      	adds	r4, #21
 8007aca:	3304      	adds	r3, #4
 8007acc:	42a6      	cmp	r6, r4
 8007ace:	bf38      	it	cc
 8007ad0:	2304      	movcc	r3, #4
 8007ad2:	441d      	add	r5, r3
 8007ad4:	445b      	add	r3, fp
 8007ad6:	461e      	mov	r6, r3
 8007ad8:	462c      	mov	r4, r5
 8007ada:	4544      	cmp	r4, r8
 8007adc:	d30e      	bcc.n	8007afc <__mdiff+0xf8>
 8007ade:	f108 0103 	add.w	r1, r8, #3
 8007ae2:	1b49      	subs	r1, r1, r5
 8007ae4:	f021 0103 	bic.w	r1, r1, #3
 8007ae8:	3d03      	subs	r5, #3
 8007aea:	45a8      	cmp	r8, r5
 8007aec:	bf38      	it	cc
 8007aee:	2100      	movcc	r1, #0
 8007af0:	440b      	add	r3, r1
 8007af2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007af6:	b191      	cbz	r1, 8007b1e <__mdiff+0x11a>
 8007af8:	6117      	str	r7, [r2, #16]
 8007afa:	e79d      	b.n	8007a38 <__mdiff+0x34>
 8007afc:	f854 1b04 	ldr.w	r1, [r4], #4
 8007b00:	46e6      	mov	lr, ip
 8007b02:	0c08      	lsrs	r0, r1, #16
 8007b04:	fa1c fc81 	uxtah	ip, ip, r1
 8007b08:	4471      	add	r1, lr
 8007b0a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007b0e:	b289      	uxth	r1, r1
 8007b10:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007b14:	f846 1b04 	str.w	r1, [r6], #4
 8007b18:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007b1c:	e7dd      	b.n	8007ada <__mdiff+0xd6>
 8007b1e:	3f01      	subs	r7, #1
 8007b20:	e7e7      	b.n	8007af2 <__mdiff+0xee>
 8007b22:	bf00      	nop
 8007b24:	08008518 	.word	0x08008518
 8007b28:	08008529 	.word	0x08008529

08007b2c <__d2b>:
 8007b2c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007b30:	460f      	mov	r7, r1
 8007b32:	2101      	movs	r1, #1
 8007b34:	ec59 8b10 	vmov	r8, r9, d0
 8007b38:	4616      	mov	r6, r2
 8007b3a:	f7ff fccd 	bl	80074d8 <_Balloc>
 8007b3e:	4604      	mov	r4, r0
 8007b40:	b930      	cbnz	r0, 8007b50 <__d2b+0x24>
 8007b42:	4602      	mov	r2, r0
 8007b44:	4b23      	ldr	r3, [pc, #140]	@ (8007bd4 <__d2b+0xa8>)
 8007b46:	4824      	ldr	r0, [pc, #144]	@ (8007bd8 <__d2b+0xac>)
 8007b48:	f240 310f 	movw	r1, #783	@ 0x30f
 8007b4c:	f000 f902 	bl	8007d54 <__assert_func>
 8007b50:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007b54:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007b58:	b10d      	cbz	r5, 8007b5e <__d2b+0x32>
 8007b5a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007b5e:	9301      	str	r3, [sp, #4]
 8007b60:	f1b8 0300 	subs.w	r3, r8, #0
 8007b64:	d023      	beq.n	8007bae <__d2b+0x82>
 8007b66:	4668      	mov	r0, sp
 8007b68:	9300      	str	r3, [sp, #0]
 8007b6a:	f7ff fd7c 	bl	8007666 <__lo0bits>
 8007b6e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007b72:	b1d0      	cbz	r0, 8007baa <__d2b+0x7e>
 8007b74:	f1c0 0320 	rsb	r3, r0, #32
 8007b78:	fa02 f303 	lsl.w	r3, r2, r3
 8007b7c:	430b      	orrs	r3, r1
 8007b7e:	40c2      	lsrs	r2, r0
 8007b80:	6163      	str	r3, [r4, #20]
 8007b82:	9201      	str	r2, [sp, #4]
 8007b84:	9b01      	ldr	r3, [sp, #4]
 8007b86:	61a3      	str	r3, [r4, #24]
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	bf0c      	ite	eq
 8007b8c:	2201      	moveq	r2, #1
 8007b8e:	2202      	movne	r2, #2
 8007b90:	6122      	str	r2, [r4, #16]
 8007b92:	b1a5      	cbz	r5, 8007bbe <__d2b+0x92>
 8007b94:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007b98:	4405      	add	r5, r0
 8007b9a:	603d      	str	r5, [r7, #0]
 8007b9c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007ba0:	6030      	str	r0, [r6, #0]
 8007ba2:	4620      	mov	r0, r4
 8007ba4:	b003      	add	sp, #12
 8007ba6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007baa:	6161      	str	r1, [r4, #20]
 8007bac:	e7ea      	b.n	8007b84 <__d2b+0x58>
 8007bae:	a801      	add	r0, sp, #4
 8007bb0:	f7ff fd59 	bl	8007666 <__lo0bits>
 8007bb4:	9b01      	ldr	r3, [sp, #4]
 8007bb6:	6163      	str	r3, [r4, #20]
 8007bb8:	3020      	adds	r0, #32
 8007bba:	2201      	movs	r2, #1
 8007bbc:	e7e8      	b.n	8007b90 <__d2b+0x64>
 8007bbe:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007bc2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007bc6:	6038      	str	r0, [r7, #0]
 8007bc8:	6918      	ldr	r0, [r3, #16]
 8007bca:	f7ff fd2d 	bl	8007628 <__hi0bits>
 8007bce:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007bd2:	e7e5      	b.n	8007ba0 <__d2b+0x74>
 8007bd4:	08008518 	.word	0x08008518
 8007bd8:	08008529 	.word	0x08008529

08007bdc <__sflush_r>:
 8007bdc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007be0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007be4:	0716      	lsls	r6, r2, #28
 8007be6:	4605      	mov	r5, r0
 8007be8:	460c      	mov	r4, r1
 8007bea:	d454      	bmi.n	8007c96 <__sflush_r+0xba>
 8007bec:	684b      	ldr	r3, [r1, #4]
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	dc02      	bgt.n	8007bf8 <__sflush_r+0x1c>
 8007bf2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	dd48      	ble.n	8007c8a <__sflush_r+0xae>
 8007bf8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007bfa:	2e00      	cmp	r6, #0
 8007bfc:	d045      	beq.n	8007c8a <__sflush_r+0xae>
 8007bfe:	2300      	movs	r3, #0
 8007c00:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007c04:	682f      	ldr	r7, [r5, #0]
 8007c06:	6a21      	ldr	r1, [r4, #32]
 8007c08:	602b      	str	r3, [r5, #0]
 8007c0a:	d030      	beq.n	8007c6e <__sflush_r+0x92>
 8007c0c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007c0e:	89a3      	ldrh	r3, [r4, #12]
 8007c10:	0759      	lsls	r1, r3, #29
 8007c12:	d505      	bpl.n	8007c20 <__sflush_r+0x44>
 8007c14:	6863      	ldr	r3, [r4, #4]
 8007c16:	1ad2      	subs	r2, r2, r3
 8007c18:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007c1a:	b10b      	cbz	r3, 8007c20 <__sflush_r+0x44>
 8007c1c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007c1e:	1ad2      	subs	r2, r2, r3
 8007c20:	2300      	movs	r3, #0
 8007c22:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007c24:	6a21      	ldr	r1, [r4, #32]
 8007c26:	4628      	mov	r0, r5
 8007c28:	47b0      	blx	r6
 8007c2a:	1c43      	adds	r3, r0, #1
 8007c2c:	89a3      	ldrh	r3, [r4, #12]
 8007c2e:	d106      	bne.n	8007c3e <__sflush_r+0x62>
 8007c30:	6829      	ldr	r1, [r5, #0]
 8007c32:	291d      	cmp	r1, #29
 8007c34:	d82b      	bhi.n	8007c8e <__sflush_r+0xb2>
 8007c36:	4a2a      	ldr	r2, [pc, #168]	@ (8007ce0 <__sflush_r+0x104>)
 8007c38:	410a      	asrs	r2, r1
 8007c3a:	07d6      	lsls	r6, r2, #31
 8007c3c:	d427      	bmi.n	8007c8e <__sflush_r+0xb2>
 8007c3e:	2200      	movs	r2, #0
 8007c40:	6062      	str	r2, [r4, #4]
 8007c42:	04d9      	lsls	r1, r3, #19
 8007c44:	6922      	ldr	r2, [r4, #16]
 8007c46:	6022      	str	r2, [r4, #0]
 8007c48:	d504      	bpl.n	8007c54 <__sflush_r+0x78>
 8007c4a:	1c42      	adds	r2, r0, #1
 8007c4c:	d101      	bne.n	8007c52 <__sflush_r+0x76>
 8007c4e:	682b      	ldr	r3, [r5, #0]
 8007c50:	b903      	cbnz	r3, 8007c54 <__sflush_r+0x78>
 8007c52:	6560      	str	r0, [r4, #84]	@ 0x54
 8007c54:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007c56:	602f      	str	r7, [r5, #0]
 8007c58:	b1b9      	cbz	r1, 8007c8a <__sflush_r+0xae>
 8007c5a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007c5e:	4299      	cmp	r1, r3
 8007c60:	d002      	beq.n	8007c68 <__sflush_r+0x8c>
 8007c62:	4628      	mov	r0, r5
 8007c64:	f7ff fb38 	bl	80072d8 <_free_r>
 8007c68:	2300      	movs	r3, #0
 8007c6a:	6363      	str	r3, [r4, #52]	@ 0x34
 8007c6c:	e00d      	b.n	8007c8a <__sflush_r+0xae>
 8007c6e:	2301      	movs	r3, #1
 8007c70:	4628      	mov	r0, r5
 8007c72:	47b0      	blx	r6
 8007c74:	4602      	mov	r2, r0
 8007c76:	1c50      	adds	r0, r2, #1
 8007c78:	d1c9      	bne.n	8007c0e <__sflush_r+0x32>
 8007c7a:	682b      	ldr	r3, [r5, #0]
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d0c6      	beq.n	8007c0e <__sflush_r+0x32>
 8007c80:	2b1d      	cmp	r3, #29
 8007c82:	d001      	beq.n	8007c88 <__sflush_r+0xac>
 8007c84:	2b16      	cmp	r3, #22
 8007c86:	d11e      	bne.n	8007cc6 <__sflush_r+0xea>
 8007c88:	602f      	str	r7, [r5, #0]
 8007c8a:	2000      	movs	r0, #0
 8007c8c:	e022      	b.n	8007cd4 <__sflush_r+0xf8>
 8007c8e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007c92:	b21b      	sxth	r3, r3
 8007c94:	e01b      	b.n	8007cce <__sflush_r+0xf2>
 8007c96:	690f      	ldr	r7, [r1, #16]
 8007c98:	2f00      	cmp	r7, #0
 8007c9a:	d0f6      	beq.n	8007c8a <__sflush_r+0xae>
 8007c9c:	0793      	lsls	r3, r2, #30
 8007c9e:	680e      	ldr	r6, [r1, #0]
 8007ca0:	bf08      	it	eq
 8007ca2:	694b      	ldreq	r3, [r1, #20]
 8007ca4:	600f      	str	r7, [r1, #0]
 8007ca6:	bf18      	it	ne
 8007ca8:	2300      	movne	r3, #0
 8007caa:	eba6 0807 	sub.w	r8, r6, r7
 8007cae:	608b      	str	r3, [r1, #8]
 8007cb0:	f1b8 0f00 	cmp.w	r8, #0
 8007cb4:	dde9      	ble.n	8007c8a <__sflush_r+0xae>
 8007cb6:	6a21      	ldr	r1, [r4, #32]
 8007cb8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007cba:	4643      	mov	r3, r8
 8007cbc:	463a      	mov	r2, r7
 8007cbe:	4628      	mov	r0, r5
 8007cc0:	47b0      	blx	r6
 8007cc2:	2800      	cmp	r0, #0
 8007cc4:	dc08      	bgt.n	8007cd8 <__sflush_r+0xfc>
 8007cc6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007cca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007cce:	81a3      	strh	r3, [r4, #12]
 8007cd0:	f04f 30ff 	mov.w	r0, #4294967295
 8007cd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007cd8:	4407      	add	r7, r0
 8007cda:	eba8 0800 	sub.w	r8, r8, r0
 8007cde:	e7e7      	b.n	8007cb0 <__sflush_r+0xd4>
 8007ce0:	dfbffffe 	.word	0xdfbffffe

08007ce4 <_fflush_r>:
 8007ce4:	b538      	push	{r3, r4, r5, lr}
 8007ce6:	690b      	ldr	r3, [r1, #16]
 8007ce8:	4605      	mov	r5, r0
 8007cea:	460c      	mov	r4, r1
 8007cec:	b913      	cbnz	r3, 8007cf4 <_fflush_r+0x10>
 8007cee:	2500      	movs	r5, #0
 8007cf0:	4628      	mov	r0, r5
 8007cf2:	bd38      	pop	{r3, r4, r5, pc}
 8007cf4:	b118      	cbz	r0, 8007cfe <_fflush_r+0x1a>
 8007cf6:	6a03      	ldr	r3, [r0, #32]
 8007cf8:	b90b      	cbnz	r3, 8007cfe <_fflush_r+0x1a>
 8007cfa:	f7fe fb41 	bl	8006380 <__sinit>
 8007cfe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d0f3      	beq.n	8007cee <_fflush_r+0xa>
 8007d06:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007d08:	07d0      	lsls	r0, r2, #31
 8007d0a:	d404      	bmi.n	8007d16 <_fflush_r+0x32>
 8007d0c:	0599      	lsls	r1, r3, #22
 8007d0e:	d402      	bmi.n	8007d16 <_fflush_r+0x32>
 8007d10:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007d12:	f7fe fc82 	bl	800661a <__retarget_lock_acquire_recursive>
 8007d16:	4628      	mov	r0, r5
 8007d18:	4621      	mov	r1, r4
 8007d1a:	f7ff ff5f 	bl	8007bdc <__sflush_r>
 8007d1e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007d20:	07da      	lsls	r2, r3, #31
 8007d22:	4605      	mov	r5, r0
 8007d24:	d4e4      	bmi.n	8007cf0 <_fflush_r+0xc>
 8007d26:	89a3      	ldrh	r3, [r4, #12]
 8007d28:	059b      	lsls	r3, r3, #22
 8007d2a:	d4e1      	bmi.n	8007cf0 <_fflush_r+0xc>
 8007d2c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007d2e:	f7fe fc75 	bl	800661c <__retarget_lock_release_recursive>
 8007d32:	e7dd      	b.n	8007cf0 <_fflush_r+0xc>

08007d34 <_sbrk_r>:
 8007d34:	b538      	push	{r3, r4, r5, lr}
 8007d36:	4d06      	ldr	r5, [pc, #24]	@ (8007d50 <_sbrk_r+0x1c>)
 8007d38:	2300      	movs	r3, #0
 8007d3a:	4604      	mov	r4, r0
 8007d3c:	4608      	mov	r0, r1
 8007d3e:	602b      	str	r3, [r5, #0]
 8007d40:	f7f9 fb86 	bl	8001450 <_sbrk>
 8007d44:	1c43      	adds	r3, r0, #1
 8007d46:	d102      	bne.n	8007d4e <_sbrk_r+0x1a>
 8007d48:	682b      	ldr	r3, [r5, #0]
 8007d4a:	b103      	cbz	r3, 8007d4e <_sbrk_r+0x1a>
 8007d4c:	6023      	str	r3, [r4, #0]
 8007d4e:	bd38      	pop	{r3, r4, r5, pc}
 8007d50:	20004d7c 	.word	0x20004d7c

08007d54 <__assert_func>:
 8007d54:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007d56:	4614      	mov	r4, r2
 8007d58:	461a      	mov	r2, r3
 8007d5a:	4b09      	ldr	r3, [pc, #36]	@ (8007d80 <__assert_func+0x2c>)
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	4605      	mov	r5, r0
 8007d60:	68d8      	ldr	r0, [r3, #12]
 8007d62:	b954      	cbnz	r4, 8007d7a <__assert_func+0x26>
 8007d64:	4b07      	ldr	r3, [pc, #28]	@ (8007d84 <__assert_func+0x30>)
 8007d66:	461c      	mov	r4, r3
 8007d68:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007d6c:	9100      	str	r1, [sp, #0]
 8007d6e:	462b      	mov	r3, r5
 8007d70:	4905      	ldr	r1, [pc, #20]	@ (8007d88 <__assert_func+0x34>)
 8007d72:	f000 f841 	bl	8007df8 <fiprintf>
 8007d76:	f000 f851 	bl	8007e1c <abort>
 8007d7a:	4b04      	ldr	r3, [pc, #16]	@ (8007d8c <__assert_func+0x38>)
 8007d7c:	e7f4      	b.n	8007d68 <__assert_func+0x14>
 8007d7e:	bf00      	nop
 8007d80:	2000001c 	.word	0x2000001c
 8007d84:	080086c5 	.word	0x080086c5
 8007d88:	08008697 	.word	0x08008697
 8007d8c:	0800868a 	.word	0x0800868a

08007d90 <_calloc_r>:
 8007d90:	b570      	push	{r4, r5, r6, lr}
 8007d92:	fba1 5402 	umull	r5, r4, r1, r2
 8007d96:	b93c      	cbnz	r4, 8007da8 <_calloc_r+0x18>
 8007d98:	4629      	mov	r1, r5
 8007d9a:	f7ff fb11 	bl	80073c0 <_malloc_r>
 8007d9e:	4606      	mov	r6, r0
 8007da0:	b928      	cbnz	r0, 8007dae <_calloc_r+0x1e>
 8007da2:	2600      	movs	r6, #0
 8007da4:	4630      	mov	r0, r6
 8007da6:	bd70      	pop	{r4, r5, r6, pc}
 8007da8:	220c      	movs	r2, #12
 8007daa:	6002      	str	r2, [r0, #0]
 8007dac:	e7f9      	b.n	8007da2 <_calloc_r+0x12>
 8007dae:	462a      	mov	r2, r5
 8007db0:	4621      	mov	r1, r4
 8007db2:	f7fe fb5e 	bl	8006472 <memset>
 8007db6:	e7f5      	b.n	8007da4 <_calloc_r+0x14>

08007db8 <__ascii_mbtowc>:
 8007db8:	b082      	sub	sp, #8
 8007dba:	b901      	cbnz	r1, 8007dbe <__ascii_mbtowc+0x6>
 8007dbc:	a901      	add	r1, sp, #4
 8007dbe:	b142      	cbz	r2, 8007dd2 <__ascii_mbtowc+0x1a>
 8007dc0:	b14b      	cbz	r3, 8007dd6 <__ascii_mbtowc+0x1e>
 8007dc2:	7813      	ldrb	r3, [r2, #0]
 8007dc4:	600b      	str	r3, [r1, #0]
 8007dc6:	7812      	ldrb	r2, [r2, #0]
 8007dc8:	1e10      	subs	r0, r2, #0
 8007dca:	bf18      	it	ne
 8007dcc:	2001      	movne	r0, #1
 8007dce:	b002      	add	sp, #8
 8007dd0:	4770      	bx	lr
 8007dd2:	4610      	mov	r0, r2
 8007dd4:	e7fb      	b.n	8007dce <__ascii_mbtowc+0x16>
 8007dd6:	f06f 0001 	mvn.w	r0, #1
 8007dda:	e7f8      	b.n	8007dce <__ascii_mbtowc+0x16>

08007ddc <__ascii_wctomb>:
 8007ddc:	4603      	mov	r3, r0
 8007dde:	4608      	mov	r0, r1
 8007de0:	b141      	cbz	r1, 8007df4 <__ascii_wctomb+0x18>
 8007de2:	2aff      	cmp	r2, #255	@ 0xff
 8007de4:	d904      	bls.n	8007df0 <__ascii_wctomb+0x14>
 8007de6:	228a      	movs	r2, #138	@ 0x8a
 8007de8:	601a      	str	r2, [r3, #0]
 8007dea:	f04f 30ff 	mov.w	r0, #4294967295
 8007dee:	4770      	bx	lr
 8007df0:	700a      	strb	r2, [r1, #0]
 8007df2:	2001      	movs	r0, #1
 8007df4:	4770      	bx	lr
	...

08007df8 <fiprintf>:
 8007df8:	b40e      	push	{r1, r2, r3}
 8007dfa:	b503      	push	{r0, r1, lr}
 8007dfc:	4601      	mov	r1, r0
 8007dfe:	ab03      	add	r3, sp, #12
 8007e00:	4805      	ldr	r0, [pc, #20]	@ (8007e18 <fiprintf+0x20>)
 8007e02:	f853 2b04 	ldr.w	r2, [r3], #4
 8007e06:	6800      	ldr	r0, [r0, #0]
 8007e08:	9301      	str	r3, [sp, #4]
 8007e0a:	f000 f837 	bl	8007e7c <_vfiprintf_r>
 8007e0e:	b002      	add	sp, #8
 8007e10:	f85d eb04 	ldr.w	lr, [sp], #4
 8007e14:	b003      	add	sp, #12
 8007e16:	4770      	bx	lr
 8007e18:	2000001c 	.word	0x2000001c

08007e1c <abort>:
 8007e1c:	b508      	push	{r3, lr}
 8007e1e:	2006      	movs	r0, #6
 8007e20:	f000 fa00 	bl	8008224 <raise>
 8007e24:	2001      	movs	r0, #1
 8007e26:	f7f9 fa9b 	bl	8001360 <_exit>

08007e2a <__sfputc_r>:
 8007e2a:	6893      	ldr	r3, [r2, #8]
 8007e2c:	3b01      	subs	r3, #1
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	b410      	push	{r4}
 8007e32:	6093      	str	r3, [r2, #8]
 8007e34:	da08      	bge.n	8007e48 <__sfputc_r+0x1e>
 8007e36:	6994      	ldr	r4, [r2, #24]
 8007e38:	42a3      	cmp	r3, r4
 8007e3a:	db01      	blt.n	8007e40 <__sfputc_r+0x16>
 8007e3c:	290a      	cmp	r1, #10
 8007e3e:	d103      	bne.n	8007e48 <__sfputc_r+0x1e>
 8007e40:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007e44:	f000 b932 	b.w	80080ac <__swbuf_r>
 8007e48:	6813      	ldr	r3, [r2, #0]
 8007e4a:	1c58      	adds	r0, r3, #1
 8007e4c:	6010      	str	r0, [r2, #0]
 8007e4e:	7019      	strb	r1, [r3, #0]
 8007e50:	4608      	mov	r0, r1
 8007e52:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007e56:	4770      	bx	lr

08007e58 <__sfputs_r>:
 8007e58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e5a:	4606      	mov	r6, r0
 8007e5c:	460f      	mov	r7, r1
 8007e5e:	4614      	mov	r4, r2
 8007e60:	18d5      	adds	r5, r2, r3
 8007e62:	42ac      	cmp	r4, r5
 8007e64:	d101      	bne.n	8007e6a <__sfputs_r+0x12>
 8007e66:	2000      	movs	r0, #0
 8007e68:	e007      	b.n	8007e7a <__sfputs_r+0x22>
 8007e6a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007e6e:	463a      	mov	r2, r7
 8007e70:	4630      	mov	r0, r6
 8007e72:	f7ff ffda 	bl	8007e2a <__sfputc_r>
 8007e76:	1c43      	adds	r3, r0, #1
 8007e78:	d1f3      	bne.n	8007e62 <__sfputs_r+0xa>
 8007e7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007e7c <_vfiprintf_r>:
 8007e7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e80:	460d      	mov	r5, r1
 8007e82:	b09d      	sub	sp, #116	@ 0x74
 8007e84:	4614      	mov	r4, r2
 8007e86:	4698      	mov	r8, r3
 8007e88:	4606      	mov	r6, r0
 8007e8a:	b118      	cbz	r0, 8007e94 <_vfiprintf_r+0x18>
 8007e8c:	6a03      	ldr	r3, [r0, #32]
 8007e8e:	b90b      	cbnz	r3, 8007e94 <_vfiprintf_r+0x18>
 8007e90:	f7fe fa76 	bl	8006380 <__sinit>
 8007e94:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007e96:	07d9      	lsls	r1, r3, #31
 8007e98:	d405      	bmi.n	8007ea6 <_vfiprintf_r+0x2a>
 8007e9a:	89ab      	ldrh	r3, [r5, #12]
 8007e9c:	059a      	lsls	r2, r3, #22
 8007e9e:	d402      	bmi.n	8007ea6 <_vfiprintf_r+0x2a>
 8007ea0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007ea2:	f7fe fbba 	bl	800661a <__retarget_lock_acquire_recursive>
 8007ea6:	89ab      	ldrh	r3, [r5, #12]
 8007ea8:	071b      	lsls	r3, r3, #28
 8007eaa:	d501      	bpl.n	8007eb0 <_vfiprintf_r+0x34>
 8007eac:	692b      	ldr	r3, [r5, #16]
 8007eae:	b99b      	cbnz	r3, 8007ed8 <_vfiprintf_r+0x5c>
 8007eb0:	4629      	mov	r1, r5
 8007eb2:	4630      	mov	r0, r6
 8007eb4:	f000 f938 	bl	8008128 <__swsetup_r>
 8007eb8:	b170      	cbz	r0, 8007ed8 <_vfiprintf_r+0x5c>
 8007eba:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007ebc:	07dc      	lsls	r4, r3, #31
 8007ebe:	d504      	bpl.n	8007eca <_vfiprintf_r+0x4e>
 8007ec0:	f04f 30ff 	mov.w	r0, #4294967295
 8007ec4:	b01d      	add	sp, #116	@ 0x74
 8007ec6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007eca:	89ab      	ldrh	r3, [r5, #12]
 8007ecc:	0598      	lsls	r0, r3, #22
 8007ece:	d4f7      	bmi.n	8007ec0 <_vfiprintf_r+0x44>
 8007ed0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007ed2:	f7fe fba3 	bl	800661c <__retarget_lock_release_recursive>
 8007ed6:	e7f3      	b.n	8007ec0 <_vfiprintf_r+0x44>
 8007ed8:	2300      	movs	r3, #0
 8007eda:	9309      	str	r3, [sp, #36]	@ 0x24
 8007edc:	2320      	movs	r3, #32
 8007ede:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007ee2:	f8cd 800c 	str.w	r8, [sp, #12]
 8007ee6:	2330      	movs	r3, #48	@ 0x30
 8007ee8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008098 <_vfiprintf_r+0x21c>
 8007eec:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007ef0:	f04f 0901 	mov.w	r9, #1
 8007ef4:	4623      	mov	r3, r4
 8007ef6:	469a      	mov	sl, r3
 8007ef8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007efc:	b10a      	cbz	r2, 8007f02 <_vfiprintf_r+0x86>
 8007efe:	2a25      	cmp	r2, #37	@ 0x25
 8007f00:	d1f9      	bne.n	8007ef6 <_vfiprintf_r+0x7a>
 8007f02:	ebba 0b04 	subs.w	fp, sl, r4
 8007f06:	d00b      	beq.n	8007f20 <_vfiprintf_r+0xa4>
 8007f08:	465b      	mov	r3, fp
 8007f0a:	4622      	mov	r2, r4
 8007f0c:	4629      	mov	r1, r5
 8007f0e:	4630      	mov	r0, r6
 8007f10:	f7ff ffa2 	bl	8007e58 <__sfputs_r>
 8007f14:	3001      	adds	r0, #1
 8007f16:	f000 80a7 	beq.w	8008068 <_vfiprintf_r+0x1ec>
 8007f1a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007f1c:	445a      	add	r2, fp
 8007f1e:	9209      	str	r2, [sp, #36]	@ 0x24
 8007f20:	f89a 3000 	ldrb.w	r3, [sl]
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	f000 809f 	beq.w	8008068 <_vfiprintf_r+0x1ec>
 8007f2a:	2300      	movs	r3, #0
 8007f2c:	f04f 32ff 	mov.w	r2, #4294967295
 8007f30:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007f34:	f10a 0a01 	add.w	sl, sl, #1
 8007f38:	9304      	str	r3, [sp, #16]
 8007f3a:	9307      	str	r3, [sp, #28]
 8007f3c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007f40:	931a      	str	r3, [sp, #104]	@ 0x68
 8007f42:	4654      	mov	r4, sl
 8007f44:	2205      	movs	r2, #5
 8007f46:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f4a:	4853      	ldr	r0, [pc, #332]	@ (8008098 <_vfiprintf_r+0x21c>)
 8007f4c:	f7f8 f940 	bl	80001d0 <memchr>
 8007f50:	9a04      	ldr	r2, [sp, #16]
 8007f52:	b9d8      	cbnz	r0, 8007f8c <_vfiprintf_r+0x110>
 8007f54:	06d1      	lsls	r1, r2, #27
 8007f56:	bf44      	itt	mi
 8007f58:	2320      	movmi	r3, #32
 8007f5a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007f5e:	0713      	lsls	r3, r2, #28
 8007f60:	bf44      	itt	mi
 8007f62:	232b      	movmi	r3, #43	@ 0x2b
 8007f64:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007f68:	f89a 3000 	ldrb.w	r3, [sl]
 8007f6c:	2b2a      	cmp	r3, #42	@ 0x2a
 8007f6e:	d015      	beq.n	8007f9c <_vfiprintf_r+0x120>
 8007f70:	9a07      	ldr	r2, [sp, #28]
 8007f72:	4654      	mov	r4, sl
 8007f74:	2000      	movs	r0, #0
 8007f76:	f04f 0c0a 	mov.w	ip, #10
 8007f7a:	4621      	mov	r1, r4
 8007f7c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007f80:	3b30      	subs	r3, #48	@ 0x30
 8007f82:	2b09      	cmp	r3, #9
 8007f84:	d94b      	bls.n	800801e <_vfiprintf_r+0x1a2>
 8007f86:	b1b0      	cbz	r0, 8007fb6 <_vfiprintf_r+0x13a>
 8007f88:	9207      	str	r2, [sp, #28]
 8007f8a:	e014      	b.n	8007fb6 <_vfiprintf_r+0x13a>
 8007f8c:	eba0 0308 	sub.w	r3, r0, r8
 8007f90:	fa09 f303 	lsl.w	r3, r9, r3
 8007f94:	4313      	orrs	r3, r2
 8007f96:	9304      	str	r3, [sp, #16]
 8007f98:	46a2      	mov	sl, r4
 8007f9a:	e7d2      	b.n	8007f42 <_vfiprintf_r+0xc6>
 8007f9c:	9b03      	ldr	r3, [sp, #12]
 8007f9e:	1d19      	adds	r1, r3, #4
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	9103      	str	r1, [sp, #12]
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	bfbb      	ittet	lt
 8007fa8:	425b      	neglt	r3, r3
 8007faa:	f042 0202 	orrlt.w	r2, r2, #2
 8007fae:	9307      	strge	r3, [sp, #28]
 8007fb0:	9307      	strlt	r3, [sp, #28]
 8007fb2:	bfb8      	it	lt
 8007fb4:	9204      	strlt	r2, [sp, #16]
 8007fb6:	7823      	ldrb	r3, [r4, #0]
 8007fb8:	2b2e      	cmp	r3, #46	@ 0x2e
 8007fba:	d10a      	bne.n	8007fd2 <_vfiprintf_r+0x156>
 8007fbc:	7863      	ldrb	r3, [r4, #1]
 8007fbe:	2b2a      	cmp	r3, #42	@ 0x2a
 8007fc0:	d132      	bne.n	8008028 <_vfiprintf_r+0x1ac>
 8007fc2:	9b03      	ldr	r3, [sp, #12]
 8007fc4:	1d1a      	adds	r2, r3, #4
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	9203      	str	r2, [sp, #12]
 8007fca:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007fce:	3402      	adds	r4, #2
 8007fd0:	9305      	str	r3, [sp, #20]
 8007fd2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80080a8 <_vfiprintf_r+0x22c>
 8007fd6:	7821      	ldrb	r1, [r4, #0]
 8007fd8:	2203      	movs	r2, #3
 8007fda:	4650      	mov	r0, sl
 8007fdc:	f7f8 f8f8 	bl	80001d0 <memchr>
 8007fe0:	b138      	cbz	r0, 8007ff2 <_vfiprintf_r+0x176>
 8007fe2:	9b04      	ldr	r3, [sp, #16]
 8007fe4:	eba0 000a 	sub.w	r0, r0, sl
 8007fe8:	2240      	movs	r2, #64	@ 0x40
 8007fea:	4082      	lsls	r2, r0
 8007fec:	4313      	orrs	r3, r2
 8007fee:	3401      	adds	r4, #1
 8007ff0:	9304      	str	r3, [sp, #16]
 8007ff2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007ff6:	4829      	ldr	r0, [pc, #164]	@ (800809c <_vfiprintf_r+0x220>)
 8007ff8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007ffc:	2206      	movs	r2, #6
 8007ffe:	f7f8 f8e7 	bl	80001d0 <memchr>
 8008002:	2800      	cmp	r0, #0
 8008004:	d03f      	beq.n	8008086 <_vfiprintf_r+0x20a>
 8008006:	4b26      	ldr	r3, [pc, #152]	@ (80080a0 <_vfiprintf_r+0x224>)
 8008008:	bb1b      	cbnz	r3, 8008052 <_vfiprintf_r+0x1d6>
 800800a:	9b03      	ldr	r3, [sp, #12]
 800800c:	3307      	adds	r3, #7
 800800e:	f023 0307 	bic.w	r3, r3, #7
 8008012:	3308      	adds	r3, #8
 8008014:	9303      	str	r3, [sp, #12]
 8008016:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008018:	443b      	add	r3, r7
 800801a:	9309      	str	r3, [sp, #36]	@ 0x24
 800801c:	e76a      	b.n	8007ef4 <_vfiprintf_r+0x78>
 800801e:	fb0c 3202 	mla	r2, ip, r2, r3
 8008022:	460c      	mov	r4, r1
 8008024:	2001      	movs	r0, #1
 8008026:	e7a8      	b.n	8007f7a <_vfiprintf_r+0xfe>
 8008028:	2300      	movs	r3, #0
 800802a:	3401      	adds	r4, #1
 800802c:	9305      	str	r3, [sp, #20]
 800802e:	4619      	mov	r1, r3
 8008030:	f04f 0c0a 	mov.w	ip, #10
 8008034:	4620      	mov	r0, r4
 8008036:	f810 2b01 	ldrb.w	r2, [r0], #1
 800803a:	3a30      	subs	r2, #48	@ 0x30
 800803c:	2a09      	cmp	r2, #9
 800803e:	d903      	bls.n	8008048 <_vfiprintf_r+0x1cc>
 8008040:	2b00      	cmp	r3, #0
 8008042:	d0c6      	beq.n	8007fd2 <_vfiprintf_r+0x156>
 8008044:	9105      	str	r1, [sp, #20]
 8008046:	e7c4      	b.n	8007fd2 <_vfiprintf_r+0x156>
 8008048:	fb0c 2101 	mla	r1, ip, r1, r2
 800804c:	4604      	mov	r4, r0
 800804e:	2301      	movs	r3, #1
 8008050:	e7f0      	b.n	8008034 <_vfiprintf_r+0x1b8>
 8008052:	ab03      	add	r3, sp, #12
 8008054:	9300      	str	r3, [sp, #0]
 8008056:	462a      	mov	r2, r5
 8008058:	4b12      	ldr	r3, [pc, #72]	@ (80080a4 <_vfiprintf_r+0x228>)
 800805a:	a904      	add	r1, sp, #16
 800805c:	4630      	mov	r0, r6
 800805e:	f7fd fd4b 	bl	8005af8 <_printf_float>
 8008062:	4607      	mov	r7, r0
 8008064:	1c78      	adds	r0, r7, #1
 8008066:	d1d6      	bne.n	8008016 <_vfiprintf_r+0x19a>
 8008068:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800806a:	07d9      	lsls	r1, r3, #31
 800806c:	d405      	bmi.n	800807a <_vfiprintf_r+0x1fe>
 800806e:	89ab      	ldrh	r3, [r5, #12]
 8008070:	059a      	lsls	r2, r3, #22
 8008072:	d402      	bmi.n	800807a <_vfiprintf_r+0x1fe>
 8008074:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008076:	f7fe fad1 	bl	800661c <__retarget_lock_release_recursive>
 800807a:	89ab      	ldrh	r3, [r5, #12]
 800807c:	065b      	lsls	r3, r3, #25
 800807e:	f53f af1f 	bmi.w	8007ec0 <_vfiprintf_r+0x44>
 8008082:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008084:	e71e      	b.n	8007ec4 <_vfiprintf_r+0x48>
 8008086:	ab03      	add	r3, sp, #12
 8008088:	9300      	str	r3, [sp, #0]
 800808a:	462a      	mov	r2, r5
 800808c:	4b05      	ldr	r3, [pc, #20]	@ (80080a4 <_vfiprintf_r+0x228>)
 800808e:	a904      	add	r1, sp, #16
 8008090:	4630      	mov	r0, r6
 8008092:	f7fd ffc9 	bl	8006028 <_printf_i>
 8008096:	e7e4      	b.n	8008062 <_vfiprintf_r+0x1e6>
 8008098:	080087c7 	.word	0x080087c7
 800809c:	080087d1 	.word	0x080087d1
 80080a0:	08005af9 	.word	0x08005af9
 80080a4:	08007e59 	.word	0x08007e59
 80080a8:	080087cd 	.word	0x080087cd

080080ac <__swbuf_r>:
 80080ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80080ae:	460e      	mov	r6, r1
 80080b0:	4614      	mov	r4, r2
 80080b2:	4605      	mov	r5, r0
 80080b4:	b118      	cbz	r0, 80080be <__swbuf_r+0x12>
 80080b6:	6a03      	ldr	r3, [r0, #32]
 80080b8:	b90b      	cbnz	r3, 80080be <__swbuf_r+0x12>
 80080ba:	f7fe f961 	bl	8006380 <__sinit>
 80080be:	69a3      	ldr	r3, [r4, #24]
 80080c0:	60a3      	str	r3, [r4, #8]
 80080c2:	89a3      	ldrh	r3, [r4, #12]
 80080c4:	071a      	lsls	r2, r3, #28
 80080c6:	d501      	bpl.n	80080cc <__swbuf_r+0x20>
 80080c8:	6923      	ldr	r3, [r4, #16]
 80080ca:	b943      	cbnz	r3, 80080de <__swbuf_r+0x32>
 80080cc:	4621      	mov	r1, r4
 80080ce:	4628      	mov	r0, r5
 80080d0:	f000 f82a 	bl	8008128 <__swsetup_r>
 80080d4:	b118      	cbz	r0, 80080de <__swbuf_r+0x32>
 80080d6:	f04f 37ff 	mov.w	r7, #4294967295
 80080da:	4638      	mov	r0, r7
 80080dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80080de:	6823      	ldr	r3, [r4, #0]
 80080e0:	6922      	ldr	r2, [r4, #16]
 80080e2:	1a98      	subs	r0, r3, r2
 80080e4:	6963      	ldr	r3, [r4, #20]
 80080e6:	b2f6      	uxtb	r6, r6
 80080e8:	4283      	cmp	r3, r0
 80080ea:	4637      	mov	r7, r6
 80080ec:	dc05      	bgt.n	80080fa <__swbuf_r+0x4e>
 80080ee:	4621      	mov	r1, r4
 80080f0:	4628      	mov	r0, r5
 80080f2:	f7ff fdf7 	bl	8007ce4 <_fflush_r>
 80080f6:	2800      	cmp	r0, #0
 80080f8:	d1ed      	bne.n	80080d6 <__swbuf_r+0x2a>
 80080fa:	68a3      	ldr	r3, [r4, #8]
 80080fc:	3b01      	subs	r3, #1
 80080fe:	60a3      	str	r3, [r4, #8]
 8008100:	6823      	ldr	r3, [r4, #0]
 8008102:	1c5a      	adds	r2, r3, #1
 8008104:	6022      	str	r2, [r4, #0]
 8008106:	701e      	strb	r6, [r3, #0]
 8008108:	6962      	ldr	r2, [r4, #20]
 800810a:	1c43      	adds	r3, r0, #1
 800810c:	429a      	cmp	r2, r3
 800810e:	d004      	beq.n	800811a <__swbuf_r+0x6e>
 8008110:	89a3      	ldrh	r3, [r4, #12]
 8008112:	07db      	lsls	r3, r3, #31
 8008114:	d5e1      	bpl.n	80080da <__swbuf_r+0x2e>
 8008116:	2e0a      	cmp	r6, #10
 8008118:	d1df      	bne.n	80080da <__swbuf_r+0x2e>
 800811a:	4621      	mov	r1, r4
 800811c:	4628      	mov	r0, r5
 800811e:	f7ff fde1 	bl	8007ce4 <_fflush_r>
 8008122:	2800      	cmp	r0, #0
 8008124:	d0d9      	beq.n	80080da <__swbuf_r+0x2e>
 8008126:	e7d6      	b.n	80080d6 <__swbuf_r+0x2a>

08008128 <__swsetup_r>:
 8008128:	b538      	push	{r3, r4, r5, lr}
 800812a:	4b29      	ldr	r3, [pc, #164]	@ (80081d0 <__swsetup_r+0xa8>)
 800812c:	4605      	mov	r5, r0
 800812e:	6818      	ldr	r0, [r3, #0]
 8008130:	460c      	mov	r4, r1
 8008132:	b118      	cbz	r0, 800813c <__swsetup_r+0x14>
 8008134:	6a03      	ldr	r3, [r0, #32]
 8008136:	b90b      	cbnz	r3, 800813c <__swsetup_r+0x14>
 8008138:	f7fe f922 	bl	8006380 <__sinit>
 800813c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008140:	0719      	lsls	r1, r3, #28
 8008142:	d422      	bmi.n	800818a <__swsetup_r+0x62>
 8008144:	06da      	lsls	r2, r3, #27
 8008146:	d407      	bmi.n	8008158 <__swsetup_r+0x30>
 8008148:	2209      	movs	r2, #9
 800814a:	602a      	str	r2, [r5, #0]
 800814c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008150:	81a3      	strh	r3, [r4, #12]
 8008152:	f04f 30ff 	mov.w	r0, #4294967295
 8008156:	e033      	b.n	80081c0 <__swsetup_r+0x98>
 8008158:	0758      	lsls	r0, r3, #29
 800815a:	d512      	bpl.n	8008182 <__swsetup_r+0x5a>
 800815c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800815e:	b141      	cbz	r1, 8008172 <__swsetup_r+0x4a>
 8008160:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008164:	4299      	cmp	r1, r3
 8008166:	d002      	beq.n	800816e <__swsetup_r+0x46>
 8008168:	4628      	mov	r0, r5
 800816a:	f7ff f8b5 	bl	80072d8 <_free_r>
 800816e:	2300      	movs	r3, #0
 8008170:	6363      	str	r3, [r4, #52]	@ 0x34
 8008172:	89a3      	ldrh	r3, [r4, #12]
 8008174:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008178:	81a3      	strh	r3, [r4, #12]
 800817a:	2300      	movs	r3, #0
 800817c:	6063      	str	r3, [r4, #4]
 800817e:	6923      	ldr	r3, [r4, #16]
 8008180:	6023      	str	r3, [r4, #0]
 8008182:	89a3      	ldrh	r3, [r4, #12]
 8008184:	f043 0308 	orr.w	r3, r3, #8
 8008188:	81a3      	strh	r3, [r4, #12]
 800818a:	6923      	ldr	r3, [r4, #16]
 800818c:	b94b      	cbnz	r3, 80081a2 <__swsetup_r+0x7a>
 800818e:	89a3      	ldrh	r3, [r4, #12]
 8008190:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008194:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008198:	d003      	beq.n	80081a2 <__swsetup_r+0x7a>
 800819a:	4621      	mov	r1, r4
 800819c:	4628      	mov	r0, r5
 800819e:	f000 f883 	bl	80082a8 <__smakebuf_r>
 80081a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80081a6:	f013 0201 	ands.w	r2, r3, #1
 80081aa:	d00a      	beq.n	80081c2 <__swsetup_r+0x9a>
 80081ac:	2200      	movs	r2, #0
 80081ae:	60a2      	str	r2, [r4, #8]
 80081b0:	6962      	ldr	r2, [r4, #20]
 80081b2:	4252      	negs	r2, r2
 80081b4:	61a2      	str	r2, [r4, #24]
 80081b6:	6922      	ldr	r2, [r4, #16]
 80081b8:	b942      	cbnz	r2, 80081cc <__swsetup_r+0xa4>
 80081ba:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80081be:	d1c5      	bne.n	800814c <__swsetup_r+0x24>
 80081c0:	bd38      	pop	{r3, r4, r5, pc}
 80081c2:	0799      	lsls	r1, r3, #30
 80081c4:	bf58      	it	pl
 80081c6:	6962      	ldrpl	r2, [r4, #20]
 80081c8:	60a2      	str	r2, [r4, #8]
 80081ca:	e7f4      	b.n	80081b6 <__swsetup_r+0x8e>
 80081cc:	2000      	movs	r0, #0
 80081ce:	e7f7      	b.n	80081c0 <__swsetup_r+0x98>
 80081d0:	2000001c 	.word	0x2000001c

080081d4 <_raise_r>:
 80081d4:	291f      	cmp	r1, #31
 80081d6:	b538      	push	{r3, r4, r5, lr}
 80081d8:	4605      	mov	r5, r0
 80081da:	460c      	mov	r4, r1
 80081dc:	d904      	bls.n	80081e8 <_raise_r+0x14>
 80081de:	2316      	movs	r3, #22
 80081e0:	6003      	str	r3, [r0, #0]
 80081e2:	f04f 30ff 	mov.w	r0, #4294967295
 80081e6:	bd38      	pop	{r3, r4, r5, pc}
 80081e8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80081ea:	b112      	cbz	r2, 80081f2 <_raise_r+0x1e>
 80081ec:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80081f0:	b94b      	cbnz	r3, 8008206 <_raise_r+0x32>
 80081f2:	4628      	mov	r0, r5
 80081f4:	f000 f830 	bl	8008258 <_getpid_r>
 80081f8:	4622      	mov	r2, r4
 80081fa:	4601      	mov	r1, r0
 80081fc:	4628      	mov	r0, r5
 80081fe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008202:	f000 b817 	b.w	8008234 <_kill_r>
 8008206:	2b01      	cmp	r3, #1
 8008208:	d00a      	beq.n	8008220 <_raise_r+0x4c>
 800820a:	1c59      	adds	r1, r3, #1
 800820c:	d103      	bne.n	8008216 <_raise_r+0x42>
 800820e:	2316      	movs	r3, #22
 8008210:	6003      	str	r3, [r0, #0]
 8008212:	2001      	movs	r0, #1
 8008214:	e7e7      	b.n	80081e6 <_raise_r+0x12>
 8008216:	2100      	movs	r1, #0
 8008218:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800821c:	4620      	mov	r0, r4
 800821e:	4798      	blx	r3
 8008220:	2000      	movs	r0, #0
 8008222:	e7e0      	b.n	80081e6 <_raise_r+0x12>

08008224 <raise>:
 8008224:	4b02      	ldr	r3, [pc, #8]	@ (8008230 <raise+0xc>)
 8008226:	4601      	mov	r1, r0
 8008228:	6818      	ldr	r0, [r3, #0]
 800822a:	f7ff bfd3 	b.w	80081d4 <_raise_r>
 800822e:	bf00      	nop
 8008230:	2000001c 	.word	0x2000001c

08008234 <_kill_r>:
 8008234:	b538      	push	{r3, r4, r5, lr}
 8008236:	4d07      	ldr	r5, [pc, #28]	@ (8008254 <_kill_r+0x20>)
 8008238:	2300      	movs	r3, #0
 800823a:	4604      	mov	r4, r0
 800823c:	4608      	mov	r0, r1
 800823e:	4611      	mov	r1, r2
 8008240:	602b      	str	r3, [r5, #0]
 8008242:	f7f9 f87d 	bl	8001340 <_kill>
 8008246:	1c43      	adds	r3, r0, #1
 8008248:	d102      	bne.n	8008250 <_kill_r+0x1c>
 800824a:	682b      	ldr	r3, [r5, #0]
 800824c:	b103      	cbz	r3, 8008250 <_kill_r+0x1c>
 800824e:	6023      	str	r3, [r4, #0]
 8008250:	bd38      	pop	{r3, r4, r5, pc}
 8008252:	bf00      	nop
 8008254:	20004d7c 	.word	0x20004d7c

08008258 <_getpid_r>:
 8008258:	f7f9 b86a 	b.w	8001330 <_getpid>

0800825c <__swhatbuf_r>:
 800825c:	b570      	push	{r4, r5, r6, lr}
 800825e:	460c      	mov	r4, r1
 8008260:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008264:	2900      	cmp	r1, #0
 8008266:	b096      	sub	sp, #88	@ 0x58
 8008268:	4615      	mov	r5, r2
 800826a:	461e      	mov	r6, r3
 800826c:	da0d      	bge.n	800828a <__swhatbuf_r+0x2e>
 800826e:	89a3      	ldrh	r3, [r4, #12]
 8008270:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008274:	f04f 0100 	mov.w	r1, #0
 8008278:	bf14      	ite	ne
 800827a:	2340      	movne	r3, #64	@ 0x40
 800827c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008280:	2000      	movs	r0, #0
 8008282:	6031      	str	r1, [r6, #0]
 8008284:	602b      	str	r3, [r5, #0]
 8008286:	b016      	add	sp, #88	@ 0x58
 8008288:	bd70      	pop	{r4, r5, r6, pc}
 800828a:	466a      	mov	r2, sp
 800828c:	f000 f848 	bl	8008320 <_fstat_r>
 8008290:	2800      	cmp	r0, #0
 8008292:	dbec      	blt.n	800826e <__swhatbuf_r+0x12>
 8008294:	9901      	ldr	r1, [sp, #4]
 8008296:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800829a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800829e:	4259      	negs	r1, r3
 80082a0:	4159      	adcs	r1, r3
 80082a2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80082a6:	e7eb      	b.n	8008280 <__swhatbuf_r+0x24>

080082a8 <__smakebuf_r>:
 80082a8:	898b      	ldrh	r3, [r1, #12]
 80082aa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80082ac:	079d      	lsls	r5, r3, #30
 80082ae:	4606      	mov	r6, r0
 80082b0:	460c      	mov	r4, r1
 80082b2:	d507      	bpl.n	80082c4 <__smakebuf_r+0x1c>
 80082b4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80082b8:	6023      	str	r3, [r4, #0]
 80082ba:	6123      	str	r3, [r4, #16]
 80082bc:	2301      	movs	r3, #1
 80082be:	6163      	str	r3, [r4, #20]
 80082c0:	b003      	add	sp, #12
 80082c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80082c4:	ab01      	add	r3, sp, #4
 80082c6:	466a      	mov	r2, sp
 80082c8:	f7ff ffc8 	bl	800825c <__swhatbuf_r>
 80082cc:	9f00      	ldr	r7, [sp, #0]
 80082ce:	4605      	mov	r5, r0
 80082d0:	4639      	mov	r1, r7
 80082d2:	4630      	mov	r0, r6
 80082d4:	f7ff f874 	bl	80073c0 <_malloc_r>
 80082d8:	b948      	cbnz	r0, 80082ee <__smakebuf_r+0x46>
 80082da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80082de:	059a      	lsls	r2, r3, #22
 80082e0:	d4ee      	bmi.n	80082c0 <__smakebuf_r+0x18>
 80082e2:	f023 0303 	bic.w	r3, r3, #3
 80082e6:	f043 0302 	orr.w	r3, r3, #2
 80082ea:	81a3      	strh	r3, [r4, #12]
 80082ec:	e7e2      	b.n	80082b4 <__smakebuf_r+0xc>
 80082ee:	89a3      	ldrh	r3, [r4, #12]
 80082f0:	6020      	str	r0, [r4, #0]
 80082f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80082f6:	81a3      	strh	r3, [r4, #12]
 80082f8:	9b01      	ldr	r3, [sp, #4]
 80082fa:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80082fe:	b15b      	cbz	r3, 8008318 <__smakebuf_r+0x70>
 8008300:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008304:	4630      	mov	r0, r6
 8008306:	f000 f81d 	bl	8008344 <_isatty_r>
 800830a:	b128      	cbz	r0, 8008318 <__smakebuf_r+0x70>
 800830c:	89a3      	ldrh	r3, [r4, #12]
 800830e:	f023 0303 	bic.w	r3, r3, #3
 8008312:	f043 0301 	orr.w	r3, r3, #1
 8008316:	81a3      	strh	r3, [r4, #12]
 8008318:	89a3      	ldrh	r3, [r4, #12]
 800831a:	431d      	orrs	r5, r3
 800831c:	81a5      	strh	r5, [r4, #12]
 800831e:	e7cf      	b.n	80082c0 <__smakebuf_r+0x18>

08008320 <_fstat_r>:
 8008320:	b538      	push	{r3, r4, r5, lr}
 8008322:	4d07      	ldr	r5, [pc, #28]	@ (8008340 <_fstat_r+0x20>)
 8008324:	2300      	movs	r3, #0
 8008326:	4604      	mov	r4, r0
 8008328:	4608      	mov	r0, r1
 800832a:	4611      	mov	r1, r2
 800832c:	602b      	str	r3, [r5, #0]
 800832e:	f7f9 f867 	bl	8001400 <_fstat>
 8008332:	1c43      	adds	r3, r0, #1
 8008334:	d102      	bne.n	800833c <_fstat_r+0x1c>
 8008336:	682b      	ldr	r3, [r5, #0]
 8008338:	b103      	cbz	r3, 800833c <_fstat_r+0x1c>
 800833a:	6023      	str	r3, [r4, #0]
 800833c:	bd38      	pop	{r3, r4, r5, pc}
 800833e:	bf00      	nop
 8008340:	20004d7c 	.word	0x20004d7c

08008344 <_isatty_r>:
 8008344:	b538      	push	{r3, r4, r5, lr}
 8008346:	4d06      	ldr	r5, [pc, #24]	@ (8008360 <_isatty_r+0x1c>)
 8008348:	2300      	movs	r3, #0
 800834a:	4604      	mov	r4, r0
 800834c:	4608      	mov	r0, r1
 800834e:	602b      	str	r3, [r5, #0]
 8008350:	f7f9 f866 	bl	8001420 <_isatty>
 8008354:	1c43      	adds	r3, r0, #1
 8008356:	d102      	bne.n	800835e <_isatty_r+0x1a>
 8008358:	682b      	ldr	r3, [r5, #0]
 800835a:	b103      	cbz	r3, 800835e <_isatty_r+0x1a>
 800835c:	6023      	str	r3, [r4, #0]
 800835e:	bd38      	pop	{r3, r4, r5, pc}
 8008360:	20004d7c 	.word	0x20004d7c

08008364 <_init>:
 8008364:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008366:	bf00      	nop
 8008368:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800836a:	bc08      	pop	{r3}
 800836c:	469e      	mov	lr, r3
 800836e:	4770      	bx	lr

08008370 <_fini>:
 8008370:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008372:	bf00      	nop
 8008374:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008376:	bc08      	pop	{r3}
 8008378:	469e      	mov	lr, r3
 800837a:	4770      	bx	lr
