

================================================================
== Vivado HLS Report for 'circ_buff_write_many128'
================================================================
* Date:           Fri Apr  2 17:21:13 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        estream_write
* Solution:       circ_buff_write_many128
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|     3.500|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-------+----------+-----------+-----------+-----------+----------+
        |                 |   Latency   | Iteration|  Initiation Interval  |    Trip   |          |
        |    Loop Name    | min |  max  |  Latency |  achieved |   target  |   Count   | Pipelined|
        +-----------------+-----+-------+----------+-----------+-----------+-----------+----------+
        |- Loop 1         |    8|      8|         2|          -|          -|          4|    no    |
        |- Loop 2         |    4|      4|         1|          -|          -|          4|    no    |
        |- Loop 3         |    ?|      ?|         ?|          -|          -|          4|    no    |
        | + fifo_read     |    ?|      ?|         ?|          -|          -|          ?|    no    |
        |  ++ reassemble  |    ?|      ?|         1|          1|          1|          ?|    yes   |
        | + gmem_write    |    0|  32773|         8|          1|          1| 0 ~ 32767 |    yes   |
        +-----------------+-----+-------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|    1184|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |       10|      -|     851|    1139|    -|
|Memory           |        4|      -|       0|       0|    -|
|Multiplexer      |        -|      -|       -|     516|    -|
|Register         |        0|      -|     770|      32|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |       14|      0|    1621|    2871|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |       1|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+----------------------------------------+---------+-------+-----+-----+
    |                 Instance                 |                 Module                 | BRAM_18K| DSP48E|  FF | LUT |
    +------------------------------------------+----------------------------------------+---------+-------+-----+-----+
    |circ_buff_write_many128_control_s_axi_U   |circ_buff_write_many128_control_s_axi   |        2|      0|  238|  318|
    |circ_buff_write_many128_gmem_out_m_axi_U  |circ_buff_write_many128_gmem_out_m_axi  |        8|      0|  613|  787|
    |circ_buff_write_many128_mux_42_8_1_1_U1   |circ_buff_write_many128_mux_42_8_1_1    |        0|      0|    0|   17|
    |circ_buff_write_many128_mux_42_8_1_1_U2   |circ_buff_write_many128_mux_42_8_1_1    |        0|      0|    0|   17|
    +------------------------------------------+----------------------------------------+---------+-------+-----+-----+
    |Total                                     |                                        |       10|      0|  851| 1139|
    +------------------------------------------+----------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +----------+--------------------------------+---------+---+----+------+-----+------+-------------+
    |  Memory  |             Module             | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------+--------------------------------+---------+---+----+------+-----+------+-------------+
    |data_V_U  |circ_buff_write_many128_data_V  |        4|  0|   0|   512|  128|     1|        65536|
    +----------+--------------------------------+---------+---+----+------+-----+------+-------------+
    |Total     |                                |        4|  0|   0|   512|  128|     1|        65536|
    +----------+--------------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+-----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+-----+------------+------------+
    |bytes_to_write_fu_789_p2           |     +    |      0|  0|   23|          16|          16|
    |h_1_fu_804_p2                      |     +    |      0|  0|   22|          15|           1|
    |h_2_fu_926_p2                      |     +    |      0|  0|   22|          15|           1|
    |i_1_fu_520_p2                      |     +    |      0|  0|   11|           3|           1|
    |i_2_fu_1038_p2                     |     +    |      0|  0|   11|           3|           1|
    |output_V2_sum3_fu_988_p2           |     +    |      0|  0|   36|          29|          29|
    |output_V2_sum4_fu_950_p2           |     +    |      0|  0|   36|          29|          29|
    |output_V2_sum_fu_607_p2            |     +    |      0|  0|   36|          29|          29|
    |stream_head_1_fu_959_p2            |     +    |      0|  0|   16|           1|           9|
    |stride_1_fu_571_p2                 |     +    |      0|  0|   11|           3|           1|
    |tmp_19_fu_936_p2                   |     +    |      0|  0|   24|          17|          17|
    |tmp_22_fu_979_p2                   |     +    |      0|  0|   19|          12|          10|
    |tmp_8_cast4_fu_725_p2              |     +    |      0|  0|   16|           1|           9|
    |tmp_8_fu_719_p2                    |     +    |      0|  0|   24|           1|          17|
    |tmp_s_fu_597_p2                    |     +    |      0|  0|   19|          10|          12|
    |word_V_fu_905_p2                   |     +    |      0|  0|   12|           1|           4|
    |tmp_10_fu_775_p2                   |     -    |      0|  0|   23|           9|          16|
    |ap_block_pp1_stage0_01001          |    and   |      0|  0|    2|           1|           1|
    |ap_block_state18_io                |    and   |      0|  0|    2|           1|           1|
    |ap_block_state19_io                |    and   |      0|  0|    2|           1|           1|
    |ap_block_state24_pp1_stage0_iter7  |    and   |      0|  0|    2|           1|           1|
    |ap_block_state32                   |    and   |      0|  0|    2|           1|           1|
    |ap_condition_685                   |    and   |      0|  0|    2|           1|           1|
    |ap_condition_695                   |    and   |      0|  0|    2|           1|           1|
    |ap_predicate_op186_read_state15    |    and   |      0|  0|    2|           1|           1|
    |ap_predicate_op188_read_state15    |    and   |      0|  0|    2|           1|           1|
    |ap_predicate_op190_read_state15    |    and   |      0|  0|    2|           1|           1|
    |ap_predicate_op192_read_state15    |    and   |      0|  0|    2|           1|           1|
    |exitcond1_fu_565_p2                |   icmp   |      0|  0|    9|           3|           4|
    |exitcond_fu_1032_p2                |   icmp   |      0|  0|    9|           3|           4|
    |sel_tmp2_i_fu_647_p2               |   icmp   |      0|  0|    8|           2|           1|
    |sel_tmp4_i_fu_660_p2               |   icmp   |      0|  0|    9|           2|           3|
    |sel_tmp_i_fu_634_p2                |   icmp   |      0|  0|    8|           2|           1|
    |tmp_11_fu_799_p2                   |   icmp   |      0|  0|   13|          16|          16|
    |tmp_14_fu_858_p2                   |   icmp   |      0|  0|   11|           8|           8|
    |tmp_16_fu_920_p2                   |   icmp   |      0|  0|   13|          16|          16|
    |tmp_1_fu_514_p2                    |   icmp   |      0|  0|    9|           3|           4|
    |tmp_4_fu_535_p2                    |   icmp   |      0|  0|   11|           8|           1|
    |tmp_5_fu_751_p2                    |   icmp   |      0|  0|   20|          17|          17|
    |tmp_7_fu_763_p2                    |   icmp   |      0|  0|   20|          17|          17|
    |tmp_9_fu_741_p2                    |   icmp   |      0|  0|   20|          18|          18|
    |ap_block_pp1_stage0_11001          |    or    |      0|  0|    2|           1|           1|
    |ap_block_state15                   |    or    |      0|  0|    2|           1|           1|
    |or_cond_fu_757_p2                  |    or    |      0|  0|    2|           1|           1|
    |part_V_1_fu_899_p2                 |    or    |      0|  0|  128|         128|         128|
    |p_neg150_pn_fu_781_p3              |  select  |      0|  0|   16|           1|          16|
    |sel_tmp1_i_fu_639_p3               |  select  |      0|  0|   16|           1|          16|
    |sel_tmp3_i_fu_652_p3               |  select  |      0|  0|   16|           1|          16|
    |stream_head_fu_676_p3              |  select  |      0|  0|   16|           1|          16|
    |r_V_fu_893_p2                      |    shl   |      0|  0|  423|         128|         128|
    |ap_enable_pp1                      |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_reg_pp1_iter1            |    xor   |      0|  0|    2|           2|           1|
    |p_neg_fu_769_p2                    |    xor   |      0|  0|   16|          16|           2|
    +-----------------------------------+----------+-------+---+-----+------------+------------+
    |Total                              |          |      0|  0| 1184|         602|         651|
    +-----------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+-----+-----------+-----+-----------+
    |                  Name                 | LUT | Input Size| Bits| Total Bits|
    +---------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                              |  129|         28|    1|         28|
    |ap_enable_reg_pp1_iter1                |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter7                |    9|          2|    1|          2|
    |ap_phi_mux_empty_n_phi_fu_379_p8       |   27|          5|    1|          5|
    |ap_phi_mux_low_phi_fu_366_p8           |   27|          5|   64|        320|
    |ap_phi_mux_tmp_161_phi_fu_425_p8       |   27|          5|   64|        320|
    |ap_phi_mux_val_assign_1_phi_fu_442_p4  |    9|          2|   16|         32|
    |ap_sig_ioackin_gmem_out_ARREADY        |    9|          2|    1|          2|
    |ap_sig_ioackin_gmem_out_AWREADY        |    9|          2|    1|          2|
    |ap_sig_ioackin_gmem_out_WREADY         |    9|          2|    1|          2|
    |bytes_to_write_1_reg_390               |    9|          2|   16|         32|
    |data_V_address0                        |   15|          3|    9|         27|
    |fifo_in_0_V_TDATA_blk_n                |    9|          2|    1|          2|
    |fifo_in_1_V_TDATA_blk_n                |    9|          2|    1|          2|
    |fifo_in_2_V_TDATA_blk_n                |    9|          2|    1|          2|
    |fifo_in_3_V_TDATA_blk_n                |    9|          2|    1|          2|
    |first_flag_1_reg_471                   |    9|          2|    1|          2|
    |gmem_out_AWADDR                        |   15|          3|   32|         96|
    |gmem_out_WDATA                         |   15|          3|  128|        384|
    |gmem_out_blk_n_AR                      |    9|          2|    1|          2|
    |gmem_out_blk_n_AW                      |    9|          2|    1|          2|
    |gmem_out_blk_n_B                       |    9|          2|    1|          2|
    |gmem_out_blk_n_R                       |    9|          2|    1|          2|
    |gmem_out_blk_n_W                       |    9|          2|    1|          2|
    |h2_reg_449                             |    9|          2|   15|         30|
    |h_reg_351                              |    9|          2|   15|         30|
    |head_0                                 |    9|          2|   16|         32|
    |head_1                                 |    9|          2|   16|         32|
    |head_2                                 |    9|          2|   16|         32|
    |head_3                                 |    9|          2|   16|         32|
    |i1_reg_460                             |    9|          2|    3|          6|
    |i_reg_316                              |    9|          2|    3|          6|
    |p_s_reg_400                            |    9|          2|  128|        256|
    |stride_reg_340                         |    9|          2|    3|          6|
    |t_V_reg_411                            |    9|          2|    4|          8|
    |val_assign_1_reg_439                   |    9|          2|   16|         32|
    +---------------------------------------+-----+-----------+-----+-----------+
    |Total                                  |  516|        110|  597|       1776|
    +---------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+-----+----+-----+-----------+
    |               Name              |  FF | LUT| Bits| Const Bits|
    +---------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                        |   27|   0|   27|          0|
    |ap_enable_reg_pp1_iter0          |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1          |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2          |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3          |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4          |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5          |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6          |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7          |    1|   0|    1|          0|
    |ap_reg_ioackin_gmem_out_ARREADY  |    1|   0|    1|          0|
    |ap_reg_ioackin_gmem_out_AWREADY  |    1|   0|    1|          0|
    |ap_reg_ioackin_gmem_out_WREADY   |    1|   0|    1|          0|
    |bytes_to_write_1_reg_390         |   16|   0|   16|          0|
    |bytes_to_write_reg_1182          |   16|   0|   16|          0|
    |data_V_load_reg_1239             |  128|   0|  128|          0|
    |first                            |    1|   0|    1|          0|
    |first_flag_1_reg_471             |    1|   0|    1|          0|
    |first_flag_reg_327               |    1|   0|    1|          0|
    |first_load_reg_1085              |    1|   0|    1|          0|
    |first_new_1_reg_483              |    1|   0|    1|          0|
    |h2_reg_449                       |   15|   0|   15|          0|
    |h_1_reg_1192                     |   15|   0|   15|          0|
    |h_reg_351                        |   15|   0|   15|          0|
    |head_0                           |   16|   0|   16|          0|
    |head_1                           |   16|   0|   16|          0|
    |head_2                           |   16|   0|   16|          0|
    |head_3                           |   16|   0|   16|          0|
    |i1_reg_460                       |    3|   0|    3|          0|
    |i_1_reg_1092                     |    3|   0|    3|          0|
    |i_reg_316                        |    3|   0|    3|          0|
    |idx_cast5_reg_1163               |    4|   0|   17|         13|
    |idx_cast_reg_1130                |    4|   0|   12|          8|
    |idx_reg_1125                     |    4|   0|   11|          7|
    |local_words_0                    |    8|   0|    8|          0|
    |local_words_1                    |    8|   0|    8|          0|
    |local_words_2                    |    8|   0|    8|          0|
    |local_words_3                    |    8|   0|    8|          0|
    |or_cond_reg_1178                 |    1|   0|    1|          0|
    |output_V2_sum3_reg_1250          |   29|   0|   29|          0|
    |output_V2_sum4_reg_1229          |   29|   0|   29|          0|
    |output_V2_sum_reg_1135           |   29|   0|   29|          0|
    |p_s_reg_400                      |  128|   0|  128|          0|
    |sel_tmp3_i_reg_1146              |   16|   0|   16|          0|
    |sel_tmp4_i_reg_1151              |    1|   0|    1|          0|
    |stream_head_2_cast_reg_1234      |    9|   0|   16|          7|
    |stream_head_reg_1168             |   16|   0|   16|          0|
    |stream_tail_reg_1156             |   16|   0|   16|          0|
    |stride_1_reg_1112                |    3|   0|    3|          0|
    |stride_reg_340                   |    3|   0|    3|          0|
    |t_V_reg_411                      |    4|   0|    4|          0|
    |tmp_13_reg_1117                  |    2|   0|    2|          0|
    |tmp_16_reg_1215                  |    1|   0|    1|          0|
    |tmp_27_cast_reg_1078             |   28|   0|   29|          1|
    |tmp_3_reg_1102                   |    2|   0|    2|          0|
    |val_assign_1_reg_439             |   16|   0|   16|          0|
    |words_reg_1173                   |    8|   0|    8|          0|
    |tmp_16_reg_1215                  |   64|  32|    1|          0|
    +---------------------------------+-----+----+-----+-----------+
    |Total                            |  770|  32|  743|         36|
    +---------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+-------------------------+-----+-----+------------+-------------------------+--------------+
|s_axi_control_AWVALID    |  in |    1|    s_axi   |         control         |     array    |
|s_axi_control_AWREADY    | out |    1|    s_axi   |         control         |     array    |
|s_axi_control_AWADDR     |  in |    6|    s_axi   |         control         |     array    |
|s_axi_control_WVALID     |  in |    1|    s_axi   |         control         |     array    |
|s_axi_control_WREADY     | out |    1|    s_axi   |         control         |     array    |
|s_axi_control_WDATA      |  in |   32|    s_axi   |         control         |     array    |
|s_axi_control_WSTRB      |  in |    4|    s_axi   |         control         |     array    |
|s_axi_control_ARVALID    |  in |    1|    s_axi   |         control         |     array    |
|s_axi_control_ARREADY    | out |    1|    s_axi   |         control         |     array    |
|s_axi_control_ARADDR     |  in |    6|    s_axi   |         control         |     array    |
|s_axi_control_RVALID     | out |    1|    s_axi   |         control         |     array    |
|s_axi_control_RREADY     |  in |    1|    s_axi   |         control         |     array    |
|s_axi_control_RDATA      | out |   32|    s_axi   |         control         |     array    |
|s_axi_control_RRESP      | out |    2|    s_axi   |         control         |     array    |
|s_axi_control_BVALID     | out |    1|    s_axi   |         control         |     array    |
|s_axi_control_BREADY     |  in |    1|    s_axi   |         control         |     array    |
|s_axi_control_BRESP      | out |    2|    s_axi   |         control         |     array    |
|ap_clk                   |  in |    1| ap_ctrl_hs | circ_buff_write_many128 | return value |
|ap_rst_n                 |  in |    1| ap_ctrl_hs | circ_buff_write_many128 | return value |
|interrupt                | out |    1| ap_ctrl_hs | circ_buff_write_many128 | return value |
|m_axi_gmem_out_AWVALID   | out |    1|    m_axi   |         gmem_out        |    pointer   |
|m_axi_gmem_out_AWREADY   |  in |    1|    m_axi   |         gmem_out        |    pointer   |
|m_axi_gmem_out_AWADDR    | out |   32|    m_axi   |         gmem_out        |    pointer   |
|m_axi_gmem_out_AWID      | out |    1|    m_axi   |         gmem_out        |    pointer   |
|m_axi_gmem_out_AWLEN     | out |    8|    m_axi   |         gmem_out        |    pointer   |
|m_axi_gmem_out_AWSIZE    | out |    3|    m_axi   |         gmem_out        |    pointer   |
|m_axi_gmem_out_AWBURST   | out |    2|    m_axi   |         gmem_out        |    pointer   |
|m_axi_gmem_out_AWLOCK    | out |    2|    m_axi   |         gmem_out        |    pointer   |
|m_axi_gmem_out_AWCACHE   | out |    4|    m_axi   |         gmem_out        |    pointer   |
|m_axi_gmem_out_AWPROT    | out |    3|    m_axi   |         gmem_out        |    pointer   |
|m_axi_gmem_out_AWQOS     | out |    4|    m_axi   |         gmem_out        |    pointer   |
|m_axi_gmem_out_AWREGION  | out |    4|    m_axi   |         gmem_out        |    pointer   |
|m_axi_gmem_out_AWUSER    | out |    1|    m_axi   |         gmem_out        |    pointer   |
|m_axi_gmem_out_WVALID    | out |    1|    m_axi   |         gmem_out        |    pointer   |
|m_axi_gmem_out_WREADY    |  in |    1|    m_axi   |         gmem_out        |    pointer   |
|m_axi_gmem_out_WDATA     | out |  128|    m_axi   |         gmem_out        |    pointer   |
|m_axi_gmem_out_WSTRB     | out |   16|    m_axi   |         gmem_out        |    pointer   |
|m_axi_gmem_out_WLAST     | out |    1|    m_axi   |         gmem_out        |    pointer   |
|m_axi_gmem_out_WID       | out |    1|    m_axi   |         gmem_out        |    pointer   |
|m_axi_gmem_out_WUSER     | out |    1|    m_axi   |         gmem_out        |    pointer   |
|m_axi_gmem_out_ARVALID   | out |    1|    m_axi   |         gmem_out        |    pointer   |
|m_axi_gmem_out_ARREADY   |  in |    1|    m_axi   |         gmem_out        |    pointer   |
|m_axi_gmem_out_ARADDR    | out |   32|    m_axi   |         gmem_out        |    pointer   |
|m_axi_gmem_out_ARID      | out |    1|    m_axi   |         gmem_out        |    pointer   |
|m_axi_gmem_out_ARLEN     | out |    8|    m_axi   |         gmem_out        |    pointer   |
|m_axi_gmem_out_ARSIZE    | out |    3|    m_axi   |         gmem_out        |    pointer   |
|m_axi_gmem_out_ARBURST   | out |    2|    m_axi   |         gmem_out        |    pointer   |
|m_axi_gmem_out_ARLOCK    | out |    2|    m_axi   |         gmem_out        |    pointer   |
|m_axi_gmem_out_ARCACHE   | out |    4|    m_axi   |         gmem_out        |    pointer   |
|m_axi_gmem_out_ARPROT    | out |    3|    m_axi   |         gmem_out        |    pointer   |
|m_axi_gmem_out_ARQOS     | out |    4|    m_axi   |         gmem_out        |    pointer   |
|m_axi_gmem_out_ARREGION  | out |    4|    m_axi   |         gmem_out        |    pointer   |
|m_axi_gmem_out_ARUSER    | out |    1|    m_axi   |         gmem_out        |    pointer   |
|m_axi_gmem_out_RVALID    |  in |    1|    m_axi   |         gmem_out        |    pointer   |
|m_axi_gmem_out_RREADY    | out |    1|    m_axi   |         gmem_out        |    pointer   |
|m_axi_gmem_out_RDATA     |  in |  128|    m_axi   |         gmem_out        |    pointer   |
|m_axi_gmem_out_RLAST     |  in |    1|    m_axi   |         gmem_out        |    pointer   |
|m_axi_gmem_out_RID       |  in |    1|    m_axi   |         gmem_out        |    pointer   |
|m_axi_gmem_out_RUSER     |  in |    1|    m_axi   |         gmem_out        |    pointer   |
|m_axi_gmem_out_RRESP     |  in |    2|    m_axi   |         gmem_out        |    pointer   |
|m_axi_gmem_out_BVALID    |  in |    1|    m_axi   |         gmem_out        |    pointer   |
|m_axi_gmem_out_BREADY    | out |    1|    m_axi   |         gmem_out        |    pointer   |
|m_axi_gmem_out_BRESP     |  in |    2|    m_axi   |         gmem_out        |    pointer   |
|m_axi_gmem_out_BID       |  in |    1|    m_axi   |         gmem_out        |    pointer   |
|m_axi_gmem_out_BUSER     |  in |    1|    m_axi   |         gmem_out        |    pointer   |
|fifo_in_0_V_TDATA        |  in |   64|    axis    |       fifo_in_0_V       |    pointer   |
|fifo_in_0_V_TVALID       |  in |    1|    axis    |       fifo_in_0_V       |    pointer   |
|fifo_in_0_V_TREADY       | out |    1|    axis    |       fifo_in_0_V       |    pointer   |
|fifo_in_1_V_TDATA        |  in |   64|    axis    |       fifo_in_1_V       |    pointer   |
|fifo_in_1_V_TVALID       |  in |    1|    axis    |       fifo_in_1_V       |    pointer   |
|fifo_in_1_V_TREADY       | out |    1|    axis    |       fifo_in_1_V       |    pointer   |
|fifo_in_2_V_TDATA        |  in |   64|    axis    |       fifo_in_2_V       |    pointer   |
|fifo_in_2_V_TVALID       |  in |    1|    axis    |       fifo_in_2_V       |    pointer   |
|fifo_in_2_V_TREADY       | out |    1|    axis    |       fifo_in_2_V       |    pointer   |
|fifo_in_3_V_TDATA        |  in |   64|    axis    |       fifo_in_3_V       |    pointer   |
|fifo_in_3_V_TVALID       |  in |    1|    axis    |       fifo_in_3_V       |    pointer   |
|fifo_in_3_V_TREADY       | out |    1|    axis    |       fifo_in_3_V       |    pointer   |
+-------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 34
* Pipeline : 2
  Pipeline-0 : II = 1, D = 1, States = { 15 }
  Pipeline-1 : II = 1, D = 8, States = { 17 18 19 20 21 22 23 24 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!first_load & !tmp_1)
	4  / (tmp_1 & !tmp_4) | (first_load & !tmp_4)
	33  / (tmp_1 & tmp_4) | (first_load & tmp_4)
3 --> 
	2  / true
4 --> 
	5  / (!exitcond1)
	34  / (exitcond1)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	32  / (or_cond)
	14  / (!or_cond)
14 --> 
	15  / (tmp_11 & empty_n)
	17  / (!empty_n) | (!tmp_11)
15 --> 
	16  / (!tmp_14)
	15  / (tmp_14)
16 --> 
	14  / true
17 --> 
	25  / (!tmp_16)
	18  / (tmp_16)
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	17  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	4  / true
33 --> 
	33  / (!exitcond)
	34  / (exitcond)
34 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%output_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %output_V)"   --->   Operation 35 'read' 'output_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %output_V_read, i32 4, i32 31)"   --->   Operation 36 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_27_cast = zext i28 %tmp to i29"   --->   Operation 37 'zext' 'tmp_27_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %gmem_out), !map !68"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %fifo_in_3_V), !map !74"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %fifo_in_2_V), !map !80"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %fifo_in_1_V), !map !86"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %fifo_in_0_V), !map !92"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %reset), !map !98"   --->   Operation 43 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %debug_register), !map !102"   --->   Operation 44 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x i8]* %useable_words), !map !106"   --->   Operation 45 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([24 x i8]* @circ_buff_write_many) nounwind"   --->   Operation 46 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.23ns)   --->   "%data_V = alloca [512 x i128], align 8" [./estream_write/c_src/circ_buff_write_many_128.cpp:60]   --->   Operation 47 'alloca' 'data_V' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 512> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %gmem_out, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [./estream_write/c_src/circ_buff_write_many_128.cpp:32]   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %debug_register, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [./estream_write/c_src/circ_buff_write_many_128.cpp:34]   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([4 x i8]* %useable_words, [1 x i8]* @p_str12, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str12, i32 -1, [1 x i8]* @p_str12, [1 x i8]* @p_str12, [1 x i8]* @p_str12, [1 x i8]* @p_str12, [1 x i8]* @p_str12)" [./estream_write/c_src/circ_buff_write_many_128.cpp:35]   --->   Operation 50 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([4 x i8]* %useable_words, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [./estream_write/c_src/circ_buff_write_many_128.cpp:35]   --->   Operation 51 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %reset, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [./estream_write/c_src/circ_buff_write_many_128.cpp:36]   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %output_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [./estream_write/c_src/circ_buff_write_many_128.cpp:37]   --->   Operation 53 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [./estream_write/c_src/circ_buff_write_many_128.cpp:38]   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_in_0_V, [5 x i8]* @p_str6, i32 1, i32 1, [5 x i8]* @p_str7, i32 0, i32 0, [8 x i8]* @p_str8, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_in_1_V, [5 x i8]* @p_str6, i32 1, i32 1, [5 x i8]* @p_str7, i32 0, i32 0, [8 x i8]* @p_str8, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_in_2_V, [5 x i8]* @p_str6, i32 1, i32 1, [5 x i8]* @p_str7, i32 0, i32 0, [8 x i8]* @p_str8, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_in_3_V, [5 x i8]* @p_str6, i32 1, i32 1, [5 x i8]* @p_str7, i32 0, i32 0, [8 x i8]* @p_str8, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%first_load = load i1* @first, align 1"   --->   Operation 59 'load' 'first_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.65ns)   --->   "br i1 %first_load, label %._crit_edge, label %.preheader149.preheader" [./estream_write/c_src/circ_buff_write_many_128.cpp:77]   --->   Operation 60 'br' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 61 [1/1] (0.65ns)   --->   "br label %.preheader149" [./estream_write/c_src/circ_buff_write_many_128.cpp:79]   --->   Operation 61 'br' <Predicate = (!first_load)> <Delay = 0.65>

State 2 <SV = 1> <Delay = 2.60>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%i = phi i3 [ %i_1, %2 ], [ 0, %.preheader149.preheader ]"   --->   Operation 62 'phi' 'i' <Predicate = (!first_load)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.58ns)   --->   "%tmp_1 = icmp eq i3 %i, -4" [./estream_write/c_src/circ_buff_write_many_128.cpp:79]   --->   Operation 63 'icmp' 'tmp_1' <Predicate = (!first_load)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 64 'speclooptripcount' 'empty_5' <Predicate = (!first_load)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.67ns)   --->   "%i_1 = add i3 %i, 1" [./estream_write/c_src/circ_buff_write_many_128.cpp:79]   --->   Operation 65 'add' 'i_1' <Predicate = (!first_load)> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %._crit_edge.loopexit, label %1" [./estream_write/c_src/circ_buff_write_many_128.cpp:79]   --->   Operation 66 'br' <Predicate = (!first_load)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_2 = zext i3 %i to i64" [./estream_write/c_src/circ_buff_write_many_128.cpp:81]   --->   Operation 67 'zext' 'tmp_2' <Predicate = (!first_load & !tmp_1)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%useable_words_addr = getelementptr [4 x i8]* %useable_words, i64 0, i64 %tmp_2" [./estream_write/c_src/circ_buff_write_many_128.cpp:81]   --->   Operation 68 'getelementptr' 'useable_words_addr' <Predicate = (!first_load & !tmp_1)> <Delay = 0.00>
ST_2 : Operation 69 [2/2] (0.67ns)   --->   "%useable_words_load = load volatile i8* %useable_words_addr, align 1" [./estream_write/c_src/circ_buff_write_many_128.cpp:81]   --->   Operation 69 'load' 'useable_words_load' <Predicate = (!first_load & !tmp_1)> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 4> <RAM>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_3 = trunc i3 %i to i2" [./estream_write/c_src/circ_buff_write_many_128.cpp:81]   --->   Operation 70 'trunc' 'tmp_3' <Predicate = (!first_load & !tmp_1)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.65ns)   --->   "br label %._crit_edge"   --->   Operation 71 'br' <Predicate = (!first_load & tmp_1)> <Delay = 0.65>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%first_flag = phi i1 [ false, %0 ], [ true, %._crit_edge.loopexit ]"   --->   Operation 72 'phi' 'first_flag' <Predicate = (tmp_1) | (first_load)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (1.00ns)   --->   "%reset_read = call i8 @_ssdm_op_Read.s_axilite.volatile.i8P(i8* %reset)" [./estream_write/c_src/circ_buff_write_many_128.cpp:86]   --->   Operation 73 'read' 'reset_read' <Predicate = (tmp_1) | (first_load)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 74 [1/1] (0.84ns)   --->   "%tmp_4 = icmp eq i8 %reset_read, 1" [./estream_write/c_src/circ_buff_write_many_128.cpp:86]   --->   Operation 74 'icmp' 'tmp_4' <Predicate = (tmp_1) | (first_load)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "br i1 %tmp_4, label %.preheader148.preheader, label %.preheader.preheader" [./estream_write/c_src/circ_buff_write_many_128.cpp:86]   --->   Operation 75 'br' <Predicate = (tmp_1) | (first_load)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.65ns)   --->   "br label %.preheader" [./estream_write/c_src/circ_buff_write_many_128.cpp:97]   --->   Operation 76 'br' <Predicate = (tmp_1 & !tmp_4) | (first_load & !tmp_4)> <Delay = 0.65>
ST_2 : Operation 77 [1/1] (0.65ns)   --->   "br label %.preheader148" [./estream_write/c_src/circ_buff_write_many_128.cpp:88]   --->   Operation 77 'br' <Predicate = (tmp_1 & tmp_4) | (first_load & tmp_4)> <Delay = 0.65>

State 3 <SV = 2> <Delay = 0.72>
ST_3 : Operation 78 [1/2] (0.67ns)   --->   "%useable_words_load = load volatile i8* %useable_words_addr, align 1" [./estream_write/c_src/circ_buff_write_many_128.cpp:81]   --->   Operation 78 'load' 'useable_words_load' <Predicate = true> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 4> <RAM>
ST_3 : Operation 79 [1/1] (0.72ns)   --->   "switch i2 %tmp_3, label %branch3 [
    i2 0, label %branch0
    i2 1, label %branch1
    i2 -2, label %branch2
  ]" [./estream_write/c_src/circ_buff_write_many_128.cpp:81]   --->   Operation 79 'switch' <Predicate = true> <Delay = 0.72>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "store i8 %useable_words_load, i8* @local_words_2, align 1" [./estream_write/c_src/circ_buff_write_many_128.cpp:81]   --->   Operation 80 'store' <Predicate = (tmp_3 == 2)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "br label %2" [./estream_write/c_src/circ_buff_write_many_128.cpp:81]   --->   Operation 81 'br' <Predicate = (tmp_3 == 2)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "store i8 %useable_words_load, i8* @local_words_1, align 1" [./estream_write/c_src/circ_buff_write_many_128.cpp:81]   --->   Operation 82 'store' <Predicate = (tmp_3 == 1)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "br label %2" [./estream_write/c_src/circ_buff_write_many_128.cpp:81]   --->   Operation 83 'br' <Predicate = (tmp_3 == 1)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "store i8 %useable_words_load, i8* @local_words_0, align 1" [./estream_write/c_src/circ_buff_write_many_128.cpp:81]   --->   Operation 84 'store' <Predicate = (tmp_3 == 0)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "br label %2" [./estream_write/c_src/circ_buff_write_many_128.cpp:81]   --->   Operation 85 'br' <Predicate = (tmp_3 == 0)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "store i8 %useable_words_load, i8* @local_words_3, align 1" [./estream_write/c_src/circ_buff_write_many_128.cpp:81]   --->   Operation 86 'store' <Predicate = (tmp_3 == 3)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "br label %2" [./estream_write/c_src/circ_buff_write_many_128.cpp:81]   --->   Operation 87 'br' <Predicate = (tmp_3 == 3)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "br label %.preheader149" [./estream_write/c_src/circ_buff_write_many_128.cpp:79]   --->   Operation 88 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.77>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%stride = phi i3 [ %stride_1, %.loopexit146 ], [ 0, %.preheader.preheader ]"   --->   Operation 89 'phi' 'stride' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.58ns)   --->   "%exitcond1 = icmp eq i3 %stride, -4" [./estream_write/c_src/circ_buff_write_many_128.cpp:97]   --->   Operation 90 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 91 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.67ns)   --->   "%stride_1 = add i3 %stride, 1" [./estream_write/c_src/circ_buff_write_many_128.cpp:97]   --->   Operation 92 'add' 'stride_1' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.loopexit147.loopexit, label %5" [./estream_write/c_src/circ_buff_write_many_128.cpp:97]   --->   Operation 93 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_13 = trunc i3 %stride to i2" [./estream_write/c_src/circ_buff_write_many_128.cpp:97]   --->   Operation 94 'trunc' 'tmp_13' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%idx = call i11 @_ssdm_op_BitConcatenate.i11.i2.i6.i2.i1(i2 %tmp_13, i6 0, i2 %tmp_13, i1 false)" [./estream_write/c_src/circ_buff_write_many_128.cpp:100]   --->   Operation 95 'bitconcatenate' 'idx' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%idx_cast = zext i11 %idx to i12" [./estream_write/c_src/circ_buff_write_many_128.cpp:100]   --->   Operation 96 'zext' 'idx_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.79ns)   --->   "%tmp_s = add i12 512, %idx_cast" [./estream_write/c_src/circ_buff_write_many_128.cpp:104]   --->   Operation 97 'add' 'tmp_s' <Predicate = (!exitcond1)> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_3_cast = zext i12 %tmp_s to i29" [./estream_write/c_src/circ_buff_write_many_128.cpp:104]   --->   Operation 98 'zext' 'tmp_3_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.97ns)   --->   "%output_V2_sum = add i29 %tmp_27_cast, %tmp_3_cast" [./estream_write/c_src/circ_buff_write_many_128.cpp:104]   --->   Operation 99 'add' 'output_V2_sum' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.65ns)   --->   "br label %.loopexit147"   --->   Operation 100 'br' <Predicate = (exitcond1)> <Delay = 0.65>

State 5 <SV = 3> <Delay = 3.50>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%output_V2_sum_cast = zext i29 %output_V2_sum to i64" [./estream_write/c_src/circ_buff_write_many_128.cpp:104]   --->   Operation 101 'zext' 'output_V2_sum_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%gmem_out_addr = getelementptr i128* %gmem_out, i64 %output_V2_sum_cast" [./estream_write/c_src/circ_buff_write_many_128.cpp:104]   --->   Operation 102 'getelementptr' 'gmem_out_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [7/7] (3.50ns)   --->   "%temp_tail_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_out_addr, i32 1)" [./estream_write/c_src/circ_buff_write_many_128.cpp:104]   --->   Operation 103 'readreq' 'temp_tail_V_req' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 4> <Delay = 3.50>
ST_6 : Operation 104 [6/7] (3.50ns)   --->   "%temp_tail_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_out_addr, i32 1)" [./estream_write/c_src/circ_buff_write_many_128.cpp:104]   --->   Operation 104 'readreq' 'temp_tail_V_req' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 5> <Delay = 3.50>
ST_7 : Operation 105 [5/7] (3.50ns)   --->   "%temp_tail_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_out_addr, i32 1)" [./estream_write/c_src/circ_buff_write_many_128.cpp:104]   --->   Operation 105 'readreq' 'temp_tail_V_req' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 6> <Delay = 3.50>
ST_8 : Operation 106 [4/7] (3.50ns)   --->   "%temp_tail_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_out_addr, i32 1)" [./estream_write/c_src/circ_buff_write_many_128.cpp:104]   --->   Operation 106 'readreq' 'temp_tail_V_req' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 7> <Delay = 3.50>
ST_9 : Operation 107 [3/7] (3.50ns)   --->   "%temp_tail_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_out_addr, i32 1)" [./estream_write/c_src/circ_buff_write_many_128.cpp:104]   --->   Operation 107 'readreq' 'temp_tail_V_req' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 8> <Delay = 3.50>
ST_10 : Operation 108 [2/7] (3.50ns)   --->   "%temp_tail_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_out_addr, i32 1)" [./estream_write/c_src/circ_buff_write_many_128.cpp:104]   --->   Operation 108 'readreq' 'temp_tail_V_req' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 9> <Delay = 3.50>
ST_11 : Operation 109 [1/7] (3.50ns)   --->   "%temp_tail_V_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %gmem_out_addr, i32 1)" [./estream_write/c_src/circ_buff_write_many_128.cpp:104]   --->   Operation 109 'readreq' 'temp_tail_V_req' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 10> <Delay = 3.50>
ST_12 : Operation 110 [1/1] (0.00ns)   --->   "%head_3_load = load i16* @head_3, align 2" [aesl_mux_load.4i16P.i2:16->./estream_write/c_src/circ_buff_write_many_128.cpp:102]   --->   Operation 110 'load' 'head_3_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "%head_0_load = load i16* @head_0, align 2" [aesl_mux_load.4i16P.i2:10->./estream_write/c_src/circ_buff_write_many_128.cpp:102]   --->   Operation 111 'load' 'head_0_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 112 [1/1] (0.00ns)   --->   "%head_1_load = load i16* @head_1, align 2" [aesl_mux_load.4i16P.i2:12->./estream_write/c_src/circ_buff_write_many_128.cpp:102]   --->   Operation 112 'load' 'head_1_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 113 [1/1] (0.44ns)   --->   "%sel_tmp_i = icmp eq i2 %tmp_13, 0" [aesl_mux_load.4i16P.i2:18->./estream_write/c_src/circ_buff_write_many_128.cpp:102]   --->   Operation 113 'icmp' 'sel_tmp_i' <Predicate = true> <Delay = 0.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp3_i)   --->   "%sel_tmp1_i = select i1 %sel_tmp_i, i16 %head_0_load, i16 %head_3_load" [aesl_mux_load.4i16P.i2:16->./estream_write/c_src/circ_buff_write_many_128.cpp:102]   --->   Operation 114 'select' 'sel_tmp1_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 115 [1/1] (0.44ns)   --->   "%sel_tmp2_i = icmp eq i2 %tmp_13, 1" [aesl_mux_load.4i16P.i2:18->./estream_write/c_src/circ_buff_write_many_128.cpp:102]   --->   Operation 115 'icmp' 'sel_tmp2_i' <Predicate = true> <Delay = 0.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 116 [1/1] (0.35ns) (out node of the LUT)   --->   "%sel_tmp3_i = select i1 %sel_tmp2_i, i16 %head_1_load, i16 %sel_tmp1_i" [aesl_mux_load.4i16P.i2:16->./estream_write/c_src/circ_buff_write_many_128.cpp:102]   --->   Operation 116 'select' 'sel_tmp3_i' <Predicate = true> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 117 [1/1] (0.44ns)   --->   "%sel_tmp4_i = icmp eq i2 %tmp_13, -2" [aesl_mux_load.4i16P.i2:18->./estream_write/c_src/circ_buff_write_many_128.cpp:102]   --->   Operation 117 'icmp' 'sel_tmp4_i' <Predicate = true> <Delay = 0.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 118 [1/1] (3.50ns)   --->   "%temp_tail_V = call i128 @_ssdm_op_Read.m_axi.volatile.i128P(i128* %gmem_out_addr)" [./estream_write/c_src/circ_buff_write_many_128.cpp:104]   --->   Operation 118 'read' 'temp_tail_V' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "%stream_tail = trunc i128 %temp_tail_V to i16" [./estream_write/c_src/circ_buff_write_many_128.cpp:106]   --->   Operation 119 'trunc' 'stream_tail' <Predicate = true> <Delay = 0.00>

State 13 <SV = 11> <Delay = 3.15>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%idx_cast5 = zext i11 %idx to i17" [./estream_write/c_src/circ_buff_write_many_128.cpp:100]   --->   Operation 120 'zext' 'idx_cast5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%head_2_load = load i16* @head_2, align 2" [aesl_mux_load.4i16P.i2:14->./estream_write/c_src/circ_buff_write_many_128.cpp:102]   --->   Operation 121 'load' 'head_2_load' <Predicate = (sel_tmp4_i)> <Delay = 0.00>
ST_13 : Operation 122 [1/1] (0.35ns) (out node of the LUT)   --->   "%stream_head = select i1 %sel_tmp4_i, i16 %head_2_load, i16 %sel_tmp3_i" [aesl_mux_load.4i16P.i2:16->./estream_write/c_src/circ_buff_write_many_128.cpp:102]   --->   Operation 122 'select' 'stream_head' <Predicate = true> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%local_words_0_load = load i8* @local_words_0, align 1" [./estream_write/c_src/circ_buff_write_many_128.cpp:108]   --->   Operation 123 'load' 'local_words_0_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 124 [1/1] (0.00ns)   --->   "%local_words_1_load = load i8* @local_words_1, align 1" [./estream_write/c_src/circ_buff_write_many_128.cpp:108]   --->   Operation 124 'load' 'local_words_1_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 125 [1/1] (0.00ns)   --->   "%local_words_2_load = load i8* @local_words_2, align 1" [./estream_write/c_src/circ_buff_write_many_128.cpp:108]   --->   Operation 125 'load' 'local_words_2_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 126 [1/1] (0.00ns)   --->   "%local_words_3_load = load i8* @local_words_3, align 1" [./estream_write/c_src/circ_buff_write_many_128.cpp:108]   --->   Operation 126 'load' 'local_words_3_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 127 [1/1] (0.39ns)   --->   "%words = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %local_words_0_load, i8 %local_words_1_load, i8 %local_words_2_load, i8 %local_words_3_load, i2 %tmp_13)" [./estream_write/c_src/circ_buff_write_many_128.cpp:108]   --->   Operation 127 'mux' 'words' <Predicate = true> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_6_cast = zext i16 %stream_head to i17" [./estream_write/c_src/circ_buff_write_many_128.cpp:113]   --->   Operation 128 'zext' 'tmp_6_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_21 = trunc i16 %stream_head to i9" [aesl_mux_load.4i16P.i2:16->./estream_write/c_src/circ_buff_write_many_128.cpp:102]   --->   Operation 129 'trunc' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 130 [1/1] (0.85ns)   --->   "%tmp_8 = add i17 1, %tmp_6_cast" [./estream_write/c_src/circ_buff_write_many_128.cpp:113]   --->   Operation 130 'add' 'tmp_8' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 131 [1/1] (0.77ns)   --->   "%tmp_8_cast4 = add i9 1, %tmp_21" [./estream_write/c_src/circ_buff_write_many_128.cpp:113]   --->   Operation 131 'add' 'tmp_8_cast4' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_8_cast = zext i17 %tmp_8 to i18" [./estream_write/c_src/circ_buff_write_many_128.cpp:113]   --->   Operation 132 'zext' 'tmp_8_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_5_cast3 = zext i16 %stream_tail to i17" [./estream_write/c_src/circ_buff_write_many_128.cpp:113]   --->   Operation 133 'zext' 'tmp_5_cast3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_5_cast = zext i16 %stream_tail to i18" [./estream_write/c_src/circ_buff_write_many_128.cpp:113]   --->   Operation 134 'zext' 'tmp_5_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 135 [1/1] (1.09ns)   --->   "%tmp_9 = icmp eq i18 %tmp_8_cast, %tmp_5_cast" [./estream_write/c_src/circ_buff_write_many_128.cpp:113]   --->   Operation 135 'icmp' 'tmp_9' <Predicate = true> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_10_cast = zext i9 %tmp_8_cast4 to i17" [./estream_write/c_src/circ_buff_write_many_128.cpp:113]   --->   Operation 136 'zext' 'tmp_10_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 137 [1/1] (1.10ns)   --->   "%tmp_5 = icmp eq i17 %tmp_10_cast, %tmp_5_cast3" [./estream_write/c_src/circ_buff_write_many_128.cpp:113]   --->   Operation 137 'icmp' 'tmp_5' <Predicate = true> <Delay = 1.10> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 138 [1/1] (0.28ns)   --->   "%or_cond = or i1 %tmp_9, %tmp_5" [./estream_write/c_src/circ_buff_write_many_128.cpp:113]   --->   Operation 138 'or' 'or_cond' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 139 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %.loopexit146, label %6" [./estream_write/c_src/circ_buff_write_many_128.cpp:113]   --->   Operation 139 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 140 [1/1] (1.09ns)   --->   "%tmp_7 = icmp ult i17 %tmp_8, %tmp_5_cast3" [./estream_write/c_src/circ_buff_write_many_128.cpp:128]   --->   Operation 140 'icmp' 'tmp_7' <Predicate = (!or_cond)> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node bytes_to_write)   --->   "%p_neg = xor i16 %stream_head, -1" [./estream_write/c_src/circ_buff_write_many_128.cpp:130]   --->   Operation 141 'xor' 'p_neg' <Predicate = (!or_cond)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 142 [1/1] (0.85ns)   --->   "%tmp_10 = sub i16 511, %stream_head" [./estream_write/c_src/circ_buff_write_many_128.cpp:136]   --->   Operation 142 'sub' 'tmp_10' <Predicate = (!or_cond)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node bytes_to_write)   --->   "%p_neg150_pn = select i1 %tmp_7, i16 %p_neg, i16 %tmp_10" [./estream_write/c_src/circ_buff_write_many_128.cpp:128]   --->   Operation 143 'select' 'p_neg150_pn' <Predicate = (!or_cond)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 144 [1/1] (0.85ns) (out node of the LUT)   --->   "%bytes_to_write = add i16 %p_neg150_pn, %stream_tail" [./estream_write/c_src/circ_buff_write_many_128.cpp:130]   --->   Operation 144 'add' 'bytes_to_write' <Predicate = (!or_cond)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 145 [1/1] (0.65ns)   --->   "br label %7" [./estream_write/c_src/circ_buff_write_many_128.cpp:140]   --->   Operation 145 'br' <Predicate = (!or_cond)> <Delay = 0.65>

State 14 <SV = 12> <Delay = 1.75>
ST_14 : Operation 146 [1/1] (0.00ns)   --->   "%h = phi i15 [ 0, %6 ], [ %h_1, %14 ]"   --->   Operation 146 'phi' 'h' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 147 [1/1] (0.00ns)   --->   "%bytes_to_write_2 = zext i15 %h to i16" [./estream_write/c_src/circ_buff_write_many_128.cpp:140]   --->   Operation 147 'zext' 'bytes_to_write_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 148 [1/1] (1.10ns)   --->   "%tmp_11 = icmp slt i16 %bytes_to_write_2, %bytes_to_write" [./estream_write/c_src/circ_buff_write_many_128.cpp:140]   --->   Operation 148 'icmp' 'tmp_11' <Predicate = true> <Delay = 1.10> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 149 [1/1] (0.84ns)   --->   "%h_1 = add i15 %h, 1" [./estream_write/c_src/circ_buff_write_many_128.cpp:140]   --->   Operation 149 'add' 'h_1' <Predicate = true> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 150 [1/1] (0.65ns)   --->   "br i1 %tmp_11, label %8, label %.loopexit" [./estream_write/c_src/circ_buff_write_many_128.cpp:140]   --->   Operation 150 'br' <Predicate = true> <Delay = 0.65>
ST_14 : Operation 151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str9) nounwind" [./estream_write/c_src/circ_buff_write_many_128.cpp:141]   --->   Operation 151 'specloopname' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str9)" [./estream_write/c_src/circ_buff_write_many_128.cpp:141]   --->   Operation 152 'specregionbegin' 'tmp_12' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 153 [1/1] (0.72ns)   --->   "switch i2 %tmp_13, label %branch313 [
    i2 0, label %branch07
    i2 1, label %branch19
    i2 -2, label %branch211
  ]" [./estream_write/c_src/circ_buff_write_many_128.cpp:144]   --->   Operation 153 'switch' <Predicate = (tmp_11)> <Delay = 0.72>
ST_14 : Operation 154 [1/1] (0.00ns)   --->   "%fifo_in_2_V_read = call { i1, i64 } @_ssdm_op_NbRead.axis.volatile.i64P(i64* %fifo_in_2_V)" [./estream_write/c_src/circ_buff_write_many_128.cpp:144]   --->   Operation 154 'nbread' 'fifo_in_2_V_read' <Predicate = (tmp_11 & tmp_13 == 2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_14 : Operation 155 [1/1] (0.00ns)   --->   "%p_vld9 = extractvalue { i1, i64 } %fifo_in_2_V_read, 0" [./estream_write/c_src/circ_buff_write_many_128.cpp:144]   --->   Operation 155 'extractvalue' 'p_vld9' <Predicate = (tmp_11 & tmp_13 == 2)> <Delay = 0.00>
ST_14 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_28 = extractvalue { i1, i64 } %fifo_in_2_V_read, 1" [./estream_write/c_src/circ_buff_write_many_128.cpp:144]   --->   Operation 156 'extractvalue' 'tmp_28' <Predicate = (tmp_11 & tmp_13 == 2)> <Delay = 0.00>
ST_14 : Operation 157 [1/1] (0.69ns)   --->   "br label %9" [./estream_write/c_src/circ_buff_write_many_128.cpp:144]   --->   Operation 157 'br' <Predicate = (tmp_11 & tmp_13 == 2)> <Delay = 0.69>
ST_14 : Operation 158 [1/1] (0.00ns)   --->   "%fifo_in_1_V_read = call { i1, i64 } @_ssdm_op_NbRead.axis.volatile.i64P(i64* %fifo_in_1_V)" [./estream_write/c_src/circ_buff_write_many_128.cpp:144]   --->   Operation 158 'nbread' 'fifo_in_1_V_read' <Predicate = (tmp_11 & tmp_13 == 1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_14 : Operation 159 [1/1] (0.00ns)   --->   "%p_vld7 = extractvalue { i1, i64 } %fifo_in_1_V_read, 0" [./estream_write/c_src/circ_buff_write_many_128.cpp:144]   --->   Operation 159 'extractvalue' 'p_vld7' <Predicate = (tmp_11 & tmp_13 == 1)> <Delay = 0.00>
ST_14 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_27 = extractvalue { i1, i64 } %fifo_in_1_V_read, 1" [./estream_write/c_src/circ_buff_write_many_128.cpp:144]   --->   Operation 160 'extractvalue' 'tmp_27' <Predicate = (tmp_11 & tmp_13 == 1)> <Delay = 0.00>
ST_14 : Operation 161 [1/1] (0.69ns)   --->   "br label %9" [./estream_write/c_src/circ_buff_write_many_128.cpp:144]   --->   Operation 161 'br' <Predicate = (tmp_11 & tmp_13 == 1)> <Delay = 0.69>
ST_14 : Operation 162 [1/1] (0.00ns)   --->   "%fifo_in_0_V_read = call { i1, i64 } @_ssdm_op_NbRead.axis.volatile.i64P(i64* %fifo_in_0_V)" [./estream_write/c_src/circ_buff_write_many_128.cpp:144]   --->   Operation 162 'nbread' 'fifo_in_0_V_read' <Predicate = (tmp_11 & tmp_13 == 0)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_14 : Operation 163 [1/1] (0.00ns)   --->   "%p_vld = extractvalue { i1, i64 } %fifo_in_0_V_read, 0" [./estream_write/c_src/circ_buff_write_many_128.cpp:144]   --->   Operation 163 'extractvalue' 'p_vld' <Predicate = (tmp_11 & tmp_13 == 0)> <Delay = 0.00>
ST_14 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_25 = extractvalue { i1, i64 } %fifo_in_0_V_read, 1" [./estream_write/c_src/circ_buff_write_many_128.cpp:144]   --->   Operation 164 'extractvalue' 'tmp_25' <Predicate = (tmp_11 & tmp_13 == 0)> <Delay = 0.00>
ST_14 : Operation 165 [1/1] (0.69ns)   --->   "br label %9" [./estream_write/c_src/circ_buff_write_many_128.cpp:144]   --->   Operation 165 'br' <Predicate = (tmp_11 & tmp_13 == 0)> <Delay = 0.69>
ST_14 : Operation 166 [1/1] (0.00ns)   --->   "%fifo_in_3_V_read = call { i1, i64 } @_ssdm_op_NbRead.axis.volatile.i64P(i64* %fifo_in_3_V)" [./estream_write/c_src/circ_buff_write_many_128.cpp:144]   --->   Operation 166 'nbread' 'fifo_in_3_V_read' <Predicate = (tmp_11 & tmp_13 == 3)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_14 : Operation 167 [1/1] (0.00ns)   --->   "%p_vld1 = extractvalue { i1, i64 } %fifo_in_3_V_read, 0" [./estream_write/c_src/circ_buff_write_many_128.cpp:144]   --->   Operation 167 'extractvalue' 'p_vld1' <Predicate = (tmp_11 & tmp_13 == 3)> <Delay = 0.00>
ST_14 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_23 = extractvalue { i1, i64 } %fifo_in_3_V_read, 1" [./estream_write/c_src/circ_buff_write_many_128.cpp:144]   --->   Operation 168 'extractvalue' 'tmp_23' <Predicate = (tmp_11 & tmp_13 == 3)> <Delay = 0.00>
ST_14 : Operation 169 [1/1] (0.69ns)   --->   "br label %9" [./estream_write/c_src/circ_buff_write_many_128.cpp:144]   --->   Operation 169 'br' <Predicate = (tmp_11 & tmp_13 == 3)> <Delay = 0.69>
ST_14 : Operation 170 [1/1] (0.00ns)   --->   "%low = phi i64 [ %tmp_23, %branch313 ], [ %tmp_28, %branch211 ], [ %tmp_27, %branch19 ], [ %tmp_25, %branch07 ]"   --->   Operation 170 'phi' 'low' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 171 [1/1] (0.00ns)   --->   "%empty_n = phi i1 [ %p_vld1, %branch313 ], [ %p_vld9, %branch211 ], [ %p_vld7, %branch19 ], [ %p_vld, %branch07 ]" [./estream_write/c_src/circ_buff_write_many_128.cpp:144]   --->   Operation 171 'phi' 'empty_n' <Predicate = (tmp_11)> <Delay = 0.00>
ST_14 : Operation 172 [1/1] (0.65ns)   --->   "br i1 %empty_n, label %10, label %.loopexit" [./estream_write/c_src/circ_buff_write_many_128.cpp:144]   --->   Operation 172 'br' <Predicate = (tmp_11)> <Delay = 0.65>
ST_14 : Operation 173 [1/1] (0.00ns)   --->   "%part_V = zext i64 %low to i128" [./estream_write/c_src/circ_buff_write_many_128.cpp:145]   --->   Operation 173 'zext' 'part_V' <Predicate = (tmp_11 & empty_n)> <Delay = 0.00>
ST_14 : Operation 174 [1/1] (0.65ns)   --->   "br label %11" [./estream_write/c_src/circ_buff_write_many_128.cpp:147]   --->   Operation 174 'br' <Predicate = (tmp_11 & empty_n)> <Delay = 0.65>
ST_14 : Operation 175 [1/1] (0.00ns)   --->   "%bytes_to_write_1 = phi i16 [ %bytes_to_write_2, %9 ], [ %bytes_to_write, %7 ]"   --->   Operation 175 'phi' 'bytes_to_write_1' <Predicate = (!empty_n) | (!tmp_11)> <Delay = 0.00>
ST_14 : Operation 176 [1/1] (0.65ns)   --->   "br label %15" [./estream_write/c_src/circ_buff_write_many_128.cpp:163]   --->   Operation 176 'br' <Predicate = (!empty_n) | (!tmp_11)> <Delay = 0.65>

State 15 <SV = 13> <Delay = 2.08>
ST_15 : Operation 177 [1/1] (0.00ns)   --->   "%p_s = phi i128 [ %part_V, %10 ], [ %part_V_1, %13 ]"   --->   Operation 177 'phi' 'p_s' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 178 [1/1] (0.00ns)   --->   "%t_V = phi i4 [ 1, %10 ], [ %word_V, %13 ]"   --->   Operation 178 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_19_cast = zext i4 %t_V to i8" [./estream_write/c_src/circ_buff_write_many_128.cpp:147]   --->   Operation 179 'zext' 'tmp_19_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 180 [1/1] (0.84ns)   --->   "%tmp_14 = icmp ult i8 %tmp_19_cast, %words" [./estream_write/c_src/circ_buff_write_many_128.cpp:147]   --->   Operation 180 'icmp' 'tmp_14' <Predicate = true> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 181 [1/1] (0.00ns)   --->   "br i1 %tmp_14, label %12, label %14" [./estream_write/c_src/circ_buff_write_many_128.cpp:147]   --->   Operation 181 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 182 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str10) nounwind" [./estream_write/c_src/circ_buff_write_many_128.cpp:148]   --->   Operation 182 'specloopname' <Predicate = (tmp_14)> <Delay = 0.00>
ST_15 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_15 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str10)" [./estream_write/c_src/circ_buff_write_many_128.cpp:148]   --->   Operation 183 'specregionbegin' 'tmp_15' <Predicate = (tmp_14)> <Delay = 0.00>
ST_15 : Operation 184 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [./estream_write/c_src/circ_buff_write_many_128.cpp:149]   --->   Operation 184 'specpipeline' <Predicate = (tmp_14)> <Delay = 0.00>
ST_15 : Operation 185 [1/1] (0.72ns)   --->   "switch i2 %tmp_13, label %branch718 [
    i2 0, label %branch415
    i2 1, label %branch516
    i2 -2, label %branch617
  ]" [./estream_write/c_src/circ_buff_write_many_128.cpp:150]   --->   Operation 185 'switch' <Predicate = (tmp_14)> <Delay = 0.72>
ST_15 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_33 = call i64 @_ssdm_op_Read.axis.volatile.i64P(i64* %fifo_in_2_V)" [./estream_write/c_src/circ_buff_write_many_128.cpp:150]   --->   Operation 186 'read' 'tmp_33' <Predicate = (tmp_13 == 2 & tmp_14)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_15 : Operation 187 [1/1] (0.69ns)   --->   "br label %13" [./estream_write/c_src/circ_buff_write_many_128.cpp:150]   --->   Operation 187 'br' <Predicate = (tmp_13 == 2 & tmp_14)> <Delay = 0.69>
ST_15 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_32 = call i64 @_ssdm_op_Read.axis.volatile.i64P(i64* %fifo_in_1_V)" [./estream_write/c_src/circ_buff_write_many_128.cpp:150]   --->   Operation 188 'read' 'tmp_32' <Predicate = (tmp_13 == 1 & tmp_14)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_15 : Operation 189 [1/1] (0.69ns)   --->   "br label %13" [./estream_write/c_src/circ_buff_write_many_128.cpp:150]   --->   Operation 189 'br' <Predicate = (tmp_13 == 1 & tmp_14)> <Delay = 0.69>
ST_15 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_31 = call i64 @_ssdm_op_Read.axis.volatile.i64P(i64* %fifo_in_0_V)" [./estream_write/c_src/circ_buff_write_many_128.cpp:150]   --->   Operation 190 'read' 'tmp_31' <Predicate = (tmp_13 == 0 & tmp_14)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_15 : Operation 191 [1/1] (0.69ns)   --->   "br label %13" [./estream_write/c_src/circ_buff_write_many_128.cpp:150]   --->   Operation 191 'br' <Predicate = (tmp_13 == 0 & tmp_14)> <Delay = 0.69>
ST_15 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_30 = call i64 @_ssdm_op_Read.axis.volatile.i64P(i64* %fifo_in_3_V)" [./estream_write/c_src/circ_buff_write_many_128.cpp:150]   --->   Operation 192 'read' 'tmp_30' <Predicate = (tmp_13 == 3 & tmp_14)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_15 : Operation 193 [1/1] (0.69ns)   --->   "br label %13" [./estream_write/c_src/circ_buff_write_many_128.cpp:150]   --->   Operation 193 'br' <Predicate = (tmp_13 == 3 & tmp_14)> <Delay = 0.69>
ST_15 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_161 = phi i64 [ %tmp_30, %branch718 ], [ %tmp_33, %branch617 ], [ %tmp_32, %branch516 ], [ %tmp_31, %branch415 ]"   --->   Operation 194 'phi' 'tmp_161' <Predicate = (tmp_14)> <Delay = 0.00>
ST_15 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node part_V_1)   --->   "%hi = trunc i64 %tmp_161 to i32" [./estream_write/c_src/circ_buff_write_many_128.cpp:150]   --->   Operation 195 'trunc' 'hi' <Predicate = (tmp_14)> <Delay = 0.00>
ST_15 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node part_V_1)   --->   "%hi_p_V = zext i32 %hi to i128" [./estream_write/c_src/circ_buff_write_many_128.cpp:151]   --->   Operation 196 'zext' 'hi_p_V' <Predicate = (tmp_14)> <Delay = 0.00>
ST_15 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node part_V_1)   --->   "%tmp_35 = trunc i4 %t_V to i2" [./estream_write/c_src/circ_buff_write_many_128.cpp:152]   --->   Operation 197 'trunc' 'tmp_35' <Predicate = (tmp_14)> <Delay = 0.00>
ST_15 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node part_V_1)   --->   "%op2_assign = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 0, i8 32, i8 64, i8 96, i2 %tmp_35)" [./estream_write/c_src/circ_buff_write_many_128.cpp:152]   --->   Operation 198 'mux' 'op2_assign' <Predicate = (tmp_14)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node part_V_1)   --->   "%tmp_24 = zext i8 %op2_assign to i128" [./estream_write/c_src/circ_buff_write_many_128.cpp:152]   --->   Operation 199 'zext' 'tmp_24' <Predicate = (tmp_14)> <Delay = 0.00>
ST_15 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node part_V_1)   --->   "%r_V = shl i128 %hi_p_V, %tmp_24" [./estream_write/c_src/circ_buff_write_many_128.cpp:152]   --->   Operation 200 'shl' 'r_V' <Predicate = (tmp_14)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 201 [1/1] (1.38ns) (out node of the LUT)   --->   "%part_V_1 = or i128 %r_V, %p_s" [./estream_write/c_src/circ_buff_write_many_128.cpp:153]   --->   Operation 201 'or' 'part_V_1' <Predicate = (tmp_14)> <Delay = 1.38> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 202 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str10, i32 %tmp_15)" [./estream_write/c_src/circ_buff_write_many_128.cpp:154]   --->   Operation 202 'specregionend' 'empty_8' <Predicate = (tmp_14)> <Delay = 0.00>
ST_15 : Operation 203 [1/1] (0.79ns)   --->   "%word_V = add i4 1, %t_V" [./estream_write/c_src/circ_buff_write_many_128.cpp:147]   --->   Operation 203 'add' 'word_V' <Predicate = (tmp_14)> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 204 [1/1] (0.00ns)   --->   "br label %11" [./estream_write/c_src/circ_buff_write_many_128.cpp:147]   --->   Operation 204 'br' <Predicate = (tmp_14)> <Delay = 0.00>

State 16 <SV = 14> <Delay = 1.23>
ST_16 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_17 = zext i15 %h to i64" [./estream_write/c_src/circ_buff_write_many_128.cpp:160]   --->   Operation 205 'zext' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 206 [1/1] (0.00ns)   --->   "%data_V_addr = getelementptr [512 x i128]* %data_V, i64 0, i64 %tmp_17" [./estream_write/c_src/circ_buff_write_many_128.cpp:160]   --->   Operation 206 'getelementptr' 'data_V_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 207 [1/1] (1.23ns)   --->   "store i128 %p_s, i128* %data_V_addr, align 16" [./estream_write/c_src/circ_buff_write_many_128.cpp:160]   --->   Operation 207 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 512> <RAM>
ST_16 : Operation 208 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str9, i32 %tmp_12)" [./estream_write/c_src/circ_buff_write_many_128.cpp:161]   --->   Operation 208 'specregionend' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 209 [1/1] (0.00ns)   --->   "br label %7" [./estream_write/c_src/circ_buff_write_many_128.cpp:140]   --->   Operation 209 'br' <Predicate = true> <Delay = 0.00>

State 17 <SV = 13> <Delay = 1.82>
ST_17 : Operation 210 [1/1] (0.00ns)   --->   "%val_assign_1 = phi i16 [ %stream_head, %.loopexit ], [ %stream_head_2_cast, %16 ]"   --->   Operation 210 'phi' 'val_assign_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 211 [1/1] (0.00ns)   --->   "%h2 = phi i15 [ 0, %.loopexit ], [ %h_2, %16 ]"   --->   Operation 211 'phi' 'h2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 212 [1/1] (0.00ns)   --->   "%h2_cast = zext i15 %h2 to i16" [./estream_write/c_src/circ_buff_write_many_128.cpp:163]   --->   Operation 212 'zext' 'h2_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 213 [1/1] (1.10ns)   --->   "%tmp_16 = icmp slt i16 %h2_cast, %bytes_to_write_1" [./estream_write/c_src/circ_buff_write_many_128.cpp:163]   --->   Operation 213 'icmp' 'tmp_16' <Predicate = true> <Delay = 1.10> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 214 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 32767, i64 0)"   --->   Operation 214 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 215 [1/1] (0.84ns)   --->   "%h_2 = add i15 %h2, 1" [./estream_write/c_src/circ_buff_write_many_128.cpp:163]   --->   Operation 215 'add' 'h_2' <Predicate = true> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 216 [1/1] (0.00ns)   --->   "br i1 %tmp_16, label %16, label %17" [./estream_write/c_src/circ_buff_write_many_128.cpp:163]   --->   Operation 216 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_28_cast = zext i16 %val_assign_1 to i17" [./estream_write/c_src/circ_buff_write_many_128.cpp:167]   --->   Operation 217 'zext' 'tmp_28_cast' <Predicate = (tmp_16)> <Delay = 0.00>
ST_17 : Operation 218 [1/1] (0.85ns)   --->   "%tmp_19 = add i17 %tmp_28_cast, %idx_cast5" [./estream_write/c_src/circ_buff_write_many_128.cpp:167]   --->   Operation 218 'add' 'tmp_19' <Predicate = (tmp_16)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_21_cast = zext i17 %tmp_19 to i29" [./estream_write/c_src/circ_buff_write_many_128.cpp:167]   --->   Operation 219 'zext' 'tmp_21_cast' <Predicate = (tmp_16)> <Delay = 0.00>
ST_17 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_20 = zext i15 %h2 to i64" [./estream_write/c_src/circ_buff_write_many_128.cpp:167]   --->   Operation 220 'zext' 'tmp_20' <Predicate = (tmp_16)> <Delay = 0.00>
ST_17 : Operation 221 [1/1] (0.00ns)   --->   "%data_V_addr_1 = getelementptr [512 x i128]* %data_V, i64 0, i64 %tmp_20" [./estream_write/c_src/circ_buff_write_many_128.cpp:167]   --->   Operation 221 'getelementptr' 'data_V_addr_1' <Predicate = (tmp_16)> <Delay = 0.00>
ST_17 : Operation 222 [2/2] (1.23ns)   --->   "%data_V_load = load i128* %data_V_addr_1, align 16" [./estream_write/c_src/circ_buff_write_many_128.cpp:167]   --->   Operation 222 'load' 'data_V_load' <Predicate = (tmp_16)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 512> <RAM>
ST_17 : Operation 223 [1/1] (0.97ns)   --->   "%output_V2_sum4 = add i29 %tmp_27_cast, %tmp_21_cast" [./estream_write/c_src/circ_buff_write_many_128.cpp:167]   --->   Operation 223 'add' 'output_V2_sum4' <Predicate = (tmp_16)> <Delay = 0.97> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_29 = trunc i16 %val_assign_1 to i9" [./estream_write/c_src/circ_buff_write_many_128.cpp:169]   --->   Operation 224 'trunc' 'tmp_29' <Predicate = (tmp_16)> <Delay = 0.00>
ST_17 : Operation 225 [1/1] (0.77ns)   --->   "%stream_head_1 = add i9 1, %tmp_29" [./estream_write/c_src/circ_buff_write_many_128.cpp:169]   --->   Operation 225 'add' 'stream_head_1' <Predicate = (tmp_16)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 226 [1/1] (0.00ns)   --->   "%stream_head_2_cast = zext i9 %stream_head_1 to i16" [./estream_write/c_src/circ_buff_write_many_128.cpp:170]   --->   Operation 226 'zext' 'stream_head_2_cast' <Predicate = (tmp_16)> <Delay = 0.00>

State 18 <SV = 14> <Delay = 3.50>
ST_18 : Operation 227 [1/2] (1.23ns)   --->   "%data_V_load = load i128* %data_V_addr_1, align 16" [./estream_write/c_src/circ_buff_write_many_128.cpp:167]   --->   Operation 227 'load' 'data_V_load' <Predicate = (tmp_16)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 512> <RAM>
ST_18 : Operation 228 [1/1] (0.00ns)   --->   "%output_V2_sum4_cast = zext i29 %output_V2_sum4 to i64" [./estream_write/c_src/circ_buff_write_many_128.cpp:167]   --->   Operation 228 'zext' 'output_V2_sum4_cast' <Predicate = (tmp_16)> <Delay = 0.00>
ST_18 : Operation 229 [1/1] (0.00ns)   --->   "%gmem_out_addr_1 = getelementptr i128* %gmem_out, i64 %output_V2_sum4_cast" [./estream_write/c_src/circ_buff_write_many_128.cpp:167]   --->   Operation 229 'getelementptr' 'gmem_out_addr_1' <Predicate = (tmp_16)> <Delay = 0.00>
ST_18 : Operation 230 [1/1] (3.50ns)   --->   "%gmem_out_addr_1_req = call i1 @_ssdm_op_WriteReq.m_axi.i128P(i128* %gmem_out_addr_1, i32 1)" [./estream_write/c_src/circ_buff_write_many_128.cpp:167]   --->   Operation 230 'writereq' 'gmem_out_addr_1_req' <Predicate = (tmp_16)> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 15> <Delay = 3.50>
ST_19 : Operation 231 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i128P(i128* %gmem_out_addr_1, i128 %data_V_load, i16 -1)" [./estream_write/c_src/circ_buff_write_many_128.cpp:167]   --->   Operation 231 'write' <Predicate = (tmp_16)> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 16> <Delay = 3.50>
ST_20 : Operation 232 [5/5] (3.50ns)   --->   "%gmem_out_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i128P(i128* %gmem_out_addr_1)" [./estream_write/c_src/circ_buff_write_many_128.cpp:167]   --->   Operation 232 'writeresp' 'gmem_out_addr_1_resp' <Predicate = (tmp_16)> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 17> <Delay = 3.50>
ST_21 : Operation 233 [4/5] (3.50ns)   --->   "%gmem_out_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i128P(i128* %gmem_out_addr_1)" [./estream_write/c_src/circ_buff_write_many_128.cpp:167]   --->   Operation 233 'writeresp' 'gmem_out_addr_1_resp' <Predicate = (tmp_16)> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 18> <Delay = 3.50>
ST_22 : Operation 234 [3/5] (3.50ns)   --->   "%gmem_out_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i128P(i128* %gmem_out_addr_1)" [./estream_write/c_src/circ_buff_write_many_128.cpp:167]   --->   Operation 234 'writeresp' 'gmem_out_addr_1_resp' <Predicate = (tmp_16)> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 19> <Delay = 3.50>
ST_23 : Operation 235 [2/5] (3.50ns)   --->   "%gmem_out_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i128P(i128* %gmem_out_addr_1)" [./estream_write/c_src/circ_buff_write_many_128.cpp:167]   --->   Operation 235 'writeresp' 'gmem_out_addr_1_resp' <Predicate = (tmp_16)> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 20> <Delay = 3.50>
ST_24 : Operation 236 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str11) nounwind" [./estream_write/c_src/circ_buff_write_many_128.cpp:164]   --->   Operation 236 'specloopname' <Predicate = (tmp_16)> <Delay = 0.00>
ST_24 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str11)" [./estream_write/c_src/circ_buff_write_many_128.cpp:164]   --->   Operation 237 'specregionbegin' 'tmp_18' <Predicate = (tmp_16)> <Delay = 0.00>
ST_24 : Operation 238 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [./estream_write/c_src/circ_buff_write_many_128.cpp:165]   --->   Operation 238 'specpipeline' <Predicate = (tmp_16)> <Delay = 0.00>
ST_24 : Operation 239 [1/5] (3.50ns)   --->   "%gmem_out_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i128P(i128* %gmem_out_addr_1)" [./estream_write/c_src/circ_buff_write_many_128.cpp:167]   --->   Operation 239 'writeresp' 'gmem_out_addr_1_resp' <Predicate = (tmp_16)> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 240 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str11, i32 %tmp_18)" [./estream_write/c_src/circ_buff_write_many_128.cpp:171]   --->   Operation 240 'specregionend' 'empty_11' <Predicate = (tmp_16)> <Delay = 0.00>
ST_24 : Operation 241 [1/1] (0.00ns)   --->   "br label %15" [./estream_write/c_src/circ_buff_write_many_128.cpp:163]   --->   Operation 241 'br' <Predicate = (tmp_16)> <Delay = 0.00>

State 25 <SV = 14> <Delay = 1.77>
ST_25 : Operation 242 [1/1] (0.79ns)   --->   "%tmp_22 = add i12 %idx_cast, 513" [./estream_write/c_src/circ_buff_write_many_128.cpp:176]   --->   Operation 242 'add' 'tmp_22' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_25_cast = zext i12 %tmp_22 to i29" [./estream_write/c_src/circ_buff_write_many_128.cpp:176]   --->   Operation 243 'zext' 'tmp_25_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 244 [1/1] (0.97ns)   --->   "%output_V2_sum3 = add i29 %tmp_25_cast, %tmp_27_cast" [./estream_write/c_src/circ_buff_write_many_128.cpp:176]   --->   Operation 244 'add' 'output_V2_sum3' <Predicate = true> <Delay = 0.97> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 15> <Delay = 3.50>
ST_26 : Operation 245 [1/1] (0.00ns)   --->   "%output_V2_sum3_cast = zext i29 %output_V2_sum3 to i64" [./estream_write/c_src/circ_buff_write_many_128.cpp:176]   --->   Operation 245 'zext' 'output_V2_sum3_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 246 [1/1] (0.00ns)   --->   "%gmem_out_addr_2 = getelementptr i128* %gmem_out, i64 %output_V2_sum3_cast" [./estream_write/c_src/circ_buff_write_many_128.cpp:176]   --->   Operation 246 'getelementptr' 'gmem_out_addr_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 247 [1/1] (3.50ns)   --->   "%gmem_out_addr_2_req = call i1 @_ssdm_op_WriteReq.m_axi.i128P(i128* %gmem_out_addr_2, i32 1)" [./estream_write/c_src/circ_buff_write_many_128.cpp:176]   --->   Operation 247 'writereq' 'gmem_out_addr_2_req' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 16> <Delay = 3.50>
ST_27 : Operation 248 [1/1] (0.00ns)   --->   "%p_1 = zext i16 %val_assign_1 to i128" [./estream_write/c_src/circ_buff_write_many_128.cpp:176]   --->   Operation 248 'zext' 'p_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 249 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i128P(i128* %gmem_out_addr_2, i128 %p_1, i16 -1)" [./estream_write/c_src/circ_buff_write_many_128.cpp:176]   --->   Operation 249 'write' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 17> <Delay = 3.50>
ST_28 : Operation 250 [5/5] (3.50ns)   --->   "%gmem_out_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i128P(i128* %gmem_out_addr_2)" [./estream_write/c_src/circ_buff_write_many_128.cpp:176]   --->   Operation 250 'writeresp' 'gmem_out_addr_2_resp' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 18> <Delay = 3.50>
ST_29 : Operation 251 [4/5] (3.50ns)   --->   "%gmem_out_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i128P(i128* %gmem_out_addr_2)" [./estream_write/c_src/circ_buff_write_many_128.cpp:176]   --->   Operation 251 'writeresp' 'gmem_out_addr_2_resp' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 19> <Delay = 3.50>
ST_30 : Operation 252 [3/5] (3.50ns)   --->   "%gmem_out_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i128P(i128* %gmem_out_addr_2)" [./estream_write/c_src/circ_buff_write_many_128.cpp:176]   --->   Operation 252 'writeresp' 'gmem_out_addr_2_resp' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 20> <Delay = 3.50>
ST_31 : Operation 253 [2/5] (3.50ns)   --->   "%gmem_out_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i128P(i128* %gmem_out_addr_2)" [./estream_write/c_src/circ_buff_write_many_128.cpp:176]   --->   Operation 253 'writeresp' 'gmem_out_addr_2_resp' <Predicate = true> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 21> <Delay = 3.50>
ST_32 : Operation 254 [1/5] (3.50ns)   --->   "%gmem_out_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i128P(i128* %gmem_out_addr_2)" [./estream_write/c_src/circ_buff_write_many_128.cpp:176]   --->   Operation 254 'writeresp' 'gmem_out_addr_2_resp' <Predicate = (!or_cond)> <Delay = 3.50> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 255 [1/1] (0.72ns)   --->   "switch i2 %tmp_13, label %branch7 [
    i2 0, label %branch4
    i2 1, label %branch5
    i2 -2, label %branch6
  ]" [./estream_write/c_src/circ_buff_write_many_128.cpp:177]   --->   Operation 255 'switch' <Predicate = (!or_cond)> <Delay = 0.72>
ST_32 : Operation 256 [1/1] (0.65ns)   --->   "store i16 %val_assign_1, i16* @head_2, align 2" [./estream_write/c_src/circ_buff_write_many_128.cpp:177]   --->   Operation 256 'store' <Predicate = (!or_cond & tmp_13 == 2)> <Delay = 0.65>
ST_32 : Operation 257 [1/1] (0.00ns)   --->   "br label %18" [./estream_write/c_src/circ_buff_write_many_128.cpp:177]   --->   Operation 257 'br' <Predicate = (!or_cond & tmp_13 == 2)> <Delay = 0.00>
ST_32 : Operation 258 [1/1] (0.65ns)   --->   "store i16 %val_assign_1, i16* @head_1, align 2" [./estream_write/c_src/circ_buff_write_many_128.cpp:177]   --->   Operation 258 'store' <Predicate = (!or_cond & tmp_13 == 1)> <Delay = 0.65>
ST_32 : Operation 259 [1/1] (0.00ns)   --->   "br label %18" [./estream_write/c_src/circ_buff_write_many_128.cpp:177]   --->   Operation 259 'br' <Predicate = (!or_cond & tmp_13 == 1)> <Delay = 0.00>
ST_32 : Operation 260 [1/1] (0.65ns)   --->   "store i16 %val_assign_1, i16* @head_0, align 2" [./estream_write/c_src/circ_buff_write_many_128.cpp:177]   --->   Operation 260 'store' <Predicate = (!or_cond & tmp_13 == 0)> <Delay = 0.65>
ST_32 : Operation 261 [1/1] (0.00ns)   --->   "br label %18" [./estream_write/c_src/circ_buff_write_many_128.cpp:177]   --->   Operation 261 'br' <Predicate = (!or_cond & tmp_13 == 0)> <Delay = 0.00>
ST_32 : Operation 262 [1/1] (0.65ns)   --->   "store i16 %val_assign_1, i16* @head_3, align 2" [./estream_write/c_src/circ_buff_write_many_128.cpp:177]   --->   Operation 262 'store' <Predicate = (!or_cond & tmp_13 == 3)> <Delay = 0.65>
ST_32 : Operation 263 [1/1] (0.00ns)   --->   "br label %18" [./estream_write/c_src/circ_buff_write_many_128.cpp:177]   --->   Operation 263 'br' <Predicate = (!or_cond & tmp_13 == 3)> <Delay = 0.00>
ST_32 : Operation 264 [1/1] (0.00ns)   --->   "br label %.loopexit146"   --->   Operation 264 'br' <Predicate = (!or_cond)> <Delay = 0.00>
ST_32 : Operation 265 [1/1] (0.00ns)   --->   "br label %.preheader" [./estream_write/c_src/circ_buff_write_many_128.cpp:97]   --->   Operation 265 'br' <Predicate = true> <Delay = 0.00>

State 33 <SV = 2> <Delay = 0.96>
ST_33 : Operation 266 [1/1] (0.00ns)   --->   "%i1 = phi i3 [ %i_2, %4 ], [ 0, %.preheader148.preheader ]"   --->   Operation 266 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 267 [1/1] (0.58ns)   --->   "%exitcond = icmp eq i3 %i1, -4" [./estream_write/c_src/circ_buff_write_many_128.cpp:88]   --->   Operation 267 'icmp' 'exitcond' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 268 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 268 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 269 [1/1] (0.67ns)   --->   "%i_2 = add i3 %i1, 1" [./estream_write/c_src/circ_buff_write_many_128.cpp:88]   --->   Operation 269 'add' 'i_2' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 270 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit147.loopexit14, label %3" [./estream_write/c_src/circ_buff_write_many_128.cpp:88]   --->   Operation 270 'br' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_6 = trunc i3 %i1 to i2" [./estream_write/c_src/circ_buff_write_many_128.cpp:90]   --->   Operation 271 'trunc' 'tmp_6' <Predicate = (!exitcond)> <Delay = 0.00>
ST_33 : Operation 272 [1/1] (0.72ns)   --->   "switch i2 %tmp_6, label %branch11 [
    i2 0, label %branch8
    i2 1, label %branch9
    i2 -2, label %branch10
  ]" [./estream_write/c_src/circ_buff_write_many_128.cpp:90]   --->   Operation 272 'switch' <Predicate = (!exitcond)> <Delay = 0.72>
ST_33 : Operation 273 [1/1] (0.65ns)   --->   "store i16 0, i16* @head_2, align 2" [./estream_write/c_src/circ_buff_write_many_128.cpp:90]   --->   Operation 273 'store' <Predicate = (!exitcond & tmp_6 == 2)> <Delay = 0.65>
ST_33 : Operation 274 [1/1] (0.00ns)   --->   "br label %4" [./estream_write/c_src/circ_buff_write_many_128.cpp:90]   --->   Operation 274 'br' <Predicate = (!exitcond & tmp_6 == 2)> <Delay = 0.00>
ST_33 : Operation 275 [1/1] (0.65ns)   --->   "store i16 0, i16* @head_1, align 2" [./estream_write/c_src/circ_buff_write_many_128.cpp:90]   --->   Operation 275 'store' <Predicate = (!exitcond & tmp_6 == 1)> <Delay = 0.65>
ST_33 : Operation 276 [1/1] (0.00ns)   --->   "br label %4" [./estream_write/c_src/circ_buff_write_many_128.cpp:90]   --->   Operation 276 'br' <Predicate = (!exitcond & tmp_6 == 1)> <Delay = 0.00>
ST_33 : Operation 277 [1/1] (0.65ns)   --->   "store i16 0, i16* @head_0, align 2" [./estream_write/c_src/circ_buff_write_many_128.cpp:90]   --->   Operation 277 'store' <Predicate = (!exitcond & tmp_6 == 0)> <Delay = 0.65>
ST_33 : Operation 278 [1/1] (0.00ns)   --->   "br label %4" [./estream_write/c_src/circ_buff_write_many_128.cpp:90]   --->   Operation 278 'br' <Predicate = (!exitcond & tmp_6 == 0)> <Delay = 0.00>
ST_33 : Operation 279 [1/1] (0.65ns)   --->   "store i16 0, i16* @head_3, align 2" [./estream_write/c_src/circ_buff_write_many_128.cpp:90]   --->   Operation 279 'store' <Predicate = (!exitcond & tmp_6 == 3)> <Delay = 0.65>
ST_33 : Operation 280 [1/1] (0.00ns)   --->   "br label %4" [./estream_write/c_src/circ_buff_write_many_128.cpp:90]   --->   Operation 280 'br' <Predicate = (!exitcond & tmp_6 == 3)> <Delay = 0.00>
ST_33 : Operation 281 [1/1] (0.00ns)   --->   "br label %.preheader148" [./estream_write/c_src/circ_buff_write_many_128.cpp:88]   --->   Operation 281 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_33 : Operation 282 [1/1] (0.65ns)   --->   "br label %.loopexit147"   --->   Operation 282 'br' <Predicate = (exitcond)> <Delay = 0.65>

State 34 <SV = 3> <Delay = 0.00>
ST_34 : Operation 283 [1/1] (0.00ns)   --->   "%first_flag_1 = phi i1 [ %first_flag, %.loopexit147.loopexit ], [ true, %.loopexit147.loopexit14 ]"   --->   Operation 283 'phi' 'first_flag_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 284 [1/1] (0.00ns)   --->   "%first_new_1 = phi i1 [ true, %.loopexit147.loopexit ], [ false, %.loopexit147.loopexit14 ]"   --->   Operation 284 'phi' 'first_new_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 285 [1/1] (0.00ns)   --->   "br i1 %first_flag_1, label %mergeST, label %.loopexit147.new"   --->   Operation 285 'br' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 286 [1/1] (0.00ns)   --->   "store i1 %first_new_1, i1* @first, align 1" [./estream_write/c_src/circ_buff_write_many_128.cpp:83]   --->   Operation 286 'store' <Predicate = (first_flag_1)> <Delay = 0.00>
ST_34 : Operation 287 [1/1] (0.00ns)   --->   "br label %.loopexit147.new"   --->   Operation 287 'br' <Predicate = (first_flag_1)> <Delay = 0.00>
ST_34 : Operation 288 [1/1] (0.00ns)   --->   "ret void" [./estream_write/c_src/circ_buff_write_many_128.cpp:181]   --->   Operation 288 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ output_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ debug_register]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ useable_words]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fifo_in_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ fifo_in_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ fifo_in_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ fifo_in_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ first]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ head_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ head_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ head_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ head_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ local_words_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ local_words_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ local_words_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ local_words_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
output_V_read        (read             ) [ 00000000000000000000000000000000000]
tmp                  (partselect       ) [ 00000000000000000000000000000000000]
tmp_27_cast          (zext             ) [ 00111111111111111111111111111111100]
StgValue_38          (specbitsmap      ) [ 00000000000000000000000000000000000]
StgValue_39          (specbitsmap      ) [ 00000000000000000000000000000000000]
StgValue_40          (specbitsmap      ) [ 00000000000000000000000000000000000]
StgValue_41          (specbitsmap      ) [ 00000000000000000000000000000000000]
StgValue_42          (specbitsmap      ) [ 00000000000000000000000000000000000]
StgValue_43          (specbitsmap      ) [ 00000000000000000000000000000000000]
StgValue_44          (specbitsmap      ) [ 00000000000000000000000000000000000]
StgValue_45          (specbitsmap      ) [ 00000000000000000000000000000000000]
StgValue_46          (spectopmodule    ) [ 00000000000000000000000000000000000]
data_V               (alloca           ) [ 00111111111111111111111111111111100]
StgValue_48          (specinterface    ) [ 00000000000000000000000000000000000]
StgValue_49          (specinterface    ) [ 00000000000000000000000000000000000]
empty                (specmemcore      ) [ 00000000000000000000000000000000000]
StgValue_51          (specinterface    ) [ 00000000000000000000000000000000000]
StgValue_52          (specinterface    ) [ 00000000000000000000000000000000000]
StgValue_53          (specinterface    ) [ 00000000000000000000000000000000000]
StgValue_54          (specinterface    ) [ 00000000000000000000000000000000000]
StgValue_55          (specinterface    ) [ 00000000000000000000000000000000000]
StgValue_56          (specinterface    ) [ 00000000000000000000000000000000000]
StgValue_57          (specinterface    ) [ 00000000000000000000000000000000000]
StgValue_58          (specinterface    ) [ 00000000000000000000000000000000000]
first_load           (load             ) [ 01110000000000000000000000000000000]
StgValue_60          (br               ) [ 01110000000000000000000000000000000]
StgValue_61          (br               ) [ 01110000000000000000000000000000000]
i                    (phi              ) [ 00100000000000000000000000000000000]
tmp_1                (icmp             ) [ 00110000000000000000000000000000000]
empty_5              (speclooptripcount) [ 00000000000000000000000000000000000]
i_1                  (add              ) [ 01110000000000000000000000000000000]
StgValue_66          (br               ) [ 00000000000000000000000000000000000]
tmp_2                (zext             ) [ 00000000000000000000000000000000000]
useable_words_addr   (getelementptr    ) [ 00010000000000000000000000000000000]
tmp_3                (trunc            ) [ 00010000000000000000000000000000000]
StgValue_71          (br               ) [ 00000000000000000000000000000000000]
first_flag           (phi              ) [ 00111111111111111111111111111111111]
reset_read           (read             ) [ 00000000000000000000000000000000000]
tmp_4                (icmp             ) [ 00110000000000000000000000000000000]
StgValue_75          (br               ) [ 00000000000000000000000000000000000]
StgValue_76          (br               ) [ 00111111111111111111111111111111100]
StgValue_77          (br               ) [ 00110000000000000000000000000000010]
useable_words_load   (load             ) [ 00000000000000000000000000000000000]
StgValue_79          (switch           ) [ 00000000000000000000000000000000000]
StgValue_80          (store            ) [ 00000000000000000000000000000000000]
StgValue_81          (br               ) [ 00000000000000000000000000000000000]
StgValue_82          (store            ) [ 00000000000000000000000000000000000]
StgValue_83          (br               ) [ 00000000000000000000000000000000000]
StgValue_84          (store            ) [ 00000000000000000000000000000000000]
StgValue_85          (br               ) [ 00000000000000000000000000000000000]
StgValue_86          (store            ) [ 00000000000000000000000000000000000]
StgValue_87          (br               ) [ 00000000000000000000000000000000000]
StgValue_88          (br               ) [ 01110000000000000000000000000000000]
stride               (phi              ) [ 00001000000000000000000000000000000]
exitcond1            (icmp             ) [ 00001111111111111111111111111111100]
empty_7              (speclooptripcount) [ 00000000000000000000000000000000000]
stride_1             (add              ) [ 00101111111111111111111111111111100]
StgValue_93          (br               ) [ 00000000000000000000000000000000000]
tmp_13               (trunc            ) [ 00000111111111111111111111111111100]
idx                  (bitconcatenate   ) [ 00000111111111000000000000000000000]
idx_cast             (zext             ) [ 00000111111111111111111111000000000]
tmp_s                (add              ) [ 00000000000000000000000000000000000]
tmp_3_cast           (zext             ) [ 00000000000000000000000000000000000]
output_V2_sum        (add              ) [ 00000100000000000000000000000000000]
StgValue_100         (br               ) [ 00001111111111111111111111111111111]
output_V2_sum_cast   (zext             ) [ 00000000000000000000000000000000000]
gmem_out_addr        (getelementptr    ) [ 00000011111110000000000000000000000]
temp_tail_V_req      (readreq          ) [ 00000000000000000000000000000000000]
head_3_load          (load             ) [ 00000000000000000000000000000000000]
head_0_load          (load             ) [ 00000000000000000000000000000000000]
head_1_load          (load             ) [ 00000000000000000000000000000000000]
sel_tmp_i            (icmp             ) [ 00000000000000000000000000000000000]
sel_tmp1_i           (select           ) [ 00000000000000000000000000000000000]
sel_tmp2_i           (icmp             ) [ 00000000000000000000000000000000000]
sel_tmp3_i           (select           ) [ 00000000000001000000000000000000000]
sel_tmp4_i           (icmp             ) [ 00000000000001000000000000000000000]
temp_tail_V          (read             ) [ 00000000000000000000000000000000000]
stream_tail          (trunc            ) [ 00000000000001000000000000000000000]
idx_cast5            (zext             ) [ 00000000000000111111111110000000000]
head_2_load          (load             ) [ 00000000000000000000000000000000000]
stream_head          (select           ) [ 00000000000000111111111110000000000]
local_words_0_load   (load             ) [ 00000000000000000000000000000000000]
local_words_1_load   (load             ) [ 00000000000000000000000000000000000]
local_words_2_load   (load             ) [ 00000000000000000000000000000000000]
local_words_3_load   (load             ) [ 00000000000000000000000000000000000]
words                (mux              ) [ 00000000000000111000000000000000000]
tmp_6_cast           (zext             ) [ 00000000000000000000000000000000000]
tmp_21               (trunc            ) [ 00000000000000000000000000000000000]
tmp_8                (add              ) [ 00000000000000000000000000000000000]
tmp_8_cast4          (add              ) [ 00000000000000000000000000000000000]
tmp_8_cast           (zext             ) [ 00000000000000000000000000000000000]
tmp_5_cast3          (zext             ) [ 00000000000000000000000000000000000]
tmp_5_cast           (zext             ) [ 00000000000000000000000000000000000]
tmp_9                (icmp             ) [ 00000000000000000000000000000000000]
tmp_10_cast          (zext             ) [ 00000000000000000000000000000000000]
tmp_5                (icmp             ) [ 00000000000000000000000000000000000]
or_cond              (or               ) [ 00001111111111111111111111111111100]
StgValue_139         (br               ) [ 00000000000000000000000000000000000]
tmp_7                (icmp             ) [ 00000000000000000000000000000000000]
p_neg                (xor              ) [ 00000000000000000000000000000000000]
tmp_10               (sub              ) [ 00000000000000000000000000000000000]
p_neg150_pn          (select           ) [ 00000000000000000000000000000000000]
bytes_to_write       (add              ) [ 00000000000000111000000000000000000]
StgValue_145         (br               ) [ 00001111111111111111111111111111100]
h                    (phi              ) [ 00000000000000111000000000000000000]
bytes_to_write_2     (zext             ) [ 00000000000000000000000000000000000]
tmp_11               (icmp             ) [ 00001111111111111111111111111111100]
h_1                  (add              ) [ 00001111111111111111111111111111100]
StgValue_150         (br               ) [ 00000000000000000000000000000000000]
StgValue_151         (specloopname     ) [ 00000000000000000000000000000000000]
tmp_12               (specregionbegin  ) [ 00000000000000011000000000000000000]
StgValue_153         (switch           ) [ 00000000000000000000000000000000000]
fifo_in_2_V_read     (nbread           ) [ 00000000000000000000000000000000000]
p_vld9               (extractvalue     ) [ 00000000000000000000000000000000000]
tmp_28               (extractvalue     ) [ 00000000000000000000000000000000000]
StgValue_157         (br               ) [ 00000000000000000000000000000000000]
fifo_in_1_V_read     (nbread           ) [ 00000000000000000000000000000000000]
p_vld7               (extractvalue     ) [ 00000000000000000000000000000000000]
tmp_27               (extractvalue     ) [ 00000000000000000000000000000000000]
StgValue_161         (br               ) [ 00000000000000000000000000000000000]
fifo_in_0_V_read     (nbread           ) [ 00000000000000000000000000000000000]
p_vld                (extractvalue     ) [ 00000000000000000000000000000000000]
tmp_25               (extractvalue     ) [ 00000000000000000000000000000000000]
StgValue_165         (br               ) [ 00000000000000000000000000000000000]
fifo_in_3_V_read     (nbread           ) [ 00000000000000000000000000000000000]
p_vld1               (extractvalue     ) [ 00000000000000000000000000000000000]
tmp_23               (extractvalue     ) [ 00000000000000000000000000000000000]
StgValue_169         (br               ) [ 00000000000000000000000000000000000]
low                  (phi              ) [ 00000000000000000000000000000000000]
empty_n              (phi              ) [ 00001111111111111111111111111111100]
StgValue_172         (br               ) [ 00000000000000000000000000000000000]
part_V               (zext             ) [ 00001111111111111111111111111111100]
StgValue_174         (br               ) [ 00001111111111111111111111111111100]
bytes_to_write_1     (phi              ) [ 00001111111111111111111111111111100]
StgValue_176         (br               ) [ 00001111111111111111111111111111100]
p_s                  (phi              ) [ 00000000000000011000000000000000000]
t_V                  (phi              ) [ 00000000000000010000000000000000000]
tmp_19_cast          (zext             ) [ 00000000000000000000000000000000000]
tmp_14               (icmp             ) [ 00001111111111111111111111111111100]
StgValue_181         (br               ) [ 00000000000000000000000000000000000]
StgValue_182         (specloopname     ) [ 00000000000000000000000000000000000]
tmp_15               (specregionbegin  ) [ 00000000000000000000000000000000000]
StgValue_184         (specpipeline     ) [ 00000000000000000000000000000000000]
StgValue_185         (switch           ) [ 00000000000000000000000000000000000]
tmp_33               (read             ) [ 00000000000000000000000000000000000]
StgValue_187         (br               ) [ 00000000000000000000000000000000000]
tmp_32               (read             ) [ 00000000000000000000000000000000000]
StgValue_189         (br               ) [ 00000000000000000000000000000000000]
tmp_31               (read             ) [ 00000000000000000000000000000000000]
StgValue_191         (br               ) [ 00000000000000000000000000000000000]
tmp_30               (read             ) [ 00000000000000000000000000000000000]
StgValue_193         (br               ) [ 00000000000000000000000000000000000]
tmp_161              (phi              ) [ 00000000000000000000000000000000000]
hi                   (trunc            ) [ 00000000000000000000000000000000000]
hi_p_V               (zext             ) [ 00000000000000000000000000000000000]
tmp_35               (trunc            ) [ 00000000000000000000000000000000000]
op2_assign           (mux              ) [ 00000000000000000000000000000000000]
tmp_24               (zext             ) [ 00000000000000000000000000000000000]
r_V                  (shl              ) [ 00000000000000000000000000000000000]
part_V_1             (or               ) [ 00001111111111111111111111111111100]
empty_8              (specregionend    ) [ 00000000000000000000000000000000000]
word_V               (add              ) [ 00001111111111111111111111111111100]
StgValue_204         (br               ) [ 00001111111111111111111111111111100]
tmp_17               (zext             ) [ 00000000000000000000000000000000000]
data_V_addr          (getelementptr    ) [ 00000000000000000000000000000000000]
StgValue_207         (store            ) [ 00000000000000000000000000000000000]
empty_9              (specregionend    ) [ 00000000000000000000000000000000000]
StgValue_209         (br               ) [ 00001111111111111111111111111111100]
val_assign_1         (phi              ) [ 00000000000000000100000001111111100]
h2                   (phi              ) [ 00000000000000000100000000000000000]
h2_cast              (zext             ) [ 00000000000000000000000000000000000]
tmp_16               (icmp             ) [ 00001111111111111111111111111111100]
empty_10             (speclooptripcount) [ 00000000000000000000000000000000000]
h_2                  (add              ) [ 00001111111111111111111111111111100]
StgValue_216         (br               ) [ 00000000000000000000000000000000000]
tmp_28_cast          (zext             ) [ 00000000000000000000000000000000000]
tmp_19               (add              ) [ 00000000000000000000000000000000000]
tmp_21_cast          (zext             ) [ 00000000000000000000000000000000000]
tmp_20               (zext             ) [ 00000000000000000000000000000000000]
data_V_addr_1        (getelementptr    ) [ 00000000000000000110000000000000000]
output_V2_sum4       (add              ) [ 00000000000000000110000000000000000]
tmp_29               (trunc            ) [ 00000000000000000000000000000000000]
stream_head_1        (add              ) [ 00000000000000000000000000000000000]
stream_head_2_cast   (zext             ) [ 00001111111111111111111111111111100]
data_V_load          (load             ) [ 00000000000000000101000000000000000]
output_V2_sum4_cast  (zext             ) [ 00000000000000000000000000000000000]
gmem_out_addr_1      (getelementptr    ) [ 00000000000000000101111110000000000]
gmem_out_addr_1_req  (writereq         ) [ 00000000000000000000000000000000000]
StgValue_231         (write            ) [ 00000000000000000000000000000000000]
StgValue_236         (specloopname     ) [ 00000000000000000000000000000000000]
tmp_18               (specregionbegin  ) [ 00000000000000000000000000000000000]
StgValue_238         (specpipeline     ) [ 00000000000000000000000000000000000]
gmem_out_addr_1_resp (writeresp        ) [ 00000000000000000000000000000000000]
empty_11             (specregionend    ) [ 00000000000000000000000000000000000]
StgValue_241         (br               ) [ 00001111111111111111111111111111100]
tmp_22               (add              ) [ 00000000000000000000000000000000000]
tmp_25_cast          (zext             ) [ 00000000000000000000000000000000000]
output_V2_sum3       (add              ) [ 00000000000000000000000000100000000]
output_V2_sum3_cast  (zext             ) [ 00000000000000000000000000000000000]
gmem_out_addr_2      (getelementptr    ) [ 00001111111111000000000000011111100]
gmem_out_addr_2_req  (writereq         ) [ 00000000000000000000000000000000000]
p_1                  (zext             ) [ 00000000000000000000000000000000000]
StgValue_249         (write            ) [ 00000000000000000000000000000000000]
gmem_out_addr_2_resp (writeresp        ) [ 00000000000000000000000000000000000]
StgValue_255         (switch           ) [ 00000000000000000000000000000000000]
StgValue_256         (store            ) [ 00000000000000000000000000000000000]
StgValue_257         (br               ) [ 00000000000000000000000000000000000]
StgValue_258         (store            ) [ 00000000000000000000000000000000000]
StgValue_259         (br               ) [ 00000000000000000000000000000000000]
StgValue_260         (store            ) [ 00000000000000000000000000000000000]
StgValue_261         (br               ) [ 00000000000000000000000000000000000]
StgValue_262         (store            ) [ 00000000000000000000000000000000000]
StgValue_263         (br               ) [ 00000000000000000000000000000000000]
StgValue_264         (br               ) [ 00000000000000000000000000000000000]
StgValue_265         (br               ) [ 00101111111111111111111111111111100]
i1                   (phi              ) [ 00000000000000000000000000000000010]
exitcond             (icmp             ) [ 00000000000000000000000000000000010]
empty_6              (speclooptripcount) [ 00000000000000000000000000000000000]
i_2                  (add              ) [ 00100000000000000000000000000000010]
StgValue_270         (br               ) [ 00000000000000000000000000000000000]
tmp_6                (trunc            ) [ 00000000000000000000000000000000010]
StgValue_272         (switch           ) [ 00000000000000000000000000000000000]
StgValue_273         (store            ) [ 00000000000000000000000000000000000]
StgValue_274         (br               ) [ 00000000000000000000000000000000000]
StgValue_275         (store            ) [ 00000000000000000000000000000000000]
StgValue_276         (br               ) [ 00000000000000000000000000000000000]
StgValue_277         (store            ) [ 00000000000000000000000000000000000]
StgValue_278         (br               ) [ 00000000000000000000000000000000000]
StgValue_279         (store            ) [ 00000000000000000000000000000000000]
StgValue_280         (br               ) [ 00000000000000000000000000000000000]
StgValue_281         (br               ) [ 00100000000000000000000000000000010]
StgValue_282         (br               ) [ 00001000000000000000000000000000011]
first_flag_1         (phi              ) [ 00000000000000000000000000000000001]
first_new_1          (phi              ) [ 00000000000000000000000000000000001]
StgValue_285         (br               ) [ 00000000000000000000000000000000000]
StgValue_286         (store            ) [ 00000000000000000000000000000000000]
StgValue_287         (br               ) [ 00000000000000000000000000000000000]
StgValue_288         (ret              ) [ 00000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="reset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="debug_register">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="debug_register"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="useable_words">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="useable_words"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="fifo_in_0_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_in_0_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="fifo_in_1_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_in_1_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="fifo_in_2_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_in_2_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="fifo_in_3_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_in_3_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="first">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="first"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="head_3">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="head_3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="head_0">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="head_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="head_1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="head_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="head_2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="head_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="local_words_0">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_words_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="local_words_1">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_words_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="local_words_2">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_words_2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="local_words_3">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_words_3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="circ_buff_write_many"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i2.i6.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i128P"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.volatile.i128P"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i8.i2"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbRead.axis.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i128P"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.volatile.i128P"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i128P"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1004" name="data_V_alloca_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_V/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="output_V_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_V_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="reset_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="0"/>
<pin id="188" dir="0" index="1" bw="8" slack="0"/>
<pin id="189" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="reset_read/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_readreq_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="128" slack="0"/>
<pin id="195" dir="0" index="2" bw="1" slack="0"/>
<pin id="196" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="temp_tail_V_req/5 "/>
</bind>
</comp>

<comp id="199" class="1004" name="temp_tail_V_read_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="128" slack="0"/>
<pin id="201" dir="0" index="1" bw="128" slack="7"/>
<pin id="202" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="temp_tail_V/12 "/>
</bind>
</comp>

<comp id="204" class="1004" name="fifo_in_2_V_read_nbread_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="65" slack="0"/>
<pin id="206" dir="0" index="1" bw="64" slack="0"/>
<pin id="207" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="fifo_in_2_V_read/14 "/>
</bind>
</comp>

<comp id="210" class="1004" name="fifo_in_1_V_read_nbread_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="65" slack="0"/>
<pin id="212" dir="0" index="1" bw="64" slack="0"/>
<pin id="213" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="fifo_in_1_V_read/14 "/>
</bind>
</comp>

<comp id="216" class="1004" name="fifo_in_0_V_read_nbread_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="65" slack="0"/>
<pin id="218" dir="0" index="1" bw="64" slack="0"/>
<pin id="219" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="fifo_in_0_V_read/14 "/>
</bind>
</comp>

<comp id="222" class="1004" name="fifo_in_3_V_read_nbread_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="65" slack="0"/>
<pin id="224" dir="0" index="1" bw="64" slack="0"/>
<pin id="225" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="fifo_in_3_V_read/14 "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp_33_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="64" slack="0"/>
<pin id="230" dir="0" index="1" bw="64" slack="0"/>
<pin id="231" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_33/15 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_32_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="64" slack="0"/>
<pin id="236" dir="0" index="1" bw="64" slack="0"/>
<pin id="237" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_32/15 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_31_read_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="64" slack="0"/>
<pin id="242" dir="0" index="1" bw="64" slack="0"/>
<pin id="243" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_31/15 "/>
</bind>
</comp>

<comp id="246" class="1004" name="tmp_30_read_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="64" slack="0"/>
<pin id="248" dir="0" index="1" bw="64" slack="0"/>
<pin id="249" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_30/15 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_writeresp_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="128" slack="0"/>
<pin id="255" dir="0" index="2" bw="1" slack="0"/>
<pin id="256" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_out_addr_1_req/18 gmem_out_addr_1_resp/20 "/>
</bind>
</comp>

<comp id="259" class="1004" name="StgValue_231_write_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="0" slack="0"/>
<pin id="261" dir="0" index="1" bw="128" slack="1"/>
<pin id="262" dir="0" index="2" bw="128" slack="1"/>
<pin id="263" dir="0" index="3" bw="1" slack="0"/>
<pin id="264" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_231/19 "/>
</bind>
</comp>

<comp id="268" class="1004" name="grp_writeresp_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="128" slack="0"/>
<pin id="271" dir="0" index="2" bw="1" slack="0"/>
<pin id="272" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_out_addr_2_req/26 gmem_out_addr_2_resp/28 "/>
</bind>
</comp>

<comp id="275" class="1004" name="StgValue_249_write_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="0" slack="0"/>
<pin id="277" dir="0" index="1" bw="128" slack="1"/>
<pin id="278" dir="0" index="2" bw="16" slack="0"/>
<pin id="279" dir="0" index="3" bw="1" slack="0"/>
<pin id="280" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_249/27 "/>
</bind>
</comp>

<comp id="284" class="1004" name="useable_words_addr_gep_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="8" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="0" index="2" bw="3" slack="0"/>
<pin id="288" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="useable_words_addr/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="grp_access_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="2" slack="0"/>
<pin id="293" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="294" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="295" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="useable_words_load/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="data_V_addr_gep_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="0" index="2" bw="15" slack="0"/>
<pin id="301" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_V_addr/16 "/>
</bind>
</comp>

<comp id="303" class="1004" name="grp_access_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="9" slack="0"/>
<pin id="305" dir="0" index="1" bw="128" slack="1"/>
<pin id="306" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="307" dir="1" index="3" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_207/16 data_V_load/17 "/>
</bind>
</comp>

<comp id="309" class="1004" name="data_V_addr_1_gep_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="0" index="2" bw="15" slack="0"/>
<pin id="313" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_V_addr_1/17 "/>
</bind>
</comp>

<comp id="316" class="1005" name="i_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="3" slack="1"/>
<pin id="318" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="320" class="1004" name="i_phi_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="3" slack="0"/>
<pin id="322" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="323" dir="0" index="2" bw="1" slack="1"/>
<pin id="324" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="325" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="327" class="1005" name="first_flag_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="1"/>
<pin id="329" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="first_flag (phireg) "/>
</bind>
</comp>

<comp id="331" class="1004" name="first_flag_phi_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="1"/>
<pin id="333" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="334" dir="0" index="2" bw="1" slack="0"/>
<pin id="335" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="336" dir="1" index="4" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="first_flag/2 "/>
</bind>
</comp>

<comp id="340" class="1005" name="stride_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="3" slack="1"/>
<pin id="342" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="stride (phireg) "/>
</bind>
</comp>

<comp id="344" class="1004" name="stride_phi_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="3" slack="0"/>
<pin id="346" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="347" dir="0" index="2" bw="1" slack="1"/>
<pin id="348" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="349" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="stride/4 "/>
</bind>
</comp>

<comp id="351" class="1005" name="h_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="15" slack="1"/>
<pin id="353" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="355" class="1004" name="h_phi_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="1"/>
<pin id="357" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="358" dir="0" index="2" bw="15" slack="0"/>
<pin id="359" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="360" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/14 "/>
</bind>
</comp>

<comp id="363" class="1005" name="low_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="365" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="low (phireg) "/>
</bind>
</comp>

<comp id="366" class="1004" name="low_phi_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="64" slack="0"/>
<pin id="368" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="369" dir="0" index="2" bw="64" slack="0"/>
<pin id="370" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="371" dir="0" index="4" bw="64" slack="0"/>
<pin id="372" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="373" dir="0" index="6" bw="64" slack="0"/>
<pin id="374" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="375" dir="1" index="8" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="low/14 "/>
</bind>
</comp>

<comp id="376" class="1005" name="empty_n_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="1"/>
<pin id="378" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_n (phireg) "/>
</bind>
</comp>

<comp id="379" class="1004" name="empty_n_phi_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="0"/>
<pin id="381" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="382" dir="0" index="2" bw="1" slack="0"/>
<pin id="383" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="384" dir="0" index="4" bw="1" slack="0"/>
<pin id="385" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="386" dir="0" index="6" bw="1" slack="0"/>
<pin id="387" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="388" dir="1" index="8" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_n/14 "/>
</bind>
</comp>

<comp id="390" class="1005" name="bytes_to_write_1_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="16" slack="1"/>
<pin id="392" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="bytes_to_write_1 (phireg) "/>
</bind>
</comp>

<comp id="393" class="1004" name="bytes_to_write_1_phi_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="15" slack="0"/>
<pin id="395" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="396" dir="0" index="2" bw="16" slack="1"/>
<pin id="397" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="398" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bytes_to_write_1/14 "/>
</bind>
</comp>

<comp id="400" class="1005" name="p_s_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="128" slack="1"/>
<pin id="402" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="p_s (phireg) "/>
</bind>
</comp>

<comp id="404" class="1004" name="p_s_phi_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="64" slack="1"/>
<pin id="406" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="407" dir="0" index="2" bw="128" slack="0"/>
<pin id="408" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="409" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_s/15 "/>
</bind>
</comp>

<comp id="411" class="1005" name="t_V_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="4" slack="1"/>
<pin id="413" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="415" class="1004" name="t_V_phi_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="1"/>
<pin id="417" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="418" dir="0" index="2" bw="4" slack="0"/>
<pin id="419" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="420" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/15 "/>
</bind>
</comp>

<comp id="422" class="1005" name="tmp_161_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="424" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_161 (phireg) "/>
</bind>
</comp>

<comp id="425" class="1004" name="tmp_161_phi_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="64" slack="0"/>
<pin id="427" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="428" dir="0" index="2" bw="64" slack="0"/>
<pin id="429" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="430" dir="0" index="4" bw="64" slack="0"/>
<pin id="431" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="432" dir="0" index="6" bw="64" slack="0"/>
<pin id="433" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="434" dir="1" index="8" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_161/15 "/>
</bind>
</comp>

<comp id="439" class="1005" name="val_assign_1_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="16" slack="3"/>
<pin id="441" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="val_assign_1 (phireg) "/>
</bind>
</comp>

<comp id="442" class="1004" name="val_assign_1_phi_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="16" slack="2"/>
<pin id="444" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="445" dir="0" index="2" bw="9" slack="0"/>
<pin id="446" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="447" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="val_assign_1/17 "/>
</bind>
</comp>

<comp id="449" class="1005" name="h2_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="15" slack="1"/>
<pin id="451" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="h2 (phireg) "/>
</bind>
</comp>

<comp id="453" class="1004" name="h2_phi_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="1"/>
<pin id="455" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="456" dir="0" index="2" bw="15" slack="0"/>
<pin id="457" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="458" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h2/17 "/>
</bind>
</comp>

<comp id="460" class="1005" name="i1_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="3" slack="1"/>
<pin id="462" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="464" class="1004" name="i1_phi_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="3" slack="0"/>
<pin id="466" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="467" dir="0" index="2" bw="1" slack="1"/>
<pin id="468" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="469" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/33 "/>
</bind>
</comp>

<comp id="471" class="1005" name="first_flag_1_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="1"/>
<pin id="473" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="first_flag_1 (phireg) "/>
</bind>
</comp>

<comp id="475" class="1004" name="first_flag_1_phi_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="2"/>
<pin id="477" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="478" dir="0" index="2" bw="1" slack="1"/>
<pin id="479" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="480" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="first_flag_1/34 "/>
</bind>
</comp>

<comp id="483" class="1005" name="first_new_1_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="1"/>
<pin id="485" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="first_new_1 (phireg) "/>
</bind>
</comp>

<comp id="488" class="1004" name="first_new_1_phi_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="1"/>
<pin id="490" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="491" dir="0" index="2" bw="1" slack="1"/>
<pin id="492" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="493" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="first_new_1/34 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="28" slack="0"/>
<pin id="498" dir="0" index="1" bw="32" slack="0"/>
<pin id="499" dir="0" index="2" bw="4" slack="0"/>
<pin id="500" dir="0" index="3" bw="6" slack="0"/>
<pin id="501" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="506" class="1004" name="tmp_27_cast_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="28" slack="0"/>
<pin id="508" dir="1" index="1" bw="29" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_27_cast/1 "/>
</bind>
</comp>

<comp id="510" class="1004" name="first_load_load_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="0"/>
<pin id="512" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="first_load/1 "/>
</bind>
</comp>

<comp id="514" class="1004" name="tmp_1_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="3" slack="0"/>
<pin id="516" dir="0" index="1" bw="3" slack="0"/>
<pin id="517" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="520" class="1004" name="i_1_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="3" slack="0"/>
<pin id="522" dir="0" index="1" bw="1" slack="0"/>
<pin id="523" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="526" class="1004" name="tmp_2_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="3" slack="0"/>
<pin id="528" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="531" class="1004" name="tmp_3_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="3" slack="0"/>
<pin id="533" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="535" class="1004" name="tmp_4_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="8" slack="0"/>
<pin id="537" dir="0" index="1" bw="8" slack="0"/>
<pin id="538" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="541" class="1004" name="StgValue_80_store_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="8" slack="0"/>
<pin id="543" dir="0" index="1" bw="8" slack="0"/>
<pin id="544" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_80/3 "/>
</bind>
</comp>

<comp id="547" class="1004" name="StgValue_82_store_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="8" slack="0"/>
<pin id="549" dir="0" index="1" bw="8" slack="0"/>
<pin id="550" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_82/3 "/>
</bind>
</comp>

<comp id="553" class="1004" name="StgValue_84_store_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="8" slack="0"/>
<pin id="555" dir="0" index="1" bw="8" slack="0"/>
<pin id="556" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_84/3 "/>
</bind>
</comp>

<comp id="559" class="1004" name="StgValue_86_store_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="8" slack="0"/>
<pin id="561" dir="0" index="1" bw="8" slack="0"/>
<pin id="562" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_86/3 "/>
</bind>
</comp>

<comp id="565" class="1004" name="exitcond1_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="3" slack="0"/>
<pin id="567" dir="0" index="1" bw="3" slack="0"/>
<pin id="568" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/4 "/>
</bind>
</comp>

<comp id="571" class="1004" name="stride_1_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="3" slack="0"/>
<pin id="573" dir="0" index="1" bw="1" slack="0"/>
<pin id="574" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="stride_1/4 "/>
</bind>
</comp>

<comp id="577" class="1004" name="tmp_13_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="3" slack="0"/>
<pin id="579" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_13/4 "/>
</bind>
</comp>

<comp id="581" class="1004" name="idx_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="11" slack="0"/>
<pin id="583" dir="0" index="1" bw="2" slack="0"/>
<pin id="584" dir="0" index="2" bw="1" slack="0"/>
<pin id="585" dir="0" index="3" bw="2" slack="0"/>
<pin id="586" dir="0" index="4" bw="1" slack="0"/>
<pin id="587" dir="1" index="5" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="idx/4 "/>
</bind>
</comp>

<comp id="593" class="1004" name="idx_cast_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="11" slack="0"/>
<pin id="595" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idx_cast/4 "/>
</bind>
</comp>

<comp id="597" class="1004" name="tmp_s_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="11" slack="0"/>
<pin id="599" dir="0" index="1" bw="11" slack="0"/>
<pin id="600" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="603" class="1004" name="tmp_3_cast_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="12" slack="0"/>
<pin id="605" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast/4 "/>
</bind>
</comp>

<comp id="607" class="1004" name="output_V2_sum_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="28" slack="2"/>
<pin id="609" dir="0" index="1" bw="12" slack="0"/>
<pin id="610" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="output_V2_sum/4 "/>
</bind>
</comp>

<comp id="612" class="1004" name="output_V2_sum_cast_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="29" slack="1"/>
<pin id="614" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="output_V2_sum_cast/5 "/>
</bind>
</comp>

<comp id="615" class="1004" name="gmem_out_addr_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="32" slack="0"/>
<pin id="617" dir="0" index="1" bw="32" slack="0"/>
<pin id="618" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_out_addr/5 "/>
</bind>
</comp>

<comp id="622" class="1004" name="head_3_load_load_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="16" slack="0"/>
<pin id="624" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="head_3_load/12 "/>
</bind>
</comp>

<comp id="626" class="1004" name="head_0_load_load_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="16" slack="0"/>
<pin id="628" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="head_0_load/12 "/>
</bind>
</comp>

<comp id="630" class="1004" name="head_1_load_load_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="16" slack="0"/>
<pin id="632" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="head_1_load/12 "/>
</bind>
</comp>

<comp id="634" class="1004" name="sel_tmp_i_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="2" slack="8"/>
<pin id="636" dir="0" index="1" bw="2" slack="0"/>
<pin id="637" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp_i/12 "/>
</bind>
</comp>

<comp id="639" class="1004" name="sel_tmp1_i_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="0"/>
<pin id="641" dir="0" index="1" bw="16" slack="0"/>
<pin id="642" dir="0" index="2" bw="16" slack="0"/>
<pin id="643" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp1_i/12 "/>
</bind>
</comp>

<comp id="647" class="1004" name="sel_tmp2_i_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="2" slack="8"/>
<pin id="649" dir="0" index="1" bw="2" slack="0"/>
<pin id="650" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp2_i/12 "/>
</bind>
</comp>

<comp id="652" class="1004" name="sel_tmp3_i_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="0"/>
<pin id="654" dir="0" index="1" bw="16" slack="0"/>
<pin id="655" dir="0" index="2" bw="16" slack="0"/>
<pin id="656" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp3_i/12 "/>
</bind>
</comp>

<comp id="660" class="1004" name="sel_tmp4_i_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="2" slack="8"/>
<pin id="662" dir="0" index="1" bw="2" slack="0"/>
<pin id="663" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp4_i/12 "/>
</bind>
</comp>

<comp id="665" class="1004" name="stream_tail_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="128" slack="0"/>
<pin id="667" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="stream_tail/12 "/>
</bind>
</comp>

<comp id="669" class="1004" name="idx_cast5_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="11" slack="9"/>
<pin id="671" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idx_cast5/13 "/>
</bind>
</comp>

<comp id="672" class="1004" name="head_2_load_load_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="16" slack="0"/>
<pin id="674" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="head_2_load/13 "/>
</bind>
</comp>

<comp id="676" class="1004" name="stream_head_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="1"/>
<pin id="678" dir="0" index="1" bw="16" slack="0"/>
<pin id="679" dir="0" index="2" bw="16" slack="1"/>
<pin id="680" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="stream_head/13 "/>
</bind>
</comp>

<comp id="682" class="1004" name="local_words_0_load_load_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="8" slack="0"/>
<pin id="684" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="local_words_0_load/13 "/>
</bind>
</comp>

<comp id="686" class="1004" name="local_words_1_load_load_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="8" slack="0"/>
<pin id="688" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="local_words_1_load/13 "/>
</bind>
</comp>

<comp id="690" class="1004" name="local_words_2_load_load_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="8" slack="0"/>
<pin id="692" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="local_words_2_load/13 "/>
</bind>
</comp>

<comp id="694" class="1004" name="local_words_3_load_load_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="8" slack="0"/>
<pin id="696" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="local_words_3_load/13 "/>
</bind>
</comp>

<comp id="698" class="1004" name="words_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="8" slack="0"/>
<pin id="700" dir="0" index="1" bw="8" slack="0"/>
<pin id="701" dir="0" index="2" bw="8" slack="0"/>
<pin id="702" dir="0" index="3" bw="8" slack="0"/>
<pin id="703" dir="0" index="4" bw="8" slack="0"/>
<pin id="704" dir="0" index="5" bw="2" slack="9"/>
<pin id="705" dir="1" index="6" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="words/13 "/>
</bind>
</comp>

<comp id="711" class="1004" name="tmp_6_cast_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="16" slack="0"/>
<pin id="713" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_cast/13 "/>
</bind>
</comp>

<comp id="715" class="1004" name="tmp_21_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="16" slack="0"/>
<pin id="717" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_21/13 "/>
</bind>
</comp>

<comp id="719" class="1004" name="tmp_8_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="1" slack="0"/>
<pin id="721" dir="0" index="1" bw="16" slack="0"/>
<pin id="722" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/13 "/>
</bind>
</comp>

<comp id="725" class="1004" name="tmp_8_cast4_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="1" slack="0"/>
<pin id="727" dir="0" index="1" bw="9" slack="0"/>
<pin id="728" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8_cast4/13 "/>
</bind>
</comp>

<comp id="731" class="1004" name="tmp_8_cast_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="17" slack="0"/>
<pin id="733" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_cast/13 "/>
</bind>
</comp>

<comp id="735" class="1004" name="tmp_5_cast3_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="16" slack="1"/>
<pin id="737" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_cast3/13 "/>
</bind>
</comp>

<comp id="738" class="1004" name="tmp_5_cast_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="16" slack="1"/>
<pin id="740" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_cast/13 "/>
</bind>
</comp>

<comp id="741" class="1004" name="tmp_9_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="17" slack="0"/>
<pin id="743" dir="0" index="1" bw="17" slack="0"/>
<pin id="744" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/13 "/>
</bind>
</comp>

<comp id="747" class="1004" name="tmp_10_cast_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="9" slack="0"/>
<pin id="749" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10_cast/13 "/>
</bind>
</comp>

<comp id="751" class="1004" name="tmp_5_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="16" slack="0"/>
<pin id="753" dir="0" index="1" bw="16" slack="0"/>
<pin id="754" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/13 "/>
</bind>
</comp>

<comp id="757" class="1004" name="or_cond_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="1" slack="0"/>
<pin id="759" dir="0" index="1" bw="1" slack="0"/>
<pin id="760" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/13 "/>
</bind>
</comp>

<comp id="763" class="1004" name="tmp_7_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="17" slack="0"/>
<pin id="765" dir="0" index="1" bw="17" slack="0"/>
<pin id="766" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/13 "/>
</bind>
</comp>

<comp id="769" class="1004" name="p_neg_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="16" slack="0"/>
<pin id="771" dir="0" index="1" bw="16" slack="0"/>
<pin id="772" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_neg/13 "/>
</bind>
</comp>

<comp id="775" class="1004" name="tmp_10_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="10" slack="0"/>
<pin id="777" dir="0" index="1" bw="16" slack="0"/>
<pin id="778" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_10/13 "/>
</bind>
</comp>

<comp id="781" class="1004" name="p_neg150_pn_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="1" slack="0"/>
<pin id="783" dir="0" index="1" bw="16" slack="0"/>
<pin id="784" dir="0" index="2" bw="16" slack="0"/>
<pin id="785" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_neg150_pn/13 "/>
</bind>
</comp>

<comp id="789" class="1004" name="bytes_to_write_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="16" slack="0"/>
<pin id="791" dir="0" index="1" bw="16" slack="1"/>
<pin id="792" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="bytes_to_write/13 "/>
</bind>
</comp>

<comp id="794" class="1004" name="bytes_to_write_2_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="15" slack="0"/>
<pin id="796" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="bytes_to_write_2/14 "/>
</bind>
</comp>

<comp id="799" class="1004" name="tmp_11_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="16" slack="0"/>
<pin id="801" dir="0" index="1" bw="16" slack="1"/>
<pin id="802" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_11/14 "/>
</bind>
</comp>

<comp id="804" class="1004" name="h_1_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="15" slack="0"/>
<pin id="806" dir="0" index="1" bw="1" slack="0"/>
<pin id="807" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_1/14 "/>
</bind>
</comp>

<comp id="810" class="1004" name="p_vld9_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="65" slack="0"/>
<pin id="812" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_vld9/14 "/>
</bind>
</comp>

<comp id="815" class="1004" name="tmp_28_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="65" slack="0"/>
<pin id="817" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_28/14 "/>
</bind>
</comp>

<comp id="820" class="1004" name="p_vld7_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="65" slack="0"/>
<pin id="822" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_vld7/14 "/>
</bind>
</comp>

<comp id="825" class="1004" name="tmp_27_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="65" slack="0"/>
<pin id="827" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_27/14 "/>
</bind>
</comp>

<comp id="830" class="1004" name="p_vld_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="65" slack="0"/>
<pin id="832" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_vld/14 "/>
</bind>
</comp>

<comp id="835" class="1004" name="tmp_25_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="65" slack="0"/>
<pin id="837" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_25/14 "/>
</bind>
</comp>

<comp id="840" class="1004" name="p_vld1_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="65" slack="0"/>
<pin id="842" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_vld1/14 "/>
</bind>
</comp>

<comp id="845" class="1004" name="tmp_23_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="65" slack="0"/>
<pin id="847" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_23/14 "/>
</bind>
</comp>

<comp id="850" class="1004" name="part_V_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="64" slack="0"/>
<pin id="852" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="part_V/14 "/>
</bind>
</comp>

<comp id="854" class="1004" name="tmp_19_cast_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="4" slack="0"/>
<pin id="856" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19_cast/15 "/>
</bind>
</comp>

<comp id="858" class="1004" name="tmp_14_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="8" slack="0"/>
<pin id="860" dir="0" index="1" bw="8" slack="2"/>
<pin id="861" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_14/15 "/>
</bind>
</comp>

<comp id="863" class="1004" name="hi_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="64" slack="0"/>
<pin id="865" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="hi/15 "/>
</bind>
</comp>

<comp id="867" class="1004" name="hi_p_V_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="32" slack="0"/>
<pin id="869" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="hi_p_V/15 "/>
</bind>
</comp>

<comp id="871" class="1004" name="tmp_35_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="4" slack="0"/>
<pin id="873" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_35/15 "/>
</bind>
</comp>

<comp id="875" class="1004" name="op2_assign_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="8" slack="0"/>
<pin id="877" dir="0" index="1" bw="1" slack="0"/>
<pin id="878" dir="0" index="2" bw="7" slack="0"/>
<pin id="879" dir="0" index="3" bw="8" slack="0"/>
<pin id="880" dir="0" index="4" bw="8" slack="0"/>
<pin id="881" dir="0" index="5" bw="2" slack="0"/>
<pin id="882" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="op2_assign/15 "/>
</bind>
</comp>

<comp id="889" class="1004" name="tmp_24_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="8" slack="0"/>
<pin id="891" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_24/15 "/>
</bind>
</comp>

<comp id="893" class="1004" name="r_V_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="32" slack="0"/>
<pin id="895" dir="0" index="1" bw="8" slack="0"/>
<pin id="896" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V/15 "/>
</bind>
</comp>

<comp id="899" class="1004" name="part_V_1_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="128" slack="0"/>
<pin id="901" dir="0" index="1" bw="128" slack="0"/>
<pin id="902" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="part_V_1/15 "/>
</bind>
</comp>

<comp id="905" class="1004" name="word_V_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="1" slack="0"/>
<pin id="907" dir="0" index="1" bw="4" slack="0"/>
<pin id="908" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="word_V/15 "/>
</bind>
</comp>

<comp id="911" class="1004" name="tmp_17_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="15" slack="2"/>
<pin id="913" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17/16 "/>
</bind>
</comp>

<comp id="916" class="1004" name="h2_cast_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="15" slack="0"/>
<pin id="918" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="h2_cast/17 "/>
</bind>
</comp>

<comp id="920" class="1004" name="tmp_16_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="16" slack="0"/>
<pin id="922" dir="0" index="1" bw="16" slack="1"/>
<pin id="923" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_16/17 "/>
</bind>
</comp>

<comp id="926" class="1004" name="h_2_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="15" slack="0"/>
<pin id="928" dir="0" index="1" bw="1" slack="0"/>
<pin id="929" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_2/17 "/>
</bind>
</comp>

<comp id="932" class="1004" name="tmp_28_cast_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="16" slack="0"/>
<pin id="934" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_28_cast/17 "/>
</bind>
</comp>

<comp id="936" class="1004" name="tmp_19_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="16" slack="0"/>
<pin id="938" dir="0" index="1" bw="11" slack="2"/>
<pin id="939" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_19/17 "/>
</bind>
</comp>

<comp id="941" class="1004" name="tmp_21_cast_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="17" slack="0"/>
<pin id="943" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_21_cast/17 "/>
</bind>
</comp>

<comp id="945" class="1004" name="tmp_20_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="15" slack="0"/>
<pin id="947" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20/17 "/>
</bind>
</comp>

<comp id="950" class="1004" name="output_V2_sum4_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="28" slack="13"/>
<pin id="952" dir="0" index="1" bw="17" slack="0"/>
<pin id="953" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="output_V2_sum4/17 "/>
</bind>
</comp>

<comp id="955" class="1004" name="tmp_29_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="16" slack="0"/>
<pin id="957" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_29/17 "/>
</bind>
</comp>

<comp id="959" class="1004" name="stream_head_1_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="1" slack="0"/>
<pin id="961" dir="0" index="1" bw="9" slack="0"/>
<pin id="962" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="stream_head_1/17 "/>
</bind>
</comp>

<comp id="965" class="1004" name="stream_head_2_cast_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="9" slack="0"/>
<pin id="967" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="stream_head_2_cast/17 "/>
</bind>
</comp>

<comp id="969" class="1004" name="output_V2_sum4_cast_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="29" slack="1"/>
<pin id="971" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="output_V2_sum4_cast/18 "/>
</bind>
</comp>

<comp id="972" class="1004" name="gmem_out_addr_1_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="32" slack="0"/>
<pin id="974" dir="0" index="1" bw="32" slack="0"/>
<pin id="975" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_out_addr_1/18 "/>
</bind>
</comp>

<comp id="979" class="1004" name="tmp_22_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="11" slack="12"/>
<pin id="981" dir="0" index="1" bw="11" slack="0"/>
<pin id="982" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_22/25 "/>
</bind>
</comp>

<comp id="984" class="1004" name="tmp_25_cast_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="12" slack="0"/>
<pin id="986" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_25_cast/25 "/>
</bind>
</comp>

<comp id="988" class="1004" name="output_V2_sum3_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="12" slack="0"/>
<pin id="990" dir="0" index="1" bw="28" slack="14"/>
<pin id="991" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="output_V2_sum3/25 "/>
</bind>
</comp>

<comp id="993" class="1004" name="output_V2_sum3_cast_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="29" slack="1"/>
<pin id="995" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="output_V2_sum3_cast/26 "/>
</bind>
</comp>

<comp id="996" class="1004" name="gmem_out_addr_2_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="32" slack="0"/>
<pin id="998" dir="0" index="1" bw="32" slack="0"/>
<pin id="999" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_out_addr_2/26 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="p_1_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="16" slack="3"/>
<pin id="1005" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_1/27 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="StgValue_256_store_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="16" slack="8"/>
<pin id="1010" dir="0" index="1" bw="16" slack="0"/>
<pin id="1011" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_256/32 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="StgValue_258_store_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="16" slack="8"/>
<pin id="1016" dir="0" index="1" bw="16" slack="0"/>
<pin id="1017" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_258/32 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="StgValue_260_store_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="16" slack="8"/>
<pin id="1022" dir="0" index="1" bw="16" slack="0"/>
<pin id="1023" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_260/32 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="StgValue_262_store_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="16" slack="8"/>
<pin id="1028" dir="0" index="1" bw="16" slack="0"/>
<pin id="1029" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_262/32 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="exitcond_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="3" slack="0"/>
<pin id="1034" dir="0" index="1" bw="3" slack="0"/>
<pin id="1035" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/33 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="i_2_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="3" slack="0"/>
<pin id="1040" dir="0" index="1" bw="1" slack="0"/>
<pin id="1041" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/33 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="tmp_6_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="3" slack="0"/>
<pin id="1046" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_6/33 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="StgValue_273_store_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="1" slack="0"/>
<pin id="1050" dir="0" index="1" bw="16" slack="0"/>
<pin id="1051" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_273/33 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="StgValue_275_store_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="1" slack="0"/>
<pin id="1056" dir="0" index="1" bw="16" slack="0"/>
<pin id="1057" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_275/33 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="StgValue_277_store_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="1" slack="0"/>
<pin id="1062" dir="0" index="1" bw="16" slack="0"/>
<pin id="1063" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_277/33 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="StgValue_279_store_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="1" slack="0"/>
<pin id="1068" dir="0" index="1" bw="16" slack="0"/>
<pin id="1069" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_279/33 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="StgValue_286_store_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="1" slack="0"/>
<pin id="1074" dir="0" index="1" bw="1" slack="0"/>
<pin id="1075" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_286/34 "/>
</bind>
</comp>

<comp id="1078" class="1005" name="tmp_27_cast_reg_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="29" slack="2"/>
<pin id="1080" dir="1" index="1" bw="29" slack="2"/>
</pin_list>
<bind>
<opset="tmp_27_cast "/>
</bind>
</comp>

<comp id="1085" class="1005" name="first_load_reg_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="1" slack="1"/>
<pin id="1087" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="first_load "/>
</bind>
</comp>

<comp id="1092" class="1005" name="i_1_reg_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="3" slack="0"/>
<pin id="1094" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="1097" class="1005" name="useable_words_addr_reg_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="2" slack="1"/>
<pin id="1099" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="useable_words_addr "/>
</bind>
</comp>

<comp id="1102" class="1005" name="tmp_3_reg_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="2" slack="1"/>
<pin id="1104" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1112" class="1005" name="stride_1_reg_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="3" slack="0"/>
<pin id="1114" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="stride_1 "/>
</bind>
</comp>

<comp id="1117" class="1005" name="tmp_13_reg_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="2" slack="8"/>
<pin id="1119" dir="1" index="1" bw="2" slack="8"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="1125" class="1005" name="idx_reg_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="11" slack="9"/>
<pin id="1127" dir="1" index="1" bw="11" slack="9"/>
</pin_list>
<bind>
<opset="idx "/>
</bind>
</comp>

<comp id="1130" class="1005" name="idx_cast_reg_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="12" slack="12"/>
<pin id="1132" dir="1" index="1" bw="12" slack="12"/>
</pin_list>
<bind>
<opset="idx_cast "/>
</bind>
</comp>

<comp id="1135" class="1005" name="output_V2_sum_reg_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="29" slack="1"/>
<pin id="1137" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="output_V2_sum "/>
</bind>
</comp>

<comp id="1140" class="1005" name="gmem_out_addr_reg_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="128" slack="1"/>
<pin id="1142" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="gmem_out_addr "/>
</bind>
</comp>

<comp id="1146" class="1005" name="sel_tmp3_i_reg_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="16" slack="1"/>
<pin id="1148" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp3_i "/>
</bind>
</comp>

<comp id="1151" class="1005" name="sel_tmp4_i_reg_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="1" slack="1"/>
<pin id="1153" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp4_i "/>
</bind>
</comp>

<comp id="1156" class="1005" name="stream_tail_reg_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="16" slack="1"/>
<pin id="1158" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="stream_tail "/>
</bind>
</comp>

<comp id="1163" class="1005" name="idx_cast5_reg_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="17" slack="2"/>
<pin id="1165" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="idx_cast5 "/>
</bind>
</comp>

<comp id="1168" class="1005" name="stream_head_reg_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="16" slack="2"/>
<pin id="1170" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="stream_head "/>
</bind>
</comp>

<comp id="1173" class="1005" name="words_reg_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="8" slack="2"/>
<pin id="1175" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="words "/>
</bind>
</comp>

<comp id="1178" class="1005" name="or_cond_reg_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="1" slack="10"/>
<pin id="1180" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="1182" class="1005" name="bytes_to_write_reg_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="16" slack="1"/>
<pin id="1184" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="bytes_to_write "/>
</bind>
</comp>

<comp id="1188" class="1005" name="tmp_11_reg_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="1" slack="1"/>
<pin id="1190" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="1192" class="1005" name="h_1_reg_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="15" slack="0"/>
<pin id="1194" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="h_1 "/>
</bind>
</comp>

<comp id="1197" class="1005" name="part_V_reg_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="128" slack="1"/>
<pin id="1199" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="part_V "/>
</bind>
</comp>

<comp id="1205" class="1005" name="part_V_1_reg_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="128" slack="0"/>
<pin id="1207" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opset="part_V_1 "/>
</bind>
</comp>

<comp id="1210" class="1005" name="word_V_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="4" slack="0"/>
<pin id="1212" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="word_V "/>
</bind>
</comp>

<comp id="1215" class="1005" name="tmp_16_reg_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="1" slack="1"/>
<pin id="1217" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="1219" class="1005" name="h_2_reg_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="15" slack="0"/>
<pin id="1221" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="h_2 "/>
</bind>
</comp>

<comp id="1224" class="1005" name="data_V_addr_1_reg_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="9" slack="1"/>
<pin id="1226" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="data_V_addr_1 "/>
</bind>
</comp>

<comp id="1229" class="1005" name="output_V2_sum4_reg_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="29" slack="1"/>
<pin id="1231" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="output_V2_sum4 "/>
</bind>
</comp>

<comp id="1234" class="1005" name="stream_head_2_cast_reg_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="16" slack="0"/>
<pin id="1236" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="stream_head_2_cast "/>
</bind>
</comp>

<comp id="1239" class="1005" name="data_V_load_reg_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="128" slack="1"/>
<pin id="1241" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="data_V_load "/>
</bind>
</comp>

<comp id="1244" class="1005" name="gmem_out_addr_1_reg_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="128" slack="1"/>
<pin id="1246" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="gmem_out_addr_1 "/>
</bind>
</comp>

<comp id="1250" class="1005" name="output_V2_sum3_reg_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="29" slack="1"/>
<pin id="1252" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="output_V2_sum3 "/>
</bind>
</comp>

<comp id="1255" class="1005" name="gmem_out_addr_2_reg_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="128" slack="1"/>
<pin id="1257" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="gmem_out_addr_2 "/>
</bind>
</comp>

<comp id="1264" class="1005" name="i_2_reg_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="3" slack="0"/>
<pin id="1266" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="179"><net_src comp="50" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="36" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="2" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="102" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="4" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="197"><net_src comp="118" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="80" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="203"><net_src comp="120" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="208"><net_src comp="142" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="14" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="142" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="12" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="142" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="10" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="142" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="16" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="150" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="14" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="150" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="12" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="150" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="10" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="150" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="16" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="257"><net_src comp="164" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="80" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="265"><net_src comp="166" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="266"><net_src comp="128" pin="0"/><net_sink comp="259" pin=3"/></net>

<net id="267"><net_src comp="168" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="273"><net_src comp="164" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="80" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="281"><net_src comp="166" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="128" pin="0"/><net_sink comp="275" pin=3"/></net>

<net id="283"><net_src comp="168" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="289"><net_src comp="8" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="96" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="296"><net_src comp="284" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="302"><net_src comp="96" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="308"><net_src comp="297" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="314"><net_src comp="96" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="315"><net_src comp="309" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="319"><net_src comp="86" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="326"><net_src comp="316" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="330"><net_src comp="98" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="337"><net_src comp="327" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="338"><net_src comp="100" pin="0"/><net_sink comp="331" pin=2"/></net>

<net id="339"><net_src comp="331" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="343"><net_src comp="86" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="350"><net_src comp="340" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="354"><net_src comp="132" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="361"><net_src comp="351" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="362"><net_src comp="355" pin="4"/><net_sink comp="351" pin=0"/></net>

<net id="389"><net_src comp="379" pin="8"/><net_sink comp="376" pin=0"/></net>

<net id="399"><net_src comp="393" pin="4"/><net_sink comp="390" pin=0"/></net>

<net id="403"><net_src comp="400" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="410"><net_src comp="404" pin="4"/><net_sink comp="400" pin=0"/></net>

<net id="414"><net_src comp="144" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="421"><net_src comp="411" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="435"><net_src comp="246" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="436"><net_src comp="228" pin="2"/><net_sink comp="425" pin=2"/></net>

<net id="437"><net_src comp="234" pin="2"/><net_sink comp="425" pin=4"/></net>

<net id="438"><net_src comp="240" pin="2"/><net_sink comp="425" pin=6"/></net>

<net id="448"><net_src comp="442" pin="4"/><net_sink comp="439" pin=0"/></net>

<net id="452"><net_src comp="132" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="459"><net_src comp="449" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="463"><net_src comp="86" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="470"><net_src comp="460" pin="1"/><net_sink comp="464" pin=2"/></net>

<net id="474"><net_src comp="100" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="481"><net_src comp="327" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="482"><net_src comp="471" pin="1"/><net_sink comp="475" pin=2"/></net>

<net id="486"><net_src comp="100" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="98" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="494"><net_src comp="483" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="495"><net_src comp="483" pin="1"/><net_sink comp="488" pin=2"/></net>

<net id="502"><net_src comp="38" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="503"><net_src comp="180" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="504"><net_src comp="40" pin="0"/><net_sink comp="496" pin=2"/></net>

<net id="505"><net_src comp="42" pin="0"/><net_sink comp="496" pin=3"/></net>

<net id="509"><net_src comp="496" pin="4"/><net_sink comp="506" pin=0"/></net>

<net id="513"><net_src comp="18" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="518"><net_src comp="320" pin="4"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="88" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="524"><net_src comp="320" pin="4"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="94" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="529"><net_src comp="320" pin="4"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="534"><net_src comp="320" pin="4"/><net_sink comp="531" pin=0"/></net>

<net id="539"><net_src comp="186" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="104" pin="0"/><net_sink comp="535" pin=1"/></net>

<net id="545"><net_src comp="291" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="32" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="551"><net_src comp="291" pin="3"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="30" pin="0"/><net_sink comp="547" pin=1"/></net>

<net id="557"><net_src comp="291" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="28" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="563"><net_src comp="291" pin="3"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="34" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="569"><net_src comp="344" pin="4"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="88" pin="0"/><net_sink comp="565" pin=1"/></net>

<net id="575"><net_src comp="344" pin="4"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="94" pin="0"/><net_sink comp="571" pin=1"/></net>

<net id="580"><net_src comp="344" pin="4"/><net_sink comp="577" pin=0"/></net>

<net id="588"><net_src comp="112" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="589"><net_src comp="577" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="590"><net_src comp="114" pin="0"/><net_sink comp="581" pin=2"/></net>

<net id="591"><net_src comp="577" pin="1"/><net_sink comp="581" pin=3"/></net>

<net id="592"><net_src comp="98" pin="0"/><net_sink comp="581" pin=4"/></net>

<net id="596"><net_src comp="581" pin="5"/><net_sink comp="593" pin=0"/></net>

<net id="601"><net_src comp="116" pin="0"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="593" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="606"><net_src comp="597" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="611"><net_src comp="603" pin="1"/><net_sink comp="607" pin=1"/></net>

<net id="619"><net_src comp="0" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="612" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="621"><net_src comp="615" pin="2"/><net_sink comp="192" pin=1"/></net>

<net id="625"><net_src comp="20" pin="0"/><net_sink comp="622" pin=0"/></net>

<net id="629"><net_src comp="22" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="633"><net_src comp="24" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="638"><net_src comp="106" pin="0"/><net_sink comp="634" pin=1"/></net>

<net id="644"><net_src comp="634" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="645"><net_src comp="626" pin="1"/><net_sink comp="639" pin=1"/></net>

<net id="646"><net_src comp="622" pin="1"/><net_sink comp="639" pin=2"/></net>

<net id="651"><net_src comp="108" pin="0"/><net_sink comp="647" pin=1"/></net>

<net id="657"><net_src comp="647" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="658"><net_src comp="630" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="659"><net_src comp="639" pin="3"/><net_sink comp="652" pin=2"/></net>

<net id="664"><net_src comp="110" pin="0"/><net_sink comp="660" pin=1"/></net>

<net id="668"><net_src comp="199" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="675"><net_src comp="26" pin="0"/><net_sink comp="672" pin=0"/></net>

<net id="681"><net_src comp="672" pin="1"/><net_sink comp="676" pin=1"/></net>

<net id="685"><net_src comp="28" pin="0"/><net_sink comp="682" pin=0"/></net>

<net id="689"><net_src comp="30" pin="0"/><net_sink comp="686" pin=0"/></net>

<net id="693"><net_src comp="32" pin="0"/><net_sink comp="690" pin=0"/></net>

<net id="697"><net_src comp="34" pin="0"/><net_sink comp="694" pin=0"/></net>

<net id="706"><net_src comp="122" pin="0"/><net_sink comp="698" pin=0"/></net>

<net id="707"><net_src comp="682" pin="1"/><net_sink comp="698" pin=1"/></net>

<net id="708"><net_src comp="686" pin="1"/><net_sink comp="698" pin=2"/></net>

<net id="709"><net_src comp="690" pin="1"/><net_sink comp="698" pin=3"/></net>

<net id="710"><net_src comp="694" pin="1"/><net_sink comp="698" pin=4"/></net>

<net id="714"><net_src comp="676" pin="3"/><net_sink comp="711" pin=0"/></net>

<net id="718"><net_src comp="676" pin="3"/><net_sink comp="715" pin=0"/></net>

<net id="723"><net_src comp="124" pin="0"/><net_sink comp="719" pin=0"/></net>

<net id="724"><net_src comp="711" pin="1"/><net_sink comp="719" pin=1"/></net>

<net id="729"><net_src comp="126" pin="0"/><net_sink comp="725" pin=0"/></net>

<net id="730"><net_src comp="715" pin="1"/><net_sink comp="725" pin=1"/></net>

<net id="734"><net_src comp="719" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="745"><net_src comp="731" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="746"><net_src comp="738" pin="1"/><net_sink comp="741" pin=1"/></net>

<net id="750"><net_src comp="725" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="755"><net_src comp="747" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="756"><net_src comp="735" pin="1"/><net_sink comp="751" pin=1"/></net>

<net id="761"><net_src comp="741" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="762"><net_src comp="751" pin="2"/><net_sink comp="757" pin=1"/></net>

<net id="767"><net_src comp="719" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="768"><net_src comp="735" pin="1"/><net_sink comp="763" pin=1"/></net>

<net id="773"><net_src comp="676" pin="3"/><net_sink comp="769" pin=0"/></net>

<net id="774"><net_src comp="128" pin="0"/><net_sink comp="769" pin=1"/></net>

<net id="779"><net_src comp="130" pin="0"/><net_sink comp="775" pin=0"/></net>

<net id="780"><net_src comp="676" pin="3"/><net_sink comp="775" pin=1"/></net>

<net id="786"><net_src comp="763" pin="2"/><net_sink comp="781" pin=0"/></net>

<net id="787"><net_src comp="769" pin="2"/><net_sink comp="781" pin=1"/></net>

<net id="788"><net_src comp="775" pin="2"/><net_sink comp="781" pin=2"/></net>

<net id="793"><net_src comp="781" pin="3"/><net_sink comp="789" pin=0"/></net>

<net id="797"><net_src comp="355" pin="4"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="803"><net_src comp="794" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="808"><net_src comp="355" pin="4"/><net_sink comp="804" pin=0"/></net>

<net id="809"><net_src comp="134" pin="0"/><net_sink comp="804" pin=1"/></net>

<net id="813"><net_src comp="204" pin="2"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="379" pin=2"/></net>

<net id="818"><net_src comp="204" pin="2"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="823"><net_src comp="210" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="379" pin=4"/></net>

<net id="828"><net_src comp="210" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="366" pin=4"/></net>

<net id="833"><net_src comp="216" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="379" pin=6"/></net>

<net id="838"><net_src comp="216" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="366" pin=6"/></net>

<net id="843"><net_src comp="222" pin="2"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="848"><net_src comp="222" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="853"><net_src comp="366" pin="8"/><net_sink comp="850" pin=0"/></net>

<net id="857"><net_src comp="415" pin="4"/><net_sink comp="854" pin=0"/></net>

<net id="862"><net_src comp="854" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="866"><net_src comp="425" pin="8"/><net_sink comp="863" pin=0"/></net>

<net id="870"><net_src comp="863" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="874"><net_src comp="415" pin="4"/><net_sink comp="871" pin=0"/></net>

<net id="883"><net_src comp="122" pin="0"/><net_sink comp="875" pin=0"/></net>

<net id="884"><net_src comp="152" pin="0"/><net_sink comp="875" pin=1"/></net>

<net id="885"><net_src comp="154" pin="0"/><net_sink comp="875" pin=2"/></net>

<net id="886"><net_src comp="156" pin="0"/><net_sink comp="875" pin=3"/></net>

<net id="887"><net_src comp="158" pin="0"/><net_sink comp="875" pin=4"/></net>

<net id="888"><net_src comp="871" pin="1"/><net_sink comp="875" pin=5"/></net>

<net id="892"><net_src comp="875" pin="6"/><net_sink comp="889" pin=0"/></net>

<net id="897"><net_src comp="867" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="898"><net_src comp="889" pin="1"/><net_sink comp="893" pin=1"/></net>

<net id="903"><net_src comp="893" pin="2"/><net_sink comp="899" pin=0"/></net>

<net id="904"><net_src comp="404" pin="4"/><net_sink comp="899" pin=1"/></net>

<net id="909"><net_src comp="144" pin="0"/><net_sink comp="905" pin=0"/></net>

<net id="910"><net_src comp="415" pin="4"/><net_sink comp="905" pin=1"/></net>

<net id="914"><net_src comp="351" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="919"><net_src comp="453" pin="4"/><net_sink comp="916" pin=0"/></net>

<net id="924"><net_src comp="916" pin="1"/><net_sink comp="920" pin=0"/></net>

<net id="925"><net_src comp="390" pin="1"/><net_sink comp="920" pin=1"/></net>

<net id="930"><net_src comp="453" pin="4"/><net_sink comp="926" pin=0"/></net>

<net id="931"><net_src comp="134" pin="0"/><net_sink comp="926" pin=1"/></net>

<net id="935"><net_src comp="442" pin="4"/><net_sink comp="932" pin=0"/></net>

<net id="940"><net_src comp="932" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="944"><net_src comp="936" pin="2"/><net_sink comp="941" pin=0"/></net>

<net id="948"><net_src comp="453" pin="4"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="954"><net_src comp="941" pin="1"/><net_sink comp="950" pin=1"/></net>

<net id="958"><net_src comp="442" pin="4"/><net_sink comp="955" pin=0"/></net>

<net id="963"><net_src comp="126" pin="0"/><net_sink comp="959" pin=0"/></net>

<net id="964"><net_src comp="955" pin="1"/><net_sink comp="959" pin=1"/></net>

<net id="968"><net_src comp="959" pin="2"/><net_sink comp="965" pin=0"/></net>

<net id="976"><net_src comp="0" pin="0"/><net_sink comp="972" pin=0"/></net>

<net id="977"><net_src comp="969" pin="1"/><net_sink comp="972" pin=1"/></net>

<net id="978"><net_src comp="972" pin="2"/><net_sink comp="252" pin=1"/></net>

<net id="983"><net_src comp="172" pin="0"/><net_sink comp="979" pin=1"/></net>

<net id="987"><net_src comp="979" pin="2"/><net_sink comp="984" pin=0"/></net>

<net id="992"><net_src comp="984" pin="1"/><net_sink comp="988" pin=0"/></net>

<net id="1000"><net_src comp="0" pin="0"/><net_sink comp="996" pin=0"/></net>

<net id="1001"><net_src comp="993" pin="1"/><net_sink comp="996" pin=1"/></net>

<net id="1002"><net_src comp="996" pin="2"/><net_sink comp="268" pin=1"/></net>

<net id="1006"><net_src comp="439" pin="1"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="1012"><net_src comp="439" pin="1"/><net_sink comp="1008" pin=0"/></net>

<net id="1013"><net_src comp="26" pin="0"/><net_sink comp="1008" pin=1"/></net>

<net id="1018"><net_src comp="439" pin="1"/><net_sink comp="1014" pin=0"/></net>

<net id="1019"><net_src comp="24" pin="0"/><net_sink comp="1014" pin=1"/></net>

<net id="1024"><net_src comp="439" pin="1"/><net_sink comp="1020" pin=0"/></net>

<net id="1025"><net_src comp="22" pin="0"/><net_sink comp="1020" pin=1"/></net>

<net id="1030"><net_src comp="439" pin="1"/><net_sink comp="1026" pin=0"/></net>

<net id="1031"><net_src comp="20" pin="0"/><net_sink comp="1026" pin=1"/></net>

<net id="1036"><net_src comp="464" pin="4"/><net_sink comp="1032" pin=0"/></net>

<net id="1037"><net_src comp="88" pin="0"/><net_sink comp="1032" pin=1"/></net>

<net id="1042"><net_src comp="464" pin="4"/><net_sink comp="1038" pin=0"/></net>

<net id="1043"><net_src comp="94" pin="0"/><net_sink comp="1038" pin=1"/></net>

<net id="1047"><net_src comp="464" pin="4"/><net_sink comp="1044" pin=0"/></net>

<net id="1052"><net_src comp="174" pin="0"/><net_sink comp="1048" pin=0"/></net>

<net id="1053"><net_src comp="26" pin="0"/><net_sink comp="1048" pin=1"/></net>

<net id="1058"><net_src comp="174" pin="0"/><net_sink comp="1054" pin=0"/></net>

<net id="1059"><net_src comp="24" pin="0"/><net_sink comp="1054" pin=1"/></net>

<net id="1064"><net_src comp="174" pin="0"/><net_sink comp="1060" pin=0"/></net>

<net id="1065"><net_src comp="22" pin="0"/><net_sink comp="1060" pin=1"/></net>

<net id="1070"><net_src comp="174" pin="0"/><net_sink comp="1066" pin=0"/></net>

<net id="1071"><net_src comp="20" pin="0"/><net_sink comp="1066" pin=1"/></net>

<net id="1076"><net_src comp="488" pin="4"/><net_sink comp="1072" pin=0"/></net>

<net id="1077"><net_src comp="18" pin="0"/><net_sink comp="1072" pin=1"/></net>

<net id="1081"><net_src comp="506" pin="1"/><net_sink comp="1078" pin=0"/></net>

<net id="1082"><net_src comp="1078" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="1083"><net_src comp="1078" pin="1"/><net_sink comp="950" pin=0"/></net>

<net id="1084"><net_src comp="1078" pin="1"/><net_sink comp="988" pin=1"/></net>

<net id="1088"><net_src comp="510" pin="1"/><net_sink comp="1085" pin=0"/></net>

<net id="1095"><net_src comp="520" pin="2"/><net_sink comp="1092" pin=0"/></net>

<net id="1096"><net_src comp="1092" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="1100"><net_src comp="284" pin="3"/><net_sink comp="1097" pin=0"/></net>

<net id="1101"><net_src comp="1097" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="1105"><net_src comp="531" pin="1"/><net_sink comp="1102" pin=0"/></net>

<net id="1115"><net_src comp="571" pin="2"/><net_sink comp="1112" pin=0"/></net>

<net id="1116"><net_src comp="1112" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="1120"><net_src comp="577" pin="1"/><net_sink comp="1117" pin=0"/></net>

<net id="1121"><net_src comp="1117" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="1122"><net_src comp="1117" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="1123"><net_src comp="1117" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="1124"><net_src comp="1117" pin="1"/><net_sink comp="698" pin=5"/></net>

<net id="1128"><net_src comp="581" pin="5"/><net_sink comp="1125" pin=0"/></net>

<net id="1129"><net_src comp="1125" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="1133"><net_src comp="593" pin="1"/><net_sink comp="1130" pin=0"/></net>

<net id="1134"><net_src comp="1130" pin="1"/><net_sink comp="979" pin=0"/></net>

<net id="1138"><net_src comp="607" pin="2"/><net_sink comp="1135" pin=0"/></net>

<net id="1139"><net_src comp="1135" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="1143"><net_src comp="615" pin="2"/><net_sink comp="1140" pin=0"/></net>

<net id="1144"><net_src comp="1140" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="1145"><net_src comp="1140" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="1149"><net_src comp="652" pin="3"/><net_sink comp="1146" pin=0"/></net>

<net id="1150"><net_src comp="1146" pin="1"/><net_sink comp="676" pin=2"/></net>

<net id="1154"><net_src comp="660" pin="2"/><net_sink comp="1151" pin=0"/></net>

<net id="1155"><net_src comp="1151" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="1159"><net_src comp="665" pin="1"/><net_sink comp="1156" pin=0"/></net>

<net id="1160"><net_src comp="1156" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="1161"><net_src comp="1156" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="1162"><net_src comp="1156" pin="1"/><net_sink comp="789" pin=1"/></net>

<net id="1166"><net_src comp="669" pin="1"/><net_sink comp="1163" pin=0"/></net>

<net id="1167"><net_src comp="1163" pin="1"/><net_sink comp="936" pin=1"/></net>

<net id="1171"><net_src comp="676" pin="3"/><net_sink comp="1168" pin=0"/></net>

<net id="1172"><net_src comp="1168" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="1176"><net_src comp="698" pin="6"/><net_sink comp="1173" pin=0"/></net>

<net id="1177"><net_src comp="1173" pin="1"/><net_sink comp="858" pin=1"/></net>

<net id="1181"><net_src comp="757" pin="2"/><net_sink comp="1178" pin=0"/></net>

<net id="1185"><net_src comp="789" pin="2"/><net_sink comp="1182" pin=0"/></net>

<net id="1186"><net_src comp="1182" pin="1"/><net_sink comp="799" pin=1"/></net>

<net id="1187"><net_src comp="1182" pin="1"/><net_sink comp="393" pin=2"/></net>

<net id="1191"><net_src comp="799" pin="2"/><net_sink comp="1188" pin=0"/></net>

<net id="1195"><net_src comp="804" pin="2"/><net_sink comp="1192" pin=0"/></net>

<net id="1196"><net_src comp="1192" pin="1"/><net_sink comp="355" pin=2"/></net>

<net id="1200"><net_src comp="850" pin="1"/><net_sink comp="1197" pin=0"/></net>

<net id="1201"><net_src comp="1197" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="1208"><net_src comp="899" pin="2"/><net_sink comp="1205" pin=0"/></net>

<net id="1209"><net_src comp="1205" pin="1"/><net_sink comp="404" pin=2"/></net>

<net id="1213"><net_src comp="905" pin="2"/><net_sink comp="1210" pin=0"/></net>

<net id="1214"><net_src comp="1210" pin="1"/><net_sink comp="415" pin=2"/></net>

<net id="1218"><net_src comp="920" pin="2"/><net_sink comp="1215" pin=0"/></net>

<net id="1222"><net_src comp="926" pin="2"/><net_sink comp="1219" pin=0"/></net>

<net id="1223"><net_src comp="1219" pin="1"/><net_sink comp="453" pin=2"/></net>

<net id="1227"><net_src comp="309" pin="3"/><net_sink comp="1224" pin=0"/></net>

<net id="1228"><net_src comp="1224" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="1232"><net_src comp="950" pin="2"/><net_sink comp="1229" pin=0"/></net>

<net id="1233"><net_src comp="1229" pin="1"/><net_sink comp="969" pin=0"/></net>

<net id="1237"><net_src comp="965" pin="1"/><net_sink comp="1234" pin=0"/></net>

<net id="1238"><net_src comp="1234" pin="1"/><net_sink comp="442" pin=2"/></net>

<net id="1242"><net_src comp="303" pin="3"/><net_sink comp="1239" pin=0"/></net>

<net id="1243"><net_src comp="1239" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="1247"><net_src comp="972" pin="2"/><net_sink comp="1244" pin=0"/></net>

<net id="1248"><net_src comp="1244" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="1249"><net_src comp="1244" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="1253"><net_src comp="988" pin="2"/><net_sink comp="1250" pin=0"/></net>

<net id="1254"><net_src comp="1250" pin="1"/><net_sink comp="993" pin=0"/></net>

<net id="1258"><net_src comp="996" pin="2"/><net_sink comp="1255" pin=0"/></net>

<net id="1259"><net_src comp="1255" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="1260"><net_src comp="1255" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="1267"><net_src comp="1038" pin="2"/><net_sink comp="1264" pin=0"/></net>

<net id="1268"><net_src comp="1264" pin="1"/><net_sink comp="464" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem_out | {18 19 20 21 22 23 24 26 27 28 29 30 31 32 }
	Port: first | {34 }
	Port: head_3 | {32 33 }
	Port: head_0 | {32 33 }
	Port: head_1 | {32 33 }
	Port: head_2 | {32 33 }
	Port: local_words_0 | {3 }
	Port: local_words_1 | {3 }
	Port: local_words_2 | {3 }
	Port: local_words_3 | {3 }
 - Input state : 
	Port: circ_buff_write_many128 : gmem_out | {5 6 7 8 9 10 11 12 }
	Port: circ_buff_write_many128 : output_V | {1 }
	Port: circ_buff_write_many128 : reset | {2 }
	Port: circ_buff_write_many128 : useable_words | {2 3 }
	Port: circ_buff_write_many128 : fifo_in_0_V | {14 15 }
	Port: circ_buff_write_many128 : fifo_in_1_V | {14 15 }
	Port: circ_buff_write_many128 : fifo_in_2_V | {14 15 }
	Port: circ_buff_write_many128 : fifo_in_3_V | {14 15 }
	Port: circ_buff_write_many128 : first | {1 }
	Port: circ_buff_write_many128 : head_3 | {12 }
	Port: circ_buff_write_many128 : head_0 | {12 }
	Port: circ_buff_write_many128 : head_1 | {12 }
	Port: circ_buff_write_many128 : head_2 | {13 }
	Port: circ_buff_write_many128 : local_words_0 | {13 }
	Port: circ_buff_write_many128 : local_words_1 | {13 }
	Port: circ_buff_write_many128 : local_words_2 | {13 }
	Port: circ_buff_write_many128 : local_words_3 | {13 }
  - Chain level:
	State 1
		tmp_27_cast : 1
		StgValue_60 : 1
	State 2
		tmp_1 : 1
		i_1 : 1
		StgValue_66 : 2
		tmp_2 : 1
		useable_words_addr : 2
		useable_words_load : 3
		tmp_3 : 1
		first_flag : 1
		StgValue_75 : 1
	State 3
		StgValue_80 : 1
		StgValue_82 : 1
		StgValue_84 : 1
		StgValue_86 : 1
	State 4
		exitcond1 : 1
		stride_1 : 1
		StgValue_93 : 2
		tmp_13 : 1
		idx : 2
		idx_cast : 3
		tmp_s : 4
		tmp_3_cast : 5
		output_V2_sum : 6
	State 5
		gmem_out_addr : 1
		temp_tail_V_req : 2
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		sel_tmp1_i : 1
		sel_tmp3_i : 2
	State 13
		stream_head : 1
		words : 1
		tmp_6_cast : 2
		tmp_21 : 2
		tmp_8 : 3
		tmp_8_cast4 : 3
		tmp_8_cast : 4
		tmp_9 : 5
		tmp_10_cast : 4
		tmp_5 : 5
		or_cond : 6
		StgValue_139 : 6
		tmp_7 : 4
		p_neg : 2
		tmp_10 : 2
		p_neg150_pn : 5
		bytes_to_write : 6
	State 14
		bytes_to_write_2 : 1
		tmp_11 : 2
		h_1 : 1
		StgValue_150 : 3
		low : 1
		empty_n : 1
		StgValue_172 : 2
		part_V : 2
		bytes_to_write_1 : 3
	State 15
		tmp_19_cast : 1
		tmp_14 : 2
		StgValue_181 : 3
		tmp_161 : 1
		hi : 2
		hi_p_V : 3
		tmp_35 : 1
		op2_assign : 2
		tmp_24 : 3
		r_V : 4
		part_V_1 : 5
		empty_8 : 1
		word_V : 1
	State 16
		data_V_addr : 1
		StgValue_207 : 2
	State 17
		h2_cast : 1
		tmp_16 : 2
		h_2 : 1
		StgValue_216 : 3
		tmp_28_cast : 1
		tmp_19 : 2
		tmp_21_cast : 3
		tmp_20 : 1
		data_V_addr_1 : 2
		data_V_load : 3
		output_V2_sum4 : 4
		tmp_29 : 1
		stream_head_1 : 2
		stream_head_2_cast : 3
	State 18
		gmem_out_addr_1 : 1
		gmem_out_addr_1_req : 2
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
		empty_11 : 1
	State 25
		tmp_25_cast : 1
		output_V2_sum3 : 2
	State 26
		gmem_out_addr_2 : 1
		gmem_out_addr_2_req : 2
	State 27
		StgValue_249 : 1
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
		exitcond : 1
		i_2 : 1
		StgValue_270 : 2
		tmp_6 : 1
		StgValue_272 : 2
	State 34
		StgValue_285 : 1
		StgValue_286 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |           i_1_fu_520           |    0    |    11   |
|          |         stride_1_fu_571        |    0    |    11   |
|          |          tmp_s_fu_597          |    0    |    18   |
|          |      output_V2_sum_fu_607      |    0    |    35   |
|          |          tmp_8_fu_719          |    0    |    23   |
|          |       tmp_8_cast4_fu_725       |    0    |    16   |
|          |      bytes_to_write_fu_789     |    0    |    23   |
|    add   |           h_1_fu_804           |    0    |    22   |
|          |          word_V_fu_905         |    0    |    12   |
|          |           h_2_fu_926           |    0    |    22   |
|          |          tmp_19_fu_936         |    0    |    23   |
|          |      output_V2_sum4_fu_950     |    0    |    35   |
|          |      stream_head_1_fu_959      |    0    |    16   |
|          |          tmp_22_fu_979         |    0    |    18   |
|          |      output_V2_sum3_fu_988     |    0    |    35   |
|          |           i_2_fu_1038          |    0    |    11   |
|----------|--------------------------------|---------|---------|
|          |          tmp_1_fu_514          |    0    |    9    |
|          |          tmp_4_fu_535          |    0    |    11   |
|          |        exitcond1_fu_565        |    0    |    9    |
|          |        sel_tmp_i_fu_634        |    0    |    8    |
|          |        sel_tmp2_i_fu_647       |    0    |    8    |
|          |        sel_tmp4_i_fu_660       |    0    |    8    |
|   icmp   |          tmp_9_fu_741          |    0    |    20   |
|          |          tmp_5_fu_751          |    0    |    13   |
|          |          tmp_7_fu_763          |    0    |    20   |
|          |          tmp_11_fu_799         |    0    |    13   |
|          |          tmp_14_fu_858         |    0    |    11   |
|          |          tmp_16_fu_920         |    0    |    13   |
|          |        exitcond_fu_1032        |    0    |    9    |
|----------|--------------------------------|---------|---------|
|    or    |         or_cond_fu_757         |    0    |    2    |
|          |         part_V_1_fu_899        |    0    |   128   |
|----------|--------------------------------|---------|---------|
|    shl   |           r_V_fu_893           |    0    |    97   |
|----------|--------------------------------|---------|---------|
|          |        sel_tmp1_i_fu_639       |    0    |    16   |
|  select  |        sel_tmp3_i_fu_652       |    0    |    16   |
|          |       stream_head_fu_676       |    0    |    16   |
|          |       p_neg150_pn_fu_781       |    0    |    16   |
|----------|--------------------------------|---------|---------|
|    mux   |          words_fu_698          |    0    |    17   |
|          |        op2_assign_fu_875       |    0    |    17   |
|----------|--------------------------------|---------|---------|
|    sub   |          tmp_10_fu_775         |    0    |    23   |
|----------|--------------------------------|---------|---------|
|    xor   |          p_neg_fu_769          |    0    |    16   |
|----------|--------------------------------|---------|---------|
|          |    output_V_read_read_fu_180   |    0    |    0    |
|          |     reset_read_read_fu_186     |    0    |    0    |
|          |     temp_tail_V_read_fu_199    |    0    |    0    |
|   read   |       tmp_33_read_fu_228       |    0    |    0    |
|          |       tmp_32_read_fu_234       |    0    |    0    |
|          |       tmp_31_read_fu_240       |    0    |    0    |
|          |       tmp_30_read_fu_246       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|  readreq |       grp_readreq_fu_192       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          | fifo_in_2_V_read_nbread_fu_204 |    0    |    0    |
|  nbread  | fifo_in_1_V_read_nbread_fu_210 |    0    |    0    |
|          | fifo_in_0_V_read_nbread_fu_216 |    0    |    0    |
|          | fifo_in_3_V_read_nbread_fu_222 |    0    |    0    |
|----------|--------------------------------|---------|---------|
| writeresp|      grp_writeresp_fu_252      |    0    |    0    |
|          |      grp_writeresp_fu_268      |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   write  |    StgValue_231_write_fu_259   |    0    |    0    |
|          |    StgValue_249_write_fu_275   |    0    |    0    |
|----------|--------------------------------|---------|---------|
|partselect|           tmp_fu_496           |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |       tmp_27_cast_fu_506       |    0    |    0    |
|          |          tmp_2_fu_526          |    0    |    0    |
|          |         idx_cast_fu_593        |    0    |    0    |
|          |        tmp_3_cast_fu_603       |    0    |    0    |
|          |    output_V2_sum_cast_fu_612   |    0    |    0    |
|          |        idx_cast5_fu_669        |    0    |    0    |
|          |        tmp_6_cast_fu_711       |    0    |    0    |
|          |        tmp_8_cast_fu_731       |    0    |    0    |
|          |       tmp_5_cast3_fu_735       |    0    |    0    |
|          |        tmp_5_cast_fu_738       |    0    |    0    |
|          |       tmp_10_cast_fu_747       |    0    |    0    |
|          |     bytes_to_write_2_fu_794    |    0    |    0    |
|   zext   |          part_V_fu_850         |    0    |    0    |
|          |       tmp_19_cast_fu_854       |    0    |    0    |
|          |          hi_p_V_fu_867         |    0    |    0    |
|          |          tmp_24_fu_889         |    0    |    0    |
|          |          tmp_17_fu_911         |    0    |    0    |
|          |         h2_cast_fu_916         |    0    |    0    |
|          |       tmp_28_cast_fu_932       |    0    |    0    |
|          |       tmp_21_cast_fu_941       |    0    |    0    |
|          |          tmp_20_fu_945         |    0    |    0    |
|          |    stream_head_2_cast_fu_965   |    0    |    0    |
|          |   output_V2_sum4_cast_fu_969   |    0    |    0    |
|          |       tmp_25_cast_fu_984       |    0    |    0    |
|          |   output_V2_sum3_cast_fu_993   |    0    |    0    |
|          |           p_1_fu_1003          |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |          tmp_3_fu_531          |    0    |    0    |
|          |          tmp_13_fu_577         |    0    |    0    |
|          |       stream_tail_fu_665       |    0    |    0    |
|   trunc  |          tmp_21_fu_715         |    0    |    0    |
|          |            hi_fu_863           |    0    |    0    |
|          |          tmp_35_fu_871         |    0    |    0    |
|          |          tmp_29_fu_955         |    0    |    0    |
|          |          tmp_6_fu_1044         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|bitconcatenate|           idx_fu_581           |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |          p_vld9_fu_810         |    0    |    0    |
|          |          tmp_28_fu_815         |    0    |    0    |
|          |          p_vld7_fu_820         |    0    |    0    |
|extractvalue|          tmp_27_fu_825         |    0    |    0    |
|          |          p_vld_fu_830          |    0    |    0    |
|          |          tmp_25_fu_835         |    0    |    0    |
|          |          p_vld1_fu_840         |    0    |    0    |
|          |          tmp_23_fu_845         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |   847   |
|----------|--------------------------------|---------|---------|

Memories:
+------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |
+------+--------+--------+--------+
|data_V|    4   |    0   |    0   |
+------+--------+--------+--------+
| Total|    4   |    0   |    0   |
+------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|  bytes_to_write_1_reg_390 |   16   |
|  bytes_to_write_reg_1182  |   16   |
|   data_V_addr_1_reg_1224  |    9   |
|    data_V_load_reg_1239   |   128  |
|      empty_n_reg_376      |    1   |
|    first_flag_1_reg_471   |    1   |
|     first_flag_reg_327    |    1   |
|    first_load_reg_1085    |    1   |
|    first_new_1_reg_483    |    1   |
|  gmem_out_addr_1_reg_1244 |   128  |
|  gmem_out_addr_2_reg_1255 |   128  |
|   gmem_out_addr_reg_1140  |   128  |
|         h2_reg_449        |   15   |
|        h_1_reg_1192       |   15   |
|        h_2_reg_1219       |   15   |
|         h_reg_351         |   15   |
|         i1_reg_460        |    3   |
|        i_1_reg_1092       |    3   |
|        i_2_reg_1264       |    3   |
|         i_reg_316         |    3   |
|     idx_cast5_reg_1163    |   17   |
|     idx_cast_reg_1130     |   12   |
|        idx_reg_1125       |   11   |
|        low_reg_363        |   64   |
|      or_cond_reg_1178     |    1   |
|  output_V2_sum3_reg_1250  |   29   |
|  output_V2_sum4_reg_1229  |   29   |
|   output_V2_sum_reg_1135  |   29   |
|        p_s_reg_400        |   128  |
|     part_V_1_reg_1205     |   128  |
|      part_V_reg_1197      |   128  |
|    sel_tmp3_i_reg_1146    |   16   |
|    sel_tmp4_i_reg_1151    |    1   |
|stream_head_2_cast_reg_1234|   16   |
|    stream_head_reg_1168   |   16   |
|    stream_tail_reg_1156   |   16   |
|     stride_1_reg_1112     |    3   |
|       stride_reg_340      |    3   |
|        t_V_reg_411        |    4   |
|      tmp_11_reg_1188      |    1   |
|      tmp_13_reg_1117      |    2   |
|      tmp_161_reg_422      |   64   |
|      tmp_16_reg_1215      |    1   |
|    tmp_27_cast_reg_1078   |   29   |
|       tmp_3_reg_1102      |    2   |
|useable_words_addr_reg_1097|    2   |
|    val_assign_1_reg_439   |   16   |
|      word_V_reg_1210      |    4   |
|       words_reg_1173      |    8   |
+---------------------------+--------+
|           Total           |  1410  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|  grp_readreq_fu_192  |  p1  |   2  |  128 |   256  ||    9    |
| grp_writeresp_fu_252 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_252 |  p1  |   2  |  128 |   256  ||    9    |
| grp_writeresp_fu_268 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_268 |  p1  |   2  |  128 |   256  ||    9    |
|   grp_access_fu_291  |  p0  |   2  |   2  |    4   ||    9    |
|   grp_access_fu_303  |  p0  |   3  |   9  |   27   ||    15   |
|  first_flag_reg_327  |  p0  |   2  |   1  |    2   ||    9    |
|       h_reg_351      |  p0  |   2  |  15  |   30   ||    9    |
|  first_new_1_reg_483 |  p0  |   2  |   1  |    2   |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   837  || 6.57875 ||    69   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   847  |
|   Memory  |    4   |    -   |    0   |    0   |
|Multiplexer|    -   |    6   |    -   |   69   |
|  Register |    -   |    -   |  1410  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    6   |  1410  |   916  |
+-----------+--------+--------+--------+--------+
