{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1509416996147 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1509416996154 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 30 19:29:56 2017 " "Processing started: Mon Oct 30 19:29:56 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1509416996154 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1509416996154 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simple_ipod_solution -c simple_ipod_solution " "Command: quartus_map --read_settings_files=on --write_settings_files=off simple_ipod_solution -c simple_ipod_solution" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1509416996155 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1509416996786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Slave.sv 1 1 " "Found 1 design units, including 1 entities, in source file Slave.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_Slave " "Found entity 1: FSM_Slave" {  } { { "Slave.sv" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/CPEN311_Labs/Lab2/Slave.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509417008466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509417008466 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "FSM_Master.sv(35) " "Verilog HDL information at FSM_Master.sv(35): always construct contains both blocking and non-blocking assignments" {  } { { "FSM_Master.sv" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/CPEN311_Labs/Lab2/FSM_Master.sv" 35 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1509417008469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FSM_Master.sv 1 1 " "Found 1 design units, including 1 entities, in source file FSM_Master.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_master " "Found entity 1: FSM_master" {  } { { "FSM_Master.sv" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/CPEN311_Labs/Lab2/FSM_Master.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509417008469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509417008469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Kayboard_Ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file Kayboard_Ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Keyboard_Ctrl " "Found entity 1: Keyboard_Ctrl" {  } { { "Kayboard_Ctrl.sv" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/CPEN311_Labs/Lab2/Kayboard_Ctrl.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509417008471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509417008471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_detect_stackflow.sv 2 2 " "Found 2 design units, including 2 entities, in source file edge_detect_stackflow.sv" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detect " "Found entity 1: edge_detect" {  } { { "edge_detect_stackflow.sv" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/CPEN311_Labs/Lab2/edge_detect_stackflow.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509417008472 ""} { "Info" "ISGN_ENTITY_NAME" "2 edge_detect_FF_async " "Found entity 2: edge_detect_FF_async" {  } { { "edge_detect_stackflow.sv" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/CPEN311_Labs/Lab2/edge_detect_stackflow.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509417008472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509417008472 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LED_display.sv(6) " "Verilog HDL information at LED_display.sv(6): always construct contains both blocking and non-blocking assignments" {  } { { "LED_display.sv" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/CPEN311_Labs/Lab2/LED_display.sv" 6 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1509417008473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LED_display.sv 1 1 " "Found 1 design units, including 1 entities, in source file LED_display.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LED_display " "Found entity 1: LED_display" {  } { { "LED_display.sv" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/CPEN311_Labs/Lab2/LED_display.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509417008473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509417008473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scope_capture.qxp 1 1 " "Found 1 design units, including 1 entities, in source file scope_capture.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 scope_capture " "Found entity 1: scope_capture" {  } { { "scope_capture.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/CPEN311_Labs/Lab2/scope_capture.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509417008518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509417008518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flash.qxp 1 1 " "Found 1 design units, including 1 entities, in source file flash.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 flash " "Found entity 1: flash" {  } { { "flash.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/CPEN311_Labs/Lab2/flash.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509417008531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509417008531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SevenSegmentDisplayDecoder.qxp 1 1 " "Found 1 design units, including 1 entities, in source file SevenSegmentDisplayDecoder.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentDisplayDecoder " "Found entity 1: SevenSegmentDisplayDecoder" {  } { { "SevenSegmentDisplayDecoder.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/CPEN311_Labs/Lab2/SevenSegmentDisplayDecoder.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509417008536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509417008536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "var_clk_div32.qxp 1 1 " "Found 1 design units, including 1 entities, in source file var_clk_div32.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 var_clk_div32 " "Found entity 1: var_clk_div32" {  } { { "var_clk_div32.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/CPEN311_Labs/Lab2/var_clk_div32.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509417008543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509417008543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "to_slow_clk_interface.qxp 1 1 " "Found 1 design units, including 1 entities, in source file to_slow_clk_interface.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 to_slow_clk_interface " "Found entity 1: to_slow_clk_interface" {  } { { "to_slow_clk_interface.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/CPEN311_Labs/Lab2/to_slow_clk_interface.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509417008548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509417008548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speed_reg_control.qxp 1 1 " "Found 1 design units, including 1 entities, in source file speed_reg_control.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 speed_reg_control " "Found entity 1: speed_reg_control" {  } { { "speed_reg_control.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/CPEN311_Labs/Lab2/speed_reg_control.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509417008554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509417008554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LCD_Scope_Encapsulated_pacoblaze.qxp 1 1 " "Found 1 design units, including 1 entities, in source file LCD_Scope_Encapsulated_pacoblaze.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Scope_Encapsulated_pacoblaze " "Found entity 1: LCD_Scope_Encapsulated_pacoblaze" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/CPEN311_Labs/Lab2/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509417008569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509417008569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller.qxp 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 audio_controller " "Found entity 1: audio_controller" {  } { { "audio_controller.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/CPEN311_Labs/Lab2/audio_controller.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509417008576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509417008576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_trap_and_reset_gen_1_pulse.qxp 1 1 " "Found 1 design units, including 1 entities, in source file async_trap_and_reset_gen_1_pulse.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 async_trap_and_reset_gen_1_pulse " "Found entity 1: async_trap_and_reset_gen_1_pulse" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/CPEN311_Labs/Lab2/async_trap_and_reset_gen_1_pulse.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509417008582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509417008582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_trap_and_reset.qxp 1 1 " "Found 1 design units, including 1 entities, in source file async_trap_and_reset.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 async_trap_and_reset " "Found entity 1: async_trap_and_reset" {  } { { "async_trap_and_reset.qxp" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/CPEN311_Labs/Lab2/async_trap_and_reset.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509417008587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509417008587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_ipod_solution.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_ipod_solution.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_ipod_solution " "Found entity 1: simple_ipod_solution" {  } { { "simple_ipod_solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/CPEN311_Labs/Lab2/simple_ipod_solution.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509417008590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509417008590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Speed_Control.sv 1 1 " "Found 1 design units, including 1 entities, in source file Speed_Control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Speed_Control " "Found entity 1: Speed_Control" {  } { { "Speed_Control.sv" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/CPEN311_Labs/Lab2/Speed_Control.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509417008591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1509417008591 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "simple_ipod_solution.v(231) " "Verilog HDL Instantiation warning at simple_ipod_solution.v(231): instance has no name" {  } { { "simple_ipod_solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/CPEN311_Labs/Lab2/simple_ipod_solution.v" 231 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1509417008594 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "simple_ipod_solution " "Elaborating entity \"simple_ipod_solution\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1509417008679 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 simple_ipod_solution.v(590) " "Verilog HDL assignment warning at simple_ipod_solution.v(590): truncated value with size 32 to match size of target (16)" {  } { { "simple_ipod_solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/CPEN311_Labs/Lab2/simple_ipod_solution.v" 590 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1509417008691 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 simple_ipod_solution.v(648) " "Verilog HDL assignment warning at simple_ipod_solution.v(648): truncated value with size 32 to match size of target (16)" {  } { { "simple_ipod_solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/CPEN311_Labs/Lab2/simple_ipod_solution.v" 648 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1509417008692 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 simple_ipod_solution.v(663) " "Verilog HDL assignment warning at simple_ipod_solution.v(663): truncated value with size 8 to match size of target (7)" {  } { { "simple_ipod_solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/CPEN311_Labs/Lab2/simple_ipod_solution.v" 663 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1509417008693 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 simple_ipod_solution.v(664) " "Verilog HDL assignment warning at simple_ipod_solution.v(664): truncated value with size 8 to match size of target (7)" {  } { { "simple_ipod_solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/CPEN311_Labs/Lab2/simple_ipod_solution.v" 664 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1509417008693 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 simple_ipod_solution.v(665) " "Verilog HDL assignment warning at simple_ipod_solution.v(665): truncated value with size 8 to match size of target (7)" {  } { { "simple_ipod_solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/CPEN311_Labs/Lab2/simple_ipod_solution.v" 665 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1509417008693 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 simple_ipod_solution.v(666) " "Verilog HDL assignment warning at simple_ipod_solution.v(666): truncated value with size 8 to match size of target (7)" {  } { { "simple_ipod_solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/CPEN311_Labs/Lab2/simple_ipod_solution.v" 666 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1509417008693 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 simple_ipod_solution.v(667) " "Verilog HDL assignment warning at simple_ipod_solution.v(667): truncated value with size 8 to match size of target (7)" {  } { { "simple_ipod_solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/CPEN311_Labs/Lab2/simple_ipod_solution.v" 667 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1509417008693 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 simple_ipod_solution.v(668) " "Verilog HDL assignment warning at simple_ipod_solution.v(668): truncated value with size 8 to match size of target (7)" {  } { { "simple_ipod_solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/CPEN311_Labs/Lab2/simple_ipod_solution.v" 668 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1509417008693 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR simple_ipod_solution.v(106) " "Output port \"DRAM_ADDR\" at simple_ipod_solution.v(106) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/CPEN311_Labs/Lab2/simple_ipod_solution.v" 106 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1509417008697 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA simple_ipod_solution.v(107) " "Output port \"DRAM_BA\" at simple_ipod_solution.v(107) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/CPEN311_Labs/Lab2/simple_ipod_solution.v" 107 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1509417008697 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N simple_ipod_solution.v(108) " "Output port \"DRAM_CAS_N\" at simple_ipod_solution.v(108) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/CPEN311_Labs/Lab2/simple_ipod_solution.v" 108 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1509417008697 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE simple_ipod_solution.v(109) " "Output port \"DRAM_CKE\" at simple_ipod_solution.v(109) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/CPEN311_Labs/Lab2/simple_ipod_solution.v" 109 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1509417008698 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK simple_ipod_solution.v(110) " "Output port \"DRAM_CLK\" at simple_ipod_solution.v(110) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/CPEN311_Labs/Lab2/simple_ipod_solution.v" 110 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1509417008698 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N simple_ipod_solution.v(111) " "Output port \"DRAM_CS_N\" at simple_ipod_solution.v(111) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/CPEN311_Labs/Lab2/simple_ipod_solution.v" 111 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1509417008698 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM simple_ipod_solution.v(113) " "Output port \"DRAM_LDQM\" at simple_ipod_solution.v(113) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/CPEN311_Labs/Lab2/simple_ipod_solution.v" 113 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1509417008698 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM simple_ipod_solution.v(114) " "Output port \"DRAM_UDQM\" at simple_ipod_solution.v(114) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/CPEN311_Labs/Lab2/simple_ipod_solution.v" 114 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1509417008698 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N simple_ipod_solution.v(115) " "Output port \"DRAM_RAS_N\" at simple_ipod_solution.v(115) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/CPEN311_Labs/Lab2/simple_ipod_solution.v" 115 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1509417008698 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N simple_ipod_solution.v(116) " "Output port \"DRAM_WE_N\" at simple_ipod_solution.v(116) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/CPEN311_Labs/Lab2/simple_ipod_solution.v" 116 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1509417008698 "|simple_ipod_solution"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Speed_Control Speed_Control:comb_14 " "Elaborating entity \"Speed_Control\" for hierarchy \"Speed_Control:comb_14\"" {  } { { "simple_ipod_solution.v" "comb_14" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/CPEN311_Labs/Lab2/simple_ipod_solution.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509417008749 ""}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "Speed_Control.sv(23) " "Verilog HDL Casex/Casez warning at Speed_Control.sv(23): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "Speed_Control.sv" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/CPEN311_Labs/Lab2/Speed_Control.sv" 23 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Quartus II" 0 -1 1509417008750 "|simple_ipod_solution|Speed_Control:comb_14"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "Speed_Control.sv(24) " "Verilog HDL Casex/Casez warning at Speed_Control.sv(24): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "Speed_Control.sv" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/CPEN311_Labs/Lab2/Speed_Control.sv" 24 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Quartus II" 0 -1 1509417008750 "|simple_ipod_solution|Speed_Control:comb_14"}
{ "Warning" "WSGN_SEARCH_FILE" "Clock_Divider.sv 1 1 " "Using design file Clock_Divider.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_Divider " "Found entity 1: Clock_Divider" {  } { { "Clock_Divider.sv" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/CPEN311_Labs/Lab2/Clock_Divider.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509417008754 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1509417008754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Divider Clock_Divider:Gen_Note_clk " "Elaborating entity \"Clock_Divider\" for hierarchy \"Clock_Divider:Gen_Note_clk\"" {  } { { "simple_ipod_solution.v" "Gen_Note_clk" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/CPEN311_Labs/Lab2/simple_ipod_solution.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509417008755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_display LED_display:one_hz_led " "Elaborating entity \"LED_display\" for hierarchy \"LED_display:one_hz_led\"" {  } { { "simple_ipod_solution.v" "one_hz_led" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/CPEN311_Labs/Lab2/simple_ipod_solution.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509417008757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detect edge_detect:Syncronize_Clocks " "Elaborating entity \"edge_detect\" for hierarchy \"edge_detect:Syncronize_Clocks\"" {  } { { "simple_ipod_solution.v" "Syncronize_Clocks" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/CPEN311_Labs/Lab2/simple_ipod_solution.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509417008758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detect_FF_async edge_detect:Syncronize_Clocks\|edge_detect_FF_async:FF_A " "Elaborating entity \"edge_detect_FF_async\" for hierarchy \"edge_detect:Syncronize_Clocks\|edge_detect_FF_async:FF_A\"" {  } { { "edge_detect_stackflow.sv" "FF_A" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/CPEN311_Labs/Lab2/edge_detect_stackflow.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509417008759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Keyboard_Ctrl Keyboard_Ctrl:keyboard_ctrl " "Elaborating entity \"Keyboard_Ctrl\" for hierarchy \"Keyboard_Ctrl:keyboard_ctrl\"" {  } { { "simple_ipod_solution.v" "keyboard_ctrl" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/CPEN311_Labs/Lab2/simple_ipod_solution.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509417008761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_Slave FSM_Slave:Flash " "Elaborating entity \"FSM_Slave\" for hierarchy \"FSM_Slave:Flash\"" {  } { { "simple_ipod_solution.v" "Flash" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/CPEN311_Labs/Lab2/simple_ipod_solution.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509417008769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_master FSM_master:Address_ctrl " "Elaborating entity \"FSM_master\" for hierarchy \"FSM_master:Address_ctrl\"" {  } { { "simple_ipod_solution.v" "Address_ctrl" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/CPEN311_Labs/Lab2/simple_ipod_solution.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509417008775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flash flash:flash_inst " "Elaborating entity \"flash\" for hierarchy \"flash:flash_inst\"" {  } { { "simple_ipod_solution.v" "flash_inst" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/CPEN311_Labs/Lab2/simple_ipod_solution.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509417008789 ""}
{ "Warning" "WSGN_SEARCH_FILE" "doublesync.v 1 1 " "Using design file doublesync.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 doublesync " "Found entity 1: doublesync" {  } { { "doublesync.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/CPEN311_Labs/Lab2/doublesync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509417008830 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1509417008830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "doublesync doublesync:ps2c_doublsync " "Elaborating entity \"doublesync\" for hierarchy \"doublesync:ps2c_doublsync\"" {  } { { "simple_ipod_solution.v" "ps2c_doublsync" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/CPEN311_Labs/Lab2/simple_ipod_solution.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509417008831 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Kbd_ctrl.v 1 1 " "Using design file Kbd_ctrl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Kbd_ctrl " "Found entity 1: Kbd_ctrl" {  } { { "Kbd_ctrl.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/CPEN311_Labs/Lab2/Kbd_ctrl.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509417008835 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1509417008835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Kbd_ctrl Kbd_ctrl:Kbd_Controller " "Elaborating entity \"Kbd_ctrl\" for hierarchy \"Kbd_ctrl:Kbd_Controller\"" {  } { { "simple_ipod_solution.v" "Kbd_Controller" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/CPEN311_Labs/Lab2/simple_ipod_solution.v" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509417008836 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "old_kbd_data Kbd_ctrl.v(31) " "Output port \"old_kbd_data\" at Kbd_ctrl.v(31) has no driver" {  } { { "Kbd_ctrl.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/CPEN311_Labs/Lab2/Kbd_ctrl.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1509417008837 "|simple_ipod_solution|Kbd_ctrl:Kbd_Controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "very_old_kbd_data Kbd_ctrl.v(32) " "Output port \"very_old_kbd_data\" at Kbd_ctrl.v(32) has no driver" {  } { { "Kbd_ctrl.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/CPEN311_Labs/Lab2/Kbd_ctrl.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1509417008837 "|simple_ipod_solution|Kbd_ctrl:Kbd_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_trap_and_reset Kbd_ctrl:Kbd_Controller\|async_trap_and_reset:ensure_data_ready_hold " "Elaborating entity \"async_trap_and_reset\" for hierarchy \"Kbd_ctrl:Kbd_Controller\|async_trap_and_reset:ensure_data_ready_hold\"" {  } { { "Kbd_ctrl.v" "ensure_data_ready_hold" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/CPEN311_Labs/Lab2/Kbd_ctrl.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509417008838 ""}
{ "Warning" "WSGN_SEARCH_FILE" "key2ascii.v 1 1 " "Using design file key2ascii.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 key2ascii " "Found entity 1: key2ascii" {  } { { "key2ascii.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/CPEN311_Labs/Lab2/key2ascii.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509417008857 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1509417008857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key2ascii key2ascii:kbd2ascii " "Elaborating entity \"key2ascii\" for hierarchy \"key2ascii:kbd2ascii\"" {  } { { "simple_ipod_solution.v" "kbd2ascii" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/CPEN311_Labs/Lab2/simple_ipod_solution.v" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509417008858 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Write_Kbd_To_Scope_LCD.v 1 1 " "Using design file Write_Kbd_To_Scope_LCD.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Write_Kbd_To_Scope_LCD " "Found entity 1: Write_Kbd_To_Scope_LCD" {  } { { "Write_Kbd_To_Scope_LCD.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/CPEN311_Labs/Lab2/Write_Kbd_To_Scope_LCD.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509417008862 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1509417008862 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Write_Kbd_To_Scope_LCD Write_Kbd_To_Scope_LCD.v(47) " "Verilog HDL Parameter Declaration warning at Write_Kbd_To_Scope_LCD.v(47): Parameter Declaration in module \"Write_Kbd_To_Scope_LCD\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Write_Kbd_To_Scope_LCD.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/CPEN311_Labs/Lab2/Write_Kbd_To_Scope_LCD.v" 47 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1509417008862 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Write_Kbd_To_Scope_LCD Write_Kbd_To_Scope_LCD.v(48) " "Verilog HDL Parameter Declaration warning at Write_Kbd_To_Scope_LCD.v(48): Parameter Declaration in module \"Write_Kbd_To_Scope_LCD\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Write_Kbd_To_Scope_LCD.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/CPEN311_Labs/Lab2/Write_Kbd_To_Scope_LCD.v" 48 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1509417008862 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Write_Kbd_To_Scope_LCD Write_Kbd_To_Scope_LCD.v(49) " "Verilog HDL Parameter Declaration warning at Write_Kbd_To_Scope_LCD.v(49): Parameter Declaration in module \"Write_Kbd_To_Scope_LCD\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Write_Kbd_To_Scope_LCD.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/CPEN311_Labs/Lab2/Write_Kbd_To_Scope_LCD.v" 49 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1509417008862 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Write_Kbd_To_Scope_LCD Write_Kbd_To_Scope_LCD.v(50) " "Verilog HDL Parameter Declaration warning at Write_Kbd_To_Scope_LCD.v(50): Parameter Declaration in module \"Write_Kbd_To_Scope_LCD\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Write_Kbd_To_Scope_LCD.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/CPEN311_Labs/Lab2/Write_Kbd_To_Scope_LCD.v" 50 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1509417008862 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Write_Kbd_To_Scope_LCD Write_Kbd_To_Scope_LCD.v(51) " "Verilog HDL Parameter Declaration warning at Write_Kbd_To_Scope_LCD.v(51): Parameter Declaration in module \"Write_Kbd_To_Scope_LCD\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Write_Kbd_To_Scope_LCD.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/CPEN311_Labs/Lab2/Write_Kbd_To_Scope_LCD.v" 51 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1509417008862 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Write_Kbd_To_Scope_LCD Write_Kbd_To_Scope_LCD.v(52) " "Verilog HDL Parameter Declaration warning at Write_Kbd_To_Scope_LCD.v(52): Parameter Declaration in module \"Write_Kbd_To_Scope_LCD\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Write_Kbd_To_Scope_LCD.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/CPEN311_Labs/Lab2/Write_Kbd_To_Scope_LCD.v" 52 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1509417008862 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Write_Kbd_To_Scope_LCD Write_Kbd_To_Scope_LCD.v(53) " "Verilog HDL Parameter Declaration warning at Write_Kbd_To_Scope_LCD.v(53): Parameter Declaration in module \"Write_Kbd_To_Scope_LCD\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Write_Kbd_To_Scope_LCD.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/CPEN311_Labs/Lab2/Write_Kbd_To_Scope_LCD.v" 53 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1509417008862 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Write_Kbd_To_Scope_LCD Write_Kbd_To_Scope_LCD.v(54) " "Verilog HDL Parameter Declaration warning at Write_Kbd_To_Scope_LCD.v(54): Parameter Declaration in module \"Write_Kbd_To_Scope_LCD\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Write_Kbd_To_Scope_LCD.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/CPEN311_Labs/Lab2/Write_Kbd_To_Scope_LCD.v" 54 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1509417008862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Write_Kbd_To_Scope_LCD Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1 " "Elaborating entity \"Write_Kbd_To_Scope_LCD\" for hierarchy \"Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\"" {  } { { "simple_ipod_solution.v" "Write_Kbd_To_LCD1" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/CPEN311_Labs/Lab2/simple_ipod_solution.v" 428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509417008863 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 Write_Kbd_To_Scope_LCD.v(104) " "Verilog HDL assignment warning at Write_Kbd_To_Scope_LCD.v(104): truncated value with size 17 to match size of target (16)" {  } { { "Write_Kbd_To_Scope_LCD.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/CPEN311_Labs/Lab2/Write_Kbd_To_Scope_LCD.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1509417008866 "|simple_ipod_solution|Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Write_Kbd_To_Scope_LCD.v(125) " "Verilog HDL assignment warning at Write_Kbd_To_Scope_LCD.v(125): truncated value with size 32 to match size of target (16)" {  } { { "Write_Kbd_To_Scope_LCD.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/CPEN311_Labs/Lab2/Write_Kbd_To_Scope_LCD.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1509417008866 "|simple_ipod_solution|Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1"}
{ "Warning" "WSGN_SEARCH_FILE" "Generate_Arbitrary_Divided_Clk32.v 1 1 " "Using design file Generate_Arbitrary_Divided_Clk32.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Generate_Arbitrary_Divided_Clk32 " "Found entity 1: Generate_Arbitrary_Divided_Clk32" {  } { { "Generate_Arbitrary_Divided_Clk32.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/CPEN311_Labs/Lab2/Generate_Arbitrary_Divided_Clk32.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509417008879 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1509417008879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Generate_Arbitrary_Divided_Clk32 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk " "Elaborating entity \"Generate_Arbitrary_Divided_Clk32\" for hierarchy \"Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\"" {  } { { "simple_ipod_solution.v" "Generate_LCD_scope_Clk" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/CPEN311_Labs/Lab2/simple_ipod_solution.v" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509417008879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "var_clk_div32 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk " "Elaborating entity \"var_clk_div32\" for hierarchy \"Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\"" {  } { { "Generate_Arbitrary_Divided_Clk32.v" "Div_Clk" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/CPEN311_Labs/Lab2/Generate_Arbitrary_Divided_Clk32.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509417008882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scope_capture scope_capture:LCD_scope_channelA " "Elaborating entity \"scope_capture\" for hierarchy \"scope_capture:LCD_scope_channelA\"" {  } { { "simple_ipod_solution.v" "LCD_scope_channelA" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/CPEN311_Labs/Lab2/simple_ipod_solution.v" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509417008894 ""}
{ "Warning" "WSGN_SEARCH_FILE" "LCD_Scope_Encapsulated_pacoblaze_wrapper.v 1 1 " "Using design file LCD_Scope_Encapsulated_pacoblaze_wrapper.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Scope_Encapsulated_pacoblaze_wrapper " "Found entity 1: LCD_Scope_Encapsulated_pacoblaze_wrapper" {  } { { "LCD_Scope_Encapsulated_pacoblaze_wrapper.v" "" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/CPEN311_Labs/Lab2/LCD_Scope_Encapsulated_pacoblaze_wrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1509417008915 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1509417008915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Scope_Encapsulated_pacoblaze_wrapper LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope " "Elaborating entity \"LCD_Scope_Encapsulated_pacoblaze_wrapper\" for hierarchy \"LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\"" {  } { { "simple_ipod_solution.v" "LCD_LED_scope" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/CPEN311_Labs/Lab2/simple_ipod_solution.v" 529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509417008915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Scope_Encapsulated_pacoblaze LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst " "Elaborating entity \"LCD_Scope_Encapsulated_pacoblaze\" for hierarchy \"LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\"" {  } { { "LCD_Scope_Encapsulated_pacoblaze_wrapper.v" "LCD_Scope_Encapsulated_pacoblaze_inst" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/CPEN311_Labs/Lab2/LCD_Scope_Encapsulated_pacoblaze_wrapper.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509417008918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_trap_and_reset_gen_1_pulse async_trap_and_reset_gen_1_pulse:make_speedup_pulse " "Elaborating entity \"async_trap_and_reset_gen_1_pulse\" for hierarchy \"async_trap_and_reset_gen_1_pulse:make_speedup_pulse\"" {  } { { "simple_ipod_solution.v" "make_speedup_pulse" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/CPEN311_Labs/Lab2/simple_ipod_solution.v" 607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509417008962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speed_reg_control speed_reg_control:speed_reg_control_inst " "Elaborating entity \"speed_reg_control\" for hierarchy \"speed_reg_control:speed_reg_control_inst\"" {  } { { "simple_ipod_solution.v" "speed_reg_control_inst" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/CPEN311_Labs/Lab2/simple_ipod_solution.v" 640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509417008982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegmentDisplayDecoder SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst0 " "Elaborating entity \"SevenSegmentDisplayDecoder\" for hierarchy \"SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst0\"" {  } { { "simple_ipod_solution.v" "SevenSegmentDisplayDecoder_inst0" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/CPEN311_Labs/Lab2/simple_ipod_solution.v" 656 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509417008994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "to_slow_clk_interface to_slow_clk_interface:interface_actual_audio_data_right " "Elaborating entity \"to_slow_clk_interface\" for hierarchy \"to_slow_clk_interface:interface_actual_audio_data_right\"" {  } { { "simple_ipod_solution.v" "interface_actual_audio_data_right" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/CPEN311_Labs/Lab2/simple_ipod_solution.v" 716 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509417009055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_controller audio_controller:audio_control " "Elaborating entity \"audio_controller\" for hierarchy \"audio_controller:audio_control\"" {  } { { "simple_ipod_solution.v" "audio_control" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/CPEN311_Labs/Lab2/simple_ipod_solution.v" 747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509417009079 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "lock one_hz_led " "Port \"lock\" does not exist in macrofunction \"one_hz_led\"" {  } { { "simple_ipod_solution.v" "one_hz_led" { Text "/home/parallels/Documents/CPEN 311/CPEN311_Labs/CPEN311_Labs/Lab2/simple_ipod_solution.v" 251 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1509417009192 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1509417009239 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/parallels/Documents/CPEN 311/CPEN311_Labs/CPEN311_Labs/Lab2/simple_ipod_solution.map.smsg " "Generated suppressed messages file /home/parallels/Documents/CPEN 311/CPEN311_Labs/CPEN311_Labs/Lab2/simple_ipod_solution.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1509417009283 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  41 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 41 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "977 " "Peak virtual memory: 977 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1509417009476 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 30 19:30:09 2017 " "Processing ended: Mon Oct 30 19:30:09 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1509417009476 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1509417009476 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1509417009476 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1509417009476 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 41 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 41 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1509417013266 ""}
