// Seed: 4184514108
`define pp_2 0
`timescale 1ps / 1ps
`define pp_3 0
`define pp_4 0
`define pp_5 0
`define pp_6 0
`timescale 1 ps / 1ps `timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2
);
  input id_2;
  inout id_1;
  logic id_2;
  logic id_3;
  assign id_3 = 1;
  type_7(
      {1{id_2.id_1}}, id_2, id_4 - id_1, 1
  );
endmodule
