

================================================================
== Vivado HLS Report for 'read_data'
================================================================
* Date:           Tue Jul 17 22:00:44 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        dct_hls
* Solution:       solution2
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      0.59|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    8|    8|    8|    8| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+---------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+-----------------+---------+-------+---------+---------+-----+
|DSP              |        -|      -|        -|        -|    -|
|Expression       |        -|      -|        0|       18|    -|
|FIFO             |        -|      -|        -|        -|    -|
|Instance         |        -|      -|        -|        -|    -|
|Memory           |        -|      -|        -|        -|    -|
|Multiplexer      |        -|      -|        -|      150|    -|
|Register         |        -|      -|      122|        -|    -|
+-----------------+---------+-------+---------+---------+-----+
|Total            |        0|      0|      122|      168|    0|
+-----------------+---------+-------+---------+---------+-----+
|Available        |     4320|   6840|  2364480|  1182240|  960|
+-----------------+---------+-------+---------+---------+-----+
|Utilization (%)  |        0|      0|    ~0   |    ~0   |    0|
+-----------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |ap_block_pp0_stage0_11001  |    and   |      0|  0|   9|           1|           1|
    |ap_enable_pp0              |    xor   |      0|  0|   9|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0|  18|           2|           3|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  44|          9|    1|          9|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |input_r_address0         |  44|          9|    4|         36|
    |input_r_address1         |  44|          9|    4|         36|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 150|         31|   11|         85|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+---+----+-----+-----------+
    |             Name            | FF| LUT| Bits| Const Bits|
    +-----------------------------+---+----+-----+-----------+
    |ap_CS_fsm                    |  8|   0|    8|          0|
    |ap_enable_reg_pp0_iter0_reg  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |  1|   0|    1|          0|
    |input_load_10_reg_453        |  8|   0|    8|          0|
    |input_load_11_reg_458        |  8|   0|    8|          0|
    |input_load_12_reg_473        |  8|   0|    8|          0|
    |input_load_13_reg_478        |  8|   0|    8|          0|
    |input_load_1_reg_358         |  8|   0|    8|          0|
    |input_load_2_reg_373         |  8|   0|    8|          0|
    |input_load_3_reg_378         |  8|   0|    8|          0|
    |input_load_4_reg_393         |  8|   0|    8|          0|
    |input_load_5_reg_398         |  8|   0|    8|          0|
    |input_load_6_reg_413         |  8|   0|    8|          0|
    |input_load_7_reg_418         |  8|   0|    8|          0|
    |input_load_8_reg_433         |  8|   0|    8|          0|
    |input_load_9_reg_438         |  8|   0|    8|          0|
    |input_load_reg_353           |  8|   0|    8|          0|
    +-----------------------------+---+----+-----+-----------+
    |Total                        |122|   0|  122|          0|
    +-----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |   read_data  | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |   read_data  | return value |
|ap_start          |  in |    1| ap_ctrl_hs |   read_data  | return value |
|ap_done           | out |    1| ap_ctrl_hs |   read_data  | return value |
|ap_idle           | out |    1| ap_ctrl_hs |   read_data  | return value |
|ap_ready          | out |    1| ap_ctrl_hs |   read_data  | return value |
|ap_return_0       | out |   16| ap_ctrl_hs |   read_data  | return value |
|ap_return_1       | out |   16| ap_ctrl_hs |   read_data  | return value |
|ap_return_2       | out |   16| ap_ctrl_hs |   read_data  | return value |
|ap_return_3       | out |   16| ap_ctrl_hs |   read_data  | return value |
|ap_return_4       | out |   16| ap_ctrl_hs |   read_data  | return value |
|ap_return_5       | out |   16| ap_ctrl_hs |   read_data  | return value |
|ap_return_6       | out |   16| ap_ctrl_hs |   read_data  | return value |
|ap_return_7       | out |   16| ap_ctrl_hs |   read_data  | return value |
|ap_return_8       | out |   16| ap_ctrl_hs |   read_data  | return value |
|ap_return_9       | out |   16| ap_ctrl_hs |   read_data  | return value |
|ap_return_10      | out |   16| ap_ctrl_hs |   read_data  | return value |
|ap_return_11      | out |   16| ap_ctrl_hs |   read_data  | return value |
|ap_return_12      | out |   16| ap_ctrl_hs |   read_data  | return value |
|ap_return_13      | out |   16| ap_ctrl_hs |   read_data  | return value |
|ap_return_14      | out |   16| ap_ctrl_hs |   read_data  | return value |
|ap_return_15      | out |   16| ap_ctrl_hs |   read_data  | return value |
|input_r_address0  | out |    4|  ap_memory |    input_r   |     array    |
|input_r_ce0       | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0        |  in |    8|  ap_memory |    input_r   |     array    |
|input_r_address1  | out |    4|  ap_memory |    input_r   |     array    |
|input_r_ce1       | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q1        |  in |    8|  ap_memory |    input_r   |     array    |
+------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 8, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 

* FSM state operations: 

 <State 1> : 0.59ns
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [16 x i8]* %input_r, i64 0, i64 0" [dct_hls/dct.cpp:102]
ST_1 : Operation 11 [2/2] (0.59ns)   --->   "%input_load = load i8* %input_addr, align 1" [dct_hls/dct.cpp:102]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%input_addr_1 = getelementptr [16 x i8]* %input_r, i64 0, i64 1" [dct_hls/dct.cpp:102]
ST_1 : Operation 13 [2/2] (0.59ns)   --->   "%input_load_1 = load i8* %input_addr_1, align 1" [dct_hls/dct.cpp:102]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

 <State 2> : 0.59ns
ST_2 : Operation 14 [1/2] (0.59ns)   --->   "%input_load = load i8* %input_addr, align 1" [dct_hls/dct.cpp:102]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 15 [1/2] (0.59ns)   --->   "%input_load_1 = load i8* %input_addr_1, align 1" [dct_hls/dct.cpp:102]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%input_addr_2 = getelementptr [16 x i8]* %input_r, i64 0, i64 2" [dct_hls/dct.cpp:102]
ST_2 : Operation 17 [2/2] (0.59ns)   --->   "%input_load_2 = load i8* %input_addr_2, align 1" [dct_hls/dct.cpp:102]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%input_addr_3 = getelementptr [16 x i8]* %input_r, i64 0, i64 3" [dct_hls/dct.cpp:102]
ST_2 : Operation 19 [2/2] (0.59ns)   --->   "%input_load_3 = load i8* %input_addr_3, align 1" [dct_hls/dct.cpp:102]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

 <State 3> : 0.59ns
ST_3 : Operation 20 [1/2] (0.59ns)   --->   "%input_load_2 = load i8* %input_addr_2, align 1" [dct_hls/dct.cpp:102]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 21 [1/2] (0.59ns)   --->   "%input_load_3 = load i8* %input_addr_3, align 1" [dct_hls/dct.cpp:102]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%input_addr_4 = getelementptr [16 x i8]* %input_r, i64 0, i64 4" [dct_hls/dct.cpp:102]
ST_3 : Operation 23 [2/2] (0.59ns)   --->   "%input_load_4 = load i8* %input_addr_4, align 1" [dct_hls/dct.cpp:102]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%input_addr_5 = getelementptr [16 x i8]* %input_r, i64 0, i64 5" [dct_hls/dct.cpp:102]
ST_3 : Operation 25 [2/2] (0.59ns)   --->   "%input_load_5 = load i8* %input_addr_5, align 1" [dct_hls/dct.cpp:102]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

 <State 4> : 0.59ns
ST_4 : Operation 26 [1/2] (0.59ns)   --->   "%input_load_4 = load i8* %input_addr_4, align 1" [dct_hls/dct.cpp:102]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 27 [1/2] (0.59ns)   --->   "%input_load_5 = load i8* %input_addr_5, align 1" [dct_hls/dct.cpp:102]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%input_addr_6 = getelementptr [16 x i8]* %input_r, i64 0, i64 6" [dct_hls/dct.cpp:102]
ST_4 : Operation 29 [2/2] (0.59ns)   --->   "%input_load_6 = load i8* %input_addr_6, align 1" [dct_hls/dct.cpp:102]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%input_addr_7 = getelementptr [16 x i8]* %input_r, i64 0, i64 7" [dct_hls/dct.cpp:102]
ST_4 : Operation 31 [2/2] (0.59ns)   --->   "%input_load_7 = load i8* %input_addr_7, align 1" [dct_hls/dct.cpp:102]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

 <State 5> : 0.59ns
ST_5 : Operation 32 [1/2] (0.59ns)   --->   "%input_load_6 = load i8* %input_addr_6, align 1" [dct_hls/dct.cpp:102]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 33 [1/2] (0.59ns)   --->   "%input_load_7 = load i8* %input_addr_7, align 1" [dct_hls/dct.cpp:102]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%input_addr_8 = getelementptr [16 x i8]* %input_r, i64 0, i64 8" [dct_hls/dct.cpp:102]
ST_5 : Operation 35 [2/2] (0.59ns)   --->   "%input_load_8 = load i8* %input_addr_8, align 1" [dct_hls/dct.cpp:102]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%input_addr_9 = getelementptr [16 x i8]* %input_r, i64 0, i64 9" [dct_hls/dct.cpp:102]
ST_5 : Operation 37 [2/2] (0.59ns)   --->   "%input_load_9 = load i8* %input_addr_9, align 1" [dct_hls/dct.cpp:102]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

 <State 6> : 0.59ns
ST_6 : Operation 38 [1/2] (0.59ns)   --->   "%input_load_8 = load i8* %input_addr_8, align 1" [dct_hls/dct.cpp:102]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 39 [1/2] (0.59ns)   --->   "%input_load_9 = load i8* %input_addr_9, align 1" [dct_hls/dct.cpp:102]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%input_addr_10 = getelementptr [16 x i8]* %input_r, i64 0, i64 10" [dct_hls/dct.cpp:102]
ST_6 : Operation 41 [2/2] (0.59ns)   --->   "%input_load_10 = load i8* %input_addr_10, align 1" [dct_hls/dct.cpp:102]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%input_addr_11 = getelementptr [16 x i8]* %input_r, i64 0, i64 11" [dct_hls/dct.cpp:102]
ST_6 : Operation 43 [2/2] (0.59ns)   --->   "%input_load_11 = load i8* %input_addr_11, align 1" [dct_hls/dct.cpp:102]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

 <State 7> : 0.59ns
ST_7 : Operation 44 [1/2] (0.59ns)   --->   "%input_load_10 = load i8* %input_addr_10, align 1" [dct_hls/dct.cpp:102]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 45 [1/2] (0.59ns)   --->   "%input_load_11 = load i8* %input_addr_11, align 1" [dct_hls/dct.cpp:102]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "%input_addr_12 = getelementptr [16 x i8]* %input_r, i64 0, i64 12" [dct_hls/dct.cpp:102]
ST_7 : Operation 47 [2/2] (0.59ns)   --->   "%input_load_12 = load i8* %input_addr_12, align 1" [dct_hls/dct.cpp:102]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%input_addr_13 = getelementptr [16 x i8]* %input_r, i64 0, i64 13" [dct_hls/dct.cpp:102]
ST_7 : Operation 49 [2/2] (0.59ns)   --->   "%input_load_13 = load i8* %input_addr_13, align 1" [dct_hls/dct.cpp:102]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

 <State 8> : 0.59ns
ST_8 : Operation 50 [1/2] (0.59ns)   --->   "%input_load_12 = load i8* %input_addr_12, align 1" [dct_hls/dct.cpp:102]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 51 [1/2] (0.59ns)   --->   "%input_load_13 = load i8* %input_addr_13, align 1" [dct_hls/dct.cpp:102]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "%input_addr_14 = getelementptr [16 x i8]* %input_r, i64 0, i64 14" [dct_hls/dct.cpp:102]
ST_8 : Operation 53 [2/2] (0.59ns)   --->   "%input_load_14 = load i8* %input_addr_14, align 1" [dct_hls/dct.cpp:102]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%input_addr_15 = getelementptr [16 x i8]* %input_r, i64 0, i64 15" [dct_hls/dct.cpp:102]
ST_8 : Operation 55 [2/2] (0.59ns)   --->   "%input_load_15 = load i8* %input_addr_15, align 1" [dct_hls/dct.cpp:102]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

 <State 9> : 0.59ns
ST_9 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [dct_hls/dct.cpp:96]
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "%buf_0_0_write_assi = zext i8 %input_load to i16" [dct_hls/dct.cpp:102]
ST_9 : Operation 58 [1/1] (0.00ns)   --->   "%buf_0_1_write_assi = zext i8 %input_load_1 to i16" [dct_hls/dct.cpp:102]
ST_9 : Operation 59 [1/1] (0.00ns)   --->   "%buf_0_2_write_assi = zext i8 %input_load_2 to i16" [dct_hls/dct.cpp:102]
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "%buf_0_3_write_assi = zext i8 %input_load_3 to i16" [dct_hls/dct.cpp:102]
ST_9 : Operation 61 [1/1] (0.00ns)   --->   "%buf_1_0_write_assi = zext i8 %input_load_4 to i16" [dct_hls/dct.cpp:102]
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "%buf_1_1_write_assi = zext i8 %input_load_5 to i16" [dct_hls/dct.cpp:102]
ST_9 : Operation 63 [1/1] (0.00ns)   --->   "%buf_1_2_write_assi = zext i8 %input_load_6 to i16" [dct_hls/dct.cpp:102]
ST_9 : Operation 64 [1/1] (0.00ns)   --->   "%buf_1_3_write_assi = zext i8 %input_load_7 to i16" [dct_hls/dct.cpp:102]
ST_9 : Operation 65 [1/1] (0.00ns)   --->   "%buf_2_0_write_assi = zext i8 %input_load_8 to i16" [dct_hls/dct.cpp:102]
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "%buf_2_1_write_assi = zext i8 %input_load_9 to i16" [dct_hls/dct.cpp:102]
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%buf_2_2_write_assi = zext i8 %input_load_10 to i16" [dct_hls/dct.cpp:102]
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "%buf_2_3_write_assi = zext i8 %input_load_11 to i16" [dct_hls/dct.cpp:102]
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "%buf_3_0_write_assi = zext i8 %input_load_12 to i16" [dct_hls/dct.cpp:102]
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "%buf_3_1_write_assi = zext i8 %input_load_13 to i16" [dct_hls/dct.cpp:102]
ST_9 : Operation 71 [1/2] (0.59ns)   --->   "%input_load_14 = load i8* %input_addr_14, align 1" [dct_hls/dct.cpp:102]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%buf_3_2_write_assi = zext i8 %input_load_14 to i16" [dct_hls/dct.cpp:102]
ST_9 : Operation 73 [1/2] (0.59ns)   --->   "%input_load_15 = load i8* %input_addr_15, align 1" [dct_hls/dct.cpp:102]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%buf_3_3_write_assi = zext i8 %input_load_15 to i16" [dct_hls/dct.cpp:102]
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } undef, i16 %buf_0_0_write_assi, 0" [dct_hls/dct.cpp:104]
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv, i16 %buf_0_1_write_assi, 1" [dct_hls/dct.cpp:104]
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_1, i16 %buf_0_2_write_assi, 2" [dct_hls/dct.cpp:104]
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_2, i16 %buf_0_3_write_assi, 3" [dct_hls/dct.cpp:104]
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_3, i16 %buf_1_0_write_assi, 4" [dct_hls/dct.cpp:104]
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_4, i16 %buf_1_1_write_assi, 5" [dct_hls/dct.cpp:104]
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_5, i16 %buf_1_2_write_assi, 6" [dct_hls/dct.cpp:104]
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_6, i16 %buf_1_3_write_assi, 7" [dct_hls/dct.cpp:104]
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_7, i16 %buf_2_0_write_assi, 8" [dct_hls/dct.cpp:104]
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_8, i16 %buf_2_1_write_assi, 9" [dct_hls/dct.cpp:104]
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_9, i16 %buf_2_2_write_assi, 10" [dct_hls/dct.cpp:104]
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_s, i16 %buf_2_3_write_assi, 11" [dct_hls/dct.cpp:104]
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_10, i16 %buf_3_0_write_assi, 12" [dct_hls/dct.cpp:104]
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_11, i16 %buf_3_1_write_assi, 13" [dct_hls/dct.cpp:104]
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_12, i16 %buf_3_2_write_assi, 14" [dct_hls/dct.cpp:104]
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_13, i16 %buf_3_3_write_assi, 15" [dct_hls/dct.cpp:104]
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "ret { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_14" [dct_hls/dct.cpp:104]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
input_addr         (getelementptr) [ 0010000000]
input_addr_1       (getelementptr) [ 0010000000]
input_load         (load         ) [ 0101111111]
input_load_1       (load         ) [ 0101111111]
input_addr_2       (getelementptr) [ 0001000000]
input_addr_3       (getelementptr) [ 0001000000]
input_load_2       (load         ) [ 0100111111]
input_load_3       (load         ) [ 0100111111]
input_addr_4       (getelementptr) [ 0000100000]
input_addr_5       (getelementptr) [ 0000100000]
input_load_4       (load         ) [ 0100011111]
input_load_5       (load         ) [ 0100011111]
input_addr_6       (getelementptr) [ 0000010000]
input_addr_7       (getelementptr) [ 0000010000]
input_load_6       (load         ) [ 0100001111]
input_load_7       (load         ) [ 0100001111]
input_addr_8       (getelementptr) [ 0000001000]
input_addr_9       (getelementptr) [ 0000001000]
input_load_8       (load         ) [ 0100000111]
input_load_9       (load         ) [ 0100000111]
input_addr_10      (getelementptr) [ 0000000100]
input_addr_11      (getelementptr) [ 0000000100]
input_load_10      (load         ) [ 0100000011]
input_load_11      (load         ) [ 0100000011]
input_addr_12      (getelementptr) [ 0000000010]
input_addr_13      (getelementptr) [ 0000000010]
input_load_12      (load         ) [ 0100000001]
input_load_13      (load         ) [ 0100000001]
input_addr_14      (getelementptr) [ 0100000001]
input_addr_15      (getelementptr) [ 0100000001]
StgValue_56        (specpipeline ) [ 0000000000]
buf_0_0_write_assi (zext         ) [ 0000000000]
buf_0_1_write_assi (zext         ) [ 0000000000]
buf_0_2_write_assi (zext         ) [ 0000000000]
buf_0_3_write_assi (zext         ) [ 0000000000]
buf_1_0_write_assi (zext         ) [ 0000000000]
buf_1_1_write_assi (zext         ) [ 0000000000]
buf_1_2_write_assi (zext         ) [ 0000000000]
buf_1_3_write_assi (zext         ) [ 0000000000]
buf_2_0_write_assi (zext         ) [ 0000000000]
buf_2_1_write_assi (zext         ) [ 0000000000]
buf_2_2_write_assi (zext         ) [ 0000000000]
buf_2_3_write_assi (zext         ) [ 0000000000]
buf_3_0_write_assi (zext         ) [ 0000000000]
buf_3_1_write_assi (zext         ) [ 0000000000]
input_load_14      (load         ) [ 0000000000]
buf_3_2_write_assi (zext         ) [ 0000000000]
input_load_15      (load         ) [ 0000000000]
buf_3_3_write_assi (zext         ) [ 0000000000]
mrv                (insertvalue  ) [ 0000000000]
mrv_1              (insertvalue  ) [ 0000000000]
mrv_2              (insertvalue  ) [ 0000000000]
mrv_3              (insertvalue  ) [ 0000000000]
mrv_4              (insertvalue  ) [ 0000000000]
mrv_5              (insertvalue  ) [ 0000000000]
mrv_6              (insertvalue  ) [ 0000000000]
mrv_7              (insertvalue  ) [ 0000000000]
mrv_8              (insertvalue  ) [ 0000000000]
mrv_9              (insertvalue  ) [ 0000000000]
mrv_s              (insertvalue  ) [ 0000000000]
mrv_10             (insertvalue  ) [ 0000000000]
mrv_11             (insertvalue  ) [ 0000000000]
mrv_12             (insertvalue  ) [ 0000000000]
mrv_13             (insertvalue  ) [ 0000000000]
mrv_14             (insertvalue  ) [ 0000000000]
StgValue_91        (ret          ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="input_addr_gep_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="8" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="0" index="2" bw="1" slack="0"/>
<pin id="50" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="grp_access_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="4" slack="0"/>
<pin id="56" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="67" dir="0" index="3" bw="4" slack="0"/>
<pin id="68" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="57" dir="1" index="2" bw="8" slack="0"/>
<pin id="69" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/1 input_load_1/1 input_load_2/2 input_load_3/2 input_load_4/3 input_load_5/3 input_load_6/4 input_load_7/4 input_load_8/5 input_load_9/5 input_load_10/6 input_load_11/6 input_load_12/7 input_load_13/7 input_load_14/8 input_load_15/8 "/>
</bind>
</comp>

<comp id="59" class="1004" name="input_addr_1_gep_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="8" slack="0"/>
<pin id="61" dir="0" index="1" bw="1" slack="0"/>
<pin id="62" dir="0" index="2" bw="2" slack="0"/>
<pin id="63" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_1/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="input_addr_2_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="8" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="3" slack="0"/>
<pin id="75" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_2/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="input_addr_3_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="8" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="3" slack="0"/>
<pin id="84" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_3/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="input_addr_4_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="8" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="4" slack="0"/>
<pin id="93" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_4/3 "/>
</bind>
</comp>

<comp id="98" class="1004" name="input_addr_5_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="8" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="4" slack="0"/>
<pin id="102" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_5/3 "/>
</bind>
</comp>

<comp id="107" class="1004" name="input_addr_6_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="8" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="4" slack="0"/>
<pin id="111" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_6/4 "/>
</bind>
</comp>

<comp id="116" class="1004" name="input_addr_7_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="8" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="4" slack="0"/>
<pin id="120" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_7/4 "/>
</bind>
</comp>

<comp id="125" class="1004" name="input_addr_8_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="8" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="5" slack="0"/>
<pin id="129" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_8/5 "/>
</bind>
</comp>

<comp id="134" class="1004" name="input_addr_9_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="5" slack="0"/>
<pin id="138" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_9/5 "/>
</bind>
</comp>

<comp id="143" class="1004" name="input_addr_10_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="8" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="5" slack="0"/>
<pin id="147" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_10/6 "/>
</bind>
</comp>

<comp id="152" class="1004" name="input_addr_11_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="5" slack="0"/>
<pin id="156" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_11/6 "/>
</bind>
</comp>

<comp id="161" class="1004" name="input_addr_12_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="8" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="5" slack="0"/>
<pin id="165" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_12/7 "/>
</bind>
</comp>

<comp id="170" class="1004" name="input_addr_13_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="5" slack="0"/>
<pin id="174" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_13/7 "/>
</bind>
</comp>

<comp id="179" class="1004" name="input_addr_14_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="8" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="5" slack="0"/>
<pin id="183" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_14/8 "/>
</bind>
</comp>

<comp id="188" class="1004" name="input_addr_15_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="5" slack="0"/>
<pin id="192" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_15/8 "/>
</bind>
</comp>

<comp id="197" class="1004" name="buf_0_0_write_assi_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="8" slack="7"/>
<pin id="199" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="buf_0_0_write_assi/9 "/>
</bind>
</comp>

<comp id="200" class="1004" name="buf_0_1_write_assi_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="7"/>
<pin id="202" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="buf_0_1_write_assi/9 "/>
</bind>
</comp>

<comp id="203" class="1004" name="buf_0_2_write_assi_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="8" slack="6"/>
<pin id="205" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="buf_0_2_write_assi/9 "/>
</bind>
</comp>

<comp id="206" class="1004" name="buf_0_3_write_assi_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="6"/>
<pin id="208" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="buf_0_3_write_assi/9 "/>
</bind>
</comp>

<comp id="209" class="1004" name="buf_1_0_write_assi_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="8" slack="5"/>
<pin id="211" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="buf_1_0_write_assi/9 "/>
</bind>
</comp>

<comp id="212" class="1004" name="buf_1_1_write_assi_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="5"/>
<pin id="214" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="buf_1_1_write_assi/9 "/>
</bind>
</comp>

<comp id="215" class="1004" name="buf_1_2_write_assi_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="8" slack="4"/>
<pin id="217" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="buf_1_2_write_assi/9 "/>
</bind>
</comp>

<comp id="218" class="1004" name="buf_1_3_write_assi_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="4"/>
<pin id="220" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="buf_1_3_write_assi/9 "/>
</bind>
</comp>

<comp id="221" class="1004" name="buf_2_0_write_assi_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="8" slack="3"/>
<pin id="223" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="buf_2_0_write_assi/9 "/>
</bind>
</comp>

<comp id="224" class="1004" name="buf_2_1_write_assi_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="3"/>
<pin id="226" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="buf_2_1_write_assi/9 "/>
</bind>
</comp>

<comp id="227" class="1004" name="buf_2_2_write_assi_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="8" slack="2"/>
<pin id="229" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="buf_2_2_write_assi/9 "/>
</bind>
</comp>

<comp id="230" class="1004" name="buf_2_3_write_assi_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="8" slack="2"/>
<pin id="232" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="buf_2_3_write_assi/9 "/>
</bind>
</comp>

<comp id="233" class="1004" name="buf_3_0_write_assi_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="8" slack="1"/>
<pin id="235" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="buf_3_0_write_assi/9 "/>
</bind>
</comp>

<comp id="236" class="1004" name="buf_3_1_write_assi_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="1"/>
<pin id="238" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="buf_3_1_write_assi/9 "/>
</bind>
</comp>

<comp id="239" class="1004" name="buf_3_2_write_assi_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="8" slack="0"/>
<pin id="241" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="buf_3_2_write_assi/9 "/>
</bind>
</comp>

<comp id="243" class="1004" name="buf_3_3_write_assi_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="8" slack="0"/>
<pin id="245" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="buf_3_3_write_assi/9 "/>
</bind>
</comp>

<comp id="247" class="1004" name="mrv_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="256" slack="0"/>
<pin id="249" dir="0" index="1" bw="8" slack="0"/>
<pin id="250" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/9 "/>
</bind>
</comp>

<comp id="253" class="1004" name="mrv_1_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="256" slack="0"/>
<pin id="255" dir="0" index="1" bw="8" slack="0"/>
<pin id="256" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/9 "/>
</bind>
</comp>

<comp id="259" class="1004" name="mrv_2_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="256" slack="0"/>
<pin id="261" dir="0" index="1" bw="8" slack="0"/>
<pin id="262" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/9 "/>
</bind>
</comp>

<comp id="265" class="1004" name="mrv_3_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="256" slack="0"/>
<pin id="267" dir="0" index="1" bw="8" slack="0"/>
<pin id="268" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/9 "/>
</bind>
</comp>

<comp id="271" class="1004" name="mrv_4_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="256" slack="0"/>
<pin id="273" dir="0" index="1" bw="8" slack="0"/>
<pin id="274" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/9 "/>
</bind>
</comp>

<comp id="277" class="1004" name="mrv_5_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="256" slack="0"/>
<pin id="279" dir="0" index="1" bw="8" slack="0"/>
<pin id="280" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/9 "/>
</bind>
</comp>

<comp id="283" class="1004" name="mrv_6_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="256" slack="0"/>
<pin id="285" dir="0" index="1" bw="8" slack="0"/>
<pin id="286" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/9 "/>
</bind>
</comp>

<comp id="289" class="1004" name="mrv_7_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="256" slack="0"/>
<pin id="291" dir="0" index="1" bw="8" slack="0"/>
<pin id="292" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/9 "/>
</bind>
</comp>

<comp id="295" class="1004" name="mrv_8_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="256" slack="0"/>
<pin id="297" dir="0" index="1" bw="8" slack="0"/>
<pin id="298" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_8/9 "/>
</bind>
</comp>

<comp id="301" class="1004" name="mrv_9_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="256" slack="0"/>
<pin id="303" dir="0" index="1" bw="8" slack="0"/>
<pin id="304" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_9/9 "/>
</bind>
</comp>

<comp id="307" class="1004" name="mrv_s_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="256" slack="0"/>
<pin id="309" dir="0" index="1" bw="8" slack="0"/>
<pin id="310" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_s/9 "/>
</bind>
</comp>

<comp id="313" class="1004" name="mrv_10_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="256" slack="0"/>
<pin id="315" dir="0" index="1" bw="8" slack="0"/>
<pin id="316" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_10/9 "/>
</bind>
</comp>

<comp id="319" class="1004" name="mrv_11_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="256" slack="0"/>
<pin id="321" dir="0" index="1" bw="8" slack="0"/>
<pin id="322" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_11/9 "/>
</bind>
</comp>

<comp id="325" class="1004" name="mrv_12_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="256" slack="0"/>
<pin id="327" dir="0" index="1" bw="8" slack="0"/>
<pin id="328" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_12/9 "/>
</bind>
</comp>

<comp id="331" class="1004" name="mrv_13_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="256" slack="0"/>
<pin id="333" dir="0" index="1" bw="8" slack="0"/>
<pin id="334" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_13/9 "/>
</bind>
</comp>

<comp id="337" class="1004" name="mrv_14_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="256" slack="0"/>
<pin id="339" dir="0" index="1" bw="8" slack="0"/>
<pin id="340" dir="1" index="2" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_14/9 "/>
</bind>
</comp>

<comp id="343" class="1005" name="input_addr_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="4" slack="1"/>
<pin id="345" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="348" class="1005" name="input_addr_1_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="4" slack="1"/>
<pin id="350" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_1 "/>
</bind>
</comp>

<comp id="353" class="1005" name="input_load_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="8" slack="7"/>
<pin id="355" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="358" class="1005" name="input_load_1_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="8" slack="7"/>
<pin id="360" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="input_load_1 "/>
</bind>
</comp>

<comp id="363" class="1005" name="input_addr_2_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="4" slack="1"/>
<pin id="365" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_2 "/>
</bind>
</comp>

<comp id="368" class="1005" name="input_addr_3_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="4" slack="1"/>
<pin id="370" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_3 "/>
</bind>
</comp>

<comp id="373" class="1005" name="input_load_2_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="8" slack="6"/>
<pin id="375" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="input_load_2 "/>
</bind>
</comp>

<comp id="378" class="1005" name="input_load_3_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="8" slack="6"/>
<pin id="380" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="input_load_3 "/>
</bind>
</comp>

<comp id="383" class="1005" name="input_addr_4_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="4" slack="1"/>
<pin id="385" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_4 "/>
</bind>
</comp>

<comp id="388" class="1005" name="input_addr_5_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="4" slack="1"/>
<pin id="390" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_5 "/>
</bind>
</comp>

<comp id="393" class="1005" name="input_load_4_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="8" slack="5"/>
<pin id="395" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="input_load_4 "/>
</bind>
</comp>

<comp id="398" class="1005" name="input_load_5_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="8" slack="5"/>
<pin id="400" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="input_load_5 "/>
</bind>
</comp>

<comp id="403" class="1005" name="input_addr_6_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="4" slack="1"/>
<pin id="405" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_6 "/>
</bind>
</comp>

<comp id="408" class="1005" name="input_addr_7_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="4" slack="1"/>
<pin id="410" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_7 "/>
</bind>
</comp>

<comp id="413" class="1005" name="input_load_6_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="8" slack="4"/>
<pin id="415" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="input_load_6 "/>
</bind>
</comp>

<comp id="418" class="1005" name="input_load_7_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="8" slack="4"/>
<pin id="420" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="input_load_7 "/>
</bind>
</comp>

<comp id="423" class="1005" name="input_addr_8_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="4" slack="1"/>
<pin id="425" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_8 "/>
</bind>
</comp>

<comp id="428" class="1005" name="input_addr_9_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="4" slack="1"/>
<pin id="430" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_9 "/>
</bind>
</comp>

<comp id="433" class="1005" name="input_load_8_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="8" slack="3"/>
<pin id="435" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="input_load_8 "/>
</bind>
</comp>

<comp id="438" class="1005" name="input_load_9_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="8" slack="3"/>
<pin id="440" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="input_load_9 "/>
</bind>
</comp>

<comp id="443" class="1005" name="input_addr_10_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="4" slack="1"/>
<pin id="445" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_10 "/>
</bind>
</comp>

<comp id="448" class="1005" name="input_addr_11_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="4" slack="1"/>
<pin id="450" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_11 "/>
</bind>
</comp>

<comp id="453" class="1005" name="input_load_10_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="8" slack="2"/>
<pin id="455" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="input_load_10 "/>
</bind>
</comp>

<comp id="458" class="1005" name="input_load_11_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="8" slack="2"/>
<pin id="460" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="input_load_11 "/>
</bind>
</comp>

<comp id="463" class="1005" name="input_addr_12_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="4" slack="1"/>
<pin id="465" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_12 "/>
</bind>
</comp>

<comp id="468" class="1005" name="input_addr_13_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="4" slack="1"/>
<pin id="470" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_13 "/>
</bind>
</comp>

<comp id="473" class="1005" name="input_load_12_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="8" slack="1"/>
<pin id="475" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_load_12 "/>
</bind>
</comp>

<comp id="478" class="1005" name="input_load_13_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="8" slack="1"/>
<pin id="480" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_load_13 "/>
</bind>
</comp>

<comp id="483" class="1005" name="input_addr_14_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="4" slack="1"/>
<pin id="485" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_14 "/>
</bind>
</comp>

<comp id="488" class="1005" name="input_addr_15_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="4" slack="1"/>
<pin id="490" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_15 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="0" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="2" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="46" pin=2"/></net>

<net id="58"><net_src comp="46" pin="3"/><net_sink comp="54" pin=0"/></net>

<net id="64"><net_src comp="0" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="66"><net_src comp="4" pin="0"/><net_sink comp="59" pin=2"/></net>

<net id="70"><net_src comp="59" pin="3"/><net_sink comp="54" pin=3"/></net>

<net id="76"><net_src comp="0" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="78"><net_src comp="6" pin="0"/><net_sink comp="71" pin=2"/></net>

<net id="79"><net_src comp="71" pin="3"/><net_sink comp="54" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="2" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="88"><net_src comp="80" pin="3"/><net_sink comp="54" pin=3"/></net>

<net id="94"><net_src comp="0" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="96"><net_src comp="10" pin="0"/><net_sink comp="89" pin=2"/></net>

<net id="97"><net_src comp="89" pin="3"/><net_sink comp="54" pin=0"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="2" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="105"><net_src comp="12" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="106"><net_src comp="98" pin="3"/><net_sink comp="54" pin=3"/></net>

<net id="112"><net_src comp="0" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="114"><net_src comp="14" pin="0"/><net_sink comp="107" pin=2"/></net>

<net id="115"><net_src comp="107" pin="3"/><net_sink comp="54" pin=0"/></net>

<net id="121"><net_src comp="0" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="2" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="123"><net_src comp="16" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="124"><net_src comp="116" pin="3"/><net_sink comp="54" pin=3"/></net>

<net id="130"><net_src comp="0" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="2" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="132"><net_src comp="18" pin="0"/><net_sink comp="125" pin=2"/></net>

<net id="133"><net_src comp="125" pin="3"/><net_sink comp="54" pin=0"/></net>

<net id="139"><net_src comp="0" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="2" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="20" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="142"><net_src comp="134" pin="3"/><net_sink comp="54" pin=3"/></net>

<net id="148"><net_src comp="0" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="2" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="150"><net_src comp="22" pin="0"/><net_sink comp="143" pin=2"/></net>

<net id="151"><net_src comp="143" pin="3"/><net_sink comp="54" pin=0"/></net>

<net id="157"><net_src comp="0" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="2" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="24" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="160"><net_src comp="152" pin="3"/><net_sink comp="54" pin=3"/></net>

<net id="166"><net_src comp="0" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="2" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="26" pin="0"/><net_sink comp="161" pin=2"/></net>

<net id="169"><net_src comp="161" pin="3"/><net_sink comp="54" pin=0"/></net>

<net id="175"><net_src comp="0" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="2" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="28" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="178"><net_src comp="170" pin="3"/><net_sink comp="54" pin=3"/></net>

<net id="184"><net_src comp="0" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="2" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="30" pin="0"/><net_sink comp="179" pin=2"/></net>

<net id="187"><net_src comp="179" pin="3"/><net_sink comp="54" pin=0"/></net>

<net id="193"><net_src comp="0" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="2" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="32" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="196"><net_src comp="188" pin="3"/><net_sink comp="54" pin=3"/></net>

<net id="242"><net_src comp="54" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="54" pin="5"/><net_sink comp="243" pin=0"/></net>

<net id="251"><net_src comp="44" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="197" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="257"><net_src comp="247" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="200" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="253" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="203" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="269"><net_src comp="259" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="206" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="275"><net_src comp="265" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="209" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="271" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="212" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="277" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="215" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="283" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="218" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="289" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="221" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="295" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="224" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="301" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="227" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="307" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="230" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="313" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="233" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="319" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="236" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="325" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="239" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="331" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="243" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="346"><net_src comp="46" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="54" pin=0"/></net>

<net id="351"><net_src comp="59" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="54" pin=3"/></net>

<net id="356"><net_src comp="54" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="361"><net_src comp="54" pin="5"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="366"><net_src comp="71" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="54" pin=0"/></net>

<net id="371"><net_src comp="80" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="54" pin=3"/></net>

<net id="376"><net_src comp="54" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="381"><net_src comp="54" pin="5"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="386"><net_src comp="89" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="54" pin=0"/></net>

<net id="391"><net_src comp="98" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="54" pin=3"/></net>

<net id="396"><net_src comp="54" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="401"><net_src comp="54" pin="5"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="406"><net_src comp="107" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="54" pin=0"/></net>

<net id="411"><net_src comp="116" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="54" pin=3"/></net>

<net id="416"><net_src comp="54" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="421"><net_src comp="54" pin="5"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="426"><net_src comp="125" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="54" pin=0"/></net>

<net id="431"><net_src comp="134" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="54" pin=3"/></net>

<net id="436"><net_src comp="54" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="441"><net_src comp="54" pin="5"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="446"><net_src comp="143" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="54" pin=0"/></net>

<net id="451"><net_src comp="152" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="54" pin=3"/></net>

<net id="456"><net_src comp="54" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="461"><net_src comp="54" pin="5"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="466"><net_src comp="161" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="54" pin=0"/></net>

<net id="471"><net_src comp="170" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="54" pin=3"/></net>

<net id="476"><net_src comp="54" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="481"><net_src comp="54" pin="5"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="486"><net_src comp="179" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="54" pin=0"/></net>

<net id="491"><net_src comp="188" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="54" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_r | {}
 - Input state : 
	Port: read_data : input_r | {1 2 3 4 5 6 7 8 9 }
  - Chain level:
	State 1
		input_load : 1
		input_load_1 : 1
	State 2
		input_load_2 : 1
		input_load_3 : 1
	State 3
		input_load_4 : 1
		input_load_5 : 1
	State 4
		input_load_6 : 1
		input_load_7 : 1
	State 5
		input_load_8 : 1
		input_load_9 : 1
	State 6
		input_load_10 : 1
		input_load_11 : 1
	State 7
		input_load_12 : 1
		input_load_13 : 1
	State 8
		input_load_14 : 1
		input_load_15 : 1
	State 9
		buf_3_2_write_assi : 1
		buf_3_3_write_assi : 1
		mrv : 1
		mrv_1 : 2
		mrv_2 : 3
		mrv_3 : 4
		mrv_4 : 5
		mrv_5 : 6
		mrv_6 : 7
		mrv_7 : 8
		mrv_8 : 9
		mrv_9 : 10
		mrv_s : 11
		mrv_10 : 12
		mrv_11 : 13
		mrv_12 : 14
		mrv_13 : 15
		mrv_14 : 16
		StgValue_91 : 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|
| Operation|      Functional Unit      |
|----------|---------------------------|
|          | buf_0_0_write_assi_fu_197 |
|          | buf_0_1_write_assi_fu_200 |
|          | buf_0_2_write_assi_fu_203 |
|          | buf_0_3_write_assi_fu_206 |
|          | buf_1_0_write_assi_fu_209 |
|          | buf_1_1_write_assi_fu_212 |
|          | buf_1_2_write_assi_fu_215 |
|   zext   | buf_1_3_write_assi_fu_218 |
|          | buf_2_0_write_assi_fu_221 |
|          | buf_2_1_write_assi_fu_224 |
|          | buf_2_2_write_assi_fu_227 |
|          | buf_2_3_write_assi_fu_230 |
|          | buf_3_0_write_assi_fu_233 |
|          | buf_3_1_write_assi_fu_236 |
|          | buf_3_2_write_assi_fu_239 |
|          | buf_3_3_write_assi_fu_243 |
|----------|---------------------------|
|          |         mrv_fu_247        |
|          |        mrv_1_fu_253       |
|          |        mrv_2_fu_259       |
|          |        mrv_3_fu_265       |
|          |        mrv_4_fu_271       |
|          |        mrv_5_fu_277       |
|          |        mrv_6_fu_283       |
|insertvalue|        mrv_7_fu_289       |
|          |        mrv_8_fu_295       |
|          |        mrv_9_fu_301       |
|          |        mrv_s_fu_307       |
|          |       mrv_10_fu_313       |
|          |       mrv_11_fu_319       |
|          |       mrv_12_fu_325       |
|          |       mrv_13_fu_331       |
|          |       mrv_14_fu_337       |
|----------|---------------------------|
|   Total  |                           |
|----------|---------------------------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|input_addr_10_reg_443|    4   |
|input_addr_11_reg_448|    4   |
|input_addr_12_reg_463|    4   |
|input_addr_13_reg_468|    4   |
|input_addr_14_reg_483|    4   |
|input_addr_15_reg_488|    4   |
| input_addr_1_reg_348|    4   |
| input_addr_2_reg_363|    4   |
| input_addr_3_reg_368|    4   |
| input_addr_4_reg_383|    4   |
| input_addr_5_reg_388|    4   |
| input_addr_6_reg_403|    4   |
| input_addr_7_reg_408|    4   |
| input_addr_8_reg_423|    4   |
| input_addr_9_reg_428|    4   |
|  input_addr_reg_343 |    4   |
|input_load_10_reg_453|    8   |
|input_load_11_reg_458|    8   |
|input_load_12_reg_473|    8   |
|input_load_13_reg_478|    8   |
| input_load_1_reg_358|    8   |
| input_load_2_reg_373|    8   |
| input_load_3_reg_378|    8   |
| input_load_4_reg_393|    8   |
| input_load_5_reg_398|    8   |
| input_load_6_reg_413|    8   |
| input_load_7_reg_418|    8   |
| input_load_8_reg_433|    8   |
| input_load_9_reg_438|    8   |
|  input_load_reg_353 |    8   |
+---------------------+--------+
|        Total        |   176  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_54 |  p0  |  16  |   4  |   64   ||    65   |
| grp_access_fu_54 |  p3  |  16  |   4  |   64   ||    65   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   128  ||  1.816  ||   130   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   130  |
|  Register |    -   |   176  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   176  |   130  |
+-----------+--------+--------+--------+
