
module dff(
input [3:0]din,
input clk,rst,
output reg [3:0]Q);
always @(posedge clk or posedge rst)
if (rst)
Q<=0;
else 
Q<=din;
endmodule
