Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Aug 27 00:38:38 2025
| Host         : marko-b450aorusm running 64-bit EndeavourOS Linux
| Command      : report_timing_summary -max_paths 10 -file IM_timing_summary_routed.rpt -pb IM_timing_summary_routed.pb -rpx IM_timing_summary_routed.rpx -warn_on_violation
| Design       : IM
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: din[0] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: din[1] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: din[2] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: din[3] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: r_addr[0] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: r_addr[1] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: r_addr[2] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: r_addr[3] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: imblk/cntrlU/FSM_onehot_pr_state_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: imblk/cntrlU/FSM_onehot_pr_state_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: imblk/cntrlU/FSM_onehot_pr_state_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: imblk/cntrlU/rdy_s_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: imblk/cntrlU/sel_eq_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: imblk/dtpth/reg_i_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: imblk/dtpth/reg_i_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: imblk/dtpth/reg_i_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: imblk/dtpth/reg_st_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: imblk/dtpth/reg_x_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: imblk/dtpth/reg_x_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: imblk/dtpth/reg_x_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: imblk/dtpth/reg_x_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: imblk/dtpth/reg_y_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: imblk/dtpth/reg_y_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: imblk/dtpth/reg_y_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: imblk/dtpth/reg_y_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: regf/array_reg_reg[0][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: regf/array_reg_reg[0][1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: regf/array_reg_reg[0][2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: regf/array_reg_reg[10][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: regf/array_reg_reg[10][1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: regf/array_reg_reg[10][2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: regf/array_reg_reg[10][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: regf/array_reg_reg[11][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: regf/array_reg_reg[11][1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: regf/array_reg_reg[11][2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: regf/array_reg_reg[11][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: regf/array_reg_reg[12][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: regf/array_reg_reg[12][1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: regf/array_reg_reg[12][2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: regf/array_reg_reg[13][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: regf/array_reg_reg[13][1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: regf/array_reg_reg[13][2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: regf/array_reg_reg[14][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: regf/array_reg_reg[14][1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: regf/array_reg_reg[14][2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: regf/array_reg_reg[15][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: regf/array_reg_reg[15][1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: regf/array_reg_reg[15][2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: regf/array_reg_reg[1][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: regf/array_reg_reg[1][1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: regf/array_reg_reg[1][2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: regf/array_reg_reg[2][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: regf/array_reg_reg[2][1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: regf/array_reg_reg[2][2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: regf/array_reg_reg[3][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: regf/array_reg_reg[3][1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: regf/array_reg_reg[3][2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: regf/array_reg_reg[4][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: regf/array_reg_reg[4][1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: regf/array_reg_reg[4][2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: regf/array_reg_reg[5][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: regf/array_reg_reg[5][1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: regf/array_reg_reg[5][2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: regf/array_reg_reg[6][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: regf/array_reg_reg[6][1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: regf/array_reg_reg[6][2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: regf/array_reg_reg[7][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: regf/array_reg_reg[7][1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: regf/array_reg_reg[7][2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: regf/array_reg_reg[8][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: regf/array_reg_reg[8][1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: regf/array_reg_reg[8][2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: regf/array_reg_reg[8][3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: regf/array_reg_reg[9][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: regf/array_reg_reg[9][1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: regf/array_reg_reg[9][2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: regf/array_reg_reg[9][3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.324        0.000                      0                   19        0.213        0.000                      0                   19        4.500        0.000                       0                    84  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.324        0.000                      0                   19        0.213        0.000                      0                   19        4.500        0.000                       0                    84  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.324ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.324ns  (required time - arrival time)
  Source:                 regf/array_reg_reg[8][3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imblk/cntrlU/FSM_onehot_pr_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.526ns  (logic 1.138ns (25.145%)  route 3.388ns (74.855%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.621     5.142    regf/CLK
    SLICE_X6Y21          FDCE                                         r  regf/array_reg_reg[8][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDCE (Prop_fdce_C_Q)         0.518     5.660 r  regf/array_reg_reg[8][3]/Q
                         net (fo=1, routed)           0.733     6.393    regf/array_reg_reg[8][3]
    SLICE_X5Y21          LUT6 (Prop_lut6_I4_O)        0.124     6.517 r  regf/r_data_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.299     6.817    regf/r_data_OBUF[3]_inst_i_7_n_0
    SLICE_X4Y22          LUT6 (Prop_lut6_I5_O)        0.124     6.941 r  regf/r_data_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           1.018     7.959    regf/r_data_OBUF[3]
    SLICE_X1Y19          LUT6 (Prop_lut6_I2_O)        0.124     8.083 f  regf/en_s_reg_i_4/O
                         net (fo=1, routed)           0.403     8.486    regf/en_s_reg_i_4_n_0
    SLICE_X1Y19          LUT2 (Prop_lut2_I0_O)        0.124     8.610 f  regf/en_s_reg_i_3/O
                         net (fo=9, routed)           0.451     9.061    imblk/dtpth/comp_eq
    SLICE_X1Y20          LUT5 (Prop_lut5_I1_O)        0.124     9.185 r  imblk/dtpth/FSM_onehot_pr_state[2]_i_1/O
                         net (fo=3, routed)           0.483     9.668    imblk/cntrlU/D[0]
    SLICE_X0Y21          FDCE                                         r  imblk/cntrlU/FSM_onehot_pr_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.507    14.848    imblk/cntrlU/CLK
    SLICE_X0Y21          FDCE                                         r  imblk/cntrlU/FSM_onehot_pr_state_reg[2]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X0Y21          FDCE (Setup_fdce_C_D)       -0.081    14.992    imblk/cntrlU/FSM_onehot_pr_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.992    
                         arrival time                          -9.668    
  -------------------------------------------------------------------
                         slack                                  5.324    

Slack (MET) :             5.486ns  (required time - arrival time)
  Source:                 imblk/dtpth/reg_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imblk/dtpth/reg_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.204ns  (logic 1.320ns (31.400%)  route 2.884ns (68.600%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.624     5.145    imblk/dtpth/CLK
    SLICE_X1Y21          FDRE                                         r  imblk/dtpth/reg_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  imblk/dtpth/reg_i_reg[0]/Q
                         net (fo=10, routed)          1.136     6.737    imblk/dtpth/r_addr_im[0]
    SLICE_X3Y19          LUT4 (Prop_lut4_I3_O)        0.152     6.889 r  imblk/dtpth/reg_i[0]_i_3/O
                         net (fo=2, routed)           0.575     7.464    imblk/dtpth/reg_i[0]_i_3_n_0
    SLICE_X3Y20          LUT5 (Prop_lut5_I0_O)        0.352     7.816 r  imblk/dtpth/reg_i[0]_i_2/O
                         net (fo=1, routed)           0.649     8.465    imblk/dtpth/add_resi[1]
    SLICE_X1Y20          LUT4 (Prop_lut4_I1_O)        0.360     8.825 r  imblk/dtpth/reg_i[0]_i_1/O
                         net (fo=1, routed)           0.524     9.349    imblk/dtpth/reg_i[0]_i_1_n_0
    SLICE_X1Y21          FDRE                                         r  imblk/dtpth/reg_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.507    14.848    imblk/dtpth/CLK
    SLICE_X1Y21          FDRE                                         r  imblk/dtpth/reg_i_reg[0]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X1Y21          FDRE (Setup_fdre_C_D)       -0.275    14.835    imblk/dtpth/reg_i_reg[0]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                          -9.349    
  -------------------------------------------------------------------
                         slack                                  5.486    

Slack (MET) :             5.885ns  (required time - arrival time)
  Source:                 regf/array_reg_reg[8][3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imblk/cntrlU/FSM_onehot_pr_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.075ns  (logic 1.138ns (27.928%)  route 2.937ns (72.072%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.621     5.142    regf/CLK
    SLICE_X6Y21          FDCE                                         r  regf/array_reg_reg[8][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDCE (Prop_fdce_C_Q)         0.518     5.660 r  regf/array_reg_reg[8][3]/Q
                         net (fo=1, routed)           0.733     6.393    regf/array_reg_reg[8][3]
    SLICE_X5Y21          LUT6 (Prop_lut6_I4_O)        0.124     6.517 r  regf/r_data_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.299     6.817    regf/r_data_OBUF[3]_inst_i_7_n_0
    SLICE_X4Y22          LUT6 (Prop_lut6_I5_O)        0.124     6.941 r  regf/r_data_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           1.018     7.959    regf/r_data_OBUF[3]
    SLICE_X1Y19          LUT6 (Prop_lut6_I2_O)        0.124     8.083 r  regf/en_s_reg_i_4/O
                         net (fo=1, routed)           0.403     8.486    regf/en_s_reg_i_4_n_0
    SLICE_X1Y19          LUT2 (Prop_lut2_I0_O)        0.124     8.610 r  regf/en_s_reg_i_3/O
                         net (fo=9, routed)           0.483     9.093    imblk/cntrlU/comp_eq
    SLICE_X0Y21          LUT5 (Prop_lut5_I1_O)        0.124     9.217 r  imblk/cntrlU/FSM_onehot_pr_state[0]_i_1/O
                         net (fo=1, routed)           0.000     9.217    imblk/cntrlU/FSM_onehot_pr_state[0]_i_1_n_0
    SLICE_X0Y21          FDPE                                         r  imblk/cntrlU/FSM_onehot_pr_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.507    14.848    imblk/cntrlU/CLK
    SLICE_X0Y21          FDPE                                         r  imblk/cntrlU/FSM_onehot_pr_state_reg[0]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X0Y21          FDPE (Setup_fdpe_C_D)        0.029    15.102    imblk/cntrlU/FSM_onehot_pr_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                          -9.217    
  -------------------------------------------------------------------
                         slack                                  5.885    

Slack (MET) :             5.983ns  (required time - arrival time)
  Source:                 imblk/dtpth/reg_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imblk/dtpth/reg_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.991ns  (logic 1.182ns (29.618%)  route 2.809ns (70.382%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.624     5.145    imblk/dtpth/CLK
    SLICE_X1Y21          FDRE                                         r  imblk/dtpth/reg_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  imblk/dtpth/reg_i_reg[0]/Q
                         net (fo=10, routed)          1.136     6.737    imblk/dtpth/r_addr_im[0]
    SLICE_X3Y19          LUT4 (Prop_lut4_I3_O)        0.152     6.889 r  imblk/dtpth/reg_i[0]_i_3/O
                         net (fo=2, routed)           0.575     7.464    imblk/dtpth/reg_i[0]_i_3_n_0
    SLICE_X3Y20          LUT5 (Prop_lut5_I0_O)        0.326     7.790 r  imblk/dtpth/reg_i[2]_i_4/O
                         net (fo=2, routed)           0.433     8.223    imblk/dtpth/reg_i[2]_i_4_n_0
    SLICE_X3Y20          LUT5 (Prop_lut5_I2_O)        0.124     8.347 r  imblk/dtpth/reg_i[1]_i_2/O
                         net (fo=1, routed)           0.665     9.012    imblk/dtpth/add_resi[2]
    SLICE_X3Y20          LUT4 (Prop_lut4_I1_O)        0.124     9.136 r  imblk/dtpth/reg_i[1]_i_1/O
                         net (fo=1, routed)           0.000     9.136    imblk/dtpth/reg_i[1]_i_1_n_0
    SLICE_X3Y20          FDRE                                         r  imblk/dtpth/reg_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.508    14.849    imblk/dtpth/CLK
    SLICE_X3Y20          FDRE                                         r  imblk/dtpth/reg_i_reg[1]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X3Y20          FDRE (Setup_fdre_C_D)        0.031    15.119    imblk/dtpth/reg_i_reg[1]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -9.136    
  -------------------------------------------------------------------
                         slack                                  5.983    

Slack (MET) :             5.985ns  (required time - arrival time)
  Source:                 imblk/dtpth/reg_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imblk/dtpth/reg_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.990ns  (logic 1.410ns (35.339%)  route 2.580ns (64.661%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.624     5.145    imblk/dtpth/CLK
    SLICE_X1Y21          FDRE                                         r  imblk/dtpth/reg_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  imblk/dtpth/reg_i_reg[0]/Q
                         net (fo=10, routed)          1.136     6.737    imblk/dtpth/r_addr_im[0]
    SLICE_X3Y19          LUT4 (Prop_lut4_I3_O)        0.152     6.889 r  imblk/dtpth/reg_i[0]_i_3/O
                         net (fo=2, routed)           0.575     7.464    imblk/dtpth/reg_i[0]_i_3_n_0
    SLICE_X3Y20          LUT5 (Prop_lut5_I0_O)        0.326     7.790 r  imblk/dtpth/reg_i[2]_i_4/O
                         net (fo=2, routed)           0.433     8.223    imblk/dtpth/reg_i[2]_i_4_n_0
    SLICE_X3Y20          LUT5 (Prop_lut5_I0_O)        0.150     8.373 r  imblk/dtpth/reg_i[2]_i_3/O
                         net (fo=1, routed)           0.436     8.809    imblk/dtpth/reg_i[2]_i_3_n_0
    SLICE_X3Y20          LUT6 (Prop_lut6_I3_O)        0.326     9.135 r  imblk/dtpth/reg_i[2]_i_1/O
                         net (fo=1, routed)           0.000     9.135    imblk/dtpth/reg_i[2]_i_1_n_0
    SLICE_X3Y20          FDRE                                         r  imblk/dtpth/reg_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.508    14.849    imblk/dtpth/CLK
    SLICE_X3Y20          FDRE                                         r  imblk/dtpth/reg_i_reg[2]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X3Y20          FDRE (Setup_fdre_C_D)        0.032    15.120    imblk/dtpth/reg_i_reg[2]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                          -9.135    
  -------------------------------------------------------------------
                         slack                                  5.985    

Slack (MET) :             6.544ns  (required time - arrival time)
  Source:                 imblk/dtpth/reg_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imblk/dtpth/reg_x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.428ns  (logic 1.058ns (30.862%)  route 2.370ns (69.138%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.625     5.146    imblk/dtpth/CLK
    SLICE_X3Y20          FDRE                                         r  imblk/dtpth/reg_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.456     5.602 r  imblk/dtpth/reg_i_reg[1]/Q
                         net (fo=8, routed)           1.117     6.719    imblk/dtpth/r_addr_im[1]
    SLICE_X2Y20          LUT3 (Prop_lut3_I0_O)        0.150     6.869 r  imblk/dtpth/reg_x[1]_i_2/O
                         net (fo=2, routed)           0.586     7.456    imblk/dtpth/in[1]
    SLICE_X3Y19          LUT6 (Prop_lut6_I3_O)        0.328     7.784 r  imblk/dtpth/reg_x[3]_i_4/O
                         net (fo=2, routed)           0.667     8.450    imblk/dtpth/reg_x[3]_i_4_n_0
    SLICE_X3Y19          LUT2 (Prop_lut2_I0_O)        0.124     8.574 r  imblk/dtpth/reg_x[2]_i_1/O
                         net (fo=1, routed)           0.000     8.574    imblk/dtpth/add_res[2]
    SLICE_X3Y19          FDRE                                         r  imblk/dtpth/reg_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.508    14.849    imblk/dtpth/CLK
    SLICE_X3Y19          FDRE                                         r  imblk/dtpth/reg_x_reg[2]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X3Y19          FDRE (Setup_fdre_C_D)        0.031    15.119    imblk/dtpth/reg_x_reg[2]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -8.574    
  -------------------------------------------------------------------
                         slack                                  6.544    

Slack (MET) :             6.560ns  (required time - arrival time)
  Source:                 imblk/dtpth/reg_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imblk/dtpth/reg_x_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.456ns  (logic 1.086ns (31.422%)  route 2.370ns (68.578%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.625     5.146    imblk/dtpth/CLK
    SLICE_X3Y20          FDRE                                         r  imblk/dtpth/reg_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.456     5.602 r  imblk/dtpth/reg_i_reg[1]/Q
                         net (fo=8, routed)           1.117     6.719    imblk/dtpth/r_addr_im[1]
    SLICE_X2Y20          LUT3 (Prop_lut3_I0_O)        0.150     6.869 r  imblk/dtpth/reg_x[1]_i_2/O
                         net (fo=2, routed)           0.586     7.456    imblk/dtpth/in[1]
    SLICE_X3Y19          LUT6 (Prop_lut6_I3_O)        0.328     7.784 r  imblk/dtpth/reg_x[3]_i_4/O
                         net (fo=2, routed)           0.667     8.450    imblk/dtpth/reg_x[3]_i_4_n_0
    SLICE_X3Y19          LUT4 (Prop_lut4_I3_O)        0.152     8.602 r  imblk/dtpth/reg_x[3]_i_3/O
                         net (fo=1, routed)           0.000     8.602    imblk/dtpth/add_res[3]
    SLICE_X3Y19          FDRE                                         r  imblk/dtpth/reg_x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.508    14.849    imblk/dtpth/CLK
    SLICE_X3Y19          FDRE                                         r  imblk/dtpth/reg_x_reg[3]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X3Y19          FDRE (Setup_fdre_C_D)        0.075    15.163    imblk/dtpth/reg_x_reg[3]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                          -8.602    
  -------------------------------------------------------------------
                         slack                                  6.560    

Slack (MET) :             6.921ns  (required time - arrival time)
  Source:                 imblk/dtpth/reg_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imblk/dtpth/reg_x_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.050ns  (logic 0.934ns (30.626%)  route 2.116ns (69.374%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.625     5.146    imblk/dtpth/CLK
    SLICE_X3Y20          FDRE                                         r  imblk/dtpth/reg_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.456     5.602 r  imblk/dtpth/reg_i_reg[1]/Q
                         net (fo=8, routed)           1.117     6.719    imblk/dtpth/r_addr_im[1]
    SLICE_X2Y20          LUT3 (Prop_lut3_I0_O)        0.150     6.869 r  imblk/dtpth/reg_x[1]_i_2/O
                         net (fo=2, routed)           0.999     7.868    imblk/dtpth/in[1]
    SLICE_X3Y19          LUT2 (Prop_lut2_I1_O)        0.328     8.196 r  imblk/dtpth/reg_x[1]_i_1/O
                         net (fo=1, routed)           0.000     8.196    imblk/dtpth/add_res[1]
    SLICE_X3Y19          FDRE                                         r  imblk/dtpth/reg_x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.508    14.849    imblk/dtpth/CLK
    SLICE_X3Y19          FDRE                                         r  imblk/dtpth/reg_x_reg[1]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X3Y19          FDRE (Setup_fdre_C_D)        0.029    15.117    imblk/dtpth/reg_x_reg[1]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                          -8.196    
  -------------------------------------------------------------------
                         slack                                  6.921    

Slack (MET) :             7.669ns  (required time - arrival time)
  Source:                 imblk/dtpth/reg_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imblk/dtpth/reg_y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.353ns  (logic 0.956ns (40.637%)  route 1.397ns (59.363%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.625     5.146    imblk/dtpth/CLK
    SLICE_X3Y20          FDRE                                         r  imblk/dtpth/reg_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.456     5.602 r  imblk/dtpth/reg_i_reg[1]/Q
                         net (fo=8, routed)           1.107     6.709    imblk/dtpth/r_addr_im[1]
    SLICE_X2Y20          LUT5 (Prop_lut5_I4_O)        0.152     6.861 r  imblk/dtpth/reg_y[3]_i_2/O
                         net (fo=1, routed)           0.290     7.151    imblk/dtpth/reg_y[3]_i_2_n_0
    SLICE_X2Y20          LUT5 (Prop_lut5_I2_O)        0.348     7.499 r  imblk/dtpth/reg_y[3]_i_1/O
                         net (fo=1, routed)           0.000     7.499    imblk/dtpth/minusOp[3]
    SLICE_X2Y20          FDRE                                         r  imblk/dtpth/reg_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.508    14.849    imblk/dtpth/CLK
    SLICE_X2Y20          FDRE                                         r  imblk/dtpth/reg_y_reg[3]/C
                         clock pessimism              0.275    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X2Y20          FDRE (Setup_fdre_C_D)        0.079    15.168    imblk/dtpth/reg_y_reg[3]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                          -7.499    
  -------------------------------------------------------------------
                         slack                                  7.669    

Slack (MET) :             7.737ns  (required time - arrival time)
  Source:                 imblk/dtpth/reg_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imblk/dtpth/reg_y_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.284ns  (logic 0.704ns (30.820%)  route 1.580ns (69.179%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.624     5.145    imblk/dtpth/CLK
    SLICE_X1Y21          FDRE                                         r  imblk/dtpth/reg_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  imblk/dtpth/reg_i_reg[0]/Q
                         net (fo=10, routed)          0.834     6.435    imblk/dtpth/r_addr_im[0]
    SLICE_X1Y20          LUT3 (Prop_lut3_I0_O)        0.124     6.559 r  imblk/dtpth/reg_y[2]_i_2/O
                         net (fo=1, routed)           0.746     7.305    imblk/dtpth/sub_y[0]
    SLICE_X2Y20          LUT6 (Prop_lut6_I2_O)        0.124     7.429 r  imblk/dtpth/reg_y[2]_i_1/O
                         net (fo=1, routed)           0.000     7.429    imblk/dtpth/minusOp[2]
    SLICE_X2Y20          FDRE                                         r  imblk/dtpth/reg_y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.508    14.849    imblk/dtpth/CLK
    SLICE_X2Y20          FDRE                                         r  imblk/dtpth/reg_y_reg[2]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X2Y20          FDRE (Setup_fdre_C_D)        0.079    15.167    imblk/dtpth/reg_y_reg[2]
  -------------------------------------------------------------------
                         required time                         15.167    
                         arrival time                          -7.429    
  -------------------------------------------------------------------
                         slack                                  7.737    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 imblk/dtpth/reg_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imblk/dtpth/reg_y_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.556%)  route 0.161ns (46.444%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.586     1.469    imblk/dtpth/CLK
    SLICE_X3Y20          FDRE                                         r  imblk/dtpth/reg_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  imblk/dtpth/reg_i_reg[2]/Q
                         net (fo=8, routed)           0.161     1.771    imblk/dtpth/r_addr_im[2]
    SLICE_X2Y20          LUT6 (Prop_lut6_I5_O)        0.045     1.816 r  imblk/dtpth/reg_y[2]_i_1/O
                         net (fo=1, routed)           0.000     1.816    imblk/dtpth/minusOp[2]
    SLICE_X2Y20          FDRE                                         r  imblk/dtpth/reg_y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.855     1.982    imblk/dtpth/CLK
    SLICE_X2Y20          FDRE                                         r  imblk/dtpth/reg_y_reg[2]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X2Y20          FDRE (Hold_fdre_C_D)         0.121     1.603    imblk/dtpth/reg_y_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 rf_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imblk/dtpth/reg_y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.247ns (66.165%)  route 0.126ns (33.835%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.587     1.470    clk_IBUF_BUFG
    SLICE_X2Y19          FDCE                                         r  rf_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDCE (Prop_fdce_C_Q)         0.148     1.618 r  rf_count_reg[3]/Q
                         net (fo=2, routed)           0.126     1.744    imblk/dtpth/reg_y_reg[3]_0[3]
    SLICE_X2Y20          LUT5 (Prop_lut5_I4_O)        0.099     1.843 r  imblk/dtpth/reg_y[3]_i_1/O
                         net (fo=1, routed)           0.000     1.843    imblk/dtpth/minusOp[3]
    SLICE_X2Y20          FDRE                                         r  imblk/dtpth/reg_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.855     1.982    imblk/dtpth/CLK
    SLICE_X2Y20          FDRE                                         r  imblk/dtpth/reg_y_reg[3]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X2Y20          FDRE (Hold_fdre_C_D)         0.121     1.604    imblk/dtpth/reg_y_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 rf_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.212ns (56.456%)  route 0.164ns (43.544%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.587     1.470    clk_IBUF_BUFG
    SLICE_X2Y19          FDCE                                         r  rf_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDCE (Prop_fdce_C_Q)         0.164     1.634 r  rf_count_reg[2]/Q
                         net (fo=4, routed)           0.164     1.798    rf_count_reg[2]
    SLICE_X2Y19          LUT5 (Prop_lut5_I0_O)        0.048     1.846 r  rf_count[3]_i_2/O
                         net (fo=1, routed)           0.000     1.846    p_0_in[3]
    SLICE_X2Y19          FDCE                                         r  rf_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.856     1.983    clk_IBUF_BUFG
    SLICE_X2Y19          FDCE                                         r  rf_count_reg[3]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X2Y19          FDCE (Hold_fdce_C_D)         0.131     1.601    rf_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 rf_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.209ns (56.105%)  route 0.164ns (43.895%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.587     1.470    clk_IBUF_BUFG
    SLICE_X2Y19          FDCE                                         r  rf_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDCE (Prop_fdce_C_Q)         0.164     1.634 r  rf_count_reg[2]/Q
                         net (fo=4, routed)           0.164     1.798    rf_count_reg[2]
    SLICE_X2Y19          LUT4 (Prop_lut4_I2_O)        0.045     1.843 r  rf_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.843    p_0_in[2]
    SLICE_X2Y19          FDCE                                         r  rf_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.856     1.983    clk_IBUF_BUFG
    SLICE_X2Y19          FDCE                                         r  rf_count_reg[2]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X2Y19          FDCE (Hold_fdce_C_D)         0.121     1.591    rf_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 rf_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.077%)  route 0.198ns (48.923%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.587     1.470    clk_IBUF_BUFG
    SLICE_X2Y19          FDCE                                         r  rf_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDCE (Prop_fdce_C_Q)         0.164     1.634 r  rf_count_reg[0]/Q
                         net (fo=8, routed)           0.198     1.832    rf_count_reg[0]
    SLICE_X2Y19          LUT3 (Prop_lut3_I0_O)        0.043     1.875 r  rf_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.875    p_0_in[1]
    SLICE_X2Y19          FDCE                                         r  rf_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.856     1.983    clk_IBUF_BUFG
    SLICE_X2Y19          FDCE                                         r  rf_count_reg[1]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X2Y19          FDCE (Hold_fdce_C_D)         0.131     1.601    rf_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 rf_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.317%)  route 0.198ns (48.683%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.587     1.470    clk_IBUF_BUFG
    SLICE_X2Y19          FDCE                                         r  rf_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDCE (Prop_fdce_C_Q)         0.164     1.634 f  rf_count_reg[0]/Q
                         net (fo=8, routed)           0.198     1.832    rf_count_reg[0]
    SLICE_X2Y19          LUT2 (Prop_lut2_I1_O)        0.045     1.877 r  rf_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.877    p_0_in[0]
    SLICE_X2Y19          FDCE                                         r  rf_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.856     1.983    clk_IBUF_BUFG
    SLICE_X2Y19          FDCE                                         r  rf_count_reg[0]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X2Y19          FDCE (Hold_fdce_C_D)         0.120     1.590    rf_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 imblk/dtpth/reg_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imblk/dtpth/reg_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.033%)  route 0.193ns (50.967%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.586     1.469    imblk/dtpth/CLK
    SLICE_X3Y20          FDRE                                         r  imblk/dtpth/reg_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  imblk/dtpth/reg_i_reg[2]/Q
                         net (fo=8, routed)           0.193     1.803    imblk/dtpth/r_addr_im[2]
    SLICE_X3Y20          LUT6 (Prop_lut6_I0_O)        0.045     1.848 r  imblk/dtpth/reg_i[2]_i_1/O
                         net (fo=1, routed)           0.000     1.848    imblk/dtpth/reg_i[2]_i_1_n_0
    SLICE_X3Y20          FDRE                                         r  imblk/dtpth/reg_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.855     1.982    imblk/dtpth/CLK
    SLICE_X3Y20          FDRE                                         r  imblk/dtpth/reg_i_reg[2]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X3Y20          FDRE (Hold_fdre_C_D)         0.092     1.561    imblk/dtpth/reg_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 rf_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imblk/dtpth/reg_y_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.210ns (47.694%)  route 0.230ns (52.306%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.587     1.470    clk_IBUF_BUFG
    SLICE_X2Y19          FDCE                                         r  rf_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDCE (Prop_fdce_C_Q)         0.164     1.634 f  rf_count_reg[0]/Q
                         net (fo=8, routed)           0.230     1.864    imblk/cntrlU/reg_y_reg[0][0]
    SLICE_X2Y18          LUT3 (Prop_lut3_I0_O)        0.046     1.910 r  imblk/cntrlU/reg_y[0]_i_1/O
                         net (fo=1, routed)           0.000     1.910    imblk/dtpth/reg_y_reg[0]_0[0]
    SLICE_X2Y18          FDRE                                         r  imblk/dtpth/reg_y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.857     1.984    imblk/dtpth/CLK
    SLICE_X2Y18          FDRE                                         r  imblk/dtpth/reg_y_reg[0]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X2Y18          FDRE (Hold_fdre_C_D)         0.133     1.618    imblk/dtpth/reg_y_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 imblk/dtpth/reg_st_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imblk/dtpth/reg_st_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.291%)  route 0.199ns (51.709%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.583     1.466    imblk/dtpth/CLK
    SLICE_X0Y23          FDRE                                         r  imblk/dtpth/reg_st_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  imblk/dtpth/reg_st_reg/Q
                         net (fo=4, routed)           0.199     1.806    imblk/dtpth/status_OBUF
    SLICE_X0Y23          LUT2 (Prop_lut2_I0_O)        0.045     1.851 r  imblk/dtpth/reg_st_i_1/O
                         net (fo=1, routed)           0.000     1.851    imblk/dtpth/reg_st_i_1_n_0
    SLICE_X0Y23          FDRE                                         r  imblk/dtpth/reg_st_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.851     1.978    imblk/dtpth/CLK
    SLICE_X0Y23          FDRE                                         r  imblk/dtpth/reg_st_reg/C
                         clock pessimism             -0.512     1.466    
    SLICE_X0Y23          FDRE (Hold_fdre_C_D)         0.091     1.557    imblk/dtpth/reg_st_reg
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 imblk/cntrlU/FSM_onehot_pr_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            imblk/cntrlU/FSM_onehot_pr_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.212%)  route 0.208ns (52.788%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.585     1.468    imblk/cntrlU/CLK
    SLICE_X0Y21          FDPE                                         r  imblk/cntrlU/FSM_onehot_pr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDPE (Prop_fdpe_C_Q)         0.141     1.609 r  imblk/cntrlU/FSM_onehot_pr_state_reg[0]/Q
                         net (fo=9, routed)           0.208     1.817    imblk/cntrlU/Q[0]
    SLICE_X0Y21          LUT5 (Prop_lut5_I4_O)        0.045     1.862 r  imblk/cntrlU/FSM_onehot_pr_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.862    imblk/cntrlU/FSM_onehot_pr_state[0]_i_1_n_0
    SLICE_X0Y21          FDPE                                         r  imblk/cntrlU/FSM_onehot_pr_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.854     1.981    imblk/cntrlU/CLK
    SLICE_X0Y21          FDPE                                         r  imblk/cntrlU/FSM_onehot_pr_state_reg[0]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X0Y21          FDPE (Hold_fdpe_C_D)         0.091     1.559    imblk/cntrlU/FSM_onehot_pr_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.303    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X0Y21    imblk/cntrlU/FSM_onehot_pr_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y21    imblk/cntrlU/FSM_onehot_pr_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y21    imblk/cntrlU/FSM_onehot_pr_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y21    imblk/dtpth/reg_i_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y20    imblk/dtpth/reg_i_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y20    imblk/dtpth/reg_i_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y23    imblk/dtpth/reg_st_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y18    imblk/dtpth/reg_x_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y19    imblk/dtpth/reg_x_reg[1]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    imblk/cntrlU/FSM_onehot_pr_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    imblk/cntrlU/FSM_onehot_pr_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    imblk/cntrlU/FSM_onehot_pr_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    imblk/cntrlU/FSM_onehot_pr_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    imblk/cntrlU/FSM_onehot_pr_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    imblk/cntrlU/FSM_onehot_pr_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y21    imblk/dtpth/reg_i_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y21    imblk/dtpth/reg_i_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y20    imblk/dtpth/reg_i_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y20    imblk/dtpth/reg_i_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    imblk/dtpth/reg_st_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y24    regf/array_reg_reg[12][0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y24    regf/array_reg_reg[12][1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y24    regf/array_reg_reg[12][2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y24    regf/array_reg_reg[12][3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y23    regf/array_reg_reg[13][0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y23    regf/array_reg_reg[13][1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y23    regf/array_reg_reg[13][2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y23    regf/array_reg_reg[13][3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y23    regf/array_reg_reg[14][0]/C



