This is a static EDA analyzer tool.

Features:
- Parse bare bones Verilog
- Analyze worst slack, worst node, critical path


To run:
cmake ..
make -j
./sta or gdb ./sta