--- simple_interface_from_uhdm.il	2025-07-24 17:45:14.077257717 -0700
+++ simple_interface_from_verilog.il	2025-07-24 17:45:14.125258324 -0700
@@ -1,21 +1,37 @@
 # Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
-autoidx 13
-attribute \src "dut.sv:58.5-61.7"
-module $paramod\submodule\WIDTH=s32'00000000000000000000000000001000
+autoidx 9
+attribute \hdlname "data_bus_if"
+attribute \dynports 1
+attribute \is_interface 1
+attribute \src "dut.sv:0.0-0.0"
+module $paramod\data_bus_if\WIDTH=s32'00000000000000000000000000001000
   parameter \WIDTH 8
-  wire width 8 $auto$rtlil.cc:3004:And$6
-  attribute \interface_port 1
-  attribute \src "dut.sv:23.22-23.25"
-  wire inout 1 \bus
-  attribute \src "dut.sv:5.23-5.24"
-  wire width 8 \bus.a
-  attribute \src "dut.sv:6.23-6.24"
-  wire width 8 \bus.b
-  attribute \src "dut.sv:7.23-7.24"
-  wire width 8 \bus.c
+end
+attribute \hdlname "data_bus_if"
+attribute \dynports 1
+attribute \is_interface 1
+attribute \src "dut.sv:0.0-0.0"
+module $paramod\data_bus_if\WIDTH=s32'00000000000000000000000000010000
+  parameter \WIDTH 16
+end
+attribute \hdlname "submodule"
+attribute \dynports 1
+attribute \interfaces_replaced_in_module 1
+attribute \src "dut.sv:20.1-28.10"
+module $paramod\submodule\WIDTH=s32'00000000000000000000000000001000$interfaces$$paramod\data_bus_if\WIDTH=s32'00000000000000000000000000001000
+  parameter \WIDTH 8
+  attribute \src "dut.sv:27.18-27.31"
+  wire width 8 $and$dut.sv:27$7_Y
+  attribute \src "dut.sv:0.0-0.0"
+  wire width 8 input 2 \bus.a
+  attribute \src "dut.sv:0.0-0.0"
+  wire width 8 input 3 \bus.b
+  attribute \src "dut.sv:0.0-0.0"
+  wire width 8 input 4 \bus.c
   attribute \src "dut.sv:24.30-24.33"
-  wire width 8 output 2 \out
-  cell $and $auto$expression.cpp:219:import_operation$5
+  wire width 8 output 1 \out
+  attribute \src "dut.sv:27.18-27.31"
+  cell $and $and$dut.sv:27$7
     parameter \A_SIGNED 0
     parameter \A_WIDTH 8
     parameter \B_SIGNED 0
@@ -23,56 +39,61 @@
     parameter \Y_WIDTH 8
     connect \A \bus.a
     connect \B \bus.b
-    connect \Y $auto$rtlil.cc:3004:And$6
+    connect \Y $and$dut.sv:27$7_Y
   end
-  cell $and $auto$expression.cpp:219:import_operation$7
+  attribute \src "dut.sv:27.18-27.39"
+  cell $and $and$dut.sv:27$8
     parameter \A_SIGNED 0
     parameter \A_WIDTH 8
     parameter \B_SIGNED 0
     parameter \B_WIDTH 8
     parameter \Y_WIDTH 8
-    connect \A $auto$rtlil.cc:3004:And$6
+    connect \A $and$dut.sv:27$7_Y
     connect \B \bus.c
     connect \Y \out
   end
 end
-attribute \src "dut.sv:70.5-73.7"
-module $paramod\submodule\WIDTH=s32'00000000000000000000000000010000
+attribute \hdlname "submodule"
+attribute \dynports 1
+attribute \interfaces_replaced_in_module 1
+attribute \src "dut.sv:20.1-28.10"
+module $paramod\submodule\WIDTH=s32'00000000000000000000000000010000$interfaces$$paramod\data_bus_if\WIDTH=s32'00000000000000000000000000010000
   parameter \WIDTH 16
-  wire width 16 $auto$rtlil.cc:3004:And$10
-  attribute \interface_port 1
-  attribute \src "dut.sv:23.22-23.25"
-  wire inout 1 \bus
-  attribute \src "dut.sv:5.23-5.24"
-  wire width 16 \bus.a
-  attribute \src "dut.sv:6.23-6.24"
-  wire width 16 \bus.b
-  attribute \src "dut.sv:7.23-7.24"
-  wire width 16 \bus.c
+  attribute \src "dut.sv:27.18-27.31"
+  wire width 16 $and$dut.sv:27$5_Y
+  attribute \src "dut.sv:0.0-0.0"
+  wire width 16 input 2 \bus.a
+  attribute \src "dut.sv:0.0-0.0"
+  wire width 16 input 3 \bus.b
+  attribute \src "dut.sv:0.0-0.0"
+  wire width 16 input 4 \bus.c
   attribute \src "dut.sv:24.30-24.33"
-  wire width 16 output 2 \out
-  cell $and $auto$expression.cpp:219:import_operation$11
+  wire width 16 output 1 \out
+  attribute \src "dut.sv:27.18-27.31"
+  cell $and $and$dut.sv:27$5
     parameter \A_SIGNED 0
     parameter \A_WIDTH 16
     parameter \B_SIGNED 0
     parameter \B_WIDTH 16
     parameter \Y_WIDTH 16
-    connect \A $auto$rtlil.cc:3004:And$10
-    connect \B \bus.c
-    connect \Y \out
+    connect \A \bus.a
+    connect \B \bus.b
+    connect \Y $and$dut.sv:27$5_Y
   end
-  cell $and $auto$expression.cpp:219:import_operation$9
+  attribute \src "dut.sv:27.18-27.39"
+  cell $and $and$dut.sv:27$6
     parameter \A_SIGNED 0
     parameter \A_WIDTH 16
     parameter \B_SIGNED 0
     parameter \B_WIDTH 16
     parameter \Y_WIDTH 16
-    connect \A \bus.a
-    connect \B \bus.b
-    connect \Y $auto$rtlil.cc:3004:And$10
+    connect \A $and$dut.sv:27$5_Y
+    connect \B \bus.c
+    connect \Y \out
   end
 end
 attribute \top 1
+attribute \interfaces_replaced_in_module 1
 attribute \src "dut.sv:30.1-75.10"
 module \simple_interface
   attribute \src "dut.sv:31.25-31.27"
@@ -87,38 +108,23 @@
   wire width 8 input 5 \b2
   attribute \src "dut.sv:33.29-33.31"
   wire width 16 input 8 \b3
-  attribute \unused_bits "0"
-  wire \bus1
-  attribute \src "dut.sv:5.23-5.24"
-  attribute \unused_bits "0 1 2 3 4 5 6 7"
+  attribute \src "dut.sv:0.0-0.0"
   wire width 8 \bus1.a
-  attribute \src "dut.sv:6.23-6.24"
-  attribute \unused_bits "0 1 2 3 4 5 6 7"
+  attribute \src "dut.sv:0.0-0.0"
   wire width 8 \bus1.b
-  attribute \src "dut.sv:7.23-7.24"
-  attribute \unused_bits "0 1 2 3 4 5 6 7"
+  attribute \src "dut.sv:0.0-0.0"
   wire width 8 \bus1.c
-  attribute \unused_bits "0"
-  wire \bus2
-  attribute \src "dut.sv:5.23-5.24"
-  attribute \unused_bits "0 1 2 3 4 5 6 7"
+  attribute \src "dut.sv:0.0-0.0"
   wire width 8 \bus2.a
-  attribute \src "dut.sv:6.23-6.24"
-  attribute \unused_bits "0 1 2 3 4 5 6 7"
+  attribute \src "dut.sv:0.0-0.0"
   wire width 8 \bus2.b
-  attribute \src "dut.sv:7.23-7.24"
-  attribute \unused_bits "0 1 2 3 4 5 6 7"
+  attribute \src "dut.sv:0.0-0.0"
   wire width 8 \bus2.c
-  attribute \unused_bits "0"
-  wire \bus3
-  attribute \src "dut.sv:5.23-5.24"
-  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15"
+  attribute \src "dut.sv:0.0-0.0"
   wire width 16 \bus3.a
-  attribute \src "dut.sv:6.23-6.24"
-  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15"
+  attribute \src "dut.sv:0.0-0.0"
   wire width 16 \bus3.b
-  attribute \src "dut.sv:7.23-7.24"
-  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15"
+  attribute \src "dut.sv:0.0-0.0"
   wire width 16 \bus3.c
   attribute \src "dut.sv:31.33-31.35"
   wire width 8 input 3 \c1
@@ -132,16 +138,25 @@
   wire width 8 output 11 \out2
   attribute \src "dut.sv:36.25-36.29"
   wire width 16 output 12 \out3
-  cell $paramod\submodule\WIDTH=s32'00000000000000000000000000001000 \inst1
-    connect \bus \bus1
+  attribute \src "dut.sv:58.28-61.6"
+  cell $paramod\submodule\WIDTH=s32'00000000000000000000000000001000$interfaces$$paramod\data_bus_if\WIDTH=s32'00000000000000000000000000001000 \inst1
+    connect \bus.a \a1
+    connect \bus.b \b1
+    connect \bus.c \c1
     connect \out \out1
   end
-  cell $paramod\submodule\WIDTH=s32'00000000000000000000000000001000 \inst2
-    connect \bus \bus2
+  attribute \src "dut.sv:64.28-67.6"
+  cell $paramod\submodule\WIDTH=s32'00000000000000000000000000001000$interfaces$$paramod\data_bus_if\WIDTH=s32'00000000000000000000000000001000 \inst2
+    connect \bus.a \a2
+    connect \bus.b \b2
+    connect \bus.c \c2
     connect \out \out2
   end
-  cell $paramod\submodule\WIDTH=s32'00000000000000000000000000010000 \inst3
-    connect \bus \bus3
+  attribute \src "dut.sv:70.29-73.6"
+  cell $paramod\submodule\WIDTH=s32'00000000000000000000000000010000$interfaces$$paramod\data_bus_if\WIDTH=s32'00000000000000000000000000010000 \inst3
+    connect \bus.a \a3
+    connect \bus.b \b3
+    connect \bus.c \c3
     connect \out \out3
   end
   connect \bus1.a \a1
