

<!-- Generated by Doxygen 1.7.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_9fd71c1ac00056e7d855336b2291c56c.html">bertos</a>      </li>
      <li class="navelem"><a class="el" href="dir_a5de7543e32a5f073daa04f8834eb5fd.html">cpu</a>      </li>
      <li class="navelem"><a class="el" href="dir_b85b1b77342b0233aa6bdb4655adc5e9.html">cortex-m3</a>      </li>
      <li class="navelem"><a class="el" href="dir_efaa2b5bef00a4057a273934eac082e5.html">io</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">sam3_uart.h</div>  </div>
</div>
<div class="contents">
<a href="sam3__uart_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00036"></a>00036 <span class="preprocessor">#ifndef SAM3_UART_H</span>
<a name="l00037"></a>00037 <span class="preprocessor"></span><span class="preprocessor">#define SAM3_UART_H</span>
<a name="l00038"></a>00038 <span class="preprocessor"></span>
<a name="l00042"></a>00042 <span class="comment">/*\{*/</span>
<a name="l00043"></a>00043 <span class="preprocessor">#if CPU_CM3_SAM3N</span>
<a name="l00044"></a>00044 <span class="preprocessor"></span><span class="preprocessor">    #define UART0_BASE  0x400E0600</span>
<a name="l00045"></a>00045 <span class="preprocessor"></span><span class="preprocessor">#elif CPU_CM3_SAM3U</span>
<a name="l00046"></a>00046 <span class="preprocessor"></span><span class="preprocessor">    #define UART0_BASE  0x400E0600</span>
<a name="l00047"></a>00047 <span class="preprocessor"></span><span class="preprocessor">    #define UART1_BASE  0x400E0800</span>
<a name="l00048"></a>00048 <span class="preprocessor"></span><span class="preprocessor">#elif CPU_CM3_SAM3X</span>
<a name="l00049"></a>00049 <span class="preprocessor"></span><span class="preprocessor">    #define UART0_BASE  0x400E0800</span>
<a name="l00050"></a>00050 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00051"></a>00051 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00052"></a>00052 
<a name="l00056"></a>00056 <span class="comment">/*\{*/</span>
<a name="l00057"></a><a class="code" href="sam3__uart_8h.html#afbdd5a1daa050d08e7b15869ecbcc231">00057</a> <span class="preprocessor">#define UART_CR_OFF       0x000  //&lt; Control Register</span>
<a name="l00058"></a><a class="code" href="sam3__uart_8h.html#ae2b29c7d933a246dc1e544f10a69cdd5">00058</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_MR_OFF       0x004  //&lt; Mode Register</span>
<a name="l00059"></a><a class="code" href="sam3__uart_8h.html#aa21d9681960fa590916b28176e36adb8">00059</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_IER_OFF      0x008  //&lt; Interrupt Enable Register</span>
<a name="l00060"></a><a class="code" href="sam3__uart_8h.html#a395134551dbd430a558cd66d2c1596f9">00060</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_IDR_OFF      0x00C  //&lt; Interrupt Disable Register</span>
<a name="l00061"></a><a class="code" href="sam3__uart_8h.html#a85782040479d49fbba5f8db86b974358">00061</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_IMR_OFF      0x010  //&lt; Interrupt Mask Register</span>
<a name="l00062"></a><a class="code" href="sam3__uart_8h.html#af8ff33ef593f974c2dda7eefd0e39b68">00062</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_SR_OFF       0x014  //&lt; Status Register</span>
<a name="l00063"></a><a class="code" href="sam3__uart_8h.html#a4d0bd77e9cd9b5a0e7c5a8685e15b642">00063</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_RHR_OFF      0x018  //&lt; Receive Holding Register</span>
<a name="l00064"></a><a class="code" href="sam3__uart_8h.html#a699bd635bd71a18c5539e7eb710ff510">00064</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_THR_OFF      0x01C  //&lt; Transmit Holding Register</span>
<a name="l00065"></a><a class="code" href="sam3__uart_8h.html#a734867ae939391205590298c27eca0fd">00065</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_BRGR_OFF     0x020  //&lt; Baud Rate Generator Register</span>
<a name="l00066"></a>00066 <span class="preprocessor"></span>
<a name="l00067"></a><a class="code" href="sam3__uart_8h.html#a042754e2e9f8d30eee48104c79cfcdf8">00067</a> <span class="preprocessor">#define UART_RPR_OFF      0x100  //&lt; Receive Pointer Register</span>
<a name="l00068"></a><a class="code" href="sam3__uart_8h.html#a2e43b4058ed63d59853ea16c6d598217">00068</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_RCR_OFF      0x104  //&lt; Receive Counter Register</span>
<a name="l00069"></a><a class="code" href="sam3__uart_8h.html#a6c032e550f44dd32fc7443fb195b5830">00069</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_TPR_OFF      0x108  //&lt; Transmit Pointer Register</span>
<a name="l00070"></a><a class="code" href="sam3__uart_8h.html#a457744689c4321830e4d67260ba42157">00070</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_TCR_OFF      0x10C  //&lt; Transmit Counter Register</span>
<a name="l00071"></a><a class="code" href="sam3__uart_8h.html#a893dfeb6a9e4b31174f410b524184159">00071</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_RNPR_OFF     0x110  //&lt; Receive Next Pointer Register</span>
<a name="l00072"></a><a class="code" href="sam3__uart_8h.html#ab288cf67af7a51315629c895bcf8f589">00072</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_RNCR_OFF     0x114  //&lt; Receive Next Counter Register</span>
<a name="l00073"></a><a class="code" href="sam3__uart_8h.html#a7d7532a7b77f4dca39ec59e27eb709d2">00073</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_TNPR_OFF     0x118  //&lt; Transmit Next Pointer Register</span>
<a name="l00074"></a><a class="code" href="sam3__uart_8h.html#a1df23ad2097d81464fe1d419023aba91">00074</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_TNCR_OFF     0x11C  //&lt; Transmit Next Counter Register</span>
<a name="l00075"></a><a class="code" href="sam3__uart_8h.html#a879c2f4707ca83c168bf26e079c9ef22">00075</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_PTCR_OFF     0x120  //&lt; Transfer Control Register</span>
<a name="l00076"></a><a class="code" href="sam3__uart_8h.html#a815404e28b7bcb3c38569e2a5367a047">00076</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_PTSR_OFF     0x124  //&lt; Transfer Status Register</span>
<a name="l00077"></a>00077 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00078"></a>00078 
<a name="l00082"></a>00082 <span class="comment">/*\{*/</span>
<a name="l00083"></a>00083 <span class="preprocessor">#if defined(UART0_BASE)</span>
<a name="l00084"></a>00084 <span class="preprocessor"></span><span class="preprocessor">    #define UART0_ACCESS(offset) (*((reg32_t *)(UART0_BASE + (offset))))</span>
<a name="l00085"></a>00085 <span class="preprocessor"></span>
<a name="l00086"></a>00086 <span class="preprocessor">    #define UART_CR     UART0_ACCESS(UART_CR_OFF)   //&lt; Control Register</span>
<a name="l00087"></a>00087 <span class="preprocessor"></span><span class="preprocessor">    #define UART_MR     UART0_ACCESS(UART_MR_OFF)   //&lt; Mode Register</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span><span class="preprocessor">    #define UART_IER    UART0_ACCESS(UART_IER_OFF)  //&lt; Interrupt Enable Register</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span><span class="preprocessor">    #define UART_IDR    UART0_ACCESS(UART_IDR_OFF)  //&lt; Interrupt Disable Register</span>
<a name="l00090"></a>00090 <span class="preprocessor"></span><span class="preprocessor">    #define UART_IMR    UART0_ACCESS(UART_IMR_OFF)  //&lt; Interrupt Mask Register</span>
<a name="l00091"></a>00091 <span class="preprocessor"></span><span class="preprocessor">    #define UART_SR     UART0_ACCESS(UART_SR_OFF)   //&lt; Status Register</span>
<a name="l00092"></a>00092 <span class="preprocessor"></span><span class="preprocessor">    #define UART_RHR    UART0_ACCESS(UART_RHR_OFF)  //&lt; Receive Holding Register</span>
<a name="l00093"></a>00093 <span class="preprocessor"></span><span class="preprocessor">    #define UART_THR    UART0_ACCESS(UART_THR_OFF)  //&lt; Transmit Holding Register</span>
<a name="l00094"></a>00094 <span class="preprocessor"></span><span class="preprocessor">    #define UART_BRGR   UART0_ACCESS(UART_BRGR_OFF) //&lt; Baud Rate Generator Register</span>
<a name="l00095"></a>00095 <span class="preprocessor"></span>
<a name="l00096"></a>00096 <span class="preprocessor">    #define UART_RPR    UART0_ACCESS(UART_RPR_OFF)  //&lt; Receive Pointer Register</span>
<a name="l00097"></a>00097 <span class="preprocessor"></span><span class="preprocessor">    #define UART_RCR    UART0_ACCESS(UART_RCR_OFF)  //&lt; Receive Counter Register</span>
<a name="l00098"></a>00098 <span class="preprocessor"></span><span class="preprocessor">    #define UART_TPR    UART0_ACCESS(UART_TPR_OFF)  //&lt; Transmit Pointer Register</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span><span class="preprocessor">    #define UART_TCR    UART0_ACCESS(UART_TCR_OFF)  //&lt; Transmit Counter Register</span>
<a name="l00100"></a>00100 <span class="preprocessor"></span><span class="preprocessor">    #define UART_RNPR   UART0_ACCESS(UART_RNPR_OFF) //&lt; Receive Next Pointer Register</span>
<a name="l00101"></a>00101 <span class="preprocessor"></span><span class="preprocessor">    #define UART_RNCR   UART0_ACCESS(UART_RNCR_OFF) //&lt; Receive Next Counter Register</span>
<a name="l00102"></a>00102 <span class="preprocessor"></span><span class="preprocessor">    #define UART_TNPR   UART0_ACCESS(UART_TNPR_OFF) //&lt; Transmit Next Pointer Register</span>
<a name="l00103"></a>00103 <span class="preprocessor"></span><span class="preprocessor">    #define UART_TNCR   UART0_ACCESS(UART_TNCR_OFF) //&lt; Transmit Next Counter Register</span>
<a name="l00104"></a>00104 <span class="preprocessor"></span><span class="preprocessor">    #define UART_PTCR   UART0_ACCESS(UART_PTCR_OFF) //&lt; Transfer Control Register</span>
<a name="l00105"></a>00105 <span class="preprocessor"></span><span class="preprocessor">    #define UART_PTSR   UART0_ACCESS(UART_PTSR_OFF) //&lt; Transfer Status Register</span>
<a name="l00106"></a>00106 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* UART0_BASE */</span>
<a name="l00107"></a>00107 
<a name="l00108"></a>00108 <span class="preprocessor">#if defined(UART1_BASE)</span>
<a name="l00109"></a>00109 <span class="preprocessor"></span><span class="preprocessor">    #define UART1_ACCESS(offset) (*((reg32_t *)(UART1_BASE + (offset))))</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span>
<a name="l00111"></a>00111 <span class="preprocessor">    #define UART_CR     UART1_ACCESS(UART_CR_OFF)   //&lt; Control Register</span>
<a name="l00112"></a>00112 <span class="preprocessor"></span><span class="preprocessor">    #define UART_MR     UART1_ACCESS(UART_MR_OFF)   //&lt; Mode Register</span>
<a name="l00113"></a>00113 <span class="preprocessor"></span><span class="preprocessor">    #define UART_IER    UART1_ACCESS(UART_IER_OFF)  //&lt; Interrupt Enable Register</span>
<a name="l00114"></a>00114 <span class="preprocessor"></span><span class="preprocessor">    #define UART_IDR    UART1_ACCESS(UART_IDR_OFF)  //&lt; Interrupt Disable Register</span>
<a name="l00115"></a>00115 <span class="preprocessor"></span><span class="preprocessor">    #define UART_IMR    UART1_ACCESS(UART_IMR_OFF)  //&lt; Interrupt Mask Register</span>
<a name="l00116"></a>00116 <span class="preprocessor"></span><span class="preprocessor">    #define UART_SR     UART1_ACCESS(UART_SR_OFF)   //&lt; Status Register</span>
<a name="l00117"></a>00117 <span class="preprocessor"></span><span class="preprocessor">    #define UART_RHR    UART1_ACCESS(UART_RHR_OFF)  //&lt; Receive Holding Register</span>
<a name="l00118"></a>00118 <span class="preprocessor"></span><span class="preprocessor">    #define UART_THR    UART1_ACCESS(UART_THR_OFF)  //&lt; Transmit Holding Register</span>
<a name="l00119"></a>00119 <span class="preprocessor"></span><span class="preprocessor">    #define UART_BRGR   UART1_ACCESS(UART_BRGR_OFF) //&lt; Baud Rate Generator Register</span>
<a name="l00120"></a>00120 <span class="preprocessor"></span>
<a name="l00121"></a>00121 <span class="preprocessor">    #define UART_RPR    UART1_ACCESS(UART_RPR_OFF)  //&lt; Receive Pointer Register</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span><span class="preprocessor">    #define UART_RCR    UART1_ACCESS(UART_RCR_OFF)  //&lt; Receive Counter Register</span>
<a name="l00123"></a>00123 <span class="preprocessor"></span><span class="preprocessor">    #define UART_TPR    UART1_ACCESS(UART_TPR_OFF)  //&lt; Transmit Pointer Register</span>
<a name="l00124"></a>00124 <span class="preprocessor"></span><span class="preprocessor">    #define UART_TCR    UART1_ACCESS(UART_TCR_OFF)  //&lt; Transmit Counter Register</span>
<a name="l00125"></a>00125 <span class="preprocessor"></span><span class="preprocessor">    #define UART_RNPR   UART1_ACCESS(UART_RNPR_OFF) //&lt; Receive Next Pointer Register</span>
<a name="l00126"></a>00126 <span class="preprocessor"></span><span class="preprocessor">    #define UART_RNCR   UART1_ACCESS(UART_RNCR_OFF) //&lt; Receive Next Counter Register</span>
<a name="l00127"></a>00127 <span class="preprocessor"></span><span class="preprocessor">    #define UART_TNPR   UART1_ACCESS(UART_TNPR_OFF) //&lt; Transmit Next Pointer Register</span>
<a name="l00128"></a>00128 <span class="preprocessor"></span><span class="preprocessor">    #define UART_TNCR   UART1_ACCESS(UART_TNCR_OFF) //&lt; Transmit Next Counter Register</span>
<a name="l00129"></a>00129 <span class="preprocessor"></span><span class="preprocessor">    #define UART_PTCR   UART1_ACCESS(UART_PTCR_OFF) //&lt; Transfer Control Register</span>
<a name="l00130"></a>00130 <span class="preprocessor"></span><span class="preprocessor">    #define UART_PTSR   UART1_ACCESS(UART_PTSR_OFF) //&lt; Transfer Status Register</span>
<a name="l00131"></a>00131 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* UART0_BASE */</span>
<a name="l00132"></a>00132 <span class="comment">/*\}*/</span>
<a name="l00133"></a>00133 
<a name="l00137"></a>00137 <span class="comment">/*\{*/</span>
<a name="l00138"></a><a class="code" href="sam3__uart_8h.html#ab2193c2bb327b5df1c99da7956a07031">00138</a> <span class="preprocessor">#define UART_CR_RSTRX     2  //&lt; Reset Receiver</span>
<a name="l00139"></a><a class="code" href="sam3__uart_8h.html#adb048d2ffec0172e0845678f564a1b4a">00139</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_CR_RSTTX     3  //&lt; Reset Transmitter</span>
<a name="l00140"></a><a class="code" href="sam3__uart_8h.html#a5c00b17618413c54bda1d45350afb693">00140</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_CR_RXEN      4  //&lt; Receiver Enable</span>
<a name="l00141"></a><a class="code" href="sam3__uart_8h.html#a8fc6e9b08440c7c0c79312f16b66b5a8">00141</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_CR_RXDIS     5  //&lt; Receiver Disable</span>
<a name="l00142"></a><a class="code" href="sam3__uart_8h.html#a8a305762b980c740221e6ead8d8aee87">00142</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_CR_TXEN      6  //&lt; Transmitter Enable</span>
<a name="l00143"></a><a class="code" href="sam3__uart_8h.html#ab822b68f656ad659006963366cd63ce1">00143</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_CR_TXDIS     7  //&lt; Transmitter Disable</span>
<a name="l00144"></a><a class="code" href="sam3__uart_8h.html#ac3208ecbd03dcec5be5637b0b4e117ab">00144</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_CR_RSTSTA    8  //&lt; Reset Status Bits</span>
<a name="l00145"></a>00145 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00146"></a>00146 
<a name="l00150"></a>00150 <span class="comment">/*\{*/</span>
<a name="l00151"></a><a class="code" href="sam3__uart_8h.html#a3d9f128fe7583e8cc624a3d95a3085c4">00151</a> <span class="preprocessor">#define UART_MR_PAR_SHIFT                9                             //&lt; Parity Type shift</span>
<a name="l00152"></a><a class="code" href="sam3__uart_8h.html#aae8dc4d934175eadaf7ae0b8527a5c6f">00152</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_MR_PAR_MASK                 (0x7 &lt;&lt; UART_MR_PAR_SHIFT)    //&lt; Parity Type mask</span>
<a name="l00153"></a><a class="code" href="sam3__uart_8h.html#a58e1dbcc23c373c5f04c6ab379358667">00153</a> <span class="preprocessor"></span><span class="preprocessor">#define   UART_MR_PAR_EVEN               (0x0 &lt;&lt; UART_MR_PAR_SHIFT)    //&lt; Even parity</span>
<a name="l00154"></a><a class="code" href="sam3__uart_8h.html#a8c07ddf3d0b3b5ff6a5da3deb16305c1">00154</a> <span class="preprocessor"></span><span class="preprocessor">#define   UART_MR_PAR_ODD                (0x1 &lt;&lt; UART_MR_PAR_SHIFT)    //&lt; Odd parity</span>
<a name="l00155"></a><a class="code" href="sam3__uart_8h.html#a317b78316846e62f55091f9efd658ba7">00155</a> <span class="preprocessor"></span><span class="preprocessor">#define   UART_MR_PAR_SPACE              (0x2 &lt;&lt; UART_MR_PAR_SHIFT)    //&lt; Space: parity forced to 0</span>
<a name="l00156"></a><a class="code" href="sam3__uart_8h.html#ad544c514b6bd05c616ea9d470b96a72f">00156</a> <span class="preprocessor"></span><span class="preprocessor">#define   UART_MR_PAR_MARK               (0x3 &lt;&lt; UART_MR_PAR_SHIFT)    //&lt; Mark: parity forced to 1</span>
<a name="l00157"></a><a class="code" href="sam3__uart_8h.html#af355d1f016ec0085bc24f4ad2b31bd30">00157</a> <span class="preprocessor"></span><span class="preprocessor">#define   UART_MR_PAR_NO                 (0x4 &lt;&lt; UART_MR_PAR_SHIFT)    //&lt; No parity</span>
<a name="l00158"></a><a class="code" href="sam3__uart_8h.html#a05dbaa82334b50f0d99b01330d044994">00158</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_MR_CHMODE_SHIFT             14                            //&lt; Channel Mode shift</span>
<a name="l00159"></a><a class="code" href="sam3__uart_8h.html#abe905c862a4b1cf4699560c0ee1cb0d3">00159</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_MR_CHMODE_MASK              (0x3 &lt;&lt; UART_MR_CHMODE_SHIFT) //&lt; Channel Mode mask</span>
<a name="l00160"></a><a class="code" href="sam3__uart_8h.html#a2761793c6a7ac89444965deb9147b9c7">00160</a> <span class="preprocessor"></span><span class="preprocessor">#define   UART_MR_CHMODE_NORMAL          (0x0 &lt;&lt; UART_MR_CHMODE_SHIFT) //&lt; Normal Mode</span>
<a name="l00161"></a><a class="code" href="sam3__uart_8h.html#a3e7e86c1dbd250fe7a0edd0a0bf712d1">00161</a> <span class="preprocessor"></span><span class="preprocessor">#define   UART_MR_CHMODE_AUTOMATIC       (0x1 &lt;&lt; UART_MR_CHMODE_SHIFT) //&lt; Automatic Echo</span>
<a name="l00162"></a><a class="code" href="sam3__uart_8h.html#accdee7be5b1c4193e9b5db7a4470af3d">00162</a> <span class="preprocessor"></span><span class="preprocessor">#define   UART_MR_CHMODE_LOCAL_LOOPBACK  (0x2 &lt;&lt; UART_MR_CHMODE_SHIFT) //&lt; Local Loopback</span>
<a name="l00163"></a><a class="code" href="sam3__uart_8h.html#a8418adfee235ea37e74a0d9222724c13">00163</a> <span class="preprocessor"></span><span class="preprocessor">#define   UART_MR_CHMODE_REMOTE_LOOPBACK (0x3 &lt;&lt; UART_MR_CHMODE_SHIFT) //&lt; Remote Loopback</span>
<a name="l00164"></a>00164 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00165"></a>00165 
<a name="l00169"></a>00169 <span class="comment">/*\{*/</span>
<a name="l00170"></a><a class="code" href="sam3__uart_8h.html#ae91205d0a3bd44a7b29497c1035725f5">00170</a> <span class="preprocessor">#define UART_IER_RXRDY    0   //&lt; Enable RXRDY Interrupt</span>
<a name="l00171"></a><a class="code" href="sam3__uart_8h.html#a7442c681ca6f58db5bfa79fa74942bc1">00171</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_IER_TXRDY    1   //&lt; Enable TXRDY Interrupt</span>
<a name="l00172"></a><a class="code" href="sam3__uart_8h.html#ad0035b86bd77cd0773d14164fb030828">00172</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_IER_ENDRX    3   //&lt; Enable End of Receive Transfer Interrupt</span>
<a name="l00173"></a><a class="code" href="sam3__uart_8h.html#a69cf2f4ded77a2f01f0d8fd60931477e">00173</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_IER_ENDTX    4   //&lt; Enable End of Transmit Interrupt</span>
<a name="l00174"></a><a class="code" href="sam3__uart_8h.html#a173a502ba67a72b18825ac86c9d4ab2d">00174</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_IER_OVRE     5   //&lt; Enable Overrun Error Interrupt</span>
<a name="l00175"></a><a class="code" href="sam3__uart_8h.html#a7b48d18e45d9044a4b3f05a4cafa2f47">00175</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_IER_FRAME    6   //&lt; Enable Framing Error Interrupt</span>
<a name="l00176"></a><a class="code" href="sam3__uart_8h.html#acc9ba611c50f7b0bfe1cc1ce07abdbc7">00176</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_IER_PARE     7   //&lt; Enable Parity Error Interrupt</span>
<a name="l00177"></a><a class="code" href="sam3__uart_8h.html#afb01f4aeae498bfbf583c41acfbd778a">00177</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_IER_TXEMPTY  9   //&lt; Enable TXEMPTY Interrupt</span>
<a name="l00178"></a><a class="code" href="sam3__uart_8h.html#a76d77269c182d6f711a41ba4cdb4358e">00178</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_IER_TXBUFE   11  //&lt; Enable Buffer Empty Interrupt</span>
<a name="l00179"></a><a class="code" href="sam3__uart_8h.html#aa2a595ad6957b1c916ce5da3a3e74c56">00179</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_IER_RXBUFF   12  //&lt; Enable Buffer Full Interrupt</span>
<a name="l00180"></a>00180 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00181"></a>00181 
<a name="l00185"></a>00185 <span class="comment">/*\{*/</span>
<a name="l00186"></a><a class="code" href="sam3__uart_8h.html#a444de2ead3afe527844d4f09a5f261d7">00186</a> <span class="preprocessor">#define UART_IDR_RXRDY    0   //&lt; Disable RXRDY Interrupt</span>
<a name="l00187"></a><a class="code" href="sam3__uart_8h.html#ab9d2b444a3c078333a81dc83eb3858fa">00187</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_IDR_TXRDY    1   //&lt; Disable TXRDY Interrupt</span>
<a name="l00188"></a><a class="code" href="sam3__uart_8h.html#abefac3374b2ccfce6c16b4b2188225c2">00188</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_IDR_ENDRX    3   //&lt; Disable End of Receive Transfer Interrupt</span>
<a name="l00189"></a><a class="code" href="sam3__uart_8h.html#a5a66ff73c9177d8997b72f9554c6d51f">00189</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_IDR_ENDTX    4   //&lt; Disable End of Transmit Interrupt</span>
<a name="l00190"></a><a class="code" href="sam3__uart_8h.html#a7a2a8e703f4c639df2f6f9dce347f75d">00190</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_IDR_OVRE     5   //&lt; Disable Overrun Error Interrupt</span>
<a name="l00191"></a><a class="code" href="sam3__uart_8h.html#ad215eb6408b38155430ac6698bfb52ff">00191</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_IDR_FRAME    6   //&lt; Disable Framing Error Interrupt</span>
<a name="l00192"></a><a class="code" href="sam3__uart_8h.html#a57ea9f957abb40e20caf13095c4b76fe">00192</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_IDR_PARE     7   //&lt; Disable Parity Error Interrupt</span>
<a name="l00193"></a><a class="code" href="sam3__uart_8h.html#a94ed1f29d4531264d6986ed673b09445">00193</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_IDR_TXEMPTY  9   //&lt; Disable TXEMPTY Interrupt</span>
<a name="l00194"></a><a class="code" href="sam3__uart_8h.html#afff146cf4c6bf37df6c52a1968fe387f">00194</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_IDR_TXBUFE   11  //&lt; Disable Buffer Empty Interrupt</span>
<a name="l00195"></a><a class="code" href="sam3__uart_8h.html#a564b4ee1b0ad6a4f131fd88604b0754b">00195</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_IDR_RXBUFF   12  //&lt; Disable Buffer Full Interrupt</span>
<a name="l00196"></a>00196 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00197"></a>00197 
<a name="l00201"></a>00201 <span class="comment">/*\{*/</span>
<a name="l00202"></a><a class="code" href="sam3__uart_8h.html#add034049fe946b9f5c0621371cb3d679">00202</a> <span class="preprocessor">#define UART_IMR_RXRDY    0   //&lt; Mask RXRDY Interrupt</span>
<a name="l00203"></a><a class="code" href="sam3__uart_8h.html#aa2e5fea302bac49877aec951e51e9b0c">00203</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_IMR_TXRDY    1   //&lt; Disable TXRDY Interrupt</span>
<a name="l00204"></a><a class="code" href="sam3__uart_8h.html#a47198ddadf0afd8e33b5348a18811692">00204</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_IMR_ENDRX    3   //&lt; Mask End of Receive Transfer Interrupt</span>
<a name="l00205"></a><a class="code" href="sam3__uart_8h.html#ae3ad630ad82e95b994e08cd7196df7a3">00205</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_IMR_ENDTX    4   //&lt; Mask End of Transmit Interrupt</span>
<a name="l00206"></a><a class="code" href="sam3__uart_8h.html#aa82ecc6b26ab61b19a3429c3c6e5db9d">00206</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_IMR_OVRE     5   //&lt; Mask Overrun Error Interrupt</span>
<a name="l00207"></a><a class="code" href="sam3__uart_8h.html#a8e344ba0f5ba7b6260231fd76e930139">00207</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_IMR_FRAME    6   //&lt; Mask Framing Error Interrupt</span>
<a name="l00208"></a><a class="code" href="sam3__uart_8h.html#aa0e99651b173e6d5068be7926e28f446">00208</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_IMR_PARE     7   //&lt; Mask Parity Error Interrupt</span>
<a name="l00209"></a><a class="code" href="sam3__uart_8h.html#ab691d22dc36d8eb128e61dd8fbc10bd4">00209</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_IMR_TXEMPTY  9   //&lt; Mask TXEMPTY Interrupt</span>
<a name="l00210"></a><a class="code" href="sam3__uart_8h.html#a485c739b8d0ae4ecc45f7318e32fd4be">00210</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_IMR_TXBUFE   11  //&lt; Mask TXBUFE Interrupt</span>
<a name="l00211"></a><a class="code" href="sam3__uart_8h.html#acf4475be35b13fa457a582185baf7784">00211</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_IMR_RXBUFF   12  //&lt; Mask RXBUFF Interrupt</span>
<a name="l00212"></a>00212 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00213"></a>00213 
<a name="l00217"></a>00217 <span class="comment">/*\{*/</span>
<a name="l00218"></a><a class="code" href="sam3__uart_8h.html#a144517d950871c354322cafadf8a656e">00218</a> <span class="preprocessor">#define UART_SR_RXRDY     0   //&lt; Receiver Ready</span>
<a name="l00219"></a><a class="code" href="sam3__uart_8h.html#a3ce32ca7b40e0f97c1c9893069aeba09">00219</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_SR_TXRDY     1   //&lt; Transmitter Ready</span>
<a name="l00220"></a><a class="code" href="sam3__uart_8h.html#ac7d01c682edb834347d17b048a8560a9">00220</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_SR_ENDRX     3   //&lt; End of Receiver Transfer</span>
<a name="l00221"></a><a class="code" href="sam3__uart_8h.html#a866882a28b167c7836f1dd4891de1348">00221</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_SR_ENDTX     4   //&lt; End of Transmitter Transfer</span>
<a name="l00222"></a><a class="code" href="sam3__uart_8h.html#a0dea3a99cae075ae43e33867451246f3">00222</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_SR_OVRE      5   //&lt; Overrun Error</span>
<a name="l00223"></a><a class="code" href="sam3__uart_8h.html#ad41ad9c2fa5c5be16c53b845917b48e0">00223</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_SR_FRAME     6   //&lt; Framing Error</span>
<a name="l00224"></a><a class="code" href="sam3__uart_8h.html#a937c55851deda799bb2f2ee96e6fd81b">00224</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_SR_PARE      7   //&lt; Parity Error</span>
<a name="l00225"></a><a class="code" href="sam3__uart_8h.html#ab3c2d147ce2624a3f11c45d2051828af">00225</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_SR_TXEMPTY   9   //&lt; Transmitter Empty</span>
<a name="l00226"></a><a class="code" href="sam3__uart_8h.html#a09c5eb0ac470b0f7f443e73644dfb1ab">00226</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_SR_TXBUFE    11  //&lt; Transmission Buffer Empty</span>
<a name="l00227"></a><a class="code" href="sam3__uart_8h.html#ad1276ea3454fbdd33fcf99436db93506">00227</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_SR_RXBUFF    12  //&lt; Receive Buffer Full</span>
<a name="l00228"></a>00228 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00229"></a>00229 
<a name="l00233"></a>00233 <span class="comment">/*\{*/</span>
<a name="l00234"></a><a class="code" href="sam3__uart_8h.html#a2813242fedefb068c01cbf5e7b13c418">00234</a> <span class="preprocessor">#define UART_RHR_RXCHR_MASK   0xFF  //&lt; Received Character mask</span>
<a name="l00235"></a><a class="code" href="sam3__uart_8h.html#a4a9890354d1199bac148b204ca736c07">00235</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_RHR_RXCHR_SHIFT  0     //&lt; Received Character shift</span>
<a name="l00236"></a>00236 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00237"></a>00237 
<a name="l00241"></a>00241 <span class="comment">/*\{*/</span>
<a name="l00242"></a><a class="code" href="sam3__uart_8h.html#ad8d21c55ab00fb564c6519e3f716e6bc">00242</a> <span class="preprocessor">#define UART_THR_TXCHR_MASK   0xFF  //&lt; Character to be Transmitted mask</span>
<a name="l00243"></a><a class="code" href="sam3__uart_8h.html#a30b7bddc411f15af2f0a0f3fd18eed20">00243</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_THR_TXCHR_SHIFT  0     //&lt; Character to be Transmitted shift</span>
<a name="l00244"></a>00244 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00245"></a>00245 
<a name="l00249"></a>00249 <span class="comment">/*\{*/</span>
<a name="l00250"></a><a class="code" href="sam3__uart_8h.html#a2fe410c0feb8418dbf56b531448cb555">00250</a> <span class="preprocessor">#define UART_BRGR_CD_MASK   0xFFFF  //&lt; Clock Divisor mask</span>
<a name="l00251"></a><a class="code" href="sam3__uart_8h.html#a0660bf676ed97b97e43fd93e92d80ea8">00251</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_BRGR_CD_SHIFT  0       //&lt; Clock Divisor shift</span>
<a name="l00252"></a>00252 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00253"></a>00253 
<a name="l00257"></a>00257 <span class="comment">/*\{*/</span>
<a name="l00258"></a><a class="code" href="sam3__uart_8h.html#a4cb813fbd395b1f129e0b2593a0b29cb">00258</a> <span class="preprocessor">#define UART_RPR_RXPTR_MASK  0xFFFFFFFF  //&lt; Receive Pointer Register mask</span>
<a name="l00259"></a><a class="code" href="sam3__uart_8h.html#a229c2c63ace53acac1c0183c174a9377">00259</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_RPR_RXPTR_SHIFT 0           //&lt; Receive Pointer Register shift</span>
<a name="l00260"></a>00260 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00261"></a>00261 
<a name="l00265"></a>00265 <span class="comment">/*\{*/</span>
<a name="l00266"></a><a class="code" href="sam3__uart_8h.html#aba4c7cc6bd459807d2db96ab19cb619c">00266</a> <span class="preprocessor">#define UART_RCR_RXCTR_MASK  0xFFFF  //&lt; Receive Counter Register mask</span>
<a name="l00267"></a><a class="code" href="sam3__uart_8h.html#a8f6d2083ae5e1f1f0ab7e8f712de6ce8">00267</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_RCR_RXCTR_SHIFT 0       //&lt; Receive Counter Register shift</span>
<a name="l00268"></a>00268 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00269"></a>00269 
<a name="l00273"></a>00273 <span class="comment">/*\{*/</span>
<a name="l00274"></a><a class="code" href="sam3__uart_8h.html#a19be9e6e4767b7aa48f8d22bbf7543e3">00274</a> <span class="preprocessor">#define UART_TPR_TXPTR_MASK  0xFFFFFFFF  //&lt; Transmit Counter Register mask</span>
<a name="l00275"></a><a class="code" href="sam3__uart_8h.html#ae49d361daa116d9aaa923fcb56828ca5">00275</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_TPR_TXPTR_SHIFT 0           //&lt; Transmit Counter Register shift</span>
<a name="l00276"></a>00276 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00277"></a>00277 
<a name="l00281"></a>00281 <span class="comment">/*\{*/</span>
<a name="l00282"></a><a class="code" href="sam3__uart_8h.html#aca72c3a14d2a6f0a63341cc2e253b9d9">00282</a> <span class="preprocessor">#define UART_TCR_TXCTR_MASK  0xFFFF  //&lt; Transmit Counter Register mask</span>
<a name="l00283"></a><a class="code" href="sam3__uart_8h.html#acc6a53ba45f2c24adbf692bd87c93a8b">00283</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_TCR_TXCTR_SHIFT 0       //&lt; Transmit Counter Register shift</span>
<a name="l00284"></a>00284 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00285"></a>00285 
<a name="l00289"></a>00289 <span class="comment">/*\{*/</span>
<a name="l00290"></a><a class="code" href="sam3__uart_8h.html#ac86906ab513ea72e230458eaa766dc9a">00290</a> <span class="preprocessor">#define UART_RNPR_RXNPTR_MASK  0xFFFFFFFF  //&lt; Receive Next Pointer mask</span>
<a name="l00291"></a><a class="code" href="sam3__uart_8h.html#ad518378de3153e5e7419313282ca6e51">00291</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_RNPR_RXNPTR_SHIFT 0           //&lt; Receive Next Pointer shift</span>
<a name="l00292"></a>00292 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00293"></a>00293 
<a name="l00297"></a>00297 <span class="comment">/*\{*/</span>
<a name="l00298"></a><a class="code" href="sam3__uart_8h.html#a63c04fdec24597268d5cb30b6eb91977">00298</a> <span class="preprocessor">#define UART_RNCR_RXNCTR_MASK  0xFFFF  //&lt; Receive Next Counter mask</span>
<a name="l00299"></a><a class="code" href="sam3__uart_8h.html#a7c46c27abe132d65f945e17f15119341">00299</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_RNCR_RXNCTR_SHIFT 0       //&lt; Receive Next Counter shift</span>
<a name="l00300"></a>00300 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00301"></a>00301 
<a name="l00305"></a>00305 <span class="comment">/*\{*/</span>
<a name="l00306"></a><a class="code" href="sam3__uart_8h.html#a74bd9c01c44dc5f77dd3e682b32ca099">00306</a> <span class="preprocessor">#define UART_TNPR_TXNPTR_MASK  0xFFFFFFFF  //&lt; Transmit Next Pointer mask</span>
<a name="l00307"></a><a class="code" href="sam3__uart_8h.html#a5bb7f3b0c11a7d858264323c67e43872">00307</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_TNPR_TXNPTR_SHIFT 0           //&lt; Transmit Next Pointer shift</span>
<a name="l00308"></a>00308 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00309"></a>00309 
<a name="l00313"></a>00313 <span class="comment">/*\{*/</span>
<a name="l00314"></a><a class="code" href="sam3__uart_8h.html#abd6f61766fcd91bd23a2755355dc218a">00314</a> <span class="preprocessor">#define UART_TNCR_TXNCTR_MASK  0xFFFF  //&lt; Transmit Counter Next mask</span>
<a name="l00315"></a><a class="code" href="sam3__uart_8h.html#af88f000d04591a237ea2fcecc7c273f8">00315</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_TNCR_TXNCTR_SHIFT 0       //&lt; Transmit Counter Next shift</span>
<a name="l00316"></a>00316 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00317"></a>00317 
<a name="l00321"></a>00321 <span class="comment">/*\{*/</span>
<a name="l00322"></a><a class="code" href="sam3__uart_8h.html#ac4e9f41bf67a90347e33909715720986">00322</a> <span class="preprocessor">#define UART_PTCR_RXTEN   0  //&lt; Receiver Transfer Enable</span>
<a name="l00323"></a><a class="code" href="sam3__uart_8h.html#ad809d6c8796ff338c61986ffd58c6445">00323</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_PTCR_RXTDIS  1  //&lt; Receiver Transfer Disable</span>
<a name="l00324"></a><a class="code" href="sam3__uart_8h.html#a79b149ffd78a365de3bf2b9a78a10fb2">00324</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_PTCR_TXTEN   8  //&lt; Transmitter Transfer Enable</span>
<a name="l00325"></a><a class="code" href="sam3__uart_8h.html#aa541f12bfd596546020041a1484f8b1e">00325</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_PTCR_TXTDIS  9  //&lt; Transmitter Transfer Disable</span>
<a name="l00326"></a>00326 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00327"></a>00327 
<a name="l00331"></a>00331 <span class="comment">/*\{*/</span>
<a name="l00332"></a><a class="code" href="sam3__uart_8h.html#ad18450feaedc7a783b2be2a6e20dbf79">00332</a> <span class="preprocessor">#define UART_PTSR_RXTEN   0  //&lt; Receiver Transfer Enable</span>
<a name="l00333"></a><a class="code" href="sam3__uart_8h.html#a046421319483d432fa5f5d07ced37dc1">00333</a> <span class="preprocessor"></span><span class="preprocessor">#define UART_PTSR_TXTEN   8  //&lt; Transmitter Transfer Enable</span>
<a name="l00334"></a>00334 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00335"></a>00335 
<a name="l00336"></a>00336 <span class="preprocessor">#endif </span><span class="comment">/* SAM3_UART_H */</span>
</pre></div></div>
</div>


