{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 27 10:03:57 2015 " "Info: Processing started: Fri Nov 27 10:03:57 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off fir -c fir --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off fir -c fir --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "../fir.vhd" "" { Text "C:/Users/Qizhen/Dropbox/study/programmable electronic systems/labs/lab 4/fir.vhd" 9 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register firslice:\\gslices:0:ufirslice\|x_int\[1\] register y_out\[15\]~reg0 57.05 MHz 17.53 ns Internal " "Info: Clock \"clk\" has Internal fmax of 57.05 MHz between source register \"firslice:\\gslices:0:ufirslice\|x_int\[1\]\" and destination register \"y_out\[15\]~reg0\" (period= 17.53 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.330 ns + Longest register register " "Info: + Longest register to register delay is 17.330 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns firslice:\\gslices:0:ufirslice\|x_int\[1\] 1 REG LCFF_X58_Y27_N31 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X58_Y27_N31; Fanout = 13; REG Node = 'firslice:\\gslices:0:ufirslice\|x_int\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { firslice:\gslices:0:ufirslice|x_int[1] } "NODE_NAME" } } { "../firslice.vhd" "" { Text "C:/Users/Qizhen/Dropbox/study/programmable electronic systems/labs/lab 4/firslice.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.420 ns) 1.171 ns firslice:\\gslices:0:ufirslice\|lpm_mult:Mult0\|multcore:mult_core\|romout\[0\]\[12\]~909 2 COMB LCCOMB_X58_Y27_N28 2 " "Info: 2: + IC(0.751 ns) + CELL(0.420 ns) = 1.171 ns; Loc. = LCCOMB_X58_Y27_N28; Fanout = 2; COMB Node = 'firslice:\\gslices:0:ufirslice\|lpm_mult:Mult0\|multcore:mult_core\|romout\[0\]\[12\]~909'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.171 ns" { firslice:\gslices:0:ufirslice|x_int[1] firslice:\gslices:0:ufirslice|lpm_mult:Mult0|multcore:mult_core|romout[0][12]~909 } "NODE_NAME" } } { "multcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/multcore.tdf" 207 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.393 ns) 2.236 ns firslice:\\gslices:0:ufirslice\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_25h:auto_generated\|op_1~5 3 COMB LCCOMB_X58_Y27_N4 2 " "Info: 3: + IC(0.672 ns) + CELL(0.393 ns) = 2.236 ns; Loc. = LCCOMB_X58_Y27_N4; Fanout = 2; COMB Node = 'firslice:\\gslices:0:ufirslice\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_25h:auto_generated\|op_1~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.065 ns" { firslice:\gslices:0:ufirslice|lpm_mult:Mult0|multcore:mult_core|romout[0][12]~909 firslice:\gslices:0:ufirslice|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_25h:auto_generated|op_1~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.307 ns firslice:\\gslices:0:ufirslice\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_25h:auto_generated\|op_1~7 4 COMB LCCOMB_X58_Y27_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 2.307 ns; Loc. = LCCOMB_X58_Y27_N6; Fanout = 2; COMB Node = 'firslice:\\gslices:0:ufirslice\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_25h:auto_generated\|op_1~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { firslice:\gslices:0:ufirslice|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_25h:auto_generated|op_1~5 firslice:\gslices:0:ufirslice|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_25h:auto_generated|op_1~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.378 ns firslice:\\gslices:0:ufirslice\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_25h:auto_generated\|op_1~9 5 COMB LCCOMB_X58_Y27_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 2.378 ns; Loc. = LCCOMB_X58_Y27_N8; Fanout = 2; COMB Node = 'firslice:\\gslices:0:ufirslice\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_25h:auto_generated\|op_1~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { firslice:\gslices:0:ufirslice|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_25h:auto_generated|op_1~7 firslice:\gslices:0:ufirslice|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_25h:auto_generated|op_1~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.788 ns firslice:\\gslices:0:ufirslice\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_25h:auto_generated\|op_1~10 6 COMB LCCOMB_X58_Y27_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.410 ns) = 2.788 ns; Loc. = LCCOMB_X58_Y27_N10; Fanout = 2; COMB Node = 'firslice:\\gslices:0:ufirslice\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_25h:auto_generated\|op_1~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { firslice:\gslices:0:ufirslice|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_25h:auto_generated|op_1~9 firslice:\gslices:0:ufirslice|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_25h:auto_generated|op_1~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.414 ns) 4.205 ns firslice:\\gslices:0:ufirslice\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_0gh:auto_generated\|op_1~3 7 COMB LCCOMB_X58_Y24_N18 2 " "Info: 7: + IC(1.003 ns) + CELL(0.414 ns) = 4.205 ns; Loc. = LCCOMB_X58_Y24_N18; Fanout = 2; COMB Node = 'firslice:\\gslices:0:ufirslice\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_0gh:auto_generated\|op_1~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.417 ns" { firslice:\gslices:0:ufirslice|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_25h:auto_generated|op_1~10 firslice:\gslices:0:ufirslice|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_0gh:auto_generated|op_1~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.276 ns firslice:\\gslices:0:ufirslice\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_0gh:auto_generated\|op_1~5 8 COMB LCCOMB_X58_Y24_N20 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 4.276 ns; Loc. = LCCOMB_X58_Y24_N20; Fanout = 2; COMB Node = 'firslice:\\gslices:0:ufirslice\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_0gh:auto_generated\|op_1~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { firslice:\gslices:0:ufirslice|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_0gh:auto_generated|op_1~3 firslice:\gslices:0:ufirslice|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_0gh:auto_generated|op_1~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.347 ns firslice:\\gslices:0:ufirslice\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_0gh:auto_generated\|op_1~7 9 COMB LCCOMB_X58_Y24_N22 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 4.347 ns; Loc. = LCCOMB_X58_Y24_N22; Fanout = 2; COMB Node = 'firslice:\\gslices:0:ufirslice\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_0gh:auto_generated\|op_1~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { firslice:\gslices:0:ufirslice|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_0gh:auto_generated|op_1~5 firslice:\gslices:0:ufirslice|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_0gh:auto_generated|op_1~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.418 ns firslice:\\gslices:0:ufirslice\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_0gh:auto_generated\|op_1~9 10 COMB LCCOMB_X58_Y24_N24 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 4.418 ns; Loc. = LCCOMB_X58_Y24_N24; Fanout = 2; COMB Node = 'firslice:\\gslices:0:ufirslice\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_0gh:auto_generated\|op_1~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { firslice:\gslices:0:ufirslice|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_0gh:auto_generated|op_1~7 firslice:\gslices:0:ufirslice|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_0gh:auto_generated|op_1~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.489 ns firslice:\\gslices:0:ufirslice\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_0gh:auto_generated\|op_1~11 11 COMB LCCOMB_X58_Y24_N26 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 4.489 ns; Loc. = LCCOMB_X58_Y24_N26; Fanout = 2; COMB Node = 'firslice:\\gslices:0:ufirslice\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_0gh:auto_generated\|op_1~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { firslice:\gslices:0:ufirslice|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_0gh:auto_generated|op_1~9 firslice:\gslices:0:ufirslice|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_0gh:auto_generated|op_1~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.560 ns firslice:\\gslices:0:ufirslice\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_0gh:auto_generated\|op_1~13 12 COMB LCCOMB_X58_Y24_N28 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 4.560 ns; Loc. = LCCOMB_X58_Y24_N28; Fanout = 2; COMB Node = 'firslice:\\gslices:0:ufirslice\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_0gh:auto_generated\|op_1~13'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { firslice:\gslices:0:ufirslice|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_0gh:auto_generated|op_1~11 firslice:\gslices:0:ufirslice|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_0gh:auto_generated|op_1~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.970 ns firslice:\\gslices:0:ufirslice\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_0gh:auto_generated\|op_1~14 13 COMB LCCOMB_X58_Y24_N30 2 " "Info: 13: + IC(0.000 ns) + CELL(0.410 ns) = 4.970 ns; Loc. = LCCOMB_X58_Y24_N30; Fanout = 2; COMB Node = 'firslice:\\gslices:0:ufirslice\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\|add_sub_0gh:auto_generated\|op_1~14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { firslice:\gslices:0:ufirslice|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_0gh:auto_generated|op_1~13 firslice:\gslices:0:ufirslice|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_0gh:auto_generated|op_1~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.204 ns) + CELL(0.393 ns) 6.567 ns firslice:\\gslices:1:ufirslice\|Add0~31 14 COMB LCCOMB_X59_Y23_N4 2 " "Info: 14: + IC(1.204 ns) + CELL(0.393 ns) = 6.567 ns; Loc. = LCCOMB_X59_Y23_N4; Fanout = 2; COMB Node = 'firslice:\\gslices:1:ufirslice\|Add0~31'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.597 ns" { firslice:\gslices:0:ufirslice|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_0gh:auto_generated|op_1~14 firslice:\gslices:1:ufirslice|Add0~31 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 6.977 ns firslice:\\gslices:1:ufirslice\|Add0~32 15 COMB LCCOMB_X59_Y23_N6 2 " "Info: 15: + IC(0.000 ns) + CELL(0.410 ns) = 6.977 ns; Loc. = LCCOMB_X59_Y23_N6; Fanout = 2; COMB Node = 'firslice:\\gslices:1:ufirslice\|Add0~32'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { firslice:\gslices:1:ufirslice|Add0~31 firslice:\gslices:1:ufirslice|Add0~32 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.749 ns) + CELL(0.414 ns) 8.140 ns firslice:\\gslices:2:ufirslice\|Add0~35 16 COMB LCCOMB_X59_Y21_N6 2 " "Info: 16: + IC(0.749 ns) + CELL(0.414 ns) = 8.140 ns; Loc. = LCCOMB_X59_Y21_N6; Fanout = 2; COMB Node = 'firslice:\\gslices:2:ufirslice\|Add0~35'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.163 ns" { firslice:\gslices:1:ufirslice|Add0~32 firslice:\gslices:2:ufirslice|Add0~35 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.211 ns firslice:\\gslices:2:ufirslice\|Add0~37 17 COMB LCCOMB_X59_Y21_N8 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 8.211 ns; Loc. = LCCOMB_X59_Y21_N8; Fanout = 2; COMB Node = 'firslice:\\gslices:2:ufirslice\|Add0~37'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { firslice:\gslices:2:ufirslice|Add0~35 firslice:\gslices:2:ufirslice|Add0~37 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.282 ns firslice:\\gslices:2:ufirslice\|Add0~39 18 COMB LCCOMB_X59_Y21_N10 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 8.282 ns; Loc. = LCCOMB_X59_Y21_N10; Fanout = 2; COMB Node = 'firslice:\\gslices:2:ufirslice\|Add0~39'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { firslice:\gslices:2:ufirslice|Add0~37 firslice:\gslices:2:ufirslice|Add0~39 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.353 ns firslice:\\gslices:2:ufirslice\|Add0~41 19 COMB LCCOMB_X59_Y21_N12 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 8.353 ns; Loc. = LCCOMB_X59_Y21_N12; Fanout = 2; COMB Node = 'firslice:\\gslices:2:ufirslice\|Add0~41'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { firslice:\gslices:2:ufirslice|Add0~39 firslice:\gslices:2:ufirslice|Add0~41 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 8.512 ns firslice:\\gslices:2:ufirslice\|Add0~43 20 COMB LCCOMB_X59_Y21_N14 2 " "Info: 20: + IC(0.000 ns) + CELL(0.159 ns) = 8.512 ns; Loc. = LCCOMB_X59_Y21_N14; Fanout = 2; COMB Node = 'firslice:\\gslices:2:ufirslice\|Add0~43'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { firslice:\gslices:2:ufirslice|Add0~41 firslice:\gslices:2:ufirslice|Add0~43 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 8.922 ns firslice:\\gslices:2:ufirslice\|Add0~44 21 COMB LCCOMB_X59_Y21_N16 2 " "Info: 21: + IC(0.000 ns) + CELL(0.410 ns) = 8.922 ns; Loc. = LCCOMB_X59_Y21_N16; Fanout = 2; COMB Node = 'firslice:\\gslices:2:ufirslice\|Add0~44'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { firslice:\gslices:2:ufirslice|Add0~43 firslice:\gslices:2:ufirslice|Add0~44 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.456 ns) + CELL(0.414 ns) 9.792 ns firslice:\\gslices:4:ufirslice\|Add0~45 22 COMB LCCOMB_X58_Y21_N16 2 " "Info: 22: + IC(0.456 ns) + CELL(0.414 ns) = 9.792 ns; Loc. = LCCOMB_X58_Y21_N16; Fanout = 2; COMB Node = 'firslice:\\gslices:4:ufirslice\|Add0~45'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.870 ns" { firslice:\gslices:2:ufirslice|Add0~44 firslice:\gslices:4:ufirslice|Add0~45 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 10.202 ns firslice:\\gslices:4:ufirslice\|Add0~46 23 COMB LCCOMB_X58_Y21_N18 2 " "Info: 23: + IC(0.000 ns) + CELL(0.410 ns) = 10.202 ns; Loc. = LCCOMB_X58_Y21_N18; Fanout = 2; COMB Node = 'firslice:\\gslices:4:ufirslice\|Add0~46'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { firslice:\gslices:4:ufirslice|Add0~45 firslice:\gslices:4:ufirslice|Add0~46 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.979 ns) + CELL(0.414 ns) 11.595 ns firslice:\\gslices:6:ufirslice\|Add0~47 24 COMB LCCOMB_X54_Y20_N18 2 " "Info: 24: + IC(0.979 ns) + CELL(0.414 ns) = 11.595 ns; Loc. = LCCOMB_X54_Y20_N18; Fanout = 2; COMB Node = 'firslice:\\gslices:6:ufirslice\|Add0~47'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.393 ns" { firslice:\gslices:4:ufirslice|Add0~46 firslice:\gslices:6:ufirslice|Add0~47 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 12.005 ns firslice:\\gslices:6:ufirslice\|Add0~48 25 COMB LCCOMB_X54_Y20_N20 2 " "Info: 25: + IC(0.000 ns) + CELL(0.410 ns) = 12.005 ns; Loc. = LCCOMB_X54_Y20_N20; Fanout = 2; COMB Node = 'firslice:\\gslices:6:ufirslice\|Add0~48'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { firslice:\gslices:6:ufirslice|Add0~47 firslice:\gslices:6:ufirslice|Add0~48 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.393 ns) 12.839 ns firslice:\\gslices:8:ufirslice\|Add0~49 26 COMB LCCOMB_X53_Y20_N20 2 " "Info: 26: + IC(0.441 ns) + CELL(0.393 ns) = 12.839 ns; Loc. = LCCOMB_X53_Y20_N20; Fanout = 2; COMB Node = 'firslice:\\gslices:8:ufirslice\|Add0~49'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.834 ns" { firslice:\gslices:6:ufirslice|Add0~48 firslice:\gslices:8:ufirslice|Add0~49 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 13.249 ns firslice:\\gslices:8:ufirslice\|Add0~50 27 COMB LCCOMB_X53_Y20_N22 2 " "Info: 27: + IC(0.000 ns) + CELL(0.410 ns) = 13.249 ns; Loc. = LCCOMB_X53_Y20_N22; Fanout = 2; COMB Node = 'firslice:\\gslices:8:ufirslice\|Add0~50'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { firslice:\gslices:8:ufirslice|Add0~49 firslice:\gslices:8:ufirslice|Add0~50 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.393 ns) 14.311 ns firslice:\\gslices:10:ufirslice\|Add0~51 28 COMB LCCOMB_X52_Y20_N22 2 " "Info: 28: + IC(0.669 ns) + CELL(0.393 ns) = 14.311 ns; Loc. = LCCOMB_X52_Y20_N22; Fanout = 2; COMB Node = 'firslice:\\gslices:10:ufirslice\|Add0~51'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.062 ns" { firslice:\gslices:8:ufirslice|Add0~50 firslice:\gslices:10:ufirslice|Add0~51 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 14.721 ns firslice:\\gslices:10:ufirslice\|Add0~52 29 COMB LCCOMB_X52_Y20_N24 2 " "Info: 29: + IC(0.000 ns) + CELL(0.410 ns) = 14.721 ns; Loc. = LCCOMB_X52_Y20_N24; Fanout = 2; COMB Node = 'firslice:\\gslices:10:ufirslice\|Add0~52'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { firslice:\gslices:10:ufirslice|Add0~51 firslice:\gslices:10:ufirslice|Add0~52 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.393 ns) 15.556 ns firslice:\\gslices:14:ufirslice\|Add0~53 30 COMB LCCOMB_X51_Y20_N24 2 " "Info: 30: + IC(0.442 ns) + CELL(0.393 ns) = 15.556 ns; Loc. = LCCOMB_X51_Y20_N24; Fanout = 2; COMB Node = 'firslice:\\gslices:14:ufirslice\|Add0~53'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.835 ns" { firslice:\gslices:10:ufirslice|Add0~52 firslice:\gslices:14:ufirslice|Add0~53 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 15.966 ns firslice:\\gslices:14:ufirslice\|Add0~54 31 COMB LCCOMB_X51_Y20_N26 2 " "Info: 31: + IC(0.000 ns) + CELL(0.410 ns) = 15.966 ns; Loc. = LCCOMB_X51_Y20_N26; Fanout = 2; COMB Node = 'firslice:\\gslices:14:ufirslice\|Add0~54'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { firslice:\gslices:14:ufirslice|Add0~53 firslice:\gslices:14:ufirslice|Add0~54 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.456 ns) + CELL(0.414 ns) 16.836 ns y_out\[14\]~71 32 COMB LCCOMB_X50_Y20_N26 1 " "Info: 32: + IC(0.456 ns) + CELL(0.414 ns) = 16.836 ns; Loc. = LCCOMB_X50_Y20_N26; Fanout = 1; COMB Node = 'y_out\[14\]~71'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.870 ns" { firslice:\gslices:14:ufirslice|Add0~54 y_out[14]~71 } "NODE_NAME" } } { "../fir.vhd" "" { Text "C:/Users/Qizhen/Dropbox/study/programmable electronic systems/labs/lab 4/fir.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 17.246 ns y_out\[15\]~72 33 COMB LCCOMB_X50_Y20_N28 1 " "Info: 33: + IC(0.000 ns) + CELL(0.410 ns) = 17.246 ns; Loc. = LCCOMB_X50_Y20_N28; Fanout = 1; COMB Node = 'y_out\[15\]~72'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { y_out[14]~71 y_out[15]~72 } "NODE_NAME" } } { "../fir.vhd" "" { Text "C:/Users/Qizhen/Dropbox/study/programmable electronic systems/labs/lab 4/fir.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 17.330 ns y_out\[15\]~reg0 34 REG LCFF_X50_Y20_N29 1 " "Info: 34: + IC(0.000 ns) + CELL(0.084 ns) = 17.330 ns; Loc. = LCFF_X50_Y20_N29; Fanout = 1; REG Node = 'y_out\[15\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { y_out[15]~72 y_out[15]~reg0 } "NODE_NAME" } } { "../fir.vhd" "" { Text "C:/Users/Qizhen/Dropbox/study/programmable electronic systems/labs/lab 4/fir.vhd" 75 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.508 ns ( 54.86 % ) " "Info: Total cell delay = 9.508 ns ( 54.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.822 ns ( 45.14 % ) " "Info: Total interconnect delay = 7.822 ns ( 45.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.330 ns" { firslice:\gslices:0:ufirslice|x_int[1] firslice:\gslices:0:ufirslice|lpm_mult:Mult0|multcore:mult_core|romout[0][12]~909 firslice:\gslices:0:ufirslice|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_25h:auto_generated|op_1~5 firslice:\gslices:0:ufirslice|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_25h:auto_generated|op_1~7 firslice:\gslices:0:ufirslice|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_25h:auto_generated|op_1~9 firslice:\gslices:0:ufirslice|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_25h:auto_generated|op_1~10 firslice:\gslices:0:ufirslice|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_0gh:auto_generated|op_1~3 firslice:\gslices:0:ufirslice|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_0gh:auto_generated|op_1~5 firslice:\gslices:0:ufirslice|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_0gh:auto_generated|op_1~7 firslice:\gslices:0:ufirslice|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_0gh:auto_generated|op_1~9 firslice:\gslices:0:ufirslice|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_0gh:auto_generated|op_1~11 firslice:\gslices:0:ufirslice|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_0gh:auto_generated|op_1~13 firslice:\gslices:0:ufirslice|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_0gh:auto_generated|op_1~14 firslice:\gslices:1:ufirslice|Add0~31 firslice:\gslices:1:ufirslice|Add0~32 firslice:\gslices:2:ufirslice|Add0~35 firslice:\gslices:2:ufirslice|Add0~37 firslice:\gslices:2:ufirslice|Add0~39 firslice:\gslices:2:ufirslice|Add0~41 firslice:\gslices:2:ufirslice|Add0~43 firslice:\gslices:2:ufirslice|Add0~44 firslice:\gslices:4:ufirslice|Add0~45 firslice:\gslices:4:ufirslice|Add0~46 firslice:\gslices:6:ufirslice|Add0~47 firslice:\gslices:6:ufirslice|Add0~48 firslice:\gslices:8:ufirslice|Add0~49 firslice:\gslices:8:ufirslice|Add0~50 firslice:\gslices:10:ufirslice|Add0~51 firslice:\gslices:10:ufirslice|Add0~52 firslice:\gslices:14:ufirslice|Add0~53 firslice:\gslices:14:ufirslice|Add0~54 y_out[14]~71 y_out[15]~72 y_out[15]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.330 ns" { firslice:\gslices:0:ufirslice|x_int[1] {} firslice:\gslices:0:ufirslice|lpm_mult:Mult0|multcore:mult_core|romout[0][12]~909 {} firslice:\gslices:0:ufirslice|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_25h:auto_generated|op_1~5 {} firslice:\gslices:0:ufirslice|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_25h:auto_generated|op_1~7 {} firslice:\gslices:0:ufirslice|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_25h:auto_generated|op_1~9 {} firslice:\gslices:0:ufirslice|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_25h:auto_generated|op_1~10 {} firslice:\gslices:0:ufirslice|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_0gh:auto_generated|op_1~3 {} firslice:\gslices:0:ufirslice|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_0gh:auto_generated|op_1~5 {} firslice:\gslices:0:ufirslice|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_0gh:auto_generated|op_1~7 {} firslice:\gslices:0:ufirslice|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_0gh:auto_generated|op_1~9 {} firslice:\gslices:0:ufirslice|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_0gh:auto_generated|op_1~11 {} firslice:\gslices:0:ufirslice|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_0gh:auto_generated|op_1~13 {} firslice:\gslices:0:ufirslice|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_0gh:auto_generated|op_1~14 {} firslice:\gslices:1:ufirslice|Add0~31 {} firslice:\gslices:1:ufirslice|Add0~32 {} firslice:\gslices:2:ufirslice|Add0~35 {} firslice:\gslices:2:ufirslice|Add0~37 {} firslice:\gslices:2:ufirslice|Add0~39 {} firslice:\gslices:2:ufirslice|Add0~41 {} firslice:\gslices:2:ufirslice|Add0~43 {} firslice:\gslices:2:ufirslice|Add0~44 {} firslice:\gslices:4:ufirslice|Add0~45 {} firslice:\gslices:4:ufirslice|Add0~46 {} firslice:\gslices:6:ufirslice|Add0~47 {} firslice:\gslices:6:ufirslice|Add0~48 {} firslice:\gslices:8:ufirslice|Add0~49 {} firslice:\gslices:8:ufirslice|Add0~50 {} firslice:\gslices:10:ufirslice|Add0~51 {} firslice:\gslices:10:ufirslice|Add0~52 {} firslice:\gslices:14:ufirslice|Add0~53 {} firslice:\gslices:14:ufirslice|Add0~54 {} y_out[14]~71 {} y_out[15]~72 {} y_out[15]~reg0 {} } { 0.000ns 0.751ns 0.672ns 0.000ns 0.000ns 0.000ns 1.003ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.204ns 0.000ns 0.749ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.456ns 0.000ns 0.979ns 0.000ns 0.441ns 0.000ns 0.669ns 0.000ns 0.442ns 0.000ns 0.456ns 0.000ns 0.000ns } { 0.000ns 0.420ns 0.393ns 0.071ns 0.071ns 0.410ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.393ns 0.410ns 0.414ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.414ns 0.410ns 0.414ns 0.410ns 0.393ns 0.410ns 0.393ns 0.410ns 0.393ns 0.410ns 0.414ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.014 ns - Smallest " "Info: - Smallest clock skew is 0.014 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.791 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.791 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../fir.vhd" "" { Text "C:/Users/Qizhen/Dropbox/study/programmable electronic systems/labs/lab 4/fir.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.117 ns) + CELL(0.000 ns) 1.106 ns clk~clkctrl 2 COMB CLKCTRL_G3 288 " "Info: 2: + IC(0.117 ns) + CELL(0.000 ns) = 1.106 ns; Loc. = CLKCTRL_G3; Fanout = 288; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.117 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../fir.vhd" "" { Text "C:/Users/Qizhen/Dropbox/study/programmable electronic systems/labs/lab 4/fir.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.148 ns) + CELL(0.537 ns) 2.791 ns y_out\[15\]~reg0 3 REG LCFF_X50_Y20_N29 1 " "Info: 3: + IC(1.148 ns) + CELL(0.537 ns) = 2.791 ns; Loc. = LCFF_X50_Y20_N29; Fanout = 1; REG Node = 'y_out\[15\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.685 ns" { clk~clkctrl y_out[15]~reg0 } "NODE_NAME" } } { "../fir.vhd" "" { Text "C:/Users/Qizhen/Dropbox/study/programmable electronic systems/labs/lab 4/fir.vhd" 75 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 54.68 % ) " "Info: Total cell delay = 1.526 ns ( 54.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.265 ns ( 45.32 % ) " "Info: Total interconnect delay = 1.265 ns ( 45.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.791 ns" { clk clk~clkctrl y_out[15]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.791 ns" { clk {} clk~combout {} clk~clkctrl {} y_out[15]~reg0 {} } { 0.000ns 0.000ns 0.117ns 1.148ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.777 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.777 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../fir.vhd" "" { Text "C:/Users/Qizhen/Dropbox/study/programmable electronic systems/labs/lab 4/fir.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.117 ns) + CELL(0.000 ns) 1.106 ns clk~clkctrl 2 COMB CLKCTRL_G3 288 " "Info: 2: + IC(0.117 ns) + CELL(0.000 ns) = 1.106 ns; Loc. = CLKCTRL_G3; Fanout = 288; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.117 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../fir.vhd" "" { Text "C:/Users/Qizhen/Dropbox/study/programmable electronic systems/labs/lab 4/fir.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.134 ns) + CELL(0.537 ns) 2.777 ns firslice:\\gslices:0:ufirslice\|x_int\[1\] 3 REG LCFF_X58_Y27_N31 13 " "Info: 3: + IC(1.134 ns) + CELL(0.537 ns) = 2.777 ns; Loc. = LCFF_X58_Y27_N31; Fanout = 13; REG Node = 'firslice:\\gslices:0:ufirslice\|x_int\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.671 ns" { clk~clkctrl firslice:\gslices:0:ufirslice|x_int[1] } "NODE_NAME" } } { "../firslice.vhd" "" { Text "C:/Users/Qizhen/Dropbox/study/programmable electronic systems/labs/lab 4/firslice.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 54.95 % ) " "Info: Total cell delay = 1.526 ns ( 54.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.251 ns ( 45.05 % ) " "Info: Total interconnect delay = 1.251 ns ( 45.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.777 ns" { clk clk~clkctrl firslice:\gslices:0:ufirslice|x_int[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.777 ns" { clk {} clk~combout {} clk~clkctrl {} firslice:\gslices:0:ufirslice|x_int[1] {} } { 0.000ns 0.000ns 0.117ns 1.134ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.791 ns" { clk clk~clkctrl y_out[15]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.791 ns" { clk {} clk~combout {} clk~clkctrl {} y_out[15]~reg0 {} } { 0.000ns 0.000ns 0.117ns 1.148ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.777 ns" { clk clk~clkctrl firslice:\gslices:0:ufirslice|x_int[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.777 ns" { clk {} clk~combout {} clk~clkctrl {} firslice:\gslices:0:ufirslice|x_int[1] {} } { 0.000ns 0.000ns 0.117ns 1.134ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../firslice.vhd" "" { Text "C:/Users/Qizhen/Dropbox/study/programmable electronic systems/labs/lab 4/firslice.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../fir.vhd" "" { Text "C:/Users/Qizhen/Dropbox/study/programmable electronic systems/labs/lab 4/fir.vhd" 75 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.330 ns" { firslice:\gslices:0:ufirslice|x_int[1] firslice:\gslices:0:ufirslice|lpm_mult:Mult0|multcore:mult_core|romout[0][12]~909 firslice:\gslices:0:ufirslice|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_25h:auto_generated|op_1~5 firslice:\gslices:0:ufirslice|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_25h:auto_generated|op_1~7 firslice:\gslices:0:ufirslice|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_25h:auto_generated|op_1~9 firslice:\gslices:0:ufirslice|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_25h:auto_generated|op_1~10 firslice:\gslices:0:ufirslice|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_0gh:auto_generated|op_1~3 firslice:\gslices:0:ufirslice|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_0gh:auto_generated|op_1~5 firslice:\gslices:0:ufirslice|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_0gh:auto_generated|op_1~7 firslice:\gslices:0:ufirslice|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_0gh:auto_generated|op_1~9 firslice:\gslices:0:ufirslice|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_0gh:auto_generated|op_1~11 firslice:\gslices:0:ufirslice|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_0gh:auto_generated|op_1~13 firslice:\gslices:0:ufirslice|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_0gh:auto_generated|op_1~14 firslice:\gslices:1:ufirslice|Add0~31 firslice:\gslices:1:ufirslice|Add0~32 firslice:\gslices:2:ufirslice|Add0~35 firslice:\gslices:2:ufirslice|Add0~37 firslice:\gslices:2:ufirslice|Add0~39 firslice:\gslices:2:ufirslice|Add0~41 firslice:\gslices:2:ufirslice|Add0~43 firslice:\gslices:2:ufirslice|Add0~44 firslice:\gslices:4:ufirslice|Add0~45 firslice:\gslices:4:ufirslice|Add0~46 firslice:\gslices:6:ufirslice|Add0~47 firslice:\gslices:6:ufirslice|Add0~48 firslice:\gslices:8:ufirslice|Add0~49 firslice:\gslices:8:ufirslice|Add0~50 firslice:\gslices:10:ufirslice|Add0~51 firslice:\gslices:10:ufirslice|Add0~52 firslice:\gslices:14:ufirslice|Add0~53 firslice:\gslices:14:ufirslice|Add0~54 y_out[14]~71 y_out[15]~72 y_out[15]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.330 ns" { firslice:\gslices:0:ufirslice|x_int[1] {} firslice:\gslices:0:ufirslice|lpm_mult:Mult0|multcore:mult_core|romout[0][12]~909 {} firslice:\gslices:0:ufirslice|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_25h:auto_generated|op_1~5 {} firslice:\gslices:0:ufirslice|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_25h:auto_generated|op_1~7 {} firslice:\gslices:0:ufirslice|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_25h:auto_generated|op_1~9 {} firslice:\gslices:0:ufirslice|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_25h:auto_generated|op_1~10 {} firslice:\gslices:0:ufirslice|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_0gh:auto_generated|op_1~3 {} firslice:\gslices:0:ufirslice|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_0gh:auto_generated|op_1~5 {} firslice:\gslices:0:ufirslice|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_0gh:auto_generated|op_1~7 {} firslice:\gslices:0:ufirslice|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_0gh:auto_generated|op_1~9 {} firslice:\gslices:0:ufirslice|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_0gh:auto_generated|op_1~11 {} firslice:\gslices:0:ufirslice|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_0gh:auto_generated|op_1~13 {} firslice:\gslices:0:ufirslice|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_0gh:auto_generated|op_1~14 {} firslice:\gslices:1:ufirslice|Add0~31 {} firslice:\gslices:1:ufirslice|Add0~32 {} firslice:\gslices:2:ufirslice|Add0~35 {} firslice:\gslices:2:ufirslice|Add0~37 {} firslice:\gslices:2:ufirslice|Add0~39 {} firslice:\gslices:2:ufirslice|Add0~41 {} firslice:\gslices:2:ufirslice|Add0~43 {} firslice:\gslices:2:ufirslice|Add0~44 {} firslice:\gslices:4:ufirslice|Add0~45 {} firslice:\gslices:4:ufirslice|Add0~46 {} firslice:\gslices:6:ufirslice|Add0~47 {} firslice:\gslices:6:ufirslice|Add0~48 {} firslice:\gslices:8:ufirslice|Add0~49 {} firslice:\gslices:8:ufirslice|Add0~50 {} firslice:\gslices:10:ufirslice|Add0~51 {} firslice:\gslices:10:ufirslice|Add0~52 {} firslice:\gslices:14:ufirslice|Add0~53 {} firslice:\gslices:14:ufirslice|Add0~54 {} y_out[14]~71 {} y_out[15]~72 {} y_out[15]~reg0 {} } { 0.000ns 0.751ns 0.672ns 0.000ns 0.000ns 0.000ns 1.003ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.204ns 0.000ns 0.749ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.456ns 0.000ns 0.979ns 0.000ns 0.441ns 0.000ns 0.669ns 0.000ns 0.442ns 0.000ns 0.456ns 0.000ns 0.000ns } { 0.000ns 0.420ns 0.393ns 0.071ns 0.071ns 0.410ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.393ns 0.410ns 0.414ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.414ns 0.410ns 0.414ns 0.410ns 0.393ns 0.410ns 0.393ns 0.410ns 0.393ns 0.410ns 0.414ns 0.410ns 0.084ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.791 ns" { clk clk~clkctrl y_out[15]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.791 ns" { clk {} clk~combout {} clk~clkctrl {} y_out[15]~reg0 {} } { 0.000ns 0.000ns 0.117ns 1.148ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.777 ns" { clk clk~clkctrl firslice:\gslices:0:ufirslice|x_int[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.777 ns" { clk {} clk~combout {} clk~clkctrl {} firslice:\gslices:0:ufirslice|x_int[1] {} } { 0.000ns 0.000ns 0.117ns 1.134ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "firslice:\\gslices:0:ufirslice\|x_int\[14\] x_in\[14\] clk 4.114 ns register " "Info: tsu for register \"firslice:\\gslices:0:ufirslice\|x_int\[14\]\" (data pin = \"x_in\[14\]\", clock pin = \"clk\") is 4.114 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.907 ns + Longest pin register " "Info: + Longest pin to register delay is 6.907 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns x_in\[14\] 1 PIN PIN_J17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_J17; Fanout = 1; PIN Node = 'x_in\[14\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { x_in[14] } "NODE_NAME" } } { "../fir.vhd" "" { Text "C:/Users/Qizhen/Dropbox/study/programmable electronic systems/labs/lab 4/fir.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.711 ns) + CELL(0.366 ns) 6.907 ns firslice:\\gslices:0:ufirslice\|x_int\[14\] 2 REG LCFF_X62_Y24_N3 11 " "Info: 2: + IC(5.711 ns) + CELL(0.366 ns) = 6.907 ns; Loc. = LCFF_X62_Y24_N3; Fanout = 11; REG Node = 'firslice:\\gslices:0:ufirslice\|x_int\[14\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.077 ns" { x_in[14] firslice:\gslices:0:ufirslice|x_int[14] } "NODE_NAME" } } { "../firslice.vhd" "" { Text "C:/Users/Qizhen/Dropbox/study/programmable electronic systems/labs/lab 4/firslice.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.196 ns ( 17.32 % ) " "Info: Total cell delay = 1.196 ns ( 17.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.711 ns ( 82.68 % ) " "Info: Total interconnect delay = 5.711 ns ( 82.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.907 ns" { x_in[14] firslice:\gslices:0:ufirslice|x_int[14] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.907 ns" { x_in[14] {} x_in[14]~combout {} firslice:\gslices:0:ufirslice|x_int[14] {} } { 0.000ns 0.000ns 5.711ns } { 0.000ns 0.830ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../firslice.vhd" "" { Text "C:/Users/Qizhen/Dropbox/study/programmable electronic systems/labs/lab 4/firslice.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.757 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.757 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../fir.vhd" "" { Text "C:/Users/Qizhen/Dropbox/study/programmable electronic systems/labs/lab 4/fir.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.117 ns) + CELL(0.000 ns) 1.106 ns clk~clkctrl 2 COMB CLKCTRL_G3 288 " "Info: 2: + IC(0.117 ns) + CELL(0.000 ns) = 1.106 ns; Loc. = CLKCTRL_G3; Fanout = 288; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.117 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../fir.vhd" "" { Text "C:/Users/Qizhen/Dropbox/study/programmable electronic systems/labs/lab 4/fir.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.114 ns) + CELL(0.537 ns) 2.757 ns firslice:\\gslices:0:ufirslice\|x_int\[14\] 3 REG LCFF_X62_Y24_N3 11 " "Info: 3: + IC(1.114 ns) + CELL(0.537 ns) = 2.757 ns; Loc. = LCFF_X62_Y24_N3; Fanout = 11; REG Node = 'firslice:\\gslices:0:ufirslice\|x_int\[14\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.651 ns" { clk~clkctrl firslice:\gslices:0:ufirslice|x_int[14] } "NODE_NAME" } } { "../firslice.vhd" "" { Text "C:/Users/Qizhen/Dropbox/study/programmable electronic systems/labs/lab 4/firslice.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 55.35 % ) " "Info: Total cell delay = 1.526 ns ( 55.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.231 ns ( 44.65 % ) " "Info: Total interconnect delay = 1.231 ns ( 44.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.757 ns" { clk clk~clkctrl firslice:\gslices:0:ufirslice|x_int[14] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.757 ns" { clk {} clk~combout {} clk~clkctrl {} firslice:\gslices:0:ufirslice|x_int[14] {} } { 0.000ns 0.000ns 0.117ns 1.114ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.907 ns" { x_in[14] firslice:\gslices:0:ufirslice|x_int[14] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.907 ns" { x_in[14] {} x_in[14]~combout {} firslice:\gslices:0:ufirslice|x_int[14] {} } { 0.000ns 0.000ns 5.711ns } { 0.000ns 0.830ns 0.366ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.757 ns" { clk clk~clkctrl firslice:\gslices:0:ufirslice|x_int[14] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.757 ns" { clk {} clk~combout {} clk~clkctrl {} firslice:\gslices:0:ufirslice|x_int[14] {} } { 0.000ns 0.000ns 0.117ns 1.114ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk y_out\[15\] y_out\[15\]~reg0 8.301 ns register " "Info: tco from clock \"clk\" to destination pin \"y_out\[15\]\" through register \"y_out\[15\]~reg0\" is 8.301 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.791 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.791 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../fir.vhd" "" { Text "C:/Users/Qizhen/Dropbox/study/programmable electronic systems/labs/lab 4/fir.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.117 ns) + CELL(0.000 ns) 1.106 ns clk~clkctrl 2 COMB CLKCTRL_G3 288 " "Info: 2: + IC(0.117 ns) + CELL(0.000 ns) = 1.106 ns; Loc. = CLKCTRL_G3; Fanout = 288; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.117 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../fir.vhd" "" { Text "C:/Users/Qizhen/Dropbox/study/programmable electronic systems/labs/lab 4/fir.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.148 ns) + CELL(0.537 ns) 2.791 ns y_out\[15\]~reg0 3 REG LCFF_X50_Y20_N29 1 " "Info: 3: + IC(1.148 ns) + CELL(0.537 ns) = 2.791 ns; Loc. = LCFF_X50_Y20_N29; Fanout = 1; REG Node = 'y_out\[15\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.685 ns" { clk~clkctrl y_out[15]~reg0 } "NODE_NAME" } } { "../fir.vhd" "" { Text "C:/Users/Qizhen/Dropbox/study/programmable electronic systems/labs/lab 4/fir.vhd" 75 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 54.68 % ) " "Info: Total cell delay = 1.526 ns ( 54.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.265 ns ( 45.32 % ) " "Info: Total interconnect delay = 1.265 ns ( 45.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.791 ns" { clk clk~clkctrl y_out[15]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.791 ns" { clk {} clk~combout {} clk~clkctrl {} y_out[15]~reg0 {} } { 0.000ns 0.000ns 0.117ns 1.148ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../fir.vhd" "" { Text "C:/Users/Qizhen/Dropbox/study/programmable electronic systems/labs/lab 4/fir.vhd" 75 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.260 ns + Longest register pin " "Info: + Longest register to pin delay is 5.260 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns y_out\[15\]~reg0 1 REG LCFF_X50_Y20_N29 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X50_Y20_N29; Fanout = 1; REG Node = 'y_out\[15\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { y_out[15]~reg0 } "NODE_NAME" } } { "../fir.vhd" "" { Text "C:/Users/Qizhen/Dropbox/study/programmable electronic systems/labs/lab 4/fir.vhd" 75 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.618 ns) + CELL(2.642 ns) 5.260 ns y_out\[15\] 2 PIN PIN_R25 0 " "Info: 2: + IC(2.618 ns) + CELL(2.642 ns) = 5.260 ns; Loc. = PIN_R25; Fanout = 0; PIN Node = 'y_out\[15\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.260 ns" { y_out[15]~reg0 y_out[15] } "NODE_NAME" } } { "../fir.vhd" "" { Text "C:/Users/Qizhen/Dropbox/study/programmable electronic systems/labs/lab 4/fir.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.642 ns ( 50.23 % ) " "Info: Total cell delay = 2.642 ns ( 50.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.618 ns ( 49.77 % ) " "Info: Total interconnect delay = 2.618 ns ( 49.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.260 ns" { y_out[15]~reg0 y_out[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.260 ns" { y_out[15]~reg0 {} y_out[15] {} } { 0.000ns 2.618ns } { 0.000ns 2.642ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.791 ns" { clk clk~clkctrl y_out[15]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.791 ns" { clk {} clk~combout {} clk~clkctrl {} y_out[15]~reg0 {} } { 0.000ns 0.000ns 0.117ns 1.148ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.260 ns" { y_out[15]~reg0 y_out[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.260 ns" { y_out[15]~reg0 {} y_out[15] {} } { 0.000ns 2.618ns } { 0.000ns 2.642ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "firslice:\\gslices:0:ufirslice\|x_int\[7\] x_in\[7\] clk 0.062 ns register " "Info: th for register \"firslice:\\gslices:0:ufirslice\|x_int\[7\]\" (data pin = \"x_in\[7\]\", clock pin = \"clk\") is 0.062 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.777 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.777 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../fir.vhd" "" { Text "C:/Users/Qizhen/Dropbox/study/programmable electronic systems/labs/lab 4/fir.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.117 ns) + CELL(0.000 ns) 1.106 ns clk~clkctrl 2 COMB CLKCTRL_G3 288 " "Info: 2: + IC(0.117 ns) + CELL(0.000 ns) = 1.106 ns; Loc. = CLKCTRL_G3; Fanout = 288; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.117 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../fir.vhd" "" { Text "C:/Users/Qizhen/Dropbox/study/programmable electronic systems/labs/lab 4/fir.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.134 ns) + CELL(0.537 ns) 2.777 ns firslice:\\gslices:0:ufirslice\|x_int\[7\] 3 REG LCFF_X57_Y27_N17 11 " "Info: 3: + IC(1.134 ns) + CELL(0.537 ns) = 2.777 ns; Loc. = LCFF_X57_Y27_N17; Fanout = 11; REG Node = 'firslice:\\gslices:0:ufirslice\|x_int\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.671 ns" { clk~clkctrl firslice:\gslices:0:ufirslice|x_int[7] } "NODE_NAME" } } { "../firslice.vhd" "" { Text "C:/Users/Qizhen/Dropbox/study/programmable electronic systems/labs/lab 4/firslice.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 54.95 % ) " "Info: Total cell delay = 1.526 ns ( 54.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.251 ns ( 45.05 % ) " "Info: Total interconnect delay = 1.251 ns ( 45.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.777 ns" { clk clk~clkctrl firslice:\gslices:0:ufirslice|x_int[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.777 ns" { clk {} clk~combout {} clk~clkctrl {} firslice:\gslices:0:ufirslice|x_int[7] {} } { 0.000ns 0.000ns 0.117ns 1.134ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../firslice.vhd" "" { Text "C:/Users/Qizhen/Dropbox/study/programmable electronic systems/labs/lab 4/firslice.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.981 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.981 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns x_in\[7\] 1 PIN PIN_C13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; PIN Node = 'x_in\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { x_in[7] } "NODE_NAME" } } { "../fir.vhd" "" { Text "C:/Users/Qizhen/Dropbox/study/programmable electronic systems/labs/lab 4/fir.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.769 ns) + CELL(0.149 ns) 2.897 ns firslice:\\gslices:0:ufirslice\|x_int\[7\]~feeder 2 COMB LCCOMB_X57_Y27_N16 1 " "Info: 2: + IC(1.769 ns) + CELL(0.149 ns) = 2.897 ns; Loc. = LCCOMB_X57_Y27_N16; Fanout = 1; COMB Node = 'firslice:\\gslices:0:ufirslice\|x_int\[7\]~feeder'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.918 ns" { x_in[7] firslice:\gslices:0:ufirslice|x_int[7]~feeder } "NODE_NAME" } } { "../firslice.vhd" "" { Text "C:/Users/Qizhen/Dropbox/study/programmable electronic systems/labs/lab 4/firslice.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.981 ns firslice:\\gslices:0:ufirslice\|x_int\[7\] 3 REG LCFF_X57_Y27_N17 11 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.981 ns; Loc. = LCFF_X57_Y27_N17; Fanout = 11; REG Node = 'firslice:\\gslices:0:ufirslice\|x_int\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { firslice:\gslices:0:ufirslice|x_int[7]~feeder firslice:\gslices:0:ufirslice|x_int[7] } "NODE_NAME" } } { "../firslice.vhd" "" { Text "C:/Users/Qizhen/Dropbox/study/programmable electronic systems/labs/lab 4/firslice.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.212 ns ( 40.66 % ) " "Info: Total cell delay = 1.212 ns ( 40.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.769 ns ( 59.34 % ) " "Info: Total interconnect delay = 1.769 ns ( 59.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.981 ns" { x_in[7] firslice:\gslices:0:ufirslice|x_int[7]~feeder firslice:\gslices:0:ufirslice|x_int[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.981 ns" { x_in[7] {} x_in[7]~combout {} firslice:\gslices:0:ufirslice|x_int[7]~feeder {} firslice:\gslices:0:ufirslice|x_int[7] {} } { 0.000ns 0.000ns 1.769ns 0.000ns } { 0.000ns 0.979ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.777 ns" { clk clk~clkctrl firslice:\gslices:0:ufirslice|x_int[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.777 ns" { clk {} clk~combout {} clk~clkctrl {} firslice:\gslices:0:ufirslice|x_int[7] {} } { 0.000ns 0.000ns 0.117ns 1.134ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.981 ns" { x_in[7] firslice:\gslices:0:ufirslice|x_int[7]~feeder firslice:\gslices:0:ufirslice|x_int[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.981 ns" { x_in[7] {} x_in[7]~combout {} firslice:\gslices:0:ufirslice|x_int[7]~feeder {} firslice:\gslices:0:ufirslice|x_int[7] {} } { 0.000ns 0.000ns 1.769ns 0.000ns } { 0.000ns 0.979ns 0.149ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "222 " "Info: Peak virtual memory: 222 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 27 10:03:58 2015 " "Info: Processing ended: Fri Nov 27 10:03:58 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
