$date
	Wed Oct 15 14:42:36 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module johnson5bit_tb $end
$var wire 5 ! Q [4:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var reg 5 $ Q [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
1#
0"
b0 !
$end
#10
1"
#20
0"
0#
#30
b10000 !
b10000 $
1"
#40
0"
#50
b11000 !
b11000 $
1"
#60
0"
#70
b11100 !
b11100 $
1"
#80
0"
#90
b11110 !
b11110 $
1"
#100
0"
#110
b11111 !
b11111 $
1"
#120
0"
#130
b1111 !
b1111 $
1"
#140
0"
#150
b111 !
b111 $
1"
#160
0"
#170
b11 !
b11 $
1"
#180
0"
#190
b1 !
b1 $
1"
#200
0"
#210
b0 !
b0 $
1"
#220
0"
