0.6
2018.3
Dec  7 2018
00:33:28
D:/ZYNQ_files/project_cpu_lab/project_cpu_lab.sim/sim_1/impl/timing/xsim/tb_alu_time_impl.v,1680154251,verilog,,D:/ZYNQ_files/project_cpu_lab/project_cpu_lab.srcs/sim_1/new/tb_alu.v,,alu;glbl,,,,,,,,
D:/ZYNQ_files/project_cpu_lab/project_cpu_lab.srcs/sim_1/new/tb_alu.v,1680139877,verilog,,,,tb_alu,,,,,,,,
