
---------- Begin Simulation Statistics ----------
final_tick                                 1122580000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 186145                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406860                       # Number of bytes of host memory used
host_op_rate                                   326905                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.61                       # Real time elapsed on the host
host_tick_rate                               96728578                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2160288                       # Number of instructions simulated
sim_ops                                       3793881                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001123                       # Number of seconds simulated
sim_ticks                                  1122580000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               452671                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 10                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24439                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            477569                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             245741                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          452671                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           206930                       # Number of indirect misses.
system.cpu.branchPred.lookups                  506833                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   12875                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12280                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2475467                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1986897                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24553                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     363182                       # Number of branches committed
system.cpu.commit.bw_lim_events                632465                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             760                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          886899                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2160288                       # Number of instructions committed
system.cpu.commit.committedOps                3793881                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2402375                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.579221                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.729204                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1163508     48.43%     48.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       186847      7.78%     56.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       181491      7.55%     63.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       238064      9.91%     73.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       632465     26.33%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2402375                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      87289                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                11003                       # Number of function calls committed.
system.cpu.commit.int_insts                   3728154                       # Number of committed integer instructions.
system.cpu.commit.loads                        517671                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        21591      0.57%      0.57% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2971585     78.33%     78.89% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1861      0.05%     78.94% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            38160      1.01%     79.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           3412      0.09%     80.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1248      0.03%     80.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6274      0.17%     80.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           13393      0.35%     80.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           14310      0.38%     80.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          11271      0.30%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1242      0.03%     81.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.30% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          496741     13.09%     94.39% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         179084      4.72%     99.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        20930      0.55%     99.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12779      0.34%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3793881                       # Class of committed instruction
system.cpu.commit.refs                         709534                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2160288                       # Number of Instructions Simulated
system.cpu.committedOps                       3793881                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.299110                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.299110                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8239                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        34597                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        50370                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4530                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1026268                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4898519                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   309337                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1193917                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24617                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 89788                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      600989                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1991                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      211526                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           165                       # TLB misses on write requests
system.cpu.fetch.Branches                      506833                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    251997                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2275454                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4700                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        2930675                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  158                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            8                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           766                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   49234                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.180596                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             342924                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             258616                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.044264                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2643927                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.957708                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.930628                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1241384     46.95%     46.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    77241      2.92%     49.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    61375      2.32%     52.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    79662      3.01%     55.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1184265     44.79%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2643927                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    143502                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    78454                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    226622800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    226622800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    226622400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    226622400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    226622400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    226622400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8837200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8837200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       630800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       630800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       630400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       630000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      5256800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      5429200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      5621600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      5441200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     82678000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     82661200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     82702000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     82584800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1732306400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          162524                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                29050                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   393134                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.540648                       # Inst execution rate
system.cpu.iew.exec_refs                       813591                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     211514                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  693995                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                632726                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                957                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               550                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               221839                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4680736                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                602077                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             34765                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4323753                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3404                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  8752                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24617                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 15038                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           620                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            43123                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          248                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           76                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       115053                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        29975                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             76                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20816                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8234                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   6018599                       # num instructions consuming a value
system.cpu.iew.wb_count                       4301583                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.568044                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3418827                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.532748                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4308588                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6688028                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3696130                       # number of integer regfile writes
system.cpu.ipc                               0.769758                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.769758                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             27752      0.64%      0.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3399340     77.99%     78.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1894      0.04%     78.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 42292      0.97%     79.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                5003      0.11%     79.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1302      0.03%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6923      0.16%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                17127      0.39%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                16157      0.37%     80.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               11855      0.27%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2310      0.05%     81.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.04% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               585236     13.43%     94.46% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              200073      4.59%     99.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           27147      0.62%     99.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          14111      0.32%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4358522                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  104533                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              210395                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       101006                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             148101                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4226237                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           11168708                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4200577                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5419554                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4679599                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4358522                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1137                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          886844                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18136                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            377                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1325731                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2643927                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.648503                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.670845                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1173370     44.38%     44.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              179462      6.79%     51.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              313202     11.85%     63.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              358916     13.58%     76.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              618977     23.41%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2643927                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.553037                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      252129                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           386                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              8634                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             3814                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               632726                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              221839                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1636509                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                          2806451                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     57                       # Number of system calls
system.cpu.rename.BlockCycles                  841578                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               5139875                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               54                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  47049                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   360223                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  15071                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4968                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              12587722                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4822906                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6538449                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1224212                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  72748                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24617                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                172790                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1398548                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            181028                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7640409                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          20507                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                902                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    209389                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            953                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6450690                       # The number of ROB reads
system.cpu.rob.rob_writes                     9604020                       # The number of ROB writes
system.cpu.timesIdled                            1619                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           13                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18601                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          437                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          38482                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              437                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          682                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            682                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage               98                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9462                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23045                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1122580000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12248                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1351                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8111                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1335                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1335                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12248                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36628                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36628                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36628                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       955776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       955776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  955776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13583                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13583    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13583                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11405389                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29491211                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.6                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1122580000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17781                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4144                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             24004                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                961                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2100                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2100                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17781                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         8381                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49977                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   58358                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       184256                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1266560                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1450816                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10513                       # Total snoops (count)
system.l2bus.snoopTraffic                       86784                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30389                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014808                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.120786                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29939     98.52%     98.52% # Request fanout histogram
system.l2bus.snoop_fanout::1                      450      1.48%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30389                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20401998                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.8                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             19070998                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3456798                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1122580000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1122580000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       248405                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           248405                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       248405                       # number of overall hits
system.cpu.icache.overall_hits::total          248405                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3591                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3591                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3591                       # number of overall misses
system.cpu.icache.overall_misses::total          3591                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    179122000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    179122000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    179122000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    179122000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       251996                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       251996                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       251996                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       251996                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.014250                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.014250                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.014250                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.014250                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 49880.813144                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49880.813144                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 49880.813144                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49880.813144                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           51                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    25.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            2                       # number of writebacks
system.cpu.icache.writebacks::total                 2                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          711                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          711                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          711                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          711                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2880                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2880                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2880                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2880                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    143385200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    143385200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    143385200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    143385200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011429                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011429                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011429                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011429                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 49786.527778                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49786.527778                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 49786.527778                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49786.527778                       # average overall mshr miss latency
system.cpu.icache.replacements                   2624                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       248405                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          248405                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3591                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3591                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    179122000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    179122000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       251996                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       251996                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.014250                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.014250                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 49880.813144                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49880.813144                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          711                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          711                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2880                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2880                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    143385200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    143385200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011429                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011429                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 49786.527778                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49786.527778                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1122580000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1122580000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.550836                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              237467                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2624                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             90.498095                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.550836                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990433                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990433                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          120                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            506872                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           506872                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1122580000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1122580000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1122580000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       713869                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           713869                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       713869                       # number of overall hits
system.cpu.dcache.overall_hits::total          713869                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34795                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34795                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34795                       # number of overall misses
system.cpu.dcache.overall_misses::total         34795                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1684588399                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1684588399                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1684588399                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1684588399                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       748664                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       748664                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       748664                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       748664                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.046476                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.046476                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.046476                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.046476                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48414.668746                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48414.668746                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48414.668746                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48414.668746                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        28765                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          201                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               783                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.736909                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   100.500000                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1784                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2791                       # number of writebacks
system.cpu.dcache.writebacks::total              2791                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22178                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22178                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22178                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22178                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12617                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12617                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12617                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4384                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        17001                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    578875999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    578875999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    578875999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    247926878                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    826802877                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.016853                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016853                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.016853                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.022708                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45880.637156                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45880.637156                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45880.637156                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56552.663777                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48632.602612                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15977                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       524137                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          524137                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32657                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32657                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1580284800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1580284800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       556794                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       556794                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058652                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058652                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48390.384910                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48390.384910                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22139                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22139                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10518                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10518                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    477586400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    477586400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.018890                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.018890                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45406.579198                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45406.579198                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       189732                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         189732                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2138                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2138                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    104303599                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    104303599                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       191870                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       191870                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011143                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011143                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 48785.593545                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 48785.593545                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           39                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           39                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2099                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2099                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    101289599                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    101289599                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.010940                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010940                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48256.121486                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48256.121486                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4384                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4384                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    247926878                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    247926878                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56552.663777                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 56552.663777                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1122580000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1122580000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           978.959548                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              634739                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15977                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.728297                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   744.430061                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   234.529487                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.726982                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.229033                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.956015                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          202                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          822                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           81                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          107                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          388                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          369                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.197266                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.802734                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1514329                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1514329                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1122580000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             916                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4963                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          951                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6830                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            916                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4963                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          951                       # number of overall hits
system.l2cache.overall_hits::total               6830                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1961                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7652                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3433                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13046                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1961                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7652                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3433                       # number of overall misses
system.l2cache.overall_misses::total            13046                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    132203600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    521746400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    237496010                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    891446010                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    132203600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    521746400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    237496010                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    891446010                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2877                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12615                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4384                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19876                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2877                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12615                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4384                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19876                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.681613                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.606579                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.783075                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.656369                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.681613                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.606579                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.783075                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.656369                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67416.420194                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68184.317825                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69180.311681                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68330.983443                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67416.420194                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68184.317825                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69180.311681                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68330.983443                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    6                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1351                       # number of writebacks
system.l2cache.writebacks::total                 1351                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data           12                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           19                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             31                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data           12                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           19                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            31                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1961                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7640                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3414                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13015                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1961                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7640                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3414                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          568                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13583                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    116515600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    460243600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    209538029                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    786297229                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    116515600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    460243600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    209538029                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     33898673                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    820195902                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.681613                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.605628                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.778741                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.654810                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.681613                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.605628                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.778741                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.683387                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59416.420194                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60241.308901                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61376.106913                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60414.692970                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59416.420194                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60241.308901                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61376.106913                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59680.762324                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60384.002209                       # average overall mshr miss latency
system.l2cache.replacements                      9547                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2793                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2793                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2793                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2793                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          352                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          352                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          568                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          568                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     33898673                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     33898673                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59680.762324                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59680.762324                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          760                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              760                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1340                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1340                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     92394000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     92394000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2100                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2100                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.638095                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.638095                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 68950.746269                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 68950.746269                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            5                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            5                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1335                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1335                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     81558000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     81558000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.635714                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.635714                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61092.134831                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61092.134831                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          916                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4203                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          951                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6070                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1961                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6312                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3433                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11706                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    132203600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    429352400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    237496010                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    799052010                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2877                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10515                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4384                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17776                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.681613                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.600285                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.783075                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.658528                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67416.420194                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68021.609632                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69180.311681                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68260.038442                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           19                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           26                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1961                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6305                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3414                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11680                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    116515600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    378685600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    209538029                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    704739229                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.681613                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.599620                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.778741                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.657066                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59416.420194                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60061.157811                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61376.106913                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60337.262757                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1122580000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1122580000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3724.650627                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  26002                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9547                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.723578                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    14.095129                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   303.151641                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2359.114429                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   905.197268                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   143.092160                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003441                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.074012                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.575956                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.220995                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.034935                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.909339                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1147                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2949                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           94                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1044                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          708                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2104                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.280029                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.719971                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               321387                       # Number of tag accesses
system.l2cache.tags.data_accesses              321387                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1122580000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          125504                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          488960                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       218496                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        36352                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              869312                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       125504                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         125504                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        86464                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            86464                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1961                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7640                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3414                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          568                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13583                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1351                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1351                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          111799604                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          435568066                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    194637353                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     32382547                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              774387571                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     111799604                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         111799604                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        77022573                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              77022573                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        77022573                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         111799604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         435568066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    194637353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     32382547                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             851410144                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 3199600800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 398729                       # Simulator instruction rate (inst/s)
host_mem_usage                                4407884                       # Number of bytes of host memory used
host_op_rate                                   703488                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    25.85                       # Real time elapsed on the host
host_tick_rate                               80358569                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10305883                       # Number of instructions simulated
sim_ops                                      18182981                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002077                       # Number of seconds simulated
sim_ticks                                  2077020800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               748219                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3263                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            748230                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             744510                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          748219                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             3709                       # Number of indirect misses.
system.cpu.branchPred.lookups                  748374                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      64                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          157                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  31531214                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  6739935                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              3263                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     741012                       # Number of branches committed
system.cpu.commit.bw_lim_events               3023863                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              28                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           36026                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              8145595                       # Number of instructions committed
system.cpu.commit.committedOps               14389100                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      5180494                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.777554                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.474971                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        74684      1.44%      1.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1939246     37.43%     38.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        73701      1.42%     40.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        69000      1.33%     41.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      3023863     58.37%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      5180494                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        659                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   45                       # Number of function calls committed.
system.cpu.commit.int_insts                  14385805                       # Number of committed integer instructions.
system.cpu.commit.loads                        744649                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         3045      0.02%      0.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         13570734     94.31%     94.33% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     94.33% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               60      0.00%     94.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             29      0.00%     94.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     94.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             48      0.00%     94.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     94.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     94.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     94.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     94.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     94.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              44      0.00%     94.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     94.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              65      0.00%     94.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     94.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              88      0.00%     94.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             44      0.00%     94.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     94.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     94.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            35      0.00%     94.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     94.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     94.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     94.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     94.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     94.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     94.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     94.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     94.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     94.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     94.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     94.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     94.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     94.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     94.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     94.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     94.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     94.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     94.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     94.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     94.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     94.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     94.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     94.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     94.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     94.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     94.34% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          744455      5.17%     99.51% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          70151      0.49%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          194      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          108      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          14389100                       # Class of committed instruction
system.cpu.commit.refs                         814908                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     8145595                       # Number of Instructions Simulated
system.cpu.committedOps                      14389100                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.637467                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.637467                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           45                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           43                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          104                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            16                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                833533                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               14462335                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   594706                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   3109221                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   3270                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                649142                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      748077                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            15                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       70329                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                      748374                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    407835                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       4777133                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    94                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        8228470                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                    6540                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.144125                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             409469                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             744574                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.584668                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            5189872                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.800774                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.637612                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1082046     20.85%     20.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   137957      2.66%     23.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   672856     12.96%     36.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   136061      2.62%     39.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  3160952     60.91%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              5189872                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      1181                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      721                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    905434400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    905434400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    905434800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    905434400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    905434400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    905434400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        16000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        15600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        11200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        11200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        11200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        11200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        44800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        43200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        45600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        42800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     81848800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     81848800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     81847600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     81846400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     5760251200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            2680                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 3316                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   741417                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.773788                       # Inst execution rate
system.cpu.iew.exec_refs                       818412                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      70329                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    7756                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                748494                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 31                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1030                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                70401                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            14425117                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                748083                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1006                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              14403037                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     20                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   382                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   3270                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   414                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             3                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              599                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         3845                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          143                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              7                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          211                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           3105                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  32330762                       # num instructions consuming a value
system.cpu.iew.wb_count                      14400094                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.396108                       # average fanout of values written-back
system.cpu.iew.wb_producers                  12806465                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.773221                       # insts written-back per cycle
system.cpu.iew.wb_sent                       14402443                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 28582212                       # number of integer regfile reads
system.cpu.int_regfile_writes                13587155                       # number of integer regfile writes
system.cpu.ipc                               1.568707                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.568707                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              3415      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              13581516     94.29%     94.31% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     94.31% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    79      0.00%     94.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  64      0.00%     94.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     94.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  48      0.00%     94.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     94.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     94.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     94.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     94.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     94.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   60      0.00%     94.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     94.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  125      0.00%     94.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     94.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  137      0.00%     94.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  56      0.00%     94.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     94.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     94.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 63      0.00%     94.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     94.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     94.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     94.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     94.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     94.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     94.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     94.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     94.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     94.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     94.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     94.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     94.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     94.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     94.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     94.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     94.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     94.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     94.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     94.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     94.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     94.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     94.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     94.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     94.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     94.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     94.32% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               747832      5.19%     99.51% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               70235      0.49%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             299      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            112      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               14404041                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     972                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1976                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          922                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1649                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               14399654                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           33996106                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     14399172                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          14459493                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   14425085                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  14404041                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  32                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           36018                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               126                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              4                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       112325                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       5189872                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.775414                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.107413                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               73762      1.42%      1.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              713626     13.75%     15.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1312560     25.29%     40.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1294401     24.94%     65.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1795523     34.60%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         5189872                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.773981                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      407835                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             69110                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            68594                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               748494                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               70401                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 2301015                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     27                       # number of misc regfile writes
system.cpu.numCycles                          5192552                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                    8222                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              20308208                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 544002                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   916600                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     52                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     3                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              62603539                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               14448025                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            20393702                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   3434644                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    272                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   3270                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                826617                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    85502                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1717                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         28672884                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            519                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 32                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   1678306                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             34                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     16581757                       # The number of ROB reads
system.cpu.rob.rob_writes                    28859629                       # The number of ROB writes
system.cpu.timesIdled                              29                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          121                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            7                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            244                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                7                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           59                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           125                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   2077020800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 57                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            5                       # Transaction distribution
system.membus.trans_dist::CleanEvict               54                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 7                       # Transaction distribution
system.membus.trans_dist::ReadExResp                7                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            59                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          189                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          189                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    189                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         4416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         4416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    4416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                66                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      66    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  66                       # Request fanout histogram
system.membus.reqLayer2.occupancy               58006                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy             137794                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   2077020800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 114                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            23                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               162                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                  7                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                 7                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            116                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          179                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          186                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     365                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         3776                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         5120                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     8896                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                64                       # Total snoops (count)
system.l2bus.snoopTraffic                         320                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                187                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.037433                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.190330                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      180     96.26%     96.26% # Request fanout histogram
system.l2bus.snoop_fanout::1                        7      3.74%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  187                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               74400                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               117184                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               70800                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      2077020800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2077020800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       407728                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           407728                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       407728                       # number of overall hits
system.cpu.icache.overall_hits::total          407728                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          107                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            107                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          107                       # number of overall misses
system.cpu.icache.overall_misses::total           107                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      3950800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3950800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      3950800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3950800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       407835                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       407835                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       407835                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       407835                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000262                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000262                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000262                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000262                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 36923.364486                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 36923.364486                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 36923.364486                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 36923.364486                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           46                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           46                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           46                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           46                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           61                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      2434400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2434400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      2434400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2434400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000150                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000150                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000150                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000150                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 39908.196721                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 39908.196721                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 39908.196721                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 39908.196721                       # average overall mshr miss latency
system.cpu.icache.replacements                     59                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       407728                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          407728                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          107                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           107                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      3950800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3950800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       407835                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       407835                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000262                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000262                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 36923.364486                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 36923.364486                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           46                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           46                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      2434400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2434400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000150                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000150                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 39908.196721                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 39908.196721                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   2077020800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2077020800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                 915                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                59                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             15.508475                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            815729                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           815729                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2077020800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2077020800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2077020800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       817631                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           817631                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       817631                       # number of overall hits
system.cpu.dcache.overall_hits::total          817631                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          102                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            102                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          102                       # number of overall misses
system.cpu.dcache.overall_misses::total           102                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      3494800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      3494800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      3494800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      3494800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       817733                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       817733                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       817733                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       817733                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000125                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000125                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000125                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000125                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 34262.745098                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 34262.745098                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 34262.745098                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 34262.745098                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          155                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.750000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 3                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           18                       # number of writebacks
system.cpu.dcache.writebacks::total                18                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           58                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           58                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           58                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           58                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           44                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           44                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           18                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           62                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1826000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1826000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1826000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       527182                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      2353182                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000054                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000054                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000054                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000076                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data        41500                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total        41500                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data        41500                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 29287.888889                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 37954.548387                       # average overall mshr miss latency
system.cpu.dcache.replacements                     62                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       747379                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          747379                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           95                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            95                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      3031200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      3031200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       747474                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       747474                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000127                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000127                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 31907.368421                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 31907.368421                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           58                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           58                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           37                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1368000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1368000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000050                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000050                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 36972.972973                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 36972.972973                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        70252                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          70252                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            7                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       463600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       463600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        70259                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        70259                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000100                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000100                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 66228.571429                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66228.571429                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            7                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       458000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       458000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000100                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000100                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 65428.571429                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65428.571429                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           18                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           18                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher       527182                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total       527182                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 29287.888889                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 29287.888889                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   2077020800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2077020800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                5074                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                62                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             81.838710                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   819.000245                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   204.999755                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.799805                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.200195                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          205                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          819                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          205                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          819                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.200195                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.799805                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1635528                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1635528                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   2077020800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              26                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              19                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           12                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  57                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             26                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             19                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           12                       # number of overall hits
system.l2cache.overall_hits::total                 57                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            35                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            25                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher            6                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                66                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           35                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           25                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher            6                       # number of overall misses
system.l2cache.overall_misses::total               66                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      2144400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      1612400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher       411594                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      4168394                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      2144400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      1612400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher       411594                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      4168394                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           61                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           44                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           18                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             123                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           61                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           44                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           18                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            123                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.573770                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.568182                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.333333                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.536585                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.573770                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.568182                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.333333                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.536585                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 61268.571429                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data        64496                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher        68599                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 63157.484848                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 61268.571429                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data        64496                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher        68599                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 63157.484848                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              5                       # number of writebacks
system.l2cache.writebacks::total                    5                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           35                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           25                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher            6                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           66                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           35                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           25                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher            6                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           66                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1880400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      1412400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher       363594                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      3656394                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1880400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      1412400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       363594                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      3656394                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.573770                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.568182                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.333333                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.536585                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.573770                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.568182                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.333333                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.536585                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 53725.714286                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data        56496                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher        60599                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 55399.909091                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 53725.714286                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data        56496                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher        60599                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 55399.909091                       # average overall mshr miss latency
system.l2cache.replacements                        64                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           18                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           18                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           18                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           18                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            2                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_misses::.cpu.data            7                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              7                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       449600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       449600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data            7                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total            7                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 64228.571429                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 64228.571429                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            7                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            7                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       393600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       393600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 56228.571429                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 56228.571429                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst           26                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           19                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           12                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           57                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           35                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           18                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher            6                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           59                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      2144400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1162800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher       411594                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      3718794                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           61                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           37                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           18                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          116                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.573770                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.486486                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.508621                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 61268.571429                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data        64600                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher        68599                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 63030.406780                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           35                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           18                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher            6                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           59                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1880400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      1018800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher       363594                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      3262794                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.573770                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.486486                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.333333                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.508621                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 53725.714286                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        56600                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher        60599                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 55301.593220                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   2077020800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   2077020800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    201                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   64                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.140625                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    38.002002                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1075.920117                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1853.037157                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   984.040724                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher          145                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009278                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.262676                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.452402                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.240244                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.035400                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1131                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2965                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3         1131                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2965                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.276123                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.723877                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 2016                       # Number of tag accesses
system.l2cache.tags.data_accesses                2016                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   2077020800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            2112                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            1600                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher          384                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                4096                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         2112                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           2112                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          320                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              320                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               33                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               25                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher            6                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   64                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             5                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   5                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            1016841                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data             770334                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher       184880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                1972055                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       1016841                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           1016841                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks          154067                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                154067                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks          154067                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           1016841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data            770334                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher       184880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               2126122                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 3226980800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               39149580                       # Simulator instruction rate (inst/s)
host_mem_usage                                4413004                       # Number of bytes of host memory used
host_op_rate                                 69073663                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.26                       # Real time elapsed on the host
host_tick_rate                              103759747                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10327038                       # Number of instructions simulated
sim_ops                                      18225808                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000027                       # Number of seconds simulated
sim_ticks                                    27380000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 7582                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               995                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              7208                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2323                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            7582                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             5259                       # Number of indirect misses.
system.cpu.branchPred.lookups                    8196                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     375                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          819                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     27983                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    18617                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1018                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       4382                       # Number of branches committed
system.cpu.commit.bw_lim_events                  6724                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             128                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           20010                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                21155                       # Number of instructions committed
system.cpu.commit.committedOps                  42827                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        41280                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.037476                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.546920                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        26059     63.13%     63.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         3477      8.42%     71.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         2606      6.31%     77.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         2414      5.85%     83.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         6724     16.29%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        41280                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       2780                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  226                       # Number of function calls committed.
system.cpu.commit.int_insts                     41676                       # Number of committed integer instructions.
system.cpu.commit.loads                          6245                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          284      0.66%      0.66% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            31523     73.61%     74.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              16      0.04%     74.31% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              227      0.53%     74.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            141      0.33%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            224      0.52%     75.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             108      0.25%     75.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             204      0.48%     76.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     76.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             308      0.72%     77.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            260      0.61%     77.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     77.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     77.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            81      0.19%     77.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     77.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     77.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     77.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     77.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     77.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     77.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     77.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     77.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     77.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     77.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     77.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     77.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     77.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     77.93% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            5395     12.60%     90.53% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           2644      6.17%     96.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          850      1.98%     98.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          562      1.31%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             42827                       # Class of committed instruction
system.cpu.commit.refs                           9451                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       21155                       # Number of Instructions Simulated
system.cpu.committedOps                         42827                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               3.235642                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.235642                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           85                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          204                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          364                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            24                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 16586                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  70650                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    11069                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     17092                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1032                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1367                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        8114                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            99                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        3964                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             2                       # TLB misses on write requests
system.cpu.fetch.Branches                        8196                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      4246                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         33345                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   372                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          38582                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   26                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           144                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    2064                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.119737                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              12593                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               2698                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.563652                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              47146                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.650066                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.910339                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    26083     55.32%     55.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1085      2.30%     57.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1052      2.23%     59.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1099      2.33%     62.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    17827     37.81%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                47146                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      3881                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     2389                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      2764800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      2764800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      2764800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      2764800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      2764800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      2764800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        57200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        57200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        45600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        45200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        45200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        45600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       130000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       131200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       132400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       131200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      1256800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      1257200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      1256400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      1249600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       22429600                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           21304                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1247                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     5220                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.805931                       # Inst execution rate
system.cpu.iew.exec_refs                        12044                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       3956                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   11123                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  9065                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                196                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                32                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 4509                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               62828                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  8088                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1524                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 55166                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     30                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                    22                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1032                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    79                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              350                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         2822                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1303                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             15                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1102                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            145                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     63613                       # num instructions consuming a value
system.cpu.iew.wb_count                         54403                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.608901                       # average fanout of values written-back
system.cpu.iew.wb_producers                     38734                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.794785                       # insts written-back per cycle
system.cpu.iew.wb_sent                          54738                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    78919                       # number of integer regfile reads
system.cpu.int_regfile_writes                   43104                       # number of integer regfile writes
system.cpu.ipc                               0.309058                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.309058                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               616      1.09%      1.09% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 41471     73.16%     74.24% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   17      0.03%     74.27% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   269      0.47%     74.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 210      0.37%     75.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 244      0.43%     75.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  143      0.25%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  337      0.59%     76.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     76.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  411      0.73%     77.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 293      0.52%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                128      0.23%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 7220     12.74%     90.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                3527      6.22%     96.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1196      2.11%     98.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            606      1.07%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  56688                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    3620                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                7293                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         3401                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               5570                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  52452                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             153614                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        51002                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             77283                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      62538                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     56688                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 290                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           20010                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               383                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            162                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        25967                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         47146                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.202393                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.595709                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               27426     58.17%     58.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                3385      7.18%     65.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                3860      8.19%     73.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                4317      9.16%     82.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                8158     17.30%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           47146                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.828167                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        4272                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            58                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                76                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              100                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 9065                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                4509                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   23686                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    126                       # number of misc regfile writes
system.cpu.numCycles                            68450                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      2                       # Number of system calls
system.cpu.rename.BlockCycles                   11909                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 51445                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    369                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    12037                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    360                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    23                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                171586                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  67948                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               79868                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     17407                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1024                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1032                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  2145                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    28441                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              5552                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups            99585                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2616                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                148                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      2567                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            163                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                        97393                       # The number of ROB reads
system.cpu.rob.rob_writes                      131586                       # The number of ROB writes
system.cpu.timesIdled                             258                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          731                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           53                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1457                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               53                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          361                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           755                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     27380000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                390                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           22                       # Transaction distribution
system.membus.trans_dist::CleanEvict              339                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 6                       # Transaction distribution
system.membus.trans_dist::ReadExResp                6                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           388                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1151                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1151                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1151                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        26752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        26752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   26752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               394                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     394    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 394                       # Request fanout histogram
system.membus.reqLayer2.occupancy              337254                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy             854746                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              3.1                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     27380000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 718                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           106                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1028                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 11                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                11                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            717                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1322                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          864                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2186                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        28224                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        23808                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    52032                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               405                       # Total snoops (count)
system.l2bus.snoopTraffic                        1408                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1133                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.049426                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.216852                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1077     95.06%     95.06% # Request fanout histogram
system.l2bus.snoop_fanout::1                       56      4.94%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1133                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              345600                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.3                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               669937                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              529200                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.9                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        27380000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     27380000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         3700                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             3700                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         3700                       # number of overall hits
system.cpu.icache.overall_hits::total            3700                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          546                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            546                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          546                       # number of overall misses
system.cpu.icache.overall_misses::total           546                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     22745200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     22745200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     22745200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     22745200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         4246                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         4246                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         4246                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         4246                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.128592                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.128592                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.128592                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.128592                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 41657.875458                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 41657.875458                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 41657.875458                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 41657.875458                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          106                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          106                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          106                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          106                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          440                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          440                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          440                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          440                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     17917600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     17917600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     17917600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     17917600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.103627                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.103627                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.103627                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.103627                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 40721.818182                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 40721.818182                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 40721.818182                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 40721.818182                       # average overall mshr miss latency
system.cpu.icache.replacements                    441                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         3700                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            3700                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          546                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           546                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     22745200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     22745200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         4246                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         4246                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.128592                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.128592                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 41657.875458                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 41657.875458                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          106                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          106                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          440                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          440                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     17917600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     17917600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.103627                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.103627                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 40721.818182                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 40721.818182                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     27380000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     27380000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              424831                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               697                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            609.513630                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          117                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              8933                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             8933                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     27380000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     27380000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     27380000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        10458                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            10458                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        10458                       # number of overall hits
system.cpu.dcache.overall_hits::total           10458                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          473                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            473                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          473                       # number of overall misses
system.cpu.dcache.overall_misses::total           473                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     19950000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     19950000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     19950000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     19950000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        10931                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        10931                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        10931                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        10931                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.043271                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.043271                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.043271                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.043271                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 42177.589852                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42177.589852                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 42177.589852                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42177.589852                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           72                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           24                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                34                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           84                       # number of writebacks
system.cpu.dcache.writebacks::total                84                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          246                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          246                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          246                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          246                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          227                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          227                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          227                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           61                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          288                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      8816400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      8816400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      8816400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      3711533                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     12527933                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020767                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020767                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020767                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026347                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 38838.766520                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 38838.766520                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 38838.766520                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60844.803279                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 43499.767361                       # average overall mshr miss latency
system.cpu.dcache.replacements                    288                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         7258                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            7258                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          462                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           462                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     19455600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     19455600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         7720                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         7720                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059845                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059845                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 42111.688312                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42111.688312                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          246                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          246                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          216                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          216                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      8330800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8330800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.027979                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.027979                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 38568.518519                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38568.518519                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         3200                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           3200                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           11                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           11                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       494400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       494400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         3211                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         3211                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003426                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003426                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 44945.454545                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 44945.454545                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           11                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           11                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       485600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       485600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003426                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003426                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 44145.454545                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 44145.454545                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           61                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           61                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      3711533                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      3711533                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60844.803279                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 60844.803279                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     27380000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     27380000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              919496                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1312                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            700.835366                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   822.355852                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   201.644148                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.803082                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.196918                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          185                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          839                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          130                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          111                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          634                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.180664                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.819336                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             22150                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            22150                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     27380000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             210                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             114                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            9                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 333                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            210                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            114                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            9                       # number of overall hits
system.l2cache.overall_hits::total                333                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           230                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           113                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           52                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               395                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          230                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          113                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           52                       # number of overall misses
system.l2cache.overall_misses::total              395                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     15620800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      7574400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      3604346                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     26799546                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     15620800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      7574400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      3604346                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     26799546                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          440                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          227                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           61                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             728                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          440                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          227                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           61                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            728                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.522727                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.497797                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.852459                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.542582                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.522727                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.497797                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.852459                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.542582                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67916.521739                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 67030.088496                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69314.346154                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67846.951899                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67916.521739                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 67030.088496                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69314.346154                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67846.951899                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             22                       # number of writebacks
system.l2cache.writebacks::total                   22                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          230                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          113                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           52                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          395                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          230                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          113                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           52                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          395                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     13772800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      6670400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      3188346                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     23631546                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     13772800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      6670400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      3188346                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     23631546                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.522727                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.497797                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.852459                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.542582                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.522727                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.497797                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.852459                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.542582                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59881.739130                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 59030.088496                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61314.346154                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59826.698734                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59881.739130                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 59030.088496                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61314.346154                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59826.698734                       # average overall mshr miss latency
system.l2cache.replacements                       405                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           84                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           84                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           84                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           84                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            9                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            9                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data            5                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                5                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            6                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              6                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       430400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       430400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           11                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           11                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.545455                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.545455                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 71733.333333                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 71733.333333                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            6                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            6                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       382400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       382400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.545455                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.545455                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 63733.333333                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 63733.333333                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          210                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          109                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            9                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          328                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          230                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          107                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           52                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          389                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     15620800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      7144000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      3604346                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     26369146                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          440                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          216                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           61                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          717                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.522727                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.495370                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.852459                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.542538                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67916.521739                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 66766.355140                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69314.346154                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67787.007712                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          230                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          107                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           52                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          389                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     13772800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      6288000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      3188346                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     23249146                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.522727                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.495370                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.852459                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.542538                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59881.739130                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 58766.355140                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61314.346154                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59766.442159                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     27380000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     27380000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  14138                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4501                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.141080                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    41.229642                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1145.150128                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1808.820495                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   960.227843                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   140.571892                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.010066                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.279578                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.441607                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.234431                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.034319                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1048                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3048                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            8                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           45                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3          995                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          171                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          181                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2696                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.255859                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.744141                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                12053                       # Number of tag accesses
system.l2cache.tags.data_accesses               12053                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     27380000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           14784                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            7232                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         3328                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               25344                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        14784                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          14784                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1408                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1408                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              231                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              113                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           52                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  396                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            22                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  22                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          539956172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          264134405                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    121548576                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              925639153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     539956172                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         539956172                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        51424397                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              51424397                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        51424397                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         539956172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         264134405                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    121548576                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             977063550                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
