#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: $abc$11169$lo342.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$11169$li329_li329.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input)                                                                 0.000     0.000
$abc$11169$lo342.C[0] (dffsre)                                                           1.519     1.519
$abc$11169$lo342.Q[0] (dffsre) [clock-to-output]                                         0.709     2.228
$auto$alumacc.cc:485:replace_alu$952.S[0].in[0] (.names)                                 1.519     3.747
$auto$alumacc.cc:485:replace_alu$952.S[0].out[0] (.names)                                0.240     3.987
$auto$alumacc.cc:485:replace_alu$952.C[1].p[0] (adder_carry)                             1.519     5.506
$auto$alumacc.cc:485:replace_alu$952.C[1].cout[0] (adder_carry)                          0.050     5.556
$auto$alumacc.cc:485:replace_alu$952.C[2].cin[0] (adder_carry)                           1.519     7.075
$auto$alumacc.cc:485:replace_alu$952.C[2].cout[0] (adder_carry)                          0.050     7.125
$auto$alumacc.cc:485:replace_alu$952.C[3].cin[0] (adder_carry)                           1.519     8.643
$auto$alumacc.cc:485:replace_alu$952.C[3].cout[0] (adder_carry)                          0.050     8.693
$auto$alumacc.cc:485:replace_alu$952.C[4].cin[0] (adder_carry)                           1.519    10.212
$auto$alumacc.cc:485:replace_alu$952.C[4].cout[0] (adder_carry)                          0.050    10.262
$auto$alumacc.cc:485:replace_alu$952.C[5].cin[0] (adder_carry)                           1.519    11.781
$auto$alumacc.cc:485:replace_alu$952.C[5].cout[0] (adder_carry)                          0.050    11.831
$auto$alumacc.cc:485:replace_alu$952.C[6].cin[0] (adder_carry)                           1.519    13.350
$auto$alumacc.cc:485:replace_alu$952.C[6].cout[0] (adder_carry)                          0.050    13.400
$auto$alumacc.cc:485:replace_alu$952.C[7].cin[0] (adder_carry)                           1.519    14.919
$auto$alumacc.cc:485:replace_alu$952.C[7].cout[0] (adder_carry)                          0.050    14.969
$auto$alumacc.cc:485:replace_alu$952.C[8].cin[0] (adder_carry)                           1.519    16.487
$auto$alumacc.cc:485:replace_alu$952.C[8].cout[0] (adder_carry)                          0.050    16.537
$auto$alumacc.cc:485:replace_alu$952.C[9].cin[0] (adder_carry)                           1.519    18.056
$auto$alumacc.cc:485:replace_alu$952.C[9].cout[0] (adder_carry)                          0.050    18.106
$auto$alumacc.cc:485:replace_alu$952.C[10].cin[0] (adder_carry)                          1.519    19.625
$auto$alumacc.cc:485:replace_alu$952.C[10].cout[0] (adder_carry)                         0.050    19.675
$auto$alumacc.cc:485:replace_alu$952.C[11].cin[0] (adder_carry)                          1.519    21.194
$auto$alumacc.cc:485:replace_alu$952.C[11].cout[0] (adder_carry)                         0.050    21.244
$auto$alumacc.cc:485:replace_alu$952.C[12].cin[0] (adder_carry)                          1.519    22.763
$auto$alumacc.cc:485:replace_alu$952.C[12].cout[0] (adder_carry)                         0.050    22.813
$auto$alumacc.cc:485:replace_alu$952.C[13].cin[0] (adder_carry)                          1.519    24.331
$auto$alumacc.cc:485:replace_alu$952.C[13].cout[0] (adder_carry)                         0.050    24.381
$auto$alumacc.cc:485:replace_alu$952.C[14].cin[0] (adder_carry)                          1.519    25.900
$auto$alumacc.cc:485:replace_alu$952.C[14].cout[0] (adder_carry)                         0.050    25.950
$auto$alumacc.cc:485:replace_alu$952.C[15].cin[0] (adder_carry)                          1.519    27.469
$auto$alumacc.cc:485:replace_alu$952.C[15].cout[0] (adder_carry)                         0.050    27.519
$auto$alumacc.cc:485:replace_alu$952.C[16].cin[0] (adder_carry)                          1.519    29.038
$auto$alumacc.cc:485:replace_alu$952.C[16].sumout[0] (adder_carry)                       0.050    29.088
$abc$24103$new_new_n911__.in[1] (.names)                                                 1.519    30.607
$abc$24103$new_new_n911__.out[0] (.names)                                                0.180    30.787
$abc$11169$li328_li328.in[0] (.names)                                                    1.519    32.305
$abc$11169$li328_li328.out[0] (.names)                                                   0.240    32.545
$abc$11169$li329_li329.D[0] (dffsre)                                                     1.519    34.064
data arrival time                                                                                 34.064

clock clock0 (rise edge)                                                                 6.800     6.800
clock source latency                                                                     0.000     6.800
clock0.inpad[0] (.input)                                                                 0.000     6.800
$abc$11169$li329_li329.C[0] (dffsre)                                                     1.519     8.319
clock uncertainty                                                                        0.000     8.319
cell setup time                                                                         -0.063     8.255
data required time                                                                                 8.255
--------------------------------------------------------------------------------------------------------
data required time                                                                                 8.255
data arrival time                                                                                -34.064
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -25.809


#Path 2
Startpoint: $abc$11169$lo342.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$11169$li331_li331.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input)                                                                 0.000     0.000
$abc$11169$lo342.C[0] (dffsre)                                                           1.519     1.519
$abc$11169$lo342.Q[0] (dffsre) [clock-to-output]                                         0.709     2.228
$auto$alumacc.cc:485:replace_alu$952.S[0].in[0] (.names)                                 1.519     3.747
$auto$alumacc.cc:485:replace_alu$952.S[0].out[0] (.names)                                0.240     3.987
$auto$alumacc.cc:485:replace_alu$952.C[1].p[0] (adder_carry)                             1.519     5.506
$auto$alumacc.cc:485:replace_alu$952.C[1].cout[0] (adder_carry)                          0.050     5.556
$auto$alumacc.cc:485:replace_alu$952.C[2].cin[0] (adder_carry)                           1.519     7.075
$auto$alumacc.cc:485:replace_alu$952.C[2].cout[0] (adder_carry)                          0.050     7.125
$auto$alumacc.cc:485:replace_alu$952.C[3].cin[0] (adder_carry)                           1.519     8.643
$auto$alumacc.cc:485:replace_alu$952.C[3].cout[0] (adder_carry)                          0.050     8.693
$auto$alumacc.cc:485:replace_alu$952.C[4].cin[0] (adder_carry)                           1.519    10.212
$auto$alumacc.cc:485:replace_alu$952.C[4].cout[0] (adder_carry)                          0.050    10.262
$auto$alumacc.cc:485:replace_alu$952.C[5].cin[0] (adder_carry)                           1.519    11.781
$auto$alumacc.cc:485:replace_alu$952.C[5].cout[0] (adder_carry)                          0.050    11.831
$auto$alumacc.cc:485:replace_alu$952.C[6].cin[0] (adder_carry)                           1.519    13.350
$auto$alumacc.cc:485:replace_alu$952.C[6].cout[0] (adder_carry)                          0.050    13.400
$auto$alumacc.cc:485:replace_alu$952.C[7].cin[0] (adder_carry)                           1.519    14.919
$auto$alumacc.cc:485:replace_alu$952.C[7].cout[0] (adder_carry)                          0.050    14.969
$auto$alumacc.cc:485:replace_alu$952.C[8].cin[0] (adder_carry)                           1.519    16.487
$auto$alumacc.cc:485:replace_alu$952.C[8].cout[0] (adder_carry)                          0.050    16.537
$auto$alumacc.cc:485:replace_alu$952.C[9].cin[0] (adder_carry)                           1.519    18.056
$auto$alumacc.cc:485:replace_alu$952.C[9].cout[0] (adder_carry)                          0.050    18.106
$auto$alumacc.cc:485:replace_alu$952.C[10].cin[0] (adder_carry)                          1.519    19.625
$auto$alumacc.cc:485:replace_alu$952.C[10].cout[0] (adder_carry)                         0.050    19.675
$auto$alumacc.cc:485:replace_alu$952.C[11].cin[0] (adder_carry)                          1.519    21.194
$auto$alumacc.cc:485:replace_alu$952.C[11].cout[0] (adder_carry)                         0.050    21.244
$auto$alumacc.cc:485:replace_alu$952.C[12].cin[0] (adder_carry)                          1.519    22.763
$auto$alumacc.cc:485:replace_alu$952.C[12].cout[0] (adder_carry)                         0.050    22.813
$auto$alumacc.cc:485:replace_alu$952.C[13].cin[0] (adder_carry)                          1.519    24.331
$auto$alumacc.cc:485:replace_alu$952.C[13].cout[0] (adder_carry)                         0.050    24.381
$auto$alumacc.cc:485:replace_alu$952.C[14].cin[0] (adder_carry)                          1.519    25.900
$auto$alumacc.cc:485:replace_alu$952.C[14].cout[0] (adder_carry)                         0.050    25.950
$auto$alumacc.cc:485:replace_alu$952.C[15].cin[0] (adder_carry)                          1.519    27.469
$auto$alumacc.cc:485:replace_alu$952.C[15].cout[0] (adder_carry)                         0.050    27.519
$auto$alumacc.cc:485:replace_alu$952.C[16].cin[0] (adder_carry)                          1.519    29.038
$auto$alumacc.cc:485:replace_alu$952.C[16].sumout[0] (adder_carry)                       0.050    29.088
$abc$24103$new_new_n911__.in[1] (.names)                                                 1.519    30.607
$abc$24103$new_new_n911__.out[0] (.names)                                                0.180    30.787
$abc$11169$li330_li330.in[2] (.names)                                                    1.519    32.305
$abc$11169$li330_li330.out[0] (.names)                                                   0.170    32.475
$abc$11169$li331_li331.D[0] (dffsre)                                                     1.519    33.994
data arrival time                                                                                 33.994

clock clock0 (rise edge)                                                                 6.800     6.800
clock source latency                                                                     0.000     6.800
clock0.inpad[0] (.input)                                                                 0.000     6.800
$abc$11169$li331_li331.C[0] (dffsre)                                                     1.519     8.319
clock uncertainty                                                                        0.000     8.319
cell setup time                                                                         -0.063     8.255
data required time                                                                                 8.255
--------------------------------------------------------------------------------------------------------
data required time                                                                                 8.255
data arrival time                                                                                -33.994
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -25.739


#Path 3
Startpoint: $abc$11169$lo342.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$11169$li327_li327.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input)                                                                 0.000     0.000
$abc$11169$lo342.C[0] (dffsre)                                                           1.519     1.519
$abc$11169$lo342.Q[0] (dffsre) [clock-to-output]                                         0.709     2.228
$auto$alumacc.cc:485:replace_alu$952.S[0].in[0] (.names)                                 1.519     3.747
$auto$alumacc.cc:485:replace_alu$952.S[0].out[0] (.names)                                0.240     3.987
$auto$alumacc.cc:485:replace_alu$952.C[1].p[0] (adder_carry)                             1.519     5.506
$auto$alumacc.cc:485:replace_alu$952.C[1].cout[0] (adder_carry)                          0.050     5.556
$auto$alumacc.cc:485:replace_alu$952.C[2].cin[0] (adder_carry)                           1.519     7.075
$auto$alumacc.cc:485:replace_alu$952.C[2].cout[0] (adder_carry)                          0.050     7.125
$auto$alumacc.cc:485:replace_alu$952.C[3].cin[0] (adder_carry)                           1.519     8.643
$auto$alumacc.cc:485:replace_alu$952.C[3].cout[0] (adder_carry)                          0.050     8.693
$auto$alumacc.cc:485:replace_alu$952.C[4].cin[0] (adder_carry)                           1.519    10.212
$auto$alumacc.cc:485:replace_alu$952.C[4].cout[0] (adder_carry)                          0.050    10.262
$auto$alumacc.cc:485:replace_alu$952.C[5].cin[0] (adder_carry)                           1.519    11.781
$auto$alumacc.cc:485:replace_alu$952.C[5].cout[0] (adder_carry)                          0.050    11.831
$auto$alumacc.cc:485:replace_alu$952.C[6].cin[0] (adder_carry)                           1.519    13.350
$auto$alumacc.cc:485:replace_alu$952.C[6].cout[0] (adder_carry)                          0.050    13.400
$auto$alumacc.cc:485:replace_alu$952.C[7].cin[0] (adder_carry)                           1.519    14.919
$auto$alumacc.cc:485:replace_alu$952.C[7].cout[0] (adder_carry)                          0.050    14.969
$auto$alumacc.cc:485:replace_alu$952.C[8].cin[0] (adder_carry)                           1.519    16.487
$auto$alumacc.cc:485:replace_alu$952.C[8].cout[0] (adder_carry)                          0.050    16.537
$auto$alumacc.cc:485:replace_alu$952.C[9].cin[0] (adder_carry)                           1.519    18.056
$auto$alumacc.cc:485:replace_alu$952.C[9].cout[0] (adder_carry)                          0.050    18.106
$auto$alumacc.cc:485:replace_alu$952.C[10].cin[0] (adder_carry)                          1.519    19.625
$auto$alumacc.cc:485:replace_alu$952.C[10].cout[0] (adder_carry)                         0.050    19.675
$auto$alumacc.cc:485:replace_alu$952.C[11].cin[0] (adder_carry)                          1.519    21.194
$auto$alumacc.cc:485:replace_alu$952.C[11].cout[0] (adder_carry)                         0.050    21.244
$auto$alumacc.cc:485:replace_alu$952.C[12].cin[0] (adder_carry)                          1.519    22.763
$auto$alumacc.cc:485:replace_alu$952.C[12].cout[0] (adder_carry)                         0.050    22.813
$auto$alumacc.cc:485:replace_alu$952.C[13].cin[0] (adder_carry)                          1.519    24.331
$auto$alumacc.cc:485:replace_alu$952.C[13].cout[0] (adder_carry)                         0.050    24.381
$auto$alumacc.cc:485:replace_alu$952.C[14].cin[0] (adder_carry)                          1.519    25.900
$auto$alumacc.cc:485:replace_alu$952.C[14].cout[0] (adder_carry)                         0.050    25.950
$auto$alumacc.cc:485:replace_alu$952.C[15].cin[0] (adder_carry)                          1.519    27.469
$auto$alumacc.cc:485:replace_alu$952.C[15].cout[0] (adder_carry)                         0.050    27.519
$auto$alumacc.cc:485:replace_alu$952.C[16].cin[0] (adder_carry)                          1.519    29.038
$auto$alumacc.cc:485:replace_alu$952.C[16].sumout[0] (adder_carry)                       0.050    29.088
$abc$11169$li326_li326.in[0] (.names)                                                    1.519    30.607
$abc$11169$li326_li326.out[0] (.names)                                                   0.240    30.847
$abc$11169$li327_li327.D[0] (dffsre)                                                     1.519    32.365
data arrival time                                                                                 32.365

clock clock0 (rise edge)                                                                 6.800     6.800
clock source latency                                                                     0.000     6.800
clock0.inpad[0] (.input)                                                                 0.000     6.800
$abc$11169$li327_li327.C[0] (dffsre)                                                     1.519     8.319
clock uncertainty                                                                        0.000     8.319
cell setup time                                                                         -0.063     8.255
data required time                                                                                 8.255
--------------------------------------------------------------------------------------------------------
data required time                                                                                 8.255
data arrival time                                                                                -32.365
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -24.110


#Path 4
Startpoint: $abc$11169$lo342.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$11169$li325_li325.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input)                                                                 0.000     0.000
$abc$11169$lo342.C[0] (dffsre)                                                           1.519     1.519
$abc$11169$lo342.Q[0] (dffsre) [clock-to-output]                                         0.709     2.228
$auto$alumacc.cc:485:replace_alu$952.S[0].in[0] (.names)                                 1.519     3.747
$auto$alumacc.cc:485:replace_alu$952.S[0].out[0] (.names)                                0.240     3.987
$auto$alumacc.cc:485:replace_alu$952.C[1].p[0] (adder_carry)                             1.519     5.506
$auto$alumacc.cc:485:replace_alu$952.C[1].cout[0] (adder_carry)                          0.050     5.556
$auto$alumacc.cc:485:replace_alu$952.C[2].cin[0] (adder_carry)                           1.519     7.075
$auto$alumacc.cc:485:replace_alu$952.C[2].cout[0] (adder_carry)                          0.050     7.125
$auto$alumacc.cc:485:replace_alu$952.C[3].cin[0] (adder_carry)                           1.519     8.643
$auto$alumacc.cc:485:replace_alu$952.C[3].cout[0] (adder_carry)                          0.050     8.693
$auto$alumacc.cc:485:replace_alu$952.C[4].cin[0] (adder_carry)                           1.519    10.212
$auto$alumacc.cc:485:replace_alu$952.C[4].cout[0] (adder_carry)                          0.050    10.262
$auto$alumacc.cc:485:replace_alu$952.C[5].cin[0] (adder_carry)                           1.519    11.781
$auto$alumacc.cc:485:replace_alu$952.C[5].cout[0] (adder_carry)                          0.050    11.831
$auto$alumacc.cc:485:replace_alu$952.C[6].cin[0] (adder_carry)                           1.519    13.350
$auto$alumacc.cc:485:replace_alu$952.C[6].cout[0] (adder_carry)                          0.050    13.400
$auto$alumacc.cc:485:replace_alu$952.C[7].cin[0] (adder_carry)                           1.519    14.919
$auto$alumacc.cc:485:replace_alu$952.C[7].cout[0] (adder_carry)                          0.050    14.969
$auto$alumacc.cc:485:replace_alu$952.C[8].cin[0] (adder_carry)                           1.519    16.487
$auto$alumacc.cc:485:replace_alu$952.C[8].cout[0] (adder_carry)                          0.050    16.537
$auto$alumacc.cc:485:replace_alu$952.C[9].cin[0] (adder_carry)                           1.519    18.056
$auto$alumacc.cc:485:replace_alu$952.C[9].cout[0] (adder_carry)                          0.050    18.106
$auto$alumacc.cc:485:replace_alu$952.C[10].cin[0] (adder_carry)                          1.519    19.625
$auto$alumacc.cc:485:replace_alu$952.C[10].cout[0] (adder_carry)                         0.050    19.675
$auto$alumacc.cc:485:replace_alu$952.C[11].cin[0] (adder_carry)                          1.519    21.194
$auto$alumacc.cc:485:replace_alu$952.C[11].cout[0] (adder_carry)                         0.050    21.244
$auto$alumacc.cc:485:replace_alu$952.C[12].cin[0] (adder_carry)                          1.519    22.763
$auto$alumacc.cc:485:replace_alu$952.C[12].cout[0] (adder_carry)                         0.050    22.813
$auto$alumacc.cc:485:replace_alu$952.C[13].cin[0] (adder_carry)                          1.519    24.331
$auto$alumacc.cc:485:replace_alu$952.C[13].cout[0] (adder_carry)                         0.050    24.381
$auto$alumacc.cc:485:replace_alu$952.C[14].cin[0] (adder_carry)                          1.519    25.900
$auto$alumacc.cc:485:replace_alu$952.C[14].cout[0] (adder_carry)                         0.050    25.950
$auto$alumacc.cc:485:replace_alu$952.C[15].cin[0] (adder_carry)                          1.519    27.469
$auto$alumacc.cc:485:replace_alu$952.C[15].sumout[0] (adder_carry)                       0.050    27.519
$abc$11169$li324_li324.in[0] (.names)                                                    1.519    29.038
$abc$11169$li324_li324.out[0] (.names)                                                   0.240    29.278
$abc$11169$li325_li325.D[0] (dffsre)                                                     1.519    30.797
data arrival time                                                                                 30.797

clock clock0 (rise edge)                                                                 6.800     6.800
clock source latency                                                                     0.000     6.800
clock0.inpad[0] (.input)                                                                 0.000     6.800
$abc$11169$li325_li325.C[0] (dffsre)                                                     1.519     8.319
clock uncertainty                                                                        0.000     8.319
cell setup time                                                                         -0.063     8.255
data required time                                                                                 8.255
--------------------------------------------------------------------------------------------------------
data required time                                                                                 8.255
data arrival time                                                                                -30.797
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -22.541


#Path 5
Startpoint: $abc$11169$lo342.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$11169$li323_li323.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input)                                                                 0.000     0.000
$abc$11169$lo342.C[0] (dffsre)                                                           1.519     1.519
$abc$11169$lo342.Q[0] (dffsre) [clock-to-output]                                         0.709     2.228
$auto$alumacc.cc:485:replace_alu$952.S[0].in[0] (.names)                                 1.519     3.747
$auto$alumacc.cc:485:replace_alu$952.S[0].out[0] (.names)                                0.240     3.987
$auto$alumacc.cc:485:replace_alu$952.C[1].p[0] (adder_carry)                             1.519     5.506
$auto$alumacc.cc:485:replace_alu$952.C[1].cout[0] (adder_carry)                          0.050     5.556
$auto$alumacc.cc:485:replace_alu$952.C[2].cin[0] (adder_carry)                           1.519     7.075
$auto$alumacc.cc:485:replace_alu$952.C[2].cout[0] (adder_carry)                          0.050     7.125
$auto$alumacc.cc:485:replace_alu$952.C[3].cin[0] (adder_carry)                           1.519     8.643
$auto$alumacc.cc:485:replace_alu$952.C[3].cout[0] (adder_carry)                          0.050     8.693
$auto$alumacc.cc:485:replace_alu$952.C[4].cin[0] (adder_carry)                           1.519    10.212
$auto$alumacc.cc:485:replace_alu$952.C[4].cout[0] (adder_carry)                          0.050    10.262
$auto$alumacc.cc:485:replace_alu$952.C[5].cin[0] (adder_carry)                           1.519    11.781
$auto$alumacc.cc:485:replace_alu$952.C[5].cout[0] (adder_carry)                          0.050    11.831
$auto$alumacc.cc:485:replace_alu$952.C[6].cin[0] (adder_carry)                           1.519    13.350
$auto$alumacc.cc:485:replace_alu$952.C[6].cout[0] (adder_carry)                          0.050    13.400
$auto$alumacc.cc:485:replace_alu$952.C[7].cin[0] (adder_carry)                           1.519    14.919
$auto$alumacc.cc:485:replace_alu$952.C[7].cout[0] (adder_carry)                          0.050    14.969
$auto$alumacc.cc:485:replace_alu$952.C[8].cin[0] (adder_carry)                           1.519    16.487
$auto$alumacc.cc:485:replace_alu$952.C[8].cout[0] (adder_carry)                          0.050    16.537
$auto$alumacc.cc:485:replace_alu$952.C[9].cin[0] (adder_carry)                           1.519    18.056
$auto$alumacc.cc:485:replace_alu$952.C[9].cout[0] (adder_carry)                          0.050    18.106
$auto$alumacc.cc:485:replace_alu$952.C[10].cin[0] (adder_carry)                          1.519    19.625
$auto$alumacc.cc:485:replace_alu$952.C[10].cout[0] (adder_carry)                         0.050    19.675
$auto$alumacc.cc:485:replace_alu$952.C[11].cin[0] (adder_carry)                          1.519    21.194
$auto$alumacc.cc:485:replace_alu$952.C[11].cout[0] (adder_carry)                         0.050    21.244
$auto$alumacc.cc:485:replace_alu$952.C[12].cin[0] (adder_carry)                          1.519    22.763
$auto$alumacc.cc:485:replace_alu$952.C[12].cout[0] (adder_carry)                         0.050    22.813
$auto$alumacc.cc:485:replace_alu$952.C[13].cin[0] (adder_carry)                          1.519    24.331
$auto$alumacc.cc:485:replace_alu$952.C[13].sumout[0] (adder_carry)                       0.050    24.381
$abc$24103$new_new_n907__.in[1] (.names)                                                 1.519    25.900
$abc$24103$new_new_n907__.out[0] (.names)                                                0.260    26.160
$abc$11169$li322_li322.in[0] (.names)                                                    1.519    27.679
$abc$11169$li322_li322.out[0] (.names)                                                   0.240    27.919
$abc$11169$li323_li323.D[0] (dffsre)                                                     1.519    29.438
data arrival time                                                                                 29.438

clock clock0 (rise edge)                                                                 6.800     6.800
clock source latency                                                                     0.000     6.800
clock0.inpad[0] (.input)                                                                 0.000     6.800
$abc$11169$li323_li323.C[0] (dffsre)                                                     1.519     8.319
clock uncertainty                                                                        0.000     8.319
cell setup time                                                                         -0.063     8.255
data required time                                                                                 8.255
--------------------------------------------------------------------------------------------------------
data required time                                                                                 8.255
data arrival time                                                                                -29.438
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -21.182


#Path 6
Startpoint: $abc$11169$lo342.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$11169$li321_li321.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input)                                                                 0.000     0.000
$abc$11169$lo342.C[0] (dffsre)                                                           1.519     1.519
$abc$11169$lo342.Q[0] (dffsre) [clock-to-output]                                         0.709     2.228
$auto$alumacc.cc:485:replace_alu$952.S[0].in[0] (.names)                                 1.519     3.747
$auto$alumacc.cc:485:replace_alu$952.S[0].out[0] (.names)                                0.240     3.987
$auto$alumacc.cc:485:replace_alu$952.C[1].p[0] (adder_carry)                             1.519     5.506
$auto$alumacc.cc:485:replace_alu$952.C[1].cout[0] (adder_carry)                          0.050     5.556
$auto$alumacc.cc:485:replace_alu$952.C[2].cin[0] (adder_carry)                           1.519     7.075
$auto$alumacc.cc:485:replace_alu$952.C[2].cout[0] (adder_carry)                          0.050     7.125
$auto$alumacc.cc:485:replace_alu$952.C[3].cin[0] (adder_carry)                           1.519     8.643
$auto$alumacc.cc:485:replace_alu$952.C[3].cout[0] (adder_carry)                          0.050     8.693
$auto$alumacc.cc:485:replace_alu$952.C[4].cin[0] (adder_carry)                           1.519    10.212
$auto$alumacc.cc:485:replace_alu$952.C[4].cout[0] (adder_carry)                          0.050    10.262
$auto$alumacc.cc:485:replace_alu$952.C[5].cin[0] (adder_carry)                           1.519    11.781
$auto$alumacc.cc:485:replace_alu$952.C[5].cout[0] (adder_carry)                          0.050    11.831
$auto$alumacc.cc:485:replace_alu$952.C[6].cin[0] (adder_carry)                           1.519    13.350
$auto$alumacc.cc:485:replace_alu$952.C[6].cout[0] (adder_carry)                          0.050    13.400
$auto$alumacc.cc:485:replace_alu$952.C[7].cin[0] (adder_carry)                           1.519    14.919
$auto$alumacc.cc:485:replace_alu$952.C[7].cout[0] (adder_carry)                          0.050    14.969
$auto$alumacc.cc:485:replace_alu$952.C[8].cin[0] (adder_carry)                           1.519    16.487
$auto$alumacc.cc:485:replace_alu$952.C[8].cout[0] (adder_carry)                          0.050    16.537
$auto$alumacc.cc:485:replace_alu$952.C[9].cin[0] (adder_carry)                           1.519    18.056
$auto$alumacc.cc:485:replace_alu$952.C[9].cout[0] (adder_carry)                          0.050    18.106
$auto$alumacc.cc:485:replace_alu$952.C[10].cin[0] (adder_carry)                          1.519    19.625
$auto$alumacc.cc:485:replace_alu$952.C[10].cout[0] (adder_carry)                         0.050    19.675
$auto$alumacc.cc:485:replace_alu$952.C[11].cin[0] (adder_carry)                          1.519    21.194
$auto$alumacc.cc:485:replace_alu$952.C[11].cout[0] (adder_carry)                         0.050    21.244
$auto$alumacc.cc:485:replace_alu$952.C[12].cin[0] (adder_carry)                          1.519    22.763
$auto$alumacc.cc:485:replace_alu$952.C[12].cout[0] (adder_carry)                         0.050    22.813
$auto$alumacc.cc:485:replace_alu$952.C[13].cin[0] (adder_carry)                          1.519    24.331
$auto$alumacc.cc:485:replace_alu$952.C[13].sumout[0] (adder_carry)                       0.050    24.381
$abc$11169$li320_li320.in[0] (.names)                                                    1.519    25.900
$abc$11169$li320_li320.out[0] (.names)                                                   0.320    26.220
$abc$11169$li321_li321.D[0] (dffsre)                                                     1.519    27.739
data arrival time                                                                                 27.739

clock clock0 (rise edge)                                                                 6.800     6.800
clock source latency                                                                     0.000     6.800
clock0.inpad[0] (.input)                                                                 0.000     6.800
$abc$11169$li321_li321.C[0] (dffsre)                                                     1.519     8.319
clock uncertainty                                                                        0.000     8.319
cell setup time                                                                         -0.063     8.255
data required time                                                                                 8.255
--------------------------------------------------------------------------------------------------------
data required time                                                                                 8.255
data arrival time                                                                                -27.739
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -19.484


#Path 7
Startpoint: $abc$11169$lo342.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$11169$li319_li319.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input)                                                                 0.000     0.000
$abc$11169$lo342.C[0] (dffsre)                                                           1.519     1.519
$abc$11169$lo342.Q[0] (dffsre) [clock-to-output]                                         0.709     2.228
$auto$alumacc.cc:485:replace_alu$952.S[0].in[0] (.names)                                 1.519     3.747
$auto$alumacc.cc:485:replace_alu$952.S[0].out[0] (.names)                                0.240     3.987
$auto$alumacc.cc:485:replace_alu$952.C[1].p[0] (adder_carry)                             1.519     5.506
$auto$alumacc.cc:485:replace_alu$952.C[1].cout[0] (adder_carry)                          0.050     5.556
$auto$alumacc.cc:485:replace_alu$952.C[2].cin[0] (adder_carry)                           1.519     7.075
$auto$alumacc.cc:485:replace_alu$952.C[2].cout[0] (adder_carry)                          0.050     7.125
$auto$alumacc.cc:485:replace_alu$952.C[3].cin[0] (adder_carry)                           1.519     8.643
$auto$alumacc.cc:485:replace_alu$952.C[3].cout[0] (adder_carry)                          0.050     8.693
$auto$alumacc.cc:485:replace_alu$952.C[4].cin[0] (adder_carry)                           1.519    10.212
$auto$alumacc.cc:485:replace_alu$952.C[4].cout[0] (adder_carry)                          0.050    10.262
$auto$alumacc.cc:485:replace_alu$952.C[5].cin[0] (adder_carry)                           1.519    11.781
$auto$alumacc.cc:485:replace_alu$952.C[5].cout[0] (adder_carry)                          0.050    11.831
$auto$alumacc.cc:485:replace_alu$952.C[6].cin[0] (adder_carry)                           1.519    13.350
$auto$alumacc.cc:485:replace_alu$952.C[6].cout[0] (adder_carry)                          0.050    13.400
$auto$alumacc.cc:485:replace_alu$952.C[7].cin[0] (adder_carry)                           1.519    14.919
$auto$alumacc.cc:485:replace_alu$952.C[7].cout[0] (adder_carry)                          0.050    14.969
$auto$alumacc.cc:485:replace_alu$952.C[8].cin[0] (adder_carry)                           1.519    16.487
$auto$alumacc.cc:485:replace_alu$952.C[8].cout[0] (adder_carry)                          0.050    16.537
$auto$alumacc.cc:485:replace_alu$952.C[9].cin[0] (adder_carry)                           1.519    18.056
$auto$alumacc.cc:485:replace_alu$952.C[9].cout[0] (adder_carry)                          0.050    18.106
$auto$alumacc.cc:485:replace_alu$952.C[10].cin[0] (adder_carry)                          1.519    19.625
$auto$alumacc.cc:485:replace_alu$952.C[10].cout[0] (adder_carry)                         0.050    19.675
$auto$alumacc.cc:485:replace_alu$952.C[11].cin[0] (adder_carry)                          1.519    21.194
$auto$alumacc.cc:485:replace_alu$952.C[11].cout[0] (adder_carry)                         0.050    21.244
$auto$alumacc.cc:485:replace_alu$952.C[12].cin[0] (adder_carry)                          1.519    22.763
$auto$alumacc.cc:485:replace_alu$952.C[12].sumout[0] (adder_carry)                       0.050    22.813
$abc$11169$li318_li318.in[0] (.names)                                                    1.519    24.331
$abc$11169$li318_li318.out[0] (.names)                                                   0.280    24.611
$abc$11169$li319_li319.D[0] (dffsre)                                                     1.519    26.130
data arrival time                                                                                 26.130

clock clock0 (rise edge)                                                                 6.800     6.800
clock source latency                                                                     0.000     6.800
clock0.inpad[0] (.input)                                                                 0.000     6.800
$abc$11169$li319_li319.C[0] (dffsre)                                                     1.519     8.319
clock uncertainty                                                                        0.000     8.319
cell setup time                                                                         -0.063     8.255
data required time                                                                                 8.255
--------------------------------------------------------------------------------------------------------
data required time                                                                                 8.255
data arrival time                                                                                -26.130
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -17.875


#Path 8
Startpoint: $abc$11169$lo342.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$11169$li317_li317.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input)                                                                 0.000     0.000
$abc$11169$lo342.C[0] (dffsre)                                                           1.519     1.519
$abc$11169$lo342.Q[0] (dffsre) [clock-to-output]                                         0.709     2.228
$auto$alumacc.cc:485:replace_alu$952.S[0].in[0] (.names)                                 1.519     3.747
$auto$alumacc.cc:485:replace_alu$952.S[0].out[0] (.names)                                0.240     3.987
$auto$alumacc.cc:485:replace_alu$952.C[1].p[0] (adder_carry)                             1.519     5.506
$auto$alumacc.cc:485:replace_alu$952.C[1].cout[0] (adder_carry)                          0.050     5.556
$auto$alumacc.cc:485:replace_alu$952.C[2].cin[0] (adder_carry)                           1.519     7.075
$auto$alumacc.cc:485:replace_alu$952.C[2].cout[0] (adder_carry)                          0.050     7.125
$auto$alumacc.cc:485:replace_alu$952.C[3].cin[0] (adder_carry)                           1.519     8.643
$auto$alumacc.cc:485:replace_alu$952.C[3].cout[0] (adder_carry)                          0.050     8.693
$auto$alumacc.cc:485:replace_alu$952.C[4].cin[0] (adder_carry)                           1.519    10.212
$auto$alumacc.cc:485:replace_alu$952.C[4].cout[0] (adder_carry)                          0.050    10.262
$auto$alumacc.cc:485:replace_alu$952.C[5].cin[0] (adder_carry)                           1.519    11.781
$auto$alumacc.cc:485:replace_alu$952.C[5].cout[0] (adder_carry)                          0.050    11.831
$auto$alumacc.cc:485:replace_alu$952.C[6].cin[0] (adder_carry)                           1.519    13.350
$auto$alumacc.cc:485:replace_alu$952.C[6].cout[0] (adder_carry)                          0.050    13.400
$auto$alumacc.cc:485:replace_alu$952.C[7].cin[0] (adder_carry)                           1.519    14.919
$auto$alumacc.cc:485:replace_alu$952.C[7].cout[0] (adder_carry)                          0.050    14.969
$auto$alumacc.cc:485:replace_alu$952.C[8].cin[0] (adder_carry)                           1.519    16.487
$auto$alumacc.cc:485:replace_alu$952.C[8].cout[0] (adder_carry)                          0.050    16.537
$auto$alumacc.cc:485:replace_alu$952.C[9].cin[0] (adder_carry)                           1.519    18.056
$auto$alumacc.cc:485:replace_alu$952.C[9].cout[0] (adder_carry)                          0.050    18.106
$auto$alumacc.cc:485:replace_alu$952.C[10].cin[0] (adder_carry)                          1.519    19.625
$auto$alumacc.cc:485:replace_alu$952.C[10].cout[0] (adder_carry)                         0.050    19.675
$auto$alumacc.cc:485:replace_alu$952.C[11].cin[0] (adder_carry)                          1.519    21.194
$auto$alumacc.cc:485:replace_alu$952.C[11].sumout[0] (adder_carry)                       0.050    21.244
$abc$11169$li316_li316.in[0] (.names)                                                    1.519    22.763
$abc$11169$li316_li316.out[0] (.names)                                                   0.240    23.003
$abc$11169$li317_li317.D[0] (dffsre)                                                     1.519    24.521
data arrival time                                                                                 24.521

clock clock0 (rise edge)                                                                 6.800     6.800
clock source latency                                                                     0.000     6.800
clock0.inpad[0] (.input)                                                                 0.000     6.800
$abc$11169$li317_li317.C[0] (dffsre)                                                     1.519     8.319
clock uncertainty                                                                        0.000     8.319
cell setup time                                                                         -0.063     8.255
data required time                                                                                 8.255
--------------------------------------------------------------------------------------------------------
data required time                                                                                 8.255
data arrival time                                                                                -24.521
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -16.266


#Path 9
Startpoint: $abc$11169$lo342.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$11169$li315_li315.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input)                                                                 0.000     0.000
$abc$11169$lo342.C[0] (dffsre)                                                           1.519     1.519
$abc$11169$lo342.Q[0] (dffsre) [clock-to-output]                                         0.709     2.228
$auto$alumacc.cc:485:replace_alu$952.S[0].in[0] (.names)                                 1.519     3.747
$auto$alumacc.cc:485:replace_alu$952.S[0].out[0] (.names)                                0.240     3.987
$auto$alumacc.cc:485:replace_alu$952.C[1].p[0] (adder_carry)                             1.519     5.506
$auto$alumacc.cc:485:replace_alu$952.C[1].cout[0] (adder_carry)                          0.050     5.556
$auto$alumacc.cc:485:replace_alu$952.C[2].cin[0] (adder_carry)                           1.519     7.075
$auto$alumacc.cc:485:replace_alu$952.C[2].cout[0] (adder_carry)                          0.050     7.125
$auto$alumacc.cc:485:replace_alu$952.C[3].cin[0] (adder_carry)                           1.519     8.643
$auto$alumacc.cc:485:replace_alu$952.C[3].cout[0] (adder_carry)                          0.050     8.693
$auto$alumacc.cc:485:replace_alu$952.C[4].cin[0] (adder_carry)                           1.519    10.212
$auto$alumacc.cc:485:replace_alu$952.C[4].cout[0] (adder_carry)                          0.050    10.262
$auto$alumacc.cc:485:replace_alu$952.C[5].cin[0] (adder_carry)                           1.519    11.781
$auto$alumacc.cc:485:replace_alu$952.C[5].cout[0] (adder_carry)                          0.050    11.831
$auto$alumacc.cc:485:replace_alu$952.C[6].cin[0] (adder_carry)                           1.519    13.350
$auto$alumacc.cc:485:replace_alu$952.C[6].cout[0] (adder_carry)                          0.050    13.400
$auto$alumacc.cc:485:replace_alu$952.C[7].cin[0] (adder_carry)                           1.519    14.919
$auto$alumacc.cc:485:replace_alu$952.C[7].cout[0] (adder_carry)                          0.050    14.969
$auto$alumacc.cc:485:replace_alu$952.C[8].cin[0] (adder_carry)                           1.519    16.487
$auto$alumacc.cc:485:replace_alu$952.C[8].cout[0] (adder_carry)                          0.050    16.537
$auto$alumacc.cc:485:replace_alu$952.C[9].cin[0] (adder_carry)                           1.519    18.056
$auto$alumacc.cc:485:replace_alu$952.C[9].cout[0] (adder_carry)                          0.050    18.106
$auto$alumacc.cc:485:replace_alu$952.C[10].cin[0] (adder_carry)                          1.519    19.625
$auto$alumacc.cc:485:replace_alu$952.C[10].sumout[0] (adder_carry)                       0.050    19.675
$abc$11169$li314_li314.in[0] (.names)                                                    1.519    21.194
$abc$11169$li314_li314.out[0] (.names)                                                   0.240    21.434
$abc$11169$li315_li315.D[0] (dffsre)                                                     1.519    22.953
data arrival time                                                                                 22.953

clock clock0 (rise edge)                                                                 6.800     6.800
clock source latency                                                                     0.000     6.800
clock0.inpad[0] (.input)                                                                 0.000     6.800
$abc$11169$li315_li315.C[0] (dffsre)                                                     1.519     8.319
clock uncertainty                                                                        0.000     8.319
cell setup time                                                                         -0.063     8.255
data required time                                                                                 8.255
--------------------------------------------------------------------------------------------------------
data required time                                                                                 8.255
data arrival time                                                                                -22.953
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -14.697


#Path 10
Startpoint: $abc$11169$lo342.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$11169$li313_li313.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock0.inpad[0] (.input)                                                                0.000     0.000
$abc$11169$lo342.C[0] (dffsre)                                                          1.519     1.519
$abc$11169$lo342.Q[0] (dffsre) [clock-to-output]                                        0.709     2.228
$auto$alumacc.cc:485:replace_alu$952.S[0].in[0] (.names)                                1.519     3.747
$auto$alumacc.cc:485:replace_alu$952.S[0].out[0] (.names)                               0.240     3.987
$auto$alumacc.cc:485:replace_alu$952.C[1].p[0] (adder_carry)                            1.519     5.506
$auto$alumacc.cc:485:replace_alu$952.C[1].cout[0] (adder_carry)                         0.050     5.556
$auto$alumacc.cc:485:replace_alu$952.C[2].cin[0] (adder_carry)                          1.519     7.075
$auto$alumacc.cc:485:replace_alu$952.C[2].cout[0] (adder_carry)                         0.050     7.125
$auto$alumacc.cc:485:replace_alu$952.C[3].cin[0] (adder_carry)                          1.519     8.643
$auto$alumacc.cc:485:replace_alu$952.C[3].cout[0] (adder_carry)                         0.050     8.693
$auto$alumacc.cc:485:replace_alu$952.C[4].cin[0] (adder_carry)                          1.519    10.212
$auto$alumacc.cc:485:replace_alu$952.C[4].cout[0] (adder_carry)                         0.050    10.262
$auto$alumacc.cc:485:replace_alu$952.C[5].cin[0] (adder_carry)                          1.519    11.781
$auto$alumacc.cc:485:replace_alu$952.C[5].cout[0] (adder_carry)                         0.050    11.831
$auto$alumacc.cc:485:replace_alu$952.C[6].cin[0] (adder_carry)                          1.519    13.350
$auto$alumacc.cc:485:replace_alu$952.C[6].cout[0] (adder_carry)                         0.050    13.400
$auto$alumacc.cc:485:replace_alu$952.C[7].cin[0] (adder_carry)                          1.519    14.919
$auto$alumacc.cc:485:replace_alu$952.C[7].cout[0] (adder_carry)                         0.050    14.969
$auto$alumacc.cc:485:replace_alu$952.C[8].cin[0] (adder_carry)                          1.519    16.487
$auto$alumacc.cc:485:replace_alu$952.C[8].sumout[0] (adder_carry)                       0.050    16.537
$abc$24103$new_new_n901__.in[0] (.names)                                                1.519    18.056
$abc$24103$new_new_n901__.out[0] (.names)                                               0.320    18.376
$abc$11169$li312_li312.in[0] (.names)                                                   1.519    19.895
$abc$11169$li312_li312.out[0] (.names)                                                  0.240    20.135
$abc$11169$li313_li313.D[0] (dffsre)                                                    1.519    21.654
data arrival time                                                                                21.654

clock clock0 (rise edge)                                                                6.800     6.800
clock source latency                                                                    0.000     6.800
clock0.inpad[0] (.input)                                                                0.000     6.800
$abc$11169$li313_li313.C[0] (dffsre)                                                    1.519     8.319
clock uncertainty                                                                       0.000     8.319
cell setup time                                                                        -0.063     8.255
data required time                                                                                8.255
-------------------------------------------------------------------------------------------------------
data required time                                                                                8.255
data arrival time                                                                               -21.654
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -13.398


#Path 11
Startpoint: $abc$11169$lo342.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$11169$li311_li311.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock0.inpad[0] (.input)                                                                0.000     0.000
$abc$11169$lo342.C[0] (dffsre)                                                          1.519     1.519
$abc$11169$lo342.Q[0] (dffsre) [clock-to-output]                                        0.709     2.228
$auto$alumacc.cc:485:replace_alu$952.S[0].in[0] (.names)                                1.519     3.747
$auto$alumacc.cc:485:replace_alu$952.S[0].out[0] (.names)                               0.240     3.987
$auto$alumacc.cc:485:replace_alu$952.C[1].p[0] (adder_carry)                            1.519     5.506
$auto$alumacc.cc:485:replace_alu$952.C[1].cout[0] (adder_carry)                         0.050     5.556
$auto$alumacc.cc:485:replace_alu$952.C[2].cin[0] (adder_carry)                          1.519     7.075
$auto$alumacc.cc:485:replace_alu$952.C[2].cout[0] (adder_carry)                         0.050     7.125
$auto$alumacc.cc:485:replace_alu$952.C[3].cin[0] (adder_carry)                          1.519     8.643
$auto$alumacc.cc:485:replace_alu$952.C[3].cout[0] (adder_carry)                         0.050     8.693
$auto$alumacc.cc:485:replace_alu$952.C[4].cin[0] (adder_carry)                          1.519    10.212
$auto$alumacc.cc:485:replace_alu$952.C[4].cout[0] (adder_carry)                         0.050    10.262
$auto$alumacc.cc:485:replace_alu$952.C[5].cin[0] (adder_carry)                          1.519    11.781
$auto$alumacc.cc:485:replace_alu$952.C[5].cout[0] (adder_carry)                         0.050    11.831
$auto$alumacc.cc:485:replace_alu$952.C[6].cin[0] (adder_carry)                          1.519    13.350
$auto$alumacc.cc:485:replace_alu$952.C[6].cout[0] (adder_carry)                         0.050    13.400
$auto$alumacc.cc:485:replace_alu$952.C[7].cin[0] (adder_carry)                          1.519    14.919
$auto$alumacc.cc:485:replace_alu$952.C[7].cout[0] (adder_carry)                         0.050    14.969
$auto$alumacc.cc:485:replace_alu$952.C[8].cin[0] (adder_carry)                          1.519    16.487
$auto$alumacc.cc:485:replace_alu$952.C[8].sumout[0] (adder_carry)                       0.050    16.537
$abc$11169$li310_li310.in[0] (.names)                                                   1.519    18.056
$abc$11169$li310_li310.out[0] (.names)                                                  0.320    18.376
$abc$11169$li311_li311.D[0] (dffsre)                                                    1.519    19.895
data arrival time                                                                                19.895

clock clock0 (rise edge)                                                                6.800     6.800
clock source latency                                                                    0.000     6.800
clock0.inpad[0] (.input)                                                                0.000     6.800
$abc$11169$li311_li311.C[0] (dffsre)                                                    1.519     8.319
clock uncertainty                                                                       0.000     8.319
cell setup time                                                                        -0.063     8.255
data required time                                                                                8.255
-------------------------------------------------------------------------------------------------------
data required time                                                                                8.255
data arrival time                                                                               -19.895
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -11.640


#Path 12
Startpoint: $abc$11169$lo342.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$11169$li309_li309.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock0.inpad[0] (.input)                                                                0.000     0.000
$abc$11169$lo342.C[0] (dffsre)                                                          1.519     1.519
$abc$11169$lo342.Q[0] (dffsre) [clock-to-output]                                        0.709     2.228
$auto$alumacc.cc:485:replace_alu$952.S[0].in[0] (.names)                                1.519     3.747
$auto$alumacc.cc:485:replace_alu$952.S[0].out[0] (.names)                               0.240     3.987
$auto$alumacc.cc:485:replace_alu$952.C[1].p[0] (adder_carry)                            1.519     5.506
$auto$alumacc.cc:485:replace_alu$952.C[1].cout[0] (adder_carry)                         0.050     5.556
$auto$alumacc.cc:485:replace_alu$952.C[2].cin[0] (adder_carry)                          1.519     7.075
$auto$alumacc.cc:485:replace_alu$952.C[2].cout[0] (adder_carry)                         0.050     7.125
$auto$alumacc.cc:485:replace_alu$952.C[3].cin[0] (adder_carry)                          1.519     8.643
$auto$alumacc.cc:485:replace_alu$952.C[3].cout[0] (adder_carry)                         0.050     8.693
$auto$alumacc.cc:485:replace_alu$952.C[4].cin[0] (adder_carry)                          1.519    10.212
$auto$alumacc.cc:485:replace_alu$952.C[4].cout[0] (adder_carry)                         0.050    10.262
$auto$alumacc.cc:485:replace_alu$952.C[5].cin[0] (adder_carry)                          1.519    11.781
$auto$alumacc.cc:485:replace_alu$952.C[5].cout[0] (adder_carry)                         0.050    11.831
$auto$alumacc.cc:485:replace_alu$952.C[6].cin[0] (adder_carry)                          1.519    13.350
$auto$alumacc.cc:485:replace_alu$952.C[6].cout[0] (adder_carry)                         0.050    13.400
$auto$alumacc.cc:485:replace_alu$952.C[7].cin[0] (adder_carry)                          1.519    14.919
$auto$alumacc.cc:485:replace_alu$952.C[7].sumout[0] (adder_carry)                       0.050    14.969
$abc$11169$li308_li308.in[0] (.names)                                                   1.519    16.487
$abc$11169$li308_li308.out[0] (.names)                                                  0.280    16.767
$abc$11169$li309_li309.D[0] (dffsre)                                                    1.519    18.286
data arrival time                                                                                18.286

clock clock0 (rise edge)                                                                6.800     6.800
clock source latency                                                                    0.000     6.800
clock0.inpad[0] (.input)                                                                0.000     6.800
$abc$11169$li309_li309.C[0] (dffsre)                                                    1.519     8.319
clock uncertainty                                                                       0.000     8.319
cell setup time                                                                        -0.063     8.255
data required time                                                                                8.255
-------------------------------------------------------------------------------------------------------
data required time                                                                                8.255
data arrival time                                                                               -18.286
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -10.031


#Path 13
Startpoint: $abc$11169$lo342.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$11169$li307_li307.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock0.inpad[0] (.input)                                                                0.000     0.000
$abc$11169$lo342.C[0] (dffsre)                                                          1.519     1.519
$abc$11169$lo342.Q[0] (dffsre) [clock-to-output]                                        0.709     2.228
$auto$alumacc.cc:485:replace_alu$952.S[0].in[0] (.names)                                1.519     3.747
$auto$alumacc.cc:485:replace_alu$952.S[0].out[0] (.names)                               0.240     3.987
$auto$alumacc.cc:485:replace_alu$952.C[1].p[0] (adder_carry)                            1.519     5.506
$auto$alumacc.cc:485:replace_alu$952.C[1].cout[0] (adder_carry)                         0.050     5.556
$auto$alumacc.cc:485:replace_alu$952.C[2].cin[0] (adder_carry)                          1.519     7.075
$auto$alumacc.cc:485:replace_alu$952.C[2].cout[0] (adder_carry)                         0.050     7.125
$auto$alumacc.cc:485:replace_alu$952.C[3].cin[0] (adder_carry)                          1.519     8.643
$auto$alumacc.cc:485:replace_alu$952.C[3].cout[0] (adder_carry)                         0.050     8.693
$auto$alumacc.cc:485:replace_alu$952.C[4].cin[0] (adder_carry)                          1.519    10.212
$auto$alumacc.cc:485:replace_alu$952.C[4].cout[0] (adder_carry)                         0.050    10.262
$auto$alumacc.cc:485:replace_alu$952.C[5].cin[0] (adder_carry)                          1.519    11.781
$auto$alumacc.cc:485:replace_alu$952.C[5].cout[0] (adder_carry)                         0.050    11.831
$auto$alumacc.cc:485:replace_alu$952.C[6].cin[0] (adder_carry)                          1.519    13.350
$auto$alumacc.cc:485:replace_alu$952.C[6].sumout[0] (adder_carry)                       0.050    13.400
$abc$11169$li306_li306.in[0] (.names)                                                   1.519    14.919
$abc$11169$li306_li306.out[0] (.names)                                                  0.240    15.159
$abc$11169$li307_li307.D[0] (dffsre)                                                    1.519    16.677
data arrival time                                                                                16.677

clock clock0 (rise edge)                                                                6.800     6.800
clock source latency                                                                    0.000     6.800
clock0.inpad[0] (.input)                                                                0.000     6.800
$abc$11169$li307_li307.C[0] (dffsre)                                                    1.519     8.319
clock uncertainty                                                                       0.000     8.319
cell setup time                                                                        -0.063     8.255
data required time                                                                                8.255
-------------------------------------------------------------------------------------------------------
data required time                                                                                8.255
data arrival time                                                                               -16.677
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -8.422


#Path 14
Startpoint: $abc$11169$lo342.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$11169$li305_li305.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock0.inpad[0] (.input)                                                                0.000     0.000
$abc$11169$lo342.C[0] (dffsre)                                                          1.519     1.519
$abc$11169$lo342.Q[0] (dffsre) [clock-to-output]                                        0.709     2.228
$auto$alumacc.cc:485:replace_alu$952.S[0].in[0] (.names)                                1.519     3.747
$auto$alumacc.cc:485:replace_alu$952.S[0].out[0] (.names)                               0.240     3.987
$auto$alumacc.cc:485:replace_alu$952.C[1].p[0] (adder_carry)                            1.519     5.506
$auto$alumacc.cc:485:replace_alu$952.C[1].cout[0] (adder_carry)                         0.050     5.556
$auto$alumacc.cc:485:replace_alu$952.C[2].cin[0] (adder_carry)                          1.519     7.075
$auto$alumacc.cc:485:replace_alu$952.C[2].cout[0] (adder_carry)                         0.050     7.125
$auto$alumacc.cc:485:replace_alu$952.C[3].cin[0] (adder_carry)                          1.519     8.643
$auto$alumacc.cc:485:replace_alu$952.C[3].cout[0] (adder_carry)                         0.050     8.693
$auto$alumacc.cc:485:replace_alu$952.C[4].cin[0] (adder_carry)                          1.519    10.212
$auto$alumacc.cc:485:replace_alu$952.C[4].cout[0] (adder_carry)                         0.050    10.262
$auto$alumacc.cc:485:replace_alu$952.C[5].cin[0] (adder_carry)                          1.519    11.781
$auto$alumacc.cc:485:replace_alu$952.C[5].sumout[0] (adder_carry)                       0.050    11.831
$abc$11169$li304_li304.in[0] (.names)                                                   1.519    13.350
$abc$11169$li304_li304.out[0] (.names)                                                  0.240    13.590
$abc$11169$li305_li305.D[0] (dffsre)                                                    1.519    15.109
data arrival time                                                                                15.109

clock clock0 (rise edge)                                                                6.800     6.800
clock source latency                                                                    0.000     6.800
clock0.inpad[0] (.input)                                                                0.000     6.800
$abc$11169$li305_li305.C[0] (dffsre)                                                    1.519     8.319
clock uncertainty                                                                       0.000     8.319
cell setup time                                                                        -0.063     8.255
data required time                                                                                8.255
-------------------------------------------------------------------------------------------------------
data required time                                                                                8.255
data arrival time                                                                               -15.109
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -6.853


#Path 15
Startpoint: $abc$11169$lo342.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$11169$li303_li303.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock0.inpad[0] (.input)                                                                0.000     0.000
$abc$11169$lo342.C[0] (dffsre)                                                          1.519     1.519
$abc$11169$lo342.Q[0] (dffsre) [clock-to-output]                                        0.709     2.228
$auto$alumacc.cc:485:replace_alu$952.S[0].in[0] (.names)                                1.519     3.747
$auto$alumacc.cc:485:replace_alu$952.S[0].out[0] (.names)                               0.240     3.987
$auto$alumacc.cc:485:replace_alu$952.C[1].p[0] (adder_carry)                            1.519     5.506
$auto$alumacc.cc:485:replace_alu$952.C[1].cout[0] (adder_carry)                         0.050     5.556
$auto$alumacc.cc:485:replace_alu$952.C[2].cin[0] (adder_carry)                          1.519     7.075
$auto$alumacc.cc:485:replace_alu$952.C[2].cout[0] (adder_carry)                         0.050     7.125
$auto$alumacc.cc:485:replace_alu$952.C[3].cin[0] (adder_carry)                          1.519     8.643
$auto$alumacc.cc:485:replace_alu$952.C[3].cout[0] (adder_carry)                         0.050     8.693
$auto$alumacc.cc:485:replace_alu$952.C[4].cin[0] (adder_carry)                          1.519    10.212
$auto$alumacc.cc:485:replace_alu$952.C[4].sumout[0] (adder_carry)                       0.050    10.262
$abc$11169$li302_li302.in[0] (.names)                                                   1.519    11.781
$abc$11169$li302_li302.out[0] (.names)                                                  0.240    12.021
$abc$11169$li303_li303.D[0] (dffsre)                                                    1.519    13.540
data arrival time                                                                                13.540

clock clock0 (rise edge)                                                                6.800     6.800
clock source latency                                                                    0.000     6.800
clock0.inpad[0] (.input)                                                                0.000     6.800
$abc$11169$li303_li303.C[0] (dffsre)                                                    1.519     8.319
clock uncertainty                                                                       0.000     8.319
cell setup time                                                                        -0.063     8.255
data required time                                                                                8.255
-------------------------------------------------------------------------------------------------------
data required time                                                                                8.255
data arrival time                                                                               -13.540
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -5.284


#Path 16
Startpoint: u_gng_interp.u_gng_smul_16_18_sadd_37.b_reg[0].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$11169$li100_li100.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
clock0.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
u_gng_interp.u_gng_smul_16_18_sadd_37.b_reg[0].C[0] (dffsre)                                                                                                                                                       1.519     1.519
u_gng_interp.u_gng_smul_16_18_sadd_37.b_reg[0].Q[0] (dffsre) [clock-to-output]                                                                                                                                     0.709     2.228
$techmap939$flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$mult_11$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:66$912.Y[0].a[0] (RS_DSP2_MULT)                        1.519     3.747
$techmap939$flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$mult_11$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:66$912.Y[0].z[23] (RS_DSP2_MULT)                       0.200     3.947
$abc$24103$new_new_n827__.in[1] (.names)                                                                                                                                                                           1.519     5.466
$abc$24103$new_new_n827__.out[0] (.names)                                                                                                                                                                          0.260     5.726
$abc$24103$new_new_n828__.in[0] (.names)                                                                                                                                                                           1.519     7.245
$abc$24103$new_new_n828__.out[0] (.names)                                                                                                                                                                          0.280     7.525
$abc$24103$new_new_n831__.in[1] (.names)                                                                                                                                                                           1.519     9.043
$abc$24103$new_new_n831__.out[0] (.names)                                                                                                                                                                          0.220     9.263
$abc$11169$li099_li099.in[0] (.names)                                                                                                                                                                              1.519    10.782
$abc$11169$li099_li099.out[0] (.names)                                                                                                                                                                             0.240    11.022
$abc$11169$li100_li100.D[0] (dffsre)                                                                                                                                                                               1.519    12.541
data arrival time                                                                                                                                                                                                           12.541

clock clock0 (rise edge)                                                                                                                                                                                           6.800     6.800
clock source latency                                                                                                                                                                                               0.000     6.800
clock0.inpad[0] (.input)                                                                                                                                                                                           0.000     6.800
$abc$11169$li100_li100.C[0] (dffsre)                                                                                                                                                                               1.519     8.319
clock uncertainty                                                                                                                                                                                                  0.000     8.319
cell setup time                                                                                                                                                                                                   -0.063     8.255
data required time                                                                                                                                                                                                           8.255
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                           8.255
data arrival time                                                                                                                                                                                                          -12.541
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -4.286


#Path 17
Startpoint: u_gng_interp.u_gng_smul_16_18_sadd_37.b_reg[0].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$11169$li106_li106.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
clock0.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
u_gng_interp.u_gng_smul_16_18_sadd_37.b_reg[0].C[0] (dffsre)                                                                                                                                                       1.519     1.519
u_gng_interp.u_gng_smul_16_18_sadd_37.b_reg[0].Q[0] (dffsre) [clock-to-output]                                                                                                                                     0.709     2.228
$techmap939$flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$mult_11$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:66$912.Y[0].a[0] (RS_DSP2_MULT)                        1.519     3.747
$techmap939$flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$mult_11$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:66$912.Y[0].z[23] (RS_DSP2_MULT)                       0.200     3.947
$abc$24103$new_new_n827__.in[1] (.names)                                                                                                                                                                           1.519     5.466
$abc$24103$new_new_n827__.out[0] (.names)                                                                                                                                                                          0.260     5.726
$abc$24103$new_new_n828__.in[0] (.names)                                                                                                                                                                           1.519     7.245
$abc$24103$new_new_n828__.out[0] (.names)                                                                                                                                                                          0.280     7.525
$abc$24103$new_new_n836__.in[2] (.names)                                                                                                                                                                           1.519     9.043
$abc$24103$new_new_n836__.out[0] (.names)                                                                                                                                                                          0.170     9.213
$abc$11169$li105_li105.in[0] (.names)                                                                                                                                                                              1.519    10.732
$abc$11169$li105_li105.out[0] (.names)                                                                                                                                                                             0.240    10.972
$abc$11169$li106_li106.D[0] (dffsre)                                                                                                                                                                               1.519    12.491
data arrival time                                                                                                                                                                                                           12.491

clock clock0 (rise edge)                                                                                                                                                                                           6.800     6.800
clock source latency                                                                                                                                                                                               0.000     6.800
clock0.inpad[0] (.input)                                                                                                                                                                                           0.000     6.800
$abc$11169$li106_li106.C[0] (dffsre)                                                                                                                                                                               1.519     8.319
clock uncertainty                                                                                                                                                                                                  0.000     8.319
cell setup time                                                                                                                                                                                                   -0.063     8.255
data required time                                                                                                                                                                                                           8.255
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                           8.255
data arrival time                                                                                                                                                                                                          -12.491
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -4.236


#Path 18
Startpoint: u_gng_interp.u_gng_smul_16_18_sadd_37.b_reg[0].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$11169$lo374.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
clock0.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
u_gng_interp.u_gng_smul_16_18_sadd_37.b_reg[0].C[0] (dffsre)                                                                                                                                                       1.519     1.519
u_gng_interp.u_gng_smul_16_18_sadd_37.b_reg[0].Q[0] (dffsre) [clock-to-output]                                                                                                                                     0.709     2.228
$techmap939$flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$mult_11$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:66$912.Y[0].a[0] (RS_DSP2_MULT)                        1.519     3.747
$techmap939$flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$mult_11$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:66$912.Y[0].z[23] (RS_DSP2_MULT)                       0.200     3.947
$abc$24103$new_new_n827__.in[1] (.names)                                                                                                                                                                           1.519     5.466
$abc$24103$new_new_n827__.out[0] (.names)                                                                                                                                                                          0.260     5.726
$abc$24103$new_new_n828__.in[0] (.names)                                                                                                                                                                           1.519     7.245
$abc$24103$new_new_n828__.out[0] (.names)                                                                                                                                                                          0.280     7.525
$abc$24103$new_new_n836__.in[2] (.names)                                                                                                                                                                           1.519     9.043
$abc$24103$new_new_n836__.out[0] (.names)                                                                                                                                                                          0.170     9.213
$abc$11169$li374_li374.in[1] (.names)                                                                                                                                                                              1.519    10.732
$abc$11169$li374_li374.out[0] (.names)                                                                                                                                                                             0.220    10.952
$abc$11169$lo374.D[0] (dffsre)                                                                                                                                                                                     1.519    12.471
data arrival time                                                                                                                                                                                                           12.471

clock clock0 (rise edge)                                                                                                                                                                                           6.800     6.800
clock source latency                                                                                                                                                                                               0.000     6.800
clock0.inpad[0] (.input)                                                                                                                                                                                           0.000     6.800
$abc$11169$lo374.C[0] (dffsre)                                                                                                                                                                                     1.519     8.319
clock uncertainty                                                                                                                                                                                                  0.000     8.319
cell setup time                                                                                                                                                                                                   -0.063     8.255
data required time                                                                                                                                                                                                           8.255
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                           8.255
data arrival time                                                                                                                                                                                                          -12.471
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -4.216


#Path 19
Startpoint: u_gng_interp.u_gng_smul_16_18_sadd_37.b_reg[0].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$11169$li109_li109.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
clock0.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
u_gng_interp.u_gng_smul_16_18_sadd_37.b_reg[0].C[0] (dffsre)                                                                                                                                                       1.519     1.519
u_gng_interp.u_gng_smul_16_18_sadd_37.b_reg[0].Q[0] (dffsre) [clock-to-output]                                                                                                                                     0.709     2.228
$techmap939$flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$mult_11$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:66$912.Y[0].a[0] (RS_DSP2_MULT)                        1.519     3.747
$techmap939$flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$mult_11$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:66$912.Y[0].z[23] (RS_DSP2_MULT)                       0.200     3.947
$abc$24103$new_new_n827__.in[1] (.names)                                                                                                                                                                           1.519     5.466
$abc$24103$new_new_n827__.out[0] (.names)                                                                                                                                                                          0.260     5.726
$abc$24103$new_new_n828__.in[0] (.names)                                                                                                                                                                           1.519     7.245
$abc$24103$new_new_n828__.out[0] (.names)                                                                                                                                                                          0.280     7.525
$abc$24103$new_new_n836__.in[2] (.names)                                                                                                                                                                           1.519     9.043
$abc$24103$new_new_n836__.out[0] (.names)                                                                                                                                                                          0.170     9.213
$abc$11169$li108_li108.in[2] (.names)                                                                                                                                                                              1.519    10.732
$abc$11169$li108_li108.out[0] (.names)                                                                                                                                                                             0.170    10.902
$abc$11169$li109_li109.D[0] (dffsre)                                                                                                                                                                               1.519    12.421
data arrival time                                                                                                                                                                                                           12.421

clock clock0 (rise edge)                                                                                                                                                                                           6.800     6.800
clock source latency                                                                                                                                                                                               0.000     6.800
clock0.inpad[0] (.input)                                                                                                                                                                                           0.000     6.800
$abc$11169$li109_li109.C[0] (dffsre)                                                                                                                                                                               1.519     8.319
clock uncertainty                                                                                                                                                                                                  0.000     8.319
cell setup time                                                                                                                                                                                                   -0.063     8.255
data required time                                                                                                                                                                                                           8.255
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                           8.255
data arrival time                                                                                                                                                                                                          -12.421
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -4.166


#Path 20
Startpoint: u_gng_interp.u_gng_smul_16_18_sadd_37.b_reg[0].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$11169$li103_li103.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
clock0.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
u_gng_interp.u_gng_smul_16_18_sadd_37.b_reg[0].C[0] (dffsre)                                                                                                                                                       1.519     1.519
u_gng_interp.u_gng_smul_16_18_sadd_37.b_reg[0].Q[0] (dffsre) [clock-to-output]                                                                                                                                     0.709     2.228
$techmap939$flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$mult_11$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:66$912.Y[0].a[0] (RS_DSP2_MULT)                        1.519     3.747
$techmap939$flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$mult_11$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:66$912.Y[0].z[23] (RS_DSP2_MULT)                       0.200     3.947
$abc$24103$new_new_n827__.in[1] (.names)                                                                                                                                                                           1.519     5.466
$abc$24103$new_new_n827__.out[0] (.names)                                                                                                                                                                          0.260     5.726
$abc$24103$new_new_n828__.in[0] (.names)                                                                                                                                                                           1.519     7.245
$abc$24103$new_new_n828__.out[0] (.names)                                                                                                                                                                          0.280     7.525
$abc$24103$new_new_n831__.in[1] (.names)                                                                                                                                                                           1.519     9.043
$abc$24103$new_new_n831__.out[0] (.names)                                                                                                                                                                          0.220     9.263
$abc$11169$li102_li102.in[3] (.names)                                                                                                                                                                              1.519    10.782
$abc$11169$li102_li102.out[0] (.names)                                                                                                                                                                             0.120    10.902
$abc$11169$li103_li103.D[0] (dffsre)                                                                                                                                                                               1.519    12.421
data arrival time                                                                                                                                                                                                           12.421

clock clock0 (rise edge)                                                                                                                                                                                           6.800     6.800
clock source latency                                                                                                                                                                                               0.000     6.800
clock0.inpad[0] (.input)                                                                                                                                                                                           0.000     6.800
$abc$11169$li103_li103.C[0] (dffsre)                                                                                                                                                                               1.519     8.319
clock uncertainty                                                                                                                                                                                                  0.000     8.319
cell setup time                                                                                                                                                                                                   -0.063     8.255
data required time                                                                                                                                                                                                           8.255
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                           8.255
data arrival time                                                                                                                                                                                                          -12.421
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -4.166


#Path 21
Startpoint: $abc$10667$lo017.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$11169$lo375.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
$abc$10667$lo017.C[0] (dffsre)                                   1.519     1.519
$abc$10667$lo017.Q[0] (dffsre) [clock-to-output]                 0.709     2.228
$abc$24103$new_new_n981__.in[0] (.names)                         1.519     3.747
$abc$24103$new_new_n981__.out[0] (.names)                        0.320     4.067
$abc$24103$new_new_n982__.in[0] (.names)                         1.519     5.586
$abc$24103$new_new_n982__.out[0] (.names)                        0.320     5.906
$abc$24103$new_new_n984__.in[0] (.names)                         1.519     7.425
$abc$24103$new_new_n984__.out[0] (.names)                        0.320     7.745
$abc$11169$li375_li375.in[1] (.names)                            1.519     9.263
$abc$11169$li375_li375.out[0] (.names)                           0.260     9.523
$abc$11169$lo375.D[0] (dffsre)                                   1.519    11.042
data arrival time                                                         11.042

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$11169$lo375.C[0] (dffsre)                                   1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                        -11.042
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.787


#Path 22
Startpoint: $abc$10667$lo072.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$11169$lo385.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
$abc$10667$lo072.C[0] (dffsre)                                   1.519     1.519
$abc$10667$lo072.Q[0] (dffsre) [clock-to-output]                 0.709     2.228
$abc$24103$new_new_n997__.in[0] (.names)                         1.519     3.747
$abc$24103$new_new_n997__.out[0] (.names)                        0.320     4.067
$abc$24103$new_new_n1045__.in[0] (.names)                        1.519     5.586
$abc$24103$new_new_n1045__.out[0] (.names)                       0.320     5.906
$abc$24103$new_new_n1046__.in[1] (.names)                        1.519     7.425
$abc$24103$new_new_n1046__.out[0] (.names)                       0.260     7.685
$abc$11169$li385_li385.in[0] (.names)                            1.519     9.203
$abc$11169$li385_li385.out[0] (.names)                           0.280     9.483
$abc$11169$lo385.D[0] (dffsre)                                   1.519    11.002
data arrival time                                                         11.002

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$11169$lo385.C[0] (dffsre)                                   1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                        -11.002
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.747


#Path 23
Startpoint: $abc$10667$lo072.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$11169$lo379.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
$abc$10667$lo072.C[0] (dffsre)                                   1.519     1.519
$abc$10667$lo072.Q[0] (dffsre) [clock-to-output]                 0.709     2.228
$abc$24103$new_new_n997__.in[0] (.names)                         1.519     3.747
$abc$24103$new_new_n997__.out[0] (.names)                        0.320     4.067
$abc$24103$new_new_n1018__.in[0] (.names)                        1.519     5.586
$abc$24103$new_new_n1018__.out[0] (.names)                       0.320     5.906
$abc$24103$new_new_n1019__.in[0] (.names)                        1.519     7.425
$abc$24103$new_new_n1019__.out[0] (.names)                       0.320     7.745
$abc$11169$li379_li379.in[2] (.names)                            1.519     9.263
$abc$11169$li379_li379.out[0] (.names)                           0.200     9.463
$abc$11169$lo379.D[0] (dffsre)                                   1.519    10.982
data arrival time                                                         10.982

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$11169$lo379.C[0] (dffsre)                                   1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                        -10.982
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.727


#Path 24
Startpoint: u_gng_interp.u_gng_smul_16_18_sadd_37.b_reg[0].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$11169$li094_li094.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
clock0.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
u_gng_interp.u_gng_smul_16_18_sadd_37.b_reg[0].C[0] (dffsre)                                                                                                                                                       1.519     1.519
u_gng_interp.u_gng_smul_16_18_sadd_37.b_reg[0].Q[0] (dffsre) [clock-to-output]                                                                                                                                     0.709     2.228
$techmap939$flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$mult_11$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:66$912.Y[0].a[0] (RS_DSP2_MULT)                        1.519     3.747
$techmap939$flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$mult_11$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:66$912.Y[0].z[23] (RS_DSP2_MULT)                       0.200     3.947
$abc$24103$new_new_n827__.in[1] (.names)                                                                                                                                                                           1.519     5.466
$abc$24103$new_new_n827__.out[0] (.names)                                                                                                                                                                          0.260     5.726
$abc$24103$new_new_n828__.in[0] (.names)                                                                                                                                                                           1.519     7.245
$abc$24103$new_new_n828__.out[0] (.names)                                                                                                                                                                          0.280     7.525
$abc$11169$li093_li093.in[0] (.names)                                                                                                                                                                              1.519     9.043
$abc$11169$li093_li093.out[0] (.names)                                                                                                                                                                             0.240     9.283
$abc$11169$li094_li094.D[0] (dffsre)                                                                                                                                                                               1.519    10.802
data arrival time                                                                                                                                                                                                           10.802

clock clock0 (rise edge)                                                                                                                                                                                           6.800     6.800
clock source latency                                                                                                                                                                                               0.000     6.800
clock0.inpad[0] (.input)                                                                                                                                                                                           0.000     6.800
$abc$11169$li094_li094.C[0] (dffsre)                                                                                                                                                                               1.519     8.319
clock uncertainty                                                                                                                                                                                                  0.000     8.319
cell setup time                                                                                                                                                                                                   -0.063     8.255
data required time                                                                                                                                                                                                           8.255
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                           8.255
data arrival time                                                                                                                                                                                                          -10.802
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -2.547


#Path 25
Startpoint: u_gng_interp.u_gng_smul_16_18_sadd_37.b_reg[0].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$11169$li088_li088.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
clock0.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
u_gng_interp.u_gng_smul_16_18_sadd_37.b_reg[0].C[0] (dffsre)                                                                                                                                                       1.519     1.519
u_gng_interp.u_gng_smul_16_18_sadd_37.b_reg[0].Q[0] (dffsre) [clock-to-output]                                                                                                                                     0.709     2.228
$techmap939$flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$mult_11$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:66$912.Y[0].a[0] (RS_DSP2_MULT)                        1.519     3.747
$techmap939$flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$mult_11$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:66$912.Y[0].z[19] (RS_DSP2_MULT)                       0.200     3.947
$abc$24103$new_new_n820__.in[1] (.names)                                                                                                                                                                           1.519     5.466
$abc$24103$new_new_n820__.out[0] (.names)                                                                                                                                                                          0.260     5.726
$abc$24103$new_new_n823__.in[0] (.names)                                                                                                                                                                           1.519     7.245
$abc$24103$new_new_n823__.out[0] (.names)                                                                                                                                                                          0.280     7.525
$abc$11169$li087_li087.in[0] (.names)                                                                                                                                                                              1.519     9.043
$abc$11169$li087_li087.out[0] (.names)                                                                                                                                                                             0.240     9.283
$abc$11169$li088_li088.D[0] (dffsre)                                                                                                                                                                               1.519    10.802
data arrival time                                                                                                                                                                                                           10.802

clock clock0 (rise edge)                                                                                                                                                                                           6.800     6.800
clock source latency                                                                                                                                                                                               0.000     6.800
clock0.inpad[0] (.input)                                                                                                                                                                                           0.000     6.800
$abc$11169$li088_li088.C[0] (dffsre)                                                                                                                                                                               1.519     8.319
clock uncertainty                                                                                                                                                                                                  0.000     8.319
cell setup time                                                                                                                                                                                                   -0.063     8.255
data required time                                                                                                                                                                                                           8.255
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                           8.255
data arrival time                                                                                                                                                                                                          -10.802
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -2.547


#Path 26
Startpoint: $abc$10667$lo047.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$11169$lo382.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
$abc$10667$lo047.C[0] (dffsre)                                   1.519     1.519
$abc$10667$lo047.Q[0] (dffsre) [clock-to-output]                 0.709     2.228
$abc$24103$new_new_n972__.in[0] (.names)                         1.519     3.747
$abc$24103$new_new_n972__.out[0] (.names)                        0.240     3.987
$abc$24103$new_new_n973__.in[0] (.names)                         1.519     5.506
$abc$24103$new_new_n973__.out[0] (.names)                        0.320     5.826
$abc$24103$new_new_n974__.in[0] (.names)                         1.519     7.345
$abc$24103$new_new_n974__.out[0] (.names)                        0.240     7.585
$abc$11169$li382_li382.in[1] (.names)                            1.519     9.103
$abc$11169$li382_li382.out[0] (.names)                           0.180     9.283
$abc$11169$lo382.D[0] (dffsre)                                   1.519    10.802
data arrival time                                                         10.802

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$11169$lo382.C[0] (dffsre)                                   1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                        -10.802
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.547


#Path 27
Startpoint: $abc$10667$lo019.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$11169$lo383.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
$abc$10667$lo019.C[0] (dffsre)                                   1.519     1.519
$abc$10667$lo019.Q[0] (dffsre) [clock-to-output]                 0.709     2.228
$abc$24103$new_new_n1006__.in[0] (.names)                        1.519     3.747
$abc$24103$new_new_n1006__.out[0] (.names)                       0.320     4.067
$abc$24103$new_new_n1007__.in[0] (.names)                        1.519     5.586
$abc$24103$new_new_n1007__.out[0] (.names)                       0.240     5.826
$abc$24103$new_new_n1040__.in[3] (.names)                        1.519     7.345
$abc$24103$new_new_n1040__.out[0] (.names)                       0.120     7.465
$abc$11169$li383_li383.in[0] (.names)                            1.519     8.983
$abc$11169$li383_li383.out[0] (.names)                           0.280     9.263
$abc$11169$lo383.D[0] (dffsre)                                   1.519    10.782
data arrival time                                                         10.782

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$11169$lo383.C[0] (dffsre)                                   1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                        -10.782
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.527


#Path 28
Startpoint: $abc$10667$lo141.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$11169$lo384.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
$abc$10667$lo141.C[0] (dffsre)                                   1.519     1.519
$abc$10667$lo141.Q[0] (dffsre) [clock-to-output]                 0.709     2.228
$abc$24103$new_new_n967__.in[0] (.names)                         1.519     3.747
$abc$24103$new_new_n967__.out[0] (.names)                        0.320     4.067
$abc$24103$new_new_n968__.in[0] (.names)                         1.519     5.586
$abc$24103$new_new_n968__.out[0] (.names)                        0.240     5.826
$abc$24103$new_new_n1042__.in[0] (.names)                        1.519     7.345
$abc$24103$new_new_n1042__.out[0] (.names)                       0.320     7.665
$abc$11169$li384_li384.in[5] (.names)                            1.519     9.183
$abc$11169$li384_li384.out[0] (.names)                           0.070     9.253
$abc$11169$lo384.D[0] (dffsre)                                   1.519    10.772
data arrival time                                                         10.772

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$11169$lo384.C[0] (dffsre)                                   1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                        -10.772
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.517


#Path 29
Startpoint: u_gng_interp.u_gng_smul_16_18_sadd_37.b_reg[0].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$11169$li097_li097.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
clock0.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
u_gng_interp.u_gng_smul_16_18_sadd_37.b_reg[0].C[0] (dffsre)                                                                                                                                                       1.519     1.519
u_gng_interp.u_gng_smul_16_18_sadd_37.b_reg[0].Q[0] (dffsre) [clock-to-output]                                                                                                                                     0.709     2.228
$techmap939$flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$mult_11$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:66$912.Y[0].a[0] (RS_DSP2_MULT)                        1.519     3.747
$techmap939$flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$mult_11$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:66$912.Y[0].z[23] (RS_DSP2_MULT)                       0.200     3.947
$abc$24103$new_new_n827__.in[1] (.names)                                                                                                                                                                           1.519     5.466
$abc$24103$new_new_n827__.out[0] (.names)                                                                                                                                                                          0.260     5.726
$abc$24103$new_new_n828__.in[0] (.names)                                                                                                                                                                           1.519     7.245
$abc$24103$new_new_n828__.out[0] (.names)                                                                                                                                                                          0.280     7.525
$abc$11169$li096_li096.in[2] (.names)                                                                                                                                                                              1.519     9.043
$abc$11169$li096_li096.out[0] (.names)                                                                                                                                                                             0.170     9.213
$abc$11169$li097_li097.D[0] (dffsre)                                                                                                                                                                               1.519    10.732
data arrival time                                                                                                                                                                                                           10.732

clock clock0 (rise edge)                                                                                                                                                                                           6.800     6.800
clock source latency                                                                                                                                                                                               0.000     6.800
clock0.inpad[0] (.input)                                                                                                                                                                                           0.000     6.800
$abc$11169$li097_li097.C[0] (dffsre)                                                                                                                                                                               1.519     8.319
clock uncertainty                                                                                                                                                                                                  0.000     8.319
cell setup time                                                                                                                                                                                                   -0.063     8.255
data required time                                                                                                                                                                                                           8.255
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                           8.255
data arrival time                                                                                                                                                                                                          -10.732
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -2.477


#Path 30
Startpoint: u_gng_interp.u_gng_smul_16_18_sadd_37.b_reg[0].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$11169$li091_li091.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
clock0.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
u_gng_interp.u_gng_smul_16_18_sadd_37.b_reg[0].C[0] (dffsre)                                                                                                                                                       1.519     1.519
u_gng_interp.u_gng_smul_16_18_sadd_37.b_reg[0].Q[0] (dffsre) [clock-to-output]                                                                                                                                     0.709     2.228
$techmap939$flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$mult_11$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:66$912.Y[0].a[0] (RS_DSP2_MULT)                        1.519     3.747
$techmap939$flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$mult_11$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:66$912.Y[0].z[19] (RS_DSP2_MULT)                       0.200     3.947
$abc$24103$new_new_n820__.in[1] (.names)                                                                                                                                                                           1.519     5.466
$abc$24103$new_new_n820__.out[0] (.names)                                                                                                                                                                          0.260     5.726
$abc$24103$new_new_n823__.in[0] (.names)                                                                                                                                                                           1.519     7.245
$abc$24103$new_new_n823__.out[0] (.names)                                                                                                                                                                          0.280     7.525
$abc$11169$li090_li090.in[3] (.names)                                                                                                                                                                              1.519     9.043
$abc$11169$li090_li090.out[0] (.names)                                                                                                                                                                             0.120     9.163
$abc$11169$li091_li091.D[0] (dffsre)                                                                                                                                                                               1.519    10.682
data arrival time                                                                                                                                                                                                           10.682

clock clock0 (rise edge)                                                                                                                                                                                           6.800     6.800
clock source latency                                                                                                                                                                                               0.000     6.800
clock0.inpad[0] (.input)                                                                                                                                                                                           0.000     6.800
$abc$11169$li091_li091.C[0] (dffsre)                                                                                                                                                                               1.519     8.319
clock uncertainty                                                                                                                                                                                                  0.000     8.319
cell setup time                                                                                                                                                                                                   -0.063     8.255
data required time                                                                                                                                                                                                           8.255
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                           8.255
data arrival time                                                                                                                                                                                                          -10.682
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -2.427


#Path 31
Startpoint: $abc$10667$lo173.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$11169$lo381.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
$abc$10667$lo173.C[0] (dffsre)                                   1.519     1.519
$abc$10667$lo173.Q[0] (dffsre) [clock-to-output]                 0.709     2.228
$abc$24103$new_new_n994__.in[0] (.names)                         1.519     3.747
$abc$24103$new_new_n994__.out[0] (.names)                        0.320     4.067
$abc$24103$new_new_n995__.in[0] (.names)                         1.519     5.586
$abc$24103$new_new_n995__.out[0] (.names)                        0.240     5.826
$abc$11169$li381_li381.in[0] (.names)                            1.519     7.345
$abc$11169$li381_li381.out[0] (.names)                           0.320     7.665
$abc$11169$lo381.D[0] (dffsre)                                   1.519     9.183
data arrival time                                                          9.183

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$11169$lo381.C[0] (dffsre)                                   1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -9.183
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.928


#Path 32
Startpoint: $abc$10667$lo024.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$11169$lo380.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
$abc$10667$lo024.C[0] (dffsre)                                   1.519     1.519
$abc$10667$lo024.Q[0] (dffsre) [clock-to-output]                 0.709     2.228
$abc$24103$new_new_n989__.in[0] (.names)                         1.519     3.747
$abc$24103$new_new_n989__.out[0] (.names)                        0.320     4.067
$abc$24103$new_new_n990__.in[1] (.names)                         1.519     5.586
$abc$24103$new_new_n990__.out[0] (.names)                        0.220     5.806
$abc$11169$li380_li380.in[0] (.names)                            1.519     7.325
$abc$11169$li380_li380.out[0] (.names)                           0.280     7.605
$abc$11169$lo380.D[0] (dffsre)                                   1.519     9.123
data arrival time                                                          9.123

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$11169$lo380.C[0] (dffsre)                                   1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -9.123
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.868


#Path 33
Startpoint: $abc$11169$lo313.Q[0] (dffsre clocked by clock0)
Endpoint  : data_out[15].D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
$abc$11169$lo313.C[0] (dffsre)                                   1.519     1.519
$abc$11169$lo313.Q[0] (dffsre) [clock-to-output]                 0.709     2.228
$abc$24103$new_new_n872__.in[0] (.names)                         1.519     3.747
$abc$24103$new_new_n872__.out[0] (.names)                        0.320     4.067
$abc$24103$new_new_n879__.in[0] (.names)                         1.519     5.586
$abc$24103$new_new_n879__.out[0] (.names)                        0.320     5.906
$abc$11169$li283_li283.in[3] (.names)                            1.519     7.425
$abc$11169$li283_li283.out[0] (.names)                           0.160     7.585
data_out[15].D[0] (dffsre)                                       1.519     9.103
data arrival time                                                          9.103

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
data_out[15].C[0] (dffsre)                                       1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -9.103
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.848


#Path 34
Startpoint: $abc$10667$lo024.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$11169$lo376.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
$abc$10667$lo024.C[0] (dffsre)                                   1.519     1.519
$abc$10667$lo024.Q[0] (dffsre) [clock-to-output]                 0.709     2.228
$abc$24103$new_new_n989__.in[0] (.names)                         1.519     3.747
$abc$24103$new_new_n989__.out[0] (.names)                        0.320     4.067
$abc$24103$new_new_n990__.in[1] (.names)                         1.519     5.586
$abc$24103$new_new_n990__.out[0] (.names)                        0.220     5.806
$abc$11169$li376_li376.in[0] (.names)                            1.519     7.325
$abc$11169$li376_li376.out[0] (.names)                           0.240     7.565
$abc$11169$lo376.D[0] (dffsre)                                   1.519     9.083
data arrival time                                                          9.083

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$11169$lo376.C[0] (dffsre)                                   1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -9.083
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.828


#Path 35
Startpoint: $abc$10667$lo018.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$11169$lo378.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
$abc$10667$lo018.C[0] (dffsre)                                   1.519     1.519
$abc$10667$lo018.Q[0] (dffsre) [clock-to-output]                 0.709     2.228
$abc$24103$new_new_n1002__.in[0] (.names)                        1.519     3.747
$abc$24103$new_new_n1002__.out[0] (.names)                       0.320     4.067
$abc$24103$new_new_n1003__.in[1] (.names)                        1.519     5.586
$abc$24103$new_new_n1003__.out[0] (.names)                       0.220     5.806
$abc$11169$li378_li378.in[0] (.names)                            1.519     7.325
$abc$11169$li378_li378.out[0] (.names)                           0.240     7.565
$abc$11169$lo378.D[0] (dffsre)                                   1.519     9.083
data arrival time                                                          9.083

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$11169$lo378.C[0] (dffsre)                                   1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -9.083
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.828


#Path 36
Startpoint: $abc$11169$lo313.Q[0] (dffsre clocked by clock0)
Endpoint  : data_out[12].D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
$abc$11169$lo313.C[0] (dffsre)                                   1.519     1.519
$abc$11169$lo313.Q[0] (dffsre) [clock-to-output]                 0.709     2.228
$abc$24103$new_new_n872__.in[0] (.names)                         1.519     3.747
$abc$24103$new_new_n872__.out[0] (.names)                        0.320     4.067
$abc$24103$new_new_n879__.in[0] (.names)                         1.519     5.586
$abc$24103$new_new_n879__.out[0] (.names)                        0.320     5.906
$abc$11169$li280_li280.in[3] (.names)                            1.519     7.425
$abc$11169$li280_li280.out[0] (.names)                           0.120     7.545
data_out[12].D[0] (dffsre)                                       1.519     9.063
data arrival time                                                          9.063

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
data_out[12].C[0] (dffsre)                                       1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -9.063
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.808


#Path 37
Startpoint: $abc$11169$lo313.Q[0] (dffsre clocked by clock0)
Endpoint  : data_out[14].D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
$abc$11169$lo313.C[0] (dffsre)                                   1.519     1.519
$abc$11169$lo313.Q[0] (dffsre) [clock-to-output]                 0.709     2.228
$abc$24103$new_new_n872__.in[0] (.names)                         1.519     3.747
$abc$24103$new_new_n872__.out[0] (.names)                        0.320     4.067
$abc$24103$new_new_n879__.in[0] (.names)                         1.519     5.586
$abc$24103$new_new_n879__.out[0] (.names)                        0.320     5.906
$abc$11169$li282_li282.in[4] (.names)                            1.519     7.425
$abc$11169$li282_li282.out[0] (.names)                           0.110     7.535
data_out[14].D[0] (dffsre)                                       1.519     9.053
data arrival time                                                          9.053

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
data_out[14].C[0] (dffsre)                                       1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -9.053
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.798


#Path 38
Startpoint: $abc$11169$lo313.Q[0] (dffsre clocked by clock0)
Endpoint  : data_out[11].D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
$abc$11169$lo313.C[0] (dffsre)                                   1.519     1.519
$abc$11169$lo313.Q[0] (dffsre) [clock-to-output]                 0.709     2.228
$abc$24103$new_new_n872__.in[0] (.names)                         1.519     3.747
$abc$24103$new_new_n872__.out[0] (.names)                        0.320     4.067
$abc$24103$new_new_n879__.in[0] (.names)                         1.519     5.586
$abc$24103$new_new_n879__.out[0] (.names)                        0.320     5.906
$abc$11169$li279_li279.in[3] (.names)                            1.519     7.425
$abc$11169$li279_li279.out[0] (.names)                           0.080     7.505
data_out[11].D[0] (dffsre)                                       1.519     9.023
data arrival time                                                          9.023

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
data_out[11].C[0] (dffsre)                                       1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -9.023
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.768


#Path 39
Startpoint: $abc$11169$lo313.Q[0] (dffsre clocked by clock0)
Endpoint  : data_out[10].D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
$abc$11169$lo313.C[0] (dffsre)                                   1.519     1.519
$abc$11169$lo313.Q[0] (dffsre) [clock-to-output]                 0.709     2.228
$abc$24103$new_new_n872__.in[0] (.names)                         1.519     3.747
$abc$24103$new_new_n872__.out[0] (.names)                        0.320     4.067
$abc$24103$new_new_n875__.in[0] (.names)                         1.519     5.586
$abc$24103$new_new_n875__.out[0] (.names)                        0.240     5.826
$abc$11169$li278_li278.in[3] (.names)                            1.519     7.345
$abc$11169$li278_li278.out[0] (.names)                           0.160     7.505
data_out[10].D[0] (dffsre)                                       1.519     9.023
data arrival time                                                          9.023

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
data_out[10].C[0] (dffsre)                                       1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -9.023
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.768


#Path 40
Startpoint: $abc$11169$lo313.Q[0] (dffsre clocked by clock0)
Endpoint  : data_out[13].D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
$abc$11169$lo313.C[0] (dffsre)                                   1.519     1.519
$abc$11169$lo313.Q[0] (dffsre) [clock-to-output]                 0.709     2.228
$abc$24103$new_new_n872__.in[0] (.names)                         1.519     3.747
$abc$24103$new_new_n872__.out[0] (.names)                        0.320     4.067
$abc$24103$new_new_n879__.in[0] (.names)                         1.519     5.586
$abc$24103$new_new_n879__.out[0] (.names)                        0.320     5.906
$abc$11169$li281_li281.in[4] (.names)                            1.519     7.425
$abc$11169$li281_li281.out[0] (.names)                           0.070     7.495
data_out[13].D[0] (dffsre)                                       1.519     9.013
data arrival time                                                          9.013

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
data_out[13].C[0] (dffsre)                                       1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -9.013
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.758


#Path 41
Startpoint: u_gng_interp.u_gng_smul_16_18_sadd_37.b_reg[0].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$11169$li082_li082.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
clock0.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
u_gng_interp.u_gng_smul_16_18_sadd_37.b_reg[0].C[0] (dffsre)                                                                                                                                                       1.519     1.519
u_gng_interp.u_gng_smul_16_18_sadd_37.b_reg[0].Q[0] (dffsre) [clock-to-output]                                                                                                                                     0.709     2.228
$techmap939$flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$mult_11$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:66$912.Y[0].a[0] (RS_DSP2_MULT)                        1.519     3.747
$techmap939$flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$mult_11$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:66$912.Y[0].z[19] (RS_DSP2_MULT)                       0.200     3.947
$abc$24103$new_new_n820__.in[1] (.names)                                                                                                                                                                           1.519     5.466
$abc$24103$new_new_n820__.out[0] (.names)                                                                                                                                                                          0.260     5.726
$abc$11169$li081_li081.in[0] (.names)                                                                                                                                                                              1.519     7.245
$abc$11169$li081_li081.out[0] (.names)                                                                                                                                                                             0.240     7.485
$abc$11169$li082_li082.D[0] (dffsre)                                                                                                                                                                               1.519     9.003
data arrival time                                                                                                                                                                                                            9.003

clock clock0 (rise edge)                                                                                                                                                                                           6.800     6.800
clock source latency                                                                                                                                                                                               0.000     6.800
clock0.inpad[0] (.input)                                                                                                                                                                                           0.000     6.800
$abc$11169$li082_li082.C[0] (dffsre)                                                                                                                                                                               1.519     8.319
clock uncertainty                                                                                                                                                                                                  0.000     8.319
cell setup time                                                                                                                                                                                                   -0.063     8.255
data required time                                                                                                                                                                                                           8.255
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                           8.255
data arrival time                                                                                                                                                                                                           -9.003
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -0.748


#Path 42
Startpoint: $abc$11169$lo313.Q[0] (dffsre clocked by clock0)
Endpoint  : data_out[9].D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
$abc$11169$lo313.C[0] (dffsre)                                   1.519     1.519
$abc$11169$lo313.Q[0] (dffsre) [clock-to-output]                 0.709     2.228
$abc$24103$new_new_n872__.in[0] (.names)                         1.519     3.747
$abc$24103$new_new_n872__.out[0] (.names)                        0.320     4.067
$abc$24103$new_new_n875__.in[0] (.names)                         1.519     5.586
$abc$24103$new_new_n875__.out[0] (.names)                        0.240     5.826
$abc$11169$li277_li277.in[3] (.names)                            1.519     7.345
$abc$11169$li277_li277.out[0] (.names)                           0.120     7.465
data_out[9].D[0] (dffsre)                                        1.519     8.983
data arrival time                                                          8.983

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
data_out[9].C[0] (dffsre)                                        1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -8.983
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -0.728


#Path 43
Startpoint: u_gng_interp.u_gng_smul_16_18_sadd_37.b_reg[0].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$11169$li085_li085.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
clock0.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
u_gng_interp.u_gng_smul_16_18_sadd_37.b_reg[0].C[0] (dffsre)                                                                                                                                                       1.519     1.519
u_gng_interp.u_gng_smul_16_18_sadd_37.b_reg[0].Q[0] (dffsre) [clock-to-output]                                                                                                                                     0.709     2.228
$techmap939$flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$mult_11$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:66$912.Y[0].a[0] (RS_DSP2_MULT)                        1.519     3.747
$techmap939$flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$mult_11$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:66$912.Y[0].z[19] (RS_DSP2_MULT)                       0.200     3.947
$abc$24103$new_new_n820__.in[1] (.names)                                                                                                                                                                           1.519     5.466
$abc$24103$new_new_n820__.out[0] (.names)                                                                                                                                                                          0.260     5.726
$abc$11169$li084_li084.in[3] (.names)                                                                                                                                                                              1.519     7.245
$abc$11169$li084_li084.out[0] (.names)                                                                                                                                                                             0.120     7.365
$abc$11169$li085_li085.D[0] (dffsre)                                                                                                                                                                               1.519     8.883
data arrival time                                                                                                                                                                                                            8.883

clock clock0 (rise edge)                                                                                                                                                                                           6.800     6.800
clock source latency                                                                                                                                                                                               0.000     6.800
clock0.inpad[0] (.input)                                                                                                                                                                                           0.000     6.800
$abc$11169$li085_li085.C[0] (dffsre)                                                                                                                                                                               1.519     8.319
clock uncertainty                                                                                                                                                                                                  0.000     8.319
cell setup time                                                                                                                                                                                                   -0.063     8.255
data required time                                                                                                                                                                                                           8.255
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                           8.255
data arrival time                                                                                                                                                                                                           -8.883
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -0.628


#Path 44
Startpoint: $abc$10667$lo140.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$11169$lo369.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
$abc$10667$lo140.C[0] (dffsre)                                   1.519     1.519
$abc$10667$lo140.Q[0] (dffsre) [clock-to-output]                 0.709     2.228
$abc$24103$new_new_n950__.in[0] (.names)                         1.519     3.747
$abc$24103$new_new_n950__.out[0] (.names)                        0.320     4.067
$abc$11169$li369_li369.in[1] (.names)                            1.519     5.586
$abc$11169$li369_li369.out[0] (.names)                           0.180     5.766
$abc$11169$lo369.D[0] (dffsre)                                   1.519     7.285
data arrival time                                                          7.285

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$11169$lo369.C[0] (dffsre)                                   1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -7.285
--------------------------------------------------------------------------------
slack (MET)                                                                0.971


#Path 45
Startpoint: $abc$10667$lo030.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$11169$lo363.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
$abc$10667$lo030.C[0] (dffsre)                                   1.519     1.519
$abc$10667$lo030.Q[0] (dffsre) [clock-to-output]                 0.709     2.228
$abc$24103$new_new_n938__.in[0] (.names)                         1.519     3.747
$abc$24103$new_new_n938__.out[0] (.names)                        0.320     4.067
$abc$11169$li363_li363.in[1] (.names)                            1.519     5.586
$abc$11169$li363_li363.out[0] (.names)                           0.180     5.766
$abc$11169$lo363.D[0] (dffsre)                                   1.519     7.285
data arrival time                                                          7.285

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$11169$lo363.C[0] (dffsre)                                   1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -7.285
--------------------------------------------------------------------------------
slack (MET)                                                                0.971


#Path 46
Startpoint: $abc$10667$lo068.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$11169$lo366.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
$abc$10667$lo068.C[0] (dffsre)                                   1.519     1.519
$abc$10667$lo068.Q[0] (dffsre) [clock-to-output]                 0.709     2.228
$abc$24103$new_new_n944__.in[0] (.names)                         1.519     3.747
$abc$24103$new_new_n944__.out[0] (.names)                        0.320     4.067
$abc$11169$li366_li366.in[1] (.names)                            1.519     5.586
$abc$11169$li366_li366.out[0] (.names)                           0.180     5.766
$abc$11169$lo366.D[0] (dffsre)                                   1.519     7.285
data arrival time                                                          7.285

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$11169$lo366.C[0] (dffsre)                                   1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -7.285
--------------------------------------------------------------------------------
slack (MET)                                                                0.971


#Path 47
Startpoint: $abc$10667$lo064.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$11169$lo359.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
$abc$10667$lo064.C[0] (dffsre)                                   1.519     1.519
$abc$10667$lo064.Q[0] (dffsre) [clock-to-output]                 0.709     2.228
$abc$24103$new_new_n930__.in[0] (.names)                         1.519     3.747
$abc$24103$new_new_n930__.out[0] (.names)                        0.320     4.067
$abc$11169$li359_li359.in[1] (.names)                            1.519     5.586
$abc$11169$li359_li359.out[0] (.names)                           0.180     5.766
$abc$11169$lo359.D[0] (dffsre)                                   1.519     7.285
data arrival time                                                          7.285

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$11169$lo359.C[0] (dffsre)                                   1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -7.285
--------------------------------------------------------------------------------
slack (MET)                                                                0.971


#Path 48
Startpoint: $abc$10667$lo152.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$11169$lo364.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
$abc$10667$lo152.C[0] (dffsre)                                   1.519     1.519
$abc$10667$lo152.Q[0] (dffsre) [clock-to-output]                 0.709     2.228
$abc$24103$new_new_n940__.in[0] (.names)                         1.519     3.747
$abc$24103$new_new_n940__.out[0] (.names)                        0.320     4.067
$abc$11169$li364_li364.in[1] (.names)                            1.519     5.586
$abc$11169$li364_li364.out[0] (.names)                           0.180     5.766
$abc$11169$lo364.D[0] (dffsre)                                   1.519     7.285
data arrival time                                                          7.285

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$11169$lo364.C[0] (dffsre)                                   1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -7.285
--------------------------------------------------------------------------------
slack (MET)                                                                0.971


#Path 49
Startpoint: $abc$10667$lo033.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$11169$auto$blifparse.cc:362:parse_blif$11462.q[0].D[0] (sh_dff clocked by clock0)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                   0.000     0.000
clock source latency                                                                       0.000     0.000
clock0.inpad[0] (.input)                                                                   0.000     0.000
$abc$10667$lo033.C[0] (dffsre)                                                             1.519     1.519
$abc$10667$lo033.Q[0] (dffsre) [clock-to-output]                                           0.709     2.228
$abc$24103$new_new_n894__.in[0] (.names)                                                   1.519     3.747
$abc$24103$new_new_n894__.out[0] (.names)                                                  0.320     4.067
$abc$11169$li292_li292.in[1] (.names)                                                      1.519     5.586
$abc$11169$li292_li292.out[0] (.names)                                                     0.180     5.766
$abc$11169$auto$blifparse.cc:362:parse_blif$11462.q[0].D[0] (sh_dff)                       1.519     7.285
data arrival time                                                                                    7.285

clock clock0 (rise edge)                                                                   6.800     6.800
clock source latency                                                                       0.000     6.800
clock0.inpad[0] (.input)                                                                   0.000     6.800
$abc$11169$auto$blifparse.cc:362:parse_blif$11462.q[0].C[0] (sh_dff)                       1.519     8.319
clock uncertainty                                                                          0.000     8.319
cell setup time                                                                           -0.063     8.255
data required time                                                                                   8.255
----------------------------------------------------------------------------------------------------------
data required time                                                                                   8.255
data arrival time                                                                                   -7.285
----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                          0.971


#Path 50
Startpoint: $abc$10667$lo073.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$11169$lo360.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
$abc$10667$lo073.C[0] (dffsre)                                   1.519     1.519
$abc$10667$lo073.Q[0] (dffsre) [clock-to-output]                 0.709     2.228
$abc$24103$new_new_n932__.in[0] (.names)                         1.519     3.747
$abc$24103$new_new_n932__.out[0] (.names)                        0.320     4.067
$abc$11169$li360_li360.in[1] (.names)                            1.519     5.586
$abc$11169$li360_li360.out[0] (.names)                           0.180     5.766
$abc$11169$lo360.D[0] (dffsre)                                   1.519     7.285
data arrival time                                                          7.285

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$11169$lo360.C[0] (dffsre)                                   1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -7.285
--------------------------------------------------------------------------------
slack (MET)                                                                0.971


#Path 51
Startpoint: $abc$10667$lo134.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$11169$lo368.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
$abc$10667$lo134.C[0] (dffsre)                                   1.519     1.519
$abc$10667$lo134.Q[0] (dffsre) [clock-to-output]                 0.709     2.228
$abc$24103$new_new_n948__.in[0] (.names)                         1.519     3.747
$abc$24103$new_new_n948__.out[0] (.names)                        0.320     4.067
$abc$11169$li368_li368.in[1] (.names)                            1.519     5.586
$abc$11169$li368_li368.out[0] (.names)                           0.180     5.766
$abc$11169$lo368.D[0] (dffsre)                                   1.519     7.285
data arrival time                                                          7.285

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$11169$lo368.C[0] (dffsre)                                   1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -7.285
--------------------------------------------------------------------------------
slack (MET)                                                                0.971


#Path 52
Startpoint: $abc$10667$lo078.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$11169$lo356.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
$abc$10667$lo078.C[0] (dffsre)                                   1.519     1.519
$abc$10667$lo078.Q[0] (dffsre) [clock-to-output]                 0.709     2.228
$abc$24103$new_new_n924__.in[0] (.names)                         1.519     3.747
$abc$24103$new_new_n924__.out[0] (.names)                        0.320     4.067
$abc$11169$li356_li356.in[1] (.names)                            1.519     5.586
$abc$11169$li356_li356.out[0] (.names)                           0.180     5.766
$abc$11169$lo356.D[0] (dffsre)                                   1.519     7.285
data arrival time                                                          7.285

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$11169$lo356.C[0] (dffsre)                                   1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -7.285
--------------------------------------------------------------------------------
slack (MET)                                                                0.971


#Path 53
Startpoint: $abc$10667$lo076.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$11169$lo358.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
$abc$10667$lo076.C[0] (dffsre)                                   1.519     1.519
$abc$10667$lo076.Q[0] (dffsre) [clock-to-output]                 0.709     2.228
$abc$24103$new_new_n928__.in[0] (.names)                         1.519     3.747
$abc$24103$new_new_n928__.out[0] (.names)                        0.320     4.067
$abc$11169$li358_li358.in[1] (.names)                            1.519     5.586
$abc$11169$li358_li358.out[0] (.names)                           0.180     5.766
$abc$11169$lo358.D[0] (dffsre)                                   1.519     7.285
data arrival time                                                          7.285

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$11169$lo358.C[0] (dffsre)                                   1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -7.285
--------------------------------------------------------------------------------
slack (MET)                                                                0.971


#Path 54
Startpoint: $abc$10667$lo072.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$11169$lo377.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
$abc$10667$lo072.C[0] (dffsre)                                   1.519     1.519
$abc$10667$lo072.Q[0] (dffsre) [clock-to-output]                 0.709     2.228
$abc$24103$new_new_n997__.in[0] (.names)                         1.519     3.747
$abc$24103$new_new_n997__.out[0] (.names)                        0.320     4.067
$abc$11169$li377_li377.in[1] (.names)                            1.519     5.586
$abc$11169$li377_li377.out[0] (.names)                           0.180     5.766
$abc$11169$lo377.D[0] (dffsre)                                   1.519     7.285
data arrival time                                                          7.285

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$11169$lo377.C[0] (dffsre)                                   1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -7.285
--------------------------------------------------------------------------------
slack (MET)                                                                0.971


#Path 55
Startpoint: $abc$10667$lo077.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$11169$lo357.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
$abc$10667$lo077.C[0] (dffsre)                                   1.519     1.519
$abc$10667$lo077.Q[0] (dffsre) [clock-to-output]                 0.709     2.228
$abc$24103$new_new_n926__.in[0] (.names)                         1.519     3.747
$abc$24103$new_new_n926__.out[0] (.names)                        0.320     4.067
$abc$11169$li357_li357.in[1] (.names)                            1.519     5.586
$abc$11169$li357_li357.out[0] (.names)                           0.180     5.766
$abc$11169$lo357.D[0] (dffsre)                                   1.519     7.285
data arrival time                                                          7.285

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$11169$lo357.C[0] (dffsre)                                   1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -7.285
--------------------------------------------------------------------------------
slack (MET)                                                                0.971


#Path 56
Startpoint: $abc$10667$lo122.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$11169$lo361.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
$abc$10667$lo122.C[0] (dffsre)                                   1.519     1.519
$abc$10667$lo122.Q[0] (dffsre) [clock-to-output]                 0.709     2.228
$abc$24103$new_new_n934__.in[0] (.names)                         1.519     3.747
$abc$24103$new_new_n934__.out[0] (.names)                        0.320     4.067
$abc$11169$li361_li361.in[1] (.names)                            1.519     5.586
$abc$11169$li361_li361.out[0] (.names)                           0.180     5.766
$abc$11169$lo361.D[0] (dffsre)                                   1.519     7.285
data arrival time                                                          7.285

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$11169$lo361.C[0] (dffsre)                                   1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -7.285
--------------------------------------------------------------------------------
slack (MET)                                                                0.971


#Path 57
Startpoint: $abc$10667$lo045.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$11169$lo362.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
$abc$10667$lo045.C[0] (dffsre)                                   1.519     1.519
$abc$10667$lo045.Q[0] (dffsre) [clock-to-output]                 0.709     2.228
$abc$24103$new_new_n936__.in[0] (.names)                         1.519     3.747
$abc$24103$new_new_n936__.out[0] (.names)                        0.320     4.067
$abc$11169$li362_li362.in[1] (.names)                            1.519     5.586
$abc$11169$li362_li362.out[0] (.names)                           0.180     5.766
$abc$11169$lo362.D[0] (dffsre)                                   1.519     7.285
data arrival time                                                          7.285

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$11169$lo362.C[0] (dffsre)                                   1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -7.285
--------------------------------------------------------------------------------
slack (MET)                                                                0.971


#Path 58
Startpoint: $abc$10667$lo097.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$11169$lo367.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
$abc$10667$lo097.C[0] (dffsre)                                   1.519     1.519
$abc$10667$lo097.Q[0] (dffsre) [clock-to-output]                 0.709     2.228
$abc$24103$new_new_n946__.in[0] (.names)                         1.519     3.747
$abc$24103$new_new_n946__.out[0] (.names)                        0.320     4.067
$abc$11169$li367_li367.in[1] (.names)                            1.519     5.586
$abc$11169$li367_li367.out[0] (.names)                           0.180     5.766
$abc$11169$lo367.D[0] (dffsre)                                   1.519     7.285
data arrival time                                                          7.285

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$11169$lo367.C[0] (dffsre)                                   1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -7.285
--------------------------------------------------------------------------------
slack (MET)                                                                0.971


#Path 59
Startpoint: $abc$10667$lo037.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$11169$lo370.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
$abc$10667$lo037.C[0] (dffsre)                                   1.519     1.519
$abc$10667$lo037.Q[0] (dffsre) [clock-to-output]                 0.709     2.228
$abc$24103$new_new_n952__.in[0] (.names)                         1.519     3.747
$abc$24103$new_new_n952__.out[0] (.names)                        0.320     4.067
$abc$11169$li370_li370.in[1] (.names)                            1.519     5.586
$abc$11169$li370_li370.out[0] (.names)                           0.180     5.766
$abc$11169$lo370.D[0] (dffsre)                                   1.519     7.285
data arrival time                                                          7.285

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$11169$lo370.C[0] (dffsre)                                   1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -7.285
--------------------------------------------------------------------------------
slack (MET)                                                                0.971


#Path 60
Startpoint: $abc$10667$lo063.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$11169$lo365.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
$abc$10667$lo063.C[0] (dffsre)                                   1.519     1.519
$abc$10667$lo063.Q[0] (dffsre) [clock-to-output]                 0.709     2.228
$abc$24103$new_new_n942__.in[0] (.names)                         1.519     3.747
$abc$24103$new_new_n942__.out[0] (.names)                        0.320     4.067
$abc$11169$li365_li365.in[1] (.names)                            1.519     5.586
$abc$11169$li365_li365.out[0] (.names)                           0.180     5.766
$abc$11169$lo365.D[0] (dffsre)                                   1.519     7.285
data arrival time                                                          7.285

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$11169$lo365.C[0] (dffsre)                                   1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -7.285
--------------------------------------------------------------------------------
slack (MET)                                                                0.971


#Path 61
Startpoint: $abc$11169$lo313.Q[0] (dffsre clocked by clock0)
Endpoint  : data_out[8].D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
$abc$11169$lo313.C[0] (dffsre)                                   1.519     1.519
$abc$11169$lo313.Q[0] (dffsre) [clock-to-output]                 0.709     2.228
$abc$24103$new_new_n872__.in[0] (.names)                         1.519     3.747
$abc$24103$new_new_n872__.out[0] (.names)                        0.320     4.067
$abc$11169$li276_li276.in[3] (.names)                            1.519     5.586
$abc$11169$li276_li276.out[0] (.names)                           0.160     5.746
data_out[8].D[0] (dffsre)                                        1.519     7.265
data arrival time                                                          7.265

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
data_out[8].C[0] (dffsre)                                        1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -7.265
--------------------------------------------------------------------------------
slack (MET)                                                                0.991


#Path 62
Startpoint: u_gng_interp.u_gng_smul_16_18_sadd_37.b_reg[0].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$11169$li079_li079.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
clock0.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
u_gng_interp.u_gng_smul_16_18_sadd_37.b_reg[0].C[0] (dffsre)                                                                                                                                                       1.519     1.519
u_gng_interp.u_gng_smul_16_18_sadd_37.b_reg[0].Q[0] (dffsre) [clock-to-output]                                                                                                                                     0.709     2.228
$techmap939$flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$mult_11$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:66$912.Y[0].a[0] (RS_DSP2_MULT)                        1.519     3.747
$techmap939$flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$mult_11$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:66$912.Y[0].z[21] (RS_DSP2_MULT)                       0.200     3.947
$abc$11169$li078_li078.in[1] (.names)                                                                                                                                                                              1.519     5.466
$abc$11169$li078_li078.out[0] (.names)                                                                                                                                                                             0.260     5.726
$abc$11169$li079_li079.D[0] (dffsre)                                                                                                                                                                               1.519     7.245
data arrival time                                                                                                                                                                                                            7.245

clock clock0 (rise edge)                                                                                                                                                                                           6.800     6.800
clock source latency                                                                                                                                                                                               0.000     6.800
clock0.inpad[0] (.input)                                                                                                                                                                                           0.000     6.800
$abc$11169$li079_li079.C[0] (dffsre)                                                                                                                                                                               1.519     8.319
clock uncertainty                                                                                                                                                                                                  0.000     8.319
cell setup time                                                                                                                                                                                                   -0.063     8.255
data required time                                                                                                                                                                                                           8.255
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                           8.255
data arrival time                                                                                                                                                                                                           -7.245
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                  1.011


#Path 63
Startpoint: u_gng_interp.addr[4].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$11169$li070_li070.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
u_gng_interp.addr[4].C[0] (dffsre)                               1.519     1.519
u_gng_interp.addr[4].Q[0] (dffsre) [clock-to-output]             0.709     2.228
$abc$24103$new_new_n863__.in[0] (.names)                         1.519     3.747
$abc$24103$new_new_n863__.out[0] (.names)                        0.320     4.067
$abc$11169$li137_li137.in[2] (.names)                            1.519     5.586
$abc$11169$li137_li137.out[0] (.names)                           0.120     5.706
$abc$11169$li070_li070.D[0] (dffsre)                             1.519     7.225
data arrival time                                                          7.225

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$11169$li070_li070.C[0] (dffsre)                             1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -7.225
--------------------------------------------------------------------------------
slack (MET)                                                                1.031


#Path 64
Startpoint: $abc$11169$lo313.Q[0] (dffsre clocked by clock0)
Endpoint  : data_out[7].D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
$abc$11169$lo313.C[0] (dffsre)                                   1.519     1.519
$abc$11169$lo313.Q[0] (dffsre) [clock-to-output]                 0.709     2.228
$abc$24103$new_new_n872__.in[0] (.names)                         1.519     3.747
$abc$24103$new_new_n872__.out[0] (.names)                        0.320     4.067
$abc$11169$li275_li275.in[3] (.names)                            1.519     5.586
$abc$11169$li275_li275.out[0] (.names)                           0.120     5.706
data_out[7].D[0] (dffsre)                                        1.519     7.225
data arrival time                                                          7.225

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
data_out[7].C[0] (dffsre)                                        1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -7.225
--------------------------------------------------------------------------------
slack (MET)                                                                1.031


#Path 65
Startpoint: $abc$11169$lo307.Q[0] (dffsre clocked by clock0)
Endpoint  : data_out[5].D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
$abc$11169$lo307.C[0] (dffsre)                                   1.519     1.519
$abc$11169$lo307.Q[0] (dffsre) [clock-to-output]                 0.709     2.228
$abc$24103$new_new_n868__.in[0] (.names)                         1.519     3.747
$abc$24103$new_new_n868__.out[0] (.names)                        0.240     3.987
$abc$11169$li273_li273.in[3] (.names)                            1.519     5.506
$abc$11169$li273_li273.out[0] (.names)                           0.160     5.666
data_out[5].D[0] (dffsre)                                        1.519     7.185
data arrival time                                                          7.185

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
data_out[5].C[0] (dffsre)                                        1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -7.185
--------------------------------------------------------------------------------
slack (MET)                                                                1.071


#Path 66
Startpoint: $abc$11169$lo313.Q[0] (dffsre clocked by clock0)
Endpoint  : data_out[6].D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
$abc$11169$lo313.C[0] (dffsre)                                   1.519     1.519
$abc$11169$lo313.Q[0] (dffsre) [clock-to-output]                 0.709     2.228
$abc$24103$new_new_n872__.in[0] (.names)                         1.519     3.747
$abc$24103$new_new_n872__.out[0] (.names)                        0.320     4.067
$abc$11169$li274_li274.in[3] (.names)                            1.519     5.586
$abc$11169$li274_li274.out[0] (.names)                           0.080     5.666
data_out[6].D[0] (dffsre)                                        1.519     7.185
data arrival time                                                          7.185

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
data_out[6].C[0] (dffsre)                                        1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -7.185
--------------------------------------------------------------------------------
slack (MET)                                                                1.071


#Path 67
Startpoint: u_gng_interp.u_gng_smul_16_18_sadd_37.b_reg[0].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$11169$li076_li076.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
clock0.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
u_gng_interp.u_gng_smul_16_18_sadd_37.b_reg[0].C[0] (dffsre)                                                                                                                                                       1.519     1.519
u_gng_interp.u_gng_smul_16_18_sadd_37.b_reg[0].Q[0] (dffsre) [clock-to-output]                                                                                                                                     0.709     2.228
$techmap939$flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$mult_11$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:66$912.Y[0].a[0] (RS_DSP2_MULT)                        1.519     3.747
$techmap939$flatten\u_gng_interp.\u_gng_smul_16_18_sadd_37.$verific$mult_11$/nfs_scratch/scratch/AE/Roman/open_source_design/gng/./gng_smul_16_18_sadd_37.v:66$912.Y[0].z[20] (RS_DSP2_MULT)                       0.200     3.947
$abc$11169$li075_li075.in[1] (.names)                                                                                                                                                                              1.519     5.466
$abc$11169$li075_li075.out[0] (.names)                                                                                                                                                                             0.180     5.646
$abc$11169$li076_li076.D[0] (dffsre)                                                                                                                                                                               1.519     7.165
data arrival time                                                                                                                                                                                                            7.165

clock clock0 (rise edge)                                                                                                                                                                                           6.800     6.800
clock source latency                                                                                                                                                                                               0.000     6.800
clock0.inpad[0] (.input)                                                                                                                                                                                           0.000     6.800
$abc$11169$li076_li076.C[0] (dffsre)                                                                                                                                                                               1.519     8.319
clock uncertainty                                                                                                                                                                                                  0.000     8.319
cell setup time                                                                                                                                                                                                   -0.063     8.255
data required time                                                                                                                                                                                                           8.255
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                           8.255
data arrival time                                                                                                                                                                                                           -7.165
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                  1.091


#Path 68
Startpoint: $abc$11169$lo307.Q[0] (dffsre clocked by clock0)
Endpoint  : data_out[4].D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
$abc$11169$lo307.C[0] (dffsre)                                   1.519     1.519
$abc$11169$lo307.Q[0] (dffsre) [clock-to-output]                 0.709     2.228
$abc$24103$new_new_n868__.in[0] (.names)                         1.519     3.747
$abc$24103$new_new_n868__.out[0] (.names)                        0.240     3.987
$abc$11169$li272_li272.in[3] (.names)                            1.519     5.506
$abc$11169$li272_li272.out[0] (.names)                           0.120     5.626
data_out[4].D[0] (dffsre)                                        1.519     7.145
data arrival time                                                          7.145

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
data_out[4].C[0] (dffsre)                                        1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -7.145
--------------------------------------------------------------------------------
slack (MET)                                                                1.111


#Path 69
Startpoint: u_gng_interp.addr[7].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$11169$li065_li065.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
u_gng_interp.addr[7].C[0] (dffsre)                               1.519     1.519
u_gng_interp.addr[7].Q[0] (dffsre) [clock-to-output]             0.709     2.228
$abc$24103$new_new_n858__.in[0] (.names)                         1.519     3.747
$abc$24103$new_new_n858__.out[0] (.names)                        0.240     3.987
$abc$11169$li136_li136.in[4] (.names)                            1.519     5.506
$abc$11169$li136_li136.out[0] (.names)                           0.070     5.576
$abc$11169$li065_li065.D[0] (dffsre)                             1.519     7.095
data arrival time                                                          7.095

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$11169$li065_li065.C[0] (dffsre)                             1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -7.095
--------------------------------------------------------------------------------
slack (MET)                                                                1.161


#Path 70
Startpoint: u_gng_interp.addr[7].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$11169$li005_li005.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
u_gng_interp.addr[7].C[0] (dffsre)                               1.519     1.519
u_gng_interp.addr[7].Q[0] (dffsre) [clock-to-output]             0.709     2.228
$abc$24103$new_new_n845__.in[0] (.names)                         1.519     3.747
$abc$24103$new_new_n845__.out[0] (.names)                        0.240     3.987
$abc$11169$li124_li124.in[4] (.names)                            1.519     5.506
$abc$11169$li124_li124.out[0] (.names)                           0.070     5.576
$abc$11169$li005_li005.D[0] (dffsre)                             1.519     7.095
data arrival time                                                          7.095

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$11169$li005_li005.C[0] (dffsre)                             1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -7.095
--------------------------------------------------------------------------------
slack (MET)                                                                1.161


#Path 71
Startpoint: u_gng_interp.addr[7].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$11169$li000_li000.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
u_gng_interp.addr[7].C[0] (dffsre)                               1.519     1.519
u_gng_interp.addr[7].Q[0] (dffsre) [clock-to-output]             0.709     2.228
$abc$24103$new_new_n845__.in[0] (.names)                         1.519     3.747
$abc$24103$new_new_n845__.out[0] (.names)                        0.240     3.987
$abc$11169$li123_li123.in[4] (.names)                            1.519     5.506
$abc$11169$li123_li123.out[0] (.names)                           0.070     5.576
$abc$11169$li000_li000.D[0] (dffsre)                             1.519     7.095
data arrival time                                                          7.095

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$11169$li000_li000.C[0] (dffsre)                             1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -7.095
--------------------------------------------------------------------------------
slack (MET)                                                                1.161


#Path 72
Startpoint: u_gng_interp.addr[7].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$11169$li060_li060.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
u_gng_interp.addr[7].C[0] (dffsre)                               1.519     1.519
u_gng_interp.addr[7].Q[0] (dffsre) [clock-to-output]             0.709     2.228
$abc$24103$new_new_n858__.in[0] (.names)                         1.519     3.747
$abc$24103$new_new_n858__.out[0] (.names)                        0.240     3.987
$abc$11169$li135_li135.in[4] (.names)                            1.519     5.506
$abc$11169$li135_li135.out[0] (.names)                           0.070     5.576
$abc$11169$li060_li060.D[0] (dffsre)                             1.519     7.095
data arrival time                                                          7.095

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$11169$li060_li060.C[0] (dffsre)                             1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -7.095
--------------------------------------------------------------------------------
slack (MET)                                                                1.161


#Path 73
Startpoint: u_gng_interp.addr[7].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$11169$li055_li055.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
u_gng_interp.addr[7].C[0] (dffsre)                               1.519     1.519
u_gng_interp.addr[7].Q[0] (dffsre) [clock-to-output]             0.709     2.228
$abc$24103$new_new_n858__.in[0] (.names)                         1.519     3.747
$abc$24103$new_new_n858__.out[0] (.names)                        0.240     3.987
$abc$11169$li134_li134.in[4] (.names)                            1.519     5.506
$abc$11169$li134_li134.out[0] (.names)                           0.070     5.576
$abc$11169$li055_li055.D[0] (dffsre)                             1.519     7.095
data arrival time                                                          7.095

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$11169$li055_li055.C[0] (dffsre)                             1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -7.095
--------------------------------------------------------------------------------
slack (MET)                                                                1.161


#Path 74
Startpoint: u_gng_interp.addr[7].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$11169$li050_li050.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
u_gng_interp.addr[7].C[0] (dffsre)                               1.519     1.519
u_gng_interp.addr[7].Q[0] (dffsre) [clock-to-output]             0.709     2.228
$abc$24103$new_new_n858__.in[0] (.names)                         1.519     3.747
$abc$24103$new_new_n858__.out[0] (.names)                        0.240     3.987
$abc$11169$li133_li133.in[4] (.names)                            1.519     5.506
$abc$11169$li133_li133.out[0] (.names)                           0.070     5.576
$abc$11169$li050_li050.D[0] (dffsre)                             1.519     7.095
data arrival time                                                          7.095

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$11169$li050_li050.C[0] (dffsre)                             1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -7.095
--------------------------------------------------------------------------------
slack (MET)                                                                1.161


#Path 75
Startpoint: u_gng_interp.addr[7].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$11169$li045_li045.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
u_gng_interp.addr[7].C[0] (dffsre)                               1.519     1.519
u_gng_interp.addr[7].Q[0] (dffsre) [clock-to-output]             0.709     2.228
$abc$24103$new_new_n853__.in[0] (.names)                         1.519     3.747
$abc$24103$new_new_n853__.out[0] (.names)                        0.240     3.987
$abc$11169$li132_li132.in[4] (.names)                            1.519     5.506
$abc$11169$li132_li132.out[0] (.names)                           0.070     5.576
$abc$11169$li045_li045.D[0] (dffsre)                             1.519     7.095
data arrival time                                                          7.095

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$11169$li045_li045.C[0] (dffsre)                             1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -7.095
--------------------------------------------------------------------------------
slack (MET)                                                                1.161


#Path 76
Startpoint: u_gng_interp.addr[7].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$11169$li040_li040.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
u_gng_interp.addr[7].C[0] (dffsre)                               1.519     1.519
u_gng_interp.addr[7].Q[0] (dffsre) [clock-to-output]             0.709     2.228
$abc$24103$new_new_n853__.in[0] (.names)                         1.519     3.747
$abc$24103$new_new_n853__.out[0] (.names)                        0.240     3.987
$abc$11169$li131_li131.in[4] (.names)                            1.519     5.506
$abc$11169$li131_li131.out[0] (.names)                           0.070     5.576
$abc$11169$li040_li040.D[0] (dffsre)                             1.519     7.095
data arrival time                                                          7.095

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$11169$li040_li040.C[0] (dffsre)                             1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -7.095
--------------------------------------------------------------------------------
slack (MET)                                                                1.161


#Path 77
Startpoint: u_gng_interp.addr[7].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$11169$li035_li035.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
u_gng_interp.addr[7].C[0] (dffsre)                               1.519     1.519
u_gng_interp.addr[7].Q[0] (dffsre) [clock-to-output]             0.709     2.228
$abc$24103$new_new_n853__.in[0] (.names)                         1.519     3.747
$abc$24103$new_new_n853__.out[0] (.names)                        0.240     3.987
$abc$11169$li130_li130.in[4] (.names)                            1.519     5.506
$abc$11169$li130_li130.out[0] (.names)                           0.070     5.576
$abc$11169$li035_li035.D[0] (dffsre)                             1.519     7.095
data arrival time                                                          7.095

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$11169$li035_li035.C[0] (dffsre)                             1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -7.095
--------------------------------------------------------------------------------
slack (MET)                                                                1.161


#Path 78
Startpoint: u_gng_interp.addr[7].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$11169$li030_li030.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
u_gng_interp.addr[7].C[0] (dffsre)                               1.519     1.519
u_gng_interp.addr[7].Q[0] (dffsre) [clock-to-output]             0.709     2.228
$abc$24103$new_new_n853__.in[0] (.names)                         1.519     3.747
$abc$24103$new_new_n853__.out[0] (.names)                        0.240     3.987
$abc$11169$li129_li129.in[4] (.names)                            1.519     5.506
$abc$11169$li129_li129.out[0] (.names)                           0.070     5.576
$abc$11169$li030_li030.D[0] (dffsre)                             1.519     7.095
data arrival time                                                          7.095

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$11169$li030_li030.C[0] (dffsre)                             1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -7.095
--------------------------------------------------------------------------------
slack (MET)                                                                1.161


#Path 79
Startpoint: u_gng_interp.addr[7].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$11169$li025_li025.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
u_gng_interp.addr[7].C[0] (dffsre)                               1.519     1.519
u_gng_interp.addr[7].Q[0] (dffsre) [clock-to-output]             0.709     2.228
$abc$24103$new_new_n848__.in[0] (.names)                         1.519     3.747
$abc$24103$new_new_n848__.out[0] (.names)                        0.240     3.987
$abc$11169$li128_li128.in[4] (.names)                            1.519     5.506
$abc$11169$li128_li128.out[0] (.names)                           0.070     5.576
$abc$11169$li025_li025.D[0] (dffsre)                             1.519     7.095
data arrival time                                                          7.095

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$11169$li025_li025.C[0] (dffsre)                             1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -7.095
--------------------------------------------------------------------------------
slack (MET)                                                                1.161


#Path 80
Startpoint: u_gng_interp.addr[7].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$11169$li020_li020.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
u_gng_interp.addr[7].C[0] (dffsre)                               1.519     1.519
u_gng_interp.addr[7].Q[0] (dffsre) [clock-to-output]             0.709     2.228
$abc$24103$new_new_n848__.in[0] (.names)                         1.519     3.747
$abc$24103$new_new_n848__.out[0] (.names)                        0.240     3.987
$abc$11169$li127_li127.in[4] (.names)                            1.519     5.506
$abc$11169$li127_li127.out[0] (.names)                           0.070     5.576
$abc$11169$li020_li020.D[0] (dffsre)                             1.519     7.095
data arrival time                                                          7.095

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$11169$li020_li020.C[0] (dffsre)                             1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -7.095
--------------------------------------------------------------------------------
slack (MET)                                                                1.161


#Path 81
Startpoint: u_gng_interp.addr[7].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$11169$li015_li015.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
u_gng_interp.addr[7].C[0] (dffsre)                               1.519     1.519
u_gng_interp.addr[7].Q[0] (dffsre) [clock-to-output]             0.709     2.228
$abc$24103$new_new_n848__.in[0] (.names)                         1.519     3.747
$abc$24103$new_new_n848__.out[0] (.names)                        0.240     3.987
$abc$11169$li126_li126.in[4] (.names)                            1.519     5.506
$abc$11169$li126_li126.out[0] (.names)                           0.070     5.576
$abc$11169$li015_li015.D[0] (dffsre)                             1.519     7.095
data arrival time                                                          7.095

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$11169$li015_li015.C[0] (dffsre)                             1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -7.095
--------------------------------------------------------------------------------
slack (MET)                                                                1.161


#Path 82
Startpoint: u_gng_interp.addr[7].Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$11169$li010_li010.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
u_gng_interp.addr[7].C[0] (dffsre)                               1.519     1.519
u_gng_interp.addr[7].Q[0] (dffsre) [clock-to-output]             0.709     2.228
$abc$24103$new_new_n848__.in[0] (.names)                         1.519     3.747
$abc$24103$new_new_n848__.out[0] (.names)                        0.240     3.987
$abc$11169$li125_li125.in[4] (.names)                            1.519     5.506
$abc$11169$li125_li125.out[0] (.names)                           0.070     5.576
$abc$11169$li010_li010.D[0] (dffsre)                             1.519     7.095
data arrival time                                                          7.095

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$11169$li010_li010.C[0] (dffsre)                             1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -7.095
--------------------------------------------------------------------------------
slack (MET)                                                                1.161


#Path 83
Startpoint: data_out[15].Q[0] (dffsre clocked by clock0)
Endpoint  : out:data_out[15].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
data_out[15].C[0] (dffsre)                                       1.519     1.519
data_out[15].Q[0] (dffsre) [clock-to-output]                     0.709     2.228
out:data_out[15].outpad[0] (.output)                             1.519     3.747
data arrival time                                                          3.747

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                2.053


#Path 84
Startpoint: data_out[14].Q[0] (dffsre clocked by clock0)
Endpoint  : out:data_out[14].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
data_out[14].C[0] (dffsre)                                       1.519     1.519
data_out[14].Q[0] (dffsre) [clock-to-output]                     0.709     2.228
out:data_out[14].outpad[0] (.output)                             1.519     3.747
data arrival time                                                          3.747

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                2.053


#Path 85
Startpoint: data_out[13].Q[0] (dffsre clocked by clock0)
Endpoint  : out:data_out[13].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
data_out[13].C[0] (dffsre)                                       1.519     1.519
data_out[13].Q[0] (dffsre) [clock-to-output]                     0.709     2.228
out:data_out[13].outpad[0] (.output)                             1.519     3.747
data arrival time                                                          3.747

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                2.053


#Path 86
Startpoint: data_out[12].Q[0] (dffsre clocked by clock0)
Endpoint  : out:data_out[12].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
data_out[12].C[0] (dffsre)                                       1.519     1.519
data_out[12].Q[0] (dffsre) [clock-to-output]                     0.709     2.228
out:data_out[12].outpad[0] (.output)                             1.519     3.747
data arrival time                                                          3.747

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                2.053


#Path 87
Startpoint: data_out[11].Q[0] (dffsre clocked by clock0)
Endpoint  : out:data_out[11].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
data_out[11].C[0] (dffsre)                                       1.519     1.519
data_out[11].Q[0] (dffsre) [clock-to-output]                     0.709     2.228
out:data_out[11].outpad[0] (.output)                             1.519     3.747
data arrival time                                                          3.747

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                2.053


#Path 88
Startpoint: data_out[10].Q[0] (dffsre clocked by clock0)
Endpoint  : out:data_out[10].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
data_out[10].C[0] (dffsre)                                       1.519     1.519
data_out[10].Q[0] (dffsre) [clock-to-output]                     0.709     2.228
out:data_out[10].outpad[0] (.output)                             1.519     3.747
data arrival time                                                          3.747

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                2.053


#Path 89
Startpoint: data_out[9].Q[0] (dffsre clocked by clock0)
Endpoint  : out:data_out[9].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
data_out[9].C[0] (dffsre)                                        1.519     1.519
data_out[9].Q[0] (dffsre) [clock-to-output]                      0.709     2.228
out:data_out[9].outpad[0] (.output)                              1.519     3.747
data arrival time                                                          3.747

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                2.053


#Path 90
Startpoint: data_out[8].Q[0] (dffsre clocked by clock0)
Endpoint  : out:data_out[8].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
data_out[8].C[0] (dffsre)                                        1.519     1.519
data_out[8].Q[0] (dffsre) [clock-to-output]                      0.709     2.228
out:data_out[8].outpad[0] (.output)                              1.519     3.747
data arrival time                                                          3.747

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                2.053


#Path 91
Startpoint: data_out[7].Q[0] (dffsre clocked by clock0)
Endpoint  : out:data_out[7].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
data_out[7].C[0] (dffsre)                                        1.519     1.519
data_out[7].Q[0] (dffsre) [clock-to-output]                      0.709     2.228
out:data_out[7].outpad[0] (.output)                              1.519     3.747
data arrival time                                                          3.747

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                2.053


#Path 92
Startpoint: data_out[6].Q[0] (dffsre clocked by clock0)
Endpoint  : out:data_out[6].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
data_out[6].C[0] (dffsre)                                        1.519     1.519
data_out[6].Q[0] (dffsre) [clock-to-output]                      0.709     2.228
out:data_out[6].outpad[0] (.output)                              1.519     3.747
data arrival time                                                          3.747

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                2.053


#Path 93
Startpoint: data_out[5].Q[0] (dffsre clocked by clock0)
Endpoint  : out:data_out[5].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
data_out[5].C[0] (dffsre)                                        1.519     1.519
data_out[5].Q[0] (dffsre) [clock-to-output]                      0.709     2.228
out:data_out[5].outpad[0] (.output)                              1.519     3.747
data arrival time                                                          3.747

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                2.053


#Path 94
Startpoint: data_out[4].Q[0] (dffsre clocked by clock0)
Endpoint  : out:data_out[4].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
data_out[4].C[0] (dffsre)                                        1.519     1.519
data_out[4].Q[0] (dffsre) [clock-to-output]                      0.709     2.228
out:data_out[4].outpad[0] (.output)                              1.519     3.747
data arrival time                                                          3.747

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                2.053


#Path 95
Startpoint: data_out[3].Q[0] (dffsre clocked by clock0)
Endpoint  : out:data_out[3].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
data_out[3].C[0] (dffsre)                                        1.519     1.519
data_out[3].Q[0] (dffsre) [clock-to-output]                      0.709     2.228
out:data_out[3].outpad[0] (.output)                              1.519     3.747
data arrival time                                                          3.747

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                2.053


#Path 96
Startpoint: data_out[2].Q[0] (dffsre clocked by clock0)
Endpoint  : out:data_out[2].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
data_out[2].C[0] (dffsre)                                        1.519     1.519
data_out[2].Q[0] (dffsre) [clock-to-output]                      0.709     2.228
out:data_out[2].outpad[0] (.output)                              1.519     3.747
data arrival time                                                          3.747

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                2.053


#Path 97
Startpoint: data_out[1].Q[0] (dffsre clocked by clock0)
Endpoint  : out:data_out[1].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
data_out[1].C[0] (dffsre)                                        1.519     1.519
data_out[1].Q[0] (dffsre) [clock-to-output]                      0.709     2.228
out:data_out[1].outpad[0] (.output)                              1.519     3.747
data arrival time                                                          3.747

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                2.053


#Path 98
Startpoint: valid_out.Q[0] (dffsre clocked by clock0)
Endpoint  : out:valid_out.outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
valid_out.C[0] (dffsre)                                          1.519     1.519
valid_out.Q[0] (dffsre) [clock-to-output]                        0.709     2.228
out:valid_out.outpad[0] (.output)                                1.519     3.747
data arrival time                                                          3.747

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                2.053


#Path 99
Startpoint: data_out[0].Q[0] (dffsre clocked by clock0)
Endpoint  : out:data_out[0].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
data_out[0].C[0] (dffsre)                                        1.519     1.519
data_out[0].Q[0] (dffsre) [clock-to-output]                      0.709     2.228
out:data_out[0].outpad[0] (.output)                              1.519     3.747
data arrival time                                                          3.747

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                2.053


#Path 100
Startpoint: $abc$11169$lo160.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$11169$li120_li120.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
$abc$11169$lo160.C[0] (dffsre)                                   1.519     1.519
$abc$11169$lo160.Q[0] (dffsre) [clock-to-output]                 0.709     2.228
$abc$11169$li119_li119.in[0] (.names)                            1.519     3.747
$abc$11169$li119_li119.out[0] (.names)                           0.320     4.067
$abc$11169$li120_li120.D[0] (dffsre)                             1.519     5.586
data arrival time                                                          5.586

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input)                                         0.000     6.800
$abc$11169$li120_li120.C[0] (dffsre)                             1.519     8.319
clock uncertainty                                                0.000     8.319
cell setup time                                                 -0.063     8.255
data required time                                                         8.255
--------------------------------------------------------------------------------
data required time                                                         8.255
data arrival time                                                         -5.586
--------------------------------------------------------------------------------
slack (MET)                                                                2.670


#End of timing report
