Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Mar  8 18:56:19 2022
| Host         : DESKTOP-M0FE9RU running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_rgb2dvi_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_rgb2dvi_0_0 (digilentinc.com:ip:rgb2dvi:1.4) from (Rev. 7) to (Rev. 8)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Mar  8 18:56:19 2022
| Host         : DESKTOP-M0FE9RU running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_dvi2rgb_1_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_dvi2rgb_1_0 (digilentinc.com:ip:dvi2rgb:2.0) from (Rev. 4) to (Rev. 8)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Mar  8 18:56:19 2022
| Host         : DESKTOP-M0FE9RU running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_dynclk_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_axi_dynclk_0_0 from digilentinc.com:ip:axi_dynclk:1.0 (Rev. 3) to digilentinc.com:ip:axi_dynclk:1.2 (Rev. 2)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_1_axi_dynclk_0_0'.


-Upgrade has removed interface 's00_axi'

-Upgrade has removed interface 's00_axi_signal_clock'

-Upgrade has removed interface 's00_axi_signal_reset'

-Upgrade has added interface 'S_AXI_LITE' (xilinx.com:interface:aximm:1.0)

-Upgrade has added interface 'S_AXI_LITE_CLK' (xilinx.com:signal:clock:1.0)

-Upgrade has added interface 'S_AXI_LITE_RST' (xilinx.com:signal:reset:1.0)

-Upgrade has added interface 's_axi_lite_aclk' (xilinx.com:signal:clock:1.0)

-Upgrade has added interface 's_axi_lite_aresetn' (xilinx.com:signal:reset:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_axi_dynclk_0_0'. These changes may impact your design.


-Upgrade has removed port 's00_axi_aclk'

-Upgrade has removed port 's00_axi_araddr'

-Upgrade has removed port 's00_axi_aresetn'

-Upgrade has removed port 's00_axi_arprot'

-Upgrade has removed port 's00_axi_arready'

-Upgrade has removed port 's00_axi_arvalid'

-Upgrade has removed port 's00_axi_awaddr'

-Upgrade has removed port 's00_axi_awprot'

-Upgrade has removed port 's00_axi_awready'

-Upgrade has removed port 's00_axi_awvalid'

-Upgrade has removed port 's00_axi_bready'

-Upgrade has removed port 's00_axi_bresp'

-Upgrade has removed port 's00_axi_bvalid'

-Upgrade has removed port 's00_axi_rdata'

-Upgrade has removed port 's00_axi_rready'

-Upgrade has removed port 's00_axi_rresp'

-Upgrade has removed port 's00_axi_rvalid'

-Upgrade has removed port 's00_axi_wdata'

-Upgrade has removed port 's00_axi_wready'

-Upgrade has removed port 's00_axi_wstrb'

-Upgrade has removed port 's00_axi_wvalid'

-Upgrade has added port 's_axi_lite_aclk'

-Upgrade has added port 's_axi_lite_araddr'

-Upgrade has added port 's_axi_lite_aresetn'

-Upgrade has added port 's_axi_lite_arprot'

-Upgrade has added port 's_axi_lite_arready'

-Upgrade has added port 's_axi_lite_arvalid'

-Upgrade has added port 's_axi_lite_awaddr'

-Upgrade has added port 's_axi_lite_awprot'

-Upgrade has added port 's_axi_lite_awready'

-Upgrade has added port 's_axi_lite_awvalid'

-Upgrade has added port 's_axi_lite_bready'

-Upgrade has added port 's_axi_lite_bresp'

-Upgrade has added port 's_axi_lite_bvalid'

-Upgrade has added port 's_axi_lite_rdata'

-Upgrade has added port 's_axi_lite_rready'

-Upgrade has added port 's_axi_lite_rresp'

-Upgrade has added port 's_axi_lite_rvalid'

-Upgrade has added port 's_axi_lite_wdata'

-Upgrade has added port 's_axi_lite_wready'

-Upgrade has added port 's_axi_lite_wstrb'

-Upgrade has added port 's_axi_lite_wvalid'


4. Customization warnings
-------------------------

Parameter 'ADD_BUFMR' is no longer present on the upgraded IP 'design_1_axi_dynclk_0_0', and cannot be set to 'false'


5. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv digilentinc.com:ip:axi_dynclk:1.2 -user_name design_1_axi_dynclk_0_0
set_property -dict "\
  CONFIG.Component_Name {design_1_axi_dynclk_0_0} \
  CONFIG.PXL_CLK_5X_O.ASSOCIATED_BUSIF {} \
  CONFIG.PXL_CLK_5X_O.ASSOCIATED_RESET {} \
  CONFIG.PXL_CLK_5X_O.CLK_DOMAIN {design_1_axi_dynclk_0_0_PXL_CLK_5X_O} \
  CONFIG.PXL_CLK_5X_O.FREQ_HZ {100000000} \
  CONFIG.PXL_CLK_5X_O.PHASE {0.000} \
  CONFIG.PXL_CLK_O.ASSOCIATED_BUSIF {} \
  CONFIG.PXL_CLK_O.ASSOCIATED_RESET {} \
  CONFIG.PXL_CLK_O.CLK_DOMAIN {design_1_axi_dynclk_0_0_PXL_CLK_O} \
  CONFIG.PXL_CLK_O.FREQ_HZ {100000000} \
  CONFIG.PXL_CLK_O.PHASE {0.000} \
  CONFIG.REF_CLK_I.ASSOCIATED_BUSIF {} \
  CONFIG.REF_CLK_I.ASSOCIATED_RESET {} \
  CONFIG.REF_CLK_I.CLK_DOMAIN {design_1_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.REF_CLK_I.FREQ_HZ {100000000} \
  CONFIG.REF_CLK_I.PHASE {0.000} " [get_ips design_1_axi_dynclk_0_0]


