

================================================================
== Vitis HLS Report for 'kernel_mhsa_Pipeline_VITIS_LOOP_27_2'
================================================================
* Date:           Tue Sep 30 23:58:11 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        mhsa_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.884 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      775|      775|  3.100 us|  3.100 us|  769|  769|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_27_2  |      773|      773|         7|          1|          1|   768|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.15>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:68]   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%norm_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %norm"   --->   Operation 11 'read' 'norm_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln27_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln27"   --->   Operation 12 'read' 'sext_ln27_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln27_cast = sext i62 %sext_ln27_read"   --->   Operation 13 'sext' 'sext_ln27_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_68, i32 0, i32 0, void @empty_115, i32 0, i32 0, void @empty_71, void @empty_70, void @empty_115, i32 16, i32 16, i32 256, i32 16, void @empty_115, void @empty_115, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.39ns)   --->   "%store_ln27 = store i10 0, i10 %i" [kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:68]   --->   Operation 15 'store' 'store_ln27' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc16.i"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_5 = load i10 %i" [kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:68]   --->   Operation 17 'load' 'i_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.71ns)   --->   "%add_ln27 = add i10 %i_5, i10 1" [kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:68]   --->   Operation 18 'add' 'add_ln27' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem1"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.60ns)   --->   "%icmp_ln27 = icmp_eq  i10 %i_5, i10 768" [kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:68]   --->   Operation 20 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 0.60> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %for.inc16.i.split, void %kernel_rmsnorm.exit.exitStub" [kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:68]   --->   Operation 21 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i10 %i_5" [kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:68]   --->   Operation 22 'trunc' 'trunc_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %i_5, i32 3, i32 9" [kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:68]   --->   Operation 23 'partselect' 'lshr_ln3' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i7 %lshr_ln3" [kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:68]   --->   Operation 24 'zext' 'zext_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%current_input_addr = getelementptr i32 %current_input, i64 0, i64 %zext_ln27" [kernel_RMS_Norm.cpp:28->kernel_MHSA.cpp:68]   --->   Operation 25 'getelementptr' 'current_input_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%current_input_8_addr = getelementptr i32 %current_input_8, i64 0, i64 %zext_ln27" [kernel_RMS_Norm.cpp:28->kernel_MHSA.cpp:68]   --->   Operation 26 'getelementptr' 'current_input_8_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%current_input_9_addr = getelementptr i32 %current_input_9, i64 0, i64 %zext_ln27" [kernel_RMS_Norm.cpp:28->kernel_MHSA.cpp:68]   --->   Operation 27 'getelementptr' 'current_input_9_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%current_input_10_addr = getelementptr i32 %current_input_10, i64 0, i64 %zext_ln27" [kernel_RMS_Norm.cpp:28->kernel_MHSA.cpp:68]   --->   Operation 28 'getelementptr' 'current_input_10_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%current_input_11_addr = getelementptr i32 %current_input_11, i64 0, i64 %zext_ln27" [kernel_RMS_Norm.cpp:28->kernel_MHSA.cpp:68]   --->   Operation 29 'getelementptr' 'current_input_11_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%current_input_12_addr = getelementptr i32 %current_input_12, i64 0, i64 %zext_ln27" [kernel_RMS_Norm.cpp:28->kernel_MHSA.cpp:68]   --->   Operation 30 'getelementptr' 'current_input_12_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%current_input_13_addr = getelementptr i32 %current_input_13, i64 0, i64 %zext_ln27" [kernel_RMS_Norm.cpp:28->kernel_MHSA.cpp:68]   --->   Operation 31 'getelementptr' 'current_input_13_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%current_input_14_addr = getelementptr i32 %current_input_14, i64 0, i64 %zext_ln27" [kernel_RMS_Norm.cpp:28->kernel_MHSA.cpp:68]   --->   Operation 32 'getelementptr' 'current_input_14_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_current_input_load = muxlogic i7 %current_input_addr"   --->   Operation 33 'muxlogic' 'muxLogicRAMAddr_to_current_input_load' <Predicate = (!icmp_ln27)> <Delay = 0.43>
ST_1 : Operation 34 [2/2] (0.72ns) (share mux size 6)   --->   "%current_input_load = load i7 %current_input_addr" [kernel_RMS_Norm.cpp:28->kernel_MHSA.cpp:68]   --->   Operation 34 'load' 'current_input_load' <Predicate = (!icmp_ln27)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 35 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_current_input_8_load = muxlogic i7 %current_input_8_addr"   --->   Operation 35 'muxlogic' 'muxLogicRAMAddr_to_current_input_8_load' <Predicate = (!icmp_ln27)> <Delay = 0.43>
ST_1 : Operation 36 [2/2] (0.72ns) (share mux size 6)   --->   "%current_input_8_load = load i7 %current_input_8_addr" [kernel_RMS_Norm.cpp:28->kernel_MHSA.cpp:68]   --->   Operation 36 'load' 'current_input_8_load' <Predicate = (!icmp_ln27)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 37 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_current_input_9_load = muxlogic i7 %current_input_9_addr"   --->   Operation 37 'muxlogic' 'muxLogicRAMAddr_to_current_input_9_load' <Predicate = (!icmp_ln27)> <Delay = 0.43>
ST_1 : Operation 38 [2/2] (0.72ns) (share mux size 6)   --->   "%current_input_9_load = load i7 %current_input_9_addr" [kernel_RMS_Norm.cpp:28->kernel_MHSA.cpp:68]   --->   Operation 38 'load' 'current_input_9_load' <Predicate = (!icmp_ln27)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 39 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_current_input_10_load = muxlogic i7 %current_input_10_addr"   --->   Operation 39 'muxlogic' 'muxLogicRAMAddr_to_current_input_10_load' <Predicate = (!icmp_ln27)> <Delay = 0.43>
ST_1 : Operation 40 [2/2] (0.72ns) (share mux size 6)   --->   "%current_input_10_load = load i7 %current_input_10_addr" [kernel_RMS_Norm.cpp:28->kernel_MHSA.cpp:68]   --->   Operation 40 'load' 'current_input_10_load' <Predicate = (!icmp_ln27)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 41 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_current_input_11_load = muxlogic i7 %current_input_11_addr"   --->   Operation 41 'muxlogic' 'muxLogicRAMAddr_to_current_input_11_load' <Predicate = (!icmp_ln27)> <Delay = 0.43>
ST_1 : Operation 42 [2/2] (0.72ns) (share mux size 6)   --->   "%current_input_11_load = load i7 %current_input_11_addr" [kernel_RMS_Norm.cpp:28->kernel_MHSA.cpp:68]   --->   Operation 42 'load' 'current_input_11_load' <Predicate = (!icmp_ln27)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 43 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_current_input_12_load = muxlogic i7 %current_input_12_addr"   --->   Operation 43 'muxlogic' 'muxLogicRAMAddr_to_current_input_12_load' <Predicate = (!icmp_ln27)> <Delay = 0.43>
ST_1 : Operation 44 [2/2] (0.72ns) (share mux size 6)   --->   "%current_input_12_load = load i7 %current_input_12_addr" [kernel_RMS_Norm.cpp:28->kernel_MHSA.cpp:68]   --->   Operation 44 'load' 'current_input_12_load' <Predicate = (!icmp_ln27)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 45 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_current_input_13_load = muxlogic i7 %current_input_13_addr"   --->   Operation 45 'muxlogic' 'muxLogicRAMAddr_to_current_input_13_load' <Predicate = (!icmp_ln27)> <Delay = 0.43>
ST_1 : Operation 46 [2/2] (0.72ns) (share mux size 6)   --->   "%current_input_13_load = load i7 %current_input_13_addr" [kernel_RMS_Norm.cpp:28->kernel_MHSA.cpp:68]   --->   Operation 46 'load' 'current_input_13_load' <Predicate = (!icmp_ln27)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 47 [1/1] (0.43ns) (share mux size 3)   --->   "%muxLogicRAMAddr_to_current_input_14_load = muxlogic i7 %current_input_14_addr"   --->   Operation 47 'muxlogic' 'muxLogicRAMAddr_to_current_input_14_load' <Predicate = (!icmp_ln27)> <Delay = 0.43>
ST_1 : Operation 48 [2/2] (0.72ns) (share mux size 6)   --->   "%current_input_14_load = load i7 %current_input_14_addr" [kernel_RMS_Norm.cpp:28->kernel_MHSA.cpp:68]   --->   Operation 48 'load' 'current_input_14_load' <Predicate = (!icmp_ln27)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%out_rms_vec_addr = getelementptr i32 %out_rms_vec, i64 0, i64 %zext_ln27" [kernel_RMS_Norm.cpp:28->kernel_MHSA.cpp:68]   --->   Operation 49 'getelementptr' 'out_rms_vec_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%out_rms_vec_1_addr = getelementptr i32 %out_rms_vec_1, i64 0, i64 %zext_ln27" [kernel_RMS_Norm.cpp:28->kernel_MHSA.cpp:68]   --->   Operation 50 'getelementptr' 'out_rms_vec_1_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%out_rms_vec_2_addr = getelementptr i32 %out_rms_vec_2, i64 0, i64 %zext_ln27" [kernel_RMS_Norm.cpp:28->kernel_MHSA.cpp:68]   --->   Operation 51 'getelementptr' 'out_rms_vec_2_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%out_rms_vec_3_addr = getelementptr i32 %out_rms_vec_3, i64 0, i64 %zext_ln27" [kernel_RMS_Norm.cpp:28->kernel_MHSA.cpp:68]   --->   Operation 52 'getelementptr' 'out_rms_vec_3_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%out_rms_vec_4_addr = getelementptr i32 %out_rms_vec_4, i64 0, i64 %zext_ln27" [kernel_RMS_Norm.cpp:28->kernel_MHSA.cpp:68]   --->   Operation 53 'getelementptr' 'out_rms_vec_4_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%out_rms_vec_5_addr = getelementptr i32 %out_rms_vec_5, i64 0, i64 %zext_ln27" [kernel_RMS_Norm.cpp:28->kernel_MHSA.cpp:68]   --->   Operation 54 'getelementptr' 'out_rms_vec_5_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%out_rms_vec_6_addr = getelementptr i32 %out_rms_vec_6, i64 0, i64 %zext_ln27" [kernel_RMS_Norm.cpp:28->kernel_MHSA.cpp:68]   --->   Operation 55 'getelementptr' 'out_rms_vec_6_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%out_rms_vec_7_addr = getelementptr i32 %out_rms_vec_7, i64 0, i64 %zext_ln27" [kernel_RMS_Norm.cpp:28->kernel_MHSA.cpp:68]   --->   Operation 56 'getelementptr' 'out_rms_vec_7_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.36ns)   --->   "%switch_ln28 = switch i3 %trunc_ln27, void %arrayidx15.i90.case.7, i3 0, void %arrayidx15.i90.case.0, i3 1, void %arrayidx15.i90.case.1, i3 2, void %arrayidx15.i90.case.2, i3 3, void %arrayidx15.i90.case.3, i3 4, void %arrayidx15.i90.case.4, i3 5, void %arrayidx15.i90.case.5, i3 6, void %arrayidx15.i90.case.6" [kernel_RMS_Norm.cpp:28->kernel_MHSA.cpp:68]   --->   Operation 57 'switch' 'switch_ln28' <Predicate = (!icmp_ln27)> <Delay = 0.36>
ST_1 : Operation 58 [1/1] (0.39ns)   --->   "%store_ln27 = store i10 %add_ln27, i10 %i" [kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:68]   --->   Operation 58 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.39>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln27 = br void %for.inc16.i" [kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:68]   --->   Operation 59 'br' 'br_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.57>
ST_2 : Operation 60 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 6)   --->   "%current_input_load = load i7 %current_input_addr" [kernel_RMS_Norm.cpp:28->kernel_MHSA.cpp:68]   --->   Operation 60 'load' 'current_input_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 61 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 6)   --->   "%current_input_8_load = load i7 %current_input_8_addr" [kernel_RMS_Norm.cpp:28->kernel_MHSA.cpp:68]   --->   Operation 61 'load' 'current_input_8_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 62 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 6)   --->   "%current_input_9_load = load i7 %current_input_9_addr" [kernel_RMS_Norm.cpp:28->kernel_MHSA.cpp:68]   --->   Operation 62 'load' 'current_input_9_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 63 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 6)   --->   "%current_input_10_load = load i7 %current_input_10_addr" [kernel_RMS_Norm.cpp:28->kernel_MHSA.cpp:68]   --->   Operation 63 'load' 'current_input_10_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 64 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 6)   --->   "%current_input_11_load = load i7 %current_input_11_addr" [kernel_RMS_Norm.cpp:28->kernel_MHSA.cpp:68]   --->   Operation 64 'load' 'current_input_11_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 65 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 6)   --->   "%current_input_12_load = load i7 %current_input_12_addr" [kernel_RMS_Norm.cpp:28->kernel_MHSA.cpp:68]   --->   Operation 65 'load' 'current_input_12_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 66 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 6)   --->   "%current_input_13_load = load i7 %current_input_13_addr" [kernel_RMS_Norm.cpp:28->kernel_MHSA.cpp:68]   --->   Operation 66 'load' 'current_input_13_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 67 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 6)   --->   "%current_input_14_load = load i7 %current_input_14_addr" [kernel_RMS_Norm.cpp:28->kernel_MHSA.cpp:68]   --->   Operation 67 'load' 'current_input_14_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 68 [1/1] (0.70ns)   --->   "%tmp_2 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8float.float.i3, i3 0, i32 %current_input_load, i3 1, i32 %current_input_8_load, i3 2, i32 %current_input_9_load, i3 3, i32 %current_input_10_load, i3 4, i32 %current_input_11_load, i3 5, i32 %current_input_12_load, i3 6, i32 %current_input_13_load, i3 7, i32 %current_input_14_load, i32 <undef>, i3 %trunc_ln27" [kernel_RMS_Norm.cpp:28->kernel_MHSA.cpp:68]   --->   Operation 68 'sparsemux' 'tmp_2' <Predicate = true> <Delay = 0.70> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.35>
ST_3 : Operation 69 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI0_to_mul10_i = muxlogic i32 %tmp_2"   --->   Operation 69 'muxlogic' 'muxLogicI0_to_mul10_i' <Predicate = true> <Delay = 1.35>
ST_3 : Operation 70 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI1_to_mul10_i = muxlogic i32 %norm_read"   --->   Operation 70 'muxlogic' 'muxLogicI1_to_mul10_i' <Predicate = true> <Delay = 1.35>

State 4 <SV = 3> <Delay = 2.48>
ST_4 : Operation 71 [1/1] (2.48ns) (share mux size 74)   --->   "%mul10_i = fmul i32 %tmp_2, i32 %norm_read" [kernel_RMS_Norm.cpp:28->kernel_MHSA.cpp:68]   --->   Operation 71 'fmul' 'mul10_i' <Predicate = true> <Delay = 2.48> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.88>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i32 %gmem1, i64 %sext_ln27_cast" [kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:68]   --->   Operation 72 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.54ns) (share mux size 5)   --->   "%muxLogicAXIMCE_to_gmem1_addr_read = muxlogic"   --->   Operation 73 'muxlogic' 'muxLogicAXIMCE_to_gmem1_addr_read' <Predicate = true> <Delay = 0.54>
ST_5 : Operation 74 [1/1] (0.99ns) (share mux size 5)   --->   "%gmem1_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem1_addr" [kernel_RMS_Norm.cpp:28->kernel_MHSA.cpp:68]   --->   Operation 74 'read' 'gmem1_addr_read' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%bitcast_ln28 = bitcast i32 %gmem1_addr_read" [kernel_RMS_Norm.cpp:28->kernel_MHSA.cpp:68]   --->   Operation 75 'bitcast' 'bitcast_ln28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI0_to_mul13_i = muxlogic i32 %mul10_i"   --->   Operation 76 'muxlogic' 'muxLogicI0_to_mul13_i' <Predicate = true> <Delay = 1.35>
ST_5 : Operation 77 [1/1] (1.35ns) (share mux size 74)   --->   "%muxLogicI1_to_mul13_i = muxlogic i32 %bitcast_ln28"   --->   Operation 77 'muxlogic' 'muxLogicI1_to_mul13_i' <Predicate = true> <Delay = 1.35>

State 6 <SV = 5> <Delay = 2.48>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%specpipeline_ln27 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_115" [kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:68]   --->   Operation 78 'specpipeline' 'specpipeline_ln27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%speclooptripcount_ln27 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768" [kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:68]   --->   Operation 79 'speclooptripcount' 'speclooptripcount_ln27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_88" [kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:68]   --->   Operation 80 'specloopname' 'specloopname_ln27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (2.48ns) (share mux size 74)   --->   "%mul13_i = fmul i32 %mul10_i, i32 %bitcast_ln28" [kernel_RMS_Norm.cpp:28->kernel_MHSA.cpp:68]   --->   Operation 81 'fmul' 'mul13_i' <Predicate = true> <Delay = 2.48> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (0.28ns)   --->   "%ret_ln0 = ret"   --->   Operation 114 'ret' 'ret_ln0' <Predicate = (icmp_ln27)> <Delay = 0.28>

State 7 <SV = 6> <Delay = 1.14>
ST_7 : Operation 82 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln28 = muxlogic i32 %mul13_i"   --->   Operation 82 'muxlogic' 'muxLogicRAMData_to_store_ln28' <Predicate = (trunc_ln27 == 6)> <Delay = 0.42>
ST_7 : Operation 83 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln28 = muxlogic i7 %out_rms_vec_6_addr"   --->   Operation 83 'muxlogic' 'muxLogicRAMAddr_to_store_ln28' <Predicate = (trunc_ln27 == 6)> <Delay = 0.42>
ST_7 : Operation 84 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 4)   --->   "%store_ln28 = store i32 %mul13_i, i7 %out_rms_vec_6_addr" [kernel_RMS_Norm.cpp:28->kernel_MHSA.cpp:68]   --->   Operation 84 'store' 'store_ln28' <Predicate = (trunc_ln27 == 6)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx15.i90.exit" [kernel_RMS_Norm.cpp:28->kernel_MHSA.cpp:68]   --->   Operation 85 'br' 'br_ln28' <Predicate = (trunc_ln27 == 6)> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln28 = muxlogic i32 %mul13_i"   --->   Operation 86 'muxlogic' 'muxLogicRAMData_to_store_ln28' <Predicate = (trunc_ln27 == 5)> <Delay = 0.42>
ST_7 : Operation 87 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln28 = muxlogic i7 %out_rms_vec_5_addr"   --->   Operation 87 'muxlogic' 'muxLogicRAMAddr_to_store_ln28' <Predicate = (trunc_ln27 == 5)> <Delay = 0.42>
ST_7 : Operation 88 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 4)   --->   "%store_ln28 = store i32 %mul13_i, i7 %out_rms_vec_5_addr" [kernel_RMS_Norm.cpp:28->kernel_MHSA.cpp:68]   --->   Operation 88 'store' 'store_ln28' <Predicate = (trunc_ln27 == 5)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx15.i90.exit" [kernel_RMS_Norm.cpp:28->kernel_MHSA.cpp:68]   --->   Operation 89 'br' 'br_ln28' <Predicate = (trunc_ln27 == 5)> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln28 = muxlogic i32 %mul13_i"   --->   Operation 90 'muxlogic' 'muxLogicRAMData_to_store_ln28' <Predicate = (trunc_ln27 == 4)> <Delay = 0.42>
ST_7 : Operation 91 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln28 = muxlogic i7 %out_rms_vec_4_addr"   --->   Operation 91 'muxlogic' 'muxLogicRAMAddr_to_store_ln28' <Predicate = (trunc_ln27 == 4)> <Delay = 0.42>
ST_7 : Operation 92 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 4)   --->   "%store_ln28 = store i32 %mul13_i, i7 %out_rms_vec_4_addr" [kernel_RMS_Norm.cpp:28->kernel_MHSA.cpp:68]   --->   Operation 92 'store' 'store_ln28' <Predicate = (trunc_ln27 == 4)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx15.i90.exit" [kernel_RMS_Norm.cpp:28->kernel_MHSA.cpp:68]   --->   Operation 93 'br' 'br_ln28' <Predicate = (trunc_ln27 == 4)> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln28 = muxlogic i32 %mul13_i"   --->   Operation 94 'muxlogic' 'muxLogicRAMData_to_store_ln28' <Predicate = (trunc_ln27 == 3)> <Delay = 0.42>
ST_7 : Operation 95 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln28 = muxlogic i7 %out_rms_vec_3_addr"   --->   Operation 95 'muxlogic' 'muxLogicRAMAddr_to_store_ln28' <Predicate = (trunc_ln27 == 3)> <Delay = 0.42>
ST_7 : Operation 96 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 4)   --->   "%store_ln28 = store i32 %mul13_i, i7 %out_rms_vec_3_addr" [kernel_RMS_Norm.cpp:28->kernel_MHSA.cpp:68]   --->   Operation 96 'store' 'store_ln28' <Predicate = (trunc_ln27 == 3)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx15.i90.exit" [kernel_RMS_Norm.cpp:28->kernel_MHSA.cpp:68]   --->   Operation 97 'br' 'br_ln28' <Predicate = (trunc_ln27 == 3)> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln28 = muxlogic i32 %mul13_i"   --->   Operation 98 'muxlogic' 'muxLogicRAMData_to_store_ln28' <Predicate = (trunc_ln27 == 2)> <Delay = 0.42>
ST_7 : Operation 99 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln28 = muxlogic i7 %out_rms_vec_2_addr"   --->   Operation 99 'muxlogic' 'muxLogicRAMAddr_to_store_ln28' <Predicate = (trunc_ln27 == 2)> <Delay = 0.42>
ST_7 : Operation 100 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 4)   --->   "%store_ln28 = store i32 %mul13_i, i7 %out_rms_vec_2_addr" [kernel_RMS_Norm.cpp:28->kernel_MHSA.cpp:68]   --->   Operation 100 'store' 'store_ln28' <Predicate = (trunc_ln27 == 2)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx15.i90.exit" [kernel_RMS_Norm.cpp:28->kernel_MHSA.cpp:68]   --->   Operation 101 'br' 'br_ln28' <Predicate = (trunc_ln27 == 2)> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln28 = muxlogic i32 %mul13_i"   --->   Operation 102 'muxlogic' 'muxLogicRAMData_to_store_ln28' <Predicate = (trunc_ln27 == 1)> <Delay = 0.42>
ST_7 : Operation 103 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln28 = muxlogic i7 %out_rms_vec_1_addr"   --->   Operation 103 'muxlogic' 'muxLogicRAMAddr_to_store_ln28' <Predicate = (trunc_ln27 == 1)> <Delay = 0.42>
ST_7 : Operation 104 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 4)   --->   "%store_ln28 = store i32 %mul13_i, i7 %out_rms_vec_1_addr" [kernel_RMS_Norm.cpp:28->kernel_MHSA.cpp:68]   --->   Operation 104 'store' 'store_ln28' <Predicate = (trunc_ln27 == 1)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx15.i90.exit" [kernel_RMS_Norm.cpp:28->kernel_MHSA.cpp:68]   --->   Operation 105 'br' 'br_ln28' <Predicate = (trunc_ln27 == 1)> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln28 = muxlogic i32 %mul13_i"   --->   Operation 106 'muxlogic' 'muxLogicRAMData_to_store_ln28' <Predicate = (trunc_ln27 == 0)> <Delay = 0.42>
ST_7 : Operation 107 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln28 = muxlogic i7 %out_rms_vec_addr"   --->   Operation 107 'muxlogic' 'muxLogicRAMAddr_to_store_ln28' <Predicate = (trunc_ln27 == 0)> <Delay = 0.42>
ST_7 : Operation 108 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 4)   --->   "%store_ln28 = store i32 %mul13_i, i7 %out_rms_vec_addr" [kernel_RMS_Norm.cpp:28->kernel_MHSA.cpp:68]   --->   Operation 108 'store' 'store_ln28' <Predicate = (trunc_ln27 == 0)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx15.i90.exit" [kernel_RMS_Norm.cpp:28->kernel_MHSA.cpp:68]   --->   Operation 109 'br' 'br_ln28' <Predicate = (trunc_ln27 == 0)> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln28 = muxlogic i32 %mul13_i"   --->   Operation 110 'muxlogic' 'muxLogicRAMData_to_store_ln28' <Predicate = (trunc_ln27 == 7)> <Delay = 0.42>
ST_7 : Operation 111 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln28 = muxlogic i7 %out_rms_vec_7_addr"   --->   Operation 111 'muxlogic' 'muxLogicRAMAddr_to_store_ln28' <Predicate = (trunc_ln27 == 7)> <Delay = 0.42>
ST_7 : Operation 112 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 4)   --->   "%store_ln28 = store i32 %mul13_i, i7 %out_rms_vec_7_addr" [kernel_RMS_Norm.cpp:28->kernel_MHSA.cpp:68]   --->   Operation 112 'store' 'store_ln28' <Predicate = (trunc_ln27 == 7)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx15.i90.exit" [kernel_RMS_Norm.cpp:28->kernel_MHSA.cpp:68]   --->   Operation 113 'br' 'br_ln28' <Predicate = (trunc_ln27 == 7)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.000ns, clock uncertainty: 1.080ns.

 <State 1>: 2.158ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln27', kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:68) of constant 0 on local variable 'i', kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:68 [25]  (0.393 ns)
	'load' operation 10 bit ('i', kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:68) on local variable 'i', kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:68 [28]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln27', kernel_RMS_Norm.cpp:27->kernel_MHSA.cpp:68) [31]  (0.607 ns)
	'muxlogic' operation 32 bit ('muxLogicRAMAddr_to_current_input_load') [49]  (0.437 ns)
	'load' operation 32 bit ('current_input_load', kernel_RMS_Norm.cpp:28->kernel_MHSA.cpp:68) on array 'current_input' [50]  (0.721 ns)

 <State 2>: 1.575ns
The critical path consists of the following:
	'load' operation 32 bit ('current_input_load', kernel_RMS_Norm.cpp:28->kernel_MHSA.cpp:68) on array 'current_input' [50]  (0.870 ns)
	'sparsemux' operation 32 bit ('tmp_2', kernel_RMS_Norm.cpp:28->kernel_MHSA.cpp:68) [65]  (0.705 ns)

 <State 3>: 1.350ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicI0_to_mul10_i') [66]  (1.350 ns)

 <State 4>: 2.486ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul10_i', kernel_RMS_Norm.cpp:28->kernel_MHSA.cpp:68) [68]  (2.486 ns)

 <State 5>: 2.884ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem1_addr_read') [69]  (0.540 ns)
	bus read operation ('gmem1_addr_read', kernel_RMS_Norm.cpp:28->kernel_MHSA.cpp:68) on port 'gmem1' (kernel_RMS_Norm.cpp:28->kernel_MHSA.cpp:68) [70]  (0.994 ns)
	'muxlogic' operation 32 bit ('muxLogicI1_to_mul13_i') [73]  (1.350 ns)

 <State 6>: 2.486ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul13_i', kernel_RMS_Norm.cpp:28->kernel_MHSA.cpp:68) [74]  (2.486 ns)

 <State 7>: 1.142ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicRAMData_to_store_ln28') [85]  (0.421 ns)
	'store' operation 0 bit ('store_ln28', kernel_RMS_Norm.cpp:28->kernel_MHSA.cpp:68) of variable 'mul13_i', kernel_RMS_Norm.cpp:28->kernel_MHSA.cpp:68 on array 'out_rms_vec_6' [87]  (0.721 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
