<profile>
    <ReportVersion>
        <Version>2024.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-2</Part>
        <TopModelName>calculate</TopModelName>
        <TargetClockPeriod>2.50</TargetClockPeriod>
        <ClockUncertainty>0.68</ClockUncertainty>
        <TargetInitiationInterval>4294967295</TargetInitiationInterval>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>yes</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>4.725</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>18</Best-caseLatency>
            <Average-caseLatency>18</Average-caseLatency>
            <Worst-caseLatency>18</Worst-caseLatency>
            <Best-caseRealTimeLatency>85.050 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>85.050 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>85.050 ns</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>1</PipelineInitiationInterval>
            <PipelineDepth>19</PipelineDepth>
            <Interval-min>1</Interval-min>
            <Interval-max>1</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>Timing Violation</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>../src/calculate.cpp:5</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <DSP>6</DSP>
            <FF>3717</FF>
            <LUT>2054</LUT>
            <BRAM_18K>0</BRAM_18K>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>calculate</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>calculate</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_return</name>
            <Object>calculate</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>55</Bits>
            <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>data_new</name>
            <Object>data_new</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>384</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_old</name>
            <Object>data_old</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>384</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="2">
            <ModuleName>calculate</ModuleName>
            <BindInstances>add01_fu_300_p2 add23_fu_314_p2 add45_fu_328_p2 add67_fu_342_p2 add89_fu_356_p2 addAB_fu_370_p2 addCD_fu_384_p2 addEF_fu_398_p2 add03_fu_676_p2 add47_fu_688_p2 add8B_fu_700_p2 addCF_fu_712_p2 add07_fu_772_p2 add8F_fu_784_p2 add_ln53_fu_820_p2 add0F_fu_826_p2 add01_1_fu_566_p2 add23_1_fu_580_p2 add45_1_fu_594_p2 add67_1_fu_608_p2 add89_1_fu_622_p2 addAB_1_fu_636_p2 addCD_1_fu_650_p2 addEF_1_fu_664_p2 add03_1_fu_724_p2 add47_1_fu_736_p2 add8B_1_fu_748_p2 addCF_1_fu_760_p2 add07_1_fu_796_p2 add8F_1_fu_808_p2 add_ln53_3_fu_836_p2 add0F_1_fu_842_p2 sub_ln61_fu_862_p2 abs_new_0_in_fu_872_p3 sub_ln61_1_fu_867_p2 abs_old_0_in_fu_877_p3 mul_9ns_9ns_18_5_1_U1 mac_muladd_9ns_9ns_19ns_20_4_1_U12 mac_muladd_9ns_9ns_28ns_28_4_1_U13 mac_muladd_9ns_9ns_26ns_26_4_1_U14 mul_9ns_9ns_18_5_1_U2 mul_9ns_9ns_18_5_1_U3 mac_muladd_9ns_9ns_26ns_26_4_1_U14 mac_muladd_9ns_9ns_26ns_26_4_1_U14 mac_muladd_9ns_9ns_19ns_20_4_1_U12 mac_muladd_9ns_9ns_19ns_20_4_1_U12 mac_muladd_9ns_9ns_28ns_28_4_1_U13 mac_muladd_9ns_9ns_28ns_28_4_1_U13 add_38ns_38ns_38_2_1_U7 add_54ns_54ns_54_2_1_U9 mul_9ns_9ns_18_5_1_U4 mac_muladd_9ns_9ns_19ns_20_4_1_U15 mac_muladd_9ns_9ns_28ns_28_4_1_U16 mac_muladd_9ns_9ns_26ns_26_4_1_U17 mul_9ns_9ns_18_5_1_U5 mul_9ns_9ns_18_5_1_U6 mac_muladd_9ns_9ns_26ns_26_4_1_U17 mac_muladd_9ns_9ns_26ns_26_4_1_U17 mac_muladd_9ns_9ns_19ns_20_4_1_U15 mac_muladd_9ns_9ns_19ns_20_4_1_U15 mac_muladd_9ns_9ns_28ns_28_4_1_U16 mac_muladd_9ns_9ns_28ns_28_4_1_U16 add_38ns_38ns_38_2_1_U8 add_54ns_54ns_54_2_1_U10 sub_55ns_55ns_55_2_1_U11</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>calculate</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>2.50</TargetClockPeriod>
                    <ClockUncertainty>0.68</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>4.725</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>85.050 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>85.050 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>85.050 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>19</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../src/calculate.cpp:5</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>6</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>3717</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>2054</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add01_fu_300_p2" SOURCE="../src/calculate.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="add01" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add23_fu_314_p2" SOURCE="../src/calculate.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="add23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add45_fu_328_p2" SOURCE="../src/calculate.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add67_fu_342_p2" SOURCE="../src/calculate.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add67" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add89_fu_356_p2" SOURCE="../src/calculate.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="add89" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="addAB_fu_370_p2" SOURCE="../src/calculate.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="addAB" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="addCD_fu_384_p2" SOURCE="../src/calculate.cpp:42" STORAGESUBTYPE="" URAM="0" VARIABLE="addCD" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="addEF_fu_398_p2" SOURCE="../src/calculate.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="addEF" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add03_fu_676_p2" SOURCE="../src/calculate.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add03" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add47_fu_688_p2" SOURCE="../src/calculate.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="add47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add8B_fu_700_p2" SOURCE="../src/calculate.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="add8B" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="addCF_fu_712_p2" SOURCE="../src/calculate.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="addCF" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add07_fu_772_p2" SOURCE="../src/calculate.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="add07" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add8F_fu_784_p2" SOURCE="../src/calculate.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="add8F" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_820_p2" SOURCE="../src/calculate.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add0F_fu_826_p2" SOURCE="../src/calculate.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="add0F" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add01_1_fu_566_p2" SOURCE="../src/calculate.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="add01_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add23_1_fu_580_p2" SOURCE="../src/calculate.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="add23_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add45_1_fu_594_p2" SOURCE="../src/calculate.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add45_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add67_1_fu_608_p2" SOURCE="../src/calculate.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add67_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add89_1_fu_622_p2" SOURCE="../src/calculate.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="add89_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="addAB_1_fu_636_p2" SOURCE="../src/calculate.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="addAB_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="addCD_1_fu_650_p2" SOURCE="../src/calculate.cpp:42" STORAGESUBTYPE="" URAM="0" VARIABLE="addCD_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="addEF_1_fu_664_p2" SOURCE="../src/calculate.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="addEF_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add03_1_fu_724_p2" SOURCE="../src/calculate.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add03_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add47_1_fu_736_p2" SOURCE="../src/calculate.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="add47_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add8B_1_fu_748_p2" SOURCE="../src/calculate.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="add8B_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="addCF_1_fu_760_p2" SOURCE="../src/calculate.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="addCF_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add07_1_fu_796_p2" SOURCE="../src/calculate.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="add07_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add8F_1_fu_808_p2" SOURCE="../src/calculate.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="add8F_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_3_fu_836_p2" SOURCE="../src/calculate.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln53_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add0F_1_fu_842_p2" SOURCE="../src/calculate.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="add0F_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln61_fu_862_p2" SOURCE="../src/calculate.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln61" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="abs_new_0_in_fu_872_p3" SOURCE="../src/calculate.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="abs_new_0_in" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln61_1_fu_867_p2" SOURCE="../src/calculate.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln61_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="abs_old_0_in_fu_877_p3" SOURCE="../src/calculate.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="abs_old_0_in" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_9ns_18_5_1_U1" SOURCE="../src/calculate.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="h2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9ns_9ns_19ns_20_4_1_U12" SOURCE="../src/calculate.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="m2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9ns_9ns_28ns_28_4_1_U13" SOURCE="../src/calculate.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="l2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9ns_9ns_26ns_26_4_1_U14" SOURCE="../src/calculate.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="hm" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_9ns_18_5_1_U2" SOURCE="../src/calculate.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="hl" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_9ns_18_5_1_U3" SOURCE="../src/calculate.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="ml" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op zext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="zext" PRAGMA="" RTLNAME="mac_muladd_9ns_9ns_26ns_26_4_1_U14" SOURCE="../src/calculate.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="zext_ln82" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9ns_9ns_26ns_26_4_1_U14" SOURCE="../src/calculate.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="h2_hm" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op zext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="zext" PRAGMA="" RTLNAME="mac_muladd_9ns_9ns_19ns_20_4_1_U12" SOURCE="../src/calculate.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="zext_ln83_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9ns_9ns_19ns_20_4_1_U12" SOURCE="../src/calculate.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="m2_hl" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op zext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="zext" PRAGMA="" RTLNAME="mac_muladd_9ns_9ns_28ns_28_4_1_U13" SOURCE="../src/calculate.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="zext_ln84" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9ns_9ns_28ns_28_4_1_U13" SOURCE="../src/calculate.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="l2_ml" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="1" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_38ns_38ns_38_2_1_U7" SOURCE="../src/calculate.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="m2_hl_l2_ml" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="1" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_54ns_54ns_54_2_1_U9" SOURCE="../src/calculate.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="h2_hm_m2_hl_l2_ml" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_9ns_18_5_1_U4" SOURCE="../src/calculate.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="h2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9ns_9ns_19ns_20_4_1_U15" SOURCE="../src/calculate.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="m2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9ns_9ns_28ns_28_4_1_U16" SOURCE="../src/calculate.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="l2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9ns_9ns_26ns_26_4_1_U17" SOURCE="../src/calculate.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="hm_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_9ns_18_5_1_U5" SOURCE="../src/calculate.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="hl_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_9ns_18_5_1_U6" SOURCE="../src/calculate.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="ml_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op zext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="zext" PRAGMA="" RTLNAME="mac_muladd_9ns_9ns_26ns_26_4_1_U17" SOURCE="../src/calculate.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="zext_ln82_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9ns_9ns_26ns_26_4_1_U17" SOURCE="../src/calculate.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="h2_hm_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op zext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="zext" PRAGMA="" RTLNAME="mac_muladd_9ns_9ns_19ns_20_4_1_U15" SOURCE="../src/calculate.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="zext_ln83_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9ns_9ns_19ns_20_4_1_U15" SOURCE="../src/calculate.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="m2_hl_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op zext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="zext" PRAGMA="" RTLNAME="mac_muladd_9ns_9ns_28ns_28_4_1_U16" SOURCE="../src/calculate.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="zext_ln84_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9ns_9ns_28ns_28_4_1_U16" SOURCE="../src/calculate.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="l2_ml_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="1" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_38ns_38ns_38_2_1_U8" SOURCE="../src/calculate.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="m2_hl_l2_ml_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="1" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_54ns_54ns_54_2_1_U10" SOURCE="../src/calculate.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="h2_hm_m2_hl_l2_ml_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="1" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_55ns_55ns_55_2_1_U11" SOURCE="../src/calculate.cpp:95" STORAGESUBTYPE="" URAM="0" VARIABLE="sub" VISIBLE="true"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="data_new" index="0" direction="in" srcType="ap_uint&lt;384&gt;" srcSize="512">
            <hwRefs>
                <hwRef type="port" interface="data_new" name="data_new" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="data_old" index="1" direction="in" srcType="ap_uint&lt;384&gt;" srcSize="512">
            <hwRefs>
                <hwRef type="port" interface="data_old" name="data_old" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <ReturnValue ReturnValueName="srcType">ap_int&lt;55&gt;</ReturnValue>
    <ReturnValue ReturnValueName="srcSize">64</ReturnValue>
    <ReturnValue ReturnValueName="hwRefs" type="port" interface="ap_return" name="ap_return" usage="data" direction="out"/>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_return" type="data" busTypeName="data" protocol="ap_ctrl_none" mode="master" dataWidth="55">
            <portMaps>
                <portMap portMapName="ap_return">DATA</portMap>
            </portMaps>
            <ports>
                <port>ap_return</port>
            </ports>
        </Interface>
        <Interface InterfaceName="data_new" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="384">
            <portMaps>
                <portMap portMapName="data_new">DATA</portMap>
            </portMaps>
            <ports>
                <port>data_new</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="data_new"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="data_old" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="384">
            <portMaps>
                <portMap portMapName="data_old">DATA</portMap>
            </portMaps>
            <ports>
                <port>data_old</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="data_old"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="ap_return">, out, 55</column>
                    <column name="data_new">ap_none, in, 384</column>
                    <column name="data_old">ap_none, in, 384</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_none, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="data_new">in, ap_uint&lt;384&gt;</column>
                    <column name="data_old">in, ap_uint&lt;384&gt;</column>
                    <column name="return">out, ap_int&lt;55&gt;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="data_new">data_new, port</column>
                    <column name="data_old">data_old, port</column>
                    <column name="return">ap_return, port</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="pipeline" location="../src/calculate.cpp:5" status="valid" parentFunction="calculate" variable="" isDirective="0" options=""/>
        <Pragma type="interface" location="../src/calculate.cpp:6" status="valid" parentFunction="calculate" variable="return" isDirective="0" options="mode=ap_ctrl_none port=return"/>
        <Pragma type="unroll" location="../src/calculate.cpp:33" status="valid" parentFunction="calculate_add" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

