Fitter report for DE4_530_D5M_DVI
Wed Feb 19 14:23:50 2014
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Ignored Assignments
  8. Incremental Compilation Preservation Summary
  9. Incremental Compilation Partition Settings
 10. Incremental Compilation Placement Preservation
 11. HardCopy Device Resource Guide
 12. Pin-Out File
 13. Fitter Resource Usage Summary
 14. Fitter Partition Statistics
 15. Input Pins
 16. Output Pins
 17. Bidir Pins
 18. Dual Purpose and Dedicated Pins
 19. I/O Bank Usage
 20. All Package Pins
 21. PLL Summary
 22. PLL Usage
 23. DLL Summary
 24. DQS Summary
 25. Fitter Resource Utilization by Entity
 26. Delay Chain Summary
 27. Pad To Core Delay Chain Fanout
 28. Control Signals
 29. Global & Other Fast Signals
 30. Non-Global High Fan-Out Signals
 31. Fitter RAM Summary
 32. |DE4_530_D5M_DVI|vpg:vpg_inst|rom_pll_108:rom_pll_108_inst|altsyncram:altsyncram_component|altsyncram_8pj1:auto_generated|ALTSYNCRAM
 33. Other Routing Usage Summary
 34. LAB Logic Elements
 35. LAB-wide Signals
 36. LAB Signals Sourced
 37. LAB Signals Sourced Out
 38. LAB Distinct Inputs
 39. I/O Rules Summary
 40. I/O Rules Details
 41. I/O Rules Matrix
 42. Fitter Device Options
 43. Operating Settings and Conditions
 44. Estimated Delay Added for Hold Timing Summary
 45. Estimated Delay Added for Hold Timing Details
 46. Fitter Messages
 47. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+-----------------------------------+--------------------------------------------------+
; Fitter Status                     ; Successful - Wed Feb 19 14:23:50 2014            ;
; Quartus II 64-Bit Version         ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                     ; DE4_530_D5M_DVI                                  ;
; Top-level Entity Name             ; DE4_530_D5M_DVI                                  ;
; Family                            ; Stratix IV                                       ;
; Device                            ; EP4SGX530KH40C2                                  ;
; Timing Models                     ; Final                                            ;
; Logic utilization                 ; 2 %                                              ;
;     Combinational ALUTs           ; 6,537 / 424,960 ( 2 % )                          ;
;     Memory ALUTs                  ; 712 / 212,480 ( < 1 % )                          ;
;     Dedicated logic registers     ; 5,269 / 424,960 ( 1 % )                          ;
; Total registers                   ; 5701                                             ;
; Total pins                        ; 449 / 888 ( 51 % )                               ;
; Total virtual pins                ; 0                                                ;
; Total block memory bits           ; 149,900 / 21,233,664 ( < 1 % )                   ;
; DSP block 18-bit elements         ; 0 / 1,024 ( 0 % )                                ;
; Total GXB Receiver Channel PCS    ; 0 / 24 ( 0 % )                                   ;
; Total GXB Receiver Channel PMA    ; 0 / 36 ( 0 % )                                   ;
; Total GXB Transmitter Channel PCS ; 0 / 24 ( 0 % )                                   ;
; Total GXB Transmitter Channel PMA ; 0 / 36 ( 0 % )                                   ;
; Total PLLs                        ; 3 / 8 ( 38 % )                                   ;
; Total DLLs                        ; 1 / 4 ( 25 % )                                   ;
+-----------------------------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                                                                ;
+----------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+
; Option                                                                     ; Setting                                                 ; Default Value                                           ;
+----------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+
; Device                                                                     ; EP4SGX530KH40C2                                         ;                                                         ;
; Minimum Core Junction Temperature                                          ; 0                                                       ;                                                         ;
; Maximum Core Junction Temperature                                          ; 85                                                      ;                                                         ;
; Fit Attempts to Skip                                                       ; 0                                                       ; 0.0                                                     ;
; Device I/O Standard                                                        ; 2.5 V                                                   ;                                                         ;
; Use smart compilation                                                      ; Off                                                     ; Off                                                     ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                                      ; On                                                      ;
; Enable compact report table                                                ; Off                                                     ; Off                                                     ;
; Auto Merge PLLs                                                            ; On                                                      ; On                                                      ;
; Router Timing Optimization Level                                           ; Normal                                                  ; Normal                                                  ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                                     ; Off                                                     ;
; Placement Effort Multiplier                                                ; 1.0                                                     ; 1.0                                                     ;
; Router Effort Multiplier                                                   ; 1.0                                                     ; 1.0                                                     ;
; Optimize Hold Timing                                                       ; All Paths                                               ; All Paths                                               ;
; Optimize Multi-Corner Timing                                               ; On                                                      ; On                                                      ;
; Auto RAM to MLAB Conversion                                                ; On                                                      ; On                                                      ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                                    ; Auto                                                    ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                                    ; Care                                                    ;
; Programmable Power Technology Optimization                                 ; Force All Tiles with Failing Timing Paths to High Speed ; Force All Tiles with Failing Timing Paths to High Speed ;
; Programmable Power Maximum High-Speed Fraction of Used LAB Tiles           ; 1.0                                                     ; 1.0                                                     ;
; PowerPlay Power Optimization                                               ; Normal compilation                                      ; Normal compilation                                      ;
; SSN Optimization                                                           ; Off                                                     ; Off                                                     ;
; Optimize Timing                                                            ; Normal compilation                                      ; Normal compilation                                      ;
; Optimize Timing for ECOs                                                   ; Off                                                     ; Off                                                     ;
; Regenerate full fit report during ECO compiles                             ; Off                                                     ; Off                                                     ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                                  ; Normal                                                  ;
; Limit to One Fitting Attempt                                               ; Off                                                     ; Off                                                     ;
; Final Placement Optimizations                                              ; Automatically                                           ; Automatically                                           ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                                           ; Automatically                                           ;
; Fitter Initial Placement Seed                                              ; 1                                                       ; 1                                                       ;
; Weak Pull-Up Resistor                                                      ; Off                                                     ; Off                                                     ;
; Enable Bus-Hold Circuitry                                                  ; Off                                                     ; Off                                                     ;
; Auto Packed Registers                                                      ; Auto                                                    ; Auto                                                    ;
; Auto Delay Chains                                                          ; On                                                      ; On                                                      ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                                     ; Off                                                     ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                                     ; Off                                                     ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                                     ; Off                                                     ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                                     ; Off                                                     ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                                     ; Off                                                     ;
; Perform Register Duplication for Performance                               ; Off                                                     ; Off                                                     ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                                     ; Off                                                     ;
; Perform Register Retiming for Performance                                  ; Off                                                     ; Off                                                     ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                                     ; Off                                                     ;
; Fitter Effort                                                              ; Auto Fit                                                ; Auto Fit                                                ;
; Physical Synthesis Effort Level                                            ; Normal                                                  ; Normal                                                  ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                                    ; Auto                                                    ;
; Auto Register Duplication                                                  ; Auto                                                    ; Auto                                                    ;
; Auto Global Clock                                                          ; On                                                      ; On                                                      ;
; Auto Global Register Control Signals                                       ; On                                                      ; On                                                      ;
; Generate GXB Reconfig MIF                                                  ; Off                                                     ; Off                                                     ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up                   ; As input tri-stated with weak pull-up                   ;
; Synchronizer Identification                                                ; Off                                                     ; Off                                                     ;
; Enable Beneficial Skew Optimization                                        ; On                                                      ; On                                                      ;
; Optimize Design for Metastability                                          ; On                                                      ; On                                                      ;
; M144K Block Read Clock Duty Cycle Dependency                               ; Off                                                     ; Off                                                     ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                                     ; Off                                                     ;
; Clamping Diode                                                             ; Off                                                     ; Off                                                     ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                                     ; Off                                                     ;
; SKIP_CRC_CHECK_IN_HC                                                       ; Off                                                     ; Off                                                     ;
+----------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.35        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  35.2%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------+
; I/O Assignment Warnings                                 ;
+------------------+--------------------------------------+
; Pin Name         ; Reason                               ;
+------------------+--------------------------------------+
; GCLKOUT_FPGA     ; Missing drive strength and slew rate ;
; MAX_I2C_SCLK     ; Missing drive strength and slew rate ;
; LED[0]           ; Missing drive strength and slew rate ;
; LED[1]           ; Missing drive strength and slew rate ;
; LED[2]           ; Missing drive strength and slew rate ;
; LED[3]           ; Missing drive strength and slew rate ;
; LED[4]           ; Missing drive strength and slew rate ;
; LED[5]           ; Missing drive strength and slew rate ;
; LED[6]           ; Missing drive strength and slew rate ;
; LED[7]           ; Missing drive strength and slew rate ;
; SEG0_D[0]        ; Missing drive strength and slew rate ;
; SEG0_D[1]        ; Missing drive strength and slew rate ;
; SEG0_D[2]        ; Missing drive strength and slew rate ;
; SEG0_D[3]        ; Missing drive strength and slew rate ;
; SEG0_D[4]        ; Missing drive strength and slew rate ;
; SEG0_D[5]        ; Missing drive strength and slew rate ;
; SEG0_D[6]        ; Missing drive strength and slew rate ;
; SEG0_DP          ; Missing drive strength and slew rate ;
; SEG1_D[0]        ; Missing drive strength and slew rate ;
; SEG1_D[1]        ; Missing drive strength and slew rate ;
; SEG1_D[2]        ; Missing drive strength and slew rate ;
; SEG1_D[3]        ; Missing drive strength and slew rate ;
; SEG1_D[4]        ; Missing drive strength and slew rate ;
; SEG1_D[5]        ; Missing drive strength and slew rate ;
; SEG1_D[6]        ; Missing drive strength and slew rate ;
; SEG1_DP          ; Missing drive strength and slew rate ;
; TEMP_SMCLK       ; Missing drive strength and slew rate ;
; CSENSE_ADC_FO    ; Missing drive strength and slew rate ;
; CSENSE_CS_n[0]   ; Missing drive strength and slew rate ;
; CSENSE_CS_n[1]   ; Missing drive strength and slew rate ;
; CSENSE_SCK       ; Missing drive strength and slew rate ;
; CSENSE_SDI       ; Missing drive strength and slew rate ;
; FAN_CTRL         ; Missing drive strength and slew rate ;
; EEP_SCL          ; Missing drive strength and slew rate ;
; SD_CLK           ; Missing drive strength and slew rate ;
; ETH_MDC[0]       ; Missing drive strength and slew rate ;
; ETH_MDC[1]       ; Missing drive strength and slew rate ;
; ETH_MDC[2]       ; Missing drive strength and slew rate ;
; ETH_MDC[3]       ; Missing drive strength and slew rate ;
; ETH_PSE_RST_n    ; Missing drive strength and slew rate ;
; ETH_PSE_SCK      ; Missing drive strength and slew rate ;
; ETH_RST_n        ; Missing drive strength and slew rate ;
; FSM_A[1]         ; Missing drive strength and slew rate ;
; FSM_A[2]         ; Missing drive strength and slew rate ;
; FSM_A[3]         ; Missing drive strength and slew rate ;
; FSM_A[4]         ; Missing drive strength and slew rate ;
; FSM_A[5]         ; Missing drive strength and slew rate ;
; FSM_A[6]         ; Missing drive strength and slew rate ;
; FSM_A[7]         ; Missing drive strength and slew rate ;
; FSM_A[8]         ; Missing drive strength and slew rate ;
; FSM_A[9]         ; Missing drive strength and slew rate ;
; FSM_A[10]        ; Missing drive strength and slew rate ;
; FSM_A[11]        ; Missing drive strength and slew rate ;
; FSM_A[12]        ; Missing drive strength and slew rate ;
; FSM_A[13]        ; Missing drive strength and slew rate ;
; FSM_A[14]        ; Missing drive strength and slew rate ;
; FSM_A[15]        ; Missing drive strength and slew rate ;
; FSM_A[16]        ; Missing drive strength and slew rate ;
; FSM_A[17]        ; Missing drive strength and slew rate ;
; FSM_A[18]        ; Missing drive strength and slew rate ;
; FSM_A[19]        ; Missing drive strength and slew rate ;
; FSM_A[20]        ; Missing drive strength and slew rate ;
; FSM_A[21]        ; Missing drive strength and slew rate ;
; FSM_A[22]        ; Missing drive strength and slew rate ;
; FSM_A[23]        ; Missing drive strength and slew rate ;
; FSM_A[24]        ; Missing drive strength and slew rate ;
; FSM_A[25]        ; Missing drive strength and slew rate ;
; FLASH_ADV_n      ; Missing drive strength and slew rate ;
; FLASH_CE_n       ; Missing drive strength and slew rate ;
; FLASH_CLK        ; Missing drive strength and slew rate ;
; FLASH_OE_n       ; Missing drive strength and slew rate ;
; FLASH_RESET_n    ; Missing drive strength and slew rate ;
; FLASH_WE_n       ; Missing drive strength and slew rate ;
; SSRAM_ADV        ; Missing drive strength and slew rate ;
; SSRAM_BWA_n      ; Missing drive strength and slew rate ;
; SSRAM_BWB_n      ; Missing drive strength and slew rate ;
; SSRAM_CE_n       ; Missing drive strength and slew rate ;
; SSRAM_CKE_n      ; Missing drive strength and slew rate ;
; SSRAM_CLK        ; Missing drive strength and slew rate ;
; SSRAM_OE_n       ; Missing drive strength and slew rate ;
; SSRAM_WE_n       ; Missing drive strength and slew rate ;
; OTG_A[1]         ; Missing drive strength and slew rate ;
; OTG_A[2]         ; Missing drive strength and slew rate ;
; OTG_A[3]         ; Missing drive strength and slew rate ;
; OTG_A[4]         ; Missing drive strength and slew rate ;
; OTG_A[5]         ; Missing drive strength and slew rate ;
; OTG_A[6]         ; Missing drive strength and slew rate ;
; OTG_A[7]         ; Missing drive strength and slew rate ;
; OTG_A[8]         ; Missing drive strength and slew rate ;
; OTG_A[9]         ; Missing drive strength and slew rate ;
; OTG_A[10]        ; Missing drive strength and slew rate ;
; OTG_A[11]        ; Missing drive strength and slew rate ;
; OTG_A[12]        ; Missing drive strength and slew rate ;
; OTG_A[13]        ; Missing drive strength and slew rate ;
; OTG_A[14]        ; Missing drive strength and slew rate ;
; OTG_A[15]        ; Missing drive strength and slew rate ;
; OTG_A[16]        ; Missing drive strength and slew rate ;
; OTG_A[17]        ; Missing drive strength and slew rate ;
; OTG_CS_n         ; Missing drive strength and slew rate ;
; OTG_DC_DACK      ; Missing drive strength and slew rate ;
; OTG_HC_DACK      ; Missing drive strength and slew rate ;
; OTG_OE_n         ; Missing drive strength and slew rate ;
; OTG_RESET_n      ; Missing drive strength and slew rate ;
; OTG_WE_n         ; Missing drive strength and slew rate ;
; M1_DDR2_addr[0]  ; Missing slew rate                    ;
; M1_DDR2_addr[1]  ; Missing slew rate                    ;
; M1_DDR2_addr[2]  ; Missing slew rate                    ;
; M1_DDR2_addr[3]  ; Missing slew rate                    ;
; M1_DDR2_addr[4]  ; Missing slew rate                    ;
; M1_DDR2_addr[5]  ; Missing slew rate                    ;
; M1_DDR2_addr[6]  ; Missing slew rate                    ;
; M1_DDR2_addr[7]  ; Missing slew rate                    ;
; M1_DDR2_addr[8]  ; Missing slew rate                    ;
; M1_DDR2_addr[9]  ; Missing slew rate                    ;
; M1_DDR2_addr[10] ; Missing slew rate                    ;
; M1_DDR2_addr[11] ; Missing slew rate                    ;
; M1_DDR2_addr[12] ; Missing slew rate                    ;
; M1_DDR2_addr[13] ; Missing slew rate                    ;
; M1_DDR2_addr[14] ; Missing slew rate                    ;
; M1_DDR2_addr[15] ; Missing drive strength and slew rate ;
; M1_DDR2_ba[0]    ; Missing slew rate                    ;
; M1_DDR2_ba[1]    ; Missing slew rate                    ;
; M1_DDR2_ba[2]    ; Missing slew rate                    ;
; M1_DDR2_cas_n    ; Missing slew rate                    ;
; M1_DDR2_cke[0]   ; Missing slew rate                    ;
; M1_DDR2_cke[1]   ; Missing slew rate                    ;
; M1_DDR2_cs_n[0]  ; Missing slew rate                    ;
; M1_DDR2_cs_n[1]  ; Missing slew rate                    ;
; M1_DDR2_odt[0]   ; Missing slew rate                    ;
; M1_DDR2_odt[1]   ; Missing slew rate                    ;
; M1_DDR2_ras_n    ; Missing slew rate                    ;
; M1_DDR2_SA[0]    ; Missing drive strength and slew rate ;
; M1_DDR2_SA[1]    ; Missing drive strength and slew rate ;
; M1_DDR2_SCL      ; Missing drive strength and slew rate ;
; M1_DDR2_we_n     ; Missing slew rate                    ;
; D5M_ESETn        ; Missing slew rate                    ;
; D5M_SCLK         ; Missing slew rate                    ;
; D5M_TRIGGER      ; Missing slew rate                    ;
; D5M_XCLKIN       ; Missing slew rate                    ;
; DVI_EDID_WP      ; Missing drive strength and slew rate ;
; DVI_TX_CLK       ; Missing drive strength and slew rate ;
; DVI_TX_CTL[1]    ; Missing drive strength and slew rate ;
; DVI_TX_CTL[2]    ; Missing drive strength and slew rate ;
; DVI_TX_CTL[3]    ; Missing drive strength and slew rate ;
; DVI_TX_D[0]      ; Missing drive strength and slew rate ;
; DVI_TX_D[1]      ; Missing drive strength and slew rate ;
; DVI_TX_D[2]      ; Missing drive strength and slew rate ;
; DVI_TX_D[3]      ; Missing drive strength and slew rate ;
; DVI_TX_D[4]      ; Missing drive strength and slew rate ;
; DVI_TX_D[5]      ; Missing drive strength and slew rate ;
; DVI_TX_D[6]      ; Missing drive strength and slew rate ;
; DVI_TX_D[7]      ; Missing drive strength and slew rate ;
; DVI_TX_D[8]      ; Missing drive strength and slew rate ;
; DVI_TX_D[9]      ; Missing drive strength and slew rate ;
; DVI_TX_D[10]     ; Missing drive strength and slew rate ;
; DVI_TX_D[11]     ; Missing drive strength and slew rate ;
; DVI_TX_D[12]     ; Missing drive strength and slew rate ;
; DVI_TX_D[13]     ; Missing drive strength and slew rate ;
; DVI_TX_D[14]     ; Missing drive strength and slew rate ;
; DVI_TX_D[15]     ; Missing drive strength and slew rate ;
; DVI_TX_D[16]     ; Missing drive strength and slew rate ;
; DVI_TX_D[17]     ; Missing drive strength and slew rate ;
; DVI_TX_D[18]     ; Missing drive strength and slew rate ;
; DVI_TX_D[19]     ; Missing drive strength and slew rate ;
; DVI_TX_D[20]     ; Missing drive strength and slew rate ;
; DVI_TX_D[21]     ; Missing drive strength and slew rate ;
; DVI_TX_D[22]     ; Missing drive strength and slew rate ;
; DVI_TX_D[23]     ; Missing drive strength and slew rate ;
; DVI_TX_DE        ; Missing drive strength and slew rate ;
; DVI_TX_DKEN      ; Missing drive strength and slew rate ;
; DVI_TX_HS        ; Missing drive strength and slew rate ;
; DVI_TX_HTPLG     ; Missing drive strength and slew rate ;
; DVI_TX_ISEL      ; Missing drive strength and slew rate ;
; DVI_TX_MSEN      ; Missing drive strength and slew rate ;
; DVI_TX_PD_N      ; Missing drive strength and slew rate ;
; DVI_TX_SCL       ; Missing drive strength and slew rate ;
; DVI_TX_VS        ; Missing drive strength and slew rate ;
; HSMC_SCL         ; Missing drive strength and slew rate ;
; EXT_IO           ; Missing slew rate                    ;
; TEMP_SMDAT       ; Missing drive strength and slew rate ;
; EEP_SDA          ; Missing drive strength and slew rate ;
; SD_CMD           ; Missing drive strength and slew rate ;
; SD_DAT[0]        ; Missing drive strength and slew rate ;
; SD_DAT[1]        ; Missing drive strength and slew rate ;
; SD_DAT[2]        ; Missing drive strength and slew rate ;
; SD_DAT[3]        ; Missing drive strength and slew rate ;
; ETH_MDIO[0]      ; Missing drive strength and slew rate ;
; ETH_MDIO[1]      ; Missing drive strength and slew rate ;
; ETH_MDIO[2]      ; Missing drive strength and slew rate ;
; ETH_MDIO[3]      ; Missing drive strength and slew rate ;
; ETH_PSE_SDA      ; Missing drive strength and slew rate ;
; FSM_D[0]         ; Missing drive strength and slew rate ;
; FSM_D[1]         ; Missing drive strength and slew rate ;
; FSM_D[2]         ; Missing drive strength and slew rate ;
; FSM_D[3]         ; Missing drive strength and slew rate ;
; FSM_D[4]         ; Missing drive strength and slew rate ;
; FSM_D[5]         ; Missing drive strength and slew rate ;
; FSM_D[6]         ; Missing drive strength and slew rate ;
; FSM_D[7]         ; Missing drive strength and slew rate ;
; FSM_D[8]         ; Missing drive strength and slew rate ;
; FSM_D[9]         ; Missing drive strength and slew rate ;
; FSM_D[10]        ; Missing drive strength and slew rate ;
; FSM_D[11]        ; Missing drive strength and slew rate ;
; FSM_D[12]        ; Missing drive strength and slew rate ;
; FSM_D[13]        ; Missing drive strength and slew rate ;
; FSM_D[14]        ; Missing drive strength and slew rate ;
; FSM_D[15]        ; Missing drive strength and slew rate ;
; OTG_D[0]         ; Missing drive strength and slew rate ;
; OTG_D[1]         ; Missing drive strength and slew rate ;
; OTG_D[2]         ; Missing drive strength and slew rate ;
; OTG_D[3]         ; Missing drive strength and slew rate ;
; OTG_D[4]         ; Missing drive strength and slew rate ;
; OTG_D[5]         ; Missing drive strength and slew rate ;
; OTG_D[6]         ; Missing drive strength and slew rate ;
; OTG_D[7]         ; Missing drive strength and slew rate ;
; OTG_D[8]         ; Missing drive strength and slew rate ;
; OTG_D[9]         ; Missing drive strength and slew rate ;
; OTG_D[10]        ; Missing drive strength and slew rate ;
; OTG_D[11]        ; Missing drive strength and slew rate ;
; OTG_D[12]        ; Missing drive strength and slew rate ;
; OTG_D[13]        ; Missing drive strength and slew rate ;
; OTG_D[14]        ; Missing drive strength and slew rate ;
; OTG_D[15]        ; Missing drive strength and slew rate ;
; OTG_D[16]        ; Missing drive strength and slew rate ;
; OTG_D[17]        ; Missing drive strength and slew rate ;
; OTG_D[18]        ; Missing drive strength and slew rate ;
; OTG_D[19]        ; Missing drive strength and slew rate ;
; OTG_D[20]        ; Missing drive strength and slew rate ;
; OTG_D[21]        ; Missing drive strength and slew rate ;
; OTG_D[22]        ; Missing drive strength and slew rate ;
; OTG_D[23]        ; Missing drive strength and slew rate ;
; OTG_D[24]        ; Missing drive strength and slew rate ;
; OTG_D[25]        ; Missing drive strength and slew rate ;
; OTG_D[26]        ; Missing drive strength and slew rate ;
; OTG_D[27]        ; Missing drive strength and slew rate ;
; OTG_D[28]        ; Missing drive strength and slew rate ;
; OTG_D[29]        ; Missing drive strength and slew rate ;
; OTG_D[30]        ; Missing drive strength and slew rate ;
; OTG_D[31]        ; Missing drive strength and slew rate ;
; M1_DDR2_SDA      ; Missing drive strength and slew rate ;
; DVI_RX_DDCSCL    ; Missing drive strength and slew rate ;
; DVI_RX_DDCSDA    ; Missing drive strength and slew rate ;
; DVI_TX_DDCSCL    ; Missing drive strength and slew rate ;
; DVI_TX_DDCSDA    ; Missing drive strength and slew rate ;
; HSMC_SDA         ; Missing drive strength and slew rate ;
; MAX_I2C_SDAT     ; Missing drive strength and slew rate ;
; D5M_SDATA        ; Missing slew rate                    ;
; DVI_TX_SDA       ; Missing drive strength and slew rate ;
+------------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+--------------------------+--------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                                                ; Action          ; Operation                                         ; Reason                   ; Node Port    ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                              ; Destination Port ; Destination Port Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+--------------------------+--------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[0].dq[0].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Location assignment      ; Q            ;                ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[0].dq[0].dq_pad|gen_ddr_obuf.dq_obuf_inst                            ; OE               ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[0].dq[1].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Location assignment      ; Q            ;                ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[0].dq[1].dq_pad|gen_ddr_obuf.dq_obuf_inst                            ; OE               ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[0].dq[2].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Location assignment      ; Q            ;                ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[0].dq[2].dq_pad|gen_ddr_obuf.dq_obuf_inst                            ; OE               ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[0].dq[3].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Location assignment      ; Q            ;                ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[0].dq[3].dq_pad|gen_ddr_obuf.dq_obuf_inst                            ; OE               ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[0].dq[4].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Location assignment      ; Q            ;                ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[0].dq[4].dq_pad|gen_ddr_obuf.dq_obuf_inst                            ; OE               ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[0].dq[5].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Location assignment      ; Q            ;                ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[0].dq[5].dq_pad|gen_ddr_obuf.dq_obuf_inst                            ; OE               ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[0].dq[6].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Location assignment      ; Q            ;                ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[0].dq[6].dq_pad|gen_ddr_obuf.dq_obuf_inst                            ; OE               ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[0].dq[7].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Location assignment      ; Q            ;                ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[0].dq[7].dq_pad|gen_ddr_obuf.dq_obuf_inst                            ; OE               ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[1].dq[0].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Location assignment      ; Q            ;                ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[1].dq[0].dq_pad|gen_ddr_obuf.dq_obuf_inst                            ; OE               ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[1].dq[1].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Location assignment      ; Q            ;                ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[1].dq[1].dq_pad|gen_ddr_obuf.dq_obuf_inst                            ; OE               ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[1].dq[2].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Location assignment      ; Q            ;                ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[1].dq[2].dq_pad|gen_ddr_obuf.dq_obuf_inst                            ; OE               ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[1].dq[3].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Location assignment      ; Q            ;                ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[1].dq[3].dq_pad|gen_ddr_obuf.dq_obuf_inst                            ; OE               ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[1].dq[4].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Location assignment      ; Q            ;                ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[1].dq[4].dq_pad|gen_ddr_obuf.dq_obuf_inst                            ; OE               ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[1].dq[5].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Location assignment      ; Q            ;                ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[1].dq[5].dq_pad|gen_ddr_obuf.dq_obuf_inst                            ; OE               ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[1].dq[6].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Location assignment      ; Q            ;                ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[1].dq[6].dq_pad|gen_ddr_obuf.dq_obuf_inst                            ; OE               ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[1].dq[7].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Location assignment      ; Q            ;                ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[1].dq[7].dq_pad|gen_ddr_obuf.dq_obuf_inst                            ; OE               ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[2].dq[0].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Location assignment      ; Q            ;                ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[2].dq[0].dq_pad|gen_ddr_obuf.dq_obuf_inst                            ; OE               ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[2].dq[1].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Location assignment      ; Q            ;                ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[2].dq[1].dq_pad|gen_ddr_obuf.dq_obuf_inst                            ; OE               ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[2].dq[2].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Location assignment      ; Q            ;                ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[2].dq[2].dq_pad|gen_ddr_obuf.dq_obuf_inst                            ; OE               ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[2].dq[3].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Location assignment      ; Q            ;                ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[2].dq[3].dq_pad|gen_ddr_obuf.dq_obuf_inst                            ; OE               ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[2].dq[4].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Location assignment      ; Q            ;                ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[2].dq[4].dq_pad|gen_ddr_obuf.dq_obuf_inst                            ; OE               ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[2].dq[5].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Location assignment      ; Q            ;                ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[2].dq[5].dq_pad|gen_ddr_obuf.dq_obuf_inst                            ; OE               ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[2].dq[6].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Location assignment      ; Q            ;                ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[2].dq[6].dq_pad|gen_ddr_obuf.dq_obuf_inst                            ; OE               ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[2].dq[7].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Location assignment      ; Q            ;                ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[2].dq[7].dq_pad|gen_ddr_obuf.dq_obuf_inst                            ; OE               ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[3].dq[0].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Location assignment      ; Q            ;                ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[3].dq[0].dq_pad|gen_ddr_obuf.dq_obuf_inst                            ; OE               ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[3].dq[1].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Location assignment      ; Q            ;                ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[3].dq[1].dq_pad|gen_ddr_obuf.dq_obuf_inst                            ; OE               ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[3].dq[2].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Location assignment      ; Q            ;                ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[3].dq[2].dq_pad|gen_ddr_obuf.dq_obuf_inst                            ; OE               ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[3].dq[3].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Location assignment      ; Q            ;                ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[3].dq[3].dq_pad|gen_ddr_obuf.dq_obuf_inst                            ; OE               ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[3].dq[4].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Location assignment      ; Q            ;                ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[3].dq[4].dq_pad|gen_ddr_obuf.dq_obuf_inst                            ; OE               ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[3].dq[5].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Location assignment      ; Q            ;                ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[3].dq[5].dq_pad|gen_ddr_obuf.dq_obuf_inst                            ; OE               ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[3].dq[6].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Location assignment      ; Q            ;                ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[3].dq[6].dq_pad|gen_ddr_obuf.dq_obuf_inst                            ; OE               ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[3].dq[7].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Location assignment      ; Q            ;                ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[3].dq[7].dq_pad|gen_ddr_obuf.dq_obuf_inst                            ; OE               ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[4].dq[0].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Location assignment      ; Q            ;                ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[4].dq[0].dq_pad|gen_ddr_obuf.dq_obuf_inst                            ; OE               ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[4].dq[1].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Location assignment      ; Q            ;                ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[4].dq[1].dq_pad|gen_ddr_obuf.dq_obuf_inst                            ; OE               ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[4].dq[2].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Location assignment      ; Q            ;                ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[4].dq[2].dq_pad|gen_ddr_obuf.dq_obuf_inst                            ; OE               ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[4].dq[3].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Location assignment      ; Q            ;                ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[4].dq[3].dq_pad|gen_ddr_obuf.dq_obuf_inst                            ; OE               ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[4].dq[4].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Location assignment      ; Q            ;                ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[4].dq[4].dq_pad|gen_ddr_obuf.dq_obuf_inst                            ; OE               ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[4].dq[5].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Location assignment      ; Q            ;                ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[4].dq[5].dq_pad|gen_ddr_obuf.dq_obuf_inst                            ; OE               ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[4].dq[6].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Location assignment      ; Q            ;                ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[4].dq[6].dq_pad|gen_ddr_obuf.dq_obuf_inst                            ; OE               ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[4].dq[7].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Location assignment      ; Q            ;                ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[4].dq[7].dq_pad|gen_ddr_obuf.dq_obuf_inst                            ; OE               ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[5].dq[0].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Location assignment      ; Q            ;                ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[5].dq[0].dq_pad|gen_ddr_obuf.dq_obuf_inst                            ; OE               ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[5].dq[1].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Location assignment      ; Q            ;                ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[5].dq[1].dq_pad|gen_ddr_obuf.dq_obuf_inst                            ; OE               ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[5].dq[2].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Location assignment      ; Q            ;                ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[5].dq[2].dq_pad|gen_ddr_obuf.dq_obuf_inst                            ; OE               ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[5].dq[3].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Location assignment      ; Q            ;                ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[5].dq[3].dq_pad|gen_ddr_obuf.dq_obuf_inst                            ; OE               ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[5].dq[4].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Location assignment      ; Q            ;                ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[5].dq[4].dq_pad|gen_ddr_obuf.dq_obuf_inst                            ; OE               ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[5].dq[5].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Location assignment      ; Q            ;                ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[5].dq[5].dq_pad|gen_ddr_obuf.dq_obuf_inst                            ; OE               ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[5].dq[6].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Location assignment      ; Q            ;                ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[5].dq[6].dq_pad|gen_ddr_obuf.dq_obuf_inst                            ; OE               ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[5].dq[7].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Location assignment      ; Q            ;                ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[5].dq[7].dq_pad|gen_ddr_obuf.dq_obuf_inst                            ; OE               ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[6].dq[0].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Location assignment      ; Q            ;                ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[6].dq[0].dq_pad|gen_ddr_obuf.dq_obuf_inst                            ; OE               ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[6].dq[1].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Location assignment      ; Q            ;                ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[6].dq[1].dq_pad|gen_ddr_obuf.dq_obuf_inst                            ; OE               ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[6].dq[2].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Location assignment      ; Q            ;                ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[6].dq[2].dq_pad|gen_ddr_obuf.dq_obuf_inst                            ; OE               ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[6].dq[3].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Location assignment      ; Q            ;                ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[6].dq[3].dq_pad|gen_ddr_obuf.dq_obuf_inst                            ; OE               ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[6].dq[4].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Location assignment      ; Q            ;                ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[6].dq[4].dq_pad|gen_ddr_obuf.dq_obuf_inst                            ; OE               ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[6].dq[5].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Location assignment      ; Q            ;                ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[6].dq[5].dq_pad|gen_ddr_obuf.dq_obuf_inst                            ; OE               ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[6].dq[6].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Location assignment      ; Q            ;                ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[6].dq[6].dq_pad|gen_ddr_obuf.dq_obuf_inst                            ; OE               ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[6].dq[7].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Location assignment      ; Q            ;                ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[6].dq[7].dq_pad|gen_ddr_obuf.dq_obuf_inst                            ; OE               ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[7].dq[0].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Location assignment      ; Q            ;                ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[7].dq[0].dq_pad|gen_ddr_obuf.dq_obuf_inst                            ; OE               ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[7].dq[1].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Location assignment      ; Q            ;                ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[7].dq[1].dq_pad|gen_ddr_obuf.dq_obuf_inst                            ; OE               ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[7].dq[2].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Location assignment      ; Q            ;                ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[7].dq[2].dq_pad|gen_ddr_obuf.dq_obuf_inst                            ; OE               ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[7].dq[3].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Location assignment      ; Q            ;                ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[7].dq[3].dq_pad|gen_ddr_obuf.dq_obuf_inst                            ; OE               ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[7].dq[4].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Location assignment      ; Q            ;                ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[7].dq[4].dq_pad|gen_ddr_obuf.dq_obuf_inst                            ; OE               ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[7].dq[5].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Location assignment      ; Q            ;                ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[7].dq[5].dq_pad|gen_ddr_obuf.dq_obuf_inst                            ; OE               ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[7].dq[6].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Location assignment      ; Q            ;                ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[7].dq[6].dq_pad|gen_ddr_obuf.dq_obuf_inst                            ; OE               ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[7].dq[7].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Location assignment      ; Q            ;                ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[7].dq[7].dq_pad|gen_ddr_obuf.dq_obuf_inst                            ; OE               ;                       ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|Mux8~1                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|Mux8~1DUPLICATE                                                                                                                                                                                             ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_avalon_if:avalon_if_inst|avalon_read_req                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_avalon_if:avalon_if_inst|avalon_read_req~DUPLICATE ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[2][1]~14                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[2][1]~14DUPLICATE    ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[6][10]~313                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[6][10]~313DUPLICATE  ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[7][34]~310                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[7][34]~310DUPLICATE  ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|write_req_to_cmd_queue~0                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|write_req_to_cmd_queue~0DUPLICATE                           ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|proper_beats_in_fifo[2]~1                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|proper_beats_in_fifo[2]~1DUPLICATE                ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ddr.addr[2].addr_struct|ac_h_r                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ddr.addr[2].addr_struct|ac_h_r~DUPLICATE                      ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|rdp_reset_req_n[0]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|rdp_reset_req_n[0]~DUPLICATE                                                                           ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[4].poa|rd_addr[0]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[4].poa|rd_addr[0]~DUPLICATE                                                           ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[6].poa|rd_addr[0]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[6].poa|rd_addr[0]~DUPLICATE                                                           ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[7].poa|rd_addr[0]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[7].poa|rd_addr[0]~DUPLICATE                                                           ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[7].poa|rd_addr[3]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[7].poa|rd_addr[3]~DUPLICATE                                                           ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[4].rdp|rd_ram_wr_addr[2]                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[4].rdp|rd_ram_wr_addr[2]~DUPLICATE                                                ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[4].rdp|rd_ram_wr_addr[3]                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[4].rdp|rd_ram_wr_addr[3]~DUPLICATE                                                ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[5].rdp|rd_ram_wr_addr[1]                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[5].rdp|rd_ram_wr_addr[1]~DUPLICATE                                                ;                  ;                       ;
; ddr2_multi_port:u8|ddr2_multi_port_burst_1:the_ddr2_multi_port_burst_1|LessThan0~0                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; ddr2_multi_port:u8|ddr2_multi_port_burst_1:the_ddr2_multi_port_burst_1|LessThan0~0DUPLICATE                                                                                                                                                                                                   ;                  ;                       ;
; ddr2_multi_port:u8|ddr2_multi_port_burst_1:the_ddr2_multi_port_burst_1|dbs_adjusted_upstream_burstcount[3]~0                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; ddr2_multi_port:u8|ddr2_multi_port_burst_1:the_ddr2_multi_port_burst_1|dbs_adjusted_upstream_burstcount[3]~0DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; ddr2_multi_port:u8|ddr2_multi_port_burst_1:the_ddr2_multi_port_burst_1|dbs_adjusted_upstream_burstcount[3]~5                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; ddr2_multi_port:u8|ddr2_multi_port_burst_1:the_ddr2_multi_port_burst_1|dbs_adjusted_upstream_burstcount[3]~5DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; ddr2_multi_port:u8|ddr2_multi_port_burst_1:the_ddr2_multi_port_burst_1|dbs_adjusted_upstream_burstcount[4]~12                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; ddr2_multi_port:u8|ddr2_multi_port_burst_1:the_ddr2_multi_port_burst_1|dbs_adjusted_upstream_burstcount[4]~12DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ddr2_multi_port:u8|ddr2_multi_port_burst_1:the_ddr2_multi_port_burst_1|downstream_burstdone~0                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; ddr2_multi_port:u8|ddr2_multi_port_burst_1:the_ddr2_multi_port_burst_1|downstream_burstdone~0DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; ddr2_multi_port:u8|ddr2_multi_port_burst_1:the_ddr2_multi_port_burst_1|downstream_write_reg                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; ddr2_multi_port:u8|ddr2_multi_port_burst_1:the_ddr2_multi_port_burst_1|downstream_write_reg~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; ddr2_multi_port:u8|ddr2_multi_port_burst_1:the_ddr2_multi_port_burst_1|downstream_write_reg~0                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; ddr2_multi_port:u8|ddr2_multi_port_burst_1:the_ddr2_multi_port_burst_1|downstream_write_reg~0DUPLICATE                                                                                                                                                                                        ;                  ;                       ;
; ddr2_multi_port:u8|ddr2_multi_port_burst_1:the_ddr2_multi_port_burst_1|pending_register_enable                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; ddr2_multi_port:u8|ddr2_multi_port_burst_1:the_ddr2_multi_port_burst_1|pending_register_enable~DUPLICATE                                                                                                                                                                                      ;                  ;                       ;
; ddr2_multi_port:u8|ddr2_multi_port_burst_1:the_ddr2_multi_port_burst_1|registered_read_write_dbs_adjusted_upstream_burstcount[3]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; ddr2_multi_port:u8|ddr2_multi_port_burst_1:the_ddr2_multi_port_burst_1|registered_read_write_dbs_adjusted_upstream_burstcount[3]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; ddr2_multi_port:u8|ddr2_multi_port_burst_1:the_ddr2_multi_port_burst_1|registered_read_write_dbs_adjusted_upstream_burstcount[4]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; ddr2_multi_port:u8|ddr2_multi_port_burst_1:the_ddr2_multi_port_burst_1|registered_read_write_dbs_adjusted_upstream_burstcount[4]~DUPLICATE                                                                                                                                                    ;                  ;                       ;
; ddr2_multi_port:u8|ddr2_multi_port_burst_1:the_ddr2_multi_port_burst_1|transactions_remaining[2]~1                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; ddr2_multi_port:u8|ddr2_multi_port_burst_1:the_ddr2_multi_port_burst_1|transactions_remaining[2]~1DUPLICATE                                                                                                                                                                                   ;                  ;                       ;
; ddr2_multi_port:u8|ddr2_multi_port_burst_1_downstream_arbitrator:the_ddr2_multi_port_burst_1_downstream|r_0~1                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; ddr2_multi_port:u8|ddr2_multi_port_burst_1_downstream_arbitrator:the_ddr2_multi_port_burst_1_downstream|r_0~1DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|Add0~0                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|Add0~0DUPLICATE                                                                                                                                                                                                                             ;                  ;                       ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|ddr2_multi_port_burst_0_downstream_granted_ddr2_s1~0                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|ddr2_multi_port_burst_0_downstream_granted_ddr2_s1~0DUPLICATE                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|ddr2_multi_port_burst_1_downstream_granted_ddr2_s1~0                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|ddr2_multi_port_burst_1_downstream_granted_ddr2_s1~0DUPLICATE                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|ddr2_s1_address[1]~7                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|ddr2_s1_address[1]~7DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|ddr2_s1_burstcount[1]~4                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|ddr2_s1_burstcount[1]~4DUPLICATE                                                                                                                                                                                                            ;                  ;                       ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|ddr2_s1_byteenable[3]~6                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|ddr2_s1_byteenable[3]~6DUPLICATE                                                                                                                                                                                                            ;                  ;                       ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|ddr2_s1_byteenable[7]~2                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|ddr2_s1_byteenable[7]~2DUPLICATE                                                                                                                                                                                                            ;                  ;                       ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|ddr2_s1_slavearbiterlockenable                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|ddr2_s1_slavearbiterlockenable~DUPLICATE                                                                                                                                                                                                    ;                  ;                       ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|ddr2_s1_slavearbiterlockenable~2                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|ddr2_s1_slavearbiterlockenable~2DUPLICATE                                                                                                                                                                                                   ;                  ;                       ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|ddr2_s1_writedata[4]~18                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|ddr2_s1_writedata[4]~18DUPLICATE                                                                                                                                                                                                            ;                  ;                       ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|ddr2_s1_writedata[6]~26                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|ddr2_s1_writedata[6]~26DUPLICATE                                                                                                                                                                                                            ;                  ;                       ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|ddr2_s1_writedata[10]~42                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|ddr2_s1_writedata[10]~42DUPLICATE                                                                                                                                                                                                           ;                  ;                       ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|ddr2_s1_writedata[11]~46                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|ddr2_s1_writedata[11]~46DUPLICATE                                                                                                                                                                                                           ;                  ;                       ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|ddr2_s1_writedata[14]~58                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|ddr2_s1_writedata[14]~58DUPLICATE                                                                                                                                                                                                           ;                  ;                       ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|ddr2_s1_writedata[15]~62                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|ddr2_s1_writedata[15]~62DUPLICATE                                                                                                                                                                                                           ;                  ;                       ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|ddr2_s1_writedata[64]~0                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|ddr2_s1_writedata[64]~0DUPLICATE                                                                                                                                                                                                            ;                  ;                       ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|ddr2_s1_writedata[142]~59                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|ddr2_s1_writedata[142]~59DUPLICATE                                                                                                                                                                                                          ;                  ;                       ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|ddr2_s1_writedata[196]~17                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|ddr2_s1_writedata[196]~17DUPLICATE                                                                                                                                                                                                          ;                  ;                       ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|ddr2_s1_writedata[201]~37                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;              ;                ; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|ddr2_s1_writedata[201]~37DUPLICATE                                                                                                                                                                                                          ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[0]~FITTER_CREATED_COMB_LOGIC                    ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[0]~FITTER_CREATED_COMB_LOGIC_10                 ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[0]~FITTER_CREATED_COMB_LOGIC_11                 ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[0]~FITTER_CREATED_COMB_LOGIC_12                 ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[0]~FITTER_CREATED_MLAB_CELL0                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[0]~FITTER_CREATED_MLAB_CELL1                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[0]~FITTER_CREATED_MLAB_CELL2                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[0]~FITTER_CREATED_MLAB_CELL3                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[1]~FITTER_CREATED_MLAB_CELL0                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[1]~FITTER_CREATED_MLAB_CELL1                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[1]~FITTER_CREATED_MLAB_CELL2                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[1]~FITTER_CREATED_MLAB_CELL3                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[2]~FITTER_CREATED_MLAB_CELL0                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[2]~FITTER_CREATED_MLAB_CELL1                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[2]~FITTER_CREATED_MLAB_CELL2                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[2]~FITTER_CREATED_MLAB_CELL3                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[3]~FITTER_CREATED_MLAB_CELL0                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[3]~FITTER_CREATED_MLAB_CELL1                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[3]~FITTER_CREATED_MLAB_CELL2                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[3]~FITTER_CREATED_MLAB_CELL3                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[4]~FITTER_CREATED_MLAB_CELL0                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[4]~FITTER_CREATED_MLAB_CELL1                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[4]~FITTER_CREATED_MLAB_CELL2                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[4]~FITTER_CREATED_MLAB_CELL3                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[5]~FITTER_CREATED_MLAB_CELL0                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[5]~FITTER_CREATED_MLAB_CELL1                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[5]~FITTER_CREATED_MLAB_CELL2                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[5]~FITTER_CREATED_MLAB_CELL3                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[6]~FITTER_CREATED_MLAB_CELL0                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[6]~FITTER_CREATED_MLAB_CELL1                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[6]~FITTER_CREATED_MLAB_CELL2                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[6]~FITTER_CREATED_MLAB_CELL3                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[7]~FITTER_CREATED_MLAB_CELL0                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[7]~FITTER_CREATED_MLAB_CELL1                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[7]~FITTER_CREATED_MLAB_CELL2                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[7]~FITTER_CREATED_MLAB_CELL3                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[8]~FITTER_CREATED_MLAB_CELL0                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[8]~FITTER_CREATED_MLAB_CELL1                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[8]~FITTER_CREATED_MLAB_CELL2                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[8]~FITTER_CREATED_MLAB_CELL3                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[9]~FITTER_CREATED_MLAB_CELL0                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[9]~FITTER_CREATED_MLAB_CELL1                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[9]~FITTER_CREATED_MLAB_CELL2                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[9]~FITTER_CREATED_MLAB_CELL3                    ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[10]~FITTER_CREATED_COMB_LOGIC                   ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[10]~FITTER_CREATED_COMB_LOGIC_22                ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[10]~FITTER_CREATED_COMB_LOGIC_23                ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[10]~FITTER_CREATED_COMB_LOGIC_24                ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[10]~FITTER_CREATED_MLAB_CELL0                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[10]~FITTER_CREATED_MLAB_CELL1                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[10]~FITTER_CREATED_MLAB_CELL2                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[10]~FITTER_CREATED_MLAB_CELL3                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[11]~FITTER_CREATED_MLAB_CELL0                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[11]~FITTER_CREATED_MLAB_CELL1                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[11]~FITTER_CREATED_MLAB_CELL2                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[11]~FITTER_CREATED_MLAB_CELL3                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[12]~FITTER_CREATED_COMB_LOGIC                   ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[12]~FITTER_CREATED_COMB_LOGIC_25                ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[12]~FITTER_CREATED_COMB_LOGIC_26                ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[12]~FITTER_CREATED_COMB_LOGIC_27                ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[12]~FITTER_CREATED_MLAB_CELL0                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[12]~FITTER_CREATED_MLAB_CELL1                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[12]~FITTER_CREATED_MLAB_CELL2                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[12]~FITTER_CREATED_MLAB_CELL3                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[13]~FITTER_CREATED_MLAB_CELL0                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[13]~FITTER_CREATED_MLAB_CELL1                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[13]~FITTER_CREATED_MLAB_CELL2                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[13]~FITTER_CREATED_MLAB_CELL3                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[14]~FITTER_CREATED_COMB_LOGIC                   ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[14]~FITTER_CREATED_COMB_LOGIC_28                ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[14]~FITTER_CREATED_COMB_LOGIC_29                ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[14]~FITTER_CREATED_COMB_LOGIC_30                ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[14]~FITTER_CREATED_MLAB_CELL0                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[14]~FITTER_CREATED_MLAB_CELL1                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[14]~FITTER_CREATED_MLAB_CELL2                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[14]~FITTER_CREATED_MLAB_CELL3                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[15]~FITTER_CREATED_MLAB_CELL0                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[15]~FITTER_CREATED_MLAB_CELL1                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[15]~FITTER_CREATED_MLAB_CELL2                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[15]~FITTER_CREATED_MLAB_CELL3                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[16]~FITTER_CREATED_MLAB_CELL0                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[16]~FITTER_CREATED_MLAB_CELL1                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[16]~FITTER_CREATED_MLAB_CELL2                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[16]~FITTER_CREATED_MLAB_CELL3                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[17]~FITTER_CREATED_MLAB_CELL0                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[17]~FITTER_CREATED_MLAB_CELL1                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[17]~FITTER_CREATED_MLAB_CELL2                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[17]~FITTER_CREATED_MLAB_CELL3                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[18]~FITTER_CREATED_MLAB_CELL0                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[18]~FITTER_CREATED_MLAB_CELL1                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[18]~FITTER_CREATED_MLAB_CELL2                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[18]~FITTER_CREATED_MLAB_CELL3                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[64]~FITTER_CREATED_MLAB_CELL0                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[64]~FITTER_CREATED_MLAB_CELL1                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[64]~FITTER_CREATED_MLAB_CELL2                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[64]~FITTER_CREATED_MLAB_CELL3                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[65]~FITTER_CREATED_MLAB_CELL0                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[65]~FITTER_CREATED_MLAB_CELL1                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[65]~FITTER_CREATED_MLAB_CELL2                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[65]~FITTER_CREATED_MLAB_CELL3                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[66]~FITTER_CREATED_MLAB_CELL0                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[66]~FITTER_CREATED_MLAB_CELL1                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[66]~FITTER_CREATED_MLAB_CELL2                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[66]~FITTER_CREATED_MLAB_CELL3                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[67]~FITTER_CREATED_MLAB_CELL0                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[67]~FITTER_CREATED_MLAB_CELL1                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[67]~FITTER_CREATED_MLAB_CELL2                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[67]~FITTER_CREATED_MLAB_CELL3                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[68]~FITTER_CREATED_MLAB_CELL0                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[68]~FITTER_CREATED_MLAB_CELL1                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[68]~FITTER_CREATED_MLAB_CELL2                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[68]~FITTER_CREATED_MLAB_CELL3                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[69]~FITTER_CREATED_MLAB_CELL0                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[69]~FITTER_CREATED_MLAB_CELL1                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[69]~FITTER_CREATED_MLAB_CELL2                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[69]~FITTER_CREATED_MLAB_CELL3                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[70]~FITTER_CREATED_MLAB_CELL0                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[70]~FITTER_CREATED_MLAB_CELL1                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[70]~FITTER_CREATED_MLAB_CELL2                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[70]~FITTER_CREATED_MLAB_CELL3                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[71]~FITTER_CREATED_MLAB_CELL0                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[71]~FITTER_CREATED_MLAB_CELL1                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[71]~FITTER_CREATED_MLAB_CELL2                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[71]~FITTER_CREATED_MLAB_CELL3                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[72]~FITTER_CREATED_MLAB_CELL0                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[72]~FITTER_CREATED_MLAB_CELL1                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[72]~FITTER_CREATED_MLAB_CELL2                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[72]~FITTER_CREATED_MLAB_CELL3                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[73]~FITTER_CREATED_MLAB_CELL0                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[73]~FITTER_CREATED_MLAB_CELL1                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[73]~FITTER_CREATED_MLAB_CELL2                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[73]~FITTER_CREATED_MLAB_CELL3                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[74]~FITTER_CREATED_MLAB_CELL0                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[74]~FITTER_CREATED_MLAB_CELL1                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[74]~FITTER_CREATED_MLAB_CELL2                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[74]~FITTER_CREATED_MLAB_CELL3                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[75]~FITTER_CREATED_MLAB_CELL0                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[75]~FITTER_CREATED_MLAB_CELL1                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[75]~FITTER_CREATED_MLAB_CELL2                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[75]~FITTER_CREATED_MLAB_CELL3                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[76]~FITTER_CREATED_MLAB_CELL0                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[76]~FITTER_CREATED_MLAB_CELL1                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[76]~FITTER_CREATED_MLAB_CELL2                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[76]~FITTER_CREATED_MLAB_CELL3                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[77]~FITTER_CREATED_MLAB_CELL0                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[77]~FITTER_CREATED_MLAB_CELL1                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[77]~FITTER_CREATED_MLAB_CELL2                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[77]~FITTER_CREATED_MLAB_CELL3                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[78]~FITTER_CREATED_MLAB_CELL0                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[78]~FITTER_CREATED_MLAB_CELL1                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[78]~FITTER_CREATED_MLAB_CELL2                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[78]~FITTER_CREATED_MLAB_CELL3                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[79]~FITTER_CREATED_MLAB_CELL0                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[79]~FITTER_CREATED_MLAB_CELL1                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[79]~FITTER_CREATED_MLAB_CELL2                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[79]~FITTER_CREATED_MLAB_CELL3                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[80]~FITTER_CREATED_MLAB_CELL0                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[80]~FITTER_CREATED_MLAB_CELL1                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[80]~FITTER_CREATED_MLAB_CELL2                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[80]~FITTER_CREATED_MLAB_CELL3                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[81]~FITTER_CREATED_MLAB_CELL0                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[81]~FITTER_CREATED_MLAB_CELL1                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[81]~FITTER_CREATED_MLAB_CELL2                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[81]~FITTER_CREATED_MLAB_CELL3                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[82]~FITTER_CREATED_MLAB_CELL0                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[82]~FITTER_CREATED_MLAB_CELL1                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[82]~FITTER_CREATED_MLAB_CELL2                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[82]~FITTER_CREATED_MLAB_CELL3                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[83]~FITTER_CREATED_MLAB_CELL0                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[83]~FITTER_CREATED_MLAB_CELL1                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[83]~FITTER_CREATED_MLAB_CELL2                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[83]~FITTER_CREATED_MLAB_CELL3                   ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[128]~FITTER_CREATED_MLAB_CELL0                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[128]~FITTER_CREATED_MLAB_CELL1                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[128]~FITTER_CREATED_MLAB_CELL2                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[128]~FITTER_CREATED_MLAB_CELL3                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[129]~FITTER_CREATED_MLAB_CELL0                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[129]~FITTER_CREATED_MLAB_CELL1                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[129]~FITTER_CREATED_MLAB_CELL2                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[129]~FITTER_CREATED_MLAB_CELL3                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[130]~FITTER_CREATED_COMB_LOGIC                  ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[130]~FITTER_CREATED_COMB_LOGIC_13               ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[130]~FITTER_CREATED_COMB_LOGIC_14               ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[130]~FITTER_CREATED_COMB_LOGIC_15               ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[130]~FITTER_CREATED_MLAB_CELL0                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[130]~FITTER_CREATED_MLAB_CELL1                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[130]~FITTER_CREATED_MLAB_CELL2                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[130]~FITTER_CREATED_MLAB_CELL3                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[131]~FITTER_CREATED_MLAB_CELL0                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[131]~FITTER_CREATED_MLAB_CELL1                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[131]~FITTER_CREATED_MLAB_CELL2                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[131]~FITTER_CREATED_MLAB_CELL3                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[132]~FITTER_CREATED_COMB_LOGIC                  ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[132]~FITTER_CREATED_COMB_LOGIC_16               ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[132]~FITTER_CREATED_COMB_LOGIC_17               ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[132]~FITTER_CREATED_COMB_LOGIC_18               ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[132]~FITTER_CREATED_MLAB_CELL0                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[132]~FITTER_CREATED_MLAB_CELL1                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[132]~FITTER_CREATED_MLAB_CELL2                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[132]~FITTER_CREATED_MLAB_CELL3                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[133]~FITTER_CREATED_MLAB_CELL0                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[133]~FITTER_CREATED_MLAB_CELL1                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[133]~FITTER_CREATED_MLAB_CELL2                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[133]~FITTER_CREATED_MLAB_CELL3                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[134]~FITTER_CREATED_MLAB_CELL0                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[134]~FITTER_CREATED_MLAB_CELL1                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[134]~FITTER_CREATED_MLAB_CELL2                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[134]~FITTER_CREATED_MLAB_CELL3                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[135]~FITTER_CREATED_COMB_LOGIC                  ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[135]~FITTER_CREATED_COMB_LOGIC_19               ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[135]~FITTER_CREATED_COMB_LOGIC_20               ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[135]~FITTER_CREATED_COMB_LOGIC_21               ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[135]~FITTER_CREATED_MLAB_CELL0                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[135]~FITTER_CREATED_MLAB_CELL1                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[135]~FITTER_CREATED_MLAB_CELL2                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[135]~FITTER_CREATED_MLAB_CELL3                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[136]~FITTER_CREATED_MLAB_CELL0                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[136]~FITTER_CREATED_MLAB_CELL1                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[136]~FITTER_CREATED_MLAB_CELL2                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[136]~FITTER_CREATED_MLAB_CELL3                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[137]~FITTER_CREATED_MLAB_CELL0                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[137]~FITTER_CREATED_MLAB_CELL1                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[137]~FITTER_CREATED_MLAB_CELL2                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[137]~FITTER_CREATED_MLAB_CELL3                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[138]~FITTER_CREATED_MLAB_CELL0                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[138]~FITTER_CREATED_MLAB_CELL1                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[138]~FITTER_CREATED_MLAB_CELL2                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[138]~FITTER_CREATED_MLAB_CELL3                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[139]~FITTER_CREATED_MLAB_CELL0                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[139]~FITTER_CREATED_MLAB_CELL1                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[139]~FITTER_CREATED_MLAB_CELL2                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[139]~FITTER_CREATED_MLAB_CELL3                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[140]~FITTER_CREATED_MLAB_CELL0                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[140]~FITTER_CREATED_MLAB_CELL1                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[140]~FITTER_CREATED_MLAB_CELL2                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[140]~FITTER_CREATED_MLAB_CELL3                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[141]~FITTER_CREATED_MLAB_CELL0                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[141]~FITTER_CREATED_MLAB_CELL1                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[141]~FITTER_CREATED_MLAB_CELL2                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[141]~FITTER_CREATED_MLAB_CELL3                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[142]~FITTER_CREATED_MLAB_CELL0                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[142]~FITTER_CREATED_MLAB_CELL1                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[142]~FITTER_CREATED_MLAB_CELL2                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[142]~FITTER_CREATED_MLAB_CELL3                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[143]~FITTER_CREATED_MLAB_CELL0                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[143]~FITTER_CREATED_MLAB_CELL1                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[143]~FITTER_CREATED_MLAB_CELL2                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[143]~FITTER_CREATED_MLAB_CELL3                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[144]~FITTER_CREATED_MLAB_CELL0                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[144]~FITTER_CREATED_MLAB_CELL1                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[144]~FITTER_CREATED_MLAB_CELL2                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[144]~FITTER_CREATED_MLAB_CELL3                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[145]~FITTER_CREATED_COMB_LOGIC                  ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[145]~FITTER_CREATED_COMB_LOGIC_31               ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[145]~FITTER_CREATED_COMB_LOGIC_32               ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[145]~FITTER_CREATED_COMB_LOGIC_33               ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[145]~FITTER_CREATED_MLAB_CELL0                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[145]~FITTER_CREATED_MLAB_CELL1                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[145]~FITTER_CREATED_MLAB_CELL2                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[145]~FITTER_CREATED_MLAB_CELL3                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[146]~FITTER_CREATED_MLAB_CELL0                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[146]~FITTER_CREATED_MLAB_CELL1                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[146]~FITTER_CREATED_MLAB_CELL2                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[146]~FITTER_CREATED_MLAB_CELL3                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[192]~FITTER_CREATED_MLAB_CELL0                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[192]~FITTER_CREATED_MLAB_CELL1                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[192]~FITTER_CREATED_MLAB_CELL2                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[192]~FITTER_CREATED_MLAB_CELL3                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[193]~FITTER_CREATED_MLAB_CELL0                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[193]~FITTER_CREATED_MLAB_CELL1                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[193]~FITTER_CREATED_MLAB_CELL2                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[193]~FITTER_CREATED_MLAB_CELL3                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[194]~FITTER_CREATED_MLAB_CELL0                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[194]~FITTER_CREATED_MLAB_CELL1                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[194]~FITTER_CREATED_MLAB_CELL2                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[194]~FITTER_CREATED_MLAB_CELL3                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[195]~FITTER_CREATED_MLAB_CELL0                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[195]~FITTER_CREATED_MLAB_CELL1                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[195]~FITTER_CREATED_MLAB_CELL2                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[195]~FITTER_CREATED_MLAB_CELL3                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[196]~FITTER_CREATED_MLAB_CELL0                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[196]~FITTER_CREATED_MLAB_CELL1                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[196]~FITTER_CREATED_MLAB_CELL2                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[196]~FITTER_CREATED_MLAB_CELL3                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[197]~FITTER_CREATED_MLAB_CELL0                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[197]~FITTER_CREATED_MLAB_CELL1                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[197]~FITTER_CREATED_MLAB_CELL2                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[197]~FITTER_CREATED_MLAB_CELL3                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[198]~FITTER_CREATED_MLAB_CELL0                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[198]~FITTER_CREATED_MLAB_CELL1                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[198]~FITTER_CREATED_MLAB_CELL2                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[198]~FITTER_CREATED_MLAB_CELL3                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[199]~FITTER_CREATED_MLAB_CELL0                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[199]~FITTER_CREATED_MLAB_CELL1                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[199]~FITTER_CREATED_MLAB_CELL2                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[199]~FITTER_CREATED_MLAB_CELL3                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[200]~FITTER_CREATED_MLAB_CELL0                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[200]~FITTER_CREATED_MLAB_CELL1                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[200]~FITTER_CREATED_MLAB_CELL2                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[200]~FITTER_CREATED_MLAB_CELL3                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[201]~FITTER_CREATED_MLAB_CELL0                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[201]~FITTER_CREATED_MLAB_CELL1                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[201]~FITTER_CREATED_MLAB_CELL2                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[201]~FITTER_CREATED_MLAB_CELL3                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[202]~FITTER_CREATED_MLAB_CELL0                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[202]~FITTER_CREATED_MLAB_CELL1                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[202]~FITTER_CREATED_MLAB_CELL2                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[202]~FITTER_CREATED_MLAB_CELL3                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[203]~FITTER_CREATED_MLAB_CELL0                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[203]~FITTER_CREATED_MLAB_CELL1                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[203]~FITTER_CREATED_MLAB_CELL2                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[203]~FITTER_CREATED_MLAB_CELL3                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[204]~FITTER_CREATED_MLAB_CELL0                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[204]~FITTER_CREATED_MLAB_CELL1                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[204]~FITTER_CREATED_MLAB_CELL2                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[204]~FITTER_CREATED_MLAB_CELL3                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[205]~FITTER_CREATED_MLAB_CELL0                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[205]~FITTER_CREATED_MLAB_CELL1                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[205]~FITTER_CREATED_MLAB_CELL2                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[205]~FITTER_CREATED_MLAB_CELL3                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[206]~FITTER_CREATED_MLAB_CELL0                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[206]~FITTER_CREATED_MLAB_CELL1                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[206]~FITTER_CREATED_MLAB_CELL2                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[206]~FITTER_CREATED_MLAB_CELL3                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[207]~FITTER_CREATED_MLAB_CELL0                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[207]~FITTER_CREATED_MLAB_CELL1                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[207]~FITTER_CREATED_MLAB_CELL2                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[207]~FITTER_CREATED_MLAB_CELL3                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[208]~FITTER_CREATED_MLAB_CELL0                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[208]~FITTER_CREATED_MLAB_CELL1                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[208]~FITTER_CREATED_MLAB_CELL2                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[208]~FITTER_CREATED_MLAB_CELL3                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[209]~FITTER_CREATED_MLAB_CELL0                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[209]~FITTER_CREATED_MLAB_CELL1                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[209]~FITTER_CREATED_MLAB_CELL2                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[209]~FITTER_CREATED_MLAB_CELL3                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[210]~FITTER_CREATED_MLAB_CELL0                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[210]~FITTER_CREATED_MLAB_CELL1                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[210]~FITTER_CREATED_MLAB_CELL2                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[210]~FITTER_CREATED_MLAB_CELL3                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[211]~FITTER_CREATED_MLAB_CELL0                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[211]~FITTER_CREATED_MLAB_CELL1                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[211]~FITTER_CREATED_MLAB_CELL2                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[211]~FITTER_CREATED_MLAB_CELL3                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[256]~FITTER_CREATED_MLAB_CELL0                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[256]~FITTER_CREATED_MLAB_CELL1                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[256]~FITTER_CREATED_MLAB_CELL2                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[256]~FITTER_CREATED_MLAB_CELL3                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[257]~FITTER_CREATED_COMB_LOGIC                  ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[257]~FITTER_CREATED_COMB_LOGIC_7                ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[257]~FITTER_CREATED_COMB_LOGIC_8                ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[257]~FITTER_CREATED_COMB_LOGIC_9                ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[257]~FITTER_CREATED_MLAB_CELL0                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[257]~FITTER_CREATED_MLAB_CELL1                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[257]~FITTER_CREATED_MLAB_CELL2                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[257]~FITTER_CREATED_MLAB_CELL3                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[258]~FITTER_CREATED_MLAB_CELL0                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[258]~FITTER_CREATED_MLAB_CELL1                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[258]~FITTER_CREATED_MLAB_CELL2                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[258]~FITTER_CREATED_MLAB_CELL3                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[259]~FITTER_CREATED_COMB_LOGIC                  ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[259]~FITTER_CREATED_COMB_LOGIC_4                ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[259]~FITTER_CREATED_COMB_LOGIC_5                ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[259]~FITTER_CREATED_COMB_LOGIC_6                ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[259]~FITTER_CREATED_MLAB_CELL0                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[259]~FITTER_CREATED_MLAB_CELL1                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[259]~FITTER_CREATED_MLAB_CELL2                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[259]~FITTER_CREATED_MLAB_CELL3                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[260]~FITTER_CREATED_MLAB_CELL0                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[260]~FITTER_CREATED_MLAB_CELL1                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[260]~FITTER_CREATED_MLAB_CELL2                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[260]~FITTER_CREATED_MLAB_CELL3                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[261]~FITTER_CREATED_MLAB_CELL0                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[261]~FITTER_CREATED_MLAB_CELL1                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[261]~FITTER_CREATED_MLAB_CELL2                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[261]~FITTER_CREATED_MLAB_CELL3                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[262]~FITTER_CREATED_COMB_LOGIC                  ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[262]~FITTER_CREATED_COMB_LOGIC_1                ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[262]~FITTER_CREATED_COMB_LOGIC_2                ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[262]~FITTER_CREATED_COMB_LOGIC_3                ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[262]~FITTER_CREATED_MLAB_CELL0                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[262]~FITTER_CREATED_MLAB_CELL1                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[262]~FITTER_CREATED_MLAB_CELL2                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[262]~FITTER_CREATED_MLAB_CELL3                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[263]~FITTER_CREATED_MLAB_CELL0                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[263]~FITTER_CREATED_MLAB_CELL1                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[263]~FITTER_CREATED_MLAB_CELL2                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[263]~FITTER_CREATED_MLAB_CELL3                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[264]~FITTER_CREATED_MLAB_CELL0                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[264]~FITTER_CREATED_MLAB_CELL1                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[264]~FITTER_CREATED_MLAB_CELL2                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[264]~FITTER_CREATED_MLAB_CELL3                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[265]~FITTER_CREATED_MLAB_CELL0                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[265]~FITTER_CREATED_MLAB_CELL1                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[265]~FITTER_CREATED_MLAB_CELL2                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[265]~FITTER_CREATED_MLAB_CELL3                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[266]~FITTER_CREATED_MLAB_CELL0                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[266]~FITTER_CREATED_MLAB_CELL1                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[266]~FITTER_CREATED_MLAB_CELL2                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[266]~FITTER_CREATED_MLAB_CELL3                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[267]~FITTER_CREATED_MLAB_CELL0                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[267]~FITTER_CREATED_MLAB_CELL1                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[267]~FITTER_CREATED_MLAB_CELL2                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[267]~FITTER_CREATED_MLAB_CELL3                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[268]~FITTER_CREATED_MLAB_CELL0                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[268]~FITTER_CREATED_MLAB_CELL1                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[268]~FITTER_CREATED_MLAB_CELL2                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[268]~FITTER_CREATED_MLAB_CELL3                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[269]~FITTER_CREATED_MLAB_CELL0                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[269]~FITTER_CREATED_MLAB_CELL1                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[269]~FITTER_CREATED_MLAB_CELL2                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[269]~FITTER_CREATED_MLAB_CELL3                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[270]~FITTER_CREATED_MLAB_CELL0                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[270]~FITTER_CREATED_MLAB_CELL1                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[270]~FITTER_CREATED_MLAB_CELL2                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[270]~FITTER_CREATED_MLAB_CELL3                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[271]~FITTER_CREATED_MLAB_CELL0                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[271]~FITTER_CREATED_MLAB_CELL1                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[271]~FITTER_CREATED_MLAB_CELL2                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[271]~FITTER_CREATED_MLAB_CELL3                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[272]~FITTER_CREATED_MLAB_CELL0                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[272]~FITTER_CREATED_MLAB_CELL1                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[272]~FITTER_CREATED_MLAB_CELL2                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[272]~FITTER_CREATED_MLAB_CELL3                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[273]~FITTER_CREATED_MLAB_CELL0                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[273]~FITTER_CREATED_MLAB_CELL1                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[273]~FITTER_CREATED_MLAB_CELL2                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[273]~FITTER_CREATED_MLAB_CELL3                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[274]~FITTER_CREATED_MLAB_CELL0                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[274]~FITTER_CREATED_MLAB_CELL1                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[274]~FITTER_CREATED_MLAB_CELL2                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[274]~FITTER_CREATED_MLAB_CELL3                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[275]~FITTER_CREATED_MLAB_CELL0                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[275]~FITTER_CREATED_MLAB_CELL1                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[275]~FITTER_CREATED_MLAB_CELL2                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[275]~FITTER_CREATED_MLAB_CELL3                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[276]~FITTER_CREATED_MLAB_CELL0                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[276]~FITTER_CREATED_MLAB_CELL1                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[276]~FITTER_CREATED_MLAB_CELL2                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[276]~FITTER_CREATED_MLAB_CELL3                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[277]~FITTER_CREATED_MLAB_CELL0                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[277]~FITTER_CREATED_MLAB_CELL1                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[277]~FITTER_CREATED_MLAB_CELL2                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[277]~FITTER_CREATED_MLAB_CELL3                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[278]~FITTER_CREATED_MLAB_CELL0                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[278]~FITTER_CREATED_MLAB_CELL1                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[278]~FITTER_CREATED_MLAB_CELL2                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[278]~FITTER_CREATED_MLAB_CELL3                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[279]~FITTER_CREATED_MLAB_CELL0                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[279]~FITTER_CREATED_MLAB_CELL1                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[279]~FITTER_CREATED_MLAB_CELL2                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[279]~FITTER_CREATED_MLAB_CELL3                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[280]~FITTER_CREATED_MLAB_CELL0                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[280]~FITTER_CREATED_MLAB_CELL1                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[280]~FITTER_CREATED_MLAB_CELL2                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[280]~FITTER_CREATED_MLAB_CELL3                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[281]~FITTER_CREATED_MLAB_CELL0                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[281]~FITTER_CREATED_MLAB_CELL1                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[281]~FITTER_CREATED_MLAB_CELL2                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[281]~FITTER_CREATED_MLAB_CELL3                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[282]~FITTER_CREATED_MLAB_CELL0                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[282]~FITTER_CREATED_MLAB_CELL1                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[282]~FITTER_CREATED_MLAB_CELL2                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[282]~FITTER_CREATED_MLAB_CELL3                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[283]~FITTER_CREATED_MLAB_CELL0                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[283]~FITTER_CREATED_MLAB_CELL1                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[283]~FITTER_CREATED_MLAB_CELL2                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[283]~FITTER_CREATED_MLAB_CELL3                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[284]~FITTER_CREATED_MLAB_CELL0                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[284]~FITTER_CREATED_MLAB_CELL1                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[284]~FITTER_CREATED_MLAB_CELL2                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[284]~FITTER_CREATED_MLAB_CELL3                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[285]~FITTER_CREATED_MLAB_CELL0                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[285]~FITTER_CREATED_MLAB_CELL1                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[285]~FITTER_CREATED_MLAB_CELL2                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[285]~FITTER_CREATED_MLAB_CELL3                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[286]~FITTER_CREATED_MLAB_CELL0                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[286]~FITTER_CREATED_MLAB_CELL1                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[286]~FITTER_CREATED_MLAB_CELL2                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[286]~FITTER_CREATED_MLAB_CELL3                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[287]~FITTER_CREATED_MLAB_CELL0                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[287]~FITTER_CREATED_MLAB_CELL1                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[287]~FITTER_CREATED_MLAB_CELL2                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[287]~FITTER_CREATED_MLAB_CELL3                  ; Created         ; Placement                                         ; Location assignment      ; PORTBDATAOUT ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a0~FITTER_CREATED_MUX                     ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a0~porta_address_reg0FITTER_CREATED_FF    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a0~porta_address_reg1FITTER_CREATED_FF    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a0~porta_address_reg2FITTER_CREATED_FF    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a0~porta_address_reg3FITTER_CREATED_FF    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a0~porta_address_reg4FITTER_CREATED_FF    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a0~porta_address_reg5FITTER_CREATED_FF    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a0~porta_datain_reg0FITTER_CREATED_FF     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a0~porta_datain_reg0FITTER_CREATED_FF_1   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a0~porta_datain_reg0FITTER_CREATED_FF_2   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a0~porta_datain_reg0FITTER_CREATED_FF_3   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a0~portb_address_reg0FITTER_CREATED_FF    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a0~portb_address_reg1FITTER_CREATED_FF    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a0~portb_address_reg2FITTER_CREATED_FF    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a0~portb_address_reg3FITTER_CREATED_FF    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a0~portb_address_reg4FITTER_CREATED_FF    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a0~portb_address_reg5FITTER_CREATED_FF    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a0~portb_address_reg6FITTER_CREATED_FF    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a0~portb_address_reg7FITTER_CREATED_FF    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a1~FITTER_CREATED_MUX                     ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a1~porta_datain_reg0FITTER_CREATED_FF     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a1~porta_datain_reg0FITTER_CREATED_FF_1   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a1~porta_datain_reg0FITTER_CREATED_FF_2   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a1~porta_datain_reg0FITTER_CREATED_FF_3   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a2~FITTER_CREATED_MUX                     ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a2~porta_datain_reg0FITTER_CREATED_FF     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a2~porta_datain_reg0FITTER_CREATED_FF_1   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a2~porta_datain_reg0FITTER_CREATED_FF_2   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a2~porta_datain_reg0FITTER_CREATED_FF_3   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a3~FITTER_CREATED_MUX                     ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a3~porta_datain_reg0FITTER_CREATED_FF     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a3~porta_datain_reg0FITTER_CREATED_FF_1   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a3~porta_datain_reg0FITTER_CREATED_FF_2   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a3~porta_datain_reg0FITTER_CREATED_FF_3   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a4~FITTER_CREATED_MUX                     ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a4~porta_datain_reg0FITTER_CREATED_FF     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a4~porta_datain_reg0FITTER_CREATED_FF_1   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a4~porta_datain_reg0FITTER_CREATED_FF_2   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a4~porta_datain_reg0FITTER_CREATED_FF_3   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a5~FITTER_CREATED_MUX                     ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a5~porta_datain_reg0FITTER_CREATED_FF     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a5~porta_datain_reg0FITTER_CREATED_FF_1   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a5~porta_datain_reg0FITTER_CREATED_FF_2   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a5~porta_datain_reg0FITTER_CREATED_FF_3   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a6~FITTER_CREATED_MUX                     ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a6~porta_datain_reg0FITTER_CREATED_FF     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a6~porta_datain_reg0FITTER_CREATED_FF_1   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a6~porta_datain_reg0FITTER_CREATED_FF_2   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a6~porta_datain_reg0FITTER_CREATED_FF_3   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a7~FITTER_CREATED_MUX                     ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a7~porta_datain_reg0FITTER_CREATED_FF     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a7~porta_datain_reg0FITTER_CREATED_FF_1   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a7~porta_datain_reg0FITTER_CREATED_FF_2   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a7~porta_datain_reg0FITTER_CREATED_FF_3   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a8~FITTER_CREATED_MUX                     ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a8~porta_datain_reg0FITTER_CREATED_FF     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a8~porta_datain_reg0FITTER_CREATED_FF_1   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a8~porta_datain_reg0FITTER_CREATED_FF_2   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a8~porta_datain_reg0FITTER_CREATED_FF_3   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a9~FITTER_CREATED_MUX                     ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a9~porta_datain_reg0FITTER_CREATED_FF     ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a9~porta_datain_reg0FITTER_CREATED_FF_1   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a9~porta_datain_reg0FITTER_CREATED_FF_2   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a9~porta_datain_reg0FITTER_CREATED_FF_3   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a10~FITTER_CREATED_MUX                    ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a10~porta_address_reg0FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a10~porta_address_reg1FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a10~porta_address_reg2FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a10~porta_address_reg3FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a10~porta_address_reg4FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a10~porta_address_reg5FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a10~porta_datain_reg0FITTER_CREATED_FF    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a10~porta_datain_reg0FITTER_CREATED_FF_1  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a10~porta_datain_reg0FITTER_CREATED_FF_2  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a10~porta_datain_reg0FITTER_CREATED_FF_3  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a10~portb_address_reg0FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a10~portb_address_reg1FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a10~portb_address_reg2FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a10~portb_address_reg3FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a10~portb_address_reg4FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a10~portb_address_reg5FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a10~portb_address_reg6FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a10~portb_address_reg7FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a11~FITTER_CREATED_MUX                    ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a11~porta_datain_reg0FITTER_CREATED_FF    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a11~porta_datain_reg0FITTER_CREATED_FF_1  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a11~porta_datain_reg0FITTER_CREATED_FF_2  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a11~porta_datain_reg0FITTER_CREATED_FF_3  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a12~FITTER_CREATED_MUX                    ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a12~porta_address_reg0FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a12~porta_address_reg1FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a12~porta_address_reg2FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a12~porta_address_reg3FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a12~porta_address_reg4FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a12~porta_address_reg5FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a12~porta_datain_reg0FITTER_CREATED_FF    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a12~porta_datain_reg0FITTER_CREATED_FF_1  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a12~porta_datain_reg0FITTER_CREATED_FF_2  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a12~porta_datain_reg0FITTER_CREATED_FF_3  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a12~portb_address_reg0FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a12~portb_address_reg1FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a12~portb_address_reg2FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a12~portb_address_reg3FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a12~portb_address_reg4FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a12~portb_address_reg5FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a12~portb_address_reg6FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a12~portb_address_reg7FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a13~FITTER_CREATED_MUX                    ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a13~porta_datain_reg0FITTER_CREATED_FF    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a13~porta_datain_reg0FITTER_CREATED_FF_1  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a13~porta_datain_reg0FITTER_CREATED_FF_2  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a13~porta_datain_reg0FITTER_CREATED_FF_3  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a14~FITTER_CREATED_MUX                    ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a14~porta_address_reg0FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a14~porta_address_reg1FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a14~porta_address_reg2FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a14~porta_address_reg3FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a14~porta_address_reg4FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a14~porta_address_reg5FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a14~porta_datain_reg0FITTER_CREATED_FF    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a14~porta_datain_reg0FITTER_CREATED_FF_1  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a14~porta_datain_reg0FITTER_CREATED_FF_2  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a14~porta_datain_reg0FITTER_CREATED_FF_3  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a14~portb_address_reg0FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a14~portb_address_reg1FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a14~portb_address_reg2FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a14~portb_address_reg3FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a14~portb_address_reg4FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a14~portb_address_reg5FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a14~portb_address_reg6FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a14~portb_address_reg7FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a15~FITTER_CREATED_MUX                    ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a15~porta_datain_reg0FITTER_CREATED_FF    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a15~porta_datain_reg0FITTER_CREATED_FF_1  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a15~porta_datain_reg0FITTER_CREATED_FF_2  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a15~porta_datain_reg0FITTER_CREATED_FF_3  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a16~FITTER_CREATED_MUX                    ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a16~porta_datain_reg0FITTER_CREATED_FF    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a16~porta_datain_reg0FITTER_CREATED_FF_1  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a16~porta_datain_reg0FITTER_CREATED_FF_2  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a16~porta_datain_reg0FITTER_CREATED_FF_3  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a17~FITTER_CREATED_MUX                    ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a17~porta_datain_reg0FITTER_CREATED_FF    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a17~porta_datain_reg0FITTER_CREATED_FF_1  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a17~porta_datain_reg0FITTER_CREATED_FF_2  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a17~porta_datain_reg0FITTER_CREATED_FF_3  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a18~FITTER_CREATED_MUX                    ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a18~porta_datain_reg0FITTER_CREATED_FF    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a18~porta_datain_reg0FITTER_CREATED_FF_1  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a18~porta_datain_reg0FITTER_CREATED_FF_2  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a18~porta_datain_reg0FITTER_CREATED_FF_3  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a64~FITTER_CREATED_MUX                    ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a64~porta_datain_reg0FITTER_CREATED_FF    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a64~porta_datain_reg0FITTER_CREATED_FF_1  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a64~porta_datain_reg0FITTER_CREATED_FF_2  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a64~porta_datain_reg0FITTER_CREATED_FF_3  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a65~FITTER_CREATED_MUX                    ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a65~porta_datain_reg0FITTER_CREATED_FF    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a65~porta_datain_reg0FITTER_CREATED_FF_1  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a65~porta_datain_reg0FITTER_CREATED_FF_2  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a65~porta_datain_reg0FITTER_CREATED_FF_3  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a66~FITTER_CREATED_MUX                    ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a66~porta_datain_reg0FITTER_CREATED_FF    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a66~porta_datain_reg0FITTER_CREATED_FF_1  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a66~porta_datain_reg0FITTER_CREATED_FF_2  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a66~porta_datain_reg0FITTER_CREATED_FF_3  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a67~FITTER_CREATED_MUX                    ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a67~porta_datain_reg0FITTER_CREATED_FF    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a67~porta_datain_reg0FITTER_CREATED_FF_1  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a67~porta_datain_reg0FITTER_CREATED_FF_2  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a67~porta_datain_reg0FITTER_CREATED_FF_3  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a68~FITTER_CREATED_MUX                    ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a68~porta_datain_reg0FITTER_CREATED_FF    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a68~porta_datain_reg0FITTER_CREATED_FF_1  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a68~porta_datain_reg0FITTER_CREATED_FF_2  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a68~porta_datain_reg0FITTER_CREATED_FF_3  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a69~FITTER_CREATED_MUX                    ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a69~porta_datain_reg0FITTER_CREATED_FF    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a69~porta_datain_reg0FITTER_CREATED_FF_1  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a69~porta_datain_reg0FITTER_CREATED_FF_2  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a69~porta_datain_reg0FITTER_CREATED_FF_3  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a70~FITTER_CREATED_MUX                    ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a70~porta_datain_reg0FITTER_CREATED_FF    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a70~porta_datain_reg0FITTER_CREATED_FF_1  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a70~porta_datain_reg0FITTER_CREATED_FF_2  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a70~porta_datain_reg0FITTER_CREATED_FF_3  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a71~FITTER_CREATED_MUX                    ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a71~porta_datain_reg0FITTER_CREATED_FF    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a71~porta_datain_reg0FITTER_CREATED_FF_1  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a71~porta_datain_reg0FITTER_CREATED_FF_2  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a71~porta_datain_reg0FITTER_CREATED_FF_3  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a72~FITTER_CREATED_MUX                    ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a72~porta_datain_reg0FITTER_CREATED_FF    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a72~porta_datain_reg0FITTER_CREATED_FF_1  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a72~porta_datain_reg0FITTER_CREATED_FF_2  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a72~porta_datain_reg0FITTER_CREATED_FF_3  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a73~FITTER_CREATED_MUX                    ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a73~porta_datain_reg0FITTER_CREATED_FF    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a73~porta_datain_reg0FITTER_CREATED_FF_1  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a73~porta_datain_reg0FITTER_CREATED_FF_2  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a73~porta_datain_reg0FITTER_CREATED_FF_3  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a74~FITTER_CREATED_MUX                    ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a74~porta_datain_reg0FITTER_CREATED_FF    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a74~porta_datain_reg0FITTER_CREATED_FF_1  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a74~porta_datain_reg0FITTER_CREATED_FF_2  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a74~porta_datain_reg0FITTER_CREATED_FF_3  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a75~FITTER_CREATED_MUX                    ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a75~porta_datain_reg0FITTER_CREATED_FF    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a75~porta_datain_reg0FITTER_CREATED_FF_1  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a75~porta_datain_reg0FITTER_CREATED_FF_2  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a75~porta_datain_reg0FITTER_CREATED_FF_3  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a76~FITTER_CREATED_MUX                    ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a76~porta_datain_reg0FITTER_CREATED_FF    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a76~porta_datain_reg0FITTER_CREATED_FF_1  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a76~porta_datain_reg0FITTER_CREATED_FF_2  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a76~porta_datain_reg0FITTER_CREATED_FF_3  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a77~FITTER_CREATED_MUX                    ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a77~porta_datain_reg0FITTER_CREATED_FF    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a77~porta_datain_reg0FITTER_CREATED_FF_1  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a77~porta_datain_reg0FITTER_CREATED_FF_2  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a77~porta_datain_reg0FITTER_CREATED_FF_3  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a78~FITTER_CREATED_MUX                    ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a78~porta_datain_reg0FITTER_CREATED_FF    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a78~porta_datain_reg0FITTER_CREATED_FF_1  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a78~porta_datain_reg0FITTER_CREATED_FF_2  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a78~porta_datain_reg0FITTER_CREATED_FF_3  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a79~FITTER_CREATED_MUX                    ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a79~porta_datain_reg0FITTER_CREATED_FF    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a79~porta_datain_reg0FITTER_CREATED_FF_1  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a79~porta_datain_reg0FITTER_CREATED_FF_2  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a79~porta_datain_reg0FITTER_CREATED_FF_3  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a80~FITTER_CREATED_MUX                    ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a80~porta_datain_reg0FITTER_CREATED_FF    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a80~porta_datain_reg0FITTER_CREATED_FF_1  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a80~porta_datain_reg0FITTER_CREATED_FF_2  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a80~porta_datain_reg0FITTER_CREATED_FF_3  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a81~FITTER_CREATED_MUX                    ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a81~porta_datain_reg0FITTER_CREATED_FF    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a81~porta_datain_reg0FITTER_CREATED_FF_1  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a81~porta_datain_reg0FITTER_CREATED_FF_2  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a81~porta_datain_reg0FITTER_CREATED_FF_3  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a82~FITTER_CREATED_MUX                    ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a82~porta_datain_reg0FITTER_CREATED_FF    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a82~porta_datain_reg0FITTER_CREATED_FF_1  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a82~porta_datain_reg0FITTER_CREATED_FF_2  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a82~porta_datain_reg0FITTER_CREATED_FF_3  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a83~FITTER_CREATED_MUX                    ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a83~porta_datain_reg0FITTER_CREATED_FF    ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a83~porta_datain_reg0FITTER_CREATED_FF_1  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a83~porta_datain_reg0FITTER_CREATED_FF_2  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a83~porta_datain_reg0FITTER_CREATED_FF_3  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a128~FITTER_CREATED_MUX                   ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a128~porta_datain_reg0FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a128~porta_datain_reg0FITTER_CREATED_FF_1 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a128~porta_datain_reg0FITTER_CREATED_FF_2 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a128~porta_datain_reg0FITTER_CREATED_FF_3 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a129~FITTER_CREATED_MUX                   ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a129~porta_datain_reg0FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a129~porta_datain_reg0FITTER_CREATED_FF_1 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a129~porta_datain_reg0FITTER_CREATED_FF_2 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a129~porta_datain_reg0FITTER_CREATED_FF_3 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a130~FITTER_CREATED_MUX                   ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a130~porta_address_reg0FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a130~porta_address_reg1FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a130~porta_address_reg2FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a130~porta_address_reg3FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a130~porta_address_reg4FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a130~porta_address_reg5FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a130~porta_datain_reg0FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a130~porta_datain_reg0FITTER_CREATED_FF_1 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a130~porta_datain_reg0FITTER_CREATED_FF_2 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a130~porta_datain_reg0FITTER_CREATED_FF_3 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a130~portb_address_reg0FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a130~portb_address_reg1FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a130~portb_address_reg2FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a130~portb_address_reg3FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a130~portb_address_reg4FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a130~portb_address_reg5FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a130~portb_address_reg6FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a130~portb_address_reg7FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a131~FITTER_CREATED_MUX                   ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a131~porta_datain_reg0FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a131~porta_datain_reg0FITTER_CREATED_FF_1 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a131~porta_datain_reg0FITTER_CREATED_FF_2 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a131~porta_datain_reg0FITTER_CREATED_FF_3 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a132~FITTER_CREATED_MUX                   ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a132~porta_address_reg0FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a132~porta_address_reg1FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a132~porta_address_reg2FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a132~porta_address_reg3FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a132~porta_address_reg4FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a132~porta_address_reg5FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a132~porta_datain_reg0FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a132~porta_datain_reg0FITTER_CREATED_FF_1 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a132~porta_datain_reg0FITTER_CREATED_FF_2 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a132~porta_datain_reg0FITTER_CREATED_FF_3 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a132~portb_address_reg0FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a132~portb_address_reg1FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a132~portb_address_reg2FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a132~portb_address_reg3FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a132~portb_address_reg4FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a132~portb_address_reg5FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a132~portb_address_reg6FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a132~portb_address_reg7FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a133~FITTER_CREATED_MUX                   ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a133~porta_datain_reg0FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a133~porta_datain_reg0FITTER_CREATED_FF_1 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a133~porta_datain_reg0FITTER_CREATED_FF_2 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a133~porta_datain_reg0FITTER_CREATED_FF_3 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a134~FITTER_CREATED_MUX                   ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a134~porta_datain_reg0FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a134~porta_datain_reg0FITTER_CREATED_FF_1 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a134~porta_datain_reg0FITTER_CREATED_FF_2 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a134~porta_datain_reg0FITTER_CREATED_FF_3 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a135~FITTER_CREATED_MUX                   ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a135~porta_address_reg0FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a135~porta_address_reg1FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a135~porta_address_reg2FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a135~porta_address_reg3FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a135~porta_address_reg4FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a135~porta_address_reg5FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a135~porta_datain_reg0FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a135~porta_datain_reg0FITTER_CREATED_FF_1 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a135~porta_datain_reg0FITTER_CREATED_FF_2 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a135~porta_datain_reg0FITTER_CREATED_FF_3 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a135~portb_address_reg0FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a135~portb_address_reg1FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a135~portb_address_reg2FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a135~portb_address_reg3FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a135~portb_address_reg4FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a135~portb_address_reg5FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a135~portb_address_reg6FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a135~portb_address_reg7FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a136~FITTER_CREATED_MUX                   ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a136~porta_datain_reg0FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a136~porta_datain_reg0FITTER_CREATED_FF_1 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a136~porta_datain_reg0FITTER_CREATED_FF_2 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a136~porta_datain_reg0FITTER_CREATED_FF_3 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a137~FITTER_CREATED_MUX                   ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a137~porta_datain_reg0FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a137~porta_datain_reg0FITTER_CREATED_FF_1 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a137~porta_datain_reg0FITTER_CREATED_FF_2 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a137~porta_datain_reg0FITTER_CREATED_FF_3 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a138~FITTER_CREATED_MUX                   ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a138~porta_datain_reg0FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a138~porta_datain_reg0FITTER_CREATED_FF_1 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a138~porta_datain_reg0FITTER_CREATED_FF_2 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a138~porta_datain_reg0FITTER_CREATED_FF_3 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a139~FITTER_CREATED_MUX                   ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a139~porta_datain_reg0FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a139~porta_datain_reg0FITTER_CREATED_FF_1 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a139~porta_datain_reg0FITTER_CREATED_FF_2 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a139~porta_datain_reg0FITTER_CREATED_FF_3 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a140~FITTER_CREATED_MUX                   ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a140~porta_datain_reg0FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a140~porta_datain_reg0FITTER_CREATED_FF_1 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a140~porta_datain_reg0FITTER_CREATED_FF_2 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a140~porta_datain_reg0FITTER_CREATED_FF_3 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a141~FITTER_CREATED_MUX                   ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a141~porta_datain_reg0FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a141~porta_datain_reg0FITTER_CREATED_FF_1 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a141~porta_datain_reg0FITTER_CREATED_FF_2 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a141~porta_datain_reg0FITTER_CREATED_FF_3 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a142~FITTER_CREATED_MUX                   ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a142~porta_datain_reg0FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a142~porta_datain_reg0FITTER_CREATED_FF_1 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a142~porta_datain_reg0FITTER_CREATED_FF_2 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a142~porta_datain_reg0FITTER_CREATED_FF_3 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a143~FITTER_CREATED_MUX                   ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a143~porta_datain_reg0FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a143~porta_datain_reg0FITTER_CREATED_FF_1 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a143~porta_datain_reg0FITTER_CREATED_FF_2 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a143~porta_datain_reg0FITTER_CREATED_FF_3 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a144~FITTER_CREATED_MUX                   ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a144~porta_datain_reg0FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a144~porta_datain_reg0FITTER_CREATED_FF_1 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a144~porta_datain_reg0FITTER_CREATED_FF_2 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a144~porta_datain_reg0FITTER_CREATED_FF_3 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a145~FITTER_CREATED_MUX                   ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a145~porta_address_reg0FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a145~porta_address_reg1FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a145~porta_address_reg2FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a145~porta_address_reg3FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a145~porta_address_reg4FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a145~porta_address_reg5FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a145~porta_datain_reg0FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a145~porta_datain_reg0FITTER_CREATED_FF_1 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a145~porta_datain_reg0FITTER_CREATED_FF_2 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a145~porta_datain_reg0FITTER_CREATED_FF_3 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a145~portb_address_reg0FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a145~portb_address_reg1FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a145~portb_address_reg2FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a145~portb_address_reg3FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a145~portb_address_reg4FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a145~portb_address_reg5FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a145~portb_address_reg6FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a145~portb_address_reg7FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a146~FITTER_CREATED_MUX                   ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a146~porta_datain_reg0FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a146~porta_datain_reg0FITTER_CREATED_FF_1 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a146~porta_datain_reg0FITTER_CREATED_FF_2 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a146~porta_datain_reg0FITTER_CREATED_FF_3 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a192~FITTER_CREATED_MUX                   ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a192~porta_datain_reg0FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a192~porta_datain_reg0FITTER_CREATED_FF_1 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a192~porta_datain_reg0FITTER_CREATED_FF_2 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a192~porta_datain_reg0FITTER_CREATED_FF_3 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a193~FITTER_CREATED_MUX                   ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a193~porta_datain_reg0FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a193~porta_datain_reg0FITTER_CREATED_FF_1 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a193~porta_datain_reg0FITTER_CREATED_FF_2 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a193~porta_datain_reg0FITTER_CREATED_FF_3 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a194~FITTER_CREATED_MUX                   ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a194~porta_datain_reg0FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a194~porta_datain_reg0FITTER_CREATED_FF_1 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a194~porta_datain_reg0FITTER_CREATED_FF_2 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a194~porta_datain_reg0FITTER_CREATED_FF_3 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a195~FITTER_CREATED_MUX                   ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a195~porta_datain_reg0FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a195~porta_datain_reg0FITTER_CREATED_FF_1 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a195~porta_datain_reg0FITTER_CREATED_FF_2 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a195~porta_datain_reg0FITTER_CREATED_FF_3 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a196~FITTER_CREATED_MUX                   ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a196~porta_datain_reg0FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a196~porta_datain_reg0FITTER_CREATED_FF_1 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a196~porta_datain_reg0FITTER_CREATED_FF_2 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a196~porta_datain_reg0FITTER_CREATED_FF_3 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a197~FITTER_CREATED_MUX                   ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a197~porta_datain_reg0FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a197~porta_datain_reg0FITTER_CREATED_FF_1 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a197~porta_datain_reg0FITTER_CREATED_FF_2 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a197~porta_datain_reg0FITTER_CREATED_FF_3 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a198~FITTER_CREATED_MUX                   ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a198~porta_datain_reg0FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a198~porta_datain_reg0FITTER_CREATED_FF_1 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a198~porta_datain_reg0FITTER_CREATED_FF_2 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a198~porta_datain_reg0FITTER_CREATED_FF_3 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a199~FITTER_CREATED_MUX                   ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a199~porta_datain_reg0FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a199~porta_datain_reg0FITTER_CREATED_FF_1 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a199~porta_datain_reg0FITTER_CREATED_FF_2 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a199~porta_datain_reg0FITTER_CREATED_FF_3 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a200~FITTER_CREATED_MUX                   ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a200~porta_datain_reg0FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a200~porta_datain_reg0FITTER_CREATED_FF_1 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a200~porta_datain_reg0FITTER_CREATED_FF_2 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a200~porta_datain_reg0FITTER_CREATED_FF_3 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a201~FITTER_CREATED_MUX                   ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a201~porta_datain_reg0FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a201~porta_datain_reg0FITTER_CREATED_FF_1 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a201~porta_datain_reg0FITTER_CREATED_FF_2 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a201~porta_datain_reg0FITTER_CREATED_FF_3 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a202~FITTER_CREATED_MUX                   ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a202~porta_datain_reg0FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a202~porta_datain_reg0FITTER_CREATED_FF_1 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a202~porta_datain_reg0FITTER_CREATED_FF_2 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a202~porta_datain_reg0FITTER_CREATED_FF_3 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a203~FITTER_CREATED_MUX                   ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a203~porta_datain_reg0FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a203~porta_datain_reg0FITTER_CREATED_FF_1 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a203~porta_datain_reg0FITTER_CREATED_FF_2 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a203~porta_datain_reg0FITTER_CREATED_FF_3 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a204~FITTER_CREATED_MUX                   ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a204~porta_datain_reg0FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a204~porta_datain_reg0FITTER_CREATED_FF_1 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a204~porta_datain_reg0FITTER_CREATED_FF_2 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a204~porta_datain_reg0FITTER_CREATED_FF_3 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a205~FITTER_CREATED_MUX                   ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a205~porta_datain_reg0FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a205~porta_datain_reg0FITTER_CREATED_FF_1 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a205~porta_datain_reg0FITTER_CREATED_FF_2 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a205~porta_datain_reg0FITTER_CREATED_FF_3 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a206~FITTER_CREATED_MUX                   ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a206~porta_datain_reg0FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a206~porta_datain_reg0FITTER_CREATED_FF_1 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a206~porta_datain_reg0FITTER_CREATED_FF_2 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a206~porta_datain_reg0FITTER_CREATED_FF_3 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a207~FITTER_CREATED_MUX                   ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a207~porta_datain_reg0FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a207~porta_datain_reg0FITTER_CREATED_FF_1 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a207~porta_datain_reg0FITTER_CREATED_FF_2 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a207~porta_datain_reg0FITTER_CREATED_FF_3 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a208~FITTER_CREATED_MUX                   ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a208~porta_datain_reg0FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a208~porta_datain_reg0FITTER_CREATED_FF_1 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a208~porta_datain_reg0FITTER_CREATED_FF_2 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a208~porta_datain_reg0FITTER_CREATED_FF_3 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a209~FITTER_CREATED_MUX                   ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a209~porta_datain_reg0FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a209~porta_datain_reg0FITTER_CREATED_FF_1 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a209~porta_datain_reg0FITTER_CREATED_FF_2 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a209~porta_datain_reg0FITTER_CREATED_FF_3 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a210~FITTER_CREATED_MUX                   ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a210~porta_datain_reg0FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a210~porta_datain_reg0FITTER_CREATED_FF_1 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a210~porta_datain_reg0FITTER_CREATED_FF_2 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a210~porta_datain_reg0FITTER_CREATED_FF_3 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a211~FITTER_CREATED_MUX                   ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a211~porta_datain_reg0FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a211~porta_datain_reg0FITTER_CREATED_FF_1 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a211~porta_datain_reg0FITTER_CREATED_FF_2 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a211~porta_datain_reg0FITTER_CREATED_FF_3 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a256~FITTER_CREATED_MUX                   ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a256~porta_datain_reg0FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a256~porta_datain_reg0FITTER_CREATED_FF_1 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a256~porta_datain_reg0FITTER_CREATED_FF_2 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a256~porta_datain_reg0FITTER_CREATED_FF_3 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a257~FITTER_CREATED_MUX                   ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a257~porta_address_reg0FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a257~porta_address_reg1FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a257~porta_address_reg2FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a257~porta_address_reg3FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a257~porta_address_reg4FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a257~porta_address_reg5FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a257~porta_datain_reg0FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a257~porta_datain_reg0FITTER_CREATED_FF_1 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a257~porta_datain_reg0FITTER_CREATED_FF_2 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a257~porta_datain_reg0FITTER_CREATED_FF_3 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a257~portb_address_reg0FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a257~portb_address_reg1FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a257~portb_address_reg2FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a257~portb_address_reg3FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a257~portb_address_reg4FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a257~portb_address_reg5FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a257~portb_address_reg6FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a257~portb_address_reg7FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a258~FITTER_CREATED_MUX                   ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a258~porta_datain_reg0FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a258~porta_datain_reg0FITTER_CREATED_FF_1 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a258~porta_datain_reg0FITTER_CREATED_FF_2 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a258~porta_datain_reg0FITTER_CREATED_FF_3 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a259~FITTER_CREATED_MUX                   ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a259~porta_address_reg0FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a259~porta_address_reg1FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a259~porta_address_reg2FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a259~porta_address_reg3FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a259~porta_address_reg4FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a259~porta_address_reg5FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a259~porta_datain_reg0FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a259~porta_datain_reg0FITTER_CREATED_FF_1 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a259~porta_datain_reg0FITTER_CREATED_FF_2 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a259~porta_datain_reg0FITTER_CREATED_FF_3 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a259~portb_address_reg0FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a259~portb_address_reg1FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a259~portb_address_reg2FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a259~portb_address_reg3FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a259~portb_address_reg4FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a259~portb_address_reg5FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a259~portb_address_reg6FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a259~portb_address_reg7FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a260~FITTER_CREATED_MUX                   ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a260~porta_datain_reg0FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a260~porta_datain_reg0FITTER_CREATED_FF_1 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a260~porta_datain_reg0FITTER_CREATED_FF_2 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a260~porta_datain_reg0FITTER_CREATED_FF_3 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a261~FITTER_CREATED_MUX                   ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a261~porta_datain_reg0FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a261~porta_datain_reg0FITTER_CREATED_FF_1 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a261~porta_datain_reg0FITTER_CREATED_FF_2 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a261~porta_datain_reg0FITTER_CREATED_FF_3 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a262~FITTER_CREATED_MUX                   ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a262~porta_address_reg0FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a262~porta_address_reg1FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a262~porta_address_reg2FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a262~porta_address_reg3FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a262~porta_address_reg4FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a262~porta_address_reg5FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a262~porta_datain_reg0FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a262~porta_datain_reg0FITTER_CREATED_FF_1 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a262~porta_datain_reg0FITTER_CREATED_FF_2 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a262~porta_datain_reg0FITTER_CREATED_FF_3 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a262~portb_address_reg0FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a262~portb_address_reg1FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a262~portb_address_reg2FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a262~portb_address_reg3FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a262~portb_address_reg4FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a262~portb_address_reg5FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a262~portb_address_reg6FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a262~portb_address_reg7FITTER_CREATED_FF  ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a263~FITTER_CREATED_MUX                   ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a263~porta_datain_reg0FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a263~porta_datain_reg0FITTER_CREATED_FF_1 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a263~porta_datain_reg0FITTER_CREATED_FF_2 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a263~porta_datain_reg0FITTER_CREATED_FF_3 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a264~FITTER_CREATED_MUX                   ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a264~porta_datain_reg0FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a264~porta_datain_reg0FITTER_CREATED_FF_1 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a264~porta_datain_reg0FITTER_CREATED_FF_2 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a264~porta_datain_reg0FITTER_CREATED_FF_3 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a265~FITTER_CREATED_MUX                   ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a265~porta_datain_reg0FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a265~porta_datain_reg0FITTER_CREATED_FF_1 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a265~porta_datain_reg0FITTER_CREATED_FF_2 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a265~porta_datain_reg0FITTER_CREATED_FF_3 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a266~FITTER_CREATED_MUX                   ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a266~porta_datain_reg0FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a266~porta_datain_reg0FITTER_CREATED_FF_1 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a266~porta_datain_reg0FITTER_CREATED_FF_2 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a266~porta_datain_reg0FITTER_CREATED_FF_3 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a267~FITTER_CREATED_MUX                   ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a267~porta_datain_reg0FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a267~porta_datain_reg0FITTER_CREATED_FF_1 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a267~porta_datain_reg0FITTER_CREATED_FF_2 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a267~porta_datain_reg0FITTER_CREATED_FF_3 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a268~FITTER_CREATED_MUX                   ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a268~porta_datain_reg0FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a268~porta_datain_reg0FITTER_CREATED_FF_1 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a268~porta_datain_reg0FITTER_CREATED_FF_2 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a268~porta_datain_reg0FITTER_CREATED_FF_3 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a269~FITTER_CREATED_MUX                   ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a269~porta_datain_reg0FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a269~porta_datain_reg0FITTER_CREATED_FF_1 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a269~porta_datain_reg0FITTER_CREATED_FF_2 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a269~porta_datain_reg0FITTER_CREATED_FF_3 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a270~FITTER_CREATED_MUX                   ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a270~porta_datain_reg0FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a270~porta_datain_reg0FITTER_CREATED_FF_1 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a270~porta_datain_reg0FITTER_CREATED_FF_2 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a270~porta_datain_reg0FITTER_CREATED_FF_3 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a271~FITTER_CREATED_MUX                   ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a271~porta_datain_reg0FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a271~porta_datain_reg0FITTER_CREATED_FF_1 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a271~porta_datain_reg0FITTER_CREATED_FF_2 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a271~porta_datain_reg0FITTER_CREATED_FF_3 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a272~FITTER_CREATED_MUX                   ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a272~porta_datain_reg0FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a272~porta_datain_reg0FITTER_CREATED_FF_1 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a272~porta_datain_reg0FITTER_CREATED_FF_2 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a272~porta_datain_reg0FITTER_CREATED_FF_3 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a273~FITTER_CREATED_MUX                   ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a273~porta_datain_reg0FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a273~porta_datain_reg0FITTER_CREATED_FF_1 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a273~porta_datain_reg0FITTER_CREATED_FF_2 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a273~porta_datain_reg0FITTER_CREATED_FF_3 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a274~FITTER_CREATED_MUX                   ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a274~porta_datain_reg0FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a274~porta_datain_reg0FITTER_CREATED_FF_1 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a274~porta_datain_reg0FITTER_CREATED_FF_2 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a274~porta_datain_reg0FITTER_CREATED_FF_3 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a275~FITTER_CREATED_MUX                   ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a275~porta_datain_reg0FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a275~porta_datain_reg0FITTER_CREATED_FF_1 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a275~porta_datain_reg0FITTER_CREATED_FF_2 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a275~porta_datain_reg0FITTER_CREATED_FF_3 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a276~FITTER_CREATED_MUX                   ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a276~porta_datain_reg0FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a276~porta_datain_reg0FITTER_CREATED_FF_1 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a276~porta_datain_reg0FITTER_CREATED_FF_2 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a276~porta_datain_reg0FITTER_CREATED_FF_3 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a277~FITTER_CREATED_MUX                   ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a277~porta_datain_reg0FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a277~porta_datain_reg0FITTER_CREATED_FF_1 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a277~porta_datain_reg0FITTER_CREATED_FF_2 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a277~porta_datain_reg0FITTER_CREATED_FF_3 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a278~FITTER_CREATED_MUX                   ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a278~porta_datain_reg0FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a278~porta_datain_reg0FITTER_CREATED_FF_1 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a278~porta_datain_reg0FITTER_CREATED_FF_2 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a278~porta_datain_reg0FITTER_CREATED_FF_3 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a279~FITTER_CREATED_MUX                   ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a279~porta_datain_reg0FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a279~porta_datain_reg0FITTER_CREATED_FF_1 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a279~porta_datain_reg0FITTER_CREATED_FF_2 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a279~porta_datain_reg0FITTER_CREATED_FF_3 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a280~FITTER_CREATED_MUX                   ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a280~porta_datain_reg0FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a280~porta_datain_reg0FITTER_CREATED_FF_1 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a280~porta_datain_reg0FITTER_CREATED_FF_2 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a280~porta_datain_reg0FITTER_CREATED_FF_3 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a281~FITTER_CREATED_MUX                   ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a281~porta_datain_reg0FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a281~porta_datain_reg0FITTER_CREATED_FF_1 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a281~porta_datain_reg0FITTER_CREATED_FF_2 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a281~porta_datain_reg0FITTER_CREATED_FF_3 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a282~FITTER_CREATED_MUX                   ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a282~porta_datain_reg0FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a282~porta_datain_reg0FITTER_CREATED_FF_1 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a282~porta_datain_reg0FITTER_CREATED_FF_2 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a282~porta_datain_reg0FITTER_CREATED_FF_3 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a283~FITTER_CREATED_MUX                   ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a283~porta_datain_reg0FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a283~porta_datain_reg0FITTER_CREATED_FF_1 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a283~porta_datain_reg0FITTER_CREATED_FF_2 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a283~porta_datain_reg0FITTER_CREATED_FF_3 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a284~FITTER_CREATED_MUX                   ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a284~porta_datain_reg0FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a284~porta_datain_reg0FITTER_CREATED_FF_1 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a284~porta_datain_reg0FITTER_CREATED_FF_2 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a284~porta_datain_reg0FITTER_CREATED_FF_3 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a285~FITTER_CREATED_MUX                   ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a285~porta_datain_reg0FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a285~porta_datain_reg0FITTER_CREATED_FF_1 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a285~porta_datain_reg0FITTER_CREATED_FF_2 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a285~porta_datain_reg0FITTER_CREATED_FF_3 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a286~FITTER_CREATED_MUX                   ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a286~porta_datain_reg0FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a286~porta_datain_reg0FITTER_CREATED_FF_1 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a286~porta_datain_reg0FITTER_CREATED_FF_2 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a286~porta_datain_reg0FITTER_CREATED_FF_3 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a287~FITTER_CREATED_MUX                   ; Created         ; Placement                                         ; Location assignment      ; COMBOUT      ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a287~porta_datain_reg0FITTER_CREATED_FF   ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a287~porta_datain_reg0FITTER_CREATED_FF_1 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a287~porta_datain_reg0FITTER_CREATED_FF_2 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a287~porta_datain_reg0FITTER_CREATED_FF_3 ; Created         ; Placement                                         ; Location assignment      ; Q            ;                ;                                                                                                                                                                                                                                                                                               ;                  ;                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+--------------------------+--------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                             ;
+-----------------------------+----------------------------------+--------------+---------------------------+------------------------+----------------------------+
; Name                        ; Ignored Entity                   ; Ignored From ; Ignored To                ; Ignored Value          ; Ignored Source             ;
+-----------------------------+----------------------------------+--------------+---------------------------+------------------------+----------------------------+
; Location                    ;                                  ;              ; MAX_CONF_D[0]             ; PIN_AW32               ; QSF Assignment             ;
; Location                    ;                                  ;              ; MAX_CONF_D[1]             ; PIN_AG22               ; QSF Assignment             ;
; Location                    ;                                  ;              ; MAX_CONF_D[2]             ; PIN_AV11               ; QSF Assignment             ;
; Location                    ;                                  ;              ; MAX_CONF_D[4]             ; PIN_AG17               ; QSF Assignment             ;
; I/O Standard                ;                                  ;              ; MAX_CONF_D[0]             ; 1.8 V                  ; QSF Assignment             ;
; I/O Standard                ;                                  ;              ; MAX_CONF_D[1]             ; 1.8 V                  ; QSF Assignment             ;
; I/O Standard                ;                                  ;              ; MAX_CONF_D[2]             ; 1.8 V                  ; QSF Assignment             ;
; I/O Standard                ;                                  ;              ; MAX_CONF_D[4]             ; 1.8 V                  ; QSF Assignment             ;
; I/O Standard                ;                                  ;              ; termination_blk0~_rup_pad ; 1.8 V                  ; QSF Assignment             ;
; Synchronizer Identification ; dcfifo_nht1                      ;              ; rs_dgwp_reg               ; FORCED_IF_ASYNCHRONOUS ; Compiler or HDL Assignment ;
; Global Signal               ; ddr2_phy_alt_mem_phy_clk_reset   ;              ; scan_clk~reg0             ; off                    ; Compiler or HDL Assignment ;
; Global Signal               ; ddr2_phy_alt_mem_phy_seq_wrapper ;              ; sc_clk_dp[0]              ; off                    ; Compiler or HDL Assignment ;
; Global Signal               ; ddr2_phy_alt_mem_phy_seq_wrapper ;              ; sc_clk_dp[1]              ; off                    ; Compiler or HDL Assignment ;
; Global Signal               ; ddr2_phy_alt_mem_phy_seq_wrapper ;              ; sc_clk_dp[2]              ; off                    ; Compiler or HDL Assignment ;
; Global Signal               ; ddr2_phy_alt_mem_phy_seq_wrapper ;              ; sc_clk_dp[3]              ; off                    ; Compiler or HDL Assignment ;
; Global Signal               ; ddr2_phy_alt_mem_phy_seq_wrapper ;              ; sc_clk_dp[4]              ; off                    ; Compiler or HDL Assignment ;
; Global Signal               ; ddr2_phy_alt_mem_phy_seq_wrapper ;              ; sc_clk_dp[5]              ; off                    ; Compiler or HDL Assignment ;
; Global Signal               ; ddr2_phy_alt_mem_phy_seq_wrapper ;              ; sc_clk_dp[6]              ; off                    ; Compiler or HDL Assignment ;
; Global Signal               ; ddr2_phy_alt_mem_phy_seq_wrapper ;              ; sc_clk_dp[7]              ; off                    ; Compiler or HDL Assignment ;
+-----------------------------+----------------------------------+--------------+---------------------------+------------------------+----------------------------+


+-------------------------------------------------------------+
; Incremental Compilation Preservation Summary                ;
+--------------------------------------+----------------------+
; Type                                 ; Value                ;
+--------------------------------------+----------------------+
; Placement (by node)                  ;                      ;
;     -- Requested                     ; 0 / 13528 ( 0.00 % ) ;
;     -- Achieved                      ; 0 / 13528 ( 0.00 % ) ;
;                                      ;                      ;
; Routing (by net)                     ;                      ;
;     -- Requested                     ; 0 / 0 ( 0.00 % )     ;
;     -- Achieved                      ; 0 / 0 ( 0.00 % )     ;
;                                      ;                      ;
; Number of Tiles locked to High-Speed ; 0                    ;
+--------------------------------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 13476   ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 52      ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


Color Legend:
  -- Green:
      -- Package Resource:       The HardCopy device package can be migrated from the selected FPGA device package, and the design has been fitted with the target device migration enabled.
      -- Other Device Resources: The resource quantity is within the acceptable range of the HardCopy device and package, indicating that migration from the selected FPGA device package will likely be successful. You must compile and check the HardCopy companion revision to ensure migration is successful.
  -- Orange:
      -- Package Resource:       The HardCopy device package can be migrated from the selected FPGA device package; however, the design has not been fitted with the target device migration enabled.
      -- Other Device Resources: The resource quantity is within the acceptable range of the HardCopy device and package; however, the resource is constrained so much that the design may not migrate.
  -- Red:
      -- Package Resource:       The HardCopy device package cannot be migrated from the selected FPGA device package.
      -- Other Device Resources: The design did not migrate because the resource quantity exceeds the acceptable range of the HardCopy device and package, or, for other reasons detailed in the footnotes.

Note: The used resource quantities listed for each HardCopy device and package combination are estimates only.
Migrate your design from the selected FPGA device and compile for the HardCopy companion revision to obtain the most accurate measurement of HardCopy resource utilization.

Note: The Device Resource Guide cannot estimate the routing demand by the design in a HardCopy device.
Migrate your design from the selected FPGA device and compile for the HardCopy companion revision to confirm routability of the design in the selected HardCopy device.

+---------------------------------------------------------------------------------------------------------+
; HardCopy Device Resource Guide                                                                          ;
+-------------------------------+----------------------------+--------------+--------------+--------------+
; Resource                      ; Stratix IV-GX EP4SGX530    ; HC4GX25F     ; HC4GX35F     ; HC4GX35F     ;
+-------------------------------+----------------------------+--------------+--------------+--------------+
; Migration Compatibility       ;                            ; None         ; None         ; Medium       ;
; Primary Migration Constraint  ;                            ; Package      ; Package      ; Package      ;
; Package                       ; FBGA - 1517                ; FBGA - 1152  ; FBGA - 1152  ; FBGA - 1517  ;
; Logic                         ; --                         ; 3%           ; 2%           ; 2%           ;
;   -- Logic cells              ; 9144                       ; --           ; --           ; --           ;
;   -- DSP elements             ; 0                          ; --           ; --           ; --           ;
;   -- Memory LABs              ; 68                         ; --           ; --           ; --           ;
; Pins                          ;                            ;              ;              ;              ;
;   -- Total                    ; 449                        ; 449 / 660    ; 449 / 660    ; 449 / 888    ;
;   -- IO (HSSI)                ; 0                          ; 0 / 96       ; 0 / 96       ; 0 / 144      ;
;   -- Differential Input       ; 16                         ; 16 / 292     ; 16 / 292     ; 16 / 384     ;
;   -- Differential Output      ; 14                         ; 14 / 96      ; 14 / 96      ; 14 / 184     ;
;   -- PCI / PCI-X              ; 0                          ; 0 / 564      ; 0 / 564      ; 0 / 744      ;
;   -- DQ                       ; 72                         ; 72 / 468     ; 72 / 468     ; 72 / 624     ;
;   -- DQS                      ; 16                         ; 16 / 156     ; 16 / 156     ; 16 / 208     ;
; Memory                        ;                            ;              ;              ;              ;
;   -- M144K Blocks             ; 0                          ; 0 / 36       ; 0 / 64       ; 0 / 64       ;
;   -- M9K Blocks               ; 31                         ; 31 / 936     ; 31 / 1280    ; 31 / 1280    ;
; PLLs                          ;                            ;              ;              ;              ;
;   -- Enhanced                 ; 2                          ; 2 / 4        ; 2 / 4        ; 2 / 4        ;
;   -- Fast                     ; 1                          ; 1 / 2        ; 1 / 2        ; 1 / 4        ;
; DLLs                          ; 1                          ; 1 / 4        ; 1 / 4        ; 1 / 4        ;
; SERDES                        ;                            ;              ;              ;              ;
;   -- RX                       ; 0                          ; 0 / 44       ; 0 / 44       ; 0 / 88       ;
;   -- TX                       ; 0                          ; 0 / 44       ; 0 / 44       ; 0 / 88       ;
; Configuration                 ;                            ;              ;              ;              ;
;   -- CRC                      ; 0                          ; 0 / 0        ; 0 / 0        ; 0 / 0        ;
;   -- ASMI                     ; 0                          ; 0 / 1        ; 0 / 1        ; 0 / 1        ;
;   -- Remote Update            ; 0                          ; 0 / 0        ; 0 / 0        ; 0 / 0        ;
;   -- JTAG                     ; 0                          ; 0 / 1        ; 0 / 1        ; 0 / 1        ;
;  Impedance Control Block      ; 1                          ; 1 / 6        ; 1 / 6        ; 1 / 8        ;
;  Clock Network                ;                            ;              ;              ;              ;
;   -- Global Clocks            ; 9                          ; 9 / 16       ; 9 / 16       ; 9 / 16       ;
;   -- Quadrant Clocks          ; 8                          ; 8 / 88       ; 8 / 88       ; 8 / 88       ;
;   -- Periphery Clocks         ; 0                          ; 0 / 44       ; 0 / 88       ; 0 / 88       ;
; Transceiver                   ;                            ;              ;              ;              ;
;   -- Transmitter              ;                            ;              ;              ;              ;
;      -- PMA                   ; 0                          ; 0 / 24       ; 0 / 24       ; 0 / 36       ;
;      -- PCS                   ; 0                          ; 0 / 16       ; 0 / 16       ; 0 / 24       ;
;   -- Receiver                 ;                            ;              ;              ;              ;
;      -- PMA                   ; 0                          ; 0 / 24       ; 0 / 24       ; 0 / 36       ;
;      -- PCS                   ; 0                          ; 0 / 16       ; 0 / 16       ; 0 / 24       ;
; Hard IP blocks                ; 0                          ; 0 / 2        ; 0 / 2        ; 0 / 2        ;
; ATX blocks                    ; 0                          ; 0 / 2        ; 0 / 2        ; 0 / 4        ;
; CMU PLL blocks                ; 0                          ; 0 / 8        ; 0 / 8        ; 0 / 12       ;
+-------------------------------+----------------------------+--------------+--------------+--------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/tmp/d5m/Demonstration/DE4_530_D5M_DVI/DE4_530_D5M_DVI.pin.


+--------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                                                      ;
+-----------------------------------------------------------------------------------+--------------------------------+
; Resource                                                                          ; Usage                          ;
+-----------------------------------------------------------------------------------+--------------------------------+
; ALUTs Used                                                                        ; 7,249 / 424,960 ( 2 % )        ;
;     -- Combinational ALUTs                                                        ; 6,537 / 424,960 ( 2 % )        ;
;     -- Memory ALUTs                                                               ; 712 / 212,480 ( < 1 % )        ;
;     -- LUT_REGs                                                                   ; 0 / 424,960 ( 0 % )            ;
; Dedicated logic registers                                                         ; 5,269 / 424,960 ( 1 % )        ;
;                                                                                   ;                                ;
; Combinational ALUT usage by number of inputs                                      ;                                ;
;     -- 7 input functions                                                          ; 92                             ;
;     -- 6 input functions                                                          ; 1338                           ;
;     -- 5 input functions                                                          ; 1241                           ;
;     -- 4 input functions                                                          ; 1094                           ;
;     -- <=3 input functions                                                        ; 2772                           ;
;                                                                                   ;                                ;
; Combinational ALUTs by mode                                                       ;                                ;
;     -- normal mode                                                                ; 5205                           ;
;     -- extended LUT mode                                                          ; 92                             ;
;     -- arithmetic mode                                                            ; 1174                           ;
;     -- shared arithmetic mode                                                     ; 66                             ;
;                                                                                   ;                                ;
; Logic utilization                                                                 ; 9,727 / 424,960 ( 2 % )        ;
;     -- Difficulty Clustering Design                                               ; Low                            ;
;     -- Combinational ALUT/register pairs used in final Placement                  ; 9144                           ;
;         -- Combinational with no register                                         ; 3875                           ;
;         -- Register only                                                          ; 1895                           ;
;         -- Combinational with a register                                          ; 3374                           ;
;     -- Estimated pairs recoverable by pairing ALUTs and registers as design grows ; -672                           ;
;     -- Estimated Combinational ALUT/register pairs unavailable                    ; 1255                           ;
;         -- Unavailable due to Memory LAB use                                      ; 192                            ;
;         -- Unavailable due to unpartnered 7 LUTs                                  ; 82                             ;
;         -- Unavailable due to unpartnered 6 LUTs                                  ; 681                            ;
;         -- Unavailable due to unpartnered 5 LUTs                                  ; 45                             ;
;         -- Unavailable due to LAB-wide signal conflicts                           ; 230                            ;
;         -- Unavailable due to LAB input limits                                    ; 23                             ;
;         -- Unavailable due to location constrained logic                          ; 2                              ;
;                                                                                   ;                                ;
; Total registers*                                                                  ; 5701                           ;
;     -- Dedicated logic registers                                                  ; 5,269 / 424,960 ( 1 % )        ;
;     -- I/O registers                                                              ; 432 / 4,864 ( 9 % )            ;
;     -- LUT_REGs                                                                   ; 0                              ;
;                                                                                   ;                                ;
; Memory LAB cells by mode                                                          ;                                ;
;     -- 64-address deep                                                            ; 456                            ;
;     -- 32-address deep                                                            ; 256                            ;
;                                                                                   ;                                ;
; ALMs:  partially or completely used                                               ; 5,526 / 212,480 ( 3 % )        ;
;                                                                                   ;                                ;
; Total LABs:  partially or completely used                                         ; 719 / 21,248 ( 3 % )           ;
;     -- Logic LABs                                                                 ; 651 / 719 ( 91 % )             ;
;     -- Memory LABs                                                                ; 68 / 719 ( 9 % )               ;
;                                                                                   ;                                ;
; Virtual pins                                                                      ; 0                              ;
; I/O pins                                                                          ; 449 / 888 ( 51 % )             ;
;     -- Clock pins                                                                 ; 12 / 28 ( 43 % )               ;
;     -- Dedicated input pins                                                       ; 0 / 60 ( 0 % )                 ;
;                                                                                   ;                                ;
; Global signals                                                                    ; 19                             ;
; M9K blocks                                                                        ; 31 / 1,280 ( 2 % )             ;
; M144K blocks                                                                      ; 0 / 64 ( 0 % )                 ;
; Total MLAB memory bits                                                            ; 33,280                         ;
; Total block memory bits                                                           ; 149,900 / 21,233,664 ( < 1 % ) ;
; Total block memory implementation bits                                            ; 285,696 / 21,233,664 ( 1 % )   ;
; DSP block 18-bit elements                                                         ; 0 / 1,024 ( 0 % )              ;
; PLLs                                                                              ; 3 / 8 ( 38 % )                 ;
; Global clocks                                                                     ; 9 / 16 ( 56 % )                ;
; Quadrant clocks                                                                   ; 8 / 88 ( 9 % )                 ;
; Periphery clocks                                                                  ; 0 / 112 ( 0 % )                ;
; SERDES transmitters                                                               ; 0 / 88 ( 0 % )                 ;
; SERDES receivers                                                                  ; 0 / 88 ( 0 % )                 ;
; JTAGs                                                                             ; 0 / 1 ( 0 % )                  ;
; ASMI blocks                                                                       ; 0 / 1 ( 0 % )                  ;
; CRC blocks                                                                        ; 0 / 1 ( 0 % )                  ;
; Remote update blocks                                                              ; 0 / 1 ( 0 % )                  ;
; GXB Receiver channel PCSs                                                         ; 0 / 24 ( 0 % )                 ;
; GXB Receiver channel PMAs                                                         ; 0 / 36 ( 0 % )                 ;
; GXB Transmitter channel PCSs                                                      ; 0 / 24 ( 0 % )                 ;
; GXB Transmitter channel PMAs                                                      ; 0 / 36 ( 0 % )                 ;
; HSSI CMU PLLs                                                                     ; 0 / 12 ( 0 % )                 ;
; HSSI ATX PLLs                                                                     ; 0 / 4 ( 0 % )                  ;
; Impedance control blocks                                                          ; 1 / 10 ( 10 % )                ;
; Average interconnect usage (total/H/V)                                            ; 1% / 1% / 1%                   ;
; Peak interconnect usage (total/H/V)                                               ; 14% / 16% / 16%                ;
;                                                                                   ;                                ;
; Programmable power technology low-power tiles                                     ; 11,385 / 12,096 ( 94 % )       ;
;     -- low-power tiles that are used by the design                                ; 2,040 / 11,385 ( 18 % )        ;
;     -- unused tiles (low-power)                                                   ; 9,345 / 11,385 ( 82 % )        ;
; Programmable power technology high-speed tiles                                    ; 711 / 12,096 ( 6 % )           ;
;                                                                                   ;                                ;
; Programmable power technology low-power LAB tiles                                 ; 9,944 / 10,624 ( 94 % )        ;
;     -- low-power LAB tiles that are used by the design                            ; 2,040 / 9,944 ( 21 % )         ;
;     -- unused LAB tiles (low-power)                                               ; 7,904 / 9,944 ( 79 % )         ;
; Programmable power technology high-speed LAB tiles                                ; 680 / 10,624 ( 6 % )           ;
;                                                                                   ;                                ;
; Maximum fan-out                                                                   ; 5500                           ;
; Highest non-global fan-out                                                        ; 1884                           ;
; Total fan-out                                                                     ; 57386                          ;
; Average fan-out                                                                   ; 3.79                           ;
+-----------------------------------------------------------------------------------+--------------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                 ;
+-----------------------------------------------------------------------------------+------------------------+--------------------------------+
; Statistic                                                                         ; Top                    ; hard_block:auto_generated_inst ;
+-----------------------------------------------------------------------------------+------------------------+--------------------------------+
; Difficulty Clustering Region                                                      ; Low                    ; Low                            ;
;                                                                                   ;                        ;                                ;
; Logic utilization                                                                 ; 9727 / 424960 ( 2 % )  ; 8 / 424960 ( < 1 % )           ;
;     -- Combinational ALUT/register pairs used in final Placement                  ; 9136                   ; 8                              ;
;         -- Combinational with no register                                         ; 3867                   ; 8                              ;
;         -- Register only                                                          ; 1895                   ; 0                              ;
;         -- Combinational with a register                                          ; 3374                   ; 0                              ;
;     -- Estimated pairs recoverable by pairing ALUTs and registers as design grows ; -664                   ; 0                              ;
;     -- Estimated Combinational ALUT/register pairs unavailable                    ; 1255                   ; 0                              ;
;         -- Unavailable due to Memory LAB use                                      ; 192                    ; 0                              ;
;         -- Unavailable due to unpartnered 7 LUTs                                  ; 82                     ; 0                              ;
;         -- Unavailable due to unpartnered 6 LUTs                                  ; 681                    ; 0                              ;
;         -- Unavailable due to unpartnered 5 LUTs                                  ; 45                     ; 0                              ;
;         -- Unavailable due to LAB-wide signal conflicts                           ; 230                    ; 0                              ;
;         -- Unavailable due to LAB input limits                                    ; 23                     ; 0                              ;
;         -- Unavailable due to location constrained logic                          ; 2                      ; 0                              ;
;                                                                                   ;                        ;                                ;
; ALUTs Used                                                                        ; 7241 / 424960 ( 2 % )  ; 8 / 424960 ( < 1 % )           ;
;     -- Combinational ALUTs                                                        ; 6529 / 424960 ( 2 % )  ; 8 / 424960 ( < 1 % )           ;
;     -- Memory ALUTs                                                               ; 712 / 212480 ( < 1 % ) ; 0 / 212480 ( 0 % )             ;
;     -- LUT_REGs                                                                   ; 0 / 424960 ( 0 % )     ; 0 / 424960 ( 0 % )             ;
; Dedicated logic registers                                                         ; 5269 / 424960 ( 1 % )  ; 0 / 424960 ( 0 % )             ;
;                                                                                   ;                        ;                                ;
; Combinational ALUT usage by number of inputs                                      ;                        ;                                ;
;     -- 7 input functions                                                          ; 92                     ; 0                              ;
;     -- 6 input functions                                                          ; 1338                   ; 0                              ;
;     -- 5 input functions                                                          ; 1241                   ; 0                              ;
;     -- 4 input functions                                                          ; 1086                   ; 8                              ;
;     -- <=3 input functions                                                        ; 2772                   ; 0                              ;
;                                                                                   ;                        ;                                ;
; Combinational ALUTs by mode                                                       ;                        ;                                ;
;     -- normal mode                                                                ; 5197                   ; 8                              ;
;     -- extended LUT mode                                                          ; 92                     ; 0                              ;
;     -- arithmetic mode                                                            ; 1174                   ; 0                              ;
;     -- shared arithmetic mode                                                     ; 66                     ; 0                              ;
;                                                                                   ;                        ;                                ;
; Total registers                                                                   ; 5699                   ; 2                              ;
;     -- Dedicated logic registers                                                  ; 5269 / 424960 ( 1 % )  ; 0 / 424960 ( 0 % )             ;
;     -- I/O registers                                                              ; 430                    ; 2                              ;
;     -- LUT_REGs                                                                   ; 0                      ; 0                              ;
;                                                                                   ;                        ;                                ;
; Memory LAB cells by mode                                                          ;                        ;                                ;
;     -- 64-address deep                                                            ; 456                    ; 0                              ;
;     -- 32-address deep                                                            ; 256                    ; 0                              ;
;                                                                                   ;                        ;                                ;
; ALMs:  partially or completely used                                               ; 5518 / 212480 ( 3 % )  ; 8 / 212480 ( < 1 % )           ;
;                                                                                   ;                        ;                                ;
; Total LABs:  partially or completely used                                         ; 718 / 21248 ( 3 % )    ; 1 / 21248 ( < 1 % )            ;
;     -- Logic LABs                                                                 ; 650                    ; 1                              ;
;     -- Memory LABs                                                                ; 68                     ; 0                              ;
;                                                                                   ;                        ;                                ;
; Virtual pins                                                                      ; 0                      ; 0                              ;
; I/O pins                                                                          ; 443                    ; 6                              ;
; DSP block 18-bit elements                                                         ; 0 / 1024 ( 0 % )       ; 0 / 1024 ( 0 % )               ;
; Total block memory bits                                                           ; 149900                 ; 0                              ;
; Total block memory implementation bits                                            ; 285696                 ; 0                              ;
; PLL                                                                               ; 0 / 8 ( 0 % )          ; 3 / 8 ( 37 % )                 ;
; M9K block                                                                         ; 31 / 1280 ( 2 % )      ; 0 / 1280 ( 0 % )               ;
; DLL                                                                               ; 0 / 4 ( 0 % )          ; 1 / 4 ( 25 % )                 ;
; Clock enable block                                                                ; 5 / 276 ( 1 % )        ; 14 / 276 ( 5 % )               ;
; Impedance control block                                                           ; 0 / 10 ( 0 % )         ; 1 / 10 ( 10 % )                ;
; Double data rate I/O output circuitry                                             ; 328 / 3672 ( 8 % )     ; 0 / 3672 ( 0 % )               ;
; Double data rate I/O input circuitry                                              ; 64 / 976 ( 6 % )       ; 1 / 976 ( < 1 % )              ;
; Double data rate I/O output circuitry                                             ; 103 / 960 ( 10 % )     ; 2 / 960 ( < 1 % )              ;
; Double data rate I/O output enable circuitry                                      ; 80 / 960 ( 8 % )       ; 0 / 960 ( 0 % )                ;
; Impedance logic block                                                             ; 0 / 240 ( 0 % )        ; 26 / 240 ( 10 % )              ;
; DQS pin delay chain                                                               ; 8 / 144 ( 5 % )        ; 0 / 144 ( 0 % )                ;
; DQS pin enable                                                                    ; 8 / 144 ( 5 % )        ; 0 / 144 ( 0 % )                ;
; DQS pin enable control                                                            ; 8 / 144 ( 5 % )        ; 0 / 144 ( 0 % )                ;
; I/O clock divider                                                                 ; 38 / 152 ( 25 % )      ; 0 / 152 ( 0 % )                ;
; Input phase alignment                                                             ; 128 / 1728 ( 7 % )     ; 0 / 1728 ( 0 % )               ;
; Half-rate input                                                                   ; 64 / 864 ( 7 % )       ; 0 / 864 ( 0 % )                ;
; DQS pin configuration                                                             ; 16 / 144 ( 11 % )      ; 0 / 144 ( 0 % )                ;
; Parallel termination control circuitry                                            ; 80 / 936 ( 8 % )       ; 0 / 936 ( 0 % )                ;
; Signal Splitter                                                                   ; 8 / 976 ( < 1 % )      ; 2 / 976 ( < 1 % )              ;
;                                                                                   ;                        ;                                ;
; Connections                                                                       ;                        ;                                ;
;     -- Input Connections                                                          ; 7462                   ; 33                             ;
;     -- Registered Input Connections                                               ; 4401                   ; 1                              ;
;     -- Output Connections                                                         ; 179                    ; 7316                           ;
;     -- Registered Output Connections                                              ; 20                     ; 873                            ;
;                                                                                   ;                        ;                                ;
; Internal Connections                                                              ;                        ;                                ;
;     -- Total Connections                                                          ; 62536                  ; 10036                          ;
;     -- Registered Connections                                                     ; 34544                  ; 874                            ;
;                                                                                   ;                        ;                                ;
; External Connections                                                              ;                        ;                                ;
;     -- Top                                                                        ; 300                    ; 7341                           ;
;     -- hard_block:auto_generated_inst                                             ; 7341                   ; 8                              ;
;                                                                                   ;                        ;                                ;
; Partition Interface                                                               ;                        ;                                ;
;     -- Input Ports                                                                ; 91                     ; 33                             ;
;     -- Output Ports                                                               ; 191                    ; 26                             ;
;     -- Bidir Ports                                                                ; 154                    ; 0                              ;
;                                                                                   ;                        ;                                ;
; Registered Ports                                                                  ;                        ;                                ;
;     -- Registered Input Ports                                                     ; 0                      ; 1                              ;
;     -- Registered Output Ports                                                    ; 0                      ; 8                              ;
;                                                                                   ;                        ;                                ;
; Port Connectivity                                                                 ;                        ;                                ;
;     -- Input Ports driven by GND                                                  ; 0                      ; 0                              ;
;     -- Output Ports driven by GND                                                 ; 0                      ; 0                              ;
;     -- Input Ports driven by VCC                                                  ; 0                      ; 0                              ;
;     -- Output Ports driven by VCC                                                 ; 0                      ; 0                              ;
;     -- Input Ports with no Source                                                 ; 0                      ; 0                              ;
;     -- Output Ports with no Source                                                ; 0                      ; 0                              ;
;     -- Input Ports with no Fanout                                                 ; 0                      ; 14                             ;
;     -- Output Ports with no Fanout                                                ; 0                      ; 0                              ;
+-----------------------------------------------------------------------------------+------------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                                   ;
+---------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+
; Name                      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ;
+---------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+
; BUTTON[0]                 ; AH5   ; 5C       ; 185          ; 56           ; 93           ; 235                   ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.0-V PCI-X  ; Off         ; --                        ; User                 ;
; BUTTON[1]                 ; AG5   ; 5C       ; 185          ; 57           ; 93           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.0-V PCI-X  ; Off         ; --                        ; User                 ;
; BUTTON[2]                 ; AG7   ; 5C       ; 185          ; 54           ; 62           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.0-V PCI-X  ; Off         ; --                        ; User                 ;
; BUTTON[3]                 ; AG8   ; 5C       ; 185          ; 54           ; 31           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.0-V PCI-X  ; Off         ; --                        ; User                 ;
; CPU_RESET_n               ; V34   ; 1C       ; 0            ; 71           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; CSENSE_SDO                ; AK14  ; 4A       ; 169          ; 0            ; 62           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; Off         ; --                        ; User                 ;
; D5M_D[0]                  ; AR5   ; 5A       ; 185          ; 31           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.0-V PCI-X  ; Off         ; --                        ; User                 ;
; D5M_D[10]                 ; AV10  ; 5A       ; 185          ; 19           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.0-V PCI-X  ; Off         ; --                        ; User                 ;
; D5M_D[11]                 ; AW8   ; 5A       ; 185          ; 16           ; 93           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.0-V PCI-X  ; Off         ; --                        ; User                 ;
; D5M_D[1]                  ; AU7   ; 5A       ; 185          ; 26           ; 93           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.0-V PCI-X  ; Off         ; --                        ; User                 ;
; D5M_D[2]                  ; AT6   ; 5A       ; 185          ; 28           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.0-V PCI-X  ; Off         ; --                        ; User                 ;
; D5M_D[3]                  ; AU6   ; 5A       ; 185          ; 28           ; 93           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.0-V PCI-X  ; Off         ; --                        ; User                 ;
; D5M_D[4]                  ; AT10  ; 5A       ; 185          ; 18           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.0-V PCI-X  ; Off         ; --                        ; User                 ;
; D5M_D[5]                  ; AP8   ; 5A       ; 185          ; 24           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.0-V PCI-X  ; Off         ; --                        ; User                 ;
; D5M_D[6]                  ; AU8   ; 5A       ; 185          ; 22           ; 93           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.0-V PCI-X  ; Off         ; --                        ; User                 ;
; D5M_D[7]                  ; AU10  ; 5A       ; 185          ; 18           ; 93           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.0-V PCI-X  ; Off         ; --                        ; User                 ;
; D5M_D[8]                  ; AW10  ; 5A       ; 185          ; 19           ; 93           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.0-V PCI-X  ; Off         ; --                        ; User                 ;
; D5M_D[9]                  ; AV8   ; 5A       ; 185          ; 16           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.0-V PCI-X  ; Off         ; --                        ; User                 ;
; D5M_FVAL                  ; AK9   ; 5A       ; 185          ; 26           ; 31           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.0-V PCI-X  ; Off         ; --                        ; User                 ;
; D5M_LVAL                  ; AL9   ; 5A       ; 185          ; 26           ; 62           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.0-V PCI-X  ; Off         ; --                        ; User                 ;
; D5M_PIXLCLK               ; AW5   ; 5A       ; 185          ; 32           ; 93           ; 288                   ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.0-V PCI-X  ; Off         ; --                        ; User                 ;
; D5M_STROBE                ; AL5   ; 5C       ; 185          ; 48           ; 93           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.0-V PCI-X  ; Off         ; --                        ; User                 ;
; DVI_RX_CLK                ; AB34  ; 1C       ; 0            ; 68           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; DVI_RX_CTL[1]             ; AD28  ; 2C       ; 0            ; 50           ; 31           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; DVI_RX_CTL[2]             ; AF26  ; 2A       ; 0            ; 22           ; 62           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; DVI_RX_CTL[3]             ; AE26  ; 2A       ; 0            ; 22           ; 31           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; DVI_RX_DE                 ; AE29  ; 2C       ; 0            ; 48           ; 62           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; DVI_RX_D[0]               ; AC26  ; 2A       ; 0            ; 32           ; 31           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; DVI_RX_D[10]              ; AH35  ; 2C       ; 0            ; 54           ; 93           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; DVI_RX_D[11]              ; AH34  ; 2C       ; 0            ; 54           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; DVI_RX_D[12]              ; AK33  ; 2C       ; 0            ; 44           ; 93           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; DVI_RX_D[13]              ; AJ32  ; 2C       ; 0            ; 44           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; DVI_RX_D[14]              ; AC31  ; 2C       ; 0            ; 57           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; DVI_RX_D[15]              ; AC32  ; 2C       ; 0            ; 57           ; 93           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; DVI_RX_D[16]              ; AN31  ; 2A       ; 0            ; 21           ; 93           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; DVI_RX_D[17]              ; AM31  ; 2A       ; 0            ; 21           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; DVI_RX_D[18]              ; AM35  ; 2C       ; 0            ; 45           ; 93           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; DVI_RX_D[19]              ; AM34  ; 2C       ; 0            ; 45           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; DVI_RX_D[1]               ; AD26  ; 2A       ; 0            ; 32           ; 62           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; DVI_RX_D[20]              ; AP30  ; 2A       ; 0            ; 22           ; 93           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; DVI_RX_D[21]              ; AN30  ; 2A       ; 0            ; 22           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; DVI_RX_D[22]              ; AK35  ; 2C       ; 0            ; 52           ; 93           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; DVI_RX_D[23]              ; AK34  ; 2C       ; 0            ; 52           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; DVI_RX_D[2]               ; AB27  ; 2C       ; 0            ; 56           ; 31           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; DVI_RX_D[3]               ; AB28  ; 2C       ; 0            ; 56           ; 62           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; DVI_RX_D[4]               ; AB30  ; 2C       ; 0            ; 57           ; 31           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; DVI_RX_D[5]               ; AB31  ; 2C       ; 0            ; 57           ; 62           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; DVI_RX_D[6]               ; AD27  ; 2A       ; 0            ; 31           ; 31           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; DVI_RX_D[7]               ; AE27  ; 2A       ; 0            ; 31           ; 62           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; DVI_RX_D[8]               ; AJ35  ; 2C       ; 0            ; 56           ; 93           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; DVI_RX_D[9]               ; AJ34  ; 2C       ; 0            ; 56           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; DVI_RX_HS                 ; AD29  ; 2C       ; 0            ; 50           ; 62           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; DVI_RX_SCDT               ; AN33  ; 2A       ; 0            ; 31           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; DVI_RX_VS                 ; AE28  ; 2C       ; 0            ; 48           ; 31           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; ETH_INT_n[0]              ; B20   ; 7C       ; 100          ; 129          ; 31           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; Off         ; --                        ; User                 ;
; ETH_INT_n[1]              ; AG30  ; 2C       ; 0            ; 45           ; 62           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; ETH_INT_n[2]              ; AE30  ; 2C       ; 0            ; 44           ; 31           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; ETH_INT_n[3]              ; AE31  ; 2C       ; 0            ; 44           ; 62           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; ETH_PSE_INT_n             ; AN35  ; 2C       ; 0            ; 47           ; 93           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; ETH_RX_p[0]               ; U31   ; 1C       ; 0            ; 76           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; Off         ; --                        ; User                 ;
; ETH_RX_p[0](n)            ; V31   ; 1C       ; 0            ; 76           ; 93           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; Off         ; --                        ; Fitter               ;
; ETH_RX_p[1]               ; N33   ; 1C       ; 0            ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; Off         ; --                        ; User                 ;
; ETH_RX_p[1](n)            ; N34   ; 1C       ; 0            ; 81           ; 93           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; Off         ; --                        ; Fitter               ;
; ETH_RX_p[2]               ; K34   ; 1C       ; 0            ; 83           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; Off         ; --                        ; User                 ;
; ETH_RX_p[2](n)            ; K35   ; 1C       ; 0            ; 83           ; 93           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; Off         ; --                        ; Fitter               ;
; ETH_RX_p[3]               ; J34   ; 1C       ; 0            ; 84           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; Off         ; --                        ; User                 ;
; ETH_RX_p[3](n)            ; J35   ; 1C       ; 0            ; 84           ; 93           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; Off         ; --                        ; Fitter               ;
; FLASH_RYBY_n              ; G21   ; 8C       ; 84           ; 129          ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; GCLKIN                    ; A21   ; 7C       ; 100          ; 129          ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; Off         ; --                        ; User                 ;
; OSC_50_BANK2              ; AC35  ; 2C       ; 0            ; 60           ; 31           ; 131                   ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; OSC_50_BANK3              ; AV22  ; 3C       ; 85           ; 0            ; 31           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; Off         ; --                        ; User                 ;
; OSC_50_BANK4              ; AV19  ; 4C       ; 100          ; 0            ; 31           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; Off         ; --                        ; User                 ;
; OSC_50_BANK5              ; AC6   ; 5C       ; 185          ; 60           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.0-V PCI-X  ; Off         ; --                        ; User                 ;
; OSC_50_BANK6              ; AB6   ; 6C       ; 185          ; 68           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; OSC_50_BANK7              ; A19   ; 7C       ; 100          ; 129          ; 62           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; Off         ; --                        ; User                 ;
; OTG_DC_DREQ               ; AP21  ; 3C       ; 84           ; 0            ; 62           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; Off         ; --                        ; User                 ;
; OTG_DC_IRQ                ; AT22  ; 3C       ; 84           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; Off         ; --                        ; User                 ;
; OTG_HC_DREQ               ; AN21  ; 3C       ; 84           ; 0            ; 31           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; Off         ; --                        ; User                 ;
; OTG_HC_IRQ                ; AJ20  ; 3C       ; 80           ; 0            ; 62           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; Off         ; --                        ; User                 ;
; PLL_CLKIN_p               ; B22   ; 8C       ; 85           ; 129          ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; Off         ; --                        ; User                 ;
; PLL_CLKIN_p(n)            ; A22   ; 8C       ; 85           ; 129          ; 93           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; Off         ; --                        ; Fitter               ;
; SD_WP_n                   ; AH18  ; 4C       ; 108          ; 0            ; 31           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; Off         ; --                        ; User                 ;
; SLIDE_SW[0]               ; J7    ; 6C       ; 185          ; 84           ; 62           ; 20                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; SLIDE_SW[1]               ; K7    ; 6C       ; 185          ; 84           ; 31           ; 12                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; SLIDE_SW[2]               ; AK6   ; 5C       ; 185          ; 50           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.0-V PCI-X  ; Off         ; --                        ; User                 ;
; SLIDE_SW[3]               ; L7    ; 6C       ; 185          ; 83           ; 62           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; SMA_CLKIN_p               ; B23   ; 8C       ; 85           ; 129          ; 31           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; Off         ; --                        ; User                 ;
; SMA_CLKIN_p(n)            ; A23   ; 8C       ; 85           ; 129          ; 62           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; Off         ; --                        ; Fitter               ;
; SW[0]                     ; AB13  ; 5C       ; 185          ; 57           ; 31           ; 24                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.0-V PCI-X  ; Off         ; --                        ; User                 ;
; SW[1]                     ; AB12  ; 5C       ; 185          ; 57           ; 62           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.0-V PCI-X  ; Off         ; --                        ; User                 ;
; SW[2]                     ; AB11  ; 5C       ; 185          ; 56           ; 31           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.0-V PCI-X  ; Off         ; --                        ; User                 ;
; SW[3]                     ; AB10  ; 5C       ; 185          ; 56           ; 62           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.0-V PCI-X  ; Off         ; --                        ; User                 ;
; SW[4]                     ; AB9   ; 5C       ; 185          ; 54           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.0-V PCI-X  ; Off         ; --                        ; User                 ;
; SW[5]                     ; AC8   ; 5C       ; 185          ; 54           ; 93           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.0-V PCI-X  ; Off         ; --                        ; User                 ;
; SW[6]                     ; AH6   ; 5C       ; 185          ; 56           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.0-V PCI-X  ; Off         ; --                        ; User                 ;
; SW[7]                     ; AG6   ; 5C       ; 185          ; 57           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.0-V PCI-X  ; Off         ; --                        ; User                 ;
; TEMP_INT_n                ; AP19  ; 4C       ; 121          ; 0            ; 62           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; Off         ; --                        ; User                 ;
; termination_blk0~_rdn_pad ; AG25  ; 3A       ; 9            ; 0            ; 93           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; Off         ; --                        ; User                 ;
; termination_blk0~_rup_pad ; AF25  ; 3A       ; 9            ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V        ; Off         ; --                        ; User                 ;
+---------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+-----------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name             ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard    ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+-----------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; CSENSE_ADC_FO    ; AK13  ; 4A       ; 169          ; 0            ; 93           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; CSENSE_CS_n[0]   ; AG14  ; 4A       ; 173          ; 0            ; 31           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; CSENSE_CS_n[1]   ; AG15  ; 4A       ; 173          ; 0            ; 62           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; CSENSE_SCK       ; AH13  ; 4A       ; 169          ; 0            ; 31           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; CSENSE_SDI       ; AJ13  ; 4A       ; 169          ; 0            ; 0            ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; D5M_ESETn        ; AN6   ; 5C       ; 185          ; 47           ; 0            ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 3.0-V PCI-X     ; PCI Compliant    ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; D5M_SCLK         ; AJ10  ; 5A       ; 185          ; 30           ; 62           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 3.0-V PCI-X     ; PCI Compliant    ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; D5M_TRIGGER      ; AM6   ; 5C       ; 185          ; 45           ; 0            ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 3.0-V PCI-X     ; PCI Compliant    ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; D5M_XCLKIN       ; AN7   ; 5A       ; 185          ; 24           ; 31           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 3.0-V PCI-X     ; PCI Compliant    ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DVI_EDID_WP      ; AG29  ; 2A       ; 0            ; 26           ; 31           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DVI_TX_CLK       ; AG34  ; 2C       ; 0            ; 59           ; 31           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DVI_TX_CTL[1]    ; AU31  ; 2A       ; 0            ; 19           ; 93           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DVI_TX_CTL[2]    ; AT31  ; 2A       ; 0            ; 19           ; 0            ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DVI_TX_CTL[3]    ; AU32  ; 2A       ; 0            ; 16           ; 93           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DVI_TX_DE        ; AK30  ; 2A       ; 0            ; 21           ; 31           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DVI_TX_DKEN      ; AU34  ; 2A       ; 0            ; 15           ; 0            ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DVI_TX_D[0]      ; AM29  ; 2A       ; 0            ; 16           ; 62           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DVI_TX_D[10]     ; AD31  ; 2C       ; 0            ; 47           ; 62           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DVI_TX_D[11]     ; AD30  ; 2C       ; 0            ; 47           ; 31           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DVI_TX_D[12]     ; AC28  ; 2C       ; 0            ; 54           ; 31           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DVI_TX_D[13]     ; AC29  ; 2C       ; 0            ; 54           ; 62           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DVI_TX_D[14]     ; AJ29  ; 2A       ; 0            ; 15           ; 31           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DVI_TX_D[15]     ; AK29  ; 2A       ; 0            ; 15           ; 62           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DVI_TX_D[16]     ; AG28  ; 2A       ; 0            ; 19           ; 31           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DVI_TX_D[17]     ; AP34  ; 2A       ; 0            ; 31           ; 93           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DVI_TX_D[18]     ; AP32  ; 2A       ; 0            ; 24           ; 0            ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DVI_TX_D[19]     ; AR32  ; 2A       ; 0            ; 24           ; 93           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DVI_TX_D[1]      ; AL29  ; 2A       ; 0            ; 16           ; 31           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DVI_TX_D[20]     ; AR31  ; 2A       ; 0            ; 18           ; 0            ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DVI_TX_D[21]     ; AT30  ; 2A       ; 0            ; 18           ; 93           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DVI_TX_D[22]     ; AT33  ; 2A       ; 0            ; 28           ; 0            ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DVI_TX_D[23]     ; AU33  ; 2A       ; 0            ; 28           ; 93           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DVI_TX_D[2]      ; AH30  ; 2A       ; 0            ; 30           ; 62           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DVI_TX_D[3]      ; AJ31  ; 2A       ; 0            ; 30           ; 31           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DVI_TX_D[4]      ; AL31  ; 2A       ; 0            ; 24           ; 62           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DVI_TX_D[5]      ; AK31  ; 2A       ; 0            ; 24           ; 31           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DVI_TX_D[6]      ; AH27  ; 2A       ; 0            ; 18           ; 62           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DVI_TX_D[7]      ; AG27  ; 2A       ; 0            ; 18           ; 31           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DVI_TX_D[8]      ; AL32  ; 2A       ; 0            ; 28           ; 62           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DVI_TX_D[9]      ; AK32  ; 2A       ; 0            ; 28           ; 31           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DVI_TX_HS        ; AV34  ; 2A       ; 0            ; 15           ; 93           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DVI_TX_HTPLG     ; AP35  ; 2A       ; 0            ; 26           ; 0            ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DVI_TX_ISEL      ; AP33  ; 2A       ; 0            ; 32           ; 93           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DVI_TX_MSEN      ; AN32  ; 2A       ; 0            ; 32           ; 0            ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DVI_TX_PD_N      ; AR35  ; 2A       ; 0            ; 26           ; 93           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DVI_TX_SCL       ; AR34  ; 2A       ; 0            ; 30           ; 93           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DVI_TX_VS        ; AT32  ; 2A       ; 0            ; 16           ; 0            ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; EEP_SCL          ; G33   ; 1A       ; 0            ; 97           ; 0            ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ETH_MDC[0]       ; R30   ; 1C       ; 0            ; 76           ; 31           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ETH_MDC[1]       ; J6    ; 6C       ; 185          ; 84           ; 0            ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ETH_MDC[2]       ; K6    ; 6C       ; 185          ; 83           ; 0            ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ETH_MDC[3]       ; N7    ; 6C       ; 185          ; 81           ; 93           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ETH_PSE_RST_n    ; AH33  ; 2C       ; 0            ; 48           ; 93           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ETH_PSE_SCK      ; AH32  ; 2C       ; 0            ; 48           ; 0            ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ETH_RST_n        ; V29   ; 1C       ; 0            ; 71           ; 31           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ETH_TX_p[0]      ; T30   ; 1C       ; 0            ; 81           ; 31           ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS            ; Maximum Current  ; Off                               ; --                        ; 1                          ; 1                           ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ETH_TX_p[0](n)   ; T31   ; 1C       ; 0            ; 81           ; 62           ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS            ; Maximum Current  ; Off                               ; --                        ; 1                          ; 1                           ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; ETH_TX_p[1]      ; R32   ; 1C       ; 0            ; 80           ; 31           ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS            ; Maximum Current  ; Off                               ; --                        ; 1                          ; 1                           ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ETH_TX_p[1](n)   ; R33   ; 1C       ; 0            ; 80           ; 62           ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS            ; Maximum Current  ; Off                               ; --                        ; 1                          ; 1                           ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; ETH_TX_p[2]      ; M32   ; 1C       ; 0            ; 84           ; 31           ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS            ; Maximum Current  ; Off                               ; --                        ; 1                          ; 1                           ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ETH_TX_p[2](n)   ; L32   ; 1C       ; 0            ; 84           ; 62           ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS            ; Maximum Current  ; Off                               ; --                        ; 1                          ; 1                           ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; ETH_TX_p[3]      ; P31   ; 1C       ; 0            ; 83           ; 31           ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS            ; Maximum Current  ; Off                               ; --                        ; 1                          ; 1                           ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ETH_TX_p[3](n)   ; P32   ; 1C       ; 0            ; 83           ; 62           ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS            ; Maximum Current  ; Off                               ; --                        ; 1                          ; 1                           ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; FAN_CTRL         ; AP20  ; 4C       ; 104          ; 0            ; 62           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; FLASH_ADV_n      ; F21   ; 8C       ; 84           ; 129          ; 93           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; FLASH_CE_n       ; F23   ; 8C       ; 68           ; 129          ; 62           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; FLASH_CLK        ; E22   ; 8C       ; 70           ; 129          ; 31           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; FLASH_OE_n       ; N21   ; 8C       ; 76           ; 129          ; 31           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; FLASH_RESET_n    ; D21   ; 8C       ; 80           ; 129          ; 0            ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; FLASH_WE_n       ; R20   ; 8C       ; 78           ; 129          ; 62           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; FSM_A[10]        ; F34   ; 1A       ; 0            ; 100          ; 0            ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; FSM_A[11]        ; G35   ; 1A       ; 0            ; 98           ; 0            ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; FSM_A[12]        ; E34   ; 1A       ; 0            ; 100          ; 93           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; FSM_A[13]        ; J32   ; 1A       ; 0            ; 109          ; 31           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; FSM_A[14]        ; F35   ; 1A       ; 0            ; 98           ; 93           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; FSM_A[15]        ; C24   ; 8C       ; 76           ; 129          ; 93           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; FSM_A[16]        ; A24   ; 8C       ; 78           ; 129          ; 93           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; FSM_A[17]        ; D23   ; 8C       ; 68           ; 129          ; 93           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; FSM_A[18]        ; D24   ; 8C       ; 76           ; 129          ; 0            ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; FSM_A[19]        ; T27   ; 1A       ; 0            ; 98           ; 31           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; FSM_A[1]         ; G22   ; 8C       ; 73           ; 129          ; 31           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; FSM_A[20]        ; T28   ; 1A       ; 0            ; 100          ; 31           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; FSM_A[21]        ; D22   ; 8C       ; 70           ; 129          ; 62           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; FSM_A[22]        ; E23   ; 8C       ; 68           ; 129          ; 0            ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; FSM_A[23]        ; N20   ; 8C       ; 80           ; 129          ; 31           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; FSM_A[24]        ; P20   ; 8C       ; 80           ; 129          ; 62           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; FSM_A[25]        ; C22   ; 8C       ; 80           ; 129          ; 93           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; FSM_A[2]         ; G23   ; 8C       ; 68           ; 129          ; 31           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; FSM_A[3]         ; A25   ; 8C       ; 78           ; 129          ; 0            ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; FSM_A[4]         ; H22   ; 8C       ; 73           ; 129          ; 93           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; FSM_A[5]         ; H23   ; 8C       ; 70           ; 129          ; 93           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; FSM_A[6]         ; J22   ; 8C       ; 73           ; 129          ; 0            ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; FSM_A[7]         ; K22   ; 8C       ; 73           ; 129          ; 62           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; FSM_A[8]         ; M21   ; 8C       ; 78           ; 129          ; 31           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; FSM_A[9]         ; J23   ; 8C       ; 70           ; 129          ; 0            ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; GCLKOUT_FPGA     ; AH19  ; 4C       ; 108          ; 0            ; 62           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HSMC_SCL         ; L19   ; 7C       ; 108          ; 129          ; 31           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[0]           ; V28   ; 1C       ; 0            ; 78           ; 62           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[1]           ; W28   ; 1C       ; 0            ; 78           ; 31           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[2]           ; R29   ; 1A       ; 0            ; 96           ; 31           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[3]           ; P29   ; 1A       ; 0            ; 96           ; 62           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[4]           ; N29   ; 1A       ; 0            ; 104          ; 31           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[5]           ; M29   ; 1A       ; 0            ; 104          ; 62           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[6]           ; N30   ; 1A       ; 0            ; 106          ; 31           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[7]           ; M30   ; 1A       ; 0            ; 106          ; 62           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; M1_DDR2_SA[0]    ; AV25  ; 3C       ; 78           ; 0            ; 0            ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; M1_DDR2_SA[1]    ; AW25  ; 3C       ; 78           ; 0            ; 93           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; M1_DDR2_SCL      ; AH24  ; 3A       ; 31           ; 0            ; 31           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; M1_DDR2_addr[0]  ; AV23  ; 3C       ; 80           ; 0            ; 0            ; yes             ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; M1_DDR2_addr[10] ; AJ26  ; 3A       ; 11           ; 0            ; 0            ; yes             ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; M1_DDR2_addr[11] ; AU28  ; 3A       ; 30           ; 0            ; 93           ; yes             ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; M1_DDR2_addr[12] ; AP26  ; 3A       ; 27           ; 0            ; 62           ; yes             ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; M1_DDR2_addr[13] ; AD21  ; 3C       ; 76           ; 0            ; 31           ; yes             ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; M1_DDR2_addr[14] ; AU29  ; 3A       ; 30           ; 0            ; 31           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; M1_DDR2_addr[15] ; AT29  ; 3A       ; 30           ; 0            ; 62           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; M1_DDR2_addr[1]  ; AL25  ; 3A       ; 27           ; 0            ; 31           ; yes             ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; M1_DDR2_addr[2]  ; AW23  ; 3C       ; 80           ; 0            ; 93           ; yes             ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; M1_DDR2_addr[3]  ; AM26  ; 3A       ; 25           ; 0            ; 0            ; yes             ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; M1_DDR2_addr[4]  ; AN26  ; 3A       ; 25           ; 0            ; 93           ; yes             ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; M1_DDR2_addr[5]  ; AK26  ; 3A       ; 11           ; 0            ; 93           ; yes             ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; M1_DDR2_addr[6]  ; AU27  ; 3A       ; 31           ; 0            ; 93           ; yes             ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; M1_DDR2_addr[7]  ; AT27  ; 3A       ; 31           ; 0            ; 0            ; yes             ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; M1_DDR2_addr[8]  ; AL27  ; 3A       ; 14           ; 0            ; 31           ; yes             ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; M1_DDR2_addr[9]  ; AN27  ; 3A       ; 25           ; 0            ; 62           ; yes             ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; M1_DDR2_ba[0]    ; AH26  ; 3A       ; 14           ; 0            ; 62           ; yes             ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; M1_DDR2_ba[1]    ; AD25  ; 3A       ; 9            ; 0            ; 62           ; yes             ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; M1_DDR2_ba[2]    ; AP27  ; 3A       ; 25           ; 0            ; 31           ; yes             ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; M1_DDR2_cas_n    ; AJ25  ; 3A       ; 14           ; 0            ; 0            ; yes             ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; M1_DDR2_cke[0]   ; AT28  ; 3A       ; 30           ; 0            ; 0            ; yes             ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; M1_DDR2_cke[1]   ; AK27  ; 3A       ; 11           ; 0            ; 31           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; M1_DDR2_cs_n[0]  ; AG21  ; 3C       ; 78           ; 0            ; 31           ; yes             ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; M1_DDR2_cs_n[1]  ; AE25  ; 3A       ; 9            ; 0            ; 31           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; M1_DDR2_dm[0]    ; AW31  ; 3A       ; 19           ; 0            ; 31           ; yes             ; no                     ; no            ; 3         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm with Calibration    ; termination_blk0          ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; Group 3078784       ;
; M1_DDR2_dm[1]    ; AW26  ; 3B       ; 42           ; 0            ; 93           ; yes             ; no                     ; no            ; 3         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm with Calibration    ; termination_blk0          ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; Group 3078784       ;
; M1_DDR2_dm[2]    ; AU23  ; 3C       ; 73           ; 0            ; 93           ; yes             ; no                     ; no            ; 3         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm with Calibration    ; termination_blk0          ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; Group 3078784       ;
; M1_DDR2_dm[3]    ; AH22  ; 3B       ; 45           ; 0            ; 62           ; yes             ; no                     ; no            ; 3         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm with Calibration    ; termination_blk0          ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; Group 3078784       ;
; M1_DDR2_dm[4]    ; AL17  ; 4B       ; 135          ; 0            ; 93           ; yes             ; no                     ; no            ; 3         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm with Calibration    ; termination_blk0          ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; Group 3078784       ;
; M1_DDR2_dm[5]    ; AT16  ; 4B       ; 145          ; 0            ; 62           ; yes             ; no                     ; no            ; 3         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm with Calibration    ; termination_blk0          ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; Group 3078784       ;
; M1_DDR2_dm[6]    ; AU14  ; 4A       ; 155          ; 0            ; 62           ; yes             ; no                     ; no            ; 3         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm with Calibration    ; termination_blk0          ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; Group 3078784       ;
; M1_DDR2_dm[7]    ; AN13  ; 4A       ; 164          ; 0            ; 31           ; yes             ; no                     ; no            ; 3         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-18 Class I ; Default          ; Series 50 Ohm with Calibration    ; termination_blk0          ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; Group 3078784       ;
; M1_DDR2_odt[0]   ; AG20  ; 3C       ; 76           ; 0            ; 62           ; yes             ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; M1_DDR2_odt[1]   ; AE24  ; 3A       ; 11           ; 0            ; 62           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; M1_DDR2_ras_n    ; AE21  ; 3C       ; 78           ; 0            ; 62           ; yes             ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; M1_DDR2_we_n     ; AK25  ; 3A       ; 14           ; 0            ; 93           ; yes             ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; SSTL-18 Class I ; 12mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; MAX_I2C_SCLK     ; AP24  ; 3B       ; 38           ; 0            ; 93           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; OTG_A[10]        ; A29   ; 8A       ; 25           ; 129          ; 93           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; OTG_A[11]        ; J27   ; 8A       ; 11           ; 129          ; 93           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; OTG_A[12]        ; G26   ; 8A       ; 31           ; 129          ; 0            ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; OTG_A[13]        ; F26   ; 8A       ; 31           ; 129          ; 93           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; OTG_A[14]        ; G28   ; 8A       ; 17           ; 129          ; 93           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; OTG_A[15]        ; B26   ; 8B       ; 38           ; 129          ; 93           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; OTG_A[16]        ; D17   ; 7C       ; 121          ; 129          ; 93           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; OTG_A[17]        ; F16   ; 7B       ; 148          ; 129          ; 93           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; OTG_A[1]         ; K26   ; 8A       ; 14           ; 129          ; 93           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; OTG_A[2]         ; P25   ; 8A       ; 9            ; 129          ; 31           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; OTG_A[3]         ; N25   ; 8A       ; 11           ; 129          ; 62           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; OTG_A[4]         ; R24   ; 8A       ; 31           ; 129          ; 62           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; OTG_A[5]         ; P24   ; 8A       ; 31           ; 129          ; 31           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; OTG_A[6]         ; M25   ; 8A       ; 11           ; 129          ; 31           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; OTG_A[7]         ; L25   ; 8A       ; 14           ; 129          ; 31           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; OTG_A[8]         ; N23   ; 8B       ; 45           ; 129          ; 93           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; OTG_A[9]         ; K28   ; 8A       ; 14           ; 129          ; 62           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; OTG_CS_n         ; P19   ; 7C       ; 104          ; 129          ; 31           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; OTG_DC_DACK      ; AH20  ; 3C       ; 80           ; 0            ; 31           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; OTG_HC_DACK      ; AT21  ; 3C       ; 85           ; 0            ; 93           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; OTG_OE_n         ; N19   ; 7C       ; 104          ; 129          ; 62           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; OTG_RESET_n      ; AU22  ; 3C       ; 84           ; 0            ; 93           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; OTG_WE_n         ; AR22  ; 3C       ; 85           ; 0            ; 0            ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SD_CLK           ; AT19  ; 4C       ; 110          ; 0            ; 0            ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SEG0_DP          ; AL34  ; 2C       ; 0            ; 50           ; 0            ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SEG0_D[0]        ; L34   ; 1C       ; 0            ; 78           ; 0            ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SEG0_D[1]        ; M34   ; 1C       ; 0            ; 80           ; 93           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SEG0_D[2]        ; M33   ; 1C       ; 0            ; 80           ; 0            ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SEG0_D[3]        ; H31   ; 1A       ; 0            ; 106          ; 0            ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SEG0_D[4]        ; J33   ; 1A       ; 0            ; 97           ; 62           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SEG0_D[5]        ; L35   ; 1C       ; 0            ; 78           ; 93           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SEG0_D[6]        ; K32   ; 1A       ; 0            ; 97           ; 31           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SEG1_DP          ; AL35  ; 2C       ; 0            ; 50           ; 93           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SEG1_D[0]        ; E31   ; 1A       ; 0            ; 104          ; 93           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SEG1_D[1]        ; F31   ; 1A       ; 0            ; 104          ; 0            ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SEG1_D[2]        ; G31   ; 1A       ; 0            ; 106          ; 93           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SEG1_D[3]        ; C34   ; 1A       ; 0            ; 113          ; 93           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SEG1_D[4]        ; C33   ; 1A       ; 0            ; 107          ; 93           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SEG1_D[5]        ; D33   ; 1A       ; 0            ; 107          ; 0            ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SEG1_D[6]        ; D34   ; 1A       ; 0            ; 113          ; 0            ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SMA_CLKOUT_p     ; M20   ; 8C       ; 84           ; 129          ; 31           ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS            ; Maximum Current  ; Off                               ; --                        ; 1                          ; 1                           ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SMA_CLKOUT_p(n)  ; L20   ; 8C       ; 84           ; 129          ; 62           ; no              ; no                     ; no            ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS            ; Maximum Current  ; Off                               ; --                        ; 1                          ; 1                           ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; SSRAM_ADV        ; H35   ; 1A       ; 0            ; 96           ; 93           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SSRAM_BWA_n      ; R27   ; 1A       ; 0            ; 98           ; 62           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SSRAM_BWB_n      ; N31   ; 1A       ; 0            ; 107          ; 31           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SSRAM_CE_n       ; R28   ; 1A       ; 0            ; 100          ; 62           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SSRAM_CKE_n      ; N28   ; 1A       ; 0            ; 110          ; 31           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SSRAM_CLK        ; M31   ; 1A       ; 0            ; 107          ; 62           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SSRAM_OE_n       ; H34   ; 1A       ; 0            ; 96           ; 0            ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SSRAM_WE_n       ; L31   ; 1A       ; 0            ; 102          ; 31           ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; TEMP_SMCLK       ; AN18  ; 4C       ; 121          ; 0            ; 0            ; no              ; no                     ; no            ; 3         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V           ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+-----------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+-----------------------------------+---------------------------+---------------------+-----------------------------+----------------------+-------+------------------------------------------+---------------------+
; Name             ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Input Termination                ; Output Termination                ; Termination Control Block ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Load  ; Output Enable Source                     ; Output Enable Group ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+-----------------------------------+---------------------------+---------------------+-----------------------------+----------------------+-------+------------------------------------------+---------------------+
; D5M_SDATA        ; AJ6   ; 5C       ; 185          ; 52           ; 0            ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 3         ; no              ; yes        ; no       ; Off          ; 3.0-V PCI-X                     ; PCI Compliant    ; Off                              ; Off                               ; --                        ; 0                   ; Off                         ; User                 ; 10 pF ; I2C_CCD_Config:u10|I2C_Controller:u0|SDO ; -                   ;
; DVI_RX_DDCSCL    ; AG32  ; 2C       ; 0            ; 52           ; 62           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 3         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                        ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; -                   ;
; DVI_RX_DDCSDA    ; AG31  ; 2C       ; 0            ; 52           ; 31           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 3         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                        ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; -                   ;
; DVI_TX_DDCSCL    ; AG35  ; 2C       ; 0            ; 59           ; 62           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 3         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                        ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; -                   ;
; DVI_TX_DDCSDA    ; AL30  ; 2A       ; 0            ; 21           ; 62           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 3         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                        ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; -                   ;
; DVI_TX_SDA       ; AT34  ; 2A       ; 0            ; 30           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 3         ; no              ; no         ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                        ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; -                   ;
; EEP_SDA          ; F33   ; 1A       ; 0            ; 97           ; 93           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 3         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                        ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; -                   ;
; ETH_MDIO[0]      ; W32   ; 1C       ; 0            ; 69           ; 31           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 3         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                        ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; -                   ;
; ETH_MDIO[1]      ; J5    ; 6C       ; 185          ; 84           ; 93           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 3         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                        ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; -                   ;
; ETH_MDIO[2]      ; K5    ; 6C       ; 185          ; 83           ; 93           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 3         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                        ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; -                   ;
; ETH_MDIO[3]      ; N8    ; 6C       ; 185          ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 3         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                        ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; -                   ;
; ETH_PSE_SDA      ; AN34  ; 2C       ; 0            ; 47           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 3         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                        ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; -                   ;
; EXT_IO           ; AC11  ; 5C       ; 185          ; 59           ; 31           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 3         ; no              ; yes        ; no       ; Off          ; 3.0-V PCI-X                     ; PCI Compliant    ; Off                              ; Off                               ; --                        ; 0                   ; Off                         ; User                 ; 10 pF ; -                                        ; -                   ;
; FSM_D[0]         ; K29   ; 1A       ; 0            ; 113          ; 62           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 3         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                        ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; -                   ;
; FSM_D[10]        ; C35   ; 1A       ; 0            ; 110          ; 93           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 3         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                        ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; -                   ;
; FSM_D[11]        ; D35   ; 1A       ; 0            ; 110          ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 3         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                        ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; -                   ;
; FSM_D[12]        ; M22   ; 8C       ; 76           ; 129          ; 62           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 3         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                        ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; -                   ;
; FSM_D[13]        ; M28   ; 1A       ; 0            ; 110          ; 62           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 3         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                        ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; -                   ;
; FSM_D[14]        ; C31   ; 1A       ; 0            ; 112          ; 93           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 3         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                        ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; -                   ;
; FSM_D[15]        ; D31   ; 1A       ; 0            ; 112          ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 3         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                        ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; -                   ;
; FSM_D[1]         ; J30   ; 1A       ; 0            ; 112          ; 62           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 3         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                        ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; -                   ;
; FSM_D[2]         ; K30   ; 1A       ; 0            ; 112          ; 31           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 3         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                        ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; -                   ;
; FSM_D[3]         ; L29   ; 1A       ; 0            ; 113          ; 31           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 3         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                        ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; -                   ;
; FSM_D[4]         ; K31   ; 1A       ; 0            ; 102          ; 62           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 3         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                        ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; -                   ;
; FSM_D[5]         ; E32   ; 1A       ; 0            ; 102          ; 93           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 3         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                        ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; -                   ;
; FSM_D[6]         ; F32   ; 1A       ; 0            ; 102          ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 3         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                        ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; -                   ;
; FSM_D[7]         ; H32   ; 1A       ; 0            ; 109          ; 62           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 3         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                        ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; -                   ;
; FSM_D[8]         ; B32   ; 1A       ; 0            ; 109          ; 93           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 3         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                        ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; -                   ;
; FSM_D[9]         ; C32   ; 1A       ; 0            ; 109          ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 3         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                        ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; -                   ;
; HSMC_SDA         ; M19   ; 7C       ; 108          ; 129          ; 62           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 3         ; no              ; yes        ; no       ; Off          ; 1.8 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                        ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; -                   ;
; M1_DDR2_SDA      ; AG24  ; 3A       ; 31           ; 0            ; 62           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 3         ; no              ; yes        ; no       ; Off          ; 1.8 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                        ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; -                   ;
; M1_DDR2_clk[0]   ; AP28  ; 3A       ; 27           ; 0            ; 0            ; 0                     ; 1                  ; no     ; yes            ; yes             ; no                     ; no            ; 3         ; no              ; no         ; no       ; Off          ; Differential 1.8-V SSTL Class I ; Default          ; Off                              ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; -                   ;
; M1_DDR2_clk[1]   ; AE20  ; 3C       ; 76           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 3         ; no              ; no         ; no       ; Off          ; Differential 1.8-V SSTL Class I ; Default          ; Off                              ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; -                   ;
; M1_DDR2_clk_n[0] ; AR28  ; 3A       ; 27           ; 0            ; 93           ; 0                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 3         ; no              ; no         ; no       ; Off          ; Differential 1.8-V SSTL Class I ; Default          ; Off                              ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; -                   ;
; M1_DDR2_clk_n[1] ; AF20  ; 3C       ; 76           ; 0            ; 93           ; 0                     ; 0                  ; no     ; no             ; yes             ; no                     ; no            ; 3         ; no              ; no         ; no       ; Off          ; Differential 1.8-V SSTL Class I ; Default          ; Off                              ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; -                   ;
; M1_DDR2_dq[0]    ; AV32  ; 3A       ; 17           ; 0            ; 0            ; 1                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; Group 3078784       ;
; M1_DDR2_dq[10]   ; AU25  ; 3B       ; 42           ; 0            ; 31           ; 1                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; Group 3078784       ;
; M1_DDR2_dq[11]   ; AT25  ; 3B       ; 42           ; 0            ; 62           ; 1                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; Group 3078784       ;
; M1_DDR2_dq[12]   ; AM25  ; 3B       ; 38           ; 0            ; 62           ; 1                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; Group 3078784       ;
; M1_DDR2_dq[13]   ; AN25  ; 3B       ; 38           ; 0            ; 31           ; 1                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; Group 3078784       ;
; M1_DDR2_dq[14]   ; AR25  ; 3B       ; 39           ; 0            ; 31           ; 1                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; Group 3078784       ;
; M1_DDR2_dq[15]   ; AN24  ; 3B       ; 38           ; 0            ; 0            ; 1                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; Group 3078784       ;
; M1_DDR2_dq[16]   ; AN23  ; 3C       ; 68           ; 0            ; 62           ; 1                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; Group 3078784       ;
; M1_DDR2_dq[17]   ; AP23  ; 3C       ; 73           ; 0            ; 31           ; 1                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; Group 3078784       ;
; M1_DDR2_dq[18]   ; AL22  ; 3C       ; 70           ; 0            ; 31           ; 1                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; Group 3078784       ;
; M1_DDR2_dq[19]   ; AM22  ; 3C       ; 68           ; 0            ; 0            ; 1                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; Group 3078784       ;
; M1_DDR2_dq[1]    ; AV31  ; 3A       ; 19           ; 0            ; 62           ; 1                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; Group 3078784       ;
; M1_DDR2_dq[20]   ; AM23  ; 3C       ; 68           ; 0            ; 31           ; 1                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; Group 3078784       ;
; M1_DDR2_dq[21]   ; AR23  ; 3C       ; 73           ; 0            ; 62           ; 1                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; Group 3078784       ;
; M1_DDR2_dq[22]   ; AT23  ; 3C       ; 73           ; 0            ; 0            ; 1                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; Group 3078784       ;
; M1_DDR2_dq[23]   ; AL21  ; 3C       ; 70           ; 0            ; 62           ; 1                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; Group 3078784       ;
; M1_DDR2_dq[24]   ; AJ22  ; 3B       ; 50           ; 0            ; 31           ; 1                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; Group 3078784       ;
; M1_DDR2_dq[25]   ; AH23  ; 3B       ; 50           ; 0            ; 0            ; 1                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; Group 3078784       ;
; M1_DDR2_dq[26]   ; AF22  ; 3B       ; 45           ; 0            ; 0            ; 1                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; Group 3078784       ;
; M1_DDR2_dq[27]   ; AE23  ; 3B       ; 45           ; 0            ; 31           ; 1                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; Group 3078784       ;
; M1_DDR2_dq[28]   ; AK24  ; 3B       ; 50           ; 0            ; 62           ; 1                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; Group 3078784       ;
; M1_DDR2_dq[29]   ; AJ23  ; 3B       ; 50           ; 0            ; 93           ; 1                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; Group 3078784       ;
; M1_DDR2_dq[2]    ; AW29  ; 3A       ; 22           ; 0            ; 93           ; 1                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; Group 3078784       ;
; M1_DDR2_dq[30]   ; AF23  ; 3B       ; 47           ; 0            ; 31           ; 1                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; Group 3078784       ;
; M1_DDR2_dq[31]   ; AE22  ; 3B       ; 47           ; 0            ; 62           ; 1                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; Group 3078784       ;
; M1_DDR2_dq[32]   ; AK17  ; 4B       ; 135          ; 0            ; 0            ; 1                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; Group 3078784       ;
; M1_DDR2_dq[33]   ; AM17  ; 4B       ; 135          ; 0            ; 62           ; 1                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; Group 3078784       ;
; M1_DDR2_dq[34]   ; AH16  ; 4B       ; 139          ; 0            ; 31           ; 1                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; Group 3078784       ;
; M1_DDR2_dq[35]   ; AJ16  ; 4B       ; 135          ; 0            ; 31           ; 1                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; Group 3078784       ;
; M1_DDR2_dq[36]   ; AG16  ; 4B       ; 139          ; 0            ; 62           ; 1                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; Group 3078784       ;
; M1_DDR2_dq[37]   ; AH17  ; 4B       ; 137          ; 0            ; 31           ; 1                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; Group 3078784       ;
; M1_DDR2_dq[38]   ; AF17  ; 4B       ; 139          ; 0            ; 0            ; 1                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; Group 3078784       ;
; M1_DDR2_dq[39]   ; AE17  ; 4B       ; 137          ; 0            ; 62           ; 1                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; Group 3078784       ;
; M1_DDR2_dq[3]    ; AV28  ; 3A       ; 22           ; 0            ; 0            ; 1                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; Group 3078784       ;
; M1_DDR2_dq[40]   ; AR17  ; 4B       ; 142          ; 0            ; 93           ; 1                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; Group 3078784       ;
; M1_DDR2_dq[41]   ; AN16  ; 4B       ; 142          ; 0            ; 31           ; 1                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; Group 3078784       ;
; M1_DDR2_dq[42]   ; AU16  ; 4B       ; 148          ; 0            ; 0            ; 1                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; Group 3078784       ;
; M1_DDR2_dq[43]   ; AW16  ; 4B       ; 145          ; 0            ; 31           ; 1                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; Group 3078784       ;
; M1_DDR2_dq[44]   ; AN17  ; 4B       ; 142          ; 0            ; 62           ; 1                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; Group 3078784       ;
; M1_DDR2_dq[45]   ; AP17  ; 4B       ; 142          ; 0            ; 0            ; 1                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; Group 3078784       ;
; M1_DDR2_dq[46]   ; AU15  ; 4B       ; 148          ; 0            ; 31           ; 1                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; Group 3078784       ;
; M1_DDR2_dq[47]   ; AT15  ; 4B       ; 148          ; 0            ; 62           ; 1                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; Group 3078784       ;
; M1_DDR2_dq[48]   ; AW11  ; 4A       ; 157          ; 0            ; 62           ; 1                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; Group 3078784       ;
; M1_DDR2_dq[49]   ; AW12  ; 4A       ; 157          ; 0            ; 31           ; 1                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; Group 3078784       ;
; M1_DDR2_dq[4]    ; AW34  ; 3A       ; 17           ; 0            ; 62           ; 1                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; Group 3078784       ;
; M1_DDR2_dq[50]   ; AT14  ; 4A       ; 155          ; 0            ; 31           ; 1                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; Group 3078784       ;
; M1_DDR2_dq[51]   ; AU12  ; 4A       ; 159          ; 0            ; 62           ; 1                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; Group 3078784       ;
; M1_DDR2_dq[52]   ; AW14  ; 4A       ; 155          ; 0            ; 93           ; 1                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; Group 3078784       ;
; M1_DDR2_dq[53]   ; AV14  ; 4A       ; 155          ; 0            ; 0            ; 1                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; Group 3078784       ;
; M1_DDR2_dq[54]   ; AU11  ; 4A       ; 159          ; 0            ; 0            ; 1                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; Group 3078784       ;
; M1_DDR2_dq[55]   ; AT12  ; 4A       ; 159          ; 0            ; 31           ; 1                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; Group 3078784       ;
; M1_DDR2_dq[56]   ; AP13  ; 4A       ; 162          ; 0            ; 31           ; 1                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; Group 3078784       ;
; M1_DDR2_dq[57]   ; AN14  ; 4A       ; 162          ; 0            ; 62           ; 1                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; Group 3078784       ;
; M1_DDR2_dq[58]   ; AL15  ; 4A       ; 164          ; 0            ; 62           ; 1                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; Group 3078784       ;
; M1_DDR2_dq[59]   ; AM14  ; 4A       ; 167          ; 0            ; 62           ; 1                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; Group 3078784       ;
; M1_DDR2_dq[5]    ; AW33  ; 3A       ; 17           ; 0            ; 31           ; 1                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; Group 3078784       ;
; M1_DDR2_dq[60]   ; AR14  ; 4A       ; 162          ; 0            ; 93           ; 1                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; Group 3078784       ;
; M1_DDR2_dq[61]   ; AP14  ; 4A       ; 162          ; 0            ; 0            ; 1                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; Group 3078784       ;
; M1_DDR2_dq[62]   ; AL14  ; 4A       ; 167          ; 0            ; 31           ; 1                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; Group 3078784       ;
; M1_DDR2_dq[63]   ; AL13  ; 4A       ; 167          ; 0            ; 0            ; 1                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; Group 3078784       ;
; M1_DDR2_dq[6]    ; AW28  ; 3A       ; 22           ; 0            ; 62           ; 1                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; Group 3078784       ;
; M1_DDR2_dq[7]    ; AW27  ; 3A       ; 22           ; 0            ; 31           ; 1                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; Group 3078784       ;
; M1_DDR2_dq[8]    ; AP25  ; 3B       ; 39           ; 0            ; 62           ; 1                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; Group 3078784       ;
; M1_DDR2_dq[9]    ; AV26  ; 3B       ; 42           ; 0            ; 0            ; 1                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; SSTL-18 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; Group 3078784       ;
; M1_DDR2_dqs[0]   ; AV29  ; 3A       ; 19           ; 0            ; 0            ; 8                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; Differential 1.8-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; Group 3078784       ;
; M1_DDR2_dqs[1]   ; AT26  ; 3B       ; 39           ; 0            ; 0            ; 8                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; Differential 1.8-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; Group 3078784       ;
; M1_DDR2_dqs[2]   ; AT24  ; 3C       ; 70           ; 0            ; 0            ; 8                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; Differential 1.8-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; Group 3078784       ;
; M1_DDR2_dqs[3]   ; AK23  ; 3B       ; 47           ; 0            ; 0            ; 8                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; Differential 1.8-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; Group 3078784       ;
; M1_DDR2_dqs[4]   ; AK16  ; 4B       ; 137          ; 0            ; 0            ; 8                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; Differential 1.8-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; Group 3078784       ;
; M1_DDR2_dqs[5]   ; AP16  ; 4B       ; 145          ; 0            ; 0            ; 8                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; Differential 1.8-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; Group 3078784       ;
; M1_DDR2_dqs[6]   ; AV13  ; 4A       ; 157          ; 0            ; 0            ; 8                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; Differential 1.8-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; Group 3078784       ;
; M1_DDR2_dqs[7]   ; AR13  ; 4A       ; 164          ; 0            ; 0            ; 8                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; Differential 1.8-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; Group 3078784       ;
; M1_DDR2_dqsn[0]  ; AW30  ; 3A       ; 19           ; 0            ; 93           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; Differential 1.8-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; Group 3078784       ;
; M1_DDR2_dqsn[1]  ; AU26  ; 3B       ; 39           ; 0            ; 93           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; Differential 1.8-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; Group 3078784       ;
; M1_DDR2_dqsn[2]  ; AU24  ; 3C       ; 70           ; 0            ; 93           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; Differential 1.8-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; Group 3078784       ;
; M1_DDR2_dqsn[3]  ; AL23  ; 3B       ; 47           ; 0            ; 93           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; Differential 1.8-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; Group 3078784       ;
; M1_DDR2_dqsn[4]  ; AL16  ; 4B       ; 137          ; 0            ; 93           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; Differential 1.8-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; Group 3078784       ;
; M1_DDR2_dqsn[5]  ; AR16  ; 4B       ; 145          ; 0            ; 93           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; Differential 1.8-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; Group 3078784       ;
; M1_DDR2_dqsn[6]  ; AW13  ; 4A       ; 157          ; 0            ; 93           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; Differential 1.8-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; Group 3078784       ;
; M1_DDR2_dqsn[7]  ; AT13  ; 4A       ; 164          ; 0            ; 93           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; no            ; 3         ; no              ; no         ; no       ; Off          ; Differential 1.8-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; termination_blk0          ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; Group 3078784       ;
; MAX_I2C_SDAT     ; AN22  ; 3C       ; 68           ; 0            ; 93           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 3         ; no              ; no         ; no       ; Off          ; 1.8 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                        ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; -                   ;
; OTG_D[0]         ; AF16  ; 4A       ; 153          ; 0            ; 62           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 3         ; no              ; yes        ; no       ; Off          ; 1.8 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                        ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; -                   ;
; OTG_D[10]        ; AG19  ; 4C       ; 110          ; 0            ; 62           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 3         ; no              ; yes        ; no       ; Off          ; 1.8 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                        ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; -                   ;
; OTG_D[11]        ; AM19  ; 4C       ; 119          ; 0            ; 62           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 3         ; no              ; yes        ; no       ; Off          ; 1.8 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                        ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; -                   ;
; OTG_D[12]        ; AN19  ; 4C       ; 119          ; 0            ; 31           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 3         ; no              ; yes        ; no       ; Off          ; 1.8 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                        ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; -                   ;
; OTG_D[13]        ; AV16  ; 4B       ; 148          ; 0            ; 93           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 3         ; no              ; yes        ; no       ; Off          ; 1.8 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                        ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; -                   ;
; OTG_D[14]        ; AT17  ; 4C       ; 117          ; 0            ; 31           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 3         ; no              ; yes        ; no       ; Off          ; 1.8 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                        ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; -                   ;
; OTG_D[15]        ; AV17  ; 4C       ; 119          ; 0            ; 93           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 3         ; no              ; yes        ; no       ; Off          ; 1.8 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                        ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; -                   ;
; OTG_D[16]        ; AU17  ; 4C       ; 119          ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 3         ; no              ; yes        ; no       ; Off          ; 1.8 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                        ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; -                   ;
; OTG_D[17]        ; AW18  ; 4C       ; 117          ; 0            ; 62           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 3         ; no              ; yes        ; no       ; Off          ; 1.8 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                        ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; -                   ;
; OTG_D[18]        ; AT18  ; 4C       ; 117          ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 3         ; no              ; yes        ; no       ; Off          ; 1.8 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                        ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; -                   ;
; OTG_D[19]        ; AU18  ; 4C       ; 117          ; 0            ; 93           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 3         ; no              ; yes        ; no       ; Off          ; 1.8 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                        ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; -                   ;
; OTG_D[1]         ; AJ14  ; 4A       ; 173          ; 0            ; 93           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 3         ; no              ; yes        ; no       ; Off          ; 1.8 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                        ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; -                   ;
; OTG_D[20]        ; AR19  ; 4C       ; 121          ; 0            ; 31           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 3         ; no              ; yes        ; no       ; Off          ; 1.8 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                        ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; -                   ;
; OTG_D[21]        ; AW20  ; 4C       ; 100          ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 3         ; no              ; yes        ; no       ; Off          ; 1.8 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                        ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; -                   ;
; OTG_D[22]        ; AW21  ; 4C       ; 100          ; 0            ; 93           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 3         ; no              ; yes        ; no       ; Off          ; 1.8 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                        ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; -                   ;
; OTG_D[23]        ; AF19  ; 4C       ; 113          ; 0            ; 93           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 3         ; no              ; yes        ; no       ; Off          ; 1.8 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                        ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; -                   ;
; OTG_D[24]        ; AE19  ; 4C       ; 113          ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 3         ; no              ; yes        ; no       ; Off          ; 1.8 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                        ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; -                   ;
; OTG_D[25]        ; AE18  ; 4C       ; 113          ; 0            ; 62           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 3         ; no              ; yes        ; no       ; Off          ; 1.8 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                        ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; -                   ;
; OTG_D[26]        ; AD19  ; 4C       ; 110          ; 0            ; 31           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 3         ; no              ; yes        ; no       ; Off          ; 1.8 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                        ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; -                   ;
; OTG_D[27]        ; G13   ; 7A       ; 167          ; 129          ; 93           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 3         ; no              ; yes        ; no       ; Off          ; 1.8 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                        ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; -                   ;
; OTG_D[28]        ; M16   ; 7B       ; 139          ; 129          ; 93           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 3         ; no              ; yes        ; no       ; Off          ; 1.8 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                        ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; -                   ;
; OTG_D[29]        ; M27   ; 8A       ; 9            ; 129          ; 62           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 3         ; no              ; yes        ; no       ; Off          ; 1.8 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                        ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; -                   ;
; OTG_D[2]         ; AD15  ; 4A       ; 175          ; 0            ; 31           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 3         ; no              ; yes        ; no       ; Off          ; 1.8 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                        ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; -                   ;
; OTG_D[30]        ; K27   ; 8A       ; 11           ; 129          ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 3         ; no              ; yes        ; no       ; Off          ; 1.8 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                        ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; -                   ;
; OTG_D[31]        ; L26   ; 8A       ; 14           ; 129          ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 3         ; no              ; yes        ; no       ; Off          ; 1.8 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                        ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; -                   ;
; OTG_D[3]         ; AE15  ; 4A       ; 175          ; 0            ; 62           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 3         ; no              ; yes        ; no       ; Off          ; 1.8 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                        ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; -                   ;
; OTG_D[4]         ; AE16  ; 4A       ; 153          ; 0            ; 31           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 3         ; no              ; yes        ; no       ; Off          ; 1.8 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                        ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; -                   ;
; OTG_D[5]         ; AH14  ; 4A       ; 173          ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 3         ; no              ; yes        ; no       ; Off          ; 1.8 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                        ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; -                   ;
; OTG_D[6]         ; AM13  ; 4A       ; 167          ; 0            ; 93           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 3         ; no              ; yes        ; no       ; Off          ; 1.8 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                        ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; -                   ;
; OTG_D[7]         ; AN15  ; 4A       ; 153          ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 3         ; no              ; yes        ; no       ; Off          ; 1.8 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                        ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; -                   ;
; OTG_D[8]         ; AP15  ; 4A       ; 153          ; 0            ; 93           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 3         ; no              ; yes        ; no       ; Off          ; 1.8 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                        ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; -                   ;
; OTG_D[9]         ; AG18  ; 4C       ; 113          ; 0            ; 31           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 3         ; no              ; yes        ; no       ; Off          ; 1.8 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                        ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; -                   ;
; SD_CMD           ; AV20  ; 4C       ; 108          ; 0            ; 93           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 3         ; no              ; yes        ; no       ; Off          ; 1.8 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                        ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; -                   ;
; SD_DAT[0]        ; AR20  ; 4C       ; 104          ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 3         ; no              ; yes        ; no       ; Off          ; 1.8 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                        ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; -                   ;
; SD_DAT[1]        ; AT20  ; 4C       ; 104          ; 0            ; 93           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 3         ; no              ; yes        ; no       ; Off          ; 1.8 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                        ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; -                   ;
; SD_DAT[2]        ; AU19  ; 4C       ; 110          ; 0            ; 93           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 3         ; no              ; yes        ; no       ; Off          ; 1.8 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                        ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; -                   ;
; SD_DAT[3]        ; AU20  ; 4C       ; 108          ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 3         ; no              ; yes        ; no       ; Off          ; 1.8 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                        ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; -                   ;
; TEMP_SMDAT       ; AP18  ; 4C       ; 121          ; 0            ; 93           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 3         ; no              ; yes        ; no       ; Off          ; 1.8 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                        ; 0                   ; Off                         ; User                 ; 0 pF  ; -                                        ; -                   ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+-----------------------------------+---------------------------+---------------------+-----------------------------+----------------------+-------+------------------------------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                ;
+----------+------------------------------------------------+---------------------+------------------+---------------------------+
; Location ; Pin Name                                       ; Reserved As         ; User Signal Name ; Pin Type                  ;
+----------+------------------------------------------------+---------------------+------------------+---------------------------+
; W30      ; DQ16L, DIFFIO_TX_L25n, DIFFOUT_L49n, DATA0     ; As input tri-stated ; ~ALTERA_DATA0~   ; Dual Purpose Pin          ;
; V29      ; DQ17L, DIFFIO_TX_L27p, DIFFOUT_L53p, CRC_ERROR ; Use as regular IO   ; ETH_RST_n        ; Dual Purpose Pin          ;
; V34      ; DQ17L, DIFFIO_RX_L27p, DIFFOUT_L54p, DEV_CLRn  ; Use as regular IO   ; CPU_RESET_n      ; Dual Purpose Pin          ;
; AW36     ; nCONFIG                                        ; -                   ; -                ; Dedicated Programming Pin ;
; AW35     ; nSTATUS                                        ; -                   ; -                ; Dedicated Programming Pin ;
; AV35     ; CONF_DONE                                      ; -                   ; -                ; Dedicated Programming Pin ;
; AP29     ; PORSEL                                         ; -                   ; -                ; Dedicated Programming Pin ;
; AN29     ; nCE                                            ; -                   ; -                ; Dedicated Programming Pin ;
; AM11     ; nIO_PULLUP                                     ; -                   ; -                ; Dedicated Programming Pin ;
; AT11     ; nCEO                                           ; -                   ; -                ; Dedicated Programming Pin ;
; AR11     ; DCLK                                           ; -                   ; -                ; Dedicated Programming Pin ;
; AP11     ; nCSO                                           ; -                   ; -                ; Dedicated Programming Pin ;
; AN11     ; ASDO                                           ; -                   ; -                ; Dedicated Programming Pin ;
; A8       ; MSEL2                                          ; -                   ; -                ; Dedicated Programming Pin ;
; H11      ; MSEL1                                          ; -                   ; -                ; Dedicated Programming Pin ;
; J11      ; MSEL0                                          ; -                   ; -                ; Dedicated Programming Pin ;
+----------+------------------------------------------------+---------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------+
; I/O Bank Usage                                                              ;
+----------+-------------------+---------------+--------------+---------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+-------------------+---------------+--------------+---------------+
; 1A       ; 48 / 48 ( 100 % ) ; 2.5V          ; --           ; 2.5V          ;
; 1C       ; 28 / 42 ( 67 % )  ; 2.5V          ; --           ; 2.5V          ;
; 2C       ; 38 / 42 ( 90 % )  ; 2.5V          ; --           ; 2.5V          ;
; 2A       ; 46 / 48 ( 96 % )  ; 2.5V          ; --           ; 2.5V          ;
; 3A       ; 39 / 40 ( 98 % )  ; 1.8V          ; 0.9V         ; 2.5V          ;
; 3B       ; 23 / 24 ( 96 % )  ; 1.8V          ; 0.9V         ; 2.5V          ;
; 3C       ; 31 / 32 ( 97 % )  ; 1.8V          ; 0.9V         ; 2.5V          ;
; 4C       ; 30 / 32 ( 94 % )  ; 1.8V          ; --           ; 2.5V          ;
; 4B       ; 23 / 24 ( 96 % )  ; 1.8V          ; 0.9V         ; 2.5V          ;
; 4A       ; 37 / 40 ( 93 % )  ; 1.8V          ; 0.9V         ; 2.5V          ;
; 5A       ; 17 / 48 ( 35 % )  ; 3.0V          ; --           ; 3.0V          ;
; 5C       ; 19 / 42 ( 45 % )  ; 3.0V          ; --           ; 3.0V          ;
; 6C       ; 10 / 42 ( 24 % )  ; 2.5V          ; --           ; 2.5V          ;
; 6A       ; 0 / 48 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 1 / 40 ( 3 % )    ; 1.8V          ; --           ; 2.5V          ;
; 7B       ; 2 / 24 ( 8 % )    ; 1.8V          ; --           ; 2.5V          ;
; 7C       ; 8 / 32 ( 25 % )   ; 1.8V          ; --           ; 2.5V          ;
; 8C       ; 32 / 32 ( 100 % ) ; 2.5V          ; --           ; 2.5V          ;
; 8B       ; 2 / 24 ( 8 % )    ; 1.8V          ; --           ; 2.5V          ;
; 8A       ; 16 / 40 ( 40 % )  ; 1.8V          ; --           ; 2.5V          ;
; QL11     ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; QL3      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; QL2      ; 0 / 24 ( 0 % )    ; --            ; --           ; --            ;
; QL1      ; 0 / 24 ( 0 % )    ; --            ; --           ; --            ;
; QL0      ; 0 / 24 ( 0 % )    ; --            ; --           ; --            ;
; QR10     ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; QR0      ; 0 / 24 ( 0 % )    ; --            ; --           ; --            ;
; QR1      ; 0 / 24 ( 0 % )    ; --            ; --           ; --            ;
; QR2      ; 0 / 24 ( 0 % )    ; --            ; --           ; --            ;
; QR3      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; QR11     ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
+----------+-------------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+---------------------------------+--------+---------------------------------+----------------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard                    ; Voltage        ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+---------------------------------+----------------+------------+-----------------+----------+--------------+
; A2       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; A3       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; A4       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; A5       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; A6       ;            ;          ; RREF                            ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; A7       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; A8       ; 735        ; 1A       ; ^MSEL2                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; A9       ;            ;          ; TEMPDIODEp                      ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; A10      ; 763        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; A11      ; 764        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; A12      ;            ; 7A       ; VCCIO7A                         ; power  ;                                 ; 1.8V           ; --         ;                 ; --       ; --           ;
; A13      ; 772        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; A14      ; 776        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; A15      ;            ; 7B       ; VCCIO7B                         ; power  ;                                 ; 1.8V           ; --         ;                 ; --       ; --           ;
; A16      ; 794        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; A17      ; 848        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; A18      ; 852        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; A19      ; 862        ; 7C       ; OSC_50_BANK7                    ; input  ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; A20      ; 864        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; A21      ; 865        ; 7C       ; GCLKIN                          ; input  ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; A22      ; 867        ; 8C       ; PLL_CLKIN_p(n)                  ; input  ; LVDS                            ;                ; Column I/O ; N               ; no       ; Off          ;
; A23      ; 869        ; 8C       ; SMA_CLKIN_p(n)                  ; input  ; LVDS                            ;                ; Column I/O ; N               ; no       ; Off          ;
; A24      ; 879        ; 8C       ; FSM_A[16]                       ; output ; 2.5 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; A25      ; 878        ; 8C       ; FSM_A[3]                        ; output ; 2.5 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; A26      ; 944        ; 8B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; A27      ; 959        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; A28      ; 958        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; A29      ; 967        ; 8A       ; OTG_A[10]                       ; output ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; A30      ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 1.8V           ; --         ;                 ; --       ; --           ;
; A31      ; 965        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; A32      ; 2          ; 1A       ; #TRST                           ; input  ;                                 ;                ; --         ;                 ; --       ; --           ;
; A33      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; A34      ;            ;          ; RREF                            ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; A35      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; A36      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; A37      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; A38      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AA1      ; 1140       ; QR1      ; GXB_GND*                        ;        ;                                 ;                ; Row I/O    ;                 ; --       ; --           ;
; AA2      ; 1141       ; QR1      ; GXB_GND*                        ;        ;                                 ;                ; Row I/O    ;                 ; --       ; --           ;
; AA3      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AA4      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AA5      ; 620        ; 6C       ; GND+                            ;        ;                                 ;                ; Row I/O    ;                 ; --       ; --           ;
; AA6      ;            ; QR1      ; VCCH_GXBR1                      ; power  ;                                 ; 1.4V           ; --         ;                 ; --       ; --           ;
; AA7      ;            ; QR1      ; VCCL_GXBR1                      ; power  ;                                 ; 1.1V           ; --         ;                 ; --       ; --           ;
; AA8      ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; AA9      ;            ; --       ; VCCHIP_R                        ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; AA10     ;            ;          ; VCCA_PLL_R3                     ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; AA11     ;            ;          ; VCCD_PLL_R3                     ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; AA12     ;            ; --       ; VCCPT                           ; power  ;                                 ; 1.5V           ; --         ;                 ; --       ; --           ;
; AA13     ;            ; 5C       ; VCCPD5C                         ; power  ;                                 ; 3.0V           ; --         ;                 ; --       ; --           ;
; AA14     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AA15     ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; AA16     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AA17     ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; AA18     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AA19     ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; AA20     ;            ;          ; DNU                             ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AA21     ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; AA22     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AA23     ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; AA24     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AA25     ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; AA26     ;            ; --       ; VCCPT                           ; power  ;                                 ; 1.5V           ; --         ;                 ; --       ; --           ;
; AA27     ;            ; --       ; VCCPT                           ; power  ;                                 ; 1.5V           ; --         ;                 ; --       ; --           ;
; AA28     ;            ;          ; VCCD_PLL_L3                     ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; AA29     ;            ;          ; VCCA_PLL_L3                     ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; AA30     ;            ; 1C       ; VCCIO1C                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; AA31     ;            ; --       ; VCCHIP_L                        ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; AA32     ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; AA33     ;            ; QL1      ; VCCL_GXBL1                      ; power  ;                                 ; 1.1V           ; --         ;                 ; --       ; --           ;
; AA34     ;            ; QL1      ; VCCH_GXBL1                      ; power  ;                                 ; 1.4V           ; --         ;                 ; --       ; --           ;
; AA35     ; 119        ; 1C       ; GND+                            ;        ;                                 ;                ; Row I/O    ;                 ; --       ; --           ;
; AA36     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AA37     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AA38     ; 1062       ; QL1      ; GXB_GND*                        ;        ;                                 ;                ; Row I/O    ;                 ; --       ; --           ;
; AA39     ; 1063       ; QL1      ; GXB_GND*                        ;        ;                                 ;                ; Row I/O    ;                 ; --       ; --           ;
; AB1      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AB2      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AB3      ; 1138       ; QR1      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AB4      ; 1139       ; QR1      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AB5      ;            ; --       ; VCCT_R                          ; power  ;                                 ; 1.1V           ; --         ;                 ; --       ; --           ;
; AB6      ; 619        ; 6C       ; OSC_50_BANK6                    ; input  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AB7      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AB8      ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; AB9      ; 604        ; 5C       ; SW[4]                           ; input  ; 3.0-V PCI-X                     ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AB10     ; 605        ; 5C       ; SW[3]                           ; input  ; 3.0-V PCI-X                     ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AB11     ; 606        ; 5C       ; SW[2]                           ; input  ; 3.0-V PCI-X                     ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AB12     ; 609        ; 5C       ; SW[1]                           ; input  ; 3.0-V PCI-X                     ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AB13     ; 610        ; 5C       ; SW[0]                           ; input  ; 3.0-V PCI-X                     ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AB14     ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; AB15     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AB16     ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; AB17     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AB18     ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; AB19     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AB20     ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; AB21     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AB22     ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; AB23     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AB24     ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; AB25     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AB26     ;            ; 2A       ; VCCPD2A                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; AB27     ; 133        ; 2C       ; DVI_RX_D[2]                     ; input  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AB28     ; 134        ; 2C       ; DVI_RX_D[3]                     ; input  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AB29     ;            ; 2C       ; VREFB2CN0                       ; power  ;                                 ;                ; --         ;                 ; --       ; --           ;
; AB30     ; 129        ; 2C       ; DVI_RX_D[4]                     ; input  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AB31     ; 130        ; 2C       ; DVI_RX_D[5]                     ; input  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AB32     ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; AB33     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AB34     ; 120        ; 1C       ; DVI_RX_CLK                      ; input  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AB35     ;            ; --       ; VCCT_L                          ; power  ;                                 ; 1.1V           ; --         ;                 ; --       ; --           ;
; AB36     ; 1064       ; QL1      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AB37     ; 1065       ; QL1      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AB38     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AB39     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AC1      ; 1136       ; QR1      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AC2      ; 1137       ; QR1      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AC3      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AC4      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AC5      ; 617        ; 5C       ; GND+                            ;        ;                                 ;                ; Row I/O    ;                 ; --       ; --           ;
; AC6      ; 618        ; 5C       ; OSC_50_BANK5                    ; input  ; 3.0-V PCI-X                     ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AC7      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AC8      ; 603        ; 5C       ; SW[5]                           ; input  ; 3.0-V PCI-X                     ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AC9      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AC10     ; 613        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AC11     ; 614        ; 5C       ; EXT_IO                          ; bidir  ; 3.0-V PCI-X                     ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AC12     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AC13     ;            ; 5A       ; VCCPD5A                         ; power  ;                                 ; 3.0V           ; --         ;                 ; --       ; --           ;
; AC14     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AC15     ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; AC16     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AC17     ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; AC18     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AC19     ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; AC20     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AC21     ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; AC22     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AC23     ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; AC24     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AC25     ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; AC26     ; 189        ; 2A       ; DVI_RX_D[0]                     ; input  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AC27     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AC28     ; 137        ; 2C       ; DVI_TX_D[12]                    ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AC29     ; 138        ; 2C       ; DVI_TX_D[13]                    ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AC30     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AC31     ; 127        ; 2C       ; DVI_RX_D[14]                    ; input  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AC32     ; 128        ; 2C       ; DVI_RX_D[15]                    ; input  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AC33     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AC34     ; 121        ; 2C       ; GND+                            ;        ;                                 ;                ; Row I/O    ;                 ; --       ; --           ;
; AC35     ; 122        ; 2C       ; OSC_50_BANK2                    ; input  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AC36     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AC37     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AC38     ; 1066       ; QL1      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AC39     ; 1067       ; QL1      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AD1      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AD2      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AD3      ; 1134       ; QR1      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AD4      ; 1135       ; QR1      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AD5      ;            ; --       ; VCCR_R                          ; power  ;                                 ; 1.1V           ; --         ;                 ; --       ; --           ;
; AD6      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AD7      ;            ; QR0      ; VCCL_GXBR0                      ; power  ;                                 ; 1.1V           ; --         ;                 ; --       ; --           ;
; AD8      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AD9      ; 597        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AD10     ; 598        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AD11     ;            ; 5C       ; VREFB5CN0                       ; power  ;                                 ;                ; --         ;                 ; --       ; --           ;
; AD12     ; 549        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AD13     ; 550        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AD14     ;            ; 4A       ; VCCPD4A                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; AD15     ; 496        ; 4A       ; OTG_D[2]                        ; bidir  ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; AD16     ;            ; 4B       ; VCCPD4B                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; AD17     ;            ;          ; NC                              ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AD18     ;            ; 4C       ; VCCPD4C                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; AD19     ; 384        ; 4C       ; OTG_D[26]                       ; bidir  ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; AD20     ;            ; 3C       ; VCCPD3C                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; AD21     ; 351        ; 3C       ; M1_DDR2_addr[13]                ; output ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AD22     ;            ; 3B       ; VCCPD3B                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; AD23     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AD24     ;            ; 3A       ; VCCPD3A                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; AD25     ; 242        ; 3A       ; M1_DDR2_ba[1]                   ; output ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AD26     ; 190        ; 2A       ; DVI_RX_D[1]                     ; input  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AD27     ; 193        ; 2A       ; DVI_RX_D[6]                     ; input  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AD28     ; 145        ; 2C       ; DVI_RX_CTL[1]                   ; input  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AD29     ; 146        ; 2C       ; DVI_RX_HS                       ; input  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AD30     ; 153        ; 2C       ; DVI_TX_D[11]                    ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AD31     ; 154        ; 2C       ; DVI_TX_D[10]                    ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AD32     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AD33     ;            ; QL0      ; VCCL_GXBL0                      ; power  ;                                 ; 1.1V           ; --         ;                 ; --       ; --           ;
; AD34     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AD35     ;            ; --       ; VCCR_L                          ; power  ;                                 ; 1.1V           ; --         ;                 ; --       ; --           ;
; AD36     ; 1068       ; QL1      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AD37     ; 1069       ; QL1      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AD38     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AD39     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AE1      ; 1132       ; QR1      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AE2      ; 1133       ; QR1      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AE3      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AE4      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AE5      ; 615        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AE6      ;            ; QR0      ; VCCH_GXBR0                      ; power  ;                                 ; 1.4V           ; --         ;                 ; --       ; --           ;
; AE7      ;            ; QR0      ; VCCL_GXBR0                      ; power  ;                                 ; 1.1V           ; --         ;                 ; --       ; --           ;
; AE8      ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; AE9      ;            ; 5C       ; VCCIO5C                         ; power  ;                                 ; 3.0V           ; --         ;                 ; --       ; --           ;
; AE10     ; 585        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AE11     ; 586        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AE12     ; 545        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AE13     ; 546        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AE14     ; 494        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AE15     ; 497        ; 4A       ; OTG_D[3]                        ; bidir  ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; AE16     ; 460        ; 4A       ; OTG_D[4]                        ; bidir  ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; AE17     ; 433        ; 4B       ; M1_DDR2_dq[39]                  ; bidir  ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AE18     ; 389        ; 4C       ; OTG_D[25]                       ; bidir  ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; AE19     ; 386        ; 4C       ; OTG_D[24]                       ; bidir  ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; AE20     ; 353        ; 3C       ; M1_DDR2_clk[1]                  ; bidir  ; Differential 1.8-V SSTL Class I ;                ; Column I/O ; Y               ; no       ; Off          ;
; AE21     ; 354        ; 3C       ; M1_DDR2_ras_n                   ; output ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AE22     ; 306        ; 3B       ; M1_DDR2_dq[31]                  ; bidir  ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AE23     ; 303        ; 3B       ; M1_DDR2_dq[27]                  ; bidir  ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AE24     ; 246        ; 3A       ; M1_DDR2_odt[1]                  ; output ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AE25     ; 243        ; 3A       ; M1_DDR2_cs_n[1]                 ; output ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AE26     ; 213        ; 2A       ; DVI_RX_CTL[3]                   ; input  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AE27     ; 194        ; 2A       ; DVI_RX_D[7]                     ; input  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AE28     ; 149        ; 2C       ; DVI_RX_VS                       ; input  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AE29     ; 150        ; 2C       ; DVI_RX_DE                       ; input  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AE30     ; 161        ; 2C       ; ETH_INT_n[2]                    ; input  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AE31     ; 162        ; 2C       ; ETH_INT_n[3]                    ; input  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AE32     ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; AE33     ;            ; QL0      ; VCCL_GXBL0                      ; power  ;                                 ; 1.1V           ; --         ;                 ; --       ; --           ;
; AE34     ;            ; QL0      ; VCCH_GXBL0                      ; power  ;                                 ; 1.4V           ; --         ;                 ; --       ; --           ;
; AE35     ; 124        ; 2C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AE36     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AE37     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AE38     ; 1070       ; QL1      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AE39     ; 1071       ; QL1      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AF1      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AF2      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AF3      ; 1130       ; QR0      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AF4      ; 1131       ; QR0      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AF5      ;            ; --       ; VCCA_R                          ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; AF6      ; 616        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AF7      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AF8      ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; AF9      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AF10     ; 589        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AF11     ; 590        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AF12     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AF13     ; 522        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AF14     ; 495        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AF15     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AF16     ; 461        ; 4A       ; OTG_D[0]                        ; bidir  ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; AF17     ; 434        ; 4B       ; M1_DDR2_dq[38]                  ; bidir  ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AF18     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AF19     ; 387        ; 4C       ; OTG_D[23]                       ; bidir  ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; AF20     ; 352        ; 3C       ; M1_DDR2_clk_n[1]                ; bidir  ; Differential 1.8-V SSTL Class I ;                ; Column I/O ; Y               ; no       ; Off          ;
; AF21     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AF22     ; 305        ; 3B       ; M1_DDR2_dq[26]                  ; bidir  ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AF23     ; 307        ; 3B       ; M1_DDR2_dq[30]                  ; bidir  ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AF24     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AF25     ; 245        ; 3A       ; termination_blk0~_rup_pad       ; input  ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; AF26     ; 214        ; 2A       ; DVI_RX_CTL[2]                   ; input  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AF27     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AF28     ;            ; 2A       ; VREFB2AN0                       ; power  ;                                 ;                ; --         ;                 ; --       ; --           ;
; AF29     ; 157        ; 2C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AF30     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AF31     ;            ; 2C       ; VCCIO2C                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; AF32     ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; AF33     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AF34     ; 123        ; 2C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AF35     ;            ; --       ; VCCA_L                          ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; AF36     ; 1072       ; QL0      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AF37     ; 1073       ; QL0      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AF38     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AF39     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AG1      ; 1128       ; QR0      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AG2      ; 1129       ; QR0      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AG3      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AG4      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AG5      ; 611        ; 5C       ; BUTTON[1]                       ; input  ; 3.0-V PCI-X                     ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AG6      ; 612        ; 5C       ; SW[7]                           ; input  ; 3.0-V PCI-X                     ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AG7      ; 601        ; 5C       ; BUTTON[2]                       ; input  ; 3.0-V PCI-X                     ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AG8      ; 602        ; 5C       ; BUTTON[3]                       ; input  ; 3.0-V PCI-X                     ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AG9      ; 593        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AG10     ; 594        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AG11     ;            ; 5A       ; VREFB5AN0                       ; power  ;                                 ;                ; --         ;                 ; --       ; --           ;
; AG12     ; 518        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AG13     ; 521        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AG14     ; 492        ; 4A       ; CSENSE_CS_n[0]                  ; output ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; AG15     ; 493        ; 4A       ; CSENSE_CS_n[1]                  ; output ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; AG16     ; 437        ; 4B       ; M1_DDR2_dq[36]                  ; bidir  ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AG17     ; 435        ; 4B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AG18     ; 388        ; 4C       ; OTG_D[9]                        ; bidir  ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; AG19     ; 385        ; 4C       ; OTG_D[10]                       ; bidir  ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; AG20     ; 350        ; 3C       ; M1_DDR2_odt[0]                  ; output ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AG21     ; 355        ; 3C       ; M1_DDR2_cs_n[0]                 ; output ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AG22     ; 304        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AG23     ;            ; 3B       ; VCCIO3B                         ; power  ;                                 ; 1.8V           ; --         ;                 ; --       ; --           ;
; AG24     ; 278        ; 3A       ; M1_DDR2_SDA                     ; bidir  ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; AG25     ; 244        ; 3A       ; termination_blk0~_rdn_pad       ; input  ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; AG26     ;            ; 2A       ; VCCIO2A                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; AG27     ; 225        ; 2A       ; DVI_TX_D[7]                     ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AG28     ; 221        ; 2A       ; DVI_TX_D[16]                    ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AG29     ; 205        ; 2A       ; DVI_EDID_WP                     ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AG30     ; 158        ; 2C       ; ETH_INT_n[1]                    ; input  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AG31     ; 141        ; 2C       ; DVI_RX_DDCSDA                   ; bidir  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AG32     ; 142        ; 2C       ; DVI_RX_DDCSCL                   ; bidir  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AG33     ;            ; 2C       ; VCCIO2C                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; AG34     ; 125        ; 2C       ; DVI_TX_CLK                      ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AG35     ; 126        ; 2C       ; DVI_TX_DDCSCL                   ; bidir  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AG36     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AG37     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AG38     ; 1074       ; QL0      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AG39     ; 1075       ; QL0      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AH1      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AH2      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AH3      ; 1126       ; QR0      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AH4      ; 1127       ; QR0      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AH5      ; 607        ; 5C       ; BUTTON[0]                       ; input  ; 3.0-V PCI-X                     ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AH6      ; 608        ; 5C       ; SW[6]                           ; input  ; 3.0-V PCI-X                     ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AH7      ;            ; 5C       ; VCCIO5C                         ; power  ;                                 ; 3.0V           ; --         ;                 ; --       ; --           ;
; AH8      ; 577        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AH9      ; 578        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AH10     ; 542        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AH11     ; 514        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AH12     ; 517        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AH13     ; 488        ; 4A       ; CSENSE_SCK                      ; output ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; AH14     ; 490        ; 4A       ; OTG_D[5]                        ; bidir  ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; AH15     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 1.8V           ; --         ;                 ; --       ; --           ;
; AH16     ; 436        ; 4B       ; M1_DDR2_dq[34]                  ; bidir  ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AH17     ; 432        ; 4B       ; M1_DDR2_dq[37]                  ; bidir  ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AH18     ; 380        ; 4C       ; SD_WP_n                         ; input  ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; AH19     ; 381        ; 4C       ; GCLKOUT_FPGA                    ; output ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; AH20     ; 359        ; 3C       ; OTG_DC_DACK                     ; output ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; AH21     ;            ; 3C       ; VCCIO3C                         ; power  ;                                 ; 1.8V           ; --         ;                 ; --       ; --           ;
; AH22     ; 302        ; 3B       ; M1_DDR2_dm[3]                   ; output ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AH23     ; 313        ; 3B       ; M1_DDR2_dq[25]                  ; bidir  ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AH24     ; 279        ; 3A       ; M1_DDR2_SCL                     ; output ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; AH25     ;            ; 3A       ; VCCIO3A                         ; power  ;                                 ; 1.8V           ; --         ;                 ; --       ; --           ;
; AH26     ; 250        ; 3A       ; M1_DDR2_ba[0]                   ; output ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AH27     ; 226        ; 2A       ; DVI_TX_D[6]                     ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AH28     ; 222        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AH29     ; 206        ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AH30     ; 198        ; 2A       ; DVI_TX_D[2]                     ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AH31     ;            ; 2C       ; VCCIO2C                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; AH32     ; 147        ; 2C       ; ETH_PSE_SCK                     ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AH33     ; 148        ; 2C       ; ETH_PSE_RST_n                   ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AH34     ; 135        ; 2C       ; DVI_RX_D[11]                    ; input  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AH35     ; 136        ; 2C       ; DVI_RX_D[10]                    ; input  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AH36     ; 1076       ; QL0      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AH37     ; 1077       ; QL0      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AH38     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AH39     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AJ1      ; 1124       ; QR0      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AJ2      ; 1125       ; QR0      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AJ3      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AJ4      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AJ5      ; 599        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AJ6      ; 600        ; 5C       ; D5M_SDATA                       ; bidir  ; 3.0-V PCI-X                     ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AJ7      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AJ8      ;            ; 5C       ; VCCIO5C                         ; power  ;                                 ; 3.0V           ; --         ;                 ; --       ; --           ;
; AJ9      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AJ10     ; 541        ; 5A       ; D5M_SCLK                        ; output ; 3.0-V PCI-X                     ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AJ11     ; 513        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AJ12     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AJ13     ; 486        ; 4A       ; CSENSE_SDI                      ; output ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; AJ14     ; 491        ; 4A       ; OTG_D[1]                        ; bidir  ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; AJ15     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AJ16     ; 428        ; 4B       ; M1_DDR2_dq[35]                  ; bidir  ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AJ17     ;            ; 4B       ; VCCIO4B                         ; power  ;                                 ; 1.8V           ; --         ;                 ; --       ; --           ;
; AJ18     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AJ19     ;            ; 4C       ; VCCIO4C                         ; power  ;                                 ; 1.8V           ; --         ;                 ; --       ; --           ;
; AJ20     ; 358        ; 3C       ; OTG_HC_IRQ                      ; input  ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; AJ21     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AJ22     ; 311        ; 3B       ; M1_DDR2_dq[24]                  ; bidir  ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AJ23     ; 312        ; 3B       ; M1_DDR2_dq[29]                  ; bidir  ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AJ24     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AJ25     ; 253        ; 3A       ; M1_DDR2_cas_n                   ; output ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AJ26     ; 249        ; 3A       ; M1_DDR2_addr[10]                ; output ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AJ27     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AJ28     ;            ; 2A       ; VCCIO2A                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; AJ29     ; 233        ; 2A       ; DVI_TX_D[14]                    ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AJ30     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AJ31     ; 197        ; 2A       ; DVI_TX_D[3]                     ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AJ32     ; 159        ; 2C       ; DVI_RX_D[13]                    ; input  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AJ33     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AJ34     ; 131        ; 2C       ; DVI_RX_D[9]                     ; input  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AJ35     ; 132        ; 2C       ; DVI_RX_D[8]                     ; input  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AJ36     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AJ37     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AJ38     ; 1078       ; QL0      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AJ39     ; 1079       ; QL0      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AK1      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AK2      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AK3      ; 1122       ; QR0      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AK4      ; 1123       ; QR0      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AK5      ; 595        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AK6      ; 596        ; 5C       ; SLIDE_SW[2]                     ; input  ; 3.0-V PCI-X                     ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AK7      ; 581        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AK8      ; 582        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AK9      ; 534        ; 5A       ; D5M_FVAL                        ; input  ; 3.0-V PCI-X                     ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AK10     ;            ; 5A       ; VCCIO5A                         ; power  ;                                 ; 3.0V           ; --         ;                 ; --       ; --           ;
; AK11     ;            ;          ; NC                              ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AK12     ;            ; --       ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V ; --         ;                 ; --       ; --           ;
; AK13     ; 487        ; 4A       ; CSENSE_ADC_FO                   ; output ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; AK14     ; 489        ; 4A       ; CSENSE_SDO                      ; input  ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; AK15     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 1.8V           ; --         ;                 ; --       ; --           ;
; AK16     ; 430        ; 4B       ; M1_DDR2_dqs[4]                  ; bidir  ; Differential 1.8-V SSTL Class I ;                ; Column I/O ; Y               ; no       ; Off          ;
; AK17     ; 426        ; 4B       ; M1_DDR2_dq[32]                  ; bidir  ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AK18     ;            ; --       ; VCC_CLKIN4C                     ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; AK19     ;            ;          ; VCCD_PLL_B2                     ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; AK20     ;            ;          ; VCCD_PLL_B1                     ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; AK21     ;            ; --       ; VCC_CLKIN3C                     ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; AK22     ;            ; 3C       ; VCCIO3C                         ; power  ;                                 ; 1.8V           ; --         ;                 ; --       ; --           ;
; AK23     ; 309        ; 3B       ; M1_DDR2_dqs[3]                  ; bidir  ; Differential 1.8-V SSTL Class I ;                ; Column I/O ; Y               ; no       ; Off          ;
; AK24     ; 310        ; 3B       ; M1_DDR2_dq[28]                  ; bidir  ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AK25     ; 252        ; 3A       ; M1_DDR2_we_n                    ; output ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AK26     ; 248        ; 3A       ; M1_DDR2_addr[5]                 ; output ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AK27     ; 247        ; 3A       ; M1_DDR2_cke[1]                  ; output ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AK28     ;            ; --       ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V ; --         ;                 ; --       ; --           ;
; AK29     ; 234        ; 2A       ; DVI_TX_D[15]                    ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AK30     ; 217        ; 2A       ; DVI_TX_DE                       ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AK31     ; 209        ; 2A       ; DVI_TX_D[5]                     ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AK32     ; 201        ; 2A       ; DVI_TX_D[9]                     ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AK33     ; 160        ; 2C       ; DVI_RX_D[12]                    ; input  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AK34     ; 139        ; 2C       ; DVI_RX_D[23]                    ; input  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AK35     ; 140        ; 2C       ; DVI_RX_D[22]                    ; input  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AK36     ; 1080       ; QL0      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AK37     ; 1081       ; QL0      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AK38     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AK39     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AL1      ; 1120       ; QR0      ; GXB_GND*                        ;        ;                                 ;                ; Row I/O    ;                 ; --       ; --           ;
; AL2      ; 1121       ; QR0      ; GXB_GND*                        ;        ;                                 ;                ; Row I/O    ;                 ; --       ; --           ;
; AL3      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AL4      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AL5      ; 591        ; 5C       ; D5M_STROBE                      ; input  ; 3.0-V PCI-X                     ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AL6      ; 592        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AL7      ;            ; 5C       ; VCCIO5C                         ; power  ;                                 ; 3.0V           ; --         ;                 ; --       ; --           ;
; AL8      ; 538        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AL9      ; 533        ; 5A       ; D5M_LVAL                        ; input  ; 3.0-V PCI-X                     ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AL10     ; 506        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AL11     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AL12     ;            ; --       ; VCCAUX                          ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; AL13     ; 482        ; 4A       ; M1_DDR2_dq[63]                  ; bidir  ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AL14     ; 484        ; 4A       ; M1_DDR2_dq[62]                  ; bidir  ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AL15     ; 481        ; 4A       ; M1_DDR2_dq[58]                  ; bidir  ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AL16     ; 431        ; 4B       ; M1_DDR2_dqsn[4]                 ; bidir  ; Differential 1.8-V SSTL Class I ;                ; Column I/O ; Y               ; no       ; Off          ;
; AL17     ; 427        ; 4B       ; M1_DDR2_dm[4]                   ; output ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AL18     ;            ; 4C       ; VREFB4CN0                       ; power  ;                                 ;                ; --         ;                 ; --       ; --           ;
; AL19     ;            ;          ; VCCA_PLL_B2                     ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; AL20     ;            ;          ; VCCA_PLL_B1                     ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; AL21     ; 342        ; 3C       ; M1_DDR2_dq[23]                  ; bidir  ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AL22     ; 343        ; 3C       ; M1_DDR2_dq[18]                  ; bidir  ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AL23     ; 308        ; 3B       ; M1_DDR2_dqsn[3]                 ; bidir  ; Differential 1.8-V SSTL Class I ;                ; Column I/O ; Y               ; no       ; Off          ;
; AL24     ;            ; 3B       ; VREFB3BN0                       ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; AL25     ; 271        ; 3A       ; M1_DDR2_addr[1]                 ; output ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AL26     ;            ; 3A       ; VCCIO3A                         ; power  ;                                 ; 1.8V           ; --         ;                 ; --       ; --           ;
; AL27     ; 251        ; 3A       ; M1_DDR2_addr[8]                 ; output ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AL28     ;            ; --       ; VCCAUX                          ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; AL29     ; 229        ; 2A       ; DVI_TX_D[1]                     ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AL30     ; 218        ; 2A       ; DVI_TX_DDCSDA                   ; bidir  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AL31     ; 210        ; 2A       ; DVI_TX_D[4]                     ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AL32     ; 202        ; 2A       ; DVI_TX_D[8]                     ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AL33     ;            ; 2C       ; VCCIO2C                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; AL34     ; 143        ; 2C       ; SEG0_DP                         ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AL35     ; 144        ; 2C       ; SEG1_DP                         ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AL36     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AL37     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AL38     ; 1082       ; QL0      ; GXB_GND*                        ;        ;                                 ;                ; Row I/O    ;                 ; --       ; --           ;
; AL39     ; 1083       ; QL0      ; GXB_GND*                        ;        ;                                 ;                ; Row I/O    ;                 ; --       ; --           ;
; AM1      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AM2      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AM3      ; 1118       ; QR0      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AM4      ; 1119       ; QR0      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AM5      ; 583        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AM6      ; 584        ; 5C       ; D5M_TRIGGER                     ; output ; 3.0-V PCI-X                     ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AM7      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AM8      ; 537        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AM9      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AM10     ; 505        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AM11     ; 498        ; 1A       ; ^nIO_PULLUP                     ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AM12     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AM13     ; 483        ; 4A       ; OTG_D[6]                        ; bidir  ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; AM14     ; 485        ; 4A       ; M1_DDR2_dq[59]                  ; bidir  ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AM15     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AM16     ;            ; 4B       ; VREFB4BN0                       ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; AM17     ; 429        ; 4B       ; M1_DDR2_dq[33]                  ; bidir  ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AM18     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AM19     ; 397        ; 4C       ; OTG_D[11]                       ; bidir  ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; AM20     ;            ; --       ; VCCPT                           ; power  ;                                 ; 1.5V           ; --         ;                 ; --       ; --           ;
; AM21     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AM22     ; 341        ; 3C       ; M1_DDR2_dq[19]                  ; bidir  ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AM23     ; 339        ; 3C       ; M1_DDR2_dq[20]                  ; bidir  ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AM24     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AM25     ; 290        ; 3B       ; M1_DDR2_dq[12]                  ; bidir  ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AM26     ; 269        ; 3A       ; M1_DDR2_addr[3]                 ; output ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AM27     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AM28     ;            ;          ; NC                              ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AM29     ; 230        ; 2A       ; DVI_TX_D[0]                     ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AM30     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AM31     ; 215        ; 2A       ; DVI_RX_D[17]                    ; input  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AM32     ;            ; 2A       ; VCCIO2A                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; AM33     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AM34     ; 155        ; 2C       ; DVI_RX_D[19]                    ; input  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AM35     ; 156        ; 2C       ; DVI_RX_D[18]                    ; input  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AM36     ; 1084       ; QL0      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AM37     ; 1085       ; QL0      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AM38     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AM39     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AN1      ; 1116       ; QR0      ; GXB_GND*                        ;        ;                                 ;                ; Row I/O    ;                 ; --       ; --           ;
; AN2      ; 1117       ; QR0      ; GXB_GND*                        ;        ;                                 ;                ; Row I/O    ;                 ; --       ; --           ;
; AN3      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AN4      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AN5      ; 587        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AN6      ; 588        ; 5C       ; D5M_ESETn                       ; output ; 3.0-V PCI-X                     ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AN7      ; 530        ; 5A       ; D5M_XCLKIN                      ; output ; 3.0-V PCI-X                     ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AN8      ;            ; 5A       ; VCCIO5A                         ; power  ;                                 ; 3.0V           ; --         ;                 ; --       ; --           ;
; AN9      ; 526        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AN10     ; 510        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AN11     ; 502        ; 1A       ; ^ASDO                           ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AN12     ;            ; 4A       ; VREFB4AN0                       ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; AN13     ; 480        ; 4A       ; M1_DDR2_dm[7]                   ; output ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AN14     ; 477        ; 4A       ; M1_DDR2_dq[57]                  ; bidir  ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AN15     ; 458        ; 4A       ; OTG_D[7]                        ; bidir  ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; AN16     ; 440        ; 4B       ; M1_DDR2_dq[41]                  ; bidir  ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AN17     ; 441        ; 4B       ; M1_DDR2_dq[44]                  ; bidir  ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AN18     ; 398        ; 4C       ; TEMP_SMCLK                      ; output ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; AN19     ; 396        ; 4C       ; OTG_D[12]                       ; bidir  ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; AN20     ; 376        ; 4C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AN21     ; 363        ; 3C       ; OTG_HC_DREQ                     ; input  ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; AN22     ; 340        ; 3C       ; MAX_I2C_SDAT                    ; bidir  ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; AN23     ; 338        ; 3C       ; M1_DDR2_dq[16]                  ; bidir  ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AN24     ; 293        ; 3B       ; M1_DDR2_dq[15]                  ; bidir  ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AN25     ; 291        ; 3B       ; M1_DDR2_dq[13]                  ; bidir  ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AN26     ; 268        ; 3A       ; M1_DDR2_addr[4]                 ; output ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AN27     ; 266        ; 3A       ; M1_DDR2_addr[9]                 ; output ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AN28     ;            ; 3A       ; VREFB3AN0                       ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; AN29     ; 241        ; 1A       ; ^nCE                            ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AN30     ; 211        ; 2A       ; DVI_RX_D[21]                    ; input  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AN31     ; 216        ; 2A       ; DVI_RX_D[16]                    ; input  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AN32     ; 187        ; 2A       ; DVI_TX_MSEN                     ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AN33     ; 191        ; 2A       ; DVI_RX_SCDT                     ; input  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AN34     ; 151        ; 2C       ; ETH_PSE_SDA                     ; bidir  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AN35     ; 152        ; 2C       ; ETH_PSE_INT_n                   ; input  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AN36     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AN37     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AN38     ; 1086       ; QL0      ; GXB_GND*                        ;        ;                                 ;                ; Row I/O    ;                 ; --       ; --           ;
; AN39     ; 1087       ; QL0      ; GXB_GND*                        ;        ;                                 ;                ; Row I/O    ;                 ; --       ; --           ;
; AP1      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AP2      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AP3      ; 1114       ; QR0      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AP4      ; 1115       ; QR0      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AP5      ; 579        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AP6      ; 580        ; 5C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AP7      ; 529        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AP8      ; 532        ; 5A       ; D5M_D[5]                        ; input  ; 3.0-V PCI-X                     ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AP9      ; 525        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AP10     ; 509        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AP11     ; 501        ; 1A       ; ^nCSO                           ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AP12     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 1.8V           ; --         ;                 ; --       ; --           ;
; AP13     ; 476        ; 4A       ; M1_DDR2_dq[56]                  ; bidir  ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AP14     ; 474        ; 4A       ; M1_DDR2_dq[61]                  ; bidir  ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AP15     ; 459        ; 4A       ; OTG_D[8]                        ; bidir  ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; AP16     ; 442        ; 4B       ; M1_DDR2_dqs[5]                  ; bidir  ; Differential 1.8-V SSTL Class I ;                ; Column I/O ; Y               ; no       ; Off          ;
; AP17     ; 438        ; 4B       ; M1_DDR2_dq[45]                  ; bidir  ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AP18     ; 399        ; 4C       ; TEMP_SMDAT                      ; bidir  ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; AP19     ; 401        ; 4C       ; TEMP_INT_n                      ; input  ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; AP20     ; 377        ; 4C       ; FAN_CTRL                        ; output ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; AP21     ; 362        ; 3C       ; OTG_DC_DREQ                     ; input  ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; AP22     ;            ; 3C       ; VREFB3CN0                       ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; AP23     ; 347        ; 3C       ; M1_DDR2_dq[17]                  ; bidir  ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AP24     ; 292        ; 3B       ; MAX_I2C_SCLK                    ; output ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; AP25     ; 294        ; 3B       ; M1_DDR2_dq[8]                   ; bidir  ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AP26     ; 270        ; 3A       ; M1_DDR2_addr[12]                ; output ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AP27     ; 267        ; 3A       ; M1_DDR2_ba[2]                   ; output ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AP28     ; 273        ; 3A       ; M1_DDR2_clk[0]                  ; bidir  ; Differential 1.8-V SSTL Class I ;                ; Column I/O ; Y               ; no       ; Off          ;
; AP29     ; 240        ; 1A       ; ^PORSEL                         ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AP30     ; 212        ; 2A       ; DVI_RX_D[20]                    ; input  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AP31     ;            ; 2A       ; VCCIO2A                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; AP32     ; 207        ; 2A       ; DVI_TX_D[18]                    ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AP33     ; 188        ; 2A       ; DVI_TX_ISEL                     ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AP34     ; 192        ; 2A       ; DVI_TX_D[17]                    ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AP35     ; 203        ; 2A       ; DVI_TX_HTPLG                    ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AP36     ; 1088       ; QL0      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AP37     ; 1089       ; QL0      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AP38     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AP39     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AR1      ; 1112       ; QR0      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AR2      ; 1113       ; QR0      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AR3      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AR4      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AR5      ; 548        ; 5A       ; D5M_D[0]                        ; input  ; 3.0-V PCI-X                     ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AR6      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AR7      ;            ; 5A       ; VCCIO5A                         ; power  ;                                 ; 3.0V           ; --         ;                 ; --       ; --           ;
; AR8      ; 531        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AR9      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AR10     ;            ; 5A       ; VCCIO5A                         ; power  ;                                 ; 3.0V           ; --         ;                 ; --       ; --           ;
; AR11     ; 500        ; 1A       ; ^DCLK                           ; bidir  ;                                 ;                ; --         ;                 ; --       ; --           ;
; AR12     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AR13     ; 478        ; 4A       ; M1_DDR2_dqs[7]                  ; bidir  ; Differential 1.8-V SSTL Class I ;                ; Column I/O ; Y               ; no       ; Off          ;
; AR14     ; 475        ; 4A       ; M1_DDR2_dq[60]                  ; bidir  ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AR15     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AR16     ; 443        ; 4B       ; M1_DDR2_dqsn[5]                 ; bidir  ; Differential 1.8-V SSTL Class I ;                ; Column I/O ; Y               ; no       ; Off          ;
; AR17     ; 439        ; 4B       ; M1_DDR2_dq[40]                  ; bidir  ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AR18     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AR19     ; 400        ; 4C       ; OTG_D[20]                       ; bidir  ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; AR20     ; 374        ; 4C       ; SD_DAT[0]                       ; bidir  ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; AR21     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AR22     ; 369        ; 3C       ; OTG_WE_n                        ; output ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; AR23     ; 346        ; 3C       ; M1_DDR2_dq[21]                  ; bidir  ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AR24     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AR25     ; 295        ; 3B       ; M1_DDR2_dq[14]                  ; bidir  ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AR26     ;            ; 3B       ; VCCIO3B                         ; power  ;                                 ; 1.8V           ; --         ;                 ; --       ; --           ;
; AR27     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AR28     ; 272        ; 3A       ; M1_DDR2_clk_n[0]                ; bidir  ; Differential 1.8-V SSTL Class I ;                ; Column I/O ; Y               ; no       ; Off          ;
; AR29     ;            ; 3A       ; VCCIO3A                         ; power  ;                                 ; 1.8V           ; --         ;                 ; --       ; --           ;
; AR30     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AR31     ; 223        ; 2A       ; DVI_TX_D[20]                    ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AR32     ; 208        ; 2A       ; DVI_TX_D[19]                    ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AR33     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AR34     ; 196        ; 2A       ; DVI_TX_SCL                      ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AR35     ; 204        ; 2A       ; DVI_TX_PD_N                     ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AR36     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AR37     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AR38     ; 1090       ; QL0      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AR39     ; 1091       ; QL0      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AT1      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AT2      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AT3      ; 1110       ; QR0      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AT4      ; 1111       ; QR0      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AT5      ; 547        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AT6      ; 540        ; 5A       ; D5M_D[2]                        ; input  ; 3.0-V PCI-X                     ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AT7      ; 536        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AT8      ; 528        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AT9      ; 524        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AT10     ; 516        ; 5A       ; D5M_D[4]                        ; input  ; 3.0-V PCI-X                     ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AT11     ; 499        ; 1A       ; ^nCEO                           ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AT12     ; 472        ; 4A       ; M1_DDR2_dq[55]                  ; bidir  ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AT13     ; 479        ; 4A       ; M1_DDR2_dqsn[7]                 ; bidir  ; Differential 1.8-V SSTL Class I ;                ; Column I/O ; Y               ; no       ; Off          ;
; AT14     ; 464        ; 4A       ; M1_DDR2_dq[50]                  ; bidir  ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AT15     ; 449        ; 4B       ; M1_DDR2_dq[47]                  ; bidir  ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AT16     ; 445        ; 4B       ; M1_DDR2_dm[5]                   ; output ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AT17     ; 392        ; 4C       ; OTG_D[14]                       ; bidir  ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; AT18     ; 390        ; 4C       ; OTG_D[18]                       ; bidir  ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; AT19     ; 382        ; 4C       ; SD_CLK                          ; output ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; AT20     ; 375        ; 4C       ; SD_DAT[1]                       ; bidir  ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; AT21     ; 368        ; 3C       ; OTG_HC_DACK                     ; output ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; AT22     ; 365        ; 3C       ; OTG_DC_IRQ                      ; input  ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; AT23     ; 349        ; 3C       ; M1_DDR2_dq[22]                  ; bidir  ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AT24     ; 345        ; 3C       ; M1_DDR2_dqs[2]                  ; bidir  ; Differential 1.8-V SSTL Class I ;                ; Column I/O ; Y               ; no       ; Off          ;
; AT25     ; 298        ; 3B       ; M1_DDR2_dq[11]                  ; bidir  ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AT26     ; 297        ; 3B       ; M1_DDR2_dqs[1]                  ; bidir  ; Differential 1.8-V SSTL Class I ;                ; Column I/O ; Y               ; no       ; Off          ;
; AT27     ; 281        ; 3A       ; M1_DDR2_addr[7]                 ; output ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AT28     ; 277        ; 3A       ; M1_DDR2_cke[0]                  ; output ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AT29     ; 274        ; 3A       ; M1_DDR2_addr[15]                ; output ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AT30     ; 224        ; 2A       ; DVI_TX_D[21]                    ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AT31     ; 219        ; 2A       ; DVI_TX_CTL[2]                   ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AT32     ; 227        ; 2A       ; DVI_TX_VS                       ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AT33     ; 199        ; 2A       ; DVI_TX_D[22]                    ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AT34     ; 195        ; 2A       ; DVI_TX_SDA                      ; bidir  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AT35     ;            ; 2A       ; VCCIO2A                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; AT36     ; 1092       ; QL0      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AT37     ; 1093       ; QL0      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AT38     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AT39     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AU1      ; 1108       ; QR0      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AU2      ; 1109       ; QR0      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AU3      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AU4      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AU5      ;            ;          ; NC                              ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AU6      ; 539        ; 5A       ; D5M_D[3]                        ; input  ; 3.0-V PCI-X                     ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AU7      ; 535        ; 5A       ; D5M_D[1]                        ; input  ; 3.0-V PCI-X                     ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AU8      ; 527        ; 5A       ; D5M_D[6]                        ; input  ; 3.0-V PCI-X                     ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AU9      ; 523        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AU10     ; 515        ; 5A       ; D5M_D[7]                        ; input  ; 3.0-V PCI-X                     ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AU11     ; 470        ; 4A       ; M1_DDR2_dq[54]                  ; bidir  ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AU12     ; 473        ; 4A       ; M1_DDR2_dq[51]                  ; bidir  ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AU13     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 1.8V           ; --         ;                 ; --       ; --           ;
; AU14     ; 465        ; 4A       ; M1_DDR2_dm[6]                   ; output ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AU15     ; 448        ; 4B       ; M1_DDR2_dq[46]                  ; bidir  ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AU16     ; 446        ; 4B       ; M1_DDR2_dq[42]                  ; bidir  ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AU17     ; 394        ; 4C       ; OTG_D[16]                       ; bidir  ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; AU18     ; 391        ; 4C       ; OTG_D[19]                       ; bidir  ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; AU19     ; 383        ; 4C       ; SD_DAT[2]                       ; bidir  ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; AU20     ; 378        ; 4C       ; SD_DAT[3]                       ; bidir  ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; AU21     ;            ; 4C       ; VCCIO4C                         ; power  ;                                 ; 1.8V           ; --         ;                 ; --       ; --           ;
; AU22     ; 364        ; 3C       ; OTG_RESET_n                     ; output ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; AU23     ; 348        ; 3C       ; M1_DDR2_dm[2]                   ; output ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AU24     ; 344        ; 3C       ; M1_DDR2_dqsn[2]                 ; bidir  ; Differential 1.8-V SSTL Class I ;                ; Column I/O ; Y               ; no       ; Off          ;
; AU25     ; 299        ; 3B       ; M1_DDR2_dq[10]                  ; bidir  ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AU26     ; 296        ; 3B       ; M1_DDR2_dqsn[1]                 ; bidir  ; Differential 1.8-V SSTL Class I ;                ; Column I/O ; Y               ; no       ; Off          ;
; AU27     ; 280        ; 3A       ; M1_DDR2_addr[6]                 ; output ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AU28     ; 276        ; 3A       ; M1_DDR2_addr[11]                ; output ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AU29     ; 275        ; 3A       ; M1_DDR2_addr[14]                ; output ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AU30     ;            ; 3A       ; VCCIO3A                         ; power  ;                                 ; 1.8V           ; --         ;                 ; --       ; --           ;
; AU31     ; 220        ; 2A       ; DVI_TX_CTL[1]                   ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AU32     ; 228        ; 2A       ; DVI_TX_CTL[3]                   ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AU33     ; 200        ; 2A       ; DVI_TX_D[23]                    ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AU34     ; 231        ; 2A       ; DVI_TX_DKEN                     ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AU35     ;            ;          ; NC                              ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AU36     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AU37     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AU38     ; 1094       ; QL0      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AU39     ; 1095       ; QL0      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AV1      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AV2      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AV3      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AV4      ;            ;          ; NC                              ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AV5      ; 544        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AV6      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AV7      ; 508        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AV8      ; 512        ; 5A       ; D5M_D[9]                        ; input  ; 3.0-V PCI-X                     ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AV9      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AV10     ; 520        ; 5A       ; D5M_D[10]                       ; input  ; 3.0-V PCI-X                     ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AV11     ; 471        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AV12     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AV13     ; 466        ; 4A       ; M1_DDR2_dqs[6]                  ; bidir  ; Differential 1.8-V SSTL Class I ;                ; Column I/O ; Y               ; no       ; Off          ;
; AV14     ; 462        ; 4A       ; M1_DDR2_dq[53]                  ; bidir  ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AV15     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AV16     ; 447        ; 4B       ; OTG_D[13]                       ; bidir  ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; AV17     ; 395        ; 4C       ; OTG_D[15]                       ; bidir  ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; AV18     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AV19     ; 372        ; 4C       ; OSC_50_BANK4                    ; input  ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; AV20     ; 379        ; 4C       ; SD_CMD                          ; bidir  ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; AV21     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AV22     ; 367        ; 3C       ; OSC_50_BANK3                    ; input  ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; AV23     ; 361        ; 3C       ; M1_DDR2_addr[0]                 ; output ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AV24     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AV25     ; 357        ; 3C       ; M1_DDR2_SA[0]                   ; output ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; AV26     ; 301        ; 3B       ; M1_DDR2_dq[9]                   ; bidir  ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AV27     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AV28     ; 265        ; 3A       ; M1_DDR2_dq[3]                   ; bidir  ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AV29     ; 261        ; 3A       ; M1_DDR2_dqs[0]                  ; bidir  ; Differential 1.8-V SSTL Class I ;                ; Column I/O ; Y               ; no       ; Off          ;
; AV30     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AV31     ; 258        ; 3A       ; M1_DDR2_dq[1]                   ; bidir  ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AV32     ; 257        ; 3A       ; M1_DDR2_dq[0]                   ; bidir  ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AV33     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AV34     ; 232        ; 2A       ; DVI_TX_HS                       ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AV35     ; 239        ; 1A       ; ^CONF_DONE                      ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AV36     ;            ;          ; NC                              ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AV37     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AV38     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AV39     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AW2      ;            ;          ; RREF                            ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AW3      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AW4      ; 543        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AW5      ; 551        ; 5A       ; D5M_PIXLCLK                     ; input  ; 3.0-V PCI-X                     ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AW6      ; 552        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AW7      ; 507        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; AW8      ; 511        ; 5A       ; D5M_D[11]                       ; input  ; 3.0-V PCI-X                     ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AW9      ;            ; 5A       ; VCCIO5A                         ; power  ;                                 ; 3.0V           ; --         ;                 ; --       ; --           ;
; AW10     ; 519        ; 5A       ; D5M_D[8]                        ; input  ; 3.0-V PCI-X                     ;                ; Row I/O    ; Y               ; no       ; Off          ;
; AW11     ; 469        ; 4A       ; M1_DDR2_dq[48]                  ; bidir  ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AW12     ; 468        ; 4A       ; M1_DDR2_dq[49]                  ; bidir  ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AW13     ; 467        ; 4A       ; M1_DDR2_dqsn[6]                 ; bidir  ; Differential 1.8-V SSTL Class I ;                ; Column I/O ; Y               ; no       ; Off          ;
; AW14     ; 463        ; 4A       ; M1_DDR2_dq[52]                  ; bidir  ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AW15     ;            ; 4B       ; VCCIO4B                         ; power  ;                                 ; 1.8V           ; --         ;                 ; --       ; --           ;
; AW16     ; 444        ; 4B       ; M1_DDR2_dq[43]                  ; bidir  ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AW17     ;            ; 4C       ; VCCIO4C                         ; power  ;                                 ; 1.8V           ; --         ;                 ; --       ; --           ;
; AW18     ; 393        ; 4C       ; OTG_D[17]                       ; bidir  ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; AW19     ; 373        ; 4C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AW20     ; 370        ; 4C       ; OTG_D[21]                       ; bidir  ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; AW21     ; 371        ; 4C       ; OTG_D[22]                       ; bidir  ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; AW22     ; 366        ; 3C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AW23     ; 360        ; 3C       ; M1_DDR2_addr[2]                 ; output ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AW24     ;            ; 3C       ; VCCIO3C                         ; power  ;                                 ; 1.8V           ; --         ;                 ; --       ; --           ;
; AW25     ; 356        ; 3C       ; M1_DDR2_SA[1]                   ; output ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; AW26     ; 300        ; 3B       ; M1_DDR2_dm[1]                   ; output ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AW27     ; 263        ; 3A       ; M1_DDR2_dq[7]                   ; bidir  ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AW28     ; 262        ; 3A       ; M1_DDR2_dq[6]                   ; bidir  ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AW29     ; 264        ; 3A       ; M1_DDR2_dq[2]                   ; bidir  ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AW30     ; 260        ; 3A       ; M1_DDR2_dqsn[0]                 ; bidir  ; Differential 1.8-V SSTL Class I ;                ; Column I/O ; Y               ; no       ; Off          ;
; AW31     ; 259        ; 3A       ; M1_DDR2_dm[0]                   ; output ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AW32     ; 256        ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; AW33     ; 255        ; 3A       ; M1_DDR2_dq[5]                   ; bidir  ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AW34     ; 254        ; 3A       ; M1_DDR2_dq[4]                   ; bidir  ; SSTL-18 Class I                 ;                ; Column I/O ; Y               ; no       ; Off          ;
; AW35     ; 238        ; 1A       ; ^nSTATUS                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AW36     ; 237        ; 1A       ; ^nCONFIG                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; AW37     ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; AW38     ;            ;          ; RREF                            ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; B1       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; B3       ; 1178       ; QR2      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; B4       ; 1179       ; QR2      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; B5       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; B6       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; B7       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; B8       ;            ; 6A       ; VCCIO6A                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; B9       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; B10      ; 766        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; B11      ; 765        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; B12      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; B13      ; 773        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; B14      ; 777        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; B15      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; B16      ; 796        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; B17      ; 849        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; B18      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; B19      ; 853        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; B20      ; 863        ; 7C       ; ETH_INT_n[0]                    ; input  ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; B21      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; B22      ; 866        ; 8C       ; PLL_CLKIN_p                     ; input  ; LVDS                            ;                ; Column I/O ; Y               ; no       ; Off          ;
; B23      ; 868        ; 8C       ; SMA_CLKIN_p                     ; input  ; LVDS                            ;                ; Column I/O ; Y               ; no       ; Off          ;
; B24      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; B25      ; 941        ; 8B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; B26      ; 943        ; 8B       ; OTG_A[15]                       ; output ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; B27      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; B28      ; 963        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; B29      ; 966        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; B30      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; B31      ; 964        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; B32      ; 21         ; 1A       ; FSM_D[8]                        ; bidir  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; B33      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; B34      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; B35      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; B36      ; 1024       ; QL2      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; B37      ; 1025       ; QL2      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; B38      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; B39      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; C1       ; 1176       ; QR2      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; C2       ; 1177       ; QR2      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; C3       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; C4       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; C5       ; 722        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; C6       ; 730        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; C7       ; 710        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; C8       ; 714        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; C9       ; 718        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; C10      ; 726        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; C11      ; 762        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; C12      ; 771        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; C13      ; 770        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; C14      ; 768        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; C15      ; 792        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; C16      ; 797        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; C17      ; 834        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; C18      ; 838        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; C19      ; 856        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; C20      ; 860        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; C21      ;            ; 7C       ; VCCIO7C                         ; power  ;                                 ; 1.8V           ; --         ;                 ; --       ; --           ;
; C22      ; 875        ; 8C       ; FSM_A[25]                       ; output ; 2.5 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; C23      ;            ; 8C       ; VCCIO8C                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; C24      ; 883        ; 8C       ; FSM_A[15]                       ; output ; 2.5 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; C25      ; 940        ; 8B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; C26      ; 942        ; 8B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; C27      ; 960        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; C28      ; 962        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; C29      ; 968        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; C30      ; 969        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; C31      ; 13         ; 1A       ; FSM_D[14]                       ; bidir  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; C32      ; 22         ; 1A       ; FSM_D[9]                        ; bidir  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; C33      ; 25         ; 1A       ; SEG1_D[4]                       ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; C34      ; 9          ; 1A       ; SEG1_D[3]                       ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; C35      ; 17         ; 1A       ; FSM_D[10]                       ; bidir  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; C36      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; C37      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; C38      ; 1026       ; QL2      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; C39      ; 1027       ; QL2      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; D1       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; D2       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; D3       ; 1174       ; QR2      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; D4       ; 1175       ; QR2      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; D5       ; 721        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; D6       ; 729        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; D7       ; 709        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; D8       ; 713        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; D9       ; 717        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; D10      ; 725        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; D11      ; 767        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; D12      ;            ; 7A       ; VCCIO7A                         ; power  ;                                 ; 1.8V           ; --         ;                 ; --       ; --           ;
; D13      ; 758        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; D14      ; 769        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; D15      ; 793        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; D16      ; 795        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; D17      ; 836        ; 7C       ; OTG_A[16]                       ; output ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; D18      ; 839        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; D19      ; 857        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; D20      ; 861        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; D21      ; 874        ; 8C       ; FLASH_RESET_n                   ; output ; 2.5 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; D22      ; 893        ; 8C       ; FSM_A[21]                       ; output ; 2.5 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; D23      ; 895        ; 8C       ; FSM_A[17]                       ; output ; 2.5 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; D24      ; 882        ; 8C       ; FSM_A[18]                       ; output ; 2.5 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; D25      ; 937        ; 8B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; D26      ; 945        ; 8B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; D27      ; 961        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; D28      ; 972        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; D29      ; 975        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; D30      ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 1.8V           ; --         ;                 ; --       ; --           ;
; D31      ; 14         ; 1A       ; FSM_D[15]                       ; bidir  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; D32      ;            ; 1A       ; VCCIO1A                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; D33      ; 26         ; 1A       ; SEG1_D[5]                       ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; D34      ; 10         ; 1A       ; SEG1_D[6]                       ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; D35      ; 18         ; 1A       ; FSM_D[11]                       ; bidir  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; D36      ; 1028       ; QL2      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; D37      ; 1029       ; QL2      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; D38      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; D39      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; E1       ; 1172       ; QR2      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; E2       ; 1173       ; QR2      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; E3       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; E5       ;            ; 6A       ; VCCIO6A                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; E6       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; E7       ; 690        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; E8       ;            ; 6A       ; VCCIO6A                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; E9       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; E10      ; 706        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; E11      ;            ;          ; TEMPDIODEn                      ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; E12      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; E13      ; 756        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; E14      ; 760        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; E15      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; E16      ; 787        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; E17      ; 837        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; E18      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; E19      ;            ; 7C       ; VCCIO7C                         ; power  ;                                 ; 1.8V           ; --         ;                 ; --       ; --           ;
; E20      ;            ; 7C       ; VREFB7CN0                       ; power  ;                                 ;                ; --         ;                 ; --       ; --           ;
; E21      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; E22      ; 892        ; 8C       ; FLASH_CLK                       ; output ; 2.5 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; E23      ; 894        ; 8C       ; FSM_A[22]                       ; output ; 2.5 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; E24      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; E25      ; 939        ; 8B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; E26      ;            ; 8B       ; VCCIO8B                         ; power  ;                                 ; 1.8V           ; --         ;                 ; --       ; --           ;
; E27      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; E28      ; 971        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; E29      ; 974        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; E30      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; E31      ; 33         ; 1A       ; SEG1_D[0]                       ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; E32      ; 37         ; 1A       ; FSM_D[5]                        ; bidir  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; E33      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; E34      ; 41         ; 1A       ; FSM_A[12]                       ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; E35      ;            ; 1A       ; VCCIO1A                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; E36      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; E37      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; E38      ; 1030       ; QL2      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; E39      ; 1031       ; QL2      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; F1       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; F2       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; F3       ; 1170       ; QR2      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; F4       ; 1171       ; QR2      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; F5       ; 694        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; F6       ; 698        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; F7       ; 689        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; F8       ; 686        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; F9       ; 702        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; F10      ; 705        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; F11      ;            ;          ; NC                              ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; F12      ; 759        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; F13      ; 757        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; F14      ; 761        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; F15      ; 791        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; F16      ; 788        ; 7B       ; OTG_A[17]                       ; output ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; F17      ; 835        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; F18      ; 840        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; F19      ; 844        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; F20      ; 843        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; F21      ; 871        ; 8C       ; FLASH_ADV_n                     ; output ; 2.5 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; F22      ;            ; 8C       ; VCCIO8C                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; F23      ; 897        ; 8C       ; FLASH_CE_n                      ; output ; 2.5 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; F24      ; 935        ; 8B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; F25      ; 938        ; 8B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; F26      ; 955        ; 8A       ; OTG_A[13]                       ; output ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; F27      ; 973        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; F28      ; 970        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; F29      ;            ; 8A       ; VREFB8AN0                       ; power  ;                                 ;                ; --         ;                 ; --       ; --           ;
; F30      ; 4          ; 1A       ; #TDO                            ; output ;                                 ;                ; --         ;                 ; --       ; --           ;
; F31      ; 34         ; 1A       ; SEG1_D[1]                       ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; F32      ; 38         ; 1A       ; FSM_D[6]                        ; bidir  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; F33      ; 49         ; 1A       ; EEP_SDA                         ; bidir  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; F34      ; 42         ; 1A       ; FSM_A[10]                       ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; F35      ; 45         ; 1A       ; FSM_A[14]                       ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; F36      ; 1032       ; QL2      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; F37      ; 1033       ; QL2      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; F38      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; F39      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; G1       ; 1168       ; QR2      ; GXB_GND*                        ;        ;                                 ;                ; Row I/O    ;                 ; --       ; --           ;
; G2       ; 1169       ; QR2      ; GXB_GND*                        ;        ;                                 ;                ; Row I/O    ;                 ; --       ; --           ;
; G3       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; G5       ; 693        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; G6       ; 697        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; G7       ; 692        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; G8       ; 685        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; G9       ; 701        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; G10      ; 732        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; G11      ;            ; --       ; VCCAUX                          ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; G12      ;            ; 7A       ; VREFB7AN0                       ; power  ;                                 ;                ; --         ;                 ; --       ; --           ;
; G13      ; 752        ; 7A       ; OTG_D[27]                       ; bidir  ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; G14      ; 754        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; G15      ; 786        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; G16      ; 789        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; G17      ; 790        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; G18      ; 841        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; G19      ; 845        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; G20      ; 842        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; G21      ; 870        ; 8C       ; FLASH_RYBY_n                    ; input  ; 2.5 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; G22      ; 888        ; 8C       ; FSM_A[1]                        ; output ; 2.5 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; G23      ; 896        ; 8C       ; FSM_A[2]                        ; output ; 2.5 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; G24      ; 934        ; 8B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; G25      ; 936        ; 8B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; G26      ; 954        ; 8A       ; OTG_A[12]                       ; output ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; G27      ; 976        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; G28      ; 979        ; 8A       ; OTG_A[14]                       ; output ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; G29      ; 981        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; G30      ; 3          ; 1A       ; #TCK                            ; input  ;                                 ;                ; --         ;                 ; --       ; --           ;
; G31      ; 29         ; 1A       ; SEG1_D[2]                       ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; G32      ;            ; 1A       ; VCCIO1A                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; G33      ; 50         ; 1A       ; EEP_SCL                         ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; G34      ;            ; 1A       ; VCCIO1A                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; G35      ; 46         ; 1A       ; FSM_A[11]                       ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; G36      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; G37      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; G38      ; 1034       ; QL2      ; GXB_GND*                        ;        ;                                 ;                ; Row I/O    ;                 ; --       ; --           ;
; G39      ; 1035       ; QL2      ; GXB_GND*                        ;        ;                                 ;                ; Row I/O    ;                 ; --       ; --           ;
; H1       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; H2       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; H3       ; 1166       ; QR2      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; H4       ; 1167       ; QR2      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; H5       ;            ; 6C       ; VCCIO6C                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; H7       ; 691        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; H8       ;            ; 6A       ; VCCIO6A                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; H10      ; 731        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; H11      ; 736        ; 1A       ; ^MSEL1                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; H12      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; H13      ; 753        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; H14      ; 755        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; H15      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; H16      ;            ; 7B       ; VREFB7BN0                       ; power  ;                                 ;                ; --         ;                 ; --       ; --           ;
; H17      ; 808        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; H18      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; H19      ; 850        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; H20      ;            ; --       ; VCCPT                           ; power  ;                                 ; 1.5V           ; --         ;                 ; --       ; --           ;
; H21      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; H22      ; 887        ; 8C       ; FSM_A[4]                        ; output ; 2.5 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; H23      ; 891        ; 8C       ; FSM_A[5]                        ; output ; 2.5 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; H24      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; H25      ;            ; 8B       ; VREFB8BN0                       ; power  ;                                 ;                ; --         ;                 ; --       ; --           ;
; H26      ; 977        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; H27      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; H28      ; 978        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; H29      ;            ; --       ; VCCAUX                          ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; H30      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; H31      ; 30         ; 1A       ; SEG0_D[3]                       ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; H32      ; 19         ; 1A       ; FSM_D[7]                        ; bidir  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; H33      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; H34      ; 54         ; 1A       ; SSRAM_OE_n                      ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; H35      ; 53         ; 1A       ; SSRAM_ADV                       ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; H36      ; 1036       ; QL2      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; H37      ; 1037       ; QL2      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; H38      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; H39      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; J1       ; 1164       ; QR2      ; GXB_GND*                        ;        ;                                 ;                ; Row I/O    ;                 ; --       ; --           ;
; J2       ; 1165       ; QR2      ; GXB_GND*                        ;        ;                                 ;                ; Row I/O    ;                 ; --       ; --           ;
; J3       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; J4       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; J5       ; 658        ; 6C       ; ETH_MDIO[1]                     ; bidir  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; J6       ; 657        ; 6C       ; ETH_MDC[1]                      ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; J7       ; 660        ; 6C       ; SLIDE_SW[0]                     ; input  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; J8       ; 716        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; J9       ; 712        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; J10      ; 728        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; J11      ; 737        ; 1A       ; ^MSEL0                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; J12      ; 751        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; J13      ; 750        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; J14      ;            ; 7A       ; VCCIO7A                         ; power  ;                                 ; 1.8V           ; --         ;                 ; --       ; --           ;
; J15      ; 774        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; J16      ; 804        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; J17      ; 809        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; J18      ; 847        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; J19      ;            ;          ; VCCA_PLL_T2                     ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; J20      ;            ;          ; VCCA_PLL_T1                     ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; J21      ;            ; 8C       ; VREFB8CN0                       ; power  ;                                 ;                ; --         ;                 ; --       ; --           ;
; J22      ; 886        ; 8C       ; FSM_A[6]                        ; output ; 2.5 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; J23      ; 890        ; 8C       ; FSM_A[9]                        ; output ; 2.5 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; J24      ; 923        ; 8B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; J25      ; 925        ; 8B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; J26      ; 980        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; J27      ; 987        ; 8A       ; OTG_A[11]                       ; output ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; J28      ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 1.8V           ; --         ;                 ; --       ; --           ;
; J29      ; 0          ; 1A       ; #TDI                            ; input  ;                                 ;                ; --         ;                 ; --       ; --           ;
; J30      ; 11         ; 1A       ; FSM_D[1]                        ; bidir  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; J31      ;            ; 1A       ; VCCIO1A                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; J32      ; 20         ; 1A       ; FSM_A[13]                       ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; J33      ; 47         ; 1A       ; SEG0_D[4]                       ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; J34      ; 82         ; 1C       ; ETH_RX_p[3]                     ; input  ; LVDS                            ;                ; Row I/O    ; Y               ; no       ; Off          ;
; J35      ; 81         ; 1C       ; ETH_RX_p[3](n)                  ; input  ; LVDS                            ;                ; Row I/O    ; N               ; no       ; Off          ;
; J36      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; J37      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; J38      ; 1038       ; QL2      ; GXB_GND*                        ;        ;                                 ;                ; Row I/O    ;                 ; --       ; --           ;
; J39      ; 1039       ; QL2      ; GXB_GND*                        ;        ;                                 ;                ; Row I/O    ;                 ; --       ; --           ;
; K1       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; K2       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; K3       ; 1162       ; QR2      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; K4       ; 1163       ; QR2      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; K5       ; 654        ; 6C       ; ETH_MDIO[2]                     ; bidir  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; K6       ; 653        ; 6C       ; ETH_MDC[2]                      ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; K7       ; 659        ; 6C       ; SLIDE_SW[1]                     ; input  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; K8       ; 715        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; K9       ; 711        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; K10      ; 727        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; K11      ;            ; --       ; VCCBAT                          ; power  ;                                 ; 3.0V           ; --         ;                 ; --       ; --           ;
; K12      ; 746        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; K13      ; 744        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; K14      ; 748        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; K15      ; 775        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; K16      ; 805        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; K17      ; 806        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; K18      ;            ; --       ; VCC_CLKIN7C                     ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; K19      ;            ;          ; VCCD_PLL_T2                     ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; K20      ;            ;          ; VCCD_PLL_T1                     ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; K21      ;            ; --       ; VCC_CLKIN8C                     ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; K22      ; 889        ; 8C       ; FSM_A[7]                        ; output ; 2.5 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; K23      ; 927        ; 8B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; K24      ; 922        ; 8B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; K25      ;            ; 8B       ; VCCIO8B                         ; power  ;                                 ; 1.8V           ; --         ;                 ; --       ; --           ;
; K26      ; 983        ; 8A       ; OTG_A[1]                        ; output ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; K27      ; 986        ; 8A       ; OTG_D[30]                       ; bidir  ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; K28      ; 985        ; 8A       ; OTG_A[9]                        ; output ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; K29      ; 7          ; 1A       ; FSM_D[0]                        ; bidir  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; K30      ; 12         ; 1A       ; FSM_D[2]                        ; bidir  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; K31      ; 35         ; 1A       ; FSM_D[4]                        ; bidir  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; K32      ; 48         ; 1A       ; SEG0_D[6]                       ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; K33      ;            ; 1C       ; VCCIO1C                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; K34      ; 86         ; 1C       ; ETH_RX_p[2]                     ; input  ; LVDS                            ;                ; Row I/O    ; Y               ; no       ; Off          ;
; K35      ; 85         ; 1C       ; ETH_RX_p[2](n)                  ; input  ; LVDS                            ;                ; Row I/O    ; N               ; no       ; Off          ;
; K36      ; 1040       ; QL2      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; K37      ; 1041       ; QL2      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; K38      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; K39      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; L1       ; 1160       ; QR2      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; L2       ; 1161       ; QR2      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; L3       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; L4       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; L5       ; 646        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; L6       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; L7       ; 656        ; 6C       ; SLIDE_SW[3]                     ; input  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; L8       ; 655        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; L9       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; L10      ; 708        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; L11      ; 720        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; L12      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; L13      ; 745        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; L14      ; 749        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; L15      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; L16      ; 807        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; L17      ;            ; 7B       ; VCCIO7B                         ; power  ;                                 ; 1.8V           ; --         ;                 ; --       ; --           ;
; L18      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; L19      ; 855        ; 7C       ; HSMC_SCL                        ; output ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; L20      ; 873        ; 8C       ; SMA_CLKOUT_p(n)                 ; output ; LVDS                            ;                ; Column I/O ; N               ; no       ; Off          ;
; L21      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; L22      ;            ; 8C       ; VCCIO8C                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; L23      ; 926        ; 8B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; L24      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; L25      ; 984        ; 8A       ; OTG_A[7]                        ; output ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; L26      ; 982        ; 8A       ; OTG_D[31]                       ; bidir  ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; L27      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; L28      ;            ;          ; NC                              ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; L29      ; 8          ; 1A       ; FSM_D[3]                        ; bidir  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; L30      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; L31      ; 36         ; 1A       ; SSRAM_WE_n                      ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; L32      ; 79         ; 1C       ; ETH_TX_p[2](n)                  ; output ; LVDS                            ;                ; Row I/O    ; N               ; no       ; Off          ;
; L33      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; L34      ; 98         ; 1C       ; SEG0_D[0]                       ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; L35      ; 97         ; 1C       ; SEG0_D[5]                       ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; L36      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; L37      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; L38      ; 1042       ; QL2      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; L39      ; 1043       ; QL2      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; M1       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; M2       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; M3       ; 1158       ; QR2      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; M4       ; 1159       ; QR2      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; M5       ;            ; --       ; VCCA_R                          ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; M6       ; 645        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; M7       ; 652        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; M8       ; 651        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; M9       ;            ; 6A       ; VCCIO6A                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; M10      ; 707        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; M11      ; 719        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; M12      ; 724        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; M13      ; 738        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; M14      ; 747        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; M15      ;            ; 7A       ; VCCIO7A                         ; power  ;                                 ; 1.8V           ; --         ;                 ; --       ; --           ;
; M16      ; 800        ; 7B       ; OTG_D[28]                       ; bidir  ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; M17      ; 803        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; M18      ;            ; 7C       ; VCCIO7C                         ; power  ;                                 ; 1.8V           ; --         ;                 ; --       ; --           ;
; M19      ; 854        ; 7C       ; HSMC_SDA                        ; bidir  ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; M20      ; 872        ; 8C       ; SMA_CLKOUT_p                    ; output ; LVDS                            ;                ; Column I/O ; Y               ; no       ; Off          ;
; M21      ; 880        ; 8C       ; FSM_A[8]                        ; output ; 2.5 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; M22      ; 885        ; 8C       ; FSM_D[12]                       ; bidir  ; 2.5 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; M23      ; 929        ; 8B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; M24      ; 924        ; 8B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; M25      ; 988        ; 8A       ; OTG_A[6]                        ; output ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; M26      ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 1.8V           ; --         ;                 ; --       ; --           ;
; M27      ; 993        ; 8A       ; OTG_D[29]                       ; bidir  ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; M28      ; 15         ; 1A       ; FSM_D[13]                       ; bidir  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; M29      ; 31         ; 1A       ; LED[5]                          ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; M30      ; 27         ; 1A       ; LED[7]                          ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; M31      ; 23         ; 1A       ; SSRAM_CLK                       ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; M32      ; 80         ; 1C       ; ETH_TX_p[2]                     ; output ; LVDS                            ;                ; Row I/O    ; Y               ; no       ; Off          ;
; M33      ; 94         ; 1C       ; SEG0_D[2]                       ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; M34      ; 93         ; 1C       ; SEG0_D[1]                       ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; M35      ;            ; --       ; VCCA_L                          ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; M36      ; 1044       ; QL2      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; M37      ; 1045       ; QL2      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; M38      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; M39      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; N1       ; 1156       ; QR2      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; N2       ; 1157       ; QR2      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; N3       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; N4       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; N5       ; 642        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; N6       ; 641        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; N7       ; 650        ; 6C       ; ETH_MDC[3]                      ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; N8       ; 649        ; 6C       ; ETH_MDIO[3]                     ; bidir  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; N9       ; 639        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; N10      ; 704        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; N11      ; 703        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; N12      ; 723        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; N13      ; 739        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; N14      ; 740        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; N15      ; 742        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; N16      ; 801        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; N17      ; 802        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; N18      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; N19      ; 858        ; 7C       ; OTG_OE_n                        ; output ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; N20      ; 876        ; 8C       ; FSM_A[23]                       ; output ; 2.5 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; N21      ; 884        ; 8C       ; FLASH_OE_n                      ; output ; 2.5 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; N22      ; 928        ; 8B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; N23      ; 931        ; 8B       ; OTG_A[8]                        ; output ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; N24      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; N25      ; 989        ; 8A       ; OTG_A[3]                        ; output ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; N26      ; 991        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; N27      ; 1          ; 1A       ; #TMS                            ; input  ;                                 ;                ; --         ;                 ; --       ; --           ;
; N28      ; 16         ; 1A       ; SSRAM_CKE_n                     ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; N29      ; 32         ; 1A       ; LED[4]                          ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; N30      ; 28         ; 1A       ; LED[6]                          ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; N31      ; 24         ; 1A       ; SSRAM_BWB_n                     ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; N32      ;            ; 1C       ; VCCIO1C                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; N33      ; 90         ; 1C       ; ETH_RX_p[1]                     ; input  ; LVDS                            ;                ; Row I/O    ; Y               ; no       ; Off          ;
; N34      ; 89         ; 1C       ; ETH_RX_p[1](n)                  ; input  ; LVDS                            ;                ; Row I/O    ; N               ; no       ; Off          ;
; N35      ; 105        ; 1C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; N36      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; N37      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; N38      ; 1046       ; QL2      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; N39      ; 1047       ; QL2      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; P1       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; P2       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; P3       ; 1154       ; QR1      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; P4       ; 1155       ; QR1      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; P5       ;            ; --       ; VCCT_R                          ; power  ;                                 ; 1.1V           ; --         ;                 ; --       ; --           ;
; P6       ; 638        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; P7       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; P8       ; 640        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; P9       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; P10      ;            ; 6C       ; VCCIO6C                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; P11      ;            ; 6A       ; VREFB6AN0                       ; power  ;                                 ;                ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; P13      ; 696        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; P14      ; 741        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; P15      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; P16      ; 798        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; P17      ; 799        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; P18      ; 851        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; P19      ; 859        ; 7C       ; OTG_CS_n                        ; output ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; P20      ; 877        ; 8C       ; FSM_A[24]                       ; output ; 2.5 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; P21      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; P22      ; 933        ; 8B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; P23      ; 930        ; 8B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; P24      ; 956        ; 8A       ; OTG_A[5]                        ; output ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; P25      ; 992        ; 8A       ; OTG_A[2]                        ; output ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; P26      ; 990        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; P27      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; P28      ;            ; 1A       ; VREFB1AN0                       ; power  ;                                 ;                ; --         ;                 ; --       ; --           ;
; P29      ; 51         ; 1A       ; LED[3]                          ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; P30      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; P31      ; 84         ; 1C       ; ETH_TX_p[3]                     ; output ; LVDS                            ;                ; Row I/O    ; Y               ; no       ; Off          ;
; P32      ; 83         ; 1C       ; ETH_TX_p[3](n)                  ; output ; LVDS                            ;                ; Row I/O    ; N               ; no       ; Off          ;
; P33      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; P34      ; 106        ; 1C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; P35      ;            ; --       ; VCCT_L                          ; power  ;                                 ; 1.1V           ; --         ;                 ; --       ; --           ;
; P36      ; 1048       ; QL1      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; P37      ; 1049       ; QL1      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; P38      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; P39      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; R1       ; 1152       ; QR1      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; R2       ; 1153       ; QR1      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; R3       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; R4       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; R5       ; 634        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; R6       ; 633        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; R7       ; 637        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; R8       ; 648        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; R9       ; 647        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; R10      ; 644        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; R11      ; 700        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; R12      ; 699        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; R13      ; 695        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; R14      ; 743        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ; 7A       ; VCCPD7A                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; R16      ;            ;          ; NC                              ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; R17      ;            ; 7B       ; VCCPD7B                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; R18      ; 846        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; R19      ;            ; 7C       ; VCCPD7C                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; R20      ; 881        ; 8C       ; FLASH_WE_n                      ; output ; 2.5 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; R21      ;            ; 8C       ; VCCPD8C                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; R22      ; 932        ; 8B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Column I/O ;                 ; no       ; On           ;
; R23      ;            ; 8B       ; VCCPD8B                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; R24      ; 957        ; 8A       ; OTG_A[4]                        ; output ; 1.8 V                           ;                ; Column I/O ; Y               ; no       ; Off          ;
; R25      ;            ; 8A       ; VCCPD8A                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; R26      ;            ;          ; NC                              ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; R27      ; 43         ; 1A       ; SSRAM_BWA_n                     ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; R28      ; 39         ; 1A       ; SSRAM_CE_n                      ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; R29      ; 52         ; 1A       ; LED[2]                          ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; R30      ; 100        ; 1C       ; ETH_MDC[0]                      ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; R31      ; 99         ; 1C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; R32      ; 92         ; 1C       ; ETH_TX_p[1]                     ; output ; LVDS                            ;                ; Row I/O    ; Y               ; no       ; Off          ;
; R33      ; 91         ; 1C       ; ETH_TX_p[1](n)                  ; output ; LVDS                            ;                ; Row I/O    ; N               ; no       ; Off          ;
; R34      ; 110        ; 1C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; R35      ; 109        ; 1C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; R36      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; R37      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; R38      ; 1050       ; QL1      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; R39      ; 1051       ; QL1      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; T1       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; T2       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; T3       ; 1150       ; QR1      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; T4       ; 1151       ; QR1      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; T5       ;            ; --       ; VCCR_R                          ; power  ;                                 ; 1.1V           ; --         ;                 ; --       ; --           ;
; T6       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; T7       ;            ; QR2      ; VCCL_GXBR2                      ; power  ;                                 ; 1.1V           ; --         ;                 ; --       ; --           ;
; T8       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; T9       ; 632        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; T10      ; 643        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; T11      ;            ; 6C       ; VCCIO6C                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; T12      ; 688        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; T13      ; 687        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; T14      ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; T15      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; T16      ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; T17      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; T18      ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; T19      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; T20      ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; T21      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; T22      ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; T23      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; T24      ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; T25      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; T26      ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; T27      ; 44         ; 1A       ; FSM_A[19]                       ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; T28      ; 40         ; 1A       ; FSM_A[20]                       ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; T29      ;            ; 1C       ; VCCIO1C                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; T30      ; 88         ; 1C       ; ETH_TX_p[0]                     ; output ; LVDS                            ;                ; Row I/O    ; Y               ; no       ; Off          ;
; T31      ; 87         ; 1C       ; ETH_TX_p[0](n)                  ; output ; LVDS                            ;                ; Row I/O    ; N               ; no       ; Off          ;
; T32      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; T33      ;            ; QL2      ; VCCL_GXBL2                      ; power  ;                                 ; 1.1V           ; --         ;                 ; --       ; --           ;
; T34      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; T35      ;            ; --       ; VCCR_L                          ; power  ;                                 ; 1.1V           ; --         ;                 ; --       ; --           ;
; T36      ; 1052       ; QL1      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; T37      ; 1053       ; QL1      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; T38      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; T39      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; U1       ; 1148       ; QR1      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; U2       ; 1149       ; QR1      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; U3       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; U4       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; U5       ; 630        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; U6       ;            ; QR2      ; VCCH_GXBR2                      ; power  ;                                 ; 1.4V           ; --         ;                 ; --       ; --           ;
; U7       ;            ; QR2      ; VCCL_GXBR2                      ; power  ;                                 ; 1.1V           ; --         ;                 ; --       ; --           ;
; U8       ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; U9       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; U10      ; 631        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; U11      ;            ; 6C       ; VREFB6CN0                       ; power  ;                                 ;                ; --         ;                 ; --       ; --           ;
; U12      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; U13      ;            ; 6A       ; VCCPD6A                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; U14      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; U15      ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; U16      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; U17      ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; U18      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; U19      ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; U20      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; U21      ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; U22      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; U23      ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; U24      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; U25      ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; U26      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; U27      ;            ; 1A       ; VCCPD1A                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; U28      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; U29      ;            ; 1C       ; VREFB1CN0                       ; power  ;                                 ;                ; --         ;                 ; --       ; --           ;
; U30      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; U31      ; 102        ; 1C       ; ETH_RX_p[0]                     ; input  ; LVDS                            ;                ; Row I/O    ; Y               ; no       ; Off          ;
; U32      ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; U33      ;            ; QL2      ; VCCL_GXBL2                      ; power  ;                                 ; 1.1V           ; --         ;                 ; --       ; --           ;
; U34      ;            ; QL2      ; VCCH_GXBL2                      ; power  ;                                 ; 1.4V           ; --         ;                 ; --       ; --           ;
; U35      ; 113        ; 1C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; U36      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; U37      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; U38      ; 1054       ; QL1      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; U39      ; 1055       ; QL1      ; GXB_GND*                        ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; V1       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; V2       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; V3       ; 1146       ; QR1      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; V4       ; 1147       ; QR1      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; V5       ;            ; --       ; VCCT_R                          ; power  ;                                 ; 1.1V           ; --         ;                 ; --       ; --           ;
; V6       ; 629        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; V7       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; V8       ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; V9       ; 636        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; V10      ; 635        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; V11      ; 628        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; V12      ; 627        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; V13      ;            ; 6C       ; VCCIO6C                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; V14      ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; V15      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; V16      ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; V17      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; V18      ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; V19      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; V20      ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; V21      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; V22      ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; V23      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; V24      ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; V25      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; V26      ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; V27      ; 107        ; 1C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; V28      ; 95         ; 1C       ; LED[0]                          ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; V29      ; 112        ; 1C       ; ETH_RST_n                       ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; V30      ; 111        ; 1C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; V31      ; 101        ; 1C       ; ETH_RX_p[0](n)                  ; input  ; LVDS                            ;                ; Row I/O    ; N               ; no       ; Off          ;
; V32      ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; V33      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; V34      ; 114        ; 1C       ; CPU_RESET_n                     ; input  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; V35      ;            ; --       ; VCCT_L                          ; power  ;                                 ; 1.1V           ; --         ;                 ; --       ; --           ;
; V36      ; 1056       ; QL1      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; V37      ; 1057       ; QL1      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; V38      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; V39      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; W1       ; 1144       ; QR1      ; GXB_GND*                        ;        ;                                 ;                ; Row I/O    ;                 ; --       ; --           ;
; W2       ; 1145       ; QR1      ; GXB_GND*                        ;        ;                                 ;                ; Row I/O    ;                 ; --       ; --           ;
; W3       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; W4       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; W5       ; 622        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; W6       ; 621        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; W7       ; 626        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; W8       ; 625        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; W9       ;            ; --       ; VCCHIP_R                        ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; W10      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; W11      ; 624        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; W12      ; 623        ; 6C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; W13      ;            ; 6C       ; VCCPD6C                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; W14      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; W15      ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; W16      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; W17      ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; W18      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; W19      ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; W20      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; W21      ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; W22      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; W23      ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; W24      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; W25      ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; W26      ; 108        ; 1C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; W27      ;            ; 1C       ; VCCPD1C                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; W28      ; 96         ; 1C       ; LED[1]                          ; output ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; W29      ; 104        ; 1C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; W30      ; 103        ; 1C       ; ~ALTERA_DATA0~ / RESERVED_INPUT ; input  ; 1.8 V                           ;                ; Row I/O    ; N               ; no       ; Off          ;
; W31      ;            ; --       ; VCCHIP_L                        ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; W32      ; 116        ; 1C       ; ETH_MDIO[0]                     ; bidir  ; 2.5 V                           ;                ; Row I/O    ; Y               ; no       ; Off          ;
; W33      ; 115        ; 1C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; W34      ; 118        ; 1C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; W35      ; 117        ; 1C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                ; Row I/O    ;                 ; no       ; On           ;
; W36      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; W37      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; W38      ; 1058       ; QL1      ; GXB_GND*                        ;        ;                                 ;                ; Row I/O    ;                 ; --       ; --           ;
; W39      ; 1059       ; QL1      ; GXB_GND*                        ;        ;                                 ;                ; Row I/O    ;                 ; --       ; --           ;
; Y1       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; Y2       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; Y3       ; 1142       ; QR1      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; Y4       ; 1143       ; QR1      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; Y5       ;            ; --       ; VCCR_R                          ; power  ;                                 ; 1.1V           ; --         ;                 ; --       ; --           ;
; Y6       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; Y7       ;            ; QR1      ; VCCL_GXBR1                      ; power  ;                                 ; 1.1V           ; --         ;                 ; --       ; --           ;
; Y8       ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; Y9       ;            ; --       ; VCCHIP_R                        ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; Y10      ;            ;          ; VCCA_PLL_R2                     ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; Y11      ;            ;          ; VCCD_PLL_R2                     ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; Y12      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; Y13      ;            ; --       ; VCCPT                           ; power  ;                                 ; 1.5V           ; --         ;                 ; --       ; --           ;
; Y14      ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; Y15      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; Y16      ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; Y17      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; Y18      ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; Y19      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; Y20      ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; Y21      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; Y22      ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; Y23      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; Y24      ;            ; --       ; VCC                             ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; Y25      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; Y26      ;            ; 2C       ; VCCPD2C                         ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; Y27      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; Y28      ;            ;          ; VCCD_PLL_L2                     ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; Y29      ;            ;          ; VCCA_PLL_L2                     ; power  ;                                 ; 2.5V           ; --         ;                 ; --       ; --           ;
; Y30      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; Y31      ;            ; --       ; VCCHIP_L                        ; power  ;                                 ; 0.9V           ; --         ;                 ; --       ; --           ;
; Y32      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; Y33      ;            ; QL1      ; VCCL_GXBL1                      ; power  ;                                 ; 1.1V           ; --         ;                 ; --       ; --           ;
; Y34      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; Y35      ;            ; --       ; VCCR_L                          ; power  ;                                 ; 1.1V           ; --         ;                 ; --       ; --           ;
; Y36      ; 1060       ; QL1      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; Y37      ; 1061       ; QL1      ; GXB_NC                          ;        ;                                 ;                ; --         ;                 ; --       ; --           ;
; Y38      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
; Y39      ;            ;          ; GND                             ; gnd    ;                                 ;                ; --         ;                 ; --       ; --           ;
+----------+------------+----------+---------------------------------+--------+---------------------------------+----------------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------+---------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                          ; sys_pll:sys_pll_inst|altpll:altpll_component|sys_pll_altpll:auto_generated|pll1 ; vpg:vpg_inst|gen_pll:gen_pll_inst|altpll:altpll_component|gen_pll_altpll:auto_generated|pll1 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:half_rate.pll|altpll:altpll_component|altpll_r5v3:auto_generated|pll1 ;
+-------------------------------+---------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SDC pin name                  ; sys_pll_inst|altpll_component|auto_generated|pll1                               ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1                                   ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1                                                                                                                                                   ;
; PLL type                      ; Left/Right                                                                      ; Top/Bottom                                                                                   ; Top/Bottom                                                                                                                                                                                                                                                                            ;
; PLL mode                      ; Normal                                                                          ; Normal                                                                                       ; No compensation                                                                                                                                                                                                                                                                       ;
; Compensate clock              ; clock0                                                                          ; clock0                                                                                       ; --                                                                                                                                                                                                                                                                                    ;
; Compensated input/output pins ; --                                                                              ; --                                                                                           ; --                                                                                                                                                                                                                                                                                    ;
; Switchover type               ; --                                                                              ; --                                                                                           ; --                                                                                                                                                                                                                                                                                    ;
; Input frequency 0             ; 50.0 MHz                                                                        ; 100.0 MHz                                                                                    ; 50.0 MHz                                                                                                                                                                                                                                                                              ;
; Input frequency 1             ; --                                                                              ; --                                                                                           ; --                                                                                                                                                                                                                                                                                    ;
; Nominal PFD frequency         ; 50.0 MHz                                                                        ; 33.3 MHz                                                                                     ; 50.0 MHz                                                                                                                                                                                                                                                                              ;
; Nominal VCO frequency         ; 699.8 MHz                                                                       ; 1133.8 MHz                                                                                   ; 1600.0 MHz                                                                                                                                                                                                                                                                            ;
; VCO post scale K counter      ; 2                                                                               ; --                                                                                           ; --                                                                                                                                                                                                                                                                                    ;
; VCO frequency control         ; Auto                                                                            ; Auto                                                                                         ; Manual Phase                                                                                                                                                                                                                                                                          ;
; VCO phase shift step          ; 178 ps                                                                          ; 110 ps                                                                                       ; 78 ps                                                                                                                                                                                                                                                                                 ;
; VCO multiply                  ; --                                                                              ; --                                                                                           ; --                                                                                                                                                                                                                                                                                    ;
; VCO divide                    ; --                                                                              ; --                                                                                           ; --                                                                                                                                                                                                                                                                                    ;
; DPA multiply                  ; --                                                                              ; --                                                                                           ; --                                                                                                                                                                                                                                                                                    ;
; DPA divide                    ; --                                                                              ; --                                                                                           ; --                                                                                                                                                                                                                                                                                    ;
; DPA divider counter value     ; 1                                                                               ; --                                                                                           ; --                                                                                                                                                                                                                                                                                    ;
; Freq min lock                 ; 21.44 MHz                                                                       ; 59.1 MHz                                                                                     ; 18.76 MHz                                                                                                                                                                                                                                                                             ;
; Freq max lock                 ; 57.14 MHz                                                                       ; 141.18 MHz                                                                                   ; 50.0 MHz                                                                                                                                                                                                                                                                              ;
; M VCO Tap                     ; 0                                                                               ; 0                                                                                            ; 0                                                                                                                                                                                                                                                                                     ;
; M Initial                     ; 1                                                                               ; 1                                                                                            ; 2                                                                                                                                                                                                                                                                                     ;
; M value                       ; 14                                                                              ; 34                                                                                           ; 32                                                                                                                                                                                                                                                                                    ;
; N value                       ; 1                                                                               ; 3                                                                                            ; 1                                                                                                                                                                                                                                                                                     ;
; Charge pump current           ; setting 1                                                                       ; setting 3                                                                                    ; setting 1                                                                                                                                                                                                                                                                             ;
; Loop filter resistance        ; setting 27                                                                      ; setting 24                                                                                   ; setting 27                                                                                                                                                                                                                                                                            ;
; Loop filter capacitance       ; setting 0                                                                       ; setting 0                                                                                    ; setting 0                                                                                                                                                                                                                                                                             ;
; Bandwidth                     ; 680 kHz to 980 kHz                                                              ; 0.9 MHz to 1.97 MHz                                                                          ; 680 kHz to 980 kHz                                                                                                                                                                                                                                                                    ;
; Bandwidth type                ; Medium                                                                          ; Medium                                                                                       ; Medium                                                                                                                                                                                                                                                                                ;
; Real time reconfigurable      ; Off                                                                             ; On                                                                                           ; On                                                                                                                                                                                                                                                                                    ;
; Scan chain MIF file           ; --                                                                              ; gen_pll.mif (mismatches detected between MIF file settings and PLL settings)                 ; --                                                                                                                                                                                                                                                                                    ;
; Preserve PLL counter order    ; Off                                                                             ; Off                                                                                          ; Off                                                                                                                                                                                                                                                                                   ;
; PLL location                  ; PLL_L3                                                                          ; PLL_B1                                                                                       ; PLL_B2                                                                                                                                                                                                                                                                                ;
; Inclk0 signal                 ; OSC_50_BANK2                                                                    ; sys_pll:sys_pll_inst|altpll:altpll_component|sys_pll_altpll:auto_generated|wire_pll1_clk[0]  ; OSC_50_BANK2                                                                                                                                                                                                                                                                          ;
; Inclk1 signal                 ; --                                                                              ; --                                                                                           ; --                                                                                                                                                                                                                                                                                    ;
; Inclk0 signal type            ; Global Clock                                                                    ; Global Clock                                                                                 ; Global Clock                                                                                                                                                                                                                                                                          ;
; Inclk1 signal type            ; --                                                                              ; --                                                                                           ; --                                                                                                                                                                                                                                                                                    ;
+-------------------------------+---------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+---------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                                                                                                                                                  ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift   ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+---------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+--------------------------------------------------------------------------------------------------------------------------------------------+
; sys_pll:sys_pll_inst|altpll:altpll_component|sys_pll_altpll:auto_generated|wire_pll1_clk[0]                                                                                                           ; clock0       ; 2    ; 1   ; 100.0 MHz        ; 0 (0 ps)      ; 6.43 (178 ps)    ; 50/50      ; C0      ; 7             ; 4/3 Odd    ; --            ; 1       ; 0       ; sys_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                   ;
; sys_pll:sys_pll_inst|altpll:altpll_component|sys_pll_altpll:auto_generated|wire_pll1_clk[2]                                                                                                           ; clock2       ; 1    ; 2   ; 25.0 MHz         ; 0 (0 ps)      ; 1.61 (178 ps)    ; 50/50      ; C1      ; 28            ; 14/14 Even ; --            ; 1       ; 0       ; sys_pll_inst|altpll_component|auto_generated|pll1|clk[2]                                                                                   ;
; vpg:vpg_inst|gen_pll:gen_pll_inst|altpll:altpll_component|gen_pll_altpll:auto_generated|wire_pll1_clk[0]                                                                                              ; clock0       ; 34   ; 21  ; 161.9 MHz        ; 0 (0 ps)      ; 6.43 (110 ps)    ; 50/50      ; C0      ; 7             ; 4/3 Odd    ; --            ; 1       ; 0       ; vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                          ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|phy_clk_1x     ; clock0       ; 4    ; 1   ; 200.0 MHz        ; 28 (391 ps)   ; 5.63 (78 ps)     ; 50/50      ; C0      ; 8             ; 4/4 Even   ; --            ; 2       ; 5       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|mem_clk_2x     ; clock1       ; 8    ; 1   ; 400.0 MHz        ; 0 (0 ps)      ; 11.25 (78 ps)    ; 50/50      ; C3      ; 4             ; 2/2 Even   ; --            ; 2       ; 0       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|write_clk_2x   ; clock3       ; 8    ; 1   ; 400.0 MHz        ; -90 (-625 ps) ; 11.25 (78 ps)    ; 50/50      ; C1      ; 4             ; 2/2 Even   ; --            ; 1       ; 0       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|resync_clk_2x  ; clock4       ; 8    ; 1   ; 400.0 MHz        ; 0 (0 ps)      ; 11.25 (78 ps)    ; 50/50      ; C2      ; 4             ; 2/2 Even   ; --            ; 2       ; 0       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|measure_clk_1x ; clock5       ; 4    ; 1   ; 200.0 MHz        ; 0 (0 ps)      ; 5.63 (78 ps)     ; 50/50      ; C5      ; 8             ; 4/4 Even   ; --            ; 2       ; 0       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ac_clk_1x      ; clock6       ; 4    ; 1   ; 200.0 MHz        ; 242 (3359 ps) ; 5.63 (78 ps)     ; 50/50      ; C4      ; 8             ; 4/4 Even   ; --            ; 7       ; 3       ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+---------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+--------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+-----------------+----------------------+-------------------------+------------------------+-----------------------+-------------------+------------------+----------+------------+---------------+------------------+----------+------------+---------------+
; DLL                                                                                                                                                                                        ; Location       ; Input Frequency ; Low Jitter/Fast Lock ; Cycles Required to Lock ; Delay Control Out Mode ; Delay Buffers in Loop ; Delay Buffer Mode ; DLL_OFFSET_CTRL0 ; Location ; Use Offset ; Static Offset ; DLL_OFFSET_CTRL1 ; Location ; Use Offset ; Static Offset ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+-----------------+----------------------+-------------------------+------------------------+-----------------------+-------------------+------------------+----------+------------+---------------+------------------+----------+------------+---------------+
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|dll ; DLL_X177_Y0_N0 ; 400.0 MHz       ; Low Jitter           ; 1024                    ; normal                 ; 10                    ; high              ; --               ; --       ; --         ; --            ; --               ; --       ; --         ; --            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+-----------------+----------------------+-------------------------+------------------------+-----------------------+-------------------+------------------+----------+------------+---------------+------------------+----------+------------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DQS Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------+---------+-----------+----------+------------+------------+------------+----------+----------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------+----------------------------+---------------+-------------------+----------------+-----------------+-----------+
; Name                    ; Type ; DQS Bus ; Direction ; Location ; X Location ; Y Location ; Z Location ; I/O Edge ; I/O Bank ; I/O Standard                    ; Associated DLL                                                                                                                                                                             ; Associated DLL_OFFSET_CTRL ; Input Frequency ; DLL-Controlled Phase Shift ; Delay Buffers ; Delay Buffer Mode ; Offset Control ; Control Latches ; Gated DQS ;
+-------------------------+------+---------+-----------+----------+------------+------------+------------+----------+----------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------+----------------------------+---------------+-------------------+----------------+-----------------+-----------+
; DQ_GROUP_0              ; --   ; x9      ; --        ; --       ; --         ; --         ; --         ; --       ; --       ; --                              ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|dll ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;     M1_DDR2_dqs[0]      ; DQS  ; --      ; Bidir     ; PIN AV29 ; 19         ; 0          ; 0          ; Bottom   ; 6        ; Differential 1.8-V SSTL Class I ; --                                                                                                                                                                                         ; --                         ; 400.0 MHz       ; 72.00 degrees              ; 2             ; high              ; no             ; no              ; yes       ;
;         M1_DDR2_dqsn[0] ; DQSn ; --      ; Bidir     ; PIN AW30 ; 19         ; 0          ; 93         ; Bottom   ; 6        ; Differential 1.8-V SSTL Class I ; --                                                                                                                                                                                         ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         M1_DDR2_dm[0]   ; DQ   ; --      ; Output    ; PIN AW31 ; 19         ; 0          ; 31         ; Bottom   ; 6        ; SSTL-18 Class I                 ; --                                                                                                                                                                                         ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         M1_DDR2_dq[0]   ; DQ   ; --      ; Bidir     ; PIN AV32 ; 17         ; 0          ; 0          ; Bottom   ; 6        ; SSTL-18 Class I                 ; --                                                                                                                                                                                         ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         M1_DDR2_dq[1]   ; DQ   ; --      ; Bidir     ; PIN AV31 ; 19         ; 0          ; 62         ; Bottom   ; 6        ; SSTL-18 Class I                 ; --                                                                                                                                                                                         ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         M1_DDR2_dq[2]   ; DQ   ; --      ; Bidir     ; PIN AW29 ; 22         ; 0          ; 93         ; Bottom   ; 6        ; SSTL-18 Class I                 ; --                                                                                                                                                                                         ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         M1_DDR2_dq[3]   ; DQ   ; --      ; Bidir     ; PIN AV28 ; 22         ; 0          ; 0          ; Bottom   ; 6        ; SSTL-18 Class I                 ; --                                                                                                                                                                                         ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         M1_DDR2_dq[4]   ; DQ   ; --      ; Bidir     ; PIN AW34 ; 17         ; 0          ; 62         ; Bottom   ; 6        ; SSTL-18 Class I                 ; --                                                                                                                                                                                         ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         M1_DDR2_dq[5]   ; DQ   ; --      ; Bidir     ; PIN AW33 ; 17         ; 0          ; 31         ; Bottom   ; 6        ; SSTL-18 Class I                 ; --                                                                                                                                                                                         ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         M1_DDR2_dq[6]   ; DQ   ; --      ; Bidir     ; PIN AW28 ; 22         ; 0          ; 62         ; Bottom   ; 6        ; SSTL-18 Class I                 ; --                                                                                                                                                                                         ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         M1_DDR2_dq[7]   ; DQ   ; --      ; Bidir     ; PIN AW27 ; 22         ; 0          ; 31         ; Bottom   ; 6        ; SSTL-18 Class I                 ; --                                                                                                                                                                                         ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
; DQ_GROUP_1              ; --   ; x9      ; --        ; --       ; --         ; --         ; --         ; --       ; --       ; --                              ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|dll ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;     M1_DDR2_dqs[1]      ; DQS  ; --      ; Bidir     ; PIN AT26 ; 39         ; 0          ; 0          ; Bottom   ; 7        ; Differential 1.8-V SSTL Class I ; --                                                                                                                                                                                         ; --                         ; 400.0 MHz       ; 72.00 degrees              ; 2             ; high              ; no             ; no              ; yes       ;
;         M1_DDR2_dqsn[1] ; DQSn ; --      ; Bidir     ; PIN AU26 ; 39         ; 0          ; 93         ; Bottom   ; 7        ; Differential 1.8-V SSTL Class I ; --                                                                                                                                                                                         ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         M1_DDR2_dm[1]   ; DQ   ; --      ; Output    ; PIN AW26 ; 42         ; 0          ; 93         ; Bottom   ; 7        ; SSTL-18 Class I                 ; --                                                                                                                                                                                         ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         M1_DDR2_dq[8]   ; DQ   ; --      ; Bidir     ; PIN AP25 ; 39         ; 0          ; 62         ; Bottom   ; 7        ; SSTL-18 Class I                 ; --                                                                                                                                                                                         ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         M1_DDR2_dq[9]   ; DQ   ; --      ; Bidir     ; PIN AV26 ; 42         ; 0          ; 0          ; Bottom   ; 7        ; SSTL-18 Class I                 ; --                                                                                                                                                                                         ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         M1_DDR2_dq[10]  ; DQ   ; --      ; Bidir     ; PIN AU25 ; 42         ; 0          ; 31         ; Bottom   ; 7        ; SSTL-18 Class I                 ; --                                                                                                                                                                                         ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         M1_DDR2_dq[11]  ; DQ   ; --      ; Bidir     ; PIN AT25 ; 42         ; 0          ; 62         ; Bottom   ; 7        ; SSTL-18 Class I                 ; --                                                                                                                                                                                         ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         M1_DDR2_dq[12]  ; DQ   ; --      ; Bidir     ; PIN AM25 ; 38         ; 0          ; 62         ; Bottom   ; 7        ; SSTL-18 Class I                 ; --                                                                                                                                                                                         ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         M1_DDR2_dq[13]  ; DQ   ; --      ; Bidir     ; PIN AN25 ; 38         ; 0          ; 31         ; Bottom   ; 7        ; SSTL-18 Class I                 ; --                                                                                                                                                                                         ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         M1_DDR2_dq[14]  ; DQ   ; --      ; Bidir     ; PIN AR25 ; 39         ; 0          ; 31         ; Bottom   ; 7        ; SSTL-18 Class I                 ; --                                                                                                                                                                                         ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         M1_DDR2_dq[15]  ; DQ   ; --      ; Bidir     ; PIN AN24 ; 38         ; 0          ; 0          ; Bottom   ; 7        ; SSTL-18 Class I                 ; --                                                                                                                                                                                         ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
; DQ_GROUP_2              ; --   ; x9      ; --        ; --       ; --         ; --         ; --         ; --       ; --       ; --                              ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|dll ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;     M1_DDR2_dqs[2]      ; DQS  ; --      ; Bidir     ; PIN AT24 ; 70         ; 0          ; 0          ; Bottom   ; 8        ; Differential 1.8-V SSTL Class I ; --                                                                                                                                                                                         ; --                         ; 400.0 MHz       ; 72.00 degrees              ; 2             ; high              ; no             ; no              ; yes       ;
;         M1_DDR2_dqsn[2] ; DQSn ; --      ; Bidir     ; PIN AU24 ; 70         ; 0          ; 93         ; Bottom   ; 8        ; Differential 1.8-V SSTL Class I ; --                                                                                                                                                                                         ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         M1_DDR2_dm[2]   ; DQ   ; --      ; Output    ; PIN AU23 ; 73         ; 0          ; 93         ; Bottom   ; 8        ; SSTL-18 Class I                 ; --                                                                                                                                                                                         ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         M1_DDR2_dq[16]  ; DQ   ; --      ; Bidir     ; PIN AN23 ; 68         ; 0          ; 62         ; Bottom   ; 8        ; SSTL-18 Class I                 ; --                                                                                                                                                                                         ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         M1_DDR2_dq[17]  ; DQ   ; --      ; Bidir     ; PIN AP23 ; 73         ; 0          ; 31         ; Bottom   ; 8        ; SSTL-18 Class I                 ; --                                                                                                                                                                                         ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         M1_DDR2_dq[18]  ; DQ   ; --      ; Bidir     ; PIN AL22 ; 70         ; 0          ; 31         ; Bottom   ; 8        ; SSTL-18 Class I                 ; --                                                                                                                                                                                         ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         M1_DDR2_dq[19]  ; DQ   ; --      ; Bidir     ; PIN AM22 ; 68         ; 0          ; 0          ; Bottom   ; 8        ; SSTL-18 Class I                 ; --                                                                                                                                                                                         ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         M1_DDR2_dq[20]  ; DQ   ; --      ; Bidir     ; PIN AM23 ; 68         ; 0          ; 31         ; Bottom   ; 8        ; SSTL-18 Class I                 ; --                                                                                                                                                                                         ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         M1_DDR2_dq[21]  ; DQ   ; --      ; Bidir     ; PIN AR23 ; 73         ; 0          ; 62         ; Bottom   ; 8        ; SSTL-18 Class I                 ; --                                                                                                                                                                                         ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         M1_DDR2_dq[22]  ; DQ   ; --      ; Bidir     ; PIN AT23 ; 73         ; 0          ; 0          ; Bottom   ; 8        ; SSTL-18 Class I                 ; --                                                                                                                                                                                         ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         M1_DDR2_dq[23]  ; DQ   ; --      ; Bidir     ; PIN AL21 ; 70         ; 0          ; 62         ; Bottom   ; 8        ; SSTL-18 Class I                 ; --                                                                                                                                                                                         ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
; DQ_GROUP_3              ; --   ; x9      ; --        ; --       ; --         ; --         ; --         ; --       ; --       ; --                              ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|dll ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;     M1_DDR2_dqs[3]      ; DQS  ; --      ; Bidir     ; PIN AK23 ; 47         ; 0          ; 0          ; Bottom   ; 7        ; Differential 1.8-V SSTL Class I ; --                                                                                                                                                                                         ; --                         ; 400.0 MHz       ; 72.00 degrees              ; 2             ; high              ; no             ; no              ; yes       ;
;         M1_DDR2_dqsn[3] ; DQSn ; --      ; Bidir     ; PIN AL23 ; 47         ; 0          ; 93         ; Bottom   ; 7        ; Differential 1.8-V SSTL Class I ; --                                                                                                                                                                                         ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         M1_DDR2_dm[3]   ; DQ   ; --      ; Output    ; PIN AH22 ; 45         ; 0          ; 62         ; Bottom   ; 7        ; SSTL-18 Class I                 ; --                                                                                                                                                                                         ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         M1_DDR2_dq[24]  ; DQ   ; --      ; Bidir     ; PIN AJ22 ; 50         ; 0          ; 31         ; Bottom   ; 7        ; SSTL-18 Class I                 ; --                                                                                                                                                                                         ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         M1_DDR2_dq[25]  ; DQ   ; --      ; Bidir     ; PIN AH23 ; 50         ; 0          ; 0          ; Bottom   ; 7        ; SSTL-18 Class I                 ; --                                                                                                                                                                                         ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         M1_DDR2_dq[26]  ; DQ   ; --      ; Bidir     ; PIN AF22 ; 45         ; 0          ; 0          ; Bottom   ; 7        ; SSTL-18 Class I                 ; --                                                                                                                                                                                         ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         M1_DDR2_dq[27]  ; DQ   ; --      ; Bidir     ; PIN AE23 ; 45         ; 0          ; 31         ; Bottom   ; 7        ; SSTL-18 Class I                 ; --                                                                                                                                                                                         ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         M1_DDR2_dq[28]  ; DQ   ; --      ; Bidir     ; PIN AK24 ; 50         ; 0          ; 62         ; Bottom   ; 7        ; SSTL-18 Class I                 ; --                                                                                                                                                                                         ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         M1_DDR2_dq[29]  ; DQ   ; --      ; Bidir     ; PIN AJ23 ; 50         ; 0          ; 93         ; Bottom   ; 7        ; SSTL-18 Class I                 ; --                                                                                                                                                                                         ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         M1_DDR2_dq[30]  ; DQ   ; --      ; Bidir     ; PIN AF23 ; 47         ; 0          ; 31         ; Bottom   ; 7        ; SSTL-18 Class I                 ; --                                                                                                                                                                                         ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         M1_DDR2_dq[31]  ; DQ   ; --      ; Bidir     ; PIN AE22 ; 47         ; 0          ; 62         ; Bottom   ; 7        ; SSTL-18 Class I                 ; --                                                                                                                                                                                         ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
; DQ_GROUP_4              ; --   ; x9      ; --        ; --       ; --         ; --         ; --         ; --       ; --       ; --                              ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|dll ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;     M1_DDR2_dqs[4]      ; DQS  ; --      ; Bidir     ; PIN AK16 ; 137        ; 0          ; 0          ; Bottom   ; 10       ; Differential 1.8-V SSTL Class I ; --                                                                                                                                                                                         ; --                         ; 400.0 MHz       ; 72.00 degrees              ; 2             ; high              ; no             ; no              ; yes       ;
;         M1_DDR2_dqsn[4] ; DQSn ; --      ; Bidir     ; PIN AL16 ; 137        ; 0          ; 93         ; Bottom   ; 10       ; Differential 1.8-V SSTL Class I ; --                                                                                                                                                                                         ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         M1_DDR2_dm[4]   ; DQ   ; --      ; Output    ; PIN AL17 ; 135        ; 0          ; 93         ; Bottom   ; 10       ; SSTL-18 Class I                 ; --                                                                                                                                                                                         ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         M1_DDR2_dq[32]  ; DQ   ; --      ; Bidir     ; PIN AK17 ; 135        ; 0          ; 0          ; Bottom   ; 10       ; SSTL-18 Class I                 ; --                                                                                                                                                                                         ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         M1_DDR2_dq[33]  ; DQ   ; --      ; Bidir     ; PIN AM17 ; 135        ; 0          ; 62         ; Bottom   ; 10       ; SSTL-18 Class I                 ; --                                                                                                                                                                                         ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         M1_DDR2_dq[34]  ; DQ   ; --      ; Bidir     ; PIN AH16 ; 139        ; 0          ; 31         ; Bottom   ; 10       ; SSTL-18 Class I                 ; --                                                                                                                                                                                         ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         M1_DDR2_dq[35]  ; DQ   ; --      ; Bidir     ; PIN AJ16 ; 135        ; 0          ; 31         ; Bottom   ; 10       ; SSTL-18 Class I                 ; --                                                                                                                                                                                         ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         M1_DDR2_dq[36]  ; DQ   ; --      ; Bidir     ; PIN AG16 ; 139        ; 0          ; 62         ; Bottom   ; 10       ; SSTL-18 Class I                 ; --                                                                                                                                                                                         ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         M1_DDR2_dq[37]  ; DQ   ; --      ; Bidir     ; PIN AH17 ; 137        ; 0          ; 31         ; Bottom   ; 10       ; SSTL-18 Class I                 ; --                                                                                                                                                                                         ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         M1_DDR2_dq[38]  ; DQ   ; --      ; Bidir     ; PIN AF17 ; 139        ; 0          ; 0          ; Bottom   ; 10       ; SSTL-18 Class I                 ; --                                                                                                                                                                                         ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         M1_DDR2_dq[39]  ; DQ   ; --      ; Bidir     ; PIN AE17 ; 137        ; 0          ; 62         ; Bottom   ; 10       ; SSTL-18 Class I                 ; --                                                                                                                                                                                         ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
; DQ_GROUP_5              ; --   ; x9      ; --        ; --       ; --         ; --         ; --         ; --       ; --       ; --                              ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|dll ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;     M1_DDR2_dqs[5]      ; DQS  ; --      ; Bidir     ; PIN AP16 ; 145        ; 0          ; 0          ; Bottom   ; 10       ; Differential 1.8-V SSTL Class I ; --                                                                                                                                                                                         ; --                         ; 400.0 MHz       ; 72.00 degrees              ; 2             ; high              ; no             ; no              ; yes       ;
;         M1_DDR2_dqsn[5] ; DQSn ; --      ; Bidir     ; PIN AR16 ; 145        ; 0          ; 93         ; Bottom   ; 10       ; Differential 1.8-V SSTL Class I ; --                                                                                                                                                                                         ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         M1_DDR2_dm[5]   ; DQ   ; --      ; Output    ; PIN AT16 ; 145        ; 0          ; 62         ; Bottom   ; 10       ; SSTL-18 Class I                 ; --                                                                                                                                                                                         ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         M1_DDR2_dq[40]  ; DQ   ; --      ; Bidir     ; PIN AR17 ; 142        ; 0          ; 93         ; Bottom   ; 10       ; SSTL-18 Class I                 ; --                                                                                                                                                                                         ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         M1_DDR2_dq[41]  ; DQ   ; --      ; Bidir     ; PIN AN16 ; 142        ; 0          ; 31         ; Bottom   ; 10       ; SSTL-18 Class I                 ; --                                                                                                                                                                                         ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         M1_DDR2_dq[42]  ; DQ   ; --      ; Bidir     ; PIN AU16 ; 148        ; 0          ; 0          ; Bottom   ; 10       ; SSTL-18 Class I                 ; --                                                                                                                                                                                         ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         M1_DDR2_dq[43]  ; DQ   ; --      ; Bidir     ; PIN AW16 ; 145        ; 0          ; 31         ; Bottom   ; 10       ; SSTL-18 Class I                 ; --                                                                                                                                                                                         ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         M1_DDR2_dq[44]  ; DQ   ; --      ; Bidir     ; PIN AN17 ; 142        ; 0          ; 62         ; Bottom   ; 10       ; SSTL-18 Class I                 ; --                                                                                                                                                                                         ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         M1_DDR2_dq[45]  ; DQ   ; --      ; Bidir     ; PIN AP17 ; 142        ; 0          ; 0          ; Bottom   ; 10       ; SSTL-18 Class I                 ; --                                                                                                                                                                                         ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         M1_DDR2_dq[46]  ; DQ   ; --      ; Bidir     ; PIN AU15 ; 148        ; 0          ; 31         ; Bottom   ; 10       ; SSTL-18 Class I                 ; --                                                                                                                                                                                         ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         M1_DDR2_dq[47]  ; DQ   ; --      ; Bidir     ; PIN AT15 ; 148        ; 0          ; 62         ; Bottom   ; 10       ; SSTL-18 Class I                 ; --                                                                                                                                                                                         ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
; DQ_GROUP_6              ; --   ; x9      ; --        ; --       ; --         ; --         ; --         ; --       ; --       ; --                              ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|dll ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;     M1_DDR2_dqs[6]      ; DQS  ; --      ; Bidir     ; PIN AV13 ; 157        ; 0          ; 0          ; Bottom   ; 11       ; Differential 1.8-V SSTL Class I ; --                                                                                                                                                                                         ; --                         ; 400.0 MHz       ; 72.00 degrees              ; 2             ; high              ; no             ; no              ; yes       ;
;         M1_DDR2_dqsn[6] ; DQSn ; --      ; Bidir     ; PIN AW13 ; 157        ; 0          ; 93         ; Bottom   ; 11       ; Differential 1.8-V SSTL Class I ; --                                                                                                                                                                                         ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         M1_DDR2_dm[6]   ; DQ   ; --      ; Output    ; PIN AU14 ; 155        ; 0          ; 62         ; Bottom   ; 11       ; SSTL-18 Class I                 ; --                                                                                                                                                                                         ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         M1_DDR2_dq[48]  ; DQ   ; --      ; Bidir     ; PIN AW11 ; 157        ; 0          ; 62         ; Bottom   ; 11       ; SSTL-18 Class I                 ; --                                                                                                                                                                                         ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         M1_DDR2_dq[49]  ; DQ   ; --      ; Bidir     ; PIN AW12 ; 157        ; 0          ; 31         ; Bottom   ; 11       ; SSTL-18 Class I                 ; --                                                                                                                                                                                         ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         M1_DDR2_dq[50]  ; DQ   ; --      ; Bidir     ; PIN AT14 ; 155        ; 0          ; 31         ; Bottom   ; 11       ; SSTL-18 Class I                 ; --                                                                                                                                                                                         ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         M1_DDR2_dq[51]  ; DQ   ; --      ; Bidir     ; PIN AU12 ; 159        ; 0          ; 62         ; Bottom   ; 11       ; SSTL-18 Class I                 ; --                                                                                                                                                                                         ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         M1_DDR2_dq[52]  ; DQ   ; --      ; Bidir     ; PIN AW14 ; 155        ; 0          ; 93         ; Bottom   ; 11       ; SSTL-18 Class I                 ; --                                                                                                                                                                                         ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         M1_DDR2_dq[53]  ; DQ   ; --      ; Bidir     ; PIN AV14 ; 155        ; 0          ; 0          ; Bottom   ; 11       ; SSTL-18 Class I                 ; --                                                                                                                                                                                         ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         M1_DDR2_dq[54]  ; DQ   ; --      ; Bidir     ; PIN AU11 ; 159        ; 0          ; 0          ; Bottom   ; 11       ; SSTL-18 Class I                 ; --                                                                                                                                                                                         ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         M1_DDR2_dq[55]  ; DQ   ; --      ; Bidir     ; PIN AT12 ; 159        ; 0          ; 31         ; Bottom   ; 11       ; SSTL-18 Class I                 ; --                                                                                                                                                                                         ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
; DQ_GROUP_7              ; --   ; x9      ; --        ; --       ; --         ; --         ; --         ; --       ; --       ; --                              ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|dll ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;     M1_DDR2_dqs[7]      ; DQS  ; --      ; Bidir     ; PIN AR13 ; 164        ; 0          ; 0          ; Bottom   ; 11       ; Differential 1.8-V SSTL Class I ; --                                                                                                                                                                                         ; --                         ; 400.0 MHz       ; 72.00 degrees              ; 2             ; high              ; no             ; no              ; yes       ;
;         M1_DDR2_dqsn[7] ; DQSn ; --      ; Bidir     ; PIN AT13 ; 164        ; 0          ; 93         ; Bottom   ; 11       ; Differential 1.8-V SSTL Class I ; --                                                                                                                                                                                         ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         M1_DDR2_dm[7]   ; DQ   ; --      ; Output    ; PIN AN13 ; 164        ; 0          ; 31         ; Bottom   ; 11       ; SSTL-18 Class I                 ; --                                                                                                                                                                                         ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         M1_DDR2_dq[56]  ; DQ   ; --      ; Bidir     ; PIN AP13 ; 162        ; 0          ; 31         ; Bottom   ; 11       ; SSTL-18 Class I                 ; --                                                                                                                                                                                         ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         M1_DDR2_dq[57]  ; DQ   ; --      ; Bidir     ; PIN AN14 ; 162        ; 0          ; 62         ; Bottom   ; 11       ; SSTL-18 Class I                 ; --                                                                                                                                                                                         ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         M1_DDR2_dq[58]  ; DQ   ; --      ; Bidir     ; PIN AL15 ; 164        ; 0          ; 62         ; Bottom   ; 11       ; SSTL-18 Class I                 ; --                                                                                                                                                                                         ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         M1_DDR2_dq[59]  ; DQ   ; --      ; Bidir     ; PIN AM14 ; 167        ; 0          ; 62         ; Bottom   ; 11       ; SSTL-18 Class I                 ; --                                                                                                                                                                                         ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         M1_DDR2_dq[60]  ; DQ   ; --      ; Bidir     ; PIN AR14 ; 162        ; 0          ; 93         ; Bottom   ; 11       ; SSTL-18 Class I                 ; --                                                                                                                                                                                         ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         M1_DDR2_dq[61]  ; DQ   ; --      ; Bidir     ; PIN AP14 ; 162        ; 0          ; 0          ; Bottom   ; 11       ; SSTL-18 Class I                 ; --                                                                                                                                                                                         ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         M1_DDR2_dq[62]  ; DQ   ; --      ; Bidir     ; PIN AL14 ; 167        ; 0          ; 31         ; Bottom   ; 11       ; SSTL-18 Class I                 ; --                                                                                                                                                                                         ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
;         M1_DDR2_dq[63]  ; DQ   ; --      ; Bidir     ; PIN AL13 ; 167        ; 0          ; 0          ; Bottom   ; 11       ; SSTL-18 Class I                 ; --                                                                                                                                                                                         ; --                         ; --              ; --                         ; --            ; --                ; --             ; --              ; --        ;
+-------------------------+------+---------+-----------+----------+------------+------------+------------+----------+----------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------+----------------------------+---------------+-------------------+----------------+-----------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+----------+-----------+---------------------------+---------------+-------------------+------+--------+--------------+---------+-----------+-----------+-----------+------+--------------+--------------------------------+--------------------+-------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Memory ALUTs ; LUT_REGs ; ALMs      ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M9Ks ; M144Ks ; DSP Elements ; DSP 9x9 ; DSP 12x12 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Combinational with no register ; Register-Only      ; Combinational with a register ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                              ; Library Name ;
;                                                                                                                                         ;                     ;              ;          ;           ;                           ;               ;                   ;      ;        ;              ;         ;           ;           ;           ;      ;              ; ALUT/register pair             ; ALUT/register pair ; ALUT/register pair            ;                                                                                                                                                                                                                                                                                                                                                                                  ;              ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+----------+-----------+---------------------------+---------------+-------------------+------+--------+--------------+---------+-----------+-----------+-----------+------+--------------+--------------------------------+--------------------+-------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE4_530_D5M_DVI                                                                                                                        ; 6537 (56)           ; 1168 (0)     ; 0 (0)    ; 5526 (47) ; 5269 (40)                 ; 432 (432)     ; 149900            ; 31   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 449  ; 0            ; 3831 (30)                      ; 1895 (13)          ; 3418 (26)                     ; |DE4_530_D5M_DVI                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;    |CCD_Capture:u3|                                                                                                                     ; 50 (50)             ; 0 (0)        ; 0 (0)    ; 49 (49)   ; 56 (56)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 6 (6)                          ; 18 (18)            ; 54 (54)                       ; |DE4_530_D5M_DVI|CCD_Capture:u3                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;    |I2C_CCD_Config:u10|                                                                                                                 ; 204 (149)           ; 0 (0)        ; 0 (0)    ; 130 (88)  ; 132 (94)                  ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 90 (60)                        ; 18 (6)             ; 114 (89)                      ; |DE4_530_D5M_DVI|I2C_CCD_Config:u10                                                                                                                                                                                                                                                                                                                                              ; work         ;
;       |I2C_Controller:u0|                                                                                                               ; 55 (55)             ; 0 (0)        ; 0 (0)    ; 44 (44)   ; 38 (38)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 30 (30)                        ; 12 (12)            ; 26 (26)                       ; |DE4_530_D5M_DVI|I2C_CCD_Config:u10|I2C_Controller:u0                                                                                                                                                                                                                                                                                                                            ; work         ;
;    |RAW2RGB:u4|                                                                                                                         ; 150 (135)           ; 0 (0)        ; 0 (0)    ; 116 (100) ; 111 (100)                 ; 0 (0)         ; 46008             ; 9    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 68 (59)                        ; 42 (31)            ; 82 (76)                       ; |DE4_530_D5M_DVI|RAW2RGB:u4                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |Line_Buffer:L1|                                                                                                                  ; 15 (0)              ; 0 (0)        ; 0 (0)    ; 16 (0)    ; 11 (0)                    ; 0 (0)         ; 46008             ; 9    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 9 (0)                          ; 11 (0)             ; 6 (0)                         ; |DE4_530_D5M_DVI|RAW2RGB:u4|Line_Buffer:L1                                                                                                                                                                                                                                                                                                                                       ; work         ;
;          |altshift_taps:altshift_taps_component|                                                                                        ; 15 (0)              ; 0 (0)        ; 0 (0)    ; 16 (0)    ; 11 (0)                    ; 0 (0)         ; 46008             ; 9    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 9 (0)                          ; 11 (0)             ; 6 (0)                         ; |DE4_530_D5M_DVI|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component                                                                                                                                                                                                                                                                                                 ; work         ;
;             |shift_taps_2331:auto_generated|                                                                                            ; 15 (0)              ; 0 (0)        ; 0 (0)    ; 16 (0)    ; 11 (0)                    ; 0 (0)         ; 46008             ; 9    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 9 (0)                          ; 11 (0)             ; 6 (0)                         ; |DE4_530_D5M_DVI|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_2331:auto_generated                                                                                                                                                                                                                                                                  ; work         ;
;                |altsyncram_47h1:altsyncram2|                                                                                            ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 46008             ; 9    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_2331:auto_generated|altsyncram_47h1:altsyncram2                                                                                                                                                                                                                                      ; work         ;
;                |cntr_isf:cntr1|                                                                                                         ; 15 (13)             ; 0 (0)        ; 0 (0)    ; 16 (15)   ; 11 (11)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 9 (7)                          ; 11 (11)            ; 6 (6)                         ; |DE4_530_D5M_DVI|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_2331:auto_generated|cntr_isf:cntr1                                                                                                                                                                                                                                                   ; work         ;
;                   |cmpr_5fc:cmpr4|                                                                                                      ; 2 (2)               ; 0 (0)        ; 0 (0)    ; 2 (2)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_2331:auto_generated|cntr_isf:cntr1|cmpr_5fc:cmpr4                                                                                                                                                                                                                                    ; work         ;
;    |Reset_Delay:u2|                                                                                                                     ; 52 (52)             ; 0 (0)        ; 0 (0)    ; 30 (30)   ; 36 (36)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 16 (16)                        ; 0 (0)              ; 36 (36)                       ; |DE4_530_D5M_DVI|Reset_Delay:u2                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;    |SEG7_LUT_8:u5|                                                                                                                      ; 14 (0)              ; 0 (0)        ; 0 (0)    ; 10 (0)    ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 7 (0)                          ; 0 (0)              ; 7 (0)                         ; |DE4_530_D5M_DVI|SEG7_LUT_8:u5                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;       |SEG7_LUT:u0|                                                                                                                     ; 7 (7)               ; 0 (0)        ; 0 (0)    ; 4 (4)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 7 (7)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|SEG7_LUT_8:u5|SEG7_LUT:u0                                                                                                                                                                                                                                                                                                                                       ; work         ;
;       |SEG7_LUT:u1|                                                                                                                     ; 7 (7)               ; 0 (0)        ; 0 (0)    ; 6 (6)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 7 (7)                         ; |DE4_530_D5M_DVI|SEG7_LUT_8:u5|SEG7_LUT:u1                                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |ddr2_multi_port:u8|                                                                                                                 ; 5630 (0)            ; 1168 (0)     ; 0 (0)    ; 4954 (0)  ; 4679 (0)                  ; 0 (0)         ; 103424            ; 20   ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 3426 (0)                       ; 1783 (0)           ; 2943 (0)                      ; |DE4_530_D5M_DVI|ddr2_multi_port:u8                                                                                                                                                                                                                                                                                                                                              ; work         ;
;       |Read_Port0:the_Read_Port0|                                                                                                       ; 208 (0)             ; 0 (0)        ; 0 (0)    ; 153 (0)   ; 153 (0)                   ; 0 (0)         ; 24576             ; 6    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 103 (0)                        ; 49 (0)             ; 105 (0)                       ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|Read_Port0:the_Read_Port0                                                                                                                                                                                                                                                                                                                    ; work         ;
;          |DDR2_SODIMM_Read_Port:read_port0|                                                                                             ; 208 (137)           ; 0 (0)        ; 0 (0)    ; 153 (91)  ; 153 (46)                  ; 0 (0)         ; 24576             ; 6    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 103 (93)                       ; 49 (4)             ; 105 (44)                      ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0                                                                                                                                                                                                                                                                                   ; work         ;
;             |ReadFIFO:rFIFO|                                                                                                            ; 71 (0)              ; 0 (0)        ; 0 (0)    ; 62 (0)    ; 107 (0)                   ; 0 (0)         ; 24576             ; 6    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 10 (0)                         ; 45 (0)             ; 62 (0)                        ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO                                                                                                                                                                                                                                                                    ; work         ;
;                |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                                                      ; 71 (0)              ; 0 (0)        ; 0 (0)    ; 62 (0)    ; 107 (0)                   ; 0 (0)         ; 24576             ; 6    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 10 (0)                         ; 45 (0)             ; 62 (0)                        ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                                                                  ; work         ;
;                   |dcfifo_nht1:auto_generated|                                                                                          ; 71 (13)             ; 0 (0)        ; 0 (0)    ; 62 (27)   ; 107 (36)                  ; 0 (0)         ; 24576             ; 6    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 10 (3)                         ; 45 (24)            ; 62 (10)                       ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated                                                                                                                                                                                       ; work         ;
;                      |a_gray2bin_qdb:wrptr_g_gray2bin|                                                                                  ; 6 (6)               ; 0 (0)        ; 0 (0)    ; 5 (5)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 4 (4)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|a_gray2bin_qdb:wrptr_g_gray2bin                                                                                                                                                       ; work         ;
;                      |a_gray2bin_qdb:ws_dgrp_gray2bin|                                                                                  ; 7 (7)               ; 0 (0)        ; 0 (0)    ; 5 (5)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 5 (5)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|a_gray2bin_qdb:ws_dgrp_gray2bin                                                                                                                                                       ; work         ;
;                      |a_graycounter_lgc:wrptr_g1p|                                                                                      ; 12 (12)             ; 0 (0)        ; 0 (0)    ; 9 (9)     ; 11 (11)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 11 (11)                       ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|a_graycounter_lgc:wrptr_g1p                                                                                                                                                           ; work         ;
;                      |a_graycounter_o27:rdptr_g1p|                                                                                      ; 11 (11)             ; 0 (0)        ; 0 (0)    ; 10 (10)   ; 11 (11)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 13 (13)                       ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|a_graycounter_o27:rdptr_g1p                                                                                                                                                           ; work         ;
;                      |alt_synch_pipe_hkd:rs_dgwp|                                                                                       ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 12 (0)    ; 16 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 11 (0)             ; 5 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp                                                                                                                                                            ; work         ;
;                         |dffpipe_gd9:dffpipe12|                                                                                         ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 12 (12)   ; 16 (16)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 11 (11)            ; 5 (5)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_hkd:rs_dgwp|dffpipe_gd9:dffpipe12                                                                                                                                      ; work         ;
;                      |alt_synch_pipe_ikd:ws_dgrp|                                                                                       ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 11 (0)    ; 16 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 10 (0)             ; 6 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp                                                                                                                                                            ; work         ;
;                         |dffpipe_hd9:dffpipe16|                                                                                         ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 11 (11)   ; 16 (16)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 10 (10)            ; 6 (6)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe16                                                                                                                                      ; work         ;
;                      |altsyncram_aq71:fifo_ram|                                                                                         ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 24576             ; 6    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|altsyncram_aq71:fifo_ram                                                                                                                                                              ; work         ;
;                      |cntr_41e:cntr_b|                                                                                                  ; 6 (6)               ; 0 (0)        ; 0 (0)    ; 4 (4)     ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 6 (6)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|cntr_41e:cntr_b                                                                                                                                                                       ; work         ;
;                      |dffpipe_fd9:ws_brp|                                                                                               ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 5 (5)     ; 7 (7)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 7 (7)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|dffpipe_fd9:ws_brp                                                                                                                                                                    ; work         ;
;                      |dffpipe_fd9:ws_bwp|                                                                                               ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 6 (6)     ; 7 (7)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 7 (7)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|dffpipe_fd9:ws_bwp                                                                                                                                                                    ; work         ;
;                      |mux_gv7:rdemp_eq_comp_lsb_mux|                                                                                    ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 3 (3)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 3 (3)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|mux_gv7:rdemp_eq_comp_lsb_mux                                                                                                                                                         ; work         ;
;                      |mux_gv7:rdemp_eq_comp_msb_mux|                                                                                    ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 3 (3)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 3 (3)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|mux_gv7:rdemp_eq_comp_msb_mux                                                                                                                                                         ; work         ;
;                      |mux_gv7:wrfull_eq_comp_lsb_mux|                                                                                   ; 5 (5)               ; 0 (0)        ; 0 (0)    ; 3 (3)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 3 (3)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|mux_gv7:wrfull_eq_comp_lsb_mux                                                                                                                                                        ; work         ;
;                      |mux_gv7:wrfull_eq_comp_msb_mux|                                                                                   ; 5 (5)               ; 0 (0)        ; 0 (0)    ; 4 (4)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 5 (5)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|mux_gv7:wrfull_eq_comp_msb_mux                                                                                                                                                        ; work         ;
;       |Write_Port0:the_Write_Port0|                                                                                                     ; 380 (0)             ; 0 (0)        ; 0 (0)    ; 297 (0)   ; 207 (0)                   ; 0 (0)         ; 32768             ; 8    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 246 (0)                        ; 49 (0)             ; 161 (0)                       ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|Write_Port0:the_Write_Port0                                                                                                                                                                                                                                                                                                                  ; work         ;
;          |DDR2_SODIMM_Write_Port:write_port0|                                                                                           ; 380 (291)           ; 0 (0)        ; 0 (0)    ; 297 (189) ; 207 (74)                  ; 0 (0)         ; 32768             ; 8    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 246 (214)                      ; 49 (4)             ; 161 (77)                      ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0                                                                                                                                                                                                                                                                               ; work         ;
;             |WriteFIFO:wFIFO|                                                                                                           ; 89 (0)              ; 0 (0)        ; 0 (0)    ; 113 (0)   ; 133 (0)                   ; 0 (0)         ; 32768             ; 8    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 32 (0)                         ; 45 (0)             ; 91 (0)                        ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO                                                                                                                                                                                                                                                               ; work         ;
;                |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                                                      ; 89 (0)              ; 0 (0)        ; 0 (0)    ; 113 (0)   ; 133 (0)                   ; 0 (0)         ; 32768             ; 8    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 32 (0)                         ; 45 (0)             ; 91 (0)                        ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                                                             ; work         ;
;                   |dcfifo_1cu1:auto_generated|                                                                                          ; 89 (19)             ; 0 (0)        ; 0 (0)    ; 113 (46)  ; 133 (47)                  ; 0 (0)         ; 32768             ; 8    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 32 (7)                         ; 45 (18)            ; 91 (25)                       ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated                                                                                                                                                                                  ; work         ;
;                      |a_gray2bin_qdb:rdptr_g_gray2bin|                                                                                  ; 7 (7)               ; 0 (0)        ; 0 (0)    ; 7 (7)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 0 (0)              ; 4 (4)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|a_gray2bin_qdb:rdptr_g_gray2bin                                                                                                                                                  ; work         ;
;                      |a_gray2bin_qdb:rs_dgwp_gray2bin|                                                                                  ; 7 (7)               ; 0 (0)        ; 0 (0)    ; 7 (7)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 5 (5)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|a_gray2bin_qdb:rs_dgwp_gray2bin                                                                                                                                                  ; work         ;
;                      |a_gray2bin_qdb:wrptr_g_gray2bin|                                                                                  ; 6 (6)               ; 0 (0)        ; 0 (0)    ; 6 (6)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 0 (0)              ; 3 (3)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|a_gray2bin_qdb:wrptr_g_gray2bin                                                                                                                                                  ; work         ;
;                      |a_gray2bin_qdb:ws_dgrp_gray2bin|                                                                                  ; 6 (6)               ; 0 (0)        ; 0 (0)    ; 6 (6)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 4 (4)                          ; 0 (0)              ; 2 (2)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|a_gray2bin_qdb:ws_dgrp_gray2bin                                                                                                                                                  ; work         ;
;                      |a_graycounter_kgc:wrptr_g1p|                                                                                      ; 12 (12)             ; 0 (0)        ; 0 (0)    ; 21 (21)   ; 11 (11)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 7 (7)                          ; 0 (0)              ; 15 (15)                       ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|a_graycounter_kgc:wrptr_g1p                                                                                                                                                      ; work         ;
;                      |a_graycounter_p27:rdptr_g1p|                                                                                      ; 13 (13)             ; 0 (0)        ; 0 (0)    ; 12 (12)   ; 11 (11)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 1 (1)              ; 12 (12)                       ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|a_graycounter_p27:rdptr_g1p                                                                                                                                                      ; work         ;
;                      |alt_synch_pipe_jkd:rs_dgwp|                                                                                       ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 13 (0)    ; 16 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 11 (0)             ; 5 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp                                                                                                                                                       ; work         ;
;                         |dffpipe_id9:dffpipe12|                                                                                         ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 13 (13)   ; 16 (16)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 11 (11)            ; 5 (5)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12                                                                                                                                 ; work         ;
;                      |alt_synch_pipe_kkd:ws_dgrp|                                                                                       ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 16 (0)    ; 16 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 12 (0)             ; 4 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp                                                                                                                                                       ; work         ;
;                         |dffpipe_jd9:dffpipe16|                                                                                         ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 16 (16)   ; 16 (16)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 12 (12)            ; 4 (4)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16                                                                                                                                 ; work         ;
;                      |altsyncram_bq71:fifo_ram|                                                                                         ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 32768             ; 8    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|altsyncram_bq71:fifo_ram                                                                                                                                                         ; work         ;
;                      |cntr_41e:cntr_b|                                                                                                  ; 5 (5)               ; 0 (0)        ; 0 (0)    ; 6 (6)     ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 8 (8)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|cntr_41e:cntr_b                                                                                                                                                                  ; work         ;
;                      |dffpipe_fd9:rs_brp|                                                                                               ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 6 (6)     ; 7 (7)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 7 (7)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|dffpipe_fd9:rs_brp                                                                                                                                                               ; work         ;
;                      |dffpipe_fd9:rs_bwp|                                                                                               ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 7 (7)     ; 7 (7)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 7 (7)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|dffpipe_fd9:rs_bwp                                                                                                                                                               ; work         ;
;                      |dffpipe_fd9:ws_brp|                                                                                               ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 5 (5)     ; 6 (6)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 6 (6)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|dffpipe_fd9:ws_brp                                                                                                                                                               ; work         ;
;                      |dffpipe_pe9:ws_bwp|                                                                                               ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 8 (8)     ; 9 (9)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 6 (6)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|dffpipe_pe9:ws_bwp                                                                                                                                                               ; work         ;
;                      |mux_gv7:rdemp_eq_comp_lsb_mux|                                                                                    ; 4 (4)               ; 0 (0)        ; 0 (0)    ; 4 (4)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 3 (3)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|mux_gv7:rdemp_eq_comp_lsb_mux                                                                                                                                                    ; work         ;
;                      |mux_gv7:rdemp_eq_comp_msb_mux|                                                                                    ; 4 (4)               ; 0 (0)        ; 0 (0)    ; 4 (4)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 3 (3)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|mux_gv7:rdemp_eq_comp_msb_mux                                                                                                                                                    ; work         ;
;                      |mux_gv7:wrfull_eq_comp_lsb_mux|                                                                                   ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 3 (3)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 1 (1)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|mux_gv7:wrfull_eq_comp_lsb_mux                                                                                                                                                   ; work         ;
;                      |mux_gv7:wrfull_eq_comp_msb_mux|                                                                                   ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 3 (3)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 2 (2)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|mux_gv7:wrfull_eq_comp_msb_mux                                                                                                                                                   ; work         ;
;       |Write_Port0_avalon_master_arbitrator:the_Write_Port0_avalon_master|                                                              ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 1 (1)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|Write_Port0_avalon_master_arbitrator:the_Write_Port0_avalon_master                                                                                                                                                                                                                                                                           ; work         ;
;       |ddr2:the_ddr2|                                                                                                                   ; 4196 (0)            ; 1168 (0)     ; 0 (0)    ; 3975 (0)  ; 3928 (0)                  ; 0 (0)         ; 46080             ; 6    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2555 (0)                       ; 1617 (0)           ; 2356 (0)                      ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2                                                                                                                                                                                                                                                                                                                                ; work         ;
;          |ddr2_controller_phy:ddr2_controller_phy_inst|                                                                                 ; 4196 (0)            ; 1168 (0)     ; 0 (0)    ; 3975 (0)  ; 3928 (0)                  ; 0 (0)         ; 46080             ; 6    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2555 (0)                       ; 1617 (0)           ; 2356 (0)                      ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst                                                                                                                                                                                                                                                                                   ; work         ;
;             |ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|                                                    ; 2372 (0)            ; 880 (0)      ; 0 (0)    ; 2212 (0)  ; 1741 (0)                  ; 0 (0)         ; 45568             ; 5    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1819 (0)                       ; 834 (0)            ; 996 (0)                       ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst                                                                                                                                                                                                            ; work         ;
;                |alt_ddrx_controller:alt_ddrx_controller_inst|                                                                           ; 2372 (0)            ; 880 (0)      ; 0 (0)    ; 2212 (0)  ; 1741 (0)                  ; 0 (0)         ; 45568             ; 5    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1819 (0)                       ; 834 (0)            ; 996 (0)                       ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst                                                                                                                                                               ; work         ;
;                   |alt_ddrx_addr_cmd:addr_cmd_inst|                                                                                     ; 13 (13)             ; 0 (0)        ; 0 (0)    ; 13 (13)   ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 11 (11)                       ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_addr_cmd:addr_cmd_inst                                                                                                                               ; work         ;
;                   |alt_ddrx_afi_block:afi_block_inst|                                                                                   ; 94 (94)             ; 0 (0)        ; 0 (0)    ; 84 (84)   ; 76 (76)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 41 (41)                        ; 55 (55)            ; 53 (53)                       ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst                                                                                                                             ; work         ;
;                   |alt_ddrx_bank_tracking:bank_tracking_inst|                                                                           ; 335 (335)           ; 0 (0)        ; 0 (0)    ; 305 (305) ; 178 (178)                 ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 291 (291)                      ; 132 (132)          ; 47 (47)                       ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_tracking:bank_tracking_inst                                                                                                                     ; work         ;
;                   |alt_ddrx_input_if:input_if_inst|                                                                                     ; 672 (7)             ; 880 (0)      ; 0 (0)    ; 1058 (6)  ; 1017 (2)                  ; 0 (0)         ; 45568             ; 5    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 668 (5)                        ; 615 (0)            ; 447 (2)                       ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst                                                                                                                               ; work         ;
;                      |alt_ddrx_avalon_if:avalon_if_inst|                                                                                ; 2 (2)               ; 0 (0)        ; 0 (0)    ; 1 (1)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_avalon_if:avalon_if_inst                                                                                             ; work         ;
;                      |alt_ddrx_cmd_queue:cmd_queue_inst|                                                                                ; 470 (470)           ; 0 (0)        ; 0 (0)    ; 334 (334) ; 278 (278)                 ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 221 (221)                      ; 30 (30)            ; 249 (249)                     ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst                                                                                             ; work         ;
;                      |alt_ddrx_wdata_fifo:wdata_fifo_inst|                                                                              ; 193 (0)             ; 880 (0)      ; 0 (0)    ; 717 (0)   ; 737 (0)                   ; 0 (0)         ; 45568             ; 5    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 440 (0)                        ; 585 (0)            ; 196 (0)                       ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst                                                                                           ; work         ;
;                         |scfifo:wdata_fifo|                                                                                             ; 193 (0)             ; 880 (0)      ; 0 (0)    ; 717 (0)   ; 737 (0)                   ; 0 (0)         ; 45568             ; 5    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 440 (0)                        ; 585 (0)            ; 196 (0)                       ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo                                                                         ; work         ;
;                            |scfifo_noc1:auto_generated|                                                                                 ; 193 (4)             ; 880 (0)      ; 0 (0)    ; 717 (4)   ; 737 (1)                   ; 0 (0)         ; 45568             ; 5    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 440 (2)                        ; 585 (0)            ; 196 (2)                       ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated                                              ; work         ;
;                               |a_dpfifo_lf91:dpfifo|                                                                                    ; 189 (12)            ; 880 (0)      ; 0 (0)    ; 714 (7)   ; 736 (9)                   ; 0 (0)         ; 45568             ; 5    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 438 (3)                        ; 585 (0)            ; 195 (9)                       ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo                         ; work         ;
;                                  |altsyncram_sgk1:FIFOram|                                                                              ; 154 (154)           ; 880 (880)    ; 0 (0)    ; 696 (696) ; 704 (704)                 ; 0 (0)         ; 45568             ; 5    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 435 (435)                      ; 585 (585)          ; 163 (163)                     ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram ; work         ;
;                                  |cntr_0lb:wr_ptr|                                                                                      ; 8 (8)               ; 0 (0)        ; 0 (0)    ; 4 (4)     ; 8 (8)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 8 (8)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|cntr_0lb:wr_ptr         ; work         ;
;                                  |cntr_cl7:usedw_counter|                                                                               ; 8 (8)               ; 0 (0)        ; 0 (0)    ; 4 (4)     ; 8 (8)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 8 (8)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|cntr_cl7:usedw_counter  ; work         ;
;                                  |cntr_vkb:rd_ptr_msb|                                                                                  ; 7 (7)               ; 0 (0)        ; 0 (0)    ; 4 (4)     ; 7 (7)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 7 (7)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|cntr_vkb:rd_ptr_msb     ; work         ;
;                   |alt_ddrx_odt_gen:odt_gen_inst|                                                                                       ; 10 (1)              ; 0 (0)        ; 0 (0)    ; 9 (1)     ; 6 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 3 (1)                          ; 1 (0)              ; 7 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_odt_gen:odt_gen_inst                                                                                                                                 ; work         ;
;                      |alt_ddrx_ddr2_odt_gen:F[0].odt_gen_inst|                                                                          ; 9 (9)               ; 0 (0)        ; 0 (0)    ; 8 (8)     ; 6 (6)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 1 (1)              ; 7 (7)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_odt_gen:odt_gen_inst|alt_ddrx_ddr2_odt_gen:F[0].odt_gen_inst                                                                                         ; work         ;
;                   |alt_ddrx_state_machine:state_machine_inst|                                                                           ; 431 (431)           ; 0 (0)        ; 0 (0)    ; 324 (324) ; 104 (104)                 ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 328 (328)                      ; 3 (3)              ; 103 (103)                     ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst                                                                                                                     ; work         ;
;                   |alt_ddrx_timers:timers_inst|                                                                                         ; 817 (259)           ; 0 (0)        ; 0 (0)    ; 500 (190) ; 360 (158)                 ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 486 (131)                      ; 28 (27)            ; 332 (129)                     ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst                                                                                                                                   ; work         ;
;                      |alt_ddrx_timers_fsm:bank_specific_state_machine_per_chip[0].bank_specific_state_machine_per_bank[0].fsm_inst|     ; 77 (77)             ; 0 (0)        ; 0 (0)    ; 44 (44)   ; 27 (27)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 48 (48)                        ; 0 (0)              ; 29 (29)                       ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|alt_ddrx_timers_fsm:bank_specific_state_machine_per_chip[0].bank_specific_state_machine_per_bank[0].fsm_inst                      ; work         ;
;                      |alt_ddrx_timers_fsm:bank_specific_state_machine_per_chip[0].bank_specific_state_machine_per_bank[1].fsm_inst|     ; 68 (68)             ; 0 (0)        ; 0 (0)    ; 41 (41)   ; 25 (25)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 43 (43)                        ; 0 (0)              ; 25 (25)                       ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|alt_ddrx_timers_fsm:bank_specific_state_machine_per_chip[0].bank_specific_state_machine_per_bank[1].fsm_inst                      ; work         ;
;                      |alt_ddrx_timers_fsm:bank_specific_state_machine_per_chip[0].bank_specific_state_machine_per_bank[2].fsm_inst|     ; 68 (68)             ; 0 (0)        ; 0 (0)    ; 39 (39)   ; 25 (25)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 43 (43)                        ; 0 (0)              ; 25 (25)                       ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|alt_ddrx_timers_fsm:bank_specific_state_machine_per_chip[0].bank_specific_state_machine_per_bank[2].fsm_inst                      ; work         ;
;                      |alt_ddrx_timers_fsm:bank_specific_state_machine_per_chip[0].bank_specific_state_machine_per_bank[3].fsm_inst|     ; 68 (68)             ; 0 (0)        ; 0 (0)    ; 37 (37)   ; 25 (25)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 43 (43)                        ; 0 (0)              ; 25 (25)                       ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|alt_ddrx_timers_fsm:bank_specific_state_machine_per_chip[0].bank_specific_state_machine_per_bank[3].fsm_inst                      ; work         ;
;                      |alt_ddrx_timers_fsm:bank_specific_state_machine_per_chip[0].bank_specific_state_machine_per_bank[4].fsm_inst|     ; 70 (70)             ; 0 (0)        ; 0 (0)    ; 39 (39)   ; 25 (25)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 45 (45)                        ; 0 (0)              ; 25 (25)                       ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|alt_ddrx_timers_fsm:bank_specific_state_machine_per_chip[0].bank_specific_state_machine_per_bank[4].fsm_inst                      ; work         ;
;                      |alt_ddrx_timers_fsm:bank_specific_state_machine_per_chip[0].bank_specific_state_machine_per_bank[5].fsm_inst|     ; 68 (68)             ; 0 (0)        ; 0 (0)    ; 41 (41)   ; 25 (25)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 44 (44)                        ; 1 (1)              ; 24 (24)                       ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|alt_ddrx_timers_fsm:bank_specific_state_machine_per_chip[0].bank_specific_state_machine_per_bank[5].fsm_inst                      ; work         ;
;                      |alt_ddrx_timers_fsm:bank_specific_state_machine_per_chip[0].bank_specific_state_machine_per_bank[6].fsm_inst|     ; 69 (69)             ; 0 (0)        ; 0 (0)    ; 38 (38)   ; 25 (25)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 44 (44)                        ; 0 (0)              ; 25 (25)                       ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|alt_ddrx_timers_fsm:bank_specific_state_machine_per_chip[0].bank_specific_state_machine_per_bank[6].fsm_inst                      ; work         ;
;                      |alt_ddrx_timers_fsm:bank_specific_state_machine_per_chip[0].bank_specific_state_machine_per_bank[7].fsm_inst|     ; 70 (70)             ; 0 (0)        ; 0 (0)    ; 39 (39)   ; 25 (25)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 45 (45)                        ; 0 (0)              ; 25 (25)                       ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|alt_ddrx_timers_fsm:bank_specific_state_machine_per_chip[0].bank_specific_state_machine_per_bank[7].fsm_inst                      ; work         ;
;             |ddr2_phy:ddr2_phy_inst|                                                                                                    ; 1824 (0)            ; 288 (0)      ; 0 (0)    ; 1800 (0)  ; 2187 (0)                  ; 0 (0)         ; 512               ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 736 (0)                        ; 783 (0)            ; 1405 (0)                      ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst                                                                                                                                                                                                                                                            ; work         ;
;                |ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|                                                                         ; 1824 (5)            ; 288 (0)      ; 0 (0)    ; 1800 (4)  ; 2187 (4)                  ; 0 (0)         ; 512               ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 736 (0)                        ; 783 (0)            ; 1405 (5)                      ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst                                                                                                                                                                                                             ; work         ;
;                   |ddr2_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|                                                                 ; 51 (0)              ; 0 (0)        ; 0 (0)    ; 126 (0)   ; 165 (0)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 9 (0)                          ; 107 (0)            ; 58 (0)                        ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc                                                                                                                                                         ; work         ;
;                      |ddr2_phy_alt_mem_phy_ac:ddr.addr[0].addr_struct|                                                                  ; 2 (2)               ; 0 (0)        ; 0 (0)    ; 6 (6)     ; 8 (8)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 6 (6)              ; 2 (2)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ddr.addr[0].addr_struct                                                                                                         ; work         ;
;                      |ddr2_phy_alt_mem_phy_ac:ddr.addr[10].addr_struct|                                                                 ; 2 (2)               ; 0 (0)        ; 0 (0)    ; 8 (8)     ; 8 (8)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 4 (4)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ddr.addr[10].addr_struct                                                                                                        ; work         ;
;                      |ddr2_phy_alt_mem_phy_ac:ddr.addr[11].addr_struct|                                                                 ; 2 (2)               ; 0 (0)        ; 0 (0)    ; 4 (4)     ; 6 (6)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 3 (3)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ddr.addr[11].addr_struct                                                                                                        ; work         ;
;                      |ddr2_phy_alt_mem_phy_ac:ddr.addr[12].addr_struct|                                                                 ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 4 (4)     ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 2 (2)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ddr.addr[12].addr_struct                                                                                                        ; work         ;
;                      |ddr2_phy_alt_mem_phy_ac:ddr.addr[13].addr_struct|                                                                 ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 5 (5)     ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 2 (2)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ddr.addr[13].addr_struct                                                                                                        ; work         ;
;                      |ddr2_phy_alt_mem_phy_ac:ddr.addr[1].addr_struct|                                                                  ; 2 (2)               ; 0 (0)        ; 0 (0)    ; 7 (7)     ; 8 (8)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 5 (5)              ; 3 (3)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ddr.addr[1].addr_struct                                                                                                         ; work         ;
;                      |ddr2_phy_alt_mem_phy_ac:ddr.addr[2].addr_struct|                                                                  ; 2 (2)               ; 0 (0)        ; 0 (0)    ; 7 (7)     ; 9 (9)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 7 (7)              ; 2 (2)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ddr.addr[2].addr_struct                                                                                                         ; work         ;
;                      |ddr2_phy_alt_mem_phy_ac:ddr.addr[3].addr_struct|                                                                  ; 2 (2)               ; 0 (0)        ; 0 (0)    ; 6 (6)     ; 5 (5)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 3 (3)              ; 2 (2)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ddr.addr[3].addr_struct                                                                                                         ; work         ;
;                      |ddr2_phy_alt_mem_phy_ac:ddr.addr[4].addr_struct|                                                                  ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 3 (3)     ; 5 (5)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 2 (2)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ddr.addr[4].addr_struct                                                                                                         ; work         ;
;                      |ddr2_phy_alt_mem_phy_ac:ddr.addr[5].addr_struct|                                                                  ; 2 (2)               ; 0 (0)        ; 0 (0)    ; 6 (6)     ; 8 (8)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 6 (6)              ; 2 (2)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ddr.addr[5].addr_struct                                                                                                         ; work         ;
;                      |ddr2_phy_alt_mem_phy_ac:ddr.addr[6].addr_struct|                                                                  ; 2 (2)               ; 0 (0)        ; 0 (0)    ; 5 (5)     ; 8 (8)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 6 (6)              ; 2 (2)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ddr.addr[6].addr_struct                                                                                                         ; work         ;
;                      |ddr2_phy_alt_mem_phy_ac:ddr.addr[7].addr_struct|                                                                  ; 2 (2)               ; 0 (0)        ; 0 (0)    ; 8 (8)     ; 8 (8)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 6 (6)              ; 2 (2)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ddr.addr[7].addr_struct                                                                                                         ; work         ;
;                      |ddr2_phy_alt_mem_phy_ac:ddr.addr[8].addr_struct|                                                                  ; 2 (2)               ; 0 (0)        ; 0 (0)    ; 8 (8)     ; 8 (8)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 8 (8)              ; 1 (1)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ddr.addr[8].addr_struct                                                                                                         ; work         ;
;                      |ddr2_phy_alt_mem_phy_ac:ddr.addr[9].addr_struct|                                                                  ; 2 (2)               ; 0 (0)        ; 0 (0)    ; 7 (7)     ; 8 (8)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 5 (5)              ; 3 (3)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ddr.addr[9].addr_struct                                                                                                         ; work         ;
;                      |ddr2_phy_alt_mem_phy_ac:ddr.ba[0].ba_struct|                                                                      ; 2 (2)               ; 0 (0)        ; 0 (0)    ; 9 (9)     ; 8 (8)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 6 (6)              ; 3 (3)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ddr.ba[0].ba_struct                                                                                                             ; work         ;
;                      |ddr2_phy_alt_mem_phy_ac:ddr.ba[1].ba_struct|                                                                      ; 2 (2)               ; 0 (0)        ; 0 (0)    ; 10 (10)   ; 8 (8)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 6 (6)              ; 3 (3)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ddr.ba[1].ba_struct                                                                                                             ; work         ;
;                      |ddr2_phy_alt_mem_phy_ac:ddr.ba[2].ba_struct|                                                                      ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 3 (3)     ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 2 (2)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ddr.ba[2].ba_struct                                                                                                             ; work         ;
;                      |ddr2_phy_alt_mem_phy_ac:ddr.cas_n_struct|                                                                         ; 4 (4)               ; 0 (0)        ; 0 (0)    ; 10 (10)   ; 8 (8)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 5 (5)              ; 3 (3)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ddr.cas_n_struct                                                                                                                ; work         ;
;                      |ddr2_phy_alt_mem_phy_ac:ddr.cke[0].cke_struct|                                                                    ; 3 (3)               ; 0 (0)        ; 0 (0)    ; 8 (8)     ; 8 (8)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 6 (6)              ; 4 (4)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ddr.cke[0].cke_struct                                                                                                           ; work         ;
;                      |ddr2_phy_alt_mem_phy_ac:ddr.cs_n[0].cs_n_struct|                                                                  ; 4 (4)               ; 0 (0)        ; 0 (0)    ; 9 (9)     ; 8 (8)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 7 (7)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ddr.cs_n[0].cs_n_struct                                                                                                         ; work         ;
;                      |ddr2_phy_alt_mem_phy_ac:ddr.gen_odt.odt[0].odt_struct|                                                            ; 2 (2)               ; 0 (0)        ; 0 (0)    ; 5 (5)     ; 8 (8)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 4 (4)              ; 4 (4)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ddr.gen_odt.odt[0].odt_struct                                                                                                   ; work         ;
;                      |ddr2_phy_alt_mem_phy_ac:ddr.ras_n_struct|                                                                         ; 4 (4)               ; 0 (0)        ; 0 (0)    ; 9 (9)     ; 8 (8)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 3 (3)              ; 6 (6)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ddr.ras_n_struct                                                                                                                ; work         ;
;                      |ddr2_phy_alt_mem_phy_ac:ddr.we_n_struct|                                                                          ; 4 (4)               ; 0 (0)        ; 0 (0)    ; 8 (8)     ; 8 (8)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 5 (5)              ; 4 (4)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ddr.we_n_struct                                                                                                                 ; work         ;
;                   |ddr2_phy_alt_mem_phy_clk_reset:clk|                                                                                  ; 52 (17)             ; 0 (0)        ; 0 (0)    ; 75 (25)   ; 69 (33)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 25 (4)                         ; 43 (21)            ; 28 (14)                       ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk                                                                                                                                                                          ; work         ;
;                      |ddr2_phy_alt_mem_phy_pll:half_rate.pll|                                                                           ; 23 (0)              ; 0 (0)        ; 0 (0)    ; 26 (0)    ; 9 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 21 (0)                         ; 7 (0)              ; 2 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:half_rate.pll                                                                                                                                   ; work         ;
;                         |altpll:altpll_component|                                                                                       ; 23 (0)              ; 0 (0)        ; 0 (0)    ; 26 (0)    ; 9 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 21 (0)                         ; 7 (0)              ; 2 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:half_rate.pll|altpll:altpll_component                                                                                                           ; work         ;
;                            |altpll_r5v3:auto_generated|                                                                                 ; 23 (10)             ; 0 (0)        ; 0 (0)    ; 26 (12)   ; 9 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 21 (8)                         ; 7 (2)              ; 2 (2)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:half_rate.pll|altpll:altpll_component|altpll_r5v3:auto_generated                                                                                ; work         ;
;                               |altpll_dyn_phase_le_1eo:altpll_dyn_phase_le2|                                                            ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 1 (1)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:half_rate.pll|altpll:altpll_component|altpll_r5v3:auto_generated|altpll_dyn_phase_le_1eo:altpll_dyn_phase_le2                                   ; work         ;
;                               |altpll_dyn_phase_le_2eo:altpll_dyn_phase_le4|                                                            ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 1 (1)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:half_rate.pll|altpll:altpll_component|altpll_r5v3:auto_generated|altpll_dyn_phase_le_2eo:altpll_dyn_phase_le4                                   ; work         ;
;                               |altpll_dyn_phase_le_3eo:altpll_dyn_phase_le5|                                                            ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 1 (1)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:half_rate.pll|altpll:altpll_component|altpll_r5v3:auto_generated|altpll_dyn_phase_le_3eo:altpll_dyn_phase_le5                                   ; work         ;
;                               |altpll_dyn_phase_le_4eo:altpll_dyn_phase_le6|                                                            ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 1 (1)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:half_rate.pll|altpll:altpll_component|altpll_r5v3:auto_generated|altpll_dyn_phase_le_4eo:altpll_dyn_phase_le6                                   ; work         ;
;                               |cntr_5de:pll_internal_phasestep|                                                                         ; 5 (5)               ; 0 (0)        ; 0 (0)    ; 6 (6)     ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 5 (5)                          ; 3 (3)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:half_rate.pll|altpll:altpll_component|altpll_r5v3:auto_generated|cntr_5de:pll_internal_phasestep                                                ; work         ;
;                               |cntr_vud:phasestep_counter|                                                                              ; 4 (4)               ; 0 (0)        ; 0 (0)    ; 4 (4)     ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 4 (4)                          ; 2 (2)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:half_rate.pll|altpll:altpll_component|altpll_r5v3:auto_generated|cntr_vud:phasestep_counter                                                     ; work         ;
;                      |ddr2_phy_alt_mem_phy_reset_pipe:RESET_RDP_BUS[0].reset_rdp_phy_clk_pipe|                                          ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 2 (2)     ; 3 (3)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 1 (1)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:RESET_RDP_BUS[0].reset_rdp_phy_clk_pipe                                                                                                  ; work         ;
;                      |ddr2_phy_alt_mem_phy_reset_pipe:cs_n_clk_pipe_1x|                                                                 ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 4 (4)     ; 4 (4)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 3 (3)              ; 1 (1)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:cs_n_clk_pipe_1x                                                                                                                         ; work         ;
;                      |ddr2_phy_alt_mem_phy_reset_pipe:measure_clk_pipe|                                                                 ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 1 (1)     ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:measure_clk_pipe                                                                                                                         ; work         ;
;                      |ddr2_phy_alt_mem_phy_reset_pipe:reset_resync_clk_pipe[0].resync_clk_pipe_1x|                                      ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 2 (2)     ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:reset_resync_clk_pipe[0].resync_clk_pipe_1x                                                                                              ; work         ;
;                      |ddr2_phy_alt_mem_phy_reset_pipe:slave_reset_resync_clk_pipe[0].slave_resync_clk_pipe_1x|                          ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 2 (2)     ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:slave_reset_resync_clk_pipe[0].slave_resync_clk_pipe_1x                                                                                  ; work         ;
;                      |ddr2_phy_alt_mem_phy_reset_pipe:slave_reset_resync_clk_pipe[1].slave_resync_clk_pipe_1x|                          ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 2 (2)     ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:slave_reset_resync_clk_pipe[1].slave_resync_clk_pipe_1x                                                                                  ; work         ;
;                      |ddr2_phy_alt_mem_phy_reset_pipe:slave_reset_resync_clk_pipe[2].slave_resync_clk_pipe_1x|                          ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 2 (2)     ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:slave_reset_resync_clk_pipe[2].slave_resync_clk_pipe_1x                                                                                  ; work         ;
;                      |ddr2_phy_alt_mem_phy_reset_pipe:slave_reset_resync_clk_pipe[3].slave_resync_clk_pipe_1x|                          ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 1 (1)     ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:slave_reset_resync_clk_pipe[3].slave_resync_clk_pipe_1x                                                                                  ; work         ;
;                      |ddr2_phy_alt_mem_phy_reset_pipe:slave_reset_resync_clk_pipe[4].slave_resync_clk_pipe_1x|                          ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 2 (2)     ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:slave_reset_resync_clk_pipe[4].slave_resync_clk_pipe_1x                                                                                  ; work         ;
;                      |ddr2_phy_alt_mem_phy_reset_pipe:slave_reset_resync_clk_pipe[5].slave_resync_clk_pipe_1x|                          ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 2 (2)     ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:slave_reset_resync_clk_pipe[5].slave_resync_clk_pipe_1x                                                                                  ; work         ;
;                      |ddr2_phy_alt_mem_phy_reset_pipe:slave_reset_resync_clk_pipe[6].slave_resync_clk_pipe_1x|                          ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 2 (2)     ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:slave_reset_resync_clk_pipe[6].slave_resync_clk_pipe_1x                                                                                  ; work         ;
;                      |ddr2_phy_alt_mem_phy_reset_pipe:slave_reset_resync_clk_pipe[7].slave_resync_clk_pipe_1x|                          ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 2 (2)     ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:slave_reset_resync_clk_pipe[7].slave_resync_clk_pipe_1x                                                                                  ; work         ;
;                   |ddr2_phy_alt_mem_phy_dp_io:dpio|                                                                                     ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio                                                                                                                                                                             ; work         ;
;                      |ddr2_phy_alt_mem_phy_dm:dqs_group[0].dm_gen.dm_pad_gen[0].dm_pad|                                                 ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dm:dqs_group[0].dm_gen.dm_pad_gen[0].dm_pad                                                                                                            ; work         ;
;                      |ddr2_phy_alt_mem_phy_dm:dqs_group[1].dm_gen.dm_pad_gen[0].dm_pad|                                                 ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dm:dqs_group[1].dm_gen.dm_pad_gen[0].dm_pad                                                                                                            ; work         ;
;                      |ddr2_phy_alt_mem_phy_dm:dqs_group[2].dm_gen.dm_pad_gen[0].dm_pad|                                                 ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dm:dqs_group[2].dm_gen.dm_pad_gen[0].dm_pad                                                                                                            ; work         ;
;                      |ddr2_phy_alt_mem_phy_dm:dqs_group[3].dm_gen.dm_pad_gen[0].dm_pad|                                                 ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dm:dqs_group[3].dm_gen.dm_pad_gen[0].dm_pad                                                                                                            ; work         ;
;                      |ddr2_phy_alt_mem_phy_dm:dqs_group[4].dm_gen.dm_pad_gen[0].dm_pad|                                                 ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dm:dqs_group[4].dm_gen.dm_pad_gen[0].dm_pad                                                                                                            ; work         ;
;                      |ddr2_phy_alt_mem_phy_dm:dqs_group[5].dm_gen.dm_pad_gen[0].dm_pad|                                                 ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dm:dqs_group[5].dm_gen.dm_pad_gen[0].dm_pad                                                                                                            ; work         ;
;                      |ddr2_phy_alt_mem_phy_dm:dqs_group[6].dm_gen.dm_pad_gen[0].dm_pad|                                                 ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dm:dqs_group[6].dm_gen.dm_pad_gen[0].dm_pad                                                                                                            ; work         ;
;                      |ddr2_phy_alt_mem_phy_dm:dqs_group[7].dm_gen.dm_pad_gen[0].dm_pad|                                                 ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dm:dqs_group[7].dm_gen.dm_pad_gen[0].dm_pad                                                                                                            ; work         ;
;                      |ddr2_phy_alt_mem_phy_dq_io:dqs_group[0].dq[0].dq_pad|                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[0].dq[0].dq_pad                                                                                                                        ; work         ;
;                      |ddr2_phy_alt_mem_phy_dq_io:dqs_group[0].dq[1].dq_pad|                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[0].dq[1].dq_pad                                                                                                                        ; work         ;
;                      |ddr2_phy_alt_mem_phy_dq_io:dqs_group[0].dq[2].dq_pad|                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[0].dq[2].dq_pad                                                                                                                        ; work         ;
;                      |ddr2_phy_alt_mem_phy_dq_io:dqs_group[0].dq[3].dq_pad|                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[0].dq[3].dq_pad                                                                                                                        ; work         ;
;                      |ddr2_phy_alt_mem_phy_dq_io:dqs_group[0].dq[4].dq_pad|                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[0].dq[4].dq_pad                                                                                                                        ; work         ;
;                      |ddr2_phy_alt_mem_phy_dq_io:dqs_group[0].dq[5].dq_pad|                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[0].dq[5].dq_pad                                                                                                                        ; work         ;
;                      |ddr2_phy_alt_mem_phy_dq_io:dqs_group[0].dq[6].dq_pad|                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[0].dq[6].dq_pad                                                                                                                        ; work         ;
;                      |ddr2_phy_alt_mem_phy_dq_io:dqs_group[0].dq[7].dq_pad|                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[0].dq[7].dq_pad                                                                                                                        ; work         ;
;                      |ddr2_phy_alt_mem_phy_dq_io:dqs_group[1].dq[0].dq_pad|                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[1].dq[0].dq_pad                                                                                                                        ; work         ;
;                      |ddr2_phy_alt_mem_phy_dq_io:dqs_group[1].dq[1].dq_pad|                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[1].dq[1].dq_pad                                                                                                                        ; work         ;
;                      |ddr2_phy_alt_mem_phy_dq_io:dqs_group[1].dq[2].dq_pad|                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[1].dq[2].dq_pad                                                                                                                        ; work         ;
;                      |ddr2_phy_alt_mem_phy_dq_io:dqs_group[1].dq[3].dq_pad|                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[1].dq[3].dq_pad                                                                                                                        ; work         ;
;                      |ddr2_phy_alt_mem_phy_dq_io:dqs_group[1].dq[4].dq_pad|                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[1].dq[4].dq_pad                                                                                                                        ; work         ;
;                      |ddr2_phy_alt_mem_phy_dq_io:dqs_group[1].dq[5].dq_pad|                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[1].dq[5].dq_pad                                                                                                                        ; work         ;
;                      |ddr2_phy_alt_mem_phy_dq_io:dqs_group[1].dq[6].dq_pad|                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[1].dq[6].dq_pad                                                                                                                        ; work         ;
;                      |ddr2_phy_alt_mem_phy_dq_io:dqs_group[1].dq[7].dq_pad|                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[1].dq[7].dq_pad                                                                                                                        ; work         ;
;                      |ddr2_phy_alt_mem_phy_dq_io:dqs_group[2].dq[0].dq_pad|                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[2].dq[0].dq_pad                                                                                                                        ; work         ;
;                      |ddr2_phy_alt_mem_phy_dq_io:dqs_group[2].dq[1].dq_pad|                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[2].dq[1].dq_pad                                                                                                                        ; work         ;
;                      |ddr2_phy_alt_mem_phy_dq_io:dqs_group[2].dq[2].dq_pad|                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[2].dq[2].dq_pad                                                                                                                        ; work         ;
;                      |ddr2_phy_alt_mem_phy_dq_io:dqs_group[2].dq[3].dq_pad|                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[2].dq[3].dq_pad                                                                                                                        ; work         ;
;                      |ddr2_phy_alt_mem_phy_dq_io:dqs_group[2].dq[4].dq_pad|                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[2].dq[4].dq_pad                                                                                                                        ; work         ;
;                      |ddr2_phy_alt_mem_phy_dq_io:dqs_group[2].dq[5].dq_pad|                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[2].dq[5].dq_pad                                                                                                                        ; work         ;
;                      |ddr2_phy_alt_mem_phy_dq_io:dqs_group[2].dq[6].dq_pad|                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[2].dq[6].dq_pad                                                                                                                        ; work         ;
;                      |ddr2_phy_alt_mem_phy_dq_io:dqs_group[2].dq[7].dq_pad|                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[2].dq[7].dq_pad                                                                                                                        ; work         ;
;                      |ddr2_phy_alt_mem_phy_dq_io:dqs_group[3].dq[0].dq_pad|                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[3].dq[0].dq_pad                                                                                                                        ; work         ;
;                      |ddr2_phy_alt_mem_phy_dq_io:dqs_group[3].dq[1].dq_pad|                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[3].dq[1].dq_pad                                                                                                                        ; work         ;
;                      |ddr2_phy_alt_mem_phy_dq_io:dqs_group[3].dq[2].dq_pad|                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[3].dq[2].dq_pad                                                                                                                        ; work         ;
;                      |ddr2_phy_alt_mem_phy_dq_io:dqs_group[3].dq[3].dq_pad|                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[3].dq[3].dq_pad                                                                                                                        ; work         ;
;                      |ddr2_phy_alt_mem_phy_dq_io:dqs_group[3].dq[4].dq_pad|                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[3].dq[4].dq_pad                                                                                                                        ; work         ;
;                      |ddr2_phy_alt_mem_phy_dq_io:dqs_group[3].dq[5].dq_pad|                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[3].dq[5].dq_pad                                                                                                                        ; work         ;
;                      |ddr2_phy_alt_mem_phy_dq_io:dqs_group[3].dq[6].dq_pad|                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[3].dq[6].dq_pad                                                                                                                        ; work         ;
;                      |ddr2_phy_alt_mem_phy_dq_io:dqs_group[3].dq[7].dq_pad|                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[3].dq[7].dq_pad                                                                                                                        ; work         ;
;                      |ddr2_phy_alt_mem_phy_dq_io:dqs_group[4].dq[0].dq_pad|                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[4].dq[0].dq_pad                                                                                                                        ; work         ;
;                      |ddr2_phy_alt_mem_phy_dq_io:dqs_group[4].dq[1].dq_pad|                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[4].dq[1].dq_pad                                                                                                                        ; work         ;
;                      |ddr2_phy_alt_mem_phy_dq_io:dqs_group[4].dq[2].dq_pad|                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[4].dq[2].dq_pad                                                                                                                        ; work         ;
;                      |ddr2_phy_alt_mem_phy_dq_io:dqs_group[4].dq[3].dq_pad|                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[4].dq[3].dq_pad                                                                                                                        ; work         ;
;                      |ddr2_phy_alt_mem_phy_dq_io:dqs_group[4].dq[4].dq_pad|                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[4].dq[4].dq_pad                                                                                                                        ; work         ;
;                      |ddr2_phy_alt_mem_phy_dq_io:dqs_group[4].dq[5].dq_pad|                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[4].dq[5].dq_pad                                                                                                                        ; work         ;
;                      |ddr2_phy_alt_mem_phy_dq_io:dqs_group[4].dq[6].dq_pad|                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[4].dq[6].dq_pad                                                                                                                        ; work         ;
;                      |ddr2_phy_alt_mem_phy_dq_io:dqs_group[4].dq[7].dq_pad|                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[4].dq[7].dq_pad                                                                                                                        ; work         ;
;                      |ddr2_phy_alt_mem_phy_dq_io:dqs_group[5].dq[0].dq_pad|                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[5].dq[0].dq_pad                                                                                                                        ; work         ;
;                      |ddr2_phy_alt_mem_phy_dq_io:dqs_group[5].dq[1].dq_pad|                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[5].dq[1].dq_pad                                                                                                                        ; work         ;
;                      |ddr2_phy_alt_mem_phy_dq_io:dqs_group[5].dq[2].dq_pad|                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[5].dq[2].dq_pad                                                                                                                        ; work         ;
;                      |ddr2_phy_alt_mem_phy_dq_io:dqs_group[5].dq[3].dq_pad|                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[5].dq[3].dq_pad                                                                                                                        ; work         ;
;                      |ddr2_phy_alt_mem_phy_dq_io:dqs_group[5].dq[4].dq_pad|                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[5].dq[4].dq_pad                                                                                                                        ; work         ;
;                      |ddr2_phy_alt_mem_phy_dq_io:dqs_group[5].dq[5].dq_pad|                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[5].dq[5].dq_pad                                                                                                                        ; work         ;
;                      |ddr2_phy_alt_mem_phy_dq_io:dqs_group[5].dq[6].dq_pad|                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[5].dq[6].dq_pad                                                                                                                        ; work         ;
;                      |ddr2_phy_alt_mem_phy_dq_io:dqs_group[5].dq[7].dq_pad|                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[5].dq[7].dq_pad                                                                                                                        ; work         ;
;                      |ddr2_phy_alt_mem_phy_dq_io:dqs_group[6].dq[0].dq_pad|                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[6].dq[0].dq_pad                                                                                                                        ; work         ;
;                      |ddr2_phy_alt_mem_phy_dq_io:dqs_group[6].dq[1].dq_pad|                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[6].dq[1].dq_pad                                                                                                                        ; work         ;
;                      |ddr2_phy_alt_mem_phy_dq_io:dqs_group[6].dq[2].dq_pad|                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[6].dq[2].dq_pad                                                                                                                        ; work         ;
;                      |ddr2_phy_alt_mem_phy_dq_io:dqs_group[6].dq[3].dq_pad|                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[6].dq[3].dq_pad                                                                                                                        ; work         ;
;                      |ddr2_phy_alt_mem_phy_dq_io:dqs_group[6].dq[4].dq_pad|                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[6].dq[4].dq_pad                                                                                                                        ; work         ;
;                      |ddr2_phy_alt_mem_phy_dq_io:dqs_group[6].dq[5].dq_pad|                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[6].dq[5].dq_pad                                                                                                                        ; work         ;
;                      |ddr2_phy_alt_mem_phy_dq_io:dqs_group[6].dq[6].dq_pad|                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[6].dq[6].dq_pad                                                                                                                        ; work         ;
;                      |ddr2_phy_alt_mem_phy_dq_io:dqs_group[6].dq[7].dq_pad|                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[6].dq[7].dq_pad                                                                                                                        ; work         ;
;                      |ddr2_phy_alt_mem_phy_dq_io:dqs_group[7].dq[0].dq_pad|                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[7].dq[0].dq_pad                                                                                                                        ; work         ;
;                      |ddr2_phy_alt_mem_phy_dq_io:dqs_group[7].dq[1].dq_pad|                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[7].dq[1].dq_pad                                                                                                                        ; work         ;
;                      |ddr2_phy_alt_mem_phy_dq_io:dqs_group[7].dq[2].dq_pad|                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[7].dq[2].dq_pad                                                                                                                        ; work         ;
;                      |ddr2_phy_alt_mem_phy_dq_io:dqs_group[7].dq[3].dq_pad|                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[7].dq[3].dq_pad                                                                                                                        ; work         ;
;                      |ddr2_phy_alt_mem_phy_dq_io:dqs_group[7].dq[4].dq_pad|                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[7].dq[4].dq_pad                                                                                                                        ; work         ;
;                      |ddr2_phy_alt_mem_phy_dq_io:dqs_group[7].dq[5].dq_pad|                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[7].dq[5].dq_pad                                                                                                                        ; work         ;
;                      |ddr2_phy_alt_mem_phy_dq_io:dqs_group[7].dq[6].dq_pad|                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[7].dq[6].dq_pad                                                                                                                        ; work         ;
;                      |ddr2_phy_alt_mem_phy_dq_io:dqs_group[7].dq[7].dq_pad|                                                             ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[7].dq[7].dq_pad                                                                                                                        ; work         ;
;                      |ddr2_phy_alt_mem_phy_dqs_ip:dqs_group[0].dqs_ip|                                                                  ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dqs_ip:dqs_group[0].dqs_ip                                                                                                                             ; work         ;
;                      |ddr2_phy_alt_mem_phy_dqs_ip:dqs_group[1].dqs_ip|                                                                  ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dqs_ip:dqs_group[1].dqs_ip                                                                                                                             ; work         ;
;                      |ddr2_phy_alt_mem_phy_dqs_ip:dqs_group[2].dqs_ip|                                                                  ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dqs_ip:dqs_group[2].dqs_ip                                                                                                                             ; work         ;
;                      |ddr2_phy_alt_mem_phy_dqs_ip:dqs_group[3].dqs_ip|                                                                  ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dqs_ip:dqs_group[3].dqs_ip                                                                                                                             ; work         ;
;                      |ddr2_phy_alt_mem_phy_dqs_ip:dqs_group[4].dqs_ip|                                                                  ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dqs_ip:dqs_group[4].dqs_ip                                                                                                                             ; work         ;
;                      |ddr2_phy_alt_mem_phy_dqs_ip:dqs_group[5].dqs_ip|                                                                  ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dqs_ip:dqs_group[5].dqs_ip                                                                                                                             ; work         ;
;                      |ddr2_phy_alt_mem_phy_dqs_ip:dqs_group[6].dqs_ip|                                                                  ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dqs_ip:dqs_group[6].dqs_ip                                                                                                                             ; work         ;
;                      |ddr2_phy_alt_mem_phy_dqs_ip:dqs_group[7].dqs_ip|                                                                  ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dqs_ip:dqs_group[7].dqs_ip                                                                                                                             ; work         ;
;                      |ddr2_phy_alt_mem_phy_dqs_op:dqs_group[0].dqs_op_gen.dqs_op|                                                       ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dqs_op:dqs_group[0].dqs_op_gen.dqs_op                                                                                                                  ; work         ;
;                      |ddr2_phy_alt_mem_phy_dqs_op:dqs_group[0].dqs_op_gen.dqsn_op_gen.dqsn_op|                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dqs_op:dqs_group[0].dqs_op_gen.dqsn_op_gen.dqsn_op                                                                                                     ; work         ;
;                      |ddr2_phy_alt_mem_phy_dqs_op:dqs_group[1].dqs_op_gen.dqs_op|                                                       ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dqs_op:dqs_group[1].dqs_op_gen.dqs_op                                                                                                                  ; work         ;
;                      |ddr2_phy_alt_mem_phy_dqs_op:dqs_group[1].dqs_op_gen.dqsn_op_gen.dqsn_op|                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dqs_op:dqs_group[1].dqs_op_gen.dqsn_op_gen.dqsn_op                                                                                                     ; work         ;
;                      |ddr2_phy_alt_mem_phy_dqs_op:dqs_group[2].dqs_op_gen.dqs_op|                                                       ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dqs_op:dqs_group[2].dqs_op_gen.dqs_op                                                                                                                  ; work         ;
;                      |ddr2_phy_alt_mem_phy_dqs_op:dqs_group[2].dqs_op_gen.dqsn_op_gen.dqsn_op|                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dqs_op:dqs_group[2].dqs_op_gen.dqsn_op_gen.dqsn_op                                                                                                     ; work         ;
;                      |ddr2_phy_alt_mem_phy_dqs_op:dqs_group[3].dqs_op_gen.dqs_op|                                                       ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dqs_op:dqs_group[3].dqs_op_gen.dqs_op                                                                                                                  ; work         ;
;                      |ddr2_phy_alt_mem_phy_dqs_op:dqs_group[3].dqs_op_gen.dqsn_op_gen.dqsn_op|                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dqs_op:dqs_group[3].dqs_op_gen.dqsn_op_gen.dqsn_op                                                                                                     ; work         ;
;                      |ddr2_phy_alt_mem_phy_dqs_op:dqs_group[4].dqs_op_gen.dqs_op|                                                       ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dqs_op:dqs_group[4].dqs_op_gen.dqs_op                                                                                                                  ; work         ;
;                      |ddr2_phy_alt_mem_phy_dqs_op:dqs_group[4].dqs_op_gen.dqsn_op_gen.dqsn_op|                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dqs_op:dqs_group[4].dqs_op_gen.dqsn_op_gen.dqsn_op                                                                                                     ; work         ;
;                      |ddr2_phy_alt_mem_phy_dqs_op:dqs_group[5].dqs_op_gen.dqs_op|                                                       ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dqs_op:dqs_group[5].dqs_op_gen.dqs_op                                                                                                                  ; work         ;
;                      |ddr2_phy_alt_mem_phy_dqs_op:dqs_group[5].dqs_op_gen.dqsn_op_gen.dqsn_op|                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dqs_op:dqs_group[5].dqs_op_gen.dqsn_op_gen.dqsn_op                                                                                                     ; work         ;
;                      |ddr2_phy_alt_mem_phy_dqs_op:dqs_group[6].dqs_op_gen.dqs_op|                                                       ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dqs_op:dqs_group[6].dqs_op_gen.dqs_op                                                                                                                  ; work         ;
;                      |ddr2_phy_alt_mem_phy_dqs_op:dqs_group[6].dqs_op_gen.dqsn_op_gen.dqsn_op|                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dqs_op:dqs_group[6].dqs_op_gen.dqsn_op_gen.dqsn_op                                                                                                     ; work         ;
;                      |ddr2_phy_alt_mem_phy_dqs_op:dqs_group[7].dqs_op_gen.dqs_op|                                                       ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dqs_op:dqs_group[7].dqs_op_gen.dqs_op                                                                                                                  ; work         ;
;                      |ddr2_phy_alt_mem_phy_dqs_op:dqs_group[7].dqs_op_gen.dqsn_op_gen.dqsn_op|                                          ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dqs_op:dqs_group[7].dqs_op_gen.dqsn_op_gen.dqsn_op                                                                                                     ; work         ;
;                   |ddr2_phy_alt_mem_phy_mimic:mmc|                                                                                      ; 22 (22)             ; 0 (0)        ; 0 (0)    ; 19 (19)   ; 24 (24)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 6 (6)                          ; 8 (8)              ; 16 (16)                       ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_mimic:mmc                                                                                                                                                                              ; work         ;
;                   |ddr2_phy_alt_mem_phy_oct_delay:hr_oct_gen.park_at_rs_oct_group[0].oct|                                               ; 17 (17)             ; 0 (0)        ; 0 (0)    ; 23 (23)   ; 32 (32)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 7 (7)                          ; 24 (24)            ; 10 (10)                       ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_oct_delay:hr_oct_gen.park_at_rs_oct_group[0].oct                                                                                                                                       ; work         ;
;                   |ddr2_phy_alt_mem_phy_oct_delay:hr_oct_gen.park_at_rs_oct_group[6].oct|                                               ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 1 (1)     ; 1 (1)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_oct_delay:hr_oct_gen.park_at_rs_oct_group[6].oct                                                                                                                                       ; work         ;
;                   |ddr2_phy_alt_mem_phy_oct_delay:hr_oct_gen.park_at_rs_oct_group[7].oct|                                               ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 1 (1)     ; 1 (1)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_oct_delay:hr_oct_gen.park_at_rs_oct_group[7].oct                                                                                                                                       ; work         ;
;                   |ddr2_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[0].poa|                                                          ; 22 (19)             ; 4 (0)        ; 0 (0)    ; 30 (17)   ; 31 (15)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 11 (11)                        ; 17 (6)             ; 14 (9)                        ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[0].poa                                                                                                                                                  ; work         ;
;                      |altsyncram:altsyncram_component|                                                                                  ; 3 (0)               ; 4 (0)        ; 0 (0)    ; 13 (0)    ; 16 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 11 (0)             ; 5 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[0].poa|altsyncram:altsyncram_component                                                                                                                  ; work         ;
;                         |altsyncram_vbt1:auto_generated|                                                                                ; 3 (3)               ; 4 (4)        ; 0 (0)    ; 13 (13)   ; 16 (16)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 11 (11)            ; 5 (5)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[0].poa|altsyncram:altsyncram_component|altsyncram_vbt1:auto_generated                                                                                   ; work         ;
;                   |ddr2_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[1].poa|                                                          ; 9 (6)               ; 4 (0)        ; 0 (0)    ; 17 (7)    ; 23 (7)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 11 (4)             ; 13 (6)                        ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[1].poa                                                                                                                                                  ; work         ;
;                      |altsyncram:altsyncram_component|                                                                                  ; 3 (0)               ; 4 (0)        ; 0 (0)    ; 13 (0)    ; 16 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 7 (0)              ; 9 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[1].poa|altsyncram:altsyncram_component                                                                                                                  ; work         ;
;                         |altsyncram_vbt1:auto_generated|                                                                                ; 3 (3)               ; 4 (4)        ; 0 (0)    ; 13 (13)   ; 16 (16)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 7 (7)              ; 9 (9)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[1].poa|altsyncram:altsyncram_component|altsyncram_vbt1:auto_generated                                                                                   ; work         ;
;                   |ddr2_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[2].poa|                                                          ; 11 (8)              ; 4 (0)        ; 0 (0)    ; 19 (7)    ; 22 (6)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 14 (3)             ; 11 (6)                        ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[2].poa                                                                                                                                                  ; work         ;
;                      |altsyncram:altsyncram_component|                                                                                  ; 3 (0)               ; 4 (0)        ; 0 (0)    ; 12 (0)    ; 16 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 11 (0)             ; 5 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[2].poa|altsyncram:altsyncram_component                                                                                                                  ; work         ;
;                         |altsyncram_vbt1:auto_generated|                                                                                ; 3 (3)               ; 4 (4)        ; 0 (0)    ; 12 (12)   ; 16 (16)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 11 (11)            ; 5 (5)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[2].poa|altsyncram:altsyncram_component|altsyncram_vbt1:auto_generated                                                                                   ; work         ;
;                   |ddr2_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[3].poa|                                                          ; 9 (6)               ; 4 (0)        ; 0 (0)    ; 22 (8)    ; 22 (6)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 5 (5)                          ; 16 (5)             ; 7 (2)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[3].poa                                                                                                                                                  ; work         ;
;                      |altsyncram:altsyncram_component|                                                                                  ; 3 (0)               ; 4 (0)        ; 0 (0)    ; 14 (0)    ; 16 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 11 (0)             ; 5 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[3].poa|altsyncram:altsyncram_component                                                                                                                  ; work         ;
;                         |altsyncram_vbt1:auto_generated|                                                                                ; 3 (3)               ; 4 (4)        ; 0 (0)    ; 14 (14)   ; 16 (16)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 11 (11)            ; 5 (5)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[3].poa|altsyncram:altsyncram_component|altsyncram_vbt1:auto_generated                                                                                   ; work         ;
;                   |ddr2_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[4].poa|                                                          ; 9 (6)               ; 4 (0)        ; 0 (0)    ; 22 (9)    ; 23 (7)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 6 (6)                          ; 18 (7)             ; 5 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[4].poa                                                                                                                                                  ; work         ;
;                      |altsyncram:altsyncram_component|                                                                                  ; 3 (0)               ; 4 (0)        ; 0 (0)    ; 13 (0)    ; 16 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 11 (0)             ; 5 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[4].poa|altsyncram:altsyncram_component                                                                                                                  ; work         ;
;                         |altsyncram_vbt1:auto_generated|                                                                                ; 3 (3)               ; 4 (4)        ; 0 (0)    ; 13 (13)   ; 16 (16)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 11 (11)            ; 5 (5)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[4].poa|altsyncram:altsyncram_component|altsyncram_vbt1:auto_generated                                                                                   ; work         ;
;                   |ddr2_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[5].poa|                                                          ; 9 (6)               ; 4 (0)        ; 0 (0)    ; 20 (6)    ; 22 (6)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 5 (5)                          ; 16 (5)             ; 6 (1)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[5].poa                                                                                                                                                  ; work         ;
;                      |altsyncram:altsyncram_component|                                                                                  ; 3 (0)               ; 4 (0)        ; 0 (0)    ; 14 (0)    ; 16 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 11 (0)             ; 5 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[5].poa|altsyncram:altsyncram_component                                                                                                                  ; work         ;
;                         |altsyncram_vbt1:auto_generated|                                                                                ; 3 (3)               ; 4 (4)        ; 0 (0)    ; 14 (14)   ; 16 (16)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 11 (11)            ; 5 (5)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[5].poa|altsyncram:altsyncram_component|altsyncram_vbt1:auto_generated                                                                                   ; work         ;
;                   |ddr2_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[6].poa|                                                          ; 9 (6)               ; 4 (0)        ; 0 (0)    ; 21 (8)    ; 23 (7)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 6 (6)                          ; 18 (7)             ; 5 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[6].poa                                                                                                                                                  ; work         ;
;                      |altsyncram:altsyncram_component|                                                                                  ; 3 (0)               ; 4 (0)        ; 0 (0)    ; 13 (0)    ; 16 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 11 (0)             ; 5 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[6].poa|altsyncram:altsyncram_component                                                                                                                  ; work         ;
;                         |altsyncram_vbt1:auto_generated|                                                                                ; 3 (3)               ; 4 (4)        ; 0 (0)    ; 13 (13)   ; 16 (16)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 11 (11)            ; 5 (5)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[6].poa|altsyncram:altsyncram_component|altsyncram_vbt1:auto_generated                                                                                   ; work         ;
;                   |ddr2_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[7].poa|                                                          ; 9 (6)               ; 4 (0)        ; 0 (0)    ; 22 (8)    ; 24 (8)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 5 (5)                          ; 17 (6)             ; 7 (2)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[7].poa                                                                                                                                                  ; work         ;
;                      |altsyncram:altsyncram_component|                                                                                  ; 3 (0)               ; 4 (0)        ; 0 (0)    ; 14 (0)    ; 16 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 11 (0)             ; 5 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[7].poa|altsyncram:altsyncram_component                                                                                                                  ; work         ;
;                         |altsyncram_vbt1:auto_generated|                                                                                ; 3 (3)               ; 4 (4)        ; 0 (0)    ; 14 (14)   ; 16 (16)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 11 (11)            ; 5 (5)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[7].poa|altsyncram:altsyncram_component|altsyncram_vbt1:auto_generated                                                                                   ; work         ;
;                   |ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe|                                                                           ; 31 (31)             ; 0 (0)        ; 0 (0)    ; 20 (20)   ; 22 (22)                   ; 0 (0)         ; 512               ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 11 (11)                        ; 2 (2)              ; 20 (20)                       ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe                                                                                                                                                                   ; work         ;
;                      |altsyncram:altsyncram_component|                                                                                  ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 512               ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe|altsyncram:altsyncram_component                                                                                                                                   ; work         ;
;                         |altsyncram_rrs1:auto_generated|                                                                                ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 512               ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe|altsyncram:altsyncram_component|altsyncram_rrs1:auto_generated                                                                                                    ; work         ;
;                   |ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[0].rdp|                                                      ; 8 (6)               ; 32 (0)       ; 0 (0)    ; 60 (7)    ; 78 (6)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 32 (3)             ; 46 (3)                        ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[0].rdp                                                                                                                                              ; work         ;
;                      |altsyncram:ram|                                                                                                   ; 2 (0)               ; 32 (0)       ; 0 (0)    ; 53 (0)    ; 72 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 29 (0)             ; 43 (0)                        ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[0].rdp|altsyncram:ram                                                                                                                               ; work         ;
;                         |altsyncram_ret1:auto_generated|                                                                                ; 2 (2)               ; 32 (32)      ; 0 (0)    ; 53 (53)   ; 72 (72)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 29 (29)            ; 43 (43)                       ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[0].rdp|altsyncram:ram|altsyncram_ret1:auto_generated                                                                                                ; work         ;
;                   |ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[1].rdp|                                                      ; 5 (3)               ; 32 (0)       ; 0 (0)    ; 62 (3)    ; 75 (3)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 34 (2)             ; 44 (4)                        ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[1].rdp                                                                                                                                              ; work         ;
;                      |altsyncram:ram|                                                                                                   ; 2 (0)               ; 32 (0)       ; 0 (0)    ; 59 (0)    ; 72 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 32 (0)             ; 40 (0)                        ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[1].rdp|altsyncram:ram                                                                                                                               ; work         ;
;                         |altsyncram_ret1:auto_generated|                                                                                ; 2 (2)               ; 32 (32)      ; 0 (0)    ; 59 (59)   ; 72 (72)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 32 (32)            ; 40 (40)                       ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[1].rdp|altsyncram:ram|altsyncram_ret1:auto_generated                                                                                                ; work         ;
;                   |ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[2].rdp|                                                      ; 5 (3)               ; 32 (0)       ; 0 (0)    ; 61 (5)    ; 75 (3)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 35 (2)             ; 41 (2)                        ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[2].rdp                                                                                                                                              ; work         ;
;                      |altsyncram:ram|                                                                                                   ; 2 (0)               ; 32 (0)       ; 0 (0)    ; 56 (0)    ; 72 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 33 (0)             ; 39 (0)                        ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[2].rdp|altsyncram:ram                                                                                                                               ; work         ;
;                         |altsyncram_ret1:auto_generated|                                                                                ; 2 (2)               ; 32 (32)      ; 0 (0)    ; 56 (56)   ; 72 (72)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 33 (33)            ; 39 (39)                       ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[2].rdp|altsyncram:ram|altsyncram_ret1:auto_generated                                                                                                ; work         ;
;                   |ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[3].rdp|                                                      ; 5 (3)               ; 32 (0)       ; 0 (0)    ; 66 (5)    ; 75 (3)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 4 (2)                          ; 38 (2)             ; 38 (2)                        ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[3].rdp                                                                                                                                              ; work         ;
;                      |altsyncram:ram|                                                                                                   ; 2 (0)               ; 32 (0)       ; 0 (0)    ; 61 (0)    ; 72 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (0)                          ; 36 (0)             ; 36 (0)                        ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[3].rdp|altsyncram:ram                                                                                                                               ; work         ;
;                         |altsyncram_ret1:auto_generated|                                                                                ; 2 (2)               ; 32 (32)      ; 0 (0)    ; 61 (61)   ; 72 (72)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 36 (36)            ; 36 (36)                       ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[3].rdp|altsyncram:ram|altsyncram_ret1:auto_generated                                                                                                ; work         ;
;                   |ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[4].rdp|                                                      ; 5 (3)               ; 32 (0)       ; 0 (0)    ; 61 (6)    ; 77 (5)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 4 (3)                          ; 39 (5)             ; 38 (0)                        ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[4].rdp                                                                                                                                              ; work         ;
;                      |altsyncram:ram|                                                                                                   ; 2 (0)               ; 32 (0)       ; 0 (0)    ; 55 (0)    ; 72 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (0)                          ; 34 (0)             ; 38 (0)                        ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[4].rdp|altsyncram:ram                                                                                                                               ; work         ;
;                         |altsyncram_ret1:auto_generated|                                                                                ; 2 (2)               ; 32 (32)      ; 0 (0)    ; 55 (55)   ; 72 (72)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 34 (34)            ; 38 (38)                       ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[4].rdp|altsyncram:ram|altsyncram_ret1:auto_generated                                                                                                ; work         ;
;                   |ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[5].rdp|                                                      ; 5 (3)               ; 32 (0)       ; 0 (0)    ; 64 (5)    ; 76 (4)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 4 (3)                          ; 32 (4)             ; 44 (0)                        ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[5].rdp                                                                                                                                              ; work         ;
;                      |altsyncram:ram|                                                                                                   ; 2 (0)               ; 32 (0)       ; 0 (0)    ; 59 (0)    ; 72 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (0)                          ; 28 (0)             ; 44 (0)                        ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[5].rdp|altsyncram:ram                                                                                                                               ; work         ;
;                         |altsyncram_ret1:auto_generated|                                                                                ; 2 (2)               ; 32 (32)      ; 0 (0)    ; 59 (59)   ; 72 (72)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 28 (28)            ; 44 (44)                       ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[5].rdp|altsyncram:ram|altsyncram_ret1:auto_generated                                                                                                ; work         ;
;                   |ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[6].rdp|                                                      ; 5 (3)               ; 32 (0)       ; 0 (0)    ; 61 (3)    ; 75 (3)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 34 (3)             ; 41 (0)                        ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[6].rdp                                                                                                                                              ; work         ;
;                      |altsyncram:ram|                                                                                                   ; 2 (0)               ; 32 (0)       ; 0 (0)    ; 58 (0)    ; 72 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 31 (0)             ; 41 (0)                        ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[6].rdp|altsyncram:ram                                                                                                                               ; work         ;
;                         |altsyncram_ret1:auto_generated|                                                                                ; 2 (2)               ; 32 (32)      ; 0 (0)    ; 58 (58)   ; 72 (72)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 31 (31)            ; 41 (41)                       ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[6].rdp|altsyncram:ram|altsyncram_ret1:auto_generated                                                                                                ; work         ;
;                   |ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[7].rdp|                                                      ; 5 (3)               ; 32 (0)       ; 0 (0)    ; 62 (4)    ; 75 (3)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 40 (3)             ; 36 (1)                        ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[7].rdp                                                                                                                                              ; work         ;
;                      |altsyncram:ram|                                                                                                   ; 2 (0)               ; 32 (0)       ; 0 (0)    ; 58 (0)    ; 72 (0)                    ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 37 (0)             ; 35 (0)                        ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[7].rdp|altsyncram:ram                                                                                                                               ; work         ;
;                         |altsyncram_ret1:auto_generated|                                                                                ; 2 (2)               ; 32 (32)      ; 0 (0)    ; 58 (58)   ; 72 (72)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 37 (37)            ; 35 (35)                       ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[7].rdp|altsyncram:ram|altsyncram_ret1:auto_generated                                                                                                ; work         ;
;                   |ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|                                                                        ; 1251 (0)            ; 0 (0)        ; 0 (0)    ; 801 (0)   ; 705 (0)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 605 (0)                        ; 109 (0)            ; 648 (0)                       ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper                                                                                                                                                                ; work         ;
;                      |ddr2_phy_alt_mem_phy_seq:seq_inst|                                                                                ; 1251 (52)           ; 0 (0)        ; 0 (0)    ; 801 (46)  ; 705 (61)                  ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 605 (2)                        ; 109 (11)           ; 648 (50)                      ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst                                                                                                                              ; work         ;
;                         |ddr2_phy_alt_mem_phy_admin:admin|                                                                              ; 297 (297)           ; 0 (0)        ; 0 (0)    ; 187 (187) ; 103 (103)                 ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 198 (198)                      ; 3 (3)              ; 102 (102)                     ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin                                                                                             ; work         ;
;                         |ddr2_phy_alt_mem_phy_ctrl:ctrl|                                                                                ; 145 (145)           ; 0 (0)        ; 0 (0)    ; 93 (93)   ; 113 (113)                 ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 52 (52)                        ; 30 (30)            ; 94 (94)                       ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl                                                                                               ; work         ;
;                         |ddr2_phy_alt_mem_phy_dgrb:dgrb|                                                                                ; 665 (665)           ; 0 (0)        ; 0 (0)    ; 449 (449) ; 359 (359)                 ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 322 (322)                      ; 57 (57)            ; 353 (353)                     ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb                                                                                               ; work         ;
;                         |ddr2_phy_alt_mem_phy_dgwb:dgwb|                                                                                ; 92 (92)             ; 0 (0)        ; 0 (0)    ; 52 (52)   ; 69 (69)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 31 (31)                        ; 8 (8)              ; 61 (61)                       ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgwb:dgwb                                                                                               ; work         ;
;                   |ddr2_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|                                                                 ; 265 (265)           ; 0 (0)        ; 0 (0)    ; 248 (248) ; 368 (368)                 ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 9 (9)                          ; 78 (78)            ; 290 (290)                     ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp                                                                                                                                                         ; work         ;
;       |ddr2_multi_port_burst_0:the_ddr2_multi_port_burst_0|                                                                             ; 77 (77)             ; 0 (0)        ; 0 (0)    ; 53 (53)   ; 56 (56)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 23 (23)                        ; 1 (1)              ; 55 (55)                       ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2_multi_port_burst_0:the_ddr2_multi_port_burst_0                                                                                                                                                                                                                                                                                          ; work         ;
;       |ddr2_multi_port_burst_1:the_ddr2_multi_port_burst_1|                                                                             ; 123 (123)           ; 0 (0)        ; 0 (0)    ; 81 (81)   ; 67 (67)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 58 (58)                        ; 2 (2)              ; 65 (65)                       ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2_multi_port_burst_1:the_ddr2_multi_port_burst_1                                                                                                                                                                                                                                                                                          ; work         ;
;       |ddr2_multi_port_burst_1_downstream_arbitrator:the_ddr2_multi_port_burst_1_downstream|                                            ; 4 (4)               ; 0 (0)        ; 0 (0)    ; 3 (3)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 4 (4)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2_multi_port_burst_1_downstream_arbitrator:the_ddr2_multi_port_burst_1_downstream                                                                                                                                                                                                                                                         ; work         ;
;       |ddr2_multi_port_reset_clk_50_domain_synch_module:ddr2_multi_port_reset_clk_50_domain_synch|                                      ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 2 (2)     ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 2 (2)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2_multi_port_reset_clk_50_domain_synch_module:ddr2_multi_port_reset_clk_50_domain_synch                                                                                                                                                                                                                                                   ; work         ;
;       |ddr2_multi_port_reset_ddr2_phy_clk_out_domain_synch_module:ddr2_multi_port_reset_ddr2_phy_clk_out_domain_synch|                  ; 1 (1)               ; 0 (0)        ; 0 (0)    ; 2 (2)     ; 2 (2)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2_multi_port_reset_ddr2_phy_clk_out_domain_synch_module:ddr2_multi_port_reset_ddr2_phy_clk_out_domain_synch                                                                                                                                                                                                                               ; work         ;
;       |ddr2_s1_arbitrator:the_ddr2_s1|                                                                                                  ; 639 (389)           ; 0 (0)        ; 0 (0)    ; 462 (271) ; 264 (24)                  ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 436 (361)                      ; 64 (3)             ; 203 (28)                      ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1                                                                                                                                                                                                                                                                                                               ; work         ;
;          |burstcount_fifo_for_ddr2_s1_module:burstcount_fifo_for_ddr2_s1|                                                               ; 129 (129)           ; 0 (0)        ; 0 (0)    ; 106 (106) ; 128 (128)                 ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 34 (34)                        ; 30 (30)            ; 98 (98)                       ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|burstcount_fifo_for_ddr2_s1_module:burstcount_fifo_for_ddr2_s1                                                                                                                                                                                                                                                ; work         ;
;          |rdv_fifo_for_ddr2_multi_port_burst_0_downstream_to_ddr2_s1_module:rdv_fifo_for_ddr2_multi_port_burst_0_downstream_to_ddr2_s1| ; 79 (79)             ; 0 (0)        ; 0 (0)    ; 82 (82)   ; 72 (72)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 38 (38)                        ; 30 (30)            ; 42 (42)                       ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|rdv_fifo_for_ddr2_multi_port_burst_0_downstream_to_ddr2_s1_module:rdv_fifo_for_ddr2_multi_port_burst_0_downstream_to_ddr2_s1                                                                                                                                                                                  ; work         ;
;          |rdv_fifo_for_ddr2_multi_port_burst_1_downstream_to_ddr2_s1_module:rdv_fifo_for_ddr2_multi_port_burst_1_downstream_to_ddr2_s1| ; 42 (42)             ; 0 (0)        ; 0 (0)    ; 40 (40)   ; 40 (40)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 1 (1)              ; 39 (39)                       ; |DE4_530_D5M_DVI|ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|rdv_fifo_for_ddr2_multi_port_burst_1_downstream_to_ddr2_s1_module:rdv_fifo_for_ddr2_multi_port_burst_1_downstream_to_ddr2_s1                                                                                                                                                                                  ; work         ;
;    |ext_pll_ctrl:ext_pll_ctrl_Inst|                                                                                                     ; 27 (27)             ; 0 (0)        ; 0 (0)    ; 17 (17)   ; 22 (22)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 9 (9)                          ; 4 (4)              ; 18 (18)                       ; |DE4_530_D5M_DVI|ext_pll_ctrl:ext_pll_ctrl_Inst                                                                                                                                                                                                                                                                                                                                  ; work         ;
;    |sys_pll:sys_pll_inst|                                                                                                               ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|sys_pll:sys_pll_inst                                                                                                                                                                                                                                                                                                                                            ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|sys_pll:sys_pll_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                                                    ; work         ;
;          |sys_pll_altpll:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|sys_pll:sys_pll_inst|altpll:altpll_component|sys_pll_altpll:auto_generated                                                                                                                                                                                                                                                                                      ; work         ;
;    |vpg:vpg_inst|                                                                                                                       ; 354 (27)            ; 0 (0)        ; 0 (0)    ; 223 (17)  ; 193 (14)                  ; 0 (0)         ; 468               ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 179 (13)                       ; 17 (0)             ; 176 (14)                      ; |DE4_530_D5M_DVI|vpg:vpg_inst                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |gen_pll:gen_pll_inst|                                                                                                            ; 2 (0)               ; 0 (0)        ; 0 (0)    ; 2 (0)     ; 1 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (0)                          ; 0 (0)              ; 1 (0)                         ; |DE4_530_D5M_DVI|vpg:vpg_inst|gen_pll:gen_pll_inst                                                                                                                                                                                                                                                                                                                               ; work         ;
;          |altpll:altpll_component|                                                                                                      ; 2 (0)               ; 0 (0)        ; 0 (0)    ; 2 (0)     ; 1 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (0)                          ; 0 (0)              ; 1 (0)                         ; |DE4_530_D5M_DVI|vpg:vpg_inst|gen_pll:gen_pll_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                                       ; work         ;
;             |gen_pll_altpll:auto_generated|                                                                                             ; 2 (2)               ; 0 (0)        ; 0 (0)    ; 2 (2)     ; 1 (1)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 1 (1)                         ; |DE4_530_D5M_DVI|vpg:vpg_inst|gen_pll:gen_pll_inst|altpll:altpll_component|gen_pll_altpll:auto_generated                                                                                                                                                                                                                                                                         ; work         ;
;       |pattern_gen:pattern_gen_inst|                                                                                                    ; 88 (88)             ; 0 (0)        ; 0 (0)    ; 56 (56)   ; 27 (27)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 62 (62)                        ; 1 (1)              ; 26 (26)                       ; |DE4_530_D5M_DVI|vpg:vpg_inst|pattern_gen:pattern_gen_inst                                                                                                                                                                                                                                                                                                                       ; work         ;
;       |pll_reconfig:pll_reconfig_inst|                                                                                                  ; 144 (0)             ; 0 (0)        ; 0 (0)    ; 97 (0)    ; 99 (0)                    ; 0 (0)         ; 234               ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 60 (0)                         ; 14 (0)             ; 85 (0)                        ; |DE4_530_D5M_DVI|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst                                                                                                                                                                                                                                                                                                                     ; work         ;
;          |pll_reconfig_pllrcfg_lb31:pll_reconfig_pllrcfg_lb31_component|                                                                ; 144 (87)            ; 0 (0)        ; 0 (0)    ; 97 (68)   ; 99 (56)                   ; 0 (0)         ; 234               ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 60 (47)                        ; 14 (14)            ; 85 (41)                       ; |DE4_530_D5M_DVI|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_lb31:pll_reconfig_pllrcfg_lb31_component                                                                                                                                                                                                                                                       ; work         ;
;             |altsyncram:altsyncram4|                                                                                                    ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 234               ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_lb31:pll_reconfig_pllrcfg_lb31_component|altsyncram:altsyncram4                                                                                                                                                                                                                                ; work         ;
;                |altsyncram_5751:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 234               ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_lb31:pll_reconfig_pllrcfg_lb31_component|altsyncram:altsyncram4|altsyncram_5751:auto_generated                                                                                                                                                                                                 ; work         ;
;             |lpm_counter:cntr13|                                                                                                        ; 10 (0)              ; 0 (0)        ; 0 (0)    ; 5 (0)     ; 8 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (0)                          ; 0 (0)              ; 8 (0)                         ; |DE4_530_D5M_DVI|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_lb31:pll_reconfig_pllrcfg_lb31_component|lpm_counter:cntr13                                                                                                                                                                                                                                    ; work         ;
;                |cntr_9uk:auto_generated|                                                                                                ; 10 (10)             ; 0 (0)        ; 0 (0)    ; 5 (5)     ; 8 (8)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 8 (8)                         ; |DE4_530_D5M_DVI|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_lb31:pll_reconfig_pllrcfg_lb31_component|lpm_counter:cntr13|cntr_9uk:auto_generated                                                                                                                                                                                                            ; work         ;
;             |lpm_counter:cntr14|                                                                                                        ; 7 (0)               ; 0 (0)        ; 0 (0)    ; 4 (0)     ; 6 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (0)                          ; 0 (0)              ; 6 (0)                         ; |DE4_530_D5M_DVI|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_lb31:pll_reconfig_pllrcfg_lb31_component|lpm_counter:cntr14                                                                                                                                                                                                                                    ; work         ;
;                |cntr_0hj:auto_generated|                                                                                                ; 7 (7)               ; 0 (0)        ; 0 (0)    ; 4 (4)     ; 6 (6)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 6 (6)                         ; |DE4_530_D5M_DVI|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_lb31:pll_reconfig_pllrcfg_lb31_component|lpm_counter:cntr14|cntr_0hj:auto_generated                                                                                                                                                                                                            ; work         ;
;             |lpm_counter:cntr15|                                                                                                        ; 8 (0)               ; 0 (0)        ; 0 (0)    ; 4 (0)     ; 8 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 8 (0)                         ; |DE4_530_D5M_DVI|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_lb31:pll_reconfig_pllrcfg_lb31_component|lpm_counter:cntr15                                                                                                                                                                                                                                    ; work         ;
;                |cntr_2hj:auto_generated|                                                                                                ; 8 (8)               ; 0 (0)        ; 0 (0)    ; 4 (4)     ; 8 (8)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 8 (8)                         ; |DE4_530_D5M_DVI|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_lb31:pll_reconfig_pllrcfg_lb31_component|lpm_counter:cntr15|cntr_2hj:auto_generated                                                                                                                                                                                                            ; work         ;
;             |lpm_counter:cntr16|                                                                                                        ; 5 (0)               ; 0 (0)        ; 0 (0)    ; 3 (0)     ; 5 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 5 (0)                         ; |DE4_530_D5M_DVI|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_lb31:pll_reconfig_pllrcfg_lb31_component|lpm_counter:cntr16                                                                                                                                                                                                                                    ; work         ;
;                |cntr_vgj:auto_generated|                                                                                                ; 5 (5)               ; 0 (0)        ; 0 (0)    ; 3 (3)     ; 5 (5)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 5 (5)                         ; |DE4_530_D5M_DVI|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_lb31:pll_reconfig_pllrcfg_lb31_component|lpm_counter:cntr16|cntr_vgj:auto_generated                                                                                                                                                                                                            ; work         ;
;             |lpm_counter:cntr17|                                                                                                        ; 18 (0)              ; 0 (0)        ; 0 (0)    ; 9 (0)     ; 8 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 10 (0)                         ; 0 (0)              ; 8 (0)                         ; |DE4_530_D5M_DVI|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_lb31:pll_reconfig_pllrcfg_lb31_component|lpm_counter:cntr17                                                                                                                                                                                                                                    ; work         ;
;                |cntr_9uk:auto_generated|                                                                                                ; 18 (18)             ; 0 (0)        ; 0 (0)    ; 9 (9)     ; 8 (8)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 10 (10)                        ; 0 (0)              ; 8 (8)                         ; |DE4_530_D5M_DVI|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_lb31:pll_reconfig_pllrcfg_lb31_component|lpm_counter:cntr17|cntr_9uk:auto_generated                                                                                                                                                                                                            ; work         ;
;             |lpm_counter:cntr2|                                                                                                         ; 9 (0)               ; 0 (0)        ; 0 (0)    ; 5 (0)     ; 8 (0)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 9 (0)                         ; |DE4_530_D5M_DVI|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_lb31:pll_reconfig_pllrcfg_lb31_component|lpm_counter:cntr2                                                                                                                                                                                                                                     ; work         ;
;                |cntr_faj:auto_generated|                                                                                                ; 9 (9)               ; 0 (0)        ; 0 (0)    ; 5 (5)     ; 8 (8)                     ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 9 (9)                         ; |DE4_530_D5M_DVI|vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_lb31:pll_reconfig_pllrcfg_lb31_component|lpm_counter:cntr2|cntr_faj:auto_generated                                                                                                                                                                                                             ; work         ;
;       |rom_pll_108:rom_pll_108_inst|                                                                                                    ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 234               ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|vpg:vpg_inst|rom_pll_108:rom_pll_108_inst                                                                                                                                                                                                                                                                                                                       ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 234               ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|vpg:vpg_inst|rom_pll_108:rom_pll_108_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                       ; work         ;
;             |altsyncram_8pj1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)        ; 0 (0)    ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 234               ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |DE4_530_D5M_DVI|vpg:vpg_inst|rom_pll_108:rom_pll_108_inst|altsyncram:altsyncram_component|altsyncram_8pj1:auto_generated                                                                                                                                                                                                                                                        ; work         ;
;       |vga_time_generator:vga_time_generator_inst|                                                                                      ; 93 (93)             ; 0 (0)        ; 0 (0)    ; 54 (54)   ; 52 (52)                   ; 0 (0)         ; 0                 ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; 43 (43)                        ; 2 (2)              ; 50 (50)                       ; |DE4_530_D5M_DVI|vpg:vpg_inst|vga_time_generator:vga_time_generator_inst                                                                                                                                                                                                                                                                                                         ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+----------+-----------+---------------------------+---------------+-------------------+------+--------+--------------+---------+-----------+-----------+-----------+------+--------------+--------------------------------+--------------------+-------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------+----------+------------+---------------------+------------+-------------+-------------+---------------+-----------+---------------------+------------+-------------+------------+---------------------+------------+---------------------+-----------+------------------------+-----------+-----------+-----------------+----------------------+
; Name                      ; Pin Type ; D1         ; D1 Fine Delay Chain ; D2         ; D3_0        ; D3_1        ; T4 (DDIO_MUX) ; D4        ; D4 Fine Delay Chain ; T8_0 (DQS) ; T8_1 (NDQS) ; D5         ; D5 Fine Delay Chain ; D6         ; D6 Fine Delay Chain ; D6 OE     ; D6 OE Fine Delay Chain ; D5 OCT    ; D6 OCT    ; T11 (Postamble) ; T11 Fine Delay Chain ;
+---------------------------+----------+------------+---------------------+------------+-------------+-------------+---------------+-----------+---------------------+------------+-------------+------------+---------------------+------------+---------------------+-----------+------------------------+-----------+-----------+-----------------+----------------------+
; GCLKIN                    ; Input    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; GCLKOUT_FPGA              ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; OSC_50_BANK3              ; Input    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; OSC_50_BANK4              ; Input    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; OSC_50_BANK5              ; Input    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; OSC_50_BANK6              ; Input    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; OSC_50_BANK7              ; Input    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; PLL_CLKIN_p               ; Input    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; MAX_I2C_SCLK              ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; SMA_CLKIN_p               ; Input    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; SMA_CLKOUT_p              ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (1) 128 ps ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; LED[0]                    ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; LED[1]                    ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; LED[2]                    ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; LED[3]                    ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; LED[4]                    ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; LED[5]                    ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; LED[6]                    ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; LED[7]                    ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; CPU_RESET_n               ; Input    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; SW[1]                     ; Input    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; SW[2]                     ; Input    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; SW[3]                     ; Input    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; SW[4]                     ; Input    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; SW[5]                     ; Input    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; SW[6]                     ; Input    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; SW[7]                     ; Input    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; SLIDE_SW[2]               ; Input    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; SLIDE_SW[3]               ; Input    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; SEG0_D[0]                 ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; SEG0_D[1]                 ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; SEG0_D[2]                 ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; SEG0_D[3]                 ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; SEG0_D[4]                 ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; SEG0_D[5]                 ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; SEG0_D[6]                 ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; SEG0_DP                   ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; SEG1_D[0]                 ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; SEG1_D[1]                 ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; SEG1_D[2]                 ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; SEG1_D[3]                 ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; SEG1_D[4]                 ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; SEG1_D[5]                 ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; SEG1_D[6]                 ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; SEG1_DP                   ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; TEMP_INT_n                ; Input    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; TEMP_SMCLK                ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; CSENSE_ADC_FO             ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; CSENSE_CS_n[0]            ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; CSENSE_CS_n[1]            ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; CSENSE_SCK                ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; CSENSE_SDI                ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; CSENSE_SDO                ; Input    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; FAN_CTRL                  ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; EEP_SCL                   ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; SD_CLK                    ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; SD_WP_n                   ; Input    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; ETH_INT_n[0]              ; Input    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; ETH_INT_n[1]              ; Input    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; ETH_INT_n[2]              ; Input    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; ETH_INT_n[3]              ; Input    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; ETH_MDC[0]                ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; ETH_MDC[1]                ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; ETH_MDC[2]                ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; ETH_MDC[3]                ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; ETH_PSE_INT_n             ; Input    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; ETH_PSE_RST_n             ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; ETH_PSE_SCK               ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; ETH_RST_n                 ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; ETH_RX_p[0]               ; Input    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; ETH_RX_p[1]               ; Input    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; ETH_RX_p[2]               ; Input    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; ETH_RX_p[3]               ; Input    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; ETH_TX_p[0]               ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; ETH_TX_p[1]               ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; ETH_TX_p[2]               ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; ETH_TX_p[3]               ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; FSM_A[1]                  ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; FSM_A[2]                  ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; FSM_A[3]                  ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; FSM_A[4]                  ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; FSM_A[5]                  ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; FSM_A[6]                  ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; FSM_A[7]                  ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; FSM_A[8]                  ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; FSM_A[9]                  ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; FSM_A[10]                 ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; FSM_A[11]                 ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; FSM_A[12]                 ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; FSM_A[13]                 ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; FSM_A[14]                 ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; FSM_A[15]                 ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; FSM_A[16]                 ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; FSM_A[17]                 ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; FSM_A[18]                 ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; FSM_A[19]                 ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; FSM_A[20]                 ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; FSM_A[21]                 ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; FSM_A[22]                 ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; FSM_A[23]                 ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; FSM_A[24]                 ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; FSM_A[25]                 ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; FLASH_ADV_n               ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; FLASH_CE_n                ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; FLASH_CLK                 ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; FLASH_OE_n                ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; FLASH_RESET_n             ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; FLASH_RYBY_n              ; Input    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; FLASH_WE_n                ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; SSRAM_ADV                 ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; SSRAM_BWA_n               ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; SSRAM_BWB_n               ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; SSRAM_CE_n                ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; SSRAM_CKE_n               ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; SSRAM_CLK                 ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; SSRAM_OE_n                ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; SSRAM_WE_n                ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; OTG_A[1]                  ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; OTG_A[2]                  ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; OTG_A[3]                  ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; OTG_A[4]                  ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; OTG_A[5]                  ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; OTG_A[6]                  ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; OTG_A[7]                  ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; OTG_A[8]                  ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; OTG_A[9]                  ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; OTG_A[10]                 ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; OTG_A[11]                 ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; OTG_A[12]                 ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; OTG_A[13]                 ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; OTG_A[14]                 ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; OTG_A[15]                 ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; OTG_A[16]                 ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; OTG_A[17]                 ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; OTG_CS_n                  ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; OTG_DC_DACK               ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; OTG_DC_DREQ               ; Input    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; OTG_DC_IRQ                ; Input    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; OTG_HC_DACK               ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; OTG_HC_DREQ               ; Input    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; OTG_HC_IRQ                ; Input    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; OTG_OE_n                  ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; OTG_RESET_n               ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; OTG_WE_n                  ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; M1_DDR2_addr[0]           ; Output   ; --         ; --                  ; --         ; --          ; --          ; (3) 225 ps    ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; M1_DDR2_addr[1]           ; Output   ; --         ; --                  ; --         ; --          ; --          ; (3) 225 ps    ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; M1_DDR2_addr[2]           ; Output   ; --         ; --                  ; --         ; --          ; --          ; (3) 225 ps    ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; M1_DDR2_addr[3]           ; Output   ; --         ; --                  ; --         ; --          ; --          ; (3) 225 ps    ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; M1_DDR2_addr[4]           ; Output   ; --         ; --                  ; --         ; --          ; --          ; (3) 225 ps    ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; M1_DDR2_addr[5]           ; Output   ; --         ; --                  ; --         ; --          ; --          ; (3) 225 ps    ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; M1_DDR2_addr[6]           ; Output   ; --         ; --                  ; --         ; --          ; --          ; (3) 225 ps    ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; M1_DDR2_addr[7]           ; Output   ; --         ; --                  ; --         ; --          ; --          ; (3) 225 ps    ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; M1_DDR2_addr[8]           ; Output   ; --         ; --                  ; --         ; --          ; --          ; (3) 225 ps    ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; M1_DDR2_addr[9]           ; Output   ; --         ; --                  ; --         ; --          ; --          ; (3) 225 ps    ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; M1_DDR2_addr[10]          ; Output   ; --         ; --                  ; --         ; --          ; --          ; (3) 225 ps    ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; M1_DDR2_addr[11]          ; Output   ; --         ; --                  ; --         ; --          ; --          ; (3) 225 ps    ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; M1_DDR2_addr[12]          ; Output   ; --         ; --                  ; --         ; --          ; --          ; (3) 225 ps    ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; M1_DDR2_addr[13]          ; Output   ; --         ; --                  ; --         ; --          ; --          ; (3) 225 ps    ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; M1_DDR2_addr[14]          ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; M1_DDR2_addr[15]          ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; M1_DDR2_ba[0]             ; Output   ; --         ; --                  ; --         ; --          ; --          ; (3) 225 ps    ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; M1_DDR2_ba[1]             ; Output   ; --         ; --                  ; --         ; --          ; --          ; (3) 225 ps    ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; M1_DDR2_ba[2]             ; Output   ; --         ; --                  ; --         ; --          ; --          ; (3) 225 ps    ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; M1_DDR2_cas_n             ; Output   ; --         ; --                  ; --         ; --          ; --          ; (3) 225 ps    ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; M1_DDR2_cke[0]            ; Output   ; --         ; --                  ; --         ; --          ; --          ; (3) 225 ps    ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; M1_DDR2_cke[1]            ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; M1_DDR2_cs_n[0]           ; Output   ; --         ; --                  ; --         ; --          ; --          ; (3) 225 ps    ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; M1_DDR2_cs_n[1]           ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; M1_DDR2_dm[0]             ; Output   ; --         ; --                  ; --         ; --          ; --          ; (3) 225 ps    ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (1) 122 ps ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; --              ; --                   ;
; M1_DDR2_dm[1]             ; Output   ; --         ; --                  ; --         ; --          ; --          ; (3) 225 ps    ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; --              ; --                   ;
; M1_DDR2_dm[2]             ; Output   ; --         ; --                  ; --         ; --          ; --          ; (3) 225 ps    ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; --              ; --                   ;
; M1_DDR2_dm[3]             ; Output   ; --         ; --                  ; --         ; --          ; --          ; (3) 225 ps    ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (1) 122 ps ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; --              ; --                   ;
; M1_DDR2_dm[4]             ; Output   ; --         ; --                  ; --         ; --          ; --          ; (3) 225 ps    ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; --              ; --                   ;
; M1_DDR2_dm[5]             ; Output   ; --         ; --                  ; --         ; --          ; --          ; (3) 225 ps    ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (1) 122 ps ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; --              ; --                   ;
; M1_DDR2_dm[6]             ; Output   ; --         ; --                  ; --         ; --          ; --          ; (3) 225 ps    ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (1) 122 ps ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; --              ; --                   ;
; M1_DDR2_dm[7]             ; Output   ; --         ; --                  ; --         ; --          ; --          ; (3) 225 ps    ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (1) 122 ps ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; --              ; --                   ;
; M1_DDR2_odt[0]            ; Output   ; --         ; --                  ; --         ; --          ; --          ; (3) 225 ps    ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; M1_DDR2_odt[1]            ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; M1_DDR2_ras_n             ; Output   ; --         ; --                  ; --         ; --          ; --          ; (3) 225 ps    ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; M1_DDR2_SA[0]             ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; M1_DDR2_SA[1]             ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; M1_DDR2_SCL               ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; M1_DDR2_we_n              ; Output   ; --         ; --                  ; --         ; --          ; --          ; (3) 225 ps    ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; D5M_ESETn                 ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; D5M_SCLK                  ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; D5M_STROBE                ; Input    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; D5M_TRIGGER               ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; D5M_XCLKIN                ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; DVI_EDID_WP               ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; DVI_RX_CLK                ; Input    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; DVI_RX_CTL[1]             ; Input    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; DVI_RX_CTL[2]             ; Input    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; DVI_RX_CTL[3]             ; Input    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; DVI_RX_D[0]               ; Input    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; DVI_RX_D[1]               ; Input    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; DVI_RX_D[2]               ; Input    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; DVI_RX_D[3]               ; Input    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; DVI_RX_D[4]               ; Input    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; DVI_RX_D[5]               ; Input    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; DVI_RX_D[6]               ; Input    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; DVI_RX_D[7]               ; Input    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; DVI_RX_D[8]               ; Input    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; DVI_RX_D[9]               ; Input    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; DVI_RX_D[10]              ; Input    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; DVI_RX_D[11]              ; Input    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; DVI_RX_D[12]              ; Input    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; DVI_RX_D[13]              ; Input    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; DVI_RX_D[14]              ; Input    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; DVI_RX_D[15]              ; Input    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; DVI_RX_D[16]              ; Input    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; DVI_RX_D[17]              ; Input    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; DVI_RX_D[18]              ; Input    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; DVI_RX_D[19]              ; Input    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; DVI_RX_D[20]              ; Input    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; DVI_RX_D[21]              ; Input    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; DVI_RX_D[22]              ; Input    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; DVI_RX_D[23]              ; Input    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; DVI_RX_DE                 ; Input    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; DVI_RX_HS                 ; Input    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; DVI_RX_SCDT               ; Input    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; DVI_RX_VS                 ; Input    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; DVI_TX_CLK                ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; DVI_TX_CTL[1]             ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; DVI_TX_CTL[2]             ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; DVI_TX_CTL[3]             ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; DVI_TX_D[0]               ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; DVI_TX_D[1]               ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; DVI_TX_D[2]               ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; DVI_TX_D[3]               ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; DVI_TX_D[4]               ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; DVI_TX_D[5]               ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; DVI_TX_D[6]               ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; DVI_TX_D[7]               ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; DVI_TX_D[8]               ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; DVI_TX_D[9]               ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; DVI_TX_D[10]              ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; DVI_TX_D[11]              ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; DVI_TX_D[12]              ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; DVI_TX_D[13]              ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; DVI_TX_D[14]              ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; DVI_TX_D[15]              ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; DVI_TX_D[16]              ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; DVI_TX_D[17]              ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; DVI_TX_D[18]              ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; DVI_TX_D[19]              ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; DVI_TX_D[20]              ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; DVI_TX_D[21]              ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; DVI_TX_D[22]              ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; DVI_TX_D[23]              ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; DVI_TX_DE                 ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; DVI_TX_DKEN               ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; DVI_TX_HS                 ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; DVI_TX_HTPLG              ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; DVI_TX_ISEL               ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; DVI_TX_MSEN               ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; DVI_TX_PD_N               ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; DVI_TX_SCL                ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; DVI_TX_VS                 ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; HSMC_SCL                  ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; EXT_IO                    ; Bidir    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; TEMP_SMDAT                ; Bidir    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; EEP_SDA                   ; Bidir    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; SD_CMD                    ; Bidir    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; SD_DAT[0]                 ; Bidir    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; SD_DAT[1]                 ; Bidir    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; SD_DAT[2]                 ; Bidir    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; SD_DAT[3]                 ; Bidir    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; ETH_MDIO[0]               ; Bidir    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; ETH_MDIO[1]               ; Bidir    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; ETH_MDIO[2]               ; Bidir    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; ETH_MDIO[3]               ; Bidir    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; ETH_PSE_SDA               ; Bidir    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; FSM_D[0]                  ; Bidir    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; FSM_D[1]                  ; Bidir    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; FSM_D[2]                  ; Bidir    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; FSM_D[3]                  ; Bidir    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; FSM_D[4]                  ; Bidir    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; FSM_D[5]                  ; Bidir    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; FSM_D[6]                  ; Bidir    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; FSM_D[7]                  ; Bidir    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; FSM_D[8]                  ; Bidir    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; FSM_D[9]                  ; Bidir    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; FSM_D[10]                 ; Bidir    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; FSM_D[11]                 ; Bidir    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; FSM_D[12]                 ; Bidir    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; FSM_D[13]                 ; Bidir    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; FSM_D[14]                 ; Bidir    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; FSM_D[15]                 ; Bidir    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; OTG_D[0]                  ; Bidir    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; OTG_D[1]                  ; Bidir    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; OTG_D[2]                  ; Bidir    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; OTG_D[3]                  ; Bidir    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; OTG_D[4]                  ; Bidir    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; OTG_D[5]                  ; Bidir    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; OTG_D[6]                  ; Bidir    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; OTG_D[7]                  ; Bidir    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; OTG_D[8]                  ; Bidir    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; OTG_D[9]                  ; Bidir    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; OTG_D[10]                 ; Bidir    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; OTG_D[11]                 ; Bidir    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; OTG_D[12]                 ; Bidir    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; OTG_D[13]                 ; Bidir    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; OTG_D[14]                 ; Bidir    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; OTG_D[15]                 ; Bidir    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; OTG_D[16]                 ; Bidir    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; OTG_D[17]                 ; Bidir    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; OTG_D[18]                 ; Bidir    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; OTG_D[19]                 ; Bidir    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; OTG_D[20]                 ; Bidir    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; OTG_D[21]                 ; Bidir    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; OTG_D[22]                 ; Bidir    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; OTG_D[23]                 ; Bidir    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; OTG_D[24]                 ; Bidir    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; OTG_D[25]                 ; Bidir    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; OTG_D[26]                 ; Bidir    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; OTG_D[27]                 ; Bidir    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; OTG_D[28]                 ; Bidir    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; OTG_D[29]                 ; Bidir    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; OTG_D[30]                 ; Bidir    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; OTG_D[31]                 ; Bidir    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; M1_DDR2_SDA               ; Bidir    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; DVI_RX_DDCSCL             ; Bidir    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; DVI_RX_DDCSDA             ; Bidir    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; DVI_TX_DDCSCL             ; Bidir    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; DVI_TX_DDCSDA             ; Bidir    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; HSMC_SDA                  ; Bidir    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; MAX_I2C_SDAT              ; Bidir    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; --        ; --        ; --              ; --                   ;
; M1_DDR2_clk[0]            ; Bidir    ; (0) 134 ps ; (0) 0 ps            ; (0) 201 ps ; (0) 81 ps   ; --          ; (2) 146 ps    ; --        ; --                  ; (0) 43 ps  ; (0) 43 ps   ; (1) 128 ps ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; --              ; --                   ;
; M1_DDR2_clk[1]            ; Bidir    ; --         ; --                  ; --         ; --          ; --          ; (2) 146 ps    ; --        ; --                  ; --         ; --          ; (1) 128 ps ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; --              ; --                   ;
; M1_DDR2_clk_n[0]          ; Bidir    ; (0) 134 ps ; (0) 0 ps            ; (0) 201 ps ; (0) 81 ps   ; --          ; (2) 146 ps    ; --        ; --                  ; (0) 43 ps  ; (0) 43 ps   ; (1) 128 ps ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; --              ; --                   ;
; M1_DDR2_clk_n[1]          ; Bidir    ; --         ; --                  ; --         ; --          ; --          ; (2) 146 ps    ; --        ; --                  ; --         ; --          ; (1) 128 ps ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; --              ; --                   ;
; M1_DDR2_dq[0]             ; Bidir    ; (0) 134 ps ; (0) 0 ps            ; (5) 371 ps ; (0) 81 ps   ; --          ; (3) 225 ps    ; --        ; --                  ; (0) 43 ps  ; (0) 43 ps   ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; --              ; --                   ;
; M1_DDR2_dq[1]             ; Bidir    ; (0) 134 ps ; (0) 0 ps            ; (7) 438 ps ; (0) 81 ps   ; --          ; (3) 225 ps    ; --        ; --                  ; (0) 43 ps  ; (0) 43 ps   ; (0) 95 ps  ; (0) 0 ps            ; (1) 122 ps ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; --              ; --                   ;
; M1_DDR2_dq[2]             ; Bidir    ; (0) 134 ps ; (0) 0 ps            ; (6) 405 ps ; (0) 81 ps   ; --          ; (3) 225 ps    ; --        ; --                  ; (0) 43 ps  ; (0) 43 ps   ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; --              ; --                   ;
; M1_DDR2_dq[3]             ; Bidir    ; (0) 134 ps ; (0) 0 ps            ; (6) 405 ps ; (0) 81 ps   ; --          ; (3) 225 ps    ; --        ; --                  ; (0) 43 ps  ; (0) 43 ps   ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; --              ; --                   ;
; M1_DDR2_dq[4]             ; Bidir    ; (0) 134 ps ; (0) 0 ps            ; (7) 438 ps ; (0) 81 ps   ; --          ; (3) 225 ps    ; --        ; --                  ; (0) 43 ps  ; (0) 43 ps   ; (0) 95 ps  ; (0) 0 ps            ; (1) 122 ps ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; --              ; --                   ;
; M1_DDR2_dq[5]             ; Bidir    ; (0) 134 ps ; (0) 0 ps            ; (7) 438 ps ; (0) 81 ps   ; --          ; (3) 225 ps    ; --        ; --                  ; (0) 43 ps  ; (0) 43 ps   ; (0) 95 ps  ; (0) 0 ps            ; (1) 122 ps ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; --              ; --                   ;
; M1_DDR2_dq[6]             ; Bidir    ; (0) 134 ps ; (0) 0 ps            ; (7) 438 ps ; (0) 81 ps   ; --          ; (3) 225 ps    ; --        ; --                  ; (0) 43 ps  ; (0) 43 ps   ; (0) 95 ps  ; (0) 0 ps            ; (1) 122 ps ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; --              ; --                   ;
; M1_DDR2_dq[7]             ; Bidir    ; (0) 134 ps ; (0) 0 ps            ; (7) 438 ps ; (0) 81 ps   ; --          ; (3) 225 ps    ; --        ; --                  ; (0) 43 ps  ; (0) 43 ps   ; (0) 95 ps  ; (0) 0 ps            ; (1) 122 ps ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; --              ; --                   ;
; M1_DDR2_dq[8]             ; Bidir    ; (0) 134 ps ; (0) 0 ps            ; (7) 438 ps ; (0) 81 ps   ; --          ; (3) 225 ps    ; --        ; --                  ; (0) 43 ps  ; (0) 43 ps   ; (0) 95 ps  ; (0) 0 ps            ; (1) 122 ps ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; --              ; --                   ;
; M1_DDR2_dq[9]             ; Bidir    ; (0) 134 ps ; (0) 0 ps            ; (6) 405 ps ; (0) 81 ps   ; --          ; (3) 225 ps    ; --        ; --                  ; (0) 43 ps  ; (0) 43 ps   ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; --              ; --                   ;
; M1_DDR2_dq[10]            ; Bidir    ; (0) 134 ps ; (0) 0 ps            ; (7) 438 ps ; (0) 81 ps   ; --          ; (3) 225 ps    ; --        ; --                  ; (0) 43 ps  ; (0) 43 ps   ; (0) 95 ps  ; (0) 0 ps            ; (1) 122 ps ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; --              ; --                   ;
; M1_DDR2_dq[11]            ; Bidir    ; (0) 134 ps ; (0) 0 ps            ; (7) 438 ps ; (0) 81 ps   ; --          ; (3) 225 ps    ; --        ; --                  ; (0) 43 ps  ; (0) 43 ps   ; (0) 95 ps  ; (0) 0 ps            ; (1) 122 ps ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; --              ; --                   ;
; M1_DDR2_dq[12]            ; Bidir    ; (0) 134 ps ; (0) 0 ps            ; (7) 438 ps ; (0) 81 ps   ; --          ; (3) 225 ps    ; --        ; --                  ; (0) 43 ps  ; (0) 43 ps   ; (0) 95 ps  ; (0) 0 ps            ; (1) 122 ps ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; --              ; --                   ;
; M1_DDR2_dq[13]            ; Bidir    ; (0) 134 ps ; (0) 0 ps            ; (7) 438 ps ; (0) 81 ps   ; --          ; (3) 225 ps    ; --        ; --                  ; (0) 43 ps  ; (0) 43 ps   ; (0) 95 ps  ; (0) 0 ps            ; (1) 122 ps ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; --              ; --                   ;
; M1_DDR2_dq[14]            ; Bidir    ; (0) 134 ps ; (0) 0 ps            ; (7) 438 ps ; (0) 81 ps   ; --          ; (3) 225 ps    ; --        ; --                  ; (0) 43 ps  ; (0) 43 ps   ; (0) 95 ps  ; (0) 0 ps            ; (1) 122 ps ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; --              ; --                   ;
; M1_DDR2_dq[15]            ; Bidir    ; (0) 134 ps ; (0) 0 ps            ; (5) 371 ps ; (0) 81 ps   ; --          ; (3) 225 ps    ; --        ; --                  ; (0) 43 ps  ; (0) 43 ps   ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; --              ; --                   ;
; M1_DDR2_dq[16]            ; Bidir    ; (0) 134 ps ; (0) 0 ps            ; (7) 438 ps ; (0) 81 ps   ; --          ; (3) 225 ps    ; --        ; --                  ; (0) 43 ps  ; (0) 43 ps   ; (0) 95 ps  ; (0) 0 ps            ; (1) 122 ps ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; --              ; --                   ;
; M1_DDR2_dq[17]            ; Bidir    ; (0) 134 ps ; (0) 0 ps            ; (7) 438 ps ; (0) 81 ps   ; --          ; (3) 225 ps    ; --        ; --                  ; (0) 43 ps  ; (0) 43 ps   ; (0) 95 ps  ; (0) 0 ps            ; (1) 122 ps ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; --              ; --                   ;
; M1_DDR2_dq[18]            ; Bidir    ; (0) 134 ps ; (0) 0 ps            ; (7) 438 ps ; (0) 81 ps   ; --          ; (3) 225 ps    ; --        ; --                  ; (0) 43 ps  ; (0) 43 ps   ; (0) 95 ps  ; (0) 0 ps            ; (1) 122 ps ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; --              ; --                   ;
; M1_DDR2_dq[19]            ; Bidir    ; (0) 134 ps ; (0) 0 ps            ; (5) 371 ps ; (0) 81 ps   ; --          ; (3) 225 ps    ; --        ; --                  ; (0) 43 ps  ; (0) 43 ps   ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; --              ; --                   ;
; M1_DDR2_dq[20]            ; Bidir    ; (0) 134 ps ; (0) 0 ps            ; (7) 438 ps ; (0) 81 ps   ; --          ; (3) 225 ps    ; --        ; --                  ; (0) 43 ps  ; (0) 43 ps   ; (0) 95 ps  ; (0) 0 ps            ; (1) 122 ps ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; --              ; --                   ;
; M1_DDR2_dq[21]            ; Bidir    ; (0) 134 ps ; (0) 0 ps            ; (7) 438 ps ; (0) 81 ps   ; --          ; (3) 225 ps    ; --        ; --                  ; (0) 43 ps  ; (0) 43 ps   ; (0) 95 ps  ; (0) 0 ps            ; (1) 122 ps ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; --              ; --                   ;
; M1_DDR2_dq[22]            ; Bidir    ; (0) 134 ps ; (0) 0 ps            ; (6) 405 ps ; (0) 81 ps   ; --          ; (3) 225 ps    ; --        ; --                  ; (0) 43 ps  ; (0) 43 ps   ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; --              ; --                   ;
; M1_DDR2_dq[23]            ; Bidir    ; (0) 134 ps ; (0) 0 ps            ; (7) 438 ps ; (0) 81 ps   ; --          ; (3) 225 ps    ; --        ; --                  ; (0) 43 ps  ; (0) 43 ps   ; (0) 95 ps  ; (0) 0 ps            ; (1) 122 ps ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; --              ; --                   ;
; M1_DDR2_dq[24]            ; Bidir    ; (0) 134 ps ; (0) 0 ps            ; (7) 438 ps ; (0) 81 ps   ; --          ; (3) 225 ps    ; --        ; --                  ; (0) 43 ps  ; (0) 43 ps   ; (0) 95 ps  ; (0) 0 ps            ; (1) 122 ps ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; --              ; --                   ;
; M1_DDR2_dq[25]            ; Bidir    ; (0) 134 ps ; (0) 0 ps            ; (6) 405 ps ; (0) 81 ps   ; --          ; (3) 225 ps    ; --        ; --                  ; (0) 43 ps  ; (0) 43 ps   ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; --              ; --                   ;
; M1_DDR2_dq[26]            ; Bidir    ; (0) 134 ps ; (0) 0 ps            ; (5) 371 ps ; (0) 81 ps   ; --          ; (3) 225 ps    ; --        ; --                  ; (0) 43 ps  ; (0) 43 ps   ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; --              ; --                   ;
; M1_DDR2_dq[27]            ; Bidir    ; (0) 134 ps ; (0) 0 ps            ; (7) 438 ps ; (0) 81 ps   ; --          ; (3) 225 ps    ; --        ; --                  ; (0) 43 ps  ; (0) 43 ps   ; (0) 95 ps  ; (0) 0 ps            ; (1) 122 ps ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; --              ; --                   ;
; M1_DDR2_dq[28]            ; Bidir    ; (0) 134 ps ; (0) 0 ps            ; (7) 438 ps ; (0) 81 ps   ; --          ; (3) 225 ps    ; --        ; --                  ; (0) 43 ps  ; (0) 43 ps   ; (0) 95 ps  ; (0) 0 ps            ; (1) 122 ps ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; --              ; --                   ;
; M1_DDR2_dq[29]            ; Bidir    ; (0) 134 ps ; (0) 0 ps            ; (6) 405 ps ; (0) 81 ps   ; --          ; (3) 225 ps    ; --        ; --                  ; (0) 43 ps  ; (0) 43 ps   ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; --              ; --                   ;
; M1_DDR2_dq[30]            ; Bidir    ; (0) 134 ps ; (0) 0 ps            ; (7) 438 ps ; (0) 81 ps   ; --          ; (3) 225 ps    ; --        ; --                  ; (0) 43 ps  ; (0) 43 ps   ; (0) 95 ps  ; (0) 0 ps            ; (1) 122 ps ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; --              ; --                   ;
; M1_DDR2_dq[31]            ; Bidir    ; (0) 134 ps ; (0) 0 ps            ; (7) 438 ps ; (0) 81 ps   ; --          ; (3) 225 ps    ; --        ; --                  ; (0) 43 ps  ; (0) 43 ps   ; (0) 95 ps  ; (0) 0 ps            ; (1) 122 ps ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; --              ; --                   ;
; M1_DDR2_dq[32]            ; Bidir    ; (0) 134 ps ; (0) 0 ps            ; (6) 405 ps ; (0) 81 ps   ; --          ; (3) 225 ps    ; --        ; --                  ; (0) 43 ps  ; (0) 43 ps   ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; --              ; --                   ;
; M1_DDR2_dq[33]            ; Bidir    ; (0) 134 ps ; (0) 0 ps            ; (7) 438 ps ; (0) 81 ps   ; --          ; (3) 225 ps    ; --        ; --                  ; (0) 43 ps  ; (0) 43 ps   ; (0) 95 ps  ; (0) 0 ps            ; (1) 122 ps ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; --              ; --                   ;
; M1_DDR2_dq[34]            ; Bidir    ; (0) 134 ps ; (0) 0 ps            ; (7) 438 ps ; (0) 81 ps   ; --          ; (3) 225 ps    ; --        ; --                  ; (0) 43 ps  ; (0) 43 ps   ; (0) 95 ps  ; (0) 0 ps            ; (1) 122 ps ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; --              ; --                   ;
; M1_DDR2_dq[35]            ; Bidir    ; (0) 134 ps ; (0) 0 ps            ; (7) 438 ps ; (0) 81 ps   ; --          ; (3) 225 ps    ; --        ; --                  ; (0) 43 ps  ; (0) 43 ps   ; (0) 95 ps  ; (0) 0 ps            ; (1) 122 ps ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; --              ; --                   ;
; M1_DDR2_dq[36]            ; Bidir    ; (0) 134 ps ; (0) 0 ps            ; (7) 438 ps ; (0) 81 ps   ; --          ; (3) 225 ps    ; --        ; --                  ; (0) 43 ps  ; (0) 43 ps   ; (0) 95 ps  ; (0) 0 ps            ; (1) 122 ps ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; --              ; --                   ;
; M1_DDR2_dq[37]            ; Bidir    ; (0) 134 ps ; (0) 0 ps            ; (7) 438 ps ; (0) 81 ps   ; --          ; (3) 225 ps    ; --        ; --                  ; (0) 43 ps  ; (0) 43 ps   ; (0) 95 ps  ; (0) 0 ps            ; (1) 122 ps ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; --              ; --                   ;
; M1_DDR2_dq[38]            ; Bidir    ; (0) 134 ps ; (0) 0 ps            ; (5) 371 ps ; (0) 81 ps   ; --          ; (3) 225 ps    ; --        ; --                  ; (0) 43 ps  ; (0) 43 ps   ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; --              ; --                   ;
; M1_DDR2_dq[39]            ; Bidir    ; (0) 134 ps ; (0) 0 ps            ; (7) 438 ps ; (0) 81 ps   ; --          ; (3) 225 ps    ; --        ; --                  ; (0) 43 ps  ; (0) 43 ps   ; (0) 95 ps  ; (0) 0 ps            ; (1) 122 ps ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; --              ; --                   ;
; M1_DDR2_dq[40]            ; Bidir    ; (0) 134 ps ; (0) 0 ps            ; (6) 405 ps ; (0) 81 ps   ; --          ; (3) 225 ps    ; --        ; --                  ; (0) 43 ps  ; (0) 43 ps   ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; --              ; --                   ;
; M1_DDR2_dq[41]            ; Bidir    ; (0) 134 ps ; (0) 0 ps            ; (7) 438 ps ; (0) 81 ps   ; --          ; (3) 225 ps    ; --        ; --                  ; (0) 43 ps  ; (0) 43 ps   ; (0) 95 ps  ; (0) 0 ps            ; (1) 122 ps ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; --              ; --                   ;
; M1_DDR2_dq[42]            ; Bidir    ; (0) 134 ps ; (0) 0 ps            ; (5) 371 ps ; (0) 81 ps   ; --          ; (3) 225 ps    ; --        ; --                  ; (0) 43 ps  ; (0) 43 ps   ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; --              ; --                   ;
; M1_DDR2_dq[43]            ; Bidir    ; (0) 134 ps ; (0) 0 ps            ; (7) 438 ps ; (0) 81 ps   ; --          ; (3) 225 ps    ; --        ; --                  ; (0) 43 ps  ; (0) 43 ps   ; (0) 95 ps  ; (0) 0 ps            ; (1) 122 ps ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; --              ; --                   ;
; M1_DDR2_dq[44]            ; Bidir    ; (0) 134 ps ; (0) 0 ps            ; (7) 438 ps ; (0) 81 ps   ; --          ; (3) 225 ps    ; --        ; --                  ; (0) 43 ps  ; (0) 43 ps   ; (0) 95 ps  ; (0) 0 ps            ; (1) 122 ps ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; --              ; --                   ;
; M1_DDR2_dq[45]            ; Bidir    ; (0) 134 ps ; (0) 0 ps            ; (6) 405 ps ; (0) 81 ps   ; --          ; (3) 225 ps    ; --        ; --                  ; (0) 43 ps  ; (0) 43 ps   ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; --              ; --                   ;
; M1_DDR2_dq[46]            ; Bidir    ; (0) 134 ps ; (0) 0 ps            ; (7) 438 ps ; (0) 81 ps   ; --          ; (3) 225 ps    ; --        ; --                  ; (0) 43 ps  ; (0) 43 ps   ; (0) 95 ps  ; (0) 0 ps            ; (1) 122 ps ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; --              ; --                   ;
; M1_DDR2_dq[47]            ; Bidir    ; (0) 134 ps ; (0) 0 ps            ; (7) 438 ps ; (0) 81 ps   ; --          ; (3) 225 ps    ; --        ; --                  ; (0) 43 ps  ; (0) 43 ps   ; (0) 95 ps  ; (0) 0 ps            ; (1) 122 ps ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; --              ; --                   ;
; M1_DDR2_dq[48]            ; Bidir    ; (0) 134 ps ; (0) 0 ps            ; (7) 438 ps ; (0) 81 ps   ; --          ; (3) 225 ps    ; --        ; --                  ; (0) 43 ps  ; (0) 43 ps   ; (0) 95 ps  ; (0) 0 ps            ; (1) 122 ps ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; --              ; --                   ;
; M1_DDR2_dq[49]            ; Bidir    ; (0) 134 ps ; (0) 0 ps            ; (7) 438 ps ; (0) 81 ps   ; --          ; (3) 225 ps    ; --        ; --                  ; (0) 43 ps  ; (0) 43 ps   ; (0) 95 ps  ; (0) 0 ps            ; (1) 122 ps ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; --              ; --                   ;
; M1_DDR2_dq[50]            ; Bidir    ; (0) 134 ps ; (0) 0 ps            ; (7) 438 ps ; (0) 81 ps   ; --          ; (3) 225 ps    ; --        ; --                  ; (0) 43 ps  ; (0) 43 ps   ; (0) 95 ps  ; (0) 0 ps            ; (1) 122 ps ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; --              ; --                   ;
; M1_DDR2_dq[51]            ; Bidir    ; (0) 134 ps ; (0) 0 ps            ; (7) 438 ps ; (0) 81 ps   ; --          ; (3) 225 ps    ; --        ; --                  ; (0) 43 ps  ; (0) 43 ps   ; (0) 95 ps  ; (0) 0 ps            ; (1) 122 ps ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; --              ; --                   ;
; M1_DDR2_dq[52]            ; Bidir    ; (0) 134 ps ; (0) 0 ps            ; (6) 405 ps ; (0) 81 ps   ; --          ; (3) 225 ps    ; --        ; --                  ; (0) 43 ps  ; (0) 43 ps   ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; --              ; --                   ;
; M1_DDR2_dq[53]            ; Bidir    ; (0) 134 ps ; (0) 0 ps            ; (6) 405 ps ; (0) 81 ps   ; --          ; (3) 225 ps    ; --        ; --                  ; (0) 43 ps  ; (0) 43 ps   ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; --              ; --                   ;
; M1_DDR2_dq[54]            ; Bidir    ; (0) 134 ps ; (0) 0 ps            ; (5) 371 ps ; (0) 81 ps   ; --          ; (3) 225 ps    ; --        ; --                  ; (0) 43 ps  ; (0) 43 ps   ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; --              ; --                   ;
; M1_DDR2_dq[55]            ; Bidir    ; (0) 134 ps ; (0) 0 ps            ; (7) 438 ps ; (0) 81 ps   ; --          ; (3) 225 ps    ; --        ; --                  ; (0) 43 ps  ; (0) 43 ps   ; (0) 95 ps  ; (0) 0 ps            ; (1) 122 ps ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; --              ; --                   ;
; M1_DDR2_dq[56]            ; Bidir    ; (0) 134 ps ; (0) 0 ps            ; (7) 438 ps ; (0) 81 ps   ; --          ; (3) 225 ps    ; --        ; --                  ; (0) 43 ps  ; (0) 43 ps   ; (0) 95 ps  ; (0) 0 ps            ; (1) 122 ps ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; --              ; --                   ;
; M1_DDR2_dq[57]            ; Bidir    ; (0) 134 ps ; (0) 0 ps            ; (7) 438 ps ; (0) 81 ps   ; --          ; (3) 225 ps    ; --        ; --                  ; (0) 43 ps  ; (0) 43 ps   ; (0) 95 ps  ; (0) 0 ps            ; (1) 122 ps ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; --              ; --                   ;
; M1_DDR2_dq[58]            ; Bidir    ; (0) 134 ps ; (0) 0 ps            ; (7) 438 ps ; (0) 81 ps   ; --          ; (3) 225 ps    ; --        ; --                  ; (0) 43 ps  ; (0) 43 ps   ; (0) 95 ps  ; (0) 0 ps            ; (1) 122 ps ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; --              ; --                   ;
; M1_DDR2_dq[59]            ; Bidir    ; (0) 134 ps ; (0) 0 ps            ; (7) 438 ps ; (0) 81 ps   ; --          ; (3) 225 ps    ; --        ; --                  ; (0) 43 ps  ; (0) 43 ps   ; (0) 95 ps  ; (0) 0 ps            ; (1) 122 ps ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; --              ; --                   ;
; M1_DDR2_dq[60]            ; Bidir    ; (0) 134 ps ; (0) 0 ps            ; (6) 405 ps ; (0) 81 ps   ; --          ; (3) 225 ps    ; --        ; --                  ; (0) 43 ps  ; (0) 43 ps   ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; --              ; --                   ;
; M1_DDR2_dq[61]            ; Bidir    ; (0) 134 ps ; (0) 0 ps            ; (6) 405 ps ; (0) 81 ps   ; --          ; (3) 225 ps    ; --        ; --                  ; (0) 43 ps  ; (0) 43 ps   ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; --              ; --                   ;
; M1_DDR2_dq[62]            ; Bidir    ; (0) 134 ps ; (0) 0 ps            ; (7) 438 ps ; (0) 81 ps   ; --          ; (3) 225 ps    ; --        ; --                  ; (0) 43 ps  ; (0) 43 ps   ; (0) 95 ps  ; (0) 0 ps            ; (1) 122 ps ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; --              ; --                   ;
; M1_DDR2_dq[63]            ; Bidir    ; (0) 134 ps ; (0) 0 ps            ; (5) 371 ps ; (0) 81 ps   ; --          ; (3) 225 ps    ; --        ; --                  ; (0) 43 ps  ; (0) 43 ps   ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; --              ; --                   ;
; M1_DDR2_dqs[0]            ; Bidir    ; --         ; --                  ; --         ; --          ; --          ; (2) 146 ps    ; (0) 96 ps ; (0) 0 ps            ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; (0) 99 ps       ; (0) 0 ps             ;
; M1_DDR2_dqs[1]            ; Bidir    ; --         ; --                  ; --         ; --          ; --          ; (2) 146 ps    ; (0) 96 ps ; (0) 0 ps            ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; (0) 99 ps       ; (0) 0 ps             ;
; M1_DDR2_dqs[2]            ; Bidir    ; --         ; --                  ; --         ; --          ; --          ; (2) 146 ps    ; (0) 96 ps ; (0) 0 ps            ; --         ; --          ; (1) 128 ps ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; (0) 99 ps       ; (0) 0 ps             ;
; M1_DDR2_dqs[3]            ; Bidir    ; --         ; --                  ; --         ; --          ; --          ; (2) 146 ps    ; (0) 96 ps ; (0) 0 ps            ; --         ; --          ; (1) 128 ps ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; (0) 99 ps       ; (0) 0 ps             ;
; M1_DDR2_dqs[4]            ; Bidir    ; --         ; --                  ; --         ; --          ; --          ; (2) 146 ps    ; (0) 96 ps ; (0) 0 ps            ; --         ; --          ; (1) 128 ps ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; (0) 99 ps       ; (0) 0 ps             ;
; M1_DDR2_dqs[5]            ; Bidir    ; --         ; --                  ; --         ; --          ; --          ; (2) 146 ps    ; (0) 96 ps ; (0) 0 ps            ; --         ; --          ; (1) 128 ps ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; (0) 99 ps       ; (0) 0 ps             ;
; M1_DDR2_dqs[6]            ; Bidir    ; --         ; --                  ; --         ; --          ; --          ; (2) 146 ps    ; (0) 96 ps ; (0) 0 ps            ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; (0) 99 ps       ; (0) 0 ps             ;
; M1_DDR2_dqs[7]            ; Bidir    ; --         ; --                  ; --         ; --          ; --          ; (2) 146 ps    ; (0) 96 ps ; (0) 0 ps            ; --         ; --          ; (1) 128 ps ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; (0) 99 ps       ; (0) 0 ps             ;
; M1_DDR2_dqsn[0]           ; Bidir    ; --         ; --                  ; (0) 201 ps ; (0) 81 ps   ; --          ; (2) 146 ps    ; (0) 96 ps ; (0) 0 ps            ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; (0) 99 ps       ; (0) 0 ps             ;
; M1_DDR2_dqsn[1]           ; Bidir    ; --         ; --                  ; (0) 201 ps ; (0) 81 ps   ; --          ; (2) 146 ps    ; (0) 96 ps ; (0) 0 ps            ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; (0) 99 ps       ; (0) 0 ps             ;
; M1_DDR2_dqsn[2]           ; Bidir    ; --         ; --                  ; (0) 201 ps ; (0) 81 ps   ; --          ; (2) 146 ps    ; (0) 96 ps ; (0) 0 ps            ; --         ; --          ; (1) 128 ps ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; (0) 99 ps       ; (0) 0 ps             ;
; M1_DDR2_dqsn[3]           ; Bidir    ; --         ; --                  ; (0) 201 ps ; (0) 81 ps   ; --          ; (2) 146 ps    ; (0) 96 ps ; (0) 0 ps            ; --         ; --          ; (1) 128 ps ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; (0) 99 ps       ; (0) 0 ps             ;
; M1_DDR2_dqsn[4]           ; Bidir    ; --         ; --                  ; (0) 201 ps ; (0) 81 ps   ; --          ; (2) 146 ps    ; (0) 96 ps ; (0) 0 ps            ; --         ; --          ; (1) 128 ps ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; (0) 99 ps       ; (0) 0 ps             ;
; M1_DDR2_dqsn[5]           ; Bidir    ; --         ; --                  ; (0) 201 ps ; (0) 81 ps   ; --          ; (2) 146 ps    ; (0) 96 ps ; (0) 0 ps            ; --         ; --          ; (1) 128 ps ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; (0) 99 ps       ; (0) 0 ps             ;
; M1_DDR2_dqsn[6]           ; Bidir    ; --         ; --                  ; (0) 201 ps ; (0) 81 ps   ; --          ; (2) 146 ps    ; (0) 96 ps ; (0) 0 ps            ; --         ; --          ; (0) 95 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; (0) 99 ps       ; (0) 0 ps             ;
; M1_DDR2_dqsn[7]           ; Bidir    ; --         ; --                  ; (0) 201 ps ; (0) 81 ps   ; --          ; (2) 146 ps    ; (0) 96 ps ; (0) 0 ps            ; --         ; --          ; (1) 128 ps ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; (0) 95 ps ; (0) 89 ps ; (0) 99 ps       ; (0) 0 ps             ;
; D5M_SDATA                 ; Bidir    ; --         ; --                  ; (0) 222 ps ; --          ; (7) 1849 ps ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; --        ; --        ; --              ; --                   ;
; DVI_TX_SDA                ; Bidir    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; (0) 89 ps ; (0) 0 ps               ; --        ; --        ; --              ; --                   ;
; SW[0]                     ; Input    ; --         ; --                  ; (0) 222 ps ; --          ; (7) 1849 ps ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; OSC_50_BANK2              ; Input    ; --         ; --                  ; (0) 222 ps ; (0) 81 ps   ; (0) 81 ps   ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; BUTTON[0]                 ; Input    ; --         ; --                  ; (0) 222 ps ; (7) 1849 ps ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; D5M_PIXLCLK               ; Input    ; --         ; --                  ; (0) 222 ps ; (0) 81 ps   ; (0) 81 ps   ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; D5M_FVAL                  ; Input    ; --         ; --                  ; (0) 222 ps ; --          ; (7) 1849 ps ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; BUTTON[2]                 ; Input    ; --         ; --                  ; (0) 222 ps ; --          ; (7) 1849 ps ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; BUTTON[3]                 ; Input    ; --         ; --                  ; (0) 222 ps ; (7) 1849 ps ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; BUTTON[1]                 ; Input    ; --         ; --                  ; (0) 222 ps ; (7) 1849 ps ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; SLIDE_SW[1]               ; Input    ; --         ; --                  ; (0) 222 ps ; --          ; (7) 1849 ps ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; SLIDE_SW[0]               ; Input    ; --         ; --                  ; (0) 222 ps ; --          ; (7) 1849 ps ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; D5M_LVAL                  ; Input    ; --         ; --                  ; (0) 222 ps ; (7) 1849 ps ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; D5M_D[2]                  ; Input    ; --         ; --                  ; (0) 222 ps ; --          ; (7) 1849 ps ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; D5M_D[3]                  ; Input    ; --         ; --                  ; (0) 222 ps ; (7) 1849 ps ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; D5M_D[4]                  ; Input    ; --         ; --                  ; (0) 222 ps ; (7) 1849 ps ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; D5M_D[5]                  ; Input    ; --         ; --                  ; (0) 222 ps ; (7) 1849 ps ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; D5M_D[6]                  ; Input    ; --         ; --                  ; (0) 222 ps ; (7) 1849 ps ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; D5M_D[7]                  ; Input    ; --         ; --                  ; (0) 222 ps ; (7) 1849 ps ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; D5M_D[8]                  ; Input    ; --         ; --                  ; (0) 222 ps ; --          ; (7) 1849 ps ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; D5M_D[9]                  ; Input    ; --         ; --                  ; (0) 222 ps ; (7) 1849 ps ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; D5M_D[10]                 ; Input    ; --         ; --                  ; (0) 222 ps ; (7) 1849 ps ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; D5M_D[11]                 ; Input    ; --         ; --                  ; (0) 222 ps ; (7) 1849 ps ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; D5M_D[1]                  ; Input    ; --         ; --                  ; (0) 222 ps ; (7) 1849 ps ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; D5M_D[0]                  ; Input    ; --         ; --                  ; (0) 222 ps ; --          ; (7) 1849 ps ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; PLL_CLKIN_p(n)            ; Input    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; SMA_CLKIN_p(n)            ; Input    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; SMA_CLKOUT_p(n)           ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (1) 128 ps ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; ETH_RX_p[0](n)            ; Input    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; ETH_RX_p[1](n)            ; Input    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; ETH_RX_p[2](n)            ; Input    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; ETH_RX_p[3](n)            ; Input    ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; ETH_TX_p[0](n)            ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; ETH_TX_p[1](n)            ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; ETH_TX_p[2](n)            ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; ETH_TX_p[3](n)            ; Output   ; --         ; --                  ; --         ; --          ; --          ; --            ; --        ; --                  ; --         ; --          ; (0) 96 ps  ; (0) 0 ps            ; (0) 89 ps  ; (0) 0 ps            ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; termination_blk0~_rup_pad ; Input    ; --         ; --                  ; (0) 201 ps ; (0) 81 ps   ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
; termination_blk0~_rdn_pad ; Input    ; --         ; --                  ; (0) 201 ps ; (0) 81 ps   ; --          ; --            ; --        ; --                  ; --         ; --          ; --         ; --                  ; --         ; --                  ; --        ; --                     ; --        ; --        ; --              ; --                   ;
+---------------------------+----------+------------+---------------------+------------+-------------+-------------+---------------+-----------+---------------------+------------+-------------+------------+---------------------+------------+---------------------+-----------+------------------------+-----------+-----------+-----------------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                                                        ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; GCLKIN                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; OSC_50_BANK3                                                                                                                                                                                                                                                                                               ;                   ;         ;
; OSC_50_BANK4                                                                                                                                                                                                                                                                                               ;                   ;         ;
; OSC_50_BANK5                                                                                                                                                                                                                                                                                               ;                   ;         ;
; OSC_50_BANK6                                                                                                                                                                                                                                                                                               ;                   ;         ;
; OSC_50_BANK7                                                                                                                                                                                                                                                                                               ;                   ;         ;
; PLL_CLKIN_p                                                                                                                                                                                                                                                                                                ;                   ;         ;
; SMA_CLKIN_p                                                                                                                                                                                                                                                                                                ;                   ;         ;
; CPU_RESET_n                                                                                                                                                                                                                                                                                                ;                   ;         ;
; SW[1]                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; SW[2]                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; SW[3]                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; SW[4]                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; SW[5]                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; SW[6]                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; SW[7]                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; SLIDE_SW[2]                                                                                                                                                                                                                                                                                                ;                   ;         ;
; SLIDE_SW[3]                                                                                                                                                                                                                                                                                                ;                   ;         ;
; TEMP_INT_n                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; CSENSE_SDO                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; SD_WP_n                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; ETH_INT_n[0]                                                                                                                                                                                                                                                                                               ;                   ;         ;
; ETH_INT_n[1]                                                                                                                                                                                                                                                                                               ;                   ;         ;
; ETH_INT_n[2]                                                                                                                                                                                                                                                                                               ;                   ;         ;
; ETH_INT_n[3]                                                                                                                                                                                                                                                                                               ;                   ;         ;
; ETH_PSE_INT_n                                                                                                                                                                                                                                                                                              ;                   ;         ;
; ETH_RX_p[0]                                                                                                                                                                                                                                                                                                ;                   ;         ;
; ETH_RX_p[1]                                                                                                                                                                                                                                                                                                ;                   ;         ;
; ETH_RX_p[2]                                                                                                                                                                                                                                                                                                ;                   ;         ;
; ETH_RX_p[3]                                                                                                                                                                                                                                                                                                ;                   ;         ;
; FLASH_RYBY_n                                                                                                                                                                                                                                                                                               ;                   ;         ;
; OTG_DC_DREQ                                                                                                                                                                                                                                                                                                ;                   ;         ;
; OTG_DC_IRQ                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; OTG_HC_DREQ                                                                                                                                                                                                                                                                                                ;                   ;         ;
; OTG_HC_IRQ                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; D5M_STROBE                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; DVI_RX_CLK                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; DVI_RX_CTL[1]                                                                                                                                                                                                                                                                                              ;                   ;         ;
; DVI_RX_CTL[2]                                                                                                                                                                                                                                                                                              ;                   ;         ;
; DVI_RX_CTL[3]                                                                                                                                                                                                                                                                                              ;                   ;         ;
; DVI_RX_D[0]                                                                                                                                                                                                                                                                                                ;                   ;         ;
; DVI_RX_D[1]                                                                                                                                                                                                                                                                                                ;                   ;         ;
; DVI_RX_D[2]                                                                                                                                                                                                                                                                                                ;                   ;         ;
; DVI_RX_D[3]                                                                                                                                                                                                                                                                                                ;                   ;         ;
; DVI_RX_D[4]                                                                                                                                                                                                                                                                                                ;                   ;         ;
; DVI_RX_D[5]                                                                                                                                                                                                                                                                                                ;                   ;         ;
; DVI_RX_D[6]                                                                                                                                                                                                                                                                                                ;                   ;         ;
; DVI_RX_D[7]                                                                                                                                                                                                                                                                                                ;                   ;         ;
; DVI_RX_D[8]                                                                                                                                                                                                                                                                                                ;                   ;         ;
; DVI_RX_D[9]                                                                                                                                                                                                                                                                                                ;                   ;         ;
; DVI_RX_D[10]                                                                                                                                                                                                                                                                                               ;                   ;         ;
; DVI_RX_D[11]                                                                                                                                                                                                                                                                                               ;                   ;         ;
; DVI_RX_D[12]                                                                                                                                                                                                                                                                                               ;                   ;         ;
; DVI_RX_D[13]                                                                                                                                                                                                                                                                                               ;                   ;         ;
; DVI_RX_D[14]                                                                                                                                                                                                                                                                                               ;                   ;         ;
; DVI_RX_D[15]                                                                                                                                                                                                                                                                                               ;                   ;         ;
; DVI_RX_D[16]                                                                                                                                                                                                                                                                                               ;                   ;         ;
; DVI_RX_D[17]                                                                                                                                                                                                                                                                                               ;                   ;         ;
; DVI_RX_D[18]                                                                                                                                                                                                                                                                                               ;                   ;         ;
; DVI_RX_D[19]                                                                                                                                                                                                                                                                                               ;                   ;         ;
; DVI_RX_D[20]                                                                                                                                                                                                                                                                                               ;                   ;         ;
; DVI_RX_D[21]                                                                                                                                                                                                                                                                                               ;                   ;         ;
; DVI_RX_D[22]                                                                                                                                                                                                                                                                                               ;                   ;         ;
; DVI_RX_D[23]                                                                                                                                                                                                                                                                                               ;                   ;         ;
; DVI_RX_DE                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; DVI_RX_HS                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; DVI_RX_SCDT                                                                                                                                                                                                                                                                                                ;                   ;         ;
; DVI_RX_VS                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; EXT_IO                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; TEMP_SMDAT                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; EEP_SDA                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; SD_CMD                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; SD_DAT[0]                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; SD_DAT[1]                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; SD_DAT[2]                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; SD_DAT[3]                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; ETH_MDIO[0]                                                                                                                                                                                                                                                                                                ;                   ;         ;
; ETH_MDIO[1]                                                                                                                                                                                                                                                                                                ;                   ;         ;
; ETH_MDIO[2]                                                                                                                                                                                                                                                                                                ;                   ;         ;
; ETH_MDIO[3]                                                                                                                                                                                                                                                                                                ;                   ;         ;
; ETH_PSE_SDA                                                                                                                                                                                                                                                                                                ;                   ;         ;
; FSM_D[0]                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; FSM_D[1]                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; FSM_D[2]                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; FSM_D[3]                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; FSM_D[4]                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; FSM_D[5]                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; FSM_D[6]                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; FSM_D[7]                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; FSM_D[8]                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; FSM_D[9]                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; FSM_D[10]                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; FSM_D[11]                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; FSM_D[12]                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; FSM_D[13]                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; FSM_D[14]                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; FSM_D[15]                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; OTG_D[0]                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; OTG_D[1]                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; OTG_D[2]                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; OTG_D[3]                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; OTG_D[4]                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; OTG_D[5]                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; OTG_D[6]                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; OTG_D[7]                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; OTG_D[8]                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; OTG_D[9]                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; OTG_D[10]                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; OTG_D[11]                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; OTG_D[12]                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; OTG_D[13]                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; OTG_D[14]                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; OTG_D[15]                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; OTG_D[16]                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; OTG_D[17]                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; OTG_D[18]                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; OTG_D[19]                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; OTG_D[20]                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; OTG_D[21]                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; OTG_D[22]                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; OTG_D[23]                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; OTG_D[24]                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; OTG_D[25]                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; OTG_D[26]                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; OTG_D[27]                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; OTG_D[28]                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; OTG_D[29]                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; OTG_D[30]                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; OTG_D[31]                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; M1_DDR2_SDA                                                                                                                                                                                                                                                                                                ;                   ;         ;
; DVI_RX_DDCSCL                                                                                                                                                                                                                                                                                              ;                   ;         ;
; DVI_RX_DDCSDA                                                                                                                                                                                                                                                                                              ;                   ;         ;
; DVI_TX_DDCSCL                                                                                                                                                                                                                                                                                              ;                   ;         ;
; DVI_TX_DDCSDA                                                                                                                                                                                                                                                                                              ;                   ;         ;
; HSMC_SDA                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; MAX_I2C_SDAT                                                                                                                                                                                                                                                                                               ;                   ;         ;
; M1_DDR2_clk[0]                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddio_mimic                                                                                                   ; 0                 ; 0       ;
; M1_DDR2_clk[1]                                                                                                                                                                                                                                                                                             ;                   ;         ;
; M1_DDR2_clk_n[0]                                                                                                                                                                                                                                                                                           ;                   ;         ;
;      - ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddio_mimic                                                                                                   ; 0                 ; 0       ;
; M1_DDR2_clk_n[1]                                                                                                                                                                                                                                                                                           ;                   ;         ;
; M1_DDR2_dq[0]                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[0].dq[0].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in                             ; 0                 ; 0       ;
; M1_DDR2_dq[1]                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[0].dq[1].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in                             ; 0                 ; 0       ;
; M1_DDR2_dq[2]                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[0].dq[2].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in                             ; 0                 ; 0       ;
; M1_DDR2_dq[3]                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[0].dq[3].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in                             ; 0                 ; 0       ;
; M1_DDR2_dq[4]                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[0].dq[4].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in                             ; 0                 ; 0       ;
; M1_DDR2_dq[5]                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[0].dq[5].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in                             ; 0                 ; 0       ;
; M1_DDR2_dq[6]                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[0].dq[6].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in                             ; 0                 ; 0       ;
; M1_DDR2_dq[7]                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[0].dq[7].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in                             ; 0                 ; 0       ;
; M1_DDR2_dq[8]                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[1].dq[0].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in                             ; 0                 ; 0       ;
; M1_DDR2_dq[9]                                                                                                                                                                                                                                                                                              ;                   ;         ;
;      - ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[1].dq[1].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in                             ; 0                 ; 0       ;
; M1_DDR2_dq[10]                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[1].dq[2].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in                             ; 0                 ; 0       ;
; M1_DDR2_dq[11]                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[1].dq[3].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in                             ; 0                 ; 0       ;
; M1_DDR2_dq[12]                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[1].dq[4].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in                             ; 0                 ; 0       ;
; M1_DDR2_dq[13]                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[1].dq[5].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in                             ; 0                 ; 0       ;
; M1_DDR2_dq[14]                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[1].dq[6].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in                             ; 0                 ; 0       ;
; M1_DDR2_dq[15]                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[1].dq[7].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in                             ; 0                 ; 0       ;
; M1_DDR2_dq[16]                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[2].dq[0].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in                             ; 0                 ; 0       ;
; M1_DDR2_dq[17]                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[2].dq[1].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in                             ; 0                 ; 0       ;
; M1_DDR2_dq[18]                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[2].dq[2].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in                             ; 0                 ; 0       ;
; M1_DDR2_dq[19]                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[2].dq[3].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in                             ; 0                 ; 0       ;
; M1_DDR2_dq[20]                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[2].dq[4].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in                             ; 0                 ; 0       ;
; M1_DDR2_dq[21]                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[2].dq[5].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in                             ; 0                 ; 0       ;
; M1_DDR2_dq[22]                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[2].dq[6].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in                             ; 0                 ; 0       ;
; M1_DDR2_dq[23]                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[2].dq[7].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in                             ; 0                 ; 0       ;
; M1_DDR2_dq[24]                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[3].dq[0].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in                             ; 0                 ; 0       ;
; M1_DDR2_dq[25]                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[3].dq[1].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in                             ; 0                 ; 0       ;
; M1_DDR2_dq[26]                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[3].dq[2].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in                             ; 0                 ; 0       ;
; M1_DDR2_dq[27]                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[3].dq[3].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in                             ; 0                 ; 0       ;
; M1_DDR2_dq[28]                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[3].dq[4].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in                             ; 0                 ; 0       ;
; M1_DDR2_dq[29]                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[3].dq[5].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in                             ; 0                 ; 0       ;
; M1_DDR2_dq[30]                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[3].dq[6].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in                             ; 0                 ; 0       ;
; M1_DDR2_dq[31]                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[3].dq[7].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in                             ; 0                 ; 0       ;
; M1_DDR2_dq[32]                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[4].dq[0].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in                             ; 0                 ; 0       ;
; M1_DDR2_dq[33]                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[4].dq[1].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in                             ; 0                 ; 0       ;
; M1_DDR2_dq[34]                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[4].dq[2].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in                             ; 0                 ; 0       ;
; M1_DDR2_dq[35]                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[4].dq[3].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in                             ; 0                 ; 0       ;
; M1_DDR2_dq[36]                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[4].dq[4].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in                             ; 0                 ; 0       ;
; M1_DDR2_dq[37]                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[4].dq[5].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in                             ; 0                 ; 0       ;
; M1_DDR2_dq[38]                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[4].dq[6].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in                             ; 0                 ; 0       ;
; M1_DDR2_dq[39]                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[4].dq[7].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in                             ; 0                 ; 0       ;
; M1_DDR2_dq[40]                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[5].dq[0].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in                             ; 0                 ; 0       ;
; M1_DDR2_dq[41]                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[5].dq[1].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in                             ; 0                 ; 0       ;
; M1_DDR2_dq[42]                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[5].dq[2].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in                             ; 0                 ; 0       ;
; M1_DDR2_dq[43]                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[5].dq[3].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in                             ; 0                 ; 0       ;
; M1_DDR2_dq[44]                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[5].dq[4].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in                             ; 0                 ; 0       ;
; M1_DDR2_dq[45]                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[5].dq[5].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in                             ; 0                 ; 0       ;
; M1_DDR2_dq[46]                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[5].dq[6].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in                             ; 0                 ; 0       ;
; M1_DDR2_dq[47]                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[5].dq[7].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in                             ; 0                 ; 0       ;
; M1_DDR2_dq[48]                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[6].dq[0].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in                             ; 0                 ; 0       ;
; M1_DDR2_dq[49]                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[6].dq[1].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in                             ; 0                 ; 0       ;
; M1_DDR2_dq[50]                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[6].dq[2].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in                             ; 0                 ; 0       ;
; M1_DDR2_dq[51]                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[6].dq[3].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in                             ; 0                 ; 0       ;
; M1_DDR2_dq[52]                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[6].dq[4].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in                             ; 0                 ; 0       ;
; M1_DDR2_dq[53]                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[6].dq[5].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in                             ; 0                 ; 0       ;
; M1_DDR2_dq[54]                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[6].dq[6].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in                             ; 0                 ; 0       ;
; M1_DDR2_dq[55]                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[6].dq[7].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in                             ; 0                 ; 0       ;
; M1_DDR2_dq[56]                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[7].dq[0].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in                             ; 0                 ; 0       ;
; M1_DDR2_dq[57]                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[7].dq[1].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in                             ; 0                 ; 0       ;
; M1_DDR2_dq[58]                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[7].dq[2].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in                             ; 0                 ; 0       ;
; M1_DDR2_dq[59]                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[7].dq[3].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in                             ; 0                 ; 0       ;
; M1_DDR2_dq[60]                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[7].dq[4].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in                             ; 0                 ; 0       ;
; M1_DDR2_dq[61]                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[7].dq[5].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in                             ; 0                 ; 0       ;
; M1_DDR2_dq[62]                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[7].dq[6].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in                             ; 0                 ; 0       ;
; M1_DDR2_dq[63]                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[7].dq[7].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in                             ; 0                 ; 0       ;
; M1_DDR2_dqs[0]                                                                                                                                                                                                                                                                                             ;                   ;         ;
; M1_DDR2_dqs[1]                                                                                                                                                                                                                                                                                             ;                   ;         ;
; M1_DDR2_dqs[2]                                                                                                                                                                                                                                                                                             ;                   ;         ;
; M1_DDR2_dqs[3]                                                                                                                                                                                                                                                                                             ;                   ;         ;
; M1_DDR2_dqs[4]                                                                                                                                                                                                                                                                                             ;                   ;         ;
; M1_DDR2_dqs[5]                                                                                                                                                                                                                                                                                             ;                   ;         ;
; M1_DDR2_dqs[6]                                                                                                                                                                                                                                                                                             ;                   ;         ;
; M1_DDR2_dqs[7]                                                                                                                                                                                                                                                                                             ;                   ;         ;
; M1_DDR2_dqsn[0]                                                                                                                                                                                                                                                                                            ;                   ;         ;
; M1_DDR2_dqsn[1]                                                                                                                                                                                                                                                                                            ;                   ;         ;
; M1_DDR2_dqsn[2]                                                                                                                                                                                                                                                                                            ;                   ;         ;
; M1_DDR2_dqsn[3]                                                                                                                                                                                                                                                                                            ;                   ;         ;
; M1_DDR2_dqsn[4]                                                                                                                                                                                                                                                                                            ;                   ;         ;
; M1_DDR2_dqsn[5]                                                                                                                                                                                                                                                                                            ;                   ;         ;
; M1_DDR2_dqsn[6]                                                                                                                                                                                                                                                                                            ;                   ;         ;
; M1_DDR2_dqsn[7]                                                                                                                                                                                                                                                                                            ;                   ;         ;
; D5M_SDATA                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - I2C_CCD_Config:u10|I2C_Controller:u0|ACK4~0                                                                                                                                                                                                                                                         ; 1                 ; 7       ;
;      - I2C_CCD_Config:u10|I2C_Controller:u0|ACK3~1                                                                                                                                                                                                                                                         ; 1                 ; 7       ;
;      - I2C_CCD_Config:u10|I2C_Controller:u0|Selector5~1                                                                                                                                                                                                                                                    ; 1                 ; 7       ;
;      - I2C_CCD_Config:u10|I2C_Controller:u0|ACK2~0                                                                                                                                                                                                                                                         ; 1                 ; 7       ;
; DVI_TX_SDA                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; SW[0]                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - DVI_TX_D~0                                                                                                                                                                                                                                                                                          ; 1                 ; 7       ;
;      - DVI_TX_D~1                                                                                                                                                                                                                                                                                          ; 1                 ; 7       ;
;      - DVI_TX_D~2                                                                                                                                                                                                                                                                                          ; 1                 ; 7       ;
;      - DVI_TX_D~3                                                                                                                                                                                                                                                                                          ; 1                 ; 7       ;
;      - DVI_TX_D~4                                                                                                                                                                                                                                                                                          ; 1                 ; 7       ;
;      - DVI_TX_D~5                                                                                                                                                                                                                                                                                          ; 1                 ; 7       ;
;      - DVI_TX_D~6                                                                                                                                                                                                                                                                                          ; 1                 ; 7       ;
;      - DVI_TX_D~7                                                                                                                                                                                                                                                                                          ; 1                 ; 7       ;
;      - DVI_TX_D~8                                                                                                                                                                                                                                                                                          ; 1                 ; 7       ;
;      - DVI_TX_D~9                                                                                                                                                                                                                                                                                          ; 1                 ; 7       ;
;      - DVI_TX_D~10                                                                                                                                                                                                                                                                                         ; 1                 ; 7       ;
;      - DVI_TX_D~11                                                                                                                                                                                                                                                                                         ; 1                 ; 7       ;
;      - DVI_TX_D~12                                                                                                                                                                                                                                                                                         ; 1                 ; 7       ;
;      - DVI_TX_D~13                                                                                                                                                                                                                                                                                         ; 1                 ; 7       ;
;      - DVI_TX_D~14                                                                                                                                                                                                                                                                                         ; 1                 ; 7       ;
;      - DVI_TX_D~15                                                                                                                                                                                                                                                                                         ; 1                 ; 7       ;
;      - DVI_TX_D~16                                                                                                                                                                                                                                                                                         ; 1                 ; 7       ;
;      - DVI_TX_D~17                                                                                                                                                                                                                                                                                         ; 1                 ; 7       ;
;      - DVI_TX_D~18                                                                                                                                                                                                                                                                                         ; 1                 ; 7       ;
;      - DVI_TX_D~19                                                                                                                                                                                                                                                                                         ; 1                 ; 7       ;
;      - DVI_TX_D~20                                                                                                                                                                                                                                                                                         ; 1                 ; 7       ;
;      - DVI_TX_D~21                                                                                                                                                                                                                                                                                         ; 1                 ; 7       ;
;      - DVI_TX_D~22                                                                                                                                                                                                                                                                                         ; 1                 ; 7       ;
;      - DVI_TX_D~23                                                                                                                                                                                                                                                                                         ; 1                 ; 7       ;
; OSC_50_BANK2                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - I2C_CCD_Config:u10|mI2C_CTRL_CLK                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
; BUTTON[0]                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - ext_pll_ctrl:ext_pll_ctrl_Inst|slow_counter_d                                                                                                                                                                                                                                                       ; 0                 ; 7       ;
;      - ext_pll_ctrl:ext_pll_ctrl_Inst|slow_counter[7]                                                                                                                                                                                                                                                      ; 0                 ; 7       ;
;      - ext_pll_ctrl:ext_pll_ctrl_Inst|sclk_mask                                                                                                                                                                                                                                                            ; 0                 ; 7       ;
;      - Reset_Delay:u2|oRST_1                                                                                                                                                                                                                                                                               ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|altsyncram_bq71:fifo_ram|ram_block11a0                                                                               ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|altsyncram_bq71:fifo_ram|ram_block11a4                                                                               ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|altsyncram_bq71:fifo_ram|ram_block11a8                                                                               ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|altsyncram_bq71:fifo_ram|ram_block11a12                                                                              ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|altsyncram_bq71:fifo_ram|ram_block11a16                                                                              ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|altsyncram_bq71:fifo_ram|ram_block11a20                                                                              ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|altsyncram_bq71:fifo_ram|ram_block11a24                                                                              ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|altsyncram_bq71:fifo_ram|ram_block11a28                                                                              ; 0                 ; 7       ;
;      - write_cnt[10]                                                                                                                                                                                                                                                                                       ; 0                 ; 7       ;
;      - write_cnt[11]                                                                                                                                                                                                                                                                                       ; 0                 ; 7       ;
;      - write_cnt[13]                                                                                                                                                                                                                                                                                       ; 0                 ; 7       ;
;      - write_cnt[14]                                                                                                                                                                                                                                                                                       ; 0                 ; 7       ;
;      - write_cnt[15]                                                                                                                                                                                                                                                                                       ; 0                 ; 7       ;
;      - write_cnt[12]                                                                                                                                                                                                                                                                                       ; 0                 ; 7       ;
;      - write_cnt[0]                                                                                                                                                                                                                                                                                        ; 0                 ; 7       ;
;      - write_cnt[1]                                                                                                                                                                                                                                                                                        ; 0                 ; 7       ;
;      - write_cnt[2]                                                                                                                                                                                                                                                                                        ; 0                 ; 7       ;
;      - write_cnt[3]                                                                                                                                                                                                                                                                                        ; 0                 ; 7       ;
;      - write_cnt[4]                                                                                                                                                                                                                                                                                        ; 0                 ; 7       ;
;      - write_cnt[5]                                                                                                                                                                                                                                                                                        ; 0                 ; 7       ;
;      - write_cnt[6]                                                                                                                                                                                                                                                                                        ; 0                 ; 7       ;
;      - write_cnt[7]                                                                                                                                                                                                                                                                                        ; 0                 ; 7       ;
;      - write_cnt[8]                                                                                                                                                                                                                                                                                        ; 0                 ; 7       ;
;      - write_cnt[9]                                                                                                                                                                                                                                                                                        ; 0                 ; 7       ;
;      - read_rstn                                                                                                                                                                                                                                                                                           ; 0                 ; 7       ;
;      - ext_pll_ctrl:ext_pll_ctrl_Inst|sclk                                                                                                                                                                                                                                                                 ; 0                 ; 7       ;
;      - ext_pll_ctrl:ext_pll_ctrl_Inst|conf_counter[4]                                                                                                                                                                                                                                                      ; 0                 ; 7       ;
;      - ext_pll_ctrl:ext_pll_ctrl_Inst|conf_counter[3]                                                                                                                                                                                                                                                      ; 0                 ; 7       ;
;      - ext_pll_ctrl:ext_pll_ctrl_Inst|conf_counter[2]                                                                                                                                                                                                                                                      ; 0                 ; 7       ;
;      - ext_pll_ctrl:ext_pll_ctrl_Inst|conf_counter[1]                                                                                                                                                                                                                                                      ; 0                 ; 7       ;
;      - ext_pll_ctrl:ext_pll_ctrl_Inst|conf_counter[0]                                                                                                                                                                                                                                                      ; 0                 ; 7       ;
;      - conf_wr                                                                                                                                                                                                                                                                                             ; 0                 ; 7       ;
;      - auto_set_counter[7]                                                                                                                                                                                                                                                                                 ; 0                 ; 7       ;
;      - auto_set_counter[6]                                                                                                                                                                                                                                                                                 ; 0                 ; 7       ;
;      - auto_set_counter[5]                                                                                                                                                                                                                                                                                 ; 0                 ; 7       ;
;      - auto_set_counter[4]                                                                                                                                                                                                                                                                                 ; 0                 ; 7       ;
;      - auto_set_counter[3]                                                                                                                                                                                                                                                                                 ; 0                 ; 7       ;
;      - auto_set_counter[2]                                                                                                                                                                                                                                                                                 ; 0                 ; 7       ;
;      - auto_set_counter[1]                                                                                                                                                                                                                                                                                 ; 0                 ; 7       ;
;      - auto_set_counter[0]                                                                                                                                                                                                                                                                                 ; 0                 ; 7       ;
;      - ext_pll_ctrl:ext_pll_ctrl_Inst|slow_counter[6]                                                                                                                                                                                                                                                      ; 0                 ; 7       ;
;      - ext_pll_ctrl:ext_pll_ctrl_Inst|slow_counter[5]                                                                                                                                                                                                                                                      ; 0                 ; 7       ;
;      - ext_pll_ctrl:ext_pll_ctrl_Inst|slow_counter[4]                                                                                                                                                                                                                                                      ; 0                 ; 7       ;
;      - ext_pll_ctrl:ext_pll_ctrl_Inst|slow_counter[3]                                                                                                                                                                                                                                                      ; 0                 ; 7       ;
;      - ext_pll_ctrl:ext_pll_ctrl_Inst|slow_counter[2]                                                                                                                                                                                                                                                      ; 0                 ; 7       ;
;      - ext_pll_ctrl:ext_pll_ctrl_Inst|slow_counter[0]                                                                                                                                                                                                                                                      ; 0                 ; 7       ;
;      - ext_pll_ctrl:ext_pll_ctrl_Inst|slow_counter[1]                                                                                                                                                                                                                                                      ; 0                 ; 7       ;
;      - Reset_Delay:u2|oRST_2                                                                                                                                                                                                                                                                               ; 0                 ; 7       ;
;      - Reset_Delay:u2|Cont[21]                                                                                                                                                                                                                                                                             ; 0                 ; 7       ;
;      - Reset_Delay:u2|Cont[20]                                                                                                                                                                                                                                                                             ; 0                 ; 7       ;
;      - Reset_Delay:u2|Cont[0]                                                                                                                                                                                                                                                                              ; 0                 ; 7       ;
;      - Reset_Delay:u2|Cont[1]                                                                                                                                                                                                                                                                              ; 0                 ; 7       ;
;      - Reset_Delay:u2|Cont[3]                                                                                                                                                                                                                                                                              ; 0                 ; 7       ;
;      - Reset_Delay:u2|Cont[2]                                                                                                                                                                                                                                                                              ; 0                 ; 7       ;
;      - Reset_Delay:u2|Cont[10]                                                                                                                                                                                                                                                                             ; 0                 ; 7       ;
;      - Reset_Delay:u2|Cont[11]                                                                                                                                                                                                                                                                             ; 0                 ; 7       ;
;      - Reset_Delay:u2|Cont[12]                                                                                                                                                                                                                                                                             ; 0                 ; 7       ;
;      - Reset_Delay:u2|Cont[13]                                                                                                                                                                                                                                                                             ; 0                 ; 7       ;
;      - Reset_Delay:u2|Cont[15]                                                                                                                                                                                                                                                                             ; 0                 ; 7       ;
;      - Reset_Delay:u2|Cont[14]                                                                                                                                                                                                                                                                             ; 0                 ; 7       ;
;      - Reset_Delay:u2|Cont[4]                                                                                                                                                                                                                                                                              ; 0                 ; 7       ;
;      - Reset_Delay:u2|Cont[5]                                                                                                                                                                                                                                                                              ; 0                 ; 7       ;
;      - Reset_Delay:u2|Cont[6]                                                                                                                                                                                                                                                                              ; 0                 ; 7       ;
;      - Reset_Delay:u2|Cont[7]                                                                                                                                                                                                                                                                              ; 0                 ; 7       ;
;      - Reset_Delay:u2|Cont[9]                                                                                                                                                                                                                                                                              ; 0                 ; 7       ;
;      - Reset_Delay:u2|Cont[8]                                                                                                                                                                                                                                                                              ; 0                 ; 7       ;
;      - Reset_Delay:u2|Cont[16]                                                                                                                                                                                                                                                                             ; 0                 ; 7       ;
;      - Reset_Delay:u2|Cont[17]                                                                                                                                                                                                                                                                             ; 0                 ; 7       ;
;      - Reset_Delay:u2|Cont[19]                                                                                                                                                                                                                                                                             ; 0                 ; 7       ;
;      - Reset_Delay:u2|Cont[18]                                                                                                                                                                                                                                                                             ; 0                 ; 7       ;
;      - Reset_Delay:u2|Cont[23]                                                                                                                                                                                                                                                                             ; 0                 ; 7       ;
;      - Reset_Delay:u2|Cont[25]                                                                                                                                                                                                                                                                             ; 0                 ; 7       ;
;      - Reset_Delay:u2|Cont[26]                                                                                                                                                                                                                                                                             ; 0                 ; 7       ;
;      - Reset_Delay:u2|Cont[27]                                                                                                                                                                                                                                                                             ; 0                 ; 7       ;
;      - Reset_Delay:u2|Cont[28]                                                                                                                                                                                                                                                                             ; 0                 ; 7       ;
;      - Reset_Delay:u2|Cont[29]                                                                                                                                                                                                                                                                             ; 0                 ; 7       ;
;      - Reset_Delay:u2|Cont[31]                                                                                                                                                                                                                                                                             ; 0                 ; 7       ;
;      - Reset_Delay:u2|Cont[30]                                                                                                                                                                                                                                                                             ; 0                 ; 7       ;
;      - Reset_Delay:u2|Cont[24]                                                                                                                                                                                                                                                                             ; 0                 ; 7       ;
;      - Reset_Delay:u2|Cont[22]                                                                                                                                                                                                                                                                             ; 0                 ; 7       ;
;      - ext_pll_ctrl:ext_pll_ctrl_Inst|conf_ready                                                                                                                                                                                                                                                           ; 0                 ; 7       ;
;      - Reset_Delay:u2|oRST_3                                                                                                                                                                                                                                                                               ; 0                 ; 7       ;
;      - Reset_Delay:u2|oRST_4                                                                                                                                                                                                                                                                               ; 0                 ; 7       ;
;      - CCD_Capture:u3|mSTART~0                                                                                                                                                                                                                                                                             ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:half_rate.pll|altpll:altpll_component|altpll_r5v3:auto_generated|internal_phasestep ; 0                 ; 7       ;
;      - ext_pll_ctrl:ext_pll_ctrl_Inst|p2s                                                                                                                                                                                                                                                                  ; 0                 ; 7       ;
;      - ext_pll_ctrl:ext_pll_ctrl_Inst|conf_wr_d[2]                                                                                                                                                                                                                                                         ; 0                 ; 7       ;
;      - ext_pll_ctrl:ext_pll_ctrl_Inst|conf_wr_d[1]                                                                                                                                                                                                                                                         ; 0                 ; 7       ;
;      - ext_pll_ctrl:ext_pll_ctrl_Inst|conf_end                                                                                                                                                                                                                                                             ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:half_rate.pll|altpll:altpll_component|altpll_r5v3:auto_generated|phasedone_state    ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|always22~0                                                                                                                                                                                                        ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|dffpipe_fd9:rs_brp|dffe15a[6]                                                                                        ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|dffpipe_fd9:rs_bwp|dffe15a[6]                                                                                        ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|dffpipe_fd9:rs_brp|dffe15a[5]                                                                                        ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|dffpipe_fd9:rs_bwp|dffe15a[5]                                                                                        ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|dffpipe_fd9:rs_brp|dffe15a[4]                                                                                        ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|dffpipe_fd9:rs_bwp|dffe15a[4]                                                                                        ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|dffpipe_fd9:rs_brp|dffe15a[3]                                                                                        ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|dffpipe_fd9:rs_bwp|dffe15a[3]                                                                                        ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|dffpipe_fd9:rs_brp|dffe15a[2]                                                                                        ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|dffpipe_fd9:rs_bwp|dffe15a[2]                                                                                        ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|dffpipe_fd9:rs_brp|dffe15a[1]                                                                                        ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|dffpipe_fd9:rs_bwp|dffe15a[1]                                                                                        ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|dffpipe_fd9:rs_brp|dffe15a[0]                                                                                        ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|dffpipe_fd9:rs_bwp|dffe15a[0]                                                                                        ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|always22~1                                                                                                                                                                                                        ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:half_rate.pll|altpll:altpll_component|altpll_r5v3:auto_generated|pll_lock_sync      ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|phy_internal_reset_n~0                                                                                       ; 0                 ; 7       ;
;      - ext_pll_ctrl:ext_pll_ctrl_Inst|conf_wr_d[0]                                                                                                                                                                                                                                                         ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:half_rate.pll|altpll:altpll_component|altpll_r5v3:auto_generated|_~0                ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|phy_internal_reset_n                                                                                         ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|dffpipe_pe9:ws_bwp|dffe15a[0]                                                                                        ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|dffpipe_fd9:ws_brp|dffe15a[1]                                                                                        ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|dffpipe_pe9:ws_bwp|dffe15a[4]                                                                                        ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|dffpipe_fd9:ws_brp|dffe15a[0]                                                                                        ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|dffpipe_pe9:ws_bwp|dffe15a[3]                                                                                        ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|dffpipe_fd9:ws_brp|dffe15a[2]                                                                                        ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|dffpipe_pe9:ws_bwp|dffe15a[5]                                                                                        ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|dffpipe_fd9:ws_brp|dffe15a[3]                                                                                        ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|dffpipe_pe9:ws_bwp|dffe15a[6]                                                                                        ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|dffpipe_fd9:ws_brp|dffe15a[4]                                                                                        ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|dffpipe_pe9:ws_bwp|dffe15a[7]                                                                                        ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|dffpipe_fd9:ws_brp|dffe15a[5]                                                                                        ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|dffpipe_pe9:ws_bwp|dffe15a[8]                                                                                        ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|dffpipe_pe9:ws_bwp|dffe15a[2]                                                                                        ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|dffpipe_pe9:ws_bwp|dffe15a[1]                                                                                        ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rdptr_g[7]                                                                                                           ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rdptr_g[6]                                                                                                           ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rs_dgwp_reg[7]                                                                                                       ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rs_dgwp_reg[6]                                                                                                       ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rdptr_g[5]                                                                                                           ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rs_dgwp_reg[5]                                                                                                       ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rdptr_g[4]                                                                                                           ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rs_dgwp_reg[4]                                                                                                       ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rdptr_g[3]                                                                                                           ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rs_dgwp_reg[3]                                                                                                       ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rdptr_g[2]                                                                                                           ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rs_dgwp_reg[2]                                                                                                       ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rdptr_g[1]                                                                                                           ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rs_dgwp_reg[1]                                                                                                       ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rdptr_g[0]                                                                                                           ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rs_dgwp_reg[0]                                                                                                       ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|wrptr_g[0]                                                                                                           ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|ws_dgrp_reg[5]                                                                                                       ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|ws_dgrp_reg[7]                                                                                                       ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|ws_dgrp_reg[6]                                                                                                       ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|ws_dgrp_reg[4]                                                                                                       ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|ws_dgrp_reg[3]                                                                                                       ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|ws_dgrp_reg[2]                                                                                                       ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|ws_dgrp_reg[1]                                                                                                       ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|wrptr_g[8]                                                                                                           ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|wrptr_g[10]                                                                                                          ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|wrptr_g[9]                                                                                                           ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|wrptr_g[7]                                                                                                           ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|wrptr_g[6]                                                                                                           ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|wrptr_g[5]                                                                                                           ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|wrptr_g[4]                                                                                                           ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|ws_dgrp_reg[0]                                                                                                       ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|wrptr_g[3]                                                                                                           ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|wrptr_g[2]                                                                                                           ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|wrptr_g[1]                                                                                                           ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|a_graycounter_p27:rdptr_g1p|counter5a7                                                                               ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|a_graycounter_p27:rdptr_g1p|counter5a6                                                                               ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe14a[7]                                                          ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe14a[6]                                                          ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|a_graycounter_p27:rdptr_g1p|counter5a5                                                                               ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe14a[5]                                                          ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|a_graycounter_p27:rdptr_g1p|counter5a4                                                                               ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe14a[4]                                                          ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|a_graycounter_p27:rdptr_g1p|counter5a3                                                                               ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe14a[3]                                                          ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|a_graycounter_p27:rdptr_g1p|counter5a2                                                                               ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe14a[2]                                                          ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|a_graycounter_p27:rdptr_g1p|counter5a1                                                                               ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe14a[1]                                                          ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|a_graycounter_p27:rdptr_g1p|counter5a0                                                                               ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe14a[0]                                                          ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|cntr_41e:cntr_b|counter_reg_bit0                                                                                     ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                           ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                           ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe18a[5]                                                          ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe18a[7]                                                          ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe18a[6]                                                          ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe18a[4]                                                          ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe18a[3]                                                          ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe18a[2]                                                          ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe18a[1]                                                          ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|a_graycounter_kgc:wrptr_g1p|counter10a[5]                                                                            ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|a_graycounter_kgc:wrptr_g1p|counter10a[7]                                                                            ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|a_graycounter_kgc:wrptr_g1p|counter10a[6]                                                                            ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|a_graycounter_kgc:wrptr_g1p|counter10a[4]                                                                            ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|a_graycounter_kgc:wrptr_g1p|counter10a[3]                                                                            ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|a_graycounter_kgc:wrptr_g1p|counter10a[2]                                                                            ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|a_graycounter_kgc:wrptr_g1p|counter10a[1]                                                                            ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe18a[0]                                                          ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|a_graycounter_kgc:wrptr_g1p|counter10a[0]                                                                            ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|cntr_41e:cntr_b|counter_reg_bit2                                                                                     ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|cntr_41e:cntr_b|counter_reg_bit1                                                                                     ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|a_graycounter_p27:rdptr_g1p|parity6                                                                                  ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[7]                                                          ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[6]                                                          ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[5]                                                          ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[4]                                                          ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[3]                                                          ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[2]                                                          ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[1]                                                          ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe12|dffe13a[0]                                                          ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[5]                                                          ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[7]                                                          ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[6]                                                          ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[4]                                                          ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[3]                                                          ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[2]                                                          ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[1]                                                          ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|a_graycounter_kgc:wrptr_g1p|parity8                                                                                  ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[0]                                                          ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|a_graycounter_p27:rdptr_g1p|sub_parity7a[1]                                                                          ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|a_graycounter_p27:rdptr_g1p|sub_parity7a[0]                                                                          ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|delayed_wrptr_g[7]                                                                                                   ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|delayed_wrptr_g[6]                                                                                                   ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|delayed_wrptr_g[5]                                                                                                   ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|delayed_wrptr_g[4]                                                                                                   ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|delayed_wrptr_g[3]                                                                                                   ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|delayed_wrptr_g[2]                                                                                                   ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|delayed_wrptr_g[1]                                                                                                   ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|delayed_wrptr_g[0]                                                                                                   ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|a_graycounter_kgc:wrptr_g1p|sub_parity9a0                                                                            ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|a_graycounter_kgc:wrptr_g1p|sub_parity9a1                                                                            ; 0                 ; 7       ;
;      - ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:half_rate.pll|altpll:altpll_component|altpll_r5v3:auto_generated|pll1               ; 0                 ; 7       ;
; D5M_PIXLCLK                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - CCD_Capture:u3|Frame_Cont[0]                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - CCD_Capture:u3|Frame_Cont[1]                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - CCD_Capture:u3|Frame_Cont[2]                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - CCD_Capture:u3|Frame_Cont[3]                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - CCD_Capture:u3|Frame_Cont[4]                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - CCD_Capture:u3|Frame_Cont[5]                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - CCD_Capture:u3|Frame_Cont[6]                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - CCD_Capture:u3|Frame_Cont[7]                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_2331:auto_generated|altsyncram_47h1:altsyncram2|ram_block3a0                                                                                                                                                             ; 0                 ; 0       ;
;      - RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_2331:auto_generated|altsyncram_47h1:altsyncram2|ram_block3a2                                                                                                                                                             ; 0                 ; 0       ;
;      - RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_2331:auto_generated|altsyncram_47h1:altsyncram2|ram_block3a4                                                                                                                                                             ; 1                 ; 0       ;
;      - RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_2331:auto_generated|altsyncram_47h1:altsyncram2|ram_block3a6                                                                                                                                                             ; 1                 ; 0       ;
;      - RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_2331:auto_generated|altsyncram_47h1:altsyncram2|ram_block3a8                                                                                                                                                             ; 0                 ; 0       ;
;      - RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_2331:auto_generated|altsyncram_47h1:altsyncram2|ram_block3a10                                                                                                                                                            ; 0                 ; 0       ;
;      - RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_2331:auto_generated|altsyncram_47h1:altsyncram2|ram_block3a24                                                                                                                                                            ; 1                 ; 0       ;
;      - RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_2331:auto_generated|altsyncram_47h1:altsyncram2|ram_block3a28                                                                                                                                                            ; 1                 ; 0       ;
;      - RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_2331:auto_generated|altsyncram_47h1:altsyncram2|ram_block3a32                                                                                                                                                            ; 0                 ; 0       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|altsyncram_bq71:fifo_ram|ram_block11a0                                                                               ; 1                 ; 0       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|altsyncram_bq71:fifo_ram|ram_block11a4                                                                               ; 0                 ; 0       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|altsyncram_bq71:fifo_ram|ram_block11a8                                                                               ; 0                 ; 0       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|altsyncram_bq71:fifo_ram|ram_block11a12                                                                              ; 1                 ; 0       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|altsyncram_bq71:fifo_ram|ram_block11a16                                                                              ; 1                 ; 0       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|altsyncram_bq71:fifo_ram|ram_block11a20                                                                              ; 1                 ; 0       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|altsyncram_bq71:fifo_ram|ram_block11a24                                                                              ; 1                 ; 0       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|altsyncram_bq71:fifo_ram|ram_block11a28                                                                              ; 1                 ; 0       ;
;      - RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_2331:auto_generated|cntr_isf:cntr1|counter_reg_bit[10]                                                                                                                                                                   ; 0                 ; 0       ;
;      - RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_2331:auto_generated|cntr_isf:cntr1|counter_reg_bit[9]                                                                                                                                                                    ; 0                 ; 0       ;
;      - RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_2331:auto_generated|cntr_isf:cntr1|counter_reg_bit[8]                                                                                                                                                                    ; 0                 ; 0       ;
;      - RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_2331:auto_generated|cntr_isf:cntr1|counter_reg_bit[7]                                                                                                                                                                    ; 0                 ; 0       ;
;      - RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_2331:auto_generated|cntr_isf:cntr1|counter_reg_bit[6]                                                                                                                                                                    ; 0                 ; 0       ;
;      - RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_2331:auto_generated|cntr_isf:cntr1|counter_reg_bit[5]                                                                                                                                                                    ; 0                 ; 0       ;
;      - RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_2331:auto_generated|cntr_isf:cntr1|counter_reg_bit[4]                                                                                                                                                                    ; 0                 ; 0       ;
;      - RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_2331:auto_generated|cntr_isf:cntr1|counter_reg_bit[3]                                                                                                                                                                    ; 0                 ; 0       ;
;      - RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_2331:auto_generated|cntr_isf:cntr1|counter_reg_bit[2]                                                                                                                                                                    ; 0                 ; 0       ;
;      - RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_2331:auto_generated|cntr_isf:cntr1|counter_reg_bit[1]                                                                                                                                                                    ; 0                 ; 0       ;
;      - RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_2331:auto_generated|cntr_isf:cntr1|counter_reg_bit[0]                                                                                                                                                                    ; 0                 ; 0       ;
;      - write_cnt[10]                                                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - write_cnt[11]                                                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - write_cnt[13]                                                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - write_cnt[14]                                                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - write_cnt[15]                                                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - write_cnt[12]                                                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
;      - write_cnt[0]                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - write_cnt[1]                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - write_cnt[2]                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - write_cnt[3]                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - write_cnt[4]                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - write_cnt[5]                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - write_cnt[6]                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - write_cnt[7]                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - write_cnt[8]                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - write_cnt[9]                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - CCD_Capture:u3|mCCD_DATA[1]                                                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - CCD_Capture:u3|mCCD_DATA[10]                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - CCD_Capture:u3|mCCD_DATA[9]                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - CCD_Capture:u3|mCCD_DATA[8]                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - CCD_Capture:u3|mCCD_DATA[7]                                                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - CCD_Capture:u3|mCCD_DATA[6]                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - CCD_Capture:u3|mCCD_DATA[5]                                                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - CCD_Capture:u3|mCCD_DATA[3]                                                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - CCD_Capture:u3|mCCD_DATA[2]                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - CCD_Capture:u3|mCCD_DATA[4]                                                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - CCD_Capture:u3|mCCD_DATA[0]                                                                                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - CCD_Capture:u3|mCCD_DATA[11]                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - CCD_Capture:u3|X_Cont[7]                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - CCD_Capture:u3|X_Cont[8]                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - CCD_Capture:u3|X_Cont[9]                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - CCD_Capture:u3|X_Cont[10]                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - CCD_Capture:u3|X_Cont[11]                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - CCD_Capture:u3|X_Cont[12]                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - CCD_Capture:u3|X_Cont[13]                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - CCD_Capture:u3|X_Cont[14]                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - CCD_Capture:u3|X_Cont[15]                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - CCD_Capture:u3|X_Cont[4]                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - CCD_Capture:u3|X_Cont[3]                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - CCD_Capture:u3|X_Cont[5]                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - CCD_Capture:u3|X_Cont[2]                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - CCD_Capture:u3|X_Cont[1]                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - CCD_Capture:u3|X_Cont[6]                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - CCD_Capture:u3|X_Cont[0]                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - CCD_Capture:u3|Y_Cont[3]                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - CCD_Capture:u3|Y_Cont[4]                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - CCD_Capture:u3|Y_Cont[5]                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - CCD_Capture:u3|Y_Cont[6]                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - CCD_Capture:u3|Y_Cont[7]                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - CCD_Capture:u3|Y_Cont[11]                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - CCD_Capture:u3|Y_Cont[9]                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - CCD_Capture:u3|Y_Cont[10]                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - CCD_Capture:u3|Y_Cont[8]                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - CCD_Capture:u3|Y_Cont[12]                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - CCD_Capture:u3|Y_Cont[14]                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - CCD_Capture:u3|Y_Cont[15]                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - CCD_Capture:u3|Y_Cont[0]                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - CCD_Capture:u3|Y_Cont[1]                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - CCD_Capture:u3|Y_Cont[13]                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - CCD_Capture:u3|Y_Cont[2]                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - RAW2RGB:u4|rRed[10]                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - RAW2RGB:u4|rRed[9]                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - RAW2RGB:u4|rRed[8]                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - RAW2RGB:u4|rRed[7]                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - RAW2RGB:u4|rRed[6]                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - RAW2RGB:u4|rRed[2]                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - RAW2RGB:u4|rRed[3]                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - RAW2RGB:u4|rRed[4]                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - RAW2RGB:u4|rRed[5]                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - RAW2RGB:u4|rRed[11]                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - RAW2RGB:u4|rBlue[4]                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - RAW2RGB:u4|rBlue[3]                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - RAW2RGB:u4|rBlue[2]                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - RAW2RGB:u4|rBlue[9]                                                                                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - RAW2RGB:u4|rBlue[10]                                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - RAW2RGB:u4|rBlue[11]                                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - RAW2RGB:u4|rBlue[6]                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - RAW2RGB:u4|rBlue[5]                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - RAW2RGB:u4|rBlue[7]                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - RAW2RGB:u4|rBlue[8]                                                                                                                                                                                                                                                                                 ; 0                 ; 0       ;
;      - RAW2RGB:u4|rGreen[3]                                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - RAW2RGB:u4|rGreen[5]                                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - RAW2RGB:u4|rGreen[7]                                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - RAW2RGB:u4|rGreen[6]                                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - RAW2RGB:u4|rGreen[4]                                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - RAW2RGB:u4|rGreen[8]                                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - RAW2RGB:u4|rGreen[9]                                                                                                                                                                                                                                                                                ; 0                 ; 0       ;
;      - RAW2RGB:u4|rGreen[10]                                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - RAW2RGB:u4|rGreen[11]                                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - RAW2RGB:u4|rGreen[12]                                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - read_rstn                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - CCD_Capture:u3|Pre_FVAL                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - rCCD_FVAL                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - CCD_Capture:u3|mSTART                                                                                                                                                                                                                                                                               ; 0                 ; 0       ;
;      - RAW2RGB:u4|oDval                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - RAW2RGB:u4|rDval                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|dffpipe_pe9:ws_bwp|dffe15a[0]                                                                                        ; 1                 ; 0       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|dffpipe_fd9:ws_brp|dffe15a[1]                                                                                        ; 1                 ; 0       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|dffpipe_pe9:ws_bwp|dffe15a[4]                                                                                        ; 1                 ; 0       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|dffpipe_fd9:ws_brp|dffe15a[0]                                                                                        ; 1                 ; 0       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|dffpipe_pe9:ws_bwp|dffe15a[3]                                                                                        ; 1                 ; 0       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|dffpipe_fd9:ws_brp|dffe15a[2]                                                                                        ; 1                 ; 0       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|dffpipe_pe9:ws_bwp|dffe15a[5]                                                                                        ; 1                 ; 0       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|dffpipe_fd9:ws_brp|dffe15a[3]                                                                                        ; 1                 ; 0       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|dffpipe_pe9:ws_bwp|dffe15a[6]                                                                                        ; 1                 ; 0       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|dffpipe_fd9:ws_brp|dffe15a[4]                                                                                        ; 1                 ; 0       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|dffpipe_pe9:ws_bwp|dffe15a[7]                                                                                        ; 1                 ; 0       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|dffpipe_fd9:ws_brp|dffe15a[5]                                                                                        ; 1                 ; 0       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|dffpipe_pe9:ws_bwp|dffe15a[8]                                                                                        ; 1                 ; 0       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|dffpipe_pe9:ws_bwp|dffe15a[2]                                                                                        ; 1                 ; 0       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|dffpipe_pe9:ws_bwp|dffe15a[1]                                                                                        ; 1                 ; 0       ;
;      - RAW2RGB:u4|dval_ctrl                                                                                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - CCD_Capture:u3|mCCD_FVAL                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - CCD_Capture:u3|mCCD_LVAL                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|wrptr_g[0]                                                                                                           ; 0                 ; 0       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|ws_dgrp_reg[5]                                                                                                       ; 0                 ; 0       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|ws_dgrp_reg[7]                                                                                                       ; 0                 ; 0       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|ws_dgrp_reg[6]                                                                                                       ; 0                 ; 0       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|ws_dgrp_reg[4]                                                                                                       ; 0                 ; 0       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|ws_dgrp_reg[3]                                                                                                       ; 0                 ; 0       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|ws_dgrp_reg[2]                                                                                                       ; 0                 ; 0       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|ws_dgrp_reg[1]                                                                                                       ; 0                 ; 0       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|wrptr_g[8]                                                                                                           ; 0                 ; 0       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|wrptr_g[10]                                                                                                          ; 0                 ; 0       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|wrptr_g[9]                                                                                                           ; 0                 ; 0       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|wrptr_g[7]                                                                                                           ; 0                 ; 0       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|wrptr_g[6]                                                                                                           ; 0                 ; 0       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|wrptr_g[5]                                                                                                           ; 0                 ; 0       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|wrptr_g[4]                                                                                                           ; 0                 ; 0       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|ws_dgrp_reg[0]                                                                                                       ; 0                 ; 0       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|wrptr_g[3]                                                                                                           ; 0                 ; 0       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|wrptr_g[2]                                                                                                           ; 0                 ; 0       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|wrptr_g[1]                                                                                                           ; 0                 ; 0       ;
;      - rCCD_LVAL                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|cntr_41e:cntr_b|counter_reg_bit0                                                                                     ; 0                 ; 0       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                           ; 0                 ; 0       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                           ; 0                 ; 0       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe18a[5]                                                          ; 0                 ; 0       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe18a[7]                                                          ; 0                 ; 0       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe18a[6]                                                          ; 0                 ; 0       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe18a[4]                                                          ; 0                 ; 0       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe18a[3]                                                          ; 0                 ; 0       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe18a[2]                                                          ; 0                 ; 0       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe18a[1]                                                          ; 0                 ; 0       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|a_graycounter_kgc:wrptr_g1p|counter10a[5]                                                                            ; 0                 ; 0       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|a_graycounter_kgc:wrptr_g1p|counter10a[7]                                                                            ; 0                 ; 0       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|a_graycounter_kgc:wrptr_g1p|counter10a[6]                                                                            ; 0                 ; 0       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|a_graycounter_kgc:wrptr_g1p|counter10a[4]                                                                            ; 0                 ; 0       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|a_graycounter_kgc:wrptr_g1p|counter10a[3]                                                                            ; 0                 ; 0       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|a_graycounter_kgc:wrptr_g1p|counter10a[2]                                                                            ; 0                 ; 0       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|a_graycounter_kgc:wrptr_g1p|counter10a[1]                                                                            ; 0                 ; 0       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe18a[0]                                                          ; 0                 ; 0       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|a_graycounter_kgc:wrptr_g1p|counter10a[0]                                                                            ; 0                 ; 0       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|cntr_41e:cntr_b|counter_reg_bit2                                                                                     ; 0                 ; 0       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|cntr_41e:cntr_b|counter_reg_bit1                                                                                     ; 0                 ; 0       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[5]                                                          ; 0                 ; 0       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[7]                                                          ; 0                 ; 0       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[6]                                                          ; 0                 ; 0       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[4]                                                          ; 0                 ; 0       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[3]                                                          ; 0                 ; 0       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[2]                                                          ; 0                 ; 0       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[1]                                                          ; 0                 ; 0       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|a_graycounter_kgc:wrptr_g1p|parity8                                                                                  ; 0                 ; 0       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a[0]                                                          ; 0                 ; 0       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|delayed_wrptr_g[7]                                                                                                   ; 0                 ; 0       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|delayed_wrptr_g[6]                                                                                                   ; 0                 ; 0       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|delayed_wrptr_g[5]                                                                                                   ; 0                 ; 0       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|delayed_wrptr_g[4]                                                                                                   ; 0                 ; 0       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|delayed_wrptr_g[3]                                                                                                   ; 0                 ; 0       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|delayed_wrptr_g[2]                                                                                                   ; 0                 ; 0       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|delayed_wrptr_g[1]                                                                                                   ; 0                 ; 0       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|delayed_wrptr_g[0]                                                                                                   ; 0                 ; 0       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|a_graycounter_kgc:wrptr_g1p|sub_parity9a0                                                                            ; 0                 ; 0       ;
;      - ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|a_graycounter_kgc:wrptr_g1p|sub_parity9a1                                                                            ; 0                 ; 0       ;
;      - RAW2RGB:u4|wData1_d2[2]                                                                                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - RAW2RGB:u4|wData2_d2[2]                                                                                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - RAW2RGB:u4|wData0_d2[2]                                                                                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - RAW2RGB:u4|wData2_d1[2]                                                                                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - RAW2RGB:u4|wData1_d1[2]                                                                                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - RAW2RGB:u4|wData1_d2[3]                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - RAW2RGB:u4|wData2_d2[3]                                                                                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - RAW2RGB:u4|wData0_d2[3]                                                                                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - RAW2RGB:u4|wData2_d1[3]                                                                                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - RAW2RGB:u4|wData1_d1[3]                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - RAW2RGB:u4|wData1_d2[4]                                                                                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - RAW2RGB:u4|wData2_d2[4]                                                                                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - RAW2RGB:u4|wData0_d2[4]                                                                                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - RAW2RGB:u4|wData2_d1[4]                                                                                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - RAW2RGB:u4|wData1_d1[4]                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - RAW2RGB:u4|wData1_d2[5]                                                                                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - RAW2RGB:u4|wData2_d2[5]                                                                                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - RAW2RGB:u4|wData0_d2[5]                                                                                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - RAW2RGB:u4|wData2_d1[5]                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - RAW2RGB:u4|wData1_d1[5]                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - RAW2RGB:u4|wData1_d2[6]                                                                                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - RAW2RGB:u4|wData2_d2[6]                                                                                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - RAW2RGB:u4|wData0_d2[6]                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - RAW2RGB:u4|wData2_d1[6]                                                                                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - RAW2RGB:u4|wData1_d1[6]                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - RAW2RGB:u4|wData1_d2[7]                                                                                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - RAW2RGB:u4|wData2_d2[7]                                                                                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - RAW2RGB:u4|wData0_d2[7]                                                                                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - RAW2RGB:u4|wData2_d1[7]                                                                                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - RAW2RGB:u4|wData1_d1[7]                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - RAW2RGB:u4|wData1_d2[8]                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - RAW2RGB:u4|wData2_d2[8]                                                                                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - RAW2RGB:u4|wData0_d2[8]                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - RAW2RGB:u4|wData2_d1[8]                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - RAW2RGB:u4|wData1_d1[8]                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - RAW2RGB:u4|wData1_d2[9]                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - RAW2RGB:u4|wData2_d2[9]                                                                                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - RAW2RGB:u4|wData0_d2[9]                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - RAW2RGB:u4|wData2_d1[9]                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - RAW2RGB:u4|wData1_d1[9]                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - RAW2RGB:u4|wData1_d2[10]                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - RAW2RGB:u4|wData2_d2[10]                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - RAW2RGB:u4|wData0_d2[10]                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - RAW2RGB:u4|wData2_d1[10]                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - RAW2RGB:u4|wData1_d1[10]                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - RAW2RGB:u4|wData1_d2[11]                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - RAW2RGB:u4|wData2_d2[11]                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - RAW2RGB:u4|wData0_d2[11]                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - RAW2RGB:u4|wData2_d1[11]                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - RAW2RGB:u4|wData1_d1[11]                                                                                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - RAW2RGB:u4|wData1_d1[1]                                                                                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - RAW2RGB:u4|wData1_d1[0]                                                                                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - RAW2RGB:u4|wData2_d1[1]                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - RAW2RGB:u4|wData2_d1[0]                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - RAW2RGB:u4|wData0_d1[3]                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - RAW2RGB:u4|wData0_d1[2]                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - RAW2RGB:u4|wData0_d1[1]                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - RAW2RGB:u4|wData0_d1[0]                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - RAW2RGB:u4|wData0_d1[4]                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - RAW2RGB:u4|wData0_d1[5]                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - RAW2RGB:u4|wData0_d1[6]                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - RAW2RGB:u4|wData0_d1[7]                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - RAW2RGB:u4|wData0_d1[8]                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - RAW2RGB:u4|wData0_d1[9]                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
;      - RAW2RGB:u4|wData0_d1[10]                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - RAW2RGB:u4|wData0_d1[11]                                                                                                                                                                                                                                                                            ; 0                 ; 0       ;
;      - rCCD_DATA[2]                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - rCCD_DATA[3]                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - rCCD_DATA[4]                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - rCCD_DATA[5]                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - rCCD_DATA[6]                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - rCCD_DATA[7]                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - rCCD_DATA[8]                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - rCCD_DATA[9]                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - rCCD_DATA[10]                                                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - rCCD_DATA[11]                                                                                                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - rCCD_DATA[1]                                                                                                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - rCCD_DATA[0]                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
; D5M_FVAL                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - rCCD_FVAL                                                                                                                                                                                                                                                                                           ; 1                 ; 7       ;
; BUTTON[2]                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - CCD_Capture:u3|mSTART~0                                                                                                                                                                                                                                                                             ; 1                 ; 7       ;
; BUTTON[3]                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - CCD_Capture:u3|mSTART~0                                                                                                                                                                                                                                                                             ; 0                 ; 7       ;
; BUTTON[1]                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - I2C_CCD_Config:u10|iexposure_adj_delay[0]                                                                                                                                                                                                                                                           ; 0                 ; 7       ;
;      - I2C_CCD_Config:u10|Equal0~0                                                                                                                                                                                                                                                                         ; 0                 ; 7       ;
; SLIDE_SW[1]                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - I2C_CCD_Config:u10|Mux12~1                                                                                                                                                                                                                                                                          ; 1                 ; 7       ;
;      - I2C_CCD_Config:u10|Mux15~1                                                                                                                                                                                                                                                                          ; 1                 ; 7       ;
;      - I2C_CCD_Config:u10|Mux13~0                                                                                                                                                                                                                                                                          ; 1                 ; 7       ;
;      - I2C_CCD_Config:u10|Mux12~6                                                                                                                                                                                                                                                                          ; 1                 ; 7       ;
;      - I2C_CCD_Config:u10|Mux12~8                                                                                                                                                                                                                                                                          ; 1                 ; 7       ;
;      - I2C_CCD_Config:u10|Mux12~9                                                                                                                                                                                                                                                                          ; 1                 ; 7       ;
;      - I2C_CCD_Config:u10|Mux18~0                                                                                                                                                                                                                                                                          ; 1                 ; 7       ;
;      - I2C_CCD_Config:u10|Mux12~12                                                                                                                                                                                                                                                                         ; 1                 ; 7       ;
;      - I2C_CCD_Config:u10|Mux12~13                                                                                                                                                                                                                                                                         ; 1                 ; 7       ;
;      - I2C_CCD_Config:u10|Mux12~14                                                                                                                                                                                                                                                                         ; 1                 ; 7       ;
;      - I2C_CCD_Config:u10|Mux12~15                                                                                                                                                                                                                                                                         ; 1                 ; 7       ;
;      - I2C_CCD_Config:u10|Mux12~16                                                                                                                                                                                                                                                                         ; 1                 ; 7       ;
; SLIDE_SW[0]                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - I2C_CCD_Config:u10|Add1~5                                                                                                                                                                                                                                                                           ; 1                 ; 7       ;
;      - I2C_CCD_Config:u10|Add1~9                                                                                                                                                                                                                                                                           ; 1                 ; 7       ;
;      - I2C_CCD_Config:u10|Add1~13                                                                                                                                                                                                                                                                          ; 1                 ; 7       ;
;      - I2C_CCD_Config:u10|Add1~17                                                                                                                                                                                                                                                                          ; 1                 ; 7       ;
;      - I2C_CCD_Config:u10|Add1~21                                                                                                                                                                                                                                                                          ; 1                 ; 7       ;
;      - I2C_CCD_Config:u10|Add1~25                                                                                                                                                                                                                                                                          ; 1                 ; 7       ;
;      - I2C_CCD_Config:u10|Add1~29                                                                                                                                                                                                                                                                          ; 1                 ; 7       ;
;      - I2C_CCD_Config:u10|Add1~33                                                                                                                                                                                                                                                                          ; 1                 ; 7       ;
;      - I2C_CCD_Config:u10|Add1~37                                                                                                                                                                                                                                                                          ; 1                 ; 7       ;
;      - I2C_CCD_Config:u10|Add1~41                                                                                                                                                                                                                                                                          ; 1                 ; 7       ;
;      - I2C_CCD_Config:u10|Add1~45                                                                                                                                                                                                                                                                          ; 1                 ; 7       ;
;      - I2C_CCD_Config:u10|Add1~49                                                                                                                                                                                                                                                                          ; 1                 ; 7       ;
;      - I2C_CCD_Config:u10|senosr_exposure[15]~1                                                                                                                                                                                                                                                            ; 1                 ; 7       ;
;      - I2C_CCD_Config:u10|senosr_exposure[15]~3                                                                                                                                                                                                                                                            ; 1                 ; 7       ;
;      - I2C_CCD_Config:u10|senosr_exposure~8                                                                                                                                                                                                                                                                ; 1                 ; 7       ;
;      - I2C_CCD_Config:u10|senosr_exposure~10                                                                                                                                                                                                                                                               ; 1                 ; 7       ;
;      - I2C_CCD_Config:u10|senosr_exposure~11                                                                                                                                                                                                                                                               ; 1                 ; 7       ;
;      - I2C_CCD_Config:u10|senosr_exposure~14                                                                                                                                                                                                                                                               ; 1                 ; 7       ;
;      - I2C_CCD_Config:u10|senosr_exposure~15                                                                                                                                                                                                                                                               ; 1                 ; 7       ;
;      - I2C_CCD_Config:u10|senosr_exposure[0]~16                                                                                                                                                                                                                                                            ; 1                 ; 7       ;
; D5M_LVAL                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - rCCD_LVAL                                                                                                                                                                                                                                                                                           ; 0                 ; 7       ;
; D5M_D[2]                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - rCCD_DATA[2]                                                                                                                                                                                                                                                                                        ; 1                 ; 7       ;
; D5M_D[3]                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - rCCD_DATA[3]                                                                                                                                                                                                                                                                                        ; 0                 ; 7       ;
; D5M_D[4]                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - rCCD_DATA[4]                                                                                                                                                                                                                                                                                        ; 0                 ; 7       ;
; D5M_D[5]                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - rCCD_DATA[5]~feeder                                                                                                                                                                                                                                                                                 ; 0                 ; 7       ;
; D5M_D[6]                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - rCCD_DATA[6]                                                                                                                                                                                                                                                                                        ; 0                 ; 7       ;
; D5M_D[7]                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - rCCD_DATA[7]                                                                                                                                                                                                                                                                                        ; 0                 ; 7       ;
; D5M_D[8]                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - rCCD_DATA[8]                                                                                                                                                                                                                                                                                        ; 1                 ; 7       ;
; D5M_D[9]                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - rCCD_DATA[9]                                                                                                                                                                                                                                                                                        ; 0                 ; 7       ;
; D5M_D[10]                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - rCCD_DATA[10]                                                                                                                                                                                                                                                                                       ; 0                 ; 7       ;
; D5M_D[11]                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - rCCD_DATA[11]                                                                                                                                                                                                                                                                                       ; 0                 ; 7       ;
; D5M_D[1]                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - rCCD_DATA[1]                                                                                                                                                                                                                                                                                        ; 0                 ; 7       ;
; D5M_D[0]                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - rCCD_DATA[0]                                                                                                                                                                                                                                                                                        ; 1                 ; 7       ;
; PLL_CLKIN_p(n)                                                                                                                                                                                                                                                                                             ;                   ;         ;
; SMA_CLKIN_p(n)                                                                                                                                                                                                                                                                                             ;                   ;         ;
; ETH_RX_p[0](n)                                                                                                                                                                                                                                                                                             ;                   ;         ;
; ETH_RX_p[1](n)                                                                                                                                                                                                                                                                                             ;                   ;         ;
; ETH_RX_p[2](n)                                                                                                                                                                                                                                                                                             ;                   ;         ;
; ETH_RX_p[3](n)                                                                                                                                                                                                                                                                                             ;                   ;         ;
; termination_blk0~_rup_pad                                                                                                                                                                                                                                                                                  ;                   ;         ;
; termination_blk0~_rdn_pad                                                                                                                                                                                                                                                                                  ;                   ;         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                  ; Location                   ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; BUTTON[0]                                                                                                                                                                                                                                                                                                                                                                                             ; PIN_AH5                    ; 235     ; Async. clear, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; CCD_Capture:u3|X_Cont[7]~0                                                                                                                                                                                                                                                                                                                                                                            ; MLABCELL_X183_Y30_N4       ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; CCD_Capture:u3|X_Cont[7]~1                                                                                                                                                                                                                                                                                                                                                                            ; MLABCELL_X183_Y30_N16      ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CCD_Capture:u3|Y_Cont[3]~0                                                                                                                                                                                                                                                                                                                                                                            ; MLABCELL_X183_Y32_N4       ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CCD_Capture:u3|always2~0                                                                                                                                                                                                                                                                                                                                                                              ; MLABCELL_X183_Y32_N34      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CCD_Capture:u3|mCCD_FVAL                                                                                                                                                                                                                                                                                                                                                                              ; FF_X183_Y32_N5             ; 21      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; CCD_Capture:u3|oDVAL                                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X183_Y32_N24      ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; D5M_PIXLCLK                                                                                                                                                                                                                                                                                                                                                                                           ; PIN_AW5                    ; 288     ; Clock                      ; no     ; --                   ; --               ; --                        ;
; I2C_CCD_Config:u10|I2C_Controller:u0|SD[23]~1                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X94_Y62_N26       ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; I2C_CCD_Config:u10|I2C_Controller:u0|SD_COUNTER[5]~1                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X94_Y61_N14       ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; I2C_CCD_Config:u10|LUT_INDEX[4]                                                                                                                                                                                                                                                                                                                                                                       ; FF_X98_Y62_N27             ; 37      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; I2C_CCD_Config:u10|LUT_INDEX[5]~0                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X93_Y61_N26        ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; I2C_CCD_Config:u10|LessThan2~4                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X85_Y61_N0         ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; I2C_CCD_Config:u10|LessThan3~0                                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X97_Y62_N28       ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; I2C_CCD_Config:u10|always1~2                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X101_Y61_N26       ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; I2C_CCD_Config:u10|i2c_reset                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X101_Y61_N10       ; 43      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; I2C_CCD_Config:u10|iexposure_adj_delay[3]                                                                                                                                                                                                                                                                                                                                                             ; FF_X100_Y60_N35            ; 26      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; I2C_CCD_Config:u10|mI2C_CTRL_CLK                                                                                                                                                                                                                                                                                                                                                                      ; FF_X85_Y61_N5              ; 72      ; Clock                      ; yes    ; Global Clock         ; GCLK12           ; --                        ;
; I2C_CCD_Config:u10|mI2C_DATA[23]~0                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X93_Y61_N18        ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; I2C_CCD_Config:u10|senosr_exposure[15]~6                                                                                                                                                                                                                                                                                                                                                              ; MLABCELL_X97_Y61_N22       ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; OSC_50_BANK2                                                                                                                                                                                                                                                                                                                                                                                          ; PIN_AC35                   ; 130     ; Clock                      ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; OSC_50_BANK2                                                                                                                                                                                                                                                                                                                                                                                          ; PIN_AC35                   ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; RAW2RGB:u4|Equal1~0                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X184_Y31_N6        ; 20      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; RAW2RGB:u4|LessThan1~3                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X181_Y33_N34       ; 30      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_2331:auto_generated|cntr_isf:cntr1|cout_actual                                                                                                                                                                                                                                                                             ; LABCELL_X184_Y34_N34       ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; RAW2RGB:u4|dval_ctrl                                                                                                                                                                                                                                                                                                                                                                                  ; FF_X181_Y33_N39            ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; Reset_Delay:u2|Equal0~8                                                                                                                                                                                                                                                                                                                                                                               ; MLABCELL_X175_Y34_N38      ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Reset_Delay:u2|oRST_1                                                                                                                                                                                                                                                                                                                                                                                 ; FF_X175_Y34_N35            ; 102     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; Reset_Delay:u2|oRST_2                                                                                                                                                                                                                                                                                                                                                                                 ; FF_X175_Y34_N13            ; 101     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; WideAnd0                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X70_Y4_N38         ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; comb~0                                                                                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X92_Y56_N14       ; 28      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|Equal1~0                                                                                                                                                                                                                                                                                                                ; MLABCELL_X97_Y91_N26       ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|Equal5~0                                                                                                                                                                                                                                                                                                                ; MLABCELL_X97_Y91_N10       ; 26      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|_~0                                                                                                                                                                                                                         ; MLABCELL_X94_Y3_N20        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|valid_rdreq~0                                                                                                                                                                                                               ; LABCELL_X95_Y3_N10         ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|valid_wrreq~0                                                                                                                                                                                                               ; LABCELL_X95_Y8_N12         ; 26      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|data_count[3]~0                                                                                                                                                                                                                                                                                                         ; MLABCELL_X92_Y128_N34      ; 9       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|data_count[3]~1                                                                                                                                                                                                                                                                                                         ; LABCELL_X90_Y128_N10       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|nor_address[11]~12                                                                                                                                                                                                                                                                                                      ; MLABCELL_X92_Y128_N14      ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|nor_address[20]~11                                                                                                                                                                                                                                                                                                      ; MLABCELL_X92_Y128_N24      ; 19      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|oBURST_COUNT[4]~1                                                                                                                                                                                                                                                                                                       ; LABCELL_X98_Y63_N24        ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|Equal9~0                                                                                                                                                                                                                                                                                                            ; LABCELL_X111_Y47_N2        ; 17      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|_~0                                                                                                                                                                                                                    ; MLABCELL_X175_Y32_N22      ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|valid_rdreq~0                                                                                                                                                                                                          ; LABCELL_X130_Y34_N34       ; 26      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|valid_wrreq~0                                                                                                                                                                                                          ; MLABCELL_X175_Y32_N34      ; 28      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|data_cnt[5]~0                                                                                                                                                                                                                                                                                                       ; LABCELL_X107_Y32_N38       ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|data_cnt[5]~1                                                                                                                                                                                                                                                                                                       ; LABCELL_X109_Y33_N34       ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|flush_burst_cnt[6]~0                                                                                                                                                                                                                                                                                                ; LABCELL_X109_Y34_N12       ; 6       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|flush_burst_cnt[6]~1                                                                                                                                                                                                                                                                                                ; MLABCELL_X112_Y35_N10      ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|norm_address[22]~22                                                                                                                                                                                                                                                                                                 ; LABCELL_X109_Y26_N22       ; 19      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|norm_address[6]~2                                                                                                                                                                                                                                                                                                   ; MLABCELL_X112_Y34_N18      ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|norm_address[9]~9                                                                                                                                                                                                                                                                                                   ; LABCELL_X107_Y32_N26       ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|rm_byte_buf[21]~0                                                                                                                                                                                                                                                                                                   ; LABCELL_X115_Y46_N26       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|usedw_cnt[0]~1                                                                                                                                                                                                                                                                                                      ; LABCELL_X111_Y43_N26       ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_addr_cmd:addr_cmd_inst|combi_cs_n~0                                                                                                                                                        ; LABCELL_X95_Y34_N4         ; 22      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|ecc_wdata_fifo_read                                                                                                                                               ; FF_X88_Y9_N19              ; 128     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_tracking:bank_tracking_inst|always30~0                                                                                                                                                ; LABCELL_X93_Y36_N30        ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_tracking:bank_tracking_inst|always31~0                                                                                                                                                ; LABCELL_X95_Y35_N26        ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_tracking:bank_tracking_inst|always32~0                                                                                                                                                ; LABCELL_X95_Y35_N36        ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_tracking:bank_tracking_inst|always33~0                                                                                                                                                ; LABCELL_X95_Y35_N38        ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_tracking:bank_tracking_inst|always34~0                                                                                                                                                ; LABCELL_X95_Y35_N28        ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_tracking:bank_tracking_inst|always35~0                                                                                                                                                ; LABCELL_X95_Y35_N30        ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_tracking:bank_tracking_inst|always36~0                                                                                                                                                ; LABCELL_X95_Y35_N34        ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_tracking:bank_tracking_inst|always37~0                                                                                                                                                ; LABCELL_X95_Y35_N32        ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|last_write_req~0                                                                                                                  ; LABCELL_X105_Y37_N8        ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[0][21]~5                                                                                                                     ; MLABCELL_X108_Y35_N12      ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[2][1]~14                                                                                                                     ; LABCELL_X107_Y35_N38       ; 140     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[2][1]~14DUPLICATE                                                                                                            ; LABCELL_X107_Y35_N36       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[6][10]~313                                                                                                                   ; LABCELL_X109_Y35_N32       ; 29      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[6][10]~313DUPLICATE                                                                                                          ; LABCELL_X109_Y35_N34       ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[7][34]~310                                                                                                                   ; MLABCELL_X108_Y35_N16      ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[7][34]~310DUPLICATE                                                                                                          ; MLABCELL_X108_Y35_N18      ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|valid_rreq~0                                                                                                                      ; MLABCELL_X100_Y38_N14      ; 37      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|_~0                                                           ; LABCELL_X115_Y35_N38       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|_~1                                                           ; LABCELL_X121_Y31_N12       ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[0]~FITTER_CREATED_COMB_LOGIC      ; MLABCELL_X114_Y34_N10      ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[0]~FITTER_CREATED_COMB_LOGIC_10   ; MLABCELL_X114_Y34_N8       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[0]~FITTER_CREATED_COMB_LOGIC_11   ; LABCELL_X115_Y34_N8        ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[0]~FITTER_CREATED_COMB_LOGIC_12   ; MLABCELL_X114_Y34_N20      ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[10]~FITTER_CREATED_COMB_LOGIC     ; LABCELL_X115_Y34_N34       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[10]~FITTER_CREATED_COMB_LOGIC_22  ; MLABCELL_X114_Y34_N34      ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[10]~FITTER_CREATED_COMB_LOGIC_23  ; MLABCELL_X114_Y34_N22      ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[10]~FITTER_CREATED_COMB_LOGIC_24  ; LABCELL_X115_Y34_N16       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[12]~FITTER_CREATED_COMB_LOGIC     ; LABCELL_X119_Y34_N10       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[12]~FITTER_CREATED_COMB_LOGIC_25  ; LABCELL_X115_Y33_N28       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[12]~FITTER_CREATED_COMB_LOGIC_26  ; LABCELL_X119_Y33_N6        ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[12]~FITTER_CREATED_COMB_LOGIC_27  ; LABCELL_X119_Y34_N4        ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[130]~FITTER_CREATED_COMB_LOGIC    ; LABCELL_X115_Y34_N20       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[130]~FITTER_CREATED_COMB_LOGIC_13 ; MLABCELL_X114_Y34_N2       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[130]~FITTER_CREATED_COMB_LOGIC_14 ; MLABCELL_X114_Y34_N36      ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[130]~FITTER_CREATED_COMB_LOGIC_15 ; LABCELL_X115_Y34_N18       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[132]~FITTER_CREATED_COMB_LOGIC    ; LABCELL_X115_Y34_N36       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[132]~FITTER_CREATED_COMB_LOGIC_16 ; LABCELL_X115_Y34_N26       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[132]~FITTER_CREATED_COMB_LOGIC_17 ; MLABCELL_X114_Y34_N14      ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[132]~FITTER_CREATED_COMB_LOGIC_18 ; LABCELL_X115_Y34_N10       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[135]~FITTER_CREATED_COMB_LOGIC    ; LABCELL_X115_Y34_N28       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[135]~FITTER_CREATED_COMB_LOGIC_19 ; LABCELL_X119_Y34_N8        ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[135]~FITTER_CREATED_COMB_LOGIC_20 ; MLABCELL_X114_Y34_N18      ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[135]~FITTER_CREATED_COMB_LOGIC_21 ; MLABCELL_X114_Y34_N28      ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[145]~FITTER_CREATED_COMB_LOGIC    ; LABCELL_X119_Y34_N12       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[145]~FITTER_CREATED_COMB_LOGIC_31 ; LABCELL_X119_Y34_N38       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[145]~FITTER_CREATED_COMB_LOGIC_32 ; LABCELL_X119_Y34_N34       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[145]~FITTER_CREATED_COMB_LOGIC_33 ; LABCELL_X119_Y34_N6        ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[14]~FITTER_CREATED_COMB_LOGIC     ; LABCELL_X119_Y34_N30       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[14]~FITTER_CREATED_COMB_LOGIC_28  ; LABCELL_X119_Y34_N32       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[14]~FITTER_CREATED_COMB_LOGIC_29  ; LABCELL_X119_Y34_N36       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[14]~FITTER_CREATED_COMB_LOGIC_30  ; LABCELL_X119_Y34_N24       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[257]~FITTER_CREATED_COMB_LOGIC    ; MLABCELL_X114_Y34_N38      ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[257]~FITTER_CREATED_COMB_LOGIC_7  ; MLABCELL_X114_Y34_N0       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[257]~FITTER_CREATED_COMB_LOGIC_8  ; MLABCELL_X114_Y34_N12      ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[257]~FITTER_CREATED_COMB_LOGIC_9  ; LABCELL_X119_Y34_N16       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[259]~FITTER_CREATED_COMB_LOGIC    ; LABCELL_X115_Y34_N12       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[259]~FITTER_CREATED_COMB_LOGIC_4  ; MLABCELL_X114_Y34_N32      ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[259]~FITTER_CREATED_COMB_LOGIC_5  ; LABCELL_X115_Y34_N2        ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[259]~FITTER_CREATED_COMB_LOGIC_6  ; LABCELL_X115_Y34_N4        ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[262]~FITTER_CREATED_COMB_LOGIC    ; MLABCELL_X114_Y34_N16      ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[262]~FITTER_CREATED_COMB_LOGIC_1  ; MLABCELL_X114_Y34_N30      ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[262]~FITTER_CREATED_COMB_LOGIC_2  ; LABCELL_X119_Y34_N0        ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[262]~FITTER_CREATED_COMB_LOGIC_3  ; LABCELL_X119_Y34_N20       ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_bank[2]~1                                                                                                                                         ; LABCELL_X101_Y36_N20       ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_col[6]~1                                                                                                                                          ; LABCELL_X98_Y35_N24        ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_row[2]~1                                                                                                                                          ; MLABCELL_X100_Y40_N30      ; 14      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_row[2]~2                                                                                                                                          ; LABCELL_X101_Y33_N4        ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|do_precharge_all                                                                                                                                          ; FF_X93_Y34_N37             ; 32      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|do_read                                                                                                                                                   ; FF_X100_Y33_N37            ; 25      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|do_write                                                                                                                                                  ; FF_X100_Y33_N39            ; 26      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|fetch                                                                                                                                                     ; FF_X103_Y32_N35            ; 122     ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|fetch_r~0                                                                                                                                                 ; LABCELL_X98_Y35_N26        ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|flush1                                                                                                                                                    ; FF_X100_Y33_N1             ; 82      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|proper_beats_in_fifo[2]~1                                                                                                                                 ; LABCELL_X101_Y33_N8        ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|proper_beats_in_fifo[2]~1DUPLICATE                                                                                                                        ; LABCELL_X101_Y33_N10       ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|row_incremented~1                                                                                                                                         ; LABCELL_X101_Y33_N0        ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|state.FETCH                                                                                                                                               ; FF_X103_Y32_N15            ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|to_addr[3]~17                                                                                                                                             ; LABCELL_X98_Y37_N26        ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|to_chip[0]                                                                                                                                                ; FF_X97_Y34_N23             ; 37      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|act_command_monitor[0].act_cnt[0]~1                                                                                                                                     ; MLABCELL_X97_Y31_N38       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|act_command_monitor[0].act_cnt_valid[1]~1                                                                                                                               ; LABCELL_X93_Y31_N16        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|alt_ddrx_timers_fsm:bank_specific_state_machine_per_chip[0].bank_specific_state_machine_per_bank[0].fsm_inst|always3~1                                                  ; LABCELL_X95_Y27_N10        ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|alt_ddrx_timers_fsm:bank_specific_state_machine_per_chip[0].bank_specific_state_machine_per_bank[0].fsm_inst|cnt[5]~1                                                   ; MLABCELL_X92_Y27_N12       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|alt_ddrx_timers_fsm:bank_specific_state_machine_per_chip[0].bank_specific_state_machine_per_bank[0].fsm_inst|int_do_activate                                            ; LABCELL_X93_Y29_N38        ; 13      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|alt_ddrx_timers_fsm:bank_specific_state_machine_per_chip[0].bank_specific_state_machine_per_bank[0].fsm_inst|trc_cnt[4]~1                                               ; LABCELL_X93_Y29_N2         ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|alt_ddrx_timers_fsm:bank_specific_state_machine_per_chip[0].bank_specific_state_machine_per_bank[1].fsm_inst|always3~0                                                  ; MLABCELL_X97_Y24_N4        ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|alt_ddrx_timers_fsm:bank_specific_state_machine_per_chip[0].bank_specific_state_machine_per_bank[1].fsm_inst|cnt[4]~1                                                   ; MLABCELL_X97_Y24_N14       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|alt_ddrx_timers_fsm:bank_specific_state_machine_per_chip[0].bank_specific_state_machine_per_bank[1].fsm_inst|int_do_activate                                            ; LABCELL_X98_Y24_N20        ; 12      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|alt_ddrx_timers_fsm:bank_specific_state_machine_per_chip[0].bank_specific_state_machine_per_bank[1].fsm_inst|trc_cnt[3]~1                                               ; LABCELL_X101_Y24_N34       ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|alt_ddrx_timers_fsm:bank_specific_state_machine_per_chip[0].bank_specific_state_machine_per_bank[2].fsm_inst|always3~0                                                  ; LABCELL_X98_Y30_N16        ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|alt_ddrx_timers_fsm:bank_specific_state_machine_per_chip[0].bank_specific_state_machine_per_bank[2].fsm_inst|cnt[6]~1                                                   ; LABCELL_X98_Y30_N38        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|alt_ddrx_timers_fsm:bank_specific_state_machine_per_chip[0].bank_specific_state_machine_per_bank[2].fsm_inst|int_do_activate                                            ; MLABCELL_X100_Y30_N20      ; 12      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|alt_ddrx_timers_fsm:bank_specific_state_machine_per_chip[0].bank_specific_state_machine_per_bank[2].fsm_inst|trc_cnt[5]~1                                               ; MLABCELL_X102_Y30_N0       ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|alt_ddrx_timers_fsm:bank_specific_state_machine_per_chip[0].bank_specific_state_machine_per_bank[3].fsm_inst|always3~0                                                  ; MLABCELL_X92_Y28_N22       ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|alt_ddrx_timers_fsm:bank_specific_state_machine_per_chip[0].bank_specific_state_machine_per_bank[3].fsm_inst|cnt[7]~1                                                   ; MLABCELL_X92_Y28_N32       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|alt_ddrx_timers_fsm:bank_specific_state_machine_per_chip[0].bank_specific_state_machine_per_bank[3].fsm_inst|int_do_activate                                            ; MLABCELL_X92_Y28_N34       ; 12      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|alt_ddrx_timers_fsm:bank_specific_state_machine_per_chip[0].bank_specific_state_machine_per_bank[3].fsm_inst|trc_cnt[4]~1                                               ; LABCELL_X90_Y28_N16        ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|alt_ddrx_timers_fsm:bank_specific_state_machine_per_chip[0].bank_specific_state_machine_per_bank[4].fsm_inst|always3~0                                                  ; LABCELL_X98_Y28_N26        ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|alt_ddrx_timers_fsm:bank_specific_state_machine_per_chip[0].bank_specific_state_machine_per_bank[4].fsm_inst|cnt[4]~1                                                   ; LABCELL_X95_Y28_N34        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|alt_ddrx_timers_fsm:bank_specific_state_machine_per_chip[0].bank_specific_state_machine_per_bank[4].fsm_inst|int_do_activate                                            ; MLABCELL_X97_Y28_N22       ; 12      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|alt_ddrx_timers_fsm:bank_specific_state_machine_per_chip[0].bank_specific_state_machine_per_bank[4].fsm_inst|trc_cnt[5]~1                                               ; MLABCELL_X97_Y30_N34       ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|alt_ddrx_timers_fsm:bank_specific_state_machine_per_chip[0].bank_specific_state_machine_per_bank[5].fsm_inst|always3~0                                                  ; MLABCELL_X100_Y25_N8       ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|alt_ddrx_timers_fsm:bank_specific_state_machine_per_chip[0].bank_specific_state_machine_per_bank[5].fsm_inst|cnt[5]~1                                                   ; MLABCELL_X100_Y25_N6       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|alt_ddrx_timers_fsm:bank_specific_state_machine_per_chip[0].bank_specific_state_machine_per_bank[5].fsm_inst|int_do_activate                                            ; MLABCELL_X100_Y25_N0       ; 12      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|alt_ddrx_timers_fsm:bank_specific_state_machine_per_chip[0].bank_specific_state_machine_per_bank[5].fsm_inst|trc_cnt[4]~1                                               ; LABCELL_X101_Y25_N34       ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|alt_ddrx_timers_fsm:bank_specific_state_machine_per_chip[0].bank_specific_state_machine_per_bank[6].fsm_inst|always3~0                                                  ; MLABCELL_X97_Y26_N38       ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|alt_ddrx_timers_fsm:bank_specific_state_machine_per_chip[0].bank_specific_state_machine_per_bank[6].fsm_inst|cnt[7]~1                                                   ; MLABCELL_X97_Y26_N24       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|alt_ddrx_timers_fsm:bank_specific_state_machine_per_chip[0].bank_specific_state_machine_per_bank[6].fsm_inst|int_do_activate                                            ; LABCELL_X95_Y30_N14        ; 12      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|alt_ddrx_timers_fsm:bank_specific_state_machine_per_chip[0].bank_specific_state_machine_per_bank[6].fsm_inst|trc_cnt[5]~1                                               ; LABCELL_X95_Y30_N18        ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|alt_ddrx_timers_fsm:bank_specific_state_machine_per_chip[0].bank_specific_state_machine_per_bank[7].fsm_inst|always3~0                                                  ; LABCELL_X95_Y25_N10        ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|alt_ddrx_timers_fsm:bank_specific_state_machine_per_chip[0].bank_specific_state_machine_per_bank[7].fsm_inst|cnt[6]~1                                                   ; MLABCELL_X92_Y25_N38       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|alt_ddrx_timers_fsm:bank_specific_state_machine_per_chip[0].bank_specific_state_machine_per_bank[7].fsm_inst|int_do_activate                                            ; LABCELL_X95_Y25_N24        ; 12      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|alt_ddrx_timers_fsm:bank_specific_state_machine_per_chip[0].bank_specific_state_machine_per_bank[7].fsm_inst|trc_cnt[4]~1                                               ; LABCELL_X93_Y25_N12        ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|always22~2                                                                                                                                                              ; LABCELL_X95_Y32_N24        ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|always96~0                                                                                                                                                              ; LABCELL_X93_Y31_N18        ; 67      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|auto_refresh_cnt[0][6]~3                                                                                                                                                ; LABCELL_X93_Y30_N28        ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|chip_request_cnt[4]~0                                                                                                                                                   ; LABCELL_X90_Y33_N36        ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|cnt[5]~1                                                                                                                                                                ; LABCELL_X90_Y33_N10        ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|enable_chip_request~0                                                                                                                                                   ; MLABCELL_X92_Y33_N14       ; 33      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|trc_cnt[0][3]~1                                                                                                                                                         ; LABCELL_X93_Y33_N12        ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|twtr_cnt[0][1]~0                                                                                                                                                        ; LABCELL_X95_Y32_N22        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ddr.addr[3].addr_struct|ctl_ac_l_r~0                                                                                                                                  ; LABCELL_X93_Y38_N38        ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ac_clk_1x                                                                                                                                                                                                      ; PLL_B2                     ; 27      ; Clock                      ; yes    ; Regional Clock       ; RCLK20           ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|always3~0                                                                                                                                                                                                      ; MLABCELL_X89_Y3_N2         ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|clk_div_reset_ams_n_r                                                                                                                                                                                          ; FF_X92_Y1_N27              ; 4       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:half_rate.pll|altpll:altpll_component|altpll_r5v3:auto_generated|_~0                                                                                                                  ; LABCELL_X93_Y1_N10         ; 3       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:half_rate.pll|altpll:altpll_component|altpll_r5v3:auto_generated|cntr_5de:pll_internal_phasestep|cout_actual                                                                          ; LABCELL_X93_Y1_N14         ; 3       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:half_rate.pll|altpll:altpll_component|altpll_r5v3:auto_generated|cntr_vud:phasestep_counter|cout_actual                                                                               ; MLABCELL_X94_Y1_N6         ; 2       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:half_rate.pll|altpll:altpll_component|altpll_r5v3:auto_generated|locked                                                                                                               ; LABCELL_X107_Y32_N14       ; 1       ; Async. load                ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:half_rate.pll|altpll:altpll_component|altpll_r5v3:auto_generated|phasedone_state                                                                                                      ; FF_X93_Y1_N27              ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:half_rate.pll|altpll:altpll_component|altpll_r5v3:auto_generated|pll1~LOCKED                                                                                                          ; PLL_B2                     ; 4       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:half_rate.pll|altpll:altpll_component|altpll_r5v3:auto_generated|pll_internal_phasestep_reg                                                                                           ; FF_X94_Y1_N29              ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:RESET_RDP_BUS[0].reset_rdp_phy_clk_pipe|ams_pipe[2]                                                                                                                            ; FF_X97_Y7_N33              ; 35      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:cs_n_clk_pipe_1x|ams_pipe[3]                                                                                                                                                   ; FF_X70_Y9_N3               ; 23      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:measure_clk_pipe|ams_pipe[1]                                                                                                                                                   ; FF_X81_Y20_N3              ; 24      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:reset_resync_clk_pipe[0].resync_clk_pipe_1x|ams_pipe[1]                                                                                                                        ; FF_X67_Y1_N27              ; 16      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:slave_reset_resync_clk_pipe[0].slave_resync_clk_pipe_1x|ams_pipe[1]                                                                                                            ; FF_X22_Y1_N17              ; 9       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:slave_reset_resync_clk_pipe[1].slave_resync_clk_pipe_1x|ams_pipe[1]                                                                                                            ; FF_X40_Y2_N9               ; 9       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:slave_reset_resync_clk_pipe[2].slave_resync_clk_pipe_1x|ams_pipe[1]                                                                                                            ; FF_X69_Y1_N9               ; 9       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:slave_reset_resync_clk_pipe[3].slave_resync_clk_pipe_1x|ams_pipe[1]                                                                                                            ; FF_X46_Y1_N15              ; 9       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:slave_reset_resync_clk_pipe[4].slave_resync_clk_pipe_1x|ams_pipe[1]                                                                                                            ; FF_X136_Y1_N21             ; 12      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:slave_reset_resync_clk_pipe[5].slave_resync_clk_pipe_1x|ams_pipe[1]                                                                                                            ; FF_X139_Y1_N29             ; 10      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:slave_reset_resync_clk_pipe[6].slave_resync_clk_pipe_1x|ams_pipe[1]                                                                                                            ; FF_X153_Y1_N31             ; 10      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:slave_reset_resync_clk_pipe[7].slave_resync_clk_pipe_1x|ams_pipe[1]                                                                                                            ; FF_X152_Y1_N33             ; 11      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|global_pre_clear                                                                                                                                                                                               ; FF_X68_Y8_N11              ; 9       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|measure_clk_1x                                                                                                                                                                                                 ; PLL_B2                     ; 27      ; Clock                      ; yes    ; Regional Clock       ; RCLK21           ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|mem_clk_2x                                                                                                                                                                                                     ; PLL_B2                     ; 3       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|mem_clk_2x                                                                                                                                                                                                     ; PLL_B2                     ; 54      ; Clock                      ; yes    ; Regional Clock       ; RCLK19           ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|mem_clk_2x                                                                                                                                                                                                     ; PLL_B2                     ; 52      ; Clock                      ; yes    ; Regional Clock       ; RCLK29           ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|phy_clk_1x                                                                                                                                                                                                     ; PLL_B2                     ; 4855    ; Clock                      ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|phy_internal_reset_n                                                                                                                                                                                           ; MLABCELL_X69_Y8_N0         ; 2       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|phy_internal_reset_n~0                                                                                                                                                                                         ; LABCELL_X107_Y32_N18       ; 8       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|pll_phase_auto_calibrate_pulse                                                                                                                                                                                 ; LABCELL_X90_Y1_N8          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|pll_reconfig_reset_ams_n_r                                                                                                                                                                                     ; FF_X92_Y1_N13              ; 14      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|rdp_reset_req_n[0]                                                                                                                                                                                             ; LABCELL_X68_Y8_N14         ; 4       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|rdp_reset_req_n[0]~DUPLICATE                                                                                                                                                                                   ; LABCELL_X68_Y8_N12         ; 1       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|reset_phy_clk_1x_n                                                                                                                                                                                             ; FF_X75_Y18_N19             ; 1884    ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|resync_clk_2x                                                                                                                                                                                                  ; PLL_B2                     ; 87      ; Clock                      ; yes    ; Regional Clock       ; RCLK18           ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|resync_clk_2x                                                                                                                                                                                                  ; PLL_B2                     ; 87      ; Clock                      ; yes    ; Regional Clock       ; RCLK28           ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|scan_clk                                                                                                                                                                                                       ; FF_X92_Y1_N9               ; 26      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|write_clk_2x                                                                                                                                                                                                   ; PLL_B2                     ; 68      ; Clock                      ; yes    ; Regional Clock       ; RCLK27           ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|write_clk_2x                                                                                                                                                                                                   ; PLL_B2                     ; 68      ; Clock                      ; yes    ; Regional Clock       ; RCLK13           ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[0].dq[0].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                    ; DDIOOECELL_X17_Y0_N13      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[0].dq[0].dq_pad|dqoct                                                                                                                                                        ; DDIOOUT_X17_Y0_N16         ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[0].dq[1].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                    ; DDIOOECELL_X19_Y0_N75      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[0].dq[1].dq_pad|dqoct                                                                                                                                                        ; DDIOOUT_X19_Y0_N78         ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[0].dq[2].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                    ; DDIOOECELL_X22_Y0_N106     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[0].dq[2].dq_pad|dqoct                                                                                                                                                        ; DDIOOUT_X22_Y0_N109        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[0].dq[3].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                    ; DDIOOECELL_X22_Y0_N13      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[0].dq[3].dq_pad|dqoct                                                                                                                                                        ; DDIOOUT_X22_Y0_N16         ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[0].dq[4].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                    ; DDIOOECELL_X17_Y0_N75      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[0].dq[4].dq_pad|dqoct                                                                                                                                                        ; DDIOOUT_X17_Y0_N78         ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[0].dq[5].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                    ; DDIOOECELL_X17_Y0_N44      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[0].dq[5].dq_pad|dqoct                                                                                                                                                        ; DDIOOUT_X17_Y0_N47         ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[0].dq[6].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                    ; DDIOOECELL_X22_Y0_N75      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[0].dq[6].dq_pad|dqoct                                                                                                                                                        ; DDIOOUT_X22_Y0_N78         ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[0].dq[7].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                    ; DDIOOECELL_X22_Y0_N44      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[0].dq[7].dq_pad|dqoct                                                                                                                                                        ; DDIOOUT_X22_Y0_N47         ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[1].dq[0].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                    ; DDIOOECELL_X39_Y0_N75      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[1].dq[0].dq_pad|dqoct                                                                                                                                                        ; DDIOOUT_X39_Y0_N78         ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[1].dq[1].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                    ; DDIOOECELL_X42_Y0_N13      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[1].dq[1].dq_pad|dqoct                                                                                                                                                        ; DDIOOUT_X42_Y0_N16         ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[1].dq[2].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                    ; DDIOOECELL_X42_Y0_N44      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[1].dq[2].dq_pad|dqoct                                                                                                                                                        ; DDIOOUT_X42_Y0_N47         ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[1].dq[3].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                    ; DDIOOECELL_X42_Y0_N75      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[1].dq[3].dq_pad|dqoct                                                                                                                                                        ; DDIOOUT_X42_Y0_N78         ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[1].dq[4].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                    ; DDIOOECELL_X38_Y0_N75      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[1].dq[4].dq_pad|dqoct                                                                                                                                                        ; DDIOOUT_X38_Y0_N78         ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[1].dq[5].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                    ; DDIOOECELL_X38_Y0_N44      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[1].dq[5].dq_pad|dqoct                                                                                                                                                        ; DDIOOUT_X38_Y0_N47         ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[1].dq[6].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                    ; DDIOOECELL_X39_Y0_N44      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[1].dq[6].dq_pad|dqoct                                                                                                                                                        ; DDIOOUT_X39_Y0_N47         ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[1].dq[7].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                    ; DDIOOECELL_X38_Y0_N13      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[1].dq[7].dq_pad|dqoct                                                                                                                                                        ; DDIOOUT_X38_Y0_N16         ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[2].dq[0].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                    ; DDIOOECELL_X68_Y0_N75      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[2].dq[0].dq_pad|dqoct                                                                                                                                                        ; DDIOOUT_X68_Y0_N78         ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[2].dq[1].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                    ; DDIOOECELL_X73_Y0_N44      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[2].dq[1].dq_pad|dqoct                                                                                                                                                        ; DDIOOUT_X73_Y0_N47         ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[2].dq[2].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                    ; DDIOOECELL_X70_Y0_N44      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[2].dq[2].dq_pad|dqoct                                                                                                                                                        ; DDIOOUT_X70_Y0_N47         ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[2].dq[3].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                    ; DDIOOECELL_X68_Y0_N13      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[2].dq[3].dq_pad|dqoct                                                                                                                                                        ; DDIOOUT_X68_Y0_N16         ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[2].dq[4].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                    ; DDIOOECELL_X68_Y0_N44      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[2].dq[4].dq_pad|dqoct                                                                                                                                                        ; DDIOOUT_X68_Y0_N47         ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[2].dq[5].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                    ; DDIOOECELL_X73_Y0_N75      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[2].dq[5].dq_pad|dqoct                                                                                                                                                        ; DDIOOUT_X73_Y0_N78         ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[2].dq[6].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                    ; DDIOOECELL_X73_Y0_N13      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[2].dq[6].dq_pad|dqoct                                                                                                                                                        ; DDIOOUT_X73_Y0_N16         ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[2].dq[7].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                    ; DDIOOECELL_X70_Y0_N75      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[2].dq[7].dq_pad|dqoct                                                                                                                                                        ; DDIOOUT_X70_Y0_N78         ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[3].dq[0].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                    ; DDIOOECELL_X50_Y0_N44      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[3].dq[0].dq_pad|dqoct                                                                                                                                                        ; DDIOOUT_X50_Y0_N47         ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[3].dq[1].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                    ; DDIOOECELL_X50_Y0_N13      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[3].dq[1].dq_pad|dqoct                                                                                                                                                        ; DDIOOUT_X50_Y0_N16         ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[3].dq[2].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                    ; DDIOOECELL_X45_Y0_N13      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[3].dq[2].dq_pad|dqoct                                                                                                                                                        ; DDIOOUT_X45_Y0_N16         ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[3].dq[3].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                    ; DDIOOECELL_X45_Y0_N44      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[3].dq[3].dq_pad|dqoct                                                                                                                                                        ; DDIOOUT_X45_Y0_N47         ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[3].dq[4].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                    ; DDIOOECELL_X50_Y0_N75      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[3].dq[4].dq_pad|dqoct                                                                                                                                                        ; DDIOOUT_X50_Y0_N78         ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[3].dq[5].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                    ; DDIOOECELL_X50_Y0_N106     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[3].dq[5].dq_pad|dqoct                                                                                                                                                        ; DDIOOUT_X50_Y0_N109        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[3].dq[6].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                    ; DDIOOECELL_X47_Y0_N44      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[3].dq[6].dq_pad|dqoct                                                                                                                                                        ; DDIOOUT_X47_Y0_N47         ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[3].dq[7].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                    ; DDIOOECELL_X47_Y0_N75      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[3].dq[7].dq_pad|dqoct                                                                                                                                                        ; DDIOOUT_X47_Y0_N78         ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[4].dq[0].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                    ; DDIOOECELL_X135_Y0_N13     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[4].dq[0].dq_pad|dqoct                                                                                                                                                        ; DDIOOUT_X135_Y0_N16        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[4].dq[1].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                    ; DDIOOECELL_X135_Y0_N75     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[4].dq[1].dq_pad|dqoct                                                                                                                                                        ; DDIOOUT_X135_Y0_N78        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[4].dq[2].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                    ; DDIOOECELL_X139_Y0_N44     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[4].dq[2].dq_pad|dqoct                                                                                                                                                        ; DDIOOUT_X139_Y0_N47        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[4].dq[3].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                    ; DDIOOECELL_X135_Y0_N44     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[4].dq[3].dq_pad|dqoct                                                                                                                                                        ; DDIOOUT_X135_Y0_N47        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[4].dq[4].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                    ; DDIOOECELL_X139_Y0_N75     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[4].dq[4].dq_pad|dqoct                                                                                                                                                        ; DDIOOUT_X139_Y0_N78        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[4].dq[5].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                    ; DDIOOECELL_X137_Y0_N44     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[4].dq[5].dq_pad|dqoct                                                                                                                                                        ; DDIOOUT_X137_Y0_N47        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[4].dq[6].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                    ; DDIOOECELL_X139_Y0_N13     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[4].dq[6].dq_pad|dqoct                                                                                                                                                        ; DDIOOUT_X139_Y0_N16        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[4].dq[7].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                    ; DDIOOECELL_X137_Y0_N75     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[4].dq[7].dq_pad|dqoct                                                                                                                                                        ; DDIOOUT_X137_Y0_N78        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[5].dq[0].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                    ; DDIOOECELL_X142_Y0_N106    ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[5].dq[0].dq_pad|dqoct                                                                                                                                                        ; DDIOOUT_X142_Y0_N109       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[5].dq[1].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                    ; DDIOOECELL_X142_Y0_N44     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[5].dq[1].dq_pad|dqoct                                                                                                                                                        ; DDIOOUT_X142_Y0_N47        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[5].dq[2].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                    ; DDIOOECELL_X148_Y0_N13     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[5].dq[2].dq_pad|dqoct                                                                                                                                                        ; DDIOOUT_X148_Y0_N16        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[5].dq[3].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                    ; DDIOOECELL_X145_Y0_N44     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[5].dq[3].dq_pad|dqoct                                                                                                                                                        ; DDIOOUT_X145_Y0_N47        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[5].dq[4].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                    ; DDIOOECELL_X142_Y0_N75     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[5].dq[4].dq_pad|dqoct                                                                                                                                                        ; DDIOOUT_X142_Y0_N78        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[5].dq[5].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                    ; DDIOOECELL_X142_Y0_N13     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[5].dq[5].dq_pad|dqoct                                                                                                                                                        ; DDIOOUT_X142_Y0_N16        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[5].dq[6].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                    ; DDIOOECELL_X148_Y0_N44     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[5].dq[6].dq_pad|dqoct                                                                                                                                                        ; DDIOOUT_X148_Y0_N47        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[5].dq[7].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                    ; DDIOOECELL_X148_Y0_N75     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[5].dq[7].dq_pad|dqoct                                                                                                                                                        ; DDIOOUT_X148_Y0_N78        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[6].dq[0].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                    ; DDIOOECELL_X157_Y0_N75     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[6].dq[0].dq_pad|dqoct                                                                                                                                                        ; DDIOOUT_X157_Y0_N78        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[6].dq[1].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                    ; DDIOOECELL_X157_Y0_N44     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[6].dq[1].dq_pad|dqoct                                                                                                                                                        ; DDIOOUT_X157_Y0_N47        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[6].dq[2].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                    ; DDIOOECELL_X155_Y0_N44     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[6].dq[2].dq_pad|dqoct                                                                                                                                                        ; DDIOOUT_X155_Y0_N47        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[6].dq[3].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                    ; DDIOOECELL_X159_Y0_N75     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[6].dq[3].dq_pad|dqoct                                                                                                                                                        ; DDIOOUT_X159_Y0_N78        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[6].dq[4].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                    ; DDIOOECELL_X155_Y0_N106    ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[6].dq[4].dq_pad|dqoct                                                                                                                                                        ; DDIOOUT_X155_Y0_N109       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[6].dq[5].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                    ; DDIOOECELL_X155_Y0_N13     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[6].dq[5].dq_pad|dqoct                                                                                                                                                        ; DDIOOUT_X155_Y0_N16        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[6].dq[6].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                    ; DDIOOECELL_X159_Y0_N13     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[6].dq[6].dq_pad|dqoct                                                                                                                                                        ; DDIOOUT_X159_Y0_N16        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[6].dq[7].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                    ; DDIOOECELL_X159_Y0_N44     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[6].dq[7].dq_pad|dqoct                                                                                                                                                        ; DDIOOUT_X159_Y0_N47        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[7].dq[0].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                    ; DDIOOECELL_X162_Y0_N44     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[7].dq[0].dq_pad|dqoct                                                                                                                                                        ; DDIOOUT_X162_Y0_N47        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[7].dq[1].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                    ; DDIOOECELL_X162_Y0_N75     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[7].dq[1].dq_pad|dqoct                                                                                                                                                        ; DDIOOUT_X162_Y0_N78        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[7].dq[2].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                    ; DDIOOECELL_X164_Y0_N75     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[7].dq[2].dq_pad|dqoct                                                                                                                                                        ; DDIOOUT_X164_Y0_N78        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[7].dq[3].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                    ; DDIOOECELL_X167_Y0_N75     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[7].dq[3].dq_pad|dqoct                                                                                                                                                        ; DDIOOUT_X167_Y0_N78        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[7].dq[4].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                    ; DDIOOECELL_X162_Y0_N106    ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[7].dq[4].dq_pad|dqoct                                                                                                                                                        ; DDIOOUT_X162_Y0_N109       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[7].dq[5].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                    ; DDIOOECELL_X162_Y0_N13     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[7].dq[5].dq_pad|dqoct                                                                                                                                                        ; DDIOOUT_X162_Y0_N16        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[7].dq[6].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                    ; DDIOOECELL_X167_Y0_N44     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[7].dq[6].dq_pad|dqoct                                                                                                                                                        ; DDIOOUT_X167_Y0_N47        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[7].dq[7].dq_pad|ddr_dff_gen.dq_oedff_inst                                                                                                                                    ; DDIOOECELL_X167_Y0_N13     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[7].dq[7].dq_pad|dqoct                                                                                                                                                        ; DDIOOUT_X167_Y0_N16        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dqs_ip:dqs_group[0].dqs_ip|dqs_enable_op                                                                                                                                                     ; DQSENABLE_X19_Y0_N27       ; 8       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dqs_ip:dqs_group[1].dqs_ip|dqs_enable_op                                                                                                                                                     ; DQSENABLE_X39_Y0_N27       ; 8       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dqs_ip:dqs_group[2].dqs_ip|dqs_enable_op                                                                                                                                                     ; DQSENABLE_X70_Y0_N27       ; 8       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dqs_ip:dqs_group[3].dqs_ip|dqs_enable_op                                                                                                                                                     ; DQSENABLE_X47_Y0_N27       ; 8       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dqs_ip:dqs_group[4].dqs_ip|dqs_enable_op                                                                                                                                                     ; DQSENABLE_X137_Y0_N27      ; 8       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dqs_ip:dqs_group[5].dqs_ip|dqs_enable_op                                                                                                                                                     ; DQSENABLE_X145_Y0_N27      ; 8       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dqs_ip:dqs_group[6].dqs_ip|dqs_enable_op                                                                                                                                                     ; DQSENABLE_X157_Y0_N27      ; 8       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dqs_ip:dqs_group[7].dqs_ip|dqs_enable_op                                                                                                                                                     ; DQSENABLE_X164_Y0_N27      ; 8       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dqs_op:dqs_group[0].dqs_op_gen.dqs_op|dqs_oct                                                                                                                                                ; DDIOOUT_X19_Y0_N16         ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dqs_op:dqs_group[0].dqs_op_gen.dqs_op|dqs_oe                                                                                                                                                 ; DDIOOUT_X19_Y0_N12         ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dqs_op:dqs_group[0].dqs_op_gen.dqs_op|dqs_oe_aligned                                                                                                                                         ; DDIOOECELL_X19_Y0_N13      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dqs_op:dqs_group[0].dqs_op_gen.dqsn_op_gen.dqsn_op|dqs_oct                                                                                                                                   ; DDIOOUT_X19_Y0_N109        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dqs_op:dqs_group[0].dqs_op_gen.dqsn_op_gen.dqsn_op|dqs_oe                                                                                                                                    ; DDIOOUT_X19_Y0_N105        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dqs_op:dqs_group[0].dqs_op_gen.dqsn_op_gen.dqsn_op|dqs_oe_aligned                                                                                                                            ; DDIOOECELL_X19_Y0_N106     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dqs_op:dqs_group[1].dqs_op_gen.dqs_op|dqs_oct                                                                                                                                                ; DDIOOUT_X39_Y0_N16         ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dqs_op:dqs_group[1].dqs_op_gen.dqs_op|dqs_oe                                                                                                                                                 ; DDIOOUT_X39_Y0_N12         ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dqs_op:dqs_group[1].dqs_op_gen.dqs_op|dqs_oe_aligned                                                                                                                                         ; DDIOOECELL_X39_Y0_N13      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dqs_op:dqs_group[1].dqs_op_gen.dqsn_op_gen.dqsn_op|dqs_oct                                                                                                                                   ; DDIOOUT_X39_Y0_N109        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dqs_op:dqs_group[1].dqs_op_gen.dqsn_op_gen.dqsn_op|dqs_oe                                                                                                                                    ; DDIOOUT_X39_Y0_N105        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dqs_op:dqs_group[1].dqs_op_gen.dqsn_op_gen.dqsn_op|dqs_oe_aligned                                                                                                                            ; DDIOOECELL_X39_Y0_N106     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dqs_op:dqs_group[2].dqs_op_gen.dqs_op|dqs_oct                                                                                                                                                ; DDIOOUT_X70_Y0_N16         ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dqs_op:dqs_group[2].dqs_op_gen.dqs_op|dqs_oe                                                                                                                                                 ; DDIOOUT_X70_Y0_N12         ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dqs_op:dqs_group[2].dqs_op_gen.dqs_op|dqs_oe_aligned                                                                                                                                         ; DDIOOECELL_X70_Y0_N13      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dqs_op:dqs_group[2].dqs_op_gen.dqsn_op_gen.dqsn_op|dqs_oct                                                                                                                                   ; DDIOOUT_X70_Y0_N109        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dqs_op:dqs_group[2].dqs_op_gen.dqsn_op_gen.dqsn_op|dqs_oe                                                                                                                                    ; DDIOOUT_X70_Y0_N105        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dqs_op:dqs_group[2].dqs_op_gen.dqsn_op_gen.dqsn_op|dqs_oe_aligned                                                                                                                            ; DDIOOECELL_X70_Y0_N106     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dqs_op:dqs_group[3].dqs_op_gen.dqs_op|dqs_oct                                                                                                                                                ; DDIOOUT_X47_Y0_N16         ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dqs_op:dqs_group[3].dqs_op_gen.dqs_op|dqs_oe                                                                                                                                                 ; DDIOOUT_X47_Y0_N12         ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dqs_op:dqs_group[3].dqs_op_gen.dqs_op|dqs_oe_aligned                                                                                                                                         ; DDIOOECELL_X47_Y0_N13      ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dqs_op:dqs_group[3].dqs_op_gen.dqsn_op_gen.dqsn_op|dqs_oct                                                                                                                                   ; DDIOOUT_X47_Y0_N109        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dqs_op:dqs_group[3].dqs_op_gen.dqsn_op_gen.dqsn_op|dqs_oe                                                                                                                                    ; DDIOOUT_X47_Y0_N105        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dqs_op:dqs_group[3].dqs_op_gen.dqsn_op_gen.dqsn_op|dqs_oe_aligned                                                                                                                            ; DDIOOECELL_X47_Y0_N106     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dqs_op:dqs_group[4].dqs_op_gen.dqs_op|dqs_oct                                                                                                                                                ; DDIOOUT_X137_Y0_N16        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dqs_op:dqs_group[4].dqs_op_gen.dqs_op|dqs_oe                                                                                                                                                 ; DDIOOUT_X137_Y0_N12        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dqs_op:dqs_group[4].dqs_op_gen.dqs_op|dqs_oe_aligned                                                                                                                                         ; DDIOOECELL_X137_Y0_N13     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dqs_op:dqs_group[4].dqs_op_gen.dqsn_op_gen.dqsn_op|dqs_oct                                                                                                                                   ; DDIOOUT_X137_Y0_N109       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dqs_op:dqs_group[4].dqs_op_gen.dqsn_op_gen.dqsn_op|dqs_oe                                                                                                                                    ; DDIOOUT_X137_Y0_N105       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dqs_op:dqs_group[4].dqs_op_gen.dqsn_op_gen.dqsn_op|dqs_oe_aligned                                                                                                                            ; DDIOOECELL_X137_Y0_N106    ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dqs_op:dqs_group[5].dqs_op_gen.dqs_op|dqs_oct                                                                                                                                                ; DDIOOUT_X145_Y0_N16        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dqs_op:dqs_group[5].dqs_op_gen.dqs_op|dqs_oe                                                                                                                                                 ; DDIOOUT_X145_Y0_N12        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dqs_op:dqs_group[5].dqs_op_gen.dqs_op|dqs_oe_aligned                                                                                                                                         ; DDIOOECELL_X145_Y0_N13     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dqs_op:dqs_group[5].dqs_op_gen.dqsn_op_gen.dqsn_op|dqs_oct                                                                                                                                   ; DDIOOUT_X145_Y0_N109       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dqs_op:dqs_group[5].dqs_op_gen.dqsn_op_gen.dqsn_op|dqs_oe                                                                                                                                    ; DDIOOUT_X145_Y0_N105       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dqs_op:dqs_group[5].dqs_op_gen.dqsn_op_gen.dqsn_op|dqs_oe_aligned                                                                                                                            ; DDIOOECELL_X145_Y0_N106    ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dqs_op:dqs_group[6].dqs_op_gen.dqs_op|dqs_oct                                                                                                                                                ; DDIOOUT_X157_Y0_N16        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dqs_op:dqs_group[6].dqs_op_gen.dqs_op|dqs_oe                                                                                                                                                 ; DDIOOUT_X157_Y0_N12        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dqs_op:dqs_group[6].dqs_op_gen.dqs_op|dqs_oe_aligned                                                                                                                                         ; DDIOOECELL_X157_Y0_N13     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dqs_op:dqs_group[6].dqs_op_gen.dqsn_op_gen.dqsn_op|dqs_oct                                                                                                                                   ; DDIOOUT_X157_Y0_N109       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dqs_op:dqs_group[6].dqs_op_gen.dqsn_op_gen.dqsn_op|dqs_oe                                                                                                                                    ; DDIOOUT_X157_Y0_N105       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dqs_op:dqs_group[6].dqs_op_gen.dqsn_op_gen.dqsn_op|dqs_oe_aligned                                                                                                                            ; DDIOOECELL_X157_Y0_N106    ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dqs_op:dqs_group[7].dqs_op_gen.dqs_op|dqs_oct                                                                                                                                                ; DDIOOUT_X164_Y0_N16        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dqs_op:dqs_group[7].dqs_op_gen.dqs_op|dqs_oe                                                                                                                                                 ; DDIOOUT_X164_Y0_N12        ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dqs_op:dqs_group[7].dqs_op_gen.dqs_op|dqs_oe_aligned                                                                                                                                         ; DDIOOECELL_X164_Y0_N13     ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dqs_op:dqs_group[7].dqs_op_gen.dqsn_op_gen.dqsn_op|dqs_oct                                                                                                                                   ; DDIOOUT_X164_Y0_N109       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dqs_op:dqs_group[7].dqs_op_gen.dqsn_op_gen.dqsn_op|dqs_oe                                                                                                                                    ; DDIOOUT_X164_Y0_N105       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dqs_op:dqs_group[7].dqs_op_gen.dqsn_op_gen.dqsn_op|dqs_oe_aligned                                                                                                                            ; DDIOOECELL_X164_Y0_N106    ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|resync_clk_array[0][0]                                                                                                                                                                                            ; IOCLOCKDIVIDER_X19_Y0_N29  ; 94      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|resync_clk_array[0][1]                                                                                                                                                                                            ; IOCLOCKDIVIDER_X39_Y0_N29  ; 91      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|resync_clk_array[0][2]                                                                                                                                                                                            ; IOCLOCKDIVIDER_X70_Y0_N29  ; 91      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|resync_clk_array[0][3]                                                                                                                                                                                            ; IOCLOCKDIVIDER_X47_Y0_N29  ; 92      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|resync_clk_array[0][4]                                                                                                                                                                                            ; IOCLOCKDIVIDER_X137_Y0_N29 ; 94      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|resync_clk_array[0][5]                                                                                                                                                                                            ; IOCLOCKDIVIDER_X145_Y0_N29 ; 93      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|resync_clk_array[0][6]                                                                                                                                                                                            ; IOCLOCKDIVIDER_X157_Y0_N29 ; 92      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|resync_clk_array[0][7]                                                                                                                                                                                            ; IOCLOCKDIVIDER_X164_Y0_N29 ; 94      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|resync_clk_array[1][0]                                                                                                                                                                                            ; IOCLOCKDIVIDER_X17_Y0_N29  ; 4       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|resync_clk_array[1][1]                                                                                                                                                                                            ; IOCLOCKDIVIDER_X38_Y0_N29  ; 5       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|resync_clk_array[1][2]                                                                                                                                                                                            ; IOCLOCKDIVIDER_X68_Y0_N29  ; 5       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|resync_clk_array[1][3]                                                                                                                                                                                            ; IOCLOCKDIVIDER_X45_Y0_N29  ; 4       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|resync_clk_array[1][4]                                                                                                                                                                                            ; IOCLOCKDIVIDER_X139_Y0_N29 ; 5       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|resync_clk_array[1][5]                                                                                                                                                                                            ; IOCLOCKDIVIDER_X148_Y0_N29 ; 4       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|resync_clk_array[1][6]                                                                                                                                                                                            ; IOCLOCKDIVIDER_X159_Y0_N29 ; 5       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|resync_clk_array[1][7]                                                                                                                                                                                            ; IOCLOCKDIVIDER_X167_Y0_N29 ; 4       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_mimic:mmc|shift_reg_data_out[4]~1                                                                                                                                                                                            ; MLABCELL_X82_Y20_N10       ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[0].poa|wr_addr[2]~0                                                                                                                                                                           ; LABCELL_X88_Y2_N34         ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe|wr_addr[4]~0                                                                                                                                                                                            ; MLABCELL_X92_Y4_N30        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|\ac_mux:ctrl_broadcast_r.command_req                                                                                                                               ; FF_X83_Y3_N29              ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|\ac_mux:mem_clk_disable[0]                                                                                                                                         ; FF_X88_Y2_N27              ; 34      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|ac_state~20                                                                                                                       ; LABCELL_X56_Y3_N28         ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|ac_state~23                                                                                                                       ; LABCELL_X56_Y3_N2          ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|finished_state                                                                                                                    ; FF_X60_Y4_N19              ; 13      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|process_12~0                                                                                                                      ; MLABCELL_X60_Y4_N16        ; 55      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|seq_ac_sel                                                                                                                        ; FF_X60_Y4_N33              ; 41      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|stage_counter[15]~7                                                                                                               ; MLABCELL_X57_Y3_N24        ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|state~39                                                                                                                          ; MLABCELL_X60_Y4_N28        ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|Equal0~2                                                                                                                            ; LABCELL_X83_Y27_N10        ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|\mtp_almt:dvw_size_a0[0]~0                                                                                                          ; LABCELL_X88_Y3_N28         ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|\mtp_almt:dvw_size_a1[0]~0                                                                                                          ; LABCELL_X88_Y3_N30         ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|process_16~0                                                                                                                        ; MLABCELL_X84_Y7_N12        ; 9       ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|state.s_operational                                                                                                                 ; FF_X87_Y3_N37              ; 33      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|state~29                                                                                                                            ; LABCELL_X83_Y3_N36         ; 26      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|state~30                                                                                                                            ; MLABCELL_X87_Y3_N38        ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|tracking_ms_counter[6]~0                                                                                                            ; MLABCELL_X84_Y7_N8         ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|Selector71~1                                                                                                                        ; MLABCELL_X89_Y6_N4         ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_setup[4]~0                                                                                                            ; MLABCELL_X82_Y6_N18        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\dgrb_main_block:sig_wd_lat[1]~0                                                                                                    ; MLABCELL_X87_Y4_N10        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_count[0]~3                                                                                                           ; LABCELL_X83_Y6_N36         ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_count[6]~3                                                                                                           ; LABCELL_X83_Y6_N30         ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_rsc_last_state.s_rsc_test_dq                                                                                         ; FF_X83_Y6_N39              ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_rsc_state.s_rsc_test_dq                                                                                              ; FF_X82_Y6_N13              ; 30      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_mimic_cdv[5]~0                                                                                                       ; LABCELL_X90_Y7_N8          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_req_rsc_shift[5]~5                                                                                                   ; LABCELL_X93_Y9_N0          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_trk_state.s_trk_cdvw_drift                                                                                           ; FF_X90_Y7_N37              ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_trk_state.s_trk_mimic_sample                                                                                         ; FF_X90_Y6_N31              ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|btp_addr_array~0                                                                                                                    ; LABCELL_X81_Y4_N24         ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|find_centre_of_largest_data_valid_window~2                                                                                          ; LABCELL_X90_Y8_N18         ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_bit[5]~1                                                                                                     ; MLABCELL_X89_Y8_N22        ; 6       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_bit[5]~2                                                                                                     ; MLABCELL_X89_Y8_N18        ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_window_centre[3]~0                                                                                           ; LABCELL_X90_Y8_N0          ; 6       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_window_centre[3]~1                                                                                           ; LABCELL_X90_Y8_N12         ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_window_size[2]~0                                                                                             ; LABCELL_X90_Y8_N2          ; 6       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.current_window_size[2]~1                                                                                             ; LABCELL_X90_Y8_N16         ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.first_good_edge[2]~0                                                                                                 ; LABCELL_X90_Y8_N4          ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.largest_window_size[1]~0                                                                                             ; LABCELL_X93_Y8_N10         ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[17]~1                                                                                                 ; LABCELL_X85_Y8_N16         ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[44]~2                                                                                                 ; LABCELL_X85_Y8_N18         ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_state.s_track                                                                                                              ; FF_X85_Y3_N9               ; 57      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_dq_pin_ctr[4]~0                                                                                                                 ; LABCELL_X88_Y3_N26         ; 6       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_dq_pin_ctr[4]~1                                                                                                                 ; MLABCELL_X87_Y6_N22        ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_mimic_delta~1                                                                                                                   ; LABCELL_X90_Y7_N18         ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_trk_state~25                                                                                                                    ; LABCELL_X90_Y6_N38         ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|v_cdvw_state~0                                                                                                                      ; LABCELL_X85_Y8_N32         ; 33      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgwb:dgwb|Selector6~9                                                                                                                         ; MLABCELL_X114_Y21_N36      ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgwb:dgwb|\ac_write_block:sig_count[1]~0                                                                                                      ; MLABCELL_X112_Y21_N18      ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgwb:dgwb|\ac_write_block:sig_count[1]~1                                                                                                      ; MLABCELL_X112_Y21_N6       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgwb:dgwb|sig_addr_cmd[0].addr[3]~5                                                                                                           ; LABCELL_X113_Y21_N16       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgwb:dgwb|sig_dgwb_state.s_write_1100_step                                                                                                    ; FF_X114_Y21_N9             ; 21      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgwb:dgwb|sig_dgwb_state.s_write_wlat                                                                                                         ; FF_X113_Y21_N1             ; 44      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|seq_oct_oct_delay[0]                                                                                                                                               ; FF_X88_Y36_N9              ; 23      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|seq_wdp_ovride~0                                                                                                                                                   ; LABCELL_X88_Y4_N2          ; 297     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_multi_port_burst_0:the_ddr2_multi_port_burst_0|data_counter[7]~0                                                                                                                                                                                                                                                                                                              ; LABCELL_X107_Y36_N22       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_multi_port_burst_0:the_ddr2_multi_port_burst_0|downstream_read~0                                                                                                                                                                                                                                                                                                              ; LABCELL_X105_Y39_N18       ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_multi_port_burst_0:the_ddr2_multi_port_burst_0|read_address_offset[1]~0                                                                                                                                                                                                                                                                                                       ; LABCELL_X105_Y43_N18       ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_multi_port_burst_0:the_ddr2_multi_port_burst_0|state_idle                                                                                                                                                                                                                                                                                                                     ; FF_X105_Y39_N21            ; 36      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_multi_port_burst_0:the_ddr2_multi_port_burst_0|transactions_remaining_reg[7]~0                                                                                                                                                                                                                                                                                                ; LABCELL_X105_Y39_N28       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_multi_port_burst_0:the_ddr2_multi_port_burst_0|upstream_read_run                                                                                                                                                                                                                                                                                                              ; LABCELL_X98_Y63_N8         ; 41      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_multi_port_burst_1:the_ddr2_multi_port_burst_1|downstream_burstdone~0DUPLICATE                                                                                                                                                                                                                                                                                                ; MLABCELL_X114_Y34_N26      ; 62      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_multi_port_burst_1:the_ddr2_multi_port_burst_1|pending_register_enable                                                                                                                                                                                                                                                                                                        ; MLABCELL_X106_Y34_N0       ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_multi_port_burst_1:the_ddr2_multi_port_burst_1|transactions_remaining_reg[5]~0                                                                                                                                                                                                                                                                                                ; MLABCELL_X104_Y34_N22      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_multi_port_burst_1:the_ddr2_multi_port_burst_1|transactions_remaining~0                                                                                                                                                                                                                                                                                                       ; LABCELL_X107_Y34_N2        ; 36      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_multi_port_burst_1:the_ddr2_multi_port_burst_1|write_address_offset[6]~0                                                                                                                                                                                                                                                                                                      ; MLABCELL_X104_Y34_N20      ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_multi_port_burst_1_downstream_arbitrator:the_ddr2_multi_port_burst_1_downstream|r_0~1DUPLICATE                                                                                                                                                                                                                                                                                ; MLABCELL_X104_Y34_N18      ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_multi_port_reset_ddr2_phy_clk_out_domain_synch_module:ddr2_multi_port_reset_ddr2_phy_clk_out_domain_synch|data_out                                                                                                                                                                                                                                                            ; FF_X92_Y1_N39              ; 23      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_multi_port_reset_ddr2_phy_clk_out_domain_synch_module:ddr2_multi_port_reset_ddr2_phy_clk_out_domain_synch|data_out                                                                                                                                                                                                                                                            ; FF_X92_Y1_N39              ; 387     ; Async. clear               ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|always4~0                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X107_Y36_N20       ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|burstcount_fifo_for_ddr2_s1_module:burstcount_fifo_for_ddr2_s1|always0~0                                                                                                                                                                                                                                                                            ; LABCELL_X107_Y33_N10       ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|burstcount_fifo_for_ddr2_s1_module:burstcount_fifo_for_ddr2_s1|always10~0                                                                                                                                                                                                                                                                           ; LABCELL_X111_Y34_N0        ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|burstcount_fifo_for_ddr2_s1_module:burstcount_fifo_for_ddr2_s1|always12~0                                                                                                                                                                                                                                                                           ; LABCELL_X111_Y34_N34       ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|burstcount_fifo_for_ddr2_s1_module:burstcount_fifo_for_ddr2_s1|always14~0                                                                                                                                                                                                                                                                           ; LABCELL_X111_Y34_N8        ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|burstcount_fifo_for_ddr2_s1_module:burstcount_fifo_for_ddr2_s1|always16~0                                                                                                                                                                                                                                                                           ; LABCELL_X111_Y35_N24       ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|burstcount_fifo_for_ddr2_s1_module:burstcount_fifo_for_ddr2_s1|always18~0                                                                                                                                                                                                                                                                           ; LABCELL_X111_Y35_N8        ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|burstcount_fifo_for_ddr2_s1_module:burstcount_fifo_for_ddr2_s1|always1~0                                                                                                                                                                                                                                                                            ; LABCELL_X105_Y33_N14       ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|burstcount_fifo_for_ddr2_s1_module:burstcount_fifo_for_ddr2_s1|always20~0                                                                                                                                                                                                                                                                           ; LABCELL_X111_Y35_N38       ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|burstcount_fifo_for_ddr2_s1_module:burstcount_fifo_for_ddr2_s1|always22~0                                                                                                                                                                                                                                                                           ; LABCELL_X109_Y35_N4        ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|burstcount_fifo_for_ddr2_s1_module:burstcount_fifo_for_ddr2_s1|always24~0                                                                                                                                                                                                                                                                           ; LABCELL_X109_Y35_N38       ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|burstcount_fifo_for_ddr2_s1_module:burstcount_fifo_for_ddr2_s1|always26~0                                                                                                                                                                                                                                                                           ; LABCELL_X109_Y35_N16       ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|burstcount_fifo_for_ddr2_s1_module:burstcount_fifo_for_ddr2_s1|always28~0                                                                                                                                                                                                                                                                           ; MLABCELL_X110_Y35_N20      ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|burstcount_fifo_for_ddr2_s1_module:burstcount_fifo_for_ddr2_s1|always2~0                                                                                                                                                                                                                                                                            ; MLABCELL_X104_Y33_N20      ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|burstcount_fifo_for_ddr2_s1_module:burstcount_fifo_for_ddr2_s1|always30~0                                                                                                                                                                                                                                                                           ; MLABCELL_X110_Y35_N0       ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|burstcount_fifo_for_ddr2_s1_module:burstcount_fifo_for_ddr2_s1|always32~0                                                                                                                                                                                                                                                                           ; MLABCELL_X110_Y35_N38      ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|burstcount_fifo_for_ddr2_s1_module:burstcount_fifo_for_ddr2_s1|always34~0                                                                                                                                                                                                                                                                           ; MLABCELL_X106_Y33_N14      ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|burstcount_fifo_for_ddr2_s1_module:burstcount_fifo_for_ddr2_s1|always36~0                                                                                                                                                                                                                                                                           ; LABCELL_X105_Y33_N32       ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|burstcount_fifo_for_ddr2_s1_module:burstcount_fifo_for_ddr2_s1|always38~0                                                                                                                                                                                                                                                                           ; LABCELL_X107_Y33_N26       ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|burstcount_fifo_for_ddr2_s1_module:burstcount_fifo_for_ddr2_s1|always40~0                                                                                                                                                                                                                                                                           ; LABCELL_X107_Y33_N0        ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|burstcount_fifo_for_ddr2_s1_module:burstcount_fifo_for_ddr2_s1|always42~0                                                                                                                                                                                                                                                                           ; LABCELL_X107_Y33_N14       ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|burstcount_fifo_for_ddr2_s1_module:burstcount_fifo_for_ddr2_s1|always44~0                                                                                                                                                                                                                                                                           ; LABCELL_X103_Y35_N14       ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|burstcount_fifo_for_ddr2_s1_module:burstcount_fifo_for_ddr2_s1|always46~0                                                                                                                                                                                                                                                                           ; LABCELL_X103_Y35_N26       ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|burstcount_fifo_for_ddr2_s1_module:burstcount_fifo_for_ddr2_s1|always48~0                                                                                                                                                                                                                                                                           ; LABCELL_X103_Y35_N38       ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|burstcount_fifo_for_ddr2_s1_module:burstcount_fifo_for_ddr2_s1|always4~0                                                                                                                                                                                                                                                                            ; MLABCELL_X106_Y36_N12      ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|burstcount_fifo_for_ddr2_s1_module:burstcount_fifo_for_ddr2_s1|always50~0                                                                                                                                                                                                                                                                           ; MLABCELL_X106_Y32_N12      ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|burstcount_fifo_for_ddr2_s1_module:burstcount_fifo_for_ddr2_s1|always52~0                                                                                                                                                                                                                                                                           ; MLABCELL_X106_Y32_N8       ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|burstcount_fifo_for_ddr2_s1_module:burstcount_fifo_for_ddr2_s1|always54~0                                                                                                                                                                                                                                                                           ; MLABCELL_X106_Y32_N36      ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|burstcount_fifo_for_ddr2_s1_module:burstcount_fifo_for_ddr2_s1|always56~0                                                                                                                                                                                                                                                                           ; MLABCELL_X106_Y33_N18      ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|burstcount_fifo_for_ddr2_s1_module:burstcount_fifo_for_ddr2_s1|always58~0                                                                                                                                                                                                                                                                           ; MLABCELL_X106_Y33_N20      ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|burstcount_fifo_for_ddr2_s1_module:burstcount_fifo_for_ddr2_s1|always60~0                                                                                                                                                                                                                                                                           ; LABCELL_X105_Y36_N38       ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|burstcount_fifo_for_ddr2_s1_module:burstcount_fifo_for_ddr2_s1|always62~0                                                                                                                                                                                                                                                                           ; LABCELL_X105_Y36_N12       ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|burstcount_fifo_for_ddr2_s1_module:burstcount_fifo_for_ddr2_s1|always6~0                                                                                                                                                                                                                                                                            ; MLABCELL_X106_Y36_N0       ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|burstcount_fifo_for_ddr2_s1_module:burstcount_fifo_for_ddr2_s1|always8~0                                                                                                                                                                                                                                                                            ; MLABCELL_X106_Y36_N36      ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|burstcount_fifo_for_ddr2_s1_module:burstcount_fifo_for_ddr2_s1|p31_full_31~0                                                                                                                                                                                                                                                                        ; LABCELL_X105_Y33_N0        ; 31      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|ddr2_multi_port_burst_1_downstream_read_data_valid_ddr2_s1                                                                                                                                                                                                                                                                                          ; LABCELL_X107_Y36_N38       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|ddr2_s1_arb_share_counter_next_value[7]~1                                                                                                                                                                                                                                                                                                           ; MLABCELL_X100_Y34_N18      ; 9       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|ddr2_s1_arb_winner~0                                                                                                                                                                                                                                                                                                                                ; LABCELL_X103_Y34_N18       ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|end_xfer_arb_share_counter_term_ddr2_s1~1                                                                                                                                                                                                                                                                                                           ; MLABCELL_X104_Y35_N0       ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|rdv_fifo_for_ddr2_multi_port_burst_0_downstream_to_ddr2_s1_module:rdv_fifo_for_ddr2_multi_port_burst_0_downstream_to_ddr2_s1|always0~0                                                                                                                                                                                                              ; LABCELL_X109_Y35_N20       ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|rdv_fifo_for_ddr2_multi_port_burst_0_downstream_to_ddr2_s1_module:rdv_fifo_for_ddr2_multi_port_burst_0_downstream_to_ddr2_s1|always10~0                                                                                                                                                                                                             ; MLABCELL_X112_Y36_N18      ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|rdv_fifo_for_ddr2_multi_port_burst_0_downstream_to_ddr2_s1_module:rdv_fifo_for_ddr2_multi_port_burst_0_downstream_to_ddr2_s1|always12~0                                                                                                                                                                                                             ; MLABCELL_X112_Y36_N32      ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|rdv_fifo_for_ddr2_multi_port_burst_0_downstream_to_ddr2_s1_module:rdv_fifo_for_ddr2_multi_port_burst_0_downstream_to_ddr2_s1|always14~0                                                                                                                                                                                                             ; LABCELL_X111_Y37_N26       ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|rdv_fifo_for_ddr2_multi_port_burst_0_downstream_to_ddr2_s1_module:rdv_fifo_for_ddr2_multi_port_burst_0_downstream_to_ddr2_s1|always16~0                                                                                                                                                                                                             ; LABCELL_X111_Y37_N20       ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|rdv_fifo_for_ddr2_multi_port_burst_0_downstream_to_ddr2_s1_module:rdv_fifo_for_ddr2_multi_port_burst_0_downstream_to_ddr2_s1|always18~0                                                                                                                                                                                                             ; LABCELL_X111_Y37_N16       ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|rdv_fifo_for_ddr2_multi_port_burst_0_downstream_to_ddr2_s1_module:rdv_fifo_for_ddr2_multi_port_burst_0_downstream_to_ddr2_s1|always1~0                                                                                                                                                                                                              ; MLABCELL_X108_Y38_N2       ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|rdv_fifo_for_ddr2_multi_port_burst_0_downstream_to_ddr2_s1_module:rdv_fifo_for_ddr2_multi_port_burst_0_downstream_to_ddr2_s1|always20~0                                                                                                                                                                                                             ; LABCELL_X111_Y37_N32       ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|rdv_fifo_for_ddr2_multi_port_burst_0_downstream_to_ddr2_s1_module:rdv_fifo_for_ddr2_multi_port_burst_0_downstream_to_ddr2_s1|always22~0                                                                                                                                                                                                             ; LABCELL_X109_Y37_N20       ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|rdv_fifo_for_ddr2_multi_port_burst_0_downstream_to_ddr2_s1_module:rdv_fifo_for_ddr2_multi_port_burst_0_downstream_to_ddr2_s1|always24~0                                                                                                                                                                                                             ; LABCELL_X109_Y37_N36       ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|rdv_fifo_for_ddr2_multi_port_burst_0_downstream_to_ddr2_s1_module:rdv_fifo_for_ddr2_multi_port_burst_0_downstream_to_ddr2_s1|always26~0                                                                                                                                                                                                             ; LABCELL_X109_Y37_N28       ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|rdv_fifo_for_ddr2_multi_port_burst_0_downstream_to_ddr2_s1_module:rdv_fifo_for_ddr2_multi_port_burst_0_downstream_to_ddr2_s1|always28~0                                                                                                                                                                                                             ; MLABCELL_X110_Y38_N4       ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|rdv_fifo_for_ddr2_multi_port_burst_0_downstream_to_ddr2_s1_module:rdv_fifo_for_ddr2_multi_port_burst_0_downstream_to_ddr2_s1|always2~0                                                                                                                                                                                                              ; LABCELL_X111_Y38_N16       ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|rdv_fifo_for_ddr2_multi_port_burst_0_downstream_to_ddr2_s1_module:rdv_fifo_for_ddr2_multi_port_burst_0_downstream_to_ddr2_s1|always30~0                                                                                                                                                                                                             ; MLABCELL_X110_Y38_N18      ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|rdv_fifo_for_ddr2_multi_port_burst_0_downstream_to_ddr2_s1_module:rdv_fifo_for_ddr2_multi_port_burst_0_downstream_to_ddr2_s1|always32~0                                                                                                                                                                                                             ; MLABCELL_X110_Y36_N4       ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|rdv_fifo_for_ddr2_multi_port_burst_0_downstream_to_ddr2_s1_module:rdv_fifo_for_ddr2_multi_port_burst_0_downstream_to_ddr2_s1|always34~0                                                                                                                                                                                                             ; MLABCELL_X110_Y36_N18      ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|rdv_fifo_for_ddr2_multi_port_burst_0_downstream_to_ddr2_s1_module:rdv_fifo_for_ddr2_multi_port_burst_0_downstream_to_ddr2_s1|always36~0                                                                                                                                                                                                             ; MLABCELL_X110_Y36_N26      ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|rdv_fifo_for_ddr2_multi_port_burst_0_downstream_to_ddr2_s1_module:rdv_fifo_for_ddr2_multi_port_burst_0_downstream_to_ddr2_s1|always38~0                                                                                                                                                                                                             ; MLABCELL_X104_Y35_N8       ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|rdv_fifo_for_ddr2_multi_port_burst_0_downstream_to_ddr2_s1_module:rdv_fifo_for_ddr2_multi_port_burst_0_downstream_to_ddr2_s1|always40~0                                                                                                                                                                                                             ; MLABCELL_X104_Y35_N18      ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|rdv_fifo_for_ddr2_multi_port_burst_0_downstream_to_ddr2_s1_module:rdv_fifo_for_ddr2_multi_port_burst_0_downstream_to_ddr2_s1|always42~0                                                                                                                                                                                                             ; LABCELL_X109_Y39_N16       ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|rdv_fifo_for_ddr2_multi_port_burst_0_downstream_to_ddr2_s1_module:rdv_fifo_for_ddr2_multi_port_burst_0_downstream_to_ddr2_s1|always44~0                                                                                                                                                                                                             ; LABCELL_X109_Y39_N34       ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|rdv_fifo_for_ddr2_multi_port_burst_0_downstream_to_ddr2_s1_module:rdv_fifo_for_ddr2_multi_port_burst_0_downstream_to_ddr2_s1|always46~0                                                                                                                                                                                                             ; MLABCELL_X104_Y35_N6       ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|rdv_fifo_for_ddr2_multi_port_burst_0_downstream_to_ddr2_s1_module:rdv_fifo_for_ddr2_multi_port_burst_0_downstream_to_ddr2_s1|always48~0                                                                                                                                                                                                             ; LABCELL_X109_Y39_N28       ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|rdv_fifo_for_ddr2_multi_port_burst_0_downstream_to_ddr2_s1_module:rdv_fifo_for_ddr2_multi_port_burst_0_downstream_to_ddr2_s1|always4~0                                                                                                                                                                                                              ; LABCELL_X111_Y36_N8        ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|rdv_fifo_for_ddr2_multi_port_burst_0_downstream_to_ddr2_s1_module:rdv_fifo_for_ddr2_multi_port_burst_0_downstream_to_ddr2_s1|always50~0                                                                                                                                                                                                             ; MLABCELL_X108_Y38_N26      ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|rdv_fifo_for_ddr2_multi_port_burst_0_downstream_to_ddr2_s1_module:rdv_fifo_for_ddr2_multi_port_burst_0_downstream_to_ddr2_s1|always52~0                                                                                                                                                                                                             ; MLABCELL_X108_Y38_N22      ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|rdv_fifo_for_ddr2_multi_port_burst_0_downstream_to_ddr2_s1_module:rdv_fifo_for_ddr2_multi_port_burst_0_downstream_to_ddr2_s1|always54~0                                                                                                                                                                                                             ; MLABCELL_X108_Y38_N4       ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|rdv_fifo_for_ddr2_multi_port_burst_0_downstream_to_ddr2_s1_module:rdv_fifo_for_ddr2_multi_port_burst_0_downstream_to_ddr2_s1|always56~0                                                                                                                                                                                                             ; LABCELL_X109_Y38_N4        ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|rdv_fifo_for_ddr2_multi_port_burst_0_downstream_to_ddr2_s1_module:rdv_fifo_for_ddr2_multi_port_burst_0_downstream_to_ddr2_s1|always58~0                                                                                                                                                                                                             ; LABCELL_X109_Y36_N22       ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|rdv_fifo_for_ddr2_multi_port_burst_0_downstream_to_ddr2_s1_module:rdv_fifo_for_ddr2_multi_port_burst_0_downstream_to_ddr2_s1|always60~0                                                                                                                                                                                                             ; LABCELL_X109_Y36_N34       ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|rdv_fifo_for_ddr2_multi_port_burst_0_downstream_to_ddr2_s1_module:rdv_fifo_for_ddr2_multi_port_burst_0_downstream_to_ddr2_s1|always62~0                                                                                                                                                                                                             ; LABCELL_X111_Y38_N8        ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|rdv_fifo_for_ddr2_multi_port_burst_0_downstream_to_ddr2_s1_module:rdv_fifo_for_ddr2_multi_port_burst_0_downstream_to_ddr2_s1|always65~0                                                                                                                                                                                                             ; MLABCELL_X108_Y36_N22      ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|rdv_fifo_for_ddr2_multi_port_burst_0_downstream_to_ddr2_s1_module:rdv_fifo_for_ddr2_multi_port_burst_0_downstream_to_ddr2_s1|always6~0                                                                                                                                                                                                              ; LABCELL_X111_Y36_N34       ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|rdv_fifo_for_ddr2_multi_port_burst_0_downstream_to_ddr2_s1_module:rdv_fifo_for_ddr2_multi_port_burst_0_downstream_to_ddr2_s1|always8~0                                                                                                                                                                                                              ; LABCELL_X111_Y36_N16       ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|rdv_fifo_for_ddr2_multi_port_burst_0_downstream_to_ddr2_s1_module:rdv_fifo_for_ddr2_multi_port_burst_0_downstream_to_ddr2_s1|p31_full_31~0                                                                                                                                                                                                          ; LABCELL_X109_Y38_N0        ; 30      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|rdv_fifo_for_ddr2_multi_port_burst_0_downstream_to_ddr2_s1_module:rdv_fifo_for_ddr2_multi_port_burst_0_downstream_to_ddr2_s1|updated_one_count~0                                                                                                                                                                                                    ; LABCELL_X109_Y36_N38       ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|rdv_fifo_for_ddr2_multi_port_burst_1_downstream_to_ddr2_s1_module:rdv_fifo_for_ddr2_multi_port_burst_1_downstream_to_ddr2_s1|updated_one_count~0                                                                                                                                                                                                    ; LABCELL_X107_Y36_N36       ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ext_pll_ctrl:ext_pll_ctrl_Inst|conf_counter[4]~0                                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X71_Y4_N36        ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ext_pll_ctrl:ext_pll_ctrl_Inst|conf_ready                                                                                                                                                                                                                                                                                                                                                             ; FF_X70_Y4_N17              ; 7       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; rCCD_LVAL                                                                                                                                                                                                                                                                                                                                                                                             ; FF_X183_Y32_N31            ; 13      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; read_rstn                                                                                                                                                                                                                                                                                                                                                                                             ; FF_X92_Y128_N17            ; 113     ; Async. clear               ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; sys_pll:sys_pll_inst|altpll:altpll_component|sys_pll_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                                                                                                                                                                           ; PLL_L3                     ; 116     ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; vpg:vpg_inst|comb~0                                                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X71_Y52_N26       ; 27      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; vpg:vpg_inst|config_state.0001                                                                                                                                                                                                                                                                                                                                                                        ; FF_X92_Y56_N13             ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; vpg:vpg_inst|config_state~22                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X90_Y44_N16        ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; vpg:vpg_inst|gen_pll:gen_pll_inst|altpll:altpll_component|gen_pll_altpll:auto_generated|locked                                                                                                                                                                                                                                                                                                        ; LABCELL_X90_Y44_N14        ; 52      ; Async. clear               ; yes    ; Global Clock         ; GCLK14           ; --                        ;
; vpg:vpg_inst|gen_pll:gen_pll_inst|altpll:altpll_component|gen_pll_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                                                                                                                                                              ; PLL_B1                     ; 126     ; Clock                      ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; vpg:vpg_inst|gen_pll:gen_pll_inst|altpll:altpll_component|gen_pll_altpll:auto_generated|wire_pll1_locked                                                                                                                                                                                                                                                                                              ; PLL_B1                     ; 9       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; vpg:vpg_inst|pattern_gen:pattern_gen_inst|gen_b[3]~1                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X69_Y52_N10       ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; vpg:vpg_inst|pattern_gen:pattern_gen_inst|gen_g[5]~2                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X69_Y52_N38       ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; vpg:vpg_inst|pattern_gen:pattern_gen_inst|gen_r[1]~2                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X71_Y52_N22       ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_lb31:pll_reconfig_pllrcfg_lb31_component|lpm_counter:cntr13|cntr_9uk:auto_generated|counter_reg_bit[7]~0                                                                                                                                                                                                                             ; MLABCELL_X89_Y32_N18       ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_lb31:pll_reconfig_pllrcfg_lb31_component|lpm_counter:cntr14|cntr_0hj:auto_generated|_~0                                                                                                                                                                                                                                              ; MLABCELL_X92_Y39_N16       ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_lb31:pll_reconfig_pllrcfg_lb31_component|lpm_counter:cntr17|cntr_9uk:auto_generated|counter_reg_bit[7]~0                                                                                                                                                                                                                             ; MLABCELL_X92_Y36_N18       ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_lb31:pll_reconfig_pllrcfg_lb31_component|lpm_counter:cntr2|cntr_faj:auto_generated|_~0                                                                                                                                                                                                                                               ; LABCELL_X90_Y32_N36        ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_lb31:pll_reconfig_pllrcfg_lb31_component|pll_areset                                                                                                                                                                                                                                                                                  ; MLABCELL_X92_Y3_N20        ; 2       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_lb31:pll_reconfig_pllrcfg_lb31_component|power_up~0                                                                                                                                                                                                                                                                                  ; MLABCELL_X92_Y19_N8        ; 9       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_lb31:pll_reconfig_pllrcfg_lb31_component|power_up~1                                                                                                                                                                                                                                                                                  ; MLABCELL_X92_Y19_N12       ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_lb31:pll_reconfig_pllrcfg_lb31_component|reconfig_counter_state~1                                                                                                                                                                                                                                                                    ; MLABCELL_X92_Y36_N28       ; 13      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_lb31:pll_reconfig_pllrcfg_lb31_component|reconfig_counter_state~2                                                                                                                                                                                                                                                                    ; MLABCELL_X92_Y36_N30       ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_lb31:pll_reconfig_pllrcfg_lb31_component|reconfig_seq_ena_state                                                                                                                                                                                                                                                                      ; FF_X92_Y40_N39             ; 12      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_lb31:pll_reconfig_pllrcfg_lb31_component|rom_init_state                                                                                                                                                                                                                                                                              ; FF_X92_Y40_N17             ; 19      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_lb31:pll_reconfig_pllrcfg_lb31_component|write_rom_ena                                                                                                                                                                                                                                                                               ; MLABCELL_X92_Y3_N10        ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; vpg:vpg_inst|timing_change_dur[2]~1                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X90_Y44_N36        ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[0]~0                                                                                                                                                                                                                                                                                                                                ; LABCELL_X70_Y52_N32        ; 12      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|pixel_y[8]~1                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X72_Y52_N30        ; 26      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[6]~2                                                                                                                                                                                                                                                                                                                                ; LABCELL_X72_Y52_N38        ; 12      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                  ; Location            ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; I2C_CCD_Config:u10|mI2C_CTRL_CLK                                                                                                                                                                      ; FF_X85_Y61_N5       ; 72      ; 0                                    ; Global Clock         ; GCLK12           ; --                        ;
; OSC_50_BANK2                                                                                                                                                                                          ; PIN_AC35            ; 130     ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ac_clk_1x      ; PLL_B2              ; 27      ; 0                                    ; Regional Clock       ; RCLK20           ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|measure_clk_1x ; PLL_B2              ; 27      ; 0                                    ; Regional Clock       ; RCLK21           ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|mem_clk_2x     ; PLL_B2              ; 52      ; 0                                    ; Regional Clock       ; RCLK29           ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|mem_clk_2x     ; PLL_B2              ; 54      ; 0                                    ; Regional Clock       ; RCLK19           ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|phy_clk_1x     ; PLL_B2              ; 4855    ; 656                                  ; Global Clock         ; GCLK7            ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|resync_clk_2x  ; PLL_B2              ; 87      ; 0                                    ; Regional Clock       ; RCLK28           ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|resync_clk_2x  ; PLL_B2              ; 87      ; 0                                    ; Regional Clock       ; RCLK18           ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|write_clk_2x   ; PLL_B2              ; 68      ; 0                                    ; Regional Clock       ; RCLK13           ; --                        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|write_clk_2x   ; PLL_B2              ; 68      ; 0                                    ; Regional Clock       ; RCLK27           ; --                        ;
; ddr2_multi_port:u8|ddr2_multi_port_reset_ddr2_phy_clk_out_domain_synch_module:ddr2_multi_port_reset_ddr2_phy_clk_out_domain_synch|data_out                                                            ; FF_X92_Y1_N39       ; 387     ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
; read_rstn                                                                                                                                                                                             ; FF_X92_Y128_N17     ; 113     ; 0                                    ; Global Clock         ; GCLK13           ; --                        ;
; sys_pll:sys_pll_inst|altpll:altpll_component|sys_pll_altpll:auto_generated|wire_pll1_clk[0]                                                                                                           ; PLL_L3              ; 116     ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; sys_pll:sys_pll_inst|altpll:altpll_component|sys_pll_altpll:auto_generated|wire_pll1_clk[2]                                                                                                           ; PLL_L3              ; 1       ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; vpg:vpg_inst|gen_pll:gen_pll_inst|altpll:altpll_component|gen_pll_altpll:auto_generated|locked                                                                                                        ; LABCELL_X90_Y44_N14 ; 52      ; 0                                    ; Global Clock         ; GCLK14           ; --                        ;
; vpg:vpg_inst|gen_pll:gen_pll_inst|altpll:altpll_component|gen_pll_altpll:auto_generated|wire_pll1_clk[0]                                                                                              ; PLL_B1              ; 126     ; 7                                    ; Global Clock         ; GCLK6            ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                               ; Fan-Out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|reset_phy_clk_1x_n                                                                                                                                                                                                          ; 1884    ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|seq_wdp_ovride~0                                                                                                                                                                ; 297     ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|ddr2_multi_port_burst_0_downstream_arbiterlock                                                                                                                                                                                                                                                                                                                   ; 293     ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|ddr2_s1_arb_addend[0]                                                                                                                                                                                                                                                                                                                                            ; 292     ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|ddr2_multi_port_burst_0_downstream_qualified_request_ddr2_s1~0                                                                                                                                                                                                                                                                                                   ; 290     ;
; D5M_PIXLCLK~input                                                                                                                                                                                                                                                                                                                                                                                                  ; 288     ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|ddr2_s1_arb_addend[1]                                                                                                                                                                                                                                                                                                                                            ; 285     ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|ddr2_multi_port_burst_1_downstream_qualified_request_ddr2_s1~1                                                                                                                                                                                                                                                                                                   ; 283     ;
; BUTTON[0]~input                                                                                                                                                                                                                                                                                                                                                                                                    ; 235     ;
; ~GND                                                                                                                                                                                                                                                                                                                                                                                                               ; 194     ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|always5~1                                                                                                                                      ; 192     ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[7][6]~10                                                                                                                                  ; 186     ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|dqs_delay_ctrl[5]                                                                                                                                                                                                           ; 144     ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|dqs_delay_ctrl[4]                                                                                                                                                                                                           ; 144     ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|dqs_delay_ctrl[3]                                                                                                                                                                                                           ; 144     ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|dqs_delay_ctrl[2]                                                                                                                                                                                                           ; 144     ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|dqs_delay_ctrl[1]                                                                                                                                                                                                           ; 144     ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|dqs_delay_ctrl[0]                                                                                                                                                                                                           ; 144     ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[2][1]~14                                                                                                                                  ; 140     ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|ecc_wdata_fifo_read                                                                                                                                                            ; 128     ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|fetch                                                                                                                                                                  ; 122     ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|gate_ready_in_reset                                                                                                                                                              ; 102     ;
; Reset_Delay:u2|oRST_1                                                                                                                                                                                                                                                                                                                                                                                              ; 102     ;
; Reset_Delay:u2|oRST_2                                                                                                                                                                                                                                                                                                                                                                                              ; 101     ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|resync_clk_array[0][4]                                                                                                                                                                                                         ; 96      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|resync_clk_array[0][0]                                                                                                                                                                                                         ; 96      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|resync_clk_array[0][7]                                                                                                                                                                                                         ; 96      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|resync_clk_array[0][5]                                                                                                                                                                                                         ; 95      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|resync_clk_array[0][3]                                                                                                                                                                                                         ; 94      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|resync_clk_array[0][6]                                                                                                                                                                                                         ; 94      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|resync_clk_array[0][1]                                                                                                                                                                                                         ; 93      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|resync_clk_array[0][2]                                                                                                                                                                                                         ; 93      ;
; ddr2_multi_port:u8|ddr2_multi_port_burst_1:the_ddr2_multi_port_burst_1|downstream_burstdone~0DUPLICATE                                                                                                                                                                                                                                                                                                             ; 83      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|flush1                                                                                                                                                                 ; 82      ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|ddr2_s1_burstcount[2]~1                                                                                                                                                                                                                                                                                                                                          ; 82      ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|Add0~46                                                                                                                                                                                                                                                                                                                                                          ; 82      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_avalon_if:avalon_if_inst|avalon_read_req~DUPLICATE                                                                                                                      ; 80      ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|ddr2_multi_port_burst_0_downstream_granted_ddr2_s1~0DUPLICATE                                                                                                                                                                                                                                                                                                    ; 77      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|cdvw_proc~1                                                                                                                                      ; 69      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|do_auto_precharge_r1                                                                                                                                                                 ; 68      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|always96~0                                                                                                                                                                           ; 67      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|doing_read                                                                                                                                                                     ; 64      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_state.s_track                                                                                                                           ; 57      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|doing_write                                                                                                                                                                    ; 56      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|process_12~0                                                                                                                                   ; 55      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|rd_ap_to_act[1]                                                                                                                                                                      ; 53      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|state.s_reset                                                                                                                                  ; 51      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|cntr_0lb:wr_ptr|counter_reg_bit[7]                                         ; 50      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|cntr_0lb:wr_ptr|counter_reg_bit[6]                                         ; 50      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_bank[0]                                                                                                                                                        ; 48      ;
; ddr2_multi_port:u8|ddr2_multi_port_burst_1:the_ddr2_multi_port_burst_1|downstream_burstdone~0                                                                                                                                                                                                                                                                                                                      ; 48      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_bank[1]                                                                                                                                                        ; 47      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|state.s_run_init_seq                                                                                                                           ; 46      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[1][11]                                                                                                                                    ; 46      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[1][10]                                                                                                                                    ; 46      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|state.s_program_cal_mrs                                                                                                                        ; 45      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[2][11]                                                                                                                                    ; 45      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[3][11]                                                                                                                                    ; 45      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[2][10]                                                                                                                                    ; 45      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[3][10]                                                                                                                                    ; 45      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[0][11]                                                                                                                                    ; 45      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[0][10]                                                                                                                                    ; 45      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgwb:dgwb|sig_dgwb_state.s_write_wlat                                                                                                                      ; 44      ;
; I2C_CCD_Config:u10|i2c_reset                                                                                                                                                                                                                                                                                                                                                                                       ; 43      ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|ddr2_s1_burstcount[0]~5                                                                                                                                                                                                                                                                                                                                          ; 42      ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|Mux8~7                                                                                                                                                                                                                                                                                                                           ; 42      ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|ddr2_s1_burstcount[2]~2                                                                                                                                                                                                                                                                                                                                          ; 41      ;
; ddr2_multi_port:u8|ddr2_multi_port_burst_0:the_ddr2_multi_port_burst_0|upstream_read_run                                                                                                                                                                                                                                                                                                                           ; 41      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|seq_ac_sel                                                                                                                                     ; 41      ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|ddr2_s1_this_cycle_is_the_last_burst~0                                                                                                                                                                                                                                                                                                                           ; 41      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|seq_ac_add_1t_ac_lat_internal                                                                                                                                                   ; 41      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a145~portb_address_reg5FITTER_CREATED_FF ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a145~portb_address_reg4FITTER_CREATED_FF ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a145~portb_address_reg3FITTER_CREATED_FF ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a145~portb_address_reg2FITTER_CREATED_FF ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a145~portb_address_reg1FITTER_CREATED_FF ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a145~portb_address_reg0FITTER_CREATED_FF ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a145~porta_address_reg5FITTER_CREATED_FF ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a145~porta_address_reg4FITTER_CREATED_FF ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a145~porta_address_reg3FITTER_CREATED_FF ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a145~porta_address_reg2FITTER_CREATED_FF ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a145~porta_address_reg1FITTER_CREATED_FF ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a145~porta_address_reg0FITTER_CREATED_FF ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a14~portb_address_reg5FITTER_CREATED_FF  ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a14~portb_address_reg4FITTER_CREATED_FF  ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a14~portb_address_reg3FITTER_CREATED_FF  ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a14~portb_address_reg2FITTER_CREATED_FF  ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a14~portb_address_reg1FITTER_CREATED_FF  ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a14~portb_address_reg0FITTER_CREATED_FF  ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a14~porta_address_reg5FITTER_CREATED_FF  ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a14~porta_address_reg4FITTER_CREATED_FF  ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a14~porta_address_reg3FITTER_CREATED_FF  ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a14~porta_address_reg2FITTER_CREATED_FF  ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a14~porta_address_reg1FITTER_CREATED_FF  ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a14~porta_address_reg0FITTER_CREATED_FF  ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a12~portb_address_reg5FITTER_CREATED_FF  ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a12~portb_address_reg4FITTER_CREATED_FF  ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a12~portb_address_reg3FITTER_CREATED_FF  ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a12~portb_address_reg2FITTER_CREATED_FF  ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a12~portb_address_reg1FITTER_CREATED_FF  ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a12~portb_address_reg0FITTER_CREATED_FF  ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a12~porta_address_reg5FITTER_CREATED_FF  ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a12~porta_address_reg4FITTER_CREATED_FF  ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a12~porta_address_reg3FITTER_CREATED_FF  ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a12~porta_address_reg2FITTER_CREATED_FF  ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a12~porta_address_reg1FITTER_CREATED_FF  ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a12~porta_address_reg0FITTER_CREATED_FF  ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a10~portb_address_reg5FITTER_CREATED_FF  ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a10~portb_address_reg4FITTER_CREATED_FF  ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a10~portb_address_reg3FITTER_CREATED_FF  ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a10~portb_address_reg2FITTER_CREATED_FF  ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a10~portb_address_reg1FITTER_CREATED_FF  ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a10~portb_address_reg0FITTER_CREATED_FF  ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a10~porta_address_reg5FITTER_CREATED_FF  ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a10~porta_address_reg4FITTER_CREATED_FF  ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a10~porta_address_reg3FITTER_CREATED_FF  ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a10~porta_address_reg2FITTER_CREATED_FF  ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a10~porta_address_reg1FITTER_CREATED_FF  ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a10~porta_address_reg0FITTER_CREATED_FF  ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a135~portb_address_reg5FITTER_CREATED_FF ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a135~portb_address_reg4FITTER_CREATED_FF ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a135~portb_address_reg3FITTER_CREATED_FF ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a135~portb_address_reg2FITTER_CREATED_FF ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a135~portb_address_reg1FITTER_CREATED_FF ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a135~portb_address_reg0FITTER_CREATED_FF ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a135~porta_address_reg5FITTER_CREATED_FF ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a135~porta_address_reg4FITTER_CREATED_FF ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a135~porta_address_reg3FITTER_CREATED_FF ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a135~porta_address_reg2FITTER_CREATED_FF ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a135~porta_address_reg1FITTER_CREATED_FF ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a135~porta_address_reg0FITTER_CREATED_FF ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a132~portb_address_reg5FITTER_CREATED_FF ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a132~portb_address_reg4FITTER_CREATED_FF ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a132~portb_address_reg3FITTER_CREATED_FF ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a132~portb_address_reg2FITTER_CREATED_FF ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a132~portb_address_reg1FITTER_CREATED_FF ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a132~portb_address_reg0FITTER_CREATED_FF ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a132~porta_address_reg5FITTER_CREATED_FF ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a132~porta_address_reg4FITTER_CREATED_FF ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a132~porta_address_reg3FITTER_CREATED_FF ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a132~porta_address_reg2FITTER_CREATED_FF ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a132~porta_address_reg1FITTER_CREATED_FF ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a132~porta_address_reg0FITTER_CREATED_FF ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a130~portb_address_reg5FITTER_CREATED_FF ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a130~portb_address_reg4FITTER_CREATED_FF ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a130~portb_address_reg3FITTER_CREATED_FF ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a130~portb_address_reg2FITTER_CREATED_FF ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a130~portb_address_reg1FITTER_CREATED_FF ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a130~portb_address_reg0FITTER_CREATED_FF ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a130~porta_address_reg5FITTER_CREATED_FF ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a130~porta_address_reg4FITTER_CREATED_FF ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a130~porta_address_reg3FITTER_CREATED_FF ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a130~porta_address_reg2FITTER_CREATED_FF ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a130~porta_address_reg1FITTER_CREATED_FF ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a130~porta_address_reg0FITTER_CREATED_FF ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a0~portb_address_reg5FITTER_CREATED_FF   ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a0~portb_address_reg4FITTER_CREATED_FF   ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a0~portb_address_reg3FITTER_CREATED_FF   ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a0~portb_address_reg2FITTER_CREATED_FF   ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a0~portb_address_reg1FITTER_CREATED_FF   ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a0~portb_address_reg0FITTER_CREATED_FF   ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a0~porta_address_reg5FITTER_CREATED_FF   ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a0~porta_address_reg4FITTER_CREATED_FF   ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a0~porta_address_reg3FITTER_CREATED_FF   ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a0~porta_address_reg2FITTER_CREATED_FF   ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a0~porta_address_reg1FITTER_CREATED_FF   ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a0~porta_address_reg0FITTER_CREATED_FF   ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a257~portb_address_reg5FITTER_CREATED_FF ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a257~portb_address_reg4FITTER_CREATED_FF ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a257~portb_address_reg3FITTER_CREATED_FF ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a257~portb_address_reg2FITTER_CREATED_FF ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a257~portb_address_reg1FITTER_CREATED_FF ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a257~portb_address_reg0FITTER_CREATED_FF ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a257~porta_address_reg5FITTER_CREATED_FF ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a257~porta_address_reg4FITTER_CREATED_FF ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a257~porta_address_reg3FITTER_CREATED_FF ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a257~porta_address_reg2FITTER_CREATED_FF ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a257~porta_address_reg1FITTER_CREATED_FF ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a257~porta_address_reg0FITTER_CREATED_FF ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a259~portb_address_reg5FITTER_CREATED_FF ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a259~portb_address_reg4FITTER_CREATED_FF ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a259~portb_address_reg3FITTER_CREATED_FF ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a259~portb_address_reg2FITTER_CREATED_FF ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a259~portb_address_reg1FITTER_CREATED_FF ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a259~portb_address_reg0FITTER_CREATED_FF ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a259~porta_address_reg5FITTER_CREATED_FF ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a259~porta_address_reg4FITTER_CREATED_FF ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a259~porta_address_reg3FITTER_CREATED_FF ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a259~porta_address_reg2FITTER_CREATED_FF ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a259~porta_address_reg1FITTER_CREATED_FF ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a259~porta_address_reg0FITTER_CREATED_FF ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a262~portb_address_reg5FITTER_CREATED_FF ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a262~portb_address_reg4FITTER_CREATED_FF ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a262~portb_address_reg3FITTER_CREATED_FF ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a262~portb_address_reg2FITTER_CREATED_FF ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a262~portb_address_reg1FITTER_CREATED_FF ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a262~portb_address_reg0FITTER_CREATED_FF ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a262~porta_address_reg5FITTER_CREATED_FF ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a262~porta_address_reg4FITTER_CREATED_FF ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a262~porta_address_reg3FITTER_CREATED_FF ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a262~porta_address_reg2FITTER_CREATED_FF ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a262~porta_address_reg1FITTER_CREATED_FF ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a262~porta_address_reg0FITTER_CREATED_FF ; 40      ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|ddr2_multi_port_burst_1_downstream_granted_ddr2_s1~0                                                                                                                                                                                                                                                                                                             ; 40      ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|ddr2_s1_load_fifo                                                                                                                                                                                                                                                                                                                                                ; 40      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_avalon_if:avalon_if_inst|avalon_read_req                                                                                                                                ; 39      ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|ddr2_s1_burstcount[1]~4DUPLICATE                                                                                                                                                                                                                                                                                                                                 ; 38      ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|ddr2_s1_move_on_to_next_transaction                                                                                                                                                                                                                                                                                                                              ; 38      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|valid_rreq~0                                                                                                                                   ; 37      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|afi_wlat_r[0]                                                                                                                                                                  ; 37      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|to_chip[0]                                                                                                                                                             ; 37      ;
; I2C_CCD_Config:u10|LUT_INDEX[3]                                                                                                                                                                                                                                                                                                                                                                                    ; 37      ;
; I2C_CCD_Config:u10|LUT_INDEX[4]                                                                                                                                                                                                                                                                                                                                                                                    ; 37      ;
; I2C_CCD_Config:u10|LUT_INDEX[1]                                                                                                                                                                                                                                                                                                                                                                                    ; 37      ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|valid_wrreq~0                                                                                                                                                                                                                       ; 36      ;
; ddr2_multi_port:u8|ddr2_multi_port_burst_1:the_ddr2_multi_port_burst_1|transactions_remaining~0                                                                                                                                                                                                                                                                                                                    ; 36      ;
; ddr2_multi_port:u8|ddr2_multi_port_burst_0:the_ddr2_multi_port_burst_0|state_idle                                                                                                                                                                                                                                                                                                                                  ; 36      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgwb:dgwb|generate_wdata                                                                                                                                   ; 35      ;
; ddr2_multi_port:u8|ddr2_multi_port_burst_1:the_ddr2_multi_port_burst_1|pending_register_enable                                                                                                                                                                                                                                                                                                                     ; 35      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:RESET_RDP_BUS[0].reset_rdp_phy_clk_pipe|ams_pipe[2]                                                                                                                                         ; 35      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|\ac_mux:mem_clk_disable[0]                                                                                                                                                      ; 34      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|v_cdvw_state~0                                                                                                                                   ; 33      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|ac_state.s_0                                                                                                                                   ; 33      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|less_than_4_act_to_pch                                                                                                                                                               ; 33      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgwb:dgwb|dgwb_ac_access_req                                                                                                                               ; 33      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|ac_access_gnt                                                                                                                                  ; 33      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|state.s_operational                                                                                                                              ; 33      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|enable_chip_request~0                                                                                                                                                                ; 33      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipefull[0]                                                                                                                                    ; 33      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_dq_pin_ctr[1]                                                                                                                                ; 33      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_dq_pin_ctr[0]                                                                                                                                ; 33      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgwb:dgwb|dgwb_wdp_ovride~_wirecell                                                                                                                        ; 32      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|state.s_prog_user_mrs                                                                                                                          ; 32      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|dgrb_ac_access_req                                                                                                                               ; 32      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|do_precharge_all                                                                                                                                                       ; 32      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|int_real_wdata_valid                                                                                                                                                           ; 32      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[4].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|rdaddr_reg[3]                                                                                                                                     ; 32      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[4].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|rdaddr_reg[2]                                                                                                                                     ; 32      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[4].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|rdaddr_reg[1]                                                                                                                                     ; 32      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[4].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|rdaddr_reg[0]                                                                                                                                     ; 32      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[4].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|wraddr_reg[3]                                                                                                                                     ; 32      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[4].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|wraddr_reg[2]                                                                                                                                     ; 32      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[4].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|wraddr_reg[1]                                                                                                                                     ; 32      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[4].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|wraddr_reg[0]                                                                                                                                     ; 32      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[0].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|rdaddr_reg[3]                                                                                                                                     ; 32      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[0].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|rdaddr_reg[2]                                                                                                                                     ; 32      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[0].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|rdaddr_reg[1]                                                                                                                                     ; 32      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[0].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|rdaddr_reg[0]                                                                                                                                     ; 32      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[0].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|wraddr_reg[3]                                                                                                                                     ; 32      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[0].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|wraddr_reg[2]                                                                                                                                     ; 32      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[0].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|wraddr_reg[1]                                                                                                                                     ; 32      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[0].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|wraddr_reg[0]                                                                                                                                     ; 32      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[5].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|rdaddr_reg[3]                                                                                                                                     ; 32      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[5].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|rdaddr_reg[2]                                                                                                                                     ; 32      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[5].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|rdaddr_reg[1]                                                                                                                                     ; 32      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[5].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|rdaddr_reg[0]                                                                                                                                     ; 32      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[5].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|wraddr_reg[3]                                                                                                                                     ; 32      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[5].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|wraddr_reg[2]                                                                                                                                     ; 32      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[5].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|wraddr_reg[1]                                                                                                                                     ; 32      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[5].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|wraddr_reg[0]                                                                                                                                     ; 32      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[1].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|rdaddr_reg[3]                                                                                                                                     ; 32      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[1].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|rdaddr_reg[2]                                                                                                                                     ; 32      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[1].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|rdaddr_reg[1]                                                                                                                                     ; 32      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[1].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|rdaddr_reg[0]                                                                                                                                     ; 32      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[1].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|wraddr_reg[3]                                                                                                                                     ; 32      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[1].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|wraddr_reg[2]                                                                                                                                     ; 32      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[1].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|wraddr_reg[1]                                                                                                                                     ; 32      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[1].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|wraddr_reg[0]                                                                                                                                     ; 32      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[7].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|rdaddr_reg[3]                                                                                                                                     ; 32      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[7].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|rdaddr_reg[2]                                                                                                                                     ; 32      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[7].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|rdaddr_reg[1]                                                                                                                                     ; 32      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[7].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|rdaddr_reg[0]                                                                                                                                     ; 32      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[7].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|wraddr_reg[3]                                                                                                                                     ; 32      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[7].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|wraddr_reg[2]                                                                                                                                     ; 32      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[7].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|wraddr_reg[1]                                                                                                                                     ; 32      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[7].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|wraddr_reg[0]                                                                                                                                     ; 32      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[3].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|rdaddr_reg[3]                                                                                                                                     ; 32      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[3].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|rdaddr_reg[2]                                                                                                                                     ; 32      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[3].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|rdaddr_reg[1]                                                                                                                                     ; 32      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[3].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|rdaddr_reg[0]                                                                                                                                     ; 32      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[3].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|wraddr_reg[3]                                                                                                                                     ; 32      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[3].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|wraddr_reg[2]                                                                                                                                     ; 32      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[3].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|wraddr_reg[1]                                                                                                                                     ; 32      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[3].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|wraddr_reg[0]                                                                                                                                     ; 32      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[6].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|rdaddr_reg[3]                                                                                                                                     ; 32      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[6].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|rdaddr_reg[2]                                                                                                                                     ; 32      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[6].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|rdaddr_reg[1]                                                                                                                                     ; 32      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[6].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|rdaddr_reg[0]                                                                                                                                     ; 32      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[6].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|wraddr_reg[3]                                                                                                                                     ; 32      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[6].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|wraddr_reg[2]                                                                                                                                     ; 32      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[6].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|wraddr_reg[1]                                                                                                                                     ; 32      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[6].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|wraddr_reg[0]                                                                                                                                     ; 32      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[2].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|rdaddr_reg[3]                                                                                                                                     ; 32      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[2].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|rdaddr_reg[2]                                                                                                                                     ; 32      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[2].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|rdaddr_reg[1]                                                                                                                                     ; 32      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[2].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|rdaddr_reg[0]                                                                                                                                     ; 32      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[2].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|wraddr_reg[3]                                                                                                                                     ; 32      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[2].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|wraddr_reg[2]                                                                                                                                     ; 32      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[2].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|wraddr_reg[1]                                                                                                                                     ; 32      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[2].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|wraddr_reg[0]                                                                                                                                     ; 32      ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|rdv_fifo_for_ddr2_multi_port_burst_0_downstream_to_ddr2_s1_module:rdv_fifo_for_ddr2_multi_port_burst_0_downstream_to_ddr2_s1|always1~0                                                                                                                                                                                                                           ; 32      ;
; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|valid_wrreq~0                                                                                                                                                                                                                            ; 32      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[44]~2                                                                                                              ; 31      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[17]~1                                                                                                              ; 31      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe~0                                                                                                                                         ; 31      ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|burstcount_fifo_for_ddr2_s1_module:burstcount_fifo_for_ddr2_s1|always1~0                                                                                                                                                                                                                                                                                         ; 31      ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|burstcount_fifo_for_ddr2_s1_module:burstcount_fifo_for_ddr2_s1|p31_full_31~0                                                                                                                                                                                                                                                                                     ; 31      ;
; Reset_Delay:u2|Equal0~8                                                                                                                                                                                                                                                                                                                                                                                            ; 31      ;
; RAW2RGB:u4|LessThan1~3                                                                                                                                                                                                                                                                                                                                                                                             ; 30      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe~311                                                                                                                                       ; 30      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe~308                                                                                                                                       ; 30      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe~307                                                                                                                                       ; 30      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_rsc_state.s_rsc_test_dq                                                                                                           ; 30      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe~212                                                                                                                                       ; 30      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe~209                                                                                                                                       ; 30      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|last_write_req~0                                                                                                                               ; 30      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe~26                                                                                                                                        ; 30      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe~21                                                                                                                                        ; 30      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe~11                                                                                                                                        ; 30      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgwb:dgwb|sig_dgwb_state.s_write_ones                                                                                                                      ; 30      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[0][21]~5                                                                                                                                  ; 30      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe~2                                                                                                                                         ; 30      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe~1                                                                                                                                         ; 30      ;
; CCD_Capture:u3|oDVAL                                                                                                                                                                                                                                                                                                                                                                                               ; 30      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|to_addr[26]                                                                                                                                                            ; 30      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|to_addr[25]                                                                                                                                                            ; 30      ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|rdv_fifo_for_ddr2_multi_port_burst_0_downstream_to_ddr2_s1_module:rdv_fifo_for_ddr2_multi_port_burst_0_downstream_to_ddr2_s1|p31_full_31~0                                                                                                                                                                                                                       ; 30      ;
; I2C_CCD_Config:u10|LUT_INDEX[2]                                                                                                                                                                                                                                                                                                                                                                                    ; 30      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_dq_pin_ctr[3]                                                                                                                                ; 30      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_dq_pin_ctr[2]                                                                                                                                ; 30      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|seq_pll_select_ccd[3]~0                                                                                                                                                                                                     ; 29      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[6][10]~313                                                                                                                                ; 29      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_tracking:bank_tracking_inst|always3~0                                                                                                                                                              ; 29      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|ac_state.s_1                                                                                                                                   ; 29      ;
; I2C_CCD_Config:u10|LUT_INDEX[0]                                                                                                                                                                                                                                                                                                                                                                                    ; 29      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_bank[2]                                                                                                                                                        ; 28      ;
; comb~0                                                                                                                                                                                                                                                                                                                                                                                                             ; 28      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|to_addr[24]                                                                                                                                                            ; 27      ;
; vpg:vpg_inst|comb~0                                                                                                                                                                                                                                                                                                                                                                                                ; 27      ;
; vpg:vpg_inst|pattern_gen:pattern_gen_inst|always0~0                                                                                                                                                                                                                                                                                                                                                                ; 27      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_dq_pin_ctr[4]                                                                                                                                ; 27      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_dq_pin_ctr[5]                                                                                                                                ; 27      ;
; termination_blk0~SERIALIZER_ENABLE_OUT                                                                                                                                                                                                                                                                                                                                                                             ; 26      ;
; termination_blk0~CONTROL                                                                                                                                                                                                                                                                                                                                                                                           ; 26      ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|valid_rdreq~0                                                                                                                                                                                                                       ; 26      ;
; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|Equal5~0                                                                                                                                                                                                                                                                                                                             ; 26      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[1][12]                                                                                                                                    ; 26      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|do_write                                                                                                                                                               ; 26      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|state~29                                                                                                                                         ; 26      ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|pixel_y[8]~1                                                                                                                                                                                                                                                                                                                                               ; 26      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|scan_clk                                                                                                                                                                                                                    ; 26      ;
; I2C_CCD_Config:u10|iexposure_adj_delay[3]                                                                                                                                                                                                                                                                                                                                                                          ; 26      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[2][12]                                                                                                                                    ; 25      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[3][12]                                                                                                                                    ; 25      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[0][12]                                                                                                                                    ; 25      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|do_read                                                                                                                                                                ; 25      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|internal_ready                                                                                                                                                                   ; 25      ;
; SW[0]~input                                                                                                                                                                                                                                                                                                                                                                                                        ; 24      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:measure_clk_pipe|ams_pipe[1]                                                                                                                                                                ; 24      ;
; I2C_CCD_Config:u10|mI2C_DATA[23]~0                                                                                                                                                                                                                                                                                                                                                                                 ; 24      ;
; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|nor_address[11]~12                                                                                                                                                                                                                                                                                                                   ; 24      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|to_addr[3]~17                                                                                                                                                          ; 24      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|to_addr[3]~12                                                                                                                                                          ; 24      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|to_addr[3]~11                                                                                                                                                          ; 24      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|to_addr[3]~10                                                                                                                                                          ; 24      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|to_addr[3]~9                                                                                                                                                           ; 24      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|to_addr[3]~7                                                                                                                                                           ; 24      ;
; I2C_CCD_Config:u10|I2C_Controller:u0|SD[23]~1                                                                                                                                                                                                                                                                                                                                                                      ; 24      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|state.DO2                                                                                                                                                              ; 24      ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|norm_address[9]~9                                                                                                                                                                                                                                                                                                                ; 24      ;
; vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_lb31:pll_reconfig_pllrcfg_lb31_component|rom_data_state                                                                                                                                                                                                                                                                                           ; 24      ;
; vpg:vpg_inst|pattern_gen:pattern_gen_inst|Equal2~2                                                                                                                                                                                                                                                                                                                                                                 ; 24      ;
; vpg:vpg_inst|pattern_gen:pattern_gen_inst|Equal2~0                                                                                                                                                                                                                                                                                                                                                                 ; 24      ;
; vpg:vpg_inst|pattern_gen:pattern_gen_inst|Equal4~2                                                                                                                                                                                                                                                                                                                                                                 ; 24      ;
; vpg:vpg_inst|pattern_gen:pattern_gen_inst|Equal4~0                                                                                                                                                                                                                                                                                                                                                                 ; 24      ;
; RAW2RGB:u4|Equal2~2                                                                                                                                                                                                                                                                                                                                                                                                ; 23      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.status.calculating                                                                                                                ; 23      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipefull[2]                                                                                                                                    ; 23      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_dimm_driving_dq                                                                                                                              ; 23      ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|Equal25~1                                                                                                                                                                                                                                                                                                                        ; 23      ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|ddr2_multi_port_burst_0_downstream_granted_ddr2_s1~0                                                                                                                                                                                                                                                                                                             ; 23      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|seq_oct_oct_delay[0]                                                                                                                                                            ; 23      ;
; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|valid_rdreq~0                                                                                                                                                                                                                            ; 23      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:cs_n_clk_pipe_1x|ams_pipe[3]                                                                                                                                                                ; 23      ;
; I2C_CCD_Config:u10|I2C_Controller:u0|SD_COUNTER[3]                                                                                                                                                                                                                                                                                                                                                                 ; 23      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_req_rsc_shift[7]                                                                                                                  ; 22      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_tracking:bank_tracking_inst|flush.01~0                                                                                                                                                             ; 22      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|state.s_access_precharge                                                                                                                       ; 22      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_addr_cmd:addr_cmd_inst|combi_cs_n~0                                                                                                                                                                     ; 22      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|cmd_cache                                                                                                                                                                            ; 22      ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|Equal25~2                                                                                                                                                                                                                                                                                                                        ; 22      ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|c_state_flush[1]                                                                                                                                                                                                                                                                                                                 ; 22      ;
; ddr2_multi_port:u8|ddr2_multi_port_reset_ddr2_phy_clk_out_domain_synch_module:ddr2_multi_port_reset_ddr2_phy_clk_out_domain_synch|data_out                                                                                                                                                                                                                                                                         ; 22      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_mimic_cdv_found                                                                                                                   ; 21      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|ac_state.s_11                                                                                                                                  ; 21      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgwb:dgwb|sig_dgwb_state.s_write_1100_step                                                                                                                 ; 21      ;
; CCD_Capture:u3|mCCD_FVAL                                                                                                                                                                                                                                                                                                                                                                                           ; 21      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|Equal4~4                                                                                                                                         ; 21      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipefull[1]                                                                                                                                    ; 21      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|last_state.s_operational                                                                                                                         ; 21      ;
; vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_lb31:pll_reconfig_pllrcfg_lb31_component|rom_first_state                                                                                                                                                                                                                                                                                          ; 21      ;
; SLIDE_SW[0]~input                                                                                                                                                                                                                                                                                                                                                                                                  ; 20      ;
; RAW2RGB:u4|Equal1~0                                                                                                                                                                                                                                                                                                                                                                                                ; 20      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipefull[3]                                                                                                                                    ; 20      ;
; vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_lb31:pll_reconfig_pllrcfg_lb31_component|rom_second_state                                                                                                                                                                                                                                                                                         ; 20      ;
; I2C_CCD_Config:u10|I2C_Controller:u0|SD_COUNTER[1]                                                                                                                                                                                                                                                                                                                                                                 ; 20      ;
; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_2331:auto_generated|cntr_isf:cntr1|counter_reg_bit[10]                                                                                                                                                                                                                                                                                  ; 20      ;
; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_2331:auto_generated|cntr_isf:cntr1|counter_reg_bit[9]                                                                                                                                                                                                                                                                                   ; 20      ;
; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_2331:auto_generated|cntr_isf:cntr1|counter_reg_bit[8]                                                                                                                                                                                                                                                                                   ; 20      ;
; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_2331:auto_generated|cntr_isf:cntr1|counter_reg_bit[7]                                                                                                                                                                                                                                                                                   ; 20      ;
; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_2331:auto_generated|cntr_isf:cntr1|counter_reg_bit[6]                                                                                                                                                                                                                                                                                   ; 20      ;
; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_2331:auto_generated|cntr_isf:cntr1|counter_reg_bit[5]                                                                                                                                                                                                                                                                                   ; 20      ;
; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_2331:auto_generated|cntr_isf:cntr1|counter_reg_bit[4]                                                                                                                                                                                                                                                                                   ; 20      ;
; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_2331:auto_generated|cntr_isf:cntr1|counter_reg_bit[3]                                                                                                                                                                                                                                                                                   ; 20      ;
; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_2331:auto_generated|cntr_isf:cntr1|counter_reg_bit[2]                                                                                                                                                                                                                                                                                   ; 20      ;
; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_2331:auto_generated|cntr_isf:cntr1|counter_reg_bit[1]                                                                                                                                                                                                                                                                                   ; 20      ;
; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_2331:auto_generated|cntr_isf:cntr1|counter_reg_bit[0]                                                                                                                                                                                                                                                                                   ; 20      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|ac_state.s_10                                                                                                                                  ; 19      ;
; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|nor_address[20]~11                                                                                                                                                                                                                                                                                                                   ; 19      ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|norm_address[22]~22                                                                                                                                                                                                                                                                                                              ; 19      ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|c_state_flush[0]                                                                                                                                                                                                                                                                                                                 ; 19      ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|c_state_flush[3]                                                                                                                                                                                                                                                                                                                 ; 19      ;
; vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_lb31:pll_reconfig_pllrcfg_lb31_component|rom_init_state                                                                                                                                                                                                                                                                                           ; 19      ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|c_state[3]                                                                                                                                                                                                                                                                                                                       ; 19      ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|pixel_y[11]                                                                                                                                                                                                                                                                                                                                                ; 19      ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|pixel_y[10]                                                                                                                                                                                                                                                                                                                                                ; 19      ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|pixel_y[9]                                                                                                                                                                                                                                                                                                                                                 ; 19      ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|pixel_y[8]                                                                                                                                                                                                                                                                                                                                                 ; 19      ;
; I2C_CCD_Config:u10|I2C_Controller:u0|SD_COUNTER[2]                                                                                                                                                                                                                                                                                                                                                                 ; 19      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|bus_do_precharge_all[0][7]                                                                                                                                                           ; 18      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|flush.01                                                                                                                                                                             ; 18      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|Equal16~1                                                                                                                                        ; 18      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|dgb_ac_access_gnt_r                                                                                                                                                             ; 18      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|ecc_dummy_fetch                                                                                                                                                        ; 18      ;
; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|nor_address[8]                                                                                                                                                                                                                                                                                                                       ; 18      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|state.READWRITE                                                                                                                                                        ; 18      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|do_activate                                                                                                                                                            ; 18      ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|c_state[2]                                                                                                                                                                                                                                                                                                                       ; 18      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|write_req_to_cmd_queue~0DUPLICATE                                                                                                                                                ; 17      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|do_enable[0][3]                                                                                                                                                                      ; 17      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|do_enable[0][2]                                                                                                                                                                      ; 17      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|do_enable[0][1]                                                                                                                                                                      ; 17      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|do_enable[0][7]                                                                                                                                                                      ; 17      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|do_enable[0][6]                                                                                                                                                                      ; 17      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|do_enable[0][5]                                                                                                                                                                      ; 17      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|do_enable[0][4]                                                                                                                                                                      ; 17      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|ac_state~20                                                                                                                                    ; 17      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.status.valid_result                                                                                                               ; 17      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|always22~0                                                                                                                                                                           ; 17      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|addr_cmd~0                                                                                                                                     ; 17      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgwb:dgwb|sig_dgwb_state.s_write_0011_step                                                                                                                 ; 17      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|ram_read_address[7]~7                                                      ; 17      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|ram_read_address[6]~6                                                      ; 17      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|ram_read_address[5]~5                                                      ; 17      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|ram_read_address[4]~4                                                      ; 17      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|ram_read_address[3]~3                                                      ; 17      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|ram_read_address[2]~2                                                      ; 17      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|ram_read_address[1]~1                                                      ; 17      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|ram_read_address[0]~0                                                      ; 17      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|cntr_0lb:wr_ptr|counter_reg_bit[5]                                         ; 17      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|cntr_0lb:wr_ptr|counter_reg_bit[4]                                         ; 17      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|cntr_0lb:wr_ptr|counter_reg_bit[3]                                         ; 17      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|cntr_0lb:wr_ptr|counter_reg_bit[2]                                         ; 17      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|cntr_0lb:wr_ptr|counter_reg_bit[1]                                         ; 17      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|cntr_0lb:wr_ptr|counter_reg_bit[0]                                         ; 17      ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|Equal9~0                                                                                                                                                                                                                                                                                                                         ; 17      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|state.FETCH                                                                                                                                                            ; 17      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|num_stacked_refreshes[2]~0                                                                                                                     ; 17      ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|c_state_flush[2]                                                                                                                                                                                                                                                                                                                 ; 17      ;
; ddr2_multi_port:u8|ddr2_multi_port_burst_1:the_ddr2_multi_port_burst_1|downstream_write_reg                                                                                                                                                                                                                                                                                                                        ; 17      ;
; I2C_CCD_Config:u10|I2C_Controller:u0|SD_COUNTER[0]                                                                                                                                                                                                                                                                                                                                                                 ; 17      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|tracking_update_due                                                                                                                              ; 17      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[7][34]~310DUPLICATE                                                                                                                       ; 16      ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|ddr2_multi_port_burst_1_downstream_granted_ddr2_s1~0DUPLICATE                                                                                                                                                                                                                                                                                                    ; 16      ;
; CCD_Capture:u3|X_Cont[7]~1                                                                                                                                                                                                                                                                                                                                                                                         ; 16      ;
; CCD_Capture:u3|X_Cont[7]~0                                                                                                                                                                                                                                                                                                                                                                                         ; 16      ;
; CCD_Capture:u3|Y_Cont[3]~0                                                                                                                                                                                                                                                                                                                                                                                         ; 16      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:reset_resync_clk_pipe[0].resync_clk_pipe_1x|ams_pipe[1]                                                                                                                                     ; 16      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|state.s_access_act                                                                                                                             ; 16      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|mem_wdata_valid[0]~0                                                                                                                                                                                       ; 16      ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|a_graycounter_p27:rdptr_g1p|counter5a3                                                                                                                                                                                              ; 16      ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|ddr2_s1_byteenable[19]~7                                                                                                                                                                                                                                                                                                                                         ; 16      ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|ddr2_s1_byteenable[27]~5                                                                                                                                                                                                                                                                                                                                         ; 16      ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|ddr2_s1_byteenable[11]~4                                                                                                                                                                                                                                                                                                                                         ; 16      ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|ddr2_s1_byteenable[23]~3                                                                                                                                                                                                                                                                                                                                         ; 16      ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|ddr2_s1_byteenable[31]~1                                                                                                                                                                                                                                                                                                                                         ; 16      ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|ddr2_s1_byteenable[15]~0                                                                                                                                                                                                                                                                                                                                         ; 16      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|WideNor1~9                                                                                                                                       ; 16      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|WideNor1~1                                                                                                                                       ; 16      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|WideNor1~0                                                                                                                                       ; 16      ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|always22~0                                                                                                                                                                                                                                                                                                                       ; 16      ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|rdv_fifo_for_ddr2_multi_port_burst_0_downstream_to_ddr2_s1_module:rdv_fifo_for_ddr2_multi_port_burst_0_downstream_to_ddr2_s1|always65~0                                                                                                                                                                                                                          ; 16      ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|c_state[1]                                                                                                                                                                                                                                                                                                                       ; 16      ;
; vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_lb31:pll_reconfig_pllrcfg_lb31_component|reconfig_seq_ena_state                                                                                                                                                                                                                                                                                   ; 16      ;
; I2C_CCD_Config:u10|LessThan2~4                                                                                                                                                                                                                                                                                                                                                                                     ; 16      ;
; I2C_CCD_Config:u10|LUT_INDEX[5]                                                                                                                                                                                                                                                                                                                                                                                    ; 16      ;
; I2C_CCD_Config:u10|I2C_Controller:u0|SD_COUNTER[5]                                                                                                                                                                                                                                                                                                                                                                 ; 16      ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[10]                                                                                                                                                                                                                                                                                                                                              ; 16      ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[9]                                                                                                                                                                                                                                                                                                                                               ; 16      ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[8]                                                                                                                                                                                                                                                                                                                                               ; 16      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|do_enable[0][0]                                                                                                                                                                      ; 15      ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|a_graycounter_p27:rdptr_g1p|counter5a1                                                                                                                                                                                              ; 15      ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|a_graycounter_p27:rdptr_g1p|counter5a4                                                                                                                                                                                              ; 15      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_addr_cmd_state.s_ac_read_mtp                                                                                                       ; 15      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|write_req_to_cmd_queue~0                                                                                                                                                         ; 15      ;
; ddr2_multi_port:u8|ddr2_multi_port_burst_0:the_ddr2_multi_port_burst_0|registered_upstream_read                                                                                                                                                                                                                                                                                                                    ; 15      ;
; vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_lb31:pll_reconfig_pllrcfg_lb31_component|lpm_counter:cntr14|cntr_0hj:auto_generated|_~0                                                                                                                                                                                                                                                           ; 15      ;
; vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_lb31:pll_reconfig_pllrcfg_lb31_component|idle_state                                                                                                                                                                                                                                                                                               ; 15      ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|c_state[0]                                                                                                                                                                                                                                                                                                                       ; 15      ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|rm_byen                                                                                                                                                                                                                                                                                                                          ; 15      ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[10]                                                                                                                                                                                                                                                                                                                                              ; 15      ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[9]                                                                                                                                                                                                                                                                                                                                               ; 15      ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|ddr2_s1_byteenable[3]~6DUPLICATE                                                                                                                                                                                                                                                                                                                                 ; 14      ;
; RAW2RGB:u4|Equal5~4                                                                                                                                                                                                                                                                                                                                                                                                ; 14      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_tracking:bank_tracking_inst|always33~0                                                                                                                                                             ; 14      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_tracking:bank_tracking_inst|always32~0                                                                                                                                                             ; 14      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_tracking:bank_tracking_inst|always31~0                                                                                                                                                             ; 14      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_tracking:bank_tracking_inst|always30~0                                                                                                                                                             ; 14      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_tracking:bank_tracking_inst|always37~0                                                                                                                                                             ; 14      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_tracking:bank_tracking_inst|always36~0                                                                                                                                                             ; 14      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_tracking:bank_tracking_inst|always35~0                                                                                                                                                             ; 14      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_bank_tracking:bank_tracking_inst|always34~0                                                                                                                                                             ; 14      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[7][34]~310                                                                                                                                ; 14      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_rsc_state.s_rsc_idle                                                                                                              ; 14      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_trk_state.s_trk_adjust_resync                                                                                                     ; 14      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|alt_ddrx_timers_fsm:bank_specific_state_machine_per_chip[0].bank_specific_state_machine_per_bank[0].fsm_inst|always6~0                                                               ; 14      ;
; I2C_CCD_Config:u10|always1~2                                                                                                                                                                                                                                                                                                                                                                                       ; 14      ;
; I2C_CCD_Config:u10|senosr_exposure[15]~4                                                                                                                                                                                                                                                                                                                                                                           ; 14      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_row[2]~2                                                                                                                                                       ; 14      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_row[2]~1                                                                                                                                                       ; 14      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|bus_do_refresh[0][0]                                                                                                                                                                 ; 14      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|WideNor0~0                                                                                                                                     ; 14      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|ac_state.s_2                                                                                                                                   ; 14      ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|a_graycounter_p27:rdptr_g1p|counter5a2                                                                                                                                                                                              ; 14      ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|a_graycounter_p27:rdptr_g1p|counter5a5                                                                                                                                                                                              ; 14      ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|wrptr_g[8]                                                                                                                                                                                                                          ; 14      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_state.s_wait_admin                                                                                                                      ; 14      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_addr_cmd_state.s_ac_relax                                                                                                          ; 14      ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|always12~1                                                                                                                                                                                                                                                                                                                       ; 14      ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|always12~0                                                                                                                                                                                                                                                                                                                       ; 14      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|afi_wlat_r[1]                                                                                                                                                                  ; 14      ;
; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|nor_address[9]                                                                                                                                                                                                                                                                                                                       ; 14      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|WideOr28~0                                                                                                                                       ; 14      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|to_addr[23]                                                                                                                                                            ; 14      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|to_addr[22]                                                                                                                                                            ; 14      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|to_addr[21]                                                                                                                                                            ; 14      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|to_addr[20]                                                                                                                                                            ; 14      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|to_addr[19]                                                                                                                                                            ; 14      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|to_addr[18]                                                                                                                                                            ; 14      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|to_addr[17]                                                                                                                                                            ; 14      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|to_addr[16]                                                                                                                                                            ; 14      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|to_addr[15]                                                                                                                                                            ; 14      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|to_addr[14]                                                                                                                                                            ; 14      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|to_addr[13]                                                                                                                                                            ; 14      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|to_addr[12]                                                                                                                                                            ; 14      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|to_addr[11]                                                                                                                                                            ; 14      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|to_addr[10]                                                                                                                                                            ; 14      ;
; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|c_state[1]                                                                                                                                                                                                                                                                                                                           ; 14      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe|rd_addr[0]                                                                                                                                                                                                           ; 14      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|pll_reconfig_reset_ams_n_r                                                                                                                                                                                                  ; 14      ;
; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|a_graycounter_o27:rdptr_g1p|counter7a[3]                                                                                                                                                                                                 ; 14      ;
; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|a_graycounter_o27:rdptr_g1p|counter7a[0]                                                                                                                                                                                                 ; 14      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgwb:dgwb|\ac_write_block:sig_count[3]                                                                                                                     ; 14      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|alt_ddrx_timers_fsm:bank_specific_state_machine_per_chip[0].bank_specific_state_machine_per_bank[0].fsm_inst|int_do_activate                                                         ; 13      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|admin_req_extended                                                                                                                             ; 13      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|auto_refresh_cnt[0][6]~3                                                                                                                                                             ; 13      ;
; rCCD_LVAL                                                                                                                                                                                                                                                                                                                                                                                                          ; 13      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|finished_state                                                                                                                                 ; 13      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_trk_state.s_trk_cdvw_wait                                                                                                         ; 13      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgwb:dgwb|sig_dgwb_state.s_write_zeros                                                                                                                     ; 13      ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|wrptr_g[7]                                                                                                                                                                                                                          ; 13      ;
; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|nor_address[10]                                                                                                                                                                                                                                                                                                                      ; 13      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|state.ECC_DO2                                                                                                                                                          ; 13      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|WideOr0~0                                                                                                                                        ; 13      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|WideOr1~0                                                                                                                                        ; 13      ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|c_state_flush[4]                                                                                                                                                                                                                                                                                                                 ; 13      ;
; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|c_state[0]                                                                                                                                                                                                                                                                                                                           ; 13      ;
; ddr2_multi_port:u8|ddr2_multi_port_burst_1:the_ddr2_multi_port_burst_1|state_idle                                                                                                                                                                                                                                                                                                                                  ; 13      ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|LessThan6~0                                                                                                                                                                                                                                                                                                                                                ; 13      ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|pixel_x[0]~0                                                                                                                                                                                                                                                                                                                                               ; 13      ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|LessThan0~0                                                                                                                                                                                                                                                                                                                                                ; 13      ;
; vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_lb31:pll_reconfig_pllrcfg_lb31_component|reconfig_counter_state~2                                                                                                                                                                                                                                                                                 ; 13      ;
; vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_lb31:pll_reconfig_pllrcfg_lb31_component|reconfig_counter_state~1                                                                                                                                                                                                                                                                                 ; 13      ;
; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|a_graycounter_o27:rdptr_g1p|counter7a[4]                                                                                                                                                                                                 ; 13      ;
; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|a_graycounter_o27:rdptr_g1p|counter7a[1]                                                                                                                                                                                                 ; 13      ;
; vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_lb31:pll_reconfig_pllrcfg_lb31_component|reconfig_seq_data_state                                                                                                                                                                                                                                                                                  ; 13      ;
; I2C_CCD_Config:u10|I2C_Controller:u0|SD_COUNTER[6]                                                                                                                                                                                                                                                                                                                                                                 ; 13      ;
; I2C_CCD_Config:u10|I2C_Controller:u0|SD_COUNTER[4]                                                                                                                                                                                                                                                                                                                                                                 ; 13      ;
; SLIDE_SW[1]~input                                                                                                                                                                                                                                                                                                                                                                                                  ; 12      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|refresh_count[4]                                                                                                                               ; 12      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.largest_window_size[1]~0                                                                                                          ; 12      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|alt_ddrx_timers_fsm:bank_specific_state_machine_per_chip[0].bank_specific_state_machine_per_bank[3].fsm_inst|int_do_activate                                                         ; 12      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|alt_ddrx_timers_fsm:bank_specific_state_machine_per_chip[0].bank_specific_state_machine_per_bank[2].fsm_inst|int_do_activate                                                         ; 12      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|alt_ddrx_timers_fsm:bank_specific_state_machine_per_chip[0].bank_specific_state_machine_per_bank[1].fsm_inst|int_do_activate                                                         ; 12      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|alt_ddrx_timers_fsm:bank_specific_state_machine_per_chip[0].bank_specific_state_machine_per_bank[7].fsm_inst|int_do_activate                                                         ; 12      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|alt_ddrx_timers_fsm:bank_specific_state_machine_per_chip[0].bank_specific_state_machine_per_bank[6].fsm_inst|int_do_activate                                                         ; 12      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|alt_ddrx_timers_fsm:bank_specific_state_machine_per_chip[0].bank_specific_state_machine_per_bank[5].fsm_inst|int_do_activate                                                         ; 12      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|alt_ddrx_timers_fsm:bank_specific_state_machine_per_chip[0].bank_specific_state_machine_per_bank[4].fsm_inst|int_do_activate                                                         ; 12      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|process_12~2                                                                                                                                   ; 12      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|do_precharge_r1                                                                                                                                                                      ; 12      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_rsc_state.s_rsc_seek_cdvw                                                                                                         ; 12      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|state.s_topup_refresh_done                                                                                                                     ; 12      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgwb:dgwb|access_complete                                                                                                                                  ; 12      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:slave_reset_resync_clk_pipe[4].slave_resync_clk_pipe_1x|ams_pipe[1]                                                                                                                         ; 12      ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|wrptr_g[4]                                                                                                                                                                                                                          ; 12      ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|wrptr_g[6]                                                                                                                                                                                                                          ; 12      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_addr_cmd_last_state.s_ac_read_mtp                                                                                                  ; 12      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|just_did_activate                                                                                                                                                      ; 12      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|do_auto_precharge                                                                                                                                                      ; 12      ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|v_counter[6]~2                                                                                                                                                                                                                                                                                                                                             ; 12      ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|h_counter[0]~0                                                                                                                                                                                                                                                                                                                                             ; 12      ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|vga_v_de~0                                                                                                                                                                                                                                                                                                                                                 ; 12      ;
; vpg:vpg_inst|vga_time_generator:vga_time_generator_inst|LessThan3~0                                                                                                                                                                                                                                                                                                                                                ; 12      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipefull[7]                                                                                                                                    ; 12      ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|Mux8~0                                                                                                                                                                                                                                                                                                                           ; 12      ;
; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|a_graycounter_o27:rdptr_g1p|counter7a[5]                                                                                                                                                                                                 ; 12      ;
; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|a_graycounter_o27:rdptr_g1p|counter7a[2]                                                                                                                                                                                                 ; 12      ;
; vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_lb31:pll_reconfig_pllrcfg_lb31_component|rotate_width_counter_done                                                                                                                                                                                                                                                                                ; 12      ;
; vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_lb31:pll_reconfig_pllrcfg_lb31_component|rotate_width_counter_enable~1                                                                                                                                                                                                                                                                            ; 12      ;
; vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_lb31:pll_reconfig_pllrcfg_lb31_component|rotate_width_counter_enable~0                                                                                                                                                                                                                                                                            ; 12      ;
; vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_lb31:pll_reconfig_pllrcfg_lb31_component|areset_state                                                                                                                                                                                                                                                                                             ; 12      ;
; CCD_Capture:u3|X_Cont[0]                                                                                                                                                                                                                                                                                                                                                                                           ; 12      ;
; CCD_Capture:u3|Y_Cont[0]                                                                                                                                                                                                                                                                                                                                                                                           ; 12      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgwb:dgwb|\ac_write_block:sig_count[2]                                                                                                                     ; 12      ;
; ddr2_multi_port:u8|ddr2_multi_port_burst_1:the_ddr2_multi_port_burst_1|pending_register_enable~DUPLICATE                                                                                                                                                                                                                                                                                                           ; 11      ;
; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_2331:auto_generated|cntr_isf:cntr1|cout_actual                                                                                                                                                                                                                                                                                          ; 11      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|Equal0~1                                                                                                                                       ; 11      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|Equal0~0                                                                                                                                       ; 11      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_cdvw_state.working_window[0]                                                                                                                 ; 11      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_rsc_state.s_rsc_flush_datapath                                                                                                    ; 11      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_rsc_last_state.s_rsc_test_dq                                                                                                      ; 11      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|always22~2                                                                                                                                                                           ; 11      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|dgb_ac_access_req~0                                                                                                                                                             ; 11      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_addr_cmd_state.s_ac_read_rdv                                                                                                       ; 11      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|state.s_refresh_done                                                                                                                           ; 11      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|state.s_idle                                                                                                                                   ; 11      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgwb:dgwb|sig_dgwb_state.s_write_01_pairs                                                                                                                  ; 11      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:slave_reset_resync_clk_pipe[7].slave_resync_clk_pipe_1x|ams_pipe[1]                                                                                                                         ; 11      ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|wrptr_g[3]                                                                                                                                                                                                                          ; 11      ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|wrptr_g[5]                                                                                                                                                                                                                          ; 11      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_addr_cmd_state.s_ac_read_poa_mtp                                                                                                   ; 11      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[1][26]                                                                                                                                    ; 11      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[1][25]                                                                                                                                    ; 11      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[1][24]                                                                                                                                    ; 11      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[1][23]                                                                                                                                    ; 11      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[1][22]                                                                                                                                    ; 11      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[1][21]                                                                                                                                    ; 11      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[1][20]                                                                                                                                    ; 11      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[1][19]                                                                                                                                    ; 11      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[1][18]                                                                                                                                    ; 11      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[1][17]                                                                                                                                    ; 11      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[1][16]                                                                                                                                    ; 11      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[1][15]                                                                                                                                    ; 11      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[1][14]                                                                                                                                    ; 11      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|\ac_mux:ctrl_broadcast_r.command_req                                                                                                                                            ; 11      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[1][13]                                                                                                                                    ; 11      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[0].rdp|rd_ram_rd_addr[1]                                                                                                                                                                               ; 11      ;
; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|Equal1~0                                                                                                                                                                                                                                                                                                                             ; 11      ;
; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|c_state[2]                                                                                                                                                                                                                                                                                                                           ; 11      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|state.s_read_mtp                                                                                                                                 ; 11      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|Equal0~2                                                                                                                                         ; 11      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|curr_cmd.cmd_idle                                                                                                                                ; 11      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipefull[6]                                                                                                                                    ; 11      ;
; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|c_state[3]                                                                                                                                                                                                                                                                                                                           ; 11      ;
; ddr2_multi_port:u8|ddr2_multi_port_burst_1:the_ddr2_multi_port_burst_1|dbs_adjusted_upstream_burstcount[3]~1                                                                                                                                                                                                                                                                                                       ; 11      ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|Mux8~1                                                                                                                                                                                                                                                                                                                           ; 11      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_row[13]                                                                                                                                                        ; 11      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_row[12]                                                                                                                                                        ; 11      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_row[11]                                                                                                                                                        ; 11      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_row[10]                                                                                                                                                        ; 11      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_row[9]                                                                                                                                                         ; 11      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_row[8]                                                                                                                                                         ; 11      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_row[7]                                                                                                                                                         ; 11      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_row[6]                                                                                                                                                         ; 11      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_row[5]                                                                                                                                                         ; 11      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_row[4]                                                                                                                                                         ; 11      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_row[3]                                                                                                                                                         ; 11      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_row[2]                                                                                                                                                         ; 11      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_row[1]                                                                                                                                                         ; 11      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_row[0]                                                                                                                                                         ; 11      ;
; vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_lb31:pll_reconfig_pllrcfg_lb31_component|lpm_counter:cntr16|cntr_vgj:auto_generated|counter_reg_bit[3]                                                                                                                                                                                                                                            ; 11      ;
; vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_lb31:pll_reconfig_pllrcfg_lb31_component|lpm_counter:cntr16|cntr_vgj:auto_generated|counter_reg_bit[4]                                                                                                                                                                                                                                            ; 11      ;
; vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_lb31:pll_reconfig_pllrcfg_lb31_component|lpm_counter:cntr16|cntr_vgj:auto_generated|counter_reg_bit[2]                                                                                                                                                                                                                                            ; 11      ;
; vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_lb31:pll_reconfig_pllrcfg_lb31_component|lpm_counter:cntr16|cntr_vgj:auto_generated|counter_reg_bit[1]                                                                                                                                                                                                                                            ; 11      ;
; vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_lb31:pll_reconfig_pllrcfg_lb31_component|lpm_counter:cntr16|cntr_vgj:auto_generated|counter_reg_bit[0]                                                                                                                                                                                                                                            ; 11      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[2][1]~14DUPLICATE                                                                                                                         ; 10      ;
; ddr2_multi_port:u8|ddr2_multi_port_burst_1_downstream_arbitrator:the_ddr2_multi_port_burst_1_downstream|r_0~1DUPLICATE                                                                                                                                                                                                                                                                                             ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a145~portb_address_reg7FITTER_CREATED_FF ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a145~portb_address_reg6FITTER_CREATED_FF ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[145]~FITTER_CREATED_COMB_LOGIC_33              ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[145]~FITTER_CREATED_COMB_LOGIC_32              ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[145]~FITTER_CREATED_COMB_LOGIC_31              ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[145]~FITTER_CREATED_COMB_LOGIC                 ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a14~portb_address_reg7FITTER_CREATED_FF  ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a14~portb_address_reg6FITTER_CREATED_FF  ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[14]~FITTER_CREATED_COMB_LOGIC_30               ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[14]~FITTER_CREATED_COMB_LOGIC_29               ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[14]~FITTER_CREATED_COMB_LOGIC_28               ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[14]~FITTER_CREATED_COMB_LOGIC                  ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a12~portb_address_reg7FITTER_CREATED_FF  ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a12~portb_address_reg6FITTER_CREATED_FF  ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[12]~FITTER_CREATED_COMB_LOGIC_27               ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[12]~FITTER_CREATED_COMB_LOGIC_26               ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[12]~FITTER_CREATED_COMB_LOGIC_25               ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[12]~FITTER_CREATED_COMB_LOGIC                  ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a10~portb_address_reg7FITTER_CREATED_FF  ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a10~portb_address_reg6FITTER_CREATED_FF  ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[10]~FITTER_CREATED_COMB_LOGIC_24               ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[10]~FITTER_CREATED_COMB_LOGIC_23               ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[10]~FITTER_CREATED_COMB_LOGIC_22               ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[10]~FITTER_CREATED_COMB_LOGIC                  ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a135~portb_address_reg7FITTER_CREATED_FF ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a135~portb_address_reg6FITTER_CREATED_FF ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[135]~FITTER_CREATED_COMB_LOGIC_21              ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[135]~FITTER_CREATED_COMB_LOGIC_20              ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[135]~FITTER_CREATED_COMB_LOGIC_19              ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[135]~FITTER_CREATED_COMB_LOGIC                 ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a132~portb_address_reg7FITTER_CREATED_FF ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a132~portb_address_reg6FITTER_CREATED_FF ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[132]~FITTER_CREATED_COMB_LOGIC_18              ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[132]~FITTER_CREATED_COMB_LOGIC_17              ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[132]~FITTER_CREATED_COMB_LOGIC_16              ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[132]~FITTER_CREATED_COMB_LOGIC                 ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a130~portb_address_reg7FITTER_CREATED_FF ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a130~portb_address_reg6FITTER_CREATED_FF ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[130]~FITTER_CREATED_COMB_LOGIC_15              ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[130]~FITTER_CREATED_COMB_LOGIC_14              ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[130]~FITTER_CREATED_COMB_LOGIC_13              ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[130]~FITTER_CREATED_COMB_LOGIC                 ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a0~portb_address_reg7FITTER_CREATED_FF   ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a0~portb_address_reg6FITTER_CREATED_FF   ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[0]~FITTER_CREATED_COMB_LOGIC_12                ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[0]~FITTER_CREATED_COMB_LOGIC_11                ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[0]~FITTER_CREATED_COMB_LOGIC_10                ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[0]~FITTER_CREATED_COMB_LOGIC                   ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a257~portb_address_reg7FITTER_CREATED_FF ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a257~portb_address_reg6FITTER_CREATED_FF ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[257]~FITTER_CREATED_COMB_LOGIC_9               ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[257]~FITTER_CREATED_COMB_LOGIC_8               ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[257]~FITTER_CREATED_COMB_LOGIC_7               ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[257]~FITTER_CREATED_COMB_LOGIC                 ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a259~portb_address_reg7FITTER_CREATED_FF ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a259~portb_address_reg6FITTER_CREATED_FF ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[259]~FITTER_CREATED_COMB_LOGIC_6               ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[259]~FITTER_CREATED_COMB_LOGIC_5               ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[259]~FITTER_CREATED_COMB_LOGIC_4               ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[259]~FITTER_CREATED_COMB_LOGIC                 ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a262~portb_address_reg7FITTER_CREATED_FF ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ram_block1a262~portb_address_reg6FITTER_CREATED_FF ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[262]~FITTER_CREATED_COMB_LOGIC_3               ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[262]~FITTER_CREATED_COMB_LOGIC_2               ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[262]~FITTER_CREATED_COMB_LOGIC_1               ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|q_b[262]~FITTER_CREATED_COMB_LOGIC                 ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|refresh_count[8]~0                                                                                                                             ; 10      ;
; RAW2RGB:u4|rBlue[4]~1                                                                                                                                                                                                                                                                                                                                                                                              ; 10      ;
; RAW2RGB:u4|rBlue[4]~0                                                                                                                                                                                                                                                                                                                                                                                              ; 10      ;
; RAW2RGB:u4|rGreen[3]~4                                                                                                                                                                                                                                                                                                                                                                                             ; 10      ;
; RAW2RGB:u4|rGreen[3]~3                                                                                                                                                                                                                                                                                                                                                                                             ; 10      ;
; RAW2RGB:u4|rGreen[3]~1                                                                                                                                                                                                                                                                                                                                                                                             ; 10      ;
; RAW2RGB:u4|rGreen[3]~0                                                                                                                                                                                                                                                                                                                                                                                             ; 10      ;
; RAW2RGB:u4|rRed[10]~2                                                                                                                                                                                                                                                                                                                                                                                              ; 10      ;
; RAW2RGB:u4|rRed[10]~1                                                                                                                                                                                                                                                                                                                                                                                              ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_mimic_delta[6]                                                                                                                    ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|alt_ddrx_timers_fsm:bank_specific_state_machine_per_chip[0].bank_specific_state_machine_per_bank[3].fsm_inst|always6~1                                                               ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|alt_ddrx_timers_fsm:bank_specific_state_machine_per_chip[0].bank_specific_state_machine_per_bank[2].fsm_inst|always6~1                                                               ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|alt_ddrx_timers_fsm:bank_specific_state_machine_per_chip[0].bank_specific_state_machine_per_bank[1].fsm_inst|always6~1                                                               ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|alt_ddrx_timers_fsm:bank_specific_state_machine_per_chip[0].bank_specific_state_machine_per_bank[7].fsm_inst|always6~1                                                               ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|alt_ddrx_timers_fsm:bank_specific_state_machine_per_chip[0].bank_specific_state_machine_per_bank[6].fsm_inst|always6~1                                                               ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|alt_ddrx_timers_fsm:bank_specific_state_machine_per_chip[0].bank_specific_state_machine_per_bank[5].fsm_inst|always6~1                                                               ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|alt_ddrx_timers_fsm:bank_specific_state_machine_per_chip[0].bank_specific_state_machine_per_bank[4].fsm_inst|always6~1                                                               ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|do_activate_r1                                                                                                                                                                       ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|Selector399~3                                                                                                                                  ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|ac_state.s_5                                                                                                                                   ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|ac_state.s_7                                                                                                                                   ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:slave_reset_resync_clk_pipe[5].slave_resync_clk_pipe_1x|ams_pipe[1]                                                                                                                         ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:slave_reset_resync_clk_pipe[6].slave_resync_clk_pipe_1x|ams_pipe[1]                                                                                                                         ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipefull[4]                                                                                                                                    ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[0][26]                                                                                                                                    ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[0][25]                                                                                                                                    ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[0][24]                                                                                                                                    ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[0][23]                                                                                                                                    ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[0][22]                                                                                                                                    ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[0][21]                                                                                                                                    ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[0][20]                                                                                                                                    ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[0][19]                                                                                                                                    ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[0][18]                                                                                                                                    ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[0][17]                                                                                                                                    ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[0][16]                                                                                                                                    ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[0][15]                                                                                                                                    ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[0][14]                                                                                                                                    ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[0][13]                                                                                                                                    ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|always38~16                                                                                                                                                            ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_state.s_idle                                                                                                                            ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_oct_h_1x[7]                                                                                                                                                                                            ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_oct_l_1x[7]                                                                                                                                                                                            ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_oct_h_1x[6]                                                                                                                                                                                            ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_oct_l_1x[6]                                                                                                                                                                                            ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_oct_h_1x[5]                                                                                                                                                                                            ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_oct_l_1x[5]                                                                                                                                                                                            ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_oct_h_1x[4]                                                                                                                                                                                            ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_oct_l_1x[4]                                                                                                                                                                                            ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_oct_h_1x[3]                                                                                                                                                                                            ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_oct_l_1x[3]                                                                                                                                                                                            ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_oct_h_1x[2]                                                                                                                                                                                            ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_oct_l_1x[2]                                                                                                                                                                                            ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_oct_h_1x[1]                                                                                                                                                                                            ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_oct_l_1x[1]                                                                                                                                                                                            ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_oct_h_1x[0]                                                                                                                                                                                            ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp|wdp_oct_l_1x[0]                                                                                                                                                                                            ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[0].rdp|rd_ram_rd_addr[2]                                                                                                                                                                               ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipefull[5]                                                                                                                                    ; 10      ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|dffpipe_pe9:ws_bwp|dffe15a[0]                                                                                                                                                                                                       ; 10      ;
; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|nor_address[11]                                                                                                                                                                                                                                                                                                                      ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_burstcount_counter[0]                                                                                                                                          ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|state.s_non_operational                                                                                                                          ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:half_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ddr.addr[3].addr_struct|ctl_ac_l_r~0                                                                                                                                               ; 10      ;
; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|oCS~0                                                                                                                                                                                                                                                                                                                                ; 10      ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|crs_addr_flag                                                                                                                                                                                                                                                                                                                    ; 10      ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|rm_burst_flag                                                                                                                                                                                                                                                                                                                    ; 10      ;
; ddr2_multi_port:u8|ddr2_multi_port_burst_1:the_ddr2_multi_port_burst_1|upstream_waitrequest~0                                                                                                                                                                                                                                                                                                                      ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|state.s_reset                                                                                                                                    ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|state.s_adv_wr_lat                                                                                                                               ; 10      ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|Mux8~6                                                                                                                                                                                                                                                                                                                           ; 10      ;
; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|wrptr_g[5]                                                                                                                                                                                                                               ; 10      ;
; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|wrptr_g[4]                                                                                                                                                                                                                               ; 10      ;
; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|wrptr_g[2]                                                                                                                                                                                                                               ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_trk_state.s_trk_mimic_sample                                                                                                      ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[4].resyncinputphasesetting[1][3]                                                                                                                                                                                     ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[4].resyncinputphasesetting[1][2]                                                                                                                                                                                     ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[4].resyncinputphasesetting[1][1]                                                                                                                                                                                     ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[4].resyncinputphasesetting[1][0]                                                                                                                                                                                     ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[4].resyncinputphaseinvert[1]                                                                                                                                                                                         ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[4].enainputphasetransferreg[1]                                                                                                                                                                                       ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[4].enainputcycledelaysetting[1]                                                                                                                                                                                      ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[6].resyncinputphasesetting[1][3]                                                                                                                                                                                     ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[6].resyncinputphasesetting[1][2]                                                                                                                                                                                     ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[6].resyncinputphasesetting[1][1]                                                                                                                                                                                     ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[6].resyncinputphasesetting[1][0]                                                                                                                                                                                     ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[6].resyncinputphaseinvert[1]                                                                                                                                                                                         ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[6].enainputphasetransferreg[1]                                                                                                                                                                                       ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[6].enainputcycledelaysetting[1]                                                                                                                                                                                      ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[2].resyncinputphasesetting[1][3]                                                                                                                                                                                     ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[2].resyncinputphasesetting[1][2]                                                                                                                                                                                     ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[2].resyncinputphasesetting[1][1]                                                                                                                                                                                     ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[2].resyncinputphasesetting[1][0]                                                                                                                                                                                     ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[2].resyncinputphaseinvert[1]                                                                                                                                                                                         ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[2].enainputphasetransferreg[1]                                                                                                                                                                                       ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[2].enainputcycledelaysetting[1]                                                                                                                                                                                      ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].resyncinputphasesetting[1][3]                                                                                                                                                                                     ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].resyncinputphasesetting[1][2]                                                                                                                                                                                     ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].resyncinputphasesetting[1][1]                                                                                                                                                                                     ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].resyncinputphasesetting[1][0]                                                                                                                                                                                     ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].resyncinputphaseinvert[1]                                                                                                                                                                                         ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].enainputphasetransferreg[1]                                                                                                                                                                                       ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|dqs_group[1].enainputcycledelaysetting[1]                                                                                                                                                                                      ; 10      ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|Add4~9                                                                                                                                                                                                                                                                                                                           ; 10      ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[0].poa|wr_addr[5]                                                                                                                                                                                          ; 9       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[0].poa|wr_addr[4]                                                                                                                                                                                          ; 9       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[0].poa|wr_addr[3]                                                                                                                                                                                          ; 9       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[0].poa|wr_addr[2]                                                                                                                                                                                          ; 9       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[0].poa|wr_addr[1]                                                                                                                                                                                          ; 9       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[0].poa|wr_addr[0]                                                                                                                                                                                          ; 9       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|find_centre_of_largest_data_valid_window~2                                                                                                       ; 9       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_req_rsc_shift[5]~1                                                                                                                ; 9       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|alt_ddrx_timers_fsm:bank_specific_state_machine_per_chip[0].bank_specific_state_machine_per_bank[3].fsm_inst|always3~0                                                               ; 9       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|alt_ddrx_timers_fsm:bank_specific_state_machine_per_chip[0].bank_specific_state_machine_per_bank[2].fsm_inst|always3~0                                                               ; 9       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|alt_ddrx_timers_fsm:bank_specific_state_machine_per_chip[0].bank_specific_state_machine_per_bank[1].fsm_inst|always3~0                                                               ; 9       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|alt_ddrx_timers_fsm:bank_specific_state_machine_per_chip[0].bank_specific_state_machine_per_bank[7].fsm_inst|always3~0                                                               ; 9       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|alt_ddrx_timers_fsm:bank_specific_state_machine_per_chip[0].bank_specific_state_machine_per_bank[6].fsm_inst|always3~0                                                               ; 9       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|alt_ddrx_timers_fsm:bank_specific_state_machine_per_chip[0].bank_specific_state_machine_per_bank[5].fsm_inst|always3~0                                                               ; 9       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|alt_ddrx_timers_fsm:bank_specific_state_machine_per_chip[0].bank_specific_state_machine_per_bank[4].fsm_inst|always3~0                                                               ; 9       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|alt_ddrx_timers_fsm:bank_specific_state_machine_per_chip[0].bank_specific_state_machine_per_bank[0].fsm_inst|always3~1                                                               ; 9       ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|a_graycounter_p27:rdptr_g1p|_~2                                                                                                                                                                                                     ; 9       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|Selector32~0                                                                                                                                     ; 9       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\trk_block:sig_trk_state.s_trk_cdvw_drift                                                                                                        ; 9       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_phs_shft_end                                                                                                                                 ; 9       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|seq_oct_oct_delay[2]                                                                                                                                                            ; 9       ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|rdv_fifo_for_ddr2_multi_port_burst_1_downstream_to_ddr2_s1_module:rdv_fifo_for_ddr2_multi_port_burst_1_downstream_to_ddr2_s1|updated_one_count~0                                                                                                                                                                                                                 ; 9       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgwb:dgwb|WideOr4~0                                                                                                                                        ; 9       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|addr_cmd~6                                                                                                                                     ; 9       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|addr_cmd~3                                                                                                                                     ; 9       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|Equal11~1                                                                                                                                        ; 9       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|Equal11~0                                                                                                                                                                            ; 9       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|Equal12~0                                                                                                                                                                            ; 9       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|ac_state.s_13                                                                                                                                  ; 9       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_admin:admin|state.s_access                                                                                                                                 ; 9       ;
; WideAnd0                                                                                                                                                                                                                                                                                                                                                                                                           ; 9       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:slave_reset_resync_clk_pipe[0].slave_resync_clk_pipe_1x|ams_pipe[1]                                                                                                                         ; 9       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:slave_reset_resync_clk_pipe[1].slave_resync_clk_pipe_1x|ams_pipe[1]                                                                                                                         ; 9       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:slave_reset_resync_clk_pipe[3].slave_resync_clk_pipe_1x|ams_pipe[1]                                                                                                                         ; 9       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:slave_reset_resync_clk_pipe[2].slave_resync_clk_pipe_1x|ams_pipe[1]                                                                                                                         ; 9       ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|a_graycounter_p27:rdptr_g1p|counter5a0                                                                                                                                                                                              ; 9       ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|wrptr_g[1]                                                                                                                                                                                                                          ; 9       ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|wrptr_g[2]                                                                                                                                                                                                                          ; 9       ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|wrptr_g[0]                                                                                                                                                                                                                          ; 9       ;
; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|data_count[3]~0                                                                                                                                                                                                                                                                                                                      ; 9       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[1][33]                                                                                                                                    ; 9       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[1][34]                                                                                                                                    ; 9       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|proper_beats_in_fifo[0]                                                                                                                                                ; 9       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|proper_beats_in_fifo[1]                                                                                                                                                ; 9       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\ac_block:sig_addr_cmd_state.s_ac_read_wd_lat                                                                                                    ; 9       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[2][26]                                                                                                                                    ; 9       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[3][26]                                                                                                                                    ; 9       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[2][25]                                                                                                                                    ; 9       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[3][25]                                                                                                                                    ; 9       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[2][24]                                                                                                                                    ; 9       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[3][24]                                                                                                                                    ; 9       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|state.REFRESH                                                                                                                                                          ; 9       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|state.PCHALL                                                                                                                                                           ; 9       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[2][23]                                                                                                                                    ; 9       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[3][23]                                                                                                                                    ; 9       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|Equal28~1                                                                                                                                                              ; 9       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[2][22]                                                                                                                                    ; 9       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[3][22]                                                                                                                                    ; 9       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[2][21]                                                                                                                                    ; 9       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[3][21]                                                                                                                                    ; 9       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[2][20]                                                                                                                                    ; 9       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[3][20]                                                                                                                                    ; 9       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[2][19]                                                                                                                                    ; 9       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[3][19]                                                                                                                                    ; 9       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[2][18]                                                                                                                                    ; 9       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[3][18]                                                                                                                                    ; 9       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[2][17]                                                                                                                                    ; 9       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[3][17]                                                                                                                                    ; 9       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[2][16]                                                                                                                                    ; 9       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[3][16]                                                                                                                                    ; 9       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[2][15]                                                                                                                                    ; 9       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[3][15]                                                                                                                                    ; 9       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[2][14]                                                                                                                                    ; 9       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[3][14]                                                                                                                                    ; 9       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_state~42                                                                                                                                ; 9       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|process_16~0                                                                                                                                     ; 9       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[2][13]                                                                                                                                    ; 9       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|always38~14                                                                                                                                                            ; 9       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|always38~13                                                                                                                                                            ; 9       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_cmd_queue:cmd_queue_inst|pipe[3][13]                                                                                                                                    ; 9       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[0].rdp|rd_ram_rd_addr[3]                                                                                                                                                                               ; 9       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|Add0~2                                                                                                                                                                         ; 9       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_afi_block:afi_block_inst|Add0~1                                                                                                                                                                         ; 9       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_burstcount_counter[1]                                                                                                                                          ; 9       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_state_machine:state_machine_inst|current_burstcount_counter[2]                                                                                                                                          ; 9       ;
; vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_lb31:pll_reconfig_pllrcfg_lb31_component|power_up~1                                                                                                                                                                                                                                                                                               ; 9       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|state.s_prep_customer_mr_setup                                                                                                                   ; 9       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_ctrl:ctrl|state.s_was                                                                                                                                      ; 9       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_state.s_adv_wd_lat                                                                                                                      ; 9       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_dgrb_last_state.s_adv_wd_lat                                                                                                                 ; 9       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe|seq_rdata_valid[0]                                                                                                                                                                                                   ; 9       ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|Equal31~0                                                                                                                                                                                                                                                                                                                        ; 9       ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|ddr2_s1_arb_share_counter_next_value[7]~1                                                                                                                                                                                                                                                                                                                        ; 9       ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|Add0~0                                                                                                                                                                                                                                                                                                                                                           ; 9       ;
; vpg:vpg_inst|config_state.0011                                                                                                                                                                                                                                                                                                                                                                                     ; 9       ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|rdv_fifo_for_ddr2_multi_port_burst_0_downstream_to_ddr2_s1_module:rdv_fifo_for_ddr2_multi_port_burst_0_downstream_to_ddr2_s1|updated_one_count~0                                                                                                                                                                                                                 ; 9       ;
; vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_lb31:pll_reconfig_pllrcfg_lb31_component|power_up~0                                                                                                                                                                                                                                                                                               ; 9       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|global_pre_clear                                                                                                                                                                                                            ; 9       ;
; vpg:vpg_inst|timing_change                                                                                                                                                                                                                                                                                                                                                                                         ; 9       ;
; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|wrptr_g[3]                                                                                                                                                                                                                               ; 9       ;
; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|wrptr_g[1]                                                                                                                                                                                                                               ; 9       ;
; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|wrptr_g[0]                                                                                                                                                                                                                               ; 9       ;
; I2C_CCD_Config:u10|mI2C_GO                                                                                                                                                                                                                                                                                                                                                                                         ; 9       ;
; CCD_Capture:u3|Frame_Cont[0]                                                                                                                                                                                                                                                                                                                                                                                       ; 9       ;
; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_2331:auto_generated|altsyncram_47h1:altsyncram2|q_b[22]                                                                                                                                                                                                                                                                                 ; 9       ;
; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_2331:auto_generated|altsyncram_47h1:altsyncram2|q_b[23]                                                                                                                                                                                                                                                                                 ; 9       ;
; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_2331:auto_generated|altsyncram_47h1:altsyncram2|q_b[20]                                                                                                                                                                                                                                                                                 ; 9       ;
; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_2331:auto_generated|altsyncram_47h1:altsyncram2|q_b[21]                                                                                                                                                                                                                                                                                 ; 9       ;
; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_2331:auto_generated|altsyncram_47h1:altsyncram2|q_b[18]                                                                                                                                                                                                                                                                                 ; 9       ;
; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_2331:auto_generated|altsyncram_47h1:altsyncram2|q_b[19]                                                                                                                                                                                                                                                                                 ; 9       ;
; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_2331:auto_generated|altsyncram_47h1:altsyncram2|q_b[16]                                                                                                                                                                                                                                                                                 ; 9       ;
; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_2331:auto_generated|altsyncram_47h1:altsyncram2|q_b[17]                                                                                                                                                                                                                                                                                 ; 9       ;
; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_2331:auto_generated|altsyncram_47h1:altsyncram2|q_b[14]                                                                                                                                                                                                                                                                                 ; 9       ;
; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_2331:auto_generated|altsyncram_47h1:altsyncram2|q_b[15]                                                                                                                                                                                                                                                                                 ; 9       ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|Add4~17                                                                                                                                                                                                                                                                                                                          ; 9       ;
; vpg:vpg_inst|gen_pll:gen_pll_inst|altpll:altpll_component|gen_pll_altpll:auto_generated|wire_pll1_locked                                                                                                                                                                                                                                                                                                           ; 9       ;
; ddr2_multi_port:u8|ddr2_s1_arbitrator:the_ddr2_s1|ddr2_s1_byteenable[7]~2DUPLICATE                                                                                                                                                                                                                                                                                                                                 ; 8       ;
; vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_lb31:pll_reconfig_pllrcfg_lb31_component|~QUARTUS_CREATED_VCC~I                                                                                                                                                                                                                                                                                   ; 8       ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|a_graycounter_p27:rdptr_g1p|counter5a0~_wirecell                                                                                                                                                                                    ; 8       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_mimic:mmc|shift_reg_s_clr                                                                                                                                                                                                                 ; 8       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_rsc_drift~1                                                                                                                                  ; 8       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|sig_rsc_drift~0                                                                                                                                  ; 8       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|alt_ddrx_timers_fsm:bank_specific_state_machine_per_chip[0].bank_specific_state_machine_per_bank[3].fsm_inst|cnt[7]~1                                                                ; 8       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|alt_ddrx_timers_fsm:bank_specific_state_machine_per_chip[0].bank_specific_state_machine_per_bank[2].fsm_inst|cnt[6]~1                                                                ; 8       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|alt_ddrx_timers_fsm:bank_specific_state_machine_per_chip[0].bank_specific_state_machine_per_bank[1].fsm_inst|cnt[4]~1                                                                ; 8       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|alt_ddrx_timers_fsm:bank_specific_state_machine_per_chip[0].bank_specific_state_machine_per_bank[7].fsm_inst|cnt[6]~1                                                                ; 8       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|alt_ddrx_timers_fsm:bank_specific_state_machine_per_chip[0].bank_specific_state_machine_per_bank[6].fsm_inst|cnt[7]~1                                                                ; 8       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|alt_ddrx_timers_fsm:bank_specific_state_machine_per_chip[0].bank_specific_state_machine_per_bank[5].fsm_inst|cnt[5]~1                                                                ; 8       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|alt_ddrx_timers_fsm:bank_specific_state_machine_per_chip[0].bank_specific_state_machine_per_bank[4].fsm_inst|Selector1~0                                                             ; 8       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|alt_ddrx_timers_fsm:bank_specific_state_machine_per_chip[0].bank_specific_state_machine_per_bank[7].fsm_inst|state~45                                                                ; 8       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|alt_ddrx_timers_fsm:bank_specific_state_machine_per_chip[0].bank_specific_state_machine_per_bank[7].fsm_inst|state~44                                                                ; 8       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|alt_ddrx_timers_fsm:bank_specific_state_machine_per_chip[0].bank_specific_state_machine_per_bank[4].fsm_inst|Selector0~0                                                             ; 8       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|alt_ddrx_timers_fsm:bank_specific_state_machine_per_chip[0].bank_specific_state_machine_per_bank[4].fsm_inst|cnt[4]~1                                                                ; 8       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|alt_ddrx_timers_fsm:bank_specific_state_machine_per_chip[0].bank_specific_state_machine_per_bank[0].fsm_inst|cnt[5]~1                                                                ; 8       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_timers:timers_inst|alt_ddrx_timers_fsm:bank_specific_state_machine_per_chip[0].bank_specific_state_machine_per_bank[0].fsm_inst|always3~0                                                               ; 8       ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|ram_address_a[9]~0                                                                                                                                                                                                                  ; 8       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgwb:dgwb|\ac_write_block:sig_count[1]~1                                                                                                                   ; 8       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgwb:dgwb|\ac_write_block:sig_count[1]~0                                                                                                                   ; 8       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|Selector62~0                                                                                                                                     ; 8       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_count[6]~0                                                                                                                        ; 8       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\rsc_block:sig_rsc_last_state.s_rsc_flush_datapath                                                                                               ; 8       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|\cdvw_block:sig_cdvw_calc_1t                                                                                                                     ; 8       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|Equal14~1                                                                                                                                        ; 8       ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb|shift_in_mmc_seq_value~0                                                                                                                         ; 8       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------------+--------------+------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------------+-----------------+-----------------+
; Name                                                                                                                                                                                                                                                                                                                                                                       ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9K blocks ; M144K blocks ; MLAB cells ; MIF         ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Duty Cycle Dependency ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------------+--------------+------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------------+-----------------+-----------------+
; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_2331:auto_generated|altsyncram_47h1:altsyncram2|ALTSYNCRAM                                                                                                                                                                                                                                      ; AUTO ; Simple Dual Port ; Single Clock ; 1278         ; 36           ; 1278         ; 36           ; yes                    ; no                      ; yes                    ; yes                     ; 46008 ; 1278                        ; 36                          ; 1278                        ; 36                          ; 46008               ; 9          ; 0            ; 0          ; None        ; M9K_X182_Y27_N0, M9K_X182_Y28_N0, M9K_X182_Y29_N0, M9K_X182_Y32_N0, M9K_X182_Y35_N0, M9K_X182_Y30_N0, M9K_X182_Y31_N0, M9K_X182_Y33_N0, M9K_X182_Y34_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; on                    ; Old data             ; New data        ; New data        ;
; ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|ReadFIFO:rFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_nht1:auto_generated|altsyncram_aq71:fifo_ram|ALTSYNCRAM                                                                                                                                                              ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 256          ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768 ; 128                         ; 192                         ; 1024                        ; 24                          ; 24576               ; 6          ; 0            ; 0          ; None        ; M9K_X91_Y2_N0, M9K_X96_Y2_N0, M9K_X96_Y3_N0, M9K_X91_Y1_N0, M9K_X91_Y3_N0, M9K_X96_Y1_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; on                    ; Don't care           ; New data        ; New data        ;
; ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|WriteFIFO:wFIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1cu1:auto_generated|altsyncram_bq71:fifo_ram|ALTSYNCRAM                                                                                                                                                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 1024         ; 32           ; 128          ; 256          ; yes                    ; no                      ; yes                    ; no                      ; 32768 ; 1024                        ; 32                          ; 128                         ; 256                         ; 32768               ; 8          ; 0            ; 0          ; None        ; M9K_X151_Y32_N0, M9K_X122_Y30_N0, M9K_X122_Y36_N0, M9K_X134_Y34_N0, M9K_X134_Y35_N0, M9K_X134_Y32_N0, M9K_X134_Y33_N0, M9K_X134_Y31_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; on                    ; Don't care           ; New data        ; New data        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_ddrx_controller_wrapper:ddr2_alt_ddrx_controller_wrapper_inst|alt_ddrx_controller:alt_ddrx_controller_inst|alt_ddrx_input_if:input_if_inst|alt_ddrx_wdata_fifo:wdata_fifo_inst|scfifo:wdata_fifo|scfifo_noc1:auto_generated|a_dpfifo_lf91:dpfifo|altsyncram_sgk1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 288          ; 256          ; 288          ; yes                    ; no                      ; yes                    ; yes                     ; 73728 ; 256                         ; 288                         ; 256                         ; 288                         ; 73728               ; 5          ; 0            ; 440        ; None        ; M9K_X122_Y32_N0, M9K_X122_Y31_N0, M9K_X122_Y35_N0, M9K_X122_Y34_N0, M9K_X122_Y33_N0, LAB_X112_Y47_N0, LAB_X114_Y47_N0, LAB_X120_Y47_N0, LAB_X118_Y47_N0, LAB_X116_Y46_N0, LAB_X118_Y46_N0, LAB_X116_Y45_N0, LAB_X116_Y44_N0, LAB_X112_Y46_N0, LAB_X114_Y46_N0, LAB_X110_Y46_N0, LAB_X120_Y46_N0, LAB_X114_Y43_N0, LAB_X114_Y42_N0, LAB_X114_Y45_N0, LAB_X116_Y42_N0, LAB_X116_Y32_N0, LAB_X112_Y32_N0, LAB_X114_Y32_N0, LAB_X114_Y33_N0, LAB_X116_Y33_N0, LAB_X116_Y35_N0, LAB_X114_Y35_N0, LAB_X116_Y34_N0, LAB_X116_Y30_N0, LAB_X118_Y30_N0, LAB_X114_Y31_N0, LAB_X114_Y30_N0, LAB_X116_Y36_N0, LAB_X114_Y37_N0, LAB_X114_Y36_N0, LAB_X116_Y37_N0, LAB_X118_Y34_N0, LAB_X118_Y33_N0, LAB_X120_Y33_N0, LAB_X120_Y34_N0, LAB_X118_Y32_N0, LAB_X118_Y31_N0, LAB_X120_Y31_N0, LAB_X120_Y32_N0, LAB_X118_Y35_N0, LAB_X120_Y35_N0, LAB_X120_Y36_N0, LAB_X118_Y36_N0 ; on                    ; Don't care           ; New data        ; New data        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[0].poa|altsyncram:altsyncram_component|altsyncram_vbt1:auto_generated|ALTDPRAM_INSTANCE                                                                            ; MLAB ; Simple Dual Port ; --           ; 64           ; 2            ; 64           ; 2            ; yes                    ; no                      ; yes                    ; no                      ; 128   ; 64                          ; 2                           ; 64                          ; 2                           ; 128                 ; 0          ; 0            ; 2          ; None        ; LAB_X23_Y1_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                       ;                      ;                 ;                 ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[1].poa|altsyncram:altsyncram_component|altsyncram_vbt1:auto_generated|ALTDPRAM_INSTANCE                                                                            ; MLAB ; Simple Dual Port ; --           ; 64           ; 2            ; 64           ; 2            ; yes                    ; no                      ; yes                    ; no                      ; 128   ; 64                          ; 2                           ; 64                          ; 2                           ; 128                 ; 0          ; 0            ; 2          ; None        ; LAB_X43_Y1_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                       ;                      ;                 ;                 ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[2].poa|altsyncram:altsyncram_component|altsyncram_vbt1:auto_generated|ALTDPRAM_INSTANCE                                                                            ; MLAB ; Simple Dual Port ; --           ; 64           ; 2            ; 64           ; 2            ; yes                    ; no                      ; yes                    ; no                      ; 128   ; 64                          ; 2                           ; 64                          ; 2                           ; 128                 ; 0          ; 0            ; 2          ; None        ; LAB_X71_Y1_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                       ;                      ;                 ;                 ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[3].poa|altsyncram:altsyncram_component|altsyncram_vbt1:auto_generated|ALTDPRAM_INSTANCE                                                                            ; MLAB ; Simple Dual Port ; --           ; 64           ; 2            ; 64           ; 2            ; yes                    ; no                      ; yes                    ; no                      ; 128   ; 64                          ; 2                           ; 64                          ; 2                           ; 128                 ; 0          ; 0            ; 2          ; None        ; LAB_X47_Y2_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                       ;                      ;                 ;                 ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[4].poa|altsyncram:altsyncram_component|altsyncram_vbt1:auto_generated|ALTDPRAM_INSTANCE                                                                            ; MLAB ; Simple Dual Port ; --           ; 64           ; 2            ; 64           ; 2            ; yes                    ; no                      ; yes                    ; no                      ; 128   ; 64                          ; 2                           ; 64                          ; 2                           ; 128                 ; 0          ; 0            ; 2          ; None        ; LAB_X127_Y1_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                       ;                      ;                 ;                 ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[5].poa|altsyncram:altsyncram_component|altsyncram_vbt1:auto_generated|ALTDPRAM_INSTANCE                                                                            ; MLAB ; Simple Dual Port ; --           ; 64           ; 2            ; 64           ; 2            ; yes                    ; no                      ; yes                    ; no                      ; 128   ; 64                          ; 2                           ; 64                          ; 2                           ; 128                 ; 0          ; 0            ; 2          ; None        ; LAB_X145_Y2_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                       ;                      ;                 ;                 ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[6].poa|altsyncram:altsyncram_component|altsyncram_vbt1:auto_generated|ALTDPRAM_INSTANCE                                                                            ; MLAB ; Simple Dual Port ; --           ; 64           ; 2            ; 64           ; 2            ; yes                    ; no                      ; yes                    ; no                      ; 128   ; 64                          ; 2                           ; 64                          ; 2                           ; 128                 ; 0          ; 0            ; 2          ; None        ; LAB_X154_Y1_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                       ;                      ;                 ;                 ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_postamble:hr_poa_gen.poa_group[7].poa|altsyncram:altsyncram_component|altsyncram_vbt1:auto_generated|ALTDPRAM_INSTANCE                                                                            ; MLAB ; Simple Dual Port ; --           ; 64           ; 2            ; 64           ; 2            ; yes                    ; no                      ; yes                    ; no                      ; 128   ; 64                          ; 2                           ; 64                          ; 2                           ; 128                 ; 0          ; 0            ; 2          ; None        ; LAB_X165_Y2_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                       ;                      ;                 ;                 ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe|altsyncram:altsyncram_component|altsyncram_rrs1:auto_generated|ALTSYNCRAM                                                                                                    ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 2            ; 256          ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 256                         ; 2                           ; 256                         ; 2                           ; 512                 ; 1          ; 0            ; 0          ; None        ; M9K_X91_Y4_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; on                    ; Don't care           ; New data        ; New data        ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[0].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|ALTDPRAM_INSTANCE                                                                                         ; MLAB ; Simple Dual Port ; --           ; 16           ; 32           ; 16           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 512   ; 16                          ; 32                          ; 16                          ; 32                          ; 512                 ; 0          ; 0            ; 32         ; None        ; LAB_X19_Y1_N0, LAB_X21_Y1_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                       ;                      ;                 ;                 ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[1].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|ALTDPRAM_INSTANCE                                                                                         ; MLAB ; Simple Dual Port ; --           ; 16           ; 32           ; 16           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 512   ; 16                          ; 32                          ; 16                          ; 32                          ; 512                 ; 0          ; 0            ; 32         ; None        ; LAB_X39_Y1_N0, LAB_X41_Y1_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                       ;                      ;                 ;                 ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[2].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|ALTDPRAM_INSTANCE                                                                                         ; MLAB ; Simple Dual Port ; --           ; 16           ; 32           ; 16           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 512   ; 16                          ; 32                          ; 16                          ; 32                          ; 512                 ; 0          ; 0            ; 32         ; None        ; LAB_X71_Y2_N0, LAB_X69_Y2_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                       ;                      ;                 ;                 ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[3].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|ALTDPRAM_INSTANCE                                                                                         ; MLAB ; Simple Dual Port ; --           ; 16           ; 32           ; 16           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 512   ; 16                          ; 32                          ; 16                          ; 32                          ; 512                 ; 0          ; 0            ; 32         ; None        ; LAB_X47_Y1_N0, LAB_X49_Y1_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                       ;                      ;                 ;                 ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[4].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|ALTDPRAM_INSTANCE                                                                                         ; MLAB ; Simple Dual Port ; --           ; 16           ; 32           ; 16           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 512   ; 16                          ; 32                          ; 16                          ; 32                          ; 512                 ; 0          ; 0            ; 32         ; None        ; LAB_X137_Y1_N0, LAB_X135_Y1_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                       ;                      ;                 ;                 ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[5].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|ALTDPRAM_INSTANCE                                                                                         ; MLAB ; Simple Dual Port ; --           ; 16           ; 32           ; 16           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 512   ; 16                          ; 32                          ; 16                          ; 32                          ; 512                 ; 0          ; 0            ; 32         ; None        ; LAB_X145_Y1_N0, LAB_X143_Y1_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                       ;                      ;                 ;                 ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[6].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|ALTDPRAM_INSTANCE                                                                                         ; MLAB ; Simple Dual Port ; --           ; 16           ; 32           ; 16           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 512   ; 16                          ; 32                          ; 16                          ; 32                          ; 512                 ; 0          ; 0            ; 32         ; None        ; LAB_X156_Y1_N0, LAB_X159_Y1_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                       ;                      ;                 ;                 ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[7].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|ALTDPRAM_INSTANCE                                                                                         ; MLAB ; Simple Dual Port ; --           ; 16           ; 32           ; 16           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 512   ; 16                          ; 32                          ; 16                          ; 32                          ; 512                 ; 0          ; 0            ; 32         ; None        ; LAB_X163_Y1_N0, LAB_X165_Y1_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                       ;                      ;                 ;                 ;
; vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_lb31:pll_reconfig_pllrcfg_lb31_component|altsyncram:altsyncram4|altsyncram_5751:auto_generated|ALTSYNCRAM                                                                                                                                                                                                 ; AUTO ; Single Port      ; Single Clock ; 234          ; 1            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 234   ; 234                         ; 1                           ; --                          ; --                          ; 234                 ; 1          ; 0            ; 0          ; None        ; M9K_X91_Y32_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; on                    ; Don't care           ; New data        ; New data        ;
; vpg:vpg_inst|rom_pll_108:rom_pll_108_inst|altsyncram:altsyncram_component|altsyncram_8pj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                        ; AUTO ; ROM              ; Single Clock ; 234          ; 1            ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 234   ; 234                         ; 1                           ; --                          ; --                          ; 234                 ; 1          ; 0            ; 0          ; gen_108.mif ; M9K_X91_Y29_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; on                    ; Don't care           ; New data        ; New data        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------------+--------------+------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------------+-----------------+-----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |DE4_530_D5M_DVI|vpg:vpg_inst|rom_pll_108:rom_pll_108_inst|altsyncram:altsyncram_component|altsyncram_8pj1:auto_generated|ALTSYNCRAM                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(0) (0) (0) (00)    ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;
;8;(0) (0) (0) (00)    ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;
;16;(0) (0) (0) (00)    ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;
;24;(1) (1) (1) (01)    ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;
;32;(1) (1) (1) (01)    ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;
;40;(0) (0) (0) (00)    ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;
;48;(0) (0) (0) (00)    ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;
;56;(0) (0) (0) (00)    ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;(1) (1) (1) (01)   ;
;64;(0) (0) (0) (00)    ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;
;72;(1) (1) (1) (01)    ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;
;80;(0) (0) (0) (00)    ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;
;88;(0) (0) (0) (00)    ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;
;96;(0) (0) (0) (00)    ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;
;104;(0) (0) (0) (00)    ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;
;112;(0) (0) (0) (00)    ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;
;120;(0) (0) (0) (00)    ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;
;128;(0) (0) (0) (00)    ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;
;136;(0) (0) (0) (00)    ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;
;144;(1) (1) (1) (01)    ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;
;152;(0) (0) (0) (00)    ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;
;160;(0) (0) (0) (00)    ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;
;168;(0) (0) (0) (00)    ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;
;176;(0) (0) (0) (00)    ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;
;184;(0) (0) (0) (00)    ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;
;192;(0) (0) (0) (00)    ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(1) (1) (1) (01)   ;(0) (0) (0) (00)   ;
;200;(0) (0) (0) (00)    ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;
;208;(0) (0) (0) (00)    ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;
;216;(1) (1) (1) (01)    ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;
;224;(0) (0) (0) (00)    ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;(0) (0) (0) (00)   ;
;232;(0) (0) (0) (00)    ;(0) (0) (0) (00)   ;


+----------------------------------------------------------------------------+
; Other Routing Usage Summary                                                ;
+----------------------------------------------+-----------------------------+
; Other Routing Resource Type                  ; Usage                       ;
+----------------------------------------------+-----------------------------+
; Block interconnects                          ; 14,649 / 1,350,240 ( 1 % )  ;
; C12 interconnects                            ; 1,371 / 51,800 ( 3 % )      ;
; C4 interconnects                             ; 8,646 / 976,800 ( < 1 % )   ;
; DIFFIOCLKs                                   ; 0 / 32 ( 0 % )              ;
; DQS I/O configuration shift register outputs ; 0 / 144 ( 0 % )             ;
; DQS bus muxes                                ; 16 / 144 ( 11 % )           ;
; DQS-18 I/O buses                             ; 0 / 28 ( 0 % )              ;
; DQS-36 I/O buses                             ; 0 / 8 ( 0 % )               ;
; DQS-4 I/O buses                              ; 0 / 144 ( 0 % )             ;
; DQS-9 I/O buses                              ; 8 / 68 ( 12 % )             ;
; Direct links                                 ; 1,936 / 1,350,240 ( < 1 % ) ;
; GXB block output buffers                     ; 0 / 11,776 ( 0 % )          ;
; Global clocks                                ; 9 / 16 ( 56 % )             ;
; I/O clock divider clock outputs              ; 8 / 144 ( 6 % )             ;
; I/O configuration shift register outputs     ; 0 / 864 ( 0 % )             ;
; Interquad CMU TXRX PMARX outputs             ; 0 / 16 ( 0 % )              ;
; Interquad CMU TXRX PMATX outputs             ; 0 / 16 ( 0 % )              ;
; Interquad TXRX PCLK controls                 ; 0 / 176 ( 0 % )             ;
; Interquad TXRX PCSRX outputs                 ; 0 / 32 ( 0 % )              ;
; Interquad TXRX PCSTX outputs                 ; 0 / 32 ( 0 % )              ;
; Interquad TXRX PMARX outputs                 ; 0 / 36 ( 0 % )              ;
; Interquad TXRX PMATX outputs                 ; 0 / 36 ( 0 % )              ;
; Interquad TXRX clock feedbacks               ; 0 / 16 ( 0 % )              ;
; Interquad TXRX clocks                        ; 0 / 128 ( 0 % )             ;
; Interquad clock inputs                       ; 0 / 120 ( 0 % )             ;
; Interquad clock outputs                      ; 0 / 16 ( 0 % )              ;
; Interquad clocks                             ; 0 / 64 ( 0 % )              ;
; Interquad global PLL clock inputs            ; 0 / 54 ( 0 % )              ;
; Interquad global PLL clocks                  ; 0 / 16 ( 0 % )              ;
; Interquad global clock MUXs                  ; 0 / 8 ( 0 % )               ;
; Interquad quadrant clock MUXs                ; 0 / 32 ( 0 % )              ;
; Interquad reference clock outputs            ; 0 / 8 ( 0 % )               ;
; Local interconnects                          ; 3,934 / 424,960 ( < 1 % )   ;
; NDQS bus muxes                               ; 0 / 144 ( 0 % )             ;
; NDQS-18 I/O buses                            ; 0 / 28 ( 0 % )              ;
; NDQS-36 I/O buses                            ; 0 / 8 ( 0 % )               ;
; NDQS-9 I/O buses                             ; 0 / 68 ( 0 % )              ;
; PLL_RX_TX_LOAD_ENABLEs                       ; 0 / 16 ( 0 % )              ;
; PLL_RX_TX_SCLOCKs                            ; 0 / 16 ( 0 % )              ;
; Periphery clocks                             ; 0 / 224 ( 0 % )             ;
; Quadrant clocks                              ; 8 / 88 ( 9 % )              ;
; R20 interconnects                            ; 1,659 / 52,480 ( 3 % )      ;
; R20/C12 interconnect drivers                 ; 2,781 / 94,720 ( 3 % )      ;
; R4 interconnects                             ; 16,485 / 1,645,056 ( 1 % )  ;
; Spine clocks                                 ; 49 / 416 ( 12 % )           ;
+----------------------------------------------+-----------------------------+


+------------------------------------------------------------------+
; LAB Logic Elements                                               ;
+----------------------------------+-------------------------------+
; Number of ALMs  (Average = 7.69) ; Number of LABs  (Total = 719) ;
+----------------------------------+-------------------------------+
; 1                                ; 70                            ;
; 2                                ; 53                            ;
; 3                                ; 29                            ;
; 4                                ; 16                            ;
; 5                                ; 21                            ;
; 6                                ; 12                            ;
; 7                                ; 25                            ;
; 8                                ; 26                            ;
; 9                                ; 31                            ;
; 10                               ; 436                           ;
+----------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.88) ; Number of LABs  (Total = 719) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 380                           ;
; 1 Clock                            ; 618                           ;
; 1 Clock enable                     ; 167                           ;
; 1 Sync. clear                      ; 39                            ;
; 1 Sync. load                       ; 37                            ;
; 2 Async. clears                    ; 15                            ;
; 2 Clock enables                    ; 31                            ;
; 2 Clocks                           ; 24                            ;
; 3 Clock enables                    ; 39                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 15.47) ; Number of LABs  (Total = 719) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 2                             ;
; 1                                            ; 31                            ;
; 2                                            ; 49                            ;
; 3                                            ; 17                            ;
; 4                                            ; 43                            ;
; 5                                            ; 17                            ;
; 6                                            ; 19                            ;
; 7                                            ; 9                             ;
; 8                                            ; 7                             ;
; 9                                            ; 12                            ;
; 10                                           ; 62                            ;
; 11                                           ; 12                            ;
; 12                                           ; 23                            ;
; 13                                           ; 13                            ;
; 14                                           ; 22                            ;
; 15                                           ; 20                            ;
; 16                                           ; 20                            ;
; 17                                           ; 13                            ;
; 18                                           ; 26                            ;
; 19                                           ; 25                            ;
; 20                                           ; 53                            ;
; 21                                           ; 26                            ;
; 22                                           ; 18                            ;
; 23                                           ; 20                            ;
; 24                                           ; 26                            ;
; 25                                           ; 22                            ;
; 26                                           ; 16                            ;
; 27                                           ; 17                            ;
; 28                                           ; 15                            ;
; 29                                           ; 11                            ;
; 30                                           ; 6                             ;
; 31                                           ; 12                            ;
; 32                                           ; 8                             ;
; 33                                           ; 3                             ;
; 34                                           ; 3                             ;
; 35                                           ; 2                             ;
; 36                                           ; 4                             ;
; 37                                           ; 1                             ;
; 38                                           ; 5                             ;
; 39                                           ; 1                             ;
; 40                                           ; 8                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 6.84) ; Number of LABs  (Total = 719) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 65                            ;
; 1                                               ; 96                            ;
; 2                                               ; 64                            ;
; 3                                               ; 46                            ;
; 4                                               ; 34                            ;
; 5                                               ; 34                            ;
; 6                                               ; 40                            ;
; 7                                               ; 39                            ;
; 8                                               ; 39                            ;
; 9                                               ; 44                            ;
; 10                                              ; 39                            ;
; 11                                              ; 29                            ;
; 12                                              ; 28                            ;
; 13                                              ; 25                            ;
; 14                                              ; 20                            ;
; 15                                              ; 18                            ;
; 16                                              ; 7                             ;
; 17                                              ; 11                            ;
; 18                                              ; 7                             ;
; 19                                              ; 11                            ;
; 20                                              ; 16                            ;
; 21                                              ; 4                             ;
; 22                                              ; 0                             ;
; 23                                              ; 1                             ;
; 24                                              ; 1                             ;
; 25                                              ; 0                             ;
; 26                                              ; 0                             ;
; 27                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 16.73) ; Number of LABs  (Total = 719) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 2                             ;
; 2                                            ; 65                            ;
; 3                                            ; 36                            ;
; 4                                            ; 34                            ;
; 5                                            ; 27                            ;
; 6                                            ; 26                            ;
; 7                                            ; 10                            ;
; 8                                            ; 17                            ;
; 9                                            ; 20                            ;
; 10                                           ; 16                            ;
; 11                                           ; 21                            ;
; 12                                           ; 19                            ;
; 13                                           ; 19                            ;
; 14                                           ; 12                            ;
; 15                                           ; 16                            ;
; 16                                           ; 28                            ;
; 17                                           ; 12                            ;
; 18                                           ; 19                            ;
; 19                                           ; 23                            ;
; 20                                           ; 8                             ;
; 21                                           ; 19                            ;
; 22                                           ; 24                            ;
; 23                                           ; 17                            ;
; 24                                           ; 49                            ;
; 25                                           ; 23                            ;
; 26                                           ; 16                            ;
; 27                                           ; 15                            ;
; 28                                           ; 11                            ;
; 29                                           ; 14                            ;
; 30                                           ; 7                             ;
; 31                                           ; 9                             ;
; 32                                           ; 7                             ;
; 33                                           ; 12                            ;
; 34                                           ; 9                             ;
; 35                                           ; 11                            ;
; 36                                           ; 7                             ;
; 37                                           ; 11                            ;
; 38                                           ; 9                             ;
; 39                                           ; 12                            ;
; 40                                           ; 6                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 16    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 12    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                   ;
; Pass         ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; Memory interface related rules are checked but not reported.                       ; None     ; ----                                                                     ; Memory Interfaces      ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules                 ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+---------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass                ; 438          ; 115          ; 438          ; 0            ; 66           ; 449       ; 438          ; 0            ; 449       ; 449       ; 27           ; 307          ; 0            ; 0            ; 0            ; 27           ; 307          ; 0            ; 0            ; 0            ; 68           ; 307          ; 334          ; 0            ; 0            ; 0            ; 0            ; 262          ;
; Total Unchecked           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable        ; 11           ; 334          ; 11           ; 449          ; 383          ; 0         ; 11           ; 449          ; 0         ; 0         ; 422          ; 142          ; 449          ; 449          ; 449          ; 422          ; 142          ; 449          ; 449          ; 449          ; 381          ; 142          ; 115          ; 449          ; 449          ; 449          ; 449          ; 187          ;
; Total Fail                ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; GCLKIN                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GCLKOUT_FPGA              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; OSC_50_BANK3              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; OSC_50_BANK4              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; OSC_50_BANK5              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; OSC_50_BANK6              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; OSC_50_BANK7              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; PLL_CLKIN_p               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; MAX_I2C_SCLK              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SMA_CLKIN_p               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SMA_CLKOUT_p              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[0]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[1]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[2]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[3]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[4]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[5]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[6]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[7]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CPU_RESET_n               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[1]                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[2]                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[3]                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[4]                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[5]                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[6]                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[7]                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SLIDE_SW[2]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SLIDE_SW[3]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SEG0_D[0]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SEG0_D[1]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SEG0_D[2]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SEG0_D[3]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SEG0_D[4]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SEG0_D[5]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SEG0_D[6]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SEG0_DP                   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SEG1_D[0]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SEG1_D[1]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SEG1_D[2]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SEG1_D[3]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SEG1_D[4]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SEG1_D[5]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SEG1_D[6]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SEG1_DP                   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; TEMP_INT_n                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TEMP_SMCLK                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CSENSE_ADC_FO             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CSENSE_CS_n[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CSENSE_CS_n[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CSENSE_SCK                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CSENSE_SDI                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; CSENSE_SDO                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FAN_CTRL                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; EEP_SCL                   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SD_CLK                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SD_WP_n                   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ETH_INT_n[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ETH_INT_n[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ETH_INT_n[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ETH_INT_n[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ETH_MDC[0]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ETH_MDC[1]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ETH_MDC[2]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ETH_MDC[3]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ETH_PSE_INT_n             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ETH_PSE_RST_n             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ETH_PSE_SCK               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ETH_RST_n                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ETH_RX_p[0]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ETH_RX_p[1]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ETH_RX_p[2]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ETH_RX_p[3]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ETH_TX_p[0]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ETH_TX_p[1]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ETH_TX_p[2]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ETH_TX_p[3]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; FSM_A[1]                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; FSM_A[2]                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; FSM_A[3]                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; FSM_A[4]                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; FSM_A[5]                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; FSM_A[6]                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; FSM_A[7]                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; FSM_A[8]                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; FSM_A[9]                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; FSM_A[10]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; FSM_A[11]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; FSM_A[12]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; FSM_A[13]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; FSM_A[14]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; FSM_A[15]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; FSM_A[16]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; FSM_A[17]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; FSM_A[18]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; FSM_A[19]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; FSM_A[20]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; FSM_A[21]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; FSM_A[22]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; FSM_A[23]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; FSM_A[24]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; FSM_A[25]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; FLASH_ADV_n               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; FLASH_CE_n                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; FLASH_CLK                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; FLASH_OE_n                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; FLASH_RESET_n             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; FLASH_RYBY_n              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FLASH_WE_n                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SSRAM_ADV                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SSRAM_BWA_n               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SSRAM_BWB_n               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SSRAM_CE_n                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SSRAM_CKE_n               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SSRAM_CLK                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SSRAM_OE_n                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SSRAM_WE_n                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; OTG_A[1]                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; OTG_A[2]                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; OTG_A[3]                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; OTG_A[4]                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; OTG_A[5]                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; OTG_A[6]                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; OTG_A[7]                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; OTG_A[8]                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; OTG_A[9]                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; OTG_A[10]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; OTG_A[11]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; OTG_A[12]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; OTG_A[13]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; OTG_A[14]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; OTG_A[15]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; OTG_A[16]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; OTG_A[17]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; OTG_CS_n                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; OTG_DC_DACK               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; OTG_DC_DREQ               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; OTG_DC_IRQ                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; OTG_HC_DACK               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; OTG_HC_DREQ               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; OTG_HC_IRQ                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; OTG_OE_n                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; OTG_RESET_n               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; OTG_WE_n                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; M1_DDR2_addr[0]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_addr[1]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_addr[2]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_addr[3]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_addr[4]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_addr[5]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_addr[6]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_addr[7]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_addr[8]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_addr[9]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_addr[10]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_addr[11]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_addr[12]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_addr[13]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_addr[14]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_addr[15]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_ba[0]             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_ba[1]             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_ba[2]             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_cas_n             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_cke[0]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_cke[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_cs_n[0]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_cs_n[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_dm[0]             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_dm[1]             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_dm[2]             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_dm[3]             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_dm[4]             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_dm[5]             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_dm[6]             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_dm[7]             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_odt[0]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_odt[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_ras_n             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_SA[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; M1_DDR2_SA[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; M1_DDR2_SCL               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; M1_DDR2_we_n              ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; D5M_ESETn                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; D5M_SCLK                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; D5M_STROBE                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; D5M_TRIGGER               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; D5M_XCLKIN                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DVI_EDID_WP               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DVI_RX_CLK                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DVI_RX_CTL[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DVI_RX_CTL[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DVI_RX_CTL[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DVI_RX_D[0]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DVI_RX_D[1]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DVI_RX_D[2]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DVI_RX_D[3]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DVI_RX_D[4]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DVI_RX_D[5]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DVI_RX_D[6]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DVI_RX_D[7]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DVI_RX_D[8]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DVI_RX_D[9]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DVI_RX_D[10]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DVI_RX_D[11]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DVI_RX_D[12]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DVI_RX_D[13]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DVI_RX_D[14]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DVI_RX_D[15]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DVI_RX_D[16]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DVI_RX_D[17]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DVI_RX_D[18]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DVI_RX_D[19]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DVI_RX_D[20]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DVI_RX_D[21]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DVI_RX_D[22]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DVI_RX_D[23]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DVI_RX_DE                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DVI_RX_HS                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DVI_RX_SCDT               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DVI_RX_VS                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DVI_TX_CLK                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DVI_TX_CTL[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DVI_TX_CTL[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DVI_TX_CTL[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DVI_TX_D[0]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DVI_TX_D[1]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DVI_TX_D[2]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DVI_TX_D[3]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DVI_TX_D[4]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DVI_TX_D[5]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DVI_TX_D[6]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DVI_TX_D[7]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DVI_TX_D[8]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DVI_TX_D[9]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DVI_TX_D[10]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DVI_TX_D[11]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DVI_TX_D[12]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DVI_TX_D[13]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DVI_TX_D[14]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DVI_TX_D[15]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DVI_TX_D[16]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DVI_TX_D[17]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DVI_TX_D[18]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DVI_TX_D[19]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DVI_TX_D[20]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DVI_TX_D[21]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DVI_TX_D[22]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DVI_TX_D[23]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DVI_TX_DE                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DVI_TX_DKEN               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DVI_TX_HS                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DVI_TX_HTPLG              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DVI_TX_ISEL               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DVI_TX_MSEN               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DVI_TX_PD_N               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DVI_TX_SCL                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DVI_TX_VS                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_SCL                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; EXT_IO                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; TEMP_SMDAT                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; EEP_SDA                   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SD_CMD                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SD_DAT[0]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SD_DAT[1]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SD_DAT[2]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SD_DAT[3]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ETH_MDIO[0]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ETH_MDIO[1]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ETH_MDIO[2]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ETH_MDIO[3]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ETH_PSE_SDA               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; FSM_D[0]                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; FSM_D[1]                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; FSM_D[2]                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; FSM_D[3]                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; FSM_D[4]                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; FSM_D[5]                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; FSM_D[6]                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; FSM_D[7]                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; FSM_D[8]                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; FSM_D[9]                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; FSM_D[10]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; FSM_D[11]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; FSM_D[12]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; FSM_D[13]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; FSM_D[14]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; FSM_D[15]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; OTG_D[0]                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; OTG_D[1]                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; OTG_D[2]                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; OTG_D[3]                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; OTG_D[4]                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; OTG_D[5]                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; OTG_D[6]                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; OTG_D[7]                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; OTG_D[8]                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; OTG_D[9]                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; OTG_D[10]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; OTG_D[11]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; OTG_D[12]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; OTG_D[13]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; OTG_D[14]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; OTG_D[15]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; OTG_D[16]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; OTG_D[17]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; OTG_D[18]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; OTG_D[19]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; OTG_D[20]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; OTG_D[21]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; OTG_D[22]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; OTG_D[23]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; OTG_D[24]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; OTG_D[25]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; OTG_D[26]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; OTG_D[27]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; OTG_D[28]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; OTG_D[29]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; OTG_D[30]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; OTG_D[31]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; M1_DDR2_SDA               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DVI_RX_DDCSCL             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DVI_RX_DDCSDA             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DVI_TX_DDCSCL             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DVI_TX_DDCSDA             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_SDA                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; MAX_I2C_SDAT              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; M1_DDR2_clk[0]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; M1_DDR2_clk[1]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; M1_DDR2_clk_n[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; M1_DDR2_clk_n[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; M1_DDR2_dq[0]             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_dq[1]             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_dq[2]             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_dq[3]             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_dq[4]             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_dq[5]             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_dq[6]             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_dq[7]             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_dq[8]             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_dq[9]             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_dq[10]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_dq[11]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_dq[12]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_dq[13]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_dq[14]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_dq[15]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_dq[16]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_dq[17]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_dq[18]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_dq[19]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_dq[20]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_dq[21]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_dq[22]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_dq[23]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_dq[24]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_dq[25]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_dq[26]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_dq[27]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_dq[28]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_dq[29]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_dq[30]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_dq[31]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_dq[32]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_dq[33]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_dq[34]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_dq[35]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_dq[36]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_dq[37]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_dq[38]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_dq[39]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_dq[40]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_dq[41]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_dq[42]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_dq[43]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_dq[44]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_dq[45]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_dq[46]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_dq[47]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_dq[48]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_dq[49]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_dq[50]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_dq[51]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_dq[52]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_dq[53]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_dq[54]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_dq[55]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_dq[56]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_dq[57]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_dq[58]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_dq[59]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_dq[60]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_dq[61]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_dq[62]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_dq[63]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; M1_DDR2_dqs[0]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; M1_DDR2_dqs[1]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; M1_DDR2_dqs[2]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; M1_DDR2_dqs[3]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; M1_DDR2_dqs[4]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; M1_DDR2_dqs[5]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; M1_DDR2_dqs[6]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; M1_DDR2_dqs[7]            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; M1_DDR2_dqsn[0]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; M1_DDR2_dqsn[1]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; M1_DDR2_dqsn[2]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; M1_DDR2_dqsn[3]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; M1_DDR2_dqsn[4]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; M1_DDR2_dqsn[5]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; M1_DDR2_dqsn[6]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; M1_DDR2_dqsn[7]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; D5M_SDATA                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DVI_TX_SDA                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SW[0]                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; OSC_50_BANK2              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; BUTTON[0]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; D5M_PIXLCLK               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; D5M_FVAL                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; BUTTON[2]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; BUTTON[3]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; BUTTON[1]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SLIDE_SW[1]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SLIDE_SW[0]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; D5M_LVAL                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; D5M_D[2]                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; D5M_D[3]                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; D5M_D[4]                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; D5M_D[5]                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; D5M_D[6]                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; D5M_D[7]                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; D5M_D[8]                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; D5M_D[9]                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; D5M_D[10]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; D5M_D[11]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; D5M_D[1]                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; D5M_D[0]                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; PLL_CLKIN_p(n)            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SMA_CLKIN_p(n)            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SMA_CLKOUT_p(n)           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ETH_RX_p[0](n)            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ETH_RX_p[1](n)            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ETH_RX_p[2](n)            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ETH_RX_p[3](n)            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ETH_TX_p[0](n)            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ETH_TX_p[1](n)            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ETH_TX_p[2](n)            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ETH_TX_p[3](n)            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; termination_blk0~_rup_pad ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; termination_blk0~_rdn_pad ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+---------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+----------------------------------------------------------------------------------------+
; Fitter Device Options                                                                  ;
+------------------------------------------------------------------+---------------------+
; Option                                                           ; Setting             ;
+------------------------------------------------------------------+---------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                 ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                 ;
; Enable device-wide output enable (DEV_OE)                        ; Off                 ;
; Enable INIT_DONE output                                          ; Off                 ;
; Configuration scheme                                             ; Passive Serial      ;
; Error detection CRC                                              ; Off                 ;
; Enable input tri-state on active configuration pins in user mode ; Off                 ;
; Configuration Voltage Level                                      ; Auto                ;
; Force Configuration Voltage Level                                ; Off                 ;
; Data[7..1]                                                       ; Unreserved          ;
; Data[0]                                                          ; As input tri-stated ;
; Base pin-out file on sameframe device                            ; Off                 ;
+------------------------------------------------------------------+---------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 0.90 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                                                                            ; Destination Clock(s)                                                                                                                       ; Delay Added in ns ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ; 251.9             ;
; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ; 30.6              ;
; I/O                                                                                                                                        ; u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ; 17.3              ;
; I/O                                                                                                                                        ; D5M_PIXLCLK                                                                                                                                ; 8.1               ;
+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                        ; Destination Register                                                                                                                                                                                                                                                                       ; Delay Added in ns ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[5].dq[6].dq_pad|dio_rdata0_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[5].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[6]             ; 1.025             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[5].dq[3].dq_pad|dio_rdata1_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[5].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[11]            ; 1.022             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[5].dq[6].dq_pad|dio_rdata1_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[5].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[14]            ; 1.018             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[3].dq[3].dq_pad|dio_rdata0_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[3].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[3]             ; 1.015             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[0].dq[5].dq_pad|dio_rdata0_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[0].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[5]             ; 1.014             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[3].dq[6].dq_pad|dio_rdata0_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[3].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[6]             ; 1.013             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[3].dq[2].dq_pad|dio_rdata0_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[3].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[2]             ; 1.012             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[6].dq[3].dq_pad|dio_rdata1_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[6].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[11]            ; 1.011             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[4].dq[2].dq_pad|dio_rdata1_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[4].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[10]            ; 1.008             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[1].dq[0].dq_pad|dio_rdata1_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[1].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[8]             ; 1.007             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[7].dq[2].dq_pad|dio_rdata0_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[7].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[2]             ; 1.006             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[0].dq[4].dq_pad|dio_rdata1_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[0].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[12]            ; 1.006             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[1].dq[7].dq_pad|dio_rdata0_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[1].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[7]             ; 1.006             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[7].dq[6].dq_pad|dio_rdata1_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[7].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[14]            ; 1.005             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[5].dq[2].dq_pad|dio_rdata1_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[5].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[10]            ; 1.004             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[2].dq[2].dq_pad|dio_rdata0_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[2].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[2]             ; 1.004             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[1].dq[6].dq_pad|dio_rdata1_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[1].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[14]            ; 1.003             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[7].dq[6].dq_pad|dio_rdata0_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[7].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[6]             ; 1.002             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[2].dq[0].dq_pad|dio_rdata1_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[2].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[8]             ; 1.002             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[4].dq[4].dq_pad|dio_rdata0_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[4].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[4]             ; 1.001             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[6].dq[7].dq_pad|dio_rdata1_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[6].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[15]            ; 1.001             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[3].dq[7].dq_pad|dio_rdata1_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[3].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[15]            ; 0.999             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[4].dq[2].dq_pad|dio_rdata0_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[4].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[2]             ; 0.999             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[4].dq[6].dq_pad|dio_rdata1_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[4].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[14]            ; 0.995             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[4].dq[6].dq_pad|dio_rdata0_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[4].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[6]             ; 0.993             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[6].dq[4].dq_pad|dio_rdata1_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[6].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[12]            ; 0.992             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[3].dq[6].dq_pad|dio_rdata1_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[3].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[14]            ; 0.990             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[6].dq[3].dq_pad|dio_rdata0_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[6].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[3]             ; 0.990             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[6].dq[6].dq_pad|dio_rdata0_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[6].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[6]             ; 0.989             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[4].dq[4].dq_pad|dio_rdata1_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[4].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[12]            ; 0.989             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[3].dq[7].dq_pad|dio_rdata0_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[3].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[7]             ; 0.985             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[4].dq[5].dq_pad|dio_rdata1_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[4].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[13]            ; 0.981             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[7].dq[7].dq_pad|dio_rdata1_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[7].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[15]            ; 0.981             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[5].dq[3].dq_pad|dio_rdata0_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[5].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[3]             ; 0.980             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[1].dq[3].dq_pad|dio_rdata0_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[1].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[3]             ; 0.977             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[1].dq[2].dq_pad|dio_rdata1_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[1].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[10]            ; 0.977             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[0].dq[5].dq_pad|dio_rdata1_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[0].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[13]            ; 0.976             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[4].dq[0].dq_pad|dio_rdata1_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[4].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[8]             ; 0.966             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[3].dq[3].dq_pad|dio_rdata1_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[3].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[11]            ; 0.966             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[0].dq[1].dq_pad|dio_rdata1_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[0].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[9]             ; 0.965             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[6].dq[6].dq_pad|dio_rdata1_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[6].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[14]            ; 0.961             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[4].dq[1].dq_pad|dio_rdata1_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[4].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[9]             ; 0.958             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[4].dq[0].dq_pad|dio_rdata0_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[4].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[0]             ; 0.955             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[3].dq[5].dq_pad|dio_rdata0_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[3].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[5]             ; 0.951             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[3].dq[2].dq_pad|dio_rdata1_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[3].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[10]            ; 0.951             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[4].dq[7].dq_pad|dio_rdata1_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[4].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[15]            ; 0.944             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[0].dq[7].dq_pad|dio_rdata1_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[0].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[15]            ; 0.943             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[2].dq[7].dq_pad|dio_rdata1_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[2].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[15]            ; 0.937             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[5].dq[4].dq_pad|dio_rdata1_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[5].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[12]            ; 0.936             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[5].dq[5].dq_pad|dio_rdata0_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[5].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[5]             ; 0.935             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[5].dq[6].dq_pad|half_rate_dqi_gen.gen_hri_no_dataoutbypass.dqi_hrate~OUT3_DFF ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[5].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[30]            ; 0.930             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[4].dq[7].dq_pad|dio_rdata0_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[4].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[7]             ; 0.929             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[5].dq[1].dq_pad|dio_rdata1_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[5].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[9]             ; 0.926             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[2].dq[7].dq_pad|dio_rdata0_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[2].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[7]             ; 0.924             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[5].dq[0].dq_pad|dio_rdata0_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[5].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[0]             ; 0.923             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[5].dq[0].dq_pad|dio_rdata1_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[5].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[8]             ; 0.923             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[5].dq[7].dq_pad|dio_rdata0_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[5].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[7]             ; 0.922             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[1].dq[0].dq_pad|dio_rdata0_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[1].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[0]             ; 0.922             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[5].dq[1].dq_pad|dio_rdata0_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[5].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[1]             ; 0.920             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[6].dq[2].dq_pad|dio_rdata1_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[6].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[10]            ; 0.920             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[2].dq[0].dq_pad|dio_rdata0_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[2].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[0]             ; 0.917             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[4].dq[5].dq_pad|half_rate_dqi_gen.gen_hri_no_dataoutbypass.dqi_hrate~OUT3_DFF ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[4].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[29]            ; 0.917             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[6].dq[4].dq_pad|dio_rdata0_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[6].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[4]             ; 0.917             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[1].dq[5].dq_pad|dio_rdata0_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[1].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[5]             ; 0.916             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[2].dq[3].dq_pad|dio_rdata1_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[2].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[11]            ; 0.912             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[1].dq[4].dq_pad|dio_rdata1_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[1].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[12]            ; 0.912             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[5].dq[4].dq_pad|dio_rdata0_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[5].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[4]             ; 0.911             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[7].dq[2].dq_pad|dio_rdata1_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[7].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[10]            ; 0.910             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[4].dq[5].dq_pad|dio_rdata0_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[4].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[5]             ; 0.910             ;
; OSC_50_BANK2                                                                                                                                                                                                                                                                                           ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_reset_pipe:slave_reset_resync_clk_pipe[1].slave_resync_clk_pipe_1x|ams_pipe[0] ; 0.908             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[1].dq[6].dq_pad|dio_rdata0_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[1].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[6]             ; 0.906             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[6].dq[5].dq_pad|dio_rdata1_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[6].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[13]            ; 0.901             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[1].dq[7].dq_pad|dio_rdata1_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[1].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[15]            ; 0.901             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[0].dq[6].dq_pad|dio_rdata0_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[0].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[6]             ; 0.899             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[2].dq[2].dq_pad|dio_rdata1_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[2].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[10]            ; 0.897             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[2].dq[4].dq_pad|dio_rdata1_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[2].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[12]            ; 0.894             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[6].dq[5].dq_pad|dio_rdata0_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[6].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[5]             ; 0.894             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[1].dq[3].dq_pad|dio_rdata1_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[1].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[11]            ; 0.892             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[1].dq[2].dq_pad|dio_rdata0_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[1].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[2]             ; 0.892             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[0].dq[6].dq_pad|dio_rdata1_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[0].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[14]            ; 0.889             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[0].dq[2].dq_pad|dio_rdata1_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[0].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[10]            ; 0.889             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[0].dq[3].dq_pad|dio_rdata1_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[0].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[11]            ; 0.887             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[6].dq[2].dq_pad|dio_rdata0_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[6].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[2]             ; 0.882             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[5].dq[3].dq_pad|half_rate_dqi_gen.gen_hri_no_dataoutbypass.dqi_hrate~OUT3_DFF ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[5].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[27]            ; 0.879             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[3].dq[5].dq_pad|dio_rdata1_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[3].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[13]            ; 0.878             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[4].dq[3].dq_pad|dio_rdata0_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[4].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[3]             ; 0.878             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[6].dq[7].dq_pad|dio_rdata0_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[6].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[7]             ; 0.878             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[3].dq[4].dq_pad|dio_rdata0_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[3].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[4]             ; 0.876             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[7].dq[3].dq_pad|dio_rdata0_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[7].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[3]             ; 0.873             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[1].dq[5].dq_pad|dio_rdata1_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[1].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[13]            ; 0.872             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[2].dq[4].dq_pad|dio_rdata0_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[2].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[4]             ; 0.872             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[0].dq[7].dq_pad|dio_rdata0_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[0].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[7]             ; 0.870             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[1].dq[6].dq_pad|half_rate_dqi_gen.gen_hri_no_dataoutbypass.dqi_hrate~OUT3_DFF ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[1].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[30]            ; 0.869             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[2].dq[3].dq_pad|dio_rdata0_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[2].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[3]             ; 0.869             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[6].dq[1].dq_pad|dio_rdata0_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[6].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[1]             ; 0.868             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[4].dq[6].dq_pad|half_rate_dqi_gen.gen_hri_no_dataoutbypass.dqi_hrate~OUT3_DFF ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[4].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[30]            ; 0.867             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[4].dq[1].dq_pad|dio_rdata0_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[4].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[1]             ; 0.865             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[3].dq[1].dq_pad|dio_rdata0_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[3].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[1]             ; 0.864             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[3].dq[0].dq_pad|dio_rdata0_1x                                                 ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[3].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[0]             ; 0.863             ;
; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[6].dq[6].dq_pad|half_rate_dqi_gen.gen_hri_no_dataoutbypass.dqi_hrate~OUT3_DFF ; ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_read_dp_group:hr_rdp.rdp_per_group[6].rdp|altsyncram:ram|altsyncram_ret1:auto_generated|datain_reg[30]            ; 0.862             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (119006): Selected device EP4SGX530KH40C2 for design "DE4_530_D5M_DVI"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "vpg:vpg_inst|gen_pll:gen_pll_inst|altpll:altpll_component|gen_pll_altpll:auto_generated|pll1" as Top/Bottom PLL type
    Info (15099): Implementing clock multiplication of 81, clock division of 50, and phase shift of 0 degrees (0 ps) for vpg:vpg_inst|gen_pll:gen_pll_inst|altpll:altpll_component|gen_pll_altpll:auto_generated|wire_pll1_clk[0] port
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4SGX230KF40C2 is compatible
    Info (176445): Device EP4SGX180KF40C2 is compatible
    Info (176445): Device EP4SGX290KF40C2 is compatible
    Info (176445): Device EP4SGX360KF40C2 is compatible
Info (169124): Fitter converted 1 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location W30
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (176674): Following 11 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins.
    Warning (176118): Pin "PLL_CLKIN_p" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "PLL_CLKIN_p(n)"
    Warning (176118): Pin "SMA_CLKIN_p" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "SMA_CLKIN_p(n)"
    Warning (176118): Pin "SMA_CLKOUT_p" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "SMA_CLKOUT_p(n)"
    Warning (176118): Pin "ETH_RX_p[0]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "ETH_RX_p[0](n)"
    Warning (176118): Pin "ETH_RX_p[1]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "ETH_RX_p[1](n)"
    Warning (176118): Pin "ETH_RX_p[2]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "ETH_RX_p[2](n)"
    Warning (176118): Pin "ETH_RX_p[3]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "ETH_RX_p[3](n)"
    Warning (176118): Pin "ETH_TX_p[0]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "ETH_TX_p[0](n)"
    Warning (176118): Pin "ETH_TX_p[1]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "ETH_TX_p[1](n)"
    Warning (176118): Pin "ETH_TX_p[2]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "ETH_TX_p[2](n)"
    Warning (176118): Pin "ETH_TX_p[3]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "ETH_TX_p[3](n)"
Info (174060): Created on-chip termination control block "termination_blk0" 
Info (174061): Created on-chip termination Rup pin "termination_blk0~_rup_pad" 
Info (174062): Created on-chip termination Rdn pin "termination_blk0~_rdn_pad" 
Info (174064): Created on-chip termination logic block "termination_blk0~_s2p_logic_blk" 
Warning (176125): The input ports of the PLL ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:half_rate.pll|altpll:altpll_component|altpll_r5v3:auto_generated|pll1 and the PLL sys_pll:sys_pll_inst|altpll:altpll_component|sys_pll_altpll:auto_generated|pll1 are mismatched, preventing the PLLs to be merged
    Warning (176124): PLL ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:half_rate.pll|altpll:altpll_component|altpll_r5v3:auto_generated|pll1 and PLL sys_pll:sys_pll_inst|altpll:altpll_component|sys_pll_altpll:auto_generated|pll1 have different input signals for input port ARESET
    Warning (176124): PLL ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:half_rate.pll|altpll:altpll_component|altpll_r5v3:auto_generated|pll1 and PLL sys_pll:sys_pll_inst|altpll:altpll_component|sys_pll_altpll:auto_generated|pll1 have different input signals for input port PHASEUPDOWN
    Warning (176124): PLL ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:half_rate.pll|altpll:altpll_component|altpll_r5v3:auto_generated|pll1 and PLL sys_pll:sys_pll_inst|altpll:altpll_component|sys_pll_altpll:auto_generated|pll1 have different input signals for input port PHASESTEP
    Warning (176124): PLL ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:half_rate.pll|altpll:altpll_component|altpll_r5v3:auto_generated|pll1 and PLL sys_pll:sys_pll_inst|altpll:altpll_component|sys_pll_altpll:auto_generated|pll1 have different input signals for input port SCANCLK
    Warning (176124): PLL ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:half_rate.pll|altpll:altpll_component|altpll_r5v3:auto_generated|pll1 and PLL sys_pll:sys_pll_inst|altpll:altpll_component|sys_pll_altpll:auto_generated|pll1 have different input signals for input port PHASECOUNTERSELECT
    Warning (176124): PLL ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:half_rate.pll|altpll:altpll_component|altpll_r5v3:auto_generated|pll1 and PLL sys_pll:sys_pll_inst|altpll:altpll_component|sys_pll_altpll:auto_generated|pll1 have different input signals for input port PHASECOUNTERSELECT
    Warning (176124): PLL ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:half_rate.pll|altpll:altpll_component|altpll_r5v3:auto_generated|pll1 and PLL sys_pll:sys_pll_inst|altpll:altpll_component|sys_pll_altpll:auto_generated|pll1 have different input signals for input port PHASECOUNTERSELECT
    Warning (176124): PLL ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:half_rate.pll|altpll:altpll_component|altpll_r5v3:auto_generated|pll1 and PLL sys_pll:sys_pll_inst|altpll:altpll_component|sys_pll_altpll:auto_generated|pll1 have different input signals for input port PHASECOUNTERSELECT
Info (15535): Implemented PLL "vpg:vpg_inst|gen_pll:gen_pll_inst|altpll:altpll_component|gen_pll_altpll:auto_generated|pll1" as Top/Bottom PLL type
    Info (15099): Implementing clock multiplication of 34, clock division of 21, and phase shift of 0 degrees (0 ps) for vpg:vpg_inst|gen_pll:gen_pll_inst|altpll:altpll_component|gen_pll_altpll:auto_generated|wire_pll1_clk[0] port
Warning (15075): The contents of the scan chain Memory Initialization File D:/tmp/d5m/Demonstration/DE4_530_D5M_DVI/gen_pll.mif for PLL "vpg:vpg_inst|gen_pll:gen_pll_inst|altpll:altpll_component|gen_pll_altpll:auto_generated|pll1" do not match the initial state of the scan chain for the PLL
    Warning (15076): The value for the Loop Filter Resistance parameter does not match the value of the initial state of the scan chain for the PLL
        Info (15079): The value in the parameter value source scan chain initialization file: Setting 20
        Info (15079): The value in the parameter value source PLL node: Setting 24
    Warning (15076): The value for the Charge Pump Current parameter does not match the value of the initial state of the scan chain for the PLL
        Info (15079): The value in the parameter value source scan chain initialization file: Setting 1
        Info (15079): The value in the parameter value source PLL node: Setting 3
    Warning (15076): The value for the M Counter High Count parameter does not match the value of the initial state of the scan chain for the PLL
        Info (15079): The value in the parameter value source scan chain initialization file: 41
        Info (15079): The value in the parameter value source PLL node: 17
    Warning (15076): The value for the M Counter Odd Division parameter does not match the value of the initial state of the scan chain for the PLL
        Info (15079): The value in the parameter value source scan chain initialization file: Odd Division
        Info (15079): The value in the parameter value source PLL node: Even Division
    Warning (15076): The value for the M Counter Low Count parameter does not match the value of the initial state of the scan chain for the PLL
        Info (15079): The value in the parameter value source scan chain initialization file: 40
        Info (15079): The value in the parameter value source PLL node: 17
    Warning (15076): The value for the N Counter High Count parameter does not match the value of the initial state of the scan chain for the PLL
        Info (15079): The value in the parameter value source scan chain initialization file: 5
        Info (15079): The value in the parameter value source PLL node: 2
    Warning (15076): The value for the N Counter Odd Division parameter does not match the value of the initial state of the scan chain for the PLL
        Info (15079): The value in the parameter value source scan chain initialization file: Even Division
        Info (15079): The value in the parameter value source PLL node: Odd Division
    Warning (15076): The value for the N Counter Low Count parameter does not match the value of the initial state of the scan chain for the PLL
        Info (15079): The value in the parameter value source scan chain initialization file: 5
        Info (15079): The value in the parameter value source PLL node: 1
    Warning (15076): The value for the clk0 Counter High Count parameter does not match the value of the initial state of the scan chain for the PLL
        Info (15079): The value in the parameter value source scan chain initialization file: 3
        Info (15079): The value in the parameter value source PLL node: 4
    Warning (15076): The value for the clk0 Counter Low Count parameter does not match the value of the initial state of the scan chain for the PLL
        Info (15079): The value in the parameter value source scan chain initialization file: 2
        Info (15079): The value in the parameter value source PLL node: 3
Warning (15536): Implemented PLL "ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:half_rate.pll|altpll:altpll_component|altpll_r5v3:auto_generated|pll1" as Top/Bottom PLL type, but with warnings
    Warning (15559): Can't achieve requested value 30.0 degrees for clock output ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|phy_clk_1x of parameter phase shift -- achieved value of 28.2 degrees
    Warning (15559): Can't achieve requested value 240.0 degrees for clock output ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ac_clk_1x of parameter phase shift -- achieved value of 241.8 degrees
    Info (15099): Implementing clock multiplication of 4, clock division of 1, and phase shift of 28 degrees (391 ps) for ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|phy_clk_1x port
    Info (15099): Implementing clock multiplication of 8, clock division of 1, and phase shift of 0 degrees (0 ps) for ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|mem_clk_2x port
    Info (15099): Implementing clock multiplication of 8, clock division of 1, and phase shift of -90 degrees (-625 ps) for ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|write_clk_2x port
    Info (15099): Implementing clock multiplication of 8, clock division of 1, and phase shift of 0 degrees (0 ps) for ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|resync_clk_2x port
    Info (15099): Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|measure_clk_1x port
    Info (15099): Implementing clock multiplication of 4, clock division of 1, and phase shift of 242 degrees (3359 ps) for ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ac_clk_1x port
Info (15535): Implemented PLL "sys_pll:sys_pll_inst|altpll:altpll_component|sys_pll_altpll:auto_generated|pll1" as Left/Right PLL type
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for sys_pll:sys_pll_inst|altpll:altpll_component|sys_pll_altpll:auto_generated|wire_pll1_clk[0] port
    Info (15099): Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for sys_pll:sys_pll_inst|altpll:altpll_component|sys_pll_altpll:auto_generated|wire_pll1_clk[2] port
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altpll_r5v3
        Info (332166): set_false_path -from ** -to *phasedone_state* 
        Info (332166): set_false_path -from ** -to *internal_phasestep* 
    Info (332165): Entity dcfifo_1cu1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_jd9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_id9:dffpipe12|dffe13a* 
    Info (332165): Entity dcfifo_nht1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_hd9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_gd9:dffpipe12|dffe13a* 
Info (332104): Reading SDC File: 'DE4_530_CAMERA.SDC'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 4 -phase 28.13 -duty_cycle 50.00 -name {u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]} {u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 8 -duty_cycle 50.00 -name {u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]} {u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 8 -phase -90.00 -duty_cycle 50.00 -name {u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]} {u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}
    Info (332110): create_generated_clock -source {u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 8 -duty_cycle 50.00 -name {u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]} {u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}
    Info (332110): create_generated_clock -source {u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 4 -duty_cycle 50.00 -name {u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]} {u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]}
    Info (332110): create_generated_clock -source {u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 4 -phase 241.88 -duty_cycle 50.00 -name {u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]} {u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}
    Info (332110): create_generated_clock -source {vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 21 -multiply_by 34 -duty_cycle 50.00 -name {vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]} {vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {sys_pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {sys_pll_inst|altpll_component|auto_generated|pll1|clk[0]} {sys_pll_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {sys_pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {sys_pll_inst|altpll_component|auto_generated|pll1|clk[2]} {sys_pll_inst|altpll_component|auto_generated|pll1|clk[2]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332125): Found combinational loop of 15 nodes
    Warning (332126): Node "u8|the_Write_Port0|write_port0|Mux8~6|combout"
    Warning (332126): Node "u8|the_ddr2_multi_port_burst_1_downstream|r_0~2|datae"
    Warning (332126): Node "u8|the_ddr2_multi_port_burst_1_downstream|r_0~2|combout"
    Warning (332126): Node "u8|the_ddr2_multi_port_burst_1_downstream|r_0~1|dataf"
    Warning (332126): Node "u8|the_ddr2_multi_port_burst_1_downstream|r_0~1|combout"
    Warning (332126): Node "u8|the_Write_Port0_avalon_master|r_0|datab"
    Warning (332126): Node "u8|the_Write_Port0_avalon_master|r_0|combout"
    Warning (332126): Node "u8|the_Write_Port0|write_port0|Mux8~6|datae"
    Warning (332126): Node "u8|the_Write_Port0|write_port0|Mux8~3|datab"
    Warning (332126): Node "u8|the_Write_Port0|write_port0|Mux8~3|combout"
    Warning (332126): Node "u8|the_Write_Port0|write_port0|Mux8~11|datad"
    Warning (332126): Node "u8|the_Write_Port0|write_port0|Mux8~11|combout"
    Warning (332126): Node "u8|the_Write_Port0|write_port0|Mux8~7|datae"
    Warning (332126): Node "u8|the_Write_Port0|write_port0|Mux8~7|combout"
    Warning (332126): Node "u8|the_Write_Port0_avalon_master|r_0|dataa"
Warning (332060): Node: ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|scan_clk was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: M1_DDR2_dqs[7] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: M1_DDR2_dqs[5] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: M1_DDR2_dqs[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: RAW2RGB:u4|dval_ctrl was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: M1_DDR2_dqs[3] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: M1_DDR2_dqs[1] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: M1_DDR2_dqs[6] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: M1_DDR2_dqs[4] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: M1_DDR2_dqs[2] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: I2C_CCD_Config:u10|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: sys_pll_inst|altpll_component|auto_generated|pll1  from: inclk[0]  to: observablevcoout
    Info (332098): Cell: u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1  from: inclk[0]  to: observablevcoout
    Info (332098): Cell: u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|dqs_group[0].dqs_op_gen.dqs_op|dqs_ddio_out_gen.ddr_ddio_phase_align_gen.dqs_ddio_inst  from: muxsel  to: dataout
    Info (332098): Cell: u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|dqs_group[1].dqs_op_gen.dqs_op|dqs_ddio_out_gen.ddr_ddio_phase_align_gen.dqs_ddio_inst  from: muxsel  to: dataout
    Info (332098): Cell: u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|dqs_group[2].dqs_op_gen.dqs_op|dqs_ddio_out_gen.ddr_ddio_phase_align_gen.dqs_ddio_inst  from: muxsel  to: dataout
    Info (332098): Cell: u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|dqs_group[3].dqs_op_gen.dqs_op|dqs_ddio_out_gen.ddr_ddio_phase_align_gen.dqs_ddio_inst  from: muxsel  to: dataout
    Info (332098): Cell: u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|dqs_group[4].dqs_op_gen.dqs_op|dqs_ddio_out_gen.ddr_ddio_phase_align_gen.dqs_ddio_inst  from: muxsel  to: dataout
    Info (332098): Cell: u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|dqs_group[5].dqs_op_gen.dqs_op|dqs_ddio_out_gen.ddr_ddio_phase_align_gen.dqs_ddio_inst  from: muxsel  to: dataout
    Info (332098): Cell: u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|dqs_group[6].dqs_op_gen.dqs_op|dqs_ddio_out_gen.ddr_ddio_phase_align_gen.dqs_ddio_inst  from: muxsel  to: dataout
    Info (332098): Cell: u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|dpio|dqs_group[7].dqs_op_gen.dqs_op|dqs_ddio_out_gen.ddr_ddio_phase_align_gen.dqs_ddio_inst  from: muxsel  to: dataout
    Info (332098): Cell: vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1  from: inclk[0]  to: observablevcoout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 17 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   40.000  D5M_PIXLCLK
    Info (332111):   40.000   D5M_XCLKIN
    Info (332111):   20.000 OSC_50_BANK2
    Info (332111):   20.000 OSC_50_BANK3
    Info (332111):   20.000 OSC_50_BANK4
    Info (332111):   20.000 OSC_50_BANK5
    Info (332111):   20.000 OSC_50_BANK6
    Info (332111):   20.000 OSC_50_BANK7
    Info (332111):   10.000 sys_pll_inst|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):   40.000 sys_pll_inst|altpll_component|auto_generated|pll1|clk[2]
    Info (332111):    5.000 u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):    2.500 u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]
    Info (332111):    2.500 u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]
    Info (332111):    2.500 u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]
    Info (332111):    5.000 u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]
    Info (332111):    5.000 u8|the_ddr2|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]
    Info (332111):    6.176 vpg_inst|gen_pll_inst|altpll_component|auto_generated|pll1|clk[0]
Info (176352): Promoted node ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ac_clk_1x (placed in counter C4 of PLL_B2)
    Info (176354): Promoted destinations to use location or clock signal Regional Clock CLKCTRL_R30
        Info (176370): Assigned fan-out of node ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ac_clk_1x to Dual-Regional Clock region from (0, 0) to (185, 64)
    Info (176354): Promoted destinations to use location or clock signal Regional Clock CLKCTRL_R20
        Info (176370): Assigned fan-out of node ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ac_clk_1x to Dual-Regional Clock region from (0, 0) to (185, 64)
Info (176352): Promoted node ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|measure_clk_1x (placed in counter C5 of PLL_B2)
    Info (176354): Promoted destinations to use location or clock signal Regional Clock CLKCTRL_R31
        Info (176370): Assigned fan-out of node ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|measure_clk_1x to Dual-Regional Clock region from (0, 0) to (185, 64)
    Info (176354): Promoted destinations to use location or clock signal Regional Clock CLKCTRL_R21
        Info (176370): Assigned fan-out of node ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|measure_clk_1x to Dual-Regional Clock region from (0, 0) to (185, 64)
Info (176352): Promoted node ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|mem_clk_2x (placed in counter C3 of PLL_B2)
    Info (176354): Promoted destinations to use location or clock signal Regional Clock CLKCTRL_R29
        Info (176370): Assigned fan-out of node ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|mem_clk_2x to Dual-Regional Clock region from (0, 0) to (185, 64)
    Info (176354): Promoted destinations to use location or clock signal Regional Clock CLKCTRL_R19
        Info (176370): Assigned fan-out of node ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|mem_clk_2x to Dual-Regional Clock region from (0, 0) to (185, 64)
Info (176352): Promoted node ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|phy_clk_1x (placed in counter C0 of PLL_B2)
    Info (176354): Promoted destinations to use location or clock signal Global Clock CLKCTRL_G7
Info (176352): Promoted node ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|resync_clk_2x (placed in counter C2 of PLL_B2)
    Info (176354): Promoted destinations to use location or clock signal Regional Clock CLKCTRL_R28
        Info (176370): Assigned fan-out of node ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|resync_clk_2x to Dual-Regional Clock region from (0, 0) to (185, 64)
    Info (176354): Promoted destinations to use location or clock signal Regional Clock CLKCTRL_R18
        Info (176370): Assigned fan-out of node ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|resync_clk_2x to Dual-Regional Clock region from (0, 0) to (185, 64)
Info (176352): Promoted node ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|write_clk_2x (placed in counter C1 of PLL_B2)
    Info (176354): Promoted destinations to use location or clock signal Regional Clock CLKCTRL_R13
        Info (176370): Assigned fan-out of node ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|write_clk_2x to Dual-Regional Clock region from (0, 0) to (185, 64)
    Info (176354): Promoted destinations to use location or clock signal Regional Clock CLKCTRL_R27
        Info (176370): Assigned fan-out of node ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|write_clk_2x to Dual-Regional Clock region from (0, 0) to (185, 64)
Info (176353): Automatically promoted node OSC_50_BANK2~input (placed in PIN AC35 (CLK3n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node I2C_CCD_Config:u10|mI2C_CTRL_CLK
Info (176353): Automatically promoted node sys_pll:sys_pll_inst|altpll:altpll_component|sys_pll_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_L3)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node sys_pll:sys_pll_inst|altpll:altpll_component|sys_pll_altpll:auto_generated|wire_pll1_clk[2] (placed in counter C1 of PLL_L3)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node vpg:vpg_inst|gen_pll:gen_pll_inst|altpll:altpll_component|gen_pll_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_B1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6
Info (176353): Automatically promoted node I2C_CCD_Config:u10|mI2C_CTRL_CLK 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node I2C_CCD_Config:u10|I2C_Controller:u0|I2C_SCLK~1
        Info (176357): Destination node I2C_CCD_Config:u10|mI2C_CTRL_CLK~0
Info (176353): Automatically promoted node ddr2_multi_port:u8|ddr2_multi_port_reset_ddr2_phy_clk_out_domain_synch_module:ddr2_multi_port_reset_ddr2_phy_clk_out_domain_synch|data_out 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|rm_byte_buf[12]
        Info (176357): Destination node ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|rm_byte_buf[28]
        Info (176357): Destination node ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|rm_byte_buf[4]
        Info (176357): Destination node ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|rm_byte_buf[20]
        Info (176357): Destination node ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|rm_byte_buf[3]
        Info (176357): Destination node ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|rm_byte_buf[16]
        Info (176357): Destination node ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|rm_byte_buf[24]
        Info (176357): Destination node ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|rm_byte_buf[10]
        Info (176357): Destination node ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|oBURST_COUNT[3]
        Info (176357): Destination node ddr2_multi_port:u8|Write_Port0:the_Write_Port0|DDR2_SODIMM_Write_Port:write_port0|rm_byen
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node read_rstn 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_lb31:pll_reconfig_pllrcfg_lb31_component|pll_areset
        Info (176357): Destination node read_rstn~0
        Info (176357): Destination node vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_lb31:pll_reconfig_pllrcfg_lb31_component|areset_state~0
        Info (176357): Destination node comb~0
        Info (176357): Destination node vpg:vpg_inst|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_lb31:pll_reconfig_pllrcfg_lb31_component|idle_state~0
        Info (176357): Destination node ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|rstn
        Info (176357): Destination node ddr2_multi_port:u8|Read_Port0:the_Read_Port0|DDR2_SODIMM_Read_Port:read_port0|nor_address~9
Info (176353): Automatically promoted node vpg:vpg_inst|gen_pll:gen_pll_inst|altpll:altpll_component|gen_pll_altpll:auto_generated|locked 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 64 registers into blocks of type I/O output buffer
Info (174064): Created on-chip termination logic block "termination_blk0~_s2p_logic_blk0" 
Info (174064): Created on-chip termination logic block "termination_blk0~_s2p_logic_blk1" 
Info (174064): Created on-chip termination logic block "termination_blk0~_s2p_logic_blk2" 
Info (174064): Created on-chip termination logic block "termination_blk0~_s2p_logic_blk3" 
Info (174064): Created on-chip termination logic block "termination_blk0~_s2p_logic_blk4" 
Info (174064): Created on-chip termination logic block "termination_blk0~_s2p_logic_blk5" 
Info (174064): Created on-chip termination logic block "termination_blk0~_s2p_logic_blk6" 
Info (174064): Created on-chip termination logic block "termination_blk0~_s2p_logic_blk7" 
Info (174064): Created on-chip termination logic block "termination_blk0~_s2p_logic_blk8" 
Info (174064): Created on-chip termination logic block "termination_blk0~_s2p_logic_blk9" 
Info (174064): Created on-chip termination logic block "termination_blk0~_s2p_logic_blk10" 
Info (174064): Created on-chip termination logic block "termination_blk0~_s2p_logic_blk11" 
Info (174064): Created on-chip termination logic block "termination_blk0~_s2p_logic_blk12" 
Info (174064): Created on-chip termination logic block "termination_blk0~_s2p_logic_blk13" 
Info (174064): Created on-chip termination logic block "termination_blk0~_s2p_logic_blk14" 
Info (174064): Created on-chip termination logic block "termination_blk0~_s2p_logic_blk15" 
Info (174064): Created on-chip termination logic block "termination_blk0~_s2p_logic_blk16" 
Info (174064): Created on-chip termination logic block "termination_blk0~_s2p_logic_blk17" 
Info (174064): Created on-chip termination logic block "termination_blk0~_s2p_logic_blk18" 
Info (174064): Created on-chip termination logic block "termination_blk0~_s2p_logic_blk19" 
Info (174064): Created on-chip termination logic block "termination_blk0~_s2p_logic_blk20" 
Info (174064): Created on-chip termination logic block "termination_blk0~_s2p_logic_blk21" 
Info (174064): Created on-chip termination logic block "termination_blk0~_s2p_logic_blk22" 
Info (174064): Created on-chip termination logic block "termination_blk0~_s2p_logic_blk23" 
Info (174064): Created on-chip termination logic block "termination_blk0~_s2p_logic_blk24" 
Info (176101): Design has one or more non clock differential I/O pins that do not connect to SERDES receiver or transmitter. Changes to this connectivity may affect fitting results
    Info (176100): Non clock differential I/O pin ETH_RX_p[0] does not connect to any SERDES receiver or transmitter
    Info (176100): Non clock differential I/O pin ETH_RX_p[1] does not connect to any SERDES receiver or transmitter
    Info (176100): Non clock differential I/O pin ETH_TX_p[0] does not connect to any SERDES receiver or transmitter
    Info (176100): Non clock differential I/O pin ETH_TX_p[1] does not connect to any SERDES receiver or transmitter
    Info (176100): Non clock differential I/O pin ETH_TX_p[2] does not connect to any SERDES receiver or transmitter
    Info (176100): Non clock differential I/O pin ETH_TX_p[3] does not connect to any SERDES receiver or transmitter
Warning (15055): PLL "sys_pll:sys_pll_inst|altpll:altpll_component|sys_pll_altpll:auto_generated|pll1" input clock inclk[0] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input
    Info (15024): Input port INCLK[0] of node "sys_pll:sys_pll_inst|altpll:altpll_component|sys_pll_altpll:auto_generated|pll1" is driven by OSC_50_BANK2~inputclkctrl which is OUTCLK output port of Clock enable block type node OSC_50_BANK2~inputclkctrl
Warning (15064): PLL "sys_pll:sys_pll_inst|altpll:altpll_component|sys_pll_altpll:auto_generated|pll1" output port clk[2] feeds output pin "D5M_XCLKIN~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Warning (15055): PLL "vpg:vpg_inst|gen_pll:gen_pll_inst|altpll:altpll_component|gen_pll_altpll:auto_generated|pll1" input clock inclk[0] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input
    Info (15024): Input port INCLK[0] of node "vpg:vpg_inst|gen_pll:gen_pll_inst|altpll:altpll_component|gen_pll_altpll:auto_generated|pll1" is driven by sys_pll:sys_pll_inst|altpll:altpll_component|sys_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl which is OUTCLK output port of Clock enable block type node sys_pll:sys_pll_inst|altpll:altpll_component|sys_pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl
Warning (15064): PLL "vpg:vpg_inst|gen_pll:gen_pll_inst|altpll:altpll_component|gen_pll_altpll:auto_generated|pll1" output port clk[0] feeds output pin "DVI_TX_CLK~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Warning (15056): PLL "ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:half_rate.pll|altpll:altpll_component|altpll_r5v3:auto_generated|pll1" input clock inclk[0] may have reduced jitter performance because it is fed by a non-dedicated input
    Info (15024): Input port INCLK[0] of node "ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:half_rate.pll|altpll:altpll_component|altpll_r5v3:auto_generated|pll1" is driven by OSC_50_BANK2~inputclkctrl which is OUTCLK output port of Clock enable block type node OSC_50_BANK2~inputclkctrl
Warning (15709): Ignored I/O standard assignments to the following nodes
    Warning (15710): Ignored I/O standard assignment to node "MAX_CONF_D[0]"
    Warning (15710): Ignored I/O standard assignment to node "MAX_CONF_D[1]"
    Warning (15710): Ignored I/O standard assignment to node "MAX_CONF_D[2]"
    Warning (15710): Ignored I/O standard assignment to node "MAX_CONF_D[4]"
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "MAX_CONF_D[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MAX_CONF_D[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MAX_CONF_D[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MAX_CONF_D[4]" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:37
Info (170189): Fitter placement preparation operations beginning
Warning (170052): Fitter has implemented the following 110 RAMs using MLAB locations, which can behave differently during power up than dedicated RAM locations
    Info (170241): For more information about RAMs, refer to the Fitter RAM Summary report.
Info (170056): Fitter has implemented the following 110 RAMs using MLAB locations, which will have the same paused read capabilities as dedicated RAM locations
    Info (170241): For more information about RAMs, refer to the Fitter RAM Summary report.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:17
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:01:02
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X116_Y23 to location X126_Y34
Info (170194): Fitter routing operations ending: elapsed time is 00:00:55
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 43.65 seconds.
Info (176713): The following delay chain settings have been changed for package skew compensation.
    Info (176712): D5 Delay Chain setting has changed from 0 to 1 on SMA_CLKOUT_p.
    Info (176712): D1 Delay Chain setting has changed from 0 to 1 on ETH_RX_p[0].
    Info (176712): D5 Delay Chain setting has changed from 0 to 1 on M1_DDR2_clk[0].
    Info (176712): D5 Delay Chain setting has changed from 0 to 1 on M1_DDR2_clk[1].
    Info (176712): D5 Delay Chain setting has changed from 0 to 1 on M1_DDR2_dqs[2].
    Info (176712): D5 Delay Chain setting has changed from 0 to 1 on M1_DDR2_dqs[3].
    Info (176712): D5 Delay Chain setting has changed from 0 to 1 on M1_DDR2_dqs[4].
    Info (176712): D5 Delay Chain setting has changed from 0 to 1 on M1_DDR2_dqs[5].
    Info (176712): D5 Delay Chain setting has changed from 0 to 1 on M1_DDR2_dqs[7].
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:18
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169180): Following 32 pins must use external clamping diodes.
    Info (169178): Pin OSC_50_BANK5 uses I/O standard 3.0-V PCI-X at AC6
    Info (169178): Pin SW[1] uses I/O standard 3.0-V PCI-X at AB12
    Info (169178): Pin SW[2] uses I/O standard 3.0-V PCI-X at AB11
    Info (169178): Pin SW[3] uses I/O standard 3.0-V PCI-X at AB10
    Info (169178): Pin SW[4] uses I/O standard 3.0-V PCI-X at AB9
    Info (169178): Pin SW[5] uses I/O standard 3.0-V PCI-X at AC8
    Info (169178): Pin SW[6] uses I/O standard 3.0-V PCI-X at AH6
    Info (169178): Pin SW[7] uses I/O standard 3.0-V PCI-X at AG6
    Info (169178): Pin SLIDE_SW[2] uses I/O standard 3.0-V PCI-X at AK6
    Info (169178): Pin D5M_STROBE uses I/O standard 3.0-V PCI-X at AL5
    Info (169178): Pin EXT_IO uses I/O standard 3.0-V PCI-X at AC11
    Info (169178): Pin D5M_SDATA uses I/O standard 3.0-V PCI-X at AJ6
    Info (169178): Pin SW[0] uses I/O standard 3.0-V PCI-X at AB13
    Info (169178): Pin BUTTON[0] uses I/O standard 3.0-V PCI-X at AH5
    Info (169178): Pin D5M_PIXLCLK uses I/O standard 3.0-V PCI-X at AW5
    Info (169178): Pin D5M_FVAL uses I/O standard 3.0-V PCI-X at AK9
    Info (169178): Pin BUTTON[2] uses I/O standard 3.0-V PCI-X at AG7
    Info (169178): Pin BUTTON[3] uses I/O standard 3.0-V PCI-X at AG8
    Info (169178): Pin BUTTON[1] uses I/O standard 3.0-V PCI-X at AG5
    Info (169178): Pin D5M_LVAL uses I/O standard 3.0-V PCI-X at AL9
    Info (169178): Pin D5M_D[2] uses I/O standard 3.0-V PCI-X at AT6
    Info (169178): Pin D5M_D[3] uses I/O standard 3.0-V PCI-X at AU6
    Info (169178): Pin D5M_D[4] uses I/O standard 3.0-V PCI-X at AT10
    Info (169178): Pin D5M_D[5] uses I/O standard 3.0-V PCI-X at AP8
    Info (169178): Pin D5M_D[6] uses I/O standard 3.0-V PCI-X at AU8
    Info (169178): Pin D5M_D[7] uses I/O standard 3.0-V PCI-X at AU10
    Info (169178): Pin D5M_D[8] uses I/O standard 3.0-V PCI-X at AW10
    Info (169178): Pin D5M_D[9] uses I/O standard 3.0-V PCI-X at AV8
    Info (169178): Pin D5M_D[10] uses I/O standard 3.0-V PCI-X at AV10
    Info (169178): Pin D5M_D[11] uses I/O standard 3.0-V PCI-X at AW8
    Info (169178): Pin D5M_D[1] uses I/O standard 3.0-V PCI-X at AU7
    Info (169178): Pin D5M_D[0] uses I/O standard 3.0-V PCI-X at AR5
Warning (169064): Following 73 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin EXT_IO has a permanently disabled output enable
    Info (169065): Pin TEMP_SMDAT has a permanently disabled output enable
    Info (169065): Pin EEP_SDA has a permanently disabled output enable
    Info (169065): Pin SD_CMD has a permanently disabled output enable
    Info (169065): Pin SD_DAT[0] has a permanently disabled output enable
    Info (169065): Pin SD_DAT[1] has a permanently disabled output enable
    Info (169065): Pin SD_DAT[2] has a permanently disabled output enable
    Info (169065): Pin SD_DAT[3] has a permanently disabled output enable
    Info (169065): Pin ETH_MDIO[0] has a permanently disabled output enable
    Info (169065): Pin ETH_MDIO[1] has a permanently disabled output enable
    Info (169065): Pin ETH_MDIO[2] has a permanently disabled output enable
    Info (169065): Pin ETH_MDIO[3] has a permanently disabled output enable
    Info (169065): Pin ETH_PSE_SDA has a permanently disabled output enable
    Info (169065): Pin FSM_D[0] has a permanently disabled output enable
    Info (169065): Pin FSM_D[1] has a permanently disabled output enable
    Info (169065): Pin FSM_D[2] has a permanently disabled output enable
    Info (169065): Pin FSM_D[3] has a permanently disabled output enable
    Info (169065): Pin FSM_D[4] has a permanently disabled output enable
    Info (169065): Pin FSM_D[5] has a permanently disabled output enable
    Info (169065): Pin FSM_D[6] has a permanently disabled output enable
    Info (169065): Pin FSM_D[7] has a permanently disabled output enable
    Info (169065): Pin FSM_D[8] has a permanently disabled output enable
    Info (169065): Pin FSM_D[9] has a permanently disabled output enable
    Info (169065): Pin FSM_D[10] has a permanently disabled output enable
    Info (169065): Pin FSM_D[11] has a permanently disabled output enable
    Info (169065): Pin FSM_D[12] has a permanently disabled output enable
    Info (169065): Pin FSM_D[13] has a permanently disabled output enable
    Info (169065): Pin FSM_D[14] has a permanently disabled output enable
    Info (169065): Pin FSM_D[15] has a permanently disabled output enable
    Info (169065): Pin OTG_D[0] has a permanently disabled output enable
    Info (169065): Pin OTG_D[1] has a permanently disabled output enable
    Info (169065): Pin OTG_D[2] has a permanently disabled output enable
    Info (169065): Pin OTG_D[3] has a permanently disabled output enable
    Info (169065): Pin OTG_D[4] has a permanently disabled output enable
    Info (169065): Pin OTG_D[5] has a permanently disabled output enable
    Info (169065): Pin OTG_D[6] has a permanently disabled output enable
    Info (169065): Pin OTG_D[7] has a permanently disabled output enable
    Info (169065): Pin OTG_D[8] has a permanently disabled output enable
    Info (169065): Pin OTG_D[9] has a permanently disabled output enable
    Info (169065): Pin OTG_D[10] has a permanently disabled output enable
    Info (169065): Pin OTG_D[11] has a permanently disabled output enable
    Info (169065): Pin OTG_D[12] has a permanently disabled output enable
    Info (169065): Pin OTG_D[13] has a permanently disabled output enable
    Info (169065): Pin OTG_D[14] has a permanently disabled output enable
    Info (169065): Pin OTG_D[15] has a permanently disabled output enable
    Info (169065): Pin OTG_D[16] has a permanently disabled output enable
    Info (169065): Pin OTG_D[17] has a permanently disabled output enable
    Info (169065): Pin OTG_D[18] has a permanently disabled output enable
    Info (169065): Pin OTG_D[19] has a permanently disabled output enable
    Info (169065): Pin OTG_D[20] has a permanently disabled output enable
    Info (169065): Pin OTG_D[21] has a permanently disabled output enable
    Info (169065): Pin OTG_D[22] has a permanently disabled output enable
    Info (169065): Pin OTG_D[23] has a permanently disabled output enable
    Info (169065): Pin OTG_D[24] has a permanently disabled output enable
    Info (169065): Pin OTG_D[25] has a permanently disabled output enable
    Info (169065): Pin OTG_D[26] has a permanently disabled output enable
    Info (169065): Pin OTG_D[27] has a permanently disabled output enable
    Info (169065): Pin OTG_D[28] has a permanently disabled output enable
    Info (169065): Pin OTG_D[29] has a permanently disabled output enable
    Info (169065): Pin OTG_D[30] has a permanently disabled output enable
    Info (169065): Pin OTG_D[31] has a permanently disabled output enable
    Info (169065): Pin M1_DDR2_SDA has a permanently disabled output enable
    Info (169065): Pin DVI_RX_DDCSCL has a permanently disabled output enable
    Info (169065): Pin DVI_RX_DDCSDA has a permanently disabled output enable
    Info (169065): Pin DVI_TX_DDCSCL has a permanently disabled output enable
    Info (169065): Pin DVI_TX_DDCSDA has a permanently disabled output enable
    Info (169065): Pin HSMC_SDA has a permanently disabled output enable
    Info (169065): Pin MAX_I2C_SDAT has a permanently enabled output enable
    Info (169065): Pin M1_DDR2_clk[0] has a permanently enabled output enable
    Info (169065): Pin M1_DDR2_clk[1] has a permanently enabled output enable
    Info (169065): Pin M1_DDR2_clk_n[0] has a permanently enabled output enable
    Info (169065): Pin M1_DDR2_clk_n[1] has a permanently enabled output enable
    Info (169065): Pin DVI_TX_SDA has a permanently enabled output enable
Warning (169069): Following 28 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results
    Info (169070): Pin CSENSE_ADC_FO has GND driving its datain port
    Info (169070): Pin CSENSE_CS_n[0] has GND driving its datain port
    Info (169070): Pin CSENSE_CS_n[1] has GND driving its datain port
    Info (169070): Pin CSENSE_SCK has GND driving its datain port
    Info (169070): Pin CSENSE_SDI has GND driving its datain port
    Info (169070): Pin OTG_DC_DACK has GND driving its datain port
    Info (169070): Pin OTG_HC_DACK has GND driving its datain port
    Info (169070): Pin OTG_RESET_n has GND driving its datain port
    Info (169070): Pin OTG_WE_n has GND driving its datain port
    Info (169070): Pin M1_DDR2_addr[14] has GND driving its datain port
    Info (169070): Pin M1_DDR2_addr[15] has GND driving its datain port
    Info (169070): Pin M1_DDR2_cke[1] has GND driving its datain port
    Info (169070): Pin M1_DDR2_cs_n[1] has GND driving its datain port
    Info (169070): Pin M1_DDR2_odt[1] has GND driving its datain port
    Info (169070): Pin M1_DDR2_SA[0] has GND driving its datain port
    Info (169070): Pin M1_DDR2_SA[1] has GND driving its datain port
    Info (169070): Pin M1_DDR2_SCL has GND driving its datain port
    Info (169070): Pin OTG_D[0] has VCC driving its datain port
    Info (169070): Pin OTG_D[1] has VCC driving its datain port
    Info (169070): Pin OTG_D[2] has VCC driving its datain port
    Info (169070): Pin OTG_D[3] has VCC driving its datain port
    Info (169070): Pin OTG_D[4] has VCC driving its datain port
    Info (169070): Pin OTG_D[5] has VCC driving its datain port
    Info (169070): Pin OTG_D[6] has VCC driving its datain port
    Info (169070): Pin OTG_D[7] has VCC driving its datain port
    Info (169070): Pin OTG_D[8] has VCC driving its datain port
    Info (169070): Pin OTG_D[13] has VCC driving its datain port
    Info (169070): Pin M1_DDR2_SDA has VCC driving its datain port
Info (169186): Following groups of pins have the same dynamic on-chip termination control
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[1].dq[7].dq_pad|dqoct_delayed2
        Info (169066): Type bi-directional pin M1_DDR2_dq[15] uses the SSTL-18 Class I I/O standard
        Info (169066): Type bi-directional pin M1_DDR2_dq[11] uses the SSTL-18 Class I I/O standard
        Info (169066): Type bi-directional pin M1_DDR2_dq[9] uses the SSTL-18 Class I I/O standard
        Info (169066): Type bi-directional pin M1_DDR2_dqsn[1] uses the Differential 1.8-V SSTL Class I I/O standard
        Info (169066): Type bi-directional pin M1_DDR2_dq[14] uses the SSTL-18 Class I I/O standard
        Info (169066): Type bi-directional pin M1_DDR2_dq[12] uses the SSTL-18 Class I I/O standard
        Info (169066): Type bi-directional pin M1_DDR2_dq[10] uses the SSTL-18 Class I I/O standard
        Info (169066): Type bi-directional pin M1_DDR2_dqs[1] uses the Differential 1.8-V SSTL Class I I/O standard
        Info (169066): Type bi-directional pin M1_DDR2_dq[8] uses the SSTL-18 Class I I/O standard
        Info (169066): Type bi-directional pin M1_DDR2_dq[13] uses the SSTL-18 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[5].dq[7].dq_pad|dqoct_delayed2
        Info (169066): Type bi-directional pin M1_DDR2_dq[47] uses the SSTL-18 Class I I/O standard
        Info (169066): Type bi-directional pin M1_DDR2_dq[43] uses the SSTL-18 Class I I/O standard
        Info (169066): Type bi-directional pin M1_DDR2_dq[41] uses the SSTL-18 Class I I/O standard
        Info (169066): Type bi-directional pin M1_DDR2_dq[46] uses the SSTL-18 Class I I/O standard
        Info (169066): Type bi-directional pin M1_DDR2_dqs[5] uses the Differential 1.8-V SSTL Class I I/O standard
        Info (169066): Type bi-directional pin M1_DDR2_dq[44] uses the SSTL-18 Class I I/O standard
        Info (169066): Type bi-directional pin M1_DDR2_dq[42] uses the SSTL-18 Class I I/O standard
        Info (169066): Type bi-directional pin M1_DDR2_dq[40] uses the SSTL-18 Class I I/O standard
        Info (169066): Type bi-directional pin M1_DDR2_dq[45] uses the SSTL-18 Class I I/O standard
        Info (169066): Type bi-directional pin M1_DDR2_dqsn[5] uses the Differential 1.8-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dqs_op:dqs_group[7].dqs_op_gen.dqsn_op_gen.dqsn_op|dqs_oct_aligned_delayed2
        Info (169066): Type bi-directional pin M1_DDR2_dqsn[7] uses the Differential 1.8-V SSTL Class I I/O standard
        Info (169066): Type bi-directional pin M1_DDR2_dq[61] uses the SSTL-18 Class I I/O standard
        Info (169066): Type bi-directional pin M1_DDR2_dq[59] uses the SSTL-18 Class I I/O standard
        Info (169066): Type bi-directional pin M1_DDR2_dq[57] uses the SSTL-18 Class I I/O standard
        Info (169066): Type bi-directional pin M1_DDR2_dqs[7] uses the Differential 1.8-V SSTL Class I I/O standard
        Info (169066): Type bi-directional pin M1_DDR2_dq[62] uses the SSTL-18 Class I I/O standard
        Info (169066): Type bi-directional pin M1_DDR2_dq[60] uses the SSTL-18 Class I I/O standard
        Info (169066): Type bi-directional pin M1_DDR2_dq[58] uses the SSTL-18 Class I I/O standard
        Info (169066): Type bi-directional pin M1_DDR2_dq[56] uses the SSTL-18 Class I I/O standard
        Info (169066): Type bi-directional pin M1_DDR2_dq[63] uses the SSTL-18 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[0].dq[6].dq_pad|dqoct_delayed2
        Info (169066): Type bi-directional pin M1_DDR2_dq[6] uses the SSTL-18 Class I I/O standard
        Info (169066): Type bi-directional pin M1_DDR2_dq[2] uses the SSTL-18 Class I I/O standard
        Info (169066): Type bi-directional pin M1_DDR2_dq[0] uses the SSTL-18 Class I I/O standard
        Info (169066): Type bi-directional pin M1_DDR2_dqs[0] uses the Differential 1.8-V SSTL Class I I/O standard
        Info (169066): Type bi-directional pin M1_DDR2_dq[7] uses the SSTL-18 Class I I/O standard
        Info (169066): Type bi-directional pin M1_DDR2_dq[5] uses the SSTL-18 Class I I/O standard
        Info (169066): Type bi-directional pin M1_DDR2_dq[3] uses the SSTL-18 Class I I/O standard
        Info (169066): Type bi-directional pin M1_DDR2_dq[1] uses the SSTL-18 Class I I/O standard
        Info (169066): Type bi-directional pin M1_DDR2_dqsn[0] uses the Differential 1.8-V SSTL Class I I/O standard
        Info (169066): Type bi-directional pin M1_DDR2_dq[4] uses the SSTL-18 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[4].dq[6].dq_pad|dqoct_delayed2
        Info (169066): Type bi-directional pin M1_DDR2_dq[38] uses the SSTL-18 Class I I/O standard
        Info (169066): Type bi-directional pin M1_DDR2_dq[34] uses the SSTL-18 Class I I/O standard
        Info (169066): Type bi-directional pin M1_DDR2_dq[32] uses the SSTL-18 Class I I/O standard
        Info (169066): Type bi-directional pin M1_DDR2_dq[39] uses the SSTL-18 Class I I/O standard
        Info (169066): Type bi-directional pin M1_DDR2_dq[37] uses the SSTL-18 Class I I/O standard
        Info (169066): Type bi-directional pin M1_DDR2_dqsn[4] uses the Differential 1.8-V SSTL Class I I/O standard
        Info (169066): Type bi-directional pin M1_DDR2_dq[35] uses the SSTL-18 Class I I/O standard
        Info (169066): Type bi-directional pin M1_DDR2_dq[33] uses the SSTL-18 Class I I/O standard
        Info (169066): Type bi-directional pin M1_DDR2_dq[36] uses the SSTL-18 Class I I/O standard
        Info (169066): Type bi-directional pin M1_DDR2_dqs[4] uses the Differential 1.8-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dqs_op:dqs_group[6].dqs_op_gen.dqs_op|dqs_oct_aligned_delayed2
        Info (169066): Type bi-directional pin M1_DDR2_dqs[6] uses the Differential 1.8-V SSTL Class I I/O standard
        Info (169066): Type bi-directional pin M1_DDR2_dq[52] uses the SSTL-18 Class I I/O standard
        Info (169066): Type bi-directional pin M1_DDR2_dq[50] uses the SSTL-18 Class I I/O standard
        Info (169066): Type bi-directional pin M1_DDR2_dq[48] uses the SSTL-18 Class I I/O standard
        Info (169066): Type bi-directional pin M1_DDR2_dq[55] uses the SSTL-18 Class I I/O standard
        Info (169066): Type bi-directional pin M1_DDR2_dqsn[6] uses the Differential 1.8-V SSTL Class I I/O standard
        Info (169066): Type bi-directional pin M1_DDR2_dq[53] uses the SSTL-18 Class I I/O standard
        Info (169066): Type bi-directional pin M1_DDR2_dq[51] uses the SSTL-18 Class I I/O standard
        Info (169066): Type bi-directional pin M1_DDR2_dq[49] uses the SSTL-18 Class I I/O standard
        Info (169066): Type bi-directional pin M1_DDR2_dq[54] uses the SSTL-18 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[3].dq[5].dq_pad|dqoct_delayed2
        Info (169066): Type bi-directional pin M1_DDR2_dq[29] uses the SSTL-18 Class I I/O standard
        Info (169066): Type bi-directional pin M1_DDR2_dq[27] uses the SSTL-18 Class I I/O standard
        Info (169066): Type bi-directional pin M1_DDR2_dqsn[3] uses the Differential 1.8-V SSTL Class I I/O standard
        Info (169066): Type bi-directional pin M1_DDR2_dq[25] uses the SSTL-18 Class I I/O standard
        Info (169066): Type bi-directional pin M1_DDR2_dq[30] uses the SSTL-18 Class I I/O standard
        Info (169066): Type bi-directional pin M1_DDR2_dq[28] uses the SSTL-18 Class I I/O standard
        Info (169066): Type bi-directional pin M1_DDR2_dqs[3] uses the Differential 1.8-V SSTL Class I I/O standard
        Info (169066): Type bi-directional pin M1_DDR2_dq[26] uses the SSTL-18 Class I I/O standard
        Info (169066): Type bi-directional pin M1_DDR2_dq[24] uses the SSTL-18 Class I I/O standard
        Info (169066): Type bi-directional pin M1_DDR2_dq[31] uses the SSTL-18 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: ddr2_multi_port:u8|ddr2:the_ddr2|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_dp_io:dpio|ddr2_phy_alt_mem_phy_dq_io:dqs_group[2].dq[4].dq_pad|dqoct_delayed2
        Info (169066): Type bi-directional pin M1_DDR2_dq[20] uses the SSTL-18 Class I I/O standard
        Info (169066): Type bi-directional pin M1_DDR2_dq[18] uses the SSTL-18 Class I I/O standard
        Info (169066): Type bi-directional pin M1_DDR2_dqs[2] uses the Differential 1.8-V SSTL Class I I/O standard
        Info (169066): Type bi-directional pin M1_DDR2_dq[16] uses the SSTL-18 Class I I/O standard
        Info (169066): Type bi-directional pin M1_DDR2_dq[23] uses the SSTL-18 Class I I/O standard
        Info (169066): Type bi-directional pin M1_DDR2_dq[21] uses the SSTL-18 Class I I/O standard
        Info (169066): Type bi-directional pin M1_DDR2_dq[19] uses the SSTL-18 Class I I/O standard
        Info (169066): Type bi-directional pin M1_DDR2_dqsn[2] uses the Differential 1.8-V SSTL Class I I/O standard
        Info (169066): Type bi-directional pin M1_DDR2_dq[17] uses the SSTL-18 Class I I/O standard
        Info (169066): Type bi-directional pin M1_DDR2_dq[22] uses the SSTL-18 Class I I/O standard
Info (144001): Generated suppressed messages file D:/tmp/d5m/Demonstration/DE4_530_D5M_DVI/DE4_530_D5M_DVI.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 83 warnings
    Info: Peak virtual memory: 2005 megabytes
    Info: Processing ended: Wed Feb 19 14:23:58 2014
    Info: Elapsed time: 00:04:52
    Info: Total CPU time (on all processors): 00:05:47


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/tmp/d5m/Demonstration/DE4_530_D5M_DVI/DE4_530_D5M_DVI.fit.smsg.


