<?xml version="1.0" encoding="UTF-8"?><feed xmlns="http://www.w3.org/2005/Atom">
  <title>GitHub Verilog Weekly Trending</title>
  <id>http://mshibanami.github.io/GitHubTrendingRSS</id>
  <updated>2024-04-21T03:37:33Z</updated>
  <subtitle>Weekly Trending of Verilog in GitHub</subtitle>
  <link href="http://mshibanami.github.io/GitHubTrendingRSS"></link>
  <entry>
    <title>rejunity/tiny-asic-1_58bit-matrix-mul</title>
    <updated>2024-04-21T03:37:33Z</updated>
    <id>tag:github.com,2024-04-21:/rejunity/tiny-asic-1_58bit-matrix-mul</id>
    <link href="https://github.com/rejunity/tiny-asic-1_58bit-matrix-mul" rel="alternate"></link>
    <summary type="html">&lt;p&gt;Tiny ASIC implementation for &#34;The Era of 1-bit LLMs All Large Language Models are in 1.58 Bits&#34; matrix multiplication unit&lt;/p&gt;&lt;hr&gt;</summary>
  </entry>
  <entry>
    <title>litex-hub/pythondata-cpu-vexiiriscv</title>
    <updated>2024-04-21T03:37:33Z</updated>
    <id>tag:github.com,2024-04-21:/litex-hub/pythondata-cpu-vexiiriscv</id>
    <link href="https://github.com/litex-hub/pythondata-cpu-vexiiriscv" rel="alternate"></link>
    <summary type="html">&lt;p&gt;Python module containing verilog files/generators for VexiiRiscv CPU (for use with LiteX).&lt;/p&gt;&lt;hr&gt;</summary>
  </entry>
  <entry>
    <title>spcl/FPsPIN</title>
    <updated>2024-04-21T03:37:33Z</updated>
    <id>tag:github.com,2024-04-21:/spcl/FPsPIN</id>
    <link href="https://github.com/spcl/FPsPIN" rel="alternate"></link>
    <summary type="html">&lt;p&gt;An FPGA based PsPIN implementation&lt;/p&gt;&lt;hr&gt;</summary>
  </entry>
</feed>