/* */
/*###############################################################################*/
/*#                                                    */
/*#        Technology     : TSMC 16nm CMOS Logic FinFet (FFC) HKMG*/
/*#        Memory Type    : TSMC 16nm FFC Two Port Register File with d130 bit cell*/
/*#        Library Name   : ts6n16ffcllsvta64x32m4fw (user specify : ts6n16ffcllsvta64x32m4fw)*/
/*#        Library Version: 170a*/
/*#        Generated Time : 2025/06/18, 11:59:49*/
/*###############################################################################*/
/*# STATEMENT OF USE                                                             */
/*#                                                                              */
/*#  This information contains confidential and proprietary information of TSMC. */
/*# No part of this information may be reproduced, transmitted, transcribed,     */
/*# stored in a retrieval system, or translated into any human or computer       */
/*# language, in any form or by any means, electronic, mechanical, magnetic,     */
/*# optical, chemical, manual, or otherwise, without the prior written permission*/
/*# of TSMC. This information was prepared for informational purpose and is for  */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the */
/*# inforrmation at any time and without notice.                                 */
/**/
/*###############################################################################*/
/*#*Template Version : S_03_44602***************************************************************/
/*#**********************************************************************************************/



library(ts6n16ffcllsvta64x32m4fw_ssgnp0p72v125c) {
    technology (cmos) ;
    delay_model         : table_lookup ;
    date                : "2025/06/18, 11:59:49" ;
    comment             : "Copyright TSMC" ;
    revision            : v1.0 ;
    simulation          : true ;
    nom_process         : 1 ;
    nom_temperature     : 125.000000 ;
    nom_voltage         : 0.720000 ;

    voltage_map(VDD, 0.720000);  
    voltage_map(VSS, 0.0);
    operating_conditions("ssgnp0p72v125c"){
        process     : 1 ;
        temperature : 125.000000 ;
        voltage     : 0.720000 ;
        tree_type   : "balanced_tree" ;
    }
    default_operating_conditions    : ssgnp0p72v125c ;
    default_fanout_load             : 1 ;
    default_inout_pin_cap           : 0.0 ;
    default_input_pin_cap           : 1.0 ;
    default_output_pin_cap          : 0.0 ;
    default_cell_leakage_power      : 0.0 ;
    default_leakage_power_density   : 0.0 ;
    
    slew_lower_threshold_pct_rise   :  10 ;
    slew_upper_threshold_pct_rise   :  90 ;
    slew_derate_from_library        : 1.00 ;
    input_threshold_pct_fall        : 50 ;
    output_threshold_pct_fall       : 50 ;
    input_threshold_pct_rise        : 50 ;
    output_threshold_pct_rise       : 50 ;
    slew_lower_threshold_pct_fall   : 10 ;
    slew_upper_threshold_pct_fall   : 90 ;
    k_volt_cell_leakage_power       : 0.0 ;
    k_temp_cell_leakage_power       : 0.0 ;
    k_process_cell_leakage_power    : 0.0 ;
    k_volt_internal_power           : 0.0 ;
    k_temp_internal_power           : 0.0 ;
    k_process_internal_power        : 0.0 ;

    capacitive_load_unit (1,pf) ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;
    pulling_resistance_unit : "1kohm" ;
    library_features(report_delay_calculation) ;
    library_features(report_power_calculation) ;
    define_cell_area (pad_drivers,pad_driver_sites) ;
    
    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    } 
    lu_table_template (clktran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (sram_load_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template (sig2sram_constraint_template) {
         variable_1 : related_pin_transition ;
         variable_2 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (sig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    } 
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    power_lut_template(sram_power_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ( "0.000000, 0.065000, 0.215835, 0.342510, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1.000000" );
    }
    /* LIBRARY_TEMPLATE */

    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ( "0.000000, 0.065000, 0.215835, 0.342510, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1.000000" );
        values ( \
              "0.000000, 0.000894, 0.002968, 0.004710, 0.006466, 0.008077, 0.010390, 0.012658, 0.012963, 0.013207, 0.013395, 0.013534, 0.013687, 0.013750",\
              "0.000000, 0.004225, 0.014029, 0.022263, 0.030568, 0.038184, 0.049119, 0.059836, 0.061281, 0.062433, 0.063319, 0.063978, 0.064704, 0.065000",\
              "0.000000, 0.008694, 0.028868, 0.045811, 0.062899, 0.078571, 0.101071, 0.123123, 0.126097, 0.128468, 0.130292, 0.131648, 0.133141, 0.133750",\
              "0.000000, 0.017631, 0.058545, 0.092906, 0.127561, 0.159345, 0.204976, 0.249698, 0.255730, 0.260537, 0.264237, 0.266987, 0.270016, 0.271250",\
              "0.000000, 0.035506, 0.117900, 0.187096, 0.256886, 0.320893, 0.412785, 0.502849, 0.514996, 0.524676, 0.532127, 0.537665, 0.543764, 0.546250"\
               );
    }



    type (AA_5_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 6 ;
        bit_from  : 5 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (AB_5_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 6 ;
        bit_from  : 5 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (D_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    type (BWEB_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }

    
    type (Q_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    
   type (RCT_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
   type (WCT_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
   type (KP_2_0) {
        base_type : array;
        data_type : bit;
        bit_width : 3;
        bit_from  : 2;
        bit_to    : 0;
        downto    : true;
    }


    
cell(TS6N16FFCLLSVTA64X32M4FW) {
    is_macro_cell : true;
    memory() {
        type            : ram ;
        address_width   : 6 ;
        word_width      : 32 ;
    }
    functional_peak_current : 50445.900000;
    interface_timing     : TRUE ;
    bus_naming_style     : "%s[%d]" ;
    area                 : 1912.749600 ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;

    pg_pin(VDD) {
        voltage_name : VDD;
        direction : input;
        pg_type : primary_power;
    }
    pg_pin(VSS) {
        voltage_name : VSS;
        direction : input;
        pg_type : primary_ground;
    }
    
    bus(RCT) {
        bus_type : RCT_1_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.007249;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.976217, 0.991469, 1.010589, 1.037353, 1.076158" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.976217, 0.991469, 1.010589, 1.037353, 1.076158" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.878595, 0.892323, 0.909530, 0.933618, 0.968542" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.878595, 0.892323, 0.909530, 0.933618, 0.968542" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.976217, 0.991469, 1.010589, 1.037353, 1.076158" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.976217, 0.991469, 1.010589, 1.037353, 1.076158" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.878595, 0.892323, 0.909530, 0.933618, 0.968542" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.878595, 0.892323, 0.909530, 0.933618, 0.968542" ) ;
            }
        }
        pin(RCT[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003684") ;
            }
            fall_power("scalar") {
                values ("0.003684") ;
            }
        }  
        }
    }
    bus(WCT) {
        bus_type : WCT_1_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.007098;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.976217, 0.991469, 1.010589, 1.037353, 1.076158" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.976217, 0.991469, 1.010589, 1.037353, 1.076158" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.878595, 0.892323, 0.909530, 0.933618, 0.968542" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.878595, 0.892323, 0.909530, 0.933618, 0.968542" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.976217, 0.991469, 1.010589, 1.037353, 1.076158" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.976217, 0.991469, 1.010589, 1.037353, 1.076158" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.878595, 0.892323, 0.909530, 0.933618, 0.968542" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.878595, 0.892323, 0.909530, 0.933618, 0.968542" ) ;
            }
        }
        pin(WCT[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003684") ;
            }
            fall_power("scalar") {
                values ("0.003684") ;
            }
        }  
        }
    }
    bus(KP) {
        bus_type : KP_2_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.001686;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.976217, 0.991469, 1.010589, 1.037353, 1.076158" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.976217, 0.991469, 1.010589, 1.037353, 1.076158" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.878595, 0.892323, 0.909530, 0.933618, 0.968542" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.878595, 0.892323, 0.909530, 0.933618, 0.968542" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.976217, 0.991469, 1.010589, 1.037353, 1.076158" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.976217, 0.991469, 1.010589, 1.037353, 1.076158" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.878595, 0.892323, 0.909530, 0.933618, 0.968542" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.878595, 0.892323, 0.909530, 0.933618, 0.968542" ) ;
            }
        }
        pin(KP[2:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003684") ;
            }
            fall_power("scalar") {
                values ("0.003684") ;
            }
        }  
        }
    }
 
 
    pin(CLKW) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.004042 ;
        clock           : true ;
        pin_func_type   : active_rising ;

       timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
       }
       timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }               
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLKW" ;
            when : "!WEB" ;
            sdf_cond : "check_web" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.163699, 0.178951, 0.198071, 0.224835, 0.263640" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.311254, 0.326505, 0.345625, 0.372389, 0.411194" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLKW" ;
            when : "!WEB" ;
            sdf_cond : "check_web" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.976217, 0.991469, 1.010589, 1.037353, 1.076158" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.976217, 0.991469, 1.010589, 1.037353, 1.076158" ) ;
            }
        }


        
        timing() {
            timing_type   : recovery_rising ;
            related_pin   : "CLKR" ;
            when          : "(!WEB & !REB)" ;
            sdf_cond      : "check_twrcc" ;
            
            rise_constraint("scalar") {
                values ("0.976217" ) ;
            }
        }

        



        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) ";
            rise_power("scalar") {
                values ("1.086034") ;
            }
            fall_power("scalar") {
                values ("0.120671") ;
            }
        }
        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) ";
            rise_power("scalar") {
                values ("1.024913") ;
            }
            fall_power("scalar") {
                values ("0.113880") ;
            }
        }
        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  ";
            rise_power("scalar") {
                values ("1.055473") ;
            }
            fall_power("scalar") {
                values ("0.117275") ;
            }
        }
        
        internal_power () {
            related_pg_pin : VDD;
            when : "WEB";
            rise_power("scalar") {
                values ("0.005808") ;
            }
            fall_power("scalar") {
                values ("0.000000") ;
            }
        }
        

    }   /* pin(CLKW) */
    
    pin(WEB) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001844 ;
        
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
             
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.256285, 0.270070, 0.287672, 0.322484, 0.378576",\
              "0.242934, 0.256719, 0.274321, 0.309133, 0.365225",\
              "0.228258, 0.242043, 0.259645, 0.294457, 0.350549",\
              "0.206718, 0.220503, 0.238105, 0.272917, 0.329009",\
              "0.181970, 0.195755, 0.213356, 0.248168, 0.304260"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.256285, 0.270070, 0.287672, 0.322484, 0.378576",\
              "0.242934, 0.256719, 0.274321, 0.309133, 0.365225",\
              "0.228258, 0.242043, 0.259645, 0.294457, 0.350549",\
              "0.206718, 0.220503, 0.238105, 0.272917, 0.329009",\
              "0.181970, 0.195755, 0.213356, 0.248168, 0.304260"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
             
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.136160, 0.130043, 0.121301, 0.109320, 0.091646",\
              "0.157168, 0.151051, 0.142309, 0.130327, 0.112654",\
              "0.182695, 0.176577, 0.167835, 0.155854, 0.138181",\
              "0.219284, 0.213167, 0.204425, 0.192443, 0.174770",\
              "0.272081, 0.265964, 0.257221, 0.245240, 0.227567"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) { 
                values ( \
              "0.136160, 0.130043, 0.121301, 0.109320, 0.091646",\
              "0.157168, 0.151051, 0.142309, 0.130327, 0.112654",\
              "0.182695, 0.176577, 0.167835, 0.155854, 0.138181",\
              "0.219284, 0.213167, 0.204425, 0.192443, 0.174770",\
              "0.272081, 0.265964, 0.257221, 0.245240, 0.227567"\
               ) ;
            }
        }

        
        

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003684") ;
            }
            fall_power("scalar") {
                values ("0.003684") ;
            }
        }  

        
    }   /* pin(WEB) */
    
    
    bus(AA) {
        bus_type        : AA_5_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001263 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.192037, 0.205527, 0.223687, 0.255580, 0.304214",\
              "0.177113, 0.190604, 0.208764, 0.240656, 0.289291",\
              "0.158958, 0.172449, 0.190609, 0.222501, 0.271135",\
              "0.132830, 0.146321, 0.164481, 0.196373, 0.245007",\
              "0.095501, 0.108991, 0.127151, 0.159044, 0.207678"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.192037, 0.205527, 0.223687, 0.255580, 0.304214",\
              "0.177113, 0.190604, 0.208764, 0.240656, 0.289291",\
              "0.158958, 0.172449, 0.190609, 0.222501, 0.271135",\
              "0.132830, 0.146321, 0.164481, 0.196373, 0.245007",\
              "0.095501, 0.108991, 0.127151, 0.159044, 0.207678"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.249650, 0.244144, 0.235249, 0.222181, 0.203200",\
              "0.270658, 0.265151, 0.256257, 0.243188, 0.224208",\
              "0.296184, 0.290678, 0.281783, 0.268715, 0.249734",\
              "0.332774, 0.327267, 0.318373, 0.305304, 0.286324",\
              "0.385570, 0.380064, 0.371169, 0.358101, 0.339120"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.249650, 0.244144, 0.235249, 0.222181, 0.203200",\
              "0.270658, 0.265151, 0.256257, 0.243188, 0.224208",\
              "0.296184, 0.290678, 0.281783, 0.268715, 0.249734",\
              "0.332774, 0.327267, 0.318373, 0.305304, 0.286324",\
              "0.385570, 0.380064, 0.371169, 0.358101, 0.339120"\
               ) ;
            }
        }

        
        pin(AA[5:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.028743") ;
            }
            fall_power("scalar") {
                values ("0.028743") ;
            }
        }   
        }
    }   /* bus(AA) */
    
    
    
    
    bus(D) {
        bus_type        : D_31_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001613 ;
        memory_write() {
            address     : AA ;
            clocked_on  : CLKW ;
        }
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.141109, 0.157161, 0.176959, 0.211453, 0.263385",\
              "0.126186, 0.142237, 0.162036, 0.196529, 0.248461",\
              "0.108031, 0.124082, 0.143880, 0.178374, 0.230306",\
              "0.081903, 0.097954, 0.117753, 0.152246, 0.204178",\
              "0.044573, 0.060625, 0.080423, 0.114917, 0.166848"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.141109, 0.157161, 0.176959, 0.211453, 0.263385",\
              "0.126186, 0.142237, 0.162036, 0.196529, 0.248461",\
              "0.108031, 0.124082, 0.143880, 0.178374, 0.230306",\
              "0.081903, 0.097954, 0.117753, 0.152246, 0.204178",\
              "0.044573, 0.060625, 0.080423, 0.114917, 0.166848"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.337183, 0.320800, 0.300843, 0.267117, 0.223204",\
              "0.352188, 0.335805, 0.315848, 0.282123, 0.238210",\
              "0.370422, 0.354038, 0.334081, 0.300356, 0.256443",\
              "0.396557, 0.380174, 0.360217, 0.326491, 0.282578",\
              "0.434269, 0.417885, 0.397929, 0.364203, 0.320290"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.337183, 0.320800, 0.300843, 0.267117, 0.223204",\
              "0.352188, 0.335805, 0.315848, 0.282123, 0.238210",\
              "0.370422, 0.354038, 0.334081, 0.300356, 0.256443",\
              "0.396557, 0.380174, 0.360217, 0.326491, 0.282578",\
              "0.434269, 0.417885, 0.397929, 0.364203, 0.320290"\
               ) ;
            }
        }
        
        
        pin(D[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.009826") ;
            }
            fall_power("scalar") {
                values ("0.009826") ;
            }
        }
        }

    }   /* bus(D) */
    
    

    
    
    bus(BWEB) {
        bus_type        : BWEB_31_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001699 ;
        
       timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.156111, 0.172163, 0.192106, 0.226455, 0.278386",\
              "0.142760, 0.158812, 0.178755, 0.213103, 0.265035",\
              "0.128084, 0.144135, 0.164079, 0.198427, 0.250359",\
              "0.106544, 0.122596, 0.142539, 0.176888, 0.228819",\
              "0.081795, 0.097847, 0.117790, 0.152139, 0.204071"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.156111, 0.172163, 0.192106, 0.226455, 0.278386",\
              "0.142760, 0.158812, 0.178755, 0.213103, 0.265035",\
              "0.128084, 0.144135, 0.164079, 0.198427, 0.250359",\
              "0.106544, 0.122596, 0.142539, 0.176888, 0.228819",\
              "0.081795, 0.097847, 0.117790, 0.152139, 0.204071"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.272263, 0.257128, 0.239257, 0.211295, 0.170613",\
              "0.287268, 0.272133, 0.254262, 0.226300, 0.185618",\
              "0.305502, 0.290367, 0.272495, 0.244533, 0.203852",\
              "0.331637, 0.316502, 0.298631, 0.270669, 0.229987",\
              "0.369349, 0.354214, 0.336343, 0.308380, 0.267699"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.272263, 0.257128, 0.239257, 0.211295, 0.170613",\
              "0.287268, 0.272133, 0.254262, 0.226300, 0.185618",\
              "0.305502, 0.290367, 0.272495, 0.244533, 0.203852",\
              "0.331637, 0.316502, 0.298631, 0.270669, 0.229987",\
              "0.369349, 0.354214, 0.336343, 0.308380, 0.267699"\
               ) ;
            }
        }

        
        pin(BWEB[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.006764") ;
            }
            fall_power("scalar") {
                values ("0.006764") ;
            }
        }
        }
  
    }   /* bus(BWEB) */
    
    
    
    pin(CLKR) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.004060 ;
        clock           : true ;
        pin_func_type   : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }               
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLKR" ;
            when : "!REB" ;
            sdf_cond : "check_reb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.100000, 0.100000, 0.100000, 0.100000, 0.100000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.302223, 0.310004, 0.315757, 0.324611, 0.334607" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLKR" ;
            when : "!REB" ;
            sdf_cond : "check_reb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.720405, 0.728187, 0.733940, 0.742793, 0.874000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.720405, 0.728187, 0.733940, 0.742793, 0.874000" ) ;
            }
        }

        timing() {
            
            timing_type   : recovery_rising ;
            related_pin   : "CLKW" ;
            when          : "(!WEB & !REB)" ;
            sdf_cond      : "check_trwcc" ;
            
            rise_constraint("scalar") {
                values ( "0.720405" ) ;
            }
        }
        
        


        internal_power () {
            related_pg_pin : VDD;
            when : "!REB";

            rise_power("scalar") {
                values ("0.611163") ;
            }
            fall_power("scalar") {
                values ("0.916747") ;
            }
        }
        
        
        internal_power () {
            related_pg_pin : VDD;
            when : "REB";
            rise_power("scalar") {
                values ("0.006663") ;
            }
            fall_power("scalar") {
                values ("0.000000") ;
            }
        }
        
    }   /* pin(CLKR) */
    
    
    pin(REB) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
         direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001842 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.282470, 0.296775, 0.315569, 0.349652, 0.405556",\
              "0.266547, 0.280852, 0.299646, 0.333730, 0.389633",\
              "0.249587, 0.263892, 0.282686, 0.316769, 0.372673",\
              "0.227524, 0.241829, 0.260623, 0.294706, 0.350610",\
              "0.199465, 0.213770, 0.232564, 0.266648, 0.322552"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.282470, 0.296775, 0.315569, 0.349652, 0.405556",\
              "0.266547, 0.280852, 0.299646, 0.333730, 0.389633",\
              "0.249587, 0.263892, 0.282686, 0.316769, 0.372673",\
              "0.227524, 0.241829, 0.260623, 0.294706, 0.350610",\
              "0.199465, 0.213770, 0.232564, 0.266648, 0.322552"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.134439, 0.128309, 0.119594, 0.107428, 0.089735",\
              "0.144709, 0.138579, 0.129863, 0.117697, 0.100005",\
              "0.152990, 0.146860, 0.138144, 0.125978, 0.108286",\
              "0.165497, 0.159367, 0.150651, 0.138485, 0.120793",\
              "0.179652, 0.173521, 0.164806, 0.152640, 0.134947"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) { 
                values ( \
              "0.134439, 0.128309, 0.119594, 0.107428, 0.089735",\
              "0.144709, 0.138579, 0.129863, 0.117697, 0.100005",\
              "0.152990, 0.146860, 0.138144, 0.125978, 0.108286",\
              "0.165497, 0.159367, 0.150651, 0.138485, 0.120793",\
              "0.179652, 0.173521, 0.164806, 0.152640, 0.134947"\
               ) ;
            }
        }       
        

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004250") ;
            }
            fall_power("scalar") {
                values ("0.004250") ;
            }
        }  
    }   /* pin(REB) */
    
    
    bus(AB) {
        bus_type        : AB_5_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001258 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
            when            :"(!REB)" ;
            sdf_cond        :"RE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.200795, 0.211357, 0.222800, 0.239809, 0.262940",\
              "0.193229, 0.203791, 0.215233, 0.232242, 0.255374",\
              "0.187350, 0.197911, 0.209354, 0.226363, 0.249495",\
              "0.178493, 0.189054, 0.200497, 0.217506, 0.240637",\
              "0.168327, 0.178888, 0.190331, 0.207340, 0.230471"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.200795, 0.211357, 0.222800, 0.239809, 0.262940",\
              "0.193229, 0.203791, 0.215233, 0.232242, 0.255374",\
              "0.187350, 0.197911, 0.209354, 0.226363, 0.249495",\
              "0.178493, 0.189054, 0.200497, 0.217506, 0.240637",\
              "0.168327, 0.178888, 0.190331, 0.207340, 0.230471"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
            when            :"(!REB)" ;
            sdf_cond        :"RE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.170979, 0.166054, 0.160020, 0.151441, 0.139818",\
              "0.181248, 0.176323, 0.170289, 0.161711, 0.150087",\
              "0.189529, 0.184604, 0.178570, 0.169992, 0.158368",\
              "0.202036, 0.197111, 0.191077, 0.182499, 0.170875",\
              "0.216191, 0.211266, 0.205232, 0.196653, 0.185030"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.170979, 0.166054, 0.160020, 0.151441, 0.139818",\
              "0.181248, 0.176323, 0.170289, 0.161711, 0.150087",\
              "0.189529, 0.184604, 0.178570, 0.169992, 0.158368",\
              "0.202036, 0.197111, 0.191077, 0.182499, 0.170875",\
              "0.216191, 0.211266, 0.205232, 0.196653, 0.185030"\
               ) ;
            }
        }

        
        pin(AB[5:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.028743") ;
            }
            fall_power("scalar") {
                values ("0.028743") ;
            }
        }  
        }

    }   /* bus(AB) */
    
    


    
    bus(Q) {
        bus_type        : Q_31_0 ;
        direction       : output ;
        max_capacitance : 0.219700 ;
        memory_read() {
            address     : AB ;
        }
        timing() {
            related_pin   : "CLKR" ;
            timing_type   : rising_edge ;
            timing_sense  : non_unate ;

            when          : "!REB" ;
            sdf_cond      : "!REB" ;

            cell_rise(sig2sram_delay_template) {
                values ( \
              "0.346475, 0.385559, 0.423227, 0.492246, 0.624556",\
              "0.354257, 0.393341, 0.431009, 0.500027, 0.632337",\
              "0.360009, 0.399093, 0.436761, 0.505780, 0.638089",\
              "0.368864, 0.407947, 0.445616, 0.514635, 0.646944",\
              "0.378859, 0.417943, 0.455611, 0.524630, 0.656940"\
               ) ;
            }
            
            cell_fall(sig2sram_delay_template) {
                values ( \
              "0.346475, 0.385559, 0.423227, 0.492246, 0.624556",\
              "0.354257, 0.393341, 0.431009, 0.500027, 0.632337",\
              "0.360009, 0.399093, 0.436761, 0.505780, 0.638089",\
              "0.368864, 0.407947, 0.445616, 0.514635, 0.646944",\
              "0.378859, 0.417943, 0.455611, 0.524630, 0.656940"\
               ) ;
            }
            
            retaining_rise(sig2sram_delay_template) {
                values ( \
              "0.194518, 0.220844, 0.248036, 0.299157, 0.400353",\
              "0.201929, 0.228255, 0.255447, 0.306568, 0.407765",\
              "0.207408, 0.233734, 0.260926, 0.312047, 0.413243",\
              "0.215841, 0.242167, 0.269359, 0.320479, 0.421676",\
              "0.225360, 0.251686, 0.278878, 0.329999, 0.431196"\
               ) ;
            }
            
            retaining_fall(sig2sram_delay_template) {
                values ( \
              "0.194518, 0.220844, 0.248036, 0.299157, 0.400353",\
              "0.201929, 0.228255, 0.255447, 0.306568, 0.407765",\
              "0.207408, 0.233734, 0.260926, 0.312047, 0.413243",\
              "0.215841, 0.242167, 0.269359, 0.320479, 0.421676",\
              "0.225360, 0.251686, 0.278878, 0.329999, 0.431196"\
               ) ;
            }
            
            rise_transition(sram_load_template) {
                values ( "0.028273, 0.083654, 0.149796, 0.283598, 0.566400" ) ;

            }
            
            fall_transition(sram_load_template) {
                values ( "0.028273, 0.083654, 0.149796, 0.283598, 0.566400" ) ;

            }
            
            retain_rise_slew(sram_load_template) {
                values ( "0.019450, 0.065175, 0.114232, 0.218003, 0.428663" ) ;
            }
            
            retain_fall_slew(sram_load_template) {
                values ( "0.019450, 0.065175, 0.114232, 0.218003, 0.428663" ) ;
            }
        }




        pin(Q[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
            power_down_function : "!VDD + VSS";
        internal_power () {
            related_pg_pin : VDD;
            rise_power(sram_power_template) {
                values ("0.003129, 0.003129, 0.003129, 0.003129, 0.003129") ;
            }
            fall_power(sram_power_template) {
                values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000") ;
            }
        }
    }
} /* bus(Q) */
    
    
    





    



  leakage_power () {
    related_pg_pin : VDD;
    value : 24.995304;
  }
  


}   /* cell() */

}   /* library() */

