before-phase s2m_buf_sts is 0
Prepare data stream
before-phase m2s_buf_sts is 0
Call S2MM/MM2S design

after-phase s2m_buf_sts is 1
after-phase m2s_buf_sts is 1

s2m_err: 0
S2M data
out_b, address: 185fb30
185fb30 185fb34 185fb38 185fb3c 185fb40 185fb44 185fb48 185fb4c 185fb50 185fb54 185fb58 185fb5c 185fb60 185fb64 185fb68 185fb6c 185fb70 185fb74 185fb78 185fb7c 185fb80 185fb84 185fb88 185fb8c 185fb90 185fb94 185fb98 185fb9c 185fba0 185fba4 185fba8 185fbac 
185fbb0 185fbb4 185fbb8 185fbbc 185fbc0 185fbc4 185fbc8 185fbcc 185fbd0 185fbd4 185fbd8 185fbdc 185fbe0 185fbe4 185fbe8 185fbec 185fbf0 185fbf4 185fbf8 185fbfc 185fc00 185fc04 185fc08 185fc0c 185fc10 185fc14 185fc18 185fc1c 185fc20 185fc24 185fc28 185fc2c 

M2S data

25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 
25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 

m2s_sof_err-->0 
m2s_sof_err-->0 
clear s2m_buf_sts -> 0
clear m2s_buf_sts -> 0
s2m_err: 0

WARNING: Hls::stream 'hls::stream<hls::axis<ap_uint<32>, 7ull, 0ull, 0ull>, 0>0' contains leftover data, which may result in RTL simulation hanging.

C:\Users\leolo\Project\SOC\UserDMA\solution1\sim\verilog>set PATH= 

C:\Users\leolo\Project\SOC\UserDMA\solution1\sim\verilog>call X:/Xilinx/Vivado/2021.2/bin/xelab xil_defaultlib.apatb_userdma_top glbl -Oenable_linking_all_libraries  -prj userdma.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib "ieee_proposed=./ieee_proposed" -s userdma  
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: X:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_userdma_top glbl -Oenable_linking_all_libraries -prj userdma.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib ieee_proposed=./ieee_proposed -s userdma 
Multi-threading is on. Using 18 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leolo/Project/SOC/UserDMA/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leolo/Project/SOC/UserDMA/solution1/sim/verilog/AESL_axi_master_gmem0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leolo/Project/SOC/UserDMA/solution1/sim/verilog/AESL_axi_master_gmem1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leolo/Project/SOC/UserDMA/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leolo/Project/SOC/UserDMA/solution1/sim/verilog/AESL_axi_s_inStreamTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_inStreamTop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leolo/Project/SOC/UserDMA/solution1/sim/verilog/AESL_axi_s_outStreamTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_outStreamTop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leolo/Project/SOC/UserDMA/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leolo/Project/SOC/UserDMA/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leolo/Project/SOC/UserDMA/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leolo/Project/SOC/UserDMA/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_kernel_monitor_top
WARNING: [VRFC 10-3824] variable 'block_delay' must explicitly be declared as automatic or static [C:/Users/leolo/Project/SOC/UserDMA/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:42]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leolo/Project/SOC/UserDMA/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leolo/Project/SOC/UserDMA/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leolo/Project/SOC/UserDMA/solution1/sim/verilog/userdma.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_userdma_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leolo/Project/SOC/UserDMA/solution1/sim/verilog/userdma.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leolo/Project/SOC/UserDMA/solution1/sim/verilog/userdma_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leolo/Project/SOC/UserDMA/solution1/sim/verilog/userdma_entry_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_entry_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leolo/Project/SOC/UserDMA/solution1/sim/verilog/userdma_fifo_w1_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_fifo_w1_d2_S_shiftReg
INFO: [VRFC 10-311] analyzing module userdma_fifo_w1_d2_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leolo/Project/SOC/UserDMA/solution1/sim/verilog/userdma_fifo_w1_d3_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_fifo_w1_d3_S_shiftReg
INFO: [VRFC 10-311] analyzing module userdma_fifo_w1_d3_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leolo/Project/SOC/UserDMA/solution1/sim/verilog/userdma_fifo_w32_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_fifo_w32_d2_S_shiftReg
INFO: [VRFC 10-311] analyzing module userdma_fifo_w32_d2_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leolo/Project/SOC/UserDMA/solution1/sim/verilog/userdma_fifo_w32_d64_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_fifo_w32_d64_A_ram
INFO: [VRFC 10-311] analyzing module userdma_fifo_w32_d64_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leolo/Project/SOC/UserDMA/solution1/sim/verilog/userdma_fifo_w33_d1024_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_fifo_w33_d1024_A_ram
INFO: [VRFC 10-311] analyzing module userdma_fifo_w33_d1024_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leolo/Project/SOC/UserDMA/solution1/sim/verilog/userdma_fifo_w40_d1024_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_fifo_w40_d1024_A_ram
INFO: [VRFC 10-311] analyzing module userdma_fifo_w40_d1024_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leolo/Project/SOC/UserDMA/solution1/sim/verilog/userdma_fifo_w64_d3_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_fifo_w64_d3_S_shiftReg
INFO: [VRFC 10-311] analyzing module userdma_fifo_w64_d3_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leolo/Project/SOC/UserDMA/solution1/sim/verilog/userdma_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leolo/Project/SOC/UserDMA/solution1/sim/verilog/userdma_getinstream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_getinstream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leolo/Project/SOC/UserDMA/solution1/sim/verilog/userdma_getinstream_Pipeline_VITIS_LOOP_48_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_getinstream_Pipeline_VITIS_LOOP_48_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leolo/Project/SOC/UserDMA/solution1/sim/verilog/userdma_gmem0_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_gmem0_m_axi
INFO: [VRFC 10-311] analyzing module userdma_gmem0_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module userdma_gmem0_m_axi_fifo
INFO: [VRFC 10-311] analyzing module userdma_gmem0_m_axi_buffer
INFO: [VRFC 10-311] analyzing module userdma_gmem0_m_axi_decoder
INFO: [VRFC 10-311] analyzing module userdma_gmem0_m_axi_throttle
INFO: [VRFC 10-311] analyzing module userdma_gmem0_m_axi_read
INFO: [VRFC 10-2458] undeclared symbol buf_data_nvalid, assumed default net type wire [C:/Users/leolo/Project/SOC/UserDMA/solution1/sim/verilog/userdma_gmem0_m_axi.v:1652]
INFO: [VRFC 10-311] analyzing module userdma_gmem0_m_axi_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leolo/Project/SOC/UserDMA/solution1/sim/verilog/userdma_gmem1_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_gmem1_m_axi
INFO: [VRFC 10-311] analyzing module userdma_gmem1_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module userdma_gmem1_m_axi_fifo
INFO: [VRFC 10-311] analyzing module userdma_gmem1_m_axi_buffer
INFO: [VRFC 10-311] analyzing module userdma_gmem1_m_axi_decoder
INFO: [VRFC 10-311] analyzing module userdma_gmem1_m_axi_throttle
INFO: [VRFC 10-311] analyzing module userdma_gmem1_m_axi_read
INFO: [VRFC 10-2458] undeclared symbol buf_data_nvalid, assumed default net type wire [C:/Users/leolo/Project/SOC/UserDMA/solution1/sim/verilog/userdma_gmem1_m_axi.v:1652]
INFO: [VRFC 10-311] analyzing module userdma_gmem1_m_axi_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leolo/Project/SOC/UserDMA/solution1/sim/verilog/userdma_paralleltostreamwithburst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_paralleltostreamwithburst
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leolo/Project/SOC/UserDMA/solution1/sim/verilog/userdma_paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_paralleltostreamwithburst_Pipeline_VITIS_LOOP_106_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leolo/Project/SOC/UserDMA/solution1/sim/verilog/userdma_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_regslice_both
INFO: [VRFC 10-311] analyzing module userdma_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leolo/Project/SOC/UserDMA/solution1/sim/verilog/userdma_sendoutstream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_sendoutstream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leolo/Project/SOC/UserDMA/solution1/sim/verilog/userdma_sendoutstream_Pipeline_VITIS_LOOP_149_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_sendoutstream_Pipeline_VITIS_LOOP_149_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leolo/Project/SOC/UserDMA/solution1/sim/verilog/userdma_start_for_sendoutstream_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_start_for_sendoutstream_U0_shiftReg
INFO: [VRFC 10-311] analyzing module userdma_start_for_sendoutstream_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leolo/Project/SOC/UserDMA/solution1/sim/verilog/userdma_start_for_streamtoparallelwithburst_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_start_for_streamtoparallelwithburst_U0_shiftReg
INFO: [VRFC 10-311] analyzing module userdma_start_for_streamtoparallelwithburst_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leolo/Project/SOC/UserDMA/solution1/sim/verilog/userdma_streamtoparallelwithburst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_streamtoparallelwithburst
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leolo/Project/SOC/UserDMA/solution1/sim/verilog/userdma_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module userdma_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leolo/Project/SOC/UserDMA/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3645] port 'axis_block_info' remains unconnected for this instance [C:/Users/leolo/Project/SOC/UserDMA/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:32]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [C:/Users/leolo/Project/SOC/UserDMA/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:26]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [C:/Users/leolo/Project/SOC/UserDMA/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:27]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [C:/Users/leolo/Project/SOC/UserDMA/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:31]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [C:/Users/leolo/Project/SOC/UserDMA/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:40]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [C:/Users/leolo/Project/SOC/UserDMA/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:58]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [C:/Users/leolo/Project/SOC/UserDMA/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:66]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.userdma_control_s_axi
Compiling module xil_defaultlib.userdma_gmem0_m_axi_reg_slice(N=...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_buffer(DATA_...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_fifo(DEPTH=1...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_write(NUM_WR...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_buffer(DATA_...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_reg_slice(N=...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_read(NUM_REA...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_throttle(ADD...
Compiling module xil_defaultlib.userdma_gmem0_m_axi(NUM_READ_OUT...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_reg_slice(N=...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_buffer(DATA_...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(DEPTH=1...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_write(NUM_WR...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_buffer(DATA_...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_reg_slice(N=...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_read(NUM_REA...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_throttle(ADD...
Compiling module xil_defaultlib.userdma_gmem1_m_axi(NUM_READ_OUT...
Compiling module xil_defaultlib.userdma_entry_proc
Compiling module xil_defaultlib.userdma_flow_control_loop_pipe_s...
Compiling module xil_defaultlib.userdma_getinstream_Pipeline_VIT...
Compiling module xil_defaultlib.userdma_regslice_both
Compiling module xil_defaultlib.userdma_regslice_both(DataWidth=...
Compiling module xil_defaultlib.userdma_regslice_both(DataWidth=...
Compiling module xil_defaultlib.userdma_regslice_both(DataWidth=...
Compiling module xil_defaultlib.userdma_getinstream
Compiling module xil_defaultlib.userdma_streamtoparallelwithburs...
Compiling module xil_defaultlib.userdma_streamtoparallelwithburs...
Compiling module xil_defaultlib.userdma_paralleltostreamwithburs...
Compiling module xil_defaultlib.userdma_paralleltostreamwithburs...
Compiling module xil_defaultlib.userdma_sendoutstream_Pipeline_V...
Compiling module xil_defaultlib.userdma_sendoutstream
Compiling module xil_defaultlib.userdma_fifo_w1_d3_S_shiftReg
Compiling module xil_defaultlib.userdma_fifo_w1_d3_S
Compiling module xil_defaultlib.userdma_fifo_w64_d3_S_shiftReg
Compiling module xil_defaultlib.userdma_fifo_w64_d3_S
Compiling module xil_defaultlib.userdma_fifo_w33_d1024_A_ram
Compiling module xil_defaultlib.userdma_fifo_w33_d1024_A
Compiling module xil_defaultlib.userdma_fifo_w32_d64_A_ram
Compiling module xil_defaultlib.userdma_fifo_w32_d64_A
Compiling module xil_defaultlib.userdma_fifo_w32_d2_S_shiftReg
Compiling module xil_defaultlib.userdma_fifo_w32_d2_S
Compiling module xil_defaultlib.userdma_fifo_w1_d2_S_shiftReg
Compiling module xil_defaultlib.userdma_fifo_w1_d2_S
Compiling module xil_defaultlib.userdma_fifo_w40_d1024_A_ram
Compiling module xil_defaultlib.userdma_fifo_w40_d1024_A
Compiling module xil_defaultlib.userdma_start_for_streamtoparall...
Compiling module xil_defaultlib.userdma_start_for_streamtoparall...
Compiling module xil_defaultlib.userdma_start_for_sendoutstream_...
Compiling module xil_defaultlib.userdma_start_for_sendoutstream_...
Compiling module xil_defaultlib.userdma
Compiling module xil_defaultlib.fifo(DEPTH=64,WIDTH=32)
Compiling module xil_defaultlib.fifo(DEPTH=64,WIDTH=4)
Compiling module xil_defaultlib.fifo(DEPTH=64,WIDTH=7)
Compiling module xil_defaultlib.fifo(DEPTH=64,WIDTH=1)
Compiling module xil_defaultlib.AESL_axi_s_inStreamTop
Compiling module xil_defaultlib.AESL_axi_s_outStreamTop
Compiling module xil_defaultlib.AESL_axi_master_gmem0
Compiling module xil_defaultlib.AESL_axi_master_gmem1
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor
Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...
Compiling module xil_defaultlib.df_fifo_intf
Compiling module xil_defaultlib.df_process_intf
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.pp_loop_intf(FSM_WIDTH=4)
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=5)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_userdma_top
Compiling module work.glbl
Built simulation snapshot userdma

****** xsim v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source xsim.dir/userdma/xsim_script.tcl
# xsim {userdma} -autoloadwcfg -tclbatch {userdma.tcl}
Time resolution is 1 ps
source userdma.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 2 [n/a] @ "125000"
// RTL Simulation : 1 / 2 [n/a] @ "3505000"
// RTL Simulation : 2 / 2 [n/a] @ "4615000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 4675 ns : File "C:/Users/leolo/Project/SOC/UserDMA/solution1/sim/verilog/userdma.autotb.v" Line 782
## quit
INFO: [Common 17-206] Exiting xsim at Sat May 11 22:37:15 2024...
before-phase s2m_buf_sts is 0
Prepare data stream
before-phase m2s_buf_sts is 0
Call S2MM/MM2S design

after-phase s2m_buf_sts is 1
after-phase m2s_buf_sts is 1

s2m_err: 0
S2M data
out_b, address: 185fb30
185fb30 185fb34 185fb38 185fb3c 185fb40 185fb44 185fb48 185fb4c 185fb50 185fb54 185fb58 185fb5c 185fb60 185fb64 185fb68 185fb6c 185fb70 185fb74 185fb78 185fb7c 185fb80 185fb84 185fb88 185fb8c 185fb90 185fb94 185fb98 185fb9c 185fba0 185fba4 185fba8 185fbac 
185fbb0 185fbb4 185fbb8 185fbbc 185fbc0 185fbc4 185fbc8 185fbcc 185fbd0 185fbd4 185fbd8 185fbdc 185fbe0 185fbe4 185fbe8 185fbec 185fbf0 185fbf4 185fbf8 185fbfc 185fc00 185fc04 185fc08 185fc0c 185fc10 185fc14 185fc18 185fc1c 185fc20 185fc24 185fc28 185fc2c 

M2S data

25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 
25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 25557248 

m2s_sof_err-->0 
m2s_sof_err-->0 
clear s2m_buf_sts -> 0
clear m2s_buf_sts -> 0
s2m_err: 0

WARNING: Hls::stream 'hls::stream<hls::axis<ap_uint<32>, 7ull, 0ull, 0ull>, 0>0' contains leftover data, which may result in RTL simulation hanging.
