#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Sep 12 13:35:08 2022
# Process ID: 7112
# Current directory: D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13400 D:\QQ\QQmsg\2849458605\FileRecv\Single_cycle_CPU\single_cycle_cpu.xpr
# Log file: D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/vivado.log
# Journal file: D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sim_1/new/TestALU.v w ]
add_files -fileset sim_1 D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sim_1/new/TestALU.v
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simforcpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simforcpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_5_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_5_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_6_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_6_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_9_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_9_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_12_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_12_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_20_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_20_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_2_5_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_2_5_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Decoder_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Demultiplexer_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Demultiplexer_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/MIPS_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOT_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOT_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_11_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_11_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_4_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_4_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_sb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_sb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/ROM_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Shifter_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/Unsigned_cmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unsigned_cmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/XOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/help1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module help1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/help2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module help2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_cpu
INFO: [VRFC 10-2458] undeclared symbol Go, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:77]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/yingbuxian.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yingbuxian
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sim_1/new/simforcpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simforcpu
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1019.133 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xelab -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simforcpu_behav xil_defaultlib.simforcpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simforcpu_behav xil_defaultlib.simforcpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=32)
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_PC
Compiling module xil_defaultlib.ROM_ROM
Compiling module xil_defaultlib.AND_GATE
Compiling module xil_defaultlib.NOT_GATE
Compiling module xil_defaultlib.AND_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_6_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_5_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_10_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_9_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_10_INPUTS(BubblesMask=0...
Compiling module xil_defaultlib.help2
Compiling module xil_defaultlib.OR_GATE_4_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_11_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.help1
Compiling module xil_defaultlib.yingbuxian
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=5)
Compiling module xil_defaultlib.Demultiplexer_32
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_sb(NrOfBits=3...
Compiling module xil_defaultlib.Multiplexer_bus_32(NrOfBits=32)
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=12)
Compiling module xil_defaultlib.Bit_Extender_12_32_SIGN
Compiling module xil_defaultlib.Shifter_32_bit
Compiling module xil_defaultlib.Multiplexer_bus_16(NrOfBits=32)
Compiling module xil_defaultlib.Comparator(NrOfBits=32)
Compiling module xil_defaultlib.XOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.NOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.OR_GATE_BUS(BubblesMask=0,NrOfBi...
Compiling module xil_defaultlib.Subtractor(ExtendedBits=33,NrOfB...
Compiling module xil_defaultlib.AND_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.Multiplexer_16
Compiling module xil_defaultlib.Adder(ExtendedBits=33,NrOfBits=3...
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Unsigned_cmp
Compiling module xil_defaultlib.Bit_Extender_20_32_SIGN
Compiling module xil_defaultlib.Bit_Extender_2_5_SIGN
Compiling module xil_defaultlib.Multiplexer_bus_4(NrOfBits=4)
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=4)
Compiling module xil_defaultlib.Decoder_16
Compiling module xil_defaultlib.RAM_a3
Compiling module xil_defaultlib.RAM_a2
Compiling module xil_defaultlib.OR_GATE(BubblesMask=0)
Compiling module xil_defaultlib.RAM_a1
Compiling module xil_defaultlib.RAM_a4
Compiling module xil_defaultlib.MIPS_RAM
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP(NrOfBits=1)
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP
Compiling module xil_defaultlib.divider(N=50)
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.single_cycle_cpu
Compiling module xil_defaultlib.simforcpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot simforcpu_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1019.133 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simforcpu_behav -key {Behavioral:sim_1:Functional:simforcpu} -tclbatch {simforcpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source simforcpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1019.133 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simforcpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 1019.133 ; gain = 0.000
set_property top TestALU [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestALU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sim_1/new/TestALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestALU
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xelab -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestALU_behav xil_defaultlib.TestALU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestALU_behav xil_defaultlib.TestALU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'AluOP' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sim_1/new/TestALU.v:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Shifter_32_bit
Compiling module xil_defaultlib.Multiplexer_bus_16(NrOfBits=32)
Compiling module xil_defaultlib.Comparator(NrOfBits=32)
Compiling module xil_defaultlib.XOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.NOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.OR_GATE_BUS(BubblesMask=0,NrOfBi...
Compiling module xil_defaultlib.Subtractor(ExtendedBits=33,NrOfB...
Compiling module xil_defaultlib.AND_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.Multiplexer_16
Compiling module xil_defaultlib.Adder(ExtendedBits=33,NrOfBits=3...
Compiling module xil_defaultlib.NOT_GATE
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.TestALU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestALU_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim/xsim.dir/TestALU_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim/xsim.dir/TestALU_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Sep 12 13:48:38 2022. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Sep 12 13:48:38 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1019.133 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestALU_behav -key {Behavioral:sim_1:Functional:TestALU} -tclbatch {TestALU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source TestALU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestALU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1019.133 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1019.133 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestALU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOT_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOT_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Shifter_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/XOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sim_1/new/TestALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestALU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xelab -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestALU_behav xil_defaultlib.TestALU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestALU_behav xil_defaultlib.TestALU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'AluOP' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sim_1/new/TestALU.v:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Shifter_32_bit
Compiling module xil_defaultlib.Multiplexer_bus_16(NrOfBits=32)
Compiling module xil_defaultlib.Comparator(NrOfBits=32)
Compiling module xil_defaultlib.XOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.NOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.OR_GATE_BUS(BubblesMask=0,NrOfBi...
Compiling module xil_defaultlib.Subtractor(ExtendedBits=33,NrOfB...
Compiling module xil_defaultlib.AND_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.Multiplexer_16
Compiling module xil_defaultlib.Adder(ExtendedBits=33,NrOfBits=3...
Compiling module xil_defaultlib.NOT_GATE
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.TestALU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestALU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestALU_behav -key {Behavioral:sim_1:Functional:TestALU} -tclbatch {TestALU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source TestALU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestALU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1019.133 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestALU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOT_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOT_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Shifter_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/XOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sim_1/new/TestALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestALU
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xelab -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestALU_behav xil_defaultlib.TestALU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestALU_behav xil_defaultlib.TestALU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'AluOP' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sim_1/new/TestALU.v:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Shifter_32_bit
Compiling module xil_defaultlib.Multiplexer_bus_16(NrOfBits=32)
Compiling module xil_defaultlib.Comparator(NrOfBits=32)
Compiling module xil_defaultlib.XOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.NOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.OR_GATE_BUS(BubblesMask=0,NrOfBi...
Compiling module xil_defaultlib.Subtractor(ExtendedBits=33,NrOfB...
Compiling module xil_defaultlib.AND_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.Multiplexer_16
Compiling module xil_defaultlib.Adder(ExtendedBits=33,NrOfBits=3...
Compiling module xil_defaultlib.NOT_GATE
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.TestALU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestALU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestALU_behav -key {Behavioral:sim_1:Functional:TestALU} -tclbatch {TestALU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source TestALU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestALU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1019.133 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestALU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOT_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOT_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Shifter_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/XOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sim_1/new/TestALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestALU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xelab -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestALU_behav xil_defaultlib.TestALU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestALU_behav xil_defaultlib.TestALU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'AluOP' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sim_1/new/TestALU.v:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Shifter_32_bit
Compiling module xil_defaultlib.Multiplexer_bus_16(NrOfBits=32)
Compiling module xil_defaultlib.Comparator(NrOfBits=32)
Compiling module xil_defaultlib.XOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.NOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.OR_GATE_BUS(BubblesMask=0,NrOfBi...
Compiling module xil_defaultlib.Subtractor(ExtendedBits=33,NrOfB...
Compiling module xil_defaultlib.AND_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.Multiplexer_16
Compiling module xil_defaultlib.Adder(ExtendedBits=33,NrOfBits=3...
Compiling module xil_defaultlib.NOT_GATE
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.TestALU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestALU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestALU_behav -key {Behavioral:sim_1:Functional:TestALU} -tclbatch {TestALU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source TestALU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestALU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1019.133 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestALU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOT_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOT_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Shifter_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/XOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sim_1/new/TestALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestALU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xelab -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestALU_behav xil_defaultlib.TestALU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestALU_behav xil_defaultlib.TestALU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'AluOP' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sim_1/new/TestALU.v:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Shifter_32_bit
Compiling module xil_defaultlib.Multiplexer_bus_16(NrOfBits=32)
Compiling module xil_defaultlib.Comparator(NrOfBits=32)
Compiling module xil_defaultlib.XOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.NOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.OR_GATE_BUS(BubblesMask=0,NrOfBi...
Compiling module xil_defaultlib.Subtractor(ExtendedBits=33,NrOfB...
Compiling module xil_defaultlib.AND_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.Multiplexer_16
Compiling module xil_defaultlib.Adder(ExtendedBits=33,NrOfBits=3...
Compiling module xil_defaultlib.NOT_GATE
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.TestALU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestALU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestALU_behav -key {Behavioral:sim_1:Functional:TestALU} -tclbatch {TestALU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source TestALU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestALU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1019.133 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestALU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOT_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOT_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Shifter_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/XOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sim_1/new/TestALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestALU
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xelab -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestALU_behav xil_defaultlib.TestALU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestALU_behav xil_defaultlib.TestALU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'AluOP' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sim_1/new/TestALU.v:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Shifter_32_bit
Compiling module xil_defaultlib.Multiplexer_bus_16(NrOfBits=32)
Compiling module xil_defaultlib.Comparator(NrOfBits=32)
Compiling module xil_defaultlib.XOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.NOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.OR_GATE_BUS(BubblesMask=0,NrOfBi...
Compiling module xil_defaultlib.Subtractor(ExtendedBits=33,NrOfB...
Compiling module xil_defaultlib.AND_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.Multiplexer_16
Compiling module xil_defaultlib.Adder(ExtendedBits=33,NrOfBits=3...
Compiling module xil_defaultlib.NOT_GATE
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.TestALU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestALU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestALU_behav -key {Behavioral:sim_1:Functional:TestALU} -tclbatch {TestALU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source TestALU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestALU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1019.133 ; gain = 0.000
set_property top simforcpu [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simforcpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simforcpu_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xelab -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simforcpu_behav xil_defaultlib.simforcpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simforcpu_behav xil_defaultlib.simforcpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=32)
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_PC
Compiling module xil_defaultlib.ROM_ROM
Compiling module xil_defaultlib.AND_GATE
Compiling module xil_defaultlib.NOT_GATE
Compiling module xil_defaultlib.AND_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_6_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_5_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_10_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_9_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_10_INPUTS(BubblesMask=0...
Compiling module xil_defaultlib.help2
Compiling module xil_defaultlib.OR_GATE_4_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_11_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.help1
Compiling module xil_defaultlib.yingbuxian
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=5)
Compiling module xil_defaultlib.Demultiplexer_32
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_sb(NrOfBits=3...
Compiling module xil_defaultlib.Multiplexer_bus_32(NrOfBits=32)
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=12)
Compiling module xil_defaultlib.Bit_Extender_12_32_SIGN
Compiling module xil_defaultlib.Shifter_32_bit
Compiling module xil_defaultlib.Multiplexer_bus_16(NrOfBits=32)
Compiling module xil_defaultlib.Comparator(NrOfBits=32)
Compiling module xil_defaultlib.XOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.NOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.OR_GATE_BUS(BubblesMask=0,NrOfBi...
Compiling module xil_defaultlib.Subtractor(ExtendedBits=33,NrOfB...
Compiling module xil_defaultlib.AND_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.Multiplexer_16
Compiling module xil_defaultlib.Adder(ExtendedBits=33,NrOfBits=3...
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Unsigned_cmp
Compiling module xil_defaultlib.Bit_Extender_20_32_SIGN
Compiling module xil_defaultlib.Bit_Extender_2_5_SIGN
Compiling module xil_defaultlib.Multiplexer_bus_4(NrOfBits=4)
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=4)
Compiling module xil_defaultlib.Decoder_16
Compiling module xil_defaultlib.RAM_a3
Compiling module xil_defaultlib.RAM_a2
Compiling module xil_defaultlib.OR_GATE(BubblesMask=0)
Compiling module xil_defaultlib.RAM_a1
Compiling module xil_defaultlib.RAM_a4
Compiling module xil_defaultlib.MIPS_RAM
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP(NrOfBits=1)
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP
Compiling module xil_defaultlib.divider(N=50)
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.single_cycle_cpu
Compiling module xil_defaultlib.simforcpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot simforcpu_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1019.133 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simforcpu_behav -key {Behavioral:sim_1:Functional:simforcpu} -tclbatch {simforcpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source simforcpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1019.133 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simforcpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1019.133 ; gain = 0.000
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simforcpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simforcpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_5_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_5_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_6_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_6_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_9_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_9_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_12_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_12_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_20_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_20_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_2_5_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_2_5_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Decoder_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Demultiplexer_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Demultiplexer_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/MIPS_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOT_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOT_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_11_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_11_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_4_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_4_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_sb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_sb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/ROM_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Shifter_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/Unsigned_cmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unsigned_cmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/XOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/help1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module help1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/help2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module help2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_cpu
INFO: [VRFC 10-2458] undeclared symbol Go, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:78]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/yingbuxian.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yingbuxian
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sim_1/new/simforcpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simforcpu
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1019.133 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xelab -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simforcpu_behav xil_defaultlib.simforcpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simforcpu_behav xil_defaultlib.simforcpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=32)
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_PC
Compiling module xil_defaultlib.ROM_ROM
Compiling module xil_defaultlib.AND_GATE
Compiling module xil_defaultlib.NOT_GATE
Compiling module xil_defaultlib.AND_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_6_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_5_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_10_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_9_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_10_INPUTS(BubblesMask=0...
Compiling module xil_defaultlib.help2
Compiling module xil_defaultlib.OR_GATE_4_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_11_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.help1
Compiling module xil_defaultlib.yingbuxian
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=5)
Compiling module xil_defaultlib.Demultiplexer_32
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_sb(NrOfBits=3...
Compiling module xil_defaultlib.Multiplexer_bus_32(NrOfBits=32)
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=12)
Compiling module xil_defaultlib.Bit_Extender_12_32_SIGN
Compiling module xil_defaultlib.Shifter_32_bit
Compiling module xil_defaultlib.Multiplexer_bus_16(NrOfBits=32)
Compiling module xil_defaultlib.Comparator(NrOfBits=32)
Compiling module xil_defaultlib.XOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.NOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.OR_GATE_BUS(BubblesMask=0,NrOfBi...
Compiling module xil_defaultlib.Subtractor(ExtendedBits=33,NrOfB...
Compiling module xil_defaultlib.AND_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.Multiplexer_16
Compiling module xil_defaultlib.Adder(ExtendedBits=33,NrOfBits=3...
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Unsigned_cmp
Compiling module xil_defaultlib.Bit_Extender_20_32_SIGN
Compiling module xil_defaultlib.Bit_Extender_2_5_SIGN
Compiling module xil_defaultlib.Multiplexer_bus_4(NrOfBits=4)
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=4)
Compiling module xil_defaultlib.Decoder_16
Compiling module xil_defaultlib.RAM_a3
Compiling module xil_defaultlib.RAM_a2
Compiling module xil_defaultlib.OR_GATE(BubblesMask=0)
Compiling module xil_defaultlib.RAM_a1
Compiling module xil_defaultlib.RAM_a4
Compiling module xil_defaultlib.MIPS_RAM
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP(NrOfBits=1)
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP
Compiling module xil_defaultlib.divider(N=50)
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.single_cycle_cpu
Compiling module xil_defaultlib.simforcpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot simforcpu_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1019.133 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simforcpu_behav -key {Behavioral:sim_1:Functional:simforcpu} -tclbatch {simforcpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source simforcpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1019.133 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simforcpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1019.133 ; gain = 0.000
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simforcpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simforcpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_5_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_5_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_6_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_6_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_9_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_9_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_12_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_12_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_20_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_20_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_2_5_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_2_5_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Decoder_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Demultiplexer_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Demultiplexer_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/MIPS_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOT_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOT_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_11_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_11_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_4_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_4_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_sb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_sb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/ROM_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Shifter_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/Unsigned_cmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unsigned_cmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/XOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/help1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module help1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/help2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module help2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_cpu
INFO: [VRFC 10-2458] undeclared symbol Go, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:78]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/yingbuxian.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yingbuxian
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sim_1/new/simforcpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simforcpu
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1019.133 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xelab -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simforcpu_behav xil_defaultlib.simforcpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simforcpu_behav xil_defaultlib.simforcpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=32)
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_PC
Compiling module xil_defaultlib.ROM_ROM
Compiling module xil_defaultlib.AND_GATE
Compiling module xil_defaultlib.NOT_GATE
Compiling module xil_defaultlib.AND_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_6_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_5_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_10_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_9_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_10_INPUTS(BubblesMask=0...
Compiling module xil_defaultlib.help2
Compiling module xil_defaultlib.OR_GATE_4_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_11_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.help1
Compiling module xil_defaultlib.yingbuxian
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=5)
Compiling module xil_defaultlib.Demultiplexer_32
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_sb(NrOfBits=3...
Compiling module xil_defaultlib.Multiplexer_bus_32(NrOfBits=32)
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=12)
Compiling module xil_defaultlib.Bit_Extender_12_32_SIGN
Compiling module xil_defaultlib.Shifter_32_bit
Compiling module xil_defaultlib.Multiplexer_bus_16(NrOfBits=32)
Compiling module xil_defaultlib.Comparator(NrOfBits=32)
Compiling module xil_defaultlib.XOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.NOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.OR_GATE_BUS(BubblesMask=0,NrOfBi...
Compiling module xil_defaultlib.Subtractor(ExtendedBits=33,NrOfB...
Compiling module xil_defaultlib.AND_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.Multiplexer_16
Compiling module xil_defaultlib.Adder(ExtendedBits=33,NrOfBits=3...
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Unsigned_cmp
Compiling module xil_defaultlib.Bit_Extender_20_32_SIGN
Compiling module xil_defaultlib.Bit_Extender_2_5_SIGN
Compiling module xil_defaultlib.Multiplexer_bus_4(NrOfBits=4)
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=4)
Compiling module xil_defaultlib.Decoder_16
Compiling module xil_defaultlib.RAM_a3
Compiling module xil_defaultlib.RAM_a2
Compiling module xil_defaultlib.OR_GATE(BubblesMask=0)
Compiling module xil_defaultlib.RAM_a1
Compiling module xil_defaultlib.RAM_a4
Compiling module xil_defaultlib.MIPS_RAM
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP(NrOfBits=1)
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP
Compiling module xil_defaultlib.divider(N=50)
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.single_cycle_cpu
Compiling module xil_defaultlib.simforcpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot simforcpu_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1019.133 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simforcpu_behav -key {Behavioral:sim_1:Functional:simforcpu} -tclbatch {simforcpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source simforcpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1019.133 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simforcpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1019.133 ; gain = 0.000
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simforcpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simforcpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_5_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_5_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_6_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_6_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_9_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_9_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_12_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_12_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_20_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_20_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_2_5_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_2_5_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Decoder_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Demultiplexer_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Demultiplexer_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/MIPS_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOT_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOT_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_11_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_11_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_4_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_4_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_sb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_sb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/ROM_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Shifter_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/Unsigned_cmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unsigned_cmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/XOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/help1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module help1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/help2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module help2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_cpu
INFO: [VRFC 10-2458] undeclared symbol Go, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:78]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/yingbuxian.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yingbuxian
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sim_1/new/simforcpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simforcpu
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1019.133 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xelab -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simforcpu_behav xil_defaultlib.simforcpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simforcpu_behav xil_defaultlib.simforcpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=32)
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_PC
Compiling module xil_defaultlib.ROM_ROM
Compiling module xil_defaultlib.AND_GATE
Compiling module xil_defaultlib.NOT_GATE
Compiling module xil_defaultlib.AND_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_6_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_5_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_10_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_9_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_10_INPUTS(BubblesMask=0...
Compiling module xil_defaultlib.help2
Compiling module xil_defaultlib.OR_GATE_4_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_11_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.help1
Compiling module xil_defaultlib.yingbuxian
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=5)
Compiling module xil_defaultlib.Demultiplexer_32
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_sb(NrOfBits=3...
Compiling module xil_defaultlib.Multiplexer_bus_32(NrOfBits=32)
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=12)
Compiling module xil_defaultlib.Bit_Extender_12_32_SIGN
Compiling module xil_defaultlib.Shifter_32_bit
Compiling module xil_defaultlib.Multiplexer_bus_16(NrOfBits=32)
Compiling module xil_defaultlib.Comparator(NrOfBits=32)
Compiling module xil_defaultlib.XOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.NOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.OR_GATE_BUS(BubblesMask=0,NrOfBi...
Compiling module xil_defaultlib.Subtractor(ExtendedBits=33,NrOfB...
Compiling module xil_defaultlib.AND_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.Multiplexer_16
Compiling module xil_defaultlib.Adder(ExtendedBits=33,NrOfBits=3...
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Unsigned_cmp
Compiling module xil_defaultlib.Bit_Extender_20_32_SIGN
Compiling module xil_defaultlib.Bit_Extender_2_5_SIGN
Compiling module xil_defaultlib.Multiplexer_bus_4(NrOfBits=4)
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=4)
Compiling module xil_defaultlib.Decoder_16
Compiling module xil_defaultlib.RAM_a3
Compiling module xil_defaultlib.RAM_a2
Compiling module xil_defaultlib.OR_GATE(BubblesMask=0)
Compiling module xil_defaultlib.RAM_a1
Compiling module xil_defaultlib.RAM_a4
Compiling module xil_defaultlib.MIPS_RAM
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP(NrOfBits=1)
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP
Compiling module xil_defaultlib.divider(N=50)
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.single_cycle_cpu
Compiling module xil_defaultlib.simforcpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot simforcpu_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1019.133 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simforcpu_behav -key {Behavioral:sim_1:Functional:simforcpu} -tclbatch {simforcpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source simforcpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simforcpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1019.133 ; gain = 0.000
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simforcpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simforcpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_5_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_5_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_6_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_6_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_9_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_9_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_12_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_12_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_20_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_20_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_2_5_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_2_5_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Decoder_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Demultiplexer_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Demultiplexer_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/MIPS_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOT_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOT_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_11_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_11_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_4_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_4_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_sb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_sb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/ROM_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Shifter_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/Unsigned_cmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unsigned_cmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/XOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/help1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module help1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/help2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module help2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_cpu
INFO: [VRFC 10-2458] undeclared symbol Go, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:78]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/yingbuxian.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yingbuxian
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sim_1/new/simforcpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simforcpu
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1019.133 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xelab -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simforcpu_behav xil_defaultlib.simforcpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simforcpu_behav xil_defaultlib.simforcpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=32)
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_PC
Compiling module xil_defaultlib.ROM_ROM
Compiling module xil_defaultlib.AND_GATE
Compiling module xil_defaultlib.NOT_GATE
Compiling module xil_defaultlib.AND_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_6_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_5_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_10_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_9_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_10_INPUTS(BubblesMask=0...
Compiling module xil_defaultlib.help2
Compiling module xil_defaultlib.OR_GATE_4_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_11_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.help1
Compiling module xil_defaultlib.yingbuxian
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=5)
Compiling module xil_defaultlib.Demultiplexer_32
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_sb(NrOfBits=3...
Compiling module xil_defaultlib.Multiplexer_bus_32(NrOfBits=32)
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=12)
Compiling module xil_defaultlib.Bit_Extender_12_32_SIGN
Compiling module xil_defaultlib.Shifter_32_bit
Compiling module xil_defaultlib.Multiplexer_bus_16(NrOfBits=32)
Compiling module xil_defaultlib.Comparator(NrOfBits=32)
Compiling module xil_defaultlib.XOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.NOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.OR_GATE_BUS(BubblesMask=0,NrOfBi...
Compiling module xil_defaultlib.Subtractor(ExtendedBits=33,NrOfB...
Compiling module xil_defaultlib.AND_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.Multiplexer_16
Compiling module xil_defaultlib.Adder(ExtendedBits=33,NrOfBits=3...
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Unsigned_cmp
Compiling module xil_defaultlib.Bit_Extender_20_32_SIGN
Compiling module xil_defaultlib.Bit_Extender_2_5_SIGN
Compiling module xil_defaultlib.Multiplexer_bus_4(NrOfBits=4)
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=4)
Compiling module xil_defaultlib.Decoder_16
Compiling module xil_defaultlib.RAM_a3
Compiling module xil_defaultlib.RAM_a2
Compiling module xil_defaultlib.OR_GATE(BubblesMask=0)
Compiling module xil_defaultlib.RAM_a1
Compiling module xil_defaultlib.RAM_a4
Compiling module xil_defaultlib.MIPS_RAM
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP(NrOfBits=1)
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP
Compiling module xil_defaultlib.divider(N=50)
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.single_cycle_cpu
Compiling module xil_defaultlib.simforcpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot simforcpu_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1019.133 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simforcpu_behav -key {Behavioral:sim_1:Functional:simforcpu} -tclbatch {simforcpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source simforcpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simforcpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1019.133 ; gain = 0.000
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top TestALU [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestALU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOT_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOT_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Shifter_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/XOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sim_1/new/TestALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestALU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xelab -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestALU_behav xil_defaultlib.TestALU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestALU_behav xil_defaultlib.TestALU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'AluOP' [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sim_1/new/TestALU.v:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Shifter_32_bit
Compiling module xil_defaultlib.Multiplexer_bus_16(NrOfBits=32)
Compiling module xil_defaultlib.Comparator(NrOfBits=32)
Compiling module xil_defaultlib.XOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.NOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.OR_GATE_BUS(BubblesMask=0,NrOfBi...
Compiling module xil_defaultlib.Subtractor(ExtendedBits=33,NrOfB...
Compiling module xil_defaultlib.AND_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.Multiplexer_16
Compiling module xil_defaultlib.Adder(ExtendedBits=33,NrOfBits=3...
Compiling module xil_defaultlib.NOT_GATE
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.TestALU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestALU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestALU_behav -key {Behavioral:sim_1:Functional:TestALU} -tclbatch {TestALU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source TestALU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestALU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1019.133 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top simforcpu [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simforcpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simforcpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_5_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_5_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_6_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_6_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_9_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_9_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_12_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_12_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_20_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_20_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_2_5_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_2_5_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Decoder_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Demultiplexer_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Demultiplexer_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/MIPS_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOT_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOT_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_11_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_11_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_4_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_4_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_sb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_sb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/ROM_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Shifter_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/Unsigned_cmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unsigned_cmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/XOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/help1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module help1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/help2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module help2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_cpu
INFO: [VRFC 10-2458] undeclared symbol Go, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:78]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/yingbuxian.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yingbuxian
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sim_1/new/simforcpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simforcpu
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1019.133 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xelab -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simforcpu_behav xil_defaultlib.simforcpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simforcpu_behav xil_defaultlib.simforcpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=32)
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_PC
Compiling module xil_defaultlib.ROM_ROM
Compiling module xil_defaultlib.AND_GATE
Compiling module xil_defaultlib.NOT_GATE
Compiling module xil_defaultlib.AND_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_6_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_5_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_10_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_9_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_10_INPUTS(BubblesMask=0...
Compiling module xil_defaultlib.help2
Compiling module xil_defaultlib.OR_GATE_4_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_11_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.help1
Compiling module xil_defaultlib.yingbuxian
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=5)
Compiling module xil_defaultlib.Demultiplexer_32
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_sb(NrOfBits=3...
Compiling module xil_defaultlib.Multiplexer_bus_32(NrOfBits=32)
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=12)
Compiling module xil_defaultlib.Bit_Extender_12_32_SIGN
Compiling module xil_defaultlib.Shifter_32_bit
Compiling module xil_defaultlib.Multiplexer_bus_16(NrOfBits=32)
Compiling module xil_defaultlib.Comparator(NrOfBits=32)
Compiling module xil_defaultlib.XOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.NOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.OR_GATE_BUS(BubblesMask=0,NrOfBi...
Compiling module xil_defaultlib.Subtractor(ExtendedBits=33,NrOfB...
Compiling module xil_defaultlib.AND_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.Multiplexer_16
Compiling module xil_defaultlib.Adder(ExtendedBits=33,NrOfBits=3...
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Unsigned_cmp
Compiling module xil_defaultlib.Bit_Extender_20_32_SIGN
Compiling module xil_defaultlib.Bit_Extender_2_5_SIGN
Compiling module xil_defaultlib.Multiplexer_bus_4(NrOfBits=4)
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=4)
Compiling module xil_defaultlib.Decoder_16
Compiling module xil_defaultlib.RAM_a3
Compiling module xil_defaultlib.RAM_a2
Compiling module xil_defaultlib.OR_GATE(BubblesMask=0)
Compiling module xil_defaultlib.RAM_a1
Compiling module xil_defaultlib.RAM_a4
Compiling module xil_defaultlib.MIPS_RAM
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP(NrOfBits=1)
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP
Compiling module xil_defaultlib.divider(N=50)
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.single_cycle_cpu
Compiling module xil_defaultlib.simforcpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot simforcpu_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1019.133 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simforcpu_behav -key {Behavioral:sim_1:Functional:simforcpu} -tclbatch {simforcpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source simforcpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simforcpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 1019.133 ; gain = 0.000
run 10 us
run 10 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Sep 12 14:54:36 2022] Launched synth_1...
Run output will be captured here: D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.runs/synth_1/runme.log
[Mon Sep 12 14:54:36 2022] Launched impl_1...
Run output will be captured here: D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Sep 12 14:56:48 2022] Launched synth_1...
Run output will be captured here: D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.runs/synth_1/runme.log
[Mon Sep 12 14:56:48 2022] Launched impl_1...
Run output will be captured here: D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1036.438 ; gain = 8.832
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292746366A
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2597.453 ; gain = 1561.016
set_property PROGRAM.FILE {D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.runs/impl_1/single_cycle_cpu.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.runs/impl_1/single_cycle_cpu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Mon Sep 12 15:05:58 2022] Launched impl_1...
Run output will be captured here: D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.runs/impl_1/single_cycle_cpu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Sep 12 15:09:06 2022] Launched synth_1...
Run output will be captured here: D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.runs/synth_1/runme.log
[Mon Sep 12 15:09:06 2022] Launched impl_1...
Run output will be captured here: D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2658.773 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292746366A
set_property PROGRAM.FILE {D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.runs/impl_1/single_cycle_cpu.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.runs/impl_1/single_cycle_cpu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simforcpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simforcpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_5_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_5_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_6_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_6_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_9_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_9_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_12_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_12_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_20_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_20_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_2_5_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_2_5_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Decoder_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Demultiplexer_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Demultiplexer_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/MIPS_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOT_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOT_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_11_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_11_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_4_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_4_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_sb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_sb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/ROM_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Shifter_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/Unsigned_cmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unsigned_cmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/XOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/help1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module help1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/help2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module help2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_cpu
INFO: [VRFC 10-2458] undeclared symbol Go, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:79]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/yingbuxian.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yingbuxian
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sim_1/new/simforcpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simforcpu
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2658.773 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xelab -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simforcpu_behav xil_defaultlib.simforcpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simforcpu_behav xil_defaultlib.simforcpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2922] 'single_cycle_cpu' expects 5 arguments [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sim_1/new/simforcpu.v:42]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2658.773 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simforcpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simforcpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_5_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_5_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_6_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_6_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_9_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_9_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_12_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_12_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_20_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_20_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_2_5_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_2_5_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Decoder_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Demultiplexer_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Demultiplexer_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/MIPS_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOT_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOT_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_11_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_11_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_4_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_4_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_sb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_sb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/ROM_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Shifter_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/Unsigned_cmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unsigned_cmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/XOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/help1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module help1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/help2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module help2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_cpu
INFO: [VRFC 10-2458] undeclared symbol Go, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:78]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/yingbuxian.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yingbuxian
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sim_1/new/simforcpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simforcpu
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2658.773 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xelab -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simforcpu_behav xil_defaultlib.simforcpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simforcpu_behav xil_defaultlib.simforcpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=32)
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_PC
Compiling module xil_defaultlib.ROM_ROM
Compiling module xil_defaultlib.AND_GATE
Compiling module xil_defaultlib.NOT_GATE
Compiling module xil_defaultlib.AND_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_6_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_5_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_10_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_9_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_10_INPUTS(BubblesMask=0...
Compiling module xil_defaultlib.help2
Compiling module xil_defaultlib.OR_GATE_4_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_11_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.help1
Compiling module xil_defaultlib.yingbuxian
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=5)
Compiling module xil_defaultlib.Demultiplexer_32
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_sb(NrOfBits=3...
Compiling module xil_defaultlib.Multiplexer_bus_32(NrOfBits=32)
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=12)
Compiling module xil_defaultlib.Bit_Extender_12_32_SIGN
Compiling module xil_defaultlib.Shifter_32_bit
Compiling module xil_defaultlib.Multiplexer_bus_16(NrOfBits=32)
Compiling module xil_defaultlib.Comparator(NrOfBits=32)
Compiling module xil_defaultlib.XOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.NOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.OR_GATE_BUS(BubblesMask=0,NrOfBi...
Compiling module xil_defaultlib.Subtractor(ExtendedBits=33,NrOfB...
Compiling module xil_defaultlib.AND_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.Multiplexer_16
Compiling module xil_defaultlib.Adder(ExtendedBits=33,NrOfBits=3...
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Unsigned_cmp
Compiling module xil_defaultlib.Bit_Extender_20_32_SIGN
Compiling module xil_defaultlib.Bit_Extender_2_5_SIGN
Compiling module xil_defaultlib.Multiplexer_bus_4(NrOfBits=4)
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=4)
Compiling module xil_defaultlib.Decoder_16
Compiling module xil_defaultlib.RAM_a3
Compiling module xil_defaultlib.RAM_a2
Compiling module xil_defaultlib.OR_GATE(BubblesMask=0)
Compiling module xil_defaultlib.RAM_a1
Compiling module xil_defaultlib.RAM_a4
Compiling module xil_defaultlib.MIPS_RAM
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP(NrOfBits=1)
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP
Compiling module xil_defaultlib.divider(N=50)
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.single_cycle_cpu
Compiling module xil_defaultlib.simforcpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot simforcpu_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2658.773 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simforcpu_behav -key {Behavioral:sim_1:Functional:simforcpu} -tclbatch {simforcpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source simforcpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simforcpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 2676.148 ; gain = 17.375
run 10 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Sep 12 15:16:58 2022] Launched synth_1...
Run output will be captured here: D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.runs/synth_1/runme.log
[Mon Sep 12 15:16:58 2022] Launched impl_1...
Run output will be captured here: D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Sep 12 15:20:16 2022] Launched synth_1...
Run output will be captured here: D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.runs/synth_1/runme.log
[Mon Sep 12 15:20:16 2022] Launched impl_1...
Run output will be captured here: D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2681.277 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292746366A
set_property PROGRAM.FILE {D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.runs/impl_1/single_cycle_cpu.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.runs/impl_1/single_cycle_cpu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Sep 12 15:24:24 2022] Launched synth_1...
Run output will be captured here: D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.runs/synth_1/runme.log
[Mon Sep 12 15:24:24 2022] Launched impl_1...
Run output will be captured here: D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.runs/impl_1/single_cycle_cpu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simforcpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simforcpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_5_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_5_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_6_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_6_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_9_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_9_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_12_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_12_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_20_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_20_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_2_5_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_2_5_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Decoder_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Demultiplexer_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Demultiplexer_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/MIPS_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOT_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOT_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_11_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_11_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_4_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_4_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_sb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_sb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/ROM_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Shifter_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/Unsigned_cmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unsigned_cmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/XOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/help1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module help1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/help2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module help2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_cpu
INFO: [VRFC 10-2458] undeclared symbol Go, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/yingbuxian.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yingbuxian
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sim_1/new/simforcpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simforcpu
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2681.277 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xelab -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simforcpu_behav xil_defaultlib.simforcpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simforcpu_behav xil_defaultlib.simforcpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2922] 'single_cycle_cpu' expects 5 arguments [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sim_1/new/simforcpu.v:42]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2681.277 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simforcpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simforcpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_5_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_5_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_6_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_6_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_9_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_9_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_12_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_12_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_20_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_20_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_2_5_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_2_5_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Decoder_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Demultiplexer_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Demultiplexer_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/MIPS_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOT_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOT_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_11_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_11_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_4_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_4_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_sb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_sb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/ROM_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Shifter_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/Unsigned_cmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unsigned_cmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/XOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/help1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module help1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/help2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module help2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_cpu
INFO: [VRFC 10-2458] undeclared symbol Go, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:80]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/yingbuxian.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yingbuxian
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sim_1/new/simforcpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simforcpu
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2681.277 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xelab -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simforcpu_behav xil_defaultlib.simforcpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simforcpu_behav xil_defaultlib.simforcpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=32)
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_PC
Compiling module xil_defaultlib.ROM_ROM
Compiling module xil_defaultlib.AND_GATE
Compiling module xil_defaultlib.NOT_GATE
Compiling module xil_defaultlib.AND_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_6_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_5_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_10_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_9_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_10_INPUTS(BubblesMask=0...
Compiling module xil_defaultlib.help2
Compiling module xil_defaultlib.OR_GATE_4_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_11_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.help1
Compiling module xil_defaultlib.yingbuxian
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=5)
Compiling module xil_defaultlib.Demultiplexer_32
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_sb(NrOfBits=3...
Compiling module xil_defaultlib.Multiplexer_bus_32(NrOfBits=32)
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=12)
Compiling module xil_defaultlib.Bit_Extender_12_32_SIGN
Compiling module xil_defaultlib.Shifter_32_bit
Compiling module xil_defaultlib.Multiplexer_bus_16(NrOfBits=32)
Compiling module xil_defaultlib.Comparator(NrOfBits=32)
Compiling module xil_defaultlib.XOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.NOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.OR_GATE_BUS(BubblesMask=0,NrOfBi...
Compiling module xil_defaultlib.Subtractor(ExtendedBits=33,NrOfB...
Compiling module xil_defaultlib.AND_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.Multiplexer_16
Compiling module xil_defaultlib.Adder(ExtendedBits=33,NrOfBits=3...
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Unsigned_cmp
Compiling module xil_defaultlib.Bit_Extender_20_32_SIGN
Compiling module xil_defaultlib.Bit_Extender_2_5_SIGN
Compiling module xil_defaultlib.Multiplexer_bus_4(NrOfBits=4)
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=4)
Compiling module xil_defaultlib.Decoder_16
Compiling module xil_defaultlib.RAM_a3
Compiling module xil_defaultlib.RAM_a2
Compiling module xil_defaultlib.OR_GATE(BubblesMask=0)
Compiling module xil_defaultlib.RAM_a1
Compiling module xil_defaultlib.RAM_a4
Compiling module xil_defaultlib.MIPS_RAM
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP(NrOfBits=1)
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.single_cycle_cpu
Compiling module xil_defaultlib.simforcpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot simforcpu_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2681.277 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simforcpu_behav -key {Behavioral:sim_1:Functional:simforcpu} -tclbatch {simforcpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source simforcpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simforcpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 2698.949 ; gain = 17.672
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simforcpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simforcpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_5_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_5_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_6_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_6_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_9_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_9_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_12_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_12_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_20_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_20_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_2_5_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_2_5_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Decoder_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Demultiplexer_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Demultiplexer_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/MIPS_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOT_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOT_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_11_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_11_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_4_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_4_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_sb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_sb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/ROM_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Shifter_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/Unsigned_cmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unsigned_cmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/XOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/help1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module help1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/help2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module help2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_cpu
INFO: [VRFC 10-2458] undeclared symbol Go, assumed default net type wire [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v:80]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/yingbuxian.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yingbuxian
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sim_1/new/simforcpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simforcpu
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2704.020 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xelab -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simforcpu_behav xil_defaultlib.simforcpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simforcpu_behav xil_defaultlib.simforcpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=32)
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_PC
Compiling module xil_defaultlib.ROM_ROM
Compiling module xil_defaultlib.AND_GATE
Compiling module xil_defaultlib.NOT_GATE
Compiling module xil_defaultlib.AND_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_6_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_5_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_10_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_9_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_10_INPUTS(BubblesMask=0...
Compiling module xil_defaultlib.help2
Compiling module xil_defaultlib.OR_GATE_4_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_11_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.help1
Compiling module xil_defaultlib.yingbuxian
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=5)
Compiling module xil_defaultlib.Demultiplexer_32
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_sb(NrOfBits=3...
Compiling module xil_defaultlib.Multiplexer_bus_32(NrOfBits=32)
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=12)
Compiling module xil_defaultlib.Bit_Extender_12_32_SIGN
Compiling module xil_defaultlib.Shifter_32_bit
Compiling module xil_defaultlib.Multiplexer_bus_16(NrOfBits=32)
Compiling module xil_defaultlib.Comparator(NrOfBits=32)
Compiling module xil_defaultlib.XOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.NOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.OR_GATE_BUS(BubblesMask=0,NrOfBi...
Compiling module xil_defaultlib.Subtractor(ExtendedBits=33,NrOfB...
Compiling module xil_defaultlib.AND_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.Multiplexer_16
Compiling module xil_defaultlib.Adder(ExtendedBits=33,NrOfBits=3...
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Unsigned_cmp
Compiling module xil_defaultlib.Bit_Extender_20_32_SIGN
Compiling module xil_defaultlib.Bit_Extender_2_5_SIGN
Compiling module xil_defaultlib.Multiplexer_bus_4(NrOfBits=4)
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=4)
Compiling module xil_defaultlib.Decoder_16
Compiling module xil_defaultlib.RAM_a3
Compiling module xil_defaultlib.RAM_a2
Compiling module xil_defaultlib.OR_GATE(BubblesMask=0)
Compiling module xil_defaultlib.RAM_a1
Compiling module xil_defaultlib.RAM_a4
Compiling module xil_defaultlib.MIPS_RAM
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP(NrOfBits=1)
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.single_cycle_cpu
Compiling module xil_defaultlib.simforcpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot simforcpu_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2704.020 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simforcpu_behav -key {Behavioral:sim_1:Functional:simforcpu} -tclbatch {simforcpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source simforcpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simforcpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 2707.973 ; gain = 3.953
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 100 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simforcpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simforcpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_5_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_5_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_6_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_6_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_9_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_9_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_12_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_12_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_20_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_20_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_2_5_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_2_5_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Decoder_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Demultiplexer_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Demultiplexer_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/MIPS_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOT_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOT_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_11_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_11_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_4_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_4_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_sb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_sb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/ROM_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Shifter_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/Unsigned_cmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unsigned_cmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/XOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/help1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module help1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/help2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module help2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/yingbuxian.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yingbuxian
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sim_1/new/simforcpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simforcpu
WARNING: [VRFC 10-3248] data object 'rst' is already declared [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sim_1/new/simforcpu.v:30]
WARNING: [VRFC 10-3703] second declaration of 'rst' ignored [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sim_1/new/simforcpu.v:30]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2730.605 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xelab -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simforcpu_behav xil_defaultlib.simforcpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simforcpu_behav xil_defaultlib.simforcpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'rst' is not permitted [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sim_1/new/simforcpu.v:42]
ERROR: [VRFC 10-2922] 'single_cycle_cpu' expects 23 arguments [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sim_1/new/simforcpu.v:42]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2730.605 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simforcpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simforcpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_5_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_5_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_6_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_6_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_9_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_9_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_12_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_12_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_20_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_20_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_2_5_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_2_5_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Decoder_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Demultiplexer_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Demultiplexer_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/MIPS_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOT_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOT_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_11_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_11_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_4_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_4_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_sb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_sb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/ROM_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Shifter_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/Unsigned_cmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unsigned_cmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/XOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/help1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module help1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/help2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module help2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/yingbuxian.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yingbuxian
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sim_1/new/simforcpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simforcpu
WARNING: [VRFC 10-3248] data object 'rst' is already declared [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sim_1/new/simforcpu.v:30]
WARNING: [VRFC 10-3703] second declaration of 'rst' ignored [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sim_1/new/simforcpu.v:30]
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2730.605 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xelab -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simforcpu_behav xil_defaultlib.simforcpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simforcpu_behav xil_defaultlib.simforcpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=32)
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_PC
Compiling module xil_defaultlib.ROM_ROM
Compiling module xil_defaultlib.AND_GATE
Compiling module xil_defaultlib.NOT_GATE
Compiling module xil_defaultlib.AND_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_6_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_5_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_10_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_9_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_10_INPUTS(BubblesMask=0...
Compiling module xil_defaultlib.help2
Compiling module xil_defaultlib.OR_GATE_4_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_11_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.help1
Compiling module xil_defaultlib.yingbuxian
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=5)
Compiling module xil_defaultlib.Demultiplexer_32
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_sb(NrOfBits=3...
Compiling module xil_defaultlib.Multiplexer_bus_32(NrOfBits=32)
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=12)
Compiling module xil_defaultlib.Bit_Extender_12_32_SIGN
Compiling module xil_defaultlib.Shifter_32_bit
Compiling module xil_defaultlib.Multiplexer_bus_16(NrOfBits=32)
Compiling module xil_defaultlib.Comparator(NrOfBits=32)
Compiling module xil_defaultlib.XOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.NOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.OR_GATE_BUS(BubblesMask=0,NrOfBi...
Compiling module xil_defaultlib.Subtractor(ExtendedBits=33,NrOfB...
Compiling module xil_defaultlib.AND_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.Multiplexer_16
Compiling module xil_defaultlib.Adder(ExtendedBits=33,NrOfBits=3...
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Unsigned_cmp
Compiling module xil_defaultlib.Bit_Extender_20_32_SIGN
Compiling module xil_defaultlib.Bit_Extender_2_5_SIGN
Compiling module xil_defaultlib.Multiplexer_bus_4(NrOfBits=4)
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=4)
Compiling module xil_defaultlib.Decoder_16
Compiling module xil_defaultlib.RAM_a3
Compiling module xil_defaultlib.RAM_a2
Compiling module xil_defaultlib.OR_GATE(BubblesMask=0)
Compiling module xil_defaultlib.RAM_a1
Compiling module xil_defaultlib.RAM_a4
Compiling module xil_defaultlib.MIPS_RAM
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP(NrOfBits=1)
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.single_cycle_cpu
Compiling module xil_defaultlib.simforcpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot simforcpu_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2730.605 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simforcpu_behav -key {Behavioral:sim_1:Functional:simforcpu} -tclbatch {simforcpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source simforcpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simforcpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 2740.977 ; gain = 10.371
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simforcpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simforcpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_5_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_5_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_6_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_6_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_9_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_9_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_12_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_12_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_20_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_20_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_2_5_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_2_5_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Decoder_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Demultiplexer_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Demultiplexer_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/MIPS_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOT_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOT_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_11_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_11_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_4_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_4_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_sb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_sb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/ROM_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Shifter_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/Unsigned_cmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unsigned_cmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/XOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/help1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module help1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/help2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module help2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/yingbuxian.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yingbuxian
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sim_1/new/simforcpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simforcpu
WARNING: [VRFC 10-3248] data object 'rst' is already declared [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sim_1/new/simforcpu.v:30]
WARNING: [VRFC 10-3703] second declaration of 'rst' ignored [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sim_1/new/simforcpu.v:30]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2740.977 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xelab -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simforcpu_behav xil_defaultlib.simforcpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simforcpu_behav xil_defaultlib.simforcpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=32)
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_PC
Compiling module xil_defaultlib.ROM_ROM
Compiling module xil_defaultlib.AND_GATE
Compiling module xil_defaultlib.NOT_GATE
Compiling module xil_defaultlib.AND_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_6_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_5_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_10_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_9_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_10_INPUTS(BubblesMask=0...
Compiling module xil_defaultlib.help2
Compiling module xil_defaultlib.OR_GATE_4_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_11_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.help1
Compiling module xil_defaultlib.yingbuxian
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=5)
Compiling module xil_defaultlib.Demultiplexer_32
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_sb(NrOfBits=3...
Compiling module xil_defaultlib.Multiplexer_bus_32(NrOfBits=32)
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=12)
Compiling module xil_defaultlib.Bit_Extender_12_32_SIGN
Compiling module xil_defaultlib.Shifter_32_bit
Compiling module xil_defaultlib.Multiplexer_bus_16(NrOfBits=32)
Compiling module xil_defaultlib.Comparator(NrOfBits=32)
Compiling module xil_defaultlib.XOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.NOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.OR_GATE_BUS(BubblesMask=0,NrOfBi...
Compiling module xil_defaultlib.Subtractor(ExtendedBits=33,NrOfB...
Compiling module xil_defaultlib.AND_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.Multiplexer_16
Compiling module xil_defaultlib.Adder(ExtendedBits=33,NrOfBits=3...
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Unsigned_cmp
Compiling module xil_defaultlib.Bit_Extender_20_32_SIGN
Compiling module xil_defaultlib.Bit_Extender_2_5_SIGN
Compiling module xil_defaultlib.Multiplexer_bus_4(NrOfBits=4)
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=4)
Compiling module xil_defaultlib.Decoder_16
Compiling module xil_defaultlib.RAM_a3
Compiling module xil_defaultlib.RAM_a2
Compiling module xil_defaultlib.OR_GATE(BubblesMask=0)
Compiling module xil_defaultlib.RAM_a1
Compiling module xil_defaultlib.RAM_a4
Compiling module xil_defaultlib.MIPS_RAM
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP(NrOfBits=1)
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.single_cycle_cpu
Compiling module xil_defaultlib.simforcpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot simforcpu_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2740.977 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simforcpu_behav -key {Behavioral:sim_1:Functional:simforcpu} -tclbatch {simforcpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source simforcpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2753.805 ; gain = 12.828
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simforcpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 2753.805 ; gain = 12.828
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simforcpu' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simforcpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_5_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_5_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_6_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_6_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_9_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_9_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/AND_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_12_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_12_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_20_32_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_20_32_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/wiring/Bit_Extender_2_5_SIGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bit_Extender_2_5_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Decoder_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Demultiplexer_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Demultiplexer_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/MIPS_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/plexers/Multiplexer_bus_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_bus_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/NOT_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOT_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_10_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_10_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_11_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_11_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_4_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_4_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_7_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_7_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_8_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_8_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/OR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/RAM_a4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_a4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/REGISTER_FLIP_FLOP_sb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER_FLIP_FLOP_sb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/memory/ROM_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Shifter_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/arithmetic/Subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/Unsigned_cmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unsigned_cmp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/gates/XOR_GATE_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR_GATE_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/mips_cpu/mips_cpu.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/help1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module help1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/help2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module help2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/verilog/circuit/yingbuxian.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yingbuxian
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sim_1/new/simforcpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simforcpu
WARNING: [VRFC 10-3248] data object 'rst' is already declared [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sim_1/new/simforcpu.v:30]
WARNING: [VRFC 10-3703] second declaration of 'rst' ignored [D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.srcs/sim_1/new/simforcpu.v:30]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2753.805 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
"xelab -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simforcpu_behav xil_defaultlib.simforcpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 87719fcd7e2e4e97909baffc128bd49e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simforcpu_behav xil_defaultlib.simforcpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=32)
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_PC
Compiling module xil_defaultlib.ROM_ROM
Compiling module xil_defaultlib.AND_GATE
Compiling module xil_defaultlib.NOT_GATE
Compiling module xil_defaultlib.AND_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_6_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_5_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_10_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_7_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_9_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.AND_GATE_10_INPUTS(BubblesMask=0...
Compiling module xil_defaultlib.help2
Compiling module xil_defaultlib.OR_GATE_4_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_8_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.OR_GATE_11_INPUTS(BubblesMask=0)
Compiling module xil_defaultlib.help1
Compiling module xil_defaultlib.yingbuxian
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=5)
Compiling module xil_defaultlib.Demultiplexer_32
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP_sb(NrOfBits=3...
Compiling module xil_defaultlib.Multiplexer_bus_32(NrOfBits=32)
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=12)
Compiling module xil_defaultlib.Bit_Extender_12_32_SIGN
Compiling module xil_defaultlib.Shifter_32_bit
Compiling module xil_defaultlib.Multiplexer_bus_16(NrOfBits=32)
Compiling module xil_defaultlib.Comparator(NrOfBits=32)
Compiling module xil_defaultlib.XOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.NOR_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.OR_GATE_BUS(BubblesMask=0,NrOfBi...
Compiling module xil_defaultlib.Subtractor(ExtendedBits=33,NrOfB...
Compiling module xil_defaultlib.AND_GATE_BUS(BubblesMask=0,NrOfB...
Compiling module xil_defaultlib.Multiplexer_16
Compiling module xil_defaultlib.Adder(ExtendedBits=33,NrOfBits=3...
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Unsigned_cmp
Compiling module xil_defaultlib.Bit_Extender_20_32_SIGN
Compiling module xil_defaultlib.Bit_Extender_2_5_SIGN
Compiling module xil_defaultlib.Multiplexer_bus_4(NrOfBits=4)
Compiling module xil_defaultlib.Multiplexer_bus_2(NrOfBits=4)
Compiling module xil_defaultlib.Decoder_16
Compiling module xil_defaultlib.RAM_a3
Compiling module xil_defaultlib.RAM_a2
Compiling module xil_defaultlib.OR_GATE(BubblesMask=0)
Compiling module xil_defaultlib.RAM_a1
Compiling module xil_defaultlib.RAM_a4
Compiling module xil_defaultlib.MIPS_RAM
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP(NrOfBits=1)
Compiling module xil_defaultlib.REGISTER_FLIP_FLOP
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.single_cycle_cpu
Compiling module xil_defaultlib.simforcpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot simforcpu_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2753.805 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simforcpu_behav -key {Behavioral:sim_1:Functional:simforcpu} -tclbatch {simforcpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source simforcpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simforcpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 2764.664 ; gain = 10.859
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Sep 12 16:04:01 2022] Launched synth_1...
Run output will be captured here: D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.runs/synth_1/runme.log
[Mon Sep 12 16:04:01 2022] Launched impl_1...
Run output will be captured here: D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2764.664 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292746366A
set_property PROGRAM.FILE {D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.runs/impl_1/single_cycle_cpu.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.runs/impl_1/single_cycle_cpu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Sep 12 16:08:29 2022] Launched synth_1...
Run output will be captured here: D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.runs/synth_1/runme.log
[Mon Sep 12 16:08:29 2022] Launched impl_1...
Run output will be captured here: D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2764.664 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292746366A
set_property PROGRAM.FILE {D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.runs/impl_1/single_cycle_cpu.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.runs/impl_1/single_cycle_cpu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Sep 12 16:33:15 2022] Launched synth_1...
Run output will be captured here: D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.runs/synth_1/runme.log
[Mon Sep 12 16:33:15 2022] Launched impl_1...
Run output will be captured here: D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2782.066 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292746366A
set_property PROGRAM.FILE {D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.runs/impl_1/single_cycle_cpu.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/QQ/QQmsg/2849458605/FileRecv/Single_cycle_CPU/single_cycle_cpu.runs/impl_1/single_cycle_cpu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Sep 12 16:37:33 2022...
