// Seed: 1729484449
module module_0 #(
    parameter id_2 = 32'd82
) (
    input tri1 id_0,
    output supply1 id_1,
    input wire _id_2,
    input wor id_3,
    output tri1 id_4,
    output wand id_5,
    output uwire id_6,
    input tri1 id_7,
    input supply0 id_8,
    output wor id_9
);
  final begin : LABEL_0
    if (-1) deassign id_9;
  end
  assign id_4 = -1;
  assign module_1.id_5 = 0;
  wire [1 'b0 : -1 'b0] id_11, id_12, id_13;
  wire [1 : !  id_2] id_14;
endmodule
module module_1 #(
    parameter id_3 = 32'd17,
    parameter id_9 = 32'd12
) (
    input supply1 id_0,
    output supply1 id_1,
    output uwire id_2,
    input tri _id_3,
    input supply1 id_4,
    input wor id_5,
    input supply1 id_6
);
  logic [7:0] id_8;
  ;
  assign id_8[1] = id_8;
  localparam id_9 = 1;
  module_0 modCall_1 (
      id_6,
      id_2,
      id_9,
      id_0,
      id_1,
      id_1,
      id_1,
      id_6,
      id_4,
      id_1
  );
  wire id_10;
  logic [1 : -1 'b0] id_11;
  ;
  logic [1 : id_3] id_12 = id_9, id_13, id_14;
  assign id_8[id_9-""] = id_3;
endmodule
