{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun May  6 08:32:51 2012 " "Info: Processing started: Sun May  6 08:32:51 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ifv -c ifv " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ifv -c ifv" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram.vhd 4 2 " "Info: Found 4 design units, including 2 entities, in source file sdram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdram_input_efifo_module-europa " "Info: Found design unit 1: sdram_input_efifo_module-europa" {  } { { "sdram.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/sdram.vhd" 45 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sdram-europa " "Info: Found design unit 2: sdram-europa" {  } { { "sdram.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/sdram.vhd" 193 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 sdram_input_efifo_module " "Info: Found entity 1: sdram_input_efifo_module" {  } { { "sdram.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/sdram.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 sdram " "Info: Found entity 2: sdram" {  } { { "sdram.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/sdram.vhd" 164 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_uart.vhd 14 7 " "Info: Found 14 design units, including 7 entities, in source file jtag_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jtag_uart_log_module-europa " "Info: Found design unit 1: jtag_uart_log_module-europa" {  } { { "jtag_uart.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/jtag_uart.vhd" 40 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 jtag_uart_sim_scfifo_w-europa " "Info: Found design unit 2: jtag_uart_sim_scfifo_w-europa" {  } { { "jtag_uart.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/jtag_uart.vhd" 237 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 jtag_uart_scfifo_w-europa " "Info: Found design unit 3: jtag_uart_scfifo_w-europa" {  } { { "jtag_uart.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/jtag_uart.vhd" 310 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 jtag_uart_drom_module-europa " "Info: Found design unit 4: jtag_uart_drom_module-europa" {  } { { "jtag_uart.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/jtag_uart.vhd" 449 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 jtag_uart_sim_scfifo_r-europa " "Info: Found design unit 5: jtag_uart_sim_scfifo_r-europa" {  } { { "jtag_uart.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/jtag_uart.vhd" 835 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 jtag_uart_scfifo_r-europa " "Info: Found design unit 6: jtag_uart_scfifo_r-europa" {  } { { "jtag_uart.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/jtag_uart.vhd" 952 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 jtag_uart-europa " "Info: Found design unit 7: jtag_uart-europa" {  } { { "jtag_uart.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/jtag_uart.vhd" 1098 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 jtag_uart_log_module " "Info: Found entity 1: jtag_uart_log_module" {  } { { "jtag_uart.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/jtag_uart.vhd" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 jtag_uart_sim_scfifo_w " "Info: Found entity 2: jtag_uart_sim_scfifo_w" {  } { { "jtag_uart.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/jtag_uart.vhd" 221 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "3 jtag_uart_scfifo_w " "Info: Found entity 3: jtag_uart_scfifo_w" {  } { { "jtag_uart.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/jtag_uart.vhd" 292 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "4 jtag_uart_drom_module " "Info: Found entity 4: jtag_uart_drom_module" {  } { { "jtag_uart.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/jtag_uart.vhd" 430 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "5 jtag_uart_sim_scfifo_r " "Info: Found entity 5: jtag_uart_sim_scfifo_r" {  } { { "jtag_uart.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/jtag_uart.vhd" 819 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "6 jtag_uart_scfifo_r " "Info: Found entity 6: jtag_uart_scfifo_r" {  } { { "jtag_uart.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/jtag_uart.vhd" 933 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "7 jtag_uart " "Info: Found entity 7: jtag_uart" {  } { { "jtag_uart.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/jtag_uart.vhd" 1075 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "auto_dissolve nios.vhd(74) " "Warning (10335): Unrecognized synthesis attribute \"auto_dissolve\" at nios.vhd(74)" {  } { { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 74 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "auto_dissolve nios.vhd(478) " "Warning (10335): Unrecognized synthesis attribute \"auto_dissolve\" at nios.vhd(478)" {  } { { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 478 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "auto_dissolve nios.vhd(652) " "Warning (10335): Unrecognized synthesis attribute \"auto_dissolve\" at nios.vhd(652)" {  } { { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 652 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "auto_dissolve nios.vhd(852) " "Warning (10335): Unrecognized synthesis attribute \"auto_dissolve\" at nios.vhd(852)" {  } { { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 852 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "auto_dissolve nios.vhd(1877) " "Warning (10335): Unrecognized synthesis attribute \"auto_dissolve\" at nios.vhd(1877)" {  } { { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 1877 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios.vhd 18 9 " "Info: Found 18 design units, including 9 entities, in source file nios.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_jtag_debug_module_arbitrator-europa " "Info: Found design unit 1: cpu_jtag_debug_module_arbitrator-europa" {  } { { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 78 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 cpu_data_master_arbitrator-europa " "Info: Found design unit 2: cpu_data_master_arbitrator-europa" {  } { { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 482 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 cpu_instruction_master_arbitrator-europa " "Info: Found design unit 3: cpu_instruction_master_arbitrator-europa" {  } { { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 656 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 jtag_uart_avalon_jtag_slave_arbitrator-europa " "Info: Found design unit 4: jtag_uart_avalon_jtag_slave_arbitrator-europa" {  } { { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 856 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 rdv_fifo_for_cpu_data_master_to_sdram_s1_module-europa " "Info: Found design unit 5: rdv_fifo_for_cpu_data_master_to_sdram_s1_module-europa" {  } { { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 1102 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module-europa " "Info: Found design unit 6: rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module-europa" {  } { { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 1476 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 sdram_s1_arbitrator-europa " "Info: Found design unit 7: sdram_s1_arbitrator-europa" {  } { { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 1881 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 nios_reset_clk_domain_synch_module-europa " "Info: Found design unit 8: nios_reset_clk_domain_synch_module-europa" {  } { { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 2360 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 nios-europa " "Info: Found design unit 9: nios-europa" {  } { { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 2429 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 cpu_jtag_debug_module_arbitrator " "Info: Found entity 1: cpu_jtag_debug_module_arbitrator" {  } { { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 34 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 cpu_data_master_arbitrator " "Info: Found entity 2: cpu_data_master_arbitrator" {  } { { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 434 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "3 cpu_instruction_master_arbitrator " "Info: Found entity 3: cpu_instruction_master_arbitrator" {  } { { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 623 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "4 jtag_uart_avalon_jtag_slave_arbitrator " "Info: Found entity 4: jtag_uart_avalon_jtag_slave_arbitrator" {  } { { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 817 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "5 rdv_fifo_for_cpu_data_master_to_sdram_s1_module " "Info: Found entity 5: rdv_fifo_for_cpu_data_master_to_sdram_s1_module" {  } { { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 1082 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "6 rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module " "Info: Found entity 6: rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module" {  } { { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 1456 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "7 sdram_s1_arbitrator " "Info: Found entity 7: sdram_s1_arbitrator" {  } { { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 1833 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "8 nios_reset_clk_domain_synch_module " "Info: Found entity 8: nios_reset_clk_domain_synch_module" {  } { { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 2347 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "9 nios " "Info: Found entity 9: nios" {  } { { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 2409 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 46 23 " "Info: Found 46 design units, including 23 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_rf_module-europa " "Info: Found design unit 1: cpu_rf_module-europa" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 cpu_nios2_oci_debug-europa " "Info: Found design unit 2: cpu_nios2_oci_debug-europa" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 194 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 cpu_ociram_lpm_dram_bdp_component_module-europa " "Info: Found design unit 3: cpu_ociram_lpm_dram_bdp_component_module-europa" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 312 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 cpu_nios2_ocimem-europa " "Info: Found design unit 4: cpu_nios2_ocimem-europa" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 450 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 cpu_nios2_avalon_reg-europa " "Info: Found design unit 5: cpu_nios2_avalon_reg-europa" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 611 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 cpu_nios2_oci_break-europa " "Info: Found design unit 6: cpu_nios2_oci_break-europa" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 727 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 cpu_nios2_oci_xbrk-europa " "Info: Found design unit 7: cpu_nios2_oci_xbrk-europa" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 1198 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 cpu_nios2_oci_match_paired-europa " "Info: Found design unit 8: cpu_nios2_oci_match_paired-europa" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 1395 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 cpu_nios2_oci_match_single-europa " "Info: Found design unit 9: cpu_nios2_oci_match_single-europa" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 1434 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 cpu_nios2_oci_dbrk-europa " "Info: Found design unit 10: cpu_nios2_oci_dbrk-europa" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 1499 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 cpu_nios2_oci_itrace-europa " "Info: Found design unit 11: cpu_nios2_oci_itrace-europa" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 1731 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 cpu_nios2_oci_td_mode-europa " "Info: Found design unit 12: cpu_nios2_oci_td_mode-europa" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 1924 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 cpu_nios2_oci_dtrace-europa " "Info: Found design unit 13: cpu_nios2_oci_dtrace-europa" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 2009 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 cpu_nios2_oci_compute_tm_count-europa " "Info: Found design unit 14: cpu_nios2_oci_compute_tm_count-europa" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 2107 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 cpu_nios2_oci_fifowp_inc-europa " "Info: Found design unit 15: cpu_nios2_oci_fifowp_inc-europa" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 2185 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 cpu_nios2_oci_fifocount_inc-europa " "Info: Found design unit 16: cpu_nios2_oci_fifocount_inc-europa" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 2234 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 cpu_nios2_oci_fifo-europa " "Info: Found design unit 17: cpu_nios2_oci_fifo-europa" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 2291 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 cpu_nios2_oci_pib-europa " "Info: Found design unit 18: cpu_nios2_oci_pib-europa" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 2736 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 cpu_traceram_lpm_dram_bdp_component_module-europa " "Info: Found design unit 19: cpu_traceram_lpm_dram_bdp_component_module-europa" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 2824 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 cpu_nios2_oci_im-europa " "Info: Found design unit 20: cpu_nios2_oci_im-europa" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 2959 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 cpu_nios2_performance_monitors-europa " "Info: Found design unit 21: cpu_nios2_performance_monitors-europa" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3102 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 cpu_nios2_oci-europa " "Info: Found design unit 22: cpu_nios2_oci-europa" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3158 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "23 cpu-europa " "Info: Found design unit 23: cpu-europa" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3969 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 cpu_rf_module " "Info: Found entity 1: cpu_rf_module" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 32 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 cpu_nios2_oci_debug " "Info: Found entity 2: cpu_nios2_oci_debug" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 165 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "3 cpu_ociram_lpm_dram_bdp_component_module " "Info: Found entity 3: cpu_ociram_lpm_dram_bdp_component_module" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 287 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "4 cpu_nios2_ocimem " "Info: Found entity 4: cpu_nios2_ocimem" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 425 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "5 cpu_nios2_avalon_reg " "Info: Found entity 5: cpu_nios2_avalon_reg" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 586 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "6 cpu_nios2_oci_break " "Info: Found entity 6: cpu_nios2_oci_break" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 679 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "7 cpu_nios2_oci_xbrk " "Info: Found entity 7: cpu_nios2_oci_xbrk" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 1168 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "8 cpu_nios2_oci_match_paired " "Info: Found entity 8: cpu_nios2_oci_match_paired" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 1379 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "9 cpu_nios2_oci_match_single " "Info: Found entity 9: cpu_nios2_oci_match_single" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 1419 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "10 cpu_nios2_oci_dbrk " "Info: Found entity 10: cpu_nios2_oci_dbrk" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 1458 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "11 cpu_nios2_oci_itrace " "Info: Found entity 11: cpu_nios2_oci_itrace" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 1709 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "12 cpu_nios2_oci_td_mode " "Info: Found entity 12: cpu_nios2_oci_td_mode" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 1913 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "13 cpu_nios2_oci_dtrace " "Info: Found entity 13: cpu_nios2_oci_dtrace" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 1989 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "14 cpu_nios2_oci_compute_tm_count " "Info: Found entity 14: cpu_nios2_oci_compute_tm_count" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 2094 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "15 cpu_nios2_oci_fifowp_inc " "Info: Found entity 15: cpu_nios2_oci_fifowp_inc" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 2172 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "16 cpu_nios2_oci_fifocount_inc " "Info: Found entity 16: cpu_nios2_oci_fifocount_inc" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 2220 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "17 cpu_nios2_oci_fifo " "Info: Found entity 17: cpu_nios2_oci_fifo" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 2271 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "18 cpu_nios2_oci_pib " "Info: Found entity 18: cpu_nios2_oci_pib" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 2721 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "19 cpu_traceram_lpm_dram_bdp_component_module " "Info: Found entity 19: cpu_traceram_lpm_dram_bdp_component_module" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 2800 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "20 cpu_nios2_oci_im " "Info: Found entity 20: cpu_nios2_oci_im" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 2933 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "21 cpu_nios2_performance_monitors " "Info: Found entity 21: cpu_nios2_performance_monitors" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3098 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "22 cpu_nios2_oci " "Info: Found entity 22: cpu_nios2_oci" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3123 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "23 cpu " "Info: Found entity 23: cpu" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3934 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Color_LUT.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Color_LUT.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Color_LUT-imp " "Info: Found design unit 1: Color_LUT-imp" {  } { { "Color_LUT.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/Color_LUT.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 Color_LUT " "Info: Found entity 1: Color_LUT" {  } { { "Color_LUT.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/Color_LUT.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diff_counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file diff_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 diff_counter-dc " "Info: Found design unit 1: diff_counter-dc" {  } { { "diff_counter.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/diff_counter.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 diff_counter " "Info: Found entity 1: diff_counter" {  } { { "diff_counter.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/diff_counter.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hook.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hook.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hook-first " "Info: Found design unit 1: hook-first" {  } { { "hook.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/hook.vhd" 31 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 hook " "Info: Found entity 1: hook" {  } { { "hook.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/hook.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifmd.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ifmd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ifmd-first " "Info: Found design unit 1: ifmd-first" {  } { { "ifmd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmd.vhd" 30 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 ifmd " "Info: Found entity 1: ifmd" {  } { { "ifmd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmd.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifmunitd.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ifmunitd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ifmunitd-qq " "Info: Found design unit 1: ifmunitd-qq" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 30 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 ifmunitd " "Info: Found entity 1: ifmunitd" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifv.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ifv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ifv-datapath " "Info: Found design unit 1: ifv-datapath" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 175 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 ifv " "Info: Found entity 1: ifv" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mult2 /home/user4/spring12/lep2141/4840/IFV/mult2.vhd " "Warning: Entity \"mult2\" obtained from \"/home/user4/spring12/lep2141/4840/IFV/mult2.vhd\" instead of from Quartus II megafunction library" {  } {  } 0 0 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mult2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult2-SYN " "Info: Found design unit 1: mult2-SYN" {  } { { "mult2.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/mult2.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 mult2 " "Info: Found entity 1: mult2" {  } { { "mult2.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/mult2.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll5025.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pll5025.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll5025-SYN " "Info: Found design unit 1: pll5025-SYN" {  } { { "pll5025.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/pll5025.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 pll5025 " "Info: Found entity 1: pll5025" {  } { { "pll5025.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/pll5025.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sqr2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sqr2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sqr2-SYN " "Info: Found design unit 1: sqr2-SYN" {  } { { "sqr2.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/sqr2.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 sqr2 " "Info: Found entity 1: sqr2" {  } { { "sqr2.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/sqr2.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sram-sram_arch " "Info: Found design unit 1: sram-sram_arch" {  } { { "sram.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/sram.vhd" 43 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 sram " "Info: Found entity 1: sram" {  } { { "sram.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/sram.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga-rtl " "Info: Found design unit 1: vga-rtl" {  } { { "vga.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/vga.vhd" 35 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 vga " "Info: Found entity 1: vga" {  } { { "vga.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/vga.vhd" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_mod.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vga_mod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_mod-imp " "Info: Found design unit 1: vga_mod-imp" {  } { { "vga_mod.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/vga_mod.vhd" 31 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 vga_mod " "Info: Found entity 1: vga_mod" {  } { { "vga_mod.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/vga_mod.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "window_gen.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file window_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 window_gen-wg " "Info: Found design unit 1: window_gen-wg" {  } { { "window_gen.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/window_gen.vhd" 31 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 window_gen " "Info: Found entity 1: window_gen" {  } { { "window_gen.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/window_gen.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "ifv " "Info: Elaborating entity \"ifv\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "a_min ifv.vhd(191) " "Warning (10540): VHDL Signal Declaration warning at ifv.vhd(191): used explicit default value for signal \"a_min\" because signal was never assigned a value" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 191 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "b_min ifv.vhd(192) " "Warning (10540): VHDL Signal Declaration warning at ifv.vhd(192): used explicit default value for signal \"b_min\" because signal was never assigned a value" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 192 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "a_diff ifv.vhd(193) " "Warning (10540): VHDL Signal Declaration warning at ifv.vhd(193): used explicit default value for signal \"a_diff\" because signal was never assigned a value" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 193 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "b_diff ifv.vhd(194) " "Warning (10540): VHDL Signal Declaration warning at ifv.vhd(194): used explicit default value for signal \"b_diff\" because signal was never assigned a value" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 194 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cr ifv.vhd(195) " "Warning (10540): VHDL Signal Declaration warning at ifv.vhd(195): used explicit default value for signal \"cr\" because signal was never assigned a value" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 195 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ci ifv.vhd(196) " "Warning (10540): VHDL Signal Declaration warning at ifv.vhd(196): used explicit default value for signal \"ci\" because signal was never assigned a value" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 196 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "a_leap ifv.vhd(197) " "Warning (10540): VHDL Signal Declaration warning at ifv.vhd(197): used explicit default value for signal \"a_leap\" because signal was never assigned a value" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 197 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "b_leap ifv.vhd(198) " "Warning (10540): VHDL Signal Declaration warning at ifv.vhd(198): used explicit default value for signal \"b_leap\" because signal was never assigned a value" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 198 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll5025 pll5025:CLK5025 " "Info: Elaborating entity \"pll5025\" for hierarchy \"pll5025:CLK5025\"" {  } { { "ifv.vhd" "CLK5025" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 223 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll " "Info: Found entity 1: altpll" {  } { { "altpll.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf" 476 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll5025:CLK5025\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"pll5025:CLK5025\|altpll:altpll_component\"" {  } { { "pll5025.vhd" "altpll_component" { Text "/home/user4/spring12/lep2141/4840/IFV/pll5025.vhd" 146 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "pll5025:CLK5025\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"pll5025:CLK5025\|altpll:altpll_component\"" {  } { { "pll5025.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/pll5025.vhd" 146 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hook hook:IFM " "Info: Elaborating entity \"hook\" for hierarchy \"hook:IFM\"" {  } { { "ifv.vhd" "IFM" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 230 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "max hook.vhd(39) " "Warning (10036): Verilog HDL or VHDL warning at hook.vhd(39): object \"max\" assigned a value but never read" {  } { { "hook.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/hook.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "window_gen hook:IFM\|window_gen:gen " "Info: Elaborating entity \"window_gen\" for hierarchy \"hook:IFM\|window_gen:gen\"" {  } { { "hook.vhd" "gen" { Text "/home/user4/spring12/lep2141/4840/IFV/hook.vhd" 47 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "x_max window_gen.vhd(36) " "Warning (10540): VHDL Signal Declaration warning at window_gen.vhd(36): used explicit default value for signal \"x_max\" because signal was never assigned a value" {  } { { "window_gen.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/window_gen.vhd" 36 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "y_max window_gen.vhd(37) " "Warning (10540): VHDL Signal Declaration warning at window_gen.vhd(37): used explicit default value for signal \"y_max\" because signal was never assigned a value" {  } { { "window_gen.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/window_gen.vhd" 37 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "diff_counter hook:IFM\|window_gen:gen\|diff_counter:a_counter " "Info: Elaborating entity \"diff_counter\" for hierarchy \"hook:IFM\|window_gen:gen\|diff_counter:a_counter\"" {  } { { "window_gen.vhd" "a_counter" { Text "/home/user4/spring12/lep2141/4840/IFV/window_gen.vhd" 63 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ifmunitd hook:IFM\|ifmunitd:ifm " "Info: Elaborating entity \"ifmunitd\" for hierarchy \"hook:IFM\|ifmunitd:ifm\"" {  } { { "hook.vhd" "ifm" { Text "/home/user4/spring12/lep2141/4840/IFV/hook.vhd" 67 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ifmd hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:0:ifm " "Info: Elaborating entity \"ifmd\" for hierarchy \"hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:0:ifm\"" {  } { { "ifmunitd.vhd" "\\g1:0:ifm" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 240 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sqr2 hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:0:ifm\|sqr2:multa " "Info: Elaborating entity \"sqr2\" for hierarchy \"hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:0:ifm\|sqr2:multa\"" {  } { { "ifmd.vhd" "multa" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmd.vhd" 114 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/opt/altera/altera7.2/quartus/libraries/megafunctions/altsquare.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /opt/altera/altera7.2/quartus/libraries/megafunctions/altsquare.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsquare " "Info: Found entity 1: altsquare" {  } { { "altsquare.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altsquare.tdf" 40 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsquare hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:0:ifm\|sqr2:multa\|altsquare:altsquare_component " "Info: Elaborating entity \"altsquare\" for hierarchy \"hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:0:ifm\|sqr2:multa\|altsquare:altsquare_component\"" {  } { { "sqr2.vhd" "altsquare_component" { Text "/home/user4/spring12/lep2141/4840/IFV/sqr2.vhd" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:0:ifm\|sqr2:multa\|altsquare:altsquare_component " "Info: Elaborated megafunction instantiation \"hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:0:ifm\|sqr2:multa\|altsquare:altsquare_component\"" {  } { { "sqr2.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/sqr2.vhd" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsquare_gea.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsquare_gea.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsquare_gea " "Info: Found entity 1: altsquare_gea" {  } { { "db/altsquare_gea.tdf" "" { Text "/home/user4/spring12/lep2141/4840/IFV/db/altsquare_gea.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsquare_gea hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:0:ifm\|sqr2:multa\|altsquare:altsquare_component\|altsquare_gea:auto_generated " "Info: Elaborating entity \"altsquare_gea\" for hierarchy \"hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:0:ifm\|sqr2:multa\|altsquare:altsquare_component\|altsquare_gea:auto_generated\"" {  } { { "altsquare.tdf" "auto_generated" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altsquare.tdf" 50 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult2 hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:0:ifm\|mult2:multc " "Info: Elaborating entity \"mult2\" for hierarchy \"hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:0:ifm\|mult2:multc\"" {  } { { "ifmd.vhd" "multc" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmd.vhd" 128 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/opt/altera/altera7.2/quartus/libraries/megafunctions/lpm_mult.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /opt/altera/altera7.2/quartus/libraries/megafunctions/lpm_mult.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mult " "Info: Found entity 1: lpm_mult" {  } { { "lpm_mult.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/lpm_mult.tdf" 284 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:0:ifm\|mult2:multc\|lpm_mult:lpm_mult_component " "Info: Elaborating entity \"lpm_mult\" for hierarchy \"hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:0:ifm\|mult2:multc\|lpm_mult:lpm_mult_component\"" {  } { { "mult2.vhd" "lpm_mult_component" { Text "/home/user4/spring12/lep2141/4840/IFV/mult2.vhd" 77 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:0:ifm\|mult2:multc\|lpm_mult:lpm_mult_component " "Info: Elaborated megafunction instantiation \"hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:0:ifm\|mult2:multc\|lpm_mult:lpm_mult_component\"" {  } { { "mult2.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/mult2.vhd" 77 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_nnq.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_nnq.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_nnq " "Info: Found entity 1: mult_nnq" {  } { { "db/mult_nnq.tdf" "" { Text "/home/user4/spring12/lep2141/4840/IFV/db/mult_nnq.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_nnq hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:0:ifm\|mult2:multc\|lpm_mult:lpm_mult_component\|mult_nnq:auto_generated " "Info: Elaborating entity \"mult_nnq\" for hierarchy \"hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:0:ifm\|mult2:multc\|lpm_mult:lpm_mult_component\|mult_nnq:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios nios:NIOS " "Info: Elaborating entity \"nios\" for hierarchy \"nios:NIOS\"" {  } { { "ifv.vhd" "NIOS" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 248 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_debug_module_arbitrator nios:NIOS\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module " "Info: Elaborating entity \"cpu_jtag_debug_module_arbitrator\" for hierarchy \"nios:NIOS\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\"" {  } { { "nios.vhd" "the_cpu_jtag_debug_module" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 2822 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_data_master_arbitrator nios:NIOS\|cpu_data_master_arbitrator:the_cpu_data_master " "Info: Elaborating entity \"cpu_data_master_arbitrator\" for hierarchy \"nios:NIOS\|cpu_data_master_arbitrator:the_cpu_data_master\"" {  } { { "nios.vhd" "the_cpu_data_master" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 2861 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_instruction_master_arbitrator nios:NIOS\|cpu_instruction_master_arbitrator:the_cpu_instruction_master " "Info: Elaborating entity \"cpu_instruction_master_arbitrator\" for hierarchy \"nios:NIOS\|cpu_instruction_master_arbitrator:the_cpu_instruction_master\"" {  } { { "nios.vhd" "the_cpu_instruction_master" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 2904 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu nios:NIOS\|cpu:the_cpu " "Info: Elaborating entity \"cpu\" for hierarchy \"nios:NIOS\|cpu:the_cpu\"" {  } { { "nios.vhd" "the_cpu" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 2932 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_test_bench.vhd 2 1 " "Warning: Using design file cpu_test_bench.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_test_bench-europa " "Info: Found design unit 1: cpu_test_bench-europa" {  } { { "cpu_test_bench.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu_test_bench.vhd" 75 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 cpu_test_bench " "Info: Found entity 1: cpu_test_bench" {  } { { "cpu_test_bench.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu_test_bench.vhd" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_test_bench nios:NIOS\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench " "Info: Elaborating entity \"cpu_test_bench\" for hierarchy \"nios:NIOS\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\"" {  } { { "cpu.vhd" "the_cpu_test_bench" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 4645 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_rf_module nios:NIOS\|cpu:the_cpu\|cpu_rf_module:cpu_rf " "Info: Elaborating entity \"cpu_rf_module\" for hierarchy \"nios:NIOS\|cpu:the_cpu\|cpu_rf_module:cpu_rf\"" {  } { { "cpu.vhd" "cpu_rf" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5164 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram " "Info: Found entity 1: altsyncram" {  } { { "altsyncram.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf" 435 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios:NIOS\|cpu:the_cpu\|cpu_rf_module:cpu_rf\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"nios:NIOS\|cpu:the_cpu\|cpu_rf_module:cpu_rf\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "the_altsyncram" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 103 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:NIOS\|cpu:the_cpu\|cpu_rf_module:cpu_rf\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"nios:NIOS\|cpu:the_cpu\|cpu_rf_module:cpu_rf\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 103 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ig22.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ig22.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ig22 " "Info: Found entity 1: altsyncram_ig22" {  } { { "db/altsyncram_ig22.tdf" "" { Text "/home/user4/spring12/lep2141/4840/IFV/db/altsyncram_ig22.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ig22 nios:NIOS\|cpu:the_cpu\|cpu_rf_module:cpu_rf\|altsyncram:the_altsyncram\|altsyncram_ig22:auto_generated " "Info: Elaborating entity \"altsyncram_ig22\" for hierarchy \"nios:NIOS\|cpu:the_cpu\|cpu_rf_module:cpu_rf\|altsyncram:the_altsyncram\|altsyncram_ig22:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci " "Info: Elaborating entity \"cpu_nios2_oci\" for hierarchy \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5588 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_debug nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug " "Info: Elaborating entity \"cpu_nios2_oci_debug\" for hierarchy \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_debug" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3593 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_ocimem nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem " "Info: Elaborating entity \"cpu_nios2_ocimem\" for hierarchy \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\"" {  } { { "cpu.vhd" "the_cpu_nios2_ocimem" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3619 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_ociram_lpm_dram_bdp_component_module nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component " "Info: Elaborating entity \"cpu_ociram_lpm_dram_bdp_component_module\" for hierarchy \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\"" {  } { { "cpu.vhd" "cpu_ociram_lpm_dram_bdp_component" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 537 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "the_altsyncram" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 361 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 361 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t072.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_t072.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t072 " "Info: Found entity 1: altsyncram_t072" {  } { { "db/altsyncram_t072.tdf" "" { Text "/home/user4/spring12/lep2141/4840/IFV/db/altsyncram_t072.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t072 nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_t072:auto_generated " "Info: Elaborating entity \"altsyncram_t072\" for hierarchy \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_t072:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_avalon_reg nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg " "Info: Elaborating entity \"cpu_nios2_avalon_reg\" for hierarchy \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\"" {  } { { "cpu.vhd" "the_cpu_nios2_avalon_reg" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3641 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_break nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break " "Info: Elaborating entity \"cpu_nios2_oci_break\" for hierarchy \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_break" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3663 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_xbrk nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk " "Info: Elaborating entity \"cpu_nios2_oci_xbrk\" for hierarchy \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_xbrk" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3708 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_dbrk nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk " "Info: Elaborating entity \"cpu_nios2_oci_dbrk\" for hierarchy \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_dbrk" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3735 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_match_paired nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\|cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired " "Info: Elaborating entity \"cpu_nios2_oci_match_paired\" for hierarchy \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\|cpu_nios2_oci_match_paired:cpu_nios2_oci_dbrk_hit0_match_paired\"" {  } { { "cpu.vhd" "cpu_nios2_oci_dbrk_hit0_match_paired" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 1565 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_match_single nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\|cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single " "Info: Elaborating entity \"cpu_nios2_oci_match_single\" for hierarchy \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\|cpu_nios2_oci_match_single:cpu_nios2_oci_dbrk_hit0_match_single\"" {  } { { "cpu.vhd" "cpu_nios2_oci_dbrk_hit0_match_single" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 1578 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_itrace nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace " "Info: Elaborating entity \"cpu_nios2_oci_itrace\" for hierarchy \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_itrace" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3773 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_dtrace nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace " "Info: Elaborating entity \"cpu_nios2_oci_dtrace\" for hierarchy \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_dtrace" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3792 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_td_mode nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace\|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode " "Info: Elaborating entity \"cpu_nios2_oci_td_mode\" for hierarchy \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace\|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "cpu.vhd" "cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 2039 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_fifo nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo " "Info: Elaborating entity \"cpu_nios2_oci_fifo\" for hierarchy \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_fifo" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3809 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_compute_tm_count nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count " "Info: Elaborating entity \"cpu_nios2_oci_compute_tm_count\" for hierarchy \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count\"" {  } { { "cpu.vhd" "cpu_nios2_oci_compute_tm_count_tm_count" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 2419 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_fifowp_inc nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp " "Info: Elaborating entity \"cpu_nios2_oci_fifowp_inc\" for hierarchy \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp\"" {  } { { "cpu.vhd" "cpu_nios2_oci_fifowp_inc_fifowp" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 2430 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_fifocount_inc nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount " "Info: Elaborating entity \"cpu_nios2_oci_fifocount_inc\" for hierarchy \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount\"" {  } { { "cpu.vhd" "cpu_nios2_oci_fifocount_inc_fifocount" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 2440 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_pib nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib " "Info: Elaborating entity \"cpu_nios2_oci_pib\" for hierarchy \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_pib" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3826 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_im nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im " "Info: Elaborating entity \"cpu_nios2_oci_im\" for hierarchy \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_im" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3838 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_traceram_lpm_dram_bdp_component_module nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component " "Info: Elaborating entity \"cpu_traceram_lpm_dram_bdp_component_module\" for hierarchy \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\"" {  } { { "cpu.vhd" "cpu_traceram_lpm_dram_bdp_component" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3036 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "the_altsyncram" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 2871 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info: Elaborated megafunction instantiation \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 2871 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e502.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_e502.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e502 " "Info: Found entity 1: altsyncram_e502" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user4/spring12/lep2141/4840/IFV/db/altsyncram_e502.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e502 nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated " "Info: Elaborating entity \"altsyncram_e502\" for hierarchy \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_jtag_debug_module_wrapper.vhd 2 1 " "Warning: Using design file cpu_jtag_debug_module_wrapper.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_jtag_debug_module_wrapper-europa " "Info: Found design unit 1: cpu_jtag_debug_module_wrapper-europa" {  } { { "cpu_jtag_debug_module_wrapper.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu_jtag_debug_module_wrapper.vhd" 71 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 cpu_jtag_debug_module_wrapper " "Info: Found entity 1: cpu_jtag_debug_module_wrapper" {  } { { "cpu_jtag_debug_module_wrapper.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu_jtag_debug_module_wrapper.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_debug_module_wrapper nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper " "Info: Elaborating entity \"cpu_jtag_debug_module_wrapper\" for hierarchy \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\"" {  } { { "cpu.vhd" "the_cpu_jtag_debug_module_wrapper" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3864 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_jtag_debug_module.vhd 2 1 " "Warning: Using design file cpu_jtag_debug_module.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_jtag_debug_module-europa " "Info: Found design unit 1: cpu_jtag_debug_module-europa" {  } { { "cpu_jtag_debug_module.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu_jtag_debug_module.vhd" 89 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 cpu_jtag_debug_module " "Info: Found entity 1: cpu_jtag_debug_module" {  } { { "cpu_jtag_debug_module.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu_jtag_debug_module.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_debug_module nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1 " "Info: Elaborating entity \"cpu_jtag_debug_module\" for hierarchy \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\"" {  } { { "cpu_jtag_debug_module_wrapper.vhd" "the_cpu_jtag_debug_module1" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu_jtag_debug_module_wrapper.vhd" 311 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_avalon_jtag_slave_arbitrator nios:NIOS\|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave " "Info: Elaborating entity \"jtag_uart_avalon_jtag_slave_arbitrator\" for hierarchy \"nios:NIOS\|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave\"" {  } { { "nios.vhd" "the_jtag_uart_avalon_jtag_slave" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 2964 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart nios:NIOS\|jtag_uart:the_jtag_uart " "Info: Elaborating entity \"jtag_uart\" for hierarchy \"nios:NIOS\|jtag_uart:the_jtag_uart\"" {  } { { "nios.vhd" "the_jtag_uart" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 2998 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_scfifo_w nios:NIOS\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w " "Info: Elaborating entity \"jtag_uart_scfifo_w\" for hierarchy \"nios:NIOS\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\"" {  } { { "jtag_uart.vhd" "the_jtag_uart_scfifo_w" { Text "/home/user4/spring12/lep2141/4840/IFV/jtag_uart.vhd" 1199 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/opt/altera/altera7.2/quartus/libraries/megafunctions/scfifo.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /opt/altera/altera7.2/quartus/libraries/megafunctions/scfifo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo " "Info: Found entity 1: scfifo" {  } { { "scfifo.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/scfifo.tdf" 236 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios:NIOS\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo " "Info: Elaborating entity \"scfifo\" for hierarchy \"nios:NIOS\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "jtag_uart.vhd" "wfifo" { Text "/home/user4/spring12/lep2141/4840/IFV/jtag_uart.vhd" 385 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:NIOS\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo " "Info: Elaborated megafunction instantiation \"nios:NIOS\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "jtag_uart.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/jtag_uart.vhd" 385 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1n21.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1n21 " "Info: Found entity 1: scfifo_1n21" {  } { { "db/scfifo_1n21.tdf" "" { Text "/home/user4/spring12/lep2141/4840/IFV/db/scfifo_1n21.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1n21 nios:NIOS\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated " "Info: Elaborating entity \"scfifo_1n21\" for hierarchy \"nios:NIOS\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8t21.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8t21 " "Info: Found entity 1: a_dpfifo_8t21" {  } { { "db/a_dpfifo_8t21.tdf" "" { Text "/home/user4/spring12/lep2141/4840/IFV/db/a_dpfifo_8t21.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8t21 nios:NIOS\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo " "Info: Elaborating entity \"a_dpfifo_8t21\" for hierarchy \"nios:NIOS\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\"" {  } { { "db/scfifo_1n21.tdf" "dpfifo" { Text "/home/user4/spring12/lep2141/4840/IFV/db/scfifo_1n21.tdf" 37 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Info: Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/user4/spring12/lep2141/4840/IFV/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios:NIOS\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state " "Info: Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios:NIOS\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_8t21.tdf" "fifo_state" { Text "/home/user4/spring12/lep2141/4840/IFV/db/a_dpfifo_8t21.tdf" 42 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rj7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rj7 " "Info: Found entity 1: cntr_rj7" {  } { { "db/cntr_rj7.tdf" "" { Text "/home/user4/spring12/lep2141/4840/IFV/db/cntr_rj7.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rj7 nios:NIOS\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw " "Info: Elaborating entity \"cntr_rj7\" for hierarchy \"nios:NIOS\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/user4/spring12/lep2141/4840/IFV/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_5h21.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_5h21 " "Info: Found entity 1: dpram_5h21" {  } { { "db/dpram_5h21.tdf" "" { Text "/home/user4/spring12/lep2141/4840/IFV/db/dpram_5h21.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_5h21 nios:NIOS\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram " "Info: Elaborating entity \"dpram_5h21\" for hierarchy \"nios:NIOS\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\"" {  } { { "db/a_dpfifo_8t21.tdf" "FIFOram" { Text "/home/user4/spring12/lep2141/4840/IFV/db/a_dpfifo_8t21.tdf" 43 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tl1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tl1 " "Info: Found entity 1: altsyncram_9tl1" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "/home/user4/spring12/lep2141/4840/IFV/db/altsyncram_9tl1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tl1 nios:NIOS\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2 " "Info: Elaborating entity \"altsyncram_9tl1\" for hierarchy \"nios:NIOS\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\"" {  } { { "db/dpram_5h21.tdf" "altsyncram2" { Text "/home/user4/spring12/lep2141/4840/IFV/db/dpram_5h21.tdf" 36 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjb " "Info: Found entity 1: cntr_fjb" {  } { { "db/cntr_fjb.tdf" "" { Text "/home/user4/spring12/lep2141/4840/IFV/db/cntr_fjb.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fjb nios:NIOS\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count " "Info: Elaborating entity \"cntr_fjb\" for hierarchy \"nios:NIOS\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_8t21.tdf" "rd_ptr_count" { Text "/home/user4/spring12/lep2141/4840/IFV/db/a_dpfifo_8t21.tdf" 44 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_scfifo_r nios:NIOS\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r " "Info: Elaborating entity \"jtag_uart_scfifo_r\" for hierarchy \"nios:NIOS\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r\"" {  } { { "jtag_uart.vhd" "the_jtag_uart_scfifo_r" { Text "/home/user4/spring12/lep2141/4840/IFV/jtag_uart.vhd" 1214 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_jtag_atlantic " "Info: Found entity 1: alt_jtag_atlantic" {  } { { "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 136 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic " "Info: Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\"" {  } { { "jtag_uart.vhd" "jtag_uart_alt_jtag_atlantic" { Text "/home/user4/spring12/lep2141/4840/IFV/jtag_uart.vhd" 1352 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic " "Info: Elaborated megafunction instantiation \"nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\"" {  } { { "jtag_uart.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/jtag_uart.vhd" 1352 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_s1_arbitrator nios:NIOS\|sdram_s1_arbitrator:the_sdram_s1 " "Info: Elaborating entity \"sdram_s1_arbitrator\" for hierarchy \"nios:NIOS\|sdram_s1_arbitrator:the_sdram_s1\"" {  } { { "nios.vhd" "the_sdram_s1" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 3016 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_cpu_data_master_to_sdram_s1_module nios:NIOS\|sdram_s1_arbitrator:the_sdram_s1\|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1 " "Info: Elaborating entity \"rdv_fifo_for_cpu_data_master_to_sdram_s1_module\" for hierarchy \"nios:NIOS\|sdram_s1_arbitrator:the_sdram_s1\|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1\"" {  } { { "nios.vhd" "rdv_fifo_for_cpu_data_master_to_sdram_s1" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 2087 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module nios:NIOS\|sdram_s1_arbitrator:the_sdram_s1\|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1 " "Info: Elaborating entity \"rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module\" for hierarchy \"nios:NIOS\|sdram_s1_arbitrator:the_sdram_s1\|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1\"" {  } { { "nios.vhd" "rdv_fifo_for_cpu_instruction_master_to_sdram_s1" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 2129 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram nios:NIOS\|sdram:the_sdram " "Info: Elaborating entity \"sdram\" for hierarchy \"nios:NIOS\|sdram:the_sdram\"" {  } { { "nios.vhd" "the_sdram" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 3059 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_input_efifo_module nios:NIOS\|sdram:the_sdram\|sdram_input_efifo_module:the_sdram_input_efifo_module " "Info: Elaborating entity \"sdram_input_efifo_module\" for hierarchy \"nios:NIOS\|sdram:the_sdram\|sdram_input_efifo_module:the_sdram_input_efifo_module\"" {  } { { "sdram.vhd" "the_sdram_input_efifo_module" { Text "/home/user4/spring12/lep2141/4840/IFV/sdram.vhd" 292 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_reset_clk_domain_synch_module nios:NIOS\|nios_reset_clk_domain_synch_module:nios_reset_clk_domain_synch " "Info: Elaborating entity \"nios_reset_clk_domain_synch_module\" for hierarchy \"nios:NIOS\|nios_reset_clk_domain_synch_module:nios_reset_clk_domain_synch\"" {  } { { "nios.vhd" "nios_reset_clk_domain_synch" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 3085 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_mod vga_mod:VGA " "Info: Elaborating entity \"vga_mod\" for hierarchy \"vga_mod:VGA\"" {  } { { "ifv.vhd" "VGA" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 265 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga_mod:VGA\|vga:G " "Info: Elaborating entity \"vga\" for hierarchy \"vga_mod:VGA\|vga:G\"" {  } { { "vga_mod.vhd" "G" { Text "/home/user4/spring12/lep2141/4840/IFV/vga_mod.vhd" 67 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Color_LUT vga_mod:VGA\|Color_LUT:A " "Info: Elaborating entity \"Color_LUT\" for hierarchy \"vga_mod:VGA\|Color_LUT:A\"" {  } { { "vga_mod.vhd" "A" { Text "/home/user4/spring12/lep2141/4840/IFV/vga_mod.vhd" 82 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram sram:SRAM " "Info: Elaborating entity \"sram\" for hierarchy \"sram:SRAM\"" {  } { { "ifv.vhd" "SRAM" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 284 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "nios:NIOS\|sdram:the_sdram\|i_addr\[5\] High " "Info: Power-up level of register \"nios:NIOS\|sdram:the_sdram\|i_addr\[5\]\" is not specified -- using power-up level of High to minimize register" {  } { { "sdram.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/sdram.vhd" 367 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|sdram:the_sdram\|i_addr\[5\] data_in VCC " "Warning (14130): Reduced register \"nios:NIOS\|sdram:the_sdram\|i_addr\[5\]\" with stuck data_in port to stuck value VCC" {  } { { "sdram.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/sdram.vhd" 367 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "nios:NIOS\|sdram:the_sdram\|i_addr\[4\] High " "Info: Power-up level of register \"nios:NIOS\|sdram:the_sdram\|i_addr\[4\]\" is not specified -- using power-up level of High to minimize register" {  } { { "sdram.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/sdram.vhd" 367 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|sdram:the_sdram\|i_addr\[4\] data_in VCC " "Warning (14130): Reduced register \"nios:NIOS\|sdram:the_sdram\|i_addr\[4\]\" with stuck data_in port to stuck value VCC" {  } { { "sdram.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/sdram.vhd" 367 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu:the_cpu\|W_ienable_reg\[1\] data_in GND " "Warning (14130): Reduced register \"nios:NIOS\|cpu:the_cpu\|W_ienable_reg\[1\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5536 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu:the_cpu\|W_ipending_reg\[31\] data_in GND " "Warning (14130): Reduced register \"nios:NIOS\|cpu:the_cpu\|W_ipending_reg\[31\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5548 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu:the_cpu\|W_ipending_reg\[30\] data_in GND " "Warning (14130): Reduced register \"nios:NIOS\|cpu:the_cpu\|W_ipending_reg\[30\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5548 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu:the_cpu\|W_ipending_reg\[29\] data_in GND " "Warning (14130): Reduced register \"nios:NIOS\|cpu:the_cpu\|W_ipending_reg\[29\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5548 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu:the_cpu\|W_ipending_reg\[28\] data_in GND " "Warning (14130): Reduced register \"nios:NIOS\|cpu:the_cpu\|W_ipending_reg\[28\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5548 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu:the_cpu\|W_ipending_reg\[27\] data_in GND " "Warning (14130): Reduced register \"nios:NIOS\|cpu:the_cpu\|W_ipending_reg\[27\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5548 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu:the_cpu\|W_ipending_reg\[26\] data_in GND " "Warning (14130): Reduced register \"nios:NIOS\|cpu:the_cpu\|W_ipending_reg\[26\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5548 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu:the_cpu\|W_ipending_reg\[25\] data_in GND " "Warning (14130): Reduced register \"nios:NIOS\|cpu:the_cpu\|W_ipending_reg\[25\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5548 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu:the_cpu\|W_ipending_reg\[24\] data_in GND " "Warning (14130): Reduced register \"nios:NIOS\|cpu:the_cpu\|W_ipending_reg\[24\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5548 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu:the_cpu\|W_ipending_reg\[23\] data_in GND " "Warning (14130): Reduced register \"nios:NIOS\|cpu:the_cpu\|W_ipending_reg\[23\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5548 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu:the_cpu\|W_ipending_reg\[22\] data_in GND " "Warning (14130): Reduced register \"nios:NIOS\|cpu:the_cpu\|W_ipending_reg\[22\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5548 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu:the_cpu\|W_ipending_reg\[21\] data_in GND " "Warning (14130): Reduced register \"nios:NIOS\|cpu:the_cpu\|W_ipending_reg\[21\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5548 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu:the_cpu\|W_ipending_reg\[20\] data_in GND " "Warning (14130): Reduced register \"nios:NIOS\|cpu:the_cpu\|W_ipending_reg\[20\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5548 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu:the_cpu\|W_ipending_reg\[19\] data_in GND " "Warning (14130): Reduced register \"nios:NIOS\|cpu:the_cpu\|W_ipending_reg\[19\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5548 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu:the_cpu\|W_ipending_reg\[18\] data_in GND " "Warning (14130): Reduced register \"nios:NIOS\|cpu:the_cpu\|W_ipending_reg\[18\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5548 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu:the_cpu\|W_ipending_reg\[17\] data_in GND " "Warning (14130): Reduced register \"nios:NIOS\|cpu:the_cpu\|W_ipending_reg\[17\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5548 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu:the_cpu\|W_ipending_reg\[16\] data_in GND " "Warning (14130): Reduced register \"nios:NIOS\|cpu:the_cpu\|W_ipending_reg\[16\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5548 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu:the_cpu\|W_ipending_reg\[15\] data_in GND " "Warning (14130): Reduced register \"nios:NIOS\|cpu:the_cpu\|W_ipending_reg\[15\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5548 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu:the_cpu\|W_ipending_reg\[14\] data_in GND " "Warning (14130): Reduced register \"nios:NIOS\|cpu:the_cpu\|W_ipending_reg\[14\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5548 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu:the_cpu\|W_ipending_reg\[13\] data_in GND " "Warning (14130): Reduced register \"nios:NIOS\|cpu:the_cpu\|W_ipending_reg\[13\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5548 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu:the_cpu\|W_ipending_reg\[12\] data_in GND " "Warning (14130): Reduced register \"nios:NIOS\|cpu:the_cpu\|W_ipending_reg\[12\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5548 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu:the_cpu\|W_ipending_reg\[11\] data_in GND " "Warning (14130): Reduced register \"nios:NIOS\|cpu:the_cpu\|W_ipending_reg\[11\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5548 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu:the_cpu\|W_ipending_reg\[10\] data_in GND " "Warning (14130): Reduced register \"nios:NIOS\|cpu:the_cpu\|W_ipending_reg\[10\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5548 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu:the_cpu\|W_ipending_reg\[9\] data_in GND " "Warning (14130): Reduced register \"nios:NIOS\|cpu:the_cpu\|W_ipending_reg\[9\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5548 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu:the_cpu\|W_ipending_reg\[8\] data_in GND " "Warning (14130): Reduced register \"nios:NIOS\|cpu:the_cpu\|W_ipending_reg\[8\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5548 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu:the_cpu\|W_ipending_reg\[7\] data_in GND " "Warning (14130): Reduced register \"nios:NIOS\|cpu:the_cpu\|W_ipending_reg\[7\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5548 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu:the_cpu\|W_ipending_reg\[6\] data_in GND " "Warning (14130): Reduced register \"nios:NIOS\|cpu:the_cpu\|W_ipending_reg\[6\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5548 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu:the_cpu\|W_ipending_reg\[5\] data_in GND " "Warning (14130): Reduced register \"nios:NIOS\|cpu:the_cpu\|W_ipending_reg\[5\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5548 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu:the_cpu\|W_ipending_reg\[4\] data_in GND " "Warning (14130): Reduced register \"nios:NIOS\|cpu:the_cpu\|W_ipending_reg\[4\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5548 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu:the_cpu\|W_ipending_reg\[3\] data_in GND " "Warning (14130): Reduced register \"nios:NIOS\|cpu:the_cpu\|W_ipending_reg\[3\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5548 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu:the_cpu\|W_ipending_reg\[2\] data_in GND " "Warning (14130): Reduced register \"nios:NIOS\|cpu:the_cpu\|W_ipending_reg\[2\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5548 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu:the_cpu\|W_ipending_reg\[1\] data_in GND " "Warning (14130): Reduced register \"nios:NIOS\|cpu:the_cpu\|W_ipending_reg\[1\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5548 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|internal_trc_im_addr\[6\] data_in GND " "Warning (14130): Reduced register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|internal_trc_im_addr\[6\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3011 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|internal_trc_im_addr\[5\] data_in GND " "Warning (14130): Reduced register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|internal_trc_im_addr\[5\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3011 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|internal_trc_im_addr\[4\] data_in GND " "Warning (14130): Reduced register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|internal_trc_im_addr\[4\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3011 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|internal_trc_im_addr\[3\] data_in GND " "Warning (14130): Reduced register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|internal_trc_im_addr\[3\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3011 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|internal_trc_im_addr\[2\] data_in GND " "Warning (14130): Reduced register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|internal_trc_im_addr\[2\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3011 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|internal_trc_im_addr\[1\] data_in GND " "Warning (14130): Reduced register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|internal_trc_im_addr\[1\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3011 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|internal_trc_im_addr\[0\] data_in GND " "Warning (14130): Reduced register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|internal_trc_im_addr\[0\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3011 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|internal_trc_wrap data_in GND " "Warning (14130): Reduced register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|internal_trc_wrap\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3011 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\|dbrk_break_pulse data_in GND " "Warning (14130): Reduced register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\|dbrk_break_pulse\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 1534 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\|dbrk_goto0 data_in GND " "Warning (14130): Reduced register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\|dbrk_goto0\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 1485 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\|dbrk_goto1 data_in GND " "Warning (14130): Reduced register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\|dbrk_goto1\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 1486 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk\|xbrk_hit0 data_in GND " "Warning (14130): Reduced register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk\|xbrk_hit0\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 1214 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk\|xbrk_hit1 data_in GND " "Warning (14130): Reduced register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk\|xbrk_hit1\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 1215 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk\|xbrk_hit2 data_in GND " "Warning (14130): Reduced register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk\|xbrk_hit2\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 1216 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk\|xbrk_break data_in GND " "Warning (14130): Reduced register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk\|xbrk_break\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 1188 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break\|dbrk_hit3_latch data_in GND " "Warning (14130): Reduced register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break\|dbrk_hit3_latch\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 711 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break\|dbrk_hit2_latch data_in GND " "Warning (14130): Reduced register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break\|dbrk_hit2_latch\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 710 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break\|dbrk_hit1_latch data_in GND " "Warning (14130): Reduced register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break\|dbrk_hit1_latch\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 709 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break\|dbrk_hit0_latch data_in GND " "Warning (14130): Reduced register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break\|dbrk_hit0_latch\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 708 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[31\] High " "Info: Power-up level of register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[31\]\" is not specified -- using power-up level of High to minimize register" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 646 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[31\] data_in VCC " "Warning (14130): Reduced register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[31\]\" with stuck data_in port to stuck value VCC" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 646 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[30\] High " "Info: Power-up level of register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[30\]\" is not specified -- using power-up level of High to minimize register" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 646 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[30\] data_in VCC " "Warning (14130): Reduced register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[30\]\" with stuck data_in port to stuck value VCC" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 646 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[29\] High " "Info: Power-up level of register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[29\]\" is not specified -- using power-up level of High to minimize register" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 646 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[29\] data_in VCC " "Warning (14130): Reduced register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[29\]\" with stuck data_in port to stuck value VCC" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 646 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[28\] High " "Info: Power-up level of register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[28\]\" is not specified -- using power-up level of High to minimize register" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 646 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[28\] data_in VCC " "Warning (14130): Reduced register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[28\]\" with stuck data_in port to stuck value VCC" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 646 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[27\] High " "Info: Power-up level of register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[27\]\" is not specified -- using power-up level of High to minimize register" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 646 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[27\] data_in VCC " "Warning (14130): Reduced register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[27\]\" with stuck data_in port to stuck value VCC" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 646 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[26\] High " "Info: Power-up level of register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[26\]\" is not specified -- using power-up level of High to minimize register" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 646 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[26\] data_in VCC " "Warning (14130): Reduced register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[26\]\" with stuck data_in port to stuck value VCC" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 646 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[25\] High " "Info: Power-up level of register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[25\]\" is not specified -- using power-up level of High to minimize register" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 646 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[25\] data_in VCC " "Warning (14130): Reduced register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[25\]\" with stuck data_in port to stuck value VCC" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 646 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[24\] High " "Info: Power-up level of register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[24\]\" is not specified -- using power-up level of High to minimize register" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 646 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[24\] data_in VCC " "Warning (14130): Reduced register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[24\]\" with stuck data_in port to stuck value VCC" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 646 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[23\] High " "Info: Power-up level of register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[23\]\" is not specified -- using power-up level of High to minimize register" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 646 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[23\] data_in VCC " "Warning (14130): Reduced register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[23\]\" with stuck data_in port to stuck value VCC" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 646 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[22\] High " "Info: Power-up level of register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[22\]\" is not specified -- using power-up level of High to minimize register" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 646 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[22\] data_in VCC " "Warning (14130): Reduced register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[22\]\" with stuck data_in port to stuck value VCC" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 646 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[21\] High " "Info: Power-up level of register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[21\]\" is not specified -- using power-up level of High to minimize register" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 646 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[21\] data_in VCC " "Warning (14130): Reduced register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[21\]\" with stuck data_in port to stuck value VCC" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 646 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[20\] High " "Info: Power-up level of register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[20\]\" is not specified -- using power-up level of High to minimize register" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 646 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[20\] data_in VCC " "Warning (14130): Reduced register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[20\]\" with stuck data_in port to stuck value VCC" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 646 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[19\] High " "Info: Power-up level of register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[19\]\" is not specified -- using power-up level of High to minimize register" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 646 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[19\] data_in VCC " "Warning (14130): Reduced register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[19\]\" with stuck data_in port to stuck value VCC" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 646 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[18\] High " "Info: Power-up level of register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[18\]\" is not specified -- using power-up level of High to minimize register" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 646 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[18\] data_in VCC " "Warning (14130): Reduced register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[18\]\" with stuck data_in port to stuck value VCC" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 646 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[17\] High " "Info: Power-up level of register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[17\]\" is not specified -- using power-up level of High to minimize register" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 646 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[17\] data_in VCC " "Warning (14130): Reduced register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[17\]\" with stuck data_in port to stuck value VCC" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 646 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[16\] High " "Info: Power-up level of register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[16\]\" is not specified -- using power-up level of High to minimize register" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 646 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[16\] data_in VCC " "Warning (14130): Reduced register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[16\]\" with stuck data_in port to stuck value VCC" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 646 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[15\] High " "Info: Power-up level of register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[15\]\" is not specified -- using power-up level of High to minimize register" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 646 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[15\] data_in VCC " "Warning (14130): Reduced register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[15\]\" with stuck data_in port to stuck value VCC" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 646 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[14\] High " "Info: Power-up level of register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[14\]\" is not specified -- using power-up level of High to minimize register" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 646 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[14\] data_in VCC " "Warning (14130): Reduced register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[14\]\" with stuck data_in port to stuck value VCC" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 646 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[13\] High " "Info: Power-up level of register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[13\]\" is not specified -- using power-up level of High to minimize register" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 646 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[13\] data_in VCC " "Warning (14130): Reduced register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[13\]\" with stuck data_in port to stuck value VCC" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 646 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[12\] High " "Info: Power-up level of register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[12\]\" is not specified -- using power-up level of High to minimize register" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 646 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[12\] data_in VCC " "Warning (14130): Reduced register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[12\]\" with stuck data_in port to stuck value VCC" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 646 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[11\] High " "Info: Power-up level of register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[11\]\" is not specified -- using power-up level of High to minimize register" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 646 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[11\] data_in VCC " "Warning (14130): Reduced register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[11\]\" with stuck data_in port to stuck value VCC" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 646 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[10\] High " "Info: Power-up level of register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[10\]\" is not specified -- using power-up level of High to minimize register" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 646 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[10\] data_in VCC " "Warning (14130): Reduced register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[10\]\" with stuck data_in port to stuck value VCC" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 646 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[9\] High " "Info: Power-up level of register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[9\]\" is not specified -- using power-up level of High to minimize register" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 646 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[9\] data_in VCC " "Warning (14130): Reduced register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[9\]\" with stuck data_in port to stuck value VCC" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 646 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[8\] High " "Info: Power-up level of register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[8\]\" is not specified -- using power-up level of High to minimize register" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 646 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[8\] data_in VCC " "Warning (14130): Reduced register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[8\]\" with stuck data_in port to stuck value VCC" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 646 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[7\] High " "Info: Power-up level of register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[7\]\" is not specified -- using power-up level of High to minimize register" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 646 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[7\] data_in VCC " "Warning (14130): Reduced register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[7\]\" with stuck data_in port to stuck value VCC" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 646 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[6\] High " "Info: Power-up level of register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[6\]\" is not specified -- using power-up level of High to minimize register" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 646 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[6\] data_in VCC " "Warning (14130): Reduced register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[6\]\" with stuck data_in port to stuck value VCC" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 646 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[5\] High " "Info: Power-up level of register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[5\]\" is not specified -- using power-up level of High to minimize register" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 646 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[5\] data_in VCC " "Warning (14130): Reduced register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[5\]\" with stuck data_in port to stuck value VCC" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 646 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[4\] High " "Info: Power-up level of register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[4\]\" is not specified -- using power-up level of High to minimize register" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 646 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[4\] data_in VCC " "Warning (14130): Reduced register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[4\]\" with stuck data_in port to stuck value VCC" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 646 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[3\] High " "Info: Power-up level of register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[3\]\" is not specified -- using power-up level of High to minimize register" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 646 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[3\] data_in VCC " "Warning (14130): Reduced register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[3\]\" with stuck data_in port to stuck value VCC" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 646 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[2\] High " "Info: Power-up level of register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[2\]\" is not specified -- using power-up level of High to minimize register" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 646 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[2\] data_in VCC " "Warning (14130): Reduced register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[2\]\" with stuck data_in port to stuck value VCC" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 646 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[1\] High " "Info: Power-up level of register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[1\]\" is not specified -- using power-up level of High to minimize register" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 646 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[1\] data_in VCC " "Warning (14130): Reduced register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_ienable1\[1\]\" with stuck data_in port to stuck value VCC" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 646 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu:the_cpu\|W_control_rd_data\[1\] data_in GND " "Warning (14130): Reduced register \"nios:NIOS\|cpu:the_cpu\|W_control_rd_data\[1\]\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5464 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user4/spring12/lep2141/4840/IFV/db/altsyncram_e502.tdf" 43 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 2871 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3036 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3838 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5588 0 0 } } { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 2932 0 0 } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 248 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[1\] " "Warning (14320): Synthesized away node \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user4/spring12/lep2141/4840/IFV/db/altsyncram_e502.tdf" 72 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 2871 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3036 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3838 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5588 0 0 } } { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 2932 0 0 } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 248 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[2\] " "Warning (14320): Synthesized away node \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user4/spring12/lep2141/4840/IFV/db/altsyncram_e502.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 2871 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3036 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3838 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5588 0 0 } } { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 2932 0 0 } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 248 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[3\] " "Warning (14320): Synthesized away node \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user4/spring12/lep2141/4840/IFV/db/altsyncram_e502.tdf" 130 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 2871 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3036 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3838 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5588 0 0 } } { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 2932 0 0 } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 248 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[4\] " "Warning (14320): Synthesized away node \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user4/spring12/lep2141/4840/IFV/db/altsyncram_e502.tdf" 159 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 2871 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3036 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3838 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5588 0 0 } } { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 2932 0 0 } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 248 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[5\] " "Warning (14320): Synthesized away node \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user4/spring12/lep2141/4840/IFV/db/altsyncram_e502.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 2871 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3036 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3838 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5588 0 0 } } { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 2932 0 0 } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 248 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[6\] " "Warning (14320): Synthesized away node \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user4/spring12/lep2141/4840/IFV/db/altsyncram_e502.tdf" 217 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 2871 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3036 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3838 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5588 0 0 } } { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 2932 0 0 } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 248 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[7\] " "Warning (14320): Synthesized away node \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user4/spring12/lep2141/4840/IFV/db/altsyncram_e502.tdf" 246 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 2871 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3036 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3838 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5588 0 0 } } { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 2932 0 0 } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 248 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[8\] " "Warning (14320): Synthesized away node \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user4/spring12/lep2141/4840/IFV/db/altsyncram_e502.tdf" 275 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 2871 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3036 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3838 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5588 0 0 } } { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 2932 0 0 } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 248 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[9\] " "Warning (14320): Synthesized away node \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user4/spring12/lep2141/4840/IFV/db/altsyncram_e502.tdf" 304 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 2871 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3036 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3838 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5588 0 0 } } { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 2932 0 0 } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 248 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[10\] " "Warning (14320): Synthesized away node \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user4/spring12/lep2141/4840/IFV/db/altsyncram_e502.tdf" 333 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 2871 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3036 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3838 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5588 0 0 } } { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 2932 0 0 } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 248 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[11\] " "Warning (14320): Synthesized away node \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user4/spring12/lep2141/4840/IFV/db/altsyncram_e502.tdf" 362 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 2871 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3036 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3838 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5588 0 0 } } { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 2932 0 0 } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 248 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[12\] " "Warning (14320): Synthesized away node \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user4/spring12/lep2141/4840/IFV/db/altsyncram_e502.tdf" 391 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 2871 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3036 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3838 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5588 0 0 } } { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 2932 0 0 } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 248 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[13\] " "Warning (14320): Synthesized away node \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user4/spring12/lep2141/4840/IFV/db/altsyncram_e502.tdf" 420 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 2871 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3036 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3838 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5588 0 0 } } { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 2932 0 0 } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 248 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[14\] " "Warning (14320): Synthesized away node \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user4/spring12/lep2141/4840/IFV/db/altsyncram_e502.tdf" 449 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 2871 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3036 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3838 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5588 0 0 } } { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 2932 0 0 } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 248 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[15\] " "Warning (14320): Synthesized away node \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user4/spring12/lep2141/4840/IFV/db/altsyncram_e502.tdf" 478 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 2871 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3036 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3838 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5588 0 0 } } { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 2932 0 0 } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 248 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[16\] " "Warning (14320): Synthesized away node \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user4/spring12/lep2141/4840/IFV/db/altsyncram_e502.tdf" 507 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 2871 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3036 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3838 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5588 0 0 } } { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 2932 0 0 } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 248 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[17\] " "Warning (14320): Synthesized away node \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user4/spring12/lep2141/4840/IFV/db/altsyncram_e502.tdf" 536 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 2871 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3036 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3838 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5588 0 0 } } { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 2932 0 0 } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 248 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[18\] " "Warning (14320): Synthesized away node \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user4/spring12/lep2141/4840/IFV/db/altsyncram_e502.tdf" 565 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 2871 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3036 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3838 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5588 0 0 } } { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 2932 0 0 } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 248 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[19\] " "Warning (14320): Synthesized away node \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user4/spring12/lep2141/4840/IFV/db/altsyncram_e502.tdf" 594 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 2871 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3036 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3838 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5588 0 0 } } { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 2932 0 0 } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 248 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[20\] " "Warning (14320): Synthesized away node \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user4/spring12/lep2141/4840/IFV/db/altsyncram_e502.tdf" 623 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 2871 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3036 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3838 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5588 0 0 } } { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 2932 0 0 } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 248 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[21\] " "Warning (14320): Synthesized away node \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user4/spring12/lep2141/4840/IFV/db/altsyncram_e502.tdf" 652 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 2871 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3036 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3838 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5588 0 0 } } { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 2932 0 0 } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 248 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[22\] " "Warning (14320): Synthesized away node \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user4/spring12/lep2141/4840/IFV/db/altsyncram_e502.tdf" 681 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 2871 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3036 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3838 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5588 0 0 } } { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 2932 0 0 } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 248 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[23\] " "Warning (14320): Synthesized away node \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user4/spring12/lep2141/4840/IFV/db/altsyncram_e502.tdf" 710 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 2871 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3036 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3838 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5588 0 0 } } { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 2932 0 0 } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 248 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[24\] " "Warning (14320): Synthesized away node \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user4/spring12/lep2141/4840/IFV/db/altsyncram_e502.tdf" 739 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 2871 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3036 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3838 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5588 0 0 } } { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 2932 0 0 } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 248 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[25\] " "Warning (14320): Synthesized away node \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user4/spring12/lep2141/4840/IFV/db/altsyncram_e502.tdf" 768 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 2871 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3036 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3838 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5588 0 0 } } { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 2932 0 0 } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 248 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[26\] " "Warning (14320): Synthesized away node \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user4/spring12/lep2141/4840/IFV/db/altsyncram_e502.tdf" 797 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 2871 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3036 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3838 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5588 0 0 } } { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 2932 0 0 } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 248 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[27\] " "Warning (14320): Synthesized away node \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user4/spring12/lep2141/4840/IFV/db/altsyncram_e502.tdf" 826 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 2871 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3036 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3838 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5588 0 0 } } { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 2932 0 0 } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 248 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[28\] " "Warning (14320): Synthesized away node \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user4/spring12/lep2141/4840/IFV/db/altsyncram_e502.tdf" 855 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 2871 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3036 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3838 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5588 0 0 } } { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 2932 0 0 } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 248 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[29\] " "Warning (14320): Synthesized away node \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user4/spring12/lep2141/4840/IFV/db/altsyncram_e502.tdf" 884 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 2871 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3036 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3838 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5588 0 0 } } { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 2932 0 0 } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 248 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[30\] " "Warning (14320): Synthesized away node \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user4/spring12/lep2141/4840/IFV/db/altsyncram_e502.tdf" 913 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 2871 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3036 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3838 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5588 0 0 } } { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 2932 0 0 } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 248 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[31\] " "Warning (14320): Synthesized away node \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user4/spring12/lep2141/4840/IFV/db/altsyncram_e502.tdf" 942 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 2871 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3036 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3838 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5588 0 0 } } { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 2932 0 0 } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 248 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[32\] " "Warning (14320): Synthesized away node \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user4/spring12/lep2141/4840/IFV/db/altsyncram_e502.tdf" 971 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 2871 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3036 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3838 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5588 0 0 } } { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 2932 0 0 } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 248 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[33\] " "Warning (14320): Synthesized away node \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user4/spring12/lep2141/4840/IFV/db/altsyncram_e502.tdf" 1000 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 2871 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3036 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3838 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5588 0 0 } } { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 2932 0 0 } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 248 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[34\] " "Warning (14320): Synthesized away node \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user4/spring12/lep2141/4840/IFV/db/altsyncram_e502.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 2871 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3036 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3838 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5588 0 0 } } { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 2932 0 0 } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 248 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[35\] " "Warning (14320): Synthesized away node \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user4/spring12/lep2141/4840/IFV/db/altsyncram_e502.tdf" 1058 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 2871 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3036 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3838 0 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5588 0 0 } } { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 2932 0 0 } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 248 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "14872 " "Info: Ignored 14872 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "14872 " "Info: Ignored 14872 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "nios:NIOS\|sdram:the_sdram\|i_addr\[0\] nios:NIOS\|sdram:the_sdram\|i_addr\[11\] " "Info: Duplicate register \"nios:NIOS\|sdram:the_sdram\|i_addr\[0\]\" merged to single register \"nios:NIOS\|sdram:the_sdram\|i_addr\[11\]\"" {  } { { "sdram.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/sdram.vhd" 367 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "nios:NIOS\|sdram:the_sdram\|i_addr\[1\] nios:NIOS\|sdram:the_sdram\|i_addr\[11\] " "Info: Duplicate register \"nios:NIOS\|sdram:the_sdram\|i_addr\[1\]\" merged to single register \"nios:NIOS\|sdram:the_sdram\|i_addr\[11\]\"" {  } { { "sdram.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/sdram.vhd" 367 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "nios:NIOS\|sdram:the_sdram\|i_addr\[2\] nios:NIOS\|sdram:the_sdram\|i_addr\[11\] " "Info: Duplicate register \"nios:NIOS\|sdram:the_sdram\|i_addr\[2\]\" merged to single register \"nios:NIOS\|sdram:the_sdram\|i_addr\[11\]\"" {  } { { "sdram.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/sdram.vhd" 367 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "nios:NIOS\|sdram:the_sdram\|i_addr\[3\] nios:NIOS\|sdram:the_sdram\|i_addr\[11\] " "Info: Duplicate register \"nios:NIOS\|sdram:the_sdram\|i_addr\[3\]\" merged to single register \"nios:NIOS\|sdram:the_sdram\|i_addr\[11\]\"" {  } { { "sdram.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/sdram.vhd" 367 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "nios:NIOS\|sdram:the_sdram\|i_addr\[6\] nios:NIOS\|sdram:the_sdram\|i_addr\[11\] " "Info: Duplicate register \"nios:NIOS\|sdram:the_sdram\|i_addr\[6\]\" merged to single register \"nios:NIOS\|sdram:the_sdram\|i_addr\[11\]\"" {  } { { "sdram.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/sdram.vhd" 367 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "nios:NIOS\|sdram:the_sdram\|i_addr\[7\] nios:NIOS\|sdram:the_sdram\|i_addr\[11\] " "Info: Duplicate register \"nios:NIOS\|sdram:the_sdram\|i_addr\[7\]\" merged to single register \"nios:NIOS\|sdram:the_sdram\|i_addr\[11\]\"" {  } { { "sdram.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/sdram.vhd" 367 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "nios:NIOS\|sdram:the_sdram\|i_addr\[8\] nios:NIOS\|sdram:the_sdram\|i_addr\[11\] " "Info: Duplicate register \"nios:NIOS\|sdram:the_sdram\|i_addr\[8\]\" merged to single register \"nios:NIOS\|sdram:the_sdram\|i_addr\[11\]\"" {  } { { "sdram.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/sdram.vhd" 367 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "nios:NIOS\|sdram:the_sdram\|i_addr\[9\] nios:NIOS\|sdram:the_sdram\|i_addr\[11\] " "Info: Duplicate register \"nios:NIOS\|sdram:the_sdram\|i_addr\[9\]\" merged to single register \"nios:NIOS\|sdram:the_sdram\|i_addr\[11\]\"" {  } { { "sdram.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/sdram.vhd" 367 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "nios:NIOS\|sdram:the_sdram\|i_addr\[10\] nios:NIOS\|sdram:the_sdram\|i_addr\[11\] " "Info: Duplicate register \"nios:NIOS\|sdram:the_sdram\|i_addr\[10\]\" merged to single register \"nios:NIOS\|sdram:the_sdram\|i_addr\[11\]\"" {  } { { "sdram.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/sdram.vhd" 367 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "nios:NIOS\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|d1_cpu_jtag_debug_module_end_xfer nios:NIOS\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|d1_reasons_to_wait " "Info: Duplicate register \"nios:NIOS\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|d1_cpu_jtag_debug_module_end_xfer\" merged to single register \"nios:NIOS\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|d1_reasons_to_wait\", power-up level changed" {  } { { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 71 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\", power-up level changed" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[1\].cr\[23\] hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[0\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].cr\[23\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[0\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[1\].cr\[33\] hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[0\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].cr\[33\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[0\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[14\] hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[0\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[14\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[0\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[21\] hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[0\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[21\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[0\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[1\].cr\[25\] hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[0\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].cr\[25\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[0\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[1\].cr\[11\] hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[1\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].cr\[11\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[1\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[1\].cr\[12\] hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[1\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].cr\[12\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[1\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[1\].cr\[14\] hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[1\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].cr\[14\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[1\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[1\].cr\[16\] hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[1\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].cr\[16\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[1\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[1\].cr\[18\] hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[1\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].cr\[18\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[1\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[3\] hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[1\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[3\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[1\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[1\].cr\[19\] hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[1\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].cr\[19\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[1\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[1\].cr\[27\] hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[1\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].cr\[27\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[1\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[1\].cr\[22\] hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[2\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].cr\[22\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[2\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[1\].cr\[24\] hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[2\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].cr\[24\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[2\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[1\].cr\[21\] hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[2\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].cr\[21\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[2\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[15\] hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[2\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[15\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[2\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[8\] hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[2\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[8\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[2\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[27\] hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[2\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[27\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[2\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[1\].cr\[2\] hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[2\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].cr\[2\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[2\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[17\] hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[4\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[17\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[4\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[1\].cr\[20\] hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[4\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].cr\[20\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[4\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[11\] hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[4\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[11\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[4\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[20\] hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[4\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[20\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[4\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[23\] hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[4\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[23\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[4\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[26\] hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[4\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[26\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[4\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[1\].cr\[8\] hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[4\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].cr\[8\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[4\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[1\].cr\[9\] hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[5\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].cr\[9\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[5\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[1\].cr\[28\] hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[5\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].cr\[28\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[5\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[19\] hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[6\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[19\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[6\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[12\] hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[6\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[12\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[6\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[22\] hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[6\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[22\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[6\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[1\].cr\[26\] hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[6\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].cr\[26\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[6\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[25\] hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[6\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[25\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[6\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[13\] hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[6\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[13\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[6\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[1\].cr\[1\] hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[6\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].cr\[1\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[6\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[1\].cr\[6\] hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[7\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].cr\[6\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[7\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[10\] hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[9\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[10\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[9\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[1\].cr\[35\] hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[9\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].cr\[35\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[9\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[1\].cr\[17\] hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[9\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].cr\[17\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[9\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[24\] hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[16\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[24\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[16\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[1\].cr\[34\] hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[16\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].cr\[34\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[16\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[31\] hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[16\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[31\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[16\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[1\].cr\[30\] hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[16\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].cr\[30\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[16\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[28\] hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[18\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[28\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[18\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[1\].cr\[10\] hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[18\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].cr\[10\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[18\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[32\] hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[18\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[32\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[18\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[33\] hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[18\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[33\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[18\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[34\] hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[18\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[34\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[18\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[30\] hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[18\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[30\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[18\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[35\] hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[18\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[35\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[18\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[1\].cr\[32\] hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[29\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].cr\[32\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[29\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[1\].cr\[3\] hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[29\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].cr\[3\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[29\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[1\].cr\[0\] hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[29\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].cr\[0\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[29\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[1\].cr\[5\] hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[29\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].cr\[5\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[29\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[1\].cr\[31\] hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[29\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].cr\[31\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[29\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[1\].cr\[7\] hook:IFM\|ifmunitd:ifm\|ia\[1\].cr\[4\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].cr\[7\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].cr\[4\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[1\].cr\[15\] hook:IFM\|ifmunitd:ifm\|ia\[1\].cr\[4\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].cr\[15\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].cr\[4\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[1\].cr\[13\] hook:IFM\|ifmunitd:ifm\|ia\[1\].cr\[4\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].cr\[13\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].cr\[4\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[1\].cr\[29\] hook:IFM\|ifmunitd:ifm\|ia\[1\].cr\[4\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].cr\[29\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].cr\[4\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[16\] hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[0\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[16\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[0\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[29\] hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[0\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[29\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[0\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[9\] hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[1\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[9\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[1\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[18\] hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[1\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[18\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[1\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[1\].cr\[4\] hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[2\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].cr\[4\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[2\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[6\] hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[4\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[6\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[4\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[5\] hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[4\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[5\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[4\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[7\] hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[4\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[7\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[4\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[14\] hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[0\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[14\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[0\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[11\] hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[1\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[11\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[1\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[3\] hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[1\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[3\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[1\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[15\] hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[2\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[15\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[2\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[2\] hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[2\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[2\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[2\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[22\] hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[2\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[22\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[2\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[20\] hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[4\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[20\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[4\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[8\] hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[4\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[8\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[4\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[13\] hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[6\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[13\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[6\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[22\] hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[6\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[22\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[6\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[19\] hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[6\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[19\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[6\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[24\] hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[8\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[24\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[8\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[35\] hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[10\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[35\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[10\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[17\] hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[11\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[17\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[11\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[26\] hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[11\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[26\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[11\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[26\] hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[12\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[26\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[12\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[24\] hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[16\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[24\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[16\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[32\] hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[18\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[32\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[18\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[28\] hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[18\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[28\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[18\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[23\] hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[20\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[23\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[20\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[33\] hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[21\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[33\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[21\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[3\] hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[29\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[3\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[29\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[34\] hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[30\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[34\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[30\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[10\] hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[30\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[10\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[30\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[30\] hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[31\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[30\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[31\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[32\] hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[0\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[32\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[0\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[31\] hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[5\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[31\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[5\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[15\] hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[7\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[15\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[7\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[29\] hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[7\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[29\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[7\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[19\] hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[12\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[19\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[12\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[16\] hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[12\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[16\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[12\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[18\] hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[14\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[18\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[14\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[27\] hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[14\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[27\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[14\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[25\] hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[23\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[25\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[23\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[1\] hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[0\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[1\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[0\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[17\] hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[1\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[17\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[1\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[35\] hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[1\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[35\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[1\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[7\] hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[2\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[7\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[2\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[27\] hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[2\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[27\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[2\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[6\] hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[4\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[6\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[4\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[11\] hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[4\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[11\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[4\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[20\] hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[4\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[20\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[4\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[9\] hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[4\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[9\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[4\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[7\] hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[4\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[7\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[4\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[25\] hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[5\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[25\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[5\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[1\] hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[5\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[1\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[5\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[14\] hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[9\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[14\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[9\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[33\] hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[9\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[33\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[9\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[12\] hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[10\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[12\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[10\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[6\] hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[12\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[6\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[12\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[31\] hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[16\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[31\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[16\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[0\] hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[16\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[0\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[16\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[23\] hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[21\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[23\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[21\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[34\] hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[29\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[34\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[29\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[5\] hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[29\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[5\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[29\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[13\] hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[4\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[13\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[4\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[21\] hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[4\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[21\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[4\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[4\] hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[2\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[4\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[2\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[10\] hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[0\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[10\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[0\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[21\] hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[0\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[21\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[0\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[9\] hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[0\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[9\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[0\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[16\] hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[1\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[16\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[1\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[29\] hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[1\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[29\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[1\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[28\] hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[4\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[28\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[4\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[30\] hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[18\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[30\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[18\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[1\] hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[0\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[1\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[0\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[8\] hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[2\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[8\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[2\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[12\] hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[4\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[12\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[4\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[4\] hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[5\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].cr\[4\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[5\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[18\] hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[0\] " "Info: Duplicate register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[18\]\" merged to single register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[0\]\"" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break\|trigger_state data_in GND " "Warning (14130): Reduced register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break\|trigger_state\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 1115 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu_instruction_master_arbitrator:the_cpu_instruction_master\|internal_cpu_instruction_master_dbs_address\[0\] data_in GND " "Warning (14130): Reduced register \"nios:NIOS\|cpu_instruction_master_arbitrator:the_cpu_instruction_master\|internal_cpu_instruction_master_dbs_address\[0\]\" with stuck data_in port to stuck value GND" {  } { { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 711 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu_data_master_arbitrator:the_cpu_data_master\|internal_cpu_data_master_dbs_address\[0\] data_in GND " "Warning (14130): Reduced register \"nios:NIOS\|cpu_data_master_arbitrator:the_cpu_data_master\|internal_cpu_data_master_dbs_address\[0\]\" with stuck data_in port to stuck value GND" {  } { { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 585 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[2\] data_in GND " "Warning (14130): Reduced register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[2\]\" with stuck data_in port to stuck value GND" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[2\] data_in GND " "Warning (14130): Reduced register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[2\]\" with stuck data_in port to stuck value GND" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[4\] data_in GND " "Warning (14130): Reduced register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[4\]\" with stuck data_in port to stuck value GND" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[5\] data_in GND " "Warning (14130): Reduced register \"hook:IFM\|ifmunitd:ifm\|ia\[0\].ci\[5\]\" with stuck data_in port to stuck value GND" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "nios:NIOS\|sdram_s1_arbitrator:the_sdram_s1\|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1\|full_6 nios:NIOS\|sdram_s1_arbitrator:the_sdram_s1\|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1\|full_6 " "Info: Duplicate register \"nios:NIOS\|sdram_s1_arbitrator:the_sdram_s1\|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1\|full_6\" merged to single register \"nios:NIOS\|sdram_s1_arbitrator:the_sdram_s1\|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1\|full_6\"" {  } { { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 1167 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "nios:NIOS\|sdram_s1_arbitrator:the_sdram_s1\|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1\|full_5 nios:NIOS\|sdram_s1_arbitrator:the_sdram_s1\|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1\|full_5 " "Info: Duplicate register \"nios:NIOS\|sdram_s1_arbitrator:the_sdram_s1\|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1\|full_5\" merged to single register \"nios:NIOS\|sdram_s1_arbitrator:the_sdram_s1\|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1\|full_5\"" {  } { { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 1108 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "nios:NIOS\|sdram_s1_arbitrator:the_sdram_s1\|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1\|full_4 nios:NIOS\|sdram_s1_arbitrator:the_sdram_s1\|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1\|full_4 " "Info: Duplicate register \"nios:NIOS\|sdram_s1_arbitrator:the_sdram_s1\|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1\|full_4\" merged to single register \"nios:NIOS\|sdram_s1_arbitrator:the_sdram_s1\|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1\|full_4\"" {  } { { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 1107 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "nios:NIOS\|sdram_s1_arbitrator:the_sdram_s1\|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1\|full_3 nios:NIOS\|sdram_s1_arbitrator:the_sdram_s1\|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1\|full_3 " "Info: Duplicate register \"nios:NIOS\|sdram_s1_arbitrator:the_sdram_s1\|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1\|full_3\" merged to single register \"nios:NIOS\|sdram_s1_arbitrator:the_sdram_s1\|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1\|full_3\"" {  } { { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 1106 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "nios:NIOS\|sdram_s1_arbitrator:the_sdram_s1\|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1\|full_2 nios:NIOS\|sdram_s1_arbitrator:the_sdram_s1\|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1\|full_2 " "Info: Duplicate register \"nios:NIOS\|sdram_s1_arbitrator:the_sdram_s1\|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1\|full_2\" merged to single register \"nios:NIOS\|sdram_s1_arbitrator:the_sdram_s1\|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1\|full_2\"" {  } { { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 1105 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "nios:NIOS\|sdram_s1_arbitrator:the_sdram_s1\|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1\|full_1 nios:NIOS\|sdram_s1_arbitrator:the_sdram_s1\|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1\|full_1 " "Info: Duplicate register \"nios:NIOS\|sdram_s1_arbitrator:the_sdram_s1\|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1\|full_1\" merged to single register \"nios:NIOS\|sdram_s1_arbitrator:the_sdram_s1\|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1\|full_1\"" {  } { { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 1104 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "nios:NIOS\|sdram_s1_arbitrator:the_sdram_s1\|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1\|full_0 nios:NIOS\|sdram_s1_arbitrator:the_sdram_s1\|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1\|full_0 " "Info: Duplicate register \"nios:NIOS\|sdram_s1_arbitrator:the_sdram_s1\|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1\|full_0\" merged to single register \"nios:NIOS\|sdram_s1_arbitrator:the_sdram_s1\|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1\|full_0\"" {  } { { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 1103 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\|internal_dbrk_break data_in GND " "Warning (14130): Reduced register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\|internal_dbrk_break\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 1644 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break\|trigbrktype data_in GND " "Warning (14130): Reduced register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break\|trigbrktype\" with stuck data_in port to stuck value GND" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 712 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "nios:NIOS\|sdram:the_sdram\|i_next\[0\] nios:NIOS\|sdram:the_sdram\|i_next\[2\] " "Info: Duplicate register \"nios:NIOS\|sdram:the_sdram\|i_next\[0\]\" merged to single register \"nios:NIOS\|sdram:the_sdram\|i_next\[2\]\"" {  } { { "sdram.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/sdram.vhd" 367 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "nios:NIOS\|sdram:the_sdram\|m_next\[6\] nios:NIOS\|sdram:the_sdram\|m_next\[8\] " "Info: Duplicate register \"nios:NIOS\|sdram:the_sdram\|m_next\[6\]\" merged to single register \"nios:NIOS\|sdram:the_sdram\|m_next\[8\]\"" {  } { { "sdram.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/sdram.vhd" 446 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "nios:NIOS\|sdram:the_sdram\|m_next\[5\] nios:NIOS\|sdram:the_sdram\|m_next\[8\] " "Info: Duplicate register \"nios:NIOS\|sdram:the_sdram\|m_next\[5\]\" merged to single register \"nios:NIOS\|sdram:the_sdram\|m_next\[8\]\"" {  } { { "sdram.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/sdram.vhd" 446 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "nios:NIOS\|sdram:the_sdram\|m_next\[2\] nios:NIOS\|sdram:the_sdram\|m_next\[8\] " "Info: Duplicate register \"nios:NIOS\|sdram:the_sdram\|m_next\[2\]\" merged to single register \"nios:NIOS\|sdram:the_sdram\|m_next\[8\]\"" {  } { { "sdram.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/sdram.vhd" 446 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "nios:NIOS\|sdram:the_sdram\|m_next\[1\] nios:NIOS\|sdram:the_sdram\|m_next\[8\] " "Info: Duplicate register \"nios:NIOS\|sdram:the_sdram\|m_next\[1\]\" merged to single register \"nios:NIOS\|sdram:the_sdram\|m_next\[8\]\"" {  } { { "sdram.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/sdram.vhd" 446 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_arb_share_counter\[1\] data_in GND " "Warning (14130): Reduced register \"nios:NIOS\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_arb_share_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 171 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "nios:NIOS\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_slavearbiterlockenable data_in GND " "Warning (14130): Reduced register \"nios:NIOS\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_slavearbiterlockenable\" with stuck data_in port to stuck value GND" {  } { { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 111 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "SD_DAT3~0 " "Warning: Replaced VCC or GND feeding tri-state bus SD_DAT3~0 with an always-enabled tri-state buffer" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 108 -1 0 } }  } 0 0 "Replaced VCC or GND feeding tri-state bus %1!s! with an always-enabled tri-state buffer" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "SD_CMD~0 " "Warning: Replaced VCC or GND feeding tri-state bus SD_CMD~0 with an always-enabled tri-state buffer" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 109 -1 0 } }  } 0 0 "Replaced VCC or GND feeding tri-state bus %1!s! with an always-enabled tri-state buffer" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DRAM_DQ\[0\]~63 DRAM_DQ\[0\]~32 " "Warning: Removed fan-in from always-disabled I/O buffer DRAM_DQ\[0\]~63 to tri-state bus DRAM_DQ\[0\]~32" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 47 -1 0 } }  } 0 0 "Removed fan-in from always-disabled I/O buffer %1!s! to tri-state bus %2!s!" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DRAM_DQ\[1\]~64 DRAM_DQ\[1\]~31 " "Warning: Removed fan-in from always-disabled I/O buffer DRAM_DQ\[1\]~64 to tri-state bus DRAM_DQ\[1\]~31" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 47 -1 0 } }  } 0 0 "Removed fan-in from always-disabled I/O buffer %1!s! to tri-state bus %2!s!" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DRAM_DQ\[2\]~65 DRAM_DQ\[2\]~30 " "Warning: Removed fan-in from always-disabled I/O buffer DRAM_DQ\[2\]~65 to tri-state bus DRAM_DQ\[2\]~30" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 47 -1 0 } }  } 0 0 "Removed fan-in from always-disabled I/O buffer %1!s! to tri-state bus %2!s!" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DRAM_DQ\[3\]~66 DRAM_DQ\[3\]~29 " "Warning: Removed fan-in from always-disabled I/O buffer DRAM_DQ\[3\]~66 to tri-state bus DRAM_DQ\[3\]~29" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 47 -1 0 } }  } 0 0 "Removed fan-in from always-disabled I/O buffer %1!s! to tri-state bus %2!s!" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DRAM_DQ\[4\]~67 DRAM_DQ\[4\]~28 " "Warning: Removed fan-in from always-disabled I/O buffer DRAM_DQ\[4\]~67 to tri-state bus DRAM_DQ\[4\]~28" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 47 -1 0 } }  } 0 0 "Removed fan-in from always-disabled I/O buffer %1!s! to tri-state bus %2!s!" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DRAM_DQ\[5\]~68 DRAM_DQ\[5\]~27 " "Warning: Removed fan-in from always-disabled I/O buffer DRAM_DQ\[5\]~68 to tri-state bus DRAM_DQ\[5\]~27" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 47 -1 0 } }  } 0 0 "Removed fan-in from always-disabled I/O buffer %1!s! to tri-state bus %2!s!" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DRAM_DQ\[6\]~69 DRAM_DQ\[6\]~26 " "Warning: Removed fan-in from always-disabled I/O buffer DRAM_DQ\[6\]~69 to tri-state bus DRAM_DQ\[6\]~26" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 47 -1 0 } }  } 0 0 "Removed fan-in from always-disabled I/O buffer %1!s! to tri-state bus %2!s!" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DRAM_DQ\[7\]~70 DRAM_DQ\[7\]~25 " "Warning: Removed fan-in from always-disabled I/O buffer DRAM_DQ\[7\]~70 to tri-state bus DRAM_DQ\[7\]~25" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 47 -1 0 } }  } 0 0 "Removed fan-in from always-disabled I/O buffer %1!s! to tri-state bus %2!s!" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DRAM_DQ\[8\]~71 DRAM_DQ\[8\]~24 " "Warning: Removed fan-in from always-disabled I/O buffer DRAM_DQ\[8\]~71 to tri-state bus DRAM_DQ\[8\]~24" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 47 -1 0 } }  } 0 0 "Removed fan-in from always-disabled I/O buffer %1!s! to tri-state bus %2!s!" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DRAM_DQ\[9\]~72 DRAM_DQ\[9\]~23 " "Warning: Removed fan-in from always-disabled I/O buffer DRAM_DQ\[9\]~72 to tri-state bus DRAM_DQ\[9\]~23" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 47 -1 0 } }  } 0 0 "Removed fan-in from always-disabled I/O buffer %1!s! to tri-state bus %2!s!" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DRAM_DQ\[10\]~73 DRAM_DQ\[10\]~22 " "Warning: Removed fan-in from always-disabled I/O buffer DRAM_DQ\[10\]~73 to tri-state bus DRAM_DQ\[10\]~22" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 47 -1 0 } }  } 0 0 "Removed fan-in from always-disabled I/O buffer %1!s! to tri-state bus %2!s!" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DRAM_DQ\[11\]~74 DRAM_DQ\[11\]~21 " "Warning: Removed fan-in from always-disabled I/O buffer DRAM_DQ\[11\]~74 to tri-state bus DRAM_DQ\[11\]~21" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 47 -1 0 } }  } 0 0 "Removed fan-in from always-disabled I/O buffer %1!s! to tri-state bus %2!s!" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DRAM_DQ\[12\]~75 DRAM_DQ\[12\]~20 " "Warning: Removed fan-in from always-disabled I/O buffer DRAM_DQ\[12\]~75 to tri-state bus DRAM_DQ\[12\]~20" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 47 -1 0 } }  } 0 0 "Removed fan-in from always-disabled I/O buffer %1!s! to tri-state bus %2!s!" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DRAM_DQ\[13\]~76 DRAM_DQ\[13\]~19 " "Warning: Removed fan-in from always-disabled I/O buffer DRAM_DQ\[13\]~76 to tri-state bus DRAM_DQ\[13\]~19" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 47 -1 0 } }  } 0 0 "Removed fan-in from always-disabled I/O buffer %1!s! to tri-state bus %2!s!" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DRAM_DQ\[14\]~77 DRAM_DQ\[14\]~18 " "Warning: Removed fan-in from always-disabled I/O buffer DRAM_DQ\[14\]~77 to tri-state bus DRAM_DQ\[14\]~18" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 47 -1 0 } }  } 0 0 "Removed fan-in from always-disabled I/O buffer %1!s! to tri-state bus %2!s!" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DRAM_DQ\[15\]~78 DRAM_DQ\[15\]~17 " "Warning: Removed fan-in from always-disabled I/O buffer DRAM_DQ\[15\]~78 to tri-state bus DRAM_DQ\[15\]~17" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 47 -1 0 } }  } 0 0 "Removed fan-in from always-disabled I/O buffer %1!s! to tri-state bus %2!s!" 0 0 "" 0}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "sdram.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/sdram.vhd" 446 -1 0 } } { "sdram.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/sdram.vhd" 446 -1 0 } } { "sdram.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/sdram.vhd" 446 -1 0 } } { "sdram.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/sdram.vhd" 446 -1 0 } } { "sdram.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/sdram.vhd" 367 -1 0 } } { "sdram.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/sdram.vhd" 446 -1 0 } } { "sdram.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/sdram.vhd" 367 -1 0 } } { "sdram.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/sdram.vhd" 367 -1 0 } } { "sdram.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/sdram.vhd" 367 -1 0 } } { "sdram.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/sdram.vhd" 367 -1 0 } } { "sdram.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/sdram.vhd" 446 -1 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 4604 -1 0 } } { "jtag_uart.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/jtag_uart.vhd" 1184 -1 0 } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 411 -1 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 4615 -1 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5003 -1 0 } } { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 513 -1 0 } } { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 1096 -1 0 } } { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 1470 -1 0 } } { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 2189 -1 0 } } { "sdram.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/sdram.vhd" 313 -1 0 } } { "sdram.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/sdram.vhd" 313 -1 0 } } { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 281 -1 0 } } { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 1981 -1 0 } } { "jtag_uart.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/jtag_uart.vhd" 1262 -1 0 } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 646 -1 0 } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 226 -1 0 } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 225 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0}
{ "Warning" "WOPT_MLS_ENABLED_OE" "" "Warning: TRI or OPNDRN buffers permanently enabled" { { "Warning" "WOPT_MLS_NODE_NAME" "SD_DAT3~1 " "Warning: Node \"SD_DAT3~1\"" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 108 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_NODE_NAME" "SD_CMD~1 " "Warning: Node \"SD_CMD~1\"" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 109 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Warning (13410): Pin \"HEX0\[0\]\" stuck at VCC" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[1\] VCC " "Warning (13410): Pin \"HEX0\[1\]\" stuck at VCC" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[2\] VCC " "Warning (13410): Pin \"HEX0\[2\]\" stuck at VCC" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[3\] GND " "Warning (13410): Pin \"HEX0\[3\]\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[4\] GND " "Warning (13410): Pin \"HEX0\[4\]\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[5\] GND " "Warning (13410): Pin \"HEX0\[5\]\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[6\] GND " "Warning (13410): Pin \"HEX0\[6\]\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[0\] GND " "Warning (13410): Pin \"HEX1\[0\]\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Warning (13410): Pin \"HEX1\[1\]\" stuck at VCC" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Warning (13410): Pin \"HEX1\[2\]\" stuck at VCC" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[3\] GND " "Warning (13410): Pin \"HEX1\[3\]\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[4\] GND " "Warning (13410): Pin \"HEX1\[4\]\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[5\] GND " "Warning (13410): Pin \"HEX1\[5\]\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[6\] GND " "Warning (13410): Pin \"HEX1\[6\]\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[0\] GND " "Warning (13410): Pin \"HEX2\[0\]\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Warning (13410): Pin \"HEX2\[1\]\" stuck at VCC" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[2\] GND " "Warning (13410): Pin \"HEX2\[2\]\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[3\] GND " "Warning (13410): Pin \"HEX2\[3\]\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Warning (13410): Pin \"HEX2\[4\]\" stuck at VCC" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[5\] GND " "Warning (13410): Pin \"HEX2\[5\]\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[6\] GND " "Warning (13410): Pin \"HEX2\[6\]\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[0\] GND " "Warning (13410): Pin \"HEX3\[0\]\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[1\] GND " "Warning (13410): Pin \"HEX3\[1\]\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[2\] GND " "Warning (13410): Pin \"HEX3\[2\]\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Warning (13410): Pin \"HEX3\[3\]\" stuck at VCC" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[4\] GND " "Warning (13410): Pin \"HEX3\[4\]\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[5\] GND " "Warning (13410): Pin \"HEX3\[5\]\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[6\] GND " "Warning (13410): Pin \"HEX3\[6\]\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Warning (13410): Pin \"HEX4\[0\]\" stuck at VCC" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[1\] GND " "Warning (13410): Pin \"HEX4\[1\]\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[2\] GND " "Warning (13410): Pin \"HEX4\[2\]\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Warning (13410): Pin \"HEX4\[3\]\" stuck at VCC" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Warning (13410): Pin \"HEX4\[4\]\" stuck at VCC" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Warning (13410): Pin \"HEX4\[5\]\" stuck at VCC" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Warning (13410): Pin \"HEX4\[6\]\" stuck at VCC" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Warning (13410): Pin \"HEX5\[0\]\" stuck at VCC" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Warning (13410): Pin \"HEX5\[1\]\" stuck at VCC" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Warning (13410): Pin \"HEX5\[2\]\" stuck at VCC" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[3\] GND " "Warning (13410): Pin \"HEX5\[3\]\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[4\] GND " "Warning (13410): Pin \"HEX5\[4\]\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[5\] GND " "Warning (13410): Pin \"HEX5\[5\]\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Warning (13410): Pin \"HEX5\[6\]\" stuck at VCC" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[0\] VCC " "Warning (13410): Pin \"HEX6\[0\]\" stuck at VCC" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[1\] GND " "Warning (13410): Pin \"HEX6\[1\]\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[2\] GND " "Warning (13410): Pin \"HEX6\[2\]\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[3\] GND " "Warning (13410): Pin \"HEX6\[3\]\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[4\] GND " "Warning (13410): Pin \"HEX6\[4\]\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[5\] GND " "Warning (13410): Pin \"HEX6\[5\]\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Warning (13410): Pin \"HEX6\[6\]\" stuck at VCC" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[0\] VCC " "Warning (13410): Pin \"HEX7\[0\]\" stuck at VCC" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[1\] GND " "Warning (13410): Pin \"HEX7\[1\]\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[2\] GND " "Warning (13410): Pin \"HEX7\[2\]\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[3\] GND " "Warning (13410): Pin \"HEX7\[3\]\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[4\] GND " "Warning (13410): Pin \"HEX7\[4\]\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[5\] VCC " "Warning (13410): Pin \"HEX7\[5\]\" stuck at VCC" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Warning (13410): Pin \"HEX7\[6\]\" stuck at VCC" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[0\] GND " "Warning (13410): Pin \"LEDG\[0\]\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[1\] GND " "Warning (13410): Pin \"LEDG\[1\]\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[2\] GND " "Warning (13410): Pin \"LEDG\[2\]\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[3\] GND " "Warning (13410): Pin \"LEDG\[3\]\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[4\] GND " "Warning (13410): Pin \"LEDG\[4\]\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[5\] GND " "Warning (13410): Pin \"LEDG\[5\]\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[6\] GND " "Warning (13410): Pin \"LEDG\[6\]\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[7\] GND " "Warning (13410): Pin \"LEDG\[7\]\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[8\] GND " "Warning (13410): Pin \"LEDG\[8\]\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[0\] GND " "Warning (13410): Pin \"LEDR\[0\]\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[1\] GND " "Warning (13410): Pin \"LEDR\[1\]\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[2\] GND " "Warning (13410): Pin \"LEDR\[2\]\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[3\] GND " "Warning (13410): Pin \"LEDR\[3\]\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[4\] GND " "Warning (13410): Pin \"LEDR\[4\]\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[5\] GND " "Warning (13410): Pin \"LEDR\[5\]\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[6\] GND " "Warning (13410): Pin \"LEDR\[6\]\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[7\] GND " "Warning (13410): Pin \"LEDR\[7\]\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[8\] GND " "Warning (13410): Pin \"LEDR\[8\]\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[9\] GND " "Warning (13410): Pin \"LEDR\[9\]\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[10\] GND " "Warning (13410): Pin \"LEDR\[10\]\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[11\] GND " "Warning (13410): Pin \"LEDR\[11\]\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[12\] GND " "Warning (13410): Pin \"LEDR\[12\]\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[13\] GND " "Warning (13410): Pin \"LEDR\[13\]\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[14\] GND " "Warning (13410): Pin \"LEDR\[14\]\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[15\] GND " "Warning (13410): Pin \"LEDR\[15\]\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[16\] GND " "Warning (13410): Pin \"LEDR\[16\]\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[17\] GND " "Warning (13410): Pin \"LEDR\[17\]\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "UART_TXD GND " "Warning (13410): Pin \"UART_TXD\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "DRAM_CKE VCC " "Warning (13410): Pin \"DRAM_CKE\" stuck at VCC" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[0\] GND " "Warning (13410): Pin \"FL_ADDR\[0\]\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[1\] GND " "Warning (13410): Pin \"FL_ADDR\[1\]\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[2\] GND " "Warning (13410): Pin \"FL_ADDR\[2\]\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[3\] GND " "Warning (13410): Pin \"FL_ADDR\[3\]\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[4\] GND " "Warning (13410): Pin \"FL_ADDR\[4\]\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[5\] GND " "Warning (13410): Pin \"FL_ADDR\[5\]\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[6\] GND " "Warning (13410): Pin \"FL_ADDR\[6\]\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[7\] GND " "Warning (13410): Pin \"FL_ADDR\[7\]\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[8\] GND " "Warning (13410): Pin \"FL_ADDR\[8\]\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[9\] GND " "Warning (13410): Pin \"FL_ADDR\[9\]\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[10\] GND " "Warning (13410): Pin \"FL_ADDR\[10\]\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[11\] GND " "Warning (13410): Pin \"FL_ADDR\[11\]\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[12\] GND " "Warning (13410): Pin \"FL_ADDR\[12\]\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[13\] GND " "Warning (13410): Pin \"FL_ADDR\[13\]\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[14\] GND " "Warning (13410): Pin \"FL_ADDR\[14\]\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[15\] GND " "Warning (13410): Pin \"FL_ADDR\[15\]\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[16\] GND " "Warning (13410): Pin \"FL_ADDR\[16\]\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[17\] GND " "Warning (13410): Pin \"FL_ADDR\[17\]\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[18\] GND " "Warning (13410): Pin \"FL_ADDR\[18\]\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[19\] GND " "Warning (13410): Pin \"FL_ADDR\[19\]\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[20\] GND " "Warning (13410): Pin \"FL_ADDR\[20\]\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Warning (13410): Pin \"FL_ADDR\[21\]\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_WE_N VCC " "Warning (13410): Pin \"FL_WE_N\" stuck at VCC" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_RST_N GND " "Warning (13410): Pin \"FL_RST_N\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_OE_N VCC " "Warning (13410): Pin \"FL_OE_N\" stuck at VCC" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_CE_N VCC " "Warning (13410): Pin \"FL_CE_N\" stuck at VCC" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM_CE_N GND " "Warning (13410): Pin \"SRAM_CE_N\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_ADDR\[0\] GND " "Warning (13410): Pin \"OTG_ADDR\[0\]\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_ADDR\[1\] GND " "Warning (13410): Pin \"OTG_ADDR\[1\]\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_CS_N VCC " "Warning (13410): Pin \"OTG_CS_N\" stuck at VCC" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_RD_N VCC " "Warning (13410): Pin \"OTG_RD_N\" stuck at VCC" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_WR_N VCC " "Warning (13410): Pin \"OTG_WR_N\" stuck at VCC" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_RST_N VCC " "Warning (13410): Pin \"OTG_RST_N\" stuck at VCC" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_FSPEED VCC " "Warning (13410): Pin \"OTG_FSPEED\" stuck at VCC" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_LSPEED VCC " "Warning (13410): Pin \"OTG_LSPEED\" stuck at VCC" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_DACK0_N VCC " "Warning (13410): Pin \"OTG_DACK0_N\" stuck at VCC" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "OTG_DACK1_N VCC " "Warning (13410): Pin \"OTG_DACK1_N\" stuck at VCC" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 94 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_ON VCC " "Warning (13410): Pin \"LCD_ON\" stuck at VCC" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_BLON VCC " "Warning (13410): Pin \"LCD_BLON\" stuck at VCC" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_RW VCC " "Warning (13410): Pin \"LCD_RW\" stuck at VCC" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_EN GND " "Warning (13410): Pin \"LCD_EN\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_RS GND " "Warning (13410): Pin \"LCD_RS\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "SD_CLK VCC " "Warning (13410): Pin \"SD_CLK\" stuck at VCC" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "TDO GND " "Warning (13410): Pin \"TDO\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "I2C_SCLK VCC " "Warning (13410): Pin \"I2C_SCLK\" stuck at VCC" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 122 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_SYNC GND " "Warning (13410): Pin \"VGA_SYNC\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET_CMD GND " "Warning (13410): Pin \"ENET_CMD\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 143 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET_CS_N VCC " "Warning (13410): Pin \"ENET_CS_N\" stuck at VCC" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET_WR_N VCC " "Warning (13410): Pin \"ENET_WR_N\" stuck at VCC" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 145 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET_RD_N VCC " "Warning (13410): Pin \"ENET_RD_N\" stuck at VCC" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 146 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET_RST_N VCC " "Warning (13410): Pin \"ENET_RST_N\" stuck at VCC" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 147 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ENET_CLK GND " "Warning (13410): Pin \"ENET_CLK\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 148 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "AUD_DACDAT VCC " "Warning (13410): Pin \"AUD_DACDAT\" stuck at VCC" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "AUD_XCK VCC " "Warning (13410): Pin \"AUD_XCK\" stuck at VCC" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "TD_RESET GND " "Warning (13410): Pin \"TD_RESET\" stuck at GND" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "61 61 " "Info: 61 registers lost all their fanouts during netlist optimizations. The first 61 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[0\] " "Info: Register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[1\] " "Info: Register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[2\] " "Info: Register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[3\] " "Info: Register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[4\] " "Info: Register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[5\] " "Info: Register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[6\] " "Info: Register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[7\] " "Info: Register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[8\] " "Info: Register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[9\] " "Info: Register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[10\] " "Info: Register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[11\] " "Info: Register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[12\] " "Info: Register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[13\] " "Info: Register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[14\] " "Info: Register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[15\] " "Info: Register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[16\] " "Info: Register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[17\] " "Info: Register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[18\] " "Info: Register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[19\] " "Info: Register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[20\] " "Info: Register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[21\] " "Info: Register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[22\] " "Info: Register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[23\] " "Info: Register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[24\] " "Info: Register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[25\] " "Info: Register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[26\] " "Info: Register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[27\] " "Info: Register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[28\] " "Info: Register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[29\] " "Info: Register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[30\] " "Info: Register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[31\] " "Info: Register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[32\] " "Info: Register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[33\] " "Info: Register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[34\] " "Info: Register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[34\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[35\] " "Info: Register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[35\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk\|xbrk_hit3 " "Info: Register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk\|xbrk_hit3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[0\] " "Info: Register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[16\] " "Info: Register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[15\] " "Info: Register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[14\] " "Info: Register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[13\] " "Info: Register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[12\] " "Info: Register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[11\] " "Info: Register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[10\] " "Info: Register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[9\] " "Info: Register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[8\] " "Info: Register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[7\] " "Info: Register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[6\] " "Info: Register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[5\] " "Info: Register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[4\] " "Info: Register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[3\] " "Info: Register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[2\] " "Info: Register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[1\] " "Info: Register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios:NIOS\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|last_cycle_cpu_instruction_master_granted_slave_cpu_jtag_debug_module " "Info: Register \"nios:NIOS\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|last_cycle_cpu_instruction_master_granted_slave_cpu_jtag_debug_module\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios:NIOS\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|last_cycle_cpu_data_master_granted_slave_cpu_jtag_debug_module " "Info: Register \"nios:NIOS\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|last_cycle_cpu_data_master_granted_slave_cpu_jtag_debug_module\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios:NIOS\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_arb_share_counter\[0\] " "Info: Register \"nios:NIOS\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_arb_share_counter\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios:NIOS\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_reg_firsttransfer " "Info: Register \"nios:NIOS\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_reg_firsttransfer\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios:NIOS\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_saved_chosen_master_vector\[1\] " "Info: Register \"nios:NIOS\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_saved_chosen_master_vector\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_mod:VGA\|cycle\[6\] " "Info: Register \"vga_mod:VGA\|cycle\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "vga_mod:VGA\|cycle\[7\] " "Info: Register \"vga_mod:VGA\|cycle\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "44 " "Warning: Design contains 44 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27 " "Warning (15610): No output dependent on input pin \"CLOCK_27\"" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 19 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EXT_CLOCK " "Warning (15610): No output dependent on input pin \"EXT_CLOCK\"" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 21 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "Warning (15610): No output dependent on input pin \"KEY\[0\]\"" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 25 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "Warning (15610): No output dependent on input pin \"KEY\[1\]\"" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 25 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "Warning (15610): No output dependent on input pin \"KEY\[2\]\"" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 25 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "Warning (15610): No output dependent on input pin \"KEY\[3\]\"" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 25 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "Warning (15610): No output dependent on input pin \"SW\[1\]\"" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 26 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "Warning (15610): No output dependent on input pin \"SW\[4\]\"" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 26 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "Warning (15610): No output dependent on input pin \"SW\[5\]\"" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 26 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "Warning (15610): No output dependent on input pin \"SW\[6\]\"" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 26 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "Warning (15610): No output dependent on input pin \"SW\[7\]\"" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 26 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "Warning (15610): No output dependent on input pin \"SW\[8\]\"" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 26 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "Warning (15610): No output dependent on input pin \"SW\[9\]\"" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 26 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "Warning (15610): No output dependent on input pin \"SW\[10\]\"" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 26 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "Warning (15610): No output dependent on input pin \"SW\[11\]\"" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 26 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "Warning (15610): No output dependent on input pin \"SW\[12\]\"" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 26 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "Warning (15610): No output dependent on input pin \"SW\[13\]\"" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 26 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "Warning (15610): No output dependent on input pin \"SW\[14\]\"" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 26 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "Warning (15610): No output dependent on input pin \"SW\[15\]\"" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 26 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "Warning (15610): No output dependent on input pin \"SW\[16\]\"" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 26 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "Warning (15610): No output dependent on input pin \"SW\[17\]\"" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 26 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "Warning (15610): No output dependent on input pin \"UART_RXD\"" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 38 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "Warning (15610): No output dependent on input pin \"IRDA_RXD\"" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 43 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT0 " "Warning (15610): No output dependent on input pin \"OTG_INT0\"" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 89 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT1 " "Warning (15610): No output dependent on input pin \"OTG_INT1\"" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 90 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ0 " "Warning (15610): No output dependent on input pin \"OTG_DREQ0\"" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 91 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ1 " "Warning (15610): No output dependent on input pin \"OTG_DREQ1\"" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 92 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TDI " "Warning (15610): No output dependent on input pin \"TDI\"" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 114 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TCK " "Warning (15610): No output dependent on input pin \"TCK\"" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 115 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TCS " "Warning (15610): No output dependent on input pin \"TCS\"" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 116 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_DAT " "Warning (15610): No output dependent on input pin \"PS2_DAT\"" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 126 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_CLK " "Warning (15610): No output dependent on input pin \"PS2_CLK\"" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 127 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_INT " "Warning (15610): No output dependent on input pin \"ENET_INT\"" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 149 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "Warning (15610): No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 154 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 162 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 162 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 162 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 162 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 162 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 162 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 162 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "Warning (15610): No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 162 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "Warning (15610): No output dependent on input pin \"TD_HS\"" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 163 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "Warning (15610): No output dependent on input pin \"TD_VS\"" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 164 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14882 " "Info: Implemented 14882 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "51 " "Info: Implemented 51 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "218 " "Info: Implemented 218 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_BIDIRS" "159 " "Info: Implemented 159 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "14340 " "Info: Implemented 14340 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0} { "Info" "ICUT_CUT_TM_RAMS" "80 " "Info: Implemented 80 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 ClockLock PLLs" {  } {  } 0 0 "Implemented %1!d! ClockLock PLLs" 0 0 "" 0} { "Info" "ICUT_CUT_TM_DSP_ELEM" "32 " "Info: Implemented 32 DSP elements" {  } {  } 0 0 "Implemented %1!d! DSP elements" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 361 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 361 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Sun May  6 08:36:20 2012 " "Info: Processing ended: Sun May  6 08:36:20 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:03:29 " "Info: Elapsed time: 00:03:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun May  6 08:36:21 2012 " "Info: Processing started: Sun May  6 08:36:21 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ifv -c ifv " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off ifv -c ifv" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "ifv EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"ifv\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WCUT_CUT_DEFAULT_OPERATING_CONDITION" "high junction temperature 85 " "Warning: The high junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 0 "The %1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0}
{ "Warning" "WCUT_CUT_DEFAULT_OPERATING_CONDITION" "low junction temperature 0 " "Warning: The low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 0 "The %1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0}
{ "Info" "ICUT_CUT_PLL_SOURCE_SYNC_NO_INPUT_COMPENSATE_SET" "pll5025:CLK5025\|altpll:altpll_component\|pll " "Info: None of the inputs fed by the compensated output clock of PLL \"pll5025:CLK5025\|altpll:altpll_component\|pll\" (which is in Source Synchronous mode) have been set to be the compensated input. Quartus II software will automatically set those inputs as the compensated inputs." { { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "pll5025:CLK5025\|altpll:altpll_component\|pll DRAM_DQ\[0\] " "Info: Input \"DRAM_DQ\[0\]\" that is fed by the compensated output clock of PLL \"pll5025:CLK5025\|altpll:altpll_component\|pll\" (which is in Source Synchronous mode) has been set as a compensated input" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 47 -1 0 } } { "altpll.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } } { "pll5025.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/pll5025.vhd" 146 0 0 } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 223 0 0 } }  } 0 0 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" (which is in Source Synchronous mode) has been set as a compensated input" 0 0 "" 0} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "pll5025:CLK5025\|altpll:altpll_component\|pll DRAM_DQ\[14\] " "Info: Input \"DRAM_DQ\[14\]\" that is fed by the compensated output clock of PLL \"pll5025:CLK5025\|altpll:altpll_component\|pll\" (which is in Source Synchronous mode) has been set as a compensated input" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 47 -1 0 } } { "altpll.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } } { "pll5025.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/pll5025.vhd" 146 0 0 } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 223 0 0 } }  } 0 0 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" (which is in Source Synchronous mode) has been set as a compensated input" 0 0 "" 0} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "pll5025:CLK5025\|altpll:altpll_component\|pll DRAM_DQ\[15\] " "Info: Input \"DRAM_DQ\[15\]\" that is fed by the compensated output clock of PLL \"pll5025:CLK5025\|altpll:altpll_component\|pll\" (which is in Source Synchronous mode) has been set as a compensated input" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 47 -1 0 } } { "altpll.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } } { "pll5025.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/pll5025.vhd" 146 0 0 } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 223 0 0 } }  } 0 0 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" (which is in Source Synchronous mode) has been set as a compensated input" 0 0 "" 0} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "pll5025:CLK5025\|altpll:altpll_component\|pll DRAM_DQ\[11\] " "Info: Input \"DRAM_DQ\[11\]\" that is fed by the compensated output clock of PLL \"pll5025:CLK5025\|altpll:altpll_component\|pll\" (which is in Source Synchronous mode) has been set as a compensated input" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 47 -1 0 } } { "altpll.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } } { "pll5025.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/pll5025.vhd" 146 0 0 } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 223 0 0 } }  } 0 0 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" (which is in Source Synchronous mode) has been set as a compensated input" 0 0 "" 0} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "pll5025:CLK5025\|altpll:altpll_component\|pll DRAM_DQ\[12\] " "Info: Input \"DRAM_DQ\[12\]\" that is fed by the compensated output clock of PLL \"pll5025:CLK5025\|altpll:altpll_component\|pll\" (which is in Source Synchronous mode) has been set as a compensated input" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 47 -1 0 } } { "altpll.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } } { "pll5025.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/pll5025.vhd" 146 0 0 } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 223 0 0 } }  } 0 0 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" (which is in Source Synchronous mode) has been set as a compensated input" 0 0 "" 0} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "pll5025:CLK5025\|altpll:altpll_component\|pll DRAM_DQ\[4\] " "Info: Input \"DRAM_DQ\[4\]\" that is fed by the compensated output clock of PLL \"pll5025:CLK5025\|altpll:altpll_component\|pll\" (which is in Source Synchronous mode) has been set as a compensated input" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 47 -1 0 } } { "altpll.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } } { "pll5025.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/pll5025.vhd" 146 0 0 } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 223 0 0 } }  } 0 0 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" (which is in Source Synchronous mode) has been set as a compensated input" 0 0 "" 0} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "pll5025:CLK5025\|altpll:altpll_component\|pll DRAM_DQ\[5\] " "Info: Input \"DRAM_DQ\[5\]\" that is fed by the compensated output clock of PLL \"pll5025:CLK5025\|altpll:altpll_component\|pll\" (which is in Source Synchronous mode) has been set as a compensated input" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 47 -1 0 } } { "altpll.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } } { "pll5025.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/pll5025.vhd" 146 0 0 } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 223 0 0 } }  } 0 0 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" (which is in Source Synchronous mode) has been set as a compensated input" 0 0 "" 0} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "pll5025:CLK5025\|altpll:altpll_component\|pll DRAM_DQ\[1\] " "Info: Input \"DRAM_DQ\[1\]\" that is fed by the compensated output clock of PLL \"pll5025:CLK5025\|altpll:altpll_component\|pll\" (which is in Source Synchronous mode) has been set as a compensated input" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 47 -1 0 } } { "altpll.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } } { "pll5025.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/pll5025.vhd" 146 0 0 } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 223 0 0 } }  } 0 0 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" (which is in Source Synchronous mode) has been set as a compensated input" 0 0 "" 0} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "pll5025:CLK5025\|altpll:altpll_component\|pll DRAM_DQ\[2\] " "Info: Input \"DRAM_DQ\[2\]\" that is fed by the compensated output clock of PLL \"pll5025:CLK5025\|altpll:altpll_component\|pll\" (which is in Source Synchronous mode) has been set as a compensated input" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 47 -1 0 } } { "altpll.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } } { "pll5025.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/pll5025.vhd" 146 0 0 } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 223 0 0 } }  } 0 0 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" (which is in Source Synchronous mode) has been set as a compensated input" 0 0 "" 0} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "pll5025:CLK5025\|altpll:altpll_component\|pll DRAM_DQ\[3\] " "Info: Input \"DRAM_DQ\[3\]\" that is fed by the compensated output clock of PLL \"pll5025:CLK5025\|altpll:altpll_component\|pll\" (which is in Source Synchronous mode) has been set as a compensated input" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 47 -1 0 } } { "altpll.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } } { "pll5025.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/pll5025.vhd" 146 0 0 } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 223 0 0 } }  } 0 0 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" (which is in Source Synchronous mode) has been set as a compensated input" 0 0 "" 0} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "pll5025:CLK5025\|altpll:altpll_component\|pll DRAM_DQ\[13\] " "Info: Input \"DRAM_DQ\[13\]\" that is fed by the compensated output clock of PLL \"pll5025:CLK5025\|altpll:altpll_component\|pll\" (which is in Source Synchronous mode) has been set as a compensated input" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 47 -1 0 } } { "altpll.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } } { "pll5025.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/pll5025.vhd" 146 0 0 } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 223 0 0 } }  } 0 0 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" (which is in Source Synchronous mode) has been set as a compensated input" 0 0 "" 0} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "pll5025:CLK5025\|altpll:altpll_component\|pll DRAM_DQ\[10\] " "Info: Input \"DRAM_DQ\[10\]\" that is fed by the compensated output clock of PLL \"pll5025:CLK5025\|altpll:altpll_component\|pll\" (which is in Source Synchronous mode) has been set as a compensated input" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 47 -1 0 } } { "altpll.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } } { "pll5025.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/pll5025.vhd" 146 0 0 } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 223 0 0 } }  } 0 0 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" (which is in Source Synchronous mode) has been set as a compensated input" 0 0 "" 0} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "pll5025:CLK5025\|altpll:altpll_component\|pll DRAM_DQ\[9\] " "Info: Input \"DRAM_DQ\[9\]\" that is fed by the compensated output clock of PLL \"pll5025:CLK5025\|altpll:altpll_component\|pll\" (which is in Source Synchronous mode) has been set as a compensated input" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 47 -1 0 } } { "altpll.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } } { "pll5025.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/pll5025.vhd" 146 0 0 } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 223 0 0 } }  } 0 0 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" (which is in Source Synchronous mode) has been set as a compensated input" 0 0 "" 0} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "pll5025:CLK5025\|altpll:altpll_component\|pll DRAM_DQ\[8\] " "Info: Input \"DRAM_DQ\[8\]\" that is fed by the compensated output clock of PLL \"pll5025:CLK5025\|altpll:altpll_component\|pll\" (which is in Source Synchronous mode) has been set as a compensated input" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 47 -1 0 } } { "altpll.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } } { "pll5025.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/pll5025.vhd" 146 0 0 } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 223 0 0 } }  } 0 0 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" (which is in Source Synchronous mode) has been set as a compensated input" 0 0 "" 0} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "pll5025:CLK5025\|altpll:altpll_component\|pll DRAM_DQ\[7\] " "Info: Input \"DRAM_DQ\[7\]\" that is fed by the compensated output clock of PLL \"pll5025:CLK5025\|altpll:altpll_component\|pll\" (which is in Source Synchronous mode) has been set as a compensated input" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 47 -1 0 } } { "altpll.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } } { "pll5025.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/pll5025.vhd" 146 0 0 } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 223 0 0 } }  } 0 0 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" (which is in Source Synchronous mode) has been set as a compensated input" 0 0 "" 0} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "pll5025:CLK5025\|altpll:altpll_component\|pll DRAM_DQ\[6\] " "Info: Input \"DRAM_DQ\[6\]\" that is fed by the compensated output clock of PLL \"pll5025:CLK5025\|altpll:altpll_component\|pll\" (which is in Source Synchronous mode) has been set as a compensated input" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 47 -1 0 } } { "altpll.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } } { "pll5025.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/pll5025.vhd" 146 0 0 } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 223 0 0 } }  } 0 0 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" (which is in Source Synchronous mode) has been set as a compensated input" 0 0 "" 0}  } { { "altpll.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } } { "pll5025.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/pll5025.vhd" 146 0 0 } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 223 0 0 } }  } 0 0 "None of the inputs fed by the compensated output clock of PLL \"%1!s!\" (which is in Source Synchronous mode) have been set to be the compensated input. Quartus II software will automatically set those inputs as the compensated inputs." 0 0 "" 0}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll5025:CLK5025\|altpll:altpll_component\|pll Cyclone II " "Info: Implemented PLL \"pll5025:CLK5025\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll5025:CLK5025\|altpll:altpll_component\|_clk0 1 1 0 0 " "Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll5025:CLK5025\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll5025:CLK5025\|altpll:altpll_component\|_clk1 1 2 0 0 " "Info: Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for pll5025:CLK5025\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll5025:CLK5025\|altpll:altpll_component\|_clk2 1 1 -54 -3000 " "Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of -54 degrees (-3000 ps) for pll5025:CLK5025\|altpll:altpll_component\|_clk2 port" {  } { { "altpll.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf" 889 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0}  } { { "altpll.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "Implemented PLL \"%1!s!\" as %2!s! PLL type" 0 0 "" 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0}
{ "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_TOP" "2 0 " "Info: The Fitter has identified 2 logical partitions of which 0 have a previous placement to use" { { "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_NONE_OVERRIDE" "16293 Top " "Info: Previous placement does not exist for 16293 of 16293 atoms in partition Top" {  } {  } 0 0 "Previous placement does not exist for %1!d! of %1!d! atoms in partition %2!s!" 0 0 "" 0} { "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_NONE_OVERRIDE" "189 sld_hub:sld_hub_inst " "Info: Previous placement does not exist for 189 of 189 atoms in partition sld_hub:sld_hub_inst" {  } {  } 0 0 "Previous placement does not exist for %1!d! of %1!d! atoms in partition %2!s!" 0 0 "" 0}  } {  } 0 0 "The Fitter has identified %1!d! logical partitions of which %2!d! have a previous placement to use" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ~ASDO~ } } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll5025:CLK5025\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Info: Automatically promoted node pll5025:CLK5025\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "altpll.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf" 518 3 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { pll5025:CLK5025|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { pll5025:CLK5025|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll5025:CLK5025\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_1) " "Info: Automatically promoted node pll5025:CLK5025\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "altpll.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf" 518 3 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { pll5025:CLK5025|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { pll5025:CLK5025|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll5025:CLK5025\|altpll:altpll_component\|_clk2 (placed in counter C2 of PLL_1) " "Info: Automatically promoted node pll5025:CLK5025\|altpll:altpll_component\|_clk2 (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_X0_Y1_N1 " "Info: Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_X0_Y1_N1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "altpll.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf" 518 3 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { pll5025:CLK5025|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { pll5025:CLK5025|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info: Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_vga  " "Info: Automatically promoted node clk_vga " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_vga~2 " "Info: Destination node clk_vga~2" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 179 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk_vga~2 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk_vga~2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_CLK " "Info: Destination node VGA_CLK" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { VGA_CLK } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 131 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { VGA_CLK } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { VGA_CLK } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 179 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk_vga } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk_vga } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios:NIOS\|nios_reset_clk_domain_synch_module:nios_reset_clk_domain_synch\|data_out  " "Info: Automatically promoted node nios:NIOS\|nios_reset_clk_domain_synch_module:nios_reset_clk_domain_synch\|data_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|jtag_break~43 " "Info: Destination node nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|jtag_break~43" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 200 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|jtag_break~43 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|jtag_break~43 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios:NIOS\|sdram:the_sdram\|active_addr\[0\]~1299 " "Info: Destination node nios:NIOS\|sdram:the_sdram\|active_addr\[0\]~1299" {  } { { "sdram.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/sdram.vhd" 446 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|sdram:the_sdram|active_addr[0]~1299 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|sdram:the_sdram|active_addr[0]~1299 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios:NIOS\|sdram:the_sdram\|active_cs_n~271 " "Info: Destination node nios:NIOS\|sdram:the_sdram\|active_cs_n~271" {  } { { "sdram.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/sdram.vhd" 216 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|sdram:the_sdram|active_cs_n~271 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|sdram:the_sdram|active_cs_n~271 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios:NIOS\|cpu:the_cpu\|W_rf_wren_a " "Info: Destination node nios:NIOS\|cpu:the_cpu\|W_rf_wren_a" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 4569 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|cpu:the_cpu|W_rf_wren_a } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|cpu:the_cpu|W_rf_wren_a } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios:NIOS\|sdram:the_sdram\|i_refs\[0\]~79 " "Info: Destination node nios:NIOS\|sdram:the_sdram\|i_refs\[0\]~79" {  } { { "sdram.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/sdram.vhd" 367 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|sdram:the_sdram|i_refs[0]~79 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|sdram:the_sdram|i_refs[0]~79 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|internal_resetlatch~182 " "Info: Destination node nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|internal_resetlatch~182" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 199 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|internal_resetlatch~182 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|internal_resetlatch~182 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 2355 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "nios:NIOS\|nios_reset_clk_domain_synch_module:nios_reset_clk_domain_synch\|data_out" } } } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|nios_reset_clk_domain_synch_module:nios_reset_clk_domain_synch|data_out } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|nios_reset_clk_domain_synch_module:nios_reset_clk_domain_synch|data_out } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:sld_hub_inst\|CLR_SIGNAL~_wirecell  " "Info: Automatically promoted node sld_hub:sld_hub_inst\|CLR_SIGNAL~_wirecell " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|ir\[1\]~116 " "Info: Destination node nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|ir\[1\]~116" {  } { { "cpu_jtag_debug_module.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu_jtag_debug_module.vhd" 147 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|ir[1]~116 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|ir[1]~116 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|internal_resetlatch~181 " "Info: Destination node nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|internal_resetlatch~181" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 199 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|internal_resetlatch~181 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|internal_resetlatch~181 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|internal_resetlatch~182 " "Info: Destination node nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|internal_resetlatch~182" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 199 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|internal_resetlatch~182 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|internal_resetlatch~182 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 316 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|CLR_SIGNAL~_wirecell } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|CLR_SIGNAL~_wirecell } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:sld_hub_inst\|CLR_SIGNAL  " "Info: Automatically promoted node sld_hub:sld_hub_inst\|CLR_SIGNAL " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|CLR_SIGNAL~_wirecell " "Info: Destination node sld_hub:sld_hub_inst\|CLR_SIGNAL~_wirecell" {  } { { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 316 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|CLR_SIGNAL~_wirecell } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|CLR_SIGNAL~_wirecell } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 316 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|CLR_SIGNAL" } } } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|CLR_SIGNAL } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|CLR_SIGNAL } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[0\]  " "Info: Automatically promoted node sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state~446 " "Info: Destination node sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state~446" {  } { { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 1148 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~446 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~446 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state~5 " "Info: Destination node sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state~5" {  } { { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 1148 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~5 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~5 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[0\]~_wirecell " "Info: Destination node sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[0\]~_wirecell" {  } { { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 1163 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0]~_wirecell } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0]~_wirecell } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 1163 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|resetrequest  " "Info: Automatically promoted node nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|MonWr~41 " "Info: Destination node nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|MonWr~41" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 478 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonWr~41 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonWr~41 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 189 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|resetrequest" } } } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:03 " "Info: Finished register packing: elapsed time is 00:00:03" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "52 I/O " "Extra Info: Packed 52 registers into blocks of type I/O" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "19 " "Extra Info: Created 19 register duplicates" {  } {  } 1 0 "Created %1!d! register duplicates" 0 0 "" 0}  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Warning: Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:33 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:33" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:03:24 " "Info: Fitter placement operations ending: elapsed time is 00:03:24" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "5.224 ns register register " "Info: Estimated most critical path is register to register delay of 5.224 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns hook:IFM\|ifmunitd:ifm\|ow\[0\] 1 REG LAB_X19_Y35 55 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X19_Y35; Fanout = 55; REG Node = 'hook:IFM\|ifmunitd:ifm\|ow\[0\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { hook:IFM|ifmunitd:ifm|ow[0] } "NODE_NAME" } } { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.150 ns) 0.623 ns sram:SRAM\|rre~24 2 COMB LAB_X19_Y35 7 " "Info: 2: + IC(0.473 ns) + CELL(0.150 ns) = 0.623 ns; Loc. = LAB_X19_Y35; Fanout = 7; COMB Node = 'sram:SRAM\|rre~24'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.623 ns" { hook:IFM|ifmunitd:ifm|ow[0] sram:SRAM|rre~24 } "NODE_NAME" } } { "sram.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/sram.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 1.188 ns sram:SRAM\|rv\[0\]~480 3 COMB LAB_X19_Y35 2 " "Info: 3: + IC(0.127 ns) + CELL(0.438 ns) = 1.188 ns; Loc. = LAB_X19_Y35; Fanout = 2; COMB Node = 'sram:SRAM\|rv\[0\]~480'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.565 ns" { sram:SRAM|rre~24 sram:SRAM|rv[0]~480 } "NODE_NAME" } } { "sram.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/sram.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.414 ns) 1.999 ns vga_mod:VGA\|Add0~163 4 COMB LAB_X19_Y35 2 " "Info: 4: + IC(0.397 ns) + CELL(0.414 ns) = 1.999 ns; Loc. = LAB_X19_Y35; Fanout = 2; COMB Node = 'vga_mod:VGA\|Add0~163'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.811 ns" { sram:SRAM|rv[0]~480 vga_mod:VGA|Add0~163 } "NODE_NAME" } } { "vga_mod.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/vga_mod.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.070 ns vga_mod:VGA\|Add0~165 5 COMB LAB_X19_Y35 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 2.070 ns; Loc. = LAB_X19_Y35; Fanout = 2; COMB Node = 'vga_mod:VGA\|Add0~165'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { vga_mod:VGA|Add0~163 vga_mod:VGA|Add0~165 } "NODE_NAME" } } { "vga_mod.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/vga_mod.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.141 ns vga_mod:VGA\|Add0~167 6 COMB LAB_X19_Y35 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 2.141 ns; Loc. = LAB_X19_Y35; Fanout = 2; COMB Node = 'vga_mod:VGA\|Add0~167'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { vga_mod:VGA|Add0~165 vga_mod:VGA|Add0~167 } "NODE_NAME" } } { "vga_mod.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/vga_mod.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.212 ns vga_mod:VGA\|Add0~169 7 COMB LAB_X19_Y35 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 2.212 ns; Loc. = LAB_X19_Y35; Fanout = 2; COMB Node = 'vga_mod:VGA\|Add0~169'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { vga_mod:VGA|Add0~167 vga_mod:VGA|Add0~169 } "NODE_NAME" } } { "vga_mod.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/vga_mod.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.283 ns vga_mod:VGA\|Add0~171 8 COMB LAB_X19_Y35 1 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 2.283 ns; Loc. = LAB_X19_Y35; Fanout = 1; COMB Node = 'vga_mod:VGA\|Add0~171'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { vga_mod:VGA|Add0~169 vga_mod:VGA|Add0~171 } "NODE_NAME" } } { "vga_mod.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/vga_mod.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.693 ns vga_mod:VGA\|Add0~172 9 COMB LAB_X19_Y35 31 " "Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 2.693 ns; Loc. = LAB_X19_Y35; Fanout = 31; COMB Node = 'vga_mod:VGA\|Add0~172'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.410 ns" { vga_mod:VGA|Add0~171 vga_mod:VGA|Add0~172 } "NODE_NAME" } } { "vga_mod.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/vga_mod.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.438 ns) 3.449 ns vga_mod:VGA\|Color_LUT:A\|Mux24~167 10 COMB LAB_X20_Y35 1 " "Info: 10: + IC(0.318 ns) + CELL(0.438 ns) = 3.449 ns; Loc. = LAB_X20_Y35; Fanout = 1; COMB Node = 'vga_mod:VGA\|Color_LUT:A\|Mux24~167'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.756 ns" { vga_mod:VGA|Add0~172 vga_mod:VGA|Color_LUT:A|Mux24~167 } "NODE_NAME" } } { "Color_LUT.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/Color_LUT.vhd" 283 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 4.014 ns vga_mod:VGA\|Color_LUT:A\|Mux24~168 11 COMB LAB_X20_Y35 1 " "Info: 11: + IC(0.415 ns) + CELL(0.150 ns) = 4.014 ns; Loc. = LAB_X20_Y35; Fanout = 1; COMB Node = 'vga_mod:VGA\|Color_LUT:A\|Mux24~168'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.565 ns" { vga_mod:VGA|Color_LUT:A|Mux24~167 vga_mod:VGA|Color_LUT:A|Mux24~168 } "NODE_NAME" } } { "Color_LUT.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/Color_LUT.vhd" 283 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 4.575 ns vga_mod:VGA\|Color_LUT:A\|Mux24~170 12 COMB LAB_X20_Y35 1 " "Info: 12: + IC(0.290 ns) + CELL(0.271 ns) = 4.575 ns; Loc. = LAB_X20_Y35; Fanout = 1; COMB Node = 'vga_mod:VGA\|Color_LUT:A\|Mux24~170'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.561 ns" { vga_mod:VGA|Color_LUT:A|Mux24~168 vga_mod:VGA|Color_LUT:A|Mux24~170 } "NODE_NAME" } } { "Color_LUT.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/Color_LUT.vhd" 283 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 5.140 ns vga_mod:VGA\|vga:G\|VGA_G~828 13 COMB LAB_X20_Y35 1 " "Info: 13: + IC(0.415 ns) + CELL(0.150 ns) = 5.140 ns; Loc. = LAB_X20_Y35; Fanout = 1; COMB Node = 'vga_mod:VGA\|vga:G\|VGA_G~828'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.565 ns" { vga_mod:VGA|Color_LUT:A|Mux24~170 vga_mod:VGA|vga:G|VGA_G~828 } "NODE_NAME" } } { "vga.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/vga.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.224 ns vga_mod:VGA\|vga:G\|VGA_G\[4\] 14 REG LAB_X20_Y35 1 " "Info: 14: + IC(0.000 ns) + CELL(0.084 ns) = 5.224 ns; Loc. = LAB_X20_Y35; Fanout = 1; REG Node = 'vga_mod:VGA\|vga:G\|VGA_G\[4\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { vga_mod:VGA|vga:G|VGA_G~828 vga_mod:VGA|vga:G|VGA_G[4] } "NODE_NAME" } } { "vga.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/vga.vhd" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.789 ns ( 53.39 % ) " "Info: Total cell delay = 2.789 ns ( 53.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.435 ns ( 46.61 % ) " "Info: Total interconnect delay = 2.435 ns ( 46.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "5.224 ns" { hook:IFM|ifmunitd:ifm|ow[0] sram:SRAM|rre~24 sram:SRAM|rv[0]~480 vga_mod:VGA|Add0~163 vga_mod:VGA|Add0~165 vga_mod:VGA|Add0~167 vga_mod:VGA|Add0~169 vga_mod:VGA|Add0~171 vga_mod:VGA|Add0~172 vga_mod:VGA|Color_LUT:A|Mux24~167 vga_mod:VGA|Color_LUT:A|Mux24~168 vga_mod:VGA|Color_LUT:A|Mux24~170 vga_mod:VGA|vga:G|VGA_G~828 vga_mod:VGA|vga:G|VGA_G[4] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "13 " "Info: Average interconnect usage is 13% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "22 X33_Y0 X43_Y11 " "Info: Peak interconnect usage is 22% of the available device resources in the region that extends from location X33_Y0 to location X43_Y11" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:32 " "Info: Fitter routing operations ending: elapsed time is 00:00:32" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "376 " "Warning: Found 376 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[0\] 0 " "Info: Pin \"DRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[1\] 0 " "Info: Pin \"DRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[2\] 0 " "Info: Pin \"DRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[3\] 0 " "Info: Pin \"DRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[4\] 0 " "Info: Pin \"DRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[5\] 0 " "Info: Pin \"DRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[6\] 0 " "Info: Pin \"DRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[7\] 0 " "Info: Pin \"DRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[8\] 0 " "Info: Pin \"DRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[9\] 0 " "Info: Pin \"DRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[10\] 0 " "Info: Pin \"DRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[11\] 0 " "Info: Pin \"DRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[12\] 0 " "Info: Pin \"DRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[13\] 0 " "Info: Pin \"DRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[14\] 0 " "Info: Pin \"DRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[15\] 0 " "Info: Pin \"DRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[0\] 0 " "Info: Pin \"FL_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[1\] 0 " "Info: Pin \"FL_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[2\] 0 " "Info: Pin \"FL_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[3\] 0 " "Info: Pin \"FL_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[4\] 0 " "Info: Pin \"FL_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[5\] 0 " "Info: Pin \"FL_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[6\] 0 " "Info: Pin \"FL_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[7\] 0 " "Info: Pin \"FL_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[0\] 0 " "Info: Pin \"SRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[1\] 0 " "Info: Pin \"SRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[2\] 0 " "Info: Pin \"SRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[3\] 0 " "Info: Pin \"SRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[4\] 0 " "Info: Pin \"SRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[5\] 0 " "Info: Pin \"SRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[6\] 0 " "Info: Pin \"SRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[7\] 0 " "Info: Pin \"SRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[8\] 0 " "Info: Pin \"SRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[9\] 0 " "Info: Pin \"SRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[10\] 0 " "Info: Pin \"SRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[11\] 0 " "Info: Pin \"SRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[12\] 0 " "Info: Pin \"SRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[13\] 0 " "Info: Pin \"SRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[14\] 0 " "Info: Pin \"SRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[15\] 0 " "Info: Pin \"SRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[0\] 0 " "Info: Pin \"OTG_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[1\] 0 " "Info: Pin \"OTG_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[2\] 0 " "Info: Pin \"OTG_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[3\] 0 " "Info: Pin \"OTG_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[4\] 0 " "Info: Pin \"OTG_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[5\] 0 " "Info: Pin \"OTG_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[6\] 0 " "Info: Pin \"OTG_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[7\] 0 " "Info: Pin \"OTG_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[8\] 0 " "Info: Pin \"OTG_DATA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[9\] 0 " "Info: Pin \"OTG_DATA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[10\] 0 " "Info: Pin \"OTG_DATA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[11\] 0 " "Info: Pin \"OTG_DATA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[12\] 0 " "Info: Pin \"OTG_DATA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[13\] 0 " "Info: Pin \"OTG_DATA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[14\] 0 " "Info: Pin \"OTG_DATA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DATA\[15\] 0 " "Info: Pin \"OTG_DATA\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[0\] 0 " "Info: Pin \"LCD_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[1\] 0 " "Info: Pin \"LCD_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[2\] 0 " "Info: Pin \"LCD_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[3\] 0 " "Info: Pin \"LCD_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[4\] 0 " "Info: Pin \"LCD_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[5\] 0 " "Info: Pin \"LCD_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[6\] 0 " "Info: Pin \"LCD_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[7\] 0 " "Info: Pin \"LCD_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_DAT 0 " "Info: Pin \"SD_DAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_DAT3 0 " "Info: Pin \"SD_DAT3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_CMD 0 " "Info: Pin \"SD_CMD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SDAT 0 " "Info: Pin \"I2C_SDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[0\] 0 " "Info: Pin \"ENET_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[1\] 0 " "Info: Pin \"ENET_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[2\] 0 " "Info: Pin \"ENET_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[3\] 0 " "Info: Pin \"ENET_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[4\] 0 " "Info: Pin \"ENET_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[5\] 0 " "Info: Pin \"ENET_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[6\] 0 " "Info: Pin \"ENET_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[7\] 0 " "Info: Pin \"ENET_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[8\] 0 " "Info: Pin \"ENET_DATA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[9\] 0 " "Info: Pin \"ENET_DATA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[10\] 0 " "Info: Pin \"ENET_DATA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[11\] 0 " "Info: Pin \"ENET_DATA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[12\] 0 " "Info: Pin \"ENET_DATA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[13\] 0 " "Info: Pin \"ENET_DATA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[14\] 0 " "Info: Pin \"ENET_DATA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_DATA\[15\] 0 " "Info: Pin \"ENET_DATA\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_ADCLRCK 0 " "Info: Pin \"AUD_ADCLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACLRCK 0 " "Info: Pin \"AUD_DACLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_BCLK 0 " "Info: Pin \"AUD_BCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[0\] 0 " "Info: Pin \"GPIO_0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[1\] 0 " "Info: Pin \"GPIO_0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[2\] 0 " "Info: Pin \"GPIO_0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[3\] 0 " "Info: Pin \"GPIO_0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[4\] 0 " "Info: Pin \"GPIO_0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[5\] 0 " "Info: Pin \"GPIO_0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[6\] 0 " "Info: Pin \"GPIO_0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[7\] 0 " "Info: Pin \"GPIO_0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[8\] 0 " "Info: Pin \"GPIO_0\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[9\] 0 " "Info: Pin \"GPIO_0\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[10\] 0 " "Info: Pin \"GPIO_0\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[11\] 0 " "Info: Pin \"GPIO_0\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[12\] 0 " "Info: Pin \"GPIO_0\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[13\] 0 " "Info: Pin \"GPIO_0\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[14\] 0 " "Info: Pin \"GPIO_0\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[15\] 0 " "Info: Pin \"GPIO_0\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[16\] 0 " "Info: Pin \"GPIO_0\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[17\] 0 " "Info: Pin \"GPIO_0\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[18\] 0 " "Info: Pin \"GPIO_0\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[19\] 0 " "Info: Pin \"GPIO_0\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[20\] 0 " "Info: Pin \"GPIO_0\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[21\] 0 " "Info: Pin \"GPIO_0\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[22\] 0 " "Info: Pin \"GPIO_0\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[23\] 0 " "Info: Pin \"GPIO_0\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[24\] 0 " "Info: Pin \"GPIO_0\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[25\] 0 " "Info: Pin \"GPIO_0\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[26\] 0 " "Info: Pin \"GPIO_0\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[27\] 0 " "Info: Pin \"GPIO_0\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[28\] 0 " "Info: Pin \"GPIO_0\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[29\] 0 " "Info: Pin \"GPIO_0\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[30\] 0 " "Info: Pin \"GPIO_0\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[31\] 0 " "Info: Pin \"GPIO_0\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[32\] 0 " "Info: Pin \"GPIO_0\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[33\] 0 " "Info: Pin \"GPIO_0\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[34\] 0 " "Info: Pin \"GPIO_0\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[35\] 0 " "Info: Pin \"GPIO_0\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[0\] 0 " "Info: Pin \"GPIO_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[1\] 0 " "Info: Pin \"GPIO_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[2\] 0 " "Info: Pin \"GPIO_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[3\] 0 " "Info: Pin \"GPIO_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[4\] 0 " "Info: Pin \"GPIO_1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[5\] 0 " "Info: Pin \"GPIO_1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[6\] 0 " "Info: Pin \"GPIO_1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[7\] 0 " "Info: Pin \"GPIO_1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[8\] 0 " "Info: Pin \"GPIO_1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[9\] 0 " "Info: Pin \"GPIO_1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[10\] 0 " "Info: Pin \"GPIO_1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[11\] 0 " "Info: Pin \"GPIO_1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[12\] 0 " "Info: Pin \"GPIO_1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[13\] 0 " "Info: Pin \"GPIO_1\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[14\] 0 " "Info: Pin \"GPIO_1\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[15\] 0 " "Info: Pin \"GPIO_1\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[16\] 0 " "Info: Pin \"GPIO_1\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[17\] 0 " "Info: Pin \"GPIO_1\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[18\] 0 " "Info: Pin \"GPIO_1\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[19\] 0 " "Info: Pin \"GPIO_1\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[20\] 0 " "Info: Pin \"GPIO_1\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[21\] 0 " "Info: Pin \"GPIO_1\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[22\] 0 " "Info: Pin \"GPIO_1\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[23\] 0 " "Info: Pin \"GPIO_1\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[24\] 0 " "Info: Pin \"GPIO_1\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[25\] 0 " "Info: Pin \"GPIO_1\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[26\] 0 " "Info: Pin \"GPIO_1\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[27\] 0 " "Info: Pin \"GPIO_1\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[28\] 0 " "Info: Pin \"GPIO_1\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[29\] 0 " "Info: Pin \"GPIO_1\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[30\] 0 " "Info: Pin \"GPIO_1\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[31\] 0 " "Info: Pin \"GPIO_1\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[32\] 0 " "Info: Pin \"GPIO_1\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[33\] 0 " "Info: Pin \"GPIO_1\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[34\] 0 " "Info: Pin \"GPIO_1\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[35\] 0 " "Info: Pin \"GPIO_1\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Info: Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Info: Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Info: Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Info: Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Info: Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Info: Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Info: Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Info: Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Info: Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Info: Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Info: Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Info: Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Info: Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Info: Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Info: Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Info: Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Info: Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Info: Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Info: Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Info: Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Info: Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Info: Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Info: Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Info: Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Info: Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Info: Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Info: Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Info: Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[0\] 0 " "Info: Pin \"HEX4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[1\] 0 " "Info: Pin \"HEX4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[2\] 0 " "Info: Pin \"HEX4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[3\] 0 " "Info: Pin \"HEX4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[4\] 0 " "Info: Pin \"HEX4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[5\] 0 " "Info: Pin \"HEX4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[6\] 0 " "Info: Pin \"HEX4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[0\] 0 " "Info: Pin \"HEX5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[1\] 0 " "Info: Pin \"HEX5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[2\] 0 " "Info: Pin \"HEX5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[3\] 0 " "Info: Pin \"HEX5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[4\] 0 " "Info: Pin \"HEX5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[5\] 0 " "Info: Pin \"HEX5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[6\] 0 " "Info: Pin \"HEX5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[0\] 0 " "Info: Pin \"HEX6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[1\] 0 " "Info: Pin \"HEX6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[2\] 0 " "Info: Pin \"HEX6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[3\] 0 " "Info: Pin \"HEX6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[4\] 0 " "Info: Pin \"HEX6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[5\] 0 " "Info: Pin \"HEX6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[6\] 0 " "Info: Pin \"HEX6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[0\] 0 " "Info: Pin \"HEX7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[1\] 0 " "Info: Pin \"HEX7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[2\] 0 " "Info: Pin \"HEX7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[3\] 0 " "Info: Pin \"HEX7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[4\] 0 " "Info: Pin \"HEX7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[5\] 0 " "Info: Pin \"HEX7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[6\] 0 " "Info: Pin \"HEX7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Info: Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Info: Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Info: Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Info: Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Info: Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Info: Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Info: Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Info: Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[8\] 0 " "Info: Pin \"LEDG\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Info: Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Info: Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Info: Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Info: Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Info: Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Info: Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Info: Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Info: Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Info: Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Info: Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[10\] 0 " "Info: Pin \"LEDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[11\] 0 " "Info: Pin \"LEDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[12\] 0 " "Info: Pin \"LEDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[13\] 0 " "Info: Pin \"LEDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[14\] 0 " "Info: Pin \"LEDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[15\] 0 " "Info: Pin \"LEDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[16\] 0 " "Info: Pin \"LEDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[17\] 0 " "Info: Pin \"LEDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "UART_TXD 0 " "Info: Pin \"UART_TXD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[0\] 0 " "Info: Pin \"DRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[1\] 0 " "Info: Pin \"DRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[2\] 0 " "Info: Pin \"DRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[3\] 0 " "Info: Pin \"DRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[4\] 0 " "Info: Pin \"DRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[5\] 0 " "Info: Pin \"DRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[6\] 0 " "Info: Pin \"DRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[7\] 0 " "Info: Pin \"DRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[8\] 0 " "Info: Pin \"DRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[9\] 0 " "Info: Pin \"DRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[10\] 0 " "Info: Pin \"DRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[11\] 0 " "Info: Pin \"DRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_LDQM 0 " "Info: Pin \"DRAM_LDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_UDQM 0 " "Info: Pin \"DRAM_UDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_WE_N 0 " "Info: Pin \"DRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CAS_N 0 " "Info: Pin \"DRAM_CAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_RAS_N 0 " "Info: Pin \"DRAM_RAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CS_N 0 " "Info: Pin \"DRAM_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_0 0 " "Info: Pin \"DRAM_BA_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_1 0 " "Info: Pin \"DRAM_BA_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CLK 0 " "Info: Pin \"DRAM_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CKE 0 " "Info: Pin \"DRAM_CKE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[0\] 0 " "Info: Pin \"FL_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[1\] 0 " "Info: Pin \"FL_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[2\] 0 " "Info: Pin \"FL_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[3\] 0 " "Info: Pin \"FL_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[4\] 0 " "Info: Pin \"FL_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[5\] 0 " "Info: Pin \"FL_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[6\] 0 " "Info: Pin \"FL_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[7\] 0 " "Info: Pin \"FL_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[8\] 0 " "Info: Pin \"FL_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[9\] 0 " "Info: Pin \"FL_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[10\] 0 " "Info: Pin \"FL_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[11\] 0 " "Info: Pin \"FL_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[12\] 0 " "Info: Pin \"FL_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[13\] 0 " "Info: Pin \"FL_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[14\] 0 " "Info: Pin \"FL_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[15\] 0 " "Info: Pin \"FL_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[16\] 0 " "Info: Pin \"FL_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[17\] 0 " "Info: Pin \"FL_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[18\] 0 " "Info: Pin \"FL_ADDR\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[19\] 0 " "Info: Pin \"FL_ADDR\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[20\] 0 " "Info: Pin \"FL_ADDR\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[21\] 0 " "Info: Pin \"FL_ADDR\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_WE_N 0 " "Info: Pin \"FL_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_RST_N 0 " "Info: Pin \"FL_RST_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_OE_N 0 " "Info: Pin \"FL_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_CE_N 0 " "Info: Pin \"FL_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[0\] 0 " "Info: Pin \"SRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[1\] 0 " "Info: Pin \"SRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[2\] 0 " "Info: Pin \"SRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[3\] 0 " "Info: Pin \"SRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[4\] 0 " "Info: Pin \"SRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[5\] 0 " "Info: Pin \"SRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[6\] 0 " "Info: Pin \"SRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[7\] 0 " "Info: Pin \"SRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[8\] 0 " "Info: Pin \"SRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[9\] 0 " "Info: Pin \"SRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[10\] 0 " "Info: Pin \"SRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[11\] 0 " "Info: Pin \"SRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[12\] 0 " "Info: Pin \"SRAM_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[13\] 0 " "Info: Pin \"SRAM_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[14\] 0 " "Info: Pin \"SRAM_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[15\] 0 " "Info: Pin \"SRAM_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[16\] 0 " "Info: Pin \"SRAM_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[17\] 0 " "Info: Pin \"SRAM_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_UB_N 0 " "Info: Pin \"SRAM_UB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_LB_N 0 " "Info: Pin \"SRAM_LB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_WE_N 0 " "Info: Pin \"SRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_CE_N 0 " "Info: Pin \"SRAM_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_OE_N 0 " "Info: Pin \"SRAM_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_ADDR\[0\] 0 " "Info: Pin \"OTG_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_ADDR\[1\] 0 " "Info: Pin \"OTG_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_CS_N 0 " "Info: Pin \"OTG_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_RD_N 0 " "Info: Pin \"OTG_RD_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_WR_N 0 " "Info: Pin \"OTG_WR_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_RST_N 0 " "Info: Pin \"OTG_RST_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_FSPEED 0 " "Info: Pin \"OTG_FSPEED\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_LSPEED 0 " "Info: Pin \"OTG_LSPEED\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DACK0_N 0 " "Info: Pin \"OTG_DACK0_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_DACK1_N 0 " "Info: Pin \"OTG_DACK1_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_ON 0 " "Info: Pin \"LCD_ON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_BLON 0 " "Info: Pin \"LCD_BLON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RW 0 " "Info: Pin \"LCD_RW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_EN 0 " "Info: Pin \"LCD_EN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RS 0 " "Info: Pin \"LCD_RS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_CLK 0 " "Info: Pin \"SD_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TDO 0 " "Info: Pin \"TDO\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SCLK 0 " "Info: Pin \"I2C_SCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_CLK 0 " "Info: Pin \"VGA_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_HS 0 " "Info: Pin \"VGA_HS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_VS 0 " "Info: Pin \"VGA_VS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLANK 0 " "Info: Pin \"VGA_BLANK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_SYNC 0 " "Info: Pin \"VGA_SYNC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[0\] 0 " "Info: Pin \"VGA_R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[1\] 0 " "Info: Pin \"VGA_R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[2\] 0 " "Info: Pin \"VGA_R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[3\] 0 " "Info: Pin \"VGA_R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[4\] 0 " "Info: Pin \"VGA_R\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[5\] 0 " "Info: Pin \"VGA_R\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[6\] 0 " "Info: Pin \"VGA_R\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[7\] 0 " "Info: Pin \"VGA_R\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[8\] 0 " "Info: Pin \"VGA_R\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[9\] 0 " "Info: Pin \"VGA_R\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[0\] 0 " "Info: Pin \"VGA_G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[1\] 0 " "Info: Pin \"VGA_G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[2\] 0 " "Info: Pin \"VGA_G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[3\] 0 " "Info: Pin \"VGA_G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[4\] 0 " "Info: Pin \"VGA_G\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[5\] 0 " "Info: Pin \"VGA_G\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[6\] 0 " "Info: Pin \"VGA_G\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[7\] 0 " "Info: Pin \"VGA_G\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[8\] 0 " "Info: Pin \"VGA_G\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[9\] 0 " "Info: Pin \"VGA_G\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[0\] 0 " "Info: Pin \"VGA_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[1\] 0 " "Info: Pin \"VGA_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[2\] 0 " "Info: Pin \"VGA_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[3\] 0 " "Info: Pin \"VGA_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[4\] 0 " "Info: Pin \"VGA_B\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[5\] 0 " "Info: Pin \"VGA_B\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[6\] 0 " "Info: Pin \"VGA_B\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[7\] 0 " "Info: Pin \"VGA_B\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[8\] 0 " "Info: Pin \"VGA_B\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[9\] 0 " "Info: Pin \"VGA_B\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_CMD 0 " "Info: Pin \"ENET_CMD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_CS_N 0 " "Info: Pin \"ENET_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_WR_N 0 " "Info: Pin \"ENET_WR_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_RD_N 0 " "Info: Pin \"ENET_RD_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_RST_N 0 " "Info: Pin \"ENET_RST_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_CLK 0 " "Info: Pin \"ENET_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACDAT 0 " "Info: Pin \"AUD_DACDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_XCK 0 " "Info: Pin \"AUD_XCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TD_RESET 0 " "Info: Pin \"TD_RESET\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0}
{ "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE_TOP_MSG" "nios:NIOS\|nios_reset_clk_domain_synch_module:nios_reset_clk_domain_synch\|data_out~clkctrl " "Info: Node nios:NIOS\|nios_reset_clk_domain_synch_module:nios_reset_clk_domain_synch\|data_out~clkctrl uses non-global routing resources to route signals to global destination nodes" { { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|jupdate1 " "Info: Port clear -- assigned as a global for destination node nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|jupdate1 -- routed using non-global resources" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate1 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 235 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate1 } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear nios:NIOS\|cpu:the_cpu\|hbreak_pending " "Info: Port clear -- assigned as a global for destination node nios:NIOS\|cpu:the_cpu\|hbreak_pending -- routed using non-global resources" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|cpu:the_cpu|hbreak_pending } "NODE_NAME" } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 4605 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|cpu:the_cpu|hbreak_pending } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear nios:NIOS\|cpu:the_cpu\|wait_for_one_post_bret_inst " "Info: Port clear -- assigned as a global for destination node nios:NIOS\|cpu:the_cpu\|wait_for_one_post_bret_inst -- routed using non-global resources" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|cpu:the_cpu|wait_for_one_post_bret_inst } "NODE_NAME" } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 4628 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|cpu:the_cpu|wait_for_one_post_bret_inst } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_single_step_mode1 " "Info: Port clear -- assigned as a global for destination node nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|internal_oci_single_step_mode1 -- routed using non-global resources" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_single_step_mode1 } "NODE_NAME" } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 634 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|internal_oci_single_step_mode1 } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear nios:NIOS\|cpu:the_cpu\|R_dst_regnum\[1\] " "Info: Port clear -- assigned as a global for destination node nios:NIOS\|cpu:the_cpu\|R_dst_regnum\[1\] -- routed using non-global resources" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|cpu:the_cpu|R_dst_regnum[1] } "NODE_NAME" } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5116 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|cpu:the_cpu|R_dst_regnum[1] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear nios:NIOS\|cpu:the_cpu\|R_dst_regnum\[4\] " "Info: Port clear -- assigned as a global for destination node nios:NIOS\|cpu:the_cpu\|R_dst_regnum\[4\] -- routed using non-global resources" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|cpu:the_cpu|R_dst_regnum[4] } "NODE_NAME" } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5116 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|cpu:the_cpu|R_dst_regnum[4] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear nios:NIOS\|cpu:the_cpu\|R_dst_regnum\[2\] " "Info: Port clear -- assigned as a global for destination node nios:NIOS\|cpu:the_cpu\|R_dst_regnum\[2\] -- routed using non-global resources" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|cpu:the_cpu|R_dst_regnum[2] } "NODE_NAME" } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5116 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|cpu:the_cpu|R_dst_regnum[2] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear nios:NIOS\|cpu:the_cpu\|R_dst_regnum\[0\] " "Info: Port clear -- assigned as a global for destination node nios:NIOS\|cpu:the_cpu\|R_dst_regnum\[0\] -- routed using non-global resources" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|cpu:the_cpu|R_dst_regnum[0] } "NODE_NAME" } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5116 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|cpu:the_cpu|R_dst_regnum[0] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear nios:NIOS\|cpu:the_cpu\|R_dst_regnum\[3\] " "Info: Port clear -- assigned as a global for destination node nios:NIOS\|cpu:the_cpu\|R_dst_regnum\[3\] -- routed using non-global resources" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|cpu:the_cpu|R_dst_regnum[3] } "NODE_NAME" } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5116 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|cpu:the_cpu|R_dst_regnum[3] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear nios:NIOS\|cpu:the_cpu\|R_wr_dst_reg " "Info: Port clear -- assigned as a global for destination node nios:NIOS\|cpu:the_cpu\|R_wr_dst_reg -- routed using non-global resources" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|cpu:the_cpu|R_wr_dst_reg } "NODE_NAME" } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 4553 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|cpu:the_cpu|R_wr_dst_reg } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear nios:NIOS\|cpu:the_cpu\|R_src2_use_imm " "Info: Port clear -- assigned as a global for destination node nios:NIOS\|cpu:the_cpu\|R_src2_use_imm -- routed using non-global resources" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|cpu:the_cpu|R_src2_use_imm } "NODE_NAME" } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 4548 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|cpu:the_cpu|R_src2_use_imm } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|nios_reset_clk_domain_synch_module:nios_reset_clk_domain_synch|data_out~clkctrl } "NODE_NAME" } } { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 2355 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|nios_reset_clk_domain_synch_module:nios_reset_clk_domain_synch|data_out~clkctrl } "NODE_NAME" } }  } 0 0 "Node %1!s! uses non-global routing resources to route signals to global destination nodes" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE_TOP_MSG" "sld_hub:sld_hub_inst\|CLR_SIGNAL~_wirecellclkctrl " "Info: Node sld_hub:sld_hub_inst\|CLR_SIGNAL~_wirecellclkctrl uses non-global routing resources to route signals to global destination nodes" { { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|td_shift\[10\] " "Info: Port clear -- assigned as a global for destination node nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|td_shift\[10\] -- routed using non-global resources" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[10] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 411 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[10] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|count\[4\] " "Info: Port clear -- assigned as a global for destination node nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|count\[4\] -- routed using non-global resources" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 411 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[4] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|count\[6\] " "Info: Port clear -- assigned as a global for destination node nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|count\[6\] -- routed using non-global resources" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 411 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[6] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|count\[7\] " "Info: Port clear -- assigned as a global for destination node nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|count\[7\] -- routed using non-global resources" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[7] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 411 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[7] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|td_shift\[9\] " "Info: Port clear -- assigned as a global for destination node nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|td_shift\[9\] -- routed using non-global resources" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[9] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 411 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[9] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|count\[3\] " "Info: Port clear -- assigned as a global for destination node nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|count\[3\] -- routed using non-global resources" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 411 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[3] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|td_shift\[8\] " "Info: Port clear -- assigned as a global for destination node nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|td_shift\[8\] -- routed using non-global resources" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[8] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 411 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[8] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|count\[5\] " "Info: Port clear -- assigned as a global for destination node nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|count\[5\] -- routed using non-global resources" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 411 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[5] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|count\[2\] " "Info: Port clear -- assigned as a global for destination node nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|count\[2\] -- routed using non-global resources" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 411 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[2] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|count\[8\] " "Info: Port clear -- assigned as a global for destination node nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|count\[8\] -- routed using non-global resources" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[8] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 411 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[8] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|resetrequest " "Info: Port clear -- assigned as a global for destination node nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|resetrequest -- routed using non-global resources" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|resetrequest" } } } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 189 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|write_valid " "Info: Port clear -- assigned as a global for destination node nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|write_valid -- routed using non-global resources" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_valid } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 242 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_valid } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|write_stalled " "Info: Port clear -- assigned as a global for destination node nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|write_stalled -- routed using non-global resources" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 227 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|read_req " "Info: Port clear -- assigned as a global for destination node nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|read_req -- routed using non-global resources" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read_req } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 243 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read_req } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|wdata\[0\] " "Info: Port clear -- assigned as a global for destination node nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|wdata\[0\] -- routed using non-global resources" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 411 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[0] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|td_shift\[4\] " "Info: Port clear -- assigned as a global for destination node nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|td_shift\[4\] -- routed using non-global resources" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 411 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[4] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|td_shift\[7\] " "Info: Port clear -- assigned as a global for destination node nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|td_shift\[7\] -- routed using non-global resources" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[7] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 411 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[7] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|td_shift\[5\] " "Info: Port clear -- assigned as a global for destination node nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|td_shift\[5\] -- routed using non-global resources" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 411 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[5] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|td_shift\[6\] " "Info: Port clear -- assigned as a global for destination node nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|td_shift\[6\] -- routed using non-global resources" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 411 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[6] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|td_shift\[3\] " "Info: Port clear -- assigned as a global for destination node nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|td_shift\[3\] -- routed using non-global resources" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 411 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[3] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|td_shift\[1\] " "Info: Port clear -- assigned as a global for destination node nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|td_shift\[1\] -- routed using non-global resources" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 411 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[1] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|td_shift\[2\] " "Info: Port clear -- assigned as a global for destination node nios:NIOS\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\|td_shift\[2\] -- routed using non-global resources" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 411 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[2] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|CLR_SIGNAL~_wirecellclkctrl } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 316 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|CLR_SIGNAL~_wirecellclkctrl } "NODE_NAME" } }  } 0 0 "Node %1!s! uses non-global routing resources to route signals to global destination nodes" 0 0 "" 0}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "127 " "Warning: Following 127 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[0\] a permanently disabled " "Info: Pin FL_DQ\[0\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_DQ[0] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 62 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[1\] a permanently disabled " "Info: Pin FL_DQ\[1\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_DQ[1] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 62 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[2\] a permanently disabled " "Info: Pin FL_DQ\[2\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_DQ[2] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 62 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[3\] a permanently disabled " "Info: Pin FL_DQ\[3\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_DQ[3] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 62 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[4\] a permanently disabled " "Info: Pin FL_DQ\[4\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_DQ[4] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 62 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[5\] a permanently disabled " "Info: Pin FL_DQ\[5\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_DQ[5] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 62 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[6\] a permanently disabled " "Info: Pin FL_DQ\[6\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_DQ[6] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 62 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[7\] a permanently disabled " "Info: Pin FL_DQ\[7\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_DQ[7] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 62 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[0\] a permanently disabled " "Info: Pin OTG_DATA\[0\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[0] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[1\] a permanently disabled " "Info: Pin OTG_DATA\[1\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[1] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[2\] a permanently disabled " "Info: Pin OTG_DATA\[2\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[2] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[3\] a permanently disabled " "Info: Pin OTG_DATA\[3\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[3] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[4\] a permanently disabled " "Info: Pin OTG_DATA\[4\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[4] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[5\] a permanently disabled " "Info: Pin OTG_DATA\[5\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[5] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[6\] a permanently disabled " "Info: Pin OTG_DATA\[6\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[6] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[7\] a permanently disabled " "Info: Pin OTG_DATA\[7\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[7] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[7] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[8\] a permanently disabled " "Info: Pin OTG_DATA\[8\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[8] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[8] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[9\] a permanently disabled " "Info: Pin OTG_DATA\[9\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[9] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[9] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[10\] a permanently disabled " "Info: Pin OTG_DATA\[10\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[10] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[10] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[11\] a permanently disabled " "Info: Pin OTG_DATA\[11\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[11] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[11] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[12\] a permanently disabled " "Info: Pin OTG_DATA\[12\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[12] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[12] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[13\] a permanently disabled " "Info: Pin OTG_DATA\[13\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[13] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[13] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[14\] a permanently disabled " "Info: Pin OTG_DATA\[14\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[14] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[14] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[15\] a permanently disabled " "Info: Pin OTG_DATA\[15\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[15] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[15] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently disabled " "Info: Pin LCD_DATA\[0\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LCD_DATA[0] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 103 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently disabled " "Info: Pin LCD_DATA\[1\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LCD_DATA[1] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 103 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently disabled " "Info: Pin LCD_DATA\[2\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LCD_DATA[2] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 103 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently disabled " "Info: Pin LCD_DATA\[3\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LCD_DATA[3] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 103 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently disabled " "Info: Pin LCD_DATA\[4\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LCD_DATA[4] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 103 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently disabled " "Info: Pin LCD_DATA\[5\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LCD_DATA[5] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 103 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently disabled " "Info: Pin LCD_DATA\[6\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LCD_DATA[6] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 103 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently disabled " "Info: Pin LCD_DATA\[7\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LCD_DATA[7] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 103 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT a permanently disabled " "Info: Pin SD_DAT has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { SD_DAT } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 107 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SD_DAT } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SD_DAT } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT3 a permanently enabled " "Info: Pin SD_DAT3 has a permanently enabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { SD_DAT3 } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 108 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SD_DAT3 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SD_DAT3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently enabled " "Info: Pin SD_CMD has a permanently enabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { SD_CMD } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 109 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Info: Pin I2C_SDAT has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { I2C_SDAT } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 121 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[0\] a permanently disabled " "Info: Pin ENET_DATA\[0\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[0] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[1\] a permanently disabled " "Info: Pin ENET_DATA\[1\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[1] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[1\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[2\] a permanently disabled " "Info: Pin ENET_DATA\[2\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[2] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[2\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[3\] a permanently disabled " "Info: Pin ENET_DATA\[3\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[3] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[3\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[4\] a permanently disabled " "Info: Pin ENET_DATA\[4\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[4] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[4\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[5\] a permanently disabled " "Info: Pin ENET_DATA\[5\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[5] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[5\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[6\] a permanently disabled " "Info: Pin ENET_DATA\[6\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[6] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[6\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[7\] a permanently disabled " "Info: Pin ENET_DATA\[7\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[7] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[7\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[7] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[8\] a permanently disabled " "Info: Pin ENET_DATA\[8\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[8] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[8\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[8] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[9\] a permanently disabled " "Info: Pin ENET_DATA\[9\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[9] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[9\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[9] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[10\] a permanently disabled " "Info: Pin ENET_DATA\[10\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[10] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[10\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[10] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[11\] a permanently disabled " "Info: Pin ENET_DATA\[11\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[11] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[11\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[11] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[12\] a permanently disabled " "Info: Pin ENET_DATA\[12\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[12] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[12\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[12] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[13\] a permanently disabled " "Info: Pin ENET_DATA\[13\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[13] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[13\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[13] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[14\] a permanently disabled " "Info: Pin ENET_DATA\[14\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[14] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[14\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[14] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[15\] a permanently disabled " "Info: Pin ENET_DATA\[15\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[15] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[15\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[15] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Info: Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { AUD_ADCLRCK } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 153 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Info: Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { AUD_DACLRCK } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 155 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Info: Pin AUD_BCLK has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { AUD_BCLK } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 157 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Info: Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[0] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Info: Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[1] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Info: Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[2] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Info: Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[3] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Info: Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[4] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Info: Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[5] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Info: Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[6] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Info: Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[7] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[7] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Info: Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[8] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[8] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Info: Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[9] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[9] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Info: Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[10] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[10] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Info: Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[11] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[11] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Info: Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[12] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[12] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Info: Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[13] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[13] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Info: Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[14] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[14] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Info: Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[15] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[15] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Info: Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[16] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[16] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Info: Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[17] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[17] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Info: Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[18] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[18] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Info: Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[19] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[19] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Info: Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[20] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[20] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Info: Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[21] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[21] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Info: Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[22] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[22] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Info: Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[23] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[23] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Info: Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[24] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[24] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Info: Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[25] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[25] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Info: Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[26] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[26] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Info: Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[27] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[27] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Info: Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[28] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[28] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Info: Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[29] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[29] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Info: Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[30] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[30] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Info: Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[31] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[31] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Info: Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[32] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[32] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[32] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Info: Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[33] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[33] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[33] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Info: Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[34] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[34] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[34] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Info: Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[35] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[35] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[35] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Info: Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[0] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Info: Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[1] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Info: Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[2] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Info: Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[3] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Info: Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[4] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Info: Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[5] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Info: Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[6] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Info: Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[7] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Info: Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[8] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[8] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Info: Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[9] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[9] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Info: Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[10] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Info: Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[11] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Info: Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[12] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[12] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Info: Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[13] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Info: Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[14] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Info: Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[15] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[15] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Info: Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[16] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[16] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Info: Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[17] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[17] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Info: Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[18] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[18] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Info: Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[19] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[19] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Info: Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[20] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[20] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Info: Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[21] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[21] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Info: Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[22] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[22] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Info: Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[23] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[23] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Info: Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[24] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[24] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Info: Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[25] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[25] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Info: Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[26] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[26] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Info: Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[27] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[27] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Info: Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[28] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[28] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Info: Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[29] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[29] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Info: Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[30] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[30] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Info: Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[31] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[31] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Info: Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[32] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[32] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[32] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Info: Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[33] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[33] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[33] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Info: Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[34] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[34] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[34] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Info: Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[35] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[35] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[35] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "267 " "Warning: Following 267 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[0\] VCC " "Info: Pin FL_DQ\[0\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_DQ[0] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 62 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[1\] VCC " "Info: Pin FL_DQ\[1\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_DQ[1] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 62 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[2\] VCC " "Info: Pin FL_DQ\[2\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_DQ[2] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 62 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[3\] VCC " "Info: Pin FL_DQ\[3\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_DQ[3] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 62 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[4\] VCC " "Info: Pin FL_DQ\[4\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_DQ[4] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 62 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[5\] VCC " "Info: Pin FL_DQ\[5\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_DQ[5] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 62 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[6\] VCC " "Info: Pin FL_DQ\[6\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_DQ[6] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 62 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[7\] VCC " "Info: Pin FL_DQ\[7\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_DQ[7] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 62 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[0\] VCC " "Info: Pin OTG_DATA\[0\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[0] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[1\] VCC " "Info: Pin OTG_DATA\[1\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[1] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[2\] VCC " "Info: Pin OTG_DATA\[2\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[2] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[3\] VCC " "Info: Pin OTG_DATA\[3\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[3] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[4\] VCC " "Info: Pin OTG_DATA\[4\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[4] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[5\] VCC " "Info: Pin OTG_DATA\[5\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[5] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[6\] VCC " "Info: Pin OTG_DATA\[6\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[6] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[7\] VCC " "Info: Pin OTG_DATA\[7\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[7] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[7] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[8\] VCC " "Info: Pin OTG_DATA\[8\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[8] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[8] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[9\] VCC " "Info: Pin OTG_DATA\[9\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[9] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[9] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[10\] VCC " "Info: Pin OTG_DATA\[10\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[10] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[10] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[11\] VCC " "Info: Pin OTG_DATA\[11\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[11] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[11] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[12\] VCC " "Info: Pin OTG_DATA\[12\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[12] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[12] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[13\] VCC " "Info: Pin OTG_DATA\[13\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[13] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[13] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[14\] VCC " "Info: Pin OTG_DATA\[14\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[14] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[14] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DATA\[15\] VCC " "Info: Pin OTG_DATA\[15\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DATA[15] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 81 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[15] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DATA[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_DATA\[0\] VCC " "Info: Pin LCD_DATA\[0\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LCD_DATA[0] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 103 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_DATA\[1\] VCC " "Info: Pin LCD_DATA\[1\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LCD_DATA[1] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 103 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_DATA\[2\] VCC " "Info: Pin LCD_DATA\[2\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LCD_DATA[2] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 103 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_DATA\[3\] VCC " "Info: Pin LCD_DATA\[3\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LCD_DATA[3] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 103 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_DATA\[4\] VCC " "Info: Pin LCD_DATA\[4\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LCD_DATA[4] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 103 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_DATA\[5\] VCC " "Info: Pin LCD_DATA\[5\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LCD_DATA[5] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 103 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_DATA\[6\] VCC " "Info: Pin LCD_DATA\[6\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LCD_DATA[6] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 103 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_DATA\[7\] VCC " "Info: Pin LCD_DATA\[7\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LCD_DATA[7] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 103 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SD_DAT VCC " "Info: Pin SD_DAT has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { SD_DAT } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 107 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SD_DAT } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SD_DAT } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SD_DAT3 VCC " "Info: Pin SD_DAT3 has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { SD_DAT3 } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 108 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SD_DAT3 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SD_DAT3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SD_CMD VCC " "Info: Pin SD_CMD has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { SD_CMD } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 109 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "I2C_SDAT VCC " "Info: Pin I2C_SDAT has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { I2C_SDAT } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 121 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[0\] VCC " "Info: Pin ENET_DATA\[0\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[0] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[1\] VCC " "Info: Pin ENET_DATA\[1\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[1] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[1\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[2\] VCC " "Info: Pin ENET_DATA\[2\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[2] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[2\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[3\] VCC " "Info: Pin ENET_DATA\[3\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[3] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[3\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[4\] VCC " "Info: Pin ENET_DATA\[4\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[4] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[4\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[5\] VCC " "Info: Pin ENET_DATA\[5\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[5] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[5\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[6\] VCC " "Info: Pin ENET_DATA\[6\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[6] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[6\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[7\] VCC " "Info: Pin ENET_DATA\[7\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[7] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[7\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[7] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[8\] VCC " "Info: Pin ENET_DATA\[8\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[8] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[8\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[8] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[9\] VCC " "Info: Pin ENET_DATA\[9\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[9] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[9\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[9] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[10\] VCC " "Info: Pin ENET_DATA\[10\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[10] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[10\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[10] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[11\] VCC " "Info: Pin ENET_DATA\[11\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[11] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[11\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[11] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[12\] VCC " "Info: Pin ENET_DATA\[12\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[12] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[12\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[12] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[13\] VCC " "Info: Pin ENET_DATA\[13\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[13] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[13\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[13] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[14\] VCC " "Info: Pin ENET_DATA\[14\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[14] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[14\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[14] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_DATA\[15\] VCC " "Info: Pin ENET_DATA\[15\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_DATA[15] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[15\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 142 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[15] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_DATA[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "AUD_ADCLRCK VCC " "Info: Pin AUD_ADCLRCK has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { AUD_ADCLRCK } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 153 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "AUD_DACLRCK VCC " "Info: Pin AUD_DACLRCK has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { AUD_DACLRCK } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 155 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "AUD_BCLK VCC " "Info: Pin AUD_BCLK has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { AUD_BCLK } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 157 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[0\] VCC " "Info: Pin GPIO_0\[0\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[0] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[1\] VCC " "Info: Pin GPIO_0\[1\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[1] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[2\] VCC " "Info: Pin GPIO_0\[2\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[2] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[3\] VCC " "Info: Pin GPIO_0\[3\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[3] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[4\] VCC " "Info: Pin GPIO_0\[4\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[4] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[5\] VCC " "Info: Pin GPIO_0\[5\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[5] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[6\] VCC " "Info: Pin GPIO_0\[6\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[6] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[7\] VCC " "Info: Pin GPIO_0\[7\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[7] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[7] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[8\] VCC " "Info: Pin GPIO_0\[8\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[8] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[8] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[9\] VCC " "Info: Pin GPIO_0\[9\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[9] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[9] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[10\] VCC " "Info: Pin GPIO_0\[10\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[10] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[10] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[11\] VCC " "Info: Pin GPIO_0\[11\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[11] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[11] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[12\] VCC " "Info: Pin GPIO_0\[12\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[12] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[12] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[13\] VCC " "Info: Pin GPIO_0\[13\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[13] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[13] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[14\] VCC " "Info: Pin GPIO_0\[14\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[14] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[14] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[15\] VCC " "Info: Pin GPIO_0\[15\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[15] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[15] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[16\] VCC " "Info: Pin GPIO_0\[16\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[16] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[16] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[17\] VCC " "Info: Pin GPIO_0\[17\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[17] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[17] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[18\] VCC " "Info: Pin GPIO_0\[18\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[18] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[18] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[19\] VCC " "Info: Pin GPIO_0\[19\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[19] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[19] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[20\] VCC " "Info: Pin GPIO_0\[20\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[20] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[20] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[21\] VCC " "Info: Pin GPIO_0\[21\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[21] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[21] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[22\] VCC " "Info: Pin GPIO_0\[22\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[22] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[22] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[23\] VCC " "Info: Pin GPIO_0\[23\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[23] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[23] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[24\] VCC " "Info: Pin GPIO_0\[24\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[24] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[24] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[25\] VCC " "Info: Pin GPIO_0\[25\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[25] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[25] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[26\] VCC " "Info: Pin GPIO_0\[26\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[26] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[26] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[27\] VCC " "Info: Pin GPIO_0\[27\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[27] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[27] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[28\] VCC " "Info: Pin GPIO_0\[28\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[28] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[28] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[29\] VCC " "Info: Pin GPIO_0\[29\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[29] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[29] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[30\] VCC " "Info: Pin GPIO_0\[30\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[30] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[30] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[31\] VCC " "Info: Pin GPIO_0\[31\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[31] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[31] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[32\] VCC " "Info: Pin GPIO_0\[32\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[32] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[32] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[32] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[33\] VCC " "Info: Pin GPIO_0\[33\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[33] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[33] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[33] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[34\] VCC " "Info: Pin GPIO_0\[34\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[34] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[34] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[34] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[35\] VCC " "Info: Pin GPIO_0\[35\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_0[35] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 169 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[35] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_0[35] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[0\] VCC " "Info: Pin GPIO_1\[0\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[0] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[1\] VCC " "Info: Pin GPIO_1\[1\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[1] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[2\] VCC " "Info: Pin GPIO_1\[2\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[2] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[3\] VCC " "Info: Pin GPIO_1\[3\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[3] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[4\] VCC " "Info: Pin GPIO_1\[4\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[4] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[5\] VCC " "Info: Pin GPIO_1\[5\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[5] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[6\] VCC " "Info: Pin GPIO_1\[6\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[6] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[7\] VCC " "Info: Pin GPIO_1\[7\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[7] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[8\] VCC " "Info: Pin GPIO_1\[8\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[8] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[8] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[9\] VCC " "Info: Pin GPIO_1\[9\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[9] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[9] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[10\] VCC " "Info: Pin GPIO_1\[10\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[10] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[11\] VCC " "Info: Pin GPIO_1\[11\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[11] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[12\] VCC " "Info: Pin GPIO_1\[12\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[12] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[12] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[13\] VCC " "Info: Pin GPIO_1\[13\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[13] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[14\] VCC " "Info: Pin GPIO_1\[14\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[14] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[15\] VCC " "Info: Pin GPIO_1\[15\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[15] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[15] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[16\] VCC " "Info: Pin GPIO_1\[16\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[16] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[16] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[17\] VCC " "Info: Pin GPIO_1\[17\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[17] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[17] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[18\] VCC " "Info: Pin GPIO_1\[18\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[18] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[18] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[19\] VCC " "Info: Pin GPIO_1\[19\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[19] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[19] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[20\] VCC " "Info: Pin GPIO_1\[20\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[20] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[20] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[21\] VCC " "Info: Pin GPIO_1\[21\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[21] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[21] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[22\] VCC " "Info: Pin GPIO_1\[22\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[22] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[22] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[23\] VCC " "Info: Pin GPIO_1\[23\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[23] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[23] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[24\] VCC " "Info: Pin GPIO_1\[24\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[24] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[24] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[25\] VCC " "Info: Pin GPIO_1\[25\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[25] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[25] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[26\] VCC " "Info: Pin GPIO_1\[26\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[26] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[26] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[27\] VCC " "Info: Pin GPIO_1\[27\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[27] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[27] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[28\] VCC " "Info: Pin GPIO_1\[28\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[28] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[28] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[29\] VCC " "Info: Pin GPIO_1\[29\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[29] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[29] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[30\] VCC " "Info: Pin GPIO_1\[30\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[30] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[30] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[31\] VCC " "Info: Pin GPIO_1\[31\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[31] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[31] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[32\] VCC " "Info: Pin GPIO_1\[32\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[32] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[32] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[32] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[33\] VCC " "Info: Pin GPIO_1\[33\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[33] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[33] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[33] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[34\] VCC " "Info: Pin GPIO_1\[34\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[34] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[34] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[34] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_1\[35\] VCC " "Info: Pin GPIO_1\[35\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { GPIO_1[35] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 170 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[35] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { GPIO_1[35] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[0\] VCC " "Info: Pin HEX0\[0\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX0[0] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX0[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX0[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[1\] VCC " "Info: Pin HEX0\[1\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX0[1] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX0[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX0[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[2\] VCC " "Info: Pin HEX0\[2\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX0[2] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX0[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX0[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[3\] GND " "Info: Pin HEX0\[3\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX0[3] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX0[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX0[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[4\] GND " "Info: Pin HEX0\[4\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX0[4] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX0[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX0[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[5\] GND " "Info: Pin HEX0\[5\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX0[5] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX0[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX0[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[6\] GND " "Info: Pin HEX0\[6\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX0[6] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX0[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX0[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[0\] GND " "Info: Pin HEX1\[0\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX1[0] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX1[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[1\] VCC " "Info: Pin HEX1\[1\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX1[1] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX1[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[2\] VCC " "Info: Pin HEX1\[2\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX1[2] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX1[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[3\] GND " "Info: Pin HEX1\[3\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX1[3] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX1[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[4\] GND " "Info: Pin HEX1\[4\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX1[4] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX1[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX1[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[5\] GND " "Info: Pin HEX1\[5\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX1[5] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX1[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX1[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[6\] GND " "Info: Pin HEX1\[6\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX1[6] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX1[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX1[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[0\] GND " "Info: Pin HEX2\[0\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX2[0] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX2[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX2[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[1\] VCC " "Info: Pin HEX2\[1\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX2[1] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX2[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX2[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[2\] GND " "Info: Pin HEX2\[2\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX2[2] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX2[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX2[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[3\] GND " "Info: Pin HEX2\[3\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX2[3] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX2[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX2[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[4\] VCC " "Info: Pin HEX2\[4\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX2[4] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX2[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX2[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[5\] GND " "Info: Pin HEX2\[5\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX2[5] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX2[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX2[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[6\] GND " "Info: Pin HEX2\[6\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX2[6] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX2[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX2[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[0\] GND " "Info: Pin HEX3\[0\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX3[0] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX3[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX3[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[1\] GND " "Info: Pin HEX3\[1\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX3[1] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX3[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX3[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[2\] GND " "Info: Pin HEX3\[2\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX3[2] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX3[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX3[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[3\] VCC " "Info: Pin HEX3\[3\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX3[3] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX3[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX3[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[4\] GND " "Info: Pin HEX3\[4\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX3[4] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX3[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX3[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[5\] GND " "Info: Pin HEX3\[5\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX3[5] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX3[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX3[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[6\] GND " "Info: Pin HEX3\[6\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX3[6] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX3[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX3[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[0\] VCC " "Info: Pin HEX4\[0\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX4[0] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX4[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX4[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[1\] GND " "Info: Pin HEX4\[1\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX4[1] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX4[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX4[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[2\] GND " "Info: Pin HEX4\[2\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX4[2] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX4[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX4[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[3\] VCC " "Info: Pin HEX4\[3\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX4[3] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX4[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX4[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[4\] VCC " "Info: Pin HEX4\[4\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX4[4] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX4[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX4[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[5\] VCC " "Info: Pin HEX4\[5\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX4[5] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX4[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX4[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[6\] VCC " "Info: Pin HEX4\[6\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX4[6] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX4[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX4[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[0\] VCC " "Info: Pin HEX5\[0\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX5[0] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX5[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX5[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[1\] VCC " "Info: Pin HEX5\[1\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX5[1] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX5[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX5[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[2\] VCC " "Info: Pin HEX5\[2\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX5[2] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX5[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX5[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[3\] GND " "Info: Pin HEX5\[3\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX5[3] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX5[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX5[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[4\] GND " "Info: Pin HEX5\[4\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX5[4] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX5[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX5[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[5\] GND " "Info: Pin HEX5\[5\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX5[5] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX5[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX5[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[6\] VCC " "Info: Pin HEX5\[6\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX5[6] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX5[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX5[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX6\[0\] VCC " "Info: Pin HEX6\[0\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX6[0] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX6\[0\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX6[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX6[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX6\[1\] GND " "Info: Pin HEX6\[1\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX6[1] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX6\[1\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX6[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX6[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX6\[2\] GND " "Info: Pin HEX6\[2\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX6[2] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX6\[2\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX6[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX6[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX6\[3\] GND " "Info: Pin HEX6\[3\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX6[3] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX6\[3\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX6[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX6[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX6\[4\] GND " "Info: Pin HEX6\[4\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX6[4] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX6\[4\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX6[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX6[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX6\[5\] GND " "Info: Pin HEX6\[5\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX6[5] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX6\[5\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX6[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX6[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX6\[6\] VCC " "Info: Pin HEX6\[6\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX6[6] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX6\[6\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX6[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX6[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX7\[0\] VCC " "Info: Pin HEX7\[0\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX7[0] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX7\[0\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX7[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX7[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX7\[1\] GND " "Info: Pin HEX7\[1\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX7[1] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX7\[1\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX7[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX7[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX7\[2\] GND " "Info: Pin HEX7\[2\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX7[2] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX7\[2\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX7[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX7[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX7\[3\] GND " "Info: Pin HEX7\[3\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX7[3] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX7\[3\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX7[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX7[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX7\[4\] GND " "Info: Pin HEX7\[4\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX7[4] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX7\[4\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX7[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX7[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX7\[5\] VCC " "Info: Pin HEX7\[5\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX7[5] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX7\[5\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX7[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX7[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX7\[6\] VCC " "Info: Pin HEX7\[6\] has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { HEX7[6] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX7\[6\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 30 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX7[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { HEX7[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[0\] GND " "Info: Pin LEDG\[0\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LEDG[0] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 32 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDG[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDG[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[1\] GND " "Info: Pin LEDG\[1\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LEDG[1] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 32 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDG[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDG[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[2\] GND " "Info: Pin LEDG\[2\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LEDG[2] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 32 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDG[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDG[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[3\] GND " "Info: Pin LEDG\[3\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LEDG[3] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 32 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDG[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDG[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[4\] GND " "Info: Pin LEDG\[4\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LEDG[4] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 32 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDG[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDG[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[5\] GND " "Info: Pin LEDG\[5\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LEDG[5] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 32 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDG[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDG[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[6\] GND " "Info: Pin LEDG\[6\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LEDG[6] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 32 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDG[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDG[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[7\] GND " "Info: Pin LEDG\[7\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LEDG[7] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 32 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDG[7] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDG[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[8\] GND " "Info: Pin LEDG\[8\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LEDG[8] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 32 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDG[8] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDG[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[0\] GND " "Info: Pin LEDR\[0\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LEDR[0] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 33 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[1\] GND " "Info: Pin LEDR\[1\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LEDR[1] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 33 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[2\] GND " "Info: Pin LEDR\[2\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LEDR[2] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 33 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[3\] GND " "Info: Pin LEDR\[3\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LEDR[3] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 33 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[4\] GND " "Info: Pin LEDR\[4\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LEDR[4] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 33 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[5\] GND " "Info: Pin LEDR\[5\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LEDR[5] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 33 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[6\] GND " "Info: Pin LEDR\[6\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LEDR[6] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 33 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[7\] GND " "Info: Pin LEDR\[7\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LEDR[7] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 33 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[7] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[8\] GND " "Info: Pin LEDR\[8\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LEDR[8] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 33 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[8] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[9\] GND " "Info: Pin LEDR\[9\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LEDR[9] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 33 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[9] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[10\] GND " "Info: Pin LEDR\[10\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LEDR[10] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[10\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 33 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[10] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[11\] GND " "Info: Pin LEDR\[11\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LEDR[11] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[11\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 33 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[11] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[12\] GND " "Info: Pin LEDR\[12\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LEDR[12] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[12\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 33 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[12] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[13\] GND " "Info: Pin LEDR\[13\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LEDR[13] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[13\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 33 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[13] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[14\] GND " "Info: Pin LEDR\[14\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LEDR[14] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[14\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 33 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[14] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[15\] GND " "Info: Pin LEDR\[15\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LEDR[15] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[15\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 33 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[15] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[16\] GND " "Info: Pin LEDR\[16\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LEDR[16] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[16\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 33 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[16] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[17\] GND " "Info: Pin LEDR\[17\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LEDR[17] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDR\[17\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 33 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[17] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LEDR[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "UART_TXD GND " "Info: Pin UART_TXD has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { UART_TXD } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 37 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { UART_TXD } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { UART_TXD } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_CKE VCC " "Info: Pin DRAM_CKE has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { DRAM_CKE } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 58 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_CKE } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_CKE } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[0\] GND " "Info: Pin FL_ADDR\[0\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_ADDR[0] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 63 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[1\] GND " "Info: Pin FL_ADDR\[1\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_ADDR[1] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 63 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[2\] GND " "Info: Pin FL_ADDR\[2\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_ADDR[2] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 63 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[3\] GND " "Info: Pin FL_ADDR\[3\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_ADDR[3] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 63 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[4\] GND " "Info: Pin FL_ADDR\[4\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_ADDR[4] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 63 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[5\] GND " "Info: Pin FL_ADDR\[5\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_ADDR[5] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 63 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[6\] GND " "Info: Pin FL_ADDR\[6\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_ADDR[6] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 63 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[7\] GND " "Info: Pin FL_ADDR\[7\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_ADDR[7] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 63 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[7] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[8\] GND " "Info: Pin FL_ADDR\[8\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_ADDR[8] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 63 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[8] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[9\] GND " "Info: Pin FL_ADDR\[9\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_ADDR[9] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 63 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[9] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[10\] GND " "Info: Pin FL_ADDR\[10\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_ADDR[10] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 63 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[10] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[11\] GND " "Info: Pin FL_ADDR\[11\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_ADDR[11] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 63 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[11] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[12\] GND " "Info: Pin FL_ADDR\[12\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_ADDR[12] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 63 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[12] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[13\] GND " "Info: Pin FL_ADDR\[13\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_ADDR[13] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 63 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[13] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[14\] GND " "Info: Pin FL_ADDR\[14\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_ADDR[14] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 63 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[14] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[15\] GND " "Info: Pin FL_ADDR\[15\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_ADDR[15] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 63 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[15] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[16\] GND " "Info: Pin FL_ADDR\[16\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_ADDR[16] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 63 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[16] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[17\] GND " "Info: Pin FL_ADDR\[17\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_ADDR[17] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 63 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[17] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[18\] GND " "Info: Pin FL_ADDR\[18\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_ADDR[18] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 63 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[18] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[19\] GND " "Info: Pin FL_ADDR\[19\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_ADDR[19] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 63 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[19] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[20\] GND " "Info: Pin FL_ADDR\[20\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_ADDR[20] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 63 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[20] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[21\] GND " "Info: Pin FL_ADDR\[21\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_ADDR[21] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 63 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[21] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_ADDR[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_WE_N VCC " "Info: Pin FL_WE_N has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_WE_N } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 64 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_WE_N } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_WE_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_RST_N GND " "Info: Pin FL_RST_N has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_RST_N } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 65 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_RST_N } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_RST_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_OE_N VCC " "Info: Pin FL_OE_N has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_OE_N } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 66 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_OE_N } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_OE_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_CE_N VCC " "Info: Pin FL_CE_N has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { FL_CE_N } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 67 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_CE_N } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { FL_CE_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM_CE_N GND " "Info: Pin SRAM_CE_N has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { SRAM_CE_N } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 76 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_CE_N } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_CE_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_ADDR\[0\] GND " "Info: Pin OTG_ADDR\[0\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_ADDR[0] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 82 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_ADDR[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_ADDR[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_ADDR\[1\] GND " "Info: Pin OTG_ADDR\[1\] has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_ADDR[1] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 82 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_ADDR[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_ADDR[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_CS_N VCC " "Info: Pin OTG_CS_N has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_CS_N } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 83 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_CS_N } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_CS_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_RD_N VCC " "Info: Pin OTG_RD_N has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_RD_N } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 84 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_RD_N } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_RD_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_WR_N VCC " "Info: Pin OTG_WR_N has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_WR_N } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 85 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_WR_N } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_WR_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_RST_N VCC " "Info: Pin OTG_RST_N has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_RST_N } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 86 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_RST_N } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_RST_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_FSPEED VCC " "Info: Pin OTG_FSPEED has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_FSPEED } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 87 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_FSPEED } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_FSPEED } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_LSPEED VCC " "Info: Pin OTG_LSPEED has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_LSPEED } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 88 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_LSPEED } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_LSPEED } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DACK0_N VCC " "Info: Pin OTG_DACK0_N has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DACK0_N } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DACK0_N" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 93 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DACK0_N } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DACK0_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "OTG_DACK1_N VCC " "Info: Pin OTG_DACK1_N has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { OTG_DACK1_N } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DACK1_N" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 94 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DACK1_N } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { OTG_DACK1_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_ON VCC " "Info: Pin LCD_ON has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LCD_ON } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 98 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_ON } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_ON } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_BLON VCC " "Info: Pin LCD_BLON has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LCD_BLON } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 99 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_BLON } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_BLON } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_RW VCC " "Info: Pin LCD_RW has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LCD_RW } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 100 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_RW } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_RW } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_EN GND " "Info: Pin LCD_EN has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LCD_EN } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 101 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_EN } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_EN } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LCD_RS GND " "Info: Pin LCD_RS has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { LCD_RS } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 102 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_RS } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { LCD_RS } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SD_CLK VCC " "Info: Pin SD_CLK has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { SD_CLK } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 110 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SD_CLK } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SD_CLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "TDO GND " "Info: Pin TDO has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { TDO } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "TDO" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 117 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { TDO } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { TDO } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "I2C_SCLK VCC " "Info: Pin I2C_SCLK has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { I2C_SCLK } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 122 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { I2C_SCLK } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { I2C_SCLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_SYNC GND " "Info: Pin VGA_SYNC has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { VGA_SYNC } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_SYNC" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 135 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { VGA_SYNC } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { VGA_SYNC } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_CMD GND " "Info: Pin ENET_CMD has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_CMD } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_CMD" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 143 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_CMD } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_CMD } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_CS_N VCC " "Info: Pin ENET_CS_N has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_CS_N } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_CS_N" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 144 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_CS_N } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_CS_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_WR_N VCC " "Info: Pin ENET_WR_N has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_WR_N } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_WR_N" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 145 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_WR_N } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_WR_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_RD_N VCC " "Info: Pin ENET_RD_N has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_RD_N } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_RD_N" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 146 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_RD_N } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_RD_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_RST_N VCC " "Info: Pin ENET_RST_N has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_RST_N } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_RST_N" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 147 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_RST_N } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_RST_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ENET_CLK GND " "Info: Pin ENET_CLK has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { ENET_CLK } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_CLK" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 148 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_CLK } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { ENET_CLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "AUD_DACDAT VCC " "Info: Pin AUD_DACDAT has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { AUD_DACDAT } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 156 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_DACDAT } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_DACDAT } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "AUD_XCK VCC " "Info: Pin AUD_XCK has VCC driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { AUD_XCK } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 158 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_XCK } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { AUD_XCK } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "TD_RESET GND " "Info: Pin TD_RESET has GND driving its datain port" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { TD_RESET } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_RESET" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 165 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { TD_RESET } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { TD_RESET } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "nios:NIOS\|sdram:the_sdram\|oe " "Info: Following pins have the same output enable: nios:NIOS\|sdram:the_sdram\|oe" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[3\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[3\] uses the 3.3-V LVTTL I/O standard" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { DRAM_DQ[3] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 47 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[7\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[7\] uses the 3.3-V LVTTL I/O standard" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { DRAM_DQ[7] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 47 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[11\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[11\] uses the 3.3-V LVTTL I/O standard" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { DRAM_DQ[11] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 47 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[15\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[15\] uses the 3.3-V LVTTL I/O standard" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { DRAM_DQ[15] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 47 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[2\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[2\] uses the 3.3-V LVTTL I/O standard" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { DRAM_DQ[2] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 47 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[6\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[6\] uses the 3.3-V LVTTL I/O standard" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { DRAM_DQ[6] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 47 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[10\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[10\] uses the 3.3-V LVTTL I/O standard" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { DRAM_DQ[10] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 47 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[14\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[14\] uses the 3.3-V LVTTL I/O standard" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { DRAM_DQ[14] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 47 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[1\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[1\] uses the 3.3-V LVTTL I/O standard" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { DRAM_DQ[1] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 47 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[5\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[5\] uses the 3.3-V LVTTL I/O standard" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { DRAM_DQ[5] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 47 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[9\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[9\] uses the 3.3-V LVTTL I/O standard" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { DRAM_DQ[9] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 47 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[13\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[13\] uses the 3.3-V LVTTL I/O standard" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { DRAM_DQ[13] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 47 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[0\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[0\] uses the 3.3-V LVTTL I/O standard" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { DRAM_DQ[0] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 47 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[4\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[4\] uses the 3.3-V LVTTL I/O standard" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { DRAM_DQ[4] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 47 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[8\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[8\] uses the 3.3-V LVTTL I/O standard" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { DRAM_DQ[8] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 47 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional DRAM_DQ\[12\] 3.3-V LVTTL " "Info: Type bidirectional pin DRAM_DQ\[12\] uses the 3.3-V LVTTL I/O standard" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { DRAM_DQ[12] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 47 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "hook:IFM\|ifmunitd:ifm\|ow\[0\] " "Info: Following pins have the same output enable: hook:IFM\|ifmunitd:ifm\|ow\[0\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[3\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[3\] uses the 3.3-V LVTTL I/O standard" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { SRAM_DQ[3] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 71 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[7\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[7\] uses the 3.3-V LVTTL I/O standard" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { SRAM_DQ[7] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 71 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[11\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[11\] uses the 3.3-V LVTTL I/O standard" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { SRAM_DQ[11] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 71 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[15\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[15\] uses the 3.3-V LVTTL I/O standard" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { SRAM_DQ[15] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 71 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[2\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[2\] uses the 3.3-V LVTTL I/O standard" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { SRAM_DQ[2] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 71 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[6\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[6\] uses the 3.3-V LVTTL I/O standard" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { SRAM_DQ[6] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 71 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[10\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[10\] uses the 3.3-V LVTTL I/O standard" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { SRAM_DQ[10] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 71 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[14\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[14\] uses the 3.3-V LVTTL I/O standard" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { SRAM_DQ[14] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 71 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[1\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[1\] uses the 3.3-V LVTTL I/O standard" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { SRAM_DQ[1] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 71 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[5\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[5\] uses the 3.3-V LVTTL I/O standard" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { SRAM_DQ[5] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 71 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[9\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[9\] uses the 3.3-V LVTTL I/O standard" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { SRAM_DQ[9] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 71 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[13\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[13\] uses the 3.3-V LVTTL I/O standard" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { SRAM_DQ[13] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 71 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[0\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[0\] uses the 3.3-V LVTTL I/O standard" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { SRAM_DQ[0] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 71 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[4\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[4\] uses the 3.3-V LVTTL I/O standard" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { SRAM_DQ[4] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 71 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[8\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[8\] uses the 3.3-V LVTTL I/O standard" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { SRAM_DQ[8] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 71 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM_DQ\[12\] 3.3-V LVTTL " "Info: Type bidirectional pin SRAM_DQ\[12\] uses the 3.3-V LVTTL I/O standard" {  } { { "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera7.2/quartus/linux/pin_planner.ppl" { SRAM_DQ[12] } } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 71 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/user4/spring12/lep2141/4840/IFV/ifv.fit.smsg " "Info: Generated suppressed messages file /home/user4/spring12/lep2141/4840/IFV/ifv.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Sun May  6 08:41:46 2012 " "Info: Processing ended: Sun May  6 08:41:46 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:05:25 " "Info: Elapsed time: 00:05:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun May  6 08:41:48 2012 " "Info: Processing started: Sun May  6 08:41:48 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ifv -c ifv " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off ifv -c ifv" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Sun May  6 08:41:59 2012 " "Info: Processing ended: Sun May  6 08:41:59 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Info: Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun May  6 08:42:00 2012 " "Info: Processing started: Sun May  6 08:42:00 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ifv -c ifv --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ifv -c ifv --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk_vga " "Info: Detected ripple clock \"clk_vga\" as buffer" {  } { { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 179 -1 0 } } { "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera7.2/quartus/linux/Assignment Editor.qase" 1 { { 0 "clk_vga" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "pll5025:CLK5025\|altpll:altpll_component\|_clk0 register nios:NIOS\|cpu:the_cpu\|W_alu_result\[14\] register nios:NIOS\|cpu:the_cpu\|av_ld_byte1_data\[6\] 8.405 ns " "Info: Slack time is 8.405 ns for clock \"pll5025:CLK5025\|altpll:altpll_component\|_clk0\" between source register \"nios:NIOS\|cpu:the_cpu\|W_alu_result\[14\]\" and destination register \"nios:NIOS\|cpu:the_cpu\|av_ld_byte1_data\[6\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "86.24 MHz 11.595 ns " "Info: Fmax is 86.24 MHz (period= 11.595 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.811 ns + Largest register register " "Info: + Largest register to register requirement is 19.811 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 18.917 ns " "Info: + Latch edge is 18.917 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll5025:CLK5025\|altpll:altpll_component\|_clk0 20.000 ns -1.083 ns  50 " "Info: Clock period of Destination clock \"pll5025:CLK5025\|altpll:altpll_component\|_clk0\" is 20.000 ns with  offset of -1.083 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -1.083 ns " "Info: - Launch edge is -1.083 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll5025:CLK5025\|altpll:altpll_component\|_clk0 20.000 ns -1.083 ns  50 " "Info: Clock period of Source clock \"pll5025:CLK5025\|altpll:altpll_component\|_clk0\" is 20.000 ns with  offset of -1.083 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.025 ns + Largest " "Info: + Largest clock skew is 0.025 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll5025:CLK5025\|altpll:altpll_component\|_clk0 destination 2.657 ns + Shortest register " "Info: + Shortest clock path from clock \"pll5025:CLK5025\|altpll:altpll_component\|_clk0\" to destination register is 2.657 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll5025:CLK5025\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll5025:CLK5025\|altpll:altpll_component\|_clk0'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { pll5025:CLK5025|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll5025:CLK5025\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 1247 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1247; COMB Node = 'pll5025:CLK5025\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.091 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 2.657 ns nios:NIOS\|cpu:the_cpu\|av_ld_byte1_data\[6\] 3 REG LCFF_X14_Y7_N11 2 " "Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.657 ns; Loc. = LCFF_X14_Y7_N11; Fanout = 2; REG Node = 'nios:NIOS\|cpu:the_cpu\|av_ld_byte1_data\[6\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.566 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl nios:NIOS|cpu:the_cpu|av_ld_byte1_data[6] } "NODE_NAME" } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5416 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.21 % ) " "Info: Total cell delay = 0.537 ns ( 20.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.120 ns ( 79.79 % ) " "Info: Total interconnect delay = 2.120 ns ( 79.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.657 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl nios:NIOS|cpu:the_cpu|av_ld_byte1_data[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.657 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 {} pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl {} nios:NIOS|cpu:the_cpu|av_ld_byte1_data[6] {} } { 0.000ns 1.091ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll5025:CLK5025\|altpll:altpll_component\|_clk0 source 2.632 ns - Longest register " "Info: - Longest clock path from clock \"pll5025:CLK5025\|altpll:altpll_component\|_clk0\" to source register is 2.632 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll5025:CLK5025\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll5025:CLK5025\|altpll:altpll_component\|_clk0'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { pll5025:CLK5025|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll5025:CLK5025\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 1247 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1247; COMB Node = 'pll5025:CLK5025\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.091 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 2.632 ns nios:NIOS\|cpu:the_cpu\|W_alu_result\[14\] 3 REG LCFF_X7_Y11_N21 3 " "Info: 3: + IC(1.004 ns) + CELL(0.537 ns) = 2.632 ns; Loc. = LCFF_X7_Y11_N21; Fanout = 3; REG Node = 'nios:NIOS\|cpu:the_cpu\|W_alu_result\[14\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.541 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl nios:NIOS|cpu:the_cpu|W_alu_result[14] } "NODE_NAME" } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5488 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.40 % ) " "Info: Total cell delay = 0.537 ns ( 20.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.095 ns ( 79.60 % ) " "Info: Total interconnect delay = 2.095 ns ( 79.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.632 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl nios:NIOS|cpu:the_cpu|W_alu_result[14] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.632 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 {} pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl {} nios:NIOS|cpu:the_cpu|W_alu_result[14] {} } { 0.000ns 1.091ns 1.004ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.657 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl nios:NIOS|cpu:the_cpu|av_ld_byte1_data[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.657 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 {} pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl {} nios:NIOS|cpu:the_cpu|av_ld_byte1_data[6] {} } { 0.000ns 1.091ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.632 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl nios:NIOS|cpu:the_cpu|W_alu_result[14] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.632 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 {} pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl {} nios:NIOS|cpu:the_cpu|W_alu_result[14] {} } { 0.000ns 1.091ns 1.004ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5488 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5416 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.657 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl nios:NIOS|cpu:the_cpu|av_ld_byte1_data[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.657 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 {} pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl {} nios:NIOS|cpu:the_cpu|av_ld_byte1_data[6] {} } { 0.000ns 1.091ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.632 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl nios:NIOS|cpu:the_cpu|W_alu_result[14] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.632 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 {} pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl {} nios:NIOS|cpu:the_cpu|W_alu_result[14] {} } { 0.000ns 1.091ns 1.004ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.406 ns - Longest register register " "Info: - Longest register to register delay is 11.406 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns nios:NIOS\|cpu:the_cpu\|W_alu_result\[14\] 1 REG LCFF_X7_Y11_N21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y11_N21; Fanout = 3; REG Node = 'nios:NIOS\|cpu:the_cpu\|W_alu_result\[14\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|cpu:the_cpu|W_alu_result[14] } "NODE_NAME" } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5488 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.370 ns) + CELL(0.275 ns) 1.645 ns nios:NIOS\|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave\|cpu_data_master_requests_jtag_uart_avalon_jtag_slave~466 2 COMB LCCOMB_X5_Y6_N0 1 " "Info: 2: + IC(1.370 ns) + CELL(0.275 ns) = 1.645 ns; Loc. = LCCOMB_X5_Y6_N0; Fanout = 1; COMB Node = 'nios:NIOS\|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave\|cpu_data_master_requests_jtag_uart_avalon_jtag_slave~466'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.645 ns" { nios:NIOS|cpu:the_cpu|W_alu_result[14] nios:NIOS|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave|cpu_data_master_requests_jtag_uart_avalon_jtag_slave~466 } "NODE_NAME" } } { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 837 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.389 ns) 2.709 ns nios:NIOS\|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave\|cpu_data_master_requests_jtag_uart_avalon_jtag_slave~467 3 COMB LCCOMB_X8_Y7_N8 1 " "Info: 3: + IC(0.675 ns) + CELL(0.389 ns) = 2.709 ns; Loc. = LCCOMB_X8_Y7_N8; Fanout = 1; COMB Node = 'nios:NIOS\|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave\|cpu_data_master_requests_jtag_uart_avalon_jtag_slave~467'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.064 ns" { nios:NIOS|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave|cpu_data_master_requests_jtag_uart_avalon_jtag_slave~466 nios:NIOS|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave|cpu_data_master_requests_jtag_uart_avalon_jtag_slave~467 } "NODE_NAME" } } { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 837 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.275 ns) 3.268 ns nios:NIOS\|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave\|cpu_data_master_requests_jtag_uart_avalon_jtag_slave~469 4 COMB LCCOMB_X8_Y7_N28 2 " "Info: 4: + IC(0.284 ns) + CELL(0.275 ns) = 3.268 ns; Loc. = LCCOMB_X8_Y7_N28; Fanout = 2; COMB Node = 'nios:NIOS\|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave\|cpu_data_master_requests_jtag_uart_avalon_jtag_slave~469'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.559 ns" { nios:NIOS|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave|cpu_data_master_requests_jtag_uart_avalon_jtag_slave~467 nios:NIOS|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave|cpu_data_master_requests_jtag_uart_avalon_jtag_slave~469 } "NODE_NAME" } } { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 837 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.415 ns) 3.935 ns nios:NIOS\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module 5 COMB LCCOMB_X8_Y7_N4 33 " "Info: 5: + IC(0.252 ns) + CELL(0.415 ns) = 3.935 ns; Loc. = LCCOMB_X8_Y7_N4; Fanout = 33; COMB Node = 'nios:NIOS\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_requests_cpu_jtag_debug_module'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.667 ns" { nios:NIOS|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave|cpu_data_master_requests_jtag_uart_avalon_jtag_slave~469 nios:NIOS|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module } "NODE_NAME" } } { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.286 ns) + CELL(0.275 ns) 4.496 ns nios:NIOS\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_qualified_request_cpu_jtag_debug_module~41 6 COMB LCCOMB_X8_Y7_N6 7 " "Info: 6: + IC(0.286 ns) + CELL(0.275 ns) = 4.496 ns; Loc. = LCCOMB_X8_Y7_N6; Fanout = 7; COMB Node = 'nios:NIOS\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_qualified_request_cpu_jtag_debug_module~41'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.561 ns" { nios:NIOS|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module nios:NIOS|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_qualified_request_cpu_jtag_debug_module~41 } "NODE_NAME" } } { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.438 ns) 5.208 ns nios:NIOS\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_granted_cpu_jtag_debug_module~58 7 COMB LCCOMB_X8_Y7_N14 24 " "Info: 7: + IC(0.274 ns) + CELL(0.438 ns) = 5.208 ns; Loc. = LCCOMB_X8_Y7_N14; Fanout = 24; COMB Node = 'nios:NIOS\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_data_master_granted_cpu_jtag_debug_module~58'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.712 ns" { nios:NIOS|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_qualified_request_cpu_jtag_debug_module~41 nios:NIOS|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_granted_cpu_jtag_debug_module~58 } "NODE_NAME" } } { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.275 ns) 5.801 ns nios:NIOS\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_address\[7\]~111 8 COMB LCCOMB_X8_Y7_N20 3 " "Info: 8: + IC(0.318 ns) + CELL(0.275 ns) = 5.801 ns; Loc. = LCCOMB_X8_Y7_N20; Fanout = 3; COMB Node = 'nios:NIOS\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_address\[7\]~111'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.593 ns" { nios:NIOS|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_granted_cpu_jtag_debug_module~58 nios:NIOS|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_address[7]~111 } "NODE_NAME" } } { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.398 ns) 6.469 ns nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|Equal0~70 9 COMB LCCOMB_X8_Y7_N18 1 " "Info: 9: + IC(0.270 ns) + CELL(0.398 ns) = 6.469 ns; Loc. = LCCOMB_X8_Y7_N18; Fanout = 1; COMB Node = 'nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|Equal0~70'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.668 ns" { nios:NIOS|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_address[7]~111 nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|Equal0~70 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.415 ns) 7.603 ns nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|Equal0~71 10 COMB LCCOMB_X11_Y7_N12 31 " "Info: 10: + IC(0.719 ns) + CELL(0.415 ns) = 7.603 ns; Loc. = LCCOMB_X11_Y7_N12; Fanout = 31; COMB Node = 'nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\|Equal0~71'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.134 ns" { nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|Equal0~70 nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|Equal0~71 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.403 ns) + CELL(0.419 ns) 9.425 ns nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|readdata\[14\]~1368 11 COMB LCCOMB_X14_Y9_N20 2 " "Info: 11: + IC(1.403 ns) + CELL(0.419 ns) = 9.425 ns; Loc. = LCCOMB_X14_Y9_N20; Fanout = 2; COMB Node = 'nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|readdata\[14\]~1368'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.822 ns" { nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|Equal0~71 nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|readdata[14]~1368 } "NODE_NAME" } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 3152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.788 ns) + CELL(0.438 ns) 10.651 ns nios:NIOS\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[14\]~1097 12 COMB LCCOMB_X14_Y7_N18 1 " "Info: 12: + IC(0.788 ns) + CELL(0.438 ns) = 10.651 ns; Loc. = LCCOMB_X14_Y7_N18; Fanout = 1; COMB Node = 'nios:NIOS\|cpu_data_master_arbitrator:the_cpu_data_master\|cpu_data_master_readdata\[14\]~1097'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.226 ns" { nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|readdata[14]~1368 nios:NIOS|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[14]~1097 } "NODE_NAME" } } { "nios.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/nios.vhd" 474 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.420 ns) 11.322 ns nios:NIOS\|cpu:the_cpu\|av_ld_byte1_data\[6\]~1606 13 COMB LCCOMB_X14_Y7_N10 1 " "Info: 13: + IC(0.251 ns) + CELL(0.420 ns) = 11.322 ns; Loc. = LCCOMB_X14_Y7_N10; Fanout = 1; COMB Node = 'nios:NIOS\|cpu:the_cpu\|av_ld_byte1_data\[6\]~1606'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.671 ns" { nios:NIOS|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[14]~1097 nios:NIOS|cpu:the_cpu|av_ld_byte1_data[6]~1606 } "NODE_NAME" } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5416 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 11.406 ns nios:NIOS\|cpu:the_cpu\|av_ld_byte1_data\[6\] 14 REG LCFF_X14_Y7_N11 2 " "Info: 14: + IC(0.000 ns) + CELL(0.084 ns) = 11.406 ns; Loc. = LCFF_X14_Y7_N11; Fanout = 2; REG Node = 'nios:NIOS\|cpu:the_cpu\|av_ld_byte1_data\[6\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { nios:NIOS|cpu:the_cpu|av_ld_byte1_data[6]~1606 nios:NIOS|cpu:the_cpu|av_ld_byte1_data[6] } "NODE_NAME" } } { "cpu.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu.vhd" 5416 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.516 ns ( 39.59 % ) " "Info: Total cell delay = 4.516 ns ( 39.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.890 ns ( 60.41 % ) " "Info: Total interconnect delay = 6.890 ns ( 60.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "11.406 ns" { nios:NIOS|cpu:the_cpu|W_alu_result[14] nios:NIOS|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave|cpu_data_master_requests_jtag_uart_avalon_jtag_slave~466 nios:NIOS|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave|cpu_data_master_requests_jtag_uart_avalon_jtag_slave~467 nios:NIOS|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave|cpu_data_master_requests_jtag_uart_avalon_jtag_slave~469 nios:NIOS|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module nios:NIOS|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_qualified_request_cpu_jtag_debug_module~41 nios:NIOS|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_granted_cpu_jtag_debug_module~58 nios:NIOS|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_address[7]~111 nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|Equal0~70 nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|Equal0~71 nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|readdata[14]~1368 nios:NIOS|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[14]~1097 nios:NIOS|cpu:the_cpu|av_ld_byte1_data[6]~1606 nios:NIOS|cpu:the_cpu|av_ld_byte1_data[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "11.406 ns" { nios:NIOS|cpu:the_cpu|W_alu_result[14] {} nios:NIOS|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave|cpu_data_master_requests_jtag_uart_avalon_jtag_slave~466 {} nios:NIOS|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave|cpu_data_master_requests_jtag_uart_avalon_jtag_slave~467 {} nios:NIOS|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave|cpu_data_master_requests_jtag_uart_avalon_jtag_slave~469 {} nios:NIOS|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module {} nios:NIOS|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_qualified_request_cpu_jtag_debug_module~41 {} nios:NIOS|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_granted_cpu_jtag_debug_module~58 {} nios:NIOS|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_address[7]~111 {} nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|Equal0~70 {} nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|Equal0~71 {} nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|readdata[14]~1368 {} nios:NIOS|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[14]~1097 {} nios:NIOS|cpu:the_cpu|av_ld_byte1_data[6]~1606 {} nios:NIOS|cpu:the_cpu|av_ld_byte1_data[6] {} } { 0.000ns 1.370ns 0.675ns 0.284ns 0.252ns 0.286ns 0.274ns 0.318ns 0.270ns 0.719ns 1.403ns 0.788ns 0.251ns 0.000ns } { 0.000ns 0.275ns 0.389ns 0.275ns 0.415ns 0.275ns 0.438ns 0.275ns 0.398ns 0.415ns 0.419ns 0.438ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.657 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl nios:NIOS|cpu:the_cpu|av_ld_byte1_data[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.657 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 {} pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl {} nios:NIOS|cpu:the_cpu|av_ld_byte1_data[6] {} } { 0.000ns 1.091ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.632 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl nios:NIOS|cpu:the_cpu|W_alu_result[14] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.632 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 {} pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl {} nios:NIOS|cpu:the_cpu|W_alu_result[14] {} } { 0.000ns 1.091ns 1.004ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "11.406 ns" { nios:NIOS|cpu:the_cpu|W_alu_result[14] nios:NIOS|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave|cpu_data_master_requests_jtag_uart_avalon_jtag_slave~466 nios:NIOS|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave|cpu_data_master_requests_jtag_uart_avalon_jtag_slave~467 nios:NIOS|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave|cpu_data_master_requests_jtag_uart_avalon_jtag_slave~469 nios:NIOS|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module nios:NIOS|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_qualified_request_cpu_jtag_debug_module~41 nios:NIOS|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_granted_cpu_jtag_debug_module~58 nios:NIOS|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_address[7]~111 nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|Equal0~70 nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|Equal0~71 nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|readdata[14]~1368 nios:NIOS|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[14]~1097 nios:NIOS|cpu:the_cpu|av_ld_byte1_data[6]~1606 nios:NIOS|cpu:the_cpu|av_ld_byte1_data[6] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "11.406 ns" { nios:NIOS|cpu:the_cpu|W_alu_result[14] {} nios:NIOS|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave|cpu_data_master_requests_jtag_uart_avalon_jtag_slave~466 {} nios:NIOS|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave|cpu_data_master_requests_jtag_uart_avalon_jtag_slave~467 {} nios:NIOS|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave|cpu_data_master_requests_jtag_uart_avalon_jtag_slave~469 {} nios:NIOS|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module {} nios:NIOS|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_qualified_request_cpu_jtag_debug_module~41 {} nios:NIOS|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_granted_cpu_jtag_debug_module~58 {} nios:NIOS|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_address[7]~111 {} nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|Equal0~70 {} nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|Equal0~71 {} nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|readdata[14]~1368 {} nios:NIOS|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[14]~1097 {} nios:NIOS|cpu:the_cpu|av_ld_byte1_data[6]~1606 {} nios:NIOS|cpu:the_cpu|av_ld_byte1_data[6] {} } { 0.000ns 1.370ns 0.675ns 0.284ns 0.252ns 0.286ns 0.274ns 0.318ns 0.270ns 0.719ns 1.403ns 0.788ns 0.251ns 0.000ns } { 0.000ns 0.275ns 0.389ns 0.275ns 0.415ns 0.275ns 0.438ns 0.275ns 0.398ns 0.415ns 0.419ns 0.438ns 0.420ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "pll5025:CLK5025\|altpll:altpll_component\|_clk1 register hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|oldi\[18\] register hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|oldi\[26\] 17.254 ns " "Info: Slack time is 17.254 ns for clock \"pll5025:CLK5025\|altpll:altpll_component\|_clk1\" between source register \"hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|oldi\[18\]\" and destination register \"hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|oldi\[26\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "43.96 MHz 22.746 ns " "Info: Fmax is 43.96 MHz (period= 22.746 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "39.795 ns + Largest register register " "Info: + Largest register to register requirement is 39.795 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "40.000 ns + " "Info: + Setup relationship between source and destination is 40.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 38.917 ns " "Info: + Latch edge is 38.917 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll5025:CLK5025\|altpll:altpll_component\|_clk1 40.000 ns -1.083 ns  50 " "Info: Clock period of Destination clock \"pll5025:CLK5025\|altpll:altpll_component\|_clk1\" is 40.000 ns with  offset of -1.083 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -1.083 ns " "Info: - Launch edge is -1.083 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll5025:CLK5025\|altpll:altpll_component\|_clk1 40.000 ns -1.083 ns  50 " "Info: Clock period of Source clock \"pll5025:CLK5025\|altpll:altpll_component\|_clk1\" is 40.000 ns with  offset of -1.083 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.009 ns + Largest " "Info: + Largest clock skew is 0.009 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll5025:CLK5025\|altpll:altpll_component\|_clk1 destination 2.619 ns + Shortest register " "Info: + Shortest clock path from clock \"pll5025:CLK5025\|altpll:altpll_component\|_clk1\" to destination register is 2.619 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll5025:CLK5025\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll5025:CLK5025\|altpll:altpll_component\|_clk1'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { pll5025:CLK5025|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll5025:CLK5025\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 854 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 854; COMB Node = 'pll5025:CLK5025\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.091 ns" { pll5025:CLK5025|altpll:altpll_component|_clk1 pll5025:CLK5025|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.537 ns) 2.619 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|oldi\[26\] 3 REG LCFF_X37_Y26_N1 94 " "Info: 3: + IC(0.991 ns) + CELL(0.537 ns) = 2.619 ns; Loc. = LCFF_X37_Y26_N1; Fanout = 94; REG Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|oldi\[26\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.528 ns" { pll5025:CLK5025|altpll:altpll_component|_clk1~clkctrl hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|oldi[26] } "NODE_NAME" } } { "ifmd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmd.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.50 % ) " "Info: Total cell delay = 0.537 ns ( 20.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.082 ns ( 79.50 % ) " "Info: Total interconnect delay = 2.082 ns ( 79.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.619 ns" { pll5025:CLK5025|altpll:altpll_component|_clk1 pll5025:CLK5025|altpll:altpll_component|_clk1~clkctrl hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|oldi[26] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.619 ns" { pll5025:CLK5025|altpll:altpll_component|_clk1 {} pll5025:CLK5025|altpll:altpll_component|_clk1~clkctrl {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|oldi[26] {} } { 0.000ns 1.091ns 0.991ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll5025:CLK5025\|altpll:altpll_component\|_clk1 source 2.610 ns - Longest register " "Info: - Longest clock path from clock \"pll5025:CLK5025\|altpll:altpll_component\|_clk1\" to source register is 2.610 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll5025:CLK5025\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll5025:CLK5025\|altpll:altpll_component\|_clk1'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { pll5025:CLK5025|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll5025:CLK5025\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 854 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 854; COMB Node = 'pll5025:CLK5025\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.091 ns" { pll5025:CLK5025|altpll:altpll_component|_clk1 pll5025:CLK5025|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.982 ns) + CELL(0.537 ns) 2.610 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|oldi\[18\] 3 REG LCFF_X37_Y27_N17 112 " "Info: 3: + IC(0.982 ns) + CELL(0.537 ns) = 2.610 ns; Loc. = LCFF_X37_Y27_N17; Fanout = 112; REG Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|oldi\[18\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.519 ns" { pll5025:CLK5025|altpll:altpll_component|_clk1~clkctrl hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|oldi[18] } "NODE_NAME" } } { "ifmd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmd.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.57 % ) " "Info: Total cell delay = 0.537 ns ( 20.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.073 ns ( 79.43 % ) " "Info: Total interconnect delay = 2.073 ns ( 79.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.610 ns" { pll5025:CLK5025|altpll:altpll_component|_clk1 pll5025:CLK5025|altpll:altpll_component|_clk1~clkctrl hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|oldi[18] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.610 ns" { pll5025:CLK5025|altpll:altpll_component|_clk1 {} pll5025:CLK5025|altpll:altpll_component|_clk1~clkctrl {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|oldi[18] {} } { 0.000ns 1.091ns 0.982ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.619 ns" { pll5025:CLK5025|altpll:altpll_component|_clk1 pll5025:CLK5025|altpll:altpll_component|_clk1~clkctrl hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|oldi[26] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.619 ns" { pll5025:CLK5025|altpll:altpll_component|_clk1 {} pll5025:CLK5025|altpll:altpll_component|_clk1~clkctrl {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|oldi[26] {} } { 0.000ns 1.091ns 0.991ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.610 ns" { pll5025:CLK5025|altpll:altpll_component|_clk1 pll5025:CLK5025|altpll:altpll_component|_clk1~clkctrl hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|oldi[18] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.610 ns" { pll5025:CLK5025|altpll:altpll_component|_clk1 {} pll5025:CLK5025|altpll:altpll_component|_clk1~clkctrl {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|oldi[18] {} } { 0.000ns 1.091ns 0.982ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "ifmd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmd.vhd" 79 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "ifmd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmd.vhd" 79 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.619 ns" { pll5025:CLK5025|altpll:altpll_component|_clk1 pll5025:CLK5025|altpll:altpll_component|_clk1~clkctrl hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|oldi[26] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.619 ns" { pll5025:CLK5025|altpll:altpll_component|_clk1 {} pll5025:CLK5025|altpll:altpll_component|_clk1~clkctrl {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|oldi[26] {} } { 0.000ns 1.091ns 0.991ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.610 ns" { pll5025:CLK5025|altpll:altpll_component|_clk1 pll5025:CLK5025|altpll:altpll_component|_clk1~clkctrl hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|oldi[18] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.610 ns" { pll5025:CLK5025|altpll:altpll_component|_clk1 {} pll5025:CLK5025|altpll:altpll_component|_clk1~clkctrl {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|oldi[18] {} } { 0.000ns 1.091ns 0.982ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "22.541 ns - Longest register register " "Info: - Longest register to register delay is 22.541 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|oldi\[18\] 1 REG LCFF_X37_Y27_N17 112 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y27_N17; Fanout = 112; REG Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|oldi\[18\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|oldi[18] } "NODE_NAME" } } { "ifmd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmd.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.701 ns) + CELL(0.393 ns) 3.094 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|w724w\[0\] 2 COMB LCCOMB_X18_Y32_N10 2 " "Info: 2: + IC(2.701 ns) + CELL(0.393 ns) = 3.094 ns; Loc. = LCCOMB_X18_Y32_N10; Fanout = 2; COMB Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|w724w\[0\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "3.094 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|oldi[18] hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|w724w[0] } "NODE_NAME" } } { "db/altsquare_gea.tdf" "" { Text "/home/user4/spring12/lep2141/4840/IFV/db/altsquare_gea.tdf" 1213 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.948 ns) + CELL(0.485 ns) 4.527 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|add45_result\[2\]~49 3 COMB LCCOMB_X25_Y32_N14 2 " "Info: 3: + IC(0.948 ns) + CELL(0.485 ns) = 4.527 ns; Loc. = LCCOMB_X25_Y32_N14; Fanout = 2; COMB Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|add45_result\[2\]~49'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.433 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|w724w[0] hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add45_result[2]~49 } "NODE_NAME" } } { "db/altsquare_gea.tdf" "" { Text "/home/user4/spring12/lep2141/4840/IFV/db/altsquare_gea.tdf" 39 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.598 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|add45_result\[3\]~51 4 COMB LCCOMB_X25_Y32_N16 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 4.598 ns; Loc. = LCCOMB_X25_Y32_N16; Fanout = 2; COMB Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|add45_result\[3\]~51'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add45_result[2]~49 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add45_result[3]~51 } "NODE_NAME" } } { "db/altsquare_gea.tdf" "" { Text "/home/user4/spring12/lep2141/4840/IFV/db/altsquare_gea.tdf" 39 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.669 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|add45_result\[4\]~53 5 COMB LCCOMB_X25_Y32_N18 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 4.669 ns; Loc. = LCCOMB_X25_Y32_N18; Fanout = 2; COMB Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|add45_result\[4\]~53'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add45_result[3]~51 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add45_result[4]~53 } "NODE_NAME" } } { "db/altsquare_gea.tdf" "" { Text "/home/user4/spring12/lep2141/4840/IFV/db/altsquare_gea.tdf" 39 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.740 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|add45_result\[5\]~55 6 COMB LCCOMB_X25_Y32_N20 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 4.740 ns; Loc. = LCCOMB_X25_Y32_N20; Fanout = 2; COMB Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|add45_result\[5\]~55'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add45_result[4]~53 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add45_result[5]~55 } "NODE_NAME" } } { "db/altsquare_gea.tdf" "" { Text "/home/user4/spring12/lep2141/4840/IFV/db/altsquare_gea.tdf" 39 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.811 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|add45_result\[6\]~57 7 COMB LCCOMB_X25_Y32_N22 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 4.811 ns; Loc. = LCCOMB_X25_Y32_N22; Fanout = 2; COMB Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|add45_result\[6\]~57'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add45_result[5]~55 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add45_result[6]~57 } "NODE_NAME" } } { "db/altsquare_gea.tdf" "" { Text "/home/user4/spring12/lep2141/4840/IFV/db/altsquare_gea.tdf" 39 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 5.221 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|add45_result\[7\]~58 8 COMB LCCOMB_X25_Y32_N24 2 " "Info: 8: + IC(0.000 ns) + CELL(0.410 ns) = 5.221 ns; Loc. = LCCOMB_X25_Y32_N24; Fanout = 2; COMB Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|add45_result\[7\]~58'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.410 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add45_result[6]~57 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add45_result[7]~58 } "NODE_NAME" } } { "db/altsquare_gea.tdf" "" { Text "/home/user4/spring12/lep2141/4840/IFV/db/altsquare_gea.tdf" 39 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.485 ns) + CELL(0.414 ns) 7.120 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|add21_result\[19\]~135 9 COMB LCCOMB_X20_Y31_N6 2 " "Info: 9: + IC(1.485 ns) + CELL(0.414 ns) = 7.120 ns; Loc. = LCCOMB_X20_Y31_N6; Fanout = 2; COMB Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|add21_result\[19\]~135'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.899 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add45_result[7]~58 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add21_result[19]~135 } "NODE_NAME" } } { "db/altsquare_gea.tdf" "" { Text "/home/user4/spring12/lep2141/4840/IFV/db/altsquare_gea.tdf" 33 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 7.530 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|add21_result\[20\]~136 10 COMB LCCOMB_X20_Y31_N8 2 " "Info: 10: + IC(0.000 ns) + CELL(0.410 ns) = 7.530 ns; Loc. = LCCOMB_X20_Y31_N8; Fanout = 2; COMB Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|add21_result\[20\]~136'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.410 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add21_result[19]~135 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add21_result[20]~136 } "NODE_NAME" } } { "db/altsquare_gea.tdf" "" { Text "/home/user4/spring12/lep2141/4840/IFV/db/altsquare_gea.tdf" 33 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.965 ns) + CELL(0.414 ns) 8.909 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|op_18~820 11 COMB LCCOMB_X21_Y32_N26 2 " "Info: 11: + IC(0.965 ns) + CELL(0.414 ns) = 8.909 ns; Loc. = LCCOMB_X21_Y32_N26; Fanout = 2; COMB Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|op_18~820'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.379 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add21_result[20]~136 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_18~820 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.980 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|op_18~822 12 COMB LCCOMB_X21_Y32_N28 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 8.980 ns; Loc. = LCCOMB_X21_Y32_N28; Fanout = 2; COMB Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|op_18~822'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_18~820 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_18~822 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 9.390 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|op_18~823 13 COMB LCCOMB_X21_Y32_N30 2 " "Info: 13: + IC(0.000 ns) + CELL(0.410 ns) = 9.390 ns; Loc. = LCCOMB_X21_Y32_N30; Fanout = 2; COMB Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|op_18~823'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.410 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_18~822 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_18~823 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.609 ns) + CELL(0.414 ns) 11.413 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|op_1~884 14 COMB LCCOMB_X21_Y27_N2 2 " "Info: 14: + IC(1.609 ns) + CELL(0.414 ns) = 11.413 ns; Loc. = LCCOMB_X21_Y27_N2; Fanout = 2; COMB Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|op_1~884'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.023 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_18~823 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~884 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.484 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|op_1~886 15 COMB LCCOMB_X21_Y27_N4 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 11.484 ns; Loc. = LCCOMB_X21_Y27_N4; Fanout = 2; COMB Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|op_1~886'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~884 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~886 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.555 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|op_1~888 16 COMB LCCOMB_X21_Y27_N6 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 11.555 ns; Loc. = LCCOMB_X21_Y27_N6; Fanout = 2; COMB Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|op_1~888'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~886 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~888 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.626 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|op_1~890 17 COMB LCCOMB_X21_Y27_N8 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 11.626 ns; Loc. = LCCOMB_X21_Y27_N8; Fanout = 2; COMB Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|op_1~890'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~888 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~890 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.697 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|op_1~892 18 COMB LCCOMB_X21_Y27_N10 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 11.697 ns; Loc. = LCCOMB_X21_Y27_N10; Fanout = 2; COMB Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|op_1~892'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~890 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~892 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.768 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|op_1~894 19 COMB LCCOMB_X21_Y27_N12 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 11.768 ns; Loc. = LCCOMB_X21_Y27_N12; Fanout = 2; COMB Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|op_1~894'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~892 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~894 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 11.927 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|op_1~896 20 COMB LCCOMB_X21_Y27_N14 2 " "Info: 20: + IC(0.000 ns) + CELL(0.159 ns) = 11.927 ns; Loc. = LCCOMB_X21_Y27_N14; Fanout = 2; COMB Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|op_1~896'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.159 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~894 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~896 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.998 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|op_1~898 21 COMB LCCOMB_X21_Y27_N16 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 11.998 ns; Loc. = LCCOMB_X21_Y27_N16; Fanout = 2; COMB Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|op_1~898'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~896 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~898 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.069 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|op_1~900 22 COMB LCCOMB_X21_Y27_N18 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 12.069 ns; Loc. = LCCOMB_X21_Y27_N18; Fanout = 2; COMB Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|op_1~900'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~898 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~900 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.140 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|op_1~902 23 COMB LCCOMB_X21_Y27_N20 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 12.140 ns; Loc. = LCCOMB_X21_Y27_N20; Fanout = 2; COMB Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|op_1~902'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~900 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~902 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.211 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|op_1~904 24 COMB LCCOMB_X21_Y27_N22 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 12.211 ns; Loc. = LCCOMB_X21_Y27_N22; Fanout = 2; COMB Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|op_1~904'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~902 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~904 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.282 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|op_1~906 25 COMB LCCOMB_X21_Y27_N24 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 12.282 ns; Loc. = LCCOMB_X21_Y27_N24; Fanout = 2; COMB Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|op_1~906'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~904 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~906 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 12.692 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|op_1~907 26 COMB LCCOMB_X21_Y27_N26 4 " "Info: 26: + IC(0.000 ns) + CELL(0.410 ns) = 12.692 ns; Loc. = LCCOMB_X21_Y27_N26; Fanout = 4; COMB Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|sqr2:multb\|altsquare:altsquare_component\|altsquare_gea:auto_generated\|op_1~907'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.410 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~906 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~907 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.496 ns) + CELL(0.485 ns) 14.673 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|mag2\[17\]~330 27 COMB LCCOMB_X21_Y23_N14 2 " "Info: 27: + IC(1.496 ns) + CELL(0.485 ns) = 14.673 ns; Loc. = LCCOMB_X21_Y23_N14; Fanout = 2; COMB Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|mag2\[17\]~330'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.981 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~907 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[17]~330 } "NODE_NAME" } } { "ifmd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmd.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.744 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|mag2\[18\]~332 28 COMB LCCOMB_X21_Y23_N16 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 14.744 ns; Loc. = LCCOMB_X21_Y23_N16; Fanout = 2; COMB Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|mag2\[18\]~332'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[17]~330 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[18]~332 } "NODE_NAME" } } { "ifmd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmd.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.815 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|mag2\[19\]~334 29 COMB LCCOMB_X21_Y23_N18 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 14.815 ns; Loc. = LCCOMB_X21_Y23_N18; Fanout = 2; COMB Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|mag2\[19\]~334'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[18]~332 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[19]~334 } "NODE_NAME" } } { "ifmd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmd.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.886 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|mag2\[20\]~336 30 COMB LCCOMB_X21_Y23_N20 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 14.886 ns; Loc. = LCCOMB_X21_Y23_N20; Fanout = 2; COMB Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|mag2\[20\]~336'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[19]~334 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[20]~336 } "NODE_NAME" } } { "ifmd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmd.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.957 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|mag2\[21\]~338 31 COMB LCCOMB_X21_Y23_N22 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 14.957 ns; Loc. = LCCOMB_X21_Y23_N22; Fanout = 2; COMB Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|mag2\[21\]~338'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[20]~336 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[21]~338 } "NODE_NAME" } } { "ifmd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmd.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.028 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|mag2\[22\]~340 32 COMB LCCOMB_X21_Y23_N24 2 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 15.028 ns; Loc. = LCCOMB_X21_Y23_N24; Fanout = 2; COMB Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|mag2\[22\]~340'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[21]~338 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[22]~340 } "NODE_NAME" } } { "ifmd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmd.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.099 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|mag2\[23\]~342 33 COMB LCCOMB_X21_Y23_N26 2 " "Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 15.099 ns; Loc. = LCCOMB_X21_Y23_N26; Fanout = 2; COMB Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|mag2\[23\]~342'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[22]~340 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[23]~342 } "NODE_NAME" } } { "ifmd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmd.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.170 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|mag2\[24\]~344 34 COMB LCCOMB_X21_Y23_N28 2 " "Info: 34: + IC(0.000 ns) + CELL(0.071 ns) = 15.170 ns; Loc. = LCCOMB_X21_Y23_N28; Fanout = 2; COMB Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|mag2\[24\]~344'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[23]~342 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[24]~344 } "NODE_NAME" } } { "ifmd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmd.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 15.316 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|mag2\[25\]~346 35 COMB LCCOMB_X21_Y23_N30 2 " "Info: 35: + IC(0.000 ns) + CELL(0.146 ns) = 15.316 ns; Loc. = LCCOMB_X21_Y23_N30; Fanout = 2; COMB Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|mag2\[25\]~346'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.146 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[24]~344 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[25]~346 } "NODE_NAME" } } { "ifmd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmd.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.387 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|mag2\[26\]~348 36 COMB LCCOMB_X21_Y22_N0 2 " "Info: 36: + IC(0.000 ns) + CELL(0.071 ns) = 15.387 ns; Loc. = LCCOMB_X21_Y22_N0; Fanout = 2; COMB Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|mag2\[26\]~348'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[25]~346 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[26]~348 } "NODE_NAME" } } { "ifmd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmd.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.458 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|mag2\[27\]~350 37 COMB LCCOMB_X21_Y22_N2 2 " "Info: 37: + IC(0.000 ns) + CELL(0.071 ns) = 15.458 ns; Loc. = LCCOMB_X21_Y22_N2; Fanout = 2; COMB Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|mag2\[27\]~350'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[26]~348 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[27]~350 } "NODE_NAME" } } { "ifmd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmd.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.529 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|mag2\[28\]~352 38 COMB LCCOMB_X21_Y22_N4 2 " "Info: 38: + IC(0.000 ns) + CELL(0.071 ns) = 15.529 ns; Loc. = LCCOMB_X21_Y22_N4; Fanout = 2; COMB Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|mag2\[28\]~352'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[27]~350 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[28]~352 } "NODE_NAME" } } { "ifmd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmd.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.600 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|mag2\[29\]~354 39 COMB LCCOMB_X21_Y22_N6 2 " "Info: 39: + IC(0.000 ns) + CELL(0.071 ns) = 15.600 ns; Loc. = LCCOMB_X21_Y22_N6; Fanout = 2; COMB Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|mag2\[29\]~354'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[28]~352 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[29]~354 } "NODE_NAME" } } { "ifmd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmd.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 16.010 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|mag2\[30\]~355 40 COMB LCCOMB_X21_Y22_N8 1 " "Info: 40: + IC(0.000 ns) + CELL(0.410 ns) = 16.010 ns; Loc. = LCCOMB_X21_Y22_N8; Fanout = 1; COMB Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|mag2\[30\]~355'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.410 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[29]~354 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[30]~355 } "NODE_NAME" } } { "ifmd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmd.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.420 ns) 16.684 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|LessThan0~579 41 COMB LCCOMB_X21_Y22_N28 1 " "Info: 41: + IC(0.254 ns) + CELL(0.420 ns) = 16.684 ns; Loc. = LCCOMB_X21_Y22_N28; Fanout = 1; COMB Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|LessThan0~579'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.674 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[30]~355 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|LessThan0~579 } "NODE_NAME" } } { "ifmd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmd.vhd" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.438 ns) 17.828 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|LessThan0~583 42 COMB LCCOMB_X21_Y21_N16 3 " "Info: 42: + IC(0.706 ns) + CELL(0.438 ns) = 17.828 ns; Loc. = LCCOMB_X21_Y21_N16; Fanout = 3; COMB Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|LessThan0~583'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.144 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|LessThan0~579 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|LessThan0~583 } "NODE_NAME" } } { "ifmd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmd.vhd" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.242 ns) 18.527 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|oldi\[20\]~2726 43 COMB LCCOMB_X21_Y20_N20 1 " "Info: 43: + IC(0.457 ns) + CELL(0.242 ns) = 18.527 ns; Loc. = LCCOMB_X21_Y20_N20; Fanout = 1; COMB Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|oldi\[20\]~2726'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.699 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|LessThan0~583 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|oldi[20]~2726 } "NODE_NAME" } } { "ifmd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmd.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.275 ns) 19.051 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|oldi\[20\]~2727 44 COMB LCCOMB_X21_Y20_N4 72 " "Info: 44: + IC(0.249 ns) + CELL(0.275 ns) = 19.051 ns; Loc. = LCCOMB_X21_Y20_N4; Fanout = 72; COMB Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|oldi\[20\]~2727'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.524 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|oldi[20]~2726 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|oldi[20]~2727 } "NODE_NAME" } } { "ifmd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmd.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.830 ns) + CELL(0.660 ns) 22.541 ns hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|oldi\[26\] 45 REG LCFF_X37_Y26_N1 94 " "Info: 45: + IC(2.830 ns) + CELL(0.660 ns) = 22.541 ns; Loc. = LCFF_X37_Y26_N1; Fanout = 94; REG Node = 'hook:IFM\|ifmunitd:ifm\|ifmd:\\g1:3:ifm\|oldi\[26\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "3.490 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|oldi[20]~2727 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|oldi[26] } "NODE_NAME" } } { "ifmd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmd.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.841 ns ( 39.22 % ) " "Info: Total cell delay = 8.841 ns ( 39.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.700 ns ( 60.78 % ) " "Info: Total interconnect delay = 13.700 ns ( 60.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "22.541 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|oldi[18] hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|w724w[0] hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add45_result[2]~49 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add45_result[3]~51 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add45_result[4]~53 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add45_result[5]~55 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add45_result[6]~57 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add45_result[7]~58 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add21_result[19]~135 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add21_result[20]~136 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_18~820 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_18~822 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_18~823 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~884 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~886 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~888 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~890 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~892 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~894 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~896 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~898 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~900 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~902 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~904 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~906 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~907 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[17]~330 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[18]~332 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[19]~334 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[20]~336 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[21]~338 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[22]~340 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[23]~342 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[24]~344 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[25]~346 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[26]~348 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[27]~350 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[28]~352 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[29]~354 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[30]~355 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|LessThan0~579 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|LessThan0~583 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|oldi[20]~2726 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|oldi[20]~2727 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|oldi[26] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "22.541 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|oldi[18] {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|w724w[0] {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add45_result[2]~49 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add45_result[3]~51 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add45_result[4]~53 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add45_result[5]~55 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add45_result[6]~57 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add45_result[7]~58 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add21_result[19]~135 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add21_result[20]~136 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_18~820 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_18~822 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_18~823 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~884 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~886 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~888 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~890 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~892 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~894 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~896 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~898 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~900 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~902 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~904 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~906 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~907 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[17]~330 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[18]~332 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[19]~334 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[20]~336 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[21]~338 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[22]~340 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[23]~342 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[24]~344 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[25]~346 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[26]~348 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[27]~350 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[28]~352 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[29]~354 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[30]~355 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|LessThan0~579 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|LessThan0~583 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|oldi[20]~2726 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|oldi[20]~2727 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|oldi[26] {} } { 0.000ns 2.701ns 0.948ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.485ns 0.000ns 0.965ns 0.000ns 0.000ns 1.609ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.496ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.254ns 0.706ns 0.457ns 0.249ns 2.830ns } { 0.000ns 0.393ns 0.485ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.414ns 0.410ns 0.414ns 0.071ns 0.410ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.485ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.420ns 0.438ns 0.242ns 0.275ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.619 ns" { pll5025:CLK5025|altpll:altpll_component|_clk1 pll5025:CLK5025|altpll:altpll_component|_clk1~clkctrl hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|oldi[26] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.619 ns" { pll5025:CLK5025|altpll:altpll_component|_clk1 {} pll5025:CLK5025|altpll:altpll_component|_clk1~clkctrl {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|oldi[26] {} } { 0.000ns 1.091ns 0.991ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.610 ns" { pll5025:CLK5025|altpll:altpll_component|_clk1 pll5025:CLK5025|altpll:altpll_component|_clk1~clkctrl hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|oldi[18] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.610 ns" { pll5025:CLK5025|altpll:altpll_component|_clk1 {} pll5025:CLK5025|altpll:altpll_component|_clk1~clkctrl {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|oldi[18] {} } { 0.000ns 1.091ns 0.982ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "22.541 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|oldi[18] hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|w724w[0] hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add45_result[2]~49 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add45_result[3]~51 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add45_result[4]~53 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add45_result[5]~55 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add45_result[6]~57 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add45_result[7]~58 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add21_result[19]~135 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add21_result[20]~136 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_18~820 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_18~822 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_18~823 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~884 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~886 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~888 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~890 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~892 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~894 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~896 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~898 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~900 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~902 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~904 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~906 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~907 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[17]~330 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[18]~332 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[19]~334 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[20]~336 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[21]~338 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[22]~340 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[23]~342 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[24]~344 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[25]~346 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[26]~348 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[27]~350 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[28]~352 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[29]~354 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[30]~355 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|LessThan0~579 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|LessThan0~583 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|oldi[20]~2726 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|oldi[20]~2727 hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|oldi[26] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "22.541 ns" { hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|oldi[18] {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|w724w[0] {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add45_result[2]~49 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add45_result[3]~51 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add45_result[4]~53 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add45_result[5]~55 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add45_result[6]~57 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add45_result[7]~58 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add21_result[19]~135 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|add21_result[20]~136 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_18~820 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_18~822 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_18~823 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~884 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~886 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~888 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~890 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~892 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~894 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~896 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~898 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~900 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~902 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~904 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~906 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|sqr2:multb|altsquare:altsquare_component|altsquare_gea:auto_generated|op_1~907 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[17]~330 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[18]~332 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[19]~334 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[20]~336 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[21]~338 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[22]~340 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[23]~342 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[24]~344 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[25]~346 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[26]~348 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[27]~350 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[28]~352 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[29]~354 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|mag2[30]~355 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|LessThan0~579 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|LessThan0~583 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|oldi[20]~2726 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|oldi[20]~2727 {} hook:IFM|ifmunitd:ifm|ifmd:\g1:3:ifm|oldi[26] {} } { 0.000ns 2.701ns 0.948ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.485ns 0.000ns 0.965ns 0.000ns 0.000ns 1.609ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.496ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.254ns 0.706ns 0.457ns 0.249ns 2.830ns } { 0.000ns 0.393ns 0.485ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.414ns 0.410ns 0.414ns 0.071ns 0.410ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.485ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.420ns 0.438ns 0.242ns 0.275ns 0.660ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "pll5025:CLK5025\|altpll:altpll_component\|_clk2 " "Info: No valid register-to-register data paths exist for clock \"pll5025:CLK5025\|altpll:altpll_component\|_clk2\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLOCK_50 register hook:IFM\|ifmunitd:ifm\|ow\[0\] register vga_mod:VGA\|vga:G\|VGA_G\[4\] -1.772 ns " "Info: Slack time is -1.772 ns for clock \"CLOCK_50\" between source register \"hook:IFM\|ifmunitd:ifm\|ow\[0\]\" and destination register \"vga_mod:VGA\|vga:G\|VGA_G\[4\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "2.534 ns + Largest register register " "Info: + Largest register to register requirement is 2.534 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "1.083 ns + " "Info: + Setup relationship between source and destination is 1.083 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.000 ns " "Info: + Latch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 18.917 ns " "Info: - Launch edge is 18.917 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll5025:CLK5025\|altpll:altpll_component\|_clk0 20.000 ns -1.083 ns  50 " "Info: Clock period of Source clock \"pll5025:CLK5025\|altpll:altpll_component\|_clk0\" is 20.000 ns with  offset of -1.083 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.665 ns + Largest " "Info: + Largest clock skew is 1.665 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 4.324 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 4.324 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLOCK_50'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns clk_vga 2 REG LCFF_X1_Y18_N21 3 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 3; REG Node = 'clk_vga'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.118 ns" { CLOCK_50 clk_vga } "NODE_NAME" } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.633 ns) + CELL(0.000 ns) 2.750 ns clk_vga~clkctrl 3 COMB CLKCTRL_G1 81 " "Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G1; Fanout = 81; COMB Node = 'clk_vga~clkctrl'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.633 ns" { clk_vga clk_vga~clkctrl } "NODE_NAME" } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.537 ns) 4.324 ns vga_mod:VGA\|vga:G\|VGA_G\[4\] 4 REG LCFF_X20_Y35_N25 1 " "Info: 4: + IC(1.037 ns) + CELL(0.537 ns) = 4.324 ns; Loc. = LCFF_X20_Y35_N25; Fanout = 1; REG Node = 'vga_mod:VGA\|vga:G\|VGA_G\[4\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.574 ns" { clk_vga~clkctrl vga_mod:VGA|vga:G|VGA_G[4] } "NODE_NAME" } } { "vga.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/vga.vhd" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 53.72 % ) " "Info: Total cell delay = 2.323 ns ( 53.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.001 ns ( 46.28 % ) " "Info: Total interconnect delay = 2.001 ns ( 46.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.324 ns" { CLOCK_50 clk_vga clk_vga~clkctrl vga_mod:VGA|vga:G|VGA_G[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.324 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_vga {} clk_vga~clkctrl {} vga_mod:VGA|vga:G|VGA_G[4] {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.037ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll5025:CLK5025\|altpll:altpll_component\|_clk0 source 2.659 ns - Longest register " "Info: - Longest clock path from clock \"pll5025:CLK5025\|altpll:altpll_component\|_clk0\" to source register is 2.659 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll5025:CLK5025\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll5025:CLK5025\|altpll:altpll_component\|_clk0'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { pll5025:CLK5025|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll5025:CLK5025\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 1247 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1247; COMB Node = 'pll5025:CLK5025\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.091 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.659 ns hook:IFM\|ifmunitd:ifm\|ow\[0\] 3 REG LCFF_X19_Y35_N29 55 " "Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.659 ns; Loc. = LCFF_X19_Y35_N29; Fanout = 55; REG Node = 'hook:IFM\|ifmunitd:ifm\|ow\[0\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.568 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl hook:IFM|ifmunitd:ifm|ow[0] } "NODE_NAME" } } { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.20 % ) " "Info: Total cell delay = 0.537 ns ( 20.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.122 ns ( 79.80 % ) " "Info: Total interconnect delay = 2.122 ns ( 79.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.659 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl hook:IFM|ifmunitd:ifm|ow[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.659 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 {} pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl {} hook:IFM|ifmunitd:ifm|ow[0] {} } { 0.000ns 1.091ns 1.031ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.324 ns" { CLOCK_50 clk_vga clk_vga~clkctrl vga_mod:VGA|vga:G|VGA_G[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.324 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_vga {} clk_vga~clkctrl {} vga_mod:VGA|vga:G|VGA_G[4] {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.037ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.659 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl hook:IFM|ifmunitd:ifm|ow[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.659 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 {} pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl {} hook:IFM|ifmunitd:ifm|ow[0] {} } { 0.000ns 1.091ns 1.031ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 89 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "vga.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/vga.vhd" 158 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.324 ns" { CLOCK_50 clk_vga clk_vga~clkctrl vga_mod:VGA|vga:G|VGA_G[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.324 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_vga {} clk_vga~clkctrl {} vga_mod:VGA|vga:G|VGA_G[4] {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.037ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.659 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl hook:IFM|ifmunitd:ifm|ow[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.659 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 {} pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl {} hook:IFM|ifmunitd:ifm|ow[0] {} } { 0.000ns 1.091ns 1.031ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.306 ns - Longest register register " "Info: - Longest register to register delay is 4.306 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns hook:IFM\|ifmunitd:ifm\|ow\[0\] 1 REG LCFF_X19_Y35_N29 55 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y35_N29; Fanout = 55; REG Node = 'hook:IFM\|ifmunitd:ifm\|ow\[0\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { hook:IFM|ifmunitd:ifm|ow[0] } "NODE_NAME" } } { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.150 ns) 0.459 ns sram:SRAM\|rre~24 2 COMB LCCOMB_X19_Y35_N22 7 " "Info: 2: + IC(0.309 ns) + CELL(0.150 ns) = 0.459 ns; Loc. = LCCOMB_X19_Y35_N22; Fanout = 7; COMB Node = 'sram:SRAM\|rre~24'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.459 ns" { hook:IFM|ifmunitd:ifm|ow[0] sram:SRAM|rre~24 } "NODE_NAME" } } { "sram.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/sram.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.150 ns) 0.903 ns sram:SRAM\|rv\[0\]~480 3 COMB LCCOMB_X19_Y35_N26 2 " "Info: 3: + IC(0.294 ns) + CELL(0.150 ns) = 0.903 ns; Loc. = LCCOMB_X19_Y35_N26; Fanout = 2; COMB Node = 'sram:SRAM\|rv\[0\]~480'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.444 ns" { sram:SRAM|rre~24 sram:SRAM|rv[0]~480 } "NODE_NAME" } } { "sram.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/sram.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.393 ns) 1.546 ns vga_mod:VGA\|Add0~163 4 COMB LCCOMB_X19_Y35_N0 2 " "Info: 4: + IC(0.250 ns) + CELL(0.393 ns) = 1.546 ns; Loc. = LCCOMB_X19_Y35_N0; Fanout = 2; COMB Node = 'vga_mod:VGA\|Add0~163'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.643 ns" { sram:SRAM|rv[0]~480 vga_mod:VGA|Add0~163 } "NODE_NAME" } } { "vga_mod.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/vga_mod.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.956 ns vga_mod:VGA\|Add0~164 5 COMB LCCOMB_X19_Y35_N2 48 " "Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 1.956 ns; Loc. = LCCOMB_X19_Y35_N2; Fanout = 48; COMB Node = 'vga_mod:VGA\|Add0~164'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.410 ns" { vga_mod:VGA|Add0~163 vga_mod:VGA|Add0~164 } "NODE_NAME" } } { "vga_mod.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/vga_mod.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.614 ns) + CELL(0.438 ns) 3.008 ns vga_mod:VGA\|Color_LUT:A\|Mux24~167 6 COMB LCCOMB_X20_Y35_N18 1 " "Info: 6: + IC(0.614 ns) + CELL(0.438 ns) = 3.008 ns; Loc. = LCCOMB_X20_Y35_N18; Fanout = 1; COMB Node = 'vga_mod:VGA\|Color_LUT:A\|Mux24~167'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.052 ns" { vga_mod:VGA|Add0~164 vga_mod:VGA|Color_LUT:A|Mux24~167 } "NODE_NAME" } } { "Color_LUT.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/Color_LUT.vhd" 283 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 3.411 ns vga_mod:VGA\|Color_LUT:A\|Mux24~168 7 COMB LCCOMB_X20_Y35_N12 1 " "Info: 7: + IC(0.253 ns) + CELL(0.150 ns) = 3.411 ns; Loc. = LCCOMB_X20_Y35_N12; Fanout = 1; COMB Node = 'vga_mod:VGA\|Color_LUT:A\|Mux24~168'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.403 ns" { vga_mod:VGA|Color_LUT:A|Mux24~167 vga_mod:VGA|Color_LUT:A|Mux24~168 } "NODE_NAME" } } { "Color_LUT.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/Color_LUT.vhd" 283 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 3.815 ns vga_mod:VGA\|Color_LUT:A\|Mux24~170 8 COMB LCCOMB_X20_Y35_N6 1 " "Info: 8: + IC(0.254 ns) + CELL(0.150 ns) = 3.815 ns; Loc. = LCCOMB_X20_Y35_N6; Fanout = 1; COMB Node = 'vga_mod:VGA\|Color_LUT:A\|Mux24~170'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.404 ns" { vga_mod:VGA|Color_LUT:A|Mux24~168 vga_mod:VGA|Color_LUT:A|Mux24~170 } "NODE_NAME" } } { "Color_LUT.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/Color_LUT.vhd" 283 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 4.222 ns vga_mod:VGA\|vga:G\|VGA_G~828 9 COMB LCCOMB_X20_Y35_N24 1 " "Info: 9: + IC(0.257 ns) + CELL(0.150 ns) = 4.222 ns; Loc. = LCCOMB_X20_Y35_N24; Fanout = 1; COMB Node = 'vga_mod:VGA\|vga:G\|VGA_G~828'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.407 ns" { vga_mod:VGA|Color_LUT:A|Mux24~170 vga_mod:VGA|vga:G|VGA_G~828 } "NODE_NAME" } } { "vga.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/vga.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.306 ns vga_mod:VGA\|vga:G\|VGA_G\[4\] 10 REG LCFF_X20_Y35_N25 1 " "Info: 10: + IC(0.000 ns) + CELL(0.084 ns) = 4.306 ns; Loc. = LCFF_X20_Y35_N25; Fanout = 1; REG Node = 'vga_mod:VGA\|vga:G\|VGA_G\[4\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { vga_mod:VGA|vga:G|VGA_G~828 vga_mod:VGA|vga:G|VGA_G[4] } "NODE_NAME" } } { "vga.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/vga.vhd" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.075 ns ( 48.19 % ) " "Info: Total cell delay = 2.075 ns ( 48.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.231 ns ( 51.81 % ) " "Info: Total interconnect delay = 2.231 ns ( 51.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.306 ns" { hook:IFM|ifmunitd:ifm|ow[0] sram:SRAM|rre~24 sram:SRAM|rv[0]~480 vga_mod:VGA|Add0~163 vga_mod:VGA|Add0~164 vga_mod:VGA|Color_LUT:A|Mux24~167 vga_mod:VGA|Color_LUT:A|Mux24~168 vga_mod:VGA|Color_LUT:A|Mux24~170 vga_mod:VGA|vga:G|VGA_G~828 vga_mod:VGA|vga:G|VGA_G[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.306 ns" { hook:IFM|ifmunitd:ifm|ow[0] {} sram:SRAM|rre~24 {} sram:SRAM|rv[0]~480 {} vga_mod:VGA|Add0~163 {} vga_mod:VGA|Add0~164 {} vga_mod:VGA|Color_LUT:A|Mux24~167 {} vga_mod:VGA|Color_LUT:A|Mux24~168 {} vga_mod:VGA|Color_LUT:A|Mux24~170 {} vga_mod:VGA|vga:G|VGA_G~828 {} vga_mod:VGA|vga:G|VGA_G[4] {} } { 0.000ns 0.309ns 0.294ns 0.250ns 0.000ns 0.614ns 0.253ns 0.254ns 0.257ns 0.000ns } { 0.000ns 0.150ns 0.150ns 0.393ns 0.410ns 0.438ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.324 ns" { CLOCK_50 clk_vga clk_vga~clkctrl vga_mod:VGA|vga:G|VGA_G[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.324 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_vga {} clk_vga~clkctrl {} vga_mod:VGA|vga:G|VGA_G[4] {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.037ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.659 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl hook:IFM|ifmunitd:ifm|ow[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.659 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 {} pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl {} hook:IFM|ifmunitd:ifm|ow[0] {} } { 0.000ns 1.091ns 1.031ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.306 ns" { hook:IFM|ifmunitd:ifm|ow[0] sram:SRAM|rre~24 sram:SRAM|rv[0]~480 vga_mod:VGA|Add0~163 vga_mod:VGA|Add0~164 vga_mod:VGA|Color_LUT:A|Mux24~167 vga_mod:VGA|Color_LUT:A|Mux24~168 vga_mod:VGA|Color_LUT:A|Mux24~170 vga_mod:VGA|vga:G|VGA_G~828 vga_mod:VGA|vga:G|VGA_G[4] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.306 ns" { hook:IFM|ifmunitd:ifm|ow[0] {} sram:SRAM|rre~24 {} sram:SRAM|rv[0]~480 {} vga_mod:VGA|Add0~163 {} vga_mod:VGA|Add0~164 {} vga_mod:VGA|Color_LUT:A|Mux24~167 {} vga_mod:VGA|Color_LUT:A|Mux24~168 {} vga_mod:VGA|Color_LUT:A|Mux24~170 {} vga_mod:VGA|vga:G|VGA_G~828 {} vga_mod:VGA|vga:G|VGA_G[4] {} } { 0.000ns 0.309ns 0.294ns 0.250ns 0.000ns 0.614ns 0.253ns 0.254ns 0.257ns 0.000ns } { 0.000ns 0.150ns 0.150ns 0.393ns 0.410ns 0.438ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'CLOCK_50' 30 " "Warning: Can't achieve timing requirement Clock Setup: 'CLOCK_50' along 30 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|sr\[0\] register sld_hub:sld_hub_inst\|hub_tdo_reg 150.02 MHz 6.666 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 150.02 MHz between source register \"nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|sr\[0\]\" and destination register \"sld_hub:sld_hub_inst\|hub_tdo_reg\" (period= 6.666 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.128 ns + Longest register register " "Info: + Longest register to register delay is 3.128 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|sr\[0\] 1 REG LCFF_X10_Y14_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y14_N17; Fanout = 2; REG Node = 'nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|sr\[0\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[0] } "NODE_NAME" } } { "cpu_jtag_debug_module.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu_jtag_debug_module.vhd" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.271 ns) 1.310 ns sld_hub:sld_hub_inst\|hub_tdo_reg~324 2 COMB LCCOMB_X8_Y17_N24 1 " "Info: 2: + IC(1.039 ns) + CELL(0.271 ns) = 1.310 ns; Loc. = LCCOMB_X8_Y17_N24; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~324'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.310 ns" { nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[0] sld_hub:sld_hub_inst|hub_tdo_reg~324 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.450 ns) + CELL(0.420 ns) 2.180 ns sld_hub:sld_hub_inst\|hub_tdo_reg~325 3 COMB LCCOMB_X7_Y17_N0 1 " "Info: 3: + IC(0.450 ns) + CELL(0.420 ns) = 2.180 ns; Loc. = LCCOMB_X7_Y17_N0; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~325'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.870 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~324 sld_hub:sld_hub_inst|hub_tdo_reg~325 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.449 ns) + CELL(0.415 ns) 3.044 ns sld_hub:sld_hub_inst\|hub_tdo_reg~326 4 COMB LCCOMB_X7_Y18_N30 1 " "Info: 4: + IC(0.449 ns) + CELL(0.415 ns) = 3.044 ns; Loc. = LCCOMB_X7_Y18_N30; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~326'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.864 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~325 sld_hub:sld_hub_inst|hub_tdo_reg~326 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.128 ns sld_hub:sld_hub_inst\|hub_tdo_reg 5 REG LCFF_X7_Y18_N31 2 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 3.128 ns; Loc. = LCFF_X7_Y18_N31; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~326 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.190 ns ( 38.04 % ) " "Info: Total cell delay = 1.190 ns ( 38.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.938 ns ( 61.96 % ) " "Info: Total interconnect delay = 1.938 ns ( 61.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "3.128 ns" { nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[0] sld_hub:sld_hub_inst|hub_tdo_reg~324 sld_hub:sld_hub_inst|hub_tdo_reg~325 sld_hub:sld_hub_inst|hub_tdo_reg~326 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "3.128 ns" { nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[0] {} sld_hub:sld_hub_inst|hub_tdo_reg~324 {} sld_hub:sld_hub_inst|hub_tdo_reg~325 {} sld_hub:sld_hub_inst|hub_tdo_reg~326 {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 1.039ns 0.450ns 0.449ns 0.000ns } { 0.000ns 0.271ns 0.420ns 0.415ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.009 ns - Smallest " "Info: - Smallest clock skew is 0.009 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.462 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.462 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.888 ns) + CELL(0.000 ns) 2.888 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 198 " "Info: 2: + IC(2.888 ns) + CELL(0.000 ns) = 2.888 ns; Loc. = CLKCTRL_G0; Fanout = 198; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.888 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.537 ns) 4.462 ns sld_hub:sld_hub_inst\|hub_tdo_reg 3 REG LCFF_X7_Y18_N31 2 " "Info: 3: + IC(1.037 ns) + CELL(0.537 ns) = 4.462 ns; Loc. = LCFF_X7_Y18_N31; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.574 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.03 % ) " "Info: Total cell delay = 0.537 ns ( 12.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.925 ns ( 87.97 % ) " "Info: Total interconnect delay = 3.925 ns ( 87.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.462 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.462 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 2.888ns 1.037ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 4.453 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 4.453 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.888 ns) + CELL(0.000 ns) 2.888 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 198 " "Info: 2: + IC(2.888 ns) + CELL(0.000 ns) = 2.888 ns; Loc. = CLKCTRL_G0; Fanout = 198; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.888 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.537 ns) 4.453 ns nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|sr\[0\] 3 REG LCFF_X10_Y14_N17 2 " "Info: 3: + IC(1.028 ns) + CELL(0.537 ns) = 4.453 ns; Loc. = LCFF_X10_Y14_N17; Fanout = 2; REG Node = 'nios:NIOS\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module:the_cpu_jtag_debug_module1\|sr\[0\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.565 ns" { altera_internal_jtag~TCKUTAPclkctrl nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[0] } "NODE_NAME" } } { "cpu_jtag_debug_module.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu_jtag_debug_module.vhd" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.06 % ) " "Info: Total cell delay = 0.537 ns ( 12.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.916 ns ( 87.94 % ) " "Info: Total interconnect delay = 3.916 ns ( 87.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.453 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.453 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[0] {} } { 0.000ns 2.888ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.462 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.462 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 2.888ns 1.037ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.453 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.453 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[0] {} } { 0.000ns 2.888ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "cpu_jtag_debug_module.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu_jtag_debug_module.vhd" 147 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "cpu_jtag_debug_module.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/cpu_jtag_debug_module.vhd" 147 -1 0 } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "3.128 ns" { nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[0] sld_hub:sld_hub_inst|hub_tdo_reg~324 sld_hub:sld_hub_inst|hub_tdo_reg~325 sld_hub:sld_hub_inst|hub_tdo_reg~326 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "3.128 ns" { nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[0] {} sld_hub:sld_hub_inst|hub_tdo_reg~324 {} sld_hub:sld_hub_inst|hub_tdo_reg~325 {} sld_hub:sld_hub_inst|hub_tdo_reg~326 {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 1.039ns 0.450ns 0.449ns 0.000ns } { 0.000ns 0.271ns 0.420ns 0.415ns 0.084ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.462 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.462 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 2.888ns 1.037ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.453 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.453 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} nios:NIOS|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module:the_cpu_jtag_debug_module1|sr[0] {} } { 0.000ns 2.888ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "pll5025:CLK5025\|altpll:altpll_component\|_clk0 register nios:NIOS\|sdram:the_sdram\|i_refs\[0\] register nios:NIOS\|sdram:the_sdram\|i_refs\[0\] 391 ps " "Info: Minimum slack time is 391 ps for clock \"pll5025:CLK5025\|altpll:altpll_component\|_clk0\" between source register \"nios:NIOS\|sdram:the_sdram\|i_refs\[0\]\" and destination register \"nios:NIOS\|sdram:the_sdram\|i_refs\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns nios:NIOS\|sdram:the_sdram\|i_refs\[0\] 1 REG LCFF_X2_Y2_N31 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y2_N31; Fanout = 4; REG Node = 'nios:NIOS\|sdram:the_sdram\|i_refs\[0\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { nios:NIOS|sdram:the_sdram|i_refs[0] } "NODE_NAME" } } { "sdram.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/sdram.vhd" 367 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns nios:NIOS\|sdram:the_sdram\|i_refs\[0\]~80 2 COMB LCCOMB_X2_Y2_N30 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X2_Y2_N30; Fanout = 1; COMB Node = 'nios:NIOS\|sdram:the_sdram\|i_refs\[0\]~80'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.323 ns" { nios:NIOS|sdram:the_sdram|i_refs[0] nios:NIOS|sdram:the_sdram|i_refs[0]~80 } "NODE_NAME" } } { "sdram.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/sdram.vhd" 367 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns nios:NIOS\|sdram:the_sdram\|i_refs\[0\] 3 REG LCFF_X2_Y2_N31 4 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X2_Y2_N31; Fanout = 4; REG Node = 'nios:NIOS\|sdram:the_sdram\|i_refs\[0\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { nios:NIOS|sdram:the_sdram|i_refs[0]~80 nios:NIOS|sdram:the_sdram|i_refs[0] } "NODE_NAME" } } { "sdram.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/sdram.vhd" 367 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.407 ns" { nios:NIOS|sdram:the_sdram|i_refs[0] nios:NIOS|sdram:the_sdram|i_refs[0]~80 nios:NIOS|sdram:the_sdram|i_refs[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "0.407 ns" { nios:NIOS|sdram:the_sdram|i_refs[0] {} nios:NIOS|sdram:the_sdram|i_refs[0]~80 {} nios:NIOS|sdram:the_sdram|i_refs[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -1.083 ns " "Info: + Latch edge is -1.083 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll5025:CLK5025\|altpll:altpll_component\|_clk0 20.000 ns -1.083 ns  50 " "Info: Clock period of Destination clock \"pll5025:CLK5025\|altpll:altpll_component\|_clk0\" is 20.000 ns with  offset of -1.083 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -1.083 ns " "Info: - Launch edge is -1.083 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll5025:CLK5025\|altpll:altpll_component\|_clk0 20.000 ns -1.083 ns  50 " "Info: Clock period of Source clock \"pll5025:CLK5025\|altpll:altpll_component\|_clk0\" is 20.000 ns with  offset of -1.083 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll5025:CLK5025\|altpll:altpll_component\|_clk0 destination 2.665 ns + Longest register " "Info: + Longest clock path from clock \"pll5025:CLK5025\|altpll:altpll_component\|_clk0\" to destination register is 2.665 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll5025:CLK5025\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll5025:CLK5025\|altpll:altpll_component\|_clk0'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { pll5025:CLK5025|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll5025:CLK5025\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 1247 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1247; COMB Node = 'pll5025:CLK5025\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.091 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.537 ns) 2.665 ns nios:NIOS\|sdram:the_sdram\|i_refs\[0\] 3 REG LCFF_X2_Y2_N31 4 " "Info: 3: + IC(1.037 ns) + CELL(0.537 ns) = 2.665 ns; Loc. = LCFF_X2_Y2_N31; Fanout = 4; REG Node = 'nios:NIOS\|sdram:the_sdram\|i_refs\[0\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.574 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl nios:NIOS|sdram:the_sdram|i_refs[0] } "NODE_NAME" } } { "sdram.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/sdram.vhd" 367 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.15 % ) " "Info: Total cell delay = 0.537 ns ( 20.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.128 ns ( 79.85 % ) " "Info: Total interconnect delay = 2.128 ns ( 79.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.665 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl nios:NIOS|sdram:the_sdram|i_refs[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.665 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 {} pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl {} nios:NIOS|sdram:the_sdram|i_refs[0] {} } { 0.000ns 1.091ns 1.037ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll5025:CLK5025\|altpll:altpll_component\|_clk0 source 2.665 ns - Shortest register " "Info: - Shortest clock path from clock \"pll5025:CLK5025\|altpll:altpll_component\|_clk0\" to source register is 2.665 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll5025:CLK5025\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll5025:CLK5025\|altpll:altpll_component\|_clk0'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { pll5025:CLK5025|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll5025:CLK5025\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 1247 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1247; COMB Node = 'pll5025:CLK5025\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.091 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.537 ns) 2.665 ns nios:NIOS\|sdram:the_sdram\|i_refs\[0\] 3 REG LCFF_X2_Y2_N31 4 " "Info: 3: + IC(1.037 ns) + CELL(0.537 ns) = 2.665 ns; Loc. = LCFF_X2_Y2_N31; Fanout = 4; REG Node = 'nios:NIOS\|sdram:the_sdram\|i_refs\[0\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.574 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl nios:NIOS|sdram:the_sdram|i_refs[0] } "NODE_NAME" } } { "sdram.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/sdram.vhd" 367 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.15 % ) " "Info: Total cell delay = 0.537 ns ( 20.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.128 ns ( 79.85 % ) " "Info: Total interconnect delay = 2.128 ns ( 79.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.665 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl nios:NIOS|sdram:the_sdram|i_refs[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.665 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 {} pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl {} nios:NIOS|sdram:the_sdram|i_refs[0] {} } { 0.000ns 1.091ns 1.037ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.665 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl nios:NIOS|sdram:the_sdram|i_refs[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.665 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 {} pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl {} nios:NIOS|sdram:the_sdram|i_refs[0] {} } { 0.000ns 1.091ns 1.037ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.665 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl nios:NIOS|sdram:the_sdram|i_refs[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.665 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 {} pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl {} nios:NIOS|sdram:the_sdram|i_refs[0] {} } { 0.000ns 1.091ns 1.037ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "sdram.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/sdram.vhd" 367 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "sdram.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/sdram.vhd" 367 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.665 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl nios:NIOS|sdram:the_sdram|i_refs[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.665 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 {} pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl {} nios:NIOS|sdram:the_sdram|i_refs[0] {} } { 0.000ns 1.091ns 1.037ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.665 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl nios:NIOS|sdram:the_sdram|i_refs[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.665 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 {} pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl {} nios:NIOS|sdram:the_sdram|i_refs[0] {} } { 0.000ns 1.091ns 1.037ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.407 ns" { nios:NIOS|sdram:the_sdram|i_refs[0] nios:NIOS|sdram:the_sdram|i_refs[0]~80 nios:NIOS|sdram:the_sdram|i_refs[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "0.407 ns" { nios:NIOS|sdram:the_sdram|i_refs[0] {} nios:NIOS|sdram:the_sdram|i_refs[0]~80 {} nios:NIOS|sdram:the_sdram|i_refs[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.665 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl nios:NIOS|sdram:the_sdram|i_refs[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.665 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 {} pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl {} nios:NIOS|sdram:the_sdram|i_refs[0] {} } { 0.000ns 1.091ns 1.037ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.665 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl nios:NIOS|sdram:the_sdram|i_refs[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.665 ns" { pll5025:CLK5025|altpll:altpll_component|_clk0 {} pll5025:CLK5025|altpll:altpll_component|_clk0~clkctrl {} nios:NIOS|sdram:the_sdram|i_refs[0] {} } { 0.000ns 1.091ns 1.037ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "pll5025:CLK5025\|altpll:altpll_component\|_clk1 register hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[0\] register hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[0\] 391 ps " "Info: Minimum slack time is 391 ps for clock \"pll5025:CLK5025\|altpll:altpll_component\|_clk1\" between source register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[0\]\" and destination register \"hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[0\] 1 REG LCFF_X40_Y17_N27 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y17_N27; Fanout = 2; REG Node = 'hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[0\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { hook:IFM|ifmunitd:ifm|ia[1].ci[0] } "NODE_NAME" } } { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns hook:IFM\|ifmunitd:ifm\|ia~3035 2 COMB LCCOMB_X40_Y17_N26 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X40_Y17_N26; Fanout = 1; COMB Node = 'hook:IFM\|ifmunitd:ifm\|ia~3035'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.323 ns" { hook:IFM|ifmunitd:ifm|ia[1].ci[0] hook:IFM|ifmunitd:ifm|ia~3035 } "NODE_NAME" } } { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[0\] 3 REG LCFF_X40_Y17_N27 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X40_Y17_N27; Fanout = 2; REG Node = 'hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[0\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { hook:IFM|ifmunitd:ifm|ia~3035 hook:IFM|ifmunitd:ifm|ia[1].ci[0] } "NODE_NAME" } } { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.407 ns" { hook:IFM|ifmunitd:ifm|ia[1].ci[0] hook:IFM|ifmunitd:ifm|ia~3035 hook:IFM|ifmunitd:ifm|ia[1].ci[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "0.407 ns" { hook:IFM|ifmunitd:ifm|ia[1].ci[0] {} hook:IFM|ifmunitd:ifm|ia~3035 {} hook:IFM|ifmunitd:ifm|ia[1].ci[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -1.083 ns " "Info: + Latch edge is -1.083 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll5025:CLK5025\|altpll:altpll_component\|_clk1 40.000 ns -1.083 ns  50 " "Info: Clock period of Destination clock \"pll5025:CLK5025\|altpll:altpll_component\|_clk1\" is 40.000 ns with  offset of -1.083 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -1.083 ns " "Info: - Launch edge is -1.083 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll5025:CLK5025\|altpll:altpll_component\|_clk1 40.000 ns -1.083 ns  50 " "Info: Clock period of Source clock \"pll5025:CLK5025\|altpll:altpll_component\|_clk1\" is 40.000 ns with  offset of -1.083 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll5025:CLK5025\|altpll:altpll_component\|_clk1 destination 2.654 ns + Longest register " "Info: + Longest clock path from clock \"pll5025:CLK5025\|altpll:altpll_component\|_clk1\" to destination register is 2.654 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll5025:CLK5025\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll5025:CLK5025\|altpll:altpll_component\|_clk1'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { pll5025:CLK5025|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll5025:CLK5025\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 854 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 854; COMB Node = 'pll5025:CLK5025\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.091 ns" { pll5025:CLK5025|altpll:altpll_component|_clk1 pll5025:CLK5025|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.654 ns hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[0\] 3 REG LCFF_X40_Y17_N27 2 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.654 ns; Loc. = LCFF_X40_Y17_N27; Fanout = 2; REG Node = 'hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[0\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.563 ns" { pll5025:CLK5025|altpll:altpll_component|_clk1~clkctrl hook:IFM|ifmunitd:ifm|ia[1].ci[0] } "NODE_NAME" } } { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.23 % ) " "Info: Total cell delay = 0.537 ns ( 20.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.117 ns ( 79.77 % ) " "Info: Total interconnect delay = 2.117 ns ( 79.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.654 ns" { pll5025:CLK5025|altpll:altpll_component|_clk1 pll5025:CLK5025|altpll:altpll_component|_clk1~clkctrl hook:IFM|ifmunitd:ifm|ia[1].ci[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.654 ns" { pll5025:CLK5025|altpll:altpll_component|_clk1 {} pll5025:CLK5025|altpll:altpll_component|_clk1~clkctrl {} hook:IFM|ifmunitd:ifm|ia[1].ci[0] {} } { 0.000ns 1.091ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll5025:CLK5025\|altpll:altpll_component\|_clk1 source 2.654 ns - Shortest register " "Info: - Shortest clock path from clock \"pll5025:CLK5025\|altpll:altpll_component\|_clk1\" to source register is 2.654 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll5025:CLK5025\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll5025:CLK5025\|altpll:altpll_component\|_clk1'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { pll5025:CLK5025|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll5025:CLK5025\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 854 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 854; COMB Node = 'pll5025:CLK5025\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.091 ns" { pll5025:CLK5025|altpll:altpll_component|_clk1 pll5025:CLK5025|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.654 ns hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[0\] 3 REG LCFF_X40_Y17_N27 2 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.654 ns; Loc. = LCFF_X40_Y17_N27; Fanout = 2; REG Node = 'hook:IFM\|ifmunitd:ifm\|ia\[1\].ci\[0\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.563 ns" { pll5025:CLK5025|altpll:altpll_component|_clk1~clkctrl hook:IFM|ifmunitd:ifm|ia[1].ci[0] } "NODE_NAME" } } { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.23 % ) " "Info: Total cell delay = 0.537 ns ( 20.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.117 ns ( 79.77 % ) " "Info: Total interconnect delay = 2.117 ns ( 79.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.654 ns" { pll5025:CLK5025|altpll:altpll_component|_clk1 pll5025:CLK5025|altpll:altpll_component|_clk1~clkctrl hook:IFM|ifmunitd:ifm|ia[1].ci[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.654 ns" { pll5025:CLK5025|altpll:altpll_component|_clk1 {} pll5025:CLK5025|altpll:altpll_component|_clk1~clkctrl {} hook:IFM|ifmunitd:ifm|ia[1].ci[0] {} } { 0.000ns 1.091ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.654 ns" { pll5025:CLK5025|altpll:altpll_component|_clk1 pll5025:CLK5025|altpll:altpll_component|_clk1~clkctrl hook:IFM|ifmunitd:ifm|ia[1].ci[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.654 ns" { pll5025:CLK5025|altpll:altpll_component|_clk1 {} pll5025:CLK5025|altpll:altpll_component|_clk1~clkctrl {} hook:IFM|ifmunitd:ifm|ia[1].ci[0] {} } { 0.000ns 1.091ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.654 ns" { pll5025:CLK5025|altpll:altpll_component|_clk1 pll5025:CLK5025|altpll:altpll_component|_clk1~clkctrl hook:IFM|ifmunitd:ifm|ia[1].ci[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.654 ns" { pll5025:CLK5025|altpll:altpll_component|_clk1 {} pll5025:CLK5025|altpll:altpll_component|_clk1~clkctrl {} hook:IFM|ifmunitd:ifm|ia[1].ci[0] {} } { 0.000ns 1.091ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "ifmunitd.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifmunitd.vhd" 63 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.654 ns" { pll5025:CLK5025|altpll:altpll_component|_clk1 pll5025:CLK5025|altpll:altpll_component|_clk1~clkctrl hook:IFM|ifmunitd:ifm|ia[1].ci[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.654 ns" { pll5025:CLK5025|altpll:altpll_component|_clk1 {} pll5025:CLK5025|altpll:altpll_component|_clk1~clkctrl {} hook:IFM|ifmunitd:ifm|ia[1].ci[0] {} } { 0.000ns 1.091ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.654 ns" { pll5025:CLK5025|altpll:altpll_component|_clk1 pll5025:CLK5025|altpll:altpll_component|_clk1~clkctrl hook:IFM|ifmunitd:ifm|ia[1].ci[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.654 ns" { pll5025:CLK5025|altpll:altpll_component|_clk1 {} pll5025:CLK5025|altpll:altpll_component|_clk1~clkctrl {} hook:IFM|ifmunitd:ifm|ia[1].ci[0] {} } { 0.000ns 1.091ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.407 ns" { hook:IFM|ifmunitd:ifm|ia[1].ci[0] hook:IFM|ifmunitd:ifm|ia~3035 hook:IFM|ifmunitd:ifm|ia[1].ci[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "0.407 ns" { hook:IFM|ifmunitd:ifm|ia[1].ci[0] {} hook:IFM|ifmunitd:ifm|ia~3035 {} hook:IFM|ifmunitd:ifm|ia[1].ci[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.654 ns" { pll5025:CLK5025|altpll:altpll_component|_clk1 pll5025:CLK5025|altpll:altpll_component|_clk1~clkctrl hook:IFM|ifmunitd:ifm|ia[1].ci[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.654 ns" { pll5025:CLK5025|altpll:altpll_component|_clk1 {} pll5025:CLK5025|altpll:altpll_component|_clk1~clkctrl {} hook:IFM|ifmunitd:ifm|ia[1].ci[0] {} } { 0.000ns 1.091ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.654 ns" { pll5025:CLK5025|altpll:altpll_component|_clk1 pll5025:CLK5025|altpll:altpll_component|_clk1~clkctrl hook:IFM|ifmunitd:ifm|ia[1].ci[0] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.654 ns" { pll5025:CLK5025|altpll:altpll_component|_clk1 {} pll5025:CLK5025|altpll:altpll_component|_clk1~clkctrl {} hook:IFM|ifmunitd:ifm|ia[1].ci[0] {} } { 0.000ns 1.091ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLOCK_50 register vga_mod:VGA\|vga:G\|vga_vsync register vga_mod:VGA\|vga:G\|vga_vsync 391 ps " "Info: Minimum slack time is 391 ps for clock \"CLOCK_50\" between source register \"vga_mod:VGA\|vga:G\|vga_vsync\" and destination register \"vga_mod:VGA\|vga:G\|vga_vsync\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_mod:VGA\|vga:G\|vga_vsync 1 REG LCFF_X16_Y18_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y18_N25; Fanout = 3; REG Node = 'vga_mod:VGA\|vga:G\|vga_vsync'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { vga_mod:VGA|vga:G|vga_vsync } "NODE_NAME" } } { "vga.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/vga.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns vga_mod:VGA\|vga:G\|vga_vsync~52 2 COMB LCCOMB_X16_Y18_N24 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X16_Y18_N24; Fanout = 1; COMB Node = 'vga_mod:VGA\|vga:G\|vga_vsync~52'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.323 ns" { vga_mod:VGA|vga:G|vga_vsync vga_mod:VGA|vga:G|vga_vsync~52 } "NODE_NAME" } } { "vga.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/vga.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns vga_mod:VGA\|vga:G\|vga_vsync 3 REG LCFF_X16_Y18_N25 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X16_Y18_N25; Fanout = 3; REG Node = 'vga_mod:VGA\|vga:G\|vga_vsync'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { vga_mod:VGA|vga:G|vga_vsync~52 vga_mod:VGA|vga:G|vga_vsync } "NODE_NAME" } } { "vga.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/vga.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.407 ns" { vga_mod:VGA|vga:G|vga_vsync vga_mod:VGA|vga:G|vga_vsync~52 vga_mod:VGA|vga:G|vga_vsync } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "0.407 ns" { vga_mod:VGA|vga:G|vga_vsync {} vga_mod:VGA|vga:G|vga_vsync~52 {} vga_mod:VGA|vga:G|vga_vsync {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 4.316 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 4.316 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLOCK_50'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns clk_vga 2 REG LCFF_X1_Y18_N21 3 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 3; REG Node = 'clk_vga'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.118 ns" { CLOCK_50 clk_vga } "NODE_NAME" } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.633 ns) + CELL(0.000 ns) 2.750 ns clk_vga~clkctrl 3 COMB CLKCTRL_G1 81 " "Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G1; Fanout = 81; COMB Node = 'clk_vga~clkctrl'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.633 ns" { clk_vga clk_vga~clkctrl } "NODE_NAME" } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 4.316 ns vga_mod:VGA\|vga:G\|vga_vsync 4 REG LCFF_X16_Y18_N25 3 " "Info: 4: + IC(1.029 ns) + CELL(0.537 ns) = 4.316 ns; Loc. = LCFF_X16_Y18_N25; Fanout = 3; REG Node = 'vga_mod:VGA\|vga:G\|vga_vsync'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.566 ns" { clk_vga~clkctrl vga_mod:VGA|vga:G|vga_vsync } "NODE_NAME" } } { "vga.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/vga.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 53.82 % ) " "Info: Total cell delay = 2.323 ns ( 53.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.993 ns ( 46.18 % ) " "Info: Total interconnect delay = 1.993 ns ( 46.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.316 ns" { CLOCK_50 clk_vga clk_vga~clkctrl vga_mod:VGA|vga:G|vga_vsync } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.316 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_vga {} clk_vga~clkctrl {} vga_mod:VGA|vga:G|vga_vsync {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.029ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 4.316 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to source register is 4.316 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLOCK_50'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns clk_vga 2 REG LCFF_X1_Y18_N21 3 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 3; REG Node = 'clk_vga'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.118 ns" { CLOCK_50 clk_vga } "NODE_NAME" } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.633 ns) + CELL(0.000 ns) 2.750 ns clk_vga~clkctrl 3 COMB CLKCTRL_G1 81 " "Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G1; Fanout = 81; COMB Node = 'clk_vga~clkctrl'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.633 ns" { clk_vga clk_vga~clkctrl } "NODE_NAME" } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 4.316 ns vga_mod:VGA\|vga:G\|vga_vsync 4 REG LCFF_X16_Y18_N25 3 " "Info: 4: + IC(1.029 ns) + CELL(0.537 ns) = 4.316 ns; Loc. = LCFF_X16_Y18_N25; Fanout = 3; REG Node = 'vga_mod:VGA\|vga:G\|vga_vsync'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.566 ns" { clk_vga~clkctrl vga_mod:VGA|vga:G|vga_vsync } "NODE_NAME" } } { "vga.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/vga.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 53.82 % ) " "Info: Total cell delay = 2.323 ns ( 53.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.993 ns ( 46.18 % ) " "Info: Total interconnect delay = 1.993 ns ( 46.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.316 ns" { CLOCK_50 clk_vga clk_vga~clkctrl vga_mod:VGA|vga:G|vga_vsync } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.316 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_vga {} clk_vga~clkctrl {} vga_mod:VGA|vga:G|vga_vsync {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.029ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.316 ns" { CLOCK_50 clk_vga clk_vga~clkctrl vga_mod:VGA|vga:G|vga_vsync } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.316 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_vga {} clk_vga~clkctrl {} vga_mod:VGA|vga:G|vga_vsync {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.029ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.316 ns" { CLOCK_50 clk_vga clk_vga~clkctrl vga_mod:VGA|vga:G|vga_vsync } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.316 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_vga {} clk_vga~clkctrl {} vga_mod:VGA|vga:G|vga_vsync {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.029ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "vga.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/vga.vhd" 58 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "vga.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/vga.vhd" 58 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.316 ns" { CLOCK_50 clk_vga clk_vga~clkctrl vga_mod:VGA|vga:G|vga_vsync } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.316 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_vga {} clk_vga~clkctrl {} vga_mod:VGA|vga:G|vga_vsync {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.029ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.316 ns" { CLOCK_50 clk_vga clk_vga~clkctrl vga_mod:VGA|vga:G|vga_vsync } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.316 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_vga {} clk_vga~clkctrl {} vga_mod:VGA|vga:G|vga_vsync {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.029ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.407 ns" { vga_mod:VGA|vga:G|vga_vsync vga_mod:VGA|vga:G|vga_vsync~52 vga_mod:VGA|vga:G|vga_vsync } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "0.407 ns" { vga_mod:VGA|vga:G|vga_vsync {} vga_mod:VGA|vga:G|vga_vsync~52 {} vga_mod:VGA|vga:G|vga_vsync {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.316 ns" { CLOCK_50 clk_vga clk_vga~clkctrl vga_mod:VGA|vga:G|vga_vsync } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.316 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_vga {} clk_vga~clkctrl {} vga_mod:VGA|vga:G|vga_vsync {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.029ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.316 ns" { CLOCK_50 clk_vga clk_vga~clkctrl vga_mod:VGA|vga:G|vga_vsync } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.316 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_vga {} clk_vga~clkctrl {} vga_mod:VGA|vga:G|vga_vsync {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.029ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "vga_mod:VGA\|vga:G\|VGA_R\[1\] SRAM_DQ\[1\] CLOCK_50 6.878 ns register " "Info: tsu for register \"vga_mod:VGA\|vga:G\|VGA_R\[1\]\" (data pin = \"SRAM_DQ\[1\]\", clock pin = \"CLOCK_50\") is 6.878 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.232 ns + Longest pin register " "Info: + Longest pin to register delay is 11.232 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SRAM_DQ\[1\] 1 PIN PIN_AE6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_AE6; Fanout = 1; PIN Node = 'SRAM_DQ\[1\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns SRAM_DQ\[1\]~14 2 COMB IOC_X11_Y0_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = IOC_X11_Y0_N2; Fanout = 1; COMB Node = 'SRAM_DQ\[1\]~14'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.860 ns" { SRAM_DQ[1] SRAM_DQ[1]~14 } "NODE_NAME" } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.618 ns) + CELL(0.410 ns) 7.888 ns sram:SRAM\|rv\[1\]~479 3 COMB LCCOMB_X19_Y35_N18 2 " "Info: 3: + IC(6.618 ns) + CELL(0.410 ns) = 7.888 ns; Loc. = LCCOMB_X19_Y35_N18; Fanout = 2; COMB Node = 'sram:SRAM\|rv\[1\]~479'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "7.028 ns" { SRAM_DQ[1]~14 sram:SRAM|rv[1]~479 } "NODE_NAME" } } { "sram.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/sram.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.280 ns) + CELL(0.393 ns) 8.561 ns vga_mod:VGA\|Add0~165 4 COMB LCCOMB_X19_Y35_N2 2 " "Info: 4: + IC(0.280 ns) + CELL(0.393 ns) = 8.561 ns; Loc. = LCCOMB_X19_Y35_N2; Fanout = 2; COMB Node = 'vga_mod:VGA\|Add0~165'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.673 ns" { sram:SRAM|rv[1]~479 vga_mod:VGA|Add0~165 } "NODE_NAME" } } { "vga_mod.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/vga_mod.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.632 ns vga_mod:VGA\|Add0~167 5 COMB LCCOMB_X19_Y35_N4 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 8.632 ns; Loc. = LCCOMB_X19_Y35_N4; Fanout = 2; COMB Node = 'vga_mod:VGA\|Add0~167'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { vga_mod:VGA|Add0~165 vga_mod:VGA|Add0~167 } "NODE_NAME" } } { "vga_mod.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/vga_mod.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 9.042 ns vga_mod:VGA\|Add0~168 6 COMB LCCOMB_X19_Y35_N6 46 " "Info: 6: + IC(0.000 ns) + CELL(0.410 ns) = 9.042 ns; Loc. = LCCOMB_X19_Y35_N6; Fanout = 46; COMB Node = 'vga_mod:VGA\|Add0~168'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.410 ns" { vga_mod:VGA|Add0~167 vga_mod:VGA|Add0~168 } "NODE_NAME" } } { "vga_mod.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/vga_mod.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.726 ns) + CELL(0.275 ns) 10.043 ns vga_mod:VGA\|vga:G\|VGA_R~2762 7 COMB LCCOMB_X18_Y35_N10 1 " "Info: 7: + IC(0.726 ns) + CELL(0.275 ns) = 10.043 ns; Loc. = LCCOMB_X18_Y35_N10; Fanout = 1; COMB Node = 'vga_mod:VGA\|vga:G\|VGA_R~2762'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.001 ns" { vga_mod:VGA|Add0~168 vga_mod:VGA|vga:G|VGA_R~2762 } "NODE_NAME" } } { "vga.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/vga.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 10.438 ns vga_mod:VGA\|vga:G\|VGA_R~2763 8 COMB LCCOMB_X18_Y35_N16 1 " "Info: 8: + IC(0.245 ns) + CELL(0.150 ns) = 10.438 ns; Loc. = LCCOMB_X18_Y35_N16; Fanout = 1; COMB Node = 'vga_mod:VGA\|vga:G\|VGA_R~2763'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.395 ns" { vga_mod:VGA|vga:G|VGA_R~2762 vga_mod:VGA|vga:G|VGA_R~2763 } "NODE_NAME" } } { "vga.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/vga.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.275 ns) 11.148 ns vga_mod:VGA\|vga:G\|VGA_R~2764 9 COMB LCCOMB_X17_Y35_N2 1 " "Info: 9: + IC(0.435 ns) + CELL(0.275 ns) = 11.148 ns; Loc. = LCCOMB_X17_Y35_N2; Fanout = 1; COMB Node = 'vga_mod:VGA\|vga:G\|VGA_R~2764'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.710 ns" { vga_mod:VGA|vga:G|VGA_R~2763 vga_mod:VGA|vga:G|VGA_R~2764 } "NODE_NAME" } } { "vga.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/vga.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 11.232 ns vga_mod:VGA\|vga:G\|VGA_R\[1\] 10 REG LCFF_X17_Y35_N3 1 " "Info: 10: + IC(0.000 ns) + CELL(0.084 ns) = 11.232 ns; Loc. = LCFF_X17_Y35_N3; Fanout = 1; REG Node = 'vga_mod:VGA\|vga:G\|VGA_R\[1\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { vga_mod:VGA|vga:G|VGA_R~2764 vga_mod:VGA|vga:G|VGA_R[1] } "NODE_NAME" } } { "vga.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/vga.vhd" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.928 ns ( 26.07 % ) " "Info: Total cell delay = 2.928 ns ( 26.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.304 ns ( 73.93 % ) " "Info: Total interconnect delay = 8.304 ns ( 73.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "11.232 ns" { SRAM_DQ[1] SRAM_DQ[1]~14 sram:SRAM|rv[1]~479 vga_mod:VGA|Add0~165 vga_mod:VGA|Add0~167 vga_mod:VGA|Add0~168 vga_mod:VGA|vga:G|VGA_R~2762 vga_mod:VGA|vga:G|VGA_R~2763 vga_mod:VGA|vga:G|VGA_R~2764 vga_mod:VGA|vga:G|VGA_R[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "11.232 ns" { SRAM_DQ[1] {} SRAM_DQ[1]~14 {} sram:SRAM|rv[1]~479 {} vga_mod:VGA|Add0~165 {} vga_mod:VGA|Add0~167 {} vga_mod:VGA|Add0~168 {} vga_mod:VGA|vga:G|VGA_R~2762 {} vga_mod:VGA|vga:G|VGA_R~2763 {} vga_mod:VGA|vga:G|VGA_R~2764 {} vga_mod:VGA|vga:G|VGA_R[1] {} } { 0.000ns 0.000ns 6.618ns 0.280ns 0.000ns 0.000ns 0.726ns 0.245ns 0.435ns 0.000ns } { 0.000ns 0.860ns 0.410ns 0.393ns 0.071ns 0.410ns 0.275ns 0.150ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "vga.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/vga.vhd" 158 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 4.318 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to destination register is 4.318 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLOCK_50'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns clk_vga 2 REG LCFF_X1_Y18_N21 3 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 3; REG Node = 'clk_vga'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.118 ns" { CLOCK_50 clk_vga } "NODE_NAME" } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.633 ns) + CELL(0.000 ns) 2.750 ns clk_vga~clkctrl 3 COMB CLKCTRL_G1 81 " "Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G1; Fanout = 81; COMB Node = 'clk_vga~clkctrl'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.633 ns" { clk_vga clk_vga~clkctrl } "NODE_NAME" } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 4.318 ns vga_mod:VGA\|vga:G\|VGA_R\[1\] 4 REG LCFF_X17_Y35_N3 1 " "Info: 4: + IC(1.031 ns) + CELL(0.537 ns) = 4.318 ns; Loc. = LCFF_X17_Y35_N3; Fanout = 1; REG Node = 'vga_mod:VGA\|vga:G\|VGA_R\[1\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.568 ns" { clk_vga~clkctrl vga_mod:VGA|vga:G|VGA_R[1] } "NODE_NAME" } } { "vga.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/vga.vhd" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 53.80 % ) " "Info: Total cell delay = 2.323 ns ( 53.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.995 ns ( 46.20 % ) " "Info: Total interconnect delay = 1.995 ns ( 46.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.318 ns" { CLOCK_50 clk_vga clk_vga~clkctrl vga_mod:VGA|vga:G|VGA_R[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.318 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_vga {} clk_vga~clkctrl {} vga_mod:VGA|vga:G|VGA_R[1] {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.031ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "11.232 ns" { SRAM_DQ[1] SRAM_DQ[1]~14 sram:SRAM|rv[1]~479 vga_mod:VGA|Add0~165 vga_mod:VGA|Add0~167 vga_mod:VGA|Add0~168 vga_mod:VGA|vga:G|VGA_R~2762 vga_mod:VGA|vga:G|VGA_R~2763 vga_mod:VGA|vga:G|VGA_R~2764 vga_mod:VGA|vga:G|VGA_R[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "11.232 ns" { SRAM_DQ[1] {} SRAM_DQ[1]~14 {} sram:SRAM|rv[1]~479 {} vga_mod:VGA|Add0~165 {} vga_mod:VGA|Add0~167 {} vga_mod:VGA|Add0~168 {} vga_mod:VGA|vga:G|VGA_R~2762 {} vga_mod:VGA|vga:G|VGA_R~2763 {} vga_mod:VGA|vga:G|VGA_R~2764 {} vga_mod:VGA|vga:G|VGA_R[1] {} } { 0.000ns 0.000ns 6.618ns 0.280ns 0.000ns 0.000ns 0.726ns 0.245ns 0.435ns 0.000ns } { 0.000ns 0.860ns 0.410ns 0.393ns 0.071ns 0.410ns 0.275ns 0.150ns 0.275ns 0.084ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.318 ns" { CLOCK_50 clk_vga clk_vga~clkctrl vga_mod:VGA|vga:G|VGA_R[1] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.318 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_vga {} clk_vga~clkctrl {} vga_mod:VGA|vga:G|VGA_R[1] {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.031ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 SRAM_ADDR\[7\] vga_mod:VGA\|vga:G\|Hcount\[5\] 12.635 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"SRAM_ADDR\[7\]\" through register \"vga_mod:VGA\|vga:G\|Hcount\[5\]\" is 12.635 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 4.316 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 4.316 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLOCK_50'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns clk_vga 2 REG LCFF_X1_Y18_N21 3 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 3; REG Node = 'clk_vga'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.118 ns" { CLOCK_50 clk_vga } "NODE_NAME" } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.633 ns) + CELL(0.000 ns) 2.750 ns clk_vga~clkctrl 3 COMB CLKCTRL_G1 81 " "Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G1; Fanout = 81; COMB Node = 'clk_vga~clkctrl'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.633 ns" { clk_vga clk_vga~clkctrl } "NODE_NAME" } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 4.316 ns vga_mod:VGA\|vga:G\|Hcount\[5\] 4 REG LCFF_X16_Y18_N9 6 " "Info: 4: + IC(1.029 ns) + CELL(0.537 ns) = 4.316 ns; Loc. = LCFF_X16_Y18_N9; Fanout = 6; REG Node = 'vga_mod:VGA\|vga:G\|Hcount\[5\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.566 ns" { clk_vga~clkctrl vga_mod:VGA|vga:G|Hcount[5] } "NODE_NAME" } } { "vga.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/vga.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 53.82 % ) " "Info: Total cell delay = 2.323 ns ( 53.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.993 ns ( 46.18 % ) " "Info: Total interconnect delay = 1.993 ns ( 46.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.316 ns" { CLOCK_50 clk_vga clk_vga~clkctrl vga_mod:VGA|vga:G|Hcount[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.316 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_vga {} clk_vga~clkctrl {} vga_mod:VGA|vga:G|Hcount[5] {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.029ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "vga.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/vga.vhd" 68 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.069 ns + Longest register pin " "Info: + Longest register to pin delay is 8.069 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_mod:VGA\|vga:G\|Hcount\[5\] 1 REG LCFF_X16_Y18_N9 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y18_N9; Fanout = 6; REG Node = 'vga_mod:VGA\|vga:G\|Hcount\[5\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { vga_mod:VGA|vga:G|Hcount[5] } "NODE_NAME" } } { "vga.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/vga.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.748 ns) + CELL(0.504 ns) 1.252 ns vga_mod:VGA\|vga:G\|Add2~154 2 COMB LCCOMB_X18_Y18_N14 2 " "Info: 2: + IC(0.748 ns) + CELL(0.504 ns) = 1.252 ns; Loc. = LCCOMB_X18_Y18_N14; Fanout = 2; COMB Node = 'vga_mod:VGA\|vga:G\|Add2~154'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.252 ns" { vga_mod:VGA|vga:G|Hcount[5] vga_mod:VGA|vga:G|Add2~154 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1311 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.323 ns vga_mod:VGA\|vga:G\|Add2~157 3 COMB LCCOMB_X18_Y18_N16 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.323 ns; Loc. = LCCOMB_X18_Y18_N16; Fanout = 2; COMB Node = 'vga_mod:VGA\|vga:G\|Add2~157'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { vga_mod:VGA|vga:G|Add2~154 vga_mod:VGA|vga:G|Add2~157 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1311 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.394 ns vga_mod:VGA\|vga:G\|Add2~160 4 COMB LCCOMB_X18_Y18_N18 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.394 ns; Loc. = LCCOMB_X18_Y18_N18; Fanout = 2; COMB Node = 'vga_mod:VGA\|vga:G\|Add2~160'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { vga_mod:VGA|vga:G|Add2~157 vga_mod:VGA|vga:G|Add2~160 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1311 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.804 ns vga_mod:VGA\|vga:G\|Add2~162 5 COMB LCCOMB_X18_Y18_N20 1 " "Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 1.804 ns; Loc. = LCCOMB_X18_Y18_N20; Fanout = 1; COMB Node = 'vga_mod:VGA\|vga:G\|Add2~162'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.410 ns" { vga_mod:VGA|vga:G|Add2~160 vga_mod:VGA|vga:G|Add2~162 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1311 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.271 ns) 2.329 ns vga_mod:VGA\|vga:G\|Add2~164 6 COMB LCCOMB_X18_Y18_N6 1 " "Info: 6: + IC(0.254 ns) + CELL(0.271 ns) = 2.329 ns; Loc. = LCCOMB_X18_Y18_N6; Fanout = 1; COMB Node = 'vga_mod:VGA\|vga:G\|Add2~164'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.525 ns" { vga_mod:VGA|vga:G|Add2~162 vga_mod:VGA|vga:G|Add2~164 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1311 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.922 ns) + CELL(2.818 ns) 8.069 ns SRAM_ADDR\[7\] 7 PIN PIN_AF5 0 " "Info: 7: + IC(2.922 ns) + CELL(2.818 ns) = 8.069 ns; Loc. = PIN_AF5; Fanout = 0; PIN Node = 'SRAM_ADDR\[7\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "5.740 ns" { vga_mod:VGA|vga:G|Add2~164 SRAM_ADDR[7] } "NODE_NAME" } } { "ifv.vhd" "" { Text "/home/user4/spring12/lep2141/4840/IFV/ifv.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.145 ns ( 51.37 % ) " "Info: Total cell delay = 4.145 ns ( 51.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.924 ns ( 48.63 % ) " "Info: Total interconnect delay = 3.924 ns ( 48.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "8.069 ns" { vga_mod:VGA|vga:G|Hcount[5] vga_mod:VGA|vga:G|Add2~154 vga_mod:VGA|vga:G|Add2~157 vga_mod:VGA|vga:G|Add2~160 vga_mod:VGA|vga:G|Add2~162 vga_mod:VGA|vga:G|Add2~164 SRAM_ADDR[7] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "8.069 ns" { vga_mod:VGA|vga:G|Hcount[5] {} vga_mod:VGA|vga:G|Add2~154 {} vga_mod:VGA|vga:G|Add2~157 {} vga_mod:VGA|vga:G|Add2~160 {} vga_mod:VGA|vga:G|Add2~162 {} vga_mod:VGA|vga:G|Add2~164 {} SRAM_ADDR[7] {} } { 0.000ns 0.748ns 0.000ns 0.000ns 0.000ns 0.254ns 2.922ns } { 0.000ns 0.504ns 0.071ns 0.071ns 0.410ns 0.271ns 2.818ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.316 ns" { CLOCK_50 clk_vga clk_vga~clkctrl vga_mod:VGA|vga:G|Hcount[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.316 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_vga {} clk_vga~clkctrl {} vga_mod:VGA|vga:G|Hcount[5] {} } { 0.000ns 0.000ns 0.331ns 0.633ns 1.029ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "8.069 ns" { vga_mod:VGA|vga:G|Hcount[5] vga_mod:VGA|vga:G|Add2~154 vga_mod:VGA|vga:G|Add2~157 vga_mod:VGA|vga:G|Add2~160 vga_mod:VGA|vga:G|Add2~162 vga_mod:VGA|vga:G|Add2~164 SRAM_ADDR[7] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "8.069 ns" { vga_mod:VGA|vga:G|Hcount[5] {} vga_mod:VGA|vga:G|Add2~154 {} vga_mod:VGA|vga:G|Add2~157 {} vga_mod:VGA|vga:G|Add2~160 {} vga_mod:VGA|vga:G|Add2~162 {} vga_mod:VGA|vga:G|Add2~164 {} SRAM_ADDR[7] {} } { 0.000ns 0.748ns 0.000ns 0.000ns 0.000ns 0.254ns 2.922ns } { 0.000ns 0.504ns 0.071ns 0.071ns 0.410ns 0.271ns 2.818ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 2.612 ns Longest " "Info: Longest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 2.612 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.612 ns) 2.612 ns altera_reserved_tdo 2 PIN PIN_M7 0 " "Info: 2: + IC(0.000 ns) + CELL(2.612 ns) = 2.612 ns; Loc. = PIN_M7; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.612 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.612 ns ( 100.00 % ) " "Info: Total cell delay = 2.612 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.612 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "2.612 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 2.612ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[5\] altera_internal_jtag~TMSUTAP altera_internal_jtag~TCKUTAP 3.019 ns register " "Info: th for register \"sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[5\]\" (data pin = \"altera_internal_jtag~TMSUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 3.019 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.462 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.462 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.888 ns) + CELL(0.000 ns) 2.888 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 198 " "Info: 2: + IC(2.888 ns) + CELL(0.000 ns) = 2.888 ns; Loc. = CLKCTRL_G0; Fanout = 198; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "2.888 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.537 ns) 4.462 ns sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[5\] 3 REG LCFF_X7_Y18_N1 5 " "Info: 3: + IC(1.037 ns) + CELL(0.537 ns) = 4.462 ns; Loc. = LCFF_X7_Y18_N1; Fanout = 5; REG Node = 'sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[5\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.574 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 1163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.03 % ) " "Info: Total cell delay = 0.537 ns ( 12.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.925 ns ( 87.97 % ) " "Info: Total interconnect delay = 3.925 ns ( 87.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.462 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.462 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[5] {} } { 0.000ns 2.888ns 1.037ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 1163 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.709 ns - Shortest pin register " "Info: - Shortest pin to register delay is 1.709 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TMSUTAP 1 PIN JTAG_X1_Y19_N0 23 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 23; PIN Node = 'altera_internal_jtag~TMSUTAP'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TMSUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.350 ns) + CELL(0.275 ns) 1.625 ns sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state~14 2 COMB LCCOMB_X7_Y18_N0 1 " "Info: 2: + IC(1.350 ns) + CELL(0.275 ns) = 1.625 ns; Loc. = LCCOMB_X7_Y18_N0; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state~14'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.625 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~14 } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 1148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.709 ns sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[5\] 3 REG LCFF_X7_Y18_N1 5 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.709 ns; Loc. = LCFF_X7_Y18_N1; Fanout = 5; REG Node = 'sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[5\]'" {  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~14 sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "/opt/altera/altera7.2/quartus/libraries/megafunctions/sld_hub.vhd" 1163 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.359 ns ( 21.01 % ) " "Info: Total cell delay = 0.359 ns ( 21.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.350 ns ( 78.99 % ) " "Info: Total interconnect delay = 1.350 ns ( 78.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.709 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~14 sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "1.709 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~14 {} sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[5] {} } { 0.000ns 1.350ns 0.000ns } { 0.000ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "4.462 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "4.462 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[5] {} } { 0.000ns 2.888ns 1.037ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera7.2/quartus/linux/TimingClosureFloorplan.fld" "" "1.709 ns" { altera_internal_jtag~TMSUTAP sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~14 sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[5] } "NODE_NAME" } } { "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/altera7.2/quartus/linux/Technology_Viewer.qrui" "1.709 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~14 {} sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[5] {} } { 0.000ns 1.350ns 0.000ns } { 0.000ns 0.275ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 6 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Sun May  6 08:42:14 2012 " "Info: Processing ended: Sun May  6 08:42:14 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Info: Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 375 s " "Info: Quartus II Full Compilation was successful. 0 errors, 375 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II " "Info: Running Quartus II Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun May  6 08:50:08 2012 " "Info: Processing started: Sun May  6 08:50:08 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp ifv -c ifv --netlist_type=sgate " "Info: Command: quartus_rpp ifv -c ifv --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II " "Info: Quartus II Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Sun May  6 08:50:13 2012 " "Info: Processing ended: Sun May  6 08:50:13 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
