// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module Arbiter3_WshrMemReq(	// src/main/scala/chisel3/util/Arbiter.scala:133:7
  output        io_in_0_ready,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input         io_in_0_valid,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [31:0] io_in_0_bits_a_addr,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_a_data_0,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_a_data_1,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_a_data_2,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_a_data_3,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_a_data_4,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_a_data_5,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_a_data_6,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_a_data_7,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_a_data_8,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_a_data_9,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_a_data_10,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_a_data_11,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_a_data_12,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_a_data_13,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_a_data_14,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_a_data_15,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_a_data_16,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_a_data_17,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_a_data_18,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_a_data_19,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_a_data_20,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_a_data_21,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_a_data_22,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_a_data_23,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_a_data_24,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_a_data_25,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_a_data_26,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_a_data_27,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_a_data_28,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_a_data_29,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_a_data_30,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_a_data_31,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [3:0]  io_in_0_bits_a_mask_0,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_a_mask_1,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_a_mask_2,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_a_mask_3,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_a_mask_4,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_a_mask_5,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_a_mask_6,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_a_mask_7,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_a_mask_8,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_a_mask_9,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_a_mask_10,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_a_mask_11,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_a_mask_12,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_a_mask_13,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_a_mask_14,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_a_mask_15,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_a_mask_16,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_a_mask_17,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_a_mask_18,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_a_mask_19,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_a_mask_20,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_a_mask_21,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_a_mask_22,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_a_mask_23,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_a_mask_24,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_a_mask_25,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_a_mask_26,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_a_mask_27,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_a_mask_28,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_a_mask_29,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_a_mask_30,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_0_bits_a_mask_31,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output        io_in_1_ready,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input         io_in_1_valid,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [2:0]  io_in_1_bits_a_opcode,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [31:0] io_in_1_bits_a_addr,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_a_data_0,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_a_data_1,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_a_data_2,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_a_data_3,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_a_data_4,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_a_data_5,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_a_data_6,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_a_data_7,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_a_data_8,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_a_data_9,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_a_data_10,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_a_data_11,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_a_data_12,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_a_data_13,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_a_data_14,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_a_data_15,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_a_data_16,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_a_data_17,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_a_data_18,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_a_data_19,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_a_data_20,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_a_data_21,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_a_data_22,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_a_data_23,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_a_data_24,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_a_data_25,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_a_data_26,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_a_data_27,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_a_data_28,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_a_data_29,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_a_data_30,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_a_data_31,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [3:0]  io_in_1_bits_a_mask_0,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_a_mask_1,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_a_mask_2,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_a_mask_3,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_a_mask_4,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_a_mask_5,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_a_mask_6,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_a_mask_7,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_a_mask_8,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_a_mask_9,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_a_mask_10,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_a_mask_11,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_a_mask_12,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_a_mask_13,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_a_mask_14,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_a_mask_15,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_a_mask_16,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_a_mask_17,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_a_mask_18,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_a_mask_19,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_a_mask_20,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_a_mask_21,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_a_mask_22,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_a_mask_23,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_a_mask_24,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_a_mask_25,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_a_mask_26,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_a_mask_27,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_a_mask_28,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_a_mask_29,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_a_mask_30,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_a_mask_31,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [31:0] io_in_1_bits_spike_info_pc,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_1_bits_spike_info_vaddr,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [12:0] io_in_1_bits_a_source,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input         io_in_1_bits_hasCoreRsp,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [31:0] io_in_1_bits_coreRspInstrId,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output        io_in_2_ready,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input         io_in_2_valid,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [2:0]  io_in_2_bits_a_opcode,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_a_param,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [31:0] io_in_2_bits_a_addr,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_a_data_0,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_a_data_1,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_a_data_2,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_a_data_3,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_a_data_4,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_a_data_5,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_a_data_6,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_a_data_7,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_a_data_8,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_a_data_9,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_a_data_10,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_a_data_11,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_a_data_12,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_a_data_13,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_a_data_14,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_a_data_15,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_a_data_16,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_a_data_17,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_a_data_18,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_a_data_19,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_a_data_20,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_a_data_21,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_a_data_22,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_a_data_23,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_a_data_24,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_a_data_25,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_a_data_26,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_a_data_27,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_a_data_28,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_a_data_29,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_a_data_30,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_a_data_31,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [3:0]  io_in_2_bits_a_mask_0,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_a_mask_1,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_a_mask_2,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_a_mask_3,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_a_mask_4,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_a_mask_5,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_a_mask_6,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_a_mask_7,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_a_mask_8,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_a_mask_9,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_a_mask_10,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_a_mask_11,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_a_mask_12,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_a_mask_13,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_a_mask_14,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_a_mask_15,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_a_mask_16,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_a_mask_17,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_a_mask_18,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_a_mask_19,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_a_mask_20,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_a_mask_21,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_a_mask_22,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_a_mask_23,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_a_mask_24,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_a_mask_25,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_a_mask_26,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_a_mask_27,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_a_mask_28,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_a_mask_29,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_a_mask_30,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_in_2_bits_a_mask_31,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input         io_in_2_bits_hasCoreRsp,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input  [31:0] io_in_2_bits_coreRspInstrId,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  input         io_out_ready,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output        io_out_valid,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output [2:0]  io_out_bits_a_opcode,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_a_param,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output [31:0] io_out_bits_a_addr,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_a_data_0,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_a_data_1,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_a_data_2,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_a_data_3,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_a_data_4,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_a_data_5,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_a_data_6,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_a_data_7,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_a_data_8,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_a_data_9,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_a_data_10,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_a_data_11,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_a_data_12,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_a_data_13,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_a_data_14,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_a_data_15,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_a_data_16,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_a_data_17,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_a_data_18,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_a_data_19,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_a_data_20,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_a_data_21,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_a_data_22,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_a_data_23,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_a_data_24,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_a_data_25,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_a_data_26,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_a_data_27,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_a_data_28,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_a_data_29,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_a_data_30,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_a_data_31,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output [3:0]  io_out_bits_a_mask_0,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_a_mask_1,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_a_mask_2,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_a_mask_3,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_a_mask_4,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_a_mask_5,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_a_mask_6,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_a_mask_7,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_a_mask_8,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_a_mask_9,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_a_mask_10,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_a_mask_11,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_a_mask_12,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_a_mask_13,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_a_mask_14,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_a_mask_15,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_a_mask_16,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_a_mask_17,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_a_mask_18,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_a_mask_19,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_a_mask_20,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_a_mask_21,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_a_mask_22,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_a_mask_23,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_a_mask_24,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_a_mask_25,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_a_mask_26,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_a_mask_27,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_a_mask_28,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_a_mask_29,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_a_mask_30,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_a_mask_31,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output [31:0] io_out_bits_spike_info_pc,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
                io_out_bits_spike_info_vaddr,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output [12:0] io_out_bits_a_source,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output        io_out_bits_hasCoreRsp,	// src/main/scala/chisel3/util/Arbiter.scala:140:14
  output [31:0] io_out_bits_coreRspInstrId	// src/main/scala/chisel3/util/Arbiter.scala:140:14
);

  wire _GEN = io_in_0_valid | ~io_in_1_valid;	// src/main/scala/chisel3/util/Arbiter.scala:145:26, :147:19
  wire _io_out_valid_T = io_in_0_valid | io_in_1_valid;	// src/main/scala/chisel3/util/Arbiter.scala:45:68
  assign io_in_0_ready = io_out_ready;	// src/main/scala/chisel3/util/Arbiter.scala:133:7
  assign io_in_1_ready = ~io_in_0_valid & io_out_ready;	// src/main/scala/chisel3/util/Arbiter.scala:45:78, :133:7, :153:19
  assign io_in_2_ready = ~_io_out_valid_T & io_out_ready;	// src/main/scala/chisel3/util/Arbiter.scala:45:{68,78}, :133:7, :153:19
  assign io_out_valid = _io_out_valid_T | io_in_2_valid;	// src/main/scala/chisel3/util/Arbiter.scala:45:68, :133:7, :154:31
  assign io_out_bits_a_opcode =
    io_in_0_valid ? 3'h1 : io_in_1_valid ? io_in_1_bits_a_opcode : io_in_2_bits_a_opcode;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :140:14, :143:15, :145:26, :147:19
  assign io_out_bits_a_param =
    io_in_0_valid | io_in_1_valid ? 3'h0 : io_in_2_bits_a_param;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :140:14, :143:15, :145:26, :147:19
  assign io_out_bits_a_addr =
    io_in_0_valid
      ? io_in_0_bits_a_addr
      : io_in_1_valid ? io_in_1_bits_a_addr : io_in_2_bits_a_addr;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_a_data_0 =
    io_in_0_valid
      ? io_in_0_bits_a_data_0
      : io_in_1_valid ? io_in_1_bits_a_data_0 : io_in_2_bits_a_data_0;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_a_data_1 =
    io_in_0_valid
      ? io_in_0_bits_a_data_1
      : io_in_1_valid ? io_in_1_bits_a_data_1 : io_in_2_bits_a_data_1;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_a_data_2 =
    io_in_0_valid
      ? io_in_0_bits_a_data_2
      : io_in_1_valid ? io_in_1_bits_a_data_2 : io_in_2_bits_a_data_2;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_a_data_3 =
    io_in_0_valid
      ? io_in_0_bits_a_data_3
      : io_in_1_valid ? io_in_1_bits_a_data_3 : io_in_2_bits_a_data_3;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_a_data_4 =
    io_in_0_valid
      ? io_in_0_bits_a_data_4
      : io_in_1_valid ? io_in_1_bits_a_data_4 : io_in_2_bits_a_data_4;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_a_data_5 =
    io_in_0_valid
      ? io_in_0_bits_a_data_5
      : io_in_1_valid ? io_in_1_bits_a_data_5 : io_in_2_bits_a_data_5;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_a_data_6 =
    io_in_0_valid
      ? io_in_0_bits_a_data_6
      : io_in_1_valid ? io_in_1_bits_a_data_6 : io_in_2_bits_a_data_6;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_a_data_7 =
    io_in_0_valid
      ? io_in_0_bits_a_data_7
      : io_in_1_valid ? io_in_1_bits_a_data_7 : io_in_2_bits_a_data_7;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_a_data_8 =
    io_in_0_valid
      ? io_in_0_bits_a_data_8
      : io_in_1_valid ? io_in_1_bits_a_data_8 : io_in_2_bits_a_data_8;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_a_data_9 =
    io_in_0_valid
      ? io_in_0_bits_a_data_9
      : io_in_1_valid ? io_in_1_bits_a_data_9 : io_in_2_bits_a_data_9;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_a_data_10 =
    io_in_0_valid
      ? io_in_0_bits_a_data_10
      : io_in_1_valid ? io_in_1_bits_a_data_10 : io_in_2_bits_a_data_10;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_a_data_11 =
    io_in_0_valid
      ? io_in_0_bits_a_data_11
      : io_in_1_valid ? io_in_1_bits_a_data_11 : io_in_2_bits_a_data_11;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_a_data_12 =
    io_in_0_valid
      ? io_in_0_bits_a_data_12
      : io_in_1_valid ? io_in_1_bits_a_data_12 : io_in_2_bits_a_data_12;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_a_data_13 =
    io_in_0_valid
      ? io_in_0_bits_a_data_13
      : io_in_1_valid ? io_in_1_bits_a_data_13 : io_in_2_bits_a_data_13;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_a_data_14 =
    io_in_0_valid
      ? io_in_0_bits_a_data_14
      : io_in_1_valid ? io_in_1_bits_a_data_14 : io_in_2_bits_a_data_14;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_a_data_15 =
    io_in_0_valid
      ? io_in_0_bits_a_data_15
      : io_in_1_valid ? io_in_1_bits_a_data_15 : io_in_2_bits_a_data_15;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_a_data_16 =
    io_in_0_valid
      ? io_in_0_bits_a_data_16
      : io_in_1_valid ? io_in_1_bits_a_data_16 : io_in_2_bits_a_data_16;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_a_data_17 =
    io_in_0_valid
      ? io_in_0_bits_a_data_17
      : io_in_1_valid ? io_in_1_bits_a_data_17 : io_in_2_bits_a_data_17;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_a_data_18 =
    io_in_0_valid
      ? io_in_0_bits_a_data_18
      : io_in_1_valid ? io_in_1_bits_a_data_18 : io_in_2_bits_a_data_18;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_a_data_19 =
    io_in_0_valid
      ? io_in_0_bits_a_data_19
      : io_in_1_valid ? io_in_1_bits_a_data_19 : io_in_2_bits_a_data_19;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_a_data_20 =
    io_in_0_valid
      ? io_in_0_bits_a_data_20
      : io_in_1_valid ? io_in_1_bits_a_data_20 : io_in_2_bits_a_data_20;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_a_data_21 =
    io_in_0_valid
      ? io_in_0_bits_a_data_21
      : io_in_1_valid ? io_in_1_bits_a_data_21 : io_in_2_bits_a_data_21;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_a_data_22 =
    io_in_0_valid
      ? io_in_0_bits_a_data_22
      : io_in_1_valid ? io_in_1_bits_a_data_22 : io_in_2_bits_a_data_22;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_a_data_23 =
    io_in_0_valid
      ? io_in_0_bits_a_data_23
      : io_in_1_valid ? io_in_1_bits_a_data_23 : io_in_2_bits_a_data_23;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_a_data_24 =
    io_in_0_valid
      ? io_in_0_bits_a_data_24
      : io_in_1_valid ? io_in_1_bits_a_data_24 : io_in_2_bits_a_data_24;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_a_data_25 =
    io_in_0_valid
      ? io_in_0_bits_a_data_25
      : io_in_1_valid ? io_in_1_bits_a_data_25 : io_in_2_bits_a_data_25;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_a_data_26 =
    io_in_0_valid
      ? io_in_0_bits_a_data_26
      : io_in_1_valid ? io_in_1_bits_a_data_26 : io_in_2_bits_a_data_26;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_a_data_27 =
    io_in_0_valid
      ? io_in_0_bits_a_data_27
      : io_in_1_valid ? io_in_1_bits_a_data_27 : io_in_2_bits_a_data_27;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_a_data_28 =
    io_in_0_valid
      ? io_in_0_bits_a_data_28
      : io_in_1_valid ? io_in_1_bits_a_data_28 : io_in_2_bits_a_data_28;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_a_data_29 =
    io_in_0_valid
      ? io_in_0_bits_a_data_29
      : io_in_1_valid ? io_in_1_bits_a_data_29 : io_in_2_bits_a_data_29;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_a_data_30 =
    io_in_0_valid
      ? io_in_0_bits_a_data_30
      : io_in_1_valid ? io_in_1_bits_a_data_30 : io_in_2_bits_a_data_30;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_a_data_31 =
    io_in_0_valid
      ? io_in_0_bits_a_data_31
      : io_in_1_valid ? io_in_1_bits_a_data_31 : io_in_2_bits_a_data_31;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_a_mask_0 =
    io_in_0_valid
      ? io_in_0_bits_a_mask_0
      : io_in_1_valid ? io_in_1_bits_a_mask_0 : io_in_2_bits_a_mask_0;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_a_mask_1 =
    io_in_0_valid
      ? io_in_0_bits_a_mask_1
      : io_in_1_valid ? io_in_1_bits_a_mask_1 : io_in_2_bits_a_mask_1;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_a_mask_2 =
    io_in_0_valid
      ? io_in_0_bits_a_mask_2
      : io_in_1_valid ? io_in_1_bits_a_mask_2 : io_in_2_bits_a_mask_2;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_a_mask_3 =
    io_in_0_valid
      ? io_in_0_bits_a_mask_3
      : io_in_1_valid ? io_in_1_bits_a_mask_3 : io_in_2_bits_a_mask_3;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_a_mask_4 =
    io_in_0_valid
      ? io_in_0_bits_a_mask_4
      : io_in_1_valid ? io_in_1_bits_a_mask_4 : io_in_2_bits_a_mask_4;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_a_mask_5 =
    io_in_0_valid
      ? io_in_0_bits_a_mask_5
      : io_in_1_valid ? io_in_1_bits_a_mask_5 : io_in_2_bits_a_mask_5;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_a_mask_6 =
    io_in_0_valid
      ? io_in_0_bits_a_mask_6
      : io_in_1_valid ? io_in_1_bits_a_mask_6 : io_in_2_bits_a_mask_6;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_a_mask_7 =
    io_in_0_valid
      ? io_in_0_bits_a_mask_7
      : io_in_1_valid ? io_in_1_bits_a_mask_7 : io_in_2_bits_a_mask_7;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_a_mask_8 =
    io_in_0_valid
      ? io_in_0_bits_a_mask_8
      : io_in_1_valid ? io_in_1_bits_a_mask_8 : io_in_2_bits_a_mask_8;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_a_mask_9 =
    io_in_0_valid
      ? io_in_0_bits_a_mask_9
      : io_in_1_valid ? io_in_1_bits_a_mask_9 : io_in_2_bits_a_mask_9;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_a_mask_10 =
    io_in_0_valid
      ? io_in_0_bits_a_mask_10
      : io_in_1_valid ? io_in_1_bits_a_mask_10 : io_in_2_bits_a_mask_10;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_a_mask_11 =
    io_in_0_valid
      ? io_in_0_bits_a_mask_11
      : io_in_1_valid ? io_in_1_bits_a_mask_11 : io_in_2_bits_a_mask_11;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_a_mask_12 =
    io_in_0_valid
      ? io_in_0_bits_a_mask_12
      : io_in_1_valid ? io_in_1_bits_a_mask_12 : io_in_2_bits_a_mask_12;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_a_mask_13 =
    io_in_0_valid
      ? io_in_0_bits_a_mask_13
      : io_in_1_valid ? io_in_1_bits_a_mask_13 : io_in_2_bits_a_mask_13;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_a_mask_14 =
    io_in_0_valid
      ? io_in_0_bits_a_mask_14
      : io_in_1_valid ? io_in_1_bits_a_mask_14 : io_in_2_bits_a_mask_14;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_a_mask_15 =
    io_in_0_valid
      ? io_in_0_bits_a_mask_15
      : io_in_1_valid ? io_in_1_bits_a_mask_15 : io_in_2_bits_a_mask_15;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_a_mask_16 =
    io_in_0_valid
      ? io_in_0_bits_a_mask_16
      : io_in_1_valid ? io_in_1_bits_a_mask_16 : io_in_2_bits_a_mask_16;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_a_mask_17 =
    io_in_0_valid
      ? io_in_0_bits_a_mask_17
      : io_in_1_valid ? io_in_1_bits_a_mask_17 : io_in_2_bits_a_mask_17;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_a_mask_18 =
    io_in_0_valid
      ? io_in_0_bits_a_mask_18
      : io_in_1_valid ? io_in_1_bits_a_mask_18 : io_in_2_bits_a_mask_18;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_a_mask_19 =
    io_in_0_valid
      ? io_in_0_bits_a_mask_19
      : io_in_1_valid ? io_in_1_bits_a_mask_19 : io_in_2_bits_a_mask_19;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_a_mask_20 =
    io_in_0_valid
      ? io_in_0_bits_a_mask_20
      : io_in_1_valid ? io_in_1_bits_a_mask_20 : io_in_2_bits_a_mask_20;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_a_mask_21 =
    io_in_0_valid
      ? io_in_0_bits_a_mask_21
      : io_in_1_valid ? io_in_1_bits_a_mask_21 : io_in_2_bits_a_mask_21;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_a_mask_22 =
    io_in_0_valid
      ? io_in_0_bits_a_mask_22
      : io_in_1_valid ? io_in_1_bits_a_mask_22 : io_in_2_bits_a_mask_22;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_a_mask_23 =
    io_in_0_valid
      ? io_in_0_bits_a_mask_23
      : io_in_1_valid ? io_in_1_bits_a_mask_23 : io_in_2_bits_a_mask_23;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_a_mask_24 =
    io_in_0_valid
      ? io_in_0_bits_a_mask_24
      : io_in_1_valid ? io_in_1_bits_a_mask_24 : io_in_2_bits_a_mask_24;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_a_mask_25 =
    io_in_0_valid
      ? io_in_0_bits_a_mask_25
      : io_in_1_valid ? io_in_1_bits_a_mask_25 : io_in_2_bits_a_mask_25;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_a_mask_26 =
    io_in_0_valid
      ? io_in_0_bits_a_mask_26
      : io_in_1_valid ? io_in_1_bits_a_mask_26 : io_in_2_bits_a_mask_26;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_a_mask_27 =
    io_in_0_valid
      ? io_in_0_bits_a_mask_27
      : io_in_1_valid ? io_in_1_bits_a_mask_27 : io_in_2_bits_a_mask_27;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_a_mask_28 =
    io_in_0_valid
      ? io_in_0_bits_a_mask_28
      : io_in_1_valid ? io_in_1_bits_a_mask_28 : io_in_2_bits_a_mask_28;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_a_mask_29 =
    io_in_0_valid
      ? io_in_0_bits_a_mask_29
      : io_in_1_valid ? io_in_1_bits_a_mask_29 : io_in_2_bits_a_mask_29;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_a_mask_30 =
    io_in_0_valid
      ? io_in_0_bits_a_mask_30
      : io_in_1_valid ? io_in_1_bits_a_mask_30 : io_in_2_bits_a_mask_30;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_a_mask_31 =
    io_in_0_valid
      ? io_in_0_bits_a_mask_31
      : io_in_1_valid ? io_in_1_bits_a_mask_31 : io_in_2_bits_a_mask_31;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_spike_info_pc = _GEN ? 32'h0 : io_in_1_bits_spike_info_pc;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :140:14, :145:26, :147:19
  assign io_out_bits_spike_info_vaddr = _GEN ? 32'h0 : io_in_1_bits_spike_info_vaddr;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :140:14, :145:26, :147:19
  assign io_out_bits_a_source = _GEN ? 13'h0 : io_in_1_bits_a_source;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :140:14, :145:26, :147:19
  assign io_out_bits_hasCoreRsp =
    ~io_in_0_valid & (io_in_1_valid ? io_in_1_bits_hasCoreRsp : io_in_2_bits_hasCoreRsp);	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :143:15, :145:26, :147:19
  assign io_out_bits_coreRspInstrId =
    io_in_0_valid
      ? 32'h0
      : io_in_1_valid ? io_in_1_bits_coreRspInstrId : io_in_2_bits_coreRspInstrId;	// src/main/scala/chisel3/util/Arbiter.scala:133:7, :140:14, :143:15, :145:26, :147:19
endmodule

