#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Wed Dec 18 12:47:48 2019
# Process ID: 3012
# Current directory: C:/Users/Fonea/Desktop/PROIECT SSC/ALU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4196 C:\Users\Fonea\Desktop\PROIECT SSC\ALU\ALU.xpr
# Log file: C:/Users/Fonea/Desktop/PROIECT SSC/ALU/vivado.log
# Journal file: C:/Users/Fonea/Desktop/PROIECT SSC/ALU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 745.461 ; gain = 127.465
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'imp8' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.sim/sim_1/behav'
"xvhdl -m64 --relax -prj imp8_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.srcs/sources_1/new/scazator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity scazator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.srcs/sources_1/new/scazator8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity scazator8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.srcs/sources_1/new/impartitor8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity impartitor8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.srcs/sim_1/new/imp8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity imp8
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 116aa2fd4b8f46068a5817415c76db55 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot imp8_behav xil_defaultlib.imp8 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.scazator [scazator_default]
Compiling architecture behavioral of entity xil_defaultlib.scazator8 [scazator8_default]
Compiling architecture behavioral of entity xil_defaultlib.impartitor8 [impartitor8_default]
Compiling architecture behavioral of entity xil_defaultlib.imp8
Built simulation snapshot imp8_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 785.344 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "imp8_behav -key {Behavioral:sim_1:Functional:imp8} -tclbatch {imp8.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source imp8.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'imp8_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 785.344 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'imp8' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.sim/sim_1/behav'
"xvhdl -m64 --relax -prj imp8_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.srcs/sources_1/new/scazator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity scazator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.srcs/sources_1/new/scazator8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity scazator8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.srcs/sources_1/new/impartitor8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity impartitor8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.srcs/sim_1/new/imp8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity imp8
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 116aa2fd4b8f46068a5817415c76db55 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot imp8_behav xil_defaultlib.imp8 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.scazator [scazator_default]
Compiling architecture behavioral of entity xil_defaultlib.scazator8 [scazator8_default]
Compiling architecture behavioral of entity xil_defaultlib.impartitor8 [impartitor8_default]
Compiling architecture behavioral of entity xil_defaultlib.imp8
Built simulation snapshot imp8_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "imp8_behav -key {Behavioral:sim_1:Functional:imp8} -tclbatch {imp8.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source imp8.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'imp8_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'imp8' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.sim/sim_1/behav'
"xvhdl -m64 --relax -prj imp8_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.srcs/sources_1/new/scazator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity scazator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.srcs/sources_1/new/scazator8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity scazator8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.srcs/sources_1/new/impartitor8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity impartitor8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.srcs/sim_1/new/imp8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity imp8
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 116aa2fd4b8f46068a5817415c76db55 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot imp8_behav xil_defaultlib.imp8 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.scazator [scazator_default]
Compiling architecture behavioral of entity xil_defaultlib.scazator8 [scazator8_default]
Compiling architecture behavioral of entity xil_defaultlib.impartitor8 [impartitor8_default]
Compiling architecture behavioral of entity xil_defaultlib.imp8
Built simulation snapshot imp8_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "imp8_behav -key {Behavioral:sim_1:Functional:imp8} -tclbatch {imp8.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source imp8.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'imp8_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 800.320 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close [ open {C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.srcs/sources_1/new/impartire.vhd} w ]
add_files {{C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.srcs/sources_1/new/impartire.vhd}}
reset_run synth_2
launch_runs synth_2 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.srcs/sources_1/new/main.vhd" into library xil_defaultlib [C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.srcs/sources_1/new/main.vhd:1]
[Wed Dec 18 14:12:18 2019] Launched synth_2...
Run output will be captured here: C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.runs/synth_2/runme.log
reset_run synth_2
launch_runs synth_2 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.srcs/sources_1/new/main.vhd" into library xil_defaultlib [C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.srcs/sources_1/new/main.vhd:1]
[Wed Dec 18 14:13:10 2019] Launched synth_2...
Run output will be captured here: C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.runs/synth_2/runme.log
reset_run synth_2
launch_runs synth_2 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.srcs/sources_1/new/main.vhd" into library xil_defaultlib [C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.srcs/sources_1/new/main.vhd:1]
[Wed Dec 18 14:13:38 2019] Launched synth_2...
Run output will be captured here: C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.runs/synth_2/runme.log
launch_runs impl_2 -jobs 4
[Wed Dec 18 14:14:52 2019] Launched impl_2...
Run output will be captured here: C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.runs/impl_2/runme.log
reset_run impl_2
launch_runs impl_2 -jobs 4
[Wed Dec 18 14:17:25 2019] Launched impl_2...
Run output will be captured here: C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream -jobs 4
[Wed Dec 18 14:19:02 2019] Launched impl_2...
Run output will be captured here: C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.runs/impl_2/runme.log
set_property top ALU_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ALU_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ALU_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.srcs/sources_1/new/impartire.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity impartire
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.srcs/sources_1/new/Sqrt.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity square_root
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.srcs/sim_1/new/ALU_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 116aa2fd4b8f46068a5817415c76db55 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_TB_behav xil_defaultlib.ALU_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavior of entity xil_defaultlib.square_root [square_root_default]
Compiling architecture behavioral of entity xil_defaultlib.impartire [impartire_default]
Compiling architecture a1 of entity xil_defaultlib.ALU1 [alu1_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_tb
Built simulation snapshot ALU_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_TB_behav -key {Behavioral:sim_1:Functional:ALU_TB} -tclbatch {ALU_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source ALU_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ALU_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ALU_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.srcs/sources_1/new/impartire.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity impartire
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.srcs/sources_1/new/Sqrt.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity square_root
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.srcs/sources_1/new/ALU1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.srcs/sim_1/new/ALU_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 116aa2fd4b8f46068a5817415c76db55 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_TB_behav xil_defaultlib.ALU_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavior of entity xil_defaultlib.square_root [square_root_default]
Compiling architecture behavioral of entity xil_defaultlib.impartire [impartire_default]
Compiling architecture a1 of entity xil_defaultlib.ALU1 [alu1_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_tb
Built simulation snapshot ALU_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_TB_behav -key {Behavioral:sim_1:Functional:ALU_TB} -tclbatch {ALU_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.4
Time resolution is 1 ps
source ALU_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 1.000 us
run 1.000 us
run 1.000 us
run 1.000 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: main
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:06:02 ; elapsed = 01:54:01 . Memory (MB): peak = 890.797 ; gain = 678.582
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.srcs/sources_1/new/main.vhd:47]
INFO: [Synth 8-638] synthesizing module 'db' [C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.srcs/sources_1/imports/new/db.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'db' (1#1) [C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.srcs/sources_1/imports/new/db.vhd:41]
INFO: [Synth 8-638] synthesizing module 'displ7seg' [C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.srcs/sources_1/imports/new/displ7seg.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'displ7seg' (2#1) [C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.srcs/sources_1/imports/new/displ7seg.vhd:36]
INFO: [Synth 8-638] synthesizing module 'ALU1' [C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.srcs/sources_1/new/ALU1.vhd:50]
INFO: [Synth 8-638] synthesizing module 'square_root' [C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.srcs/sources_1/new/Sqrt.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'square_root' (3#1) [C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.srcs/sources_1/new/Sqrt.vhd:19]
INFO: [Synth 8-638] synthesizing module 'impartire' [C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.srcs/sources_1/new/impartire.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'impartire' (4#1) [C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.srcs/sources_1/new/impartire.vhd:42]
WARNING: [Synth 8-614] signal 'rezz' is read in the process but is not in the sensitivity list [C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.srcs/sources_1/new/ALU1.vhd:75]
WARNING: [Synth 8-614] signal 'rez_imp' is read in the process but is not in the sensitivity list [C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.srcs/sources_1/new/ALU1.vhd:75]
WARNING: [Synth 8-614] signal 'rst_imp' is read in the process but is not in the sensitivity list [C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.srcs/sources_1/new/ALU1.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'ALU1' (5#1) [C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.srcs/sources_1/new/ALU1.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'main' (6#1) [C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.srcs/sources_1/new/main.vhd:47]
WARNING: [Synth 8-3331] design main has unconnected port LED[11]
WARNING: [Synth 8-3331] design main has unconnected port LED[6]
WARNING: [Synth 8-3331] design main has unconnected port LED[5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:06:03 ; elapsed = 01:54:02 . Memory (MB): peak = 919.773 ; gain = 707.559
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin ssd:Data[31] to constant 0 [C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.srcs/sources_1/new/main.vhd:76]
WARNING: [Synth 8-3295] tying undriven pin ssd:Data[30] to constant 0 [C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.srcs/sources_1/new/main.vhd:76]
WARNING: [Synth 8-3295] tying undriven pin ssd:Data[29] to constant 0 [C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.srcs/sources_1/new/main.vhd:76]
WARNING: [Synth 8-3295] tying undriven pin ssd:Data[28] to constant 0 [C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.srcs/sources_1/new/main.vhd:76]
WARNING: [Synth 8-3295] tying undriven pin ssd:Data[27] to constant 0 [C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.srcs/sources_1/new/main.vhd:76]
WARNING: [Synth 8-3295] tying undriven pin ssd:Data[26] to constant 0 [C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.srcs/sources_1/new/main.vhd:76]
WARNING: [Synth 8-3295] tying undriven pin ssd:Data[25] to constant 0 [C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.srcs/sources_1/new/main.vhd:76]
WARNING: [Synth 8-3295] tying undriven pin ssd:Data[24] to constant 0 [C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.srcs/sources_1/new/main.vhd:76]
WARNING: [Synth 8-3295] tying undriven pin ssd:Data[23] to constant 0 [C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.srcs/sources_1/new/main.vhd:76]
WARNING: [Synth 8-3295] tying undriven pin ssd:Data[22] to constant 0 [C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.srcs/sources_1/new/main.vhd:76]
WARNING: [Synth 8-3295] tying undriven pin ssd:Data[21] to constant 0 [C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.srcs/sources_1/new/main.vhd:76]
WARNING: [Synth 8-3295] tying undriven pin ssd:Data[20] to constant 0 [C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.srcs/sources_1/new/main.vhd:76]
WARNING: [Synth 8-3295] tying undriven pin ssd:Data[19] to constant 0 [C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.srcs/sources_1/new/main.vhd:76]
WARNING: [Synth 8-3295] tying undriven pin ssd:Data[18] to constant 0 [C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.srcs/sources_1/new/main.vhd:76]
WARNING: [Synth 8-3295] tying undriven pin ssd:Data[17] to constant 0 [C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.srcs/sources_1/new/main.vhd:76]
WARNING: [Synth 8-3295] tying undriven pin ssd:Data[16] to constant 0 [C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.srcs/sources_1/new/main.vhd:76]
WARNING: [Synth 8-3295] tying undriven pin ssd:Data[15] to constant 0 [C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.srcs/sources_1/new/main.vhd:76]
WARNING: [Synth 8-3295] tying undriven pin ssd:Data[14] to constant 0 [C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.srcs/sources_1/new/main.vhd:76]
WARNING: [Synth 8-3295] tying undriven pin ssd:Data[13] to constant 0 [C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.srcs/sources_1/new/main.vhd:76]
WARNING: [Synth 8-3295] tying undriven pin ssd:Data[12] to constant 0 [C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.srcs/sources_1/new/main.vhd:76]
WARNING: [Synth 8-3295] tying undriven pin ssd:Data[11] to constant 0 [C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.srcs/sources_1/new/main.vhd:76]
WARNING: [Synth 8-3295] tying undriven pin ssd:Data[10] to constant 0 [C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.srcs/sources_1/new/main.vhd:76]
WARNING: [Synth 8-3295] tying undriven pin ssd:Data[9] to constant 0 [C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.srcs/sources_1/new/main.vhd:76]
WARNING: [Synth 8-3295] tying undriven pin ssd:Data[8] to constant 0 [C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.srcs/sources_1/new/main.vhd:76]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:06:03 ; elapsed = 01:54:02 . Memory (MB): peak = 919.773 ; gain = 707.559
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.srcs/constrs_1/imports/a is/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/Fonea/Desktop/PROIECT SSC/ALU/ALU.srcs/constrs_1/imports/a is/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:06:18 ; elapsed = 01:54:14 . Memory (MB): peak = 1232.988 ; gain = 1020.773
16 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1232.988 ; gain = 343.262
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec 18 14:44:35 2019...
