OpCodes
-----------------------------------------------------------------------------------------------------------------------
| Opcode                  | Instruction                     | Op / En | 64/32 bit Mode Support | CPUID Feature Flag | Description                                                                                                 |
| F2 0F 10 /r             | MOVSD xmm1, xmm2                | A       | V/V                    | SSE2               | Move scalar double-precision floating-point value from xmm2 to xmm1 register.                               |
| F2 0F 10 /r             | MOVSD xmm1, m64                 | A       | V/V                    | SSE2               | Load scalar double-precision floating-point value from m64 to xmm1 register.                                |
| F2 0F 11 /r             | MOVSD xmm1/m64, xmm2            | C       | V/V                    | SSE2               | Move scalar double-precision floating-point value from xmm2 register to xmm1/m64.                           |

Encoding
-----------------------------------------------------------------------------------------------------------------------
| Op/En | Tuple Type    | Operand 1        | Operand 2     | Operand 3     | Operand 4 |
| A     | NA            | ModRM:reg (r, w) | ModRM:r/m (r) | NA            | NA        |
| C     | NA            | ModRM:r/m (w)    | ModRM:reg (r) | NA            | NA        |

