<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › sh › include › asm › smc37c93x.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>smc37c93x.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef __ASM_SH_SMC37C93X_H</span>
<span class="cp">#define __ASM_SH_SMC37C93X_H</span>

<span class="cm">/*</span>
<span class="cm"> * linux/include/asm-sh/smc37c93x.h</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2000  Kazumoto Kojima</span>
<span class="cm"> *</span>
<span class="cm"> * SMSC 37C93x Super IO Chip support</span>
<span class="cm"> */</span>

<span class="cm">/* Default base I/O address */</span>
<span class="cp">#define FDC_PRIMARY_BASE	0x3f0</span>
<span class="cp">#define IDE1_PRIMARY_BASE	0x1f0</span>
<span class="cp">#define IDE1_SECONDARY_BASE	0x170</span>
<span class="cp">#define PARPORT_PRIMARY_BASE	0x378</span>
<span class="cp">#define COM1_PRIMARY_BASE	0x2f8</span>
<span class="cp">#define COM2_PRIMARY_BASE	0x3f8</span>
<span class="cp">#define RTC_PRIMARY_BASE	0x070</span>
<span class="cp">#define KBC_PRIMARY_BASE	0x060</span>
<span class="cp">#define AUXIO_PRIMARY_BASE	0x000	</span><span class="cm">/* XXX */</span><span class="cp"></span>

<span class="cm">/* Logical device number */</span>
<span class="cp">#define LDN_FDC			0</span>
<span class="cp">#define LDN_IDE1		1</span>
<span class="cp">#define LDN_IDE2		2</span>
<span class="cp">#define LDN_PARPORT		3</span>
<span class="cp">#define LDN_COM1		4</span>
<span class="cp">#define LDN_COM2		5</span>
<span class="cp">#define LDN_RTC			6</span>
<span class="cp">#define LDN_KBC			7</span>
<span class="cp">#define LDN_AUXIO		8</span>

<span class="cm">/* Configuration port and key */</span>
<span class="cp">#define CONFIG_PORT		0x3f0</span>
<span class="cp">#define INDEX_PORT		CONFIG_PORT</span>
<span class="cp">#define DATA_PORT		0x3f1</span>
<span class="cp">#define CONFIG_ENTER		0x55</span>
<span class="cp">#define CONFIG_EXIT		0xaa</span>

<span class="cm">/* Configuration index */</span>
<span class="cp">#define CURRENT_LDN_INDEX	0x07</span>
<span class="cp">#define POWER_CONTROL_INDEX	0x22</span>
<span class="cp">#define ACTIVATE_INDEX		0x30</span>
<span class="cp">#define IO_BASE_HI_INDEX	0x60</span>
<span class="cp">#define IO_BASE_LO_INDEX	0x61</span>
<span class="cp">#define IRQ_SELECT_INDEX	0x70</span>
<span class="cp">#define DMA_SELECT_INDEX	0x74</span>

<span class="cp">#define GPIO46_INDEX		0xc6</span>
<span class="cp">#define GPIO47_INDEX		0xc7</span>

<span class="cm">/* UART stuff. Only for debugging.  */</span>
<span class="cm">/* UART Register */</span>

<span class="cp">#define UART_RBR	0x0	</span><span class="cm">/* Receiver Buffer Register (Read Only) */</span><span class="cp"></span>
<span class="cp">#define UART_THR	0x0	</span><span class="cm">/* Transmitter Holding Register (Write Only) */</span><span class="cp"></span>
<span class="cp">#define UART_IER	0x2	</span><span class="cm">/* Interrupt Enable Register */</span><span class="cp"></span>
<span class="cp">#define UART_IIR	0x4	</span><span class="cm">/* Interrupt Ident Register (Read Only) */</span><span class="cp"></span>
<span class="cp">#define UART_FCR	0x4	</span><span class="cm">/* FIFO Control Register (Write Only) */</span><span class="cp"></span>
<span class="cp">#define UART_LCR	0x6	</span><span class="cm">/* Line Control Register */</span><span class="cp"></span>
<span class="cp">#define UART_MCR	0x8	</span><span class="cm">/* MODEM Control Register */</span><span class="cp"></span>
<span class="cp">#define UART_LSR	0xa	</span><span class="cm">/* Line Status Register */</span><span class="cp"></span>
<span class="cp">#define UART_MSR	0xc	</span><span class="cm">/* MODEM Status Register */</span><span class="cp"></span>
<span class="cp">#define UART_SCR	0xe	</span><span class="cm">/* Scratch Register */</span><span class="cp"></span>
<span class="cp">#define UART_DLL	0x0	</span><span class="cm">/* Divisor Latch (LS) */</span><span class="cp"></span>
<span class="cp">#define UART_DLM	0x2	</span><span class="cm">/* Divisor Latch (MS) */</span><span class="cp"></span>

<span class="cp">#ifndef __ASSEMBLY__</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="n">uart_reg</span> <span class="p">{</span>
	<span class="k">volatile</span> <span class="n">__u16</span> <span class="n">rbr</span><span class="p">;</span>
	<span class="k">volatile</span> <span class="n">__u16</span> <span class="n">ier</span><span class="p">;</span>
	<span class="k">volatile</span> <span class="n">__u16</span> <span class="n">iir</span><span class="p">;</span>
	<span class="k">volatile</span> <span class="n">__u16</span> <span class="n">lcr</span><span class="p">;</span>
	<span class="k">volatile</span> <span class="n">__u16</span> <span class="n">mcr</span><span class="p">;</span>
	<span class="k">volatile</span> <span class="n">__u16</span> <span class="n">lsr</span><span class="p">;</span>
	<span class="k">volatile</span> <span class="n">__u16</span> <span class="n">msr</span><span class="p">;</span>
	<span class="k">volatile</span> <span class="n">__u16</span> <span class="n">scr</span><span class="p">;</span>
<span class="p">}</span> <span class="n">uart_reg</span><span class="p">;</span>
<span class="cp">#endif </span><span class="cm">/* ! __ASSEMBLY__ */</span><span class="cp"></span>

<span class="cm">/* Alias for Write Only Register */</span>

<span class="cp">#define thr	rbr</span>
<span class="cp">#define tcr	iir</span>

<span class="cm">/* Alias for Divisor Latch Register */</span>

<span class="cp">#define dll	rbr</span>
<span class="cp">#define dlm	ier</span>
<span class="cp">#define fcr	iir</span>

<span class="cm">/* Interrupt Enable Register */</span>

<span class="cp">#define IER_ERDAI	0x0100	</span><span class="cm">/* Enable Received Data Available Interrupt */</span><span class="cp"></span>
<span class="cp">#define IER_ETHREI	0x0200	</span><span class="cm">/* Enable Transmitter Holding Register Empty Interrupt */</span><span class="cp"></span>
<span class="cp">#define IER_ELSI	0x0400	</span><span class="cm">/* Enable Receiver Line Status Interrupt */</span><span class="cp"></span>
<span class="cp">#define IER_EMSI	0x0800	</span><span class="cm">/* Enable MODEM Status Interrupt */</span><span class="cp"></span>

<span class="cm">/* Interrupt Ident Register */</span>

<span class="cp">#define IIR_IP		0x0100	</span><span class="cm">/* &quot;0&quot; if Interrupt Pending */</span><span class="cp"></span>
<span class="cp">#define IIR_IIB0	0x0200	</span><span class="cm">/* Interrupt ID Bit 0 */</span><span class="cp"></span>
<span class="cp">#define IIR_IIB1	0x0400	</span><span class="cm">/* Interrupt ID Bit 1 */</span><span class="cp"></span>
<span class="cp">#define IIR_IIB2	0x0800	</span><span class="cm">/* Interrupt ID Bit 2 */</span><span class="cp"></span>
<span class="cp">#define IIR_FIFO	0xc000	</span><span class="cm">/* FIFOs enabled */</span><span class="cp"></span>

<span class="cm">/* FIFO Control Register */</span>

<span class="cp">#define FCR_FEN		0x0100	</span><span class="cm">/* FIFO enable */</span><span class="cp"></span>
<span class="cp">#define FCR_RFRES	0x0200	</span><span class="cm">/* Receiver FIFO reset */</span><span class="cp"></span>
<span class="cp">#define FCR_TFRES	0x0400	</span><span class="cm">/* Transmitter FIFO reset */</span><span class="cp"></span>
<span class="cp">#define FCR_DMA		0x0800	</span><span class="cm">/* DMA mode select */</span><span class="cp"></span>
<span class="cp">#define FCR_RTL		0x4000	</span><span class="cm">/* Receiver triger (LSB) */</span><span class="cp"></span>
<span class="cp">#define FCR_RTM		0x8000	</span><span class="cm">/* Receiver triger (MSB) */</span><span class="cp"></span>

<span class="cm">/* Line Control Register */</span>

<span class="cp">#define LCR_WLS0	0x0100	</span><span class="cm">/* Word Length Select Bit 0 */</span><span class="cp"></span>
<span class="cp">#define LCR_WLS1	0x0200	</span><span class="cm">/* Word Length Select Bit 1 */</span><span class="cp"></span>
<span class="cp">#define LCR_STB		0x0400	</span><span class="cm">/* Number of Stop Bits */</span><span class="cp"></span>
<span class="cp">#define LCR_PEN		0x0800	</span><span class="cm">/* Parity Enable */</span><span class="cp"></span>
<span class="cp">#define LCR_EPS		0x1000	</span><span class="cm">/* Even Parity Select */</span><span class="cp"></span>
<span class="cp">#define LCR_SP		0x2000	</span><span class="cm">/* Stick Parity */</span><span class="cp"></span>
<span class="cp">#define LCR_SB		0x4000	</span><span class="cm">/* Set Break */</span><span class="cp"></span>
<span class="cp">#define LCR_DLAB	0x8000	</span><span class="cm">/* Divisor Latch Access Bit */</span><span class="cp"></span>

<span class="cm">/* MODEM Control Register */</span>

<span class="cp">#define MCR_DTR		0x0100	</span><span class="cm">/* Data Terminal Ready */</span><span class="cp"></span>
<span class="cp">#define MCR_RTS		0x0200	</span><span class="cm">/* Request to Send */</span><span class="cp"></span>
<span class="cp">#define MCR_OUT1	0x0400	</span><span class="cm">/* Out 1 */</span><span class="cp"></span>
<span class="cp">#define MCR_IRQEN	0x0800	</span><span class="cm">/* IRQ Enable */</span><span class="cp"></span>
<span class="cp">#define MCR_LOOP	0x1000	</span><span class="cm">/* Loop */</span><span class="cp"></span>

<span class="cm">/* Line Status Register */</span>

<span class="cp">#define LSR_DR		0x0100	</span><span class="cm">/* Data Ready */</span><span class="cp"></span>
<span class="cp">#define LSR_OE		0x0200	</span><span class="cm">/* Overrun Error */</span><span class="cp"></span>
<span class="cp">#define LSR_PE		0x0400	</span><span class="cm">/* Parity Error */</span><span class="cp"></span>
<span class="cp">#define LSR_FE		0x0800	</span><span class="cm">/* Framing Error */</span><span class="cp"></span>
<span class="cp">#define LSR_BI		0x1000	</span><span class="cm">/* Break Interrupt */</span><span class="cp"></span>
<span class="cp">#define LSR_THRE	0x2000	</span><span class="cm">/* Transmitter Holding Register Empty */</span><span class="cp"></span>
<span class="cp">#define LSR_TEMT	0x4000	</span><span class="cm">/* Transmitter Empty */</span><span class="cp"></span>
<span class="cp">#define LSR_FIFOE	0x8000	</span><span class="cm">/* Receiver FIFO error */</span><span class="cp"></span>

<span class="cm">/* MODEM Status Register */</span>

<span class="cp">#define MSR_DCTS	0x0100	</span><span class="cm">/* Delta Clear to Send */</span><span class="cp"></span>
<span class="cp">#define MSR_DDSR	0x0200	</span><span class="cm">/* Delta Data Set Ready */</span><span class="cp"></span>
<span class="cp">#define MSR_TERI	0x0400	</span><span class="cm">/* Trailing Edge Ring Indicator */</span><span class="cp"></span>
<span class="cp">#define MSR_DDCD	0x0800	</span><span class="cm">/* Delta Data Carrier Detect */</span><span class="cp"></span>
<span class="cp">#define MSR_CTS		0x1000	</span><span class="cm">/* Clear to Send */</span><span class="cp"></span>
<span class="cp">#define MSR_DSR		0x2000	</span><span class="cm">/* Data Set Ready */</span><span class="cp"></span>
<span class="cp">#define MSR_RI		0x4000	</span><span class="cm">/* Ring Indicator */</span><span class="cp"></span>
<span class="cp">#define MSR_DCD		0x8000	</span><span class="cm">/* Data Carrier Detect */</span><span class="cp"></span>

<span class="cm">/* Baud Rate Divisor */</span>

<span class="cp">#define UART_CLK	(1843200)	</span><span class="cm">/* 1.8432 MHz */</span><span class="cp"></span>
<span class="cp">#define UART_BAUD(x)	(UART_CLK / (16 * (x)))</span>

<span class="cm">/* RTC register definition */</span>
<span class="cp">#define RTC_SECONDS             0</span>
<span class="cp">#define RTC_SECONDS_ALARM       1</span>
<span class="cp">#define RTC_MINUTES             2</span>
<span class="cp">#define RTC_MINUTES_ALARM       3</span>
<span class="cp">#define RTC_HOURS               4</span>
<span class="cp">#define RTC_HOURS_ALARM         5</span>
<span class="cp">#define RTC_DAY_OF_WEEK         6</span>
<span class="cp">#define RTC_DAY_OF_MONTH        7</span>
<span class="cp">#define RTC_MONTH               8</span>
<span class="cp">#define RTC_YEAR                9</span>
<span class="cp">#define RTC_FREQ_SELECT		10</span>
<span class="cp"># define RTC_UIP 0x80</span>
<span class="cp"># define RTC_DIV_CTL 0x70</span>
<span class="cm">/* This RTC can work under 32.768KHz clock only.  */</span>
<span class="cp"># define RTC_OSC_ENABLE 0x20</span>
<span class="cp"># define RTC_OSC_DISABLE 0x00</span>
<span class="cp">#define RTC_CONTROL     	11</span>
<span class="cp"># define RTC_SET 0x80</span>
<span class="cp"># define RTC_PIE 0x40</span>
<span class="cp"># define RTC_AIE 0x20</span>
<span class="cp"># define RTC_UIE 0x10</span>
<span class="cp"># define RTC_SQWE 0x08</span>
<span class="cp"># define RTC_DM_BINARY 0x04</span>
<span class="cp"># define RTC_24H 0x02</span>
<span class="cp"># define RTC_DST_EN 0x01</span>

<span class="cp">#endif  </span><span class="cm">/* __ASM_SH_SMC37C93X_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
