{
	"author": [
		"Kees Goossens",
		"John Dielissen",
		"Om Prakash Gangwal",
		"Santiago Gonz√°lez Pestana",
		"Andrei Radulescu",
		"Edwin Rijpkema"
	],
	"booktitle": "Proceedings of the Ninth Conference on Design, Automation and Test in Europe",
	"booktitleshort": "DATE",
	"crossref": "conf/date/2005",
	"dblpkey": "conf/date/GoossensDGPRR05",
	"doi": "10.1109/DATE.2005.11",
	"ee": "http://doi.ieeecomputersociety.org/10.1109/DATE.2005.11",
	"pages": "1182-1187",
	"publisher": "IEEE Computer Society",
	"publishershort": "IEEE CS",
	"stemmed": [
		"a",
		"design",
		"flow",
		"for",
		"applic",
		"specif",
		"network",
		"on",
		"chip",
		"with",
		"guarante",
		"perform",
		"to",
		"acceler",
		"soc",
		"design",
		"and",
		"verif"
	],
	"tag": [
		"design",
		"network",
		"performance",
		"verification"
	],
	"title": "A Design Flow for Application-Specific Networks on Chip with Guaranteed Performance to Accelerate SOC Design and Verification",
	"type": "inproceedings",
	"venue": "DATE",
	"year": 2005
}