0.6
2019.2
Nov  6 2019
21:57:16
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN/ip/PL_NN_axi4_lite_layer_conn_0_0/sim/PL_NN_axi4_lite_layer_conn_0_0.v,1727202588,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN/ip/PL_NN_axis_broadcaster_0_0/hdl/tdata_PL_NN_axis_broadcaster_0_0.v,,PL_NN_axi4_lite_layer_conn_0_0,,,../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN/ip/PL_NN_axis_broadcaster_0_0/hdl/tdata_PL_NN_axis_broadcaster_0_0.v,1726701281,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN/ip/PL_NN_axis_broadcaster_0_0/hdl/tuser_PL_NN_axis_broadcaster_0_0.v,,tdata_PL_NN_axis_broadcaster_0_0,,,../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN/ip/PL_NN_axis_broadcaster_0_0/hdl/top_PL_NN_axis_broadcaster_0_0.v,1726701281,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN/ip/PL_NN_axis_broadcaster_0_0/sim/PL_NN_axis_broadcaster_0_0.v,C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl/axis_infrastructure_v1_1_0.vh,top_PL_NN_axis_broadcaster_0_0,,,../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN/ip/PL_NN_axis_broadcaster_0_0/hdl/tuser_PL_NN_axis_broadcaster_0_0.v,1726701281,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN/ip/PL_NN_axis_broadcaster_0_0/hdl/top_PL_NN_axis_broadcaster_0_0.v,,tuser_PL_NN_axis_broadcaster_0_0,,,../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN/ip/PL_NN_axis_broadcaster_0_0/sim/PL_NN_axis_broadcaster_0_0.v,1726701281,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN/ip/PL_NN_xbar_0/sim/PL_NN_xbar_0.v,,PL_NN_axis_broadcaster_0_0,,,../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN/ip/PL_NN_image_loader_module_0_1/sim/PL_NN_image_loader_module_0_1.v,1727198526,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/PL_NN/hdl/PL_NN_wrapper.v,,PL_NN_image_loader_module_0_1,,,../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN/ip/PL_NN_xbar_0/sim/PL_NN_xbar_0.v,1727138963,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN/perceptron/rtl/src/blk_mem_gen_0/sim/blk_mem_gen_0.v,,PL_NN_xbar_0,,,../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN/ipshared/8060/axi4_lite_layer_connector.v,1727202588,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN/ip/PL_NN_axi4_lite_layer_conn_0_0/sim/PL_NN_axi4_lite_layer_conn_0_0.v,,,,,../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN/ipshared/db16/image_loader_module.v,1727198526,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN/ip/PL_NN_image_loader_module_0_1/sim/PL_NN_image_loader_module_0_1.v,,,,,../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN/perceptron/rtl/src/axi_bram_ctrl_0/sim/axi_bram_ctrl_0.vhd,1727197957,vhdl,,,,,,,,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN_prototype/ip/PL_NN_prototype_auto_pc_0/sim/PL_NN_prototype_auto_pc_0.v,1727885742,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/PL_NN_prototype/hdl/PL_NN_prototype_wrapper.v,,PL_NN_prototype_auto_pc_0,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN_prototype/ip/PL_NN_prototype_axi4_lite_register_m_0_0/sim/PL_NN_prototype_axi4_lite_register_m_0_0.v,1727732171,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN_prototype/ip/PL_NN_prototype_xlconstant_0_0/sim/PL_NN_prototype_xlconstant_0_0.v,,PL_NN_prototype_axi4_lite_register_m_0_0,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN_prototype/ip/PL_NN_prototype_axi_gpio_0_0/sim/PL_NN_prototype_axi_gpio_0_0.vhd,1727732203,vhdl,,,,pl_nn_prototype_axi_gpio_0_0,,,,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN_prototype/ip/PL_NN_prototype_axis_broadcaster_0_0/hdl/tdata_PL_NN_prototype_axis_broadcaster_0_0.v,1727732172,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN_prototype/ip/PL_NN_prototype_axis_broadcaster_0_0/hdl/tuser_PL_NN_prototype_axis_broadcaster_0_0.v,,tdata_PL_NN_prototype_axis_broadcaster_0_0,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN_prototype/ip/PL_NN_prototype_axis_broadcaster_0_0/hdl/top_PL_NN_prototype_axis_broadcaster_0_0.v,1727732172,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN_prototype/ip/PL_NN_prototype_axis_broadcaster_0_0/sim/PL_NN_prototype_axis_broadcaster_0_0.v,C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl/axis_infrastructure_v1_1_0.vh,top_PL_NN_prototype_axis_broadcaster_0_0,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN_prototype/ip/PL_NN_prototype_axis_broadcaster_0_0/hdl/tuser_PL_NN_prototype_axis_broadcaster_0_0.v,1727732172,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN_prototype/ip/PL_NN_prototype_axis_broadcaster_0_0/hdl/top_PL_NN_prototype_axis_broadcaster_0_0.v,,tuser_PL_NN_prototype_axis_broadcaster_0_0,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN_prototype/ip/PL_NN_prototype_axis_broadcaster_0_0/sim/PL_NN_prototype_axis_broadcaster_0_0.v,1727732173,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN_prototype/ip/PL_NN_prototype_processing_system7_0_0/sim/PL_NN_prototype_processing_system7_0_0.v,,PL_NN_prototype_axis_broadcaster_0_0,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN_prototype/ip/PL_NN_prototype_image_loader_module_0_0/sim/PL_NN_prototype_image_loader_module_0_0.v,1727732173,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN_prototype/ip/PL_NN_prototype_perceptron_1_0/src/blk_mem_gen_0/sim/blk_mem_gen_0.v,,PL_NN_prototype_image_loader_module_0_0,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN_prototype/ip/PL_NN_prototype_perceptron_0_0/sim/PL_NN_prototype_perceptron_0_0.v,1727732178,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN_prototype/perceptron/rtl/src/blk_mem_gen_0/sim/blk_mem_gen_0.v,,PL_NN_prototype_perceptron_0_0,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN_prototype/ip/PL_NN_prototype_perceptron_0_0/src/axi_bram_ctrl_0/sim/axi_bram_ctrl_0.vhd,1727732178,vhdl,,,,,,,,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN_prototype/ip/PL_NN_prototype_perceptron_0_0/src/blk_mem_gen_0/sim/blk_mem_gen_0.v,1727732178,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN_prototype/ip/PL_NN_prototype_perceptron_0_0/sim/PL_NN_prototype_perceptron_0_0.v,,,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN_prototype/ip/PL_NN_prototype_perceptron_0_0/src/mult_gen_0/sim/mult_gen_0.vhd,1727732178,vhdl,,,,,,,,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN_prototype/ip/PL_NN_prototype_perceptron_1_0/sim/PL_NN_prototype_perceptron_1_0.v,1727732179,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN_prototype/ip/PL_NN_prototype_xbar_0/sim/PL_NN_prototype_xbar_0.v,,PL_NN_prototype_perceptron_1_0,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN_prototype/ip/PL_NN_prototype_perceptron_1_0/src/axi_bram_ctrl_0/sim/axi_bram_ctrl_0.vhd,1727732179,vhdl,,,,,,,,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN_prototype/ip/PL_NN_prototype_perceptron_1_0/src/blk_mem_gen_0/sim/blk_mem_gen_0.v,1727732179,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN_prototype/ip/PL_NN_prototype_perceptron_1_0/sim/PL_NN_prototype_perceptron_1_0.v,,,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN_prototype/ip/PL_NN_prototype_perceptron_1_0/src/mult_gen_0/sim/mult_gen_0.vhd,1727732179,vhdl,,,,,,,,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN_prototype/ip/PL_NN_prototype_perceptron_2_0/sim/PL_NN_prototype_perceptron_2_0.v,1727732179,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN_prototype/ip/PL_NN_prototype_perceptron_0_0/src/blk_mem_gen_0/sim/blk_mem_gen_0.v,,PL_NN_prototype_perceptron_2_0,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN_prototype/ip/PL_NN_prototype_perceptron_2_0/src/axi_bram_ctrl_0/sim/axi_bram_ctrl_0.vhd,1727732179,vhdl,,,,,,,,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN_prototype/ip/PL_NN_prototype_perceptron_2_0/src/blk_mem_gen_0/sim/blk_mem_gen_0.v,1727732179,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/PL_NN_prototype/dual_port_AXI_Native_bram/rtl/dual_port_AXI_Native_bram.v,,,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN_prototype/ip/PL_NN_prototype_processing_system7_0_0/sim/PL_NN_prototype_processing_system7_0_0.v,1727732201,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN_prototype/ipshared/b8c9/axi4_lite_final_output.v,,PL_NN_prototype_processing_system7_0_0,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN_prototype/ip/PL_NN_prototype_rst_ps7_0_100M_0/sim/PL_NN_prototype_rst_ps7_0_100M_0.vhd,1727732204,vhdl,,,,pl_nn_prototype_rst_ps7_0_100m_0,,,,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN_prototype/ip/PL_NN_prototype_xbar_0/sim/PL_NN_prototype_xbar_0.v,1727732172,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN_prototype/ip/PL_NN_prototype_axis_broadcaster_0_0/hdl/tdata_PL_NN_prototype_axis_broadcaster_0_0.v,,PL_NN_prototype_xbar_0,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN_prototype/ip/PL_NN_prototype_xlconstant_0_0/sim/PL_NN_prototype_xlconstant_0_0.v,1727732180,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN_prototype/ip/PL_NN_prototype_xlconstant_0_1/sim/PL_NN_prototype_xlconstant_0_1.v,,PL_NN_prototype_xlconstant_0_0,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN_prototype/ip/PL_NN_prototype_xlconstant_0_1/sim/PL_NN_prototype_xlconstant_0_1.v,1727732180,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN_prototype/sim/PL_NN_prototype.v,,PL_NN_prototype_xlconstant_0_1,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN_prototype/perceptron/rtl/src/axi_bram_ctrl_0/sim/axi_bram_ctrl_0.vhd,1727732178,vhdl,,,,,,,,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN_prototype/perceptron/rtl/src/blk_mem_gen_0/sim/blk_mem_gen_0.v,1727732178,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN_prototype/ipshared/db16/image_loader_module.v,,,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN_prototype/sim/PL_NN_prototype.v,1727885742,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN_prototype/ip/PL_NN_prototype_auto_pc_0/sim/PL_NN_prototype_auto_pc_0.v,,PL_NN_prototype;PL_NN_prototype_axi_interconnect_0_0;m00_couplers_imp_16O9KZN;m01_couplers_imp_GQ3QFH;m02_couplers_imp_2OKHCU;m03_couplers_imp_1BRD2HC;m04_couplers_imp_RBBRSO;m05_couplers_imp_1JHIET2;m06_couplers_imp_1V6738L;s00_couplers_imp_1FFT9Y3,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/debug/ip/debug_perceptron_0_0/sim/debug_perceptron_0_0.v,1728421264,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/debug/sim/debug.v,,debug_perceptron_0_0,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_2/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_2/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_3/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_3/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_3_no_cpu/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/debug/ip/debug_perceptron_0_0/src/axi_bram_ctrl_0/sim/axi_bram_ctrl_0.vhd,1728421268,vhdl,,,,,,,,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/debug/ip/debug_perceptron_0_0/src/blk_mem_gen_0/sim/blk_mem_gen_0.v,1728421268,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/debug/dual_port_AXI_Native_bram/rtl/dual_port_AXI_Native_bram.v,,blk_mem_gen_0,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_2/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_2/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_3/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_3/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_3_no_cpu/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/debug/ip/debug_perceptron_0_0/src/mult_gen_0/sim/mult_gen_0.vhd,1728421268,vhdl,,,,mult_gen_0,,,,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/debug/ip/debug_xbar_0/sim/debug_xbar_0.v,1728426778,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/debug/hdl/debug_wrapper.v,,debug_xbar_0,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_2/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_2/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_3/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_3/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_3_no_cpu/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/debug/ipshared/08f5/perceptron.v,1728421264,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/debug/ip/debug_perceptron_0_0/sim/debug_perceptron_0_0.v,,perceptron,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_2/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_2/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_3/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_3/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_3_no_cpu/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/debug/sim/debug.v,1728429546,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/debug/ip/debug_xbar_0/sim/debug_xbar_0.v,,debug;debug_axi_interconnect_0_0;m00_couplers_imp_1E3CDF9;m01_couplers_imp_3QBE3H;s00_couplers_imp_1QZBEAM,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_2/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_2/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_3/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_3/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_3_no_cpu/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/debug_interconnect/dual_port_AXI_Native_bram/rtl/dual_port_AXI_Native_bram.v,1727136859,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/debug_interconnect/ipshared/db16/image_loader_module.v,,,,,../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/debug_interconnect/ip/debug_interconnect_image_loader_module_0_0/sim/debug_interconnect_image_loader_module_0_0.v,1727198518,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/debug_interconnect/ip/debug_interconnect_xbar_0/sim/debug_interconnect_xbar_0.v,,debug_interconnect_image_loader_module_0_0,,,../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/debug_interconnect/ip/debug_interconnect_image_loader_module_1_0/sim/debug_interconnect_image_loader_module_1_0.v,1727198518,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/debug_interconnect/sim/debug_interconnect.v,,debug_interconnect_image_loader_module_1_0,,,../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/debug_interconnect/ip/debug_interconnect_xbar_0/sim/debug_interconnect_xbar_0.v,1727136864,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/debug_interconnect/ip/debug_interconnect_image_loader_module_1_0/sim/debug_interconnect_image_loader_module_1_0.v,,debug_interconnect_xbar_0,,,../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/debug_interconnect/ipshared/db16/image_loader_module.v,1727198518,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/debug_interconnect/ip/debug_interconnect_image_loader_module_0_0/sim/debug_interconnect_image_loader_module_0_0.v,,,,,../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/debug_interconnect/perceptron/rtl/src/blk_mem_gen_0/sim/blk_mem_gen_0.v,1727197696,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/debug_interconnect/dual_port_AXI_Native_bram/rtl/dual_port_AXI_Native_bram.v,,,,,../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/debug_interconnect/sim/debug_interconnect.v,1727198518,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN/ip/PL_NN_perceptron_0_0/src/blk_mem_gen_0/sim/blk_mem_gen_0.v,,debug_interconnect;debug_interconnect_axi_interconnect_0_0;m00_couplers_imp_82BPE0;m01_couplers_imp_7Y4T3P;s00_couplers_imp_1P9CTX7,,,../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/design_3/ip/design_3_auto_pc_0/sim/design_3_auto_pc_0.v,1728061222,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/design_3/hdl/design_3_wrapper.v,,design_3_auto_pc_0,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_2/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_2/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_3/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_3/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/design_3/ip/design_3_axi_gpio_0_0/sim/design_3_axi_gpio_0_0.vhd,1728060892,vhdl,,,,design_3_axi_gpio_0_0,,,,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/design_3/ip/design_3_proc_sys_reset_0_0/sim/design_3_proc_sys_reset_0_0.vhd,1728061223,vhdl,,,,design_3_proc_sys_reset_0_0,,,,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/design_3/ip/design_3_processing_system7_0_0/sim/design_3_processing_system7_0_0.v,1728059023,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/design_3/sim/design_3.v,,design_3_processing_system7_0_0,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_2/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_2/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_3/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_3/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/design_3/ip/design_3_xbar_1/sim/design_3_xbar_1.v,1728060957,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/design_3/ipshared/c04c/axi4_lite_register_module.v,,design_3_xbar_1,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_2/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_2/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_3/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_3/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/design_3_no_cpu/ip/design_3_no_cpu_axi4_lite_register_m_0_0/sim/design_3_no_cpu_axi4_lite_register_m_0_0.v,1728335613,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/design_3_no_cpu/ip/design_3_no_cpu_perceptron_0_0/src/blk_mem_gen_0/sim/blk_mem_gen_0.v,,design_3_no_cpu_axi4_lite_register_m_0_0,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_2/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_2/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_3/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_3/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_3_no_cpu/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/design_3_no_cpu/ip/design_3_no_cpu_image_loader_module_0_0/sim/design_3_no_cpu_image_loader_module_0_0.v,1728335609,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/design_3_no_cpu/ipshared/c04c/axi4_lite_register_module.v,,design_3_no_cpu_image_loader_module_0_0,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_2/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_2/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_3/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_3/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_3_no_cpu/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/design_3_no_cpu/ip/design_3_no_cpu_perceptron_0_0/sim/design_3_no_cpu_perceptron_0_0.v,1728335613,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/design_3_no_cpu/ip/design_3_no_cpu_xbar_0/sim/design_3_no_cpu_xbar_0.v,,design_3_no_cpu_perceptron_0_0,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_2/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_2/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_3/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_3/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_3_no_cpu/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/design_3_no_cpu/ip/design_3_no_cpu_perceptron_0_0/src/axi_bram_ctrl_0/sim/axi_bram_ctrl_0.vhd,1728335614,vhdl,,,,,,,,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/design_3_no_cpu/ip/design_3_no_cpu_perceptron_0_0/src/blk_mem_gen_0/sim/blk_mem_gen_0.v,1728335614,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/design_3_no_cpu/ipshared/08f5/perceptron.v,,,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_2/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_2/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_3/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_3/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_3_no_cpu/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/design_3_no_cpu/ip/design_3_no_cpu_xbar_0/sim/design_3_no_cpu_xbar_0.v,1728335615,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/design_3_no_cpu/sim/design_3_no_cpu.v,,design_3_no_cpu_xbar_0,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_2/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_2/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_3/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_3/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_3_no_cpu/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/design_3_no_cpu/ipshared/08f5/perceptron.v,1728335613,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/design_3_no_cpu/ip/design_3_no_cpu_perceptron_0_0/sim/design_3_no_cpu_perceptron_0_0.v,,,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_2/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_2/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_3/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_3/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_3_no_cpu/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/design_3_no_cpu/ipshared/c04c/axi4_lite_register_module.v,1728335613,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/design_3_no_cpu/ip/design_3_no_cpu_axi4_lite_register_m_0_0/sim/design_3_no_cpu_axi4_lite_register_m_0_0.v,,axi4_lite_register_module,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_2/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_2/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_3/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_3/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_3_no_cpu/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/design_3_no_cpu/ipshared/db16/image_loader_module.v,1728335609,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/design_3_no_cpu/ip/design_3_no_cpu_image_loader_module_0_0/sim/design_3_no_cpu_image_loader_module_0_0.v,,image_loader_module,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_2/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_2/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_3/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_3/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_3_no_cpu/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/design_3_no_cpu/perceptron/rtl/src/blk_mem_gen_0/sim/blk_mem_gen_0.v,1728335613,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/design_3_no_cpu/dual_port_AXI_Native_bram/rtl/dual_port_AXI_Native_bram.v,,,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_2/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_2/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_3/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_3/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_3_no_cpu/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/design_3_no_cpu/sim/design_3_no_cpu.v,1728418898,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/design_3_no_cpu/hdl/design_3_no_cpu_wrapper.v,,design_3_no_cpu;design_3_no_cpu_axi_interconnect_0_0;m00_couplers_imp_KR4NVB;m01_couplers_imp_1UE3GM1;m02_couplers_imp_1OO6LJE;s00_couplers_imp_TIOCSV,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_2/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_2/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_3/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_3/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_3_no_cpu/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sim_1/new/debug_interconnect_tb.v,1727197159,verilog,,C:/git_repos/mnist_neuralnet/fpga/source/image_loader_module/tb/image_loader_module_tb.v,,debug_interconnect_tb,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_2/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_2/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_3/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_3/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_3_no_cpu/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sim_1/new/debug_tb.v,1728429029,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sim_1/new/debugalt_tb.v,,debug_tb,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_2/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_2/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_3/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_3/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_3_no_cpu/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sim_1/new/debugalt_tb.v,1728431094,verilog,,,,debugalt_tb,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_2/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_2/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_3/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_3/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_3_no_cpu/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sim_1/new/design_3_cpu_tb.v,1728431842,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sim_1/new/debug_tb.v,,design_3_cpu_tb,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_2/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_2/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_3/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_3/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_3_no_cpu/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/PL_NN/dual_port_AXI_Native_bram/rtl/dual_port_AXI_Native_bram.v,1726763916,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN/ipshared/7481/perceptron.v,,,,,../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/PL_NN/hdl/PL_NN_wrapper.v,1727202927,verilog,,C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_register_module/rtl/axi4_lite_register_module.v,,PL_NN_wrapper,,,../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl/axis_infrastructure_v1_1_0.vh,1726701281,verilog,,,,,,,,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/PL_NN_prototype/hdl/PL_NN_prototype_wrapper.v,1727890703,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/design_3_no_cpu/perceptron/rtl/src/blk_mem_gen_0/sim/blk_mem_gen_0.v,,PL_NN_prototype_wrapper,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_2/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_2/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_3/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_3/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_3_no_cpu/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/debug/dual_port_AXI_Native_bram/rtl/dual_port_AXI_Native_bram.v,1728421264,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/debug/ipshared/08f5/perceptron.v,,dual_port_AXI_Native_bram,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_2/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_2/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_3/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_3/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_3_no_cpu/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/debug/hdl/debug_wrapper.v,1728429546,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sim_1/new/debug_interconnect_tb.v,,debug_wrapper,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_2/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_2/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_3/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_3/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_3_no_cpu/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/debug_interconnect/hdl/debug_interconnect_wrapper.v,1727198518,verilog,,C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_final_output/rtl/axi4_lite_final_output.v,,debug_interconnect_wrapper,,,../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/design_3/hdl/design_3_wrapper.v,1728076724,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sim_1/new/debug_interconnect_tb.v,,design_3_wrapper,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_2/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_2/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_3/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_3/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/design_3_no_cpu/dual_port_AXI_Native_bram/rtl/dual_port_AXI_Native_bram.v,1728335609,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/design_3_no_cpu/ipshared/db16/image_loader_module.v,,,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_2/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_2/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_3/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_3/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_3_no_cpu/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/design_3_no_cpu/hdl/design_3_no_cpu_wrapper.v,1728434519,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/debug/ip/debug_perceptron_0_0/src/blk_mem_gen_0/sim/blk_mem_gen_0.v,,design_3_no_cpu_wrapper,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_2/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_2/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_3/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_3/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_3_no_cpu/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/source/PL_NN/tb/PL_NN_axi_read_write_tb.v,1727217974,verilog,,C:/git_repos/mnist_neuralnet/fpga/source/PL_NN/tb/PL_NN_tb.v,,PL_NN_axi_read_write_tb,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_2/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_2/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_3/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_3/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_3_no_cpu/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/source/PL_NN/tb/PL_NN_tb.v,1727202990,verilog,,C:/git_repos/mnist_neuralnet/fpga/source/dual_port_AXI_Native_bram/tb/dual_port_AXI_Native_bram_tb.v,,PL_NN_tb,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_2/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_2/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_3/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_3/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_3_no_cpu/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_final_output/rtl/axi4_lite_final_output.v,1728328265,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/PL_NN_prototype/hdl/PL_NN_prototype_wrapper.v,,axi4_lite_final_output,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_2/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_2/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_3/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_3/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_3_no_cpu/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_final_output/tb/axi4_lite_final_output_tb.v,1727377247,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sim_1/new/design_3_cpu_tb.v,,axi4_lite_final_output_tb,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_2/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_2/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_3/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_3/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_3_no_cpu/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_layer_connector/rtl/axi4_lite_layer_connector.v,1727202248,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sim_1/new/debug_interconnect_tb.v,,axi4_lite_layer_connector,,,../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl,,,,,
C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_layer_connector/tb/axi4_lite_layer_connector_tb.v,1727374946,verilog,,C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_final_output/tb/axi4_lite_final_output_tb.v,,axi4_lite_layer_connector_tb,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_2/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_2/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_3/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_3/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_3_no_cpu/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_register_module/rtl/axi4_lite_register_module.v,1728328218,verilog,,C:/git_repos/mnist_neuralnet/fpga/source/image_loader_module/rtl/image_loader_module.v,,,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_2/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_2/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_3/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_3/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_3_no_cpu/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_register_module/tb/axi4_lite_register_module_tb.v,1728335013,verilog,,C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_layer_connector/tb/axi4_lite_layer_connector_tb.v,,axi4_lite_register_module_tb,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_2/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_2/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_3/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_3/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_3_no_cpu/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/source/dual_port_AXI_Native_bram/tb/dual_port_AXI_Native_bram_tb.v,1727117911,verilog,,C:/git_repos/mnist_neuralnet/fpga/source/perceptron/tb/perceptron_tb.v,,dual_port_AXI_Native_bram_tb,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_2/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_2/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_3/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_3/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_3_no_cpu/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl/hardmax.v,1727369131,verilog,,C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_layer_connector/rtl/axi4_lite_layer_connector.v,,hardmax,,,../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl,,,,,
C:/git_repos/mnist_neuralnet/fpga/source/image_loader_module/rtl/image_loader_module.v,1727138658,verilog,,C:/git_repos/mnist_neuralnet/fpga/source/perceptron/rtl/perceptron.v,,,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_2/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_2/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_3/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_3/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_3_no_cpu/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/source/image_loader_module/tb/image_loader_module_tb.v,1727199013,verilog,,C:/git_repos/mnist_neuralnet/fpga/source/image_loader_module/tb/image_loader_module_tb_dad.v,,image_loader_module_tb,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_2/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_2/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_3/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_3/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_3_no_cpu/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/source/image_loader_module/tb/image_loader_module_tb_dad.v,1727195350,verilog,,C:/git_repos/mnist_neuralnet/fpga/source/PL_NN/tb/PL_NN_axi_read_write_tb.v,,image_loader_module_dad,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_2/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_2/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_3/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_3/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_3_no_cpu/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/source/perceptron/rtl/perceptron.v,1727239166,verilog,,C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/design_3_no_cpu/perceptron/rtl/src/blk_mem_gen_0/sim/blk_mem_gen_0.v,,,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_2/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_2/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_3/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_3/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_3_no_cpu/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/source/perceptron/rtl/src/axi_bram_ctrl_0/sim/axi_bram_ctrl_0.vhd,1727237580,vhdl,,,,axi_bram_ctrl_0,,,,,,,,
C:/git_repos/mnist_neuralnet/fpga/source/perceptron/rtl/src/blk_mem_gen_0/sim/blk_mem_gen_0.v,1726877957,verilog,,C:/git_repos/mnist_neuralnet/fpga/source/perceptron/rtl/perceptron.v,,,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_2/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_2/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_3/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_3/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_3_no_cpu/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
C:/git_repos/mnist_neuralnet/fpga/source/perceptron/tb/perceptron_tb.v,1728421419,verilog,,C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_register_module/tb/axi4_lite_register_module_tb.v,,perceptron_tb,,axi_vip_v1_1_6;processing_system7_vip_v1_0_8;xilinx_vip,../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/PL_NN_prototype/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/debug_interconnect/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/8713/hdl;../../../../9_18.srcs/sources_1/bd/design_1/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_2/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_2/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_3/ipshared/2d50/hdl;../../../../9_18.srcs/sources_1/bd/design_3/ipshared/ec67/hdl;../../../../9_18.srcs/sources_1/bd/design_3_no_cpu/ipshared/ec67/hdl;C:/Xilinx/Vivado/2019.2/data/xilinx_vip/include,,,,,
