#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\SDKs\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\SDKs\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\SDKs\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\SDKs\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\SDKs\iverilog\lib\ivl\va_math.vpi";
S_000001fa987db880 .scope module, "reg_file_test" "reg_file_test" 2 3;
 .timescale 0 0;
v000001fa987e2cf0_0 .var "clk", 0 0;
v000001fa987e2570_0 .var "i", 3 0;
v000001fa987e2390_0 .var "read_addr_1", 2 0;
v000001fa987e2ed0_0 .var "read_addr_2", 2 0;
v000001fa987e2610_0 .net "read_data_1", 15 0, L_000001fa98842260;  1 drivers
v000001fa987e2f70_0 .net "read_data_2", 15 0, L_000001fa98842620;  1 drivers
v000001fa988437a0_0 .var "rst_n", 0 0;
v000001fa98842760_0 .var "write_addr", 2 0;
v000001fa98843a20_0 .var "write_data", 15 0;
v000001fa98843de0_0 .var "write_en", 0 0;
S_000001fa985ce9c0 .scope module, "U_reg_file" "reg_file" 2 16, 3 1 0, S_000001fa987db880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 3 "read_addr_1";
    .port_info 4 /INPUT 3 "read_addr_2";
    .port_info 5 /INPUT 3 "write_addr";
    .port_info 6 /INPUT 16 "write_data";
    .port_info 7 /OUTPUT 16 "read_data_1";
    .port_info 8 /OUTPUT 16 "read_data_2";
L_000001fa98844048 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001fa985cc870_0 .net/2u *"_ivl_0", 2 0, L_000001fa98844048;  1 drivers
L_000001fa988440d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001fa987b3120_0 .net *"_ivl_11", 1 0, L_000001fa988440d8;  1 drivers
L_000001fa98844120 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001fa985ceb50_0 .net/2u *"_ivl_14", 2 0, L_000001fa98844120;  1 drivers
v000001fa987e2e30_0 .net *"_ivl_16", 0 0, L_000001fa98842e40;  1 drivers
L_000001fa98844168 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fa987e30b0_0 .net/2u *"_ivl_18", 15 0, L_000001fa98844168;  1 drivers
v000001fa987e2a70_0 .net *"_ivl_2", 0 0, L_000001fa98842080;  1 drivers
v000001fa987e21b0_0 .net *"_ivl_20", 15 0, L_000001fa98843ca0;  1 drivers
v000001fa987e2890_0 .net *"_ivl_22", 4 0, L_000001fa988428a0;  1 drivers
L_000001fa988441b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001fa987e2bb0_0 .net *"_ivl_25", 1 0, L_000001fa988441b0;  1 drivers
L_000001fa98844090 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fa987e29d0_0 .net/2u *"_ivl_4", 15 0, L_000001fa98844090;  1 drivers
v000001fa987e2430_0 .net *"_ivl_6", 15 0, L_000001fa988432a0;  1 drivers
v000001fa987e2b10_0 .net *"_ivl_8", 4 0, L_000001fa98842120;  1 drivers
v000001fa987e24d0_0 .net "clk", 0 0, v000001fa987e2cf0_0;  1 drivers
v000001fa987e2750_0 .net "read_addr_1", 2 0, v000001fa987e2390_0;  1 drivers
v000001fa987e26b0_0 .net "read_addr_2", 2 0, v000001fa987e2ed0_0;  1 drivers
v000001fa987e27f0_0 .net "read_data_1", 15 0, L_000001fa98842260;  alias, 1 drivers
v000001fa987e2930_0 .net "read_data_2", 15 0, L_000001fa98842620;  alias, 1 drivers
v000001fa987e2250 .array "registers", 0 7, 15 0;
v000001fa987e3010_0 .net "rst_n", 0 0, v000001fa988437a0_0;  1 drivers
v000001fa987e2d90_0 .net "write_addr", 2 0, v000001fa98842760_0;  1 drivers
v000001fa987e2c50_0 .net "write_data", 15 0, v000001fa98843a20_0;  1 drivers
v000001fa987e22f0_0 .net "write_en", 0 0, v000001fa98843de0_0;  1 drivers
E_000001fa987d8da0 .event posedge, v000001fa987e24d0_0;
L_000001fa98842080 .cmp/eq 3, v000001fa987e2390_0, L_000001fa98844048;
L_000001fa988432a0 .array/port v000001fa987e2250, L_000001fa98842120;
L_000001fa98842120 .concat [ 3 2 0 0], v000001fa987e2390_0, L_000001fa988440d8;
L_000001fa98842260 .functor MUXZ 16, L_000001fa988432a0, L_000001fa98844090, L_000001fa98842080, C4<>;
L_000001fa98842e40 .cmp/eq 3, v000001fa987e2ed0_0, L_000001fa98844120;
L_000001fa98843ca0 .array/port v000001fa987e2250, L_000001fa988428a0;
L_000001fa988428a0 .concat [ 3 2 0 0], v000001fa987e2ed0_0, L_000001fa988441b0;
L_000001fa98842620 .functor MUXZ 16, L_000001fa98843ca0, L_000001fa98844168, L_000001fa98842e40, C4<>;
    .scope S_000001fa985ce9c0;
T_0 ;
    %wait E_000001fa987d8da0;
    %load/vec4 v000001fa987e22f0_0;
    %load/vec4 v000001fa987e2d90_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v000001fa987e2c50_0;
    %load/vec4 v000001fa987e2d90_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa987e2250, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001fa987db880;
T_1 ;
    %delay 1, 0;
    %load/vec4 v000001fa987e2cf0_0;
    %inv;
    %assign/vec4 v000001fa987e2cf0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_000001fa987db880;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fa987e2cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fa988437a0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001fa987e2390_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001fa987e2ed0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fa98843de0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001fa98842760_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001fa98843a20_0, 0, 16;
    %end;
    .thread T_2;
    .scope S_000001fa987db880;
T_3 ;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fa988437a0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fa988437a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fa98843de0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001fa987e2570_0, 0, 4;
T_3.0 ;
    %load/vec4 v000001fa987e2570_0;
    %cmpi/u 8, 0, 4;
    %jmp/0xz T_3.1, 5;
    %wait E_000001fa987d8da0;
    %delay 10, 0;
    %load/vec4 v000001fa987e2570_0;
    %pad/u 3;
    %store/vec4 v000001fa98842760_0, 0, 3;
    %pushi/vec4 7, 0, 16;
    %load/vec4 v000001fa987e2570_0;
    %pad/u 16;
    %sub;
    %store/vec4 v000001fa98843a20_0, 0, 16;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001fa987e2570_0;
    %pushi/vec4 1, 0, 4;
    %add;
    %store/vec4 v000001fa987e2570_0, 0, 4;
    %jmp T_3.0;
T_3.1 ;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fa98843de0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001fa987e2570_0, 0, 4;
T_3.2 ;
    %load/vec4 v000001fa987e2570_0;
    %cmpi/u 8, 0, 4;
    %jmp/0xz T_3.3, 5;
    %wait E_000001fa987d8da0;
    %delay 10, 0;
    %load/vec4 v000001fa987e2570_0;
    %pad/u 3;
    %store/vec4 v000001fa987e2390_0, 0, 3;
    %pushi/vec4 7, 0, 4;
    %load/vec4 v000001fa987e2570_0;
    %sub;
    %pad/u 3;
    %store/vec4 v000001fa987e2ed0_0, 0, 3;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001fa987e2570_0;
    %pushi/vec4 1, 0, 4;
    %add;
    %store/vec4 v000001fa987e2570_0, 0, 4;
    %jmp T_3.2;
T_3.3 ;
    %delay 10, 0;
    %vpi_call 2 58 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_000001fa987db880;
T_4 ;
    %vpi_call 2 65 "$dumpfile", "reg_file_test.vcd" {0 0 0};
    %vpi_call 2 66 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001fa987db880 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\reg_file_test.v";
    "././reg_file.v";
