

================================================================
== Vitis HLS Report for 'zint_co_reduce_mod_1'
================================================================
* Date:           Mon Mar  4 11:09:22 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+-----------+------------+
    |  Clock |  Target | Estimated | Uncertainty|
    +--------+---------+-----------+------------+
    |ap_clk  |  0.10 us|  24.880 ns|    27.00 ns|
    +--------+---------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     2515|     2515|  0.252 ms|  0.252 ms|  2515|  2515|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_1840_1  |      836|      836|         4|          -|          -|   209|        no|
        |- VITIS_LOOP_1795_1  |      418|      418|         2|          -|          -|   209|        no|
        |- VITIS_LOOP_1811_2  |      418|      418|         2|          -|          -|   209|        no|
        |- VITIS_LOOP_1795_1  |      418|      418|         2|          -|          -|   209|        no|
        |- VITIS_LOOP_1811_2  |      418|      418|         2|          -|          -|   209|        no|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1380|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   44|       0|    366|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    334|    -|
|Register         |        -|    -|     655|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   44|     655|   2080|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   20|      ~0|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+---+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |mul_31s_31s_31_1_1_U321    |mul_31s_31s_31_1_1    |        0|   3|  0|  23|    0|
    |mul_31s_31s_31_1_1_U322    |mul_31s_31s_31_1_1    |        0|   3|  0|  23|    0|
    |mul_31s_31s_31_1_1_U323    |mul_31s_31s_31_1_1    |        0|   3|  0|  23|    0|
    |mul_31s_31s_31_1_1_U324    |mul_31s_31s_31_1_1    |        0|   3|  0|  23|    0|
    |mul_31s_31s_31_1_1_U325    |mul_31s_31s_31_1_1    |        0|   3|  0|  23|    0|
    |mul_31s_31s_31_1_1_U326    |mul_31s_31s_31_1_1    |        0|   3|  0|  23|    0|
    |mul_32ns_31ns_63_1_1_U330  |mul_32ns_31ns_63_1_1  |        0|   3|  0|  20|    0|
    |mul_32ns_31ns_63_1_1_U332  |mul_32ns_31ns_63_1_1  |        0|   3|  0|  20|    0|
    |mul_32ns_64s_64_1_1_U327   |mul_32ns_64s_64_1_1   |        0|   5|  0|  47|    0|
    |mul_32ns_64s_64_1_1_U328   |mul_32ns_64s_64_1_1   |        0|   5|  0|  47|    0|
    |mul_32ns_64s_64_1_1_U329   |mul_32ns_64s_64_1_1   |        0|   5|  0|  47|    0|
    |mul_32ns_64s_64_1_1_U331   |mul_32ns_64s_64_1_1   |        0|   5|  0|  47|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |Total                      |                      |        0|  44|  0| 366|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+----+------------+------------+
    |add_ln1796_1_fu_929_p2      |         +|   0|  0|  12|          12|          12|
    |add_ln1796_2_fu_1174_p2     |         +|   0|  0|  14|          13|          13|
    |add_ln1796_3_fu_1194_p2     |         +|   0|  0|  12|          12|          12|
    |add_ln1796_fu_909_p2        |         +|   0|  0|  12|          11|          11|
    |add_ln1814_1_fu_1315_p2     |         +|   0|  0|  14|          13|          13|
    |add_ln1814_fu_1050_p2       |         +|   0|  0|  12|          11|          11|
    |add_ln1815_1_fu_1335_p2     |         +|   0|  0|  12|          12|          12|
    |add_ln1815_fu_1070_p2       |         +|   0|  0|  12|          12|          12|
    |add_ln1844_fu_538_p2        |         +|   0|  0|  12|          11|          11|
    |add_ln1845_fu_600_p2        |         +|   0|  0|  14|          13|          13|
    |add_ln1847_1_fu_680_p2      |         +|   0|  0|  71|          64|          64|
    |add_ln1847_2_fu_686_p2      |         +|   0|  0|  71|          64|          64|
    |add_ln1847_fu_629_p2        |         +|   0|  0|  12|          12|          12|
    |add_ln1849_1_fu_729_p2      |         +|   0|  0|  71|          64|          64|
    |add_ln1849_fu_723_p2        |         +|   0|  0|  71|          64|          64|
    |add_ln1851_1_fu_768_p2      |         +|   0|  0|  12|          11|          11|
    |add_ln1851_2_fu_748_p2      |         +|   0|  0|  38|          31|          31|
    |add_ln1851_fu_759_p2        |         +|   0|  0|  13|          10|           4|
    |add_ln1852_1_fu_788_p2      |         +|   0|  0|  38|          31|          31|
    |add_ln1852_fu_801_p2        |         +|   0|  0|  14|          13|          13|
    |add_ln1857_fu_569_p2        |         +|   0|  0|  12|          11|          10|
    |add_ln1858_fu_858_p2        |         +|   0|  0|  14|          13|          10|
    |fa_fu_465_p0                |         +|   0|  0|  38|          31|          31|
    |fb_fu_497_p0                |         +|   0|  0|  38|          31|          31|
    |u_25_fu_887_p2              |         +|   0|  0|  15|           8|           1|
    |u_26_fu_520_p2              |         +|   0|  0|  15|           8|           1|
    |u_28_fu_1028_p2             |         +|   0|  0|  15|           8|           1|
    |u_30_fu_1152_p2             |         +|   0|  0|  15|           8|           1|
    |u_32_fu_1293_p2             |         +|   0|  0|  15|           8|           1|
    |za_fu_699_p2                |         +|   0|  0|  71|          64|          64|
    |zb_fu_742_p2                |         +|   0|  0|  71|          64|          64|
    |aw_2_fu_1120_p2             |         -|   0|  0|  32|          32|          32|
    |aw_4_fu_1380_p2             |         -|   0|  0|  32|          32|          32|
    |sub_ln1796_1_fu_1005_p2     |         -|   0|  0|  32|          32|          32|
    |sub_ln1796_2_fu_1264_p2     |         -|   0|  0|  32|          32|          32|
    |sub_ln1796_3_fu_1270_p2     |         -|   0|  0|  32|          32|          32|
    |sub_ln1796_fu_999_p2        |         -|   0|  0|  32|          32|          32|
    |sub_ln1816_1_fu_1370_p2     |         -|   0|  0|  32|          32|          32|
    |sub_ln1816_fu_1110_p2       |         -|   0|  0|  32|          32|          32|
    |mw_1_fu_1365_p2             |       and|   0|  0|  32|          32|          32|
    |mw_fu_1105_p2               |       and|   0|  0|  32|          32|          32|
    |icmp_ln1795_1_fu_1146_p2    |      icmp|   0|  0|  11|           8|           7|
    |icmp_ln1795_fu_881_p2       |      icmp|   0|  0|  11|           8|           7|
    |icmp_ln1811_1_fu_1287_p2    |      icmp|   0|  0|  11|           8|           7|
    |icmp_ln1811_fu_1022_p2      |      icmp|   0|  0|  11|           8|           7|
    |icmp_ln1840_fu_514_p2       |      icmp|   0|  0|  11|           8|           7|
    |icmp_ln1850_fu_558_p2       |      icmp|   0|  0|  11|           8|           1|
    |ym_1_fu_1241_p2             |        or|   0|  0|   2|           1|           1|
    |ym_fu_976_p2                |        or|   0|  0|   2|           1|           1|
    |select_ln1787_1_fu_982_p3   |    select|   0|  0|   2|           1|           2|
    |select_ln1787_2_fu_1227_p3  |    select|   0|  0|  31|           1|          31|
    |select_ln1787_3_fu_1247_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln1787_fu_962_p3     |    select|   0|  0|  31|           1|          31|
    |xor_ln1809_1_fu_1235_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln1809_fu_970_p2        |       xor|   0|  0|   2|           1|           2|
    |xor_ln1815_1_fu_1360_p2     |       xor|   0|  0|  32|          32|          32|
    |xor_ln1815_fu_1100_p2       |       xor|   0|  0|  32|          32|          32|
    +----------------------------+----------+----+---+----+------------+------------+
    |Total                       |          |   0|  0|1380|        1178|        1185|
    +----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  65|         16|    1|         16|
    |cc_10_reg_347   |   9|          2|    1|          2|
    |cc_11_reg_359   |   9|          2|    1|          2|
    |cc_7_reg_325    |   9|          2|    1|          2|
    |cc_8_reg_337    |   9|          2|    1|          2|
    |cca_fu_112      |   9|          2|   33|         66|
    |ccb_fu_116      |   9|          2|   33|         66|
    |u_01_fu_108     |   9|          2|    8|         16|
    |u_14_fu_124     |   9|          2|    8|         16|
    |u_16_fu_128     |   9|          2|    8|         16|
    |u_18_fu_132     |   9|          2|    8|         16|
    |u_fu_120        |   9|          2|    8|         16|
    |vla18_address0  |  59|         11|   13|        143|
    |vla18_address1  |  53|         10|   13|        130|
    |vla18_d0        |  20|          4|   32|        128|
    |vla18_d1        |  20|          4|   32|        128|
    |vla18_we0       |   9|          2|    4|          8|
    |vla18_we1       |   9|          2|    4|          8|
    +----------------+----+-----------+-----+-----------+
    |Total           | 334|         71|  209|        781|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |a_cast_cast_cast_cast_reg_1477  |  10|   0|   11|          1|
    |add_ln1851_reg_1557             |   8|   0|   10|          2|
    |add_ln1852_1_reg_1562           |  31|   0|   31|          0|
    |ap_CS_fsm                       |  15|   0|   15|          0|
    |cc_10_reg_347                   |   1|   0|    1|          0|
    |cc_11_reg_359                   |   1|   0|    1|          0|
    |cc_7_reg_325                    |   1|   0|    1|          0|
    |cc_8_reg_337                    |   1|   0|    1|          0|
    |cca_fu_112                      |  33|   0|   33|          0|
    |ccb_fu_116                      |  33|   0|   33|          0|
    |fa_cast_reg_1486                |  31|   0|   63|         32|
    |icmp_ln1850_reg_1516            |   1|   0|    1|          0|
    |mul_ln1846_reg_1532             |  64|   0|   64|          0|
    |mul_ln1848_reg_1542             |  64|   0|   64|          0|
    |select_ln1787_1_reg_1597        |  32|   0|   32|          0|
    |select_ln1787_2_reg_1658        |  31|   0|   32|          1|
    |select_ln1787_3_reg_1663        |  32|   0|   32|          0|
    |select_ln1787_reg_1592          |  31|   0|   32|          1|
    |shl_ln_reg_1504                 |   8|   0|   10|          2|
    |u_01_fu_108                     |   8|   0|    8|          0|
    |u_14_fu_124                     |   8|   0|    8|          0|
    |u_16_fu_128                     |   8|   0|    8|          0|
    |u_18_fu_132                     |   8|   0|    8|          0|
    |u_26_reg_1499                   |   8|   0|    8|          0|
    |u_fu_120                        |   8|   0|    8|          0|
    |vla18_addr_22_reg_1610          |   9|   0|   13|          4|
    |vla18_addr_26_reg_1676          |  11|   0|   13|          2|
    |za_reg_1547                     |  64|   0|   64|          0|
    |zb_reg_1552                     |  64|   0|   64|          0|
    |zext_ln1840_reg_1491            |  31|   0|   63|         32|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 655|   0|  732|         77|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+----------------+-----+-----+------------+----------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  zint_co_reduce_mod.1|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  zint_co_reduce_mod.1|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  zint_co_reduce_mod.1|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  zint_co_reduce_mod.1|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  zint_co_reduce_mod.1|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  zint_co_reduce_mod.1|  return value|
|vla18_address0  |  out|   13|   ap_memory|                 vla18|         array|
|vla18_ce0       |  out|    1|   ap_memory|                 vla18|         array|
|vla18_we0       |  out|    4|   ap_memory|                 vla18|         array|
|vla18_d0        |  out|   32|   ap_memory|                 vla18|         array|
|vla18_q0        |   in|   32|   ap_memory|                 vla18|         array|
|vla18_address1  |  out|   13|   ap_memory|                 vla18|         array|
|vla18_ce1       |  out|    1|   ap_memory|                 vla18|         array|
|vla18_we1       |  out|    4|   ap_memory|                 vla18|         array|
|vla18_d1        |  out|   32|   ap_memory|                 vla18|         array|
|vla18_q1        |   in|   32|   ap_memory|                 vla18|         array|
|a               |   in|    9|     ap_none|                     a|        scalar|
|b               |   in|   13|     ap_none|                     b|        scalar|
|m               |   in|   12|     ap_none|                     m|        scalar|
|m0i             |   in|   31|     ap_none|                   m0i|        scalar|
|xa              |   in|   64|     ap_none|                    xa|        scalar|
|xb              |   in|   64|     ap_none|                    xb|        scalar|
|ya              |   in|   64|     ap_none|                    ya|        scalar|
|yb              |   in|   64|     ap_none|                    yb|        scalar|
+----------------+-----+-----+------------+----------------------+--------------+

