// Seed: 1397741883
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  assign module_1.id_5 = 0;
  output logic [7:0] id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_4[{1, 1}] = -1'b0;
endmodule
module module_1 #(
    parameter id_10 = 32'd71
) (
    input tri1 id_0,
    output supply0 id_1,
    output wand id_2,
    input wand id_3,
    output wor id_4,
    input supply0 id_5,
    output supply1 id_6,
    input supply1 id_7,
    output wor id_8,
    output wire id_9,
    input supply0 _id_10,
    input tri1 id_11,
    input uwire id_12,
    input wire id_13,
    input tri0 id_14,
    input uwire id_15,
    input wor id_16
);
  static logic id_18;
  logic id_19;
  ;
  parameter time id_20 = 1;
  assign id_4 = 1 - id_7;
  wire id_21;
  assign id_4 = id_18;
  assign id_1 = -1'b0;
  wire  id_22;
  logic id_23;
  ;
  assign id_18[id_10] = id_13;
  parameter id_24 = 1'd0;
  parameter id_25 = id_24;
  module_0 modCall_1 (
      id_21,
      id_21,
      id_21,
      id_18,
      id_20,
      id_25,
      id_22,
      id_25
  );
endmodule
