<stg><name>ChenIDct.1</name>


<trans_list>

<trans id="15" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="16" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="18" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="19" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:0 %y_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %y

]]></Node>
<StgValue><ssdm name="y_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="10" op_3_bw="32">
<![CDATA[
entry:1 %call_ln169 = call void @ChenIDct.1_Pipeline_VITIS_LOOP_178_1, i32 %QuantBuff, i10 %y_read, i32 %IDCTBuff

]]></Node>
<StgValue><ssdm name="call_ln169"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="9" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="10" op_3_bw="32">
<![CDATA[
entry:1 %call_ln169 = call void @ChenIDct.1_Pipeline_VITIS_LOOP_178_1, i32 %QuantBuff, i10 %y_read, i32 %IDCTBuff

]]></Node>
<StgValue><ssdm name="call_ln169"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="10" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:2 %call_ln169 = call void @ChenIDct.1_Pipeline_VITIS_LOOP_249_2, i10 %y_read, i32 %IDCTBuff

]]></Node>
<StgValue><ssdm name="call_ln169"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="11" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:2 %call_ln169 = call void @ChenIDct.1_Pipeline_VITIS_LOOP_249_2, i10 %y_read, i32 %IDCTBuff

]]></Node>
<StgValue><ssdm name="call_ln169"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="12" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:3 %call_ln169 = call void @ChenIDct.1_Pipeline_VITIS_LOOP_312_3, i10 %y_read, i32 %IDCTBuff

]]></Node>
<StgValue><ssdm name="call_ln169"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="13" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:3 %call_ln169 = call void @ChenIDct.1_Pipeline_VITIS_LOOP_312_3, i10 %y_read, i32 %IDCTBuff

]]></Node>
<StgValue><ssdm name="call_ln169"/></StgValue>
</operation>

<operation id="14" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0">
<![CDATA[
entry:4 %ret_ln314 = ret

]]></Node>
<StgValue><ssdm name="ret_ln314"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
