 
****************************************
Report : qor
Design : i2c_master_top
Version: G-2012.06-SP2
Date   : Fri Jul 20 11:24:07 2018
****************************************


  Timing Path Group 'wb_clk_i'
  -----------------------------------
  Levels of Logic:              17.00
  Critical Path Length:          1.17
  Critical Path Slack:           3.55
  Critical Path Clk Period:      5.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.16
  Total Hold Violation:        -21.77
  No. of Hold Violations:      153.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          4
  Hierarchical Port Count:        146
  Leaf Cell Count:                672
  Buf/Inv Cell Count:             111
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       519
  Sequential Cell Count:          153
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      542.640003
  Noncombinational Area:   810.502022
  Buf/Inv Area:             59.052001
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              1353.142025
  Design Area:            1353.142025


  Design Rules
  -----------------------------------
  Total Number of Nets:           799
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: 192.168.211.130

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.09
  Logic Optimization:                  0.18
  Mapping Optimization:                0.38
  -----------------------------------------
  Overall Compile Time:                1.08
  Overall Compile Wall Clock Time:     1.27

1
