// Seed: 2619634581
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  input wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_14;
endmodule
module module_1 #(
    parameter id_4 = 32'd6,
    parameter id_6 = 32'd1
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  output wire id_8;
  output wire id_7;
  input wire _id_6;
  input wire id_5;
  output wire _id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = id_2;
  logic [id_4 : 1  -  id_6] id_10;
  ;
  module_0 modCall_1 (
      id_2,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_2,
      id_8,
      id_3,
      id_3,
      id_9,
      id_3
  );
endmodule
