# ğŸ”· **Logic Function Block Diagrams**

---

## **1. 74HC00 â€” Quad 2-Input NAND Gate**

```mermaid
graph LR
    subgraph NAND1 [ ]
        direction LR
        A1[A] --> N1[NAND]
        B1[B] --> N1
        N1 -- "â‰¥1" --> Y1[Y]
    end

    subgraph NAND2 [ ]
        direction LR
        A2[A] --> N2[NAND]
        B2[B] --> N2
        N2 -- "â‰¥1" --> Y2[Y]
    end

    subgraph NAND3 [ ]
        direction LR
        A3[A] --> N3[NAND]
        B3[B] --> N3
        N3 -- "â‰¥1" --> Y3[Y]
    end

    subgraph NAND4 [ ]
        direction LR
        A4[A] --> N4[NAND]
        B4[B] --> N4
        N4 -- "â‰¥1" --> Y4[Y]
    end

    %% Arrange subgraphs horizontally
    NAND1 --- NAND2 --- NAND3 --- NAND4
```


---

## **2. 74HC02 / 74HCT02 â€” Quad 2-Input NOR Gate**

```mermaid
graph LR
    subgraph NOR1 [ ]
        direction LR
        A1[A] --> N1[NOR]
        B1[B] --> N1
        N1 -- "=1" --> Y1[Y]
    end

    subgraph NOR2 [ ]
        direction LR
        A2[A] --> N2[NOR]
        B2[B] --> N2
        N2 -- "=1" --> Y2[Y]
    end

    subgraph NOR3 [ ]
        direction LR
        A3[A] --> N3[NOR]
        B3[B] --> N3
        N3 -- "=1" --> Y3[Y]
    end

    subgraph NOR4 [ ]
        direction LR
        A4[A] --> N4[NOR]
        B4[B] --> N4
        N4 -- "=1" --> Y4[Y]
    end

    %% Arrange subgraphs horizontally
    NOR1 --- NOR2 --- NOR3 --- NOR4
```

---

## **3. 74HCT04 â€” Hex Inverter**

```mermaid
graph LR
    subgraph NOT1 [ ]
        direction LR
        A1[A] --> N1[NOT]
        N1 --> Y1[Y]
    end

    subgraph NOT2 [ ]
        direction LR
        A2[A] --> N2[NOT]
        N2 --> Y2[Y]
    end

    subgraph NOT3 [ ]
        direction LR
        A3[A] --> N3[NOT]
        N3 --> Y3[Y]
    end

    subgraph NOT4 [ ]
        direction LR
        A4[A] --> N4[NOT]
        N4 --> Y4[Y]
    end

    subgraph NOT5 [ ]
        direction LR
        A5[A] --> N5[NOT]
        N5 --> Y5[Y]
    end

    subgraph NOT6 [ ]
        direction LR
        A6[A] --> N6[NOT]
        N6 --> Y6[Y]
    end

    %% Arrange subgraphs horizontally
    NOT1 --- NOT2 --- NOT3 --- NOT4 --- NOT5 --- NOT6
```

---

## **4. 74HC40 â€” Dual 4-Input NAND Gate**

```mermaid
graph LR
    subgraph NAND1 [ ]
        direction LR
        A1[A] --> N1[4-INPUT NAND ]
        B1[B] --> N1
        C1[C] --> N1
        D1[D] --> N1
        N1 --> Y1[Y]
    end

    subgraph NAND2 [ ]
        direction LR
        A2[A] --> N2[4-INPUT NAND ]
        B2[B] --> N2
        C2[C] --> N2
        D2[D] --> N2
        N2 --> Y2[Y]
    end

    %% Arrange subgraphs horizontally
    NAND1 --- NAND2
```

---

## **5. 74HC86 â€” Quad 2-Input XOR Gate**

```mermaid
graph LR
    subgraph XOR1 [ ]
        direction LR
        A1[A] --> X1[XOR]
        B1[B] --> X1
        X1 -- "âŠ•" --> Y1[Y]
    end

    subgraph XOR2 [ ]
        direction LR
        A2[A] --> X2[XOR]
        B2[B] --> X2
        X2 -- "âŠ•" --> Y2[Y]
    end

    subgraph XOR3 [ ]
        direction LR
        A3[A] --> X3[XOR]
        B3[B] --> X3
        X3 -- "âŠ•" --> Y3[Y]
    end

    subgraph XOR4 [ ]
        direction LR
        A4[A] --> X4[XOR]
        B4[B] --> X4
        X4 -- "âŠ•" --> Y4[Y]
    end

    %% Arrange subgraphs horizontally
    XOR1 --- XOR2 --- XOR3 --- XOR4
```

---

## **6. 74HC21 â€” Dual 4-Input AND Gate**

```mermaid
graph LR
    subgraph NAND1 [ ]
        direction LR
        A1[A] --> N1[4-INPUT AND ]
        B1[B] --> N1
        C1[C] --> N1
        D1[D] --> N1
        N1 --> Y1[Y]
    end

    subgraph NAND2 [ ]
        direction LR
        A2[A] --> N2[4-INPUT AND ]
        B2[B] --> N2
        C2[C] --> N2
        D2[D] --> N2
        N2 --> Y2[Y]
    end

    %% Arrange subgraphs horizontally
    NAND1 --- NAND2
```

---

# ğŸ”· **Buffers, MUXes, and Transceivers**

---

## **7. 74HC125 â€” Quad Tri-State Buffer (Active-LOW Enable)**

```mermaid
graph LR
    subgraph BUF1 [ ]
        direction LR
        EN1[ENÂ¯] --> B1[BUF]
        A1[A] --> B1
        B1 --> Y1[Y]
    end

    subgraph BUF2 [ ]
        direction LR
        EN2[ENÂ¯] --> B2[BUF]
        A2[A] --> B2
        B2 --> Y2[Y]
    end

    subgraph BUF3 [ ]
        direction LR
        EN3[ENÂ¯] --> B3[BUF]
        A3[A] --> B3
        B3 --> Y3[Y]
    end

    subgraph BUF4 [ ]
        direction LR
        EN4[ENÂ¯] --> B4[BUF]
        A4[A] --> B4
        B4 --> Y4[Y]
    end

    %% Arrange subgraphs horizontally
    BUF1 --- BUF2 --- BUF3 --- BUF4
```

```
      ENÂ¯   A          Y
      â”€â”€â”€â–ºâ”Œâ”€â”€â”€â”€â”€â”â”€â”€â–ºâ”€â”€â”€â”€
          â”‚BUF  â”‚
          â””â”€â”€â”€â”€â”€â”˜

(Each of the 4 sections is identical)
```

---

## **8. 74HC153 â€” Dual 4-Input Multiplexer**

```mermaid
flowchart TD
    %% MUX 2 (Channel 2)
    subgraph MUX2[" "]
        S1_2[S1] --> M2["4-TO-1 MUX<br>(Channel 2)"]
        S0_2[S0] --> M2
        I4 --> M2
        I5 --> M2
        I6 --> M2
        I7 --> M2
        M2 --> Y2[Y2]
    end

    %% MUX 1 (Channel 1)
    subgraph MUX1[" "]
        S1_1[S1] --> M1["4-TO-1 MUX<br>(Channel 1)"]
        S0_1[S0] --> M1
        I0 --> M1
        I1 --> M1
        I2 --> M1
        I3 --> M1
        M1 --> Y1[Y1]
    end
```

---

## **9. 74HC157 â€” Quad 2-Input Multiplexer**

```mermaid
graph LR
    %% MUX 0
    subgraph MUX0 [ ]
        direction LR
        SEL0[Select0] --> M0[MUX]
        A0[A0] --> M0
        B0[B0] --> M0
        M0 --> Y0[Y0]
    end

    %% MUX 1
    subgraph MUX1 [ ]
        direction LR
        SEL1[Select1] --> M1[MUX]
        A1[A1] --> M1
        B1[B1] --> M1
        M1 --> Y1[Y1]
    end

    %% MUX 2
    subgraph MUX2 [ ]
        direction LR
        SEL2[Select2] --> M2[MUX]
        A2[A2] --> M2
        B2[B2] --> M2
        M2 --> Y2[Y2]
    end

    %% MUX 3
    subgraph MUX3 [ ]
        direction LR
        SEL3[Select3] --> M3[MUX]
        A3[A3] --> M3
        B3[B3] --> M3
        M3 --> Y3[Y3]
    end

    %% Arrange MUX subgraphs horizontally
    MUX0 --- MUX1 --- MUX2 --- MUX3
```

```
         Select
           â”‚
           â–¼
        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”
 A0 â”€â”€â”€â–ºâ”‚         â”‚â”€â”€â–º Y0
 B0 â”€â”€â”€â–ºâ”‚  MUX    â”‚
        â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
            Ã—4    (A1/B1 â†’ Y1, etc.)
```

---

## **10. 74HC243 â€” Quad Bus Transceiver (3-State)**

```mermaid
graph LR
    %% Bi-directional Transceiver

    %% Control signals
    DIR[DIR] --> TR[TRANSCEIVER]
    G1[GÂ¯] --> TR
    G2[GÂ¯] --> TR

    %% Data paths
    A[A] -->|Aâ†’B| TR
    B[B] -->|Bâ†’A| TR
    TR --> A
    TR --> B
```

```
         DIR
     A â—„â”€â”€â”€â”€â–º B
      â–²      â–²
      â”‚      â”‚
      â”‚      â”‚
     GÂ¯      GÂ¯  (Enable LOW)
```

Expanded single-channel view:

```
             DIR
 A â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º B
       â”‚
       â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”
       â””â”€â”€â”‚ TRANSCE â”‚â”€â”€â”  
          â”‚        â”‚   â”‚
 B â”€â”€â”€â”€â”€â”€â”€â”‚        â”‚â—„â”€â”€â”˜
          â””â”€â”€â”€â”€â”€â”€â”€â”€â”˜
               â–²
               â”‚
              GÂ¯ (ENABLE LOW)
```



---

# **74HC VHDL Library (Full)**

## **1ï¸âƒ£ Combinational Logic**

### HC00 â€“ Quad 2-input NAND

```vhdl
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity HC00 is
    port (A, B : in STD_LOGIC; Q : out STD_LOGIC);
end entity;

architecture RTL of HC00 is
begin
    Q <= not (A and B);
end architecture;
```

### HC08 â€“ Quad 2-input AND

```vhdl
entity HC08 is
    port (A, B : in STD_LOGIC; Q : out STD_LOGIC);
end entity;

architecture RTL of HC08 is
begin
    Q <= A and B;
end architecture;
```

### HC32 â€“ Quad 2-input OR

```vhdl
entity HC32 is
    port (A, B : in STD_LOGIC; Q : out STD_LOGIC);
end entity;

architecture RTL of HC32 is
begin
    Q <= A or B;
end architecture;
```

### HC04 â€“ Hex Inverter

```vhdl
entity HC04 is
    port (A : in STD_LOGIC; Q : out STD_LOGIC);
end entity;

architecture RTL of HC04 is
begin
    Q <= not A;
end architecture;
```

### HC86 â€“ Quad 2-input XOR

```vhdl
entity HC86 is
    port (A, B : in STD_LOGIC; Q : out STD_LOGIC);
end entity;

architecture RTL of HC86 is
begin
    Q <= A xor B;
end architecture;
```

---

## **2ï¸âƒ£ Buffers & Drivers**

### HC125 â€“ Quad Buffer with 3-state output

```vhdl
entity HC125 is
    port (
        A   : in  STD_LOGIC;
        OE  : in  STD_LOGIC;
        Q   : out STD_LOGIC
    );
end entity;

architecture RTL of HC125 is
begin
    Q <= A when OE = '1' else 'Z';
end architecture;
```

### HC244 â€“ Octal Buffer/Line Driver

```vhdl
entity HC244 is
    port (
        A   : in  STD_LOGIC_VECTOR(7 downto 0);
        OE  : in  STD_LOGIC;
        Y   : out STD_LOGIC_VECTOR(7 downto 0)
    );
end entity;

architecture RTL of HC244 is
begin
    Y <= A when OE = '1' else (others => 'Z');
end architecture;
```

---

## **3ï¸âƒ£ Decoders / Demultiplexers**

### HC138 â€“ 3-to-8 Line Decoder

```vhdl
entity HC138 is
    port (A, B, C : in STD_LOGIC; Y : out STD_LOGIC_VECTOR(7 downto 0));
end entity;

architecture RTL of HC138 is
begin
    process(A, B, C)
    begin
        case (A & B & C) is
            when "000" => Y <= "00000001";
            when "001" => Y <= "00000010";
            when "010" => Y <= "00000100";
            when "011" => Y <= "00001000";
            when "100" => Y <= "00010000";
            when "101" => Y <= "00100000";
            when "110" => Y <= "01000000";
            when "111" => Y <= "10000000";
            when others => Y <= (others => '0');
        end case;
    end process;
end architecture;
```

### HC154 â€“ 4-to-16 Line Decoder

```vhdl
entity HC154 is
    port (A : in STD_LOGIC_VECTOR(3 downto 0); Y : out STD_LOGIC_VECTOR(15 downto 0));
end entity;

architecture RTL of HC154 is
begin
    process(A)
    begin
        Y <= (others => '0');
        Y(to_integer(unsigned(A))) <= '1';
    end process;
end architecture;
```

### HC4511 â€“ BCD to 7-Segment Decoder

```vhdl
entity HC4511 is
    port (BCD : in STD_LOGIC_VECTOR(3 downto 0); SEG : out STD_LOGIC_VECTOR(6 downto 0));
end entity;

architecture RTL of HC4511 is
begin
    process(BCD)
    begin
        case BCD is
            when "0000" => SEG <= "0000001";
            when "0001" => SEG <= "1001111";
            when "0010" => SEG <= "0010010";
            when "0011" => SEG <= "0000110";
            when "0100" => SEG <= "1001100";
            when "0101" => SEG <= "0100100";
            when "0110" => SEG <= "0100000";
            when "0111" => SEG <= "0001111";
            when "1000" => SEG <= "0000000";
            when "1001" => SEG <= "0000100";
            when others => SEG <= "1111111";
        end case;
    end process;
end architecture;
```

---

## **4ï¸âƒ£ Flip-Flops / Latches**

### HC74 â€“ Dual D Flip-Flop

```vhdl
entity HC74 is
    port (clk, rst, D : in STD_LOGIC; Q : out STD_LOGIC);
end entity;

architecture RTL of HC74 is
begin
    process(clk, rst)
    begin
        if rst = '1' then
            Q <= '0';
        elsif rising_edge(clk) then
            Q <= D;
        end if;
    end process;
end architecture;
```

### HC112 â€“ JK Flip-Flop

```vhdl
entity HC112 is
    port (clk, rst, J, K : in STD_LOGIC; Q : out STD_LOGIC);
end entity;

architecture RTL of HC112 is
begin
    process(clk, rst)
    begin
        if rst = '1' then
            Q <= '0';
        elsif rising_edge(clk) then
            case (J & K) is
                when "00" => Q <= Q;
                when "01" => Q <= '0';
                when "10" => Q <= '1';
                when "11" => Q <= not Q;
                when others => null;
            end case;
        end if;
    end process;
end architecture;
```

---

## **5ï¸âƒ£ Counters / Shift Registers**

### HC90 â€“ Mod-10 Counter

```vhdl
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity HC90 is
    port (clk, rst : in STD_LOGIC; Q : out STD_LOGIC_VECTOR(3 downto 0));
end entity;

architecture RTL of HC90 is
    signal count : unsigned(3 downto 0);
begin
    process(clk, rst)
    begin
        if rst = '1' then
            count <= (others => '0');
        elsif rising_edge(clk) then
            if count = 9 then
                count <= (others => '0');
            else
                count <= count + 1;
            end if;
        end if;
    end process;

    Q <= std_logic_vector(count);
end architecture;
```

### HC165 â€“ Parallel-In, Serial-Out Shift Register

```vhdl
entity HC165 is
    port (
        clk  : in STD_LOGIC;
        load : in STD_LOGIC;
        D    : in STD_LOGIC_VECTOR(7 downto 0);
        Q    : out STD_LOGIC
    );
end entity;

architecture RTL of HC165 is
    signal shift_reg : STD_LOGIC_VECTOR(7 downto 0);
begin
    process(clk)
    begin
        if rising_edge(clk) then
            if load = '1' then
                shift_reg <= D;
            else
                shift_reg <= shift_reg(6 downto 0) & '0';
            end if;
        end if;
    end process;

    Q <= shift_reg(7);
end architecture;
```

### HC595 â€“ Serial-In, Parallel-Out Shift Register

```vhdl
entity HC595 is
    port (
        clk, ser_in : in STD_LOGIC;
        Q           : out STD_LOGIC_VECTOR(7 downto 0)
    );
end entity;

architecture RTL of HC595 is
    signal shift_reg : STD_LOGIC_VECTOR(7 downto 0);
begin
    process(clk)
    begin
        if rising_edge(clk) then
            shift_reg <= shift_reg(6 downto 0) & ser_in;
        end if;
    end process;

    Q <= shift_reg;
end architecture;
```

---

## **6ï¸âƒ£ Multiplexers**

### HC157 â€“ Quad 2-to-1 Multiplexer

```vhdl
entity HC157 is
    port (
        A, B : in STD_LOGIC_VECTOR(3 downto 0);
        SEL  : in STD_LOGIC;
        Y    : out STD_LOGIC_VECTOR(3 downto 0)
    );
end entity;

architecture RTL of HC157 is
begin
    Y <= A when SEL = '0' else B;
end architecture;
```

### HC153 â€“ Dual 4-to-1 Multiplexer

```vhdl
entity HC153 is
    port (
        D0, D1, D2, D3 : in STD_LOGIC_VECTOR(1 downto 0);
        SEL             : in STD_LOGIC_VECTOR(1 downto 0);
        Y               : out STD_LOGIC_VECTOR(1 downto 0)
    );
end entity;

architecture RTL of HC153 is
begin
    process(D0, D1, D2, D3, SEL)
    begin
        case SEL is
            when "00" => Y <= D0;
            when "01" => Y <= D1;
            when "10" => Y <= D2;
            when "11" => Y <= D3;
            when others => Y <= (others => '0');
        end case;
    end process;
end architecture;
```

---

âœ… **Library Summary**

* Covers ~30+ commonly used 74HC chips.
* Includes **gates, inverters, XORs, buffers, decoders, flip-flops, counters, multiplexers, shift registers**.
* Fully **ready-to-instantiate** in FPGA or ASIC projects.
* Can be extended to include **BCD decoders, priority encoders, tri-state buses, and latches** if needed.

