#//--------------------------------------------------------------------
verilog work ./syn_define.v
verilog work ../../rtl/verilog/dma_axi_simple.v
#//--------------------------------------------------------------------
