run 2 ms

status:                    0 Testbench started



INFO: WISHBONE MASTER MODEL INSTANTIATED (tst_bench_top.u0)

status:                 5000 done reset
status:               106000 programmed registers
status:               146000 verified registers
status:               176000 core enabled
status:               226000 generate 'start', write cmd 20 (slave address+write)
status:            113416000 tip==0
status:            113466000 write slave memory address 01
status:            214396000 tip==0
status:            214446000 write data a5
status:            409736000 tip==0
status:            409786000 generate 'start', write cmd 20 (slave address+write)
WARNING: "/home/gokul/playground/secverilog/i2c_ift/examples/verification/i2cmasterwb/i2cmasterwb.srcs/sim_1/imports/verilog/i2c_slave_model.v" Line 348: Timing violation in scope /tst_bench_top/i2c_slave/TChk348_134 at time 419476 ns $setup (posedge scl,negedge sda &&& scl,normal_tsu_sta) 
status:            523966000 tip==0
status:            524016000 write slave address 01
status:            624936000 tip==0
status:            624986000 generate 'repeated start', write cmd 21 (slave address+read)
WARNING: "/home/gokul/playground/secverilog/i2c_ift/examples/verification/i2cmasterwb/i2cmasterwb.srcs/sim_1/imports/verilog/i2c_slave_model.v" Line 348: Timing violation in scope /tst_bench_top/i2c_slave/TChk348_134 at time 634696 ns $setup (posedge scl,negedge sda &&& scl,normal_tsu_sta) 
status:            739196000 tip==0
status:            739226000 read + ack
status:            840176000 tip==0
status:            840206000 received a5


status:           1090206000 Testbench done