{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572013449881 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572013449882 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 25 11:24:09 2019 " "Processing started: Fri Oct 25 11:24:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572013449882 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572013449882 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Actividad2 -c Actividad2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Actividad2 -c Actividad2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572013449882 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572013450728 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572013450729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "A.v 1 1 " "Found 1 design units, including 1 entities, in source file A.v" { { "Info" "ISGN_ENTITY_NAME" "1 A " "Found entity 1: A" {  } { { "A.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/Proyecto/A.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572013465402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572013465402 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a1m a1M B.v(16) " "Verilog HDL Declaration information at B.v(16): object \"a1m\" differs only in case from object \"a1M\" in the same scope" {  } { { "B.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/Proyecto/B.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1572013465404 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a2m a2M B.v(19) " "Verilog HDL Declaration information at B.v(19): object \"a2m\" differs only in case from object \"a2M\" in the same scope" {  } { { "B.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/Proyecto/B.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1572013465404 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a3m a3M B.v(22) " "Verilog HDL Declaration information at B.v(22): object \"a3m\" differs only in case from object \"a3M\" in the same scope" {  } { { "B.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/Proyecto/B.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1572013465404 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a4m a4M B.v(25) " "Verilog HDL Declaration information at B.v(25): object \"a4m\" differs only in case from object \"a4M\" in the same scope" {  } { { "B.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/Proyecto/B.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1572013465404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "B.v 1 1 " "Found 1 design units, including 1 entities, in source file B.v" { { "Info" "ISGN_ENTITY_NAME" "1 B " "Found entity 1: B" {  } { { "B.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/Proyecto/B.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572013465404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572013465404 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "Actividad2.v(75) " "Verilog HDL Module Instantiation warning at Actividad2.v(75): ignored dangling comma in List of Port Connections" {  } { { "Actividad2.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/Proyecto/Actividad2.v" 75 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1572013465552 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Actividad2.v 1 1 " "Using design file Actividad2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Actividad2 " "Found entity 1: Actividad2" {  } { { "Actividad2.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/Proyecto/Actividad2.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572013465553 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1572013465553 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Actividad2 " "Elaborating entity \"Actividad2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572013465571 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..8\] Actividad2.v(53) " "Output port \"LEDR\[9..8\]\" at Actividad2.v(53) has no driver" {  } { { "Actividad2.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/Proyecto/Actividad2.v" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1572013465573 "|Actividad2"}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a1m a1M D.v(16) " "Verilog HDL Declaration information at D.v(16): object \"a1m\" differs only in case from object \"a1M\" in the same scope" {  } { { "D.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/Proyecto/D.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1572013465679 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a2m a2M D.v(19) " "Verilog HDL Declaration information at D.v(19): object \"a2m\" differs only in case from object \"a2M\" in the same scope" {  } { { "D.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/Proyecto/D.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1572013465679 ""}
{ "Warning" "WSGN_SEARCH_FILE" "D.v 1 1 " "Using design file D.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 D " "Found entity 1: D" {  } { { "D.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/Proyecto/D.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572013465680 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1572013465680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D D:d1 " "Elaborating entity \"D\" for hierarchy \"D:d1\"" {  } { { "Actividad2.v" "d1" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/Proyecto/Actividad2.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572013465680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A D:d1\|A:a1 " "Elaborating entity \"A\" for hierarchy \"D:d1\|A:a1\"" {  } { { "D.v" "a1" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/Proyecto/D.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572013465685 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Actividad2.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/Proyecto/Actividad2.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572013466700 "|Actividad2|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Actividad2.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/Proyecto/Actividad2.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572013466700 "|Actividad2|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1572013466700 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1572013466840 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1572013467524 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572013467524 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Actividad2.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/Proyecto/Actividad2.v" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572013468581 "|Actividad2|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Actividad2.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/Proyecto/Actividad2.v" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572013468581 "|Actividad2|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1572013468581 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "34 " "Implemented 34 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1572013468583 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1572013468583 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14 " "Implemented 14 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1572013468583 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1572013468583 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1013 " "Peak virtual memory: 1013 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572013468596 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 25 11:24:28 2019 " "Processing ended: Fri Oct 25 11:24:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572013468596 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572013468596 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572013468596 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572013468596 ""}
