<!DOCTYPE html >
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1796" style="overflow: hidden; position: relative; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	-webkit-transform-origin: top left;
	-moz-transform-origin: top left;
	-o-transform-origin: top left;
	-ms-transform-origin: top left;
	-webkit-transform: scale(0.25);
	-moz-transform: scale(0.25);
	-o-transform: scale(0.25);
	-ms-transform: scale(0.25);
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1796{left:180px;top:1124px;letter-spacing:0.1px;}
#t2_1796{left:69px;top:49px;letter-spacing:-0.2px;word-spacing:0.1px;}
#t3_1796{left:69px;top:1124px;letter-spacing:0.1px;}
#t4_1796{left:110px;top:1124px;letter-spacing:0.1px;}
#t5_1796{left:69px;top:101px;letter-spacing:-0.5px;word-spacing:0.5px;}
#t6_1796{left:69px;top:122px;letter-spacing:-0.2px;word-spacing:0.2px;}
#t7_1796{left:359px;top:672px;}
#t8_1796{left:69px;top:775px;letter-spacing:-0.2px;}
#t9_1796{left:69px;top:798px;word-spacing:-4.2px;}
#ta_1796{left:69px;top:814px;letter-spacing:-0.1px;word-spacing:-1.8px;}
#tb_1796{left:69px;top:831px;letter-spacing:-0.2px;word-spacing:-2px;}
#tc_1796{left:69px;top:848px;word-spacing:-4px;}
#td_1796{left:69px;top:865px;letter-spacing:-0.1px;word-spacing:-1.8px;}
#te_1796{left:69px;top:888px;letter-spacing:-0.1px;word-spacing:-4px;}
#tf_1796{left:69px;top:904px;word-spacing:-3.1px;}
#tg_1796{left:69px;top:921px;word-spacing:-2.4px;}
#th_1796{left:69px;top:938px;letter-spacing:-0.1px;word-spacing:-4.6px;}
#ti_1796{left:69px;top:955px;word-spacing:-2px;}
#tj_1796{left:69px;top:978px;letter-spacing:-0.1px;word-spacing:-1.7px;}
#tk_1796{left:69px;top:993px;}
#tl_1796{left:95px;top:1001px;word-spacing:-3.7px;}
#tm_1796{left:95px;top:1018px;letter-spacing:-0.1px;word-spacing:-4.7px;}
#tn_1796{left:95px;top:1034px;letter-spacing:-0.1px;word-spacing:-1.9px;}
#to_1796{left:95px;top:1051px;word-spacing:-1.9px;}
#tp_1796{left:95px;top:1068px;word-spacing:-1.7px;}
#tq_1796{left:78px;top:147px;letter-spacing:-0.2px;}
#tr_1796{left:78px;top:162px;letter-spacing:-0.1px;}
#ts_1796{left:320px;top:147px;letter-spacing:-0.2px;}
#tt_1796{left:320px;top:162px;letter-spacing:-0.2px;}
#tu_1796{left:368px;top:147px;}
#tv_1796{left:368px;top:162px;word-spacing:-7.5px;}
#tw_1796{left:368px;top:177px;letter-spacing:-0.1px;}
#tx_1796{left:439px;top:147px;}
#ty_1796{left:439px;top:162px;letter-spacing:-0.5px;}
#tz_1796{left:439px;top:177px;letter-spacing:-0.2px;}
#t10_1796{left:525px;top:147px;letter-spacing:-0.1px;}
#t11_1796{left:78px;top:197px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t12_1796{left:78px;top:214px;letter-spacing:-0.3px;word-spacing:0.4px;}
#t13_1796{left:320px;top:197px;letter-spacing:-0.1px;}
#t14_1796{left:368px;top:197px;}
#t15_1796{left:439px;top:197px;letter-spacing:-0.5px;}
#t16_1796{left:439px;top:214px;letter-spacing:-0.6px;}
#t17_1796{left:525px;top:197px;letter-spacing:-0.2px;word-spacing:0.1px;}
#t18_1796{left:525px;top:214px;}
#t19_1796{left:78px;top:234px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t1a_1796{left:78px;top:251px;letter-spacing:-0.3px;word-spacing:0.3px;}
#t1b_1796{left:320px;top:234px;letter-spacing:-0.1px;}
#t1c_1796{left:368px;top:234px;}
#t1d_1796{left:439px;top:234px;letter-spacing:-0.5px;}
#t1e_1796{left:439px;top:251px;letter-spacing:-0.6px;}
#t1f_1796{left:525px;top:234px;letter-spacing:-0.2px;word-spacing:0.1px;}
#t1g_1796{left:525px;top:251px;}
#t1h_1796{left:78px;top:270px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t1i_1796{left:78px;top:287px;letter-spacing:-0.3px;word-spacing:0.3px;}
#t1j_1796{left:320px;top:270px;letter-spacing:-0.1px;}
#t1k_1796{left:368px;top:270px;letter-spacing:0.1px;}
#t1l_1796{left:439px;top:270px;letter-spacing:-0.6px;}
#t1m_1796{left:525px;top:270px;letter-spacing:-0.2px;word-spacing:0.1px;}
#t1n_1796{left:525px;top:287px;}
#t1o_1796{left:78px;top:307px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t1p_1796{left:78px;top:324px;letter-spacing:-0.3px;word-spacing:0.4px;}
#t1q_1796{left:320px;top:307px;letter-spacing:-0.1px;}
#t1r_1796{left:368px;top:307px;}
#t1s_1796{left:439px;top:307px;letter-spacing:-0.5px;}
#t1t_1796{left:439px;top:324px;letter-spacing:-0.6px;}
#t1u_1796{left:525px;top:307px;letter-spacing:-0.2px;word-spacing:0.1px;}
#t1v_1796{left:525px;top:324px;}
#t1w_1796{left:78px;top:344px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t1x_1796{left:78px;top:361px;letter-spacing:-0.3px;word-spacing:0.4px;}
#t1y_1796{left:320px;top:344px;letter-spacing:-0.1px;}
#t1z_1796{left:368px;top:344px;}
#t20_1796{left:439px;top:344px;letter-spacing:-0.5px;}
#t21_1796{left:439px;top:361px;letter-spacing:-0.6px;}
#t22_1796{left:525px;top:344px;letter-spacing:-0.2px;word-spacing:0.1px;}
#t23_1796{left:525px;top:361px;}
#t24_1796{left:78px;top:380px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t25_1796{left:78px;top:397px;letter-spacing:-0.3px;word-spacing:0.4px;}
#t26_1796{left:320px;top:380px;letter-spacing:-0.1px;}
#t27_1796{left:368px;top:380px;letter-spacing:0.1px;}
#t28_1796{left:439px;top:380px;letter-spacing:-0.6px;}
#t29_1796{left:525px;top:380px;letter-spacing:-0.2px;word-spacing:0.1px;}
#t2a_1796{left:525px;top:397px;}
#t2b_1796{left:78px;top:417px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t2c_1796{left:78px;top:434px;letter-spacing:-0.3px;word-spacing:0.4px;}
#t2d_1796{left:320px;top:417px;letter-spacing:-0.1px;}
#t2e_1796{left:368px;top:417px;}
#t2f_1796{left:439px;top:417px;letter-spacing:-0.5px;}
#t2g_1796{left:439px;top:434px;letter-spacing:-0.6px;}
#t2h_1796{left:525px;top:417px;letter-spacing:-0.2px;word-spacing:0.1px;}
#t2i_1796{left:525px;top:434px;}
#t2j_1796{left:78px;top:454px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t2k_1796{left:78px;top:471px;letter-spacing:-0.3px;word-spacing:0.4px;}
#t2l_1796{left:320px;top:454px;letter-spacing:-0.1px;}
#t2m_1796{left:368px;top:454px;}
#t2n_1796{left:439px;top:454px;letter-spacing:-0.5px;}
#t2o_1796{left:439px;top:471px;letter-spacing:-0.6px;}
#t2p_1796{left:525px;top:454px;letter-spacing:-0.2px;word-spacing:0.1px;}
#t2q_1796{left:525px;top:471px;}
#t2r_1796{left:78px;top:490px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t2s_1796{left:78px;top:507px;letter-spacing:-0.3px;word-spacing:0.4px;}
#t2t_1796{left:320px;top:490px;letter-spacing:-0.1px;}
#t2u_1796{left:368px;top:490px;letter-spacing:0.1px;}
#t2v_1796{left:439px;top:490px;letter-spacing:-0.6px;}
#t2w_1796{left:525px;top:490px;letter-spacing:-0.2px;word-spacing:0.1px;}
#t2x_1796{left:525px;top:507px;}
#t2y_1796{left:78px;top:527px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t2z_1796{left:78px;top:544px;letter-spacing:-0.3px;word-spacing:0.4px;}
#t30_1796{left:320px;top:527px;letter-spacing:-0.1px;}
#t31_1796{left:368px;top:527px;}
#t32_1796{left:439px;top:527px;letter-spacing:-0.5px;}
#t33_1796{left:439px;top:544px;letter-spacing:-0.6px;}
#t34_1796{left:525px;top:527px;letter-spacing:-0.2px;word-spacing:0.1px;}
#t35_1796{left:525px;top:544px;}
#t36_1796{left:78px;top:564px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t37_1796{left:78px;top:581px;letter-spacing:-0.3px;word-spacing:0.4px;}
#t38_1796{left:320px;top:564px;letter-spacing:-0.1px;}
#t39_1796{left:368px;top:564px;}
#t3a_1796{left:439px;top:564px;letter-spacing:-0.5px;}
#t3b_1796{left:439px;top:581px;letter-spacing:-0.6px;}
#t3c_1796{left:525px;top:564px;letter-spacing:-0.2px;word-spacing:0.1px;}
#t3d_1796{left:525px;top:581px;}
#t3e_1796{left:78px;top:600px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t3f_1796{left:78px;top:617px;letter-spacing:-0.3px;word-spacing:0.4px;}
#t3g_1796{left:320px;top:600px;letter-spacing:-0.1px;}
#t3h_1796{left:368px;top:600px;letter-spacing:0.1px;}
#t3i_1796{left:439px;top:600px;letter-spacing:-0.6px;}
#t3j_1796{left:525px;top:600px;letter-spacing:-0.2px;word-spacing:0.1px;}
#t3k_1796{left:525px;top:617px;}
#t3l_1796{left:111px;top:695px;}
#t3m_1796{left:241px;top:695px;letter-spacing:-0.2px;word-spacing:0.1px;}
#t3n_1796{left:408px;top:695px;letter-spacing:-0.2px;word-spacing:0.2px;}
#t3o_1796{left:578px;top:695px;letter-spacing:-0.2px;word-spacing:0.2px;}
#t3p_1796{left:742px;top:695px;letter-spacing:-0.2px;word-spacing:0.2px;}
#t3q_1796{left:116px;top:728px;}
#t3r_1796{left:203px;top:720px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t3s_1796{left:199px;top:736px;letter-spacing:-0.3px;word-spacing:0.3px;}
#t3t_1796{left:398px;top:728px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t3u_1796{left:599px;top:728px;letter-spacing:-0.2px;}
#t3v_1796{left:764px;top:728px;letter-spacing:0.2px;}

.s1_1796{
	FONT-SIZE: 48.8px;
	FONT-FAMILY: NeoSansIntel_2koi;
	color: rgb(0,0,0);
}

.s2_1796{
	FONT-SIZE: 55px;
	FONT-FAMILY: NeoSansIntel_2koi;
	color: rgb(8,96,168);
}

.s3_1796{
	FONT-SIZE: 73.3px;
	FONT-FAMILY: NeoSansIntelMedium_2kog;
	color: rgb(8,96,168);
}

.s4_1796{
	FONT-SIZE: 60.9px;
	FONT-FAMILY: NeoSansIntelMedium_2kog;
	color: rgb(8,96,168);
}

.s5_1796{
	FONT-SIZE: 55px;
	FONT-FAMILY: NeoSansIntelMedium_2kog;
	color: rgb(8,96,168);
}

.s6_1796{
	FONT-SIZE: 55px;
	FONT-FAMILY: Verdana_9zn;
	color: rgb(0,0,0);
}

.s7_1796{
	FONT-SIZE: 85.4px;
	FONT-FAMILY: TimesNewRoman_9zw;
	color: rgb(0,0,0);
}

.s8_1796{
	FONT-SIZE: 55px;
	FONT-FAMILY: NeoSansIntelMedium_2kog;
	color: rgb(0,0,0);
}

.s9_1796{
	FONT-SIZE: 55px;
	FONT-FAMILY: NeoSansIntel_2koi;
	color: rgb(0,0,0);
}

</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1796" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_2kog;
	src: url("fonts/NeoSansIntelMedium_2kog.woff") format("woff");
}

@font-face {
	font-family: Verdana_9zn;
	src: url("fonts/Verdana_9zn.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_2koi;
	src: url("fonts/NeoSansIntel_2koi.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_9zw;
	src: url("fonts/TimesNewRoman_9zw.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1796Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1796" style="-webkit-user-select: none;"><object width="935" height="1210" data="1796/1796.svg" type="image/svg+xml" id="pdf1796" style="width:935px; height:1210px; background-color:white; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div id="t1_1796" class="t s1_1796">VPSCATTERDD/VPSCATTERDQ/VPSCATTERQD/VPSCATTERQQ—Scatter Packed Dword, Packed Qword with Signed Dword, Signed</div>
<div id="t2_1796" class="t s2_1796">INSTRUCTION SET REFERENCE, V-Z</div>
<div id="t3_1796" class="t s1_1796">5-440</div>
<div id="t4_1796" class="t s1_1796">Vol. 2C</div>
<div id="t5_1796" class="t s3_1796">VPSCATTERDD/VPSCATTERDQ/VPSCATTERQD/VPSCATTERQQ—Scatter Packed Dword, Packed </div>
<div id="t6_1796" class="t s3_1796">Qword with Signed Dword, Signed Qword Indices</div>
<div id="t7_1796" class="t s4_1796">Instruction Operand Encoding</div>
<div id="t8_1796" class="t s5_1796">Description</div>
<div id="t9_1796" class="t s6_1796">Stores up to 16 elements (8 elements for qword indices) in doubleword vector or 8 elements in quadword vector to </div>
<div id="ta_1796" class="t s6_1796">the memory locations pointed by base address BASE_ADDR and index vector VINDEX, with scale SCALE. The </div>
<div id="tb_1796" class="t s6_1796">elements are specified via the VSIB (i.e., the index register is a vector register, holding packed indices). Elements </div>
<div id="tc_1796" class="t s6_1796">will only be stored if their corresponding mask bit is one. The entire mask register will be set to zero by this instruc-</div>
<div id="td_1796" class="t s6_1796">tion unless it triggers an exception.</div>
<div id="te_1796" class="t s6_1796">This instruction can be suspended by an exception if at least one element is already scattered (i.e., if the exception </div>
<div id="tf_1796" class="t s6_1796">is triggered by an element other than the rightmost one with its mask bit set). When this happens, the destination </div>
<div id="tg_1796" class="t s6_1796">register and the mask register are partially updated. If any traps or interrupts are pending from already scattered </div>
<div id="th_1796" class="t s6_1796">elements, they will be delivered in lieu of the exception; in this case, EFLAG.RF is set to one so an instruction break-</div>
<div id="ti_1796" class="t s6_1796">point is not re-triggered when the instruction is continued.</div>
<div id="tj_1796" class="t s6_1796">Note that:</div>
<div id="tk_1796" class="t s7_1796">•</div>
<div id="tl_1796" class="t s6_1796">Only writes to overlapping vector indices are guaranteed to be ordered with respect to each other (from LSB to </div>
<div id="tm_1796" class="t s6_1796">MSB of the source registers). Note that this also include partially overlapping vector indices. Writes that are not </div>
<div id="tn_1796" class="t s6_1796">overlapped may happen in any order. Memory ordering with other instructions follows the Intel-64 memory </div>
<div id="to_1796" class="t s6_1796">ordering model. Note that this does not account for non-overlapping indices that map into the same physical </div>
<div id="tp_1796" class="t s6_1796">address locations.</div>
<div id="tq_1796" class="t s8_1796">Opcode/</div>
<div id="tr_1796" class="t s8_1796">Instruction</div>
<div id="ts_1796" class="t s8_1796">Op/</div>
<div id="tt_1796" class="t s8_1796">En</div>
<div id="tu_1796" class="t s8_1796">64/32 </div>
<div id="tv_1796" class="t s8_1796">bit Mode </div>
<div id="tw_1796" class="t s8_1796">Support</div>
<div id="tx_1796" class="t s8_1796">CPUID </div>
<div id="ty_1796" class="t s8_1796">Feature </div>
<div id="tz_1796" class="t s8_1796">Flag</div>
<div id="t10_1796" class="t s8_1796">Description</div>
<div id="t11_1796" class="t s9_1796">EVEX.128.66.0F38.W0 A0 /vsib </div>
<div id="t12_1796" class="t s9_1796">VPSCATTERDD vm32x {k1}, xmm1</div>
<div id="t13_1796" class="t s9_1796">T1S</div>
<div id="t14_1796" class="t s9_1796">V/V</div>
<div id="t15_1796" class="t s9_1796">AVX512VL</div>
<div id="t16_1796" class="t s9_1796">AVX512F</div>
<div id="t17_1796" class="t s9_1796">Using signed dword indices, scatter dword values to </div>
<div id="t18_1796" class="t s9_1796">memory using writemask k1.</div>
<div id="t19_1796" class="t s9_1796">EVEX.256.66.0F38.W0 A0 /vsib</div>
<div id="t1a_1796" class="t s9_1796">VPSCATTERDD vm32y {k1}, ymm1</div>
<div id="t1b_1796" class="t s9_1796">T1S</div>
<div id="t1c_1796" class="t s9_1796">V/V</div>
<div id="t1d_1796" class="t s9_1796">AVX512VL</div>
<div id="t1e_1796" class="t s9_1796">AVX512F</div>
<div id="t1f_1796" class="t s9_1796">Using signed dword indices, scatter dword values to </div>
<div id="t1g_1796" class="t s9_1796">memory using writemask k1.</div>
<div id="t1h_1796" class="t s9_1796">EVEX.512.66.0F38.W0 A0 /vsib </div>
<div id="t1i_1796" class="t s9_1796">VPSCATTERDD vm32z {k1}, zmm1</div>
<div id="t1j_1796" class="t s9_1796">T1S</div>
<div id="t1k_1796" class="t s9_1796">V/V</div>
<div id="t1l_1796" class="t s9_1796">AVX512F</div>
<div id="t1m_1796" class="t s9_1796">Using signed dword indices, scatter dword values to </div>
<div id="t1n_1796" class="t s9_1796">memory using writemask k1.</div>
<div id="t1o_1796" class="t s9_1796">EVEX.128.66.0F38.W1 A0 /vsib </div>
<div id="t1p_1796" class="t s9_1796">VPSCATTERDQ vm32x {k1}, xmm1</div>
<div id="t1q_1796" class="t s9_1796">T1S</div>
<div id="t1r_1796" class="t s9_1796">V/V</div>
<div id="t1s_1796" class="t s9_1796">AVX512VL</div>
<div id="t1t_1796" class="t s9_1796">AVX512F</div>
<div id="t1u_1796" class="t s9_1796">Using signed dword indices, scatter qword values to </div>
<div id="t1v_1796" class="t s9_1796">memory using writemask k1.</div>
<div id="t1w_1796" class="t s9_1796">EVEX.256.66.0F38.W1 A0 /vsib </div>
<div id="t1x_1796" class="t s9_1796">VPSCATTERDQ vm32x {k1}, ymm1</div>
<div id="t1y_1796" class="t s9_1796">T1S</div>
<div id="t1z_1796" class="t s9_1796">V/V</div>
<div id="t20_1796" class="t s9_1796">AVX512VL</div>
<div id="t21_1796" class="t s9_1796">AVX512F</div>
<div id="t22_1796" class="t s9_1796">Using signed dword indices, scatter qword values to </div>
<div id="t23_1796" class="t s9_1796">memory using writemask k1.</div>
<div id="t24_1796" class="t s9_1796">EVEX.512.66.0F38.W1 A0 /vsib </div>
<div id="t25_1796" class="t s9_1796">VPSCATTERDQ vm32y {k1}, zmm1</div>
<div id="t26_1796" class="t s9_1796">T1S</div>
<div id="t27_1796" class="t s9_1796">V/V</div>
<div id="t28_1796" class="t s9_1796">AVX512F</div>
<div id="t29_1796" class="t s9_1796">Using signed dword indices, scatter qword values to </div>
<div id="t2a_1796" class="t s9_1796">memory using writemask k1.</div>
<div id="t2b_1796" class="t s9_1796">EVEX.128.66.0F38.W0 A1 /vsib </div>
<div id="t2c_1796" class="t s9_1796">VPSCATTERQD vm64x {k1}, xmm1</div>
<div id="t2d_1796" class="t s9_1796">T1S</div>
<div id="t2e_1796" class="t s9_1796">V/V</div>
<div id="t2f_1796" class="t s9_1796">AVX512VL</div>
<div id="t2g_1796" class="t s9_1796">AVX512F</div>
<div id="t2h_1796" class="t s9_1796">Using signed qword indices, scatter dword values to </div>
<div id="t2i_1796" class="t s9_1796">memory using writemask k1.</div>
<div id="t2j_1796" class="t s9_1796">EVEX.256.66.0F38.W0 A1 /vsib </div>
<div id="t2k_1796" class="t s9_1796">VPSCATTERQD vm64y {k1}, xmm1</div>
<div id="t2l_1796" class="t s9_1796">T1S</div>
<div id="t2m_1796" class="t s9_1796">V/V</div>
<div id="t2n_1796" class="t s9_1796">AVX512VL</div>
<div id="t2o_1796" class="t s9_1796">AVX512F</div>
<div id="t2p_1796" class="t s9_1796">Using signed qword indices, scatter dword values to </div>
<div id="t2q_1796" class="t s9_1796">memory using writemask k1.</div>
<div id="t2r_1796" class="t s9_1796">EVEX.512.66.0F38.W0 A1 /vsib </div>
<div id="t2s_1796" class="t s9_1796">VPSCATTERQD vm64z {k1}, ymm1</div>
<div id="t2t_1796" class="t s9_1796">T1S</div>
<div id="t2u_1796" class="t s9_1796">V/V</div>
<div id="t2v_1796" class="t s9_1796">AVX512F</div>
<div id="t2w_1796" class="t s9_1796">Using signed qword indices, scatter dword values to </div>
<div id="t2x_1796" class="t s9_1796">memory using writemask k1.</div>
<div id="t2y_1796" class="t s9_1796">EVEX.128.66.0F38.W1 A1 /vsib </div>
<div id="t2z_1796" class="t s9_1796">VPSCATTERQQ vm64x {k1}, xmm1</div>
<div id="t30_1796" class="t s9_1796">T1S</div>
<div id="t31_1796" class="t s9_1796">V/V</div>
<div id="t32_1796" class="t s9_1796">AVX512VL</div>
<div id="t33_1796" class="t s9_1796">AVX512F</div>
<div id="t34_1796" class="t s9_1796">Using signed qword indices, scatter qword values to </div>
<div id="t35_1796" class="t s9_1796">memory using writemask k1.</div>
<div id="t36_1796" class="t s9_1796">EVEX.256.66.0F38.W1 A1 /vsib </div>
<div id="t37_1796" class="t s9_1796">VPSCATTERQQ vm64y {k1}, ymm1</div>
<div id="t38_1796" class="t s9_1796">T1S</div>
<div id="t39_1796" class="t s9_1796">V/V</div>
<div id="t3a_1796" class="t s9_1796">AVX512VL</div>
<div id="t3b_1796" class="t s9_1796">AVX512F</div>
<div id="t3c_1796" class="t s9_1796">Using signed qword indices, scatter qword values to </div>
<div id="t3d_1796" class="t s9_1796">memory using writemask k1.</div>
<div id="t3e_1796" class="t s9_1796">EVEX.512.66.0F38.W1 A1 /vsib</div>
<div id="t3f_1796" class="t s9_1796">VPSCATTERQQ vm64z {k1}, zmm1</div>
<div id="t3g_1796" class="t s9_1796">T1S</div>
<div id="t3h_1796" class="t s9_1796">V/V</div>
<div id="t3i_1796" class="t s9_1796">AVX512F</div>
<div id="t3j_1796" class="t s9_1796">Using signed qword indices, scatter qword values to </div>
<div id="t3k_1796" class="t s9_1796">memory using writemask k1.</div>
<div id="t3l_1796" class="t s9_1796">Op/En</div>
<div id="t3m_1796" class="t s9_1796">Operand 1</div>
<div id="t3n_1796" class="t s9_1796">Operand 2</div>
<div id="t3o_1796" class="t s9_1796">Operand 3</div>
<div id="t3p_1796" class="t s9_1796">Operand 4</div>
<div id="t3q_1796" class="t s9_1796">T1S</div>
<div id="t3r_1796" class="t s9_1796">BaseReg (R): VSIB:base,</div>
<div id="t3s_1796" class="t s9_1796">VectorReg(R): VSIB:index</div>
<div id="t3t_1796" class="t s9_1796">ModRM:reg (r)</div>
<div id="t3u_1796" class="t s9_1796">NA</div>
<div id="t3v_1796" class="t s9_1796">NA</div>

<!-- End text definitions -->


</div>
</body>
</html>
