
DEFINE std                                      $CDS_ROOT/tools/inca/files/STD/                      
DEFINE synopsys                                 $CDS_ROOT/tools/inca/files/SYNOPSYS/                 
DEFINE ieee                                     $CDS_ROOT/tools/inca/files/IEEE/                     
DEFINE ambit                                    $CDS_ROOT/tools/inca/files/AMBIT/                    
DEFINE vital_memory                             $CDS_ROOT/tools/inca/files/VITAL_MEMORY/             
DEFINE ncutils                                  $CDS_ROOT/tools/inca/files/NCUTILS/                  
DEFINE ncinternal                               $CDS_ROOT/tools/inca/files/NCINTERNAL/               
DEFINE ncmodels                                 $CDS_ROOT/tools/inca/files/NCMODELS/                 
DEFINE cds_assertions                           $CDS_ROOT/tools/inca/files/CDS_ASSERTIONS/           
DEFINE work                                     ./libraries/work/                                    
DEFINE error_adapter_0                          ./libraries/error_adapter_0/                         
DEFINE avalon_st_adapter                        ./libraries/avalon_st_adapter/                       
DEFINE async_fifo                               ./libraries/async_fifo/                              
DEFINE rsp_mux                                  ./libraries/rsp_mux/                                 
DEFINE rsp_demux                                ./libraries/rsp_demux/                               
DEFINE cmd_mux                                  ./libraries/cmd_mux/                                 
DEFINE cmd_demux                                ./libraries/cmd_demux/                               
DEFINE intel_onchip_ssram_drw_s1_burst_adapter  ./libraries/intel_onchip_ssram_drw_s1_burst_adapter/ 
DEFINE axi_bridge_0_m0_wr_limiter               ./libraries/axi_bridge_0_m0_wr_limiter/              
DEFINE router_002                               ./libraries/router_002/                              
DEFINE router                                   ./libraries/router/                                  
DEFINE intel_onchip_ssram_drw_s1_agent_rsp_fifo ./libraries/intel_onchip_ssram_drw_s1_agent_rsp_fifo/
DEFINE intel_onchip_ssram_drw_s1_agent          ./libraries/intel_onchip_ssram_drw_s1_agent/         
DEFINE axi_bridge_0_m0_agent                    ./libraries/axi_bridge_0_m0_agent/                   
DEFINE intel_onchip_ssram_drw_s1_translator     ./libraries/intel_onchip_ssram_drw_s1_translator/    
DEFINE axi_bridge_0_m0_translator               ./libraries/axi_bridge_0_m0_translator/              
DEFINE rst_controller                           ./libraries/rst_controller/                          
DEFINE mm_interconnect_0                        ./libraries/mm_interconnect_0/                       
DEFINE intel_onchip_ssram_drw                   ./libraries/intel_onchip_ssram_drw/                  
DEFINE axi_bridge_0                             ./libraries/axi_bridge_0/                            
DEFINE altpll_0                                 ./libraries/altpll_0/                                
DEFINE altera_ver                               ./libraries/altera_ver/                              
DEFINE lpm_ver                                  ./libraries/lpm_ver/                                 
DEFINE sgate_ver                                ./libraries/sgate_ver/                               
DEFINE altera_mf_ver                            ./libraries/altera_mf_ver/                           
DEFINE altera_lnsim_ver                         ./libraries/altera_lnsim_ver/                        
DEFINE cycloneive_ver                           ./libraries/cycloneive_ver/                          
