# Hierarchical_design_of_Alarm_Clock_in_Verilog

The design is not optimized and not meant for FPGA implementation.
![image](https://github.com/user-attachments/assets/b1ffbd4a-e055-4108-a072-1aa64f52d0c1)
