/********************************************************
 *          Copyright(c) 2019   Semidrive               *
 ********************************************************/

/*
 * Copied from testbench r1p13.
 * Do not manually update.
 */

#ifndef _SCR_BITS_H_
#define _SCR_BITS_H_
#define SCR_SAF_RSTGEN_SAF_BOOT_MODE_SCR_3_0_RO_START_BIT 0
#define SCR_SAF_RSTGEN_SAF_BOOT_MODE_SCR_3_0_RO_WIDTH 4
#define SCR_SAF_EFUSEC_MANU_CFG_87_64_RO_START_BIT 32
#define SCR_SAF_EFUSEC_MANU_CFG_87_64_RO_WIDTH 24
#define SCR_SAF_EFUSEC_MISC_CFG_7_RO_START_BIT 56
#define SCR_SAF_EFUSEC_MISC_CFG_7_RO_WIDTH 1
#define SCR_SAF_EFUSEC_MANU_CFG_88_RO_START_BIT 57
#define SCR_SAF_EFUSEC_MANU_CFG_88_RO_WIDTH 1
#define SCR_SAF_EFUSEC_FA_CFG_0_RO_START_BIT 58
#define SCR_SAF_EFUSEC_FA_CFG_0_RO_WIDTH 1
#define SCR_SAF_RSTGEN_SEC_MAIN_RST_B_AND_MAIN_GATING_EN_RO_START_BIT 59
#define SCR_SAF_RSTGEN_SEC_MAIN_RST_B_AND_MAIN_GATING_EN_RO_WIDTH 1
#define SCR_SAF_NOC_SAF_M_0_I_MAINNOPENDINGTRANS_RO_START_BIT 64
#define SCR_SAF_NOC_SAF_M_0_I_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SAF_NOC_SAF_M_1_I_MAINNOPENDINGTRANS_RO_START_BIT 65
#define SCR_SAF_NOC_SAF_M_1_I_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SAF_NOC_SAF_M_2_I_MAINNOPENDINGTRANS_RO_START_BIT 66
#define SCR_SAF_NOC_SAF_M_2_I_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SAF_NOC_SAF_M_3_I_MAINNOPENDINGTRANS_RO_START_BIT 67
#define SCR_SAF_NOC_SAF_M_3_I_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SAF_NOC_SAF_M_4_I_MAINNOPENDINGTRANS_RO_START_BIT 68
#define SCR_SAF_NOC_SAF_M_4_I_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SAF_NOC_SAF_M_5_I_MAINNOPENDINGTRANS_RO_START_BIT 69
#define SCR_SAF_NOC_SAF_M_5_I_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SAF_NOC_SAF_M_6_I_MAINNOPENDINGTRANS_RO_START_BIT 70
#define SCR_SAF_NOC_SAF_M_6_I_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SAF_NOC_SAF_S_0_T_MAINNOPENDINGTRANS_RO_START_BIT 71
#define SCR_SAF_NOC_SAF_S_0_T_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SAF_NOC_SAF_S_10_T_MAINNOPENDINGTRANS_RO_START_BIT 72
#define SCR_SAF_NOC_SAF_S_10_T_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SAF_NOC_SAF_S_11_T_MAINNOPENDINGTRANS_RO_START_BIT 73
#define SCR_SAF_NOC_SAF_S_11_T_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SAF_NOC_SAF_S_1_T_MAINNOPENDINGTRANS_RO_START_BIT 74
#define SCR_SAF_NOC_SAF_S_1_T_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SAF_NOC_SAF_S_2_T_MAINNOPENDINGTRANS_RO_START_BIT 75
#define SCR_SAF_NOC_SAF_S_2_T_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SAF_NOC_SAF_S_3_T_MAINNOPENDINGTRANS_RO_START_BIT 76
#define SCR_SAF_NOC_SAF_S_3_T_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SAF_NOC_SAF_S_4_T_MAINNOPENDINGTRANS_RO_START_BIT 77
#define SCR_SAF_NOC_SAF_S_4_T_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SAF_NOC_SAF_S_5_T_MAINNOPENDINGTRANS_RO_START_BIT 78
#define SCR_SAF_NOC_SAF_S_5_T_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SAF_NOC_SAF_S_6_T_MAINNOPENDINGTRANS_RO_START_BIT 79
#define SCR_SAF_NOC_SAF_S_6_T_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SAF_NOC_SAF_S_7_T_MAINNOPENDINGTRANS_RO_START_BIT 80
#define SCR_SAF_NOC_SAF_S_7_T_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SAF_NOC_SAF_S_8_T_MAINNOPENDINGTRANS_RO_START_BIT 81
#define SCR_SAF_NOC_SAF_S_8_T_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SAF_NOC_SAF_S_9_T_MAINNOPENDINGTRANS_RO_START_BIT 82
#define SCR_SAF_NOC_SAF_S_9_T_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SAF_NOC_SAF_SVREG_T_MAINNOPENDINGTRANS_RO_START_BIT 83
#define SCR_SAF_NOC_SAF_SVREG_T_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SAF_NOC_SAF_SVREG_MAINNOPENDINGTRANS_RO_START_BIT 84
#define SCR_SAF_NOC_SAF_SVREG_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SAF_NOC_MAINB_M_0_I_MAINNOPENDINGTRANS_RO_START_BIT 85
#define SCR_SAF_NOC_MAINB_M_0_I_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SAF_NOC_MAINB_M_1_I_MAINNOPENDINGTRANS_RO_START_BIT 86
#define SCR_SAF_NOC_MAINB_M_1_I_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SAF_NOC_MAINB_M_2_I_MAINNOPENDINGTRANS_RO_START_BIT 87
#define SCR_SAF_NOC_MAINB_M_2_I_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SAF_NOC_MAINB_NOC_REG_T_MAINNOPENDINGTRANS_RO_START_BIT 88
#define SCR_SAF_NOC_MAINB_NOC_REG_T_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SAF_NOC_MAINB_NOC_REG_MAINNOPENDINGTRANS_RO_START_BIT 89
#define SCR_SAF_NOC_MAINB_NOC_REG_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SAF_NOC_MAINB_S_0_T_MAINNOPENDINGTRANS_RO_START_BIT 90
#define SCR_SAF_NOC_MAINB_S_0_T_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SAF_NOC_MAINB_S_1_T_MAINNOPENDINGTRANS_RO_START_BIT 91
#define SCR_SAF_NOC_MAINB_S_1_T_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SAF_NOC_MAINB_S_2_T_MAINNOPENDINGTRANS_RO_START_BIT 92
#define SCR_SAF_NOC_MAINB_S_2_T_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SAF_NOC_MAINB_S_3_T_MAINNOPENDINGTRANS_RO_START_BIT 93
#define SCR_SAF_NOC_MAINB_S_3_T_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SAF_NOC_MAINB_S_4_T_MAINNOPENDINGTRANS_RO_START_BIT 94
#define SCR_SAF_NOC_MAINB_S_4_T_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SAF_NOC_MAINB_S_5_T_MAINNOPENDINGTRANS_RO_START_BIT 95
#define SCR_SAF_NOC_MAINB_S_5_T_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SAF_APBMUX2_SEM1_SELECT_L16_START_BIT 0
#define SCR_SAF_APBMUX2_SEM1_SELECT_L16_WIDTH 1
#define SCR_SAF_APBMUX2_CE1_SELECT_L16_START_BIT 1
#define SCR_SAF_APBMUX2_CE1_SELECT_L16_WIDTH 1
#define SCR_SAF_APBMUX2_PWRCTRL_SELECT_L16_START_BIT 2
#define SCR_SAF_APBMUX2_PWRCTRL_SELECT_L16_WIDTH 1
#define SCR_SAF_APBMUX2_OSPI1_SELECT_L16_START_BIT 3
#define SCR_SAF_APBMUX2_OSPI1_SELECT_L16_WIDTH 1
#define SCR_SAF_APBMUX2_CANFD1_SELECT_L16_START_BIT 4
#define SCR_SAF_APBMUX2_CANFD1_SELECT_L16_WIDTH 1
#define SCR_SAF_APBMUX2_CANFD2_SELECT_L16_START_BIT 5
#define SCR_SAF_APBMUX2_CANFD2_SELECT_L16_WIDTH 1
#define SCR_SAF_APBMUX2_CANFD3_SELECT_L16_START_BIT 6
#define SCR_SAF_APBMUX2_CANFD3_SELECT_L16_WIDTH 1
#define SCR_SAF_APBMUX2_CANFD4_SELECT_L16_START_BIT 7
#define SCR_SAF_APBMUX2_CANFD4_SELECT_L16_WIDTH 1
#define SCR_SAF_APBMUX2_I2C1_SELECT_L16_START_BIT 8
#define SCR_SAF_APBMUX2_I2C1_SELECT_L16_WIDTH 1
#define SCR_SAF_APBMUX2_I2C2_SELECT_L16_START_BIT 9
#define SCR_SAF_APBMUX2_I2C2_SELECT_L16_WIDTH 1
#define SCR_SAF_APBMUX2_I2C3_SELECT_L16_START_BIT 10
#define SCR_SAF_APBMUX2_I2C3_SELECT_L16_WIDTH 1
#define SCR_SAF_APBMUX2_I2C4_SELECT_L16_START_BIT 11
#define SCR_SAF_APBMUX2_I2C4_SELECT_L16_WIDTH 1
#define SCR_SAF_APBMUX2_TIMER1_SELECT_L16_START_BIT 12
#define SCR_SAF_APBMUX2_TIMER1_SELECT_L16_WIDTH 1
#define SCR_SAF_APBMUX2_TIMER2_SELECT_L16_START_BIT 13
#define SCR_SAF_APBMUX2_TIMER2_SELECT_L16_WIDTH 1
#define SCR_SAF_APBMUX2_UART1_SELECT_L16_START_BIT 32
#define SCR_SAF_APBMUX2_UART1_SELECT_L16_WIDTH 1
#define SCR_SAF_APBMUX2_UART2_SELECT_L16_START_BIT 33
#define SCR_SAF_APBMUX2_UART2_SELECT_L16_WIDTH 1
#define SCR_SAF_APBMUX2_UART3_SELECT_L16_START_BIT 34
#define SCR_SAF_APBMUX2_UART3_SELECT_L16_WIDTH 1
#define SCR_SAF_APBMUX2_UART4_SELECT_L16_START_BIT 35
#define SCR_SAF_APBMUX2_UART4_SELECT_L16_WIDTH 1
#define SCR_SAF_APBMUX2_UART5_SELECT_L16_START_BIT 36
#define SCR_SAF_APBMUX2_UART5_SELECT_L16_WIDTH 1
#define SCR_SAF_APBMUX2_UART6_SELECT_L16_START_BIT 37
#define SCR_SAF_APBMUX2_UART6_SELECT_L16_WIDTH 1
#define SCR_SAF_APBMUX2_UART7_SELECT_L16_START_BIT 38
#define SCR_SAF_APBMUX2_UART7_SELECT_L16_WIDTH 1
#define SCR_SAF_APBMUX2_UART8_SELECT_L16_START_BIT 39
#define SCR_SAF_APBMUX2_UART8_SELECT_L16_WIDTH 1
#define SCR_SAF_APBMUX2_ENET1_SELECT_L16_START_BIT 40
#define SCR_SAF_APBMUX2_ENET1_SELECT_L16_WIDTH 1
#define SCR_SAF_APBMUX2_PWM1_SELECT_L16_START_BIT 41
#define SCR_SAF_APBMUX2_PWM1_SELECT_L16_WIDTH 1
#define SCR_SAF_APBMUX2_PWM2_SELECT_L16_START_BIT 42
#define SCR_SAF_APBMUX2_PWM2_SELECT_L16_WIDTH 1
#define SCR_SAF_APBMUX2_WDT1_SELECT_L16_START_BIT 43
#define SCR_SAF_APBMUX2_WDT1_SELECT_L16_WIDTH 1
#define SCR_SAF_APBMUX2_DMA1_SELECT_L16_START_BIT 44
#define SCR_SAF_APBMUX2_DMA1_SELECT_L16_WIDTH 1
#define SCR_SAF_APBMUX2_RC_24M_SELECT_L16_START_BIT 45
#define SCR_SAF_APBMUX2_RC_24M_SELECT_L16_WIDTH 1
#define SCR_SAF_APBMUX2_IRAM1_SELECT_L16_START_BIT 46
#define SCR_SAF_APBMUX2_IRAM1_SELECT_L16_WIDTH 1
#define SCR_SAF_APBMUX2_PLL1_SELECT_L16_START_BIT 64
#define SCR_SAF_APBMUX2_PLL1_SELECT_L16_WIDTH 1
#define SCR_SAF_APBMUX2_PLL2_SELECT_L16_START_BIT 65
#define SCR_SAF_APBMUX2_PLL2_SELECT_L16_WIDTH 1
#define SCR_SAF_APBMUX2_PVT_SNS_SAF_SELECT_L16_START_BIT 66
#define SCR_SAF_APBMUX2_PVT_SNS_SAF_SELECT_L16_WIDTH 1
#define SCR_SAF_APBMUX2_BIPC_ENET1_SELECT_L16_START_BIT 67
#define SCR_SAF_APBMUX2_BIPC_ENET1_SELECT_L16_WIDTH 1
#define SCR_SAF_APBMUX2_I2S_SC1_SELECT_L16_START_BIT 68
#define SCR_SAF_APBMUX2_I2S_SC1_SELECT_L16_WIDTH 1
#define SCR_SAF_APBMUX2_I2S_SC2_SELECT_L16_START_BIT 69
#define SCR_SAF_APBMUX2_I2S_SC2_SELECT_L16_WIDTH 1
#define SCR_SAF_APBMUX2_SPI1_SELECT_L16_START_BIT 70
#define SCR_SAF_APBMUX2_SPI1_SELECT_L16_WIDTH 1
#define SCR_SAF_APBMUX2_SPI2_SELECT_L16_START_BIT 71
#define SCR_SAF_APBMUX2_SPI2_SELECT_L16_WIDTH 1
#define SCR_SAF_APBMUX2_SPI3_SELECT_L16_START_BIT 72
#define SCR_SAF_APBMUX2_SPI3_SELECT_L16_WIDTH 1
#define SCR_SAF_APBMUX2_SPI4_SELECT_L16_START_BIT 73
#define SCR_SAF_APBMUX2_SPI4_SELECT_L16_WIDTH 1
#define SCR_SAF_APBMUX2_XTAL_SAF_SELECT_L16_START_BIT 75
#define SCR_SAF_APBMUX2_XTAL_SAF_SELECT_L16_WIDTH 1
#define SCR_SAF_AXISLVMUX_IRAM1_SELECT_L16_START_BIT 76
#define SCR_SAF_AXISLVMUX_IRAM1_SELECT_L16_WIDTH 1
#define SCR_SAF_AXISLVMUX_OSPI1_SELECT_L16_START_BIT 77
#define SCR_SAF_AXISLVMUX_OSPI1_SELECT_L16_WIDTH 1
#define SCR_SAF_AXISLVMUX_DMA1_SELECT_L16_START_BIT 78
#define SCR_SAF_AXISLVMUX_DMA1_SELECT_L16_WIDTH 1
#define SCR_SAF_AXISLVMUX_CE1_SELECT_L16_START_BIT 79
#define SCR_SAF_AXISLVMUX_CE1_SELECT_L16_WIDTH 1
#define SCR_SAF_APBMUX2_TM_SELECT_L16_START_BIT 96
#define SCR_SAF_APBMUX2_TM_SELECT_L16_WIDTH 1
#define SCR_SAF_APBMUX2_RC_RTC_SELECT_L16_START_BIT 97
#define SCR_SAF_APBMUX2_RC_RTC_SELECT_L16_WIDTH 1
#define SCR_SAF_APBMUX2_IOMUX_CTRL_RTC_SELECT_L16_START_BIT 98
#define SCR_SAF_APBMUX2_IOMUX_CTRL_RTC_SELECT_L16_WIDTH 1
#define SCR_SAF_APBMUX2_XTAL_RTC_SELECT_L16_START_BIT 99
#define SCR_SAF_APBMUX2_XTAL_RTC_SELECT_L16_WIDTH 1
#define SCR_SAF_APBMUX2_RTC1_SELECT_L16_START_BIT 100
#define SCR_SAF_APBMUX2_RTC1_SELECT_L16_WIDTH 1
#define SCR_SAF_APBMUX2_RTC2_SELECT_L16_START_BIT 101
#define SCR_SAF_APBMUX2_RTC2_SELECT_L16_WIDTH 1
#define SCR_SAF_APBMUX2_PMU_SELECT_L16_START_BIT 102
#define SCR_SAF_APBMUX2_PMU_SELECT_L16_WIDTH 1
#define SCR_SAF_APBMUX2_RSTGEN_RTC_SELECT_L16_START_BIT 103
#define SCR_SAF_APBMUX2_RSTGEN_RTC_SELECT_L16_WIDTH 1
#define SCR_SAF_APBMUX2_SEC_STORAGE1_SELECT_L16_START_BIT 104
#define SCR_SAF_APBMUX2_SEC_STORAGE1_SELECT_L16_WIDTH 1
#define SCR_SAF_APBMUX2_SEC_STORAGE2_SELECT_L16_START_BIT 105
#define SCR_SAF_APBMUX2_SEC_STORAGE2_SELECT_L16_WIDTH 1
#define SCR_SAF_APBMUX2_EIC_SAFE_SELECT_L16_START_BIT 106
#define SCR_SAF_APBMUX2_EIC_SAFE_SELECT_L16_WIDTH 1
#define SCR_SAF_APBMUX2_GPV_HPIB_SELECT_L16_START_BIT 107
#define SCR_SAF_APBMUX2_GPV_HPIB_SELECT_L16_WIDTH 1
#define SCR_SAF_CE1_KEY_PERCTRL_SCR_KEY_ENABLE_15_0_L16_START_BIT 128
#define SCR_SAF_CE1_KEY_PERCTRL_SCR_KEY_ENABLE_15_0_L16_WIDTH 16
#define SCR_SAF_MPC_DMA1_RESP_ERR_DIS_L16_START_BIT 176
#define SCR_SAF_MPC_DMA1_RESP_ERR_DIS_L16_WIDTH 1
#define SCR_SAF_MPC_CE1_RESP_ERR_DIS_L16_START_BIT 177
#define SCR_SAF_MPC_CE1_RESP_ERR_DIS_L16_WIDTH 1
#define SCR_SAF_MPC_IRAM1_RESP_ERR_DIS_L16_START_BIT 178
#define SCR_SAF_MPC_IRAM1_RESP_ERR_DIS_L16_WIDTH 1
#define SCR_SAF_MPC_OSPI1_RESP_ERR_DIS_L16_START_BIT 179
#define SCR_SAF_MPC_OSPI1_RESP_ERR_DIS_L16_WIDTH 1
#define SCR_SAF_PPC_APBDECMUX1B_RESP_ERR_DIS_L16_START_BIT 180
#define SCR_SAF_PPC_APBDECMUX1B_RESP_ERR_DIS_L16_WIDTH 1
#define SCR_SAF_RPC_SAF_RESP_ERR_DIS_L16_START_BIT 181
#define SCR_SAF_RPC_SAF_RESP_ERR_DIS_L16_WIDTH 1
#define SCR_SAF_GPIO_MUX1_GPIO_SEL_15_0_L16_START_BIT 384
#define SCR_SAF_GPIO_MUX1_GPIO_SEL_15_0_L16_WIDTH 16
#define SCR_SAF_GPIO_MUX1_GPIO_SEL_31_16_L16_START_BIT 416
#define SCR_SAF_GPIO_MUX1_GPIO_SEL_31_16_L16_WIDTH 16
#define SCR_SAF_GPIO_MUX1_GPIO_SEL_47_32_L16_START_BIT 448
#define SCR_SAF_GPIO_MUX1_GPIO_SEL_47_32_L16_WIDTH 16
#define SCR_SAF_GPIO_MUX_SAF_GPIO_SEL_15_0_L16_START_BIT 480
#define SCR_SAF_GPIO_MUX_SAF_GPIO_SEL_15_0_L16_WIDTH 16
#define SCR_SAF_GPIO_MUX_SAF_GPIO_SEL_31_16_L16_START_BIT 512
#define SCR_SAF_GPIO_MUX_SAF_GPIO_SEL_31_16_L16_WIDTH 16
#define SCR_SAF_GPIO_MUX_SAF_GPIO_SEL_47_32_L16_START_BIT 544
#define SCR_SAF_GPIO_MUX_SAF_GPIO_SEL_47_32_L16_WIDTH 16
#define SCR_SAF_GPIO_MUX_SAF_GPIO_SEL_63_48_L16_START_BIT 576
#define SCR_SAF_GPIO_MUX_SAF_GPIO_SEL_63_48_L16_WIDTH 16
#define SCR_SAF_GPIO_MUX_SAF_GPIO_SEL_79_64_L16_START_BIT 608
#define SCR_SAF_GPIO_MUX_SAF_GPIO_SEL_79_64_L16_WIDTH 16
#define SCR_SAF_GPIO_MUX_SAF_GPIO_SEL_95_80_L16_START_BIT 640
#define SCR_SAF_GPIO_MUX_SAF_GPIO_SEL_95_80_L16_WIDTH 16
#define SCR_SAF_TBU11_BYP_MUX_BYPASS_L16_START_BIT 672
#define SCR_SAF_TBU11_BYP_MUX_BYPASS_L16_WIDTH 1
#define SCR_SAF_TBU12_BYP_MUX_BYPASS_L16_START_BIT 673
#define SCR_SAF_TBU12_BYP_MUX_BYPASS_L16_WIDTH 1
#define SCR_SAF_TBU13_BYP_MUX_BYPASS_L16_START_BIT 674
#define SCR_SAF_TBU13_BYP_MUX_BYPASS_L16_WIDTH 1
#define SCR_SAF_FSREFCLK_SAF_SRC_SEL_1_0_L16_START_BIT 704
#define SCR_SAF_FSREFCLK_SAF_SRC_SEL_1_0_L16_WIDTH 2
#define SCR_SAF_FSREFCLK_SAF_XTAL_CG_EN_L16_START_BIT 706
#define SCR_SAF_FSREFCLK_SAF_XTAL_CG_EN_L16_WIDTH 1
#define SCR_SAF_FSREFCLK_SAF_FS_RC_EN_L16_START_BIT 707
#define SCR_SAF_FSREFCLK_SAF_FS_RC_EN_L16_WIDTH 1
#define SCR_SAF_FSREFCLK_SAF_FS_XTAL_EN_L16_START_BIT 708
#define SCR_SAF_FSREFCLK_SAF_FS_XTAL_EN_L16_WIDTH 1
#define SCR_SAF_CR5_SAF_DCCMINP_0_L16_START_BIT 736
#define SCR_SAF_CR5_SAF_DCCMINP_0_L16_WIDTH 1
#define SCR_SAF_CR5_SAF_DCCMINP2_0_L16_START_BIT 737
#define SCR_SAF_CR5_SAF_DCCMINP2_0_L16_WIDTH 1
#define SCR_SAF_REMAP_CR5_SAF_AW_ADDR_OFFSET_19_0_L31_START_BIT 0
#define SCR_SAF_REMAP_CR5_SAF_AW_ADDR_OFFSET_19_0_L31_WIDTH 20
#define SCR_SAF_REMAP_CR5_SAF_AW_REMAP_OVRD_EN_L31_START_BIT 20
#define SCR_SAF_REMAP_CR5_SAF_AW_REMAP_OVRD_EN_L31_WIDTH 1
#define SCR_SAF_REMAP_CR5_SAF_AR_ADDR_OFFSET_19_0_L31_START_BIT 0
#define SCR_SAF_REMAP_CR5_SAF_AR_ADDR_OFFSET_19_0_L31_WIDTH 20
#define SCR_SAF_REMAP_CR5_SAF_AR_REMAP_OVRD_EN_L31_START_BIT 20
#define SCR_SAF_REMAP_CR5_SAF_AR_REMAP_OVRD_EN_L31_WIDTH 1
#define SCR_SAF_NOC_SAF_FIREWALL_MAINFW_ENABLE_L31_START_BIT 32
#define SCR_SAF_NOC_SAF_FIREWALL_MAINFW_ENABLE_L31_WIDTH 1
#define SCR_SAF_CR5_SAF_DBGEN_L31_START_BIT 64
#define SCR_SAF_CR5_SAF_DBGEN_L31_WIDTH 1
#define SCR_SAF_CR5_SAF_NIDEN_L31_START_BIT 65
#define SCR_SAF_CR5_SAF_NIDEN_L31_WIDTH 1
#define SCR_SAF_REMAP_OSPI1_IMAGD_2ND_OFFSET_19_0_L31_START_BIT 96
#define SCR_SAF_REMAP_OSPI1_IMAGD_2ND_OFFSET_19_0_L31_WIDTH 20
#define SCR_SAF_REMAP_OSPI1_REMAP_EN_L31_START_BIT 116
#define SCR_SAF_REMAP_OSPI1_REMAP_EN_L31_WIDTH 1
#define SCR_SAF_REMAP_OSPI1_IMAGD_2ND_LOW_LIMIT_19_0_L31_START_BIT 128
#define SCR_SAF_REMAP_OSPI1_IMAGD_2ND_LOW_LIMIT_19_0_L31_WIDTH 20
#define SCR_SAF_REMAP_OSPI1_IMAGD_2ND_UP_LIMIT_19_0_L31_START_BIT 160
#define SCR_SAF_REMAP_OSPI1_IMAGD_2ND_UP_LIMIT_19_0_L31_WIDTH 20
#define SCR_SAF_PVT_SNS_SAF_FUSE_PVT_11_0_L31_START_BIT 192
#define SCR_SAF_PVT_SNS_SAF_FUSE_PVT_11_0_L31_WIDTH 12
#define SCR_SAF_POR_RTC_HYST0_1_0_L31_START_BIT 224
#define SCR_SAF_POR_RTC_HYST0_1_0_L31_WIDTH 2
#define SCR_SAF_POR_RTC_HYST1_1_0_L31_START_BIT 226
#define SCR_SAF_POR_RTC_HYST1_1_0_L31_WIDTH 2
#define SCR_SAF_POR_SAF_HYST0_1_0_L31_START_BIT 256
#define SCR_SAF_POR_SAF_HYST0_1_0_L31_WIDTH 2
#define SCR_SAF_POR_SAF_HYST1_1_0_L31_START_BIT 258
#define SCR_SAF_POR_SAF_HYST1_1_0_L31_WIDTH 2
#define SCR_SAF_POR_SAF_POR_PD_L31_START_BIT 260
#define SCR_SAF_POR_SAF_POR_PD_L31_WIDTH 1
#define SCR_SAF_POR_SAF_VDDIO_VAL_ON_2_0_L31_START_BIT 261
#define SCR_SAF_POR_SAF_VDDIO_VAL_ON_2_0_L31_WIDTH 3
#define SCR_SAF_POR_SAF_VDDIO_VAL_OFF_2_0_L31_START_BIT 264
#define SCR_SAF_POR_SAF_VDDIO_VAL_OFF_2_0_L31_WIDTH 3
#define SCR_SAF_POR_SAF_VDD_VAL_ON_2_0_L31_START_BIT 267
#define SCR_SAF_POR_SAF_VDD_VAL_ON_2_0_L31_WIDTH 3
#define SCR_SAF_POR_SAF_VDD_VAL_OFF_2_0_L31_START_BIT 270
#define SCR_SAF_POR_SAF_VDD_VAL_OFF_2_0_L31_WIDTH 3
#define SCR_SAF_POR_SAF_WAIT_TIME_2_0_L31_START_BIT 273
#define SCR_SAF_POR_SAF_WAIT_TIME_2_0_L31_WIDTH 3
#define SCR_SAF_REMAP_CR5_SAF_AW_IRQ_EN_RW_START_BIT 0
#define SCR_SAF_REMAP_CR5_SAF_AW_IRQ_EN_RW_WIDTH 1
#define SCR_SAF_REMAP_CR5_SAF_AW_IRQ_W1C_RW_START_BIT 1
#define SCR_SAF_REMAP_CR5_SAF_AW_IRQ_W1C_RW_WIDTH 1
#define SCR_SAF_REMAP_CR5_SAF_AR_IRQ_EN_RW_START_BIT 2
#define SCR_SAF_REMAP_CR5_SAF_AR_IRQ_EN_RW_WIDTH 1
#define SCR_SAF_REMAP_CR5_SAF_AR_IRQ_W1C_RW_START_BIT 3
#define SCR_SAF_REMAP_CR5_SAF_AR_IRQ_W1C_RW_WIDTH 1
#define SCR_SAF_CE1_SECURITY_VIOLATION_6_RW_START_BIT 32
#define SCR_SAF_CE1_SECURITY_VIOLATION_6_RW_WIDTH 1
#define SCR_SAF_CE2_SECURITY_VIOLATION_6_RW_START_BIT 32
#define SCR_SAF_CE2_SECURITY_VIOLATION_6_RW_WIDTH 1
#define SCR_SAF_SEC_STORAGE1_SECURE_VIOLATION_6_RW_START_BIT 32
#define SCR_SAF_SEC_STORAGE1_SECURE_VIOLATION_6_RW_WIDTH 1
#define SCR_SAF_SEC_STORAGE2_SECURE_VIOLATION_6_RW_START_BIT 32
#define SCR_SAF_SEC_STORAGE2_SECURE_VIOLATION_6_RW_WIDTH 1
#define SCR_SAF_SPI1_I_OPMODE_RW_START_BIT 64
#define SCR_SAF_SPI1_I_OPMODE_RW_WIDTH 1
#define SCR_SAF_SPI2_I_OPMODE_RW_START_BIT 96
#define SCR_SAF_SPI2_I_OPMODE_RW_WIDTH 1
#define SCR_SAF_SPI3_I_OPMODE_RW_START_BIT 128
#define SCR_SAF_SPI3_I_OPMODE_RW_WIDTH 1
#define SCR_SAF_SPI4_I_OPMODE_RW_START_BIT 160
#define SCR_SAF_SPI4_I_OPMODE_RW_WIDTH 1
#define SCR_SAF_TIMER1_LP_MODE_RW_START_BIT 192
#define SCR_SAF_TIMER1_LP_MODE_RW_WIDTH 1
#define SCR_SAF_TIMER2_LP_MODE_RW_START_BIT 224
#define SCR_SAF_TIMER2_LP_MODE_RW_WIDTH 1
#define SCR_SAF_PIO_I2S_SC12_OECTRL_1_0_RW_START_BIT 288
#define SCR_SAF_PIO_I2S_SC12_OECTRL_1_0_RW_WIDTH 2
#define SCR_SAF_SAF_DEBUG_MODE_RW_START_BIT 320
#define SCR_SAF_SAF_DEBUG_MODE_RW_WIDTH 1
#define SCR_SAF_ENET1_PPS_STRETCH_CFG_I_31_0_RW_START_BIT 352
#define SCR_SAF_ENET1_PPS_STRETCH_CFG_I_31_0_RW_WIDTH 32
#define SCR_SAF_IO_SAFE_PREFGEN_VDDIO_JTAG_LPM_RW_START_BIT 384
#define SCR_SAF_IO_SAFE_PREFGEN_VDDIO_JTAG_LPM_RW_WIDTH 1
#define SCR_SAF_IO_SAFE_PREFGEN_VDDIO_QSPI1_LPM_RW_START_BIT 385
#define SCR_SAF_IO_SAFE_PREFGEN_VDDIO_QSPI1_LPM_RW_WIDTH 1
#define SCR_SAF_IO_SAFE_PREFGEN_VDDIO_RGMII1_LPM_RW_START_BIT 386
#define SCR_SAF_IO_SAFE_PREFGEN_VDDIO_RGMII1_LPM_RW_WIDTH 1
#define SCR_SAF_IO_SAFE_PREFGEN_VDDIO_GPIO_A_LPM_RW_START_BIT 387
#define SCR_SAF_IO_SAFE_PREFGEN_VDDIO_GPIO_A_LPM_RW_WIDTH 1
#define SCR_SAF_IO_SAFE_PREFGEN_VDDIO_GPIO_B_LPM_RW_START_BIT 388
#define SCR_SAF_IO_SAFE_PREFGEN_VDDIO_GPIO_B_LPM_RW_WIDTH 1
#define SCR_SAF_DDR_SS_PWROKIN_AON_RW_START_BIT 416
#define SCR_SAF_DDR_SS_PWROKIN_AON_RW_WIDTH 1
#define SCR_SAF_CANFD1_CANFD_DEBOUNCE_TIME_3_0_R16W16_RW_START_BIT 0
#define SCR_SAF_CANFD1_CANFD_DEBOUNCE_TIME_3_0_R16W16_RW_WIDTH 4
#define SCR_SAF_CANFD1_IPG_STOP_R16W16_RW_START_BIT 4
#define SCR_SAF_CANFD1_IPG_STOP_R16W16_RW_WIDTH 1
#define SCR_SAF_CANFD1_IPG_DOZE_R16W16_RW_START_BIT 5
#define SCR_SAF_CANFD1_IPG_DOZE_R16W16_RW_WIDTH 1
#define SCR_SAF_CANFD2_CANFD_DEBOUNCE_TIME_3_0_R16W16_RW_START_BIT 16
#define SCR_SAF_CANFD2_CANFD_DEBOUNCE_TIME_3_0_R16W16_RW_WIDTH 4
#define SCR_SAF_CANFD2_IPG_STOP_R16W16_RW_START_BIT 20
#define SCR_SAF_CANFD2_IPG_STOP_R16W16_RW_WIDTH 1
#define SCR_SAF_CANFD2_IPG_DOZE_R16W16_RW_START_BIT 21
#define SCR_SAF_CANFD2_IPG_DOZE_R16W16_RW_WIDTH 1
#define SCR_SAF_CANFD3_CANFD_DEBOUNCE_TIME_3_0_R16W16_RW_START_BIT 32
#define SCR_SAF_CANFD3_CANFD_DEBOUNCE_TIME_3_0_R16W16_RW_WIDTH 4
#define SCR_SAF_CANFD3_IPG_STOP_R16W16_RW_START_BIT 36
#define SCR_SAF_CANFD3_IPG_STOP_R16W16_RW_WIDTH 1
#define SCR_SAF_CANFD3_IPG_DOZE_R16W16_RW_START_BIT 37
#define SCR_SAF_CANFD3_IPG_DOZE_R16W16_RW_WIDTH 1
#define SCR_SAF_CANFD4_CANFD_DEBOUNCE_TIME_3_0_R16W16_RW_START_BIT 48
#define SCR_SAF_CANFD4_CANFD_DEBOUNCE_TIME_3_0_R16W16_RW_WIDTH 4
#define SCR_SAF_CANFD4_IPG_STOP_R16W16_RW_START_BIT 52
#define SCR_SAF_CANFD4_IPG_STOP_R16W16_RW_WIDTH 1
#define SCR_SAF_CANFD4_IPG_DOZE_R16W16_RW_START_BIT 53
#define SCR_SAF_CANFD4_IPG_DOZE_R16W16_RW_WIDTH 1
#define SCR_SAF_ENET1_CSYSREQ_I_R16W16_RW_START_BIT 64
#define SCR_SAF_ENET1_CSYSREQ_I_R16W16_RW_WIDTH 1
#define SCR_SAF_ENET1_CMP_SEL_R16W16_RW_START_BIT 65
#define SCR_SAF_ENET1_CMP_SEL_R16W16_RW_WIDTH 1
#define SCR_SAF_ENET1_CPT_SEL_R16W16_RW_START_BIT 66
#define SCR_SAF_ENET1_CPT_SEL_R16W16_RW_WIDTH 1
#define SCR_SAF_ENET1_PHY_INTF_SEL_I_2_0_R16W16_RW_START_BIT 67
#define SCR_SAF_ENET1_PHY_INTF_SEL_I_2_0_R16W16_RW_WIDTH 3
#define SCR_SAF_ENET1_SBD_FLOWCTRL_I_4_0_R16W16_RW_START_BIT 70
#define SCR_SAF_ENET1_SBD_FLOWCTRL_I_4_0_R16W16_RW_WIDTH 5
#define SCR_SAF_ENET1_RMII_CLK_OE_R16W16_RW_START_BIT 75
#define SCR_SAF_ENET1_RMII_CLK_OE_R16W16_RW_WIDTH 1
#define SCR_SAF_ENET1_CAP_COMP_0_OE_R16W16_RW_START_BIT 76
#define SCR_SAF_ENET1_CAP_COMP_0_OE_R16W16_RW_WIDTH 1
#define SCR_SAF_ENET1_CAP_COMP_1_OE_R16W16_RW_START_BIT 77
#define SCR_SAF_ENET1_CAP_COMP_1_OE_R16W16_RW_WIDTH 1
#define SCR_SAF_ENET1_CAP_COMP_2_OE_R16W16_RW_START_BIT 78
#define SCR_SAF_ENET1_CAP_COMP_2_OE_R16W16_RW_WIDTH 1
#define SCR_SAF_ENET1_CAP_COMP_3_OE_R16W16_RW_START_BIT 79
#define SCR_SAF_ENET1_CAP_COMP_3_OE_R16W16_RW_WIDTH 1
#define SCR_SAF_TBU11_PMUSNAPSHOT_REQ_R16W16_RW_START_BIT 80
#define SCR_SAF_TBU11_PMUSNAPSHOT_REQ_R16W16_RW_WIDTH 1
#define SCR_SAF_TBU11_QREQN_CG_R16W16_RW_START_BIT 81
#define SCR_SAF_TBU11_QREQN_CG_R16W16_RW_WIDTH 1
#define SCR_SAF_TBU12_PMUSNAPSHOT_REQ_R16W16_RW_START_BIT 96
#define SCR_SAF_TBU12_PMUSNAPSHOT_REQ_R16W16_RW_WIDTH 1
#define SCR_SAF_TBU12_QREQN_CG_R16W16_RW_START_BIT 97
#define SCR_SAF_TBU12_QREQN_CG_R16W16_RW_WIDTH 1
#define SCR_SAF_TBU13_PMUSNAPSHOT_REQ_R16W16_RW_START_BIT 112
#define SCR_SAF_TBU13_PMUSNAPSHOT_REQ_R16W16_RW_WIDTH 1
#define SCR_SAF_TBU13_QREQN_CG_R16W16_RW_START_BIT 113
#define SCR_SAF_TBU13_QREQN_CG_R16W16_RW_WIDTH 1
#define SCR_SAF_PWR_LAT_RTC_RTC_POWER_LAT_CLR_R16W16_RW_START_BIT 128
#define SCR_SAF_PWR_LAT_RTC_RTC_POWER_LAT_CLR_R16W16_RW_WIDTH 1
#define SCR_SAF_PWR_LAT_RTC_SAF_POWER_LAT_CLR_R16W16_RW_START_BIT 129
#define SCR_SAF_PWR_LAT_RTC_SAF_POWER_LAT_CLR_R16W16_RW_WIDTH 1
#define SCR_SAF_PWR_LAT_RTC_AP_POWER_LAT_CLR_R16W16_RW_START_BIT 130
#define SCR_SAF_PWR_LAT_RTC_AP_POWER_LAT_CLR_R16W16_RW_WIDTH 1
#define SCR_SAF_PWR_LAT_SAF_RTC_POWER_LAT_CLR_R16W16_RW_START_BIT 144
#define SCR_SAF_PWR_LAT_SAF_RTC_POWER_LAT_CLR_R16W16_RW_WIDTH 1
#define SCR_SAF_PWR_LAT_SAF_SAF_POWER_LAT_CLR_R16W16_RW_START_BIT 145
#define SCR_SAF_PWR_LAT_SAF_SAF_POWER_LAT_CLR_R16W16_RW_WIDTH 1
#define SCR_SAF_PWR_LAT_SAF_AP_POWER_LAT_CLR_R16W16_RW_START_BIT 146
#define SCR_SAF_PWR_LAT_SAF_AP_POWER_LAT_CLR_R16W16_RW_WIDTH 1
#define SCR_SAF_NOC_SAF_M_0_MAINDUPL_SGLECCERR_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 160
#define SCR_SAF_NOC_SAF_M_0_MAINDUPL_SGLECCERR_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SAF_NOC_SAF_M_0_MAINMAIN_SGLECCERR_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 161
#define SCR_SAF_NOC_SAF_M_0_MAINMAIN_SGLECCERR_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SAF_NOC_SAF_M_1_MAINDUPL_SGLECCERR_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 162
#define SCR_SAF_NOC_SAF_M_1_MAINDUPL_SGLECCERR_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SAF_NOC_SAF_M_1_MAINMAIN_SGLECCERR_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 163
#define SCR_SAF_NOC_SAF_M_1_MAINMAIN_SGLECCERR_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SAF_NOC_SAF_M_4_MAINMAIN_SGLARADDRECCERR_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 164
#define SCR_SAF_NOC_SAF_M_4_MAINMAIN_SGLARADDRECCERR_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SAF_NOC_SAF_M_4_MAINMAIN_SGLAWADDRECCERR_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 165
#define SCR_SAF_NOC_SAF_M_4_MAINMAIN_SGLAWADDRECCERR_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SAF_NOC_SAF_M_4_MAINMAIN_SGLDATAECCERR_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 166
#define SCR_SAF_NOC_SAF_M_4_MAINMAIN_SGLDATAECCERR_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SAF_NOC_SAF_M_4_MAINDUPL_SGLARADDRECCERR_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 167
#define SCR_SAF_NOC_SAF_M_4_MAINDUPL_SGLARADDRECCERR_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SAF_NOC_SAF_M_4_MAINDUPL_SGLAWADDRECCERR_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 168
#define SCR_SAF_NOC_SAF_M_4_MAINDUPL_SGLAWADDRECCERR_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SAF_NOC_SAF_M_4_MAINDUPL_SGLDATAECCERR_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 169
#define SCR_SAF_NOC_SAF_M_4_MAINDUPL_SGLDATAECCERR_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SAF_NOC_MAINB_M_0_MAINSGLARADDRECCERR_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 170
#define SCR_SAF_NOC_MAINB_M_0_MAINSGLARADDRECCERR_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SAF_NOC_MAINB_M_0_MAINSGLAWADDRECCERR_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 171
#define SCR_SAF_NOC_MAINB_M_0_MAINSGLAWADDRECCERR_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SAF_NOC_MAINB_M_0_MAINSGLDATAECCERR_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 172
#define SCR_SAF_NOC_MAINB_M_0_MAINSGLDATAECCERR_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SAF_NOC_SAF_S_0_MAINDUPL_SGLECCERR_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 176
#define SCR_SAF_NOC_SAF_S_0_MAINDUPL_SGLECCERR_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SAF_NOC_SAF_S_0_MAINMAIN_SGLECCERR_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 177
#define SCR_SAF_NOC_SAF_S_0_MAINMAIN_SGLECCERR_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SAF_NOC_SAF_S_1_MAINDUPL_SGLDATAECCERR_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 178
#define SCR_SAF_NOC_SAF_S_1_MAINDUPL_SGLDATAECCERR_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SAF_NOC_SAF_S_1_MAINMAIN_SGLDATAECCERR_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 179
#define SCR_SAF_NOC_SAF_S_1_MAINMAIN_SGLDATAECCERR_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SAF_NOC_SAF_S_2_MAINDUPL_SGLDATAECCERR_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 180
#define SCR_SAF_NOC_SAF_S_2_MAINDUPL_SGLDATAECCERR_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SAF_NOC_SAF_S_2_MAINMAIN_SGLDATAECCERR_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 181
#define SCR_SAF_NOC_SAF_S_2_MAINMAIN_SGLDATAECCERR_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SAF_NOC_SAF_S_4_MAINDUPL_SGLDATAECCERR_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 182
#define SCR_SAF_NOC_SAF_S_4_MAINDUPL_SGLDATAECCERR_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SAF_NOC_SAF_S_4_MAINMAIN_SGLDATAECCERR_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 183
#define SCR_SAF_NOC_SAF_S_4_MAINMAIN_SGLDATAECCERR_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SAF_CR5_SAF_AXIMCORR0_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 192
#define SCR_SAF_CR5_SAF_AXIMCORR0_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SAF_CR5_SAF_AXISCORR0_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 193
#define SCR_SAF_CR5_SAF_AXISCORR0_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SAF_CR5_SAF_PPXCORR0_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 194
#define SCR_SAF_CR5_SAF_PPXCORR0_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SAF_CR5_SAF_PPHCORR0_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 195
#define SCR_SAF_CR5_SAF_PPHCORR0_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SAF_CR5_SAF_AXIMFATAL0_0_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 196
#define SCR_SAF_CR5_SAF_AXIMFATAL0_0_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SAF_CR5_SAF_AXIMFATAL0_1_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 197
#define SCR_SAF_CR5_SAF_AXIMFATAL0_1_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SAF_CR5_SAF_AXIMFATAL0_2_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 198
#define SCR_SAF_CR5_SAF_AXIMFATAL0_2_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SAF_CR5_SAF_AXIMFATAL0_3_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 199
#define SCR_SAF_CR5_SAF_AXIMFATAL0_3_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SAF_CR5_SAF_AXIMFATAL0_4_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 200
#define SCR_SAF_CR5_SAF_AXIMFATAL0_4_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SAF_CR5_SAF_AXISFATAL0_0_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 201
#define SCR_SAF_CR5_SAF_AXISFATAL0_0_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SAF_CR5_SAF_AXISFATAL0_1_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 202
#define SCR_SAF_CR5_SAF_AXISFATAL0_1_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SAF_CR5_SAF_AXISFATAL0_2_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 203
#define SCR_SAF_CR5_SAF_AXISFATAL0_2_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SAF_CR5_SAF_AXISFATAL0_3_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 204
#define SCR_SAF_CR5_SAF_AXISFATAL0_3_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SAF_CR5_SAF_AXISFATAL0_4_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 205
#define SCR_SAF_CR5_SAF_AXISFATAL0_4_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SAF_CR5_SAF_PPXFATAL0_0_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 206
#define SCR_SAF_CR5_SAF_PPXFATAL0_0_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SAF_CR5_SAF_PPXFATAL0_1_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 207
#define SCR_SAF_CR5_SAF_PPXFATAL0_1_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SAF_CR5_SAF_PPXFATAL0_2_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 208
#define SCR_SAF_CR5_SAF_PPXFATAL0_2_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SAF_CR5_SAF_PPXFATAL0_3_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 209
#define SCR_SAF_CR5_SAF_PPXFATAL0_3_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SAF_CR5_SAF_PPXFATAL0_4_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 210
#define SCR_SAF_CR5_SAF_PPXFATAL0_4_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SAF_CR5_SAF_DCCMOUT_0_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 211
#define SCR_SAF_CR5_SAF_DCCMOUT_0_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SAF_CR5_SAF_DCCMOUT2_0_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 212
#define SCR_SAF_CR5_SAF_DCCMOUT2_0_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SAF_CANFD1_IPG_STOP_ACK_R16W16_RO_START_BIT 0
#define SCR_SAF_CANFD1_IPG_STOP_ACK_R16W16_RO_WIDTH 1
#define SCR_SAF_CANFD1_CAN_LPM_ACK_R16W16_RO_START_BIT 1
#define SCR_SAF_CANFD1_CAN_LPM_ACK_R16W16_RO_WIDTH 1
#define SCR_SAF_CANFD2_IPG_STOP_ACK_R16W16_RO_START_BIT 16
#define SCR_SAF_CANFD2_IPG_STOP_ACK_R16W16_RO_WIDTH 1
#define SCR_SAF_CANFD2_CAN_LPM_ACK_R16W16_RO_START_BIT 17
#define SCR_SAF_CANFD2_CAN_LPM_ACK_R16W16_RO_WIDTH 1
#define SCR_SAF_CANFD3_IPG_STOP_ACK_R16W16_RO_START_BIT 32
#define SCR_SAF_CANFD3_IPG_STOP_ACK_R16W16_RO_WIDTH 1
#define SCR_SAF_CANFD3_CAN_LPM_ACK_R16W16_RO_START_BIT 33
#define SCR_SAF_CANFD3_CAN_LPM_ACK_R16W16_RO_WIDTH 1
#define SCR_SAF_CANFD4_IPG_STOP_ACK_R16W16_RO_START_BIT 48
#define SCR_SAF_CANFD4_IPG_STOP_ACK_R16W16_RO_WIDTH 1
#define SCR_SAF_CANFD4_CAN_LPM_ACK_R16W16_RO_START_BIT 49
#define SCR_SAF_CANFD4_CAN_LPM_ACK_R16W16_RO_WIDTH 1
#define SCR_SAF_ENET1_CSYSACK_O_R16W16_RO_START_BIT 64
#define SCR_SAF_ENET1_CSYSACK_O_R16W16_RO_WIDTH 1
#define SCR_SAF_ENET1_CACTIVE_O_R16W16_RO_START_BIT 65
#define SCR_SAF_ENET1_CACTIVE_O_R16W16_RO_WIDTH 1
#define SCR_SAF_TBU11_PMUSNAPSHOT_ACK_R16W16_RO_START_BIT 80
#define SCR_SAF_TBU11_PMUSNAPSHOT_ACK_R16W16_RO_WIDTH 1
#define SCR_SAF_TBU11_QACCEPTN_CG_R16W16_RO_START_BIT 81
#define SCR_SAF_TBU11_QACCEPTN_CG_R16W16_RO_WIDTH 1
#define SCR_SAF_TBU11_QACTIVE_CG_R16W16_RO_START_BIT 82
#define SCR_SAF_TBU11_QACTIVE_CG_R16W16_RO_WIDTH 1
#define SCR_SAF_TBU11_QDENY_CG_R16W16_RO_START_BIT 83
#define SCR_SAF_TBU11_QDENY_CG_R16W16_RO_WIDTH 1
#define SCR_SAF_TBU12_PMUSNAPSHOT_ACK_R16W16_RO_START_BIT 96
#define SCR_SAF_TBU12_PMUSNAPSHOT_ACK_R16W16_RO_WIDTH 1
#define SCR_SAF_TBU12_QACCEPTN_CG_R16W16_RO_START_BIT 97
#define SCR_SAF_TBU12_QACCEPTN_CG_R16W16_RO_WIDTH 1
#define SCR_SAF_TBU12_QACTIVE_CG_R16W16_RO_START_BIT 98
#define SCR_SAF_TBU12_QACTIVE_CG_R16W16_RO_WIDTH 1
#define SCR_SAF_TBU12_QDENY_CG_R16W16_RO_START_BIT 99
#define SCR_SAF_TBU12_QDENY_CG_R16W16_RO_WIDTH 1
#define SCR_SAF_TBU13_PMUSNAPSHOT_ACK_R16W16_RO_START_BIT 112
#define SCR_SAF_TBU13_PMUSNAPSHOT_ACK_R16W16_RO_WIDTH 1
#define SCR_SAF_TBU13_QACCEPTN_CG_R16W16_RO_START_BIT 113
#define SCR_SAF_TBU13_QACCEPTN_CG_R16W16_RO_WIDTH 1
#define SCR_SAF_TBU13_QACTIVE_CG_R16W16_RO_START_BIT 114
#define SCR_SAF_TBU13_QACTIVE_CG_R16W16_RO_WIDTH 1
#define SCR_SAF_TBU13_QDENY_CG_R16W16_RO_START_BIT 115
#define SCR_SAF_TBU13_QDENY_CG_R16W16_RO_WIDTH 1
#define SCR_SAF_PWR_LAT_RTC_RTC_POWER_LOSS_R16W16_RO_START_BIT 128
#define SCR_SAF_PWR_LAT_RTC_RTC_POWER_LOSS_R16W16_RO_WIDTH 1
#define SCR_SAF_PWR_LAT_RTC_SAF_POWER_LOSS_R16W16_RO_START_BIT 129
#define SCR_SAF_PWR_LAT_RTC_SAF_POWER_LOSS_R16W16_RO_WIDTH 1
#define SCR_SAF_PWR_LAT_RTC_AP_POWER_LOSS_R16W16_RO_START_BIT 130
#define SCR_SAF_PWR_LAT_RTC_AP_POWER_LOSS_R16W16_RO_WIDTH 1
#define SCR_SAF_PWR_LAT_RTC_RTC_POWER_LAT_R16W16_RO_START_BIT 131
#define SCR_SAF_PWR_LAT_RTC_RTC_POWER_LAT_R16W16_RO_WIDTH 1
#define SCR_SAF_PWR_LAT_RTC_SAF_POWER_LAT_R16W16_RO_START_BIT 132
#define SCR_SAF_PWR_LAT_RTC_SAF_POWER_LAT_R16W16_RO_WIDTH 1
#define SCR_SAF_PWR_LAT_RTC_AP_POWER_LAT_R16W16_RO_START_BIT 133
#define SCR_SAF_PWR_LAT_RTC_AP_POWER_LAT_R16W16_RO_WIDTH 1
#define SCR_SAF_PWR_LAT_RTC_RTC_POWER_LAT_CLR_ACK_R16W16_RO_START_BIT 134
#define SCR_SAF_PWR_LAT_RTC_RTC_POWER_LAT_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SAF_PWR_LAT_RTC_SAF_POWER_LAT_CLR_ACK_R16W16_RO_START_BIT 135
#define SCR_SAF_PWR_LAT_RTC_SAF_POWER_LAT_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SAF_PWR_LAT_RTC_AP_POWER_LAT_CLR_ACK_R16W16_RO_START_BIT 136
#define SCR_SAF_PWR_LAT_RTC_AP_POWER_LAT_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SAF_PWR_LAT_SAF_RTC_POWER_LOSS_R16W16_RO_START_BIT 144
#define SCR_SAF_PWR_LAT_SAF_RTC_POWER_LOSS_R16W16_RO_WIDTH 1
#define SCR_SAF_PWR_LAT_SAF_SAF_POWER_LOSS_R16W16_RO_START_BIT 145
#define SCR_SAF_PWR_LAT_SAF_SAF_POWER_LOSS_R16W16_RO_WIDTH 1
#define SCR_SAF_PWR_LAT_SAF_AP_POWER_LOSS_R16W16_RO_START_BIT 146
#define SCR_SAF_PWR_LAT_SAF_AP_POWER_LOSS_R16W16_RO_WIDTH 1
#define SCR_SAF_PWR_LAT_SAF_RTC_POWER_LAT_R16W16_RO_START_BIT 147
#define SCR_SAF_PWR_LAT_SAF_RTC_POWER_LAT_R16W16_RO_WIDTH 1
#define SCR_SAF_PWR_LAT_SAF_SAF_POWER_LAT_R16W16_RO_START_BIT 148
#define SCR_SAF_PWR_LAT_SAF_SAF_POWER_LAT_R16W16_RO_WIDTH 1
#define SCR_SAF_PWR_LAT_SAF_AP_POWER_LAT_R16W16_RO_START_BIT 149
#define SCR_SAF_PWR_LAT_SAF_AP_POWER_LAT_R16W16_RO_WIDTH 1
#define SCR_SAF_PWR_LAT_SAF_RTC_POWER_LAT_CLR_ACK_R16W16_RO_START_BIT 150
#define SCR_SAF_PWR_LAT_SAF_RTC_POWER_LAT_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SAF_PWR_LAT_SAF_SAF_POWER_LAT_CLR_ACK_R16W16_RO_START_BIT 151
#define SCR_SAF_PWR_LAT_SAF_SAF_POWER_LAT_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SAF_PWR_LAT_SAF_AP_POWER_LAT_CLR_ACK_R16W16_RO_START_BIT 152
#define SCR_SAF_PWR_LAT_SAF_AP_POWER_LAT_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SAF_NOC_SAF_M_0_MAINDUPL_SGLECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 160
#define SCR_SAF_NOC_SAF_M_0_MAINDUPL_SGLECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SAF_NOC_SAF_M_0_MAINMAIN_SGLECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 161
#define SCR_SAF_NOC_SAF_M_0_MAINMAIN_SGLECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SAF_NOC_SAF_M_1_MAINDUPL_SGLECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 162
#define SCR_SAF_NOC_SAF_M_1_MAINDUPL_SGLECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SAF_NOC_SAF_M_1_MAINMAIN_SGLECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 163
#define SCR_SAF_NOC_SAF_M_1_MAINMAIN_SGLECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SAF_NOC_SAF_M_4_MAINMAIN_SGLARADDRECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 164
#define SCR_SAF_NOC_SAF_M_4_MAINMAIN_SGLARADDRECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SAF_NOC_SAF_M_4_MAINMAIN_SGLAWADDRECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 165
#define SCR_SAF_NOC_SAF_M_4_MAINMAIN_SGLAWADDRECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SAF_NOC_SAF_M_4_MAINMAIN_SGLDATAECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 166
#define SCR_SAF_NOC_SAF_M_4_MAINMAIN_SGLDATAECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SAF_NOC_SAF_M_4_MAINDUPL_SGLARADDRECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 167
#define SCR_SAF_NOC_SAF_M_4_MAINDUPL_SGLARADDRECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SAF_NOC_SAF_M_4_MAINDUPL_SGLAWADDRECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 168
#define SCR_SAF_NOC_SAF_M_4_MAINDUPL_SGLAWADDRECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SAF_NOC_SAF_M_4_MAINDUPL_SGLDATAECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 169
#define SCR_SAF_NOC_SAF_M_4_MAINDUPL_SGLDATAECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SAF_NOC_MAINB_M_0_MAINSGLARADDRECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 170
#define SCR_SAF_NOC_MAINB_M_0_MAINSGLARADDRECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SAF_NOC_MAINB_M_0_MAINSGLAWADDRECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 171
#define SCR_SAF_NOC_MAINB_M_0_MAINSGLAWADDRECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SAF_NOC_MAINB_M_0_MAINSGLDATAECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 172
#define SCR_SAF_NOC_MAINB_M_0_MAINSGLDATAECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SAF_NOC_SAF_S_0_MAINDUPL_SGLECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 176
#define SCR_SAF_NOC_SAF_S_0_MAINDUPL_SGLECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SAF_NOC_SAF_S_0_MAINMAIN_SGLECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 177
#define SCR_SAF_NOC_SAF_S_0_MAINMAIN_SGLECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SAF_NOC_SAF_S_1_MAINDUPL_SGLDATAECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 178
#define SCR_SAF_NOC_SAF_S_1_MAINDUPL_SGLDATAECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SAF_NOC_SAF_S_1_MAINMAIN_SGLDATAECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 179
#define SCR_SAF_NOC_SAF_S_1_MAINMAIN_SGLDATAECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SAF_NOC_SAF_S_2_MAINDUPL_SGLDATAECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 180
#define SCR_SAF_NOC_SAF_S_2_MAINDUPL_SGLDATAECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SAF_NOC_SAF_S_2_MAINMAIN_SGLDATAECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 181
#define SCR_SAF_NOC_SAF_S_2_MAINMAIN_SGLDATAECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SAF_NOC_SAF_S_4_MAINDUPL_SGLDATAECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 182
#define SCR_SAF_NOC_SAF_S_4_MAINDUPL_SGLDATAECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SAF_NOC_SAF_S_4_MAINMAIN_SGLDATAECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 183
#define SCR_SAF_NOC_SAF_S_4_MAINMAIN_SGLDATAECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SAF_CR5_SAF_AXIMCORR0_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 192
#define SCR_SAF_CR5_SAF_AXIMCORR0_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SAF_CR5_SAF_AXISCORR0_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 193
#define SCR_SAF_CR5_SAF_AXISCORR0_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SAF_CR5_SAF_PPXCORR0_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 194
#define SCR_SAF_CR5_SAF_PPXCORR0_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SAF_CR5_SAF_PPHCORR0_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 195
#define SCR_SAF_CR5_SAF_PPHCORR0_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SAF_CR5_SAF_AXIMFATAL0_0_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 196
#define SCR_SAF_CR5_SAF_AXIMFATAL0_0_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SAF_CR5_SAF_AXIMFATAL0_1_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 197
#define SCR_SAF_CR5_SAF_AXIMFATAL0_1_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SAF_CR5_SAF_AXIMFATAL0_2_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 198
#define SCR_SAF_CR5_SAF_AXIMFATAL0_2_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SAF_CR5_SAF_AXIMFATAL0_3_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 199
#define SCR_SAF_CR5_SAF_AXIMFATAL0_3_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SAF_CR5_SAF_AXIMFATAL0_4_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 200
#define SCR_SAF_CR5_SAF_AXIMFATAL0_4_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SAF_CR5_SAF_AXISFATAL0_0_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 201
#define SCR_SAF_CR5_SAF_AXISFATAL0_0_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SAF_CR5_SAF_AXISFATAL0_1_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 202
#define SCR_SAF_CR5_SAF_AXISFATAL0_1_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SAF_CR5_SAF_AXISFATAL0_2_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 203
#define SCR_SAF_CR5_SAF_AXISFATAL0_2_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SAF_CR5_SAF_AXISFATAL0_3_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 204
#define SCR_SAF_CR5_SAF_AXISFATAL0_3_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SAF_CR5_SAF_AXISFATAL0_4_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 205
#define SCR_SAF_CR5_SAF_AXISFATAL0_4_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SAF_CR5_SAF_PPXFATAL0_0_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 206
#define SCR_SAF_CR5_SAF_PPXFATAL0_0_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SAF_CR5_SAF_PPXFATAL0_1_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 207
#define SCR_SAF_CR5_SAF_PPXFATAL0_1_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SAF_CR5_SAF_PPXFATAL0_2_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 208
#define SCR_SAF_CR5_SAF_PPXFATAL0_2_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SAF_CR5_SAF_PPXFATAL0_3_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 209
#define SCR_SAF_CR5_SAF_PPXFATAL0_3_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SAF_CR5_SAF_PPXFATAL0_4_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 210
#define SCR_SAF_CR5_SAF_PPXFATAL0_4_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SAF_CR5_SAF_DCCMOUT_0_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 211
#define SCR_SAF_CR5_SAF_DCCMOUT_0_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SAF_CR5_SAF_DCCMOUT2_0_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 212
#define SCR_SAF_CR5_SAF_DCCMOUT2_0_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_CE2_KEY_PERCTRL_SCR_KEY_ENABLE_15_0_L16_START_BIT 0
#define SCR_SEC_CE2_KEY_PERCTRL_SCR_KEY_ENABLE_15_0_L16_WIDTH 16
#define SCR_SEC_CE2_KEY_PERCTRL_SCR_KEY_ENABLE_31_16_L16_START_BIT 32
#define SCR_SEC_CE2_KEY_PERCTRL_SCR_KEY_ENABLE_31_16_L16_WIDTH 16
#define SCR_SEC_CE2_KEY_PERCTRL_SCR_KEY_ENABLE_47_32_L16_START_BIT 64
#define SCR_SEC_CE2_KEY_PERCTRL_SCR_KEY_ENABLE_47_32_L16_WIDTH 16
#define SCR_SEC_CE2_KEY_PERCTRL_SCR_KEY_ENABLE_63_48_L16_START_BIT 96
#define SCR_SEC_CE2_KEY_PERCTRL_SCR_KEY_ENABLE_63_48_L16_WIDTH 16
#define SCR_SEC_CE2_KEY_PERCTRL_SCR_KEY_ENABLE_79_64_L16_START_BIT 128
#define SCR_SEC_CE2_KEY_PERCTRL_SCR_KEY_ENABLE_79_64_L16_WIDTH 16
#define SCR_SEC_CE2_KEY_PERCTRL_SCR_KEY_ENABLE_95_80_L16_START_BIT 160
#define SCR_SEC_CE2_KEY_PERCTRL_SCR_KEY_ENABLE_95_80_L16_WIDTH 16
#define SCR_SEC_CE2_KEY_PERCTRL_SCR_KEY_ENABLE_111_96_L16_START_BIT 192
#define SCR_SEC_CE2_KEY_PERCTRL_SCR_KEY_ENABLE_111_96_L16_WIDTH 16
#define SCR_SEC_CE2_KEY_PERCTRL_SCR_KEY_ENABLE_127_112_L16_START_BIT 224
#define SCR_SEC_CE2_KEY_PERCTRL_SCR_KEY_ENABLE_127_112_L16_WIDTH 16
#define SCR_SEC_GPIO_MUX_SEC_GPIO_SEL_15_0_L16_START_BIT 256
#define SCR_SEC_GPIO_MUX_SEC_GPIO_SEL_15_0_L16_WIDTH 16
#define SCR_SEC_GPIO_MUX_SEC_GPIO_SEL_31_16_L16_START_BIT 288
#define SCR_SEC_GPIO_MUX_SEC_GPIO_SEL_31_16_L16_WIDTH 16
#define SCR_SEC_GPIO_MUX_SEC_GPIO_SEL_47_32_L16_START_BIT 320
#define SCR_SEC_GPIO_MUX_SEC_GPIO_SEL_47_32_L16_WIDTH 16
#define SCR_SEC_GPIO_MUX_SEC_GPIO_SEL_63_48_L16_START_BIT 352
#define SCR_SEC_GPIO_MUX_SEC_GPIO_SEL_63_48_L16_WIDTH 16
#define SCR_SEC_GPIO_MUX_SEC_GPIO_SEL_79_64_L16_START_BIT 384
#define SCR_SEC_GPIO_MUX_SEC_GPIO_SEL_79_64_L16_WIDTH 16
#define SCR_SEC_GPIO_MUX_SEC_GPIO_SEL_95_80_L16_START_BIT 416
#define SCR_SEC_GPIO_MUX_SEC_GPIO_SEL_95_80_L16_WIDTH 16
#define SCR_SEC_GPIO_MUX_SEC_GPIO_SEL_111_96_L16_START_BIT 448
#define SCR_SEC_GPIO_MUX_SEC_GPIO_SEL_111_96_L16_WIDTH 16
#define SCR_SEC_GPIO_MUX_SEC_GPIO_SEL_127_112_L16_START_BIT 480
#define SCR_SEC_GPIO_MUX_SEC_GPIO_SEL_127_112_L16_WIDTH 16
#define SCR_SEC_GPIO_MUX_SEC_GPIO_SEL_143_128_L16_START_BIT 512
#define SCR_SEC_GPIO_MUX_SEC_GPIO_SEL_143_128_L16_WIDTH 16
#define SCR_SEC_GPIO_MUX_SEC_GPIO_SEL_159_144_L16_START_BIT 544
#define SCR_SEC_GPIO_MUX_SEC_GPIO_SEL_159_144_L16_WIDTH 16
#define SCR_SEC_GPIO_MUX_SEC_GPIO_SEL_175_160_L16_START_BIT 576
#define SCR_SEC_GPIO_MUX_SEC_GPIO_SEL_175_160_L16_WIDTH 16
#define SCR_SEC_GPIO_MUX_SEC_GPIO_SEL_191_176_L16_START_BIT 608
#define SCR_SEC_GPIO_MUX_SEC_GPIO_SEL_191_176_L16_WIDTH 16
#define SCR_SEC_GPIO_MUX_SEC_GPIO_SEL_207_192_L16_START_BIT 640
#define SCR_SEC_GPIO_MUX_SEC_GPIO_SEL_207_192_L16_WIDTH 16
#define SCR_SEC_GPIO_MUX_SEC_GPIO_SEL_215_208_L16_START_BIT 672
#define SCR_SEC_GPIO_MUX_SEC_GPIO_SEL_215_208_L16_WIDTH 8
#define SCR_SEC_GPIO_MUX2_GPIO_SEL_15_0_L16_START_BIT 704
#define SCR_SEC_GPIO_MUX2_GPIO_SEL_15_0_L16_WIDTH 16
#define SCR_SEC_GPIO_MUX2_GPIO_SEL_31_16_L16_START_BIT 736
#define SCR_SEC_GPIO_MUX2_GPIO_SEL_31_16_L16_WIDTH 16
#define SCR_SEC_GPIO_MUX2_GPIO_SEL_47_32_L16_START_BIT 768
#define SCR_SEC_GPIO_MUX2_GPIO_SEL_47_32_L16_WIDTH 16
#define SCR_SEC_GPIO_MUX2_GPIO_SEL_63_48_L16_START_BIT 800
#define SCR_SEC_GPIO_MUX2_GPIO_SEL_63_48_L16_WIDTH 16
#define SCR_SEC_GPIO_MUX2_GPIO_SEL_79_64_L16_START_BIT 832
#define SCR_SEC_GPIO_MUX2_GPIO_SEL_79_64_L16_WIDTH 16
#define SCR_SEC_GPIO_MUX2_GPIO_SEL_95_80_L16_START_BIT 864
#define SCR_SEC_GPIO_MUX2_GPIO_SEL_95_80_L16_WIDTH 16
#define SCR_SEC_GPIO_MUX2_GPIO_SEL_107_96_L16_START_BIT 896
#define SCR_SEC_GPIO_MUX2_GPIO_SEL_107_96_L16_WIDTH 12
#define SCR_SEC_TBU0_BYP_MUX_BYPASS_L16_START_BIT 928
#define SCR_SEC_TBU0_BYP_MUX_BYPASS_L16_WIDTH 1
#define SCR_SEC_TBU1_BYP_MUX_BYPASS_L16_START_BIT 929
#define SCR_SEC_TBU1_BYP_MUX_BYPASS_L16_WIDTH 1
#define SCR_SEC_TBU2_BYP_MUX_BYPASS_L16_START_BIT 930
#define SCR_SEC_TBU2_BYP_MUX_BYPASS_L16_WIDTH 1
#define SCR_SEC_TBU3_BYP_MUX_BYPASS_L16_START_BIT 931
#define SCR_SEC_TBU3_BYP_MUX_BYPASS_L16_WIDTH 1
#define SCR_SEC_TBU4_BYP_MUX_BYPASS_L16_START_BIT 932
#define SCR_SEC_TBU4_BYP_MUX_BYPASS_L16_WIDTH 1
#define SCR_SEC_TBU5_BYP_MUX_BYPASS_L16_START_BIT 933
#define SCR_SEC_TBU5_BYP_MUX_BYPASS_L16_WIDTH 1
#define SCR_SEC_TBU6_BYP_MUX_BYPASS_L16_START_BIT 934
#define SCR_SEC_TBU6_BYP_MUX_BYPASS_L16_WIDTH 1
#define SCR_SEC_TBU8_BYP_MUX_BYPASS_L16_START_BIT 936
#define SCR_SEC_TBU8_BYP_MUX_BYPASS_L16_WIDTH 1
#define SCR_SEC_TBU9_BYP_MUX_BYPASS_L16_START_BIT 937
#define SCR_SEC_TBU9_BYP_MUX_BYPASS_L16_WIDTH 1
#define SCR_SEC_TBU10_BYP_MUX_BYPASS_L16_START_BIT 938
#define SCR_SEC_TBU10_BYP_MUX_BYPASS_L16_WIDTH 1
#define SCR_SEC_TBU14_BYP_MUX_BYPASS_L16_START_BIT 939
#define SCR_SEC_TBU14_BYP_MUX_BYPASS_L16_WIDTH 1
#define SCR_SEC_TBU15_BYP_MUX_BYPASS_L16_START_BIT 940
#define SCR_SEC_TBU15_BYP_MUX_BYPASS_L16_WIDTH 1
#define SCR_SEC_FSREFCLK_SEC_SRC_SEL_1_0_L16_START_BIT 960
#define SCR_SEC_FSREFCLK_SEC_SRC_SEL_1_0_L16_WIDTH 2
#define SCR_SEC_FSREFCLK_SEC_XTAL_CG_EN_L16_START_BIT 962
#define SCR_SEC_FSREFCLK_SEC_XTAL_CG_EN_L16_WIDTH 1
#define SCR_SEC_FSREFCLK_SEC_FS_RC_EN_L16_START_BIT 963
#define SCR_SEC_FSREFCLK_SEC_FS_RC_EN_L16_WIDTH 1
#define SCR_SEC_FSREFCLK_SEC_FS_XTAL_EN_L16_START_BIT 964
#define SCR_SEC_FSREFCLK_SEC_FS_XTAL_EN_L16_WIDTH 1
#define SCR_SEC_FSREFCLK_HPI_SRC_SEL_1_0_L16_START_BIT 992
#define SCR_SEC_FSREFCLK_HPI_SRC_SEL_1_0_L16_WIDTH 2
#define SCR_SEC_FSREFCLK_HPI_XTAL_CG_EN_L16_START_BIT 994
#define SCR_SEC_FSREFCLK_HPI_XTAL_CG_EN_L16_WIDTH 1
#define SCR_SEC_FSREFCLK_HPI_FS_RC_EN_L16_START_BIT 995
#define SCR_SEC_FSREFCLK_HPI_FS_RC_EN_L16_WIDTH 1
#define SCR_SEC_FSREFCLK_HPI_FS_XTAL_EN_L16_START_BIT 996
#define SCR_SEC_FSREFCLK_HPI_FS_XTAL_EN_L16_WIDTH 1
#define SCR_SEC_FSREFCLK_CPU1_SRC_SEL_1_0_L16_START_BIT 1024
#define SCR_SEC_FSREFCLK_CPU1_SRC_SEL_1_0_L16_WIDTH 2
#define SCR_SEC_FSREFCLK_CPU1_XTAL_CG_EN_L16_START_BIT 1026
#define SCR_SEC_FSREFCLK_CPU1_XTAL_CG_EN_L16_WIDTH 1
#define SCR_SEC_FSREFCLK_CPU1_FS_RC_EN_L16_START_BIT 1027
#define SCR_SEC_FSREFCLK_CPU1_FS_RC_EN_L16_WIDTH 1
#define SCR_SEC_FSREFCLK_CPU1_FS_XTAL_EN_L16_START_BIT 1028
#define SCR_SEC_FSREFCLK_CPU1_FS_XTAL_EN_L16_WIDTH 1
#define SCR_SEC_FSREFCLK_CPU2_SRC_SEL_1_0_L16_START_BIT 1056
#define SCR_SEC_FSREFCLK_CPU2_SRC_SEL_1_0_L16_WIDTH 2
#define SCR_SEC_FSREFCLK_CPU2_XTAL_CG_EN_L16_START_BIT 1058
#define SCR_SEC_FSREFCLK_CPU2_XTAL_CG_EN_L16_WIDTH 1
#define SCR_SEC_FSREFCLK_CPU2_FS_RC_EN_L16_START_BIT 1059
#define SCR_SEC_FSREFCLK_CPU2_FS_RC_EN_L16_WIDTH 1
#define SCR_SEC_FSREFCLK_CPU2_FS_XTAL_EN_L16_START_BIT 1060
#define SCR_SEC_FSREFCLK_CPU2_FS_XTAL_EN_L16_WIDTH 1
#define SCR_SEC_FSREFCLK_GPU1_SRC_SEL_1_0_L16_START_BIT 1088
#define SCR_SEC_FSREFCLK_GPU1_SRC_SEL_1_0_L16_WIDTH 2
#define SCR_SEC_FSREFCLK_GPU1_XTAL_CG_EN_L16_START_BIT 1090
#define SCR_SEC_FSREFCLK_GPU1_XTAL_CG_EN_L16_WIDTH 1
#define SCR_SEC_FSREFCLK_GPU1_FS_RC_EN_L16_START_BIT 1091
#define SCR_SEC_FSREFCLK_GPU1_FS_RC_EN_L16_WIDTH 1
#define SCR_SEC_FSREFCLK_GPU1_FS_XTAL_EN_L16_START_BIT 1092
#define SCR_SEC_FSREFCLK_GPU1_FS_XTAL_EN_L16_WIDTH 1
#define SCR_SEC_FSREFCLK_GPU2_SRC_SEL_1_0_L16_START_BIT 1120
#define SCR_SEC_FSREFCLK_GPU2_SRC_SEL_1_0_L16_WIDTH 2
#define SCR_SEC_FSREFCLK_GPU2_XTAL_CG_EN_L16_START_BIT 1122
#define SCR_SEC_FSREFCLK_GPU2_XTAL_CG_EN_L16_WIDTH 1
#define SCR_SEC_FSREFCLK_GPU2_FS_RC_EN_L16_START_BIT 1123
#define SCR_SEC_FSREFCLK_GPU2_FS_RC_EN_L16_WIDTH 1
#define SCR_SEC_FSREFCLK_GPU2_FS_XTAL_EN_L16_START_BIT 1124
#define SCR_SEC_FSREFCLK_GPU2_FS_XTAL_EN_L16_WIDTH 1
#define SCR_SEC_FSREFCLK_HIS_SRC_SEL_1_0_L16_START_BIT 1152
#define SCR_SEC_FSREFCLK_HIS_SRC_SEL_1_0_L16_WIDTH 2
#define SCR_SEC_FSREFCLK_HIS_XTAL_CG_EN_L16_START_BIT 1154
#define SCR_SEC_FSREFCLK_HIS_XTAL_CG_EN_L16_WIDTH 1
#define SCR_SEC_FSREFCLK_HIS_FS_RC_EN_L16_START_BIT 1155
#define SCR_SEC_FSREFCLK_HIS_FS_RC_EN_L16_WIDTH 1
#define SCR_SEC_FSREFCLK_HIS_FS_XTAL_EN_L16_START_BIT 1156
#define SCR_SEC_FSREFCLK_HIS_FS_XTAL_EN_L16_WIDTH 1
#define SCR_SEC_FSREFCLK_VPU_SRC_SEL_1_0_L16_START_BIT 1184
#define SCR_SEC_FSREFCLK_VPU_SRC_SEL_1_0_L16_WIDTH 2
#define SCR_SEC_FSREFCLK_VPU_XTAL_CG_EN_L16_START_BIT 1186
#define SCR_SEC_FSREFCLK_VPU_XTAL_CG_EN_L16_WIDTH 1
#define SCR_SEC_FSREFCLK_VPU_FS_RC_EN_L16_START_BIT 1187
#define SCR_SEC_FSREFCLK_VPU_FS_RC_EN_L16_WIDTH 1
#define SCR_SEC_FSREFCLK_VPU_FS_XTAL_EN_L16_START_BIT 1188
#define SCR_SEC_FSREFCLK_VPU_FS_XTAL_EN_L16_WIDTH 1
#define SCR_SEC_FSREFCLK_VSN_SRC_SEL_1_0_L16_START_BIT 1248
#define SCR_SEC_FSREFCLK_VSN_SRC_SEL_1_0_L16_WIDTH 2
#define SCR_SEC_FSREFCLK_VSN_XTAL_CG_EN_L16_START_BIT 1250
#define SCR_SEC_FSREFCLK_VSN_XTAL_CG_EN_L16_WIDTH 1
#define SCR_SEC_FSREFCLK_VSN_FS_RC_EN_L16_START_BIT 1251
#define SCR_SEC_FSREFCLK_VSN_FS_RC_EN_L16_WIDTH 1
#define SCR_SEC_FSREFCLK_VSN_FS_XTAL_EN_L16_START_BIT 1252
#define SCR_SEC_FSREFCLK_VSN_FS_XTAL_EN_L16_WIDTH 1
#define SCR_SEC_FSREFCLK_DISP_SRC_SEL_1_0_L16_START_BIT 1280
#define SCR_SEC_FSREFCLK_DISP_SRC_SEL_1_0_L16_WIDTH 2
#define SCR_SEC_FSREFCLK_DISP_XTAL_CG_EN_L16_START_BIT 1282
#define SCR_SEC_FSREFCLK_DISP_XTAL_CG_EN_L16_WIDTH 1
#define SCR_SEC_FSREFCLK_DISP_FS_RC_EN_L16_START_BIT 1283
#define SCR_SEC_FSREFCLK_DISP_FS_RC_EN_L16_WIDTH 1
#define SCR_SEC_FSREFCLK_DISP_FS_XTAL_EN_L16_START_BIT 1284
#define SCR_SEC_FSREFCLK_DISP_FS_XTAL_EN_L16_WIDTH 1
#define SCR_SEC_DDR_SS_FSREFCLK_SRC_SEL_1_0_L16_START_BIT 1312
#define SCR_SEC_DDR_SS_FSREFCLK_SRC_SEL_1_0_L16_WIDTH 2
#define SCR_SEC_DDR_SS_FSREFCLK_XTAL_CG_EN_L16_START_BIT 1314
#define SCR_SEC_DDR_SS_FSREFCLK_XTAL_CG_EN_L16_WIDTH 1
#define SCR_SEC_DDR_SS_FSREFCLK_FS_RC_EN_L16_START_BIT 1315
#define SCR_SEC_DDR_SS_FSREFCLK_FS_RC_EN_L16_WIDTH 1
#define SCR_SEC_DDR_SS_FSREFCLK_FS_XTAL_EN_L16_START_BIT 1316
#define SCR_SEC_DDR_SS_FSREFCLK_FS_XTAL_EN_L16_WIDTH 1
#define SCR_SEC_MAC_RESP_ERR_DIS_L16_START_BIT 1360
#define SCR_SEC_MAC_RESP_ERR_DIS_L16_WIDTH 1
#define SCR_SEC_MPC_CE2_RESP_ERR_DIS_L16_START_BIT 1362
#define SCR_SEC_MPC_CE2_RESP_ERR_DIS_L16_WIDTH 1
#define SCR_SEC_MPC_IRAM2_RESP_ERR_DIS_L16_START_BIT 1363
#define SCR_SEC_MPC_IRAM2_RESP_ERR_DIS_L16_WIDTH 1
#define SCR_SEC_MPC_IRAM3_RESP_ERR_DIS_L16_START_BIT 1364
#define SCR_SEC_MPC_IRAM3_RESP_ERR_DIS_L16_WIDTH 1
#define SCR_SEC_MPC_IRAM4_RESP_ERR_DIS_L16_START_BIT 1365
#define SCR_SEC_MPC_IRAM4_RESP_ERR_DIS_L16_WIDTH 1
#define SCR_SEC_MPC_SEC_PLATFORM_RESP_ERR_DIS_L16_START_BIT 1366
#define SCR_SEC_MPC_SEC_PLATFORM_RESP_ERR_DIS_L16_WIDTH 1
#define SCR_SEC_MPC_MP_PLATFORM_RESP_ERR_DIS_L16_START_BIT 1367
#define SCR_SEC_MPC_MP_PLATFORM_RESP_ERR_DIS_L16_WIDTH 1
#define SCR_SEC_MPC_ROMC2_RESP_ERR_DIS_L16_START_BIT 1368
#define SCR_SEC_MPC_ROMC2_RESP_ERR_DIS_L16_WIDTH 1
#define SCR_SEC_MPC_OSPI2_RESP_ERR_DIS_L16_START_BIT 1369
#define SCR_SEC_MPC_OSPI2_RESP_ERR_DIS_L16_WIDTH 1
#define SCR_SEC_MPC_GIC2_RESP_ERR_DIS_L16_START_BIT 1370
#define SCR_SEC_MPC_GIC2_RESP_ERR_DIS_L16_WIDTH 1
#define SCR_SEC_MPC_GIC3_RESP_ERR_DIS_L16_START_BIT 1371
#define SCR_SEC_MPC_GIC3_RESP_ERR_DIS_L16_WIDTH 1
#define SCR_SEC_MPC_MU_RESP_ERR_DIS_L16_START_BIT 1372
#define SCR_SEC_MPC_MU_RESP_ERR_DIS_L16_WIDTH 1
#define SCR_SEC_PPC_APBDECMUX2_RESP_ERR_DIS_L16_START_BIT 1373
#define SCR_SEC_PPC_APBDECMUX2_RESP_ERR_DIS_L16_WIDTH 1
#define SCR_SEC_PPC_APBDECMUX3_RESP_ERR_DIS_L16_START_BIT 1374
#define SCR_SEC_PPC_APBDECMUX3_RESP_ERR_DIS_L16_WIDTH 1
#define SCR_SEC_PPC_CE2_RESP_ERR_DIS_L16_START_BIT 1375
#define SCR_SEC_PPC_CE2_RESP_ERR_DIS_L16_WIDTH 1
#define SCR_SEC_PPC_APBDECMUX4_RESP_ERR_DIS_L16_START_BIT 1392
#define SCR_SEC_PPC_APBDECMUX4_RESP_ERR_DIS_L16_WIDTH 1
#define SCR_SEC_PPC_APBDECMUX5_RESP_ERR_DIS_L16_START_BIT 1393
#define SCR_SEC_PPC_APBDECMUX5_RESP_ERR_DIS_L16_WIDTH 1
#define SCR_SEC_PPC_APBDECMUX6_RESP_ERR_DIS_L16_START_BIT 1394
#define SCR_SEC_PPC_APBDECMUX6_RESP_ERR_DIS_L16_WIDTH 1
#define SCR_SEC_PPC_APBDECMUX7B_RESP_ERR_DIS_L16_START_BIT 1395
#define SCR_SEC_PPC_APBDECMUX7B_RESP_ERR_DIS_L16_WIDTH 1
#define SCR_SEC_PPC_APBDECMUX8_RESP_ERR_DIS_L16_START_BIT 1396
#define SCR_SEC_PPC_APBDECMUX8_RESP_ERR_DIS_L16_WIDTH 1
#define SCR_SEC_PPC_DDR_CFG_RESP_ERR_DIS_L16_START_BIT 1397
#define SCR_SEC_PPC_DDR_CFG_RESP_ERR_DIS_L16_WIDTH 1
#define SCR_SEC_PPC_TCU_RESP_ERR_DIS_L16_START_BIT 1398
#define SCR_SEC_PPC_TCU_RESP_ERR_DIS_L16_WIDTH 1
#define SCR_SEC_PPC_CSSYS_RESP_ERR_DIS_L16_START_BIT 1399
#define SCR_SEC_PPC_CSSYS_RESP_ERR_DIS_L16_WIDTH 1
#define SCR_SEC_PPC_SCR4K_SID_RESP_ERR_DIS_L16_START_BIT 1400
#define SCR_SEC_PPC_SCR4K_SID_RESP_ERR_DIS_L16_WIDTH 1
#define SCR_SEC_PPC_SCR4K_SSID_RESP_ERR_DIS_L16_START_BIT 1401
#define SCR_SEC_PPC_SCR4K_SSID_RESP_ERR_DIS_L16_WIDTH 1
#define SCR_SEC_MPC_PCIEX1_RESP_ERR_DIS_L16_START_BIT 1424
#define SCR_SEC_MPC_PCIEX1_RESP_ERR_DIS_L16_WIDTH 1
#define SCR_SEC_MPC_PCIEX2_RESP_ERR_DIS_L16_START_BIT 1425
#define SCR_SEC_MPC_PCIEX2_RESP_ERR_DIS_L16_WIDTH 1
#define SCR_SEC_MPC_DDR_RESP_ERR_DIS_L16_START_BIT 1426
#define SCR_SEC_MPC_DDR_RESP_ERR_DIS_L16_WIDTH 1
#define SCR_SEC_MPC_VDSP_RESP_ERR_DIS_L16_START_BIT 1427
#define SCR_SEC_MPC_VDSP_RESP_ERR_DIS_L16_WIDTH 1
#define SCR_SEC_MPC_GIC4_RESP_ERR_DIS_L16_START_BIT 1428
#define SCR_SEC_MPC_GIC4_RESP_ERR_DIS_L16_WIDTH 1
#define SCR_SEC_MPC_GIC5_RESP_ERR_DIS_L16_START_BIT 1429
#define SCR_SEC_MPC_GIC5_RESP_ERR_DIS_L16_WIDTH 1
#define SCR_SEC_MPC_GPU1_RESP_ERR_DIS_L16_START_BIT 1430
#define SCR_SEC_MPC_GPU1_RESP_ERR_DIS_L16_WIDTH 1
#define SCR_SEC_MPC_GPU2_RESP_ERR_DIS_L16_START_BIT 1431
#define SCR_SEC_MPC_GPU2_RESP_ERR_DIS_L16_WIDTH 1
#define SCR_SEC_RPC_SEC_RESP_ERR_DIS_L16_START_BIT 1432
#define SCR_SEC_RPC_SEC_RESP_ERR_DIS_L16_WIDTH 1
#define SCR_SEC_RPC_SOC_RESP_ERR_DIS_L16_START_BIT 1433
#define SCR_SEC_RPC_SOC_RESP_ERR_DIS_L16_WIDTH 1
#define SCR_SEC_MPC_IRAM5_RESP_ERR_DIS_L16_START_BIT 1434
#define SCR_SEC_MPC_IRAM5_RESP_ERR_DIS_L16_WIDTH 1
#define SCR_SEC_CR5_SEC_DCCMINP_0_L16_START_BIT 1440
#define SCR_SEC_CR5_SEC_DCCMINP_0_L16_WIDTH 1
#define SCR_SEC_CR5_SEC_DCCMINP2_0_L16_START_BIT 1441
#define SCR_SEC_CR5_SEC_DCCMINP2_0_L16_WIDTH 1
#define SCR_SEC_CR5_MP_DCCMINP_0_L16_START_BIT 1472
#define SCR_SEC_CR5_MP_DCCMINP_0_L16_WIDTH 1
#define SCR_SEC_CR5_MP_DCCMINP2_0_L16_START_BIT 1473
#define SCR_SEC_CR5_MP_DCCMINP2_0_L16_WIDTH 1
#define SCR_SEC_CPU1_DBGEN_L31_START_BIT 0
#define SCR_SEC_CPU1_DBGEN_L31_WIDTH 1
#define SCR_SEC_CPU1_NIDEN_L31_START_BIT 1
#define SCR_SEC_CPU1_NIDEN_L31_WIDTH 1
#define SCR_SEC_CPU1_SPIDEN_L31_START_BIT 2
#define SCR_SEC_CPU1_SPIDEN_L31_WIDTH 1
#define SCR_SEC_CPU1_SPNIDEN_L31_START_BIT 3
#define SCR_SEC_CPU1_SPNIDEN_L31_WIDTH 1
#define SCR_SEC_CPU2_RVBARADDR0_29_2_L31_START_BIT 32
#define SCR_SEC_CPU2_RVBARADDR0_29_2_L31_WIDTH 28
#define SCR_SEC_CPU2_RVBARADDR0_39_30_L31_START_BIT 64
#define SCR_SEC_CPU2_RVBARADDR0_39_30_L31_WIDTH 10
#define SCR_SEC_CPU1_RVBARADDR0_29_2_L31_START_BIT 96
#define SCR_SEC_CPU1_RVBARADDR0_29_2_L31_WIDTH 28
#define SCR_SEC_CPU1_RVBARADDR0_39_30_L31_START_BIT 128
#define SCR_SEC_CPU1_RVBARADDR0_39_30_L31_WIDTH 10
#define SCR_SEC_CPU1_RVBARADDR1_29_2_L31_START_BIT 160
#define SCR_SEC_CPU1_RVBARADDR1_29_2_L31_WIDTH 28
#define SCR_SEC_CPU1_RVBARADDR1_39_30_L31_START_BIT 192
#define SCR_SEC_CPU1_RVBARADDR1_39_30_L31_WIDTH 10
#define SCR_SEC_CPU1_RVBARADDR2_29_2_L31_START_BIT 224
#define SCR_SEC_CPU1_RVBARADDR2_29_2_L31_WIDTH 28
#define SCR_SEC_CPU1_RVBARADDR2_39_30_L31_START_BIT 256
#define SCR_SEC_CPU1_RVBARADDR2_39_30_L31_WIDTH 10
#define SCR_SEC_CPU1_RVBARADDR3_29_2_L31_START_BIT 288
#define SCR_SEC_CPU1_RVBARADDR3_29_2_L31_WIDTH 28
#define SCR_SEC_CPU1_RVBARADDR3_39_30_L31_START_BIT 320
#define SCR_SEC_CPU1_RVBARADDR3_39_30_L31_WIDTH 10
#define SCR_SEC_PVT_SNS_SEC_FUSE_PVT_11_0_L31_START_BIT 352
#define SCR_SEC_PVT_SNS_SEC_FUSE_PVT_11_0_L31_WIDTH 12
#define SCR_SEC_REMAP_CR5_SEC_AW_ADDR_OFFSET_19_0_L31_START_BIT 384
#define SCR_SEC_REMAP_CR5_SEC_AW_ADDR_OFFSET_19_0_L31_WIDTH 20
#define SCR_SEC_REMAP_CR5_SEC_AW_REMAP_OVRD_EN_L31_START_BIT 404
#define SCR_SEC_REMAP_CR5_SEC_AW_REMAP_OVRD_EN_L31_WIDTH 1
#define SCR_SEC_REMAP_CR5_SEC_AR_ADDR_OFFSET_19_0_L31_START_BIT 384
#define SCR_SEC_REMAP_CR5_SEC_AR_ADDR_OFFSET_19_0_L31_WIDTH 20
#define SCR_SEC_REMAP_CR5_SEC_AR_REMAP_OVRD_EN_L31_START_BIT 404
#define SCR_SEC_REMAP_CR5_SEC_AR_REMAP_OVRD_EN_L31_WIDTH 1
#define SCR_SEC_CR5_SEC_DBGEN_L31_START_BIT 448
#define SCR_SEC_CR5_SEC_DBGEN_L31_WIDTH 1
#define SCR_SEC_CR5_SEC_NIDEN_L31_START_BIT 449
#define SCR_SEC_CR5_SEC_NIDEN_L31_WIDTH 1
#define SCR_SEC_REMAP_CR5_MP_AW_ADDR_OFFSET_19_0_L31_START_BIT 480
#define SCR_SEC_REMAP_CR5_MP_AW_ADDR_OFFSET_19_0_L31_WIDTH 20
#define SCR_SEC_REMAP_CR5_MP_AW_REMAP_EN_L31_START_BIT 500
#define SCR_SEC_REMAP_CR5_MP_AW_REMAP_EN_L31_WIDTH 1
#define SCR_SEC_REMAP_CR5_MP_AR_ADDR_OFFSET_19_0_L31_START_BIT 480
#define SCR_SEC_REMAP_CR5_MP_AR_ADDR_OFFSET_19_0_L31_WIDTH 20
#define SCR_SEC_REMAP_CR5_MP_AR_REMAP_EN_L31_START_BIT 500
#define SCR_SEC_REMAP_CR5_MP_AR_REMAP_EN_L31_WIDTH 1
#define SCR_SEC_CR5_MP_DBGEN_L31_START_BIT 544
#define SCR_SEC_CR5_MP_DBGEN_L31_WIDTH 1
#define SCR_SEC_CR5_MP_NIDEN_L31_START_BIT 545
#define SCR_SEC_CR5_MP_NIDEN_L31_WIDTH 1
#define SCR_SEC_CSSYS_DBGEN_L31_START_BIT 576
#define SCR_SEC_CSSYS_DBGEN_L31_WIDTH 1
#define SCR_SEC_CSSYS_NIDEN_L31_START_BIT 577
#define SCR_SEC_CSSYS_NIDEN_L31_WIDTH 1
#define SCR_SEC_CSSYS_SPIDEN_L31_START_BIT 578
#define SCR_SEC_CSSYS_SPIDEN_L31_WIDTH 1
#define SCR_SEC_CSSYS_SPNIDEN_L31_START_BIT 579
#define SCR_SEC_CSSYS_SPNIDEN_L31_WIDTH 1
#define SCR_SEC_REMAP_OSPI2_IMAGD_2ND_OFFSET_19_0_L31_START_BIT 608
#define SCR_SEC_REMAP_OSPI2_IMAGD_2ND_OFFSET_19_0_L31_WIDTH 20
#define SCR_SEC_REMAP_OSPI2_REMAP_EN_L31_START_BIT 628
#define SCR_SEC_REMAP_OSPI2_REMAP_EN_L31_WIDTH 1
#define SCR_SEC_REMAP_OSPI2_IMAGD_2ND_LOW_LIMIT_19_0_L31_START_BIT 640
#define SCR_SEC_REMAP_OSPI2_IMAGD_2ND_LOW_LIMIT_19_0_L31_WIDTH 20
#define SCR_SEC_REMAP_OSPI2_IMAGD_2ND_UP_LIMIT_19_0_L31_START_BIT 672
#define SCR_SEC_REMAP_OSPI2_IMAGD_2ND_UP_LIMIT_19_0_L31_WIDTH 20
#define SCR_SEC_VDSP_ALTRESETVEC_31_4_L31_START_BIT 704
#define SCR_SEC_VDSP_ALTRESETVEC_31_4_L31_WIDTH 28
#define SCR_SEC_CMDTAG_I_NOCSHEDULER_BYPSS_L31_START_BIT 736
#define SCR_SEC_CMDTAG_I_NOCSHEDULER_BYPSS_L31_WIDTH 1
#define SCR_SEC___L31_START_BIT 737
#define SCR_SEC___L31_WIDTH 1
#define SCR_SEC_NOC2DDR_FIFO_WRAP_BYPASS_L31_START_BIT 738
#define SCR_SEC_NOC2DDR_FIFO_WRAP_BYPASS_L31_WIDTH 1
#define SCR_SEC_CPU1_RVBARADDR4_29_2_L31_START_BIT 768
#define SCR_SEC_CPU1_RVBARADDR4_29_2_L31_WIDTH 28
#define SCR_SEC_CPU1_RVBARADDR4_39_30_L31_START_BIT 800
#define SCR_SEC_CPU1_RVBARADDR4_39_30_L31_WIDTH 10
#define SCR_SEC_CPU1_RVBARADDR5_29_2_L31_START_BIT 832
#define SCR_SEC_CPU1_RVBARADDR5_29_2_L31_WIDTH 28
#define SCR_SEC_CPU1_RVBARADDR5_39_30_L31_START_BIT 864
#define SCR_SEC_CPU1_RVBARADDR5_39_30_L31_WIDTH 10
#define SCR_SEC_CSSYS_TP_MAXDATASIZE_3_0_L31_START_BIT 896
#define SCR_SEC_CSSYS_TP_MAXDATASIZE_3_0_L31_WIDTH 4
#define SCR_SEC_IOMUX_WRAP_AP_PIO_DISP_MUX__DATA1__OE_L31_START_BIT 928
#define SCR_SEC_IOMUX_WRAP_AP_PIO_DISP_MUX__DATA1__OE_L31_WIDTH 1
#define SCR_SEC_IOMUX_WRAP_AP_PIO_DISP_MUX__DATA3__OE_L31_START_BIT 929
#define SCR_SEC_IOMUX_WRAP_AP_PIO_DISP_MUX__DATA3__OE_L31_WIDTH 1
#define SCR_SEC_IOMUX_WRAP_AP_PIO_DISP_MUX__DATA5__OE_L31_START_BIT 930
#define SCR_SEC_IOMUX_WRAP_AP_PIO_DISP_MUX__DATA5__OE_L31_WIDTH 1
#define SCR_SEC_IOMUX_WRAP_AP_PIO_DISP_MUX__DATA7__OE_L31_START_BIT 931
#define SCR_SEC_IOMUX_WRAP_AP_PIO_DISP_MUX__DATA7__OE_L31_WIDTH 1
#define SCR_SEC_IOMUX_WRAP_AP_PIO_DISP_MUX__DATA9__OE_L31_START_BIT 932
#define SCR_SEC_IOMUX_WRAP_AP_PIO_DISP_MUX__DATA9__OE_L31_WIDTH 1
#define SCR_SEC_IOMUX_WRAP_AP_PIO_DISP_MUX__DATA11__OE_L31_START_BIT 933
#define SCR_SEC_IOMUX_WRAP_AP_PIO_DISP_MUX__DATA11__OE_L31_WIDTH 1
#define SCR_SEC_IOMUX_WRAP_AP_PIO_DISP_MUX__DATA13__OE_L31_START_BIT 934
#define SCR_SEC_IOMUX_WRAP_AP_PIO_DISP_MUX__DATA13__OE_L31_WIDTH 1
#define SCR_SEC_IOMUX_WRAP_AP_PIO_DISP_MUX__DATA15__OE_L31_START_BIT 935
#define SCR_SEC_IOMUX_WRAP_AP_PIO_DISP_MUX__DATA15__OE_L31_WIDTH 1
#define SCR_SEC_IOMUX_WRAP_AP_PIO_DISP_MUX__DATA17__OE_L31_START_BIT 936
#define SCR_SEC_IOMUX_WRAP_AP_PIO_DISP_MUX__DATA17__OE_L31_WIDTH 1
#define SCR_SEC_IOMUX_WRAP_AP_PIO_DISP_MUX__DATA19__OE_L31_START_BIT 937
#define SCR_SEC_IOMUX_WRAP_AP_PIO_DISP_MUX__DATA19__OE_L31_WIDTH 1
#define SCR_SEC_IOMUX_WRAP_AP_PIO_DISP_MUX__DATA21__OE_L31_START_BIT 938
#define SCR_SEC_IOMUX_WRAP_AP_PIO_DISP_MUX__DATA21__OE_L31_WIDTH 1
#define SCR_SEC_IOMUX_WRAP_AP_PIO_DISP_MUX__DATA23__OE_L31_START_BIT 939
#define SCR_SEC_IOMUX_WRAP_AP_PIO_DISP_MUX__DATA23__OE_L31_WIDTH 1
#define SCR_SEC_CPU2_DBGEN_L31_START_BIT 960
#define SCR_SEC_CPU2_DBGEN_L31_WIDTH 1
#define SCR_SEC_CPU2_NIDEN_L31_START_BIT 961
#define SCR_SEC_CPU2_NIDEN_L31_WIDTH 1
#define SCR_SEC_CPU2_SPIDEN_L31_START_BIT 962
#define SCR_SEC_CPU2_SPIDEN_L31_WIDTH 1
#define SCR_SEC_CPU2_SPNIDEN_L31_START_BIT 963
#define SCR_SEC_CPU2_SPNIDEN_L31_WIDTH 1
#define SCR_SEC_ADSP_STATVECTORSEL_RW_START_BIT 0
#define SCR_SEC_ADSP_STATVECTORSEL_RW_WIDTH 1
#define SCR_SEC_ADSP_RUNSTALL_RW_START_BIT 1
#define SCR_SEC_ADSP_RUNSTALL_RW_WIDTH 1
#define SCR_SEC_ADSP_DEBUG_ENABLE_RW_START_BIT 2
#define SCR_SEC_ADSP_DEBUG_ENABLE_RW_WIDTH 1
#define SCR_SEC_CE1_SECURITY_VIOLATION_7_RW_START_BIT 32
#define SCR_SEC_CE1_SECURITY_VIOLATION_7_RW_WIDTH 1
#define SCR_SEC_CE2_SECURITY_VIOLATION_7_RW_START_BIT 32
#define SCR_SEC_CE2_SECURITY_VIOLATION_7_RW_WIDTH 1
#define SCR_SEC_SEC_STORAGE1_SECURE_VIOLATION_7_RW_START_BIT 32
#define SCR_SEC_SEC_STORAGE1_SECURE_VIOLATION_7_RW_WIDTH 1
#define SCR_SEC_SEC_STORAGE2_SECURE_VIOLATION_7_RW_START_BIT 32
#define SCR_SEC_SEC_STORAGE2_SECURE_VIOLATION_7_RW_WIDTH 1
#define SCR_SEC_DBG_MUX_PU_SEL1_1_0_RW_START_BIT 64
#define SCR_SEC_DBG_MUX_PU_SEL1_1_0_RW_WIDTH 2
#define SCR_SEC_DBG_MUX_PU_SEL2_1_0_RW_START_BIT 66
#define SCR_SEC_DBG_MUX_PU_SEL2_1_0_RW_WIDTH 2
#define SCR_SEC_PIO_I2S_SC_SDO_SDI_CTRL_5_0_RW_START_BIT 96
#define SCR_SEC_PIO_I2S_SC_SDO_SDI_CTRL_5_0_RW_WIDTH 6
#define SCR_SEC_MSHC1_DDR_MODE_RW_START_BIT 128
#define SCR_SEC_MSHC1_DDR_MODE_RW_WIDTH 1
#define SCR_SEC_MSHC1_PHY_RESETB_SCR_RW_START_BIT 129
#define SCR_SEC_MSHC1_PHY_RESETB_SCR_RW_WIDTH 1
#define SCR_SEC_MSHC2_DDR_MODE_RW_START_BIT 160
#define SCR_SEC_MSHC2_DDR_MODE_RW_WIDTH 1
#define SCR_SEC_MSHC2_PHY_RESETB_SCR_RW_START_BIT 161
#define SCR_SEC_MSHC2_PHY_RESETB_SCR_RW_WIDTH 1
#define SCR_SEC_MSHC3_DDR_MODE_RW_START_BIT 192
#define SCR_SEC_MSHC3_DDR_MODE_RW_WIDTH 1
#define SCR_SEC_MSHC4_DDR_MODE_RW_START_BIT 224
#define SCR_SEC_MSHC4_DDR_MODE_RW_WIDTH 1
#define SCR_SEC_REMAP_CR5_SEC_AW_IRQ_EN_RW_START_BIT 288
#define SCR_SEC_REMAP_CR5_SEC_AW_IRQ_EN_RW_WIDTH 1
#define SCR_SEC_REMAP_CR5_SEC_AW_IRQ_W1C_RW_START_BIT 289
#define SCR_SEC_REMAP_CR5_SEC_AW_IRQ_W1C_RW_WIDTH 1
#define SCR_SEC_REMAP_CR5_SEC_AR_IRQ_EN_RW_START_BIT 290
#define SCR_SEC_REMAP_CR5_SEC_AR_IRQ_EN_RW_WIDTH 1
#define SCR_SEC_REMAP_CR5_SEC_AR_IRQ_W1C_RW_START_BIT 291
#define SCR_SEC_REMAP_CR5_SEC_AR_IRQ_W1C_RW_WIDTH 1
#define SCR_SEC_REMAP_CR5_MP_AW_IRQ_EN_RW_START_BIT 320
#define SCR_SEC_REMAP_CR5_MP_AW_IRQ_EN_RW_WIDTH 1
#define SCR_SEC_REMAP_CR5_MP_AW_IRQ_W1C_RW_START_BIT 321
#define SCR_SEC_REMAP_CR5_MP_AW_IRQ_W1C_RW_WIDTH 1
#define SCR_SEC_REMAP_CR5_MP_AR_IRQ_EN_RW_START_BIT 322
#define SCR_SEC_REMAP_CR5_MP_AR_IRQ_EN_RW_WIDTH 1
#define SCR_SEC_REMAP_CR5_MP_AR_IRQ_W1C_RW_START_BIT 323
#define SCR_SEC_REMAP_CR5_MP_AR_IRQ_W1C_RW_WIDTH 1
#define SCR_SEC_SPI5_I_OPMODE_RW_START_BIT 352
#define SCR_SEC_SPI5_I_OPMODE_RW_WIDTH 1
#define SCR_SEC_SPI6_I_OPMODE_RW_START_BIT 353
#define SCR_SEC_SPI6_I_OPMODE_RW_WIDTH 1
#define SCR_SEC_SPI7_I_OPMODE_RW_START_BIT 354
#define SCR_SEC_SPI7_I_OPMODE_RW_WIDTH 1
#define SCR_SEC_SPI8_I_OPMODE_RW_START_BIT 355
#define SCR_SEC_SPI8_I_OPMODE_RW_WIDTH 1
#define SCR_SEC_TIMER3_LP_MODE_RW_START_BIT 384
#define SCR_SEC_TIMER3_LP_MODE_RW_WIDTH 1
#define SCR_SEC_TIMER4_LP_MODE_RW_START_BIT 416
#define SCR_SEC_TIMER4_LP_MODE_RW_WIDTH 1
#define SCR_SEC_TIMER5_LP_MODE_RW_START_BIT 448
#define SCR_SEC_TIMER5_LP_MODE_RW_WIDTH 1
#define SCR_SEC_TIMER6_LP_MODE_RW_START_BIT 480
#define SCR_SEC_TIMER6_LP_MODE_RW_WIDTH 1
#define SCR_SEC_TIMER7_LP_MODE_RW_START_BIT 512
#define SCR_SEC_TIMER7_LP_MODE_RW_WIDTH 1
#define SCR_SEC_TIMER8_LP_MODE_RW_START_BIT 544
#define SCR_SEC_TIMER8_LP_MODE_RW_WIDTH 1
#define SCR_SEC_VPU2_I_LINEBUFFER_CFG_1_0_RW_START_BIT 576
#define SCR_SEC_VPU2_I_LINEBUFFER_CFG_1_0_RW_WIDTH 2
#define SCR_SEC_SEC_DEBUG_MODE_RW_START_BIT 672
#define SCR_SEC_SEC_DEBUG_MODE_RW_WIDTH 1
#define SCR_SEC_ENET2_PPS_STRETCH_CFG_I_31_0_RW_START_BIT 704
#define SCR_SEC_ENET2_PPS_STRETCH_CFG_I_31_0_RW_WIDTH 32
#define SCR_SEC_IO_AP_PREFGEN_VDDIO_GPIO_C_LPM_RW_START_BIT 736
#define SCR_SEC_IO_AP_PREFGEN_VDDIO_GPIO_C_LPM_RW_WIDTH 1
#define SCR_SEC_IO_AP_PREFGEN_VDDIO_GPIO_D_LPM_RW_START_BIT 737
#define SCR_SEC_IO_AP_PREFGEN_VDDIO_GPIO_D_LPM_RW_WIDTH 1
#define SCR_SEC_IO_AP_PREFGEN_VDDIO_QSPI2_LPM_RW_START_BIT 738
#define SCR_SEC_IO_AP_PREFGEN_VDDIO_QSPI2_LPM_RW_WIDTH 1
#define SCR_SEC_IO_AP_PREFGEN_VDDIO_RGMII2_LPM_RW_START_BIT 739
#define SCR_SEC_IO_AP_PREFGEN_VDDIO_RGMII2_LPM_RW_WIDTH 1
#define SCR_SEC_IO_AP_PREFGEN_VDDIO_I2S_SC_LPM_RW_START_BIT 740
#define SCR_SEC_IO_AP_PREFGEN_VDDIO_I2S_SC_LPM_RW_WIDTH 1
#define SCR_SEC_IO_AP_PREFGEN_VDDIO_I2S_MC_LPM_RW_START_BIT 741
#define SCR_SEC_IO_AP_PREFGEN_VDDIO_I2S_MC_LPM_RW_WIDTH 1
#define SCR_SEC_DDR_SS_PWROKIN_AON_RW_START_BIT 768
#define SCR_SEC_DDR_SS_PWROKIN_AON_RW_WIDTH 1
#define SCR_SEC_NOC_MAIN_DISP_PRESS_HURRY_EN_RW_START_BIT 800
#define SCR_SEC_NOC_MAIN_DISP_PRESS_HURRY_EN_RW_WIDTH 1
#define SCR_SEC_NOC_MAIN_NONDISP_PRESS_HURRY_EN_RW_START_BIT 801
#define SCR_SEC_NOC_MAIN_NONDISP_PRESS_HURRY_EN_RW_WIDTH 1
#define SCR_SEC__SPARE4SPI_3_0_RW_START_BIT 832
#define SCR_SEC__SPARE4SPI_3_0_RW_WIDTH 4
#define SCR_SEC_CANFD5_CANFD_DEBOUNCE_TIME_3_0_R16W16_RW_START_BIT 0
#define SCR_SEC_CANFD5_CANFD_DEBOUNCE_TIME_3_0_R16W16_RW_WIDTH 4
#define SCR_SEC_CANFD5_IPG_STOP_R16W16_RW_START_BIT 4
#define SCR_SEC_CANFD5_IPG_STOP_R16W16_RW_WIDTH 1
#define SCR_SEC_CANFD5_IPG_DOZE_R16W16_RW_START_BIT 5
#define SCR_SEC_CANFD5_IPG_DOZE_R16W16_RW_WIDTH 1
#define SCR_SEC_CANFD6_CANFD_DEBOUNCE_TIME_3_0_R16W16_RW_START_BIT 16
#define SCR_SEC_CANFD6_CANFD_DEBOUNCE_TIME_3_0_R16W16_RW_WIDTH 4
#define SCR_SEC_CANFD6_IPG_STOP_R16W16_RW_START_BIT 20
#define SCR_SEC_CANFD6_IPG_STOP_R16W16_RW_WIDTH 1
#define SCR_SEC_CANFD6_IPG_DOZE_R16W16_RW_START_BIT 21
#define SCR_SEC_CANFD6_IPG_DOZE_R16W16_RW_WIDTH 1
#define SCR_SEC_CANFD7_CANFD_DEBOUNCE_TIME_3_0_R16W16_RW_START_BIT 32
#define SCR_SEC_CANFD7_CANFD_DEBOUNCE_TIME_3_0_R16W16_RW_WIDTH 4
#define SCR_SEC_CANFD7_IPG_STOP_R16W16_RW_START_BIT 36
#define SCR_SEC_CANFD7_IPG_STOP_R16W16_RW_WIDTH 1
#define SCR_SEC_CANFD7_IPG_DOZE_R16W16_RW_START_BIT 37
#define SCR_SEC_CANFD7_IPG_DOZE_R16W16_RW_WIDTH 1
#define SCR_SEC_CANFD8_CANFD_DEBOUNCE_TIME_3_0_R16W16_RW_START_BIT 48
#define SCR_SEC_CANFD8_CANFD_DEBOUNCE_TIME_3_0_R16W16_RW_WIDTH 4
#define SCR_SEC_CANFD8_IPG_STOP_R16W16_RW_START_BIT 52
#define SCR_SEC_CANFD8_IPG_STOP_R16W16_RW_WIDTH 1
#define SCR_SEC_CANFD8_IPG_DOZE_R16W16_RW_START_BIT 53
#define SCR_SEC_CANFD8_IPG_DOZE_R16W16_RW_WIDTH 1
#define SCR_SEC_DDR_SS_CSYSREQ_DDRC_R16W16_RW_START_BIT 64
#define SCR_SEC_DDR_SS_CSYSREQ_DDRC_R16W16_RW_WIDTH 1
#define SCR_SEC_CMDTAG_I_CMFTAG_CFG_AFUL_TH_2_0_R16W16_RW_START_BIT 65
#define SCR_SEC_CMDTAG_I_CMFTAG_CFG_AFUL_TH_2_0_R16W16_RW_WIDTH 3
#define SCR_SEC_ENET2_CSYSREQ_I_R16W16_RW_START_BIT 80
#define SCR_SEC_ENET2_CSYSREQ_I_R16W16_RW_WIDTH 1
#define SCR_SEC_ENET2_CMP_SEL_R16W16_RW_START_BIT 81
#define SCR_SEC_ENET2_CMP_SEL_R16W16_RW_WIDTH 1
#define SCR_SEC_ENET2_CPT_SEL_R16W16_RW_START_BIT 82
#define SCR_SEC_ENET2_CPT_SEL_R16W16_RW_WIDTH 1
#define SCR_SEC_ENET2_PHY_INTF_SEL_I_2_0_R16W16_RW_START_BIT 83
#define SCR_SEC_ENET2_PHY_INTF_SEL_I_2_0_R16W16_RW_WIDTH 3
#define SCR_SEC_ENET2_SBD_FLOWCTRL_I_4_0_R16W16_RW_START_BIT 86
#define SCR_SEC_ENET2_SBD_FLOWCTRL_I_4_0_R16W16_RW_WIDTH 5
#define SCR_SEC_ENET2_RMII_CLK_OE_R16W16_RW_START_BIT 91
#define SCR_SEC_ENET2_RMII_CLK_OE_R16W16_RW_WIDTH 1
#define SCR_SEC_ENET2_CAP_COMP_0_OE_R16W16_RW_START_BIT 92
#define SCR_SEC_ENET2_CAP_COMP_0_OE_R16W16_RW_WIDTH 1
#define SCR_SEC_ENET2_CAP_COMP_1_OE_R16W16_RW_START_BIT 93
#define SCR_SEC_ENET2_CAP_COMP_1_OE_R16W16_RW_WIDTH 1
#define SCR_SEC_ENET2_CAP_COMP_2_OE_R16W16_RW_START_BIT 94
#define SCR_SEC_ENET2_CAP_COMP_2_OE_R16W16_RW_WIDTH 1
#define SCR_SEC_GPU1_CORE_CLK_EN_R16W16_RW_START_BIT 96
#define SCR_SEC_GPU1_CORE_CLK_EN_R16W16_RW_WIDTH 1
#define SCR_SEC_GPU1_SYS_CLK_EN_R16W16_RW_START_BIT 97
#define SCR_SEC_GPU1_SYS_CLK_EN_R16W16_RW_WIDTH 1
#define SCR_SEC_GPU1_MEM_CLK_EN_R16W16_RW_START_BIT 98
#define SCR_SEC_GPU1_MEM_CLK_EN_R16W16_RW_WIDTH 1
#define SCR_SEC_GPU1_DEBUG_ENABLE_R16W16_RW_START_BIT 99
#define SCR_SEC_GPU1_DEBUG_ENABLE_R16W16_RW_WIDTH 1
#define SCR_SEC_GPU2_CORE_CLK_EN_R16W16_RW_START_BIT 112
#define SCR_SEC_GPU2_CORE_CLK_EN_R16W16_RW_WIDTH 1
#define SCR_SEC_GPU2_SYS_CLK_EN_R16W16_RW_START_BIT 113
#define SCR_SEC_GPU2_SYS_CLK_EN_R16W16_RW_WIDTH 1
#define SCR_SEC_GPU2_MEM_CLK_EN_R16W16_RW_START_BIT 114
#define SCR_SEC_GPU2_MEM_CLK_EN_R16W16_RW_WIDTH 1
#define SCR_SEC_GPU2_DEBUG_ENABLE_R16W16_RW_START_BIT 115
#define SCR_SEC_GPU2_DEBUG_ENABLE_R16W16_RW_WIDTH 1
#define SCR_SEC_PCIE_SS_I_PCIEX1_MSTR_CSYSREQ_R16W16_RW_START_BIT 144
#define SCR_SEC_PCIE_SS_I_PCIEX1_MSTR_CSYSREQ_R16W16_RW_WIDTH 1
#define SCR_SEC_PCIE_SS_I_PCIEX1_SLV_CSYSREQ_R16W16_RW_START_BIT 144
#define SCR_SEC_PCIE_SS_I_PCIEX1_SLV_CSYSREQ_R16W16_RW_WIDTH 1
#define SCR_SEC_PCIE_SS_I_PCIEX2_MSTR_CSYSREQ_R16W16_RW_START_BIT 160
#define SCR_SEC_PCIE_SS_I_PCIEX2_MSTR_CSYSREQ_R16W16_RW_WIDTH 1
#define SCR_SEC_PCIE_SS_I_PCIEX2_SLV_CSYSREQ_R16W16_RW_START_BIT 160
#define SCR_SEC_PCIE_SS_I_PCIEX2_SLV_CSYSREQ_R16W16_RW_WIDTH 1
#define SCR_SEC_TBU0_PMUSNAPSHOT_REQ_R16W16_RW_START_BIT 176
#define SCR_SEC_TBU0_PMUSNAPSHOT_REQ_R16W16_RW_WIDTH 1
#define SCR_SEC_TBU0_QREQN_CG_R16W16_RW_START_BIT 177
#define SCR_SEC_TBU0_QREQN_CG_R16W16_RW_WIDTH 1
#define SCR_SEC_TBU1_PMUSNAPSHOT_REQ_R16W16_RW_START_BIT 192
#define SCR_SEC_TBU1_PMUSNAPSHOT_REQ_R16W16_RW_WIDTH 1
#define SCR_SEC_TBU1_QREQN_CG_R16W16_RW_START_BIT 193
#define SCR_SEC_TBU1_QREQN_CG_R16W16_RW_WIDTH 1
#define SCR_SEC_TBU2_PMUSNAPSHOT_REQ_R16W16_RW_START_BIT 208
#define SCR_SEC_TBU2_PMUSNAPSHOT_REQ_R16W16_RW_WIDTH 1
#define SCR_SEC_TBU2_QREQN_CG_R16W16_RW_START_BIT 209
#define SCR_SEC_TBU2_QREQN_CG_R16W16_RW_WIDTH 1
#define SCR_SEC_TBU3_PMUSNAPSHOT_REQ_R16W16_RW_START_BIT 224
#define SCR_SEC_TBU3_PMUSNAPSHOT_REQ_R16W16_RW_WIDTH 1
#define SCR_SEC_TBU3_QREQN_CG_R16W16_RW_START_BIT 225
#define SCR_SEC_TBU3_QREQN_CG_R16W16_RW_WIDTH 1
#define SCR_SEC_TBU4_PMUSNAPSHOT_REQ_R16W16_RW_START_BIT 240
#define SCR_SEC_TBU4_PMUSNAPSHOT_REQ_R16W16_RW_WIDTH 1
#define SCR_SEC_TBU4_QREQN_CG_R16W16_RW_START_BIT 241
#define SCR_SEC_TBU4_QREQN_CG_R16W16_RW_WIDTH 1
#define SCR_SEC_TBU5_PMUSNAPSHOT_REQ_R16W16_RW_START_BIT 256
#define SCR_SEC_TBU5_PMUSNAPSHOT_REQ_R16W16_RW_WIDTH 1
#define SCR_SEC_TBU5_QREQN_CG_R16W16_RW_START_BIT 257
#define SCR_SEC_TBU5_QREQN_CG_R16W16_RW_WIDTH 1
#define SCR_SEC_TBU6_PMUSNAPSHOT_REQ_R16W16_RW_START_BIT 272
#define SCR_SEC_TBU6_PMUSNAPSHOT_REQ_R16W16_RW_WIDTH 1
#define SCR_SEC_TBU6_QREQN_CG_R16W16_RW_START_BIT 273
#define SCR_SEC_TBU6_QREQN_CG_R16W16_RW_WIDTH 1
#define SCR_SEC_TBU8_PMUSNAPSHOT_REQ_R16W16_RW_START_BIT 304
#define SCR_SEC_TBU8_PMUSNAPSHOT_REQ_R16W16_RW_WIDTH 1
#define SCR_SEC_TBU8_QREQN_CG_R16W16_RW_START_BIT 305
#define SCR_SEC_TBU8_QREQN_CG_R16W16_RW_WIDTH 1
#define SCR_SEC_TBU9_PMUSNAPSHOT_REQ_R16W16_RW_START_BIT 320
#define SCR_SEC_TBU9_PMUSNAPSHOT_REQ_R16W16_RW_WIDTH 1
#define SCR_SEC_TBU9_QREQN_CG_R16W16_RW_START_BIT 321
#define SCR_SEC_TBU9_QREQN_CG_R16W16_RW_WIDTH 1
#define SCR_SEC_TBU10_PMUSNAPSHOT_REQ_R16W16_RW_START_BIT 336
#define SCR_SEC_TBU10_PMUSNAPSHOT_REQ_R16W16_RW_WIDTH 1
#define SCR_SEC_TBU10_QREQN_CG_R16W16_RW_START_BIT 337
#define SCR_SEC_TBU10_QREQN_CG_R16W16_RW_WIDTH 1
#define SCR_SEC_TBU14_PMUSNAPSHOT_REQ_R16W16_RW_START_BIT 400
#define SCR_SEC_TBU14_PMUSNAPSHOT_REQ_R16W16_RW_WIDTH 1
#define SCR_SEC_TBU14_QREQN_CG_R16W16_RW_START_BIT 401
#define SCR_SEC_TBU14_QREQN_CG_R16W16_RW_WIDTH 1
#define SCR_SEC_TBU15_PMUSNAPSHOT_REQ_R16W16_RW_START_BIT 416
#define SCR_SEC_TBU15_PMUSNAPSHOT_REQ_R16W16_RW_WIDTH 1
#define SCR_SEC_TBU15_QREQN_CG_R16W16_RW_START_BIT 417
#define SCR_SEC_TBU15_QREQN_CG_R16W16_RW_WIDTH 1
#define SCR_SEC_TCU_PMUSNAPSHOT_REQ_R16W16_RW_START_BIT 432
#define SCR_SEC_TCU_PMUSNAPSHOT_REQ_R16W16_RW_WIDTH 1
#define SCR_SEC_TCU_QREQN_CG_R16W16_RW_START_BIT 433
#define SCR_SEC_TCU_QREQN_CG_R16W16_RW_WIDTH 1
#define SCR_SEC_USB_SS_I_USB1_XM_CSYSREQ_R16W16_RW_START_BIT 448
#define SCR_SEC_USB_SS_I_USB1_XM_CSYSREQ_R16W16_RW_WIDTH 1
#define SCR_SEC_USB_SS_I_USB2_XM_CSYSREQ_R16W16_RW_START_BIT 464
#define SCR_SEC_USB_SS_I_USB2_XM_CSYSREQ_R16W16_RW_WIDTH 1
#define SCR_SEC_VDSP_STATVECTORSEL_R16W16_RW_START_BIT 480
#define SCR_SEC_VDSP_STATVECTORSEL_R16W16_RW_WIDTH 1
#define SCR_SEC_VDSP_RUNSTALL_R16W16_RW_START_BIT 481
#define SCR_SEC_VDSP_RUNSTALL_R16W16_RW_WIDTH 1
#define SCR_SEC_VDSP_DEBUG_ENABLE_R16W16_RW_START_BIT 482
#define SCR_SEC_VDSP_DEBUG_ENABLE_R16W16_RW_WIDTH 1
#define SCR_SEC_NOC_SEC_M_0_MAINSGLECCERR_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 496
#define SCR_SEC_NOC_SEC_M_0_MAINSGLECCERR_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SEC_NOC_SEC_M_1_MAINSGLECCERR_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 497
#define SCR_SEC_NOC_SEC_M_1_MAINSGLECCERR_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SEC_NOC_SEC_M_2_MAINSGLECCERR_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 498
#define SCR_SEC_NOC_SEC_M_2_MAINSGLECCERR_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SEC_NOC_SEC_M_3_MAINSGLECCERR_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 499
#define SCR_SEC_NOC_SEC_M_3_MAINSGLECCERR_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SEC_NOC_SEC_M_5_MAINSGLARADDRECCERR_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 500
#define SCR_SEC_NOC_SEC_M_5_MAINSGLARADDRECCERR_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SEC_NOC_SEC_M_5_MAINSGLAWADDRECCERR_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 501
#define SCR_SEC_NOC_SEC_M_5_MAINSGLAWADDRECCERR_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SEC_NOC_SEC_M_5_MAINSGLDATAECCERR_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 502
#define SCR_SEC_NOC_SEC_M_5_MAINSGLDATAECCERR_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SEC_NOC_SEC_S_0_MAINSGLECCERR_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 503
#define SCR_SEC_NOC_SEC_S_0_MAINSGLECCERR_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SEC_NOC_SEC_S_1_MAINSGLECCERR_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 504
#define SCR_SEC_NOC_SEC_S_1_MAINSGLECCERR_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SEC_NOC_SEC_S_2_MAINSGLDATAECCERR_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 505
#define SCR_SEC_NOC_SEC_S_2_MAINSGLDATAECCERR_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SEC_NOC_SEC_S_3_MAINSGLDATAECCERR_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 506
#define SCR_SEC_NOC_SEC_S_3_MAINSGLDATAECCERR_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SEC_NOC_SEC_S_13_MAINSGLDATAECCERR_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 507
#define SCR_SEC_NOC_SEC_S_13_MAINSGLDATAECCERR_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SEC_NOC_SEC_S_14_MAINSGLDATAECCERR_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 508
#define SCR_SEC_NOC_SEC_S_14_MAINSGLDATAECCERR_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SEC_NOC_SEC_S_17_MAINSGLDATAECCERR_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 509
#define SCR_SEC_NOC_SEC_S_17_MAINSGLDATAECCERR_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SEC_NOC_MAIN_M_11_MAINSGLARADDRECCERR_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 512
#define SCR_SEC_NOC_MAIN_M_11_MAINSGLARADDRECCERR_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SEC_NOC_MAIN_M_11_MAINSGLAWADDRECCERR_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 513
#define SCR_SEC_NOC_MAIN_M_11_MAINSGLAWADDRECCERR_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SEC_NOC_MAIN_M_11_MAINSGLDATAECCERR_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 514
#define SCR_SEC_NOC_MAIN_M_11_MAINSGLDATAECCERR_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SEC_NOC_MAIN_M_12_MAINSGLARADDRECCERR_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 515
#define SCR_SEC_NOC_MAIN_M_12_MAINSGLARADDRECCERR_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SEC_NOC_MAIN_M_12_MAINSGLAWADDRECCERR_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 516
#define SCR_SEC_NOC_MAIN_M_12_MAINSGLAWADDRECCERR_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SEC_NOC_MAIN_M_12_MAINSGLDATAECCERR_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 517
#define SCR_SEC_NOC_MAIN_M_12_MAINSGLDATAECCERR_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SEC_NOC_MAIN_M_24_MAINSGLARADDRECCERR_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 518
#define SCR_SEC_NOC_MAIN_M_24_MAINSGLARADDRECCERR_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SEC_NOC_MAIN_M_24_MAINSGLAWADDRECCERR_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 519
#define SCR_SEC_NOC_MAIN_M_24_MAINSGLAWADDRECCERR_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SEC_NOC_MAIN_M_24_MAINSGLDATAECCERR_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 520
#define SCR_SEC_NOC_MAIN_M_24_MAINSGLDATAECCERR_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SEC_NOC_MAIN_S_0_SBP_MAINSGLDATAECCERR_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 521
#define SCR_SEC_NOC_MAIN_S_0_SBP_MAINSGLDATAECCERR_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SEC_NOC_MAIN_S_3_MAINSGLDATAECCERR_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 522
#define SCR_SEC_NOC_MAIN_S_3_MAINSGLDATAECCERR_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SEC_NOC_MAIN_S_4_MAINSGLDATAECCERR_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 523
#define SCR_SEC_NOC_MAIN_S_4_MAINSGLDATAECCERR_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SEC_NOC_MAIN_S_11_MAINSGLDATAECCERR_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 524
#define SCR_SEC_NOC_MAIN_S_11_MAINSGLDATAECCERR_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SEC_NOC_VSN_M_0_MAINSGLARADDRECCERR_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 528
#define SCR_SEC_NOC_VSN_M_0_MAINSGLARADDRECCERR_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SEC_NOC_VSN_M_0_MAINSGLAWADDRECCERR_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 529
#define SCR_SEC_NOC_VSN_M_0_MAINSGLAWADDRECCERR_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SEC_NOC_VSN_M_0_MAINSGLDATAECCERR_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 530
#define SCR_SEC_NOC_VSN_M_0_MAINSGLDATAECCERR_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SEC_NOC_VSN_M_1_MAINSGLARADDRECCERR_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 531
#define SCR_SEC_NOC_VSN_M_1_MAINSGLARADDRECCERR_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SEC_NOC_VSN_M_1_MAINSGLAWADDRECCERR_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 532
#define SCR_SEC_NOC_VSN_M_1_MAINSGLAWADDRECCERR_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SEC_NOC_VSN_M_1_MAINSGLDATAECCERR_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 533
#define SCR_SEC_NOC_VSN_M_1_MAINSGLDATAECCERR_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SEC_NOC_VSN_M_2_MAINSGLARADDRECCERR_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 534
#define SCR_SEC_NOC_VSN_M_2_MAINSGLARADDRECCERR_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SEC_NOC_VSN_M_2_MAINSGLAWADDRECCERR_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 535
#define SCR_SEC_NOC_VSN_M_2_MAINSGLAWADDRECCERR_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SEC_NOC_VSN_M_2_MAINSGLDATAECCERR_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 536
#define SCR_SEC_NOC_VSN_M_2_MAINSGLDATAECCERR_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SEC_NOC_VSN_S_0_MAINSGLDATAECCERR_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 537
#define SCR_SEC_NOC_VSN_S_0_MAINSGLDATAECCERR_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SEC_NOC_VSN_S_3_MAINSGLDATAECCERR_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 538
#define SCR_SEC_NOC_VSN_S_3_MAINSGLDATAECCERR_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SEC_VDSP_DOUBLEEXCEPTIONERROR_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 539
#define SCR_SEC_VDSP_DOUBLEEXCEPTIONERROR_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SEC_CR5_SEC_AXIMCORR0_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 544
#define SCR_SEC_CR5_SEC_AXIMCORR0_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SEC_CR5_SEC_AXISCORR0_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 545
#define SCR_SEC_CR5_SEC_AXISCORR0_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SEC_CR5_SEC_PPXCORR0_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 546
#define SCR_SEC_CR5_SEC_PPXCORR0_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SEC_CR5_SEC_PPHCORR0_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 547
#define SCR_SEC_CR5_SEC_PPHCORR0_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SEC_CR5_SEC_AXIMFATAL0_0_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 548
#define SCR_SEC_CR5_SEC_AXIMFATAL0_0_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SEC_CR5_SEC_AXIMFATAL0_1_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 549
#define SCR_SEC_CR5_SEC_AXIMFATAL0_1_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SEC_CR5_SEC_AXIMFATAL0_2_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 550
#define SCR_SEC_CR5_SEC_AXIMFATAL0_2_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SEC_CR5_SEC_AXIMFATAL0_3_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 551
#define SCR_SEC_CR5_SEC_AXIMFATAL0_3_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SEC_CR5_SEC_AXIMFATAL0_4_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 552
#define SCR_SEC_CR5_SEC_AXIMFATAL0_4_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SEC_CR5_SEC_AXISFATAL0_0_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 553
#define SCR_SEC_CR5_SEC_AXISFATAL0_0_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SEC_CR5_SEC_AXISFATAL0_1_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 554
#define SCR_SEC_CR5_SEC_AXISFATAL0_1_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SEC_CR5_SEC_AXISFATAL0_2_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 555
#define SCR_SEC_CR5_SEC_AXISFATAL0_2_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SEC_CR5_SEC_AXISFATAL0_3_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 556
#define SCR_SEC_CR5_SEC_AXISFATAL0_3_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SEC_CR5_SEC_AXISFATAL0_4_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 557
#define SCR_SEC_CR5_SEC_AXISFATAL0_4_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SEC_CR5_SEC_PPXFATAL0_0_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 558
#define SCR_SEC_CR5_SEC_PPXFATAL0_0_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SEC_CR5_SEC_PPXFATAL0_1_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 559
#define SCR_SEC_CR5_SEC_PPXFATAL0_1_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SEC_CR5_SEC_PPXFATAL0_2_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 560
#define SCR_SEC_CR5_SEC_PPXFATAL0_2_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SEC_CR5_SEC_PPXFATAL0_3_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 561
#define SCR_SEC_CR5_SEC_PPXFATAL0_3_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SEC_CR5_SEC_PPXFATAL0_4_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 562
#define SCR_SEC_CR5_SEC_PPXFATAL0_4_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SEC_CR5_SEC_DCCMOUT_0_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 563
#define SCR_SEC_CR5_SEC_DCCMOUT_0_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SEC_CR5_SEC_DCCMOUT2_0_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 564
#define SCR_SEC_CR5_SEC_DCCMOUT2_0_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SEC_CR5_MP_AXIMCORR0_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 565
#define SCR_SEC_CR5_MP_AXIMCORR0_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SEC_CR5_MP_AXISCORR0_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 566
#define SCR_SEC_CR5_MP_AXISCORR0_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SEC_CR5_MP_PPXCORR0_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 567
#define SCR_SEC_CR5_MP_PPXCORR0_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SEC_CR5_MP_PPHCORR0_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 568
#define SCR_SEC_CR5_MP_PPHCORR0_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SEC_CR5_MP_AXIMFATAL0_0_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 569
#define SCR_SEC_CR5_MP_AXIMFATAL0_0_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SEC_CR5_MP_AXIMFATAL0_1_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 570
#define SCR_SEC_CR5_MP_AXIMFATAL0_1_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SEC_CR5_MP_AXIMFATAL0_2_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 571
#define SCR_SEC_CR5_MP_AXIMFATAL0_2_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SEC_CR5_MP_AXIMFATAL0_3_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 572
#define SCR_SEC_CR5_MP_AXIMFATAL0_3_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SEC_CR5_MP_AXIMFATAL0_4_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 573
#define SCR_SEC_CR5_MP_AXIMFATAL0_4_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SEC_CR5_MP_AXISFATAL0_0_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 574
#define SCR_SEC_CR5_MP_AXISFATAL0_0_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SEC_CR5_MP_AXISFATAL0_1_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 575
#define SCR_SEC_CR5_MP_AXISFATAL0_1_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SEC_CR5_MP_AXISFATAL0_2_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 576
#define SCR_SEC_CR5_MP_AXISFATAL0_2_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SEC_CR5_MP_AXISFATAL0_3_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 577
#define SCR_SEC_CR5_MP_AXISFATAL0_3_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SEC_CR5_MP_AXISFATAL0_4_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 578
#define SCR_SEC_CR5_MP_AXISFATAL0_4_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SEC_CR5_MP_PPXFATAL0_0_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 579
#define SCR_SEC_CR5_MP_PPXFATAL0_0_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SEC_CR5_MP_PPXFATAL0_1_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 580
#define SCR_SEC_CR5_MP_PPXFATAL0_1_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SEC_CR5_MP_PPXFATAL0_2_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 581
#define SCR_SEC_CR5_MP_PPXFATAL0_2_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SEC_CR5_MP_PPXFATAL0_3_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 582
#define SCR_SEC_CR5_MP_PPXFATAL0_3_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SEC_CR5_MP_PPXFATAL0_4_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 583
#define SCR_SEC_CR5_MP_PPXFATAL0_4_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SEC_CR5_MP_DCCMOUT_0_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 584
#define SCR_SEC_CR5_MP_DCCMOUT_0_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SEC_CR5_MP_DCCMOUT2_0_SIGLAT_SCR_CLR_R16W16_RW_START_BIT 585
#define SCR_SEC_CR5_MP_DCCMOUT2_0_SIGLAT_SCR_CLR_R16W16_RW_WIDTH 1
#define SCR_SEC_CAN9_CANFD_DEBOUNCE_TIME_3_0_R16W16_RW_START_BIT 592
#define SCR_SEC_CAN9_CANFD_DEBOUNCE_TIME_3_0_R16W16_RW_WIDTH 4
#define SCR_SEC_CAN9_IPG_STOP_R16W16_RW_START_BIT 596
#define SCR_SEC_CAN9_IPG_STOP_R16W16_RW_WIDTH 1
#define SCR_SEC_CAN9_IPG_DOZE_R16W16_RW_START_BIT 597
#define SCR_SEC_CAN9_IPG_DOZE_R16W16_RW_WIDTH 1
#define SCR_SEC_CAN10_CANFD_DEBOUNCE_TIME_3_0_R16W16_RW_START_BIT 608
#define SCR_SEC_CAN10_CANFD_DEBOUNCE_TIME_3_0_R16W16_RW_WIDTH 4
#define SCR_SEC_CAN10_IPG_STOP_R16W16_RW_START_BIT 612
#define SCR_SEC_CAN10_IPG_STOP_R16W16_RW_WIDTH 1
#define SCR_SEC_CAN10_IPG_DOZE_R16W16_RW_START_BIT 613
#define SCR_SEC_CAN10_IPG_DOZE_R16W16_RW_WIDTH 1
#define SCR_SEC_CAN11_CANFD_DEBOUNCE_TIME_3_0_R16W16_RW_START_BIT 624
#define SCR_SEC_CAN11_CANFD_DEBOUNCE_TIME_3_0_R16W16_RW_WIDTH 4
#define SCR_SEC_CAN11_IPG_STOP_R16W16_RW_START_BIT 628
#define SCR_SEC_CAN11_IPG_STOP_R16W16_RW_WIDTH 1
#define SCR_SEC_CAN11_IPG_DOZE_R16W16_RW_START_BIT 629
#define SCR_SEC_CAN11_IPG_DOZE_R16W16_RW_WIDTH 1
#define SCR_SEC_CAN12_CANFD_DEBOUNCE_TIME_3_0_R16W16_RW_START_BIT 640
#define SCR_SEC_CAN12_CANFD_DEBOUNCE_TIME_3_0_R16W16_RW_WIDTH 4
#define SCR_SEC_CAN12_IPG_STOP_R16W16_RW_START_BIT 644
#define SCR_SEC_CAN12_IPG_STOP_R16W16_RW_WIDTH 1
#define SCR_SEC_CAN12_IPG_DOZE_R16W16_RW_START_BIT 645
#define SCR_SEC_CAN12_IPG_DOZE_R16W16_RW_WIDTH 1
#define SCR_SEC_CAN13_CANFD_DEBOUNCE_TIME_3_0_R16W16_RW_START_BIT 656
#define SCR_SEC_CAN13_CANFD_DEBOUNCE_TIME_3_0_R16W16_RW_WIDTH 4
#define SCR_SEC_CAN13_IPG_STOP_R16W16_RW_START_BIT 660
#define SCR_SEC_CAN13_IPG_STOP_R16W16_RW_WIDTH 1
#define SCR_SEC_CAN13_IPG_DOZE_R16W16_RW_START_BIT 661
#define SCR_SEC_CAN13_IPG_DOZE_R16W16_RW_WIDTH 1
#define SCR_SEC_CAN14_CANFD_DEBOUNCE_TIME_3_0_R16W16_RW_START_BIT 672
#define SCR_SEC_CAN14_CANFD_DEBOUNCE_TIME_3_0_R16W16_RW_WIDTH 4
#define SCR_SEC_CAN14_IPG_STOP_R16W16_RW_START_BIT 676
#define SCR_SEC_CAN14_IPG_STOP_R16W16_RW_WIDTH 1
#define SCR_SEC_CAN14_IPG_DOZE_R16W16_RW_START_BIT 677
#define SCR_SEC_CAN14_IPG_DOZE_R16W16_RW_WIDTH 1
#define SCR_SEC_CAN15_CANFD_DEBOUNCE_TIME_3_0_R16W16_RW_START_BIT 688
#define SCR_SEC_CAN15_CANFD_DEBOUNCE_TIME_3_0_R16W16_RW_WIDTH 4
#define SCR_SEC_CAN15_IPG_STOP_R16W16_RW_START_BIT 692
#define SCR_SEC_CAN15_IPG_STOP_R16W16_RW_WIDTH 1
#define SCR_SEC_CAN15_IPG_DOZE_R16W16_RW_START_BIT 693
#define SCR_SEC_CAN15_IPG_DOZE_R16W16_RW_WIDTH 1
#define SCR_SEC_CAN16_CANFD_DEBOUNCE_TIME_3_0_R16W16_RW_START_BIT 704
#define SCR_SEC_CAN16_CANFD_DEBOUNCE_TIME_3_0_R16W16_RW_WIDTH 4
#define SCR_SEC_CAN16_IPG_STOP_R16W16_RW_START_BIT 708
#define SCR_SEC_CAN16_IPG_STOP_R16W16_RW_WIDTH 1
#define SCR_SEC_CAN16_IPG_DOZE_R16W16_RW_START_BIT 709
#define SCR_SEC_CAN16_IPG_DOZE_R16W16_RW_WIDTH 1
#define SCR_SEC_CAN17_CANFD_DEBOUNCE_TIME_3_0_R16W16_RW_START_BIT 720
#define SCR_SEC_CAN17_CANFD_DEBOUNCE_TIME_3_0_R16W16_RW_WIDTH 4
#define SCR_SEC_CAN17_IPG_STOP_R16W16_RW_START_BIT 724
#define SCR_SEC_CAN17_IPG_STOP_R16W16_RW_WIDTH 1
#define SCR_SEC_CAN17_IPG_DOZE_R16W16_RW_START_BIT 725
#define SCR_SEC_CAN17_IPG_DOZE_R16W16_RW_WIDTH 1
#define SCR_SEC_CAN18_CANFD_DEBOUNCE_TIME_3_0_R16W16_RW_START_BIT 736
#define SCR_SEC_CAN18_CANFD_DEBOUNCE_TIME_3_0_R16W16_RW_WIDTH 4
#define SCR_SEC_CAN18_IPG_STOP_R16W16_RW_START_BIT 740
#define SCR_SEC_CAN18_IPG_STOP_R16W16_RW_WIDTH 1
#define SCR_SEC_CAN18_IPG_DOZE_R16W16_RW_START_BIT 741
#define SCR_SEC_CAN18_IPG_DOZE_R16W16_RW_WIDTH 1
#define SCR_SEC_CAN19_CANFD_DEBOUNCE_TIME_3_0_R16W16_RW_START_BIT 752
#define SCR_SEC_CAN19_CANFD_DEBOUNCE_TIME_3_0_R16W16_RW_WIDTH 4
#define SCR_SEC_CAN19_IPG_STOP_R16W16_RW_START_BIT 756
#define SCR_SEC_CAN19_IPG_STOP_R16W16_RW_WIDTH 1
#define SCR_SEC_CAN19_IPG_DOZE_R16W16_RW_START_BIT 757
#define SCR_SEC_CAN19_IPG_DOZE_R16W16_RW_WIDTH 1
#define SCR_SEC_CAN20_CANFD_DEBOUNCE_TIME_3_0_R16W16_RW_START_BIT 768
#define SCR_SEC_CAN20_CANFD_DEBOUNCE_TIME_3_0_R16W16_RW_WIDTH 4
#define SCR_SEC_CAN20_IPG_STOP_R16W16_RW_START_BIT 772
#define SCR_SEC_CAN20_IPG_STOP_R16W16_RW_WIDTH 1
#define SCR_SEC_CAN20_IPG_DOZE_R16W16_RW_START_BIT 773
#define SCR_SEC_CAN20_IPG_DOZE_R16W16_RW_WIDTH 1
#define SCR_SEC_CANFD5_IPG_STOP_ACK_R16W16_RO_START_BIT 0
#define SCR_SEC_CANFD5_IPG_STOP_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_CANFD5_CAN_LPM_ACK_R16W16_RO_START_BIT 1
#define SCR_SEC_CANFD5_CAN_LPM_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_CANFD6_IPG_STOP_ACK_R16W16_RO_START_BIT 16
#define SCR_SEC_CANFD6_IPG_STOP_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_CANFD6_CAN_LPM_ACK_R16W16_RO_START_BIT 17
#define SCR_SEC_CANFD6_CAN_LPM_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_CANFD7_IPG_STOP_ACK_R16W16_RO_START_BIT 32
#define SCR_SEC_CANFD7_IPG_STOP_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_CANFD7_CAN_LPM_ACK_R16W16_RO_START_BIT 33
#define SCR_SEC_CANFD7_CAN_LPM_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_CANFD8_IPG_STOP_ACK_R16W16_RO_START_BIT 48
#define SCR_SEC_CANFD8_IPG_STOP_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_CANFD8_CAN_LPM_ACK_R16W16_RO_START_BIT 49
#define SCR_SEC_CANFD8_CAN_LPM_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_DDR_SS_CSYSACK_DDRC_R16W16_RO_START_BIT 64
#define SCR_SEC_DDR_SS_CSYSACK_DDRC_R16W16_RO_WIDTH 1
#define SCR_SEC_DDR_SS_CACTIVE_DDRC_R16W16_RO_START_BIT 65
#define SCR_SEC_DDR_SS_CACTIVE_DDRC_R16W16_RO_WIDTH 1
#define SCR_SEC_CMDTAG_O_CMDTAG_FIFO_OVF_R16W16_RO_START_BIT 66
#define SCR_SEC_CMDTAG_O_CMDTAG_FIFO_OVF_R16W16_RO_WIDTH 1
#define SCR_SEC_ENET2_CSYSACK_O_R16W16_RO_START_BIT 80
#define SCR_SEC_ENET2_CSYSACK_O_R16W16_RO_WIDTH 1
#define SCR_SEC_ENET2_CACTIVE_O_R16W16_RO_START_BIT 81
#define SCR_SEC_ENET2_CACTIVE_O_R16W16_RO_WIDTH 1
#define SCR_SEC_GPU1_IDLE_R16W16_RO_START_BIT 96
#define SCR_SEC_GPU1_IDLE_R16W16_RO_WIDTH 1
#define SCR_SEC_GPU2_IDLE_R16W16_RO_START_BIT 112
#define SCR_SEC_GPU2_IDLE_R16W16_RO_WIDTH 1
#define SCR_SEC_PCIE_SS_O_PCIEX1_MSTR_CSYSACK_R16W16_RO_START_BIT 144
#define SCR_SEC_PCIE_SS_O_PCIEX1_MSTR_CSYSACK_R16W16_RO_WIDTH 1
#define SCR_SEC_PCIE_SS_O_PCIEX1_MSTR_CACTIVE_R16W16_RO_START_BIT 145
#define SCR_SEC_PCIE_SS_O_PCIEX1_MSTR_CACTIVE_R16W16_RO_WIDTH 1
#define SCR_SEC_PCIE_SS_O_PCIEX1_SLV_CSYSACK_R16W16_RO_START_BIT 146
#define SCR_SEC_PCIE_SS_O_PCIEX1_SLV_CSYSACK_R16W16_RO_WIDTH 1
#define SCR_SEC_PCIE_SS_O_PCIEX1_SLV_CACTIVE_R16W16_RO_START_BIT 147
#define SCR_SEC_PCIE_SS_O_PCIEX1_SLV_CACTIVE_R16W16_RO_WIDTH 1
#define SCR_SEC_PCIE_SS_O_PCIEX2_MSTR_CSYSACK_R16W16_RO_START_BIT 160
#define SCR_SEC_PCIE_SS_O_PCIEX2_MSTR_CSYSACK_R16W16_RO_WIDTH 1
#define SCR_SEC_PCIE_SS_O_PCIEX2_MSTR_CACTIVE_R16W16_RO_START_BIT 161
#define SCR_SEC_PCIE_SS_O_PCIEX2_MSTR_CACTIVE_R16W16_RO_WIDTH 1
#define SCR_SEC_PCIE_SS_O_PCIEX2_SLV_CSYSACK_R16W16_RO_START_BIT 162
#define SCR_SEC_PCIE_SS_O_PCIEX2_SLV_CSYSACK_R16W16_RO_WIDTH 1
#define SCR_SEC_PCIE_SS_O_PCIEX2_SLV_CACTIVE_R16W16_RO_START_BIT 163
#define SCR_SEC_PCIE_SS_O_PCIEX2_SLV_CACTIVE_R16W16_RO_WIDTH 1
#define SCR_SEC_TBU0_PMUSNAPSHOT_ACK_R16W16_RO_START_BIT 176
#define SCR_SEC_TBU0_PMUSNAPSHOT_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_TBU0_QACCEPTN_CG_R16W16_RO_START_BIT 177
#define SCR_SEC_TBU0_QACCEPTN_CG_R16W16_RO_WIDTH 1
#define SCR_SEC_TBU0_QACTIVE_CG_R16W16_RO_START_BIT 178
#define SCR_SEC_TBU0_QACTIVE_CG_R16W16_RO_WIDTH 1
#define SCR_SEC_TBU0_QDENY_CG_R16W16_RO_START_BIT 179
#define SCR_SEC_TBU0_QDENY_CG_R16W16_RO_WIDTH 1
#define SCR_SEC_TBU1_PMUSNAPSHOT_ACK_R16W16_RO_START_BIT 192
#define SCR_SEC_TBU1_PMUSNAPSHOT_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_TBU1_QACCEPTN_CG_R16W16_RO_START_BIT 193
#define SCR_SEC_TBU1_QACCEPTN_CG_R16W16_RO_WIDTH 1
#define SCR_SEC_TBU1_QACTIVE_CG_R16W16_RO_START_BIT 194
#define SCR_SEC_TBU1_QACTIVE_CG_R16W16_RO_WIDTH 1
#define SCR_SEC_TBU1_QDENY_CG_R16W16_RO_START_BIT 195
#define SCR_SEC_TBU1_QDENY_CG_R16W16_RO_WIDTH 1
#define SCR_SEC_TBU2_PMUSNAPSHOT_ACK_R16W16_RO_START_BIT 208
#define SCR_SEC_TBU2_PMUSNAPSHOT_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_TBU2_QACCEPTN_CG_R16W16_RO_START_BIT 209
#define SCR_SEC_TBU2_QACCEPTN_CG_R16W16_RO_WIDTH 1
#define SCR_SEC_TBU2_QACTIVE_CG_R16W16_RO_START_BIT 210
#define SCR_SEC_TBU2_QACTIVE_CG_R16W16_RO_WIDTH 1
#define SCR_SEC_TBU2_QDENY_CG_R16W16_RO_START_BIT 211
#define SCR_SEC_TBU2_QDENY_CG_R16W16_RO_WIDTH 1
#define SCR_SEC_TBU3_PMUSNAPSHOT_ACK_R16W16_RO_START_BIT 224
#define SCR_SEC_TBU3_PMUSNAPSHOT_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_TBU3_QACCEPTN_CG_R16W16_RO_START_BIT 225
#define SCR_SEC_TBU3_QACCEPTN_CG_R16W16_RO_WIDTH 1
#define SCR_SEC_TBU3_QACTIVE_CG_R16W16_RO_START_BIT 226
#define SCR_SEC_TBU3_QACTIVE_CG_R16W16_RO_WIDTH 1
#define SCR_SEC_TBU3_QDENY_CG_R16W16_RO_START_BIT 227
#define SCR_SEC_TBU3_QDENY_CG_R16W16_RO_WIDTH 1
#define SCR_SEC_TBU4_PMUSNAPSHOT_ACK_R16W16_RO_START_BIT 240
#define SCR_SEC_TBU4_PMUSNAPSHOT_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_TBU4_QACCEPTN_CG_R16W16_RO_START_BIT 241
#define SCR_SEC_TBU4_QACCEPTN_CG_R16W16_RO_WIDTH 1
#define SCR_SEC_TBU4_QACTIVE_CG_R16W16_RO_START_BIT 242
#define SCR_SEC_TBU4_QACTIVE_CG_R16W16_RO_WIDTH 1
#define SCR_SEC_TBU4_QDENY_CG_R16W16_RO_START_BIT 243
#define SCR_SEC_TBU4_QDENY_CG_R16W16_RO_WIDTH 1
#define SCR_SEC_TBU5_PMUSNAPSHOT_ACK_R16W16_RO_START_BIT 256
#define SCR_SEC_TBU5_PMUSNAPSHOT_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_TBU5_QACCEPTN_CG_R16W16_RO_START_BIT 257
#define SCR_SEC_TBU5_QACCEPTN_CG_R16W16_RO_WIDTH 1
#define SCR_SEC_TBU5_QACTIVE_CG_R16W16_RO_START_BIT 258
#define SCR_SEC_TBU5_QACTIVE_CG_R16W16_RO_WIDTH 1
#define SCR_SEC_TBU5_QDENY_CG_R16W16_RO_START_BIT 259
#define SCR_SEC_TBU5_QDENY_CG_R16W16_RO_WIDTH 1
#define SCR_SEC_TBU6_PMUSNAPSHOT_ACK_R16W16_RO_START_BIT 272
#define SCR_SEC_TBU6_PMUSNAPSHOT_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_TBU6_QACCEPTN_CG_R16W16_RO_START_BIT 273
#define SCR_SEC_TBU6_QACCEPTN_CG_R16W16_RO_WIDTH 1
#define SCR_SEC_TBU6_QACTIVE_CG_R16W16_RO_START_BIT 274
#define SCR_SEC_TBU6_QACTIVE_CG_R16W16_RO_WIDTH 1
#define SCR_SEC_TBU6_QDENY_CG_R16W16_RO_START_BIT 275
#define SCR_SEC_TBU6_QDENY_CG_R16W16_RO_WIDTH 1
#define SCR_SEC_TBU8_PMUSNAPSHOT_ACK_R16W16_RO_START_BIT 304
#define SCR_SEC_TBU8_PMUSNAPSHOT_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_TBU8_QACCEPTN_CG_R16W16_RO_START_BIT 305
#define SCR_SEC_TBU8_QACCEPTN_CG_R16W16_RO_WIDTH 1
#define SCR_SEC_TBU8_QACTIVE_CG_R16W16_RO_START_BIT 306
#define SCR_SEC_TBU8_QACTIVE_CG_R16W16_RO_WIDTH 1
#define SCR_SEC_TBU8_QDENY_CG_R16W16_RO_START_BIT 307
#define SCR_SEC_TBU8_QDENY_CG_R16W16_RO_WIDTH 1
#define SCR_SEC_TBU9_PMUSNAPSHOT_ACK_R16W16_RO_START_BIT 320
#define SCR_SEC_TBU9_PMUSNAPSHOT_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_TBU9_QACCEPTN_CG_R16W16_RO_START_BIT 321
#define SCR_SEC_TBU9_QACCEPTN_CG_R16W16_RO_WIDTH 1
#define SCR_SEC_TBU9_QACTIVE_CG_R16W16_RO_START_BIT 322
#define SCR_SEC_TBU9_QACTIVE_CG_R16W16_RO_WIDTH 1
#define SCR_SEC_TBU9_QDENY_CG_R16W16_RO_START_BIT 323
#define SCR_SEC_TBU9_QDENY_CG_R16W16_RO_WIDTH 1
#define SCR_SEC_TBU10_PMUSNAPSHOT_ACK_R16W16_RO_START_BIT 336
#define SCR_SEC_TBU10_PMUSNAPSHOT_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_TBU10_QACCEPTN_CG_R16W16_RO_START_BIT 337
#define SCR_SEC_TBU10_QACCEPTN_CG_R16W16_RO_WIDTH 1
#define SCR_SEC_TBU10_QACTIVE_CG_R16W16_RO_START_BIT 338
#define SCR_SEC_TBU10_QACTIVE_CG_R16W16_RO_WIDTH 1
#define SCR_SEC_TBU10_QDENY_CG_R16W16_RO_START_BIT 339
#define SCR_SEC_TBU10_QDENY_CG_R16W16_RO_WIDTH 1
#define SCR_SEC_TBU14_PMUSNAPSHOT_ACK_R16W16_RO_START_BIT 400
#define SCR_SEC_TBU14_PMUSNAPSHOT_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_TBU14_QACCEPTN_CG_R16W16_RO_START_BIT 401
#define SCR_SEC_TBU14_QACCEPTN_CG_R16W16_RO_WIDTH 1
#define SCR_SEC_TBU14_QACTIVE_CG_R16W16_RO_START_BIT 402
#define SCR_SEC_TBU14_QACTIVE_CG_R16W16_RO_WIDTH 1
#define SCR_SEC_TBU14_QDENY_CG_R16W16_RO_START_BIT 403
#define SCR_SEC_TBU14_QDENY_CG_R16W16_RO_WIDTH 1
#define SCR_SEC_TBU15_PMUSNAPSHOT_ACK_R16W16_RO_START_BIT 416
#define SCR_SEC_TBU15_PMUSNAPSHOT_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_TBU15_QACCEPTN_CG_R16W16_RO_START_BIT 417
#define SCR_SEC_TBU15_QACCEPTN_CG_R16W16_RO_WIDTH 1
#define SCR_SEC_TBU15_QACTIVE_CG_R16W16_RO_START_BIT 418
#define SCR_SEC_TBU15_QACTIVE_CG_R16W16_RO_WIDTH 1
#define SCR_SEC_TBU15_QDENY_CG_R16W16_RO_START_BIT 419
#define SCR_SEC_TBU15_QDENY_CG_R16W16_RO_WIDTH 1
#define SCR_SEC_TCU_PMUSNAPSHOT_ACK_R16W16_RO_START_BIT 432
#define SCR_SEC_TCU_PMUSNAPSHOT_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_TCU_QACCEPTN_CG_R16W16_RO_START_BIT 433
#define SCR_SEC_TCU_QACCEPTN_CG_R16W16_RO_WIDTH 1
#define SCR_SEC_TCU_QACTIVE_CG_R16W16_RO_START_BIT 434
#define SCR_SEC_TCU_QACTIVE_CG_R16W16_RO_WIDTH 1
#define SCR_SEC_TCU_QDENY_CG_R16W16_RO_START_BIT 435
#define SCR_SEC_TCU_QDENY_CG_R16W16_RO_WIDTH 1
#define SCR_SEC_USB_SS_O_USB1_XM_CSYSACK_R16W16_RO_START_BIT 448
#define SCR_SEC_USB_SS_O_USB1_XM_CSYSACK_R16W16_RO_WIDTH 1
#define SCR_SEC_USB_SS_O_USB1_XM_CACTIVE_R16W16_RO_START_BIT 449
#define SCR_SEC_USB_SS_O_USB1_XM_CACTIVE_R16W16_RO_WIDTH 1
#define SCR_SEC_USB_SS_O_USB2_XM_CSYSACK_R16W16_RO_START_BIT 464
#define SCR_SEC_USB_SS_O_USB2_XM_CSYSACK_R16W16_RO_WIDTH 1
#define SCR_SEC_USB_SS_O_USB2_XM_CACTIVE_R16W16_RO_START_BIT 465
#define SCR_SEC_USB_SS_O_USB2_XM_CACTIVE_R16W16_RO_WIDTH 1
#define SCR_SEC_VDSP_PARITHMETICEXCEPTION_R16W16_RO_START_BIT 480
#define SCR_SEC_VDSP_PARITHMETICEXCEPTION_R16W16_RO_WIDTH 1
#define SCR_SEC_NOC_SEC_M_0_MAINSGLECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 496
#define SCR_SEC_NOC_SEC_M_0_MAINSGLECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_NOC_SEC_M_1_MAINSGLECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 497
#define SCR_SEC_NOC_SEC_M_1_MAINSGLECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_NOC_SEC_M_2_MAINSGLECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 498
#define SCR_SEC_NOC_SEC_M_2_MAINSGLECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_NOC_SEC_M_3_MAINSGLECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 499
#define SCR_SEC_NOC_SEC_M_3_MAINSGLECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_NOC_SEC_M_5_MAINSGLARADDRECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 500
#define SCR_SEC_NOC_SEC_M_5_MAINSGLARADDRECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_NOC_SEC_M_5_MAINSGLAWADDRECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 501
#define SCR_SEC_NOC_SEC_M_5_MAINSGLAWADDRECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_NOC_SEC_M_5_MAINSGLDATAECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 502
#define SCR_SEC_NOC_SEC_M_5_MAINSGLDATAECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_NOC_SEC_S_0_MAINSGLECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 503
#define SCR_SEC_NOC_SEC_S_0_MAINSGLECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_NOC_SEC_S_1_MAINSGLECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 504
#define SCR_SEC_NOC_SEC_S_1_MAINSGLECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_NOC_SEC_S_2_MAINSGLDATAECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 505
#define SCR_SEC_NOC_SEC_S_2_MAINSGLDATAECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_NOC_SEC_S_3_MAINSGLDATAECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 506
#define SCR_SEC_NOC_SEC_S_3_MAINSGLDATAECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_NOC_SEC_S_13_MAINSGLDATAECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 507
#define SCR_SEC_NOC_SEC_S_13_MAINSGLDATAECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_NOC_SEC_S_14_MAINSGLDATAECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 508
#define SCR_SEC_NOC_SEC_S_14_MAINSGLDATAECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_NOC_SEC_S_17_MAINSGLDATAECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 509
#define SCR_SEC_NOC_SEC_S_17_MAINSGLDATAECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_NOC_MAIN_M_11_MAINSGLARADDRECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 512
#define SCR_SEC_NOC_MAIN_M_11_MAINSGLARADDRECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_NOC_MAIN_M_11_MAINSGLAWADDRECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 513
#define SCR_SEC_NOC_MAIN_M_11_MAINSGLAWADDRECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_NOC_MAIN_M_11_MAINSGLDATAECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 514
#define SCR_SEC_NOC_MAIN_M_11_MAINSGLDATAECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_NOC_MAIN_M_12_MAINSGLARADDRECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 515
#define SCR_SEC_NOC_MAIN_M_12_MAINSGLARADDRECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_NOC_MAIN_M_12_MAINSGLAWADDRECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 516
#define SCR_SEC_NOC_MAIN_M_12_MAINSGLAWADDRECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_NOC_MAIN_M_12_MAINSGLDATAECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 517
#define SCR_SEC_NOC_MAIN_M_12_MAINSGLDATAECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_NOC_MAIN_M_24_MAINSGLARADDRECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 518
#define SCR_SEC_NOC_MAIN_M_24_MAINSGLARADDRECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_NOC_MAIN_M_24_MAINSGLAWADDRECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 519
#define SCR_SEC_NOC_MAIN_M_24_MAINSGLAWADDRECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_NOC_MAIN_M_24_MAINSGLDATAECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 520
#define SCR_SEC_NOC_MAIN_M_24_MAINSGLDATAECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_NOC_MAIN_S_0_SBP_MAINSGLDATAECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 521
#define SCR_SEC_NOC_MAIN_S_0_SBP_MAINSGLDATAECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_NOC_MAIN_S_3_MAINSGLDATAECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 522
#define SCR_SEC_NOC_MAIN_S_3_MAINSGLDATAECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_NOC_MAIN_S_4_MAINSGLDATAECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 523
#define SCR_SEC_NOC_MAIN_S_4_MAINSGLDATAECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_NOC_MAIN_S_11_MAINSGLDATAECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 524
#define SCR_SEC_NOC_MAIN_S_11_MAINSGLDATAECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_NOC_VSN_M_0_MAINSGLARADDRECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 528
#define SCR_SEC_NOC_VSN_M_0_MAINSGLARADDRECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_NOC_VSN_M_0_MAINSGLAWADDRECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 529
#define SCR_SEC_NOC_VSN_M_0_MAINSGLAWADDRECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_NOC_VSN_M_0_MAINSGLDATAECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 530
#define SCR_SEC_NOC_VSN_M_0_MAINSGLDATAECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_NOC_VSN_M_1_MAINSGLARADDRECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 531
#define SCR_SEC_NOC_VSN_M_1_MAINSGLARADDRECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_NOC_VSN_M_1_MAINSGLAWADDRECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 532
#define SCR_SEC_NOC_VSN_M_1_MAINSGLAWADDRECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_NOC_VSN_M_1_MAINSGLDATAECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 533
#define SCR_SEC_NOC_VSN_M_1_MAINSGLDATAECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_NOC_VSN_M_2_MAINSGLARADDRECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 534
#define SCR_SEC_NOC_VSN_M_2_MAINSGLARADDRECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_NOC_VSN_M_2_MAINSGLAWADDRECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 535
#define SCR_SEC_NOC_VSN_M_2_MAINSGLAWADDRECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_NOC_VSN_M_2_MAINSGLDATAECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 536
#define SCR_SEC_NOC_VSN_M_2_MAINSGLDATAECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_NOC_VSN_S_0_MAINSGLDATAECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 537
#define SCR_SEC_NOC_VSN_S_0_MAINSGLDATAECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_NOC_VSN_S_3_MAINSGLDATAECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 538
#define SCR_SEC_NOC_VSN_S_3_MAINSGLDATAECCERR_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_VDSP_DOUBLEEXCEPTIONERROR_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 539
#define SCR_SEC_VDSP_DOUBLEEXCEPTIONERROR_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_CR5_SEC_AXIMCORR0_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 544
#define SCR_SEC_CR5_SEC_AXIMCORR0_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_CR5_SEC_AXISCORR0_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 545
#define SCR_SEC_CR5_SEC_AXISCORR0_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_CR5_SEC_PPXCORR0_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 546
#define SCR_SEC_CR5_SEC_PPXCORR0_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_CR5_SEC_PPHCORR0_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 547
#define SCR_SEC_CR5_SEC_PPHCORR0_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_CR5_SEC_AXIMFATAL0_0_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 548
#define SCR_SEC_CR5_SEC_AXIMFATAL0_0_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_CR5_SEC_AXIMFATAL0_1_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 549
#define SCR_SEC_CR5_SEC_AXIMFATAL0_1_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_CR5_SEC_AXIMFATAL0_2_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 550
#define SCR_SEC_CR5_SEC_AXIMFATAL0_2_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_CR5_SEC_AXIMFATAL0_3_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 551
#define SCR_SEC_CR5_SEC_AXIMFATAL0_3_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_CR5_SEC_AXIMFATAL0_4_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 552
#define SCR_SEC_CR5_SEC_AXIMFATAL0_4_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_CR5_SEC_AXISFATAL0_0_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 553
#define SCR_SEC_CR5_SEC_AXISFATAL0_0_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_CR5_SEC_AXISFATAL0_1_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 554
#define SCR_SEC_CR5_SEC_AXISFATAL0_1_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_CR5_SEC_AXISFATAL0_2_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 555
#define SCR_SEC_CR5_SEC_AXISFATAL0_2_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_CR5_SEC_AXISFATAL0_3_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 556
#define SCR_SEC_CR5_SEC_AXISFATAL0_3_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_CR5_SEC_AXISFATAL0_4_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 557
#define SCR_SEC_CR5_SEC_AXISFATAL0_4_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_CR5_SEC_PPXFATAL0_0_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 558
#define SCR_SEC_CR5_SEC_PPXFATAL0_0_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_CR5_SEC_PPXFATAL0_1_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 559
#define SCR_SEC_CR5_SEC_PPXFATAL0_1_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_CR5_SEC_PPXFATAL0_2_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 560
#define SCR_SEC_CR5_SEC_PPXFATAL0_2_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_CR5_SEC_PPXFATAL0_3_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 561
#define SCR_SEC_CR5_SEC_PPXFATAL0_3_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_CR5_SEC_PPXFATAL0_4_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 562
#define SCR_SEC_CR5_SEC_PPXFATAL0_4_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_CR5_SEC_DCCMOUT_0_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 563
#define SCR_SEC_CR5_SEC_DCCMOUT_0_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_CR5_SEC_DCCMOUT2_0_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 564
#define SCR_SEC_CR5_SEC_DCCMOUT2_0_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_CR5_MP_AXIMCORR0_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 565
#define SCR_SEC_CR5_MP_AXIMCORR0_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_CR5_MP_AXISCORR0_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 566
#define SCR_SEC_CR5_MP_AXISCORR0_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_CR5_MP_PPXCORR0_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 567
#define SCR_SEC_CR5_MP_PPXCORR0_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_CR5_MP_PPHCORR0_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 568
#define SCR_SEC_CR5_MP_PPHCORR0_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_CR5_MP_AXIMFATAL0_0_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 569
#define SCR_SEC_CR5_MP_AXIMFATAL0_0_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_CR5_MP_AXIMFATAL0_1_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 570
#define SCR_SEC_CR5_MP_AXIMFATAL0_1_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_CR5_MP_AXIMFATAL0_2_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 571
#define SCR_SEC_CR5_MP_AXIMFATAL0_2_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_CR5_MP_AXIMFATAL0_3_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 572
#define SCR_SEC_CR5_MP_AXIMFATAL0_3_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_CR5_MP_AXIMFATAL0_4_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 573
#define SCR_SEC_CR5_MP_AXIMFATAL0_4_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_CR5_MP_AXISFATAL0_0_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 574
#define SCR_SEC_CR5_MP_AXISFATAL0_0_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_CR5_MP_AXISFATAL0_1_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 575
#define SCR_SEC_CR5_MP_AXISFATAL0_1_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_CR5_MP_AXISFATAL0_2_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 576
#define SCR_SEC_CR5_MP_AXISFATAL0_2_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_CR5_MP_AXISFATAL0_3_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 577
#define SCR_SEC_CR5_MP_AXISFATAL0_3_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_CR5_MP_AXISFATAL0_4_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 578
#define SCR_SEC_CR5_MP_AXISFATAL0_4_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_CR5_MP_PPXFATAL0_0_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 579
#define SCR_SEC_CR5_MP_PPXFATAL0_0_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_CR5_MP_PPXFATAL0_1_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 580
#define SCR_SEC_CR5_MP_PPXFATAL0_1_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_CR5_MP_PPXFATAL0_2_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 581
#define SCR_SEC_CR5_MP_PPXFATAL0_2_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_CR5_MP_PPXFATAL0_3_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 582
#define SCR_SEC_CR5_MP_PPXFATAL0_3_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_CR5_MP_PPXFATAL0_4_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 583
#define SCR_SEC_CR5_MP_PPXFATAL0_4_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_CR5_MP_DCCMOUT_0_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 584
#define SCR_SEC_CR5_MP_DCCMOUT_0_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_CR5_MP_DCCMOUT2_0_SIGLAT_SCR_CLR_ACK_R16W16_RO_START_BIT 585
#define SCR_SEC_CR5_MP_DCCMOUT2_0_SIGLAT_SCR_CLR_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_CAN9_IPG_STOP_ACK_R16W16_RO_START_BIT 592
#define SCR_SEC_CAN9_IPG_STOP_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_CAN9_CAN_LPM_ACK_R16W16_RO_START_BIT 593
#define SCR_SEC_CAN9_CAN_LPM_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_CAN10_IPG_STOP_ACK_R16W16_RO_START_BIT 608
#define SCR_SEC_CAN10_IPG_STOP_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_CAN10_CAN_LPM_ACK_R16W16_RO_START_BIT 609
#define SCR_SEC_CAN10_CAN_LPM_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_CAN11_IPG_STOP_ACK_R16W16_RO_START_BIT 624
#define SCR_SEC_CAN11_IPG_STOP_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_CAN11_CAN_LPM_ACK_R16W16_RO_START_BIT 625
#define SCR_SEC_CAN11_CAN_LPM_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_CAN12_IPG_STOP_ACK_R16W16_RO_START_BIT 640
#define SCR_SEC_CAN12_IPG_STOP_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_CAN12_CAN_LPM_ACK_R16W16_RO_START_BIT 641
#define SCR_SEC_CAN12_CAN_LPM_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_CAN13_IPG_STOP_ACK_R16W16_RO_START_BIT 656
#define SCR_SEC_CAN13_IPG_STOP_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_CAN13_CAN_LPM_ACK_R16W16_RO_START_BIT 657
#define SCR_SEC_CAN13_CAN_LPM_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_CAN14_IPG_STOP_ACK_R16W16_RO_START_BIT 672
#define SCR_SEC_CAN14_IPG_STOP_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_CAN14_CAN_LPM_ACK_R16W16_RO_START_BIT 673
#define SCR_SEC_CAN14_CAN_LPM_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_CAN15_IPG_STOP_ACK_R16W16_RO_START_BIT 688
#define SCR_SEC_CAN15_IPG_STOP_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_CAN15_CAN_LPM_ACK_R16W16_RO_START_BIT 689
#define SCR_SEC_CAN15_CAN_LPM_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_CAN16_IPG_STOP_ACK_R16W16_RO_START_BIT 704
#define SCR_SEC_CAN16_IPG_STOP_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_CAN16_CAN_LPM_ACK_R16W16_RO_START_BIT 705
#define SCR_SEC_CAN16_CAN_LPM_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_CAN17_IPG_STOP_ACK_R16W16_RO_START_BIT 720
#define SCR_SEC_CAN17_IPG_STOP_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_CAN17_CAN_LPM_ACK_R16W16_RO_START_BIT 721
#define SCR_SEC_CAN17_CAN_LPM_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_CAN18_IPG_STOP_ACK_R16W16_RO_START_BIT 736
#define SCR_SEC_CAN18_IPG_STOP_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_CAN18_CAN_LPM_ACK_R16W16_RO_START_BIT 737
#define SCR_SEC_CAN18_CAN_LPM_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_CAN19_IPG_STOP_ACK_R16W16_RO_START_BIT 752
#define SCR_SEC_CAN19_IPG_STOP_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_CAN19_CAN_LPM_ACK_R16W16_RO_START_BIT 753
#define SCR_SEC_CAN19_CAN_LPM_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_CAN20_IPG_STOP_ACK_R16W16_RO_START_BIT 768
#define SCR_SEC_CAN20_IPG_STOP_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_CAN20_CAN_LPM_ACK_R16W16_RO_START_BIT 769
#define SCR_SEC_CAN20_CAN_LPM_ACK_R16W16_RO_WIDTH 1
#define SCR_SEC_RSTGEN_SAF_BOOT_MODE_SCR_3_0_RO_START_BIT 0
#define SCR_SEC_RSTGEN_SAF_BOOT_MODE_SCR_3_0_RO_WIDTH 4
#define SCR_SEC_EFUSEC_MANU_CFG_87_64_RO_START_BIT 32
#define SCR_SEC_EFUSEC_MANU_CFG_87_64_RO_WIDTH 24
#define SCR_SEC_EFUSEC_MISC_CFG_7_RO_START_BIT 56
#define SCR_SEC_EFUSEC_MISC_CFG_7_RO_WIDTH 1
#define SCR_SEC_EFUSEC_MANU_CFG_88_RO_START_BIT 57
#define SCR_SEC_EFUSEC_MANU_CFG_88_RO_WIDTH 1
#define SCR_SEC_EFUSEC_FA_CFG_0_RO_START_BIT 58
#define SCR_SEC_EFUSEC_FA_CFG_0_RO_WIDTH 1
#define SCR_SEC_RSTGEN_SEC_MAIN_RST_B_AND_MAIN_GATING_EN_RO_START_BIT 64
#define SCR_SEC_RSTGEN_SEC_MAIN_RST_B_AND_MAIN_GATING_EN_RO_WIDTH 1
#define SCR_SEC_NOC_SEC_M_0_I_MAINNOPENDINGTRANS_RO_START_BIT 96
#define SCR_SEC_NOC_SEC_M_0_I_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_SEC_M_1_I_MAINNOPENDINGTRANS_RO_START_BIT 97
#define SCR_SEC_NOC_SEC_M_1_I_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_SEC_M_2_I_MAINNOPENDINGTRANS_RO_START_BIT 98
#define SCR_SEC_NOC_SEC_M_2_I_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_SEC_M_3_I_MAINNOPENDINGTRANS_RO_START_BIT 99
#define SCR_SEC_NOC_SEC_M_3_I_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_SEC_M_5_I_MAINNOPENDINGTRANS_RO_START_BIT 100
#define SCR_SEC_NOC_SEC_M_5_I_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_SEC_M_6_I_MAINNOPENDINGTRANS_RO_START_BIT 101
#define SCR_SEC_NOC_SEC_M_6_I_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_SEC_M_7_I_MAINNOPENDINGTRANS_RO_START_BIT 102
#define SCR_SEC_NOC_SEC_M_7_I_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_SEC_M_8_I_MAINNOPENDINGTRANS_RO_START_BIT 103
#define SCR_SEC_NOC_SEC_M_8_I_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_SEC_M_9_I_MAINNOPENDINGTRANS_RO_START_BIT 104
#define SCR_SEC_NOC_SEC_M_9_I_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_SEC_S_0_T_MAINNOPENDINGTRANS_RO_START_BIT 128
#define SCR_SEC_NOC_SEC_S_0_T_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_SEC_S_1_T_MAINNOPENDINGTRANS_RO_START_BIT 129
#define SCR_SEC_NOC_SEC_S_1_T_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_SEC_S_2_T_MAINNOPENDINGTRANS_RO_START_BIT 130
#define SCR_SEC_NOC_SEC_S_2_T_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_SEC_S_3_T_MAINNOPENDINGTRANS_RO_START_BIT 131
#define SCR_SEC_NOC_SEC_S_3_T_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_SEC_S_4_T_MAINNOPENDINGTRANS_RO_START_BIT 132
#define SCR_SEC_NOC_SEC_S_4_T_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_SEC_S_5_T_MAINNOPENDINGTRANS_RO_START_BIT 133
#define SCR_SEC_NOC_SEC_S_5_T_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_SEC_S_6_T_MAINNOPENDINGTRANS_RO_START_BIT 134
#define SCR_SEC_NOC_SEC_S_6_T_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_SEC_S_9_T_MAINNOPENDINGTRANS_RO_START_BIT 136
#define SCR_SEC_NOC_SEC_S_9_T_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_SEC_S_10_T_MAINNOPENDINGTRANS_RO_START_BIT 137
#define SCR_SEC_NOC_SEC_S_10_T_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_SEC_S_11_T_MAINNOPENDINGTRANS_RO_START_BIT 138
#define SCR_SEC_NOC_SEC_S_11_T_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_SEC_S_12_T_MAINNOPENDINGTRANS_RO_START_BIT 139
#define SCR_SEC_NOC_SEC_S_12_T_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_SEC_S_13_T_MAINNOPENDINGTRANS_RO_START_BIT 140
#define SCR_SEC_NOC_SEC_S_13_T_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_SEC_S_14_T_MAINNOPENDINGTRANS_RO_START_BIT 141
#define SCR_SEC_NOC_SEC_S_14_T_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_SEC_S_15_T_MAINNOPENDINGTRANS_RO_START_BIT 142
#define SCR_SEC_NOC_SEC_S_15_T_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_SEC_S_16_T_MAINNOPENDINGTRANS_RO_START_BIT 143
#define SCR_SEC_NOC_SEC_S_16_T_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_SEC_S_17_T_MAINNOPENDINGTRANS_RO_START_BIT 144
#define SCR_SEC_NOC_SEC_S_17_T_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_SEC_S_18_T_MAINNOPENDINGTRANS_RO_START_BIT 145
#define SCR_SEC_NOC_SEC_S_18_T_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_SEC_S_19_T_MAINNOPENDINGTRANS_RO_START_BIT 146
#define SCR_SEC_NOC_SEC_S_19_T_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_SEC_S_20_T_MAINNOPENDINGTRANS_RO_START_BIT 147
#define SCR_SEC_NOC_SEC_S_20_T_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_SEC_S_21_T_MAINNOPENDINGTRANS_RO_START_BIT 148
#define SCR_SEC_NOC_SEC_S_21_T_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_SEC_S_22_T_MAINNOPENDINGTRANS_RO_START_BIT 149
#define SCR_SEC_NOC_SEC_S_22_T_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_SEC_S_23_T_MAINNOPENDINGTRANS_RO_START_BIT 150
#define SCR_SEC_NOC_SEC_S_23_T_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_SEC_S_24_T_MAINNOPENDINGTRANS_RO_START_BIT 151
#define SCR_SEC_NOC_SEC_S_24_T_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_SEC_S_25_T_MAINNOPENDINGTRANS_RO_START_BIT 152
#define SCR_SEC_NOC_SEC_S_25_T_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_SEC_S_26_T_MAINNOPENDINGTRANS_RO_START_BIT 153
#define SCR_SEC_NOC_SEC_S_26_T_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_SEC_S_27_T_MAINNOPENDINGTRANS_RO_START_BIT 154
#define SCR_SEC_NOC_SEC_S_27_T_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_SEC_S_28_T_MAINNOPENDINGTRANS_RO_START_BIT 155
#define SCR_SEC_NOC_SEC_S_28_T_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_SEC_S_29_T_MAINNOPENDINGTRANS_RO_START_BIT 156
#define SCR_SEC_NOC_SEC_S_29_T_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_SEC_S_30_T_MAINNOPENDINGTRANS_RO_START_BIT 157
#define SCR_SEC_NOC_SEC_S_30_T_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_SEC_SVREG_MAINNOPENDINGTRANS_RO_START_BIT 158
#define SCR_SEC_NOC_SEC_SVREG_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_SEC_SVREG_T_MAINNOPENDINGTRANS_RO_START_BIT 159
#define SCR_SEC_NOC_SEC_SVREG_T_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_SEC_M_M_0_I_MAINNOPENDINGTRANS_RO_START_BIT 160
#define SCR_SEC_NOC_SEC_M_M_0_I_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_SEC_M_M_8_I_MAINNOPENDINGTRANS_RO_START_BIT 162
#define SCR_SEC_NOC_SEC_M_M_8_I_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_SEC_M_M_9_I_MAINNOPENDINGTRANS_RO_START_BIT 163
#define SCR_SEC_NOC_SEC_M_M_9_I_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_SEC_M_M_10_I_MAINNOPENDINGTRANS_RO_START_BIT 164
#define SCR_SEC_NOC_SEC_M_M_10_I_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_SEC_M_M_11_I_MAINNOPENDINGTRANS_RO_START_BIT 165
#define SCR_SEC_NOC_SEC_M_M_11_I_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_SEC_M_M_12_I_MAINNOPENDINGTRANS_RO_START_BIT 166
#define SCR_SEC_NOC_SEC_M_M_12_I_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_SEC_M_M_13_I_MAINNOPENDINGTRANS_RO_START_BIT 167
#define SCR_SEC_NOC_SEC_M_M_13_I_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_SEC_M_M_14_I_MAINNOPENDINGTRANS_RO_START_BIT 168
#define SCR_SEC_NOC_SEC_M_M_14_I_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_SEC_M_M_15_I_MAINNOPENDINGTRANS_RO_START_BIT 169
#define SCR_SEC_NOC_SEC_M_M_15_I_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_SEC_M_M_16_I_MAINNOPENDINGTRANS_RO_START_BIT 170
#define SCR_SEC_NOC_SEC_M_M_16_I_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_SEC_M_M_17_I_MAINNOPENDINGTRANS_RO_START_BIT 171
#define SCR_SEC_NOC_SEC_M_M_17_I_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_SEC_M_M_18_I_MAINNOPENDINGTRANS_RO_START_BIT 172
#define SCR_SEC_NOC_SEC_M_M_18_I_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_SEC_M_M_19_I_MAINNOPENDINGTRANS_RO_START_BIT 173
#define SCR_SEC_NOC_SEC_M_M_19_I_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_SEC_M_M_20_I_MAINNOPENDINGTRANS_RO_START_BIT 174
#define SCR_SEC_NOC_SEC_M_M_20_I_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_SEC_M_S_0_T_MAINNOPENDINGTRANS_RO_START_BIT 175
#define SCR_SEC_NOC_SEC_M_S_0_T_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_SEC_M_S_1_T_MAINNOPENDINGTRANS_RO_START_BIT 176
#define SCR_SEC_NOC_SEC_M_S_1_T_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_SEC_M_S_2_T_MAINNOPENDINGTRANS_RO_START_BIT 177
#define SCR_SEC_NOC_SEC_M_S_2_T_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_SEC_M_S_3_T_MAINNOPENDINGTRANS_RO_START_BIT 178
#define SCR_SEC_NOC_SEC_M_S_3_T_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_SEC_M_SVREG_T_MAINNOPENDINGTRANS_RO_START_BIT 179
#define SCR_SEC_NOC_SEC_M_SVREG_T_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_SEC_M_SVREG_MAINNOPENDINGTRANS_RO_START_BIT 180
#define SCR_SEC_NOC_SEC_M_SVREG_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_MAIN_M_0_I_MAINNOPENDINGTRANS_RO_START_BIT 192
#define SCR_SEC_NOC_MAIN_M_0_I_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_MAIN_M_1_I_MAINNOPENDINGTRANS_RO_START_BIT 193
#define SCR_SEC_NOC_MAIN_M_1_I_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_MAIN_M_2_I_MAINNOPENDINGTRANS_RO_START_BIT 194
#define SCR_SEC_NOC_MAIN_M_2_I_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_MAIN_M_3_I_MAINNOPENDINGTRANS_RO_START_BIT 195
#define SCR_SEC_NOC_MAIN_M_3_I_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_MAIN_M_4_I_MAINNOPENDINGTRANS_RO_START_BIT 196
#define SCR_SEC_NOC_MAIN_M_4_I_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_MAIN_M_5_I_MAINNOPENDINGTRANS_RO_START_BIT 197
#define SCR_SEC_NOC_MAIN_M_5_I_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_MAIN_M_6_I_MAINNOPENDINGTRANS_RO_START_BIT 198
#define SCR_SEC_NOC_MAIN_M_6_I_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_MAIN_M_7_I_MAINNOPENDINGTRANS_RO_START_BIT 199
#define SCR_SEC_NOC_MAIN_M_7_I_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_MAIN_M_8_I_MAINNOPENDINGTRANS_RO_START_BIT 200
#define SCR_SEC_NOC_MAIN_M_8_I_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_MAIN_M_9_I_MAINNOPENDINGTRANS_RO_START_BIT 201
#define SCR_SEC_NOC_MAIN_M_9_I_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_MAIN_M_10_I_MAINNOPENDINGTRANS_RO_START_BIT 202
#define SCR_SEC_NOC_MAIN_M_10_I_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_MAIN_M_11_I_MAINNOPENDINGTRANS_RO_START_BIT 203
#define SCR_SEC_NOC_MAIN_M_11_I_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_MAIN_M_12_I_MAINNOPENDINGTRANS_RO_START_BIT 204
#define SCR_SEC_NOC_MAIN_M_12_I_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_MAIN_M_13_I_MAINNOPENDINGTRANS_RO_START_BIT 205
#define SCR_SEC_NOC_MAIN_M_13_I_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_MAIN_M_14_I_MAINNOPENDINGTRANS_RO_START_BIT 206
#define SCR_SEC_NOC_MAIN_M_14_I_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_MAIN_M_16_I_MAINNOPENDINGTRANS_RO_START_BIT 207
#define SCR_SEC_NOC_MAIN_M_16_I_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_MAIN_M_17_I_MAINNOPENDINGTRANS_RO_START_BIT 208
#define SCR_SEC_NOC_MAIN_M_17_I_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_MAIN_M_18_I_MAINNOPENDINGTRANS_RO_START_BIT 209
#define SCR_SEC_NOC_MAIN_M_18_I_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_MAIN_M_19_I_MAINNOPENDINGTRANS_RO_START_BIT 210
#define SCR_SEC_NOC_MAIN_M_19_I_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_MAIN_M_20_I_MAINNOPENDINGTRANS_RO_START_BIT 211
#define SCR_SEC_NOC_MAIN_M_20_I_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_MAIN_M_21_I_MAINNOPENDINGTRANS_RO_START_BIT 212
#define SCR_SEC_NOC_MAIN_M_21_I_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_MAIN_M_22_I_MAINNOPENDINGTRANS_RO_START_BIT 213
#define SCR_SEC_NOC_MAIN_M_22_I_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_MAIN_M_23_I_MAINNOPENDINGTRANS_RO_START_BIT 214
#define SCR_SEC_NOC_MAIN_M_23_I_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_MAIN_M_24_I_MAINNOPENDINGTRANS_RO_START_BIT 215
#define SCR_SEC_NOC_MAIN_M_24_I_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_MAIN_S_0_SBP_T_MAINNOPENDINGTRANS_RO_START_BIT 224
#define SCR_SEC_NOC_MAIN_S_0_SBP_T_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_MAIN_S_1_T_MAINNOPENDINGTRANS_RO_START_BIT 225
#define SCR_SEC_NOC_MAIN_S_1_T_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_MAIN_S_2_T_MAINNOPENDINGTRANS_RO_START_BIT 226
#define SCR_SEC_NOC_MAIN_S_2_T_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_MAIN_S_3_T_MAINNOPENDINGTRANS_RO_START_BIT 227
#define SCR_SEC_NOC_MAIN_S_3_T_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_MAIN_S_4_T_MAINNOPENDINGTRANS_RO_START_BIT 228
#define SCR_SEC_NOC_MAIN_S_4_T_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_MAIN_S_5_T_MAINNOPENDINGTRANS_RO_START_BIT 229
#define SCR_SEC_NOC_MAIN_S_5_T_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_MAIN_S_6_T_MAINNOPENDINGTRANS_RO_START_BIT 230
#define SCR_SEC_NOC_MAIN_S_6_T_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_MAIN_S_7_T_MAINNOPENDINGTRANS_RO_START_BIT 231
#define SCR_SEC_NOC_MAIN_S_7_T_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_MAIN_S_8_T_MAINNOPENDINGTRANS_RO_START_BIT 232
#define SCR_SEC_NOC_MAIN_S_8_T_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_MAIN_S_9_T_MAINNOPENDINGTRANS_RO_START_BIT 233
#define SCR_SEC_NOC_MAIN_S_9_T_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_MAIN_S_10_T_MAINNOPENDINGTRANS_RO_START_BIT 234
#define SCR_SEC_NOC_MAIN_S_10_T_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_MAIN_S_11_T_MAINNOPENDINGTRANS_RO_START_BIT 235
#define SCR_SEC_NOC_MAIN_S_11_T_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_MAIN_S_15_T_MAINNOPENDINGTRANS_RO_START_BIT 236
#define SCR_SEC_NOC_MAIN_S_15_T_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_MAIN_S_16_T_MAINNOPENDINGTRANS_RO_START_BIT 237
#define SCR_SEC_NOC_MAIN_S_16_T_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_MAIN_S_17_T_MAINNOPENDINGTRANS_RO_START_BIT 238
#define SCR_SEC_NOC_MAIN_S_17_T_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_MAIN_S_18_T_MAINNOPENDINGTRANS_RO_START_BIT 239
#define SCR_SEC_NOC_MAIN_S_18_T_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_MAIN_S_19_T_MAINNOPENDINGTRANS_RO_START_BIT 240
#define SCR_SEC_NOC_MAIN_S_19_T_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_MAIN_S_20_T_MAINNOPENDINGTRANS_RO_START_BIT 241
#define SCR_SEC_NOC_MAIN_S_20_T_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_MAIN_S_21_T_MAINNOPENDINGTRANS_RO_START_BIT 242
#define SCR_SEC_NOC_MAIN_S_21_T_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_MAIN_NOC_REG_MAINNOPENDINGTRANS_RO_START_BIT 243
#define SCR_SEC_NOC_MAIN_NOC_REG_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_NOC_MAIN_NOC_REG_T_MAINNOPENDINGTRANS_RO_START_BIT 244
#define SCR_SEC_NOC_MAIN_NOC_REG_T_MAINNOPENDINGTRANS_RO_WIDTH 1
#define SCR_SEC_U_INFO_CMP_O_FAULTINFO_13_0_RO_START_BIT 256
#define SCR_SEC_U_INFO_CMP_O_FAULTINFO_13_0_RO_WIDTH 14
#define SCR_SEC_XTAL_SAF_XTAL_RDY_RO_START_BIT 288
#define SCR_SEC_XTAL_SAF_XTAL_RDY_RO_WIDTH 1
#define SCR_HPI_IOMUX_WRAP_AP_PIO_DISP_MUX__DATA1__OE_L31_START_BIT 0
#define SCR_HPI_IOMUX_WRAP_AP_PIO_DISP_MUX__DATA1__OE_L31_WIDTH 1
#define SCR_HPI_CANFD9_CANFD_DEBOUNCE_TIME_3_0_L31_START_BIT 1
#define SCR_HPI_CANFD9_CANFD_DEBOUNCE_TIME_3_0_L31_WIDTH 4
#define SCR_HPI_IOMUX_WRAP_AP_PIO_DISP_MUX__DATA3__OE_L31_START_BIT 32
#define SCR_HPI_IOMUX_WRAP_AP_PIO_DISP_MUX__DATA3__OE_L31_WIDTH 1
#define SCR_HPI_CANFD10_CANFD_DEBOUNCE_TIME_3_0_L31_START_BIT 33
#define SCR_HPI_CANFD10_CANFD_DEBOUNCE_TIME_3_0_L31_WIDTH 4
#define SCR_HPI_IOMUX_WRAP_AP_PIO_DISP_MUX__DATA5__OE_L31_START_BIT 64
#define SCR_HPI_IOMUX_WRAP_AP_PIO_DISP_MUX__DATA5__OE_L31_WIDTH 1
#define SCR_HPI_CANFD11_CANFD_DEBOUNCE_TIME_3_0_L31_START_BIT 65
#define SCR_HPI_CANFD11_CANFD_DEBOUNCE_TIME_3_0_L31_WIDTH 4
#define SCR_HPI_IOMUX_WRAP_AP_PIO_DISP_MUX__DATA7__OE_L31_START_BIT 96
#define SCR_HPI_IOMUX_WRAP_AP_PIO_DISP_MUX__DATA7__OE_L31_WIDTH 1
#define SCR_HPI_CANFD12_CANFD_DEBOUNCE_TIME_3_0_L31_START_BIT 97
#define SCR_HPI_CANFD12_CANFD_DEBOUNCE_TIME_3_0_L31_WIDTH 4
#define SCR_HPI_IOMUX_WRAP_AP_PIO_DISP_MUX__DATA9__OE_L31_START_BIT 128
#define SCR_HPI_IOMUX_WRAP_AP_PIO_DISP_MUX__DATA9__OE_L31_WIDTH 1
#define SCR_HPI_CANFD13_CANFD_DEBOUNCE_TIME_3_0_L31_START_BIT 129
#define SCR_HPI_CANFD13_CANFD_DEBOUNCE_TIME_3_0_L31_WIDTH 4
#define SCR_HPI_IOMUX_WRAP_AP_PIO_DISP_MUX__DATA11__OE_L31_START_BIT 160
#define SCR_HPI_IOMUX_WRAP_AP_PIO_DISP_MUX__DATA11__OE_L31_WIDTH 1
#define SCR_HPI_CANFD14_CANFD_DEBOUNCE_TIME_3_0_L31_START_BIT 161
#define SCR_HPI_CANFD14_CANFD_DEBOUNCE_TIME_3_0_L31_WIDTH 4
#define SCR_HPI_IOMUX_WRAP_AP_PIO_DISP_MUX__DATA13__OE_L31_START_BIT 192
#define SCR_HPI_IOMUX_WRAP_AP_PIO_DISP_MUX__DATA13__OE_L31_WIDTH 1
#define SCR_HPI_CANFD15_CANFD_DEBOUNCE_TIME_3_0_L31_START_BIT 193
#define SCR_HPI_CANFD15_CANFD_DEBOUNCE_TIME_3_0_L31_WIDTH 4
#define SCR_HPI_IOMUX_WRAP_AP_PIO_DISP_MUX__DATA15__OE_L31_START_BIT 224
#define SCR_HPI_IOMUX_WRAP_AP_PIO_DISP_MUX__DATA15__OE_L31_WIDTH 1
#define SCR_HPI_CANFD16_CANFD_DEBOUNCE_TIME_3_0_L31_START_BIT 225
#define SCR_HPI_CANFD16_CANFD_DEBOUNCE_TIME_3_0_L31_WIDTH 4
#define SCR_HPI_IOMUX_WRAP_AP_PIO_DISP_MUX__DATA17__OE_L31_START_BIT 256
#define SCR_HPI_IOMUX_WRAP_AP_PIO_DISP_MUX__DATA17__OE_L31_WIDTH 1
#define SCR_HPI_CANFD17_CANFD_DEBOUNCE_TIME_3_0_L31_START_BIT 257
#define SCR_HPI_CANFD17_CANFD_DEBOUNCE_TIME_3_0_L31_WIDTH 4
#define SCR_HPI_IOMUX_WRAP_AP_PIO_DISP_MUX__DATA19__OE_L31_START_BIT 288
#define SCR_HPI_IOMUX_WRAP_AP_PIO_DISP_MUX__DATA19__OE_L31_WIDTH 1
#define SCR_HPI_CANFD18_CANFD_DEBOUNCE_TIME_3_0_L31_START_BIT 289
#define SCR_HPI_CANFD18_CANFD_DEBOUNCE_TIME_3_0_L31_WIDTH 4
#define SCR_HPI_IOMUX_WRAP_AP_PIO_DISP_MUX__DATA21__OE_L31_START_BIT 320
#define SCR_HPI_IOMUX_WRAP_AP_PIO_DISP_MUX__DATA21__OE_L31_WIDTH 1
#define SCR_HPI_CANFD19_CANFD_DEBOUNCE_TIME_3_0_L31_START_BIT 321
#define SCR_HPI_CANFD19_CANFD_DEBOUNCE_TIME_3_0_L31_WIDTH 4
#define SCR_HPI_IOMUX_WRAP_AP_PIO_DISP_MUX__DATA23__OE_L31_START_BIT 352
#define SCR_HPI_IOMUX_WRAP_AP_PIO_DISP_MUX__DATA23__OE_L31_WIDTH 1
#define SCR_HPI_CANFD20_CANFD_DEBOUNCE_TIME_3_0_L31_START_BIT 353
#define SCR_HPI_CANFD20_CANFD_DEBOUNCE_TIME_3_0_L31_WIDTH 4
#define SCR_HPI_CANFD9_IPG_STOP_R16W16_RW_START_BIT 0
#define SCR_HPI_CANFD9_IPG_STOP_R16W16_RW_WIDTH 1
#define SCR_HPI_CANFD9_IPG_DOZE_R16W16_RW_START_BIT 1
#define SCR_HPI_CANFD9_IPG_DOZE_R16W16_RW_WIDTH 1
#define SCR_HPI_CANFD9_SW_GATING_EN_R16W16_RW_START_BIT 2
#define SCR_HPI_CANFD9_SW_GATING_EN_R16W16_RW_WIDTH 1
#define SCR_HPI_CANFD9_SW_GATING_DIS_R16W16_RW_START_BIT 3
#define SCR_HPI_CANFD9_SW_GATING_DIS_R16W16_RW_WIDTH 1
#define SCR_HPI_CANFD9_IPG_SOFT_RESET_B_R16W16_RW_START_BIT 4
#define SCR_HPI_CANFD9_IPG_SOFT_RESET_B_R16W16_RW_WIDTH 1
#define SCR_HPI_CANFD10_IPG_STOP_R16W16_RW_START_BIT 16
#define SCR_HPI_CANFD10_IPG_STOP_R16W16_RW_WIDTH 1
#define SCR_HPI_CANFD10_IPG_DOZE_R16W16_RW_START_BIT 17
#define SCR_HPI_CANFD10_IPG_DOZE_R16W16_RW_WIDTH 1
#define SCR_HPI_CANFD10_SW_GATING_EN_R16W16_RW_START_BIT 18
#define SCR_HPI_CANFD10_SW_GATING_EN_R16W16_RW_WIDTH 1
#define SCR_HPI_CANFD10_SW_GATING_DIS_R16W16_RW_START_BIT 19
#define SCR_HPI_CANFD10_SW_GATING_DIS_R16W16_RW_WIDTH 1
#define SCR_HPI_CANFD10_IPG_SOFT_RESET_B_R16W16_RW_START_BIT 20
#define SCR_HPI_CANFD10_IPG_SOFT_RESET_B_R16W16_RW_WIDTH 1
#define SCR_HPI_CANFD11_IPG_STOP_R16W16_RW_START_BIT 32
#define SCR_HPI_CANFD11_IPG_STOP_R16W16_RW_WIDTH 1
#define SCR_HPI_CANFD11_IPG_DOZE_R16W16_RW_START_BIT 33
#define SCR_HPI_CANFD11_IPG_DOZE_R16W16_RW_WIDTH 1
#define SCR_HPI_CANFD11_SW_GATING_EN_R16W16_RW_START_BIT 34
#define SCR_HPI_CANFD11_SW_GATING_EN_R16W16_RW_WIDTH 1
#define SCR_HPI_CANFD11_SW_GATING_DIS_R16W16_RW_START_BIT 35
#define SCR_HPI_CANFD11_SW_GATING_DIS_R16W16_RW_WIDTH 1
#define SCR_HPI_CANFD11_IPG_SOFT_RESET_B_R16W16_RW_START_BIT 36
#define SCR_HPI_CANFD11_IPG_SOFT_RESET_B_R16W16_RW_WIDTH 1
#define SCR_HPI_CANFD12_IPG_STOP_R16W16_RW_START_BIT 48
#define SCR_HPI_CANFD12_IPG_STOP_R16W16_RW_WIDTH 1
#define SCR_HPI_CANFD12_IPG_DOZE_R16W16_RW_START_BIT 49
#define SCR_HPI_CANFD12_IPG_DOZE_R16W16_RW_WIDTH 1
#define SCR_HPI_CANFD12_SW_GATING_EN_R16W16_RW_START_BIT 50
#define SCR_HPI_CANFD12_SW_GATING_EN_R16W16_RW_WIDTH 1
#define SCR_HPI_CANFD12_SW_GATING_DIS_R16W16_RW_START_BIT 51
#define SCR_HPI_CANFD12_SW_GATING_DIS_R16W16_RW_WIDTH 1
#define SCR_HPI_CANFD12_IPG_SOFT_RESET_B_R16W16_RW_START_BIT 52
#define SCR_HPI_CANFD12_IPG_SOFT_RESET_B_R16W16_RW_WIDTH 1
#define SCR_HPI_CANFD13_IPG_STOP_R16W16_RW_START_BIT 64
#define SCR_HPI_CANFD13_IPG_STOP_R16W16_RW_WIDTH 1
#define SCR_HPI_CANFD13_IPG_DOZE_R16W16_RW_START_BIT 65
#define SCR_HPI_CANFD13_IPG_DOZE_R16W16_RW_WIDTH 1
#define SCR_HPI_CANFD13_SW_GATING_EN_R16W16_RW_START_BIT 66
#define SCR_HPI_CANFD13_SW_GATING_EN_R16W16_RW_WIDTH 1
#define SCR_HPI_CANFD13_SW_GATING_DIS_R16W16_RW_START_BIT 67
#define SCR_HPI_CANFD13_SW_GATING_DIS_R16W16_RW_WIDTH 1
#define SCR_HPI_CANFD13_IPG_SOFT_RESET_B_R16W16_RW_START_BIT 68
#define SCR_HPI_CANFD13_IPG_SOFT_RESET_B_R16W16_RW_WIDTH 1
#define SCR_HPI_CANFD14_IPG_STOP_R16W16_RW_START_BIT 80
#define SCR_HPI_CANFD14_IPG_STOP_R16W16_RW_WIDTH 1
#define SCR_HPI_CANFD14_IPG_DOZE_R16W16_RW_START_BIT 81
#define SCR_HPI_CANFD14_IPG_DOZE_R16W16_RW_WIDTH 1
#define SCR_HPI_CANFD14_SW_GATING_EN_R16W16_RW_START_BIT 82
#define SCR_HPI_CANFD14_SW_GATING_EN_R16W16_RW_WIDTH 1
#define SCR_HPI_CANFD14_SW_GATING_DIS_R16W16_RW_START_BIT 83
#define SCR_HPI_CANFD14_SW_GATING_DIS_R16W16_RW_WIDTH 1
#define SCR_HPI_CANFD14_IPG_SOFT_RESET_B_R16W16_RW_START_BIT 84
#define SCR_HPI_CANFD14_IPG_SOFT_RESET_B_R16W16_RW_WIDTH 1
#define SCR_HPI_CANFD15_IPG_STOP_R16W16_RW_START_BIT 96
#define SCR_HPI_CANFD15_IPG_STOP_R16W16_RW_WIDTH 1
#define SCR_HPI_CANFD15_IPG_DOZE_R16W16_RW_START_BIT 97
#define SCR_HPI_CANFD15_IPG_DOZE_R16W16_RW_WIDTH 1
#define SCR_HPI_CANFD15_SW_GATING_EN_R16W16_RW_START_BIT 98
#define SCR_HPI_CANFD15_SW_GATING_EN_R16W16_RW_WIDTH 1
#define SCR_HPI_CANFD15_SW_GATING_DIS_R16W16_RW_START_BIT 99
#define SCR_HPI_CANFD15_SW_GATING_DIS_R16W16_RW_WIDTH 1
#define SCR_HPI_CANFD15_IPG_SOFT_RESET_B_R16W16_RW_START_BIT 100
#define SCR_HPI_CANFD15_IPG_SOFT_RESET_B_R16W16_RW_WIDTH 1
#define SCR_HPI_CANFD16_IPG_STOP_R16W16_RW_START_BIT 112
#define SCR_HPI_CANFD16_IPG_STOP_R16W16_RW_WIDTH 1
#define SCR_HPI_CANFD16_IPG_DOZE_R16W16_RW_START_BIT 113
#define SCR_HPI_CANFD16_IPG_DOZE_R16W16_RW_WIDTH 1
#define SCR_HPI_CANFD16_SW_GATING_EN_R16W16_RW_START_BIT 114
#define SCR_HPI_CANFD16_SW_GATING_EN_R16W16_RW_WIDTH 1
#define SCR_HPI_CANFD16_SW_GATING_DIS_R16W16_RW_START_BIT 115
#define SCR_HPI_CANFD16_SW_GATING_DIS_R16W16_RW_WIDTH 1
#define SCR_HPI_CANFD16_IPG_SOFT_RESET_B_R16W16_RW_START_BIT 116
#define SCR_HPI_CANFD16_IPG_SOFT_RESET_B_R16W16_RW_WIDTH 1
#define SCR_HPI_CANFD17_IPG_STOP_R16W16_RW_START_BIT 128
#define SCR_HPI_CANFD17_IPG_STOP_R16W16_RW_WIDTH 1
#define SCR_HPI_CANFD17_IPG_DOZE_R16W16_RW_START_BIT 129
#define SCR_HPI_CANFD17_IPG_DOZE_R16W16_RW_WIDTH 1
#define SCR_HPI_CANFD17_SW_GATING_EN_R16W16_RW_START_BIT 130
#define SCR_HPI_CANFD17_SW_GATING_EN_R16W16_RW_WIDTH 1
#define SCR_HPI_CANFD17_SW_GATING_DIS_R16W16_RW_START_BIT 131
#define SCR_HPI_CANFD17_SW_GATING_DIS_R16W16_RW_WIDTH 1
#define SCR_HPI_CANFD17_IPG_SOFT_RESET_B_R16W16_RW_START_BIT 132
#define SCR_HPI_CANFD17_IPG_SOFT_RESET_B_R16W16_RW_WIDTH 1
#define SCR_HPI_CANFD18_IPG_STOP_R16W16_RW_START_BIT 144
#define SCR_HPI_CANFD18_IPG_STOP_R16W16_RW_WIDTH 1
#define SCR_HPI_CANFD18_IPG_DOZE_R16W16_RW_START_BIT 145
#define SCR_HPI_CANFD18_IPG_DOZE_R16W16_RW_WIDTH 1
#define SCR_HPI_CANFD18_SW_GATING_EN_R16W16_RW_START_BIT 146
#define SCR_HPI_CANFD18_SW_GATING_EN_R16W16_RW_WIDTH 1
#define SCR_HPI_CANFD18_SW_GATING_DIS_R16W16_RW_START_BIT 147
#define SCR_HPI_CANFD18_SW_GATING_DIS_R16W16_RW_WIDTH 1
#define SCR_HPI_CANFD18_IPG_SOFT_RESET_B_R16W16_RW_START_BIT 148
#define SCR_HPI_CANFD18_IPG_SOFT_RESET_B_R16W16_RW_WIDTH 1
#define SCR_HPI_CANFD19_IPG_STOP_R16W16_RW_START_BIT 160
#define SCR_HPI_CANFD19_IPG_STOP_R16W16_RW_WIDTH 1
#define SCR_HPI_CANFD19_IPG_DOZE_R16W16_RW_START_BIT 161
#define SCR_HPI_CANFD19_IPG_DOZE_R16W16_RW_WIDTH 1
#define SCR_HPI_CANFD19_SW_GATING_EN_R16W16_RW_START_BIT 162
#define SCR_HPI_CANFD19_SW_GATING_EN_R16W16_RW_WIDTH 1
#define SCR_HPI_CANFD19_SW_GATING_DIS_R16W16_RW_START_BIT 163
#define SCR_HPI_CANFD19_SW_GATING_DIS_R16W16_RW_WIDTH 1
#define SCR_HPI_CANFD19_IPG_SOFT_RESET_B_R16W16_RW_START_BIT 164
#define SCR_HPI_CANFD19_IPG_SOFT_RESET_B_R16W16_RW_WIDTH 1
#define SCR_HPI_CANFD20_IPG_STOP_R16W16_RW_START_BIT 176
#define SCR_HPI_CANFD20_IPG_STOP_R16W16_RW_WIDTH 1
#define SCR_HPI_CANFD20_IPG_DOZE_R16W16_RW_START_BIT 177
#define SCR_HPI_CANFD20_IPG_DOZE_R16W16_RW_WIDTH 1
#define SCR_HPI_CANFD20_SW_GATING_EN_R16W16_RW_START_BIT 178
#define SCR_HPI_CANFD20_SW_GATING_EN_R16W16_RW_WIDTH 1
#define SCR_HPI_CANFD20_SW_GATING_DIS_R16W16_RW_START_BIT 179
#define SCR_HPI_CANFD20_SW_GATING_DIS_R16W16_RW_WIDTH 1
#define SCR_HPI_CANFD20_IPG_SOFT_RESET_B_R16W16_RW_START_BIT 180
#define SCR_HPI_CANFD20_IPG_SOFT_RESET_B_R16W16_RW_WIDTH 1
#define SCR_HPI_CANFD9_IPG_STOP_ACK_R16W16_RO_START_BIT 0
#define SCR_HPI_CANFD9_IPG_STOP_ACK_R16W16_RO_WIDTH 1
#define SCR_HPI_CANFD9_CAN_LPM_ACK_R16W16_RO_START_BIT 1
#define SCR_HPI_CANFD9_CAN_LPM_ACK_R16W16_RO_WIDTH 1
#define SCR_HPI_CANFD10_IPG_STOP_ACK_R16W16_RO_START_BIT 16
#define SCR_HPI_CANFD10_IPG_STOP_ACK_R16W16_RO_WIDTH 1
#define SCR_HPI_CANFD10_CAN_LPM_ACK_R16W16_RO_START_BIT 17
#define SCR_HPI_CANFD10_CAN_LPM_ACK_R16W16_RO_WIDTH 1
#define SCR_HPI_CANFD11_IPG_STOP_ACK_R16W16_RO_START_BIT 32
#define SCR_HPI_CANFD11_IPG_STOP_ACK_R16W16_RO_WIDTH 1
#define SCR_HPI_CANFD11_CAN_LPM_ACK_R16W16_RO_START_BIT 33
#define SCR_HPI_CANFD11_CAN_LPM_ACK_R16W16_RO_WIDTH 1
#define SCR_HPI_CANFD12_IPG_STOP_ACK_R16W16_RO_START_BIT 48
#define SCR_HPI_CANFD12_IPG_STOP_ACK_R16W16_RO_WIDTH 1
#define SCR_HPI_CANFD12_CAN_LPM_ACK_R16W16_RO_START_BIT 49
#define SCR_HPI_CANFD12_CAN_LPM_ACK_R16W16_RO_WIDTH 1
#define SCR_HPI_CANFD13_IPG_STOP_ACK_R16W16_RO_START_BIT 64
#define SCR_HPI_CANFD13_IPG_STOP_ACK_R16W16_RO_WIDTH 1
#define SCR_HPI_CANFD13_CAN_LPM_ACK_R16W16_RO_START_BIT 65
#define SCR_HPI_CANFD13_CAN_LPM_ACK_R16W16_RO_WIDTH 1
#define SCR_HPI_CANFD14_IPG_STOP_ACK_R16W16_RO_START_BIT 80
#define SCR_HPI_CANFD14_IPG_STOP_ACK_R16W16_RO_WIDTH 1
#define SCR_HPI_CANFD14_CAN_LPM_ACK_R16W16_RO_START_BIT 81
#define SCR_HPI_CANFD14_CAN_LPM_ACK_R16W16_RO_WIDTH 1
#define SCR_HPI_CANFD15_IPG_STOP_ACK_R16W16_RO_START_BIT 96
#define SCR_HPI_CANFD15_IPG_STOP_ACK_R16W16_RO_WIDTH 1
#define SCR_HPI_CANFD15_CAN_LPM_ACK_R16W16_RO_START_BIT 97
#define SCR_HPI_CANFD15_CAN_LPM_ACK_R16W16_RO_WIDTH 1
#define SCR_HPI_CANFD16_IPG_STOP_ACK_R16W16_RO_START_BIT 112
#define SCR_HPI_CANFD16_IPG_STOP_ACK_R16W16_RO_WIDTH 1
#define SCR_HPI_CANFD16_CAN_LPM_ACK_R16W16_RO_START_BIT 113
#define SCR_HPI_CANFD16_CAN_LPM_ACK_R16W16_RO_WIDTH 1
#define SCR_HPI_CANFD17_IPG_STOP_ACK_R16W16_RO_START_BIT 128
#define SCR_HPI_CANFD17_IPG_STOP_ACK_R16W16_RO_WIDTH 1
#define SCR_HPI_CANFD17_CAN_LPM_ACK_R16W16_RO_START_BIT 129
#define SCR_HPI_CANFD17_CAN_LPM_ACK_R16W16_RO_WIDTH 1
#define SCR_HPI_CANFD18_IPG_STOP_ACK_R16W16_RO_START_BIT 144
#define SCR_HPI_CANFD18_IPG_STOP_ACK_R16W16_RO_WIDTH 1
#define SCR_HPI_CANFD18_CAN_LPM_ACK_R16W16_RO_START_BIT 145
#define SCR_HPI_CANFD18_CAN_LPM_ACK_R16W16_RO_WIDTH 1
#define SCR_HPI_CANFD19_IPG_STOP_ACK_R16W16_RO_START_BIT 160
#define SCR_HPI_CANFD19_IPG_STOP_ACK_R16W16_RO_WIDTH 1
#define SCR_HPI_CANFD19_CAN_LPM_ACK_R16W16_RO_START_BIT 161
#define SCR_HPI_CANFD19_CAN_LPM_ACK_R16W16_RO_WIDTH 1
#define SCR_HPI_CANFD20_IPG_STOP_ACK_R16W16_RO_START_BIT 176
#define SCR_HPI_CANFD20_IPG_STOP_ACK_R16W16_RO_WIDTH 1
#define SCR_HPI_CANFD20_CAN_LPM_ACK_R16W16_RO_START_BIT 177
#define SCR_HPI_CANFD20_CAN_LPM_ACK_R16W16_RO_WIDTH 1
#endif
