{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701372802669 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701372802669 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 01 01:03:22 2023 " "Processing started: Fri Dec 01 01:03:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701372802669 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701372802669 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Reservation_Station -c Reservation_Station " "Command: quartus_map --read_settings_files=on --write_settings_files=off Reservation_Station -c Reservation_Station" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701372802669 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701372802965 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701372802965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs_regs.vhdl 19 9 " "Found 19 design units, including 9 entities, in source file rs_regs.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS_gates " "Found design unit 1: RS_gates" {  } { { "RS_regs.vhdl" "" { Text "C:/Users/ksath/Documents/IITB/Semester5/EE739/Superscalar-Processor-main/Reservation_Station/RS_regs.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701372808641 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 BIT1_REG-behav " "Found design unit 2: BIT1_REG-behav" {  } { { "RS_regs.vhdl" "" { Text "C:/Users/ksath/Documents/IITB/Semester5/EE739/Superscalar-Processor-main/Reservation_Station/RS_regs.vhdl" 119 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701372808641 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 ISSUED-behav " "Found design unit 3: ISSUED-behav" {  } { { "RS_regs.vhdl" "" { Text "C:/Users/ksath/Documents/IITB/Semester5/EE739/Superscalar-Processor-main/Reservation_Station/RS_regs.vhdl" 146 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701372808641 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 OPCODE-behav " "Found design unit 4: OPCODE-behav" {  } { { "RS_regs.vhdl" "" { Text "C:/Users/ksath/Documents/IITB/Semester5/EE739/Superscalar-Processor-main/Reservation_Station/RS_regs.vhdl" 172 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701372808641 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 PC-behav " "Found design unit 5: PC-behav" {  } { { "RS_regs.vhdl" "" { Text "C:/Users/ksath/Documents/IITB/Semester5/EE739/Superscalar-Processor-main/Reservation_Station/RS_regs.vhdl" 204 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701372808641 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 OPR1-behav " "Found design unit 6: OPR1-behav" {  } { { "RS_regs.vhdl" "" { Text "C:/Users/ksath/Documents/IITB/Semester5/EE739/Superscalar-Processor-main/Reservation_Station/RS_regs.vhdl" 236 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701372808641 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 V1-behav " "Found design unit 7: V1-behav" {  } { { "RS_regs.vhdl" "" { Text "C:/Users/ksath/Documents/IITB/Semester5/EE739/Superscalar-Processor-main/Reservation_Station/RS_regs.vhdl" 266 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701372808641 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 OPR2-behav " "Found design unit 8: OPR2-behav" {  } { { "RS_regs.vhdl" "" { Text "C:/Users/ksath/Documents/IITB/Semester5/EE739/Superscalar-Processor-main/Reservation_Station/RS_regs.vhdl" 291 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701372808641 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 V2-behav " "Found design unit 9: V2-behav" {  } { { "RS_regs.vhdl" "" { Text "C:/Users/ksath/Documents/IITB/Semester5/EE739/Superscalar-Processor-main/Reservation_Station/RS_regs.vhdl" 321 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701372808641 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 IMM9-behav " "Found design unit 10: IMM9-behav" {  } { { "RS_regs.vhdl" "" { Text "C:/Users/ksath/Documents/IITB/Semester5/EE739/Superscalar-Processor-main/Reservation_Station/RS_regs.vhdl" 346 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701372808641 ""} { "Info" "ISGN_ENTITY_NAME" "1 BIT1_REG " "Found entity 1: BIT1_REG" {  } { { "RS_regs.vhdl" "" { Text "C:/Users/ksath/Documents/IITB/Semester5/EE739/Superscalar-Processor-main/Reservation_Station/RS_regs.vhdl" 112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701372808641 ""} { "Info" "ISGN_ENTITY_NAME" "2 ISSUED " "Found entity 2: ISSUED" {  } { { "RS_regs.vhdl" "" { Text "C:/Users/ksath/Documents/IITB/Semester5/EE739/Superscalar-Processor-main/Reservation_Station/RS_regs.vhdl" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701372808641 ""} { "Info" "ISGN_ENTITY_NAME" "3 OPCODE " "Found entity 3: OPCODE" {  } { { "RS_regs.vhdl" "" { Text "C:/Users/ksath/Documents/IITB/Semester5/EE739/Superscalar-Processor-main/Reservation_Station/RS_regs.vhdl" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701372808641 ""} { "Info" "ISGN_ENTITY_NAME" "4 PC " "Found entity 4: PC" {  } { { "RS_regs.vhdl" "" { Text "C:/Users/ksath/Documents/IITB/Semester5/EE739/Superscalar-Processor-main/Reservation_Station/RS_regs.vhdl" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701372808641 ""} { "Info" "ISGN_ENTITY_NAME" "5 OPR1 " "Found entity 5: OPR1" {  } { { "RS_regs.vhdl" "" { Text "C:/Users/ksath/Documents/IITB/Semester5/EE739/Superscalar-Processor-main/Reservation_Station/RS_regs.vhdl" 226 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701372808641 ""} { "Info" "ISGN_ENTITY_NAME" "6 V1 " "Found entity 6: V1" {  } { { "RS_regs.vhdl" "" { Text "C:/Users/ksath/Documents/IITB/Semester5/EE739/Superscalar-Processor-main/Reservation_Station/RS_regs.vhdl" 259 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701372808641 ""} { "Info" "ISGN_ENTITY_NAME" "7 OPR2 " "Found entity 7: OPR2" {  } { { "RS_regs.vhdl" "" { Text "C:/Users/ksath/Documents/IITB/Semester5/EE739/Superscalar-Processor-main/Reservation_Station/RS_regs.vhdl" 281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701372808641 ""} { "Info" "ISGN_ENTITY_NAME" "8 V2 " "Found entity 8: V2" {  } { { "RS_regs.vhdl" "" { Text "C:/Users/ksath/Documents/IITB/Semester5/EE739/Superscalar-Processor-main/Reservation_Station/RS_regs.vhdl" 314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701372808641 ""} { "Info" "ISGN_ENTITY_NAME" "9 IMM9 " "Found entity 9: IMM9" {  } { { "RS_regs.vhdl" "" { Text "C:/Users/ksath/Documents/IITB/Semester5/EE739/Superscalar-Processor-main/Reservation_Station/RS_regs.vhdl" 336 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701372808641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701372808641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reservation_station.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file reservation_station.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 code_memory-behav " "Found design unit 1: code_memory-behav" {  } { { "Reservation_Station.vhdl" "" { Text "C:/Users/ksath/Documents/IITB/Semester5/EE739/Superscalar-Processor-main/Reservation_Station/Reservation_Station.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701372808643 ""} { "Info" "ISGN_ENTITY_NAME" "1 reservation_Station " "Found entity 1: reservation_Station" {  } { { "Reservation_Station.vhdl" "" { Text "C:/Users/ksath/Documents/IITB/Semester5/EE739/Superscalar-Processor-main/Reservation_Station/Reservation_Station.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701372808643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701372808643 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "memory_array RS_regs.vhdl(174) " "VHDL error at RS_regs.vhdl(174): object \"memory_array\" is used but not declared" {  } { { "RS_regs.vhdl" "" { Text "C:/Users/ksath/Documents/IITB/Semester5/EE739/Superscalar-Processor-main/Reservation_Station/RS_regs.vhdl" 174 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1701372808644 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701372808716 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 01 01:03:28 2023 " "Processing ended: Fri Dec 01 01:03:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701372808716 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701372808716 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701372808716 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701372808716 ""}
