+====================+===================+==================================================================================================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                                                                                              |
+====================+===================+==================================================================================================================================+
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_a_reg[61]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_a_reg[63]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_a_reg[57]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_a_reg[59]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_a_reg[62]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_a_reg[60]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_a_reg[53]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_a_reg[55]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_a_reg[58]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_a_reg[56]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_a_reg[49]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_a_reg[51]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_a_reg[54]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_a_reg[52]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_a_reg[45]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_a_reg[47]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_a_reg[50]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_a_reg[48]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_a_reg[41]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_a_reg[43]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_a_reg[46]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_a_reg[44]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_a_reg[37]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_a_reg[39]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_a_reg[42]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_a_reg[40]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_a_reg[33]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_a_reg[35]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_a_reg[38]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_a_reg[36]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_a_reg[29]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_a_reg[31]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_a_reg[34]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_a_reg[32]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_a_reg[25]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_a_reg[27]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_a_reg[30]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_a_reg[28]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_b_reg[61]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_a_reg[21]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_a_reg[26]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_a_reg[23]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_a_reg[24]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_b_reg[57]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_b_reg[59]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_b_reg[62]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_a_reg[17]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_a_reg[19]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_b_reg[60]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_a_reg[22]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_b_reg[53]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_a_reg[20]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_b_reg[55]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_b_reg[58]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_a_reg[13]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_a_reg[15]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_b_reg[56]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_a_reg[18]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_b_reg[49]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_a_reg[16]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_b_reg[51]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_b_reg[54]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_b_reg[52]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_a_reg[14]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_b_reg[45]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_a_reg[12]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_b_reg[47]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_b_reg[50]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_a_reg[11]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_b_reg[48]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_a_reg[9]/D                                                                                        |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_b_reg[41]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_b_reg[43]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_b_reg[46]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_a_reg[10]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_b_reg[44]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_b_reg[37]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_b_reg[39]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_b_reg[42]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_a_reg[8]/D                                                                                        |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_b_reg[40]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_a_reg[5]/D                                                                                        |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_b_reg[33]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_a_reg[7]/D                                                                                        |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_b_reg[35]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_b_reg[38]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_b_reg[36]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_b_reg[29]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_a_reg[6]/D                                                                                        |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_b_reg[34]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_b_reg[31]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_a_reg[4]/D                                                                                        |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_b_reg[32]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_b_reg[25]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_b_reg[27]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_b_reg[30]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_b_reg[28]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_b_reg[21]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_a_reg[3]/D                                                                                        |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_b_reg[23]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_b_reg[26]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_b_reg[24]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_b_reg[17]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_a_reg[2]/D                                                                                        |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_b_reg[19]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_b_reg[22]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_b_reg[20]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_b_reg[13]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_b_reg[15]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_b_reg[18]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_b_reg[16]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_b_reg[9]/D                                                                                        |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_b_reg[11]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_b_reg[14]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_a_reg[1]/D                                                                                        |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_b_reg[12]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_b_reg[10]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_b_reg[8]/D                                                                                        |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_b_reg[7]/D                                                                                        |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_b_reg[6]/D                                                                                        |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_a_reg[0]/D                                                                                        |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_b_reg[5]/D                                                                                        |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_b_reg[4]/D                                                                                        |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_b_reg[3]/D                                                                                        |
| adc_clk            | adc_clk           | system_i/low_pass_0/inst/V_out_b_reg[2]/D                                                                                        |
| adc_clk            | adc_clk           | system_i/PI_ctrl_0/inst/int_final_reg[21]/D                                                                                      |
| adc_clk            | adc_clk           | system_i/PI_ctrl_0/inst/int_final_reg[15]/D                                                                                      |
| adc_clk            | adc_clk           | system_i/PI_ctrl_0/inst/int_final_reg[18]/D                                                                                      |
| adc_clk            | adc_clk           | system_i/PI_ctrl_0/inst/int_final_reg[26]/D                                                                                      |
| adc_clk            | adc_clk           | system_i/PI_ctrl_0/inst/int_final_reg[28]/D                                                                                      |
| adc_clk            | adc_clk           | system_i/PI_ctrl_0/inst/int_final_reg[24]/D                                                                                      |
| adc_clk            | adc_clk           | system_i/PI_ctrl_0/inst/int_final_reg[20]/D                                                                                      |
| adc_clk            | adc_clk           | system_i/PI_ctrl_0/inst/int_final_reg[32]/D                                                                                      |
| adc_clk            | adc_clk           | system_i/PI_ctrl_0/inst/int_final_reg[30]/D                                                                                      |
| adc_clk            | adc_clk           | system_i/scale_0/inst/out2_reg[3]/D                                                                                              |
| adc_clk            | adc_clk           | system_i/scale_0/inst/out2_reg[2]/D                                                                                              |
| adc_clk            | adc_clk           | system_i/scale_0/inst/out1_reg[12]/D                                                                                             |
| adc_clk            | adc_clk           | system_i/scale_0/inst/out1_reg[3]/D                                                                                              |
| adc_clk            | adc_clk           | system_i/scale_0/inst/out1_reg[5]/D                                                                                              |
| adc_clk            | adc_clk           | system_i/scale_0/inst/out1_reg[0]/D                                                                                              |
| adc_clk            | adc_clk           | system_i/scale_0/inst/out2_reg[1]/D                                                                                              |
| adc_clk            | adc_clk           | system_i/scale_0/inst/out2_reg[8]/D                                                                                              |
| adc_clk            | adc_clk           | system_i/scale_0/inst/out2_reg[10]/D                                                                                             |
| adc_clk            | adc_clk           | system_i/scale_0/inst/out2_reg[9]/D                                                                                              |
| adc_clk            | adc_clk           | system_i/scale_0/inst/out1_reg[10]/D                                                                                             |
| adc_clk            | adc_clk           | system_i/scale_0/inst/out1_reg[9]/D                                                                                              |
| adc_clk            | adc_clk           | system_i/scale_0/inst/out2_reg[6]/D                                                                                              |
| adc_clk            | adc_clk           | system_i/scale_0/inst/out2_reg[12]/D                                                                                             |
| adc_clk            | adc_clk           | system_i/scale_0/inst/out2_reg[4]/D                                                                                              |
| adc_clk            | adc_clk           | system_i/scale_0/inst/out2_reg[11]/D                                                                                             |
| adc_clk            | adc_clk           | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]_inv/D         |
| adc_clk            | adc_clk           | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/D                    |
| adc_clk            | adc_clk           | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]/D                                      |
| adc_clk            | adc_clk           | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/D     |
| adc_clk            | adc_clk           | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/D     |
| adc_clk            | adc_clk           | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]/D                                      |
| adc_clk            | adc_clk           | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/D       |
| adc_clk            | adc_clk           | system_i/Scan_0/inst/rising_a_reg/D                                                                                              |
| adc_clk            | adc_clk           | system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/D                            |
| adc_clk            | adc_clk           | system_i/axi_gpio_11/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/D                                                        |
| adc_clk            | adc_clk           | system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/D                           |
| adc_clk            | adc_clk           | system_i/axi_gpio_14/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/D                                             |
| adc_clk            | adc_clk           | system_i/axi_gpio_14/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/D                                             |
| adc_clk            | adc_clk           | system_i/axi_gpio_9/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/D                                                         |
| adc_clk            | adc_clk           | system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/D                           |
| adc_clk            | adc_clk           | system_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/D                           |
| adc_clk            | adc_clk           | system_i/ps7_0_axi_periph/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]_inv/D |
| adc_clk            | adc_clk           | system_i/axi_gpio_10/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/D                                                        |
| adc_clk            | adc_clk           | system_i/axi_gpio_9/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/D                                              |
| adc_clk            | adc_clk           | system_i/axi_gpio_14/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[0]/D                                                        |
| adc_clk            | adc_clk           | system_i/axi_gpio_14/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/D                                                        |
| adc_clk            | adc_clk           | system_i/axi_gpio_11/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_reg/D                                                         |
| adc_clk            | adc_clk           | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/D                                                         |
| adc_clk            | adc_clk           | system_i/Ramp_0/inst/ramp_voltage_reg[0]/D                                                                                       |
| adc_clk            | adc_clk           | system_i/axi_gpio_13/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_reg/D                                                         |
| adc_clk            | adc_clk           | system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[10]/D                                                              |
| adc_clk            | adc_clk           | system_i/PI_ctrl_0/inst/deriv_mult_reg[29]/D                                                                                     |
| adc_clk            | adc_clk           | system_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/D                                                               |
| adc_clk            | adc_clk           | system_i/axi_gpio_14/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/D                                                        |
| adc_clk            | adc_clk           | system_i/axi_gpio_11/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/D                                                        |
| adc_clk            | adc_clk           | system_i/axi_gpio_7/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/D                                                               |
| adc_clk            | adc_clk           | system_i/axi_gpio_11/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[0]/D                                                        |
| adc_clk            | adc_clk           | system_i/axi_gpio_11/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/D                                                  |
| adc_clk            | adc_clk           | system_i/axi_gpio_13/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/D                                             |
| adc_clk            | adc_clk           | system_i/axi_gpio_12/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/D                                                        |
| adc_clk            | adc_clk           | system_i/axi_gpio_15/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/D                                             |
| adc_clk            | adc_clk           | system_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/D                                                         |
+--------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------+
