load libmemory.la mem_component_library
load libcache.la cache_component_library
load libmepfamily.la mepfamily_component_library
load libaudio.la audio_component_library
load libcgencpu.la cgen_component_library
load libconsoles.la console_component_library
load libgdb.la gdb_component_library
load libgloss.la gloss_component_library
load libglue.la glue_component_library
load libhd44780u.la hd44780u_component_library
load libide.la ide_component_library
load libinterrupt.la interrupt_component_library
load libloader.la loader_component_library
load libmapper.la mapper_component_library
load libmmu.la mmu_component_library
load libparport.la parport_component_library
load libprof.la prof_component_library
load librtc.la rtc_component_library
load libsched.la sched_component_library
load libtimers.la timer_component_library
load libuart.la uart_component_library
load libx86.la x86_component_library
# first section
new hw-cpu-mep cpu
new hw-mapper-basic cpu-mapper
new hw-glue-sequence-8 init-sequence
new hw-glue-sequence-1 hw-reset-net
new hw-glue-sequence-8 deinit-sequence
new hw-glue-sequence-1 yield-net
new hw-glue-sequence-2 cache-flush-net
new sid-sched-host-accurate host-sched
new sid-sched-sim target-sched
# control space
new hw-mapper-basic cpu-control-space
new hw-mapper-basic cpu-local-space
new hw-debug-mep cpu-dsu
new hw-dma-mep cpu-dmac
new hw-interrupt-mep-32 cpu-intc
# insn caching
new hw-mapper-transparent cpu-insn-cachefilter
new hw-cache-direct/16kb/32 cpu-insn-cache
connect-pin cache-flush-net output-0 -> cpu-insn-cache flush-all
connect-pin cache-flush-net output-1 -> cpu-insn-cache invalidate-all
# data caching
new hw-mapper-transparent cpu-data-cachefilter
new hw-cache-direct/16kb/32 cpu-data-cache
connect-pin cache-flush-net output-0 -> cpu-data-cache flush-all
connect-pin cache-flush-net output-1 -> cpu-data-cache invalidate-all
# gloss
new sw-gloss-generic/libgloss gloss
# gloss <-> stdio
new sid-io-stdio stdio
# cpu loader
new sw-load-elf cpu-loader
# memory region 1 (0x00000000,0x200)
new hw-memory-ram/rom-basic mem1
# memory region 2 (0x00010000,0x60000)
new hw-memory-ram/rom-basic mem2
# memory region 3 (0x00080000,0x80000)
new hw-memory-ram/rom-basic mem3
# memory region 4 (0x00100000,0x80000)
new hw-memory-ram/rom-basic mem4
# memory region 5 (0x00300000,0x10000)
new hw-memory-ram/rom-basic mem5
# memory region 6 (0x01000000,0x8000)
new hw-memory-ram/rom-basic mem6
# memory region 7 (0x01008000,0x8000)
new hw-memory-ram/rom-basic mem7
# memory region 8 (0x02000000,0x100000)
new hw-memory-ram/rom-basic mem8
# memory region 9 (0x02200000,0x100000)
new hw-memory-ram/rom-basic mem9
# memory region 10 (0x02300000,0x100000)
new hw-memory-ram/rom-basic mem10
# memory region 11 (0x03000000,0x100000)
new hw-memory-ram/rom-basic mem11
# memory region 12 (0x04000000,0x100000)
new hw-memory-ram/rom-basic mem12
# memory region 13 (0,16384,bus=cpu-local-space)
new hw-memory-ram/rom-basic mem13
# memory region 14 (32768,16384,bus=cpu-local-space)
new hw-memory-ram/rom-basic mem14
# memory region 15 (49152,16384,bus=cpu-local-space)
new hw-memory-ram/rom-basic mem15
# Cache test areas
new hw-memory-ram/rom-basic insn-cache-test-tag
new hw-memory-ram/rom-basic data-cache-test-tag
# second section
# settings
set cpu step-insn-count 10000
set cpu trace-disassemble? 0
set host-sched num-clients 10 # large enough?
set target-sched num-clients 10 # large enough?
# pin connections
connect-pin main perform-activity -> host-sched advance
connect-pin main perform-activity -> target-sched advance
connect-pin main starting -> init-sequence input
connect-pin main stopping -> deinit-sequence input
connect-pin init-sequence output-0 -> hw-reset-net input
connect-pin hw-reset-net output-0 -> cpu reset!
connect-pin target-sched 0-event -> cpu step!
connect-pin target-sched 0-control <- cpu step-cycles
connect-pin yield-net output-0 -> cpu yield
connect-pin yield-net output-0 -> host-sched yield
connect-bus cpu insn-memory cpu-mapper access-port
connect-bus cpu data-memory cpu-mapper access-port
set cpu csr17 257
set cpu abs-option? 1
set cpu ave-option? 1
set cpu bit-option? 1
set cpu clip-option? 1
set cpu cp-option? 1
set cpu div-option? 1
set cpu ldz-option? 1
set cpu minmax-option? 1
set cpu mul-option? 1
set cpu sat-option? 1
set cpu debug-option? 1
set cpu dsp-option? 1
set cpu uci-option? 1
set cpu vliw32-option? 0
set cpu vliw64-option? 1
set cpu csr27 17826088
set cpu csr28 1048592
# configuration / connection of control space peripherals
connect-bus cpu control-space cpu-control-space access-port
connect-bus cpu-control-space dsu[4*0x800,0x802] cpu-dsu status-regs
connect-bus cpu-control-space dsu[4*0x900,0x902] cpu-dsu insn-regs
connect-bus cpu-control-space dsu[4*0xA00,0xA05] cpu-dsu data-regs
connect-bus cpu-control-space dmac[4*0x1000,0x100a] cpu-dmac channel-control-regs-0
connect-bus cpu-control-space dmac[4*0x1100,0x1100] cpu-dmac main-control-regs
connect-bus cpu-control-space intc[4*0x0,0x7] cpu-intc registers
# insn cache filtering
disconnect-bus cpu insn-memory cpu-mapper access-port
connect-bus cpu insn-memory cpu-dsu insn-upstream
connect-bus cpu-dsu insn-downstream cpu-insn-cachefilter access-port
connect-bus cpu-insn-cachefilter [0x00000000-0x007FFFFF] cpu-mapper access-port
connect-bus cpu-insn-cachefilter [0x00800000-0x7FFFFFFF]:cacheable cpu-insn-cache upstream
connect-bus cpu-insn-cachefilter [0x80000000-0xBFFFFFFF] cpu-mapper access-port
connect-bus cpu-insn-cachefilter [0xC0000000-0xFFFFFFFF]:cacheable cpu-insn-cache upstream
connect-bus cpu-insn-cache downstream cpu-mapper access-port
# insn cache setup
set cpu-insn-cache report-heading "insn profile report"
connect-pin init-sequence output-1 -> cpu-insn-cache invalidate-all
# data cache filtering
disconnect-bus cpu data-memory cpu-mapper access-port
connect-bus cpu data-memory cpu-dsu data-upstream
connect-bus cpu-dsu data-downstream cpu-data-cachefilter access-port
connect-bus cpu-data-cachefilter [0x00000000-0x007FFFFF] cpu-mapper access-port
connect-bus cpu-data-cachefilter [0x00800000-0x7FFFFFFF]:cacheable cpu-data-cache upstream
connect-bus cpu-data-cachefilter [0x80000000-0xBFFFFFFF] cpu-mapper access-port
connect-bus cpu-data-cachefilter [0xC0000000-0xFFFFFFFF]:cacheable cpu-data-cache upstream
connect-bus cpu-data-cache downstream cpu-mapper access-port
# data cache setup
set cpu-data-cache report-heading "data profile report"
connect-pin init-sequence output-1 -> cpu-data-cache invalidate-all
# gloss
relate gloss cpu cpu
connect-pin init-sequence output-2 -> gloss reset
connect-pin cpu trap <-> gloss trap
connect-pin cpu trap-code -> gloss trap-code
set gloss verbose? 0
connect-bus gloss target-memory cpu-data-cachefilter access-port
# gloss <-> stdio
set host-sched 0-regular? 1
set host-sched 0-time 150 # apprx. human perception limit
connect-pin host-sched 0-event -> stdio poll
connect-pin gloss debug-tx -> stdio stdout
connect-pin gloss debug-rx <- stdio stdin
# gloss w/o gdb
connect-pin gloss process-signal -> main stop!
connect-pin gloss process-signal -> yield-net input
set cpu engine-type pbb
# cpu loader
set cpu-loader file "a.out" 
connect-bus cpu-loader load-accessor-data cpu-mapper access-port
connect-bus cpu-loader load-accessor-insn cpu-mapper access-port # don't trace loading
connect-pin init-sequence output-1 -> cpu-loader load!
connect-pin cpu-loader start-pc-set -> cpu start-pc-set!
connect-pin cpu-loader endian-set -> cpu endian-set!
connect-pin cpu-loader error -> main stop!
# mep dmac connection
connect-bus cpu-dmac local-memory cpu-local-space access-port
connect-bus cpu-dmac main-memory cpu-mapper access-port
connect-pin target-sched 2-event -> cpu-dmac burst-event
connect-pin target-sched 2-control <- cpu-dmac burst-control
# mep intc connection
connect-pin cpu-intc interrupt -> cpu interrupt
connect-bus cpu-mapper local:[0x00200000,0x00210000] cpu-local-space access-port
# memory region 1 (0x00000000,0x200) configuration
set mem1 size 512
connect-bus cpu-mapper mem1:[0,511] mem1 read-write-port
# memory region 2 (0x00010000,0x60000) configuration
set mem2 size 393216
connect-bus cpu-mapper mem2:[65536,458751] mem2 read-write-port
# memory region 3 (0x00080000,0x80000) configuration
set mem3 size 524288
connect-bus cpu-mapper mem3:[524288,1048575] mem3 read-write-port
# memory region 4 (0x00100000,0x80000) configuration
set mem4 size 524288
connect-bus cpu-mapper mem4:[1048576,1572863] mem4 read-write-port
# memory region 5 (0x00300000,0x10000) configuration
set mem5 size 65536
connect-bus cpu-mapper mem5:[3145728,3211263] mem5 read-write-port
# memory region 6 (0x01000000,0x8000) configuration
set mem6 size 32768
connect-bus cpu-mapper mem6:[16777216,16809983] mem6 read-write-port
# memory region 7 (0x01008000,0x8000) configuration
set mem7 size 32768
connect-bus cpu-mapper mem7:[16809984,16842751] mem7 read-write-port
# memory region 8 (0x02000000,0x100000) configuration
set mem8 size 1048576
connect-bus cpu-mapper mem8:[33554432,34603007] mem8 read-write-port
# memory region 9 (0x02200000,0x100000) configuration
set mem9 size 1048576
connect-bus cpu-mapper mem9:[35651584,36700159] mem9 read-write-port
# memory region 10 (0x02300000,0x100000) configuration
set mem10 size 1048576
connect-bus cpu-mapper mem10:[36700160,37748735] mem10 read-write-port
# memory region 11 (0x03000000,0x100000) configuration
set mem11 size 1048576
connect-bus cpu-mapper mem11:[50331648,51380223] mem11 read-write-port
# memory region 12 (0x04000000,0x100000) configuration
set mem12 size 1048576
connect-bus cpu-mapper mem12:[67108864,68157439] mem12 read-write-port
# memory region 13 (0,16384,bus=cpu-local-space) configuration
set mem13 size 16384
connect-bus cpu-local-space mem13:[0,16383] mem13 read-write-port
# memory region 14 (32768,16384,bus=cpu-local-space) configuration
set mem14 size 16384
connect-bus cpu-local-space mem14:[32768,49151] mem14 read-write-port
# memory region 15 (49152,16384,bus=cpu-local-space) configuration
set mem15 size 16384
connect-bus cpu-local-space mem15:[49152,65535] mem15 read-write-port
# cache test areas
set insn-cache-test-tag size 0x4000
connect-bus cpu-mapper [0x310000,0x314000] insn-cache-test-tag read-write-port
set data-cache-test-tag size 0x4000
connect-bus cpu-mapper [0x330000,0x334000] data-cache-test-tag read-write-port

### for hardware interrupt
new hw-glue-probe-bus interrupt-generator-1
new hw-glue-probe-bus interrupt-generator-2
new hw-glue-probe-bus interrupt-generator-3
new hw-glue-probe-bus interrupt-generator-4
set interrupt-generator-1 trace? 0
set interrupt-generator-2 trace? 0
set interrupt-generator-3 trace? 0
set interrupt-generator-4 trace? 0

connect-bus cpu-control-space intgen:[4*0x2000,0x2000] interrupt-generator-1 upstream
connect-bus cpu-control-space intgen:[4*0x2001,0x2001] interrupt-generator-2 upstream
connect-bus cpu-control-space intgen:[4*0x2002,0x2002] interrupt-generator-3 upstream
connect-bus cpu-control-space intgen:[4*0x2003,0x2003] interrupt-generator-4 upstream

new hw-memory-ram/rom-basic dummy-memory
set dummy-memory size 16

connect-bus interrupt-generator-1 downstream dummy-memory read-write-port
connect-bus interrupt-generator-2 downstream dummy-memory read-write-port
connect-bus interrupt-generator-3 downstream dummy-memory read-write-port
connect-bus interrupt-generator-4 downstream dummy-memory read-write-port

connect-pin interrupt-generator-1 data-low -> cpu-intc interrupt-source-0
connect-pin interrupt-generator-2 data-low -> cpu-intc interrupt-source-1
connect-pin interrupt-generator-3 data-low -> cpu-intc interrupt-source-2
connect-pin interrupt-generator-4 data-low -> cpu-intc interrupt-source-3

# memory region 16 (0x00200000,0x200)
new hw-memory-ram/rom-basic mem16
# memory region 17 (0x00800000,0x200)
new hw-memory-ram/rom-basic mem17
# memory region 16 (0x00200000,0x200) configuration
#set mem16 size 512
#connect-bus cpu-mapper mem16:[2097512,2097663] mem16 read-write-port
# memory region 17 (0x00800000,0x200) configuration
set mem17 size 512
connect-bus cpu-mapper mem17:[8388608,8389120] mem17 read-write-port
