

================================================================
== Vivado HLS Report for 'KeccakF1600_StatePer'
================================================================
* Date:           Mon Apr 12 12:26:13 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        SHA
* Solution:       native_dataType
* Product family: virtex7
* Target device:  xc7vx980tffg1930-2l


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.996|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   25|   25|   25|   25|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                                   |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- KeccakF1600_StatePermute_label1  |   24|   24|         2|          -|          -|    12|    no    |
        +-----------------------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp)
3 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.85>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%state_16_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %state_16_read)" [fips202.c:85]   --->   Operation 4 'read' 'state_16_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%state_15_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %state_15_read)" [fips202.c:85]   --->   Operation 5 'read' 'state_15_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%state_14_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %state_14_read)" [fips202.c:85]   --->   Operation 6 'read' 'state_14_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%state_13_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %state_13_read)" [fips202.c:85]   --->   Operation 7 'read' 'state_13_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%state_12_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %state_12_read)" [fips202.c:85]   --->   Operation 8 'read' 'state_12_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%state_11_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %state_11_read)" [fips202.c:85]   --->   Operation 9 'read' 'state_11_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%state_10_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %state_10_read)" [fips202.c:85]   --->   Operation 10 'read' 'state_10_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%state_9_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %state_9_read)" [fips202.c:85]   --->   Operation 11 'read' 'state_9_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%state_8_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %state_8_read)" [fips202.c:85]   --->   Operation 12 'read' 'state_8_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%state_7_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %state_7_read)" [fips202.c:85]   --->   Operation 13 'read' 'state_7_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%state_6_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %state_6_read)" [fips202.c:85]   --->   Operation 14 'read' 'state_6_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%state_5_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %state_5_read)" [fips202.c:85]   --->   Operation 15 'read' 'state_5_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%state_4_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %state_4_read)" [fips202.c:85]   --->   Operation 16 'read' 'state_4_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%state_3_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %state_3_read)" [fips202.c:85]   --->   Operation 17 'read' 'state_3_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%state_2_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %state_2_read)" [fips202.c:85]   --->   Operation 18 'read' 'state_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%state_1_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %state_1_read)" [fips202.c:85]   --->   Operation 19 'read' 'state_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%state_0_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %state_0_read)" [fips202.c:85]   --->   Operation 20 'read' 'state_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.85ns)   --->   "br label %1" [fips202.c:129]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.85>

State 2 <SV = 1> <Delay = 2.26>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%state_23_write_assi = phi i64 [ 0, %0 ], [ %Aso_1, %2 ]"   --->   Operation 22 'phi' 'state_23_write_assi' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%state_22_write_assi = phi i64 [ 0, %0 ], [ %Asi_1, %2 ]"   --->   Operation 23 'phi' 'state_22_write_assi' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%state_21_write_assi = phi i64 [ 0, %0 ], [ %Ase_1, %2 ]"   --->   Operation 24 'phi' 'state_21_write_assi' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%state_20_write_assi = phi i64 [ 0, %0 ], [ %Asa_1, %2 ]"   --->   Operation 25 'phi' 'state_20_write_assi' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%state_19_write_assi = phi i64 [ 0, %0 ], [ %Amu_1, %2 ]"   --->   Operation 26 'phi' 'state_19_write_assi' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%state_18_write_assi = phi i64 [ 0, %0 ], [ %Amo_1, %2 ]"   --->   Operation 27 'phi' 'state_18_write_assi' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%state_17_write_assi = phi i64 [ 0, %0 ], [ %Ami_1, %2 ]"   --->   Operation 28 'phi' 'state_17_write_assi' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%state_16_write_assi = phi i64 [ %state_16_read_1, %0 ], [ %Ame_1, %2 ]"   --->   Operation 29 'phi' 'state_16_write_assi' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%state_15_write_assi = phi i64 [ %state_15_read_1, %0 ], [ %Ama_1, %2 ]"   --->   Operation 30 'phi' 'state_15_write_assi' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%state_14_write_assi = phi i64 [ %state_14_read_1, %0 ], [ %Aku_1, %2 ]"   --->   Operation 31 'phi' 'state_14_write_assi' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%state_13_write_assi = phi i64 [ %state_13_read_1, %0 ], [ %Ako_1, %2 ]"   --->   Operation 32 'phi' 'state_13_write_assi' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%state_12_write_assi = phi i64 [ %state_12_read_1, %0 ], [ %Aki_1, %2 ]"   --->   Operation 33 'phi' 'state_12_write_assi' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%state_11_write_assi = phi i64 [ %state_11_read_1, %0 ], [ %Ake_1, %2 ]"   --->   Operation 34 'phi' 'state_11_write_assi' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%state_10_write_assi = phi i64 [ %state_10_read_1, %0 ], [ %Aka_1, %2 ]"   --->   Operation 35 'phi' 'state_10_write_assi' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%state_9_write_assig = phi i64 [ %state_9_read_1, %0 ], [ %Agu_1, %2 ]"   --->   Operation 36 'phi' 'state_9_write_assig' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%state_8_write_assig = phi i64 [ %state_8_read_1, %0 ], [ %Ago_1, %2 ]"   --->   Operation 37 'phi' 'state_8_write_assig' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%state_7_write_assig = phi i64 [ %state_7_read_1, %0 ], [ %Agi_1, %2 ]"   --->   Operation 38 'phi' 'state_7_write_assig' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%state_6_write_assig = phi i64 [ %state_6_read_1, %0 ], [ %Age_1, %2 ]"   --->   Operation 39 'phi' 'state_6_write_assig' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%state_5_write_assig = phi i64 [ %state_5_read_1, %0 ], [ %Aga_1, %2 ]"   --->   Operation 40 'phi' 'state_5_write_assig' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%state_4_write_assig = phi i64 [ %state_4_read_1, %0 ], [ %Abu_1, %2 ]"   --->   Operation 41 'phi' 'state_4_write_assig' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%state_3_write_assig = phi i64 [ %state_3_read_1, %0 ], [ %Abo_1, %2 ]"   --->   Operation 42 'phi' 'state_3_write_assig' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%state_2_write_assig = phi i64 [ %state_2_read_1, %0 ], [ %Abi_1, %2 ]"   --->   Operation 43 'phi' 'state_2_write_assig' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%state_1_write_assig = phi i64 [ %state_1_read_1, %0 ], [ %Abe_1, %2 ]"   --->   Operation 44 'phi' 'state_1_write_assig' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%state_0_write_assig = phi i64 [ %state_0_read_1, %0 ], [ %Aba, %2 ]"   --->   Operation 45 'phi' 'state_0_write_assig' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%round = phi i5 [ 0, %0 ], [ %round_1, %2 ]"   --->   Operation 46 'phi' 'round' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%state_24_write_assi = phi i64 [ 0, %0 ], [ %Asu_1, %2 ]"   --->   Operation 47 'phi' 'state_24_write_assi' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.87ns)   --->   "%tmp = icmp ult i5 %round, -8" [fips202.c:129]   --->   Operation 48 'icmp' 'tmp' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 49 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %tmp, label %2, label %3" [fips202.c:129]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_11 = zext i5 %round to i64" [fips202.c:156]   --->   Operation 51 'zext' 'tmp_11' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%KeccakF_RoundConstan_1 = getelementptr inbounds [24 x i64]* @KeccakF_RoundConstan, i64 0, i64 %tmp_11" [fips202.c:156]   --->   Operation 52 'getelementptr' 'KeccakF_RoundConstan_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 53 [2/2] (2.26ns)   --->   "%KeccakF_RoundConstan_2 = load i64* %KeccakF_RoundConstan_1, align 16" [fips202.c:156]   --->   Operation 53 'load' 'KeccakF_RoundConstan_2' <Predicate = (tmp)> <Delay = 2.26> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 24> <ROM>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_122 = or i5 %round, 1" [fips202.c:251]   --->   Operation 54 'or' 'tmp_122' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_124 = zext i5 %tmp_122 to i64" [fips202.c:251]   --->   Operation 55 'zext' 'tmp_124' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%KeccakF_RoundConstan_3 = getelementptr inbounds [24 x i64]* @KeccakF_RoundConstan, i64 0, i64 %tmp_124" [fips202.c:251]   --->   Operation 56 'getelementptr' 'KeccakF_RoundConstan_3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 57 [2/2] (2.26ns)   --->   "%KeccakF_RoundConstan_4 = load i64* %KeccakF_RoundConstan_3, align 8" [fips202.c:251]   --->   Operation 57 'load' 'KeccakF_RoundConstan_4' <Predicate = (tmp)> <Delay = 2.26> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 24> <ROM>
ST_2 : Operation 58 [1/1] (1.09ns)   --->   "%round_1 = add i5 2, %round" [fips202.c:129]   --->   Operation 58 'add' 'round_1' <Predicate = (tmp)> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%newret = insertvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } undef, i64 %state_0_write_assig, 0" [fips202.c:85]   --->   Operation 59 'insertvalue' 'newret' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%newret2 = insertvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %newret, i64 %state_1_write_assig, 1" [fips202.c:85]   --->   Operation 60 'insertvalue' 'newret2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%newret4 = insertvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %newret2, i64 %state_2_write_assig, 2" [fips202.c:85]   --->   Operation 61 'insertvalue' 'newret4' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%newret6 = insertvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %newret4, i64 %state_3_write_assig, 3" [fips202.c:85]   --->   Operation 62 'insertvalue' 'newret6' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%newret8 = insertvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %newret6, i64 %state_4_write_assig, 4" [fips202.c:85]   --->   Operation 63 'insertvalue' 'newret8' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%newret10 = insertvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %newret8, i64 %state_5_write_assig, 5" [fips202.c:85]   --->   Operation 64 'insertvalue' 'newret10' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%newret12 = insertvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %newret10, i64 %state_6_write_assig, 6" [fips202.c:85]   --->   Operation 65 'insertvalue' 'newret12' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%newret14 = insertvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %newret12, i64 %state_7_write_assig, 7" [fips202.c:85]   --->   Operation 66 'insertvalue' 'newret14' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%newret16 = insertvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %newret14, i64 %state_8_write_assig, 8" [fips202.c:85]   --->   Operation 67 'insertvalue' 'newret16' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%newret17 = insertvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %newret16, i64 %state_9_write_assig, 9" [fips202.c:85]   --->   Operation 68 'insertvalue' 'newret17' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%newret18 = insertvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %newret17, i64 %state_10_write_assi, 10" [fips202.c:85]   --->   Operation 69 'insertvalue' 'newret18' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%newret19 = insertvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %newret18, i64 %state_11_write_assi, 11" [fips202.c:85]   --->   Operation 70 'insertvalue' 'newret19' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%newret20 = insertvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %newret19, i64 %state_12_write_assi, 12" [fips202.c:85]   --->   Operation 71 'insertvalue' 'newret20' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%newret21 = insertvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %newret20, i64 %state_13_write_assi, 13" [fips202.c:85]   --->   Operation 72 'insertvalue' 'newret21' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%newret22 = insertvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %newret21, i64 %state_14_write_assi, 14" [fips202.c:85]   --->   Operation 73 'insertvalue' 'newret22' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%newret23 = insertvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %newret22, i64 %state_15_write_assi, 15" [fips202.c:85]   --->   Operation 74 'insertvalue' 'newret23' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%newret24 = insertvalue { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %newret23, i64 %state_16_write_assi, 16" [fips202.c:85]   --->   Operation 75 'insertvalue' 'newret24' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "ret { i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64 } %newret24" [fips202.c:85]   --->   Operation 76 'ret' <Predicate = (!tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.99>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([32 x i8]* @p_str4) nounwind" [fips202.c:130]   --->   Operation 77 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node BCa)   --->   "%tmp3 = xor i64 %state_10_write_assi, %state_5_write_assig" [fips202.c:132]   --->   Operation 78 'xor' 'tmp3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node BCa)   --->   "%tmp5 = xor i64 %state_15_write_assi, %state_0_write_assig" [fips202.c:132]   --->   Operation 79 'xor' 'tmp5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node BCa)   --->   "%tmp4 = xor i64 %tmp5, %state_20_write_assi" [fips202.c:132]   --->   Operation 80 'xor' 'tmp4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.54ns) (out node of the LUT)   --->   "%BCa = xor i64 %tmp4, %tmp3" [fips202.c:132]   --->   Operation 81 'xor' 'BCa' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node BCe)   --->   "%tmp8 = xor i64 %state_11_write_assi, %state_6_write_assig" [fips202.c:133]   --->   Operation 82 'xor' 'tmp8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node BCe)   --->   "%tmp1 = xor i64 %state_16_write_assi, %state_1_write_assig" [fips202.c:133]   --->   Operation 83 'xor' 'tmp1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node BCe)   --->   "%tmp9 = xor i64 %tmp1, %state_21_write_assi" [fips202.c:133]   --->   Operation 84 'xor' 'tmp9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.54ns) (out node of the LUT)   --->   "%BCe = xor i64 %tmp9, %tmp8" [fips202.c:133]   --->   Operation 85 'xor' 'BCe' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node BCi)   --->   "%tmp2 = xor i64 %state_12_write_assi, %state_7_write_assig" [fips202.c:134]   --->   Operation 86 'xor' 'tmp2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node BCi)   --->   "%tmp6 = xor i64 %state_17_write_assi, %state_2_write_assig" [fips202.c:134]   --->   Operation 87 'xor' 'tmp6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node BCi)   --->   "%tmp7 = xor i64 %tmp6, %state_22_write_assi" [fips202.c:134]   --->   Operation 88 'xor' 'tmp7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.54ns) (out node of the LUT)   --->   "%BCi = xor i64 %tmp7, %tmp2" [fips202.c:134]   --->   Operation 89 'xor' 'BCi' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node BCo)   --->   "%tmp10 = xor i64 %state_13_write_assi, %state_8_write_assig" [fips202.c:135]   --->   Operation 90 'xor' 'tmp10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node BCo)   --->   "%tmp11 = xor i64 %state_18_write_assi, %state_3_write_assig" [fips202.c:135]   --->   Operation 91 'xor' 'tmp11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node BCo)   --->   "%tmp12 = xor i64 %tmp11, %state_23_write_assi" [fips202.c:135]   --->   Operation 92 'xor' 'tmp12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.54ns) (out node of the LUT)   --->   "%BCo = xor i64 %tmp12, %tmp10" [fips202.c:135]   --->   Operation 93 'xor' 'BCo' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node BCu)   --->   "%tmp13 = xor i64 %state_9_write_assig, %state_4_write_assig" [fips202.c:136]   --->   Operation 94 'xor' 'tmp13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node BCu)   --->   "%tmp14 = xor i64 %state_14_write_assi, %state_24_write_assi" [fips202.c:136]   --->   Operation 95 'xor' 'tmp14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node BCu)   --->   "%tmp15 = xor i64 %tmp14, %state_19_write_assi" [fips202.c:136]   --->   Operation 96 'xor' 'tmp15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.54ns) (out node of the LUT)   --->   "%BCu = xor i64 %tmp15, %tmp13" [fips202.c:136]   --->   Operation 97 'xor' 'BCu' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_17 = trunc i64 %BCe to i63" [fips202.c:133]   --->   Operation 98 'trunc' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %BCe, i32 63)" [fips202.c:139]   --->   Operation 99 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_2 = call i64 @_ssdm_op_BitConcatenate.i64.i63.i1(i63 %tmp_17, i1 %tmp_19)" [fips202.c:139]   --->   Operation 100 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.54ns)   --->   "%Da = xor i64 %BCu, %tmp_2" [fips202.c:139]   --->   Operation 101 'xor' 'Da' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_21 = trunc i64 %BCi to i63" [fips202.c:134]   --->   Operation 102 'trunc' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_34 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %BCi, i32 63)" [fips202.c:140]   --->   Operation 103 'bitselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_5 = call i64 @_ssdm_op_BitConcatenate.i64.i63.i1(i63 %tmp_21, i1 %tmp_34)" [fips202.c:140]   --->   Operation 104 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.54ns)   --->   "%De = xor i64 %BCa, %tmp_5" [fips202.c:140]   --->   Operation 105 'xor' 'De' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_36 = trunc i64 %BCo to i63" [fips202.c:135]   --->   Operation 106 'trunc' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_38 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %BCo, i32 63)" [fips202.c:141]   --->   Operation 107 'bitselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_8 = call i64 @_ssdm_op_BitConcatenate.i64.i63.i1(i63 %tmp_36, i1 %tmp_38)" [fips202.c:141]   --->   Operation 108 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.54ns)   --->   "%Di = xor i64 %BCe, %tmp_8" [fips202.c:141]   --->   Operation 109 'xor' 'Di' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_40 = trunc i64 %BCu to i63" [fips202.c:136]   --->   Operation 110 'trunc' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_42 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %BCu, i32 63)" [fips202.c:142]   --->   Operation 111 'bitselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_3 = call i64 @_ssdm_op_BitConcatenate.i64.i63.i1(i63 %tmp_40, i1 %tmp_42)" [fips202.c:142]   --->   Operation 112 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.54ns)   --->   "%Do = xor i64 %tmp_3, %BCi" [fips202.c:142]   --->   Operation 113 'xor' 'Do' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_48 = trunc i64 %BCa to i63" [fips202.c:132]   --->   Operation 114 'trunc' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_54 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %BCa, i32 63)" [fips202.c:143]   --->   Operation 115 'bitselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_9 = call i64 @_ssdm_op_BitConcatenate.i64.i63.i1(i63 %tmp_48, i1 %tmp_54)" [fips202.c:143]   --->   Operation 116 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.54ns)   --->   "%Du = xor i64 %tmp_9, %BCo" [fips202.c:143]   --->   Operation 117 'xor' 'Du' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.54ns)   --->   "%Aba_2 = xor i64 %Da, %state_0_write_assig" [fips202.c:145]   --->   Operation 118 'xor' 'Aba_2' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (0.54ns)   --->   "%Age = xor i64 %De, %state_6_write_assig" [fips202.c:147]   --->   Operation 119 'xor' 'Age' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_56 = trunc i64 %Age to i20" [fips202.c:147]   --->   Operation 120 'trunc' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_s = call i44 @_ssdm_op_PartSelect.i44.i64.i32.i32(i64 %Age, i32 20, i32 63)" [fips202.c:148]   --->   Operation 121 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%BCe_1 = call i64 @_ssdm_op_BitConcatenate.i64.i20.i44(i20 %tmp_56, i44 %tmp_s)" [fips202.c:148]   --->   Operation 122 'bitconcatenate' 'BCe_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.54ns)   --->   "%Aki = xor i64 %Di, %state_12_write_assi" [fips202.c:149]   --->   Operation 123 'xor' 'Aki' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_58 = trunc i64 %Aki to i21" [fips202.c:149]   --->   Operation 124 'trunc' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_1 = call i43 @_ssdm_op_PartSelect.i43.i64.i32.i32(i64 %Aki, i32 21, i32 63)" [fips202.c:150]   --->   Operation 125 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%BCi_1 = call i64 @_ssdm_op_BitConcatenate.i64.i21.i43(i21 %tmp_58, i43 %tmp_1)" [fips202.c:150]   --->   Operation 126 'bitconcatenate' 'BCi_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.54ns)   --->   "%Amo = xor i64 %Do, %state_18_write_assi" [fips202.c:151]   --->   Operation 127 'xor' 'Amo' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_60 = trunc i64 %Amo to i43" [fips202.c:151]   --->   Operation 128 'trunc' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_4 = call i21 @_ssdm_op_PartSelect.i21.i64.i32.i32(i64 %Amo, i32 43, i32 63)" [fips202.c:152]   --->   Operation 129 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%BCo_1 = call i64 @_ssdm_op_BitConcatenate.i64.i43.i21(i43 %tmp_60, i21 %tmp_4)" [fips202.c:152]   --->   Operation 130 'bitconcatenate' 'BCo_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.54ns)   --->   "%Asu = xor i64 %Du, %state_24_write_assi" [fips202.c:153]   --->   Operation 131 'xor' 'Asu' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_62 = trunc i64 %Asu to i50" [fips202.c:153]   --->   Operation 132 'trunc' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_6 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %Asu, i32 50, i32 63)" [fips202.c:154]   --->   Operation 133 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%BCu_1 = call i64 @_ssdm_op_BitConcatenate.i64.i50.i14(i50 %tmp_62, i14 %tmp_6)" [fips202.c:154]   --->   Operation 134 'bitconcatenate' 'BCu_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node Eba)   --->   "%tmp_7 = xor i64 %BCe_1, -1" [fips202.c:155]   --->   Operation 135 'xor' 'tmp_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node Eba)   --->   "%tmp_10 = and i64 %BCi_1, %tmp_7" [fips202.c:155]   --->   Operation 136 'and' 'tmp_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 137 [1/2] (2.26ns)   --->   "%KeccakF_RoundConstan_2 = load i64* %KeccakF_RoundConstan_1, align 16" [fips202.c:156]   --->   Operation 137 'load' 'KeccakF_RoundConstan_2' <Predicate = true> <Delay = 2.26> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 24> <ROM>
ST_3 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node Eba)   --->   "%tmp16 = xor i64 %tmp_10, %Aba_2" [fips202.c:156]   --->   Operation 138 'xor' 'tmp16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 139 [1/1] (0.54ns) (out node of the LUT)   --->   "%Eba = xor i64 %tmp16, %KeccakF_RoundConstan_2" [fips202.c:156]   --->   Operation 139 'xor' 'Eba' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node Ebe)   --->   "%tmp_12 = xor i64 %BCi_1, -1" [fips202.c:157]   --->   Operation 140 'xor' 'tmp_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node Ebe)   --->   "%tmp_13 = and i64 %BCo_1, %tmp_12" [fips202.c:157]   --->   Operation 141 'and' 'tmp_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 142 [1/1] (0.54ns) (out node of the LUT)   --->   "%Ebe = xor i64 %tmp_13, %BCe_1" [fips202.c:157]   --->   Operation 142 'xor' 'Ebe' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node Ebi)   --->   "%tmp_14 = xor i64 %BCo_1, -1" [fips202.c:158]   --->   Operation 143 'xor' 'tmp_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node Ebi)   --->   "%tmp_15 = and i64 %BCu_1, %tmp_14" [fips202.c:158]   --->   Operation 144 'and' 'tmp_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 145 [1/1] (0.54ns) (out node of the LUT)   --->   "%Ebi = xor i64 %tmp_15, %BCi_1" [fips202.c:158]   --->   Operation 145 'xor' 'Ebi' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node Ebo)   --->   "%tmp_16 = xor i64 %BCu_1, -1" [fips202.c:159]   --->   Operation 146 'xor' 'tmp_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node Ebo)   --->   "%tmp_18 = and i64 %Aba_2, %tmp_16" [fips202.c:159]   --->   Operation 147 'and' 'tmp_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 148 [1/1] (0.54ns) (out node of the LUT)   --->   "%Ebo = xor i64 %BCo_1, %tmp_18" [fips202.c:159]   --->   Operation 148 'xor' 'Ebo' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node Ebu)   --->   "%tmp_20 = xor i64 %Aba_2, -1" [fips202.c:160]   --->   Operation 149 'xor' 'tmp_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node Ebu)   --->   "%tmp_22 = and i64 %BCe_1, %tmp_20" [fips202.c:160]   --->   Operation 150 'and' 'tmp_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 151 [1/1] (0.54ns) (out node of the LUT)   --->   "%Ebu = xor i64 %BCu_1, %tmp_22" [fips202.c:160]   --->   Operation 151 'xor' 'Ebu' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 152 [1/1] (0.54ns)   --->   "%Abo = xor i64 %Do, %state_3_write_assig" [fips202.c:162]   --->   Operation 152 'xor' 'Abo' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_74 = trunc i64 %Abo to i36" [fips202.c:162]   --->   Operation 153 'trunc' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_23 = call i28 @_ssdm_op_PartSelect.i28.i64.i32.i32(i64 %Abo, i32 36, i32 63)" [fips202.c:163]   --->   Operation 154 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%BCa_2 = call i64 @_ssdm_op_BitConcatenate.i64.i36.i28(i36 %tmp_74, i28 %tmp_23)" [fips202.c:163]   --->   Operation 155 'bitconcatenate' 'BCa_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.54ns)   --->   "%Agu = xor i64 %Du, %state_9_write_assig" [fips202.c:164]   --->   Operation 156 'xor' 'Agu' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_76 = trunc i64 %Agu to i44" [fips202.c:164]   --->   Operation 157 'trunc' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_24 = call i20 @_ssdm_op_PartSelect.i20.i64.i32.i32(i64 %Agu, i32 44, i32 63)" [fips202.c:165]   --->   Operation 158 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%BCe_2 = call i64 @_ssdm_op_BitConcatenate.i64.i44.i20(i44 %tmp_76, i20 %tmp_24)" [fips202.c:165]   --->   Operation 159 'bitconcatenate' 'BCe_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.54ns)   --->   "%Aka = xor i64 %Da, %state_10_write_assi" [fips202.c:166]   --->   Operation 160 'xor' 'Aka' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_78 = trunc i64 %Aka to i61" [fips202.c:166]   --->   Operation 161 'trunc' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_25 = call i3 @_ssdm_op_PartSelect.i3.i64.i32.i32(i64 %Aka, i32 61, i32 63)" [fips202.c:167]   --->   Operation 162 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%BCi_2 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 %tmp_78, i3 %tmp_25)" [fips202.c:167]   --->   Operation 163 'bitconcatenate' 'BCi_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.54ns)   --->   "%Ame = xor i64 %De, %state_16_write_assi" [fips202.c:168]   --->   Operation 164 'xor' 'Ame' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_80 = trunc i64 %Ame to i19" [fips202.c:168]   --->   Operation 165 'trunc' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_26 = call i45 @_ssdm_op_PartSelect.i45.i64.i32.i32(i64 %Ame, i32 19, i32 63)" [fips202.c:169]   --->   Operation 166 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%BCo_2 = call i64 @_ssdm_op_BitConcatenate.i64.i19.i45(i19 %tmp_80, i45 %tmp_26)" [fips202.c:169]   --->   Operation 167 'bitconcatenate' 'BCo_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.54ns)   --->   "%Asi = xor i64 %Di, %state_22_write_assi" [fips202.c:170]   --->   Operation 168 'xor' 'Asi' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_82 = trunc i64 %Asi to i3" [fips202.c:170]   --->   Operation 169 'trunc' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_27 = call i61 @_ssdm_op_PartSelect.i61.i64.i32.i32(i64 %Asi, i32 3, i32 63)" [fips202.c:171]   --->   Operation 170 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%BCu_2 = call i64 @_ssdm_op_BitConcatenate.i64.i3.i61(i3 %tmp_82, i61 %tmp_27)" [fips202.c:171]   --->   Operation 171 'bitconcatenate' 'BCu_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node Ega)   --->   "%tmp_28 = xor i64 %BCe_2, -1" [fips202.c:172]   --->   Operation 172 'xor' 'tmp_28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node Ega)   --->   "%tmp_29 = and i64 %BCi_2, %tmp_28" [fips202.c:172]   --->   Operation 173 'and' 'tmp_29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 174 [1/1] (0.54ns) (out node of the LUT)   --->   "%Ega = xor i64 %BCa_2, %tmp_29" [fips202.c:172]   --->   Operation 174 'xor' 'Ega' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node Ege)   --->   "%tmp_30 = xor i64 %BCi_2, -1" [fips202.c:173]   --->   Operation 175 'xor' 'tmp_30' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node Ege)   --->   "%tmp_31 = and i64 %BCo_2, %tmp_30" [fips202.c:173]   --->   Operation 176 'and' 'tmp_31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 177 [1/1] (0.54ns) (out node of the LUT)   --->   "%Ege = xor i64 %tmp_31, %BCe_2" [fips202.c:173]   --->   Operation 177 'xor' 'Ege' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node Egi)   --->   "%tmp_32 = xor i64 %BCo_2, -1" [fips202.c:174]   --->   Operation 178 'xor' 'tmp_32' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node Egi)   --->   "%tmp_33 = and i64 %BCu_2, %tmp_32" [fips202.c:174]   --->   Operation 179 'and' 'tmp_33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 180 [1/1] (0.54ns) (out node of the LUT)   --->   "%Egi = xor i64 %BCi_2, %tmp_33" [fips202.c:174]   --->   Operation 180 'xor' 'Egi' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node Ego)   --->   "%tmp_35 = xor i64 %BCu_2, -1" [fips202.c:175]   --->   Operation 181 'xor' 'tmp_35' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node Ego)   --->   "%tmp_37 = and i64 %BCa_2, %tmp_35" [fips202.c:175]   --->   Operation 182 'and' 'tmp_37' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 183 [1/1] (0.54ns) (out node of the LUT)   --->   "%Ego = xor i64 %tmp_37, %BCo_2" [fips202.c:175]   --->   Operation 183 'xor' 'Ego' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node Egu)   --->   "%tmp_39 = xor i64 %BCa_2, -1" [fips202.c:176]   --->   Operation 184 'xor' 'tmp_39' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node Egu)   --->   "%tmp_41 = and i64 %BCe_2, %tmp_39" [fips202.c:176]   --->   Operation 185 'and' 'tmp_41' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 186 [1/1] (0.54ns) (out node of the LUT)   --->   "%Egu = xor i64 %tmp_41, %BCu_2" [fips202.c:176]   --->   Operation 186 'xor' 'Egu' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 187 [1/1] (0.54ns)   --->   "%Abe = xor i64 %De, %state_1_write_assig" [fips202.c:178]   --->   Operation 187 'xor' 'Abe' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_94 = trunc i64 %Abe to i63" [fips202.c:178]   --->   Operation 188 'trunc' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_96 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %Abe, i32 63)" [fips202.c:179]   --->   Operation 189 'bitselect' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%BCa_3 = call i64 @_ssdm_op_BitConcatenate.i64.i63.i1(i63 %tmp_94, i1 %tmp_96)" [fips202.c:179]   --->   Operation 190 'bitconcatenate' 'BCa_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (0.54ns)   --->   "%Agi = xor i64 %Di, %state_7_write_assig" [fips202.c:180]   --->   Operation 191 'xor' 'Agi' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_98 = trunc i64 %Agi to i58" [fips202.c:180]   --->   Operation 192 'trunc' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_43 = call i6 @_ssdm_op_PartSelect.i6.i64.i32.i32(i64 %Agi, i32 58, i32 63)" [fips202.c:181]   --->   Operation 193 'partselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%BCe_3 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 %tmp_98, i6 %tmp_43)" [fips202.c:181]   --->   Operation 194 'bitconcatenate' 'BCe_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (0.54ns)   --->   "%Ako = xor i64 %Do, %state_13_write_assi" [fips202.c:182]   --->   Operation 195 'xor' 'Ako' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_100 = trunc i64 %Ako to i39" [fips202.c:182]   --->   Operation 196 'trunc' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_44 = call i25 @_ssdm_op_PartSelect.i25.i64.i32.i32(i64 %Ako, i32 39, i32 63)" [fips202.c:183]   --->   Operation 197 'partselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 198 [1/1] (0.00ns)   --->   "%BCi_3 = call i64 @_ssdm_op_BitConcatenate.i64.i39.i25(i39 %tmp_100, i25 %tmp_44)" [fips202.c:183]   --->   Operation 198 'bitconcatenate' 'BCi_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 199 [1/1] (0.54ns)   --->   "%Amu = xor i64 %Du, %state_19_write_assi" [fips202.c:184]   --->   Operation 199 'xor' 'Amu' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_102 = trunc i64 %Amu to i56" [fips202.c:184]   --->   Operation 200 'trunc' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_45 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %Amu, i32 56, i32 63)" [fips202.c:185]   --->   Operation 201 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 202 [1/1] (0.00ns)   --->   "%BCo_3 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 %tmp_102, i8 %tmp_45)" [fips202.c:185]   --->   Operation 202 'bitconcatenate' 'BCo_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 203 [1/1] (0.54ns)   --->   "%Asa = xor i64 %Da, %state_20_write_assi" [fips202.c:186]   --->   Operation 203 'xor' 'Asa' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_108 = trunc i64 %Asa to i46" [fips202.c:186]   --->   Operation 204 'trunc' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_46 = call i18 @_ssdm_op_PartSelect.i18.i64.i32.i32(i64 %Asa, i32 46, i32 63)" [fips202.c:187]   --->   Operation 205 'partselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%BCu_3 = call i64 @_ssdm_op_BitConcatenate.i64.i46.i18(i46 %tmp_108, i18 %tmp_46)" [fips202.c:187]   --->   Operation 206 'bitconcatenate' 'BCu_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node Eka)   --->   "%tmp_47 = xor i64 %BCe_3, -1" [fips202.c:188]   --->   Operation 207 'xor' 'tmp_47' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node Eka)   --->   "%tmp_49 = and i64 %BCi_3, %tmp_47" [fips202.c:188]   --->   Operation 208 'and' 'tmp_49' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 209 [1/1] (0.54ns) (out node of the LUT)   --->   "%Eka = xor i64 %tmp_49, %BCa_3" [fips202.c:188]   --->   Operation 209 'xor' 'Eka' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node Eke)   --->   "%tmp_50 = xor i64 %BCi_3, -1" [fips202.c:189]   --->   Operation 210 'xor' 'tmp_50' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node Eke)   --->   "%tmp_51 = and i64 %BCo_3, %tmp_50" [fips202.c:189]   --->   Operation 211 'and' 'tmp_51' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 212 [1/1] (0.54ns) (out node of the LUT)   --->   "%Eke = xor i64 %tmp_51, %BCe_3" [fips202.c:189]   --->   Operation 212 'xor' 'Eke' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node Eki)   --->   "%tmp_52 = xor i64 %BCo_3, -1" [fips202.c:190]   --->   Operation 213 'xor' 'tmp_52' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node Eki)   --->   "%tmp_53 = and i64 %BCu_3, %tmp_52" [fips202.c:190]   --->   Operation 214 'and' 'tmp_53' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 215 [1/1] (0.54ns) (out node of the LUT)   --->   "%Eki = xor i64 %BCi_3, %tmp_53" [fips202.c:190]   --->   Operation 215 'xor' 'Eki' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node Eko)   --->   "%tmp_55 = xor i64 %BCu_3, -1" [fips202.c:191]   --->   Operation 216 'xor' 'tmp_55' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node Eko)   --->   "%tmp_57 = and i64 %BCa_3, %tmp_55" [fips202.c:191]   --->   Operation 217 'and' 'tmp_57' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 218 [1/1] (0.54ns) (out node of the LUT)   --->   "%Eko = xor i64 %tmp_57, %BCo_3" [fips202.c:191]   --->   Operation 218 'xor' 'Eko' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node Eku)   --->   "%tmp_59 = xor i64 %BCa_3, -1" [fips202.c:192]   --->   Operation 219 'xor' 'tmp_59' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node Eku)   --->   "%tmp_61 = and i64 %BCe_3, %tmp_59" [fips202.c:192]   --->   Operation 220 'and' 'tmp_61' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 221 [1/1] (0.54ns) (out node of the LUT)   --->   "%Eku = xor i64 %BCu_3, %tmp_61" [fips202.c:192]   --->   Operation 221 'xor' 'Eku' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 222 [1/1] (0.54ns)   --->   "%Abu = xor i64 %Du, %state_4_write_assig" [fips202.c:194]   --->   Operation 222 'xor' 'Abu' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_110 = trunc i64 %Abu to i37" [fips202.c:194]   --->   Operation 223 'trunc' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_63 = call i27 @_ssdm_op_PartSelect.i27.i64.i32.i32(i64 %Abu, i32 37, i32 63)" [fips202.c:195]   --->   Operation 224 'partselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 225 [1/1] (0.00ns)   --->   "%BCa_4 = call i64 @_ssdm_op_BitConcatenate.i64.i37.i27(i37 %tmp_110, i27 %tmp_63)" [fips202.c:195]   --->   Operation 225 'bitconcatenate' 'BCa_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 226 [1/1] (0.54ns)   --->   "%Aga = xor i64 %Da, %state_5_write_assig" [fips202.c:196]   --->   Operation 226 'xor' 'Aga' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_112 = trunc i64 %Aga to i28" [fips202.c:196]   --->   Operation 227 'trunc' 'tmp_112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_64 = call i36 @_ssdm_op_PartSelect.i36.i64.i32.i32(i64 %Aga, i32 28, i32 63)" [fips202.c:197]   --->   Operation 228 'partselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 229 [1/1] (0.00ns)   --->   "%BCe_4 = call i64 @_ssdm_op_BitConcatenate.i64.i28.i36(i28 %tmp_112, i36 %tmp_64)" [fips202.c:197]   --->   Operation 229 'bitconcatenate' 'BCe_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 230 [1/1] (0.54ns)   --->   "%Ake = xor i64 %De, %state_11_write_assi" [fips202.c:198]   --->   Operation 230 'xor' 'Ake' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_114 = trunc i64 %Ake to i54" [fips202.c:198]   --->   Operation 231 'trunc' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 232 [1/1] (0.00ns)   --->   "%tmp_65 = call i10 @_ssdm_op_PartSelect.i10.i64.i32.i32(i64 %Ake, i32 54, i32 63)" [fips202.c:199]   --->   Operation 232 'partselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 233 [1/1] (0.00ns)   --->   "%BCi_4 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 %tmp_114, i10 %tmp_65)" [fips202.c:199]   --->   Operation 233 'bitconcatenate' 'BCi_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 234 [1/1] (0.54ns)   --->   "%Ami = xor i64 %Di, %state_17_write_assi" [fips202.c:200]   --->   Operation 234 'xor' 'Ami' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_115 = trunc i64 %Ami to i49" [fips202.c:200]   --->   Operation 235 'trunc' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_66 = call i15 @_ssdm_op_PartSelect.i15.i64.i32.i32(i64 %Ami, i32 49, i32 63)" [fips202.c:201]   --->   Operation 236 'partselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 237 [1/1] (0.00ns)   --->   "%BCo_4 = call i64 @_ssdm_op_BitConcatenate.i64.i49.i15(i49 %tmp_115, i15 %tmp_66)" [fips202.c:201]   --->   Operation 237 'bitconcatenate' 'BCo_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 238 [1/1] (0.54ns)   --->   "%Aso = xor i64 %Do, %state_23_write_assi" [fips202.c:202]   --->   Operation 238 'xor' 'Aso' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_117 = trunc i64 %Aso to i8" [fips202.c:202]   --->   Operation 239 'trunc' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_67 = call i56 @_ssdm_op_PartSelect.i56.i64.i32.i32(i64 %Aso, i32 8, i32 63)" [fips202.c:203]   --->   Operation 240 'partselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 241 [1/1] (0.00ns)   --->   "%BCu_4 = call i64 @_ssdm_op_BitConcatenate.i64.i8.i56(i8 %tmp_117, i56 %tmp_67)" [fips202.c:203]   --->   Operation 241 'bitconcatenate' 'BCu_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node Ema)   --->   "%tmp_68 = xor i64 %BCe_4, -1" [fips202.c:204]   --->   Operation 242 'xor' 'tmp_68' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node Ema)   --->   "%tmp_69 = and i64 %BCi_4, %tmp_68" [fips202.c:204]   --->   Operation 243 'and' 'tmp_69' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 244 [1/1] (0.54ns) (out node of the LUT)   --->   "%Ema = xor i64 %tmp_69, %BCa_4" [fips202.c:204]   --->   Operation 244 'xor' 'Ema' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node Eme)   --->   "%tmp_70 = xor i64 %BCi_4, -1" [fips202.c:205]   --->   Operation 245 'xor' 'tmp_70' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node Eme)   --->   "%tmp_71 = and i64 %BCo_4, %tmp_70" [fips202.c:205]   --->   Operation 246 'and' 'tmp_71' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 247 [1/1] (0.54ns) (out node of the LUT)   --->   "%Eme = xor i64 %BCe_4, %tmp_71" [fips202.c:205]   --->   Operation 247 'xor' 'Eme' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node Emi)   --->   "%tmp_72 = xor i64 %BCo_4, -1" [fips202.c:206]   --->   Operation 248 'xor' 'tmp_72' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node Emi)   --->   "%tmp_73 = and i64 %BCu_4, %tmp_72" [fips202.c:206]   --->   Operation 249 'and' 'tmp_73' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 250 [1/1] (0.54ns) (out node of the LUT)   --->   "%Emi = xor i64 %tmp_73, %BCi_4" [fips202.c:206]   --->   Operation 250 'xor' 'Emi' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node Emo)   --->   "%tmp_75 = xor i64 %BCu_4, -1" [fips202.c:207]   --->   Operation 251 'xor' 'tmp_75' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node Emo)   --->   "%tmp_77 = and i64 %BCa_4, %tmp_75" [fips202.c:207]   --->   Operation 252 'and' 'tmp_77' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 253 [1/1] (0.54ns) (out node of the LUT)   --->   "%Emo = xor i64 %tmp_77, %BCo_4" [fips202.c:207]   --->   Operation 253 'xor' 'Emo' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node Emu)   --->   "%tmp_79 = xor i64 %BCa_4, -1" [fips202.c:208]   --->   Operation 254 'xor' 'tmp_79' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node Emu)   --->   "%tmp_81 = and i64 %BCe_4, %tmp_79" [fips202.c:208]   --->   Operation 255 'and' 'tmp_81' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 256 [1/1] (0.54ns) (out node of the LUT)   --->   "%Emu = xor i64 %BCu_4, %tmp_81" [fips202.c:208]   --->   Operation 256 'xor' 'Emu' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 257 [1/1] (0.54ns)   --->   "%Abi = xor i64 %Di, %state_2_write_assig" [fips202.c:210]   --->   Operation 257 'xor' 'Abi' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_118 = trunc i64 %Abi to i2" [fips202.c:210]   --->   Operation 258 'trunc' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_83 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %Abi, i32 2, i32 63)" [fips202.c:211]   --->   Operation 259 'partselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 260 [1/1] (0.00ns)   --->   "%BCa_5 = call i64 @_ssdm_op_BitConcatenate.i64.i2.i62(i2 %tmp_118, i62 %tmp_83)" [fips202.c:211]   --->   Operation 260 'bitconcatenate' 'BCa_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 261 [1/1] (0.54ns)   --->   "%Ago = xor i64 %Do, %state_8_write_assig" [fips202.c:212]   --->   Operation 261 'xor' 'Ago' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_120 = trunc i64 %Ago to i9" [fips202.c:212]   --->   Operation 262 'trunc' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_84 = call i55 @_ssdm_op_PartSelect.i55.i64.i32.i32(i64 %Ago, i32 9, i32 63)" [fips202.c:213]   --->   Operation 263 'partselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 264 [1/1] (0.00ns)   --->   "%BCe_5 = call i64 @_ssdm_op_BitConcatenate.i64.i9.i55(i9 %tmp_120, i55 %tmp_84)" [fips202.c:213]   --->   Operation 264 'bitconcatenate' 'BCe_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 265 [1/1] (0.54ns)   --->   "%Aku = xor i64 %Du, %state_14_write_assi" [fips202.c:214]   --->   Operation 265 'xor' 'Aku' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_123 = trunc i64 %Aku to i25" [fips202.c:214]   --->   Operation 266 'trunc' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_85 = call i39 @_ssdm_op_PartSelect.i39.i64.i32.i32(i64 %Aku, i32 25, i32 63)" [fips202.c:215]   --->   Operation 267 'partselect' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 268 [1/1] (0.00ns)   --->   "%BCi_5 = call i64 @_ssdm_op_BitConcatenate.i64.i25.i39(i25 %tmp_123, i39 %tmp_85)" [fips202.c:215]   --->   Operation 268 'bitconcatenate' 'BCi_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 269 [1/1] (0.54ns)   --->   "%Ama = xor i64 %Da, %state_15_write_assi" [fips202.c:216]   --->   Operation 269 'xor' 'Ama' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_126 = trunc i64 %Ama to i23" [fips202.c:216]   --->   Operation 270 'trunc' 'tmp_126' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_86 = call i41 @_ssdm_op_PartSelect.i41.i64.i32.i32(i64 %Ama, i32 23, i32 63)" [fips202.c:217]   --->   Operation 271 'partselect' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 272 [1/1] (0.00ns)   --->   "%BCo_5 = call i64 @_ssdm_op_BitConcatenate.i64.i23.i41(i23 %tmp_126, i41 %tmp_86)" [fips202.c:217]   --->   Operation 272 'bitconcatenate' 'BCo_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 273 [1/1] (0.54ns)   --->   "%Ase = xor i64 %De, %state_21_write_assi" [fips202.c:218]   --->   Operation 273 'xor' 'Ase' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_129 = trunc i64 %Ase to i62" [fips202.c:218]   --->   Operation 274 'trunc' 'tmp_129' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_87 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %Ase, i32 62, i32 63)" [fips202.c:219]   --->   Operation 275 'partselect' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 276 [1/1] (0.00ns)   --->   "%BCu_5 = call i64 @_ssdm_op_BitConcatenate.i64.i62.i2(i62 %tmp_129, i2 %tmp_87)" [fips202.c:219]   --->   Operation 276 'bitconcatenate' 'BCu_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node Esa)   --->   "%tmp_88 = xor i64 %BCe_5, -1" [fips202.c:220]   --->   Operation 277 'xor' 'tmp_88' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node Esa)   --->   "%tmp_89 = and i64 %BCi_5, %tmp_88" [fips202.c:220]   --->   Operation 278 'and' 'tmp_89' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 279 [1/1] (0.54ns) (out node of the LUT)   --->   "%Esa = xor i64 %tmp_89, %BCa_5" [fips202.c:220]   --->   Operation 279 'xor' 'Esa' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node Ese)   --->   "%tmp_90 = xor i64 %BCi_5, -1" [fips202.c:221]   --->   Operation 280 'xor' 'tmp_90' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node Ese)   --->   "%tmp_91 = and i64 %BCo_5, %tmp_90" [fips202.c:221]   --->   Operation 281 'and' 'tmp_91' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 282 [1/1] (0.54ns) (out node of the LUT)   --->   "%Ese = xor i64 %BCe_5, %tmp_91" [fips202.c:221]   --->   Operation 282 'xor' 'Ese' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node Esi)   --->   "%tmp_92 = xor i64 %BCo_5, -1" [fips202.c:222]   --->   Operation 283 'xor' 'tmp_92' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node Esi)   --->   "%tmp_93 = and i64 %BCu_5, %tmp_92" [fips202.c:222]   --->   Operation 284 'and' 'tmp_93' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 285 [1/1] (0.54ns) (out node of the LUT)   --->   "%Esi = xor i64 %tmp_93, %BCi_5" [fips202.c:222]   --->   Operation 285 'xor' 'Esi' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node Eso)   --->   "%tmp_95 = xor i64 %BCu_5, -1" [fips202.c:223]   --->   Operation 286 'xor' 'tmp_95' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node Eso)   --->   "%tmp_97 = and i64 %BCa_5, %tmp_95" [fips202.c:223]   --->   Operation 287 'and' 'tmp_97' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 288 [1/1] (0.54ns) (out node of the LUT)   --->   "%Eso = xor i64 %BCo_5, %tmp_97" [fips202.c:223]   --->   Operation 288 'xor' 'Eso' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node Esu)   --->   "%tmp_99 = xor i64 %BCa_5, -1" [fips202.c:224]   --->   Operation 289 'xor' 'tmp_99' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node Esu)   --->   "%tmp_101 = and i64 %BCe_5, %tmp_99" [fips202.c:224]   --->   Operation 290 'and' 'tmp_101' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 291 [1/1] (0.54ns) (out node of the LUT)   --->   "%Esu = xor i64 %tmp_101, %BCu_5" [fips202.c:224]   --->   Operation 291 'xor' 'Esu' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node BCa_6)   --->   "%tmp17 = xor i64 %Esa, %Eka" [fips202.c:227]   --->   Operation 292 'xor' 'tmp17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node BCa_6)   --->   "%tmp18 = xor i64 %Ega, %Eba" [fips202.c:227]   --->   Operation 293 'xor' 'tmp18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node BCa_6)   --->   "%tmp19 = xor i64 %tmp18, %Ema" [fips202.c:227]   --->   Operation 294 'xor' 'tmp19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 295 [1/1] (0.54ns) (out node of the LUT)   --->   "%BCa_6 = xor i64 %tmp19, %tmp17" [fips202.c:227]   --->   Operation 295 'xor' 'BCa_6' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node BCe_6)   --->   "%tmp20 = xor i64 %Ese, %Eke" [fips202.c:228]   --->   Operation 296 'xor' 'tmp20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node BCe_6)   --->   "%tmp21 = xor i64 %Ege, %Ebe" [fips202.c:228]   --->   Operation 297 'xor' 'tmp21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node BCe_6)   --->   "%tmp22 = xor i64 %tmp21, %Eme" [fips202.c:228]   --->   Operation 298 'xor' 'tmp22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 299 [1/1] (0.54ns) (out node of the LUT)   --->   "%BCe_6 = xor i64 %tmp22, %tmp20" [fips202.c:228]   --->   Operation 299 'xor' 'BCe_6' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node BCi_6)   --->   "%tmp23 = xor i64 %Eki, %Emi" [fips202.c:229]   --->   Operation 300 'xor' 'tmp23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node BCi_6)   --->   "%tmp24 = xor i64 %Esi, %Ebi" [fips202.c:229]   --->   Operation 301 'xor' 'tmp24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node BCi_6)   --->   "%tmp25 = xor i64 %tmp24, %Egi" [fips202.c:229]   --->   Operation 302 'xor' 'tmp25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 303 [1/1] (0.54ns) (out node of the LUT)   --->   "%BCi_6 = xor i64 %tmp25, %tmp23" [fips202.c:229]   --->   Operation 303 'xor' 'BCi_6' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node BCo_6)   --->   "%tmp26 = xor i64 %Ebo, %Emo" [fips202.c:230]   --->   Operation 304 'xor' 'tmp26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node BCo_6)   --->   "%tmp27 = xor i64 %Eko, %Ego" [fips202.c:230]   --->   Operation 305 'xor' 'tmp27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node BCo_6)   --->   "%tmp28 = xor i64 %tmp27, %Eso" [fips202.c:230]   --->   Operation 306 'xor' 'tmp28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 307 [1/1] (0.54ns) (out node of the LUT)   --->   "%BCo_6 = xor i64 %tmp28, %tmp26" [fips202.c:230]   --->   Operation 307 'xor' 'BCo_6' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node BCu_6)   --->   "%tmp29 = xor i64 %Emu, %Egu" [fips202.c:231]   --->   Operation 308 'xor' 'tmp29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node BCu_6)   --->   "%tmp30 = xor i64 %Ebu, %Esu" [fips202.c:231]   --->   Operation 309 'xor' 'tmp30' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node BCu_6)   --->   "%tmp31 = xor i64 %tmp30, %Eku" [fips202.c:231]   --->   Operation 310 'xor' 'tmp31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 311 [1/1] (0.54ns) (out node of the LUT)   --->   "%BCu_6 = xor i64 %tmp31, %tmp29" [fips202.c:231]   --->   Operation 311 'xor' 'BCu_6' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_131 = trunc i64 %BCe_6 to i63" [fips202.c:228]   --->   Operation 312 'trunc' 'tmp_131' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_133 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %BCe_6, i32 63)" [fips202.c:234]   --->   Operation 313 'bitselect' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 314 [1/1] (0.00ns)   --->   "%tmp_103 = call i64 @_ssdm_op_BitConcatenate.i64.i63.i1(i63 %tmp_131, i1 %tmp_133)" [fips202.c:234]   --->   Operation 314 'bitconcatenate' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 315 [1/1] (0.54ns)   --->   "%Da_1 = xor i64 %tmp_103, %BCu_6" [fips202.c:234]   --->   Operation 315 'xor' 'Da_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 316 [1/1] (0.00ns)   --->   "%tmp_135 = trunc i64 %BCi_6 to i63" [fips202.c:229]   --->   Operation 316 'trunc' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_149 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %BCi_6, i32 63)" [fips202.c:235]   --->   Operation 317 'bitselect' 'tmp_149' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 318 [1/1] (0.00ns)   --->   "%tmp_104 = call i64 @_ssdm_op_BitConcatenate.i64.i63.i1(i63 %tmp_135, i1 %tmp_149)" [fips202.c:235]   --->   Operation 318 'bitconcatenate' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 319 [1/1] (0.54ns)   --->   "%De_1 = xor i64 %BCa_6, %tmp_104" [fips202.c:235]   --->   Operation 319 'xor' 'De_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_151 = trunc i64 %BCo_6 to i63" [fips202.c:230]   --->   Operation 320 'trunc' 'tmp_151' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 321 [1/1] (0.00ns)   --->   "%tmp_153 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %BCo_6, i32 63)" [fips202.c:236]   --->   Operation 321 'bitselect' 'tmp_153' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 322 [1/1] (0.00ns)   --->   "%tmp_105 = call i64 @_ssdm_op_BitConcatenate.i64.i63.i1(i63 %tmp_151, i1 %tmp_153)" [fips202.c:236]   --->   Operation 322 'bitconcatenate' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 323 [1/1] (0.54ns)   --->   "%Di_1 = xor i64 %tmp_105, %BCe_6" [fips202.c:236]   --->   Operation 323 'xor' 'Di_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 324 [1/1] (0.00ns)   --->   "%tmp_155 = trunc i64 %BCu_6 to i63" [fips202.c:231]   --->   Operation 324 'trunc' 'tmp_155' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 325 [1/1] (0.00ns)   --->   "%tmp_157 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %BCu_6, i32 63)" [fips202.c:237]   --->   Operation 325 'bitselect' 'tmp_157' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 326 [1/1] (0.00ns)   --->   "%tmp_106 = call i64 @_ssdm_op_BitConcatenate.i64.i63.i1(i63 %tmp_155, i1 %tmp_157)" [fips202.c:237]   --->   Operation 326 'bitconcatenate' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 327 [1/1] (0.54ns)   --->   "%Do_1 = xor i64 %tmp_106, %BCi_6" [fips202.c:237]   --->   Operation 327 'xor' 'Do_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 328 [1/1] (0.00ns)   --->   "%tmp_163 = trunc i64 %BCa_6 to i63" [fips202.c:227]   --->   Operation 328 'trunc' 'tmp_163' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 329 [1/1] (0.00ns)   --->   "%tmp_169 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %BCa_6, i32 63)" [fips202.c:238]   --->   Operation 329 'bitselect' 'tmp_169' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 330 [1/1] (0.00ns)   --->   "%tmp_107 = call i64 @_ssdm_op_BitConcatenate.i64.i63.i1(i63 %tmp_163, i1 %tmp_169)" [fips202.c:238]   --->   Operation 330 'bitconcatenate' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 331 [1/1] (0.54ns)   --->   "%Du_1 = xor i64 %tmp_107, %BCo_6" [fips202.c:238]   --->   Operation 331 'xor' 'Du_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 332 [1/1] (0.54ns)   --->   "%Eba_2 = xor i64 %Eba, %Da_1" [fips202.c:240]   --->   Operation 332 'xor' 'Eba_2' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 333 [1/1] (0.54ns)   --->   "%Ege_1 = xor i64 %De_1, %Ege" [fips202.c:242]   --->   Operation 333 'xor' 'Ege_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 334 [1/1] (0.00ns)   --->   "%tmp_171 = trunc i64 %Ege_1 to i20" [fips202.c:242]   --->   Operation 334 'trunc' 'tmp_171' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 335 [1/1] (0.00ns)   --->   "%tmp_109 = call i44 @_ssdm_op_PartSelect.i44.i64.i32.i32(i64 %Ege_1, i32 20, i32 63)" [fips202.c:243]   --->   Operation 335 'partselect' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 336 [1/1] (0.00ns)   --->   "%BCe_7 = call i64 @_ssdm_op_BitConcatenate.i64.i20.i44(i20 %tmp_171, i44 %tmp_109)" [fips202.c:243]   --->   Operation 336 'bitconcatenate' 'BCe_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 337 [1/1] (0.54ns)   --->   "%Eki_1 = xor i64 %Di_1, %Eki" [fips202.c:244]   --->   Operation 337 'xor' 'Eki_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 338 [1/1] (0.00ns)   --->   "%tmp_173 = trunc i64 %Eki_1 to i21" [fips202.c:244]   --->   Operation 338 'trunc' 'tmp_173' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 339 [1/1] (0.00ns)   --->   "%tmp_111 = call i43 @_ssdm_op_PartSelect.i43.i64.i32.i32(i64 %Eki_1, i32 21, i32 63)" [fips202.c:245]   --->   Operation 339 'partselect' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 340 [1/1] (0.00ns)   --->   "%BCi_7 = call i64 @_ssdm_op_BitConcatenate.i64.i21.i43(i21 %tmp_173, i43 %tmp_111)" [fips202.c:245]   --->   Operation 340 'bitconcatenate' 'BCi_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 341 [1/1] (0.54ns)   --->   "%Emo_1 = xor i64 %Do_1, %Emo" [fips202.c:246]   --->   Operation 341 'xor' 'Emo_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 342 [1/1] (0.00ns)   --->   "%tmp_175 = trunc i64 %Emo_1 to i43" [fips202.c:246]   --->   Operation 342 'trunc' 'tmp_175' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 343 [1/1] (0.00ns)   --->   "%tmp_113 = call i21 @_ssdm_op_PartSelect.i21.i64.i32.i32(i64 %Emo_1, i32 43, i32 63)" [fips202.c:247]   --->   Operation 343 'partselect' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 344 [1/1] (0.00ns)   --->   "%BCo_7 = call i64 @_ssdm_op_BitConcatenate.i64.i43.i21(i43 %tmp_175, i21 %tmp_113)" [fips202.c:247]   --->   Operation 344 'bitconcatenate' 'BCo_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 345 [1/1] (0.54ns)   --->   "%Esu_1 = xor i64 %Du_1, %Esu" [fips202.c:248]   --->   Operation 345 'xor' 'Esu_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_177 = trunc i64 %Esu_1 to i50" [fips202.c:248]   --->   Operation 346 'trunc' 'tmp_177' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 347 [1/1] (0.00ns)   --->   "%tmp_116 = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %Esu_1, i32 50, i32 63)" [fips202.c:249]   --->   Operation 347 'partselect' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 348 [1/1] (0.00ns)   --->   "%BCu_7 = call i64 @_ssdm_op_BitConcatenate.i64.i50.i14(i50 %tmp_177, i14 %tmp_116)" [fips202.c:249]   --->   Operation 348 'bitconcatenate' 'BCu_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node Aba)   --->   "%tmp_119 = xor i64 %BCe_7, -1" [fips202.c:250]   --->   Operation 349 'xor' 'tmp_119' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node Aba)   --->   "%tmp_121 = and i64 %BCi_7, %tmp_119" [fips202.c:250]   --->   Operation 350 'and' 'tmp_121' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 351 [1/2] (2.26ns)   --->   "%KeccakF_RoundConstan_4 = load i64* %KeccakF_RoundConstan_3, align 8" [fips202.c:251]   --->   Operation 351 'load' 'KeccakF_RoundConstan_4' <Predicate = true> <Delay = 2.26> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 24> <ROM>
ST_3 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node Aba)   --->   "%tmp32 = xor i64 %Eba_2, %tmp_121" [fips202.c:251]   --->   Operation 352 'xor' 'tmp32' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 353 [1/1] (0.54ns) (out node of the LUT)   --->   "%Aba = xor i64 %tmp32, %KeccakF_RoundConstan_4" [fips202.c:251]   --->   Operation 353 'xor' 'Aba' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node Abe_1)   --->   "%tmp_125 = xor i64 %BCi_7, -1" [fips202.c:252]   --->   Operation 354 'xor' 'tmp_125' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node Abe_1)   --->   "%tmp_127 = and i64 %BCo_7, %tmp_125" [fips202.c:252]   --->   Operation 355 'and' 'tmp_127' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 356 [1/1] (0.54ns) (out node of the LUT)   --->   "%Abe_1 = xor i64 %BCe_7, %tmp_127" [fips202.c:252]   --->   Operation 356 'xor' 'Abe_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node Abi_1)   --->   "%tmp_128 = xor i64 %BCo_7, -1" [fips202.c:253]   --->   Operation 357 'xor' 'tmp_128' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node Abi_1)   --->   "%tmp_130 = and i64 %BCu_7, %tmp_128" [fips202.c:253]   --->   Operation 358 'and' 'tmp_130' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 359 [1/1] (0.54ns) (out node of the LUT)   --->   "%Abi_1 = xor i64 %tmp_130, %BCi_7" [fips202.c:253]   --->   Operation 359 'xor' 'Abi_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node Abo_1)   --->   "%tmp_132 = xor i64 %BCu_7, -1" [fips202.c:254]   --->   Operation 360 'xor' 'tmp_132' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node Abo_1)   --->   "%tmp_134 = and i64 %Eba_2, %tmp_132" [fips202.c:254]   --->   Operation 361 'and' 'tmp_134' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 362 [1/1] (0.54ns) (out node of the LUT)   --->   "%Abo_1 = xor i64 %tmp_134, %BCo_7" [fips202.c:254]   --->   Operation 362 'xor' 'Abo_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node Abu_1)   --->   "%tmp_136 = xor i64 %Eba_2, -1" [fips202.c:255]   --->   Operation 363 'xor' 'tmp_136' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node Abu_1)   --->   "%tmp_137 = and i64 %BCe_7, %tmp_136" [fips202.c:255]   --->   Operation 364 'and' 'tmp_137' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 365 [1/1] (0.54ns) (out node of the LUT)   --->   "%Abu_1 = xor i64 %BCu_7, %tmp_137" [fips202.c:255]   --->   Operation 365 'xor' 'Abu_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 366 [1/1] (0.54ns)   --->   "%Ebo_1 = xor i64 %Do_1, %Ebo" [fips202.c:257]   --->   Operation 366 'xor' 'Ebo_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 367 [1/1] (0.00ns)   --->   "%tmp_189 = trunc i64 %Ebo_1 to i36" [fips202.c:257]   --->   Operation 367 'trunc' 'tmp_189' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 368 [1/1] (0.00ns)   --->   "%tmp_138 = call i28 @_ssdm_op_PartSelect.i28.i64.i32.i32(i64 %Ebo_1, i32 36, i32 63)" [fips202.c:258]   --->   Operation 368 'partselect' 'tmp_138' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 369 [1/1] (0.00ns)   --->   "%BCa_8 = call i64 @_ssdm_op_BitConcatenate.i64.i36.i28(i36 %tmp_189, i28 %tmp_138)" [fips202.c:258]   --->   Operation 369 'bitconcatenate' 'BCa_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 370 [1/1] (0.54ns)   --->   "%Egu_1 = xor i64 %Du_1, %Egu" [fips202.c:259]   --->   Operation 370 'xor' 'Egu_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 371 [1/1] (0.00ns)   --->   "%tmp_191 = trunc i64 %Egu_1 to i44" [fips202.c:259]   --->   Operation 371 'trunc' 'tmp_191' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 372 [1/1] (0.00ns)   --->   "%tmp_139 = call i20 @_ssdm_op_PartSelect.i20.i64.i32.i32(i64 %Egu_1, i32 44, i32 63)" [fips202.c:260]   --->   Operation 372 'partselect' 'tmp_139' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 373 [1/1] (0.00ns)   --->   "%BCe_8 = call i64 @_ssdm_op_BitConcatenate.i64.i44.i20(i44 %tmp_191, i20 %tmp_139)" [fips202.c:260]   --->   Operation 373 'bitconcatenate' 'BCe_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 374 [1/1] (0.54ns)   --->   "%Eka_1 = xor i64 %Da_1, %Eka" [fips202.c:261]   --->   Operation 374 'xor' 'Eka_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 375 [1/1] (0.00ns)   --->   "%tmp_193 = trunc i64 %Eka_1 to i61" [fips202.c:261]   --->   Operation 375 'trunc' 'tmp_193' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 376 [1/1] (0.00ns)   --->   "%tmp_140 = call i3 @_ssdm_op_PartSelect.i3.i64.i32.i32(i64 %Eka_1, i32 61, i32 63)" [fips202.c:262]   --->   Operation 376 'partselect' 'tmp_140' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 377 [1/1] (0.00ns)   --->   "%BCi_8 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 %tmp_193, i3 %tmp_140)" [fips202.c:262]   --->   Operation 377 'bitconcatenate' 'BCi_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 378 [1/1] (0.54ns)   --->   "%Eme_1 = xor i64 %De_1, %Eme" [fips202.c:263]   --->   Operation 378 'xor' 'Eme_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 379 [1/1] (0.00ns)   --->   "%tmp_195 = trunc i64 %Eme_1 to i19" [fips202.c:263]   --->   Operation 379 'trunc' 'tmp_195' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 380 [1/1] (0.00ns)   --->   "%tmp_141 = call i45 @_ssdm_op_PartSelect.i45.i64.i32.i32(i64 %Eme_1, i32 19, i32 63)" [fips202.c:264]   --->   Operation 380 'partselect' 'tmp_141' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 381 [1/1] (0.00ns)   --->   "%BCo_8 = call i64 @_ssdm_op_BitConcatenate.i64.i19.i45(i19 %tmp_195, i45 %tmp_141)" [fips202.c:264]   --->   Operation 381 'bitconcatenate' 'BCo_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 382 [1/1] (0.54ns)   --->   "%Esi_1 = xor i64 %Di_1, %Esi" [fips202.c:265]   --->   Operation 382 'xor' 'Esi_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 383 [1/1] (0.00ns)   --->   "%tmp_197 = trunc i64 %Esi_1 to i3" [fips202.c:265]   --->   Operation 383 'trunc' 'tmp_197' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 384 [1/1] (0.00ns)   --->   "%tmp_142 = call i61 @_ssdm_op_PartSelect.i61.i64.i32.i32(i64 %Esi_1, i32 3, i32 63)" [fips202.c:266]   --->   Operation 384 'partselect' 'tmp_142' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 385 [1/1] (0.00ns)   --->   "%BCu_8 = call i64 @_ssdm_op_BitConcatenate.i64.i3.i61(i3 %tmp_197, i61 %tmp_142)" [fips202.c:266]   --->   Operation 385 'bitconcatenate' 'BCu_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node Aga_1)   --->   "%tmp_143 = xor i64 %BCe_8, -1" [fips202.c:267]   --->   Operation 386 'xor' 'tmp_143' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node Aga_1)   --->   "%tmp_144 = and i64 %BCi_8, %tmp_143" [fips202.c:267]   --->   Operation 387 'and' 'tmp_144' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 388 [1/1] (0.54ns) (out node of the LUT)   --->   "%Aga_1 = xor i64 %tmp_144, %BCa_8" [fips202.c:267]   --->   Operation 388 'xor' 'Aga_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node Age_1)   --->   "%tmp_145 = xor i64 %BCi_8, -1" [fips202.c:268]   --->   Operation 389 'xor' 'tmp_145' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node Age_1)   --->   "%tmp_146 = and i64 %BCo_8, %tmp_145" [fips202.c:268]   --->   Operation 390 'and' 'tmp_146' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 391 [1/1] (0.54ns) (out node of the LUT)   --->   "%Age_1 = xor i64 %BCe_8, %tmp_146" [fips202.c:268]   --->   Operation 391 'xor' 'Age_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node Agi_1)   --->   "%tmp_147 = xor i64 %BCo_8, -1" [fips202.c:269]   --->   Operation 392 'xor' 'tmp_147' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node Agi_1)   --->   "%tmp_148 = and i64 %BCu_8, %tmp_147" [fips202.c:269]   --->   Operation 393 'and' 'tmp_148' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 394 [1/1] (0.54ns) (out node of the LUT)   --->   "%Agi_1 = xor i64 %tmp_148, %BCi_8" [fips202.c:269]   --->   Operation 394 'xor' 'Agi_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node Ago_1)   --->   "%tmp_150 = xor i64 %BCu_8, -1" [fips202.c:270]   --->   Operation 395 'xor' 'tmp_150' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node Ago_1)   --->   "%tmp_152 = and i64 %BCa_8, %tmp_150" [fips202.c:270]   --->   Operation 396 'and' 'tmp_152' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 397 [1/1] (0.54ns) (out node of the LUT)   --->   "%Ago_1 = xor i64 %BCo_8, %tmp_152" [fips202.c:270]   --->   Operation 397 'xor' 'Ago_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node Agu_1)   --->   "%tmp_154 = xor i64 %BCa_8, -1" [fips202.c:271]   --->   Operation 398 'xor' 'tmp_154' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node Agu_1)   --->   "%tmp_156 = and i64 %BCe_8, %tmp_154" [fips202.c:271]   --->   Operation 399 'and' 'tmp_156' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 400 [1/1] (0.54ns) (out node of the LUT)   --->   "%Agu_1 = xor i64 %tmp_156, %BCu_8" [fips202.c:271]   --->   Operation 400 'xor' 'Agu_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 401 [1/1] (0.54ns)   --->   "%Ebe_1 = xor i64 %De_1, %Ebe" [fips202.c:273]   --->   Operation 401 'xor' 'Ebe_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 402 [1/1] (0.00ns)   --->   "%tmp_209 = trunc i64 %Ebe_1 to i63" [fips202.c:273]   --->   Operation 402 'trunc' 'tmp_209' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 403 [1/1] (0.00ns)   --->   "%tmp_211 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %Ebe_1, i32 63)" [fips202.c:274]   --->   Operation 403 'bitselect' 'tmp_211' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 404 [1/1] (0.00ns)   --->   "%BCa_9 = call i64 @_ssdm_op_BitConcatenate.i64.i63.i1(i63 %tmp_209, i1 %tmp_211)" [fips202.c:274]   --->   Operation 404 'bitconcatenate' 'BCa_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 405 [1/1] (0.54ns)   --->   "%Egi_1 = xor i64 %Di_1, %Egi" [fips202.c:275]   --->   Operation 405 'xor' 'Egi_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 406 [1/1] (0.00ns)   --->   "%tmp_213 = trunc i64 %Egi_1 to i58" [fips202.c:275]   --->   Operation 406 'trunc' 'tmp_213' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 407 [1/1] (0.00ns)   --->   "%tmp_158 = call i6 @_ssdm_op_PartSelect.i6.i64.i32.i32(i64 %Egi_1, i32 58, i32 63)" [fips202.c:276]   --->   Operation 407 'partselect' 'tmp_158' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 408 [1/1] (0.00ns)   --->   "%BCe_9 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 %tmp_213, i6 %tmp_158)" [fips202.c:276]   --->   Operation 408 'bitconcatenate' 'BCe_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 409 [1/1] (0.54ns)   --->   "%Eko_1 = xor i64 %Do_1, %Eko" [fips202.c:277]   --->   Operation 409 'xor' 'Eko_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 410 [1/1] (0.00ns)   --->   "%tmp_215 = trunc i64 %Eko_1 to i39" [fips202.c:277]   --->   Operation 410 'trunc' 'tmp_215' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 411 [1/1] (0.00ns)   --->   "%tmp_159 = call i25 @_ssdm_op_PartSelect.i25.i64.i32.i32(i64 %Eko_1, i32 39, i32 63)" [fips202.c:278]   --->   Operation 411 'partselect' 'tmp_159' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 412 [1/1] (0.00ns)   --->   "%BCi_9 = call i64 @_ssdm_op_BitConcatenate.i64.i39.i25(i39 %tmp_215, i25 %tmp_159)" [fips202.c:278]   --->   Operation 412 'bitconcatenate' 'BCi_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 413 [1/1] (0.54ns)   --->   "%Emu_1 = xor i64 %Du_1, %Emu" [fips202.c:279]   --->   Operation 413 'xor' 'Emu_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 414 [1/1] (0.00ns)   --->   "%tmp_217 = trunc i64 %Emu_1 to i56" [fips202.c:279]   --->   Operation 414 'trunc' 'tmp_217' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 415 [1/1] (0.00ns)   --->   "%tmp_160 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %Emu_1, i32 56, i32 63)" [fips202.c:280]   --->   Operation 415 'partselect' 'tmp_160' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 416 [1/1] (0.00ns)   --->   "%BCo_9 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 %tmp_217, i8 %tmp_160)" [fips202.c:280]   --->   Operation 416 'bitconcatenate' 'BCo_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 417 [1/1] (0.54ns)   --->   "%Esa_1 = xor i64 %Da_1, %Esa" [fips202.c:281]   --->   Operation 417 'xor' 'Esa_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 418 [1/1] (0.00ns)   --->   "%tmp_223 = trunc i64 %Esa_1 to i46" [fips202.c:281]   --->   Operation 418 'trunc' 'tmp_223' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 419 [1/1] (0.00ns)   --->   "%tmp_161 = call i18 @_ssdm_op_PartSelect.i18.i64.i32.i32(i64 %Esa_1, i32 46, i32 63)" [fips202.c:282]   --->   Operation 419 'partselect' 'tmp_161' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 420 [1/1] (0.00ns)   --->   "%BCu_9 = call i64 @_ssdm_op_BitConcatenate.i64.i46.i18(i46 %tmp_223, i18 %tmp_161)" [fips202.c:282]   --->   Operation 420 'bitconcatenate' 'BCu_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node Aka_1)   --->   "%tmp_162 = xor i64 %BCe_9, -1" [fips202.c:283]   --->   Operation 421 'xor' 'tmp_162' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node Aka_1)   --->   "%tmp_164 = and i64 %BCi_9, %tmp_162" [fips202.c:283]   --->   Operation 422 'and' 'tmp_164' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 423 [1/1] (0.54ns) (out node of the LUT)   --->   "%Aka_1 = xor i64 %BCa_9, %tmp_164" [fips202.c:283]   --->   Operation 423 'xor' 'Aka_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node Ake_1)   --->   "%tmp_165 = xor i64 %BCi_9, -1" [fips202.c:284]   --->   Operation 424 'xor' 'tmp_165' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node Ake_1)   --->   "%tmp_166 = and i64 %BCo_9, %tmp_165" [fips202.c:284]   --->   Operation 425 'and' 'tmp_166' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 426 [1/1] (0.54ns) (out node of the LUT)   --->   "%Ake_1 = xor i64 %tmp_166, %BCe_9" [fips202.c:284]   --->   Operation 426 'xor' 'Ake_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node Aki_1)   --->   "%tmp_167 = xor i64 %BCo_9, -1" [fips202.c:285]   --->   Operation 427 'xor' 'tmp_167' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node Aki_1)   --->   "%tmp_168 = and i64 %BCu_9, %tmp_167" [fips202.c:285]   --->   Operation 428 'and' 'tmp_168' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 429 [1/1] (0.54ns) (out node of the LUT)   --->   "%Aki_1 = xor i64 %tmp_168, %BCi_9" [fips202.c:285]   --->   Operation 429 'xor' 'Aki_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node Ako_1)   --->   "%tmp_170 = xor i64 %BCu_9, -1" [fips202.c:286]   --->   Operation 430 'xor' 'tmp_170' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node Ako_1)   --->   "%tmp_172 = and i64 %BCa_9, %tmp_170" [fips202.c:286]   --->   Operation 431 'and' 'tmp_172' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 432 [1/1] (0.54ns) (out node of the LUT)   --->   "%Ako_1 = xor i64 %BCo_9, %tmp_172" [fips202.c:286]   --->   Operation 432 'xor' 'Ako_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node Aku_1)   --->   "%tmp_174 = xor i64 %BCa_9, -1" [fips202.c:287]   --->   Operation 433 'xor' 'tmp_174' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node Aku_1)   --->   "%tmp_176 = and i64 %BCe_9, %tmp_174" [fips202.c:287]   --->   Operation 434 'and' 'tmp_176' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 435 [1/1] (0.54ns) (out node of the LUT)   --->   "%Aku_1 = xor i64 %tmp_176, %BCu_9" [fips202.c:287]   --->   Operation 435 'xor' 'Aku_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 436 [1/1] (0.54ns)   --->   "%Ebu_1 = xor i64 %Du_1, %Ebu" [fips202.c:289]   --->   Operation 436 'xor' 'Ebu_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 437 [1/1] (0.00ns)   --->   "%tmp_224 = trunc i64 %Ebu_1 to i37" [fips202.c:289]   --->   Operation 437 'trunc' 'tmp_224' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 438 [1/1] (0.00ns)   --->   "%tmp_178 = call i27 @_ssdm_op_PartSelect.i27.i64.i32.i32(i64 %Ebu_1, i32 37, i32 63)" [fips202.c:290]   --->   Operation 438 'partselect' 'tmp_178' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 439 [1/1] (0.00ns)   --->   "%BCa_10 = call i64 @_ssdm_op_BitConcatenate.i64.i37.i27(i37 %tmp_224, i27 %tmp_178)" [fips202.c:290]   --->   Operation 439 'bitconcatenate' 'BCa_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 440 [1/1] (0.54ns)   --->   "%Ega_1 = xor i64 %Da_1, %Ega" [fips202.c:291]   --->   Operation 440 'xor' 'Ega_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 441 [1/1] (0.00ns)   --->   "%tmp_225 = trunc i64 %Ega_1 to i28" [fips202.c:291]   --->   Operation 441 'trunc' 'tmp_225' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 442 [1/1] (0.00ns)   --->   "%tmp_179 = call i36 @_ssdm_op_PartSelect.i36.i64.i32.i32(i64 %Ega_1, i32 28, i32 63)" [fips202.c:292]   --->   Operation 442 'partselect' 'tmp_179' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 443 [1/1] (0.00ns)   --->   "%BCe_10 = call i64 @_ssdm_op_BitConcatenate.i64.i28.i36(i28 %tmp_225, i36 %tmp_179)" [fips202.c:292]   --->   Operation 443 'bitconcatenate' 'BCe_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 444 [1/1] (0.54ns)   --->   "%Eke_1 = xor i64 %De_1, %Eke" [fips202.c:293]   --->   Operation 444 'xor' 'Eke_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 445 [1/1] (0.00ns)   --->   "%tmp_226 = trunc i64 %Eke_1 to i54" [fips202.c:293]   --->   Operation 445 'trunc' 'tmp_226' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 446 [1/1] (0.00ns)   --->   "%tmp_180 = call i10 @_ssdm_op_PartSelect.i10.i64.i32.i32(i64 %Eke_1, i32 54, i32 63)" [fips202.c:294]   --->   Operation 446 'partselect' 'tmp_180' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 447 [1/1] (0.00ns)   --->   "%BCi_10 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 %tmp_226, i10 %tmp_180)" [fips202.c:294]   --->   Operation 447 'bitconcatenate' 'BCi_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 448 [1/1] (0.54ns)   --->   "%Emi_1 = xor i64 %Di_1, %Emi" [fips202.c:295]   --->   Operation 448 'xor' 'Emi_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 449 [1/1] (0.00ns)   --->   "%tmp_227 = trunc i64 %Emi_1 to i49" [fips202.c:295]   --->   Operation 449 'trunc' 'tmp_227' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 450 [1/1] (0.00ns)   --->   "%tmp_181 = call i15 @_ssdm_op_PartSelect.i15.i64.i32.i32(i64 %Emi_1, i32 49, i32 63)" [fips202.c:296]   --->   Operation 450 'partselect' 'tmp_181' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 451 [1/1] (0.00ns)   --->   "%BCo_10 = call i64 @_ssdm_op_BitConcatenate.i64.i49.i15(i49 %tmp_227, i15 %tmp_181)" [fips202.c:296]   --->   Operation 451 'bitconcatenate' 'BCo_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 452 [1/1] (0.54ns)   --->   "%Eso_1 = xor i64 %Do_1, %Eso" [fips202.c:297]   --->   Operation 452 'xor' 'Eso_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 453 [1/1] (0.00ns)   --->   "%tmp_228 = trunc i64 %Eso_1 to i8" [fips202.c:297]   --->   Operation 453 'trunc' 'tmp_228' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 454 [1/1] (0.00ns)   --->   "%tmp_182 = call i56 @_ssdm_op_PartSelect.i56.i64.i32.i32(i64 %Eso_1, i32 8, i32 63)" [fips202.c:298]   --->   Operation 454 'partselect' 'tmp_182' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 455 [1/1] (0.00ns)   --->   "%BCu_10 = call i64 @_ssdm_op_BitConcatenate.i64.i8.i56(i8 %tmp_228, i56 %tmp_182)" [fips202.c:298]   --->   Operation 455 'bitconcatenate' 'BCu_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node Ama_1)   --->   "%tmp_183 = xor i64 %BCe_10, -1" [fips202.c:299]   --->   Operation 456 'xor' 'tmp_183' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node Ama_1)   --->   "%tmp_184 = and i64 %BCi_10, %tmp_183" [fips202.c:299]   --->   Operation 457 'and' 'tmp_184' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 458 [1/1] (0.54ns) (out node of the LUT)   --->   "%Ama_1 = xor i64 %BCa_10, %tmp_184" [fips202.c:299]   --->   Operation 458 'xor' 'Ama_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node Ame_1)   --->   "%tmp_185 = xor i64 %BCi_10, -1" [fips202.c:300]   --->   Operation 459 'xor' 'tmp_185' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node Ame_1)   --->   "%tmp_186 = and i64 %BCo_10, %tmp_185" [fips202.c:300]   --->   Operation 460 'and' 'tmp_186' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 461 [1/1] (0.54ns) (out node of the LUT)   --->   "%Ame_1 = xor i64 %tmp_186, %BCe_10" [fips202.c:300]   --->   Operation 461 'xor' 'Ame_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node Ami_1)   --->   "%tmp_187 = xor i64 %BCo_10, -1" [fips202.c:301]   --->   Operation 462 'xor' 'tmp_187' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node Ami_1)   --->   "%tmp_188 = and i64 %BCu_10, %tmp_187" [fips202.c:301]   --->   Operation 463 'and' 'tmp_188' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 464 [1/1] (0.54ns) (out node of the LUT)   --->   "%Ami_1 = xor i64 %BCi_10, %tmp_188" [fips202.c:301]   --->   Operation 464 'xor' 'Ami_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node Amo_1)   --->   "%tmp_190 = xor i64 %BCu_10, -1" [fips202.c:302]   --->   Operation 465 'xor' 'tmp_190' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node Amo_1)   --->   "%tmp_192 = and i64 %BCa_10, %tmp_190" [fips202.c:302]   --->   Operation 466 'and' 'tmp_192' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 467 [1/1] (0.54ns) (out node of the LUT)   --->   "%Amo_1 = xor i64 %tmp_192, %BCo_10" [fips202.c:302]   --->   Operation 467 'xor' 'Amo_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node Amu_1)   --->   "%tmp_194 = xor i64 %BCa_10, -1" [fips202.c:303]   --->   Operation 468 'xor' 'tmp_194' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node Amu_1)   --->   "%tmp_196 = and i64 %BCe_10, %tmp_194" [fips202.c:303]   --->   Operation 469 'and' 'tmp_196' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 470 [1/1] (0.54ns) (out node of the LUT)   --->   "%Amu_1 = xor i64 %tmp_196, %BCu_10" [fips202.c:303]   --->   Operation 470 'xor' 'Amu_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 471 [1/1] (0.54ns)   --->   "%Ebi_1 = xor i64 %Di_1, %Ebi" [fips202.c:305]   --->   Operation 471 'xor' 'Ebi_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 472 [1/1] (0.00ns)   --->   "%tmp_229 = trunc i64 %Ebi_1 to i2" [fips202.c:305]   --->   Operation 472 'trunc' 'tmp_229' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 473 [1/1] (0.00ns)   --->   "%tmp_198 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %Ebi_1, i32 2, i32 63)" [fips202.c:306]   --->   Operation 473 'partselect' 'tmp_198' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 474 [1/1] (0.00ns)   --->   "%BCa_11 = call i64 @_ssdm_op_BitConcatenate.i64.i2.i62(i2 %tmp_229, i62 %tmp_198)" [fips202.c:306]   --->   Operation 474 'bitconcatenate' 'BCa_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 475 [1/1] (0.54ns)   --->   "%Ego_1 = xor i64 %Do_1, %Ego" [fips202.c:307]   --->   Operation 475 'xor' 'Ego_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 476 [1/1] (0.00ns)   --->   "%tmp_230 = trunc i64 %Ego_1 to i9" [fips202.c:307]   --->   Operation 476 'trunc' 'tmp_230' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 477 [1/1] (0.00ns)   --->   "%tmp_199 = call i55 @_ssdm_op_PartSelect.i55.i64.i32.i32(i64 %Ego_1, i32 9, i32 63)" [fips202.c:308]   --->   Operation 477 'partselect' 'tmp_199' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 478 [1/1] (0.00ns)   --->   "%BCe_11 = call i64 @_ssdm_op_BitConcatenate.i64.i9.i55(i9 %tmp_230, i55 %tmp_199)" [fips202.c:308]   --->   Operation 478 'bitconcatenate' 'BCe_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 479 [1/1] (0.54ns)   --->   "%Eku_1 = xor i64 %Du_1, %Eku" [fips202.c:309]   --->   Operation 479 'xor' 'Eku_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 480 [1/1] (0.00ns)   --->   "%tmp_231 = trunc i64 %Eku_1 to i25" [fips202.c:309]   --->   Operation 480 'trunc' 'tmp_231' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 481 [1/1] (0.00ns)   --->   "%tmp_200 = call i39 @_ssdm_op_PartSelect.i39.i64.i32.i32(i64 %Eku_1, i32 25, i32 63)" [fips202.c:310]   --->   Operation 481 'partselect' 'tmp_200' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 482 [1/1] (0.00ns)   --->   "%BCi_11 = call i64 @_ssdm_op_BitConcatenate.i64.i25.i39(i25 %tmp_231, i39 %tmp_200)" [fips202.c:310]   --->   Operation 482 'bitconcatenate' 'BCi_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 483 [1/1] (0.54ns)   --->   "%Ema_1 = xor i64 %Da_1, %Ema" [fips202.c:311]   --->   Operation 483 'xor' 'Ema_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 484 [1/1] (0.00ns)   --->   "%tmp_232 = trunc i64 %Ema_1 to i23" [fips202.c:311]   --->   Operation 484 'trunc' 'tmp_232' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 485 [1/1] (0.00ns)   --->   "%tmp_201 = call i41 @_ssdm_op_PartSelect.i41.i64.i32.i32(i64 %Ema_1, i32 23, i32 63)" [fips202.c:312]   --->   Operation 485 'partselect' 'tmp_201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 486 [1/1] (0.00ns)   --->   "%BCo_11 = call i64 @_ssdm_op_BitConcatenate.i64.i23.i41(i23 %tmp_232, i41 %tmp_201)" [fips202.c:312]   --->   Operation 486 'bitconcatenate' 'BCo_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 487 [1/1] (0.54ns)   --->   "%Ese_1 = xor i64 %De_1, %Ese" [fips202.c:313]   --->   Operation 487 'xor' 'Ese_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 488 [1/1] (0.00ns)   --->   "%tmp_233 = trunc i64 %Ese_1 to i62" [fips202.c:313]   --->   Operation 488 'trunc' 'tmp_233' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 489 [1/1] (0.00ns)   --->   "%tmp_202 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %Ese_1, i32 62, i32 63)" [fips202.c:314]   --->   Operation 489 'partselect' 'tmp_202' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 490 [1/1] (0.00ns)   --->   "%BCu_11 = call i64 @_ssdm_op_BitConcatenate.i64.i62.i2(i62 %tmp_233, i2 %tmp_202)" [fips202.c:314]   --->   Operation 490 'bitconcatenate' 'BCu_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node Asa_1)   --->   "%tmp_203 = xor i64 %BCe_11, -1" [fips202.c:315]   --->   Operation 491 'xor' 'tmp_203' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node Asa_1)   --->   "%tmp_204 = and i64 %BCi_11, %tmp_203" [fips202.c:315]   --->   Operation 492 'and' 'tmp_204' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 493 [1/1] (0.54ns) (out node of the LUT)   --->   "%Asa_1 = xor i64 %tmp_204, %BCa_11" [fips202.c:315]   --->   Operation 493 'xor' 'Asa_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node Ase_1)   --->   "%tmp_205 = xor i64 %BCi_11, -1" [fips202.c:316]   --->   Operation 494 'xor' 'tmp_205' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 495 [1/1] (0.00ns) (grouped into LUT with out node Ase_1)   --->   "%tmp_206 = and i64 %BCo_11, %tmp_205" [fips202.c:316]   --->   Operation 495 'and' 'tmp_206' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 496 [1/1] (0.54ns) (out node of the LUT)   --->   "%Ase_1 = xor i64 %tmp_206, %BCe_11" [fips202.c:316]   --->   Operation 496 'xor' 'Ase_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 497 [1/1] (0.00ns) (grouped into LUT with out node Asi_1)   --->   "%tmp_207 = xor i64 %BCo_11, -1" [fips202.c:317]   --->   Operation 497 'xor' 'tmp_207' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node Asi_1)   --->   "%tmp_208 = and i64 %BCu_11, %tmp_207" [fips202.c:317]   --->   Operation 498 'and' 'tmp_208' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 499 [1/1] (0.54ns) (out node of the LUT)   --->   "%Asi_1 = xor i64 %BCi_11, %tmp_208" [fips202.c:317]   --->   Operation 499 'xor' 'Asi_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 500 [1/1] (0.00ns) (grouped into LUT with out node Aso_1)   --->   "%tmp_210 = xor i64 %BCu_11, -1" [fips202.c:318]   --->   Operation 500 'xor' 'tmp_210' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node Aso_1)   --->   "%tmp_212 = and i64 %BCa_11, %tmp_210" [fips202.c:318]   --->   Operation 501 'and' 'tmp_212' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 502 [1/1] (0.54ns) (out node of the LUT)   --->   "%Aso_1 = xor i64 %tmp_212, %BCo_11" [fips202.c:318]   --->   Operation 502 'xor' 'Aso_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 503 [1/1] (0.00ns) (grouped into LUT with out node Asu_1)   --->   "%tmp_214 = xor i64 %BCa_11, -1" [fips202.c:319]   --->   Operation 503 'xor' 'tmp_214' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 504 [1/1] (0.00ns) (grouped into LUT with out node Asu_1)   --->   "%tmp_216 = and i64 %BCe_11, %tmp_214" [fips202.c:319]   --->   Operation 504 'and' 'tmp_216' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 505 [1/1] (0.54ns) (out node of the LUT)   --->   "%Asu_1 = xor i64 %BCu_11, %tmp_216" [fips202.c:319]   --->   Operation 505 'xor' 'Asu_1' <Predicate = true> <Delay = 0.54> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 506 [1/1] (0.00ns)   --->   "br label %1" [fips202.c:129]   --->   Operation 506 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.85ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('Aso') with incoming values : ('Aso', fips202.c:318) [38]  (0.85 ns)

 <State 2>: 2.27ns
The critical path consists of the following:
	'phi' operation ('round') with incoming values : ('round', fips202.c:129) [62]  (0 ns)
	'getelementptr' operation ('KeccakF_RoundConstan_1', fips202.c:156) [129]  (0 ns)
	'load' operation ('KeccakF_RoundConstan_2', fips202.c:156) on array 'KeccakF_RoundConstan' [130]  (2.27 ns)

 <State 3>: 5ns
The critical path consists of the following:
	'load' operation ('KeccakF_RoundConstan_2', fips202.c:156) on array 'KeccakF_RoundConstan' [130]  (2.27 ns)
	'xor' operation ('Eba', fips202.c:156) [132]  (0.546 ns)
	'xor' operation ('tmp18', fips202.c:227) [286]  (0 ns)
	'xor' operation ('tmp19', fips202.c:227) [287]  (0 ns)
	'xor' operation ('BCa', fips202.c:227) [288]  (0.546 ns)
	'xor' operation ('De', fips202.c:235) [312]  (0.546 ns)
	'xor' operation ('Ege', fips202.c:242) [326]  (0.546 ns)
	'xor' operation ('tmp_119', fips202.c:250) [342]  (0 ns)
	'and' operation ('tmp_121', fips202.c:250) [343]  (0 ns)
	'xor' operation ('tmp32', fips202.c:251) [348]  (0 ns)
	'xor' operation ('Aba', fips202.c:251) [349]  (0.546 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
