# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 610 6.4e-05 512 0.05 970 221184 18.2412 6.7239 133.996 209.15 368.329 368.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 610 6.4e-05 512 0.05 970 216576 18.3471 6.67446 154.288 207.494 387.026 387.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 610 6.4e-05 512 0.05 970 220160 18.4496 6.73968 162.971 209.896 398.28 398.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 610 6.4e-05 512 0.05 970 215040 18.2158 6.6351 148.565 206.991 380.626 380.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 610 6.4e-05 512 0.05 970 217600 18.0786 6.64976 152.265 206.96 384.173 384.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 610 6.4e-05 512 0.05 970 215040 18.3568 6.65885 155.361 207.756 388.355 388.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 610 6.4e-05 512 0.05 970 215040 18.2721 6.64576 155.577 206.965 387.679 387.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 610 6.4e-05 512 0.05 970 221184 18.209 6.71949 155.053 209.016 389.211 389.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 610 6.4e-05 512 0.05 970 208896 18.6828 6.62854 147.445 206.479 379.455 379.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 610 6.4e-05 512 0.05 970 217600 18.0628 6.6455 165.773 207.162 397.861 398.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 610 6.4e-05 512 0.05 970 212992 18.8622 6.72381 189.62 209.316 424.738 424.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 610 6.4e-05 512 0.05 975 223232 18.085 6.72154 135.775 209.129 369.935 370.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 610 6.4e-05 512 0.05 975 222720 18.2834 6.74774 136.99 210.5 372.746 372.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 610 6.4e-05 512 0.05 975 221184 18.1289 6.70374 135.481 209.134 369.671 369.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 610 6.4e-05 512 0.05 975 222208 18.2509 6.74586 139.552 209.308 374.074 374.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 610 6.4e-05 512 0.05 975 221184 18.2316 6.72218 138.668 209.203 373.047 373.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 610 6.4e-05 512 0.05 975 216576 18.3444 6.67853 158.077 207.451 390.774 390.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 610 6.4e-05 512 0.05 975 220160 18.4524 6.73792 156.942 209.891 392.242 392.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 610 6.4e-05 512 0.05 975 215040 18.2164 6.6367 163.84 207.094 396.006 396.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 610 6.4e-05 512 0.05 975 217600 18.068 6.64586 164.401 206.287 395.617 395.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 610 6.4e-05 512 0.05 975 215040 18.366 6.65866 163.273 207.139 395.659 395.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 610 6.4e-05 512 0.05 975 215040 18.2763 6.64605 160.109 206.492 391.741 391.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 610 6.4e-05 512 0.05 975 221184 18.2145 6.71744 157.549 208.972 391.673 391.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 610 6.4e-05 512 0.05 975 208896 18.6852 6.62938 175.389 207.024 407.939 408.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 610 6.4e-05 512 0.05 975 217600 18.0712 6.64355 185.033 206.546 416.509 416.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 610 6.4e-05 512 0.05 975 212992 18.8553 6.72154 162.64 209.33 397.763 397.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 610 6.4e-05 512 0.05 980 221184 18.2086 6.72726 127.775 209.811 362.741 362.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 610 6.4e-05 512 0.05 980 220160 18.4948 6.74406 143.934 210.504 379.894 380.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 610 6.4e-05 512 0.05 980 218112 18.3695 6.70435 132.728 208.989 367.014 367.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 610 6.4e-05 512 0.05 980 218624 18.5683 6.74202 136.232 210.601 372.367 372.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 610 6.4e-05 512 0.05 980 221184 18.2099 6.7185 134.229 208.973 368.348 368.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 610 6.4e-05 512 0.05 980 216576 18.3539 6.68019 167.734 207.482 400.468 400.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 610 6.4e-05 512 0.05 980 211968 18.1362 6.59187 115.072 204.41 344.432 344.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 610 6.4e-05 512 0.05 980 220160 18.4427 6.73587 163.403 210.391 399.198 399.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 610 6.4e-05 512 0.05 980 215040 18.213 6.63341 112.795 206.517 344.376 344.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 610 6.4e-05 512 0.05 980 215040 18.2181 6.63158 149.295 206.472 380.836 380.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 610 6.4e-05 512 0.05 980 208896 18.686 6.62717 105.053 206.488 337.082 337.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 610 6.4e-05 512 0.05 980 211200 18.5825 6.64957 153.444 207.58 386.478 386.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 610 6.4e-05 512 0.05 980 204800 19.0384 6.64166 105.885 206.314 338.09 338.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 610 6.4e-05 512 0.05 980 215040 18.3631 6.65056 200.792 207.652 433.676 433.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 610 6.4e-05 512 0.05 980 200704 18.6094 6.58432 123.214 202.444 351.071 351.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 610 6.4e-05 512 0.05 980 215040 18.281 6.64166 192.833 206.457 424.437 424.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 610 6.4e-05 512 0.05 980 215040 18.2519 6.6392 130.398 206.341 361.849 362.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 610 6.4e-05 512 0.05 980 221184 18.213 6.72205 192.122 209.166 426.438 426.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 610 6.4e-05 512 0.05 980 212992 18.8469 6.72358 124.624 209.282 359.694 359.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 610 6.4e-05 512 0.05 980 208896 18.6991 6.63158 157.019 206.536 389.111 389.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 610 6.4e-05 512 0.05 980 196608 18.2576 6.55411 104.932 199.016 328.978 329.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 610 6.4e-05 512 0.05 980 204800 19.0546 6.63978 162.284 206.542 394.732 394.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 610 6.4e-05 512 0.05 980 204800 19.0397 6.6505 116.761 207.164 349.841 350.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 610 6.4e-05 512 0.05 984 219136 18.3982 6.72733 126.763 209.71 361.823 361.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 610 6.4e-05 512 0.05 984 220160 18.4873 6.74829 134.688 210.883 371.026 371.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 610 6.4e-05 512 0.05 984 218112 18.3676 6.70778 132.426 208.505 366.227 366.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 610 6.4e-05 512 0.05 984 215040 18.2046 6.63702 84.457 206.193 315.714 315.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 610 6.4e-05 512 0.05 984 218624 18.5971 6.74202 159.045 210.024 394.622 394.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 610 6.4e-05 512 0.05 984 215040 18.3571 6.6601 95.895 207.765 328.893 329.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 610 6.4e-05 512 0.05 984 217088 18.5456 6.72061 142.648 208.976 377.106 377.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 610 6.4e-05 512 0.05 984 212992 18.8312 6.72202 92.377 209.245 327.395 327.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 610 6.4e-05 512 0.05 984 216576 18.3401 6.67933 160.817 207.431 393.483 393.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 610 6.4e-05 512 0.05 984 211968 18.1298 6.59456 111.052 204.411 340.41 340.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 610 6.4e-05 512 0.05 984 220160 18.4482 6.73792 154.963 209.897 390.263 390.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 610 6.4e-05 512 0.05 984 215040 18.2104 6.63152 109.64 206.244 340.945 341.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 610 6.4e-05 512 0.05 984 215040 18.2108 6.63485 195.752 206.232 427.038 427.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 610 6.4e-05 512 0.05 984 208896 18.6698 6.62589 123.372 206.543 355.431 355.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 610 6.4e-05 512 0.05 984 211200 18.5916 6.65085 189.671 207.08 422.215 422.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 610 6.4e-05 512 0.05 984 204800 19.0515 6.6441 124.33 206.495 356.737 356.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 610 6.4e-05 512 0.05 984 215040 18.3593 6.65565 188.36 206.969 420.561 420.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 610 6.4e-05 512 0.05 984 200704 18.6184 6.57981 116.784 202.436 344.639 344.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 610 6.4e-05 512 0.05 984 215040 18.2766 6.64346 183.929 206.969 416.048 416.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 610 6.4e-05 512 0.05 984 215040 18.2654 6.63552 120.368 206.559 352.046 352.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 610 6.4e-05 512 0.05 984 212992 18.8455 6.72563 174.475 209.871 410.131 410.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 610 6.4e-05 512 0.05 984 212992 18.8556 6.72125 117.411 209.328 352.54 352.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 610 6.4e-05 512 0.05 975 223232 18.046 6.72282 144.476 209.08 378.549 378.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 610 6.4e-05 512 0.05 975 222720 18.2626 6.74611 129.597 209.643 364.469 364.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 610 6.4e-05 512 0.05 975 220160 18.4553 6.73946 83.4876 209.902 318.802 318.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 610 6.4e-05 512 0.05 975 221184 18.1231 6.70515 137.612 209.033 371.694 371.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 610 6.4e-05 512 0.05 975 215040 18.2018 6.63757 86.475 206.47 318.009 318.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 610 6.4e-05 512 0.05 975 222208 18.2391 6.74461 148.236 210.345 383.785 383.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 610 6.4e-05 512 0.05 975 215040 18.3627 6.96029 91.2978 207.154 323.992 324.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 610 6.4e-05 512 0.05 975 221184 18.2077 6.72307 150.385 209.696 385.227 385.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 610 6.4e-05 512 0.05 975 221184 18.205 6.71856 98.4792 209.202 332.821 332.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 610 6.4e-05 512 0.05 975 216576 18.3468 6.68077 159.311 207.479 392.041 392.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 610 6.4e-05 512 0.05 975 211968 18.1427 6.59248 112.894 205.06 342.911 343.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 610 6.4e-05 512 0.05 975 220160 18.4551 6.73776 157.161 210.531 393.106 393.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 610 6.4e-05 512 0.05 975 215040 18.2048 6.63523 108.947 206.423 340.432 340.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 610 6.4e-05 512 0.05 975 215040 18.2149 6.64038 189.34 206.958 421.377 421.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 610 6.4e-05 512 0.05 975 208896 18.6758 6.62934 122.991 206.544 355.053 355.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 610 6.4e-05 512 0.05 975 217600 18.0703 6.64614 191.364 207.095 423.393 423.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 610 6.4e-05 512 0.05 975 217600 18.0664 6.64707 128.711 207.164 360.805 360.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 610 6.4e-05 512 0.05 975 215040 18.3634 6.65805 182.351 207.157 414.752 414.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 610 6.4e-05 512 0.05 975 200704 18.6177 6.5824 112.922 202.431 340.775 340.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 610 6.4e-05 512 0.05 975 215040 18.2818 6.648 178.428 206.486 410.074 410.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 610 6.4e-05 512 0.05 975 215040 18.2469 6.63763 118.186 207.053 350.341 350.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 610 6.4e-05 512 0.05 975 221184 18.2214 6.71933 175.399 209.237 409.793 409.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 610 6.4e-05 512 0.05 975 212992 18.8571 6.72589 118.812 209.82 354.436 354.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 610 6.4e-05 512 0.05 992 221184 18.2079 6.72768 126.841 209.168 361.164 361.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 610 6.4e-05 512 0.05 992 221184 18.2125 6.72122 82.2724 208.965 316.392 316.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 610 6.4e-05 512 0.05 992 222720 18.2635 6.75008 131.348 209.822 366.408 366.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 610 6.4e-05 512 0.05 992 220160 18.4312 6.74342 83.9536 211.541 320.891 321.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 610 6.4e-05 512 0.05 992 221184 18.1081 6.70166 142.623 208.496 376.149 376.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 610 6.4e-05 512 0.05 992 215040 18.1952 7.38611 89.536 206.479 321.816 321.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 610 6.4e-05 512 0.05 992 222208 18.234 6.74218 140.19 209.538 374.928 375.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 610 6.4e-05 512 0.05 992 215040 18.3566 6.65805 87.1017 206.934 319.268 319.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 610 6.4e-05 512 0.05 992 215040 18.8134 6.74166 72.1253 209.62 307.522 307.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 610 6.4e-05 512 0.05 992 221184 18.2223 6.72406 138.527 209.682 373.379 373.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 610 6.4e-05 512 0.05 992 221184 18.1996 6.72218 91.5004 209.187 325.825 325.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 610 6.4e-05 512 0.05 992 208896 18.6891 6.63347 72.2746 207.017 304.83 304.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 610 6.4e-05 512 0.05 992 216576 18.3551 6.67894 197.571 207.964 430.796 430.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 610 6.4e-05 512 0.05 992 211968 18.1315 6.592 125.111 204.38 354.446 354.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 610 6.4e-05 512 0.05 992 207360 18.5424 6.59568 101.326 204.499 331.187 331.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 610 6.4e-05 512 0.05 992 220160 18.458 6.73795 189.128 209.863 424.411 424.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 610 6.4e-05 512 0.05 992 215040 18.2163 6.6337 124.2 206.478 355.751 355.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 610 6.4e-05 512 0.05 992 215040 18.2587 6.6391 104.581 207.048 336.75 336.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 610 6.4e-05 512 0.05 992 215040 18.211 6.63677 176.183 206.952 408.203 408.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 610 6.4e-05 512 0.05 992 208896 18.6898 6.62941 111.137 207.02 343.694 343.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 610 6.4e-05 512 0.05 992 202752 17.7381 6.55571 94.2072 198.907 317.629 317.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 610 6.4e-05 512 0.05 992 217600 18.0466 6.64218 174.959 206.424 406.292 406.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 610 6.4e-05 512 0.05 992 217600 18.0707 7.17542 121.62 207.029 354.114 354.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 610 6.4e-05 512 0.05 992 211200 18.6187 6.6536 98.8646 206.604 330.958 331.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 610 6.4e-05 512 0.05 992 215040 18.3678 6.6561 166.782 207.172 399.2 399.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 610 6.4e-05 512 0.05 992 200704 18.6182 6.58598 108.74 202.392 336.553 336.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 610 6.4e-05 512 0.05 992 193536 19.1792 6.58051 87.2839 203.072 316.333 316.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 610 6.4e-05 512 0.05 992 215040 18.2897 6.64509 162.394 206.296 393.842 394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 610 6.4e-05 512 0.05 992 215040 18.2493 6.63888 117.768 206.615 349.491 349.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 610 6.4e-05 512 0.05 992 207360 17.9829 6.58506 94.0488 202.1 320.934 321.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 610 6.4e-05 512 0.05 992 221184 18.2178 6.72154 169.224 209.243 403.619 403.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 610 6.4e-05 512 0.05 992 212992 18.8624 6.72461 111.33 209.324 346.46 346.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 610 6.4e-05 512 0.05 992 196608 18.2567 6.5521 92.2109 198.23 315.471 315.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 610 6.4e-05 512 0.05 1000 219136 18.3706 6.7321 130.2 209.146 364.664 364.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 610 6.4e-05 512 0.05 1000 217088 18.549 6.72342 83.0499 209.001 317.542 317.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 610 6.4e-05 512 0.05 1000 220160 18.4833 6.74739 147.6 209.641 382.689 382.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 610 6.4e-05 512 0.05 1000 220160 18.435 6.73776 95.8203 209.895 331.107 331.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 610 6.4e-05 512 0.05 1000 215040 18.273 6.65114 77.4727 206.451 309.064 309.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 610 6.4e-05 512 0.05 1000 218112 18.3671 6.70058 135.398 208.471 369.158 369.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 610 6.4e-05 512 0.05 1000 215040 18.1855 6.6375 87.9832 206.478 319.504 319.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 610 6.4e-05 512 0.05 1000 211968 18.1464 6.58842 73.9885 204.412 303.362 303.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 610 6.4e-05 512 0.05 1000 218624 18.5376 6.74416 193.49 209.261 428.257 428.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 610 6.4e-05 512 0.05 1000 215040 18.3428 6.65709 123.006 207.684 355.91 356.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 610 6.4e-05 512 0.05 1000 215040 18.8249 6.73997 100.374 210.097 336.256 336.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 610 6.4e-05 512 0.05 1000 217088 18.5502 6.7216 179.504 209.69 414.687 414.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 610 6.4e-05 512 0.05 1000 212992 18.8237 6.71782 113.241 209.244 348.245 348.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 610 6.4e-05 512 0.05 1000 208896 18.6828 6.62746 89.1361 207.112 321.777 321.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 610 6.4e-05 512 0.05 1000 216576 18.3464 6.67638 187.4 207.455 420.1 420.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 610 6.4e-05 512 0.05 1000 211968 18.1338 6.59443 119.383 204.922 349.248 349.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 610 6.4e-05 512 0.05 1000 207360 18.5554 6.59866 102.349 204.969 332.691 332.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 610 6.4e-05 512 0.05 1000 202752 17.7385 6.55194 89.793 198.353 312.653 312.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 610 6.4e-05 512 0.05 1000 220160 18.4452 6.73859 177.94 210.385 413.728 413.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 610 6.4e-05 512 0.05 1000 215040 18.2068 6.63702 118.764 206.514 350.346 350.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 610 6.4e-05 512 0.05 1000 215040 18.2484 6.63914 99.9507 206.536 331.591 331.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 610 6.4e-05 512 0.05 1000 204800 19.0216 6.63882 91.4861 207.098 324.466 324.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 610 6.4e-05 512 0.05 1000 215040 18.2185 6.63414 162.902 206.439 394.413 394.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 610 6.4e-05 512 0.05 1000 208896 18.6933 6.62938 112.409 206.542 344.496 344.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 610 6.4e-05 512 0.05 1000 202752 17.7374 6.55024 91.3534 198.279 314.142 314.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 610 6.4e-05 512 0.05 1000 196608 18.2717 6.55405 83.4328 199.012 307.491 307.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 610 6.4e-05 512 0.05 1000 211200 18.6097 6.64883 166.873 206.479 398.825 398.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 610 6.4e-05 512 0.05 1000 204800 19.0485 6.64685 110.727 206.353 342.992 343.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 610 6.4e-05 512 0.05 1000 211200 18.6151 7.22739 98.4619 206.327 330.856 331.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 610 6.4e-05 512 0.05 1000 204800 19.0252 6.64589 88.2512 207.207 321.349 321.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 610 6.4e-05 512 0.05 1008 217088 18.5287 6.72589 140.907 209.703 376.091 376.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 610 6.4e-05 512 0.05 1008 217088 18.5369 6.72077 90.9333 209.682 326.09 326.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 610 6.4e-05 512 0.05 1008 208896 18.6652 6.6313 72.3388 206.212 304.066 304.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 610 6.4e-05 512 0.05 1008 217600 18.6658 6.74845 135.69 209.828 371.16 371.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 610 6.4e-05 512 0.05 1008 215040 18.8148 6.73382 88.41 210.527 324.707 324.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 610 6.4e-05 512 0.05 1008 207360 18.8484 6.64266 70.894 206.471 303.076 303.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 610 6.4e-05 512 0.05 1008 215040 18.6149 6.69901 185.487 208.26 419.28 419.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 610 6.4e-05 512 0.05 1008 208896 18.6556 6.6313 116.748 206.199 348.448 348.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 610 6.4e-05 512 0.05 1008 202752 18.8647 6.58806 92.532 204.917 323.127 323.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 610 6.4e-05 512 0.05 1008 208896 18.6995 6.63168 80.4596 207.16 313.165 313.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 610 6.4e-05 512 0.05 1008 218624 18.5542 6.74176 176.418 209.533 411.467 411.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 610 6.4e-05 512 0.05 1008 215040 18.3587 6.6537 113.547 207.791 346.58 346.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 610 6.4e-05 512 0.05 1008 215040 18.8184 6.74627 92.8717 209.614 328.277 328.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 610 6.4e-05 512 0.05 1008 200704 18.6241 6.57773 78.0748 202.407 305.905 306.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 610 6.4e-05 512 0.05 1008 217088 18.5377 6.72131 171.253 209.832 406.564 406.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 610 6.4e-05 512 0.05 1008 212992 18.8212 6.72573 108.671 209.777 344.215 344.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 610 6.4e-05 512 0.05 1008 208896 18.6748 6.63651 87.1021 206.503 319.133 319.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 610 6.4e-05 512 0.05 1008 212992 18.8684 6.72275 78.1262 209.822 313.762 313.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 610 6.4e-05 512 0.05 1008 211968 18.7081 6.67747 164.114 207.974 397.689 397.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 610 6.4e-05 512 0.05 1008 202752 18.8549 6.59043 109.66 204.393 339.723 339.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 610 6.4e-05 512 0.05 1008 207360 18.5607 6.59706 95.199 205.102 325.676 325.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 610 6.4e-05 512 0.05 1008 184320 19.1353 6.5536 84.0832 198.328 308.322 308.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 610 6.4e-05 512 0.05 1008 215040 18.8233 6.73795 164.023 210.536 400.345 400.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 610 6.4e-05 512 0.05 1008 204800 18.9899 6.63594 112.02 207.115 344.986 345.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 610 6.4e-05 512 0.05 1008 199680 19.3818 6.64003 91.1702 207.184 324.591 324.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 610 6.4e-05 512 0.05 1008 204800 19.0244 6.63853 87.3811 206.591 319.857 320.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 610 6.4e-05 512 0.05 1000 219136 18.3923 6.72768 145.864 210.293 381.499 381.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 610 6.4e-05 512 0.05 1000 217088 18.5478 6.72509 94.0238 208.918 328.435 328.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 610 6.4e-05 512 0.05 1000 215040 18.1869 6.63603 77.0892 206.471 308.6 308.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 610 6.4e-05 512 0.05 1000 220160 18.4671 6.74602 138.092 209.643 373.169 373.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 610 6.4e-05 512 0.05 1000 220160 18.4329 6.74064 89.2893 210.488 325.172 325.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 610 6.4e-05 512 0.05 1000 215040 18.267 6.64653 73.477 206.433 305.041 305.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 610 6.4e-05 512 0.05 1000 215040 18.2212 6.63203 63.2708 206.519 294.87 295.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 610 6.4e-05 512 0.05 1000 218112 18.3673 6.70195 184.052 208.397 417.735 417.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 610 6.4e-05 512 0.05 1000 215040 18.2063 6.63894 116.494 206.449 348 348.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 610 6.4e-05 512 0.05 1000 211968 18.1265 6.59421 94.0985 204.33 323.372 323.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 610 6.4e-05 512 0.05 1000 208896 18.7073 6.62938 78.9579 207.02 311.534 311.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 610 6.4e-05 512 0.05 1000 218624 18.5468 6.73901 169.892 209.538 404.935 405.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 610 6.4e-05 512 0.05 1000 215040 18.3394 6.70784 111.115 207.134 343.519 343.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 610 6.4e-05 512 0.05 1000 215040 18.8289 6.74611 90.2097 210.199 326.209 326.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 610 6.4e-05 512 0.05 1000 200704 18.6146 6.58022 75.9015 202.436 303.752 303.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 610 6.4e-05 512 0.05 1000 217088 18.5576 6.72509 169.929 209.113 404.544 404.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 610 6.4e-05 512 0.05 1000 212992 18.8369 6.71683 107.644 209.012 342.428 342.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 610 6.4e-05 512 0.05 1000 208896 18.6862 6.63197 89.2809 207.571 322.394 322.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 610 6.4e-05 512 0.05 1000 212992 18.8481 6.72333 79.2872 209.283 314.364 314.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 610 6.4e-05 512 0.05 1000 216576 18.3379 6.67926 174.211 207.968 407.408 407.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 610 6.4e-05 512 0.05 1000 211968 18.1252 6.59309 121.269 204.375 350.577 350.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 610 6.4e-05 512 0.05 1000 207360 18.5616 6.59718 98.2829 205.106 328.771 328.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 610 6.4e-05 512 0.05 1000 202752 17.7384 7.53709 91.6596 198.3 315.455 315.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 610 6.4e-05 512 0.05 1000 207360 17.9946 6.57846 86.2132 201.462 312.469 312.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 610 6.4e-05 512 0.05 1000 220160 18.4486 6.73741 170.649 210.533 406.581 406.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 610 6.4e-05 512 0.05 1000 215040 18.2077 6.63626 116.053 206.998 348.11 348.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 610 6.4e-05 512 0.05 1000 215040 18.2484 6.63779 98.4942 208.194 331.793 331.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 610 6.4e-05 512 0.05 1000 204800 19.0117 6.63827 86.8995 207.243 320.009 320.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 610 6.4e-05 512 0.05 1000 204800 19.0474 6.64986 83.2023 207.213 316.329 316.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 610 6.4e-05 512 0.05 1020 217088 18.5241 6.72662 137.959 209.178 372.61 372.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 610 6.4e-05 512 0.05 1020 217088 18.536 6.72154 90.9993 209.147 325.627 325.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 610 6.4e-05 512 0.05 1020 208896 18.667 6.62928 72.3453 207.068 304.923 305.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 610 6.4e-05 512 0.05 1020 212992 18.8485 6.71949 63.9714 209.015 298.772 298.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 610 6.4e-05 512 0.05 1020 217600 18.663 6.74093 188.23 209.876 423.735 423.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 610 6.4e-05 512 0.05 1020 215040 18.8152 6.73741 119.891 209.802 355.462 355.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 610 6.4e-05 512 0.05 1020 207360 18.8531 6.64451 94.9826 207.091 327.788 327.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 610 6.4e-05 512 0.05 1020 204800 18.9881 6.6328 79.999 206.994 312.832 312.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 610 6.4e-05 512 0.05 1020 215040 18.5984 6.70512 170.263 209.127 404.91 405.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 610 6.4e-05 512 0.05 1020 208896 18.6556 6.63062 110.075 206.957 342.533 342.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 610 6.4e-05 512 0.05 1020 202752 18.8589 6.5847 87.0484 204.437 317.151 317.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 610 6.4e-05 512 0.05 1020 208896 18.6852 6.62819 79.7899 207.156 312.482 312.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 610 6.4e-05 512 0.05 1020 199680 19.3785 6.63962 67.0493 206.37 299.657 299.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 610 6.4e-05 512 0.05 1020 218624 18.5411 6.74272 171.246 210.167 406.913 407.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 610 6.4e-05 512 0.05 1020 215040 18.3542 6.65203 108.035 207.757 341.017 341.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 610 6.4e-05 512 0.05 1020 215040 18.8295 6.77712 91.0663 210.244 327.142 327.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 610 6.4e-05 512 0.05 1020 200704 18.6113 6.5816 74.4215 203.041 302.872 303.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 610 6.4e-05 512 0.05 1020 197120 19.3345 6.60563 65.2417 204.847 296.245 296.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 610 6.4e-05 512 0.05 1020 217088 18.5525 6.71744 160.379 209.736 395.603 395.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 610 6.4e-05 512 0.05 1020 212992 18.8436 6.7231 105.539 208.99 340.316 340.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 610 6.4e-05 512 0.05 1020 208896 18.6869 6.63251 85.2868 207.014 317.834 317.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 610 6.4e-05 512 0.05 1020 212992 18.8477 6.72109 79.4511 210.207 315.448 315.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 610 6.4e-05 512 0.05 1020 204800 19.0362 6.63142 70.2858 207.245 303.411 303.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 610 6.4e-05 512 0.05 1024 215040 18.6915 6.73117 132.922 209.817 368.391 368.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 610 6.4e-05 512 0.05 1024 212992 18.8265 6.72576 85.0531 209.107 319.931 320.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 610 6.4e-05 512 0.05 1024 208896 18.6711 6.63338 69.5917 206.945 302.059 302.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 610 6.4e-05 512 0.05 1024 212992 18.8498 6.72154 61.2958 209.249 296.333 296.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 610 6.4e-05 512 0.05 1024 215040 18.8428 6.74253 175.534 210.502 411.838 412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 610 6.4e-05 512 0.05 1024 215040 18.8134 6.73776 112.709 209.668 348.147 348.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 610 6.4e-05 512 0.05 1024 207360 18.8622 6.64189 89.0275 206.489 321.239 321.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 610 6.4e-05 512 0.05 1024 204800 18.9734 6.62947 76.4326 206.262 308.515 308.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 610 6.4e-05 512 0.05 1024 204800 19.052 6.64448 69.3676 206.477 301.759 301.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 610 6.4e-05 512 0.05 1024 211968 18.8021 6.7031 159.276 208.479 393.477 393.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 610 6.4e-05 512 0.05 1024 208896 18.6506 6.63126 104.491 207.099 337.094 337.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 610 6.4e-05 512 0.05 1024 202752 18.8573 6.59283 82.5223 204.92 313.105 313.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 610 6.4e-05 512 0.05 1024 208896 18.6933 6.63408 74.3378 206.309 306.189 306.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 610 6.4e-05 512 0.05 1024 199680 19.3727 6.64266 63.3052 206.573 296.11 296.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 610 6.4e-05 512 0.05 1024 215040 18.8174 6.74406 157.417 210.027 393.222 393.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 610 6.4e-05 512 0.05 1024 207872 18.9035 6.6601 97.4054 207.173 330.357 330.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 610 6.4e-05 512 0.05 1024 215040 18.8312 6.7415 85.76 209.419 320.966 321.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 610 6.4e-05 512 0.05 1024 200704 18.6256 6.5801 70.2156 202.248 297.888 298.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 610 6.4e-05 512 0.05 1024 197120 19.3372 6.60317 61.6892 204.821 292.674 292.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 610 6.4e-05 512 0.05 1024 212992 18.8311 6.72538 153.213 208.964 387.956 388.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 610 6.4e-05 512 0.05 1024 212992 18.8357 6.72973 101.025 209.249 336.064 336.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 610 6.4e-05 512 0.05 1024 208896 18.69 6.63459 81.2983 207.156 313.998 314.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 610 6.4e-05 512 0.05 1024 212992 18.8594 6.72336 75.7651 209.327 310.895 311.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 610 6.4e-05 512 0.05 1024 204800 19.025 6.64067 67.891 206.572 300.344 300.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 610 6.4e-05 512 0.05 1024 196608 18.2599 6.55219 60.7138 198.412 284.163 284.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 610 6.4e-05 512 0.05 1024 208896 19.2845 6.74202 130.112 209.848 366.205 366.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 610 6.4e-05 512 0.05 1024 206848 19.2648 6.72538 141.092 208.948 376.246 376.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 610 6.4e-05 512 0.05 1024 204800 19.4188 6.71949 95.6592 209.814 331.829 331.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 610 6.4e-05 512 0.05 1024 202752 19.1334 6.63318 77.5277 207.723 311.232 311.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 610 6.4e-05 512 0.05 1024 204800 19.4443 6.72522 69.5853 209.052 305.03 305.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 610 6.4e-05 512 0.05 1024 194560 19.7646 6.6311 61.2479 207.103 294.977 295.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 610 6.4e-05 512 0.05 1024 196608 19.6004 6.62973 57.0106 207.059 290.521 290.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 610 6.4e-05 512 0.05 1024 186368 19.6843 6.5767 51.6276 202.905 281.014 281.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 610 6.4e-05 512 0.05 1024 196608 20.1057 6.73178 51.1796 209.326 287.561 287.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 610 6.4e-05 512 0.05 1020 200704 18.6202 6.57962 50.2028 203.045 278.664 278.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 610 6.4e-05 512 0.05 1024 200704 18.6159 6.58138 48.3174 202.21 275.945 276.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 610 6.4e-05 512 0.05 1000 197120 19.3268 6.60237 48.3292 205.491 279.968 280.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 610 6.4e-05 512 0.05 1008 197120 19.3309 6.60266 48.111 205.353 279.617 279.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 610 6.4e-05 512 0.05 992 221184 18.1985 6.71946 59.7287 209.73 294.595 294.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 610 6.4e-05 512 0.05 992 215040 18.2496 6.64166 89.1778 207.346 321.632 321.786
