

================================================================
== Vivado HLS Report for 'vlsiModel'
================================================================
* Date:           Mon Apr 15 13:14:29 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        vlsiModel
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.122|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+--------+--------+----------+-----------+-----------+-------+----------+
        |           |     Latency     | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name |   min  |   max  |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------+--------+--------+----------+-----------+-----------+-------+----------+
        |- Loop 1   |     100|     100|         1|          -|          -|    100|    no    |
        |- Loop 2   |  156800|  156800|         2|          -|          -|  78400|    no    |
        |- Loop 3   |     200|     200|         2|          -|          -|    100|    no    |
        |- Loop 4   |      50|      50|         1|          -|          -|     50|    no    |
        |- Loop 5   |   10000|   10000|         2|          -|          -|   5000|    no    |
        |- Loop 6   |     100|     100|         2|          -|          -|     50|    no    |
        |- Loop 7   |      25|      25|         1|          -|          -|     25|    no    |
        |- Loop 8   |    2500|    2500|         2|          -|          -|   1250|    no    |
        |- Loop 9   |      50|      50|         2|          -|          -|     25|    no    |
        |- Loop 10  |     500|     500|         2|          -|          -|    250|    no    |
        |- Loop 11  |      20|      20|         2|          -|          -|     10|    no    |
        +-----------+--------+--------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 41
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / (tmp)
	4  / (!tmp)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / (!tmp_2)
	9  / (tmp_2)
8 --> 
	7  / true
9 --> 
	10  / (!tmp_4)
	11  / (tmp_4)
10 --> 
	9  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / (tmp_6)
	13  / (!tmp_6)
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / (!tmp_8)
	18  / (tmp_8)
17 --> 
	16  / true
18 --> 
	19  / (!tmp_s)
	20  / (tmp_s)
19 --> 
	18  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / (tmp_1)
	22  / (!tmp_1)
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / (!tmp_3)
	27  / (tmp_3)
26 --> 
	25  / true
27 --> 
	28  / (!tmp_5)
	29  / (tmp_5)
28 --> 
	27  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / (!tmp_7)
	33  / (tmp_7)
32 --> 
	31  / true
33 --> 
	34  / (!tmp_9)
	35  / (tmp_9)
34 --> 
	33  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.75>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "store i64 1, i64* @dense_output_ndim, align 8" [vlsiModel.c:85448]   --->   Operation 42 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "store i64 100, i64* @dense_output_numel, align 8" [vlsiModel.c:85449]   --->   Operation 43 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.75ns)   --->   "store i64 100, i64* getelementptr inbounds ([5 x i64]* @dense_output_shape, i64 0, i64 0), align 8" [vlsiModel.c:85450]   --->   Operation 44 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80000> <RAM>

State 2 <SV = 1> <Delay = 1.75>
ST_2 : Operation 45 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_output_shape, i64 0, i64 1), align 8" [vlsiModel.c:85451]   --->   Operation 45 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80000> <RAM>
ST_2 : Operation 46 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_output_shape, i64 0, i64 2), align 8" [vlsiModel.c:85452]   --->   Operation 46 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80000> <RAM>

State 3 <SV = 2> <Delay = 1.75>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([80000 x float]* %dense_input_input_array), !map !303"   --->   Operation 47 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %dense_input_input_ndim), !map !307"   --->   Operation 48 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %dense_input_input_numel), !map !311"   --->   Operation 49 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([5 x i64]* %dense_input_input_shape), !map !315"   --->   Operation 50 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([80000 x float]* %dense_3_output_array), !map !319"   --->   Operation 51 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %dense_3_output_ndim), !map !323"   --->   Operation 52 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %dense_3_output_numel), !map !327"   --->   Operation 53 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([5 x i64]* %dense_3_output_shape), !map !331"   --->   Operation 54 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @vlsiModel_str) nounwind"   --->   Operation 55 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_output_shape, i64 0, i64 3), align 8" [vlsiModel.c:85453]   --->   Operation 56 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80000> <RAM>
ST_3 : Operation 57 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_output_shape, i64 0, i64 4), align 8" [vlsiModel.c:85454]   --->   Operation 57 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80000> <RAM>
ST_3 : Operation 58 [1/1] (1.35ns)   --->   "br label %1" [vlsiModel.c:85456]   --->   Operation 58 'br' <Predicate = true> <Delay = 1.35>

State 4 <SV = 3> <Delay = 2.77>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%z = phi i7 [ 0, %0 ], [ %z11, %2 ]"   --->   Operation 59 'phi' 'z' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%z_cast = zext i7 %z to i64" [vlsiModel.c:85456]   --->   Operation 60 'zext' 'z_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (1.23ns)   --->   "%tmp = icmp eq i7 %z, -28" [vlsiModel.c:85456]   --->   Operation 61 'icmp' 'tmp' <Predicate = true> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)"   --->   Operation 62 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (1.66ns)   --->   "%z11 = add i7 %z, 1" [vlsiModel.c:85456]   --->   Operation 63 'add' 'z11' <Predicate = true> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "br i1 %tmp, label %3, label %2" [vlsiModel.c:85456]   --->   Operation 64 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%dense_output_array_a = getelementptr [80000 x float]* @dense_output_array, i64 0, i64 %z_cast" [vlsiModel.c:85458]   --->   Operation 65 'getelementptr' 'dense_output_array_a' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (2.77ns)   --->   "store float 0.000000e+00, float* %dense_output_array_a, align 4" [vlsiModel.c:85458]   --->   Operation 66 'store' <Predicate = (!tmp)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80000> <RAM>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "br label %1" [vlsiModel.c:85456]   --->   Operation 67 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (1.75ns)   --->   "store i64 784, i64* getelementptr inbounds ([5 x i64]* @dense_kernel_shape, i64 0, i64 0), align 8" [vlsiModel.c:85465]   --->   Operation 68 'store' <Predicate = (tmp)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80000> <RAM>

State 5 <SV = 4> <Delay = 1.75>
ST_5 : Operation 69 [1/1] (1.75ns)   --->   "store i64 100, i64* getelementptr inbounds ([5 x i64]* @dense_kernel_shape, i64 0, i64 1), align 8" [vlsiModel.c:85466]   --->   Operation 69 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80000> <RAM>
ST_5 : Operation 70 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_kernel_shape, i64 0, i64 2), align 8" [vlsiModel.c:85467]   --->   Operation 70 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80000> <RAM>

State 6 <SV = 5> <Delay = 1.75>
ST_6 : Operation 71 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_kernel_shape, i64 0, i64 3), align 8" [vlsiModel.c:85468]   --->   Operation 71 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80000> <RAM>
ST_6 : Operation 72 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_kernel_shape, i64 0, i64 4), align 8" [vlsiModel.c:85469]   --->   Operation 72 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80000> <RAM>
ST_6 : Operation 73 [1/1] (1.35ns)   --->   "br label %4" [vlsiModel.c:85471]   --->   Operation 73 'br' <Predicate = true> <Delay = 1.35>

State 7 <SV = 6> <Delay = 2.77>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%z10 = phi i17 [ 0, %3 ], [ %z10_1, %5 ]"   --->   Operation 74 'phi' 'z10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%z10_cast = zext i17 %z10 to i64" [vlsiModel.c:85471]   --->   Operation 75 'zext' 'z10_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (1.98ns)   --->   "%tmp_2 = icmp eq i17 %z10, -52672" [vlsiModel.c:85471]   --->   Operation 76 'icmp' 'tmp_2' <Predicate = true> <Delay = 1.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 78400, i64 78400, i64 78400)"   --->   Operation 77 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (1.86ns)   --->   "%z10_1 = add i17 %z10, 1" [vlsiModel.c:85471]   --->   Operation 78 'add' 'z10_1' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %.preheader7.preheader, label %5" [vlsiModel.c:85471]   --->   Operation 79 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%dense_kernel_array_a = getelementptr inbounds [78400 x float]* @dense_kernel_array, i64 0, i64 %z10_cast" [vlsiModel.c:85473]   --->   Operation 80 'getelementptr' 'dense_kernel_array_a' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_7 : Operation 81 [2/2] (2.77ns)   --->   "%dense_kernel_array_l = load float* %dense_kernel_array_a, align 4" [vlsiModel.c:85473]   --->   Operation 81 'load' 'dense_kernel_array_l' <Predicate = (!tmp_2)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_7 : Operation 82 [1/1] (1.35ns)   --->   "br label %.preheader7" [vlsiModel.c:85486]   --->   Operation 82 'br' <Predicate = (tmp_2)> <Delay = 1.35>

State 8 <SV = 7> <Delay = 5.54>
ST_8 : Operation 83 [1/2] (2.77ns)   --->   "%dense_kernel_array_l = load float* %dense_kernel_array_a, align 4" [vlsiModel.c:85473]   --->   Operation 83 'load' 'dense_kernel_array_l' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%dense_kernel_array_a_16 = getelementptr [80000 x float]* @dense_kernel_array_0, i64 0, i64 %z10_cast" [vlsiModel.c:85473]   --->   Operation 84 'getelementptr' 'dense_kernel_array_a_16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (2.77ns)   --->   "store float %dense_kernel_array_l, float* %dense_kernel_array_a_16, align 4" [vlsiModel.c:85473]   --->   Operation 85 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80000> <RAM>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "br label %4" [vlsiModel.c:85471]   --->   Operation 86 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 7> <Delay = 2.77>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%z9 = phi i7 [ %z9_1, %6 ], [ 0, %.preheader7.preheader ]"   --->   Operation 87 'phi' 'z9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%z9_cast9 = zext i7 %z9 to i64" [vlsiModel.c:85486]   --->   Operation 88 'zext' 'z9_cast9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (1.23ns)   --->   "%tmp_4 = icmp eq i7 %z9, -28" [vlsiModel.c:85486]   --->   Operation 89 'icmp' 'tmp_4' <Predicate = true> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)"   --->   Operation 90 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (1.66ns)   --->   "%z9_1 = add i7 %z9, 1" [vlsiModel.c:85486]   --->   Operation 91 'add' 'z9_1' <Predicate = true> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "br i1 %tmp_4, label %7, label %6" [vlsiModel.c:85486]   --->   Operation 92 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%dense_bias_array_add = getelementptr inbounds [100 x float]* @dense_bias_array, i64 0, i64 %z9_cast9" [vlsiModel.c:85488]   --->   Operation 93 'getelementptr' 'dense_bias_array_add' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_9 : Operation 94 [2/2] (2.77ns)   --->   "%dense_bias_array_loa = load float* %dense_bias_array_add, align 4" [vlsiModel.c:85488]   --->   Operation 94 'load' 'dense_bias_array_loa' <Predicate = (!tmp_4)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "store i64 1, i64* @dense_1_output_ndim, align 8" [vlsiModel.c:85494]   --->   Operation 95 'store' <Predicate = (tmp_4)> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "store i64 50, i64* @dense_1_output_numel, align 8" [vlsiModel.c:85495]   --->   Operation 96 'store' <Predicate = (tmp_4)> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (1.75ns)   --->   "store i64 50, i64* getelementptr inbounds ([5 x i64]* @dense_1_output_shape, i64 0, i64 0), align 8" [vlsiModel.c:85496]   --->   Operation 97 'store' <Predicate = (tmp_4)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80000> <RAM>

State 10 <SV = 8> <Delay = 5.54>
ST_10 : Operation 98 [1/2] (2.77ns)   --->   "%dense_bias_array_loa = load float* %dense_bias_array_add, align 4" [vlsiModel.c:85488]   --->   Operation 98 'load' 'dense_bias_array_loa' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%dense_bias_array_add_18 = getelementptr [80000 x float]* @dense_bias_array_1, i64 0, i64 %z9_cast9" [vlsiModel.c:85488]   --->   Operation 99 'getelementptr' 'dense_bias_array_add_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (2.77ns)   --->   "store float %dense_bias_array_loa, float* %dense_bias_array_add_18, align 4" [vlsiModel.c:85488]   --->   Operation 100 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80000> <RAM>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "br label %.preheader7" [vlsiModel.c:85486]   --->   Operation 101 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 8> <Delay = 1.75>
ST_11 : Operation 102 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_1_output_shape, i64 0, i64 1), align 8" [vlsiModel.c:85497]   --->   Operation 102 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80000> <RAM>
ST_11 : Operation 103 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_1_output_shape, i64 0, i64 2), align 8" [vlsiModel.c:85498]   --->   Operation 103 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80000> <RAM>

State 12 <SV = 9> <Delay = 1.75>
ST_12 : Operation 104 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_1_output_shape, i64 0, i64 3), align 8" [vlsiModel.c:85499]   --->   Operation 104 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80000> <RAM>
ST_12 : Operation 105 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_1_output_shape, i64 0, i64 4), align 8" [vlsiModel.c:85500]   --->   Operation 105 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80000> <RAM>
ST_12 : Operation 106 [1/1] (1.35ns)   --->   "br label %8" [vlsiModel.c:85502]   --->   Operation 106 'br' <Predicate = true> <Delay = 1.35>

State 13 <SV = 10> <Delay = 2.77>
ST_13 : Operation 107 [1/1] (0.00ns)   --->   "%z8 = phi i6 [ 0, %7 ], [ %z8_1, %9 ]"   --->   Operation 107 'phi' 'z8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 108 [1/1] (0.00ns)   --->   "%z8_cast8 = zext i6 %z8 to i64" [vlsiModel.c:85502]   --->   Operation 108 'zext' 'z8_cast8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 109 [1/1] (1.22ns)   --->   "%tmp_6 = icmp eq i6 %z8, -14" [vlsiModel.c:85502]   --->   Operation 109 'icmp' 'tmp_6' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 110 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50)"   --->   Operation 110 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 111 [1/1] (1.60ns)   --->   "%z8_1 = add i6 %z8, 1" [vlsiModel.c:85502]   --->   Operation 111 'add' 'z8_1' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 112 [1/1] (0.00ns)   --->   "br i1 %tmp_6, label %10, label %9" [vlsiModel.c:85502]   --->   Operation 112 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 113 [1/1] (0.00ns)   --->   "%dense_1_output_array_1 = getelementptr [80000 x float]* @dense_1_output_array, i64 0, i64 %z8_cast8" [vlsiModel.c:85504]   --->   Operation 113 'getelementptr' 'dense_1_output_array_1' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_13 : Operation 114 [1/1] (2.77ns)   --->   "store float 0.000000e+00, float* %dense_1_output_array_1, align 4" [vlsiModel.c:85504]   --->   Operation 114 'store' <Predicate = (!tmp_6)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80000> <RAM>
ST_13 : Operation 115 [1/1] (0.00ns)   --->   "br label %8" [vlsiModel.c:85502]   --->   Operation 115 'br' <Predicate = (!tmp_6)> <Delay = 0.00>
ST_13 : Operation 116 [1/1] (0.00ns)   --->   "store i64 2, i64* @dense_1_kernel_ndim, align 8" [vlsiModel.c:85509]   --->   Operation 116 'store' <Predicate = (tmp_6)> <Delay = 0.00>
ST_13 : Operation 117 [1/1] (0.00ns)   --->   "store i64 5000, i64* @dense_1_kernel_numel, align 8" [vlsiModel.c:85510]   --->   Operation 117 'store' <Predicate = (tmp_6)> <Delay = 0.00>
ST_13 : Operation 118 [1/1] (1.75ns)   --->   "store i64 100, i64* getelementptr inbounds ([5 x i64]* @dense_1_kernel_shape, i64 0, i64 0), align 8" [vlsiModel.c:85511]   --->   Operation 118 'store' <Predicate = (tmp_6)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80000> <RAM>

State 14 <SV = 11> <Delay = 1.75>
ST_14 : Operation 119 [1/1] (1.75ns)   --->   "store i64 50, i64* getelementptr inbounds ([5 x i64]* @dense_1_kernel_shape, i64 0, i64 1), align 8" [vlsiModel.c:85512]   --->   Operation 119 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80000> <RAM>
ST_14 : Operation 120 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_1_kernel_shape, i64 0, i64 2), align 8" [vlsiModel.c:85513]   --->   Operation 120 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80000> <RAM>

State 15 <SV = 12> <Delay = 1.75>
ST_15 : Operation 121 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_1_kernel_shape, i64 0, i64 3), align 8" [vlsiModel.c:85514]   --->   Operation 121 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80000> <RAM>
ST_15 : Operation 122 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_1_kernel_shape, i64 0, i64 4), align 8" [vlsiModel.c:85515]   --->   Operation 122 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80000> <RAM>
ST_15 : Operation 123 [1/1] (1.35ns)   --->   "br label %11" [vlsiModel.c:85517]   --->   Operation 123 'br' <Predicate = true> <Delay = 1.35>

State 16 <SV = 13> <Delay = 2.77>
ST_16 : Operation 124 [1/1] (0.00ns)   --->   "%z7 = phi i13 [ 0, %10 ], [ %z7_1, %12 ]"   --->   Operation 124 'phi' 'z7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 125 [1/1] (0.00ns)   --->   "%z7_cast7 = zext i13 %z7 to i64" [vlsiModel.c:85517]   --->   Operation 125 'zext' 'z7_cast7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 126 [1/1] (1.70ns)   --->   "%tmp_8 = icmp eq i13 %z7, -3192" [vlsiModel.c:85517]   --->   Operation 126 'icmp' 'tmp_8' <Predicate = true> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 127 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5000, i64 5000, i64 5000)"   --->   Operation 127 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 128 [1/1] (1.79ns)   --->   "%z7_1 = add i13 %z7, 1" [vlsiModel.c:85517]   --->   Operation 128 'add' 'z7_1' <Predicate = true> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 129 [1/1] (0.00ns)   --->   "br i1 %tmp_8, label %13, label %12" [vlsiModel.c:85517]   --->   Operation 129 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 130 [1/1] (0.00ns)   --->   "%dense_1_kernel_array_1 = getelementptr inbounds [5000 x float]* @dense_1_kernel_array, i64 0, i64 %z7_cast7" [vlsiModel.c:85519]   --->   Operation 130 'getelementptr' 'dense_1_kernel_array_1' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_16 : Operation 131 [2/2] (2.77ns)   --->   "%dense_1_kernel_array_2 = load float* %dense_1_kernel_array_1, align 4" [vlsiModel.c:85519]   --->   Operation 131 'load' 'dense_1_kernel_array_2' <Predicate = (!tmp_8)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_16 : Operation 132 [1/1] (0.00ns)   --->   "store i64 50, i64* @dense_1_bias_numel, align 8" [vlsiModel.c:85525]   --->   Operation 132 'store' <Predicate = (tmp_8)> <Delay = 0.00>
ST_16 : Operation 133 [1/1] (1.35ns)   --->   "br label %14" [vlsiModel.c:85532]   --->   Operation 133 'br' <Predicate = (tmp_8)> <Delay = 1.35>

State 17 <SV = 14> <Delay = 5.54>
ST_17 : Operation 134 [1/2] (2.77ns)   --->   "%dense_1_kernel_array_2 = load float* %dense_1_kernel_array_1, align 4" [vlsiModel.c:85519]   --->   Operation 134 'load' 'dense_1_kernel_array_2' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_17 : Operation 135 [1/1] (0.00ns)   --->   "%dense_1_kernel_array_1_21 = getelementptr [80000 x float]* @dense_1_kernel_array_6, i64 0, i64 %z7_cast7" [vlsiModel.c:85519]   --->   Operation 135 'getelementptr' 'dense_1_kernel_array_1_21' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 136 [1/1] (2.77ns)   --->   "store float %dense_1_kernel_array_2, float* %dense_1_kernel_array_1_21, align 4" [vlsiModel.c:85519]   --->   Operation 136 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80000> <RAM>
ST_17 : Operation 137 [1/1] (0.00ns)   --->   "br label %11" [vlsiModel.c:85517]   --->   Operation 137 'br' <Predicate = true> <Delay = 0.00>

State 18 <SV = 14> <Delay = 2.77>
ST_18 : Operation 138 [1/1] (0.00ns)   --->   "%z6 = phi i6 [ 0, %13 ], [ %z6_1, %15 ]"   --->   Operation 138 'phi' 'z6' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 139 [1/1] (0.00ns)   --->   "%z6_cast6 = zext i6 %z6 to i64" [vlsiModel.c:85532]   --->   Operation 139 'zext' 'z6_cast6' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 140 [1/1] (1.22ns)   --->   "%tmp_s = icmp eq i6 %z6, -14" [vlsiModel.c:85532]   --->   Operation 140 'icmp' 'tmp_s' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 141 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50)"   --->   Operation 141 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 142 [1/1] (1.60ns)   --->   "%z6_1 = add i6 %z6, 1" [vlsiModel.c:85532]   --->   Operation 142 'add' 'z6_1' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 143 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %16, label %15" [vlsiModel.c:85532]   --->   Operation 143 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 144 [1/1] (0.00ns)   --->   "%dense_1_bias_array_a = getelementptr inbounds [50 x float]* @dense_1_bias_array, i64 0, i64 %z6_cast6" [vlsiModel.c:85534]   --->   Operation 144 'getelementptr' 'dense_1_bias_array_a' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_18 : Operation 145 [2/2] (2.77ns)   --->   "%dense_1_bias_array_l = load float* %dense_1_bias_array_a, align 4" [vlsiModel.c:85534]   --->   Operation 145 'load' 'dense_1_bias_array_l' <Predicate = (!tmp_s)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_18 : Operation 146 [1/1] (0.00ns)   --->   "store i64 1, i64* @dense_2_output_ndim, align 8" [vlsiModel.c:85540]   --->   Operation 146 'store' <Predicate = (tmp_s)> <Delay = 0.00>
ST_18 : Operation 147 [1/1] (0.00ns)   --->   "store i64 25, i64* @dense_2_output_numel, align 8" [vlsiModel.c:85541]   --->   Operation 147 'store' <Predicate = (tmp_s)> <Delay = 0.00>
ST_18 : Operation 148 [1/1] (1.75ns)   --->   "store i64 25, i64* getelementptr inbounds ([5 x i64]* @dense_2_output_shape, i64 0, i64 0), align 8" [vlsiModel.c:85542]   --->   Operation 148 'store' <Predicate = (tmp_s)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80000> <RAM>

State 19 <SV = 15> <Delay = 5.54>
ST_19 : Operation 149 [1/2] (2.77ns)   --->   "%dense_1_bias_array_l = load float* %dense_1_bias_array_a, align 4" [vlsiModel.c:85534]   --->   Operation 149 'load' 'dense_1_bias_array_l' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_19 : Operation 150 [1/1] (0.00ns)   --->   "%dense_1_bias_array_a_23 = getelementptr [80000 x float]* @dense_1_bias_array_7, i64 0, i64 %z6_cast6" [vlsiModel.c:85534]   --->   Operation 150 'getelementptr' 'dense_1_bias_array_a_23' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 151 [1/1] (2.77ns)   --->   "store float %dense_1_bias_array_l, float* %dense_1_bias_array_a_23, align 4" [vlsiModel.c:85534]   --->   Operation 151 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80000> <RAM>
ST_19 : Operation 152 [1/1] (0.00ns)   --->   "br label %14" [vlsiModel.c:85532]   --->   Operation 152 'br' <Predicate = true> <Delay = 0.00>

State 20 <SV = 15> <Delay = 1.75>
ST_20 : Operation 153 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_2_output_shape, i64 0, i64 1), align 8" [vlsiModel.c:85543]   --->   Operation 153 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80000> <RAM>
ST_20 : Operation 154 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_2_output_shape, i64 0, i64 2), align 8" [vlsiModel.c:85544]   --->   Operation 154 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80000> <RAM>

State 21 <SV = 16> <Delay = 1.75>
ST_21 : Operation 155 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_2_output_shape, i64 0, i64 3), align 8" [vlsiModel.c:85545]   --->   Operation 155 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80000> <RAM>
ST_21 : Operation 156 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_2_output_shape, i64 0, i64 4), align 8" [vlsiModel.c:85546]   --->   Operation 156 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80000> <RAM>
ST_21 : Operation 157 [1/1] (1.35ns)   --->   "br label %17" [vlsiModel.c:85548]   --->   Operation 157 'br' <Predicate = true> <Delay = 1.35>

State 22 <SV = 17> <Delay = 2.77>
ST_22 : Operation 158 [1/1] (0.00ns)   --->   "%z5 = phi i5 [ 0, %16 ], [ %z5_1, %18 ]"   --->   Operation 158 'phi' 'z5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 159 [1/1] (0.00ns)   --->   "%z5_cast5 = zext i5 %z5 to i64" [vlsiModel.c:85548]   --->   Operation 159 'zext' 'z5_cast5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 160 [1/1] (1.21ns)   --->   "%tmp_1 = icmp eq i5 %z5, -7" [vlsiModel.c:85548]   --->   Operation 160 'icmp' 'tmp_1' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 161 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25)"   --->   Operation 161 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 162 [1/1] (1.54ns)   --->   "%z5_1 = add i5 %z5, 1" [vlsiModel.c:85548]   --->   Operation 162 'add' 'z5_1' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 163 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %19, label %18" [vlsiModel.c:85548]   --->   Operation 163 'br' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 164 [1/1] (0.00ns)   --->   "%dense_2_output_array_1 = getelementptr [80000 x float]* @dense_2_output_array, i64 0, i64 %z5_cast5" [vlsiModel.c:85550]   --->   Operation 164 'getelementptr' 'dense_2_output_array_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_22 : Operation 165 [1/1] (2.77ns)   --->   "store float 0.000000e+00, float* %dense_2_output_array_1, align 4" [vlsiModel.c:85550]   --->   Operation 165 'store' <Predicate = (!tmp_1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80000> <RAM>
ST_22 : Operation 166 [1/1] (0.00ns)   --->   "br label %17" [vlsiModel.c:85548]   --->   Operation 166 'br' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_22 : Operation 167 [1/1] (0.00ns)   --->   "store i64 2, i64* @dense_2_kernel_ndim, align 8" [vlsiModel.c:85554]   --->   Operation 167 'store' <Predicate = (tmp_1)> <Delay = 0.00>
ST_22 : Operation 168 [1/1] (0.00ns)   --->   "store i64 1250, i64* @dense_2_kernel_numel, align 8" [vlsiModel.c:85555]   --->   Operation 168 'store' <Predicate = (tmp_1)> <Delay = 0.00>
ST_22 : Operation 169 [1/1] (1.75ns)   --->   "store i64 50, i64* getelementptr inbounds ([5 x i64]* @dense_2_kernel_shape, i64 0, i64 0), align 8" [vlsiModel.c:85556]   --->   Operation 169 'store' <Predicate = (tmp_1)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80000> <RAM>

State 23 <SV = 18> <Delay = 1.75>
ST_23 : Operation 170 [1/1] (1.75ns)   --->   "store i64 25, i64* getelementptr inbounds ([5 x i64]* @dense_2_kernel_shape, i64 0, i64 1), align 8" [vlsiModel.c:85557]   --->   Operation 170 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80000> <RAM>
ST_23 : Operation 171 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_2_kernel_shape, i64 0, i64 2), align 8" [vlsiModel.c:85558]   --->   Operation 171 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80000> <RAM>

State 24 <SV = 19> <Delay = 1.75>
ST_24 : Operation 172 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_2_kernel_shape, i64 0, i64 3), align 8" [vlsiModel.c:85559]   --->   Operation 172 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80000> <RAM>
ST_24 : Operation 173 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_2_kernel_shape, i64 0, i64 4), align 8" [vlsiModel.c:85560]   --->   Operation 173 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80000> <RAM>
ST_24 : Operation 174 [1/1] (1.35ns)   --->   "br label %20" [vlsiModel.c:85562]   --->   Operation 174 'br' <Predicate = true> <Delay = 1.35>

State 25 <SV = 20> <Delay = 2.77>
ST_25 : Operation 175 [1/1] (0.00ns)   --->   "%z4 = phi i11 [ 0, %19 ], [ %z4_1, %21 ]"   --->   Operation 175 'phi' 'z4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 176 [1/1] (0.00ns)   --->   "%z4_cast4 = zext i11 %z4 to i64" [vlsiModel.c:85562]   --->   Operation 176 'zext' 'z4_cast4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 177 [1/1] (1.52ns)   --->   "%tmp_3 = icmp eq i11 %z4, -798" [vlsiModel.c:85562]   --->   Operation 177 'icmp' 'tmp_3' <Predicate = true> <Delay = 1.52> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 178 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1250, i64 1250, i64 1250)"   --->   Operation 178 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 179 [1/1] (1.76ns)   --->   "%z4_1 = add i11 %z4, 1" [vlsiModel.c:85562]   --->   Operation 179 'add' 'z4_1' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 180 [1/1] (0.00ns)   --->   "br i1 %tmp_3, label %22, label %21" [vlsiModel.c:85562]   --->   Operation 180 'br' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 181 [1/1] (0.00ns)   --->   "%dense_2_kernel_array_1 = getelementptr inbounds [1250 x float]* @dense_2_kernel_array, i64 0, i64 %z4_cast4" [vlsiModel.c:85564]   --->   Operation 181 'getelementptr' 'dense_2_kernel_array_1' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_25 : Operation 182 [2/2] (2.77ns)   --->   "%dense_2_kernel_array_2 = load float* %dense_2_kernel_array_1, align 4" [vlsiModel.c:85564]   --->   Operation 182 'load' 'dense_2_kernel_array_2' <Predicate = (!tmp_3)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_25 : Operation 183 [1/1] (0.00ns)   --->   "store i64 25, i64* @dense_2_bias_numel, align 8" [vlsiModel.c:85570]   --->   Operation 183 'store' <Predicate = (tmp_3)> <Delay = 0.00>
ST_25 : Operation 184 [1/1] (1.35ns)   --->   "br label %23" [vlsiModel.c:85577]   --->   Operation 184 'br' <Predicate = (tmp_3)> <Delay = 1.35>

State 26 <SV = 21> <Delay = 5.54>
ST_26 : Operation 185 [1/2] (2.77ns)   --->   "%dense_2_kernel_array_2 = load float* %dense_2_kernel_array_1, align 4" [vlsiModel.c:85564]   --->   Operation 185 'load' 'dense_2_kernel_array_2' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_26 : Operation 186 [1/1] (0.00ns)   --->   "%dense_2_kernel_array_1_26 = getelementptr [80000 x float]* @dense_2_kernel_array_4, i64 0, i64 %z4_cast4" [vlsiModel.c:85564]   --->   Operation 186 'getelementptr' 'dense_2_kernel_array_1_26' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 187 [1/1] (2.77ns)   --->   "store float %dense_2_kernel_array_2, float* %dense_2_kernel_array_1_26, align 4" [vlsiModel.c:85564]   --->   Operation 187 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80000> <RAM>
ST_26 : Operation 188 [1/1] (0.00ns)   --->   "br label %20" [vlsiModel.c:85562]   --->   Operation 188 'br' <Predicate = true> <Delay = 0.00>

State 27 <SV = 21> <Delay = 2.77>
ST_27 : Operation 189 [1/1] (0.00ns)   --->   "%z3 = phi i5 [ 0, %22 ], [ %z3_1, %24 ]"   --->   Operation 189 'phi' 'z3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 190 [1/1] (0.00ns)   --->   "%z3_cast3 = zext i5 %z3 to i64" [vlsiModel.c:85577]   --->   Operation 190 'zext' 'z3_cast3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 191 [1/1] (1.21ns)   --->   "%tmp_5 = icmp eq i5 %z3, -7" [vlsiModel.c:85577]   --->   Operation 191 'icmp' 'tmp_5' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 192 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25)"   --->   Operation 192 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 193 [1/1] (1.54ns)   --->   "%z3_1 = add i5 %z3, 1" [vlsiModel.c:85577]   --->   Operation 193 'add' 'z3_1' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 194 [1/1] (0.00ns)   --->   "br i1 %tmp_5, label %25, label %24" [vlsiModel.c:85577]   --->   Operation 194 'br' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 195 [1/1] (0.00ns)   --->   "%dense_2_bias_array_a = getelementptr inbounds [25 x float]* @dense_2_bias_array, i64 0, i64 %z3_cast3" [vlsiModel.c:85579]   --->   Operation 195 'getelementptr' 'dense_2_bias_array_a' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_27 : Operation 196 [2/2] (2.77ns)   --->   "%dense_2_bias_array_l = load float* %dense_2_bias_array_a, align 4" [vlsiModel.c:85579]   --->   Operation 196 'load' 'dense_2_bias_array_l' <Predicate = (!tmp_5)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_27 : Operation 197 [1/1] (0.00ns)   --->   "store i64 2, i64* @dense_3_kernel_ndim, align 8" [vlsiModel.c:85584]   --->   Operation 197 'store' <Predicate = (tmp_5)> <Delay = 0.00>
ST_27 : Operation 198 [1/1] (0.00ns)   --->   "store i64 250, i64* @dense_3_kernel_numel, align 8" [vlsiModel.c:85585]   --->   Operation 198 'store' <Predicate = (tmp_5)> <Delay = 0.00>
ST_27 : Operation 199 [1/1] (1.75ns)   --->   "store i64 25, i64* getelementptr inbounds ([5 x i64]* @dense_3_kernel_shape, i64 0, i64 0), align 8" [vlsiModel.c:85586]   --->   Operation 199 'store' <Predicate = (tmp_5)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80000> <RAM>

State 28 <SV = 22> <Delay = 5.54>
ST_28 : Operation 200 [1/2] (2.77ns)   --->   "%dense_2_bias_array_l = load float* %dense_2_bias_array_a, align 4" [vlsiModel.c:85579]   --->   Operation 200 'load' 'dense_2_bias_array_l' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_28 : Operation 201 [1/1] (0.00ns)   --->   "%dense_2_bias_array_a_28 = getelementptr [80000 x float]* @dense_2_bias_array_5, i64 0, i64 %z3_cast3" [vlsiModel.c:85579]   --->   Operation 201 'getelementptr' 'dense_2_bias_array_a_28' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 202 [1/1] (2.77ns)   --->   "store float %dense_2_bias_array_l, float* %dense_2_bias_array_a_28, align 4" [vlsiModel.c:85579]   --->   Operation 202 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80000> <RAM>
ST_28 : Operation 203 [1/1] (0.00ns)   --->   "br label %23" [vlsiModel.c:85577]   --->   Operation 203 'br' <Predicate = true> <Delay = 0.00>

State 29 <SV = 22> <Delay = 1.75>
ST_29 : Operation 204 [1/1] (1.75ns)   --->   "store i64 10, i64* getelementptr inbounds ([5 x i64]* @dense_3_kernel_shape, i64 0, i64 1), align 8" [vlsiModel.c:85587]   --->   Operation 204 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80000> <RAM>
ST_29 : Operation 205 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_3_kernel_shape, i64 0, i64 2), align 8" [vlsiModel.c:85588]   --->   Operation 205 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80000> <RAM>

State 30 <SV = 23> <Delay = 1.75>
ST_30 : Operation 206 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_3_kernel_shape, i64 0, i64 3), align 8" [vlsiModel.c:85589]   --->   Operation 206 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80000> <RAM>
ST_30 : Operation 207 [1/1] (1.75ns)   --->   "store i64 1, i64* getelementptr inbounds ([5 x i64]* @dense_3_kernel_shape, i64 0, i64 4), align 8" [vlsiModel.c:85590]   --->   Operation 207 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80000> <RAM>
ST_30 : Operation 208 [1/1] (1.35ns)   --->   "br label %26" [vlsiModel.c:85592]   --->   Operation 208 'br' <Predicate = true> <Delay = 1.35>

State 31 <SV = 24> <Delay = 2.77>
ST_31 : Operation 209 [1/1] (0.00ns)   --->   "%z2 = phi i8 [ 0, %25 ], [ %z2_1, %27 ]"   --->   Operation 209 'phi' 'z2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 210 [1/1] (0.00ns)   --->   "%z2_cast2 = zext i8 %z2 to i64" [vlsiModel.c:85592]   --->   Operation 210 'zext' 'z2_cast2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 211 [1/1] (1.24ns)   --->   "%tmp_7 = icmp eq i8 %z2, -6" [vlsiModel.c:85592]   --->   Operation 211 'icmp' 'tmp_7' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 212 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 250, i64 250, i64 250)"   --->   Operation 212 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 213 [1/1] (1.71ns)   --->   "%z2_1 = add i8 %z2, 1" [vlsiModel.c:85592]   --->   Operation 213 'add' 'z2_1' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 214 [1/1] (0.00ns)   --->   "br i1 %tmp_7, label %.preheader.preheader, label %27" [vlsiModel.c:85592]   --->   Operation 214 'br' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 215 [1/1] (0.00ns)   --->   "%dense_3_kernel_array_1 = getelementptr inbounds [250 x float]* @dense_3_kernel_array, i64 0, i64 %z2_cast2" [vlsiModel.c:85594]   --->   Operation 215 'getelementptr' 'dense_3_kernel_array_1' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_31 : Operation 216 [2/2] (2.77ns)   --->   "%dense_3_kernel_array_2 = load float* %dense_3_kernel_array_1, align 4" [vlsiModel.c:85594]   --->   Operation 216 'load' 'dense_3_kernel_array_2' <Predicate = (!tmp_7)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_31 : Operation 217 [1/1] (1.35ns)   --->   "br label %.preheader" [vlsiModel.c:85598]   --->   Operation 217 'br' <Predicate = (tmp_7)> <Delay = 1.35>

State 32 <SV = 25> <Delay = 5.54>
ST_32 : Operation 218 [1/2] (2.77ns)   --->   "%dense_3_kernel_array_2 = load float* %dense_3_kernel_array_1, align 4" [vlsiModel.c:85594]   --->   Operation 218 'load' 'dense_3_kernel_array_2' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_32 : Operation 219 [1/1] (0.00ns)   --->   "%dense_3_kernel_array_1_30 = getelementptr [80000 x float]* @dense_3_kernel_array_2, i64 0, i64 %z2_cast2" [vlsiModel.c:85594]   --->   Operation 219 'getelementptr' 'dense_3_kernel_array_1_30' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 220 [1/1] (2.77ns)   --->   "store float %dense_3_kernel_array_2, float* %dense_3_kernel_array_1_30, align 4" [vlsiModel.c:85594]   --->   Operation 220 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80000> <RAM>
ST_32 : Operation 221 [1/1] (0.00ns)   --->   "br label %26" [vlsiModel.c:85592]   --->   Operation 221 'br' <Predicate = true> <Delay = 0.00>

State 33 <SV = 25> <Delay = 2.99>
ST_33 : Operation 222 [1/1] (0.00ns)   --->   "%z1 = phi i4 [ %z1_1, %28 ], [ 0, %.preheader.preheader ]"   --->   Operation 222 'phi' 'z1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 223 [1/1] (0.00ns)   --->   "%z1_cast1 = zext i4 %z1 to i64" [vlsiModel.c:85598]   --->   Operation 223 'zext' 'z1_cast1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 224 [1/1] (1.21ns)   --->   "%tmp_9 = icmp eq i4 %z1, -6" [vlsiModel.c:85598]   --->   Operation 224 'icmp' 'tmp_9' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 225 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 225 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 226 [1/1] (1.49ns)   --->   "%z1_1 = add i4 %z1, 1" [vlsiModel.c:85598]   --->   Operation 226 'add' 'z1_1' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 227 [1/1] (0.00ns)   --->   "br i1 %tmp_9, label %29, label %28" [vlsiModel.c:85598]   --->   Operation 227 'br' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 228 [1/1] (0.00ns)   --->   "%dense_3_bias_array_a = getelementptr inbounds [10 x float]* @dense_3_bias_array, i64 0, i64 %z1_cast1" [vlsiModel.c:85600]   --->   Operation 228 'getelementptr' 'dense_3_bias_array_a' <Predicate = (!tmp_9)> <Delay = 0.00>
ST_33 : Operation 229 [2/2] (2.77ns)   --->   "%dense_3_bias_array_l = load float* %dense_3_bias_array_a, align 4" [vlsiModel.c:85600]   --->   Operation 229 'load' 'dense_3_bias_array_l' <Predicate = (!tmp_9)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_33 : Operation 230 [1/1] (0.00ns)   --->   "store i64 10, i64* @dense_3_bias_numel, align 8" [vlsiModel.c:85603]   --->   Operation 230 'store' <Predicate = (tmp_9)> <Delay = 0.00>
ST_33 : Operation 231 [1/1] (0.00ns)   --->   "%dense_input_input_nd = call i64 @_ssdm_op_Read.ap_auto.i64P(i64* %dense_input_input_ndim)" [vlsiModel.c:85612]   --->   Operation 231 'read' 'dense_input_input_nd' <Predicate = (tmp_9)> <Delay = 0.00>
ST_33 : Operation 232 [1/1] (0.00ns)   --->   "%dense_input_input_nu = call i64 @_ssdm_op_Read.ap_auto.i64P(i64* %dense_input_input_numel)" [vlsiModel.c:85612]   --->   Operation 232 'read' 'dense_input_input_nu' <Predicate = (tmp_9)> <Delay = 0.00>
ST_33 : Operation 233 [2/2] (2.99ns)   --->   "call fastcc void @k2c_dense([80000 x float]* @dense_output_array, [80000 x float]* %dense_input_input_array, i64 %dense_input_input_nd, i64 %dense_input_input_nu, [5 x i64]* %dense_input_input_shape, [80000 x float]* @dense_kernel_array_0, [5 x i64]* @dense_kernel_shape, [80000 x float]* @dense_bias_array_1)" [vlsiModel.c:85612]   --->   Operation 233 'call' <Predicate = (tmp_9)> <Delay = 2.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 26> <Delay = 5.54>
ST_34 : Operation 234 [1/2] (2.77ns)   --->   "%dense_3_bias_array_l = load float* %dense_3_bias_array_a, align 4" [vlsiModel.c:85600]   --->   Operation 234 'load' 'dense_3_bias_array_l' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_34 : Operation 235 [1/1] (0.00ns)   --->   "%dense_3_bias_array_a_32 = getelementptr [80000 x float]* @dense_3_bias_array_3, i64 0, i64 %z1_cast1" [vlsiModel.c:85600]   --->   Operation 235 'getelementptr' 'dense_3_bias_array_a_32' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 236 [1/1] (2.77ns)   --->   "store float %dense_3_bias_array_l, float* %dense_3_bias_array_a_32, align 4" [vlsiModel.c:85600]   --->   Operation 236 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80000> <RAM>
ST_34 : Operation 237 [1/1] (0.00ns)   --->   "br label %.preheader" [vlsiModel.c:85598]   --->   Operation 237 'br' <Predicate = true> <Delay = 0.00>

State 35 <SV = 26> <Delay = 0.00>
ST_35 : Operation 238 [1/2] (0.00ns)   --->   "call fastcc void @k2c_dense([80000 x float]* @dense_output_array, [80000 x float]* %dense_input_input_array, i64 %dense_input_input_nd, i64 %dense_input_input_nu, [5 x i64]* %dense_input_input_shape, [80000 x float]* @dense_kernel_array_0, [5 x i64]* @dense_kernel_shape, [80000 x float]* @dense_bias_array_1)" [vlsiModel.c:85612]   --->   Operation 238 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 27> <Delay = 2.99>
ST_36 : Operation 239 [1/1] (0.00ns)   --->   "%dense_1_output_numel_1 = load i64* @dense_1_output_numel, align 8" [vlsiModel.c:85613]   --->   Operation 239 'load' 'dense_1_output_numel_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 240 [1/1] (0.00ns)   --->   "%dense_1_bias_numel_l = load i64* @dense_1_bias_numel, align 8" [vlsiModel.c:85613]   --->   Operation 240 'load' 'dense_1_bias_numel_l' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 241 [1/1] (0.00ns)   --->   "%dense_output_ndim_lo = load i64* @dense_output_ndim, align 8" [vlsiModel.c:85613]   --->   Operation 241 'load' 'dense_output_ndim_lo' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 242 [1/1] (0.00ns)   --->   "%dense_output_numel_l = load i64* @dense_output_numel, align 8" [vlsiModel.c:85613]   --->   Operation 242 'load' 'dense_output_numel_l' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 243 [1/1] (0.00ns)   --->   "%dense_1_kernel_ndim_s = load i64* @dense_1_kernel_ndim, align 8" [vlsiModel.c:85613]   --->   Operation 243 'load' 'dense_1_kernel_ndim_s' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 244 [1/1] (0.00ns)   --->   "%dense_1_kernel_numel_1 = load i64* @dense_1_kernel_numel, align 8" [vlsiModel.c:85613]   --->   Operation 244 'load' 'dense_1_kernel_numel_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 245 [2/2] (2.99ns)   --->   "call fastcc void @k2c_dense.3([80000 x float]* @dense_1_output_array, i64 %dense_1_output_numel_1, [80000 x float]* @dense_output_array, i64 %dense_output_ndim_lo, i64 %dense_output_numel_l, [5 x i64]* @dense_output_shape, [80000 x float]* @dense_1_kernel_array_6, i64 %dense_1_kernel_ndim_s, i64 %dense_1_kernel_numel_1, [5 x i64]* @dense_1_kernel_shape, [80000 x float]* @dense_1_bias_array_7, i64 %dense_1_bias_numel_l)" [vlsiModel.c:85613]   --->   Operation 245 'call' <Predicate = true> <Delay = 2.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 28> <Delay = 0.00>
ST_37 : Operation 246 [1/2] (0.00ns)   --->   "call fastcc void @k2c_dense.3([80000 x float]* @dense_1_output_array, i64 %dense_1_output_numel_1, [80000 x float]* @dense_output_array, i64 %dense_output_ndim_lo, i64 %dense_output_numel_l, [5 x i64]* @dense_output_shape, [80000 x float]* @dense_1_kernel_array_6, i64 %dense_1_kernel_ndim_s, i64 %dense_1_kernel_numel_1, [5 x i64]* @dense_1_kernel_shape, [80000 x float]* @dense_1_bias_array_7, i64 %dense_1_bias_numel_l)" [vlsiModel.c:85613]   --->   Operation 246 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 29> <Delay = 2.99>
ST_38 : Operation 247 [1/1] (0.00ns)   --->   "%dense_2_output_numel_1 = load i64* @dense_2_output_numel, align 8" [vlsiModel.c:85614]   --->   Operation 247 'load' 'dense_2_output_numel_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 248 [1/1] (0.00ns)   --->   "%dense_2_bias_numel_l = load i64* @dense_2_bias_numel, align 8" [vlsiModel.c:85614]   --->   Operation 248 'load' 'dense_2_bias_numel_l' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 249 [1/1] (0.00ns)   --->   "%dense_1_output_ndim_s = load i64* @dense_1_output_ndim, align 8" [vlsiModel.c:85614]   --->   Operation 249 'load' 'dense_1_output_ndim_s' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 250 [1/1] (0.00ns)   --->   "%dense_1_output_numel_2 = load i64* @dense_1_output_numel, align 8" [vlsiModel.c:85614]   --->   Operation 250 'load' 'dense_1_output_numel_2' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 251 [1/1] (0.00ns)   --->   "%dense_2_kernel_ndim_s = load i64* @dense_2_kernel_ndim, align 8" [vlsiModel.c:85614]   --->   Operation 251 'load' 'dense_2_kernel_ndim_s' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 252 [1/1] (0.00ns)   --->   "%dense_2_kernel_numel_1 = load i64* @dense_2_kernel_numel, align 8" [vlsiModel.c:85614]   --->   Operation 252 'load' 'dense_2_kernel_numel_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 253 [2/2] (2.99ns)   --->   "call fastcc void @k2c_dense.2([80000 x float]* @dense_2_output_array, i64 %dense_2_output_numel_1, [80000 x float]* @dense_1_output_array, i64 %dense_1_output_ndim_s, i64 %dense_1_output_numel_2, [5 x i64]* @dense_1_output_shape, [80000 x float]* @dense_2_kernel_array_4, i64 %dense_2_kernel_ndim_s, i64 %dense_2_kernel_numel_1, [5 x i64]* @dense_2_kernel_shape, [80000 x float]* @dense_2_bias_array_5, i64 %dense_2_bias_numel_l)" [vlsiModel.c:85614]   --->   Operation 253 'call' <Predicate = true> <Delay = 2.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 30> <Delay = 0.00>
ST_39 : Operation 254 [1/2] (0.00ns)   --->   "call fastcc void @k2c_dense.2([80000 x float]* @dense_2_output_array, i64 %dense_2_output_numel_1, [80000 x float]* @dense_1_output_array, i64 %dense_1_output_ndim_s, i64 %dense_1_output_numel_2, [5 x i64]* @dense_1_output_shape, [80000 x float]* @dense_2_kernel_array_4, i64 %dense_2_kernel_ndim_s, i64 %dense_2_kernel_numel_1, [5 x i64]* @dense_2_kernel_shape, [80000 x float]* @dense_2_bias_array_5, i64 %dense_2_bias_numel_l)" [vlsiModel.c:85614]   --->   Operation 254 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 31> <Delay = 2.99>
ST_40 : Operation 255 [1/1] (0.00ns)   --->   "%dense_3_output_numel_1 = call i64 @_ssdm_op_Read.ap_auto.i64P(i64* %dense_3_output_numel)" [vlsiModel.c:85615]   --->   Operation 255 'read' 'dense_3_output_numel_1' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 256 [1/1] (0.00ns)   --->   "%dense_3_bias_numel_l = load i64* @dense_3_bias_numel, align 8" [vlsiModel.c:85615]   --->   Operation 256 'load' 'dense_3_bias_numel_l' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 257 [1/1] (0.00ns)   --->   "%dense_2_output_ndim_s = load i64* @dense_2_output_ndim, align 8" [vlsiModel.c:85615]   --->   Operation 257 'load' 'dense_2_output_ndim_s' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 258 [1/1] (0.00ns)   --->   "%dense_2_output_numel_2 = load i64* @dense_2_output_numel, align 8" [vlsiModel.c:85615]   --->   Operation 258 'load' 'dense_2_output_numel_2' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 259 [1/1] (0.00ns)   --->   "%dense_3_kernel_ndim_s = load i64* @dense_3_kernel_ndim, align 8" [vlsiModel.c:85615]   --->   Operation 259 'load' 'dense_3_kernel_ndim_s' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 260 [1/1] (0.00ns)   --->   "%dense_3_kernel_numel_1 = load i64* @dense_3_kernel_numel, align 8" [vlsiModel.c:85615]   --->   Operation 260 'load' 'dense_3_kernel_numel_1' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 261 [2/2] (2.99ns)   --->   "call fastcc void @k2c_dense.1([80000 x float]* %dense_3_output_array, i64 %dense_3_output_numel_1, [80000 x float]* @dense_2_output_array, i64 %dense_2_output_ndim_s, i64 %dense_2_output_numel_2, [5 x i64]* @dense_2_output_shape, [80000 x float]* @dense_3_kernel_array_2, i64 %dense_3_kernel_ndim_s, i64 %dense_3_kernel_numel_1, [5 x i64]* @dense_3_kernel_shape, [80000 x float]* @dense_3_bias_array_3, i64 %dense_3_bias_numel_l)" [vlsiModel.c:85615]   --->   Operation 261 'call' <Predicate = true> <Delay = 2.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 32> <Delay = 0.00>
ST_41 : Operation 262 [1/2] (0.00ns)   --->   "call fastcc void @k2c_dense.1([80000 x float]* %dense_3_output_array, i64 %dense_3_output_numel_1, [80000 x float]* @dense_2_output_array, i64 %dense_2_output_ndim_s, i64 %dense_2_output_numel_2, [5 x i64]* @dense_2_output_shape, [80000 x float]* @dense_3_kernel_array_2, i64 %dense_3_kernel_ndim_s, i64 %dense_3_kernel_numel_1, [5 x i64]* @dense_3_kernel_shape, [80000 x float]* @dense_3_bias_array_3, i64 %dense_3_bias_numel_l)" [vlsiModel.c:85615]   --->   Operation 262 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 263 [1/1] (0.00ns)   --->   "ret void" [vlsiModel.c:85616]   --->   Operation 263 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.75ns
The critical path consists of the following:
	'store' operation (vlsiModel.c:85450) of constant 100 on array 'dense_output_shape' [65]  (1.75 ns)

 <State 2>: 1.75ns
The critical path consists of the following:
	'store' operation (vlsiModel.c:85451) of constant 1 on array 'dense_output_shape' [66]  (1.75 ns)

 <State 3>: 1.75ns
The critical path consists of the following:
	'store' operation (vlsiModel.c:85453) of constant 1 on array 'dense_output_shape' [68]  (1.75 ns)

 <State 4>: 2.77ns
The critical path consists of the following:
	'phi' operation ('z11') with incoming values : ('z11', vlsiModel.c:85456) [72]  (0 ns)
	'getelementptr' operation ('dense_output_array_a', vlsiModel.c:85458) [79]  (0 ns)
	'store' operation (vlsiModel.c:85458) of constant 0 on array 'dense_output_array' [80]  (2.77 ns)

 <State 5>: 1.75ns
The critical path consists of the following:
	'store' operation (vlsiModel.c:85466) of constant 100 on array 'dense_kernel_shape' [84]  (1.75 ns)

 <State 6>: 1.75ns
The critical path consists of the following:
	'store' operation (vlsiModel.c:85468) of constant 1 on array 'dense_kernel_shape' [86]  (1.75 ns)

 <State 7>: 2.77ns
The critical path consists of the following:
	'phi' operation ('z10') with incoming values : ('z10', vlsiModel.c:85471) [90]  (0 ns)
	'getelementptr' operation ('dense_kernel_array_a', vlsiModel.c:85473) [97]  (0 ns)
	'load' operation ('dense_kernel_array_l', vlsiModel.c:85473) on array 'dense_kernel_array' [98]  (2.77 ns)

 <State 8>: 5.54ns
The critical path consists of the following:
	'load' operation ('dense_kernel_array_l', vlsiModel.c:85473) on array 'dense_kernel_array' [98]  (2.77 ns)
	'store' operation (vlsiModel.c:85473) of variable 'dense_kernel_array_l', vlsiModel.c:85473 on array 'dense_kernel_array_0' [100]  (2.77 ns)

 <State 9>: 2.77ns
The critical path consists of the following:
	'phi' operation ('z9') with incoming values : ('z9', vlsiModel.c:85486) [105]  (0 ns)
	'getelementptr' operation ('dense_bias_array_add', vlsiModel.c:85488) [112]  (0 ns)
	'load' operation ('dense_bias_array_loa', vlsiModel.c:85488) on array 'dense_bias_array' [113]  (2.77 ns)

 <State 10>: 5.54ns
The critical path consists of the following:
	'load' operation ('dense_bias_array_loa', vlsiModel.c:85488) on array 'dense_bias_array' [113]  (2.77 ns)
	'store' operation (vlsiModel.c:85488) of variable 'dense_bias_array_loa', vlsiModel.c:85488 on array 'dense_bias_array_1' [115]  (2.77 ns)

 <State 11>: 1.75ns
The critical path consists of the following:
	'store' operation (vlsiModel.c:85497) of constant 1 on array 'dense_1_output_shape' [121]  (1.75 ns)

 <State 12>: 1.75ns
The critical path consists of the following:
	'store' operation (vlsiModel.c:85499) of constant 1 on array 'dense_1_output_shape' [123]  (1.75 ns)

 <State 13>: 2.77ns
The critical path consists of the following:
	'phi' operation ('z8') with incoming values : ('z8', vlsiModel.c:85502) [127]  (0 ns)
	'getelementptr' operation ('dense_1_output_array_1', vlsiModel.c:85504) [134]  (0 ns)
	'store' operation (vlsiModel.c:85504) of constant 0 on array 'dense_1_output_array' [135]  (2.77 ns)

 <State 14>: 1.75ns
The critical path consists of the following:
	'store' operation (vlsiModel.c:85512) of constant 50 on array 'dense_1_kernel_shape' [141]  (1.75 ns)

 <State 15>: 1.75ns
The critical path consists of the following:
	'store' operation (vlsiModel.c:85514) of constant 1 on array 'dense_1_kernel_shape' [143]  (1.75 ns)

 <State 16>: 2.77ns
The critical path consists of the following:
	'phi' operation ('z7') with incoming values : ('z7', vlsiModel.c:85517) [147]  (0 ns)
	'getelementptr' operation ('dense_1_kernel_array_1', vlsiModel.c:85519) [154]  (0 ns)
	'load' operation ('dense_1_kernel_array_2', vlsiModel.c:85519) on array 'dense_1_kernel_array' [155]  (2.77 ns)

 <State 17>: 5.54ns
The critical path consists of the following:
	'load' operation ('dense_1_kernel_array_2', vlsiModel.c:85519) on array 'dense_1_kernel_array' [155]  (2.77 ns)
	'store' operation (vlsiModel.c:85519) of variable 'dense_1_kernel_array_2', vlsiModel.c:85519 on array 'dense_1_kernel_array_6' [157]  (2.77 ns)

 <State 18>: 2.77ns
The critical path consists of the following:
	'phi' operation ('z6') with incoming values : ('z6', vlsiModel.c:85532) [163]  (0 ns)
	'getelementptr' operation ('dense_1_bias_array_a', vlsiModel.c:85534) [170]  (0 ns)
	'load' operation ('dense_1_bias_array_l', vlsiModel.c:85534) on array 'dense_1_bias_array' [171]  (2.77 ns)

 <State 19>: 5.54ns
The critical path consists of the following:
	'load' operation ('dense_1_bias_array_l', vlsiModel.c:85534) on array 'dense_1_bias_array' [171]  (2.77 ns)
	'store' operation (vlsiModel.c:85534) of variable 'dense_1_bias_array_l', vlsiModel.c:85534 on array 'dense_1_bias_array_7' [173]  (2.77 ns)

 <State 20>: 1.75ns
The critical path consists of the following:
	'store' operation (vlsiModel.c:85543) of constant 1 on array 'dense_2_output_shape' [179]  (1.75 ns)

 <State 21>: 1.75ns
The critical path consists of the following:
	'store' operation (vlsiModel.c:85545) of constant 1 on array 'dense_2_output_shape' [181]  (1.75 ns)

 <State 22>: 2.77ns
The critical path consists of the following:
	'phi' operation ('z5') with incoming values : ('z5', vlsiModel.c:85548) [185]  (0 ns)
	'getelementptr' operation ('dense_2_output_array_1', vlsiModel.c:85550) [192]  (0 ns)
	'store' operation (vlsiModel.c:85550) of constant 0 on array 'dense_2_output_array' [193]  (2.77 ns)

 <State 23>: 1.75ns
The critical path consists of the following:
	'store' operation (vlsiModel.c:85557) of constant 25 on array 'dense_2_kernel_shape' [199]  (1.75 ns)

 <State 24>: 1.75ns
The critical path consists of the following:
	'store' operation (vlsiModel.c:85559) of constant 1 on array 'dense_2_kernel_shape' [201]  (1.75 ns)

 <State 25>: 2.77ns
The critical path consists of the following:
	'phi' operation ('z4') with incoming values : ('z4', vlsiModel.c:85562) [205]  (0 ns)
	'getelementptr' operation ('dense_2_kernel_array_1', vlsiModel.c:85564) [212]  (0 ns)
	'load' operation ('dense_2_kernel_array_2', vlsiModel.c:85564) on array 'dense_2_kernel_array' [213]  (2.77 ns)

 <State 26>: 5.54ns
The critical path consists of the following:
	'load' operation ('dense_2_kernel_array_2', vlsiModel.c:85564) on array 'dense_2_kernel_array' [213]  (2.77 ns)
	'store' operation (vlsiModel.c:85564) of variable 'dense_2_kernel_array_2', vlsiModel.c:85564 on array 'dense_2_kernel_array_4' [215]  (2.77 ns)

 <State 27>: 2.77ns
The critical path consists of the following:
	'phi' operation ('z3') with incoming values : ('z3', vlsiModel.c:85577) [221]  (0 ns)
	'getelementptr' operation ('dense_2_bias_array_a', vlsiModel.c:85579) [228]  (0 ns)
	'load' operation ('dense_2_bias_array_l', vlsiModel.c:85579) on array 'dense_2_bias_array' [229]  (2.77 ns)

 <State 28>: 5.54ns
The critical path consists of the following:
	'load' operation ('dense_2_bias_array_l', vlsiModel.c:85579) on array 'dense_2_bias_array' [229]  (2.77 ns)
	'store' operation (vlsiModel.c:85579) of variable 'dense_2_bias_array_l', vlsiModel.c:85579 on array 'dense_2_bias_array_5' [231]  (2.77 ns)

 <State 29>: 1.75ns
The critical path consists of the following:
	'store' operation (vlsiModel.c:85587) of constant 10 on array 'dense_3_kernel_shape' [237]  (1.75 ns)

 <State 30>: 1.75ns
The critical path consists of the following:
	'store' operation (vlsiModel.c:85589) of constant 1 on array 'dense_3_kernel_shape' [239]  (1.75 ns)

 <State 31>: 2.77ns
The critical path consists of the following:
	'phi' operation ('z2') with incoming values : ('z2', vlsiModel.c:85592) [243]  (0 ns)
	'getelementptr' operation ('dense_3_kernel_array_1', vlsiModel.c:85594) [250]  (0 ns)
	'load' operation ('dense_3_kernel_array_2', vlsiModel.c:85594) on array 'dense_3_kernel_array' [251]  (2.77 ns)

 <State 32>: 5.54ns
The critical path consists of the following:
	'load' operation ('dense_3_kernel_array_2', vlsiModel.c:85594) on array 'dense_3_kernel_array' [251]  (2.77 ns)
	'store' operation (vlsiModel.c:85594) of variable 'dense_3_kernel_array_2', vlsiModel.c:85594 on array 'dense_3_kernel_array_2' [253]  (2.77 ns)

 <State 33>: 3ns
The critical path consists of the following:
	wire read on port 'dense_input_input_ndim' (vlsiModel.c:85612) [272]  (0 ns)
	'call' operation (vlsiModel.c:85612) to 'k2c_dense' [274]  (3 ns)

 <State 34>: 5.54ns
The critical path consists of the following:
	'load' operation ('dense_3_bias_array_l', vlsiModel.c:85600) on array 'dense_3_bias_array' [266]  (2.77 ns)
	'store' operation (vlsiModel.c:85600) of variable 'dense_3_bias_array_l', vlsiModel.c:85600 on array 'dense_3_bias_array_3' [268]  (2.77 ns)

 <State 35>: 0ns
The critical path consists of the following:

 <State 36>: 3ns
The critical path consists of the following:
	'load' operation ('dense_1_output_numel_1', vlsiModel.c:85613) on global variable 'dense_1_output_numel' [275]  (0 ns)
	'call' operation (vlsiModel.c:85613) to 'k2c_dense.3' [281]  (3 ns)

 <State 37>: 0ns
The critical path consists of the following:

 <State 38>: 3ns
The critical path consists of the following:
	'load' operation ('dense_2_output_numel_1', vlsiModel.c:85614) on global variable 'dense_2_output_numel' [282]  (0 ns)
	'call' operation (vlsiModel.c:85614) to 'k2c_dense.2' [288]  (3 ns)

 <State 39>: 0ns
The critical path consists of the following:

 <State 40>: 3ns
The critical path consists of the following:
	wire read on port 'dense_3_output_numel' (vlsiModel.c:85615) [289]  (0 ns)
	'call' operation (vlsiModel.c:85615) to 'k2c_dense.1' [295]  (3 ns)

 <State 41>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
