

================================================================
== Vitis HLS Report for 'DigitRec'
================================================================
* Date:           Sun Jun 16 06:02:42 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        digitrec_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.615 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  3023001|  3023001|  15.115 ms|  15.115 ms|  3023002|  3023002|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- TEST_LOOP  |  3023000|  3023000|      6046|          -|          -|   500|        no|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%t = alloca i32 1" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:96]   --->   Operation 11 'alloca' 't' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%dists_0_0 = alloca i32 1"   --->   Operation 12 'alloca' 'dists_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%dists_1_0 = alloca i32 1"   --->   Operation 13 'alloca' 'dists_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%dists_2_0 = alloca i32 1"   --->   Operation 14 'alloca' 'dists_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%labels_0_0 = alloca i32 1"   --->   Operation 15 'alloca' 'labels_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%labels_1_0 = alloca i32 1"   --->   Operation 16 'alloca' 'labels_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%labels_2_0 = alloca i32 1"   --->   Operation 17 'alloca' 'labels_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%max_label_loc = alloca i64 1"   --->   Operation 18 'alloca' 'max_label_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%labels_0_3_loc = alloca i64 1"   --->   Operation 19 'alloca' 'labels_0_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%labels_1_3_loc = alloca i64 1"   --->   Operation 20 'alloca' 'labels_1_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%labels_2_3_loc = alloca i64 1"   --->   Operation 21 'alloca' 'labels_2_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%dists_0_1_loc = alloca i64 1"   --->   Operation 22 'alloca' 'dists_0_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%dists_1_1_loc = alloca i64 1"   --->   Operation 23 'alloca' 'dists_1_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%dists_2_1_loc = alloca i64 1"   --->   Operation 24 'alloca' 'dists_2_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%labels_0_1_loc = alloca i64 1"   --->   Operation 25 'alloca' 'labels_0_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%labels_1_1_loc = alloca i64 1"   --->   Operation 26 'alloca' 'labels_1_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%labels_2_1_loc = alloca i64 1"   --->   Operation 27 'alloca' 'labels_2_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%spectopmodule_ln85 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:85]   --->   Operation 28 'spectopmodule' 'spectopmodule_ln85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %training_samples, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %training_samples"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %test_set, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %test_set"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %training_labels, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %training_labels"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %results, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %results"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%votes = alloca i64 1" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:67->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 37 'alloca' 'votes' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.46ns)   --->   "%store_ln96 = store i9 0, i9 %t" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:96]   --->   Operation 38 'store' 'store_ln96' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln96 = br void %SET_KNN_SET" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:96]   --->   Operation 39 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.36>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%t_1 = load i9 %t" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:96]   --->   Operation 40 'load' 't_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.90ns)   --->   "%icmp_ln96 = icmp_eq  i9 %t_1, i9 500" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:96]   --->   Operation 41 'icmp' 'icmp_ln96' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.90ns)   --->   "%add_ln96 = add i9 %t_1, i9 1" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:96]   --->   Operation 42 'add' 'add_ln96' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %icmp_ln96, void %SET_KNN_SET.split, void %for.end28" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:96]   --->   Operation 43 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%dists_0_0_load = load i32 %dists_0_0"   --->   Operation 44 'load' 'dists_0_0_load' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%dists_1_0_load = load i32 %dists_1_0"   --->   Operation 45 'load' 'dists_1_0_load' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%dists_2_0_load = load i32 %dists_2_0"   --->   Operation 46 'load' 'dists_2_0_load' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%labels_0_0_load = load i32 %labels_0_0"   --->   Operation 47 'load' 'labels_0_0_load' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%labels_1_0_load = load i32 %labels_1_0"   --->   Operation 48 'load' 'labels_1_0_load' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%labels_2_0_load = load i32 %labels_2_0"   --->   Operation 49 'load' 'labels_2_0_load' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 50 [2/2] (0.46ns)   --->   "%call_ln0 = call void @DigitRec_Pipeline_SET_KNN_SET, i32 %labels_2_0_load, i32 %labels_1_0_load, i32 %labels_0_0_load, i32 %dists_2_0_load, i32 %dists_1_0_load, i32 %dists_0_0_load, i32 %labels_2_1_loc, i32 %labels_1_1_loc, i32 %labels_0_1_loc, i32 %dists_2_1_loc, i32 %dists_1_1_loc, i32 %dists_0_1_loc"   --->   Operation 50 'call' 'call_ln0' <Predicate = (!icmp_ln96)> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %t_1, i2 0" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:96]   --->   Operation 51 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i11 %tmp_1" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:35->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:108]   --->   Operation 52 'zext' 'zext_ln35' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%test_set_addr = getelementptr i64 %test_set, i64 0, i64 %zext_ln35" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:35->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:108]   --->   Operation 53 'getelementptr' 'test_set_addr' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 54 [2/2] (1.29ns)   --->   "%test_set_load = load i11 %test_set_addr" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:35->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:108]   --->   Operation 54 'load' 'test_set_load' <Predicate = (!icmp_ln96)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2000> <RAM>
ST_2 : Operation 55 [2/2] (0.00ns)   --->   "%call_ln0 = call void @DigitRec_Pipeline_3, i32 %votes"   --->   Operation 55 'call' 'call_ln0' <Predicate = (!icmp_ln96)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 56 [1/1] (0.46ns)   --->   "%store_ln96 = store i9 %add_ln96, i9 %t" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:96]   --->   Operation 56 'store' 'store_ln96' <Predicate = (!icmp_ln96)> <Delay = 0.46>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%ret_ln114 = ret" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:114]   --->   Operation 57 'ret' 'ret_ln114' <Predicate = (icmp_ln96)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.29>
ST_3 : Operation 58 [1/2] (1.08ns)   --->   "%call_ln0 = call void @DigitRec_Pipeline_SET_KNN_SET, i32 %labels_2_0_load, i32 %labels_1_0_load, i32 %labels_0_0_load, i32 %dists_2_0_load, i32 %dists_1_0_load, i32 %dists_0_0_load, i32 %labels_2_1_loc, i32 %labels_1_1_loc, i32 %labels_0_1_loc, i32 %dists_2_1_loc, i32 %dists_1_1_loc, i32 %dists_0_1_loc"   --->   Operation 58 'call' 'call_ln0' <Predicate = true> <Delay = 1.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 59 [1/2] (1.29ns)   --->   "%test_set_load = load i11 %test_set_addr" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:35->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:108]   --->   Operation 59 'load' 'test_set_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2000> <RAM>
ST_3 : Operation 60 [1/2] (0.00ns)   --->   "%call_ln0 = call void @DigitRec_Pipeline_3, i32 %votes"   --->   Operation 60 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.29>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%labels_2_1_loc_load = load i32 %labels_2_1_loc"   --->   Operation 61 'load' 'labels_2_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%labels_1_1_loc_load = load i32 %labels_1_1_loc"   --->   Operation 62 'load' 'labels_1_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%labels_0_1_loc_load = load i32 %labels_0_1_loc"   --->   Operation 63 'load' 'labels_0_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%dists_2_1_loc_load = load i32 %dists_2_1_loc"   --->   Operation 64 'load' 'dists_2_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%dists_1_1_loc_load = load i32 %dists_1_1_loc"   --->   Operation 65 'load' 'dists_1_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%dists_0_1_loc_load = load i32 %dists_0_1_loc"   --->   Operation 66 'load' 'dists_0_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [2/2] (1.29ns)   --->   "%call_ln35 = call void @DigitRec_Pipeline_TRAINING_LOOP, i32 %labels_2_1_loc_load, i32 %labels_1_1_loc_load, i32 %labels_0_1_loc_load, i32 %dists_2_1_loc_load, i32 %dists_1_1_loc_load, i32 %dists_0_1_loc_load, i8 %training_labels, i64 %training_samples, i64 %test_set_load, i11 %tmp_1, i64 %test_set, i32 %labels_2_3_loc, i32 %labels_1_3_loc, i32 %labels_0_3_loc, i32 %dists_2_0, i32 %dists_1_0, i32 %dists_0_0" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:35->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:108]   --->   Operation 67 'call' 'call_ln35' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 68 [1/2] (0.00ns)   --->   "%call_ln35 = call void @DigitRec_Pipeline_TRAINING_LOOP, i32 %labels_2_1_loc_load, i32 %labels_1_1_loc_load, i32 %labels_0_1_loc_load, i32 %dists_2_1_loc_load, i32 %dists_1_1_loc_load, i32 %dists_0_1_loc_load, i8 %training_labels, i64 %training_samples, i64 %test_set_load, i11 %tmp_1, i64 %test_set, i32 %labels_2_3_loc, i32 %labels_1_3_loc, i32 %labels_0_3_loc, i32 %dists_2_0, i32 %dists_1_0, i32 %dists_0_0" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:35->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:108]   --->   Operation 68 'call' 'call_ln35' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 1.23>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%labels_2_3_loc_load = load i32 %labels_2_3_loc"   --->   Operation 69 'load' 'labels_2_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%labels_1_3_loc_load = load i32 %labels_1_3_loc"   --->   Operation 70 'load' 'labels_1_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%labels_0_3_loc_load = load i32 %labels_0_3_loc"   --->   Operation 71 'load' 'labels_0_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln107 = trunc i32 %labels_2_3_loc_load" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:107]   --->   Operation 72 'trunc' 'trunc_ln107' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln107_1 = trunc i32 %labels_1_3_loc_load" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:107]   --->   Operation 73 'trunc' 'trunc_ln107_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln107_2 = trunc i32 %labels_0_3_loc_load" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:107]   --->   Operation 74 'trunc' 'trunc_ln107_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [2/2] (1.23ns)   --->   "%call_ln107 = call void @DigitRec_Pipeline_VITIS_LOOP_69_1, i4 %trunc_ln107_2, i4 %trunc_ln107_1, i4 %trunc_ln107, i32 %votes" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:107]   --->   Operation 75 'call' 'call_ln107' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %labels_2_3_loc_load, i32 %labels_2_0"   --->   Operation 76 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %labels_1_3_loc_load, i32 %labels_1_0"   --->   Operation 77 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %labels_0_3_loc_load, i32 %labels_0_0"   --->   Operation 78 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 79 [1/2] (0.00ns)   --->   "%call_ln107 = call void @DigitRec_Pipeline_VITIS_LOOP_69_1, i4 %trunc_ln107_2, i4 %trunc_ln107_1, i4 %trunc_ln107, i32 %votes" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:107]   --->   Operation 79 'call' 'call_ln107' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 80 [2/2] (0.00ns)   --->   "%call_ln0 = call void @DigitRec_Pipeline_VITIS_LOOP_72_2, i32 %votes, i8 %max_label_loc"   --->   Operation 80 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 1.26>
ST_9 : Operation 81 [1/2] (1.26ns)   --->   "%call_ln0 = call void @DigitRec_Pipeline_VITIS_LOOP_72_2, i32 %votes, i8 %max_label_loc"   --->   Operation 81 'call' 'call_ln0' <Predicate = true> <Delay = 1.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 1.29>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i9 %t_1" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:96]   --->   Operation 82 'zext' 'zext_ln96' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%speclooptripcount_ln96 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 500, i64 500, i64 500" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:96]   --->   Operation 83 'speclooptripcount' 'speclooptripcount_ln96' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%specloopname_ln96 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:96]   --->   Operation 84 'specloopname' 'specloopname_ln96' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%max_label_loc_load = load i8 %max_label_loc"   --->   Operation 85 'load' 'max_label_loc_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%results_addr = getelementptr i8 %results, i64 0, i64 %zext_ln96" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:112]   --->   Operation 86 'getelementptr' 'results_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (1.29ns)   --->   "%store_ln112 = store i8 %max_label_loc_load, i9 %results_addr" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:112]   --->   Operation 87 'store' 'store_ln112' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 500> <RAM>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln96 = br void %SET_KNN_SET" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:96]   --->   Operation 88 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 0.460ns
The critical path consists of the following:
	'alloca' operation 9 bit ('t', benchmarks/rosetta/digit-recognition/src/digitrec.cpp:96) [5]  (0.000 ns)
	'store' operation 0 bit ('store_ln96', benchmarks/rosetta/digit-recognition/src/digitrec.cpp:96) of constant 0 on local variable 't', benchmarks/rosetta/digit-recognition/src/digitrec.cpp:96 [32]  (0.460 ns)

 <State 2>: 1.362ns
The critical path consists of the following:
	'load' operation 9 bit ('t', benchmarks/rosetta/digit-recognition/src/digitrec.cpp:96) on local variable 't', benchmarks/rosetta/digit-recognition/src/digitrec.cpp:96 [35]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln96', benchmarks/rosetta/digit-recognition/src/digitrec.cpp:96) [36]  (0.902 ns)
	'call' operation 0 bit ('call_ln0') to 'DigitRec_Pipeline_SET_KNN_SET' [49]  (0.460 ns)

 <State 3>: 1.297ns
The critical path consists of the following:
	'load' operation 64 bit ('test_set_load', benchmarks/rosetta/digit-recognition/src/digitrec.cpp:35->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:108) on array 'test_set' [59]  (1.297 ns)

 <State 4>: 1.297ns
The critical path consists of the following:
	'load' operation 32 bit ('labels_2_1_loc_load') on local variable 'labels_2_1_loc' [50]  (0.000 ns)
	'call' operation 0 bit ('call_ln35', benchmarks/rosetta/digit-recognition/src/digitrec.cpp:35->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:108) to 'DigitRec_Pipeline_TRAINING_LOOP' [60]  (1.297 ns)

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 1.232ns
The critical path consists of the following:
	'load' operation 32 bit ('labels_2_3_loc_load') on local variable 'labels_2_3_loc' [61]  (0.000 ns)
	'call' operation 0 bit ('call_ln107', benchmarks/rosetta/digit-recognition/src/digitrec.cpp:107) to 'DigitRec_Pipeline_VITIS_LOOP_69_1' [68]  (1.232 ns)

 <State 7>: 0.000ns
The critical path consists of the following:

 <State 8>: 0.000ns
The critical path consists of the following:

 <State 9>: 1.269ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'DigitRec_Pipeline_VITIS_LOOP_72_2' [69]  (1.269 ns)

 <State 10>: 1.297ns
The critical path consists of the following:
	'getelementptr' operation 9 bit ('results_addr', benchmarks/rosetta/digit-recognition/src/digitrec.cpp:112) [71]  (0.000 ns)
	'store' operation 0 bit ('store_ln112', benchmarks/rosetta/digit-recognition/src/digitrec.cpp:112) of variable 'max_label_loc_load' on array 'results' [72]  (1.297 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
