Loading plugins phase: Elapsed time ==> 0s.147ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\psoc\chamonix\fixed\Fixed\fixed.cydsn\fixed.cyprj -d CY8C4245LQI-483 -s C:\psoc\chamonix\fixed\Fixed\fixed.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: fit.M0032: warning: Clock Warning: (Clock_2's accuracy range '4.8 MHz +/- 2%, (4.704 MHz - 4.896 MHz)' is not within the specified tolerance range '5 MHz +/- 5%, (4.75 MHz - 5.25 MHz)'.).
 * C:\psoc\chamonix\fixed\Fixed\fixed.cydsn\fixed.cydwr (Clock_2)
 * C:\psoc\chamonix\fixed\Fixed\fixed.cydsn\TopDesign\TopDesign.cysch (Instance:Clock_2)

ADD: fit.M0015: information: One or more rows of flash have been configured to be protected; however, debugging has been enabled in the System DWR Editor. This means that while write restrictions are honored flash rows can still be read via SWD or JTAG. To prevent any ability to read the flash rows, disable debugging in the System DWR Editor.
 * C:\psoc\chamonix\fixed\Fixed\fixed.cydsn\fixed.cydwr (Chip Protection)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.881ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.065ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  fixed.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\psoc\chamonix\fixed\Fixed\fixed.cydsn\fixed.cyprj -dcpsoc3 fixed.v -verilog
======================================================================

======================================================================
Compiling:  fixed.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\psoc\chamonix\fixed\Fixed\fixed.cydsn\fixed.cyprj -dcpsoc3 fixed.v -verilog
======================================================================

======================================================================
Compiling:  fixed.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\psoc\chamonix\fixed\Fixed\fixed.cydsn\fixed.cyprj -dcpsoc3 -verilog fixed.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Nov 20 09:42:47 2018


======================================================================
Compiling:  fixed.v
Program  :   vpp
Options  :    -yv2 -q10 fixed.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Nov 20 09:42:47 2018

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\GlitchFilter_v2_0\GlitchFilter_v2_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'fixed.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  fixed.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\psoc\chamonix\fixed\Fixed\fixed.cydsn\fixed.cyprj -dcpsoc3 -verilog fixed.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Nov 20 09:42:47 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\psoc\chamonix\fixed\Fixed\fixed.cydsn\codegentemp\fixed.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\psoc\chamonix\fixed\Fixed\fixed.cydsn\codegentemp\fixed.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\GlitchFilter_v2_0\GlitchFilter_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  fixed.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\psoc\chamonix\fixed\Fixed\fixed.cydsn\fixed.cyprj -dcpsoc3 -verilog fixed.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Nov 20 09:42:47 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\psoc\chamonix\fixed\Fixed\fixed.cydsn\codegentemp\fixed.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\psoc\chamonix\fixed\Fixed\fixed.cydsn\codegentemp\fixed.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\GlitchFilter_v2_0\GlitchFilter_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\I2C_LED:Net_1257\
	\I2C_LED:uncfg_rx_irq\
	\I2C_LED:Net_1099\
	\I2C_LED:Net_1258\
	Net_2
	Net_3
	Net_12
	Net_13
	Net_14
	Net_15
	Net_16
	Net_17
	Net_18
	\EZI2C_CAM:Net_1257\
	\EZI2C_CAM:uncfg_rx_irq\
	\EZI2C_CAM:Net_1099\
	\EZI2C_CAM:Net_1258\
	Net_21
	Net_22
	Net_31
	Net_32
	Net_33
	Net_34
	Net_35
	Net_36
	Net_37
	\PWM_M:PWMUDB:km_run\
	\PWM_M:PWMUDB:ctrl_cmpmode2_2\
	\PWM_M:PWMUDB:ctrl_cmpmode2_1\
	\PWM_M:PWMUDB:ctrl_cmpmode2_0\
	\PWM_M:PWMUDB:ctrl_cmpmode1_2\
	\PWM_M:PWMUDB:ctrl_cmpmode1_1\
	\PWM_M:PWMUDB:ctrl_cmpmode1_0\
	\PWM_M:PWMUDB:capt_rising\
	\PWM_M:PWMUDB:capt_falling\
	\PWM_M:PWMUDB:trig_rise\
	\PWM_M:PWMUDB:trig_fall\
	\PWM_M:PWMUDB:sc_kill\
	\PWM_M:PWMUDB:min_kill\
	\PWM_M:PWMUDB:db_tc\
	\PWM_M:PWMUDB:dith_sel\
	Net_1196
	Net_1203
	Net_1284
	\PWM_M:PWMUDB:MODULE_1:b_31\
	\PWM_M:PWMUDB:MODULE_1:b_30\
	\PWM_M:PWMUDB:MODULE_1:b_29\
	\PWM_M:PWMUDB:MODULE_1:b_28\
	\PWM_M:PWMUDB:MODULE_1:b_27\
	\PWM_M:PWMUDB:MODULE_1:b_26\
	\PWM_M:PWMUDB:MODULE_1:b_25\
	\PWM_M:PWMUDB:MODULE_1:b_24\
	\PWM_M:PWMUDB:MODULE_1:b_23\
	\PWM_M:PWMUDB:MODULE_1:b_22\
	\PWM_M:PWMUDB:MODULE_1:b_21\
	\PWM_M:PWMUDB:MODULE_1:b_20\
	\PWM_M:PWMUDB:MODULE_1:b_19\
	\PWM_M:PWMUDB:MODULE_1:b_18\
	\PWM_M:PWMUDB:MODULE_1:b_17\
	\PWM_M:PWMUDB:MODULE_1:b_16\
	\PWM_M:PWMUDB:MODULE_1:b_15\
	\PWM_M:PWMUDB:MODULE_1:b_14\
	\PWM_M:PWMUDB:MODULE_1:b_13\
	\PWM_M:PWMUDB:MODULE_1:b_12\
	\PWM_M:PWMUDB:MODULE_1:b_11\
	\PWM_M:PWMUDB:MODULE_1:b_10\
	\PWM_M:PWMUDB:MODULE_1:b_9\
	\PWM_M:PWMUDB:MODULE_1:b_8\
	\PWM_M:PWMUDB:MODULE_1:b_7\
	\PWM_M:PWMUDB:MODULE_1:b_6\
	\PWM_M:PWMUDB:MODULE_1:b_5\
	\PWM_M:PWMUDB:MODULE_1:b_4\
	\PWM_M:PWMUDB:MODULE_1:b_3\
	\PWM_M:PWMUDB:MODULE_1:b_2\
	\PWM_M:PWMUDB:MODULE_1:b_1\
	\PWM_M:PWMUDB:MODULE_1:b_0\
	\PWM_M:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM_M:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM_M:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM_M:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM_M:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM_M:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM_M:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM_M:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM_M:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM_M:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM_M:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM_M:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM_M:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM_M:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM_M:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM_M:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM_M:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM_M:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM_M:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM_M:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM_M:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM_M:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM_M:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM_M:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM_M:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM_M:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM_M:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM_M:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM_M:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM_M:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM_M:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM_M:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM_M:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM_M:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM_M:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM_M:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM_M:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM_M:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM_M:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM_M:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM_M:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM_M:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM_M:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM_M:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM_M:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM_M:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM_M:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM_M:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM_M:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM_M:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM_M:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM_M:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM_M:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM_M:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM_M:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM_M:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM_M:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM_M:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM_M:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM_M:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM_M:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM_M:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM_M:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM_M:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM_M:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM_M:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM_M:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM_M:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM_M:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM_M:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM_M:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_M:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_M:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_M:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_M:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_M:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_M:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	\PWM_M:Net_139\
	\PWM_M:Net_138\
	\PWM_M:Net_183\
	\PWM_M:Net_181\
	Net_1208
	Net_1221
	Net_1222
	Net_1223
	Net_1225
	Net_1226
	Net_1227
	Net_1228

    Synthesized names
	\PWM_M:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM_M:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM_M:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM_M:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM_M:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM_M:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM_M:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM_M:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM_M:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM_M:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM_M:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM_M:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM_M:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM_M:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM_M:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM_M:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM_M:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM_M:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM_M:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM_M:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM_M:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM_M:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM_M:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM_M:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM_M:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM_M:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM_M:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM_M:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM_M:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM_M:PWMUDB:add_vi_vv_MODGEN_1_2\

Deleted 165 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \I2C_LED:rx_wire\ to \I2C_LED:select_s_wire\
Aliasing \I2C_LED:sclk_s_wire\ to \I2C_LED:select_s_wire\
Aliasing \I2C_LED:mosi_s_wire\ to \I2C_LED:select_s_wire\
Aliasing \I2C_LED:miso_m_wire\ to \I2C_LED:select_s_wire\
Aliasing zero to \I2C_LED:select_s_wire\
Aliasing one to \I2C_LED:tmpOE__sda_net_0\
Aliasing \I2C_LED:tmpOE__scl_net_0\ to \I2C_LED:tmpOE__sda_net_0\
Aliasing \I2C_LED:cts_wire\ to \I2C_LED:select_s_wire\
Aliasing \EZI2C_CAM:select_s_wire\ to \I2C_LED:select_s_wire\
Aliasing \EZI2C_CAM:rx_wire\ to \I2C_LED:select_s_wire\
Aliasing \EZI2C_CAM:sclk_s_wire\ to \I2C_LED:select_s_wire\
Aliasing \EZI2C_CAM:mosi_s_wire\ to \I2C_LED:select_s_wire\
Aliasing \EZI2C_CAM:miso_m_wire\ to \I2C_LED:select_s_wire\
Aliasing \EZI2C_CAM:tmpOE__sda_net_0\ to \I2C_LED:tmpOE__sda_net_0\
Aliasing \EZI2C_CAM:tmpOE__scl_net_0\ to \I2C_LED:tmpOE__sda_net_0\
Aliasing \EZI2C_CAM:cts_wire\ to \I2C_LED:select_s_wire\
Aliasing tmpOE__CAM_SPARE_net_0 to \I2C_LED:tmpOE__sda_net_0\
Aliasing tmpOE__AUD_OUT_net_0 to \I2C_LED:tmpOE__sda_net_0\
Aliasing Net_1344 to \I2C_LED:tmpOE__sda_net_0\
Aliasing tmpOE__AUD_SD_net_0 to \I2C_LED:tmpOE__sda_net_0\
Aliasing tmpOE__AUD_GAIN0_net_0 to \I2C_LED:tmpOE__sda_net_0\
Aliasing tmpOE__AUD_GAIN1_net_0 to \I2C_LED:tmpOE__sda_net_0\
Aliasing \PWM_M:Net_180\ to \I2C_LED:select_s_wire\
Aliasing \PWM_M:PWMUDB:hwCapture\ to \I2C_LED:select_s_wire\
Aliasing \PWM_M:Net_178\ to \I2C_LED:select_s_wire\
Aliasing \PWM_M:PWMUDB:trig_out\ to \I2C_LED:tmpOE__sda_net_0\
Aliasing \PWM_M:Net_186\ to \I2C_LED:select_s_wire\
Aliasing \PWM_M:PWMUDB:runmode_enable\\S\ to \I2C_LED:select_s_wire\
Aliasing \PWM_M:Net_179\ to \I2C_LED:tmpOE__sda_net_0\
Aliasing \PWM_M:PWMUDB:ltch_kill_reg\\R\ to \PWM_M:PWMUDB:runmode_enable\\R\
Aliasing \PWM_M:PWMUDB:ltch_kill_reg\\S\ to \I2C_LED:select_s_wire\
Aliasing \PWM_M:PWMUDB:km_tc\ to \I2C_LED:select_s_wire\
Aliasing \PWM_M:PWMUDB:min_kill_reg\\R\ to \PWM_M:PWMUDB:runmode_enable\\R\
Aliasing \PWM_M:PWMUDB:min_kill_reg\\S\ to \I2C_LED:select_s_wire\
Aliasing \PWM_M:PWMUDB:final_kill\ to \I2C_LED:tmpOE__sda_net_0\
Aliasing \PWM_M:PWMUDB:dith_count_1\\R\ to \PWM_M:PWMUDB:runmode_enable\\R\
Aliasing \PWM_M:PWMUDB:dith_count_1\\S\ to \I2C_LED:select_s_wire\
Aliasing \PWM_M:PWMUDB:dith_count_0\\R\ to \PWM_M:PWMUDB:runmode_enable\\R\
Aliasing \PWM_M:PWMUDB:dith_count_0\\S\ to \I2C_LED:select_s_wire\
Aliasing \PWM_M:PWMUDB:status_6\ to \I2C_LED:select_s_wire\
Aliasing \PWM_M:PWMUDB:status_4\ to \I2C_LED:select_s_wire\
Aliasing \PWM_M:PWMUDB:cmp1_status_reg\\R\ to \PWM_M:PWMUDB:runmode_enable\\R\
Aliasing \PWM_M:PWMUDB:cmp1_status_reg\\S\ to \I2C_LED:select_s_wire\
Aliasing \PWM_M:PWMUDB:cmp2_status_reg\\R\ to \PWM_M:PWMUDB:runmode_enable\\R\
Aliasing \PWM_M:PWMUDB:cmp2_status_reg\\S\ to \I2C_LED:select_s_wire\
Aliasing \PWM_M:PWMUDB:final_kill_reg\\R\ to \PWM_M:PWMUDB:runmode_enable\\R\
Aliasing \PWM_M:PWMUDB:final_kill_reg\\S\ to \I2C_LED:select_s_wire\
Aliasing \PWM_M:PWMUDB:cs_addr_0\ to \PWM_M:PWMUDB:runmode_enable\\R\
Aliasing \PWM_M:PWMUDB:pwm_temp\ to \I2C_LED:select_s_wire\
Aliasing \PWM_M:PWMUDB:MODULE_1:g2:a0:a_23\ to \I2C_LED:select_s_wire\
Aliasing \PWM_M:PWMUDB:MODULE_1:g2:a0:a_22\ to \I2C_LED:select_s_wire\
Aliasing \PWM_M:PWMUDB:MODULE_1:g2:a0:a_21\ to \I2C_LED:select_s_wire\
Aliasing \PWM_M:PWMUDB:MODULE_1:g2:a0:a_20\ to \I2C_LED:select_s_wire\
Aliasing \PWM_M:PWMUDB:MODULE_1:g2:a0:a_19\ to \I2C_LED:select_s_wire\
Aliasing \PWM_M:PWMUDB:MODULE_1:g2:a0:a_18\ to \I2C_LED:select_s_wire\
Aliasing \PWM_M:PWMUDB:MODULE_1:g2:a0:a_17\ to \I2C_LED:select_s_wire\
Aliasing \PWM_M:PWMUDB:MODULE_1:g2:a0:a_16\ to \I2C_LED:select_s_wire\
Aliasing \PWM_M:PWMUDB:MODULE_1:g2:a0:a_15\ to \I2C_LED:select_s_wire\
Aliasing \PWM_M:PWMUDB:MODULE_1:g2:a0:a_14\ to \I2C_LED:select_s_wire\
Aliasing \PWM_M:PWMUDB:MODULE_1:g2:a0:a_13\ to \I2C_LED:select_s_wire\
Aliasing \PWM_M:PWMUDB:MODULE_1:g2:a0:a_12\ to \I2C_LED:select_s_wire\
Aliasing \PWM_M:PWMUDB:MODULE_1:g2:a0:a_11\ to \I2C_LED:select_s_wire\
Aliasing \PWM_M:PWMUDB:MODULE_1:g2:a0:a_10\ to \I2C_LED:select_s_wire\
Aliasing \PWM_M:PWMUDB:MODULE_1:g2:a0:a_9\ to \I2C_LED:select_s_wire\
Aliasing \PWM_M:PWMUDB:MODULE_1:g2:a0:a_8\ to \I2C_LED:select_s_wire\
Aliasing \PWM_M:PWMUDB:MODULE_1:g2:a0:a_7\ to \I2C_LED:select_s_wire\
Aliasing \PWM_M:PWMUDB:MODULE_1:g2:a0:a_6\ to \I2C_LED:select_s_wire\
Aliasing \PWM_M:PWMUDB:MODULE_1:g2:a0:a_5\ to \I2C_LED:select_s_wire\
Aliasing \PWM_M:PWMUDB:MODULE_1:g2:a0:a_4\ to \I2C_LED:select_s_wire\
Aliasing \PWM_M:PWMUDB:MODULE_1:g2:a0:a_3\ to \I2C_LED:select_s_wire\
Aliasing \PWM_M:PWMUDB:MODULE_1:g2:a0:a_2\ to \I2C_LED:select_s_wire\
Aliasing \PWM_M:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to \I2C_LED:tmpOE__sda_net_0\
Aliasing tmpOE__PWM_net_0 to \I2C_LED:tmpOE__sda_net_0\
Aliasing tmpOE__EXT_RES_net_0 to \I2C_LED:tmpOE__sda_net_0\
Aliasing tmpOE__FB_net_0 to \I2C_LED:tmpOE__sda_net_0\
Aliasing \STEP_COUNT:Net_75\ to \I2C_LED:select_s_wire\
Aliasing \STEP_COUNT:Net_66\ to \I2C_LED:select_s_wire\
Aliasing \STEP_COUNT:Net_82\ to \I2C_LED:select_s_wire\
Aliasing \STEP_COUNT:Net_72\ to \I2C_LED:select_s_wire\
Aliasing \IDAC_1:Net_3\ to \I2C_LED:tmpOE__sda_net_0\
Aliasing \Timer_Tick:Net_75\ to \I2C_LED:select_s_wire\
Aliasing \Timer_Tick:Net_69\ to \I2C_LED:tmpOE__sda_net_0\
Aliasing \Timer_Tick:Net_66\ to \I2C_LED:select_s_wire\
Aliasing \Timer_Tick:Net_82\ to \I2C_LED:select_s_wire\
Aliasing \Timer_Tick:Net_72\ to \I2C_LED:select_s_wire\
Aliasing tmpOE__CW_net_0 to \I2C_LED:tmpOE__sda_net_0\
Aliasing tmpOE__I_SENSE_net_0 to \I2C_LED:tmpOE__sda_net_0\
Aliasing \Control_PWM:clk\ to \I2C_LED:select_s_wire\
Aliasing \Control_PWM:rst\ to \I2C_LED:select_s_wire\
Aliasing \IDAC_2:Net_3\ to \I2C_LED:tmpOE__sda_net_0\
Aliasing \PWM_DAC:Net_75\ to \I2C_LED:select_s_wire\
Aliasing \PWM_DAC:Net_69\ to \I2C_LED:tmpOE__sda_net_0\
Aliasing \PWM_DAC:Net_66\ to \I2C_LED:select_s_wire\
Aliasing \PWM_DAC:Net_82\ to \I2C_LED:select_s_wire\
Aliasing \PWM_DAC:Net_72\ to \I2C_LED:select_s_wire\
Aliasing \I2C_MAG:tmpOE__sda_net_0\ to \I2C_LED:tmpOE__sda_net_0\
Aliasing \I2C_MAG:tmpOE__scl_net_0\ to \I2C_LED:tmpOE__sda_net_0\
Aliasing tmpOE__CAM_INT_net_0 to \I2C_LED:tmpOE__sda_net_0\
Aliasing \Timer_1:Net_69\ to \Timer_1:Net_75\
Aliasing \Timer_1:Net_66\ to \Timer_1:Net_75\
Aliasing \Timer_1:Net_82\ to \I2C_LED:select_s_wire\
Aliasing \Timer_1:Net_72\ to \I2C_LED:select_s_wire\
Aliasing \PWM_M:PWMUDB:tc_i_reg\\D\ to \PWM_M:PWMUDB:status_2\
Removing Lhs of wire \I2C_LED:rx_wire\[3] = \I2C_LED:select_s_wire\[2]
Removing Lhs of wire \I2C_LED:Net_1170\[6] = \I2C_LED:Net_847\[1]
Removing Lhs of wire \I2C_LED:sclk_s_wire\[7] = \I2C_LED:select_s_wire\[2]
Removing Lhs of wire \I2C_LED:mosi_s_wire\[8] = \I2C_LED:select_s_wire\[2]
Removing Lhs of wire \I2C_LED:miso_m_wire\[9] = \I2C_LED:select_s_wire\[2]
Removing Rhs of wire zero[12] = \I2C_LED:select_s_wire\[2]
Removing Rhs of wire one[16] = \I2C_LED:tmpOE__sda_net_0\[11]
Removing Lhs of wire \I2C_LED:tmpOE__scl_net_0\[19] = one[16]
Removing Lhs of wire \I2C_LED:cts_wire\[28] = zero[12]
Removing Lhs of wire \EZI2C_CAM:select_s_wire\[53] = zero[12]
Removing Lhs of wire \EZI2C_CAM:rx_wire\[54] = zero[12]
Removing Lhs of wire \EZI2C_CAM:Net_1170\[57] = \EZI2C_CAM:Net_847\[52]
Removing Lhs of wire \EZI2C_CAM:sclk_s_wire\[58] = zero[12]
Removing Lhs of wire \EZI2C_CAM:mosi_s_wire\[59] = zero[12]
Removing Lhs of wire \EZI2C_CAM:miso_m_wire\[60] = zero[12]
Removing Lhs of wire \EZI2C_CAM:tmpOE__sda_net_0\[62] = one[16]
Removing Lhs of wire \EZI2C_CAM:tmpOE__scl_net_0\[68] = one[16]
Removing Lhs of wire \EZI2C_CAM:cts_wire\[77] = zero[12]
Removing Lhs of wire tmpOE__CAM_SPARE_net_0[101] = one[16]
Removing Lhs of wire tmpOE__AUD_OUT_net_0[107] = one[16]
Removing Lhs of wire Net_1344[108] = one[16]
Removing Lhs of wire tmpOE__AUD_SD_net_0[115] = one[16]
Removing Lhs of wire tmpOE__AUD_GAIN0_net_0[121] = one[16]
Removing Lhs of wire tmpOE__AUD_GAIN1_net_0[127] = one[16]
Removing Lhs of wire \PWM_M:Net_68\[135] = Net_58[464]
Removing Lhs of wire \PWM_M:PWMUDB:ctrl_enable\[146] = \PWM_M:PWMUDB:control_7\[138]
Removing Lhs of wire \PWM_M:Net_180\[154] = zero[12]
Removing Lhs of wire \PWM_M:PWMUDB:hwCapture\[157] = zero[12]
Removing Lhs of wire \PWM_M:PWMUDB:hwEnable\[158] = \PWM_M:PWMUDB:control_7\[138]
Removing Lhs of wire \PWM_M:Net_178\[160] = zero[12]
Removing Lhs of wire \PWM_M:PWMUDB:trig_out\[163] = one[16]
Removing Lhs of wire \PWM_M:PWMUDB:runmode_enable\\R\[165] = zero[12]
Removing Lhs of wire \PWM_M:Net_186\[166] = zero[12]
Removing Lhs of wire \PWM_M:PWMUDB:runmode_enable\\S\[167] = zero[12]
Removing Lhs of wire \PWM_M:PWMUDB:final_enable\[168] = \PWM_M:PWMUDB:runmode_enable\[164]
Removing Lhs of wire \PWM_M:Net_179\[171] = one[16]
Removing Lhs of wire \PWM_M:PWMUDB:ltch_kill_reg\\R\[173] = zero[12]
Removing Lhs of wire \PWM_M:PWMUDB:ltch_kill_reg\\S\[174] = zero[12]
Removing Lhs of wire \PWM_M:PWMUDB:km_tc\[175] = zero[12]
Removing Lhs of wire \PWM_M:PWMUDB:min_kill_reg\\R\[176] = zero[12]
Removing Lhs of wire \PWM_M:PWMUDB:min_kill_reg\\S\[177] = zero[12]
Removing Lhs of wire \PWM_M:PWMUDB:final_kill\[180] = one[16]
Removing Lhs of wire \PWM_M:PWMUDB:add_vi_vv_MODGEN_1_1\[183] = \PWM_M:PWMUDB:MODULE_1:g2:a0:s_1\[423]
Removing Lhs of wire \PWM_M:PWMUDB:add_vi_vv_MODGEN_1_0\[185] = \PWM_M:PWMUDB:MODULE_1:g2:a0:s_0\[424]
Removing Lhs of wire \PWM_M:PWMUDB:dith_count_1\\R\[186] = zero[12]
Removing Lhs of wire \PWM_M:PWMUDB:dith_count_1\\S\[187] = zero[12]
Removing Lhs of wire \PWM_M:PWMUDB:dith_count_0\\R\[188] = zero[12]
Removing Lhs of wire \PWM_M:PWMUDB:dith_count_0\\S\[189] = zero[12]
Removing Lhs of wire \PWM_M:PWMUDB:status_6\[192] = zero[12]
Removing Rhs of wire \PWM_M:PWMUDB:status_5\[193] = \PWM_M:PWMUDB:final_kill_reg\[208]
Removing Lhs of wire \PWM_M:PWMUDB:status_4\[194] = zero[12]
Removing Rhs of wire \PWM_M:PWMUDB:status_3\[195] = \PWM_M:PWMUDB:fifo_full\[215]
Removing Rhs of wire \PWM_M:PWMUDB:status_1\[197] = \PWM_M:PWMUDB:cmp2_status_reg\[207]
Removing Rhs of wire \PWM_M:PWMUDB:status_0\[198] = \PWM_M:PWMUDB:cmp1_status_reg\[206]
Removing Lhs of wire \PWM_M:PWMUDB:cmp1_status_reg\\R\[209] = zero[12]
Removing Lhs of wire \PWM_M:PWMUDB:cmp1_status_reg\\S\[210] = zero[12]
Removing Lhs of wire \PWM_M:PWMUDB:cmp2_status_reg\\R\[211] = zero[12]
Removing Lhs of wire \PWM_M:PWMUDB:cmp2_status_reg\\S\[212] = zero[12]
Removing Lhs of wire \PWM_M:PWMUDB:final_kill_reg\\R\[213] = zero[12]
Removing Lhs of wire \PWM_M:PWMUDB:final_kill_reg\\S\[214] = zero[12]
Removing Lhs of wire \PWM_M:PWMUDB:cs_addr_2\[216] = \PWM_M:PWMUDB:tc_i\[170]
Removing Lhs of wire \PWM_M:PWMUDB:cs_addr_1\[217] = \PWM_M:PWMUDB:runmode_enable\[164]
Removing Lhs of wire \PWM_M:PWMUDB:cs_addr_0\[218] = zero[12]
Removing Lhs of wire \PWM_M:PWMUDB:compare2\[252] = \PWM_M:PWMUDB:cmp2_less\[225]
Removing Rhs of wire Net_938[262] = \PWM_M:PWMUDB:pwm1_i_reg\[255]
Removing Lhs of wire \PWM_M:PWMUDB:pwm_temp\[264] = zero[12]
Removing Lhs of wire \PWM_M:PWMUDB:MODULE_1:g2:a0:a_23\[305] = zero[12]
Removing Lhs of wire \PWM_M:PWMUDB:MODULE_1:g2:a0:a_22\[306] = zero[12]
Removing Lhs of wire \PWM_M:PWMUDB:MODULE_1:g2:a0:a_21\[307] = zero[12]
Removing Lhs of wire \PWM_M:PWMUDB:MODULE_1:g2:a0:a_20\[308] = zero[12]
Removing Lhs of wire \PWM_M:PWMUDB:MODULE_1:g2:a0:a_19\[309] = zero[12]
Removing Lhs of wire \PWM_M:PWMUDB:MODULE_1:g2:a0:a_18\[310] = zero[12]
Removing Lhs of wire \PWM_M:PWMUDB:MODULE_1:g2:a0:a_17\[311] = zero[12]
Removing Lhs of wire \PWM_M:PWMUDB:MODULE_1:g2:a0:a_16\[312] = zero[12]
Removing Lhs of wire \PWM_M:PWMUDB:MODULE_1:g2:a0:a_15\[313] = zero[12]
Removing Lhs of wire \PWM_M:PWMUDB:MODULE_1:g2:a0:a_14\[314] = zero[12]
Removing Lhs of wire \PWM_M:PWMUDB:MODULE_1:g2:a0:a_13\[315] = zero[12]
Removing Lhs of wire \PWM_M:PWMUDB:MODULE_1:g2:a0:a_12\[316] = zero[12]
Removing Lhs of wire \PWM_M:PWMUDB:MODULE_1:g2:a0:a_11\[317] = zero[12]
Removing Lhs of wire \PWM_M:PWMUDB:MODULE_1:g2:a0:a_10\[318] = zero[12]
Removing Lhs of wire \PWM_M:PWMUDB:MODULE_1:g2:a0:a_9\[319] = zero[12]
Removing Lhs of wire \PWM_M:PWMUDB:MODULE_1:g2:a0:a_8\[320] = zero[12]
Removing Lhs of wire \PWM_M:PWMUDB:MODULE_1:g2:a0:a_7\[321] = zero[12]
Removing Lhs of wire \PWM_M:PWMUDB:MODULE_1:g2:a0:a_6\[322] = zero[12]
Removing Lhs of wire \PWM_M:PWMUDB:MODULE_1:g2:a0:a_5\[323] = zero[12]
Removing Lhs of wire \PWM_M:PWMUDB:MODULE_1:g2:a0:a_4\[324] = zero[12]
Removing Lhs of wire \PWM_M:PWMUDB:MODULE_1:g2:a0:a_3\[325] = zero[12]
Removing Lhs of wire \PWM_M:PWMUDB:MODULE_1:g2:a0:a_2\[326] = zero[12]
Removing Lhs of wire \PWM_M:PWMUDB:MODULE_1:g2:a0:a_1\[327] = \PWM_M:PWMUDB:MODIN1_1\[328]
Removing Lhs of wire \PWM_M:PWMUDB:MODIN1_1\[328] = \PWM_M:PWMUDB:dith_count_1\[182]
Removing Lhs of wire \PWM_M:PWMUDB:MODULE_1:g2:a0:a_0\[329] = \PWM_M:PWMUDB:MODIN1_0\[330]
Removing Lhs of wire \PWM_M:PWMUDB:MODIN1_0\[330] = \PWM_M:PWMUDB:dith_count_0\[184]
Removing Lhs of wire \PWM_M:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[462] = one[16]
Removing Lhs of wire \PWM_M:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[463] = one[16]
Removing Lhs of wire tmpOE__PWM_net_0[472] = one[16]
Removing Rhs of wire Net_272[489] = \GlitchFilter_2:genblk1[0]:last_state\[488]
Removing Lhs of wire tmpOE__EXT_RES_net_0[491] = one[16]
Removing Lhs of wire tmpOE__FB_net_0[508] = one[16]
Removing Lhs of wire \STEP_COUNT:Net_81\[520] = Net_218[513]
Removing Lhs of wire \STEP_COUNT:Net_75\[521] = zero[12]
Removing Lhs of wire \STEP_COUNT:Net_69\[522] = Net_272[489]
Removing Lhs of wire \STEP_COUNT:Net_66\[523] = zero[12]
Removing Lhs of wire \STEP_COUNT:Net_82\[524] = zero[12]
Removing Lhs of wire \STEP_COUNT:Net_72\[525] = zero[12]
Removing Lhs of wire \IDAC_1:Net_3\[533] = one[16]
Removing Lhs of wire \Timer_Tick:Net_81\[536] = Net_430[518]
Removing Lhs of wire \Timer_Tick:Net_75\[537] = zero[12]
Removing Lhs of wire \Timer_Tick:Net_69\[538] = one[16]
Removing Lhs of wire \Timer_Tick:Net_66\[539] = zero[12]
Removing Lhs of wire \Timer_Tick:Net_82\[540] = zero[12]
Removing Lhs of wire \Timer_Tick:Net_72\[541] = zero[12]
Removing Lhs of wire tmpOE__CW_net_0[549] = one[16]
Removing Lhs of wire tmpOE__I_SENSE_net_0[556] = one[16]
Removing Lhs of wire \Control_PWM:clk\[561] = zero[12]
Removing Lhs of wire \Control_PWM:rst\[562] = zero[12]
Removing Rhs of wire Net_1233[563] = \Control_PWM:control_out_0\[564]
Removing Rhs of wire Net_1233[563] = \Control_PWM:control_0\[587]
Removing Lhs of wire \IDAC_2:Net_3\[589] = one[16]
Removing Lhs of wire \PWM_DAC:Net_81\[591] = Net_1265[603]
Removing Lhs of wire \PWM_DAC:Net_75\[592] = zero[12]
Removing Lhs of wire \PWM_DAC:Net_69\[593] = one[16]
Removing Lhs of wire \PWM_DAC:Net_66\[594] = zero[12]
Removing Lhs of wire \PWM_DAC:Net_82\[595] = zero[12]
Removing Lhs of wire \PWM_DAC:Net_72\[596] = zero[12]
Removing Lhs of wire \I2C_MAG:tmpOE__sda_net_0\[606] = one[16]
Removing Lhs of wire \I2C_MAG:tmpOE__scl_net_0\[612] = one[16]
Removing Lhs of wire tmpOE__CAM_INT_net_0[618] = one[16]
Removing Lhs of wire \Timer_1:Net_81\[627] = Net_1322[624]
Removing Lhs of wire \Timer_1:Net_75\[628] = Net_1310[102]
Removing Lhs of wire \Timer_1:Net_69\[629] = Net_1310[102]
Removing Lhs of wire \Timer_1:Net_66\[630] = Net_1310[102]
Removing Lhs of wire \Timer_1:Net_82\[631] = zero[12]
Removing Lhs of wire \Timer_1:Net_72\[632] = zero[12]
Removing Lhs of wire \PWM_M:PWMUDB:prevCapture\\D\[641] = zero[12]
Removing Lhs of wire \PWM_M:PWMUDB:trig_last\\D\[642] = zero[12]
Removing Lhs of wire \PWM_M:PWMUDB:prevCompare1\\D\[648] = \PWM_M:PWMUDB:cmp1\[201]
Removing Lhs of wire \PWM_M:PWMUDB:prevCompare2\\D\[649] = \PWM_M:PWMUDB:cmp2\[204]
Removing Lhs of wire \PWM_M:PWMUDB:cmp1_status_reg\\D\[650] = \PWM_M:PWMUDB:cmp1_status\[202]
Removing Lhs of wire \PWM_M:PWMUDB:cmp2_status_reg\\D\[651] = \PWM_M:PWMUDB:cmp2_status\[205]
Removing Lhs of wire \PWM_M:PWMUDB:pwm_i_reg\\D\[653] = \PWM_M:PWMUDB:pwm_i\[254]
Removing Lhs of wire \PWM_M:PWMUDB:pwm1_i_reg\\D\[654] = \PWM_M:PWMUDB:pwm1_i\[256]
Removing Lhs of wire \PWM_M:PWMUDB:pwm2_i_reg\\D\[655] = \PWM_M:PWMUDB:pwm2_i\[258]
Removing Lhs of wire \PWM_M:PWMUDB:tc_i_reg\\D\[656] = \PWM_M:PWMUDB:status_2\[196]
Removing Lhs of wire \GlitchFilter_2:genblk1[0]:samples_3\\D\[657] = \GlitchFilter_2:genblk1[0]:samples_2\[483]
Removing Lhs of wire \GlitchFilter_2:genblk1[0]:samples_2\\D\[658] = \GlitchFilter_2:genblk1[0]:samples_1\[484]
Removing Lhs of wire \GlitchFilter_2:genblk1[0]:samples_1\\D\[659] = \GlitchFilter_2:genblk1[0]:samples_0\[485]
Removing Lhs of wire \GlitchFilter_2:genblk1[0]:samples_0\\D\[660] = Net_269[486]

------------------------------------------------------
Aliased 0 equations, 147 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M:PWMUDB:compare1\' (cost = 1):
\PWM_M:PWMUDB:compare1\ <= ((not \PWM_M:PWMUDB:cmp1_eq\ and not \PWM_M:PWMUDB:cmp1_less\));

Note:  Expanding virtual equation for '\PWM_M:PWMUDB:cmp2\' (cost = 0):
\PWM_M:PWMUDB:cmp2\ <= (\PWM_M:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\PWM_M:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_M:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_M:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_M:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM_M:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM_M:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_M:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_M:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_M:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_M:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_M:PWMUDB:dith_count_1\ and \PWM_M:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\GlitchFilter_2:genblk1[0]:or_term\' (cost = 5):
\GlitchFilter_2:genblk1[0]:or_term\ <= (Net_269
	OR \GlitchFilter_2:genblk1[0]:samples_0\
	OR \GlitchFilter_2:genblk1[0]:samples_1\
	OR \GlitchFilter_2:genblk1[0]:samples_2\
	OR \GlitchFilter_2:genblk1[0]:samples_3\);

Note:  Expanding virtual equation for '\GlitchFilter_2:genblk1[0]:and_term\' (cost = 1):
\GlitchFilter_2:genblk1[0]:and_term\ <= ((\GlitchFilter_2:genblk1[0]:samples_3\ and \GlitchFilter_2:genblk1[0]:samples_2\ and \GlitchFilter_2:genblk1[0]:samples_1\ and \GlitchFilter_2:genblk1[0]:samples_0\ and Net_269));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM_M:PWMUDB:cmp1\' (cost = 2):
\PWM_M:PWMUDB:cmp1\ <= ((not \PWM_M:PWMUDB:cmp1_eq\ and not \PWM_M:PWMUDB:cmp1_less\));

Note:  Expanding virtual equation for '\PWM_M:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM_M:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM_M:PWMUDB:dith_count_0\ and \PWM_M:PWMUDB:dith_count_1\)
	OR (not \PWM_M:PWMUDB:dith_count_1\ and \PWM_M:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_M:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_M:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_M:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_M:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM_M:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_M:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_M:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_M:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_M:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_M:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_M:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_M:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_M:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_M:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_M:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_M:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_M:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_M:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_M:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_M:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_M:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_M:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_M:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_M:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 30 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_M:PWMUDB:final_capture\ to zero
Aliasing \PWM_M:PWMUDB:pwm_i\ to zero
Aliasing \PWM_M:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_M:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_M:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_M:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_M:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_M:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \PWM_M:PWMUDB:final_capture\[220] = zero[12]
Removing Lhs of wire \PWM_M:PWMUDB:pwm_i\[254] = zero[12]
Removing Lhs of wire \PWM_M:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[433] = zero[12]
Removing Lhs of wire \PWM_M:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[443] = zero[12]
Removing Lhs of wire \PWM_M:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[453] = zero[12]
Removing Lhs of wire \PWM_M:PWMUDB:min_kill_reg\\D\[640] = one[16]
Removing Lhs of wire \PWM_M:PWMUDB:runmode_enable\\D\[643] = \PWM_M:PWMUDB:control_7\[138]
Removing Lhs of wire \PWM_M:PWMUDB:ltch_kill_reg\\D\[645] = one[16]
Removing Lhs of wire \PWM_M:PWMUDB:final_kill_reg\\D\[652] = zero[12]

------------------------------------------------------
Aliased 0 equations, 9 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\psoc\chamonix\fixed\Fixed\fixed.cydsn\fixed.cyprj -dcpsoc3 fixed.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.899ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Tuesday, 20 November 2018 09:42:47
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\psoc\chamonix\fixed\Fixed\fixed.cydsn\fixed.cyprj -d CY8C4245LQI-483 fixed.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.013ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_M:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_M:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_M:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \PWM_M:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_M:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_M:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_M:PWMUDB:pwm_i_reg\ from registered to combinatorial

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 8: Automatic-assigning  clock 'Clock_6'. Signal=Net_1322_ff8
    Fixed Function Clock 9: Automatic-assigning  clock 'Clock_4'. Signal=Net_218_ff9
    Fixed Function Clock 10: Automatic-assigning  clock 'Clock_1'. Signal=Net_1265_ff10
    Fixed Function Clock 11: Automatic-assigning  clock 'Clock_5'. Signal=Net_430_ff11
    Fixed Function Clock 2: Automatic-assigning  clock 'I2C_LED_SCBCLK'. Signal=\I2C_LED:Net_847_ff2\
    Digital Clock 0: Automatic-assigning  clock 'Clock_2'. Fanout=1, Signal=Net_58_digital
    Digital Clock 1: Automatic-assigning  clock 'Clock_3'. Fanout=1, Signal=Net_271_digital
    Fixed Function Clock 3: Automatic-assigning  clock 'EZI2C_CAM_SCBCLK'. Signal=\EZI2C_CAM:Net_847_ff3\
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWM_M:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
    UDB Clk/Enable \GlitchFilter_2:ClkSync\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1, EnableOut: Constant 1
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \I2C_LED:sda(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \I2C_LED:sda(0)\__PA ,
            fb => \I2C_LED:sda_wire\ ,
            pad => \I2C_LED:sda(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \I2C_LED:scl(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \I2C_LED:scl(0)\__PA ,
            fb => \I2C_LED:scl_wire\ ,
            pad => \I2C_LED:scl(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \EZI2C_CAM:sda(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \EZI2C_CAM:sda(0)\__PA ,
            fb => \EZI2C_CAM:sda_wire\ ,
            pad => \EZI2C_CAM:sda(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \EZI2C_CAM:scl(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \EZI2C_CAM:scl(0)\__PA ,
            fb => \EZI2C_CAM:scl_wire\ ,
            pad => \EZI2C_CAM:scl(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = CAM_SPARE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CAM_SPARE(0)__PA ,
            fb => Net_1310 ,
            pad => CAM_SPARE(0)_PAD );
        Properties:
        {
        }

    Pin : Name = AUD_OUT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => AUD_OUT(0)__PA ,
            pin_input => __ONE__ ,
            analog_term => Net_1307 ,
            pad => AUD_OUT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = AUD_SD(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => AUD_SD(0)__PA ,
            pad => AUD_SD(0)_PAD );
        Properties:
        {
        }

    Pin : Name = AUD_GAIN0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => AUD_GAIN0(0)__PA ,
            pad => AUD_GAIN0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = AUD_GAIN1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => AUD_GAIN1(0)__PA ,
            pad => AUD_GAIN1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWM(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM(0)__PA ,
            pin_input => Net_1234 ,
            pad => PWM(0)_PAD );
        Properties:
        {
        }

    Pin : Name = EXT_RES(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => EXT_RES(0)__PA ,
            analog_term => Net_1206 ,
            pad => EXT_RES(0)_PAD );
        Properties:
        {
        }

    Pin : Name = FB(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => FB(0)__PA ,
            fb => Net_269 ,
            pad => FB(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CW(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => CW(0)__PA ,
            pad => CW(0)_PAD );
        Properties:
        {
        }

    Pin : Name = I_SENSE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => I_SENSE(0)__PA ,
            analog_term => isense ,
            pad => I_SENSE(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \I2C_MAG:sda(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \I2C_MAG:sda(0)\__PA ,
            pad => \I2C_MAG:sda(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \I2C_MAG:scl(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \I2C_MAG:scl(0)\__PA ,
            pad => \I2C_MAG:scl(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = CAM_INT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CAM_INT(0)__PA ,
            pad => CAM_INT(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=3)

    MacroCell: Name=\PWM_M:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_M:PWMUDB:runmode_enable\ * \PWM_M:PWMUDB:tc_i\
        );
        Output = \PWM_M:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Net_1234, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_938 * !Net_1233
        );
        Output = Net_1234 (fanout=1)

    MacroCell: Name=\PWM_M:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_58_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_M:PWMUDB:control_7\
        );
        Output = \PWM_M:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_M:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_58_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_M:PWMUDB:cmp1_eq\ * !\PWM_M:PWMUDB:cmp1_less\
        );
        Output = \PWM_M:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_M:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_58_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_M:PWMUDB:cmp2_less\
        );
        Output = \PWM_M:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\PWM_M:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_58_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_M:PWMUDB:prevCompare1\ * !\PWM_M:PWMUDB:cmp1_eq\ * 
              !\PWM_M:PWMUDB:cmp1_less\
        );
        Output = \PWM_M:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_M:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_58_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_M:PWMUDB:prevCompare2\ * \PWM_M:PWMUDB:cmp2_less\
        );
        Output = \PWM_M:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_938, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_58_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_M:PWMUDB:runmode_enable\ * !\PWM_M:PWMUDB:cmp1_eq\ * 
              !\PWM_M:PWMUDB:cmp1_less\
        );
        Output = Net_938 (fanout=1)

    MacroCell: Name=\GlitchFilter_2:genblk1[0]:samples_3\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_271_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GlitchFilter_2:genblk1[0]:samples_2\
        );
        Output = \GlitchFilter_2:genblk1[0]:samples_3\ (fanout=1)

    MacroCell: Name=\GlitchFilter_2:genblk1[0]:samples_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_271_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GlitchFilter_2:genblk1[0]:samples_1\
        );
        Output = \GlitchFilter_2:genblk1[0]:samples_2\ (fanout=2)

    MacroCell: Name=\GlitchFilter_2:genblk1[0]:samples_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_271_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GlitchFilter_2:genblk1[0]:samples_0\
        );
        Output = \GlitchFilter_2:genblk1[0]:samples_1\ (fanout=2)

    MacroCell: Name=\GlitchFilter_2:genblk1[0]:samples_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_271_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_269
        );
        Output = \GlitchFilter_2:genblk1[0]:samples_0\ (fanout=2)

    MacroCell: Name=Net_272, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_271_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\GlitchFilter_2:genblk1[0]:samples_3\ * 
              !\GlitchFilter_2:genblk1[0]:samples_2\ * 
              !\GlitchFilter_2:genblk1[0]:samples_1\ * 
              !\GlitchFilter_2:genblk1[0]:samples_0\ * !Net_269 * Net_272
            + \GlitchFilter_2:genblk1[0]:samples_3\ * 
              \GlitchFilter_2:genblk1[0]:samples_2\ * 
              \GlitchFilter_2:genblk1[0]:samples_1\ * 
              \GlitchFilter_2:genblk1[0]:samples_0\ * Net_269 * !Net_272
        );
        Output = Net_272 (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWM_M:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_58_digital ,
            cs_addr_2 => \PWM_M:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_M:PWMUDB:runmode_enable\ ,
            ce0_comb => \PWM_M:PWMUDB:cmp1_eq\ ,
            cl0_comb => \PWM_M:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_M:PWMUDB:tc_i\ ,
            cl1_comb => \PWM_M:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \PWM_M:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\PWM_M:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_58_digital ,
            status_3 => \PWM_M:PWMUDB:status_3\ ,
            status_2 => \PWM_M:PWMUDB:status_2\ ,
            status_1 => \PWM_M:PWMUDB:status_1\ ,
            status_0 => \PWM_M:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM_M:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_58_digital ,
            control_7 => \PWM_M:PWMUDB:control_7\ ,
            control_6 => \PWM_M:PWMUDB:control_6\ ,
            control_5 => \PWM_M:PWMUDB:control_5\ ,
            control_4 => \PWM_M:PWMUDB:control_4\ ,
            control_3 => \PWM_M:PWMUDB:control_3\ ,
            control_2 => \PWM_M:PWMUDB:control_2\ ,
            control_1 => \PWM_M:PWMUDB:control_1\ ,
            control_0 => \PWM_M:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Control_PWM:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Control_PWM:control_7\ ,
            control_6 => \Control_PWM:control_6\ ,
            control_5 => \Control_PWM:control_5\ ,
            control_4 => \Control_PWM:control_4\ ,
            control_3 => \Control_PWM:control_3\ ,
            control_2 => \Control_PWM:control_2\ ,
            control_1 => \Control_PWM:control_1\ ,
            control_0 => Net_1233 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000001"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\I2C_LED:SCB_IRQ\
        PORT MAP (
            interrupt => Net_4 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\EZI2C_CAM:SCB_IRQ\
        PORT MAP (
            interrupt => Net_23 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_tick
        PORT MAP (
            interrupt => Net_535 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_DAC
        PORT MAP (
            interrupt => Net_1259 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_Capture
        PORT MAP (
            interrupt => Net_1316 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    2 :    4 : 50.00 %
Interrupts                    :    5 :   27 :   32 : 15.63 %
IO                            :   19 :   15 :   34 : 55.88 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    0 :    1 :    1 :  0.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    2 :    0 :    2 : 100.00 %
Timer/Counter/PWM             :    4 :    0 :    4 : 100.00 %
UDB                           :      :      :      :        
  Macrocells                  :   14 :   18 :   32 : 43.75 %
  Unique P-terms              :   14 :   50 :   64 : 21.88 %
  Total P-terms               :   14 :      :      :        
  Datapath Cells              :    1 :    3 :    4 : 25.00 %
  Status Cells                :    1 :    3 :    4 : 25.00 %
    StatusI Registers         :    1 :      :      :        
  Control Cells               :    2 :    2 :    4 : 50.00 %
    Control Registers         :    2 :      :      :        
Comparator/Opamp              :    1 :    1 :    2 : 50.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    1 :    0 :    1 : 100.00 %
  8-bit IDAC                  :    1 :    0 :    1 : 100.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.120ms
Tech Mapping phase: Elapsed time ==> 0s.139ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="FFB & IO Pre Placement">
<CYPRESSTAG name="Placement" icon="FILE_RPT_PLACEMENT">

Cell                                : Block                              
=========================================================================
\I2C_LED:sda(0)\                    : [IOP=(4)][IoId=(1)]                
\I2C_LED:scl(0)\                    : [IOP=(4)][IoId=(0)]                
\EZI2C_CAM:sda(0)\                  : [IOP=(3)][IoId=(1)]                
\EZI2C_CAM:scl(0)\                  : [IOP=(3)][IoId=(0)]                
CAM_SPARE(0)                        : [IOP=(0)][IoId=(7)]                
AUD_OUT(0)                          : [IOP=(2)][IoId=(7)]                
AUD_SD(0)                           : [IOP=(0)][IoId=(0)]                
AUD_GAIN0(0)                        : [IOP=(0)][IoId=(1)]                
AUD_GAIN1(0)                        : [IOP=(0)][IoId=(2)]                
PWM(0)                              : [IOP=(1)][IoId=(3)]                
EXT_RES(0)                          : [IOP=(1)][IoId=(1)]                
FB(0)                               : [IOP=(1)][IoId=(4)]                
CW(0)                               : [IOP=(1)][IoId=(2)]                
I_SENSE(0)                          : [IOP=(1)][IoId=(0)]                
\I2C_MAG:sda(0)\                    : [IOP=(4)][IoId=(2)]                
\I2C_MAG:scl(0)\                    : [IOP=(4)][IoId=(3)]                
CAM_INT(0)                          : [IOP=(0)][IoId=(6)]                
ClockGenBlock                       : CLK_GEN_[FFB(CLK_GEN,0)]           
\I2C_LED:SCB\                       : SCB_[FFB(SCB,0)]                   
\EZI2C_CAM:SCB\                     : SCB_[FFB(SCB,1)]                   
\IDAC_1:cy_psoc4_idac\              : CSIDAC7_[FFB(CSIDAC7,0)]           
\IDAC_2:cy_psoc4_idac\              : CSIDAC8_[FFB(CSIDAC8,0)]           
\Comp_ISENSE:cy_psoc4_abuf\         : OA_CTB0.OA0                        
\STEP_COUNT:cy_m0s8_tcpwm_1\        : TCPWM_[FFB(TCPWM,0)]               
\Timer_Tick:cy_m0s8_tcpwm_1\        : TCPWM_[FFB(TCPWM,1)]               
\PWM_DAC:cy_m0s8_tcpwm_1\           : TCPWM_[FFB(TCPWM,2)]               
\Timer_1:cy_m0s8_tcpwm_1\           : TCPWM_[FFB(TCPWM,3)]               

</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Real Analog Placement">
Info: plm.M0038: The pin named FB(0) at location [IOP=(1)][IoId=(4)] prevents usage of special purposes: F(OA,1). (App=cydsfit)
Elapsed time ==> 0.1078442s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.353ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0025790 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_1206 {
    idac1_out
    swhv_5
    amuxbusb
    P1_P51
    p1_1
    CTB0_A11
    CTB0_oa0_vminus
  }
  Net: Net_1307 {
    idac0_out
    swhv_1
    amuxbusa
    P2_P47
    p2_7
  }
  Net: \Comp_ISENSE:Net_32\ {
  }
  Net: \Comp_ISENSE:Net_33\ {
  }
  Net: isense {
    p1_0
    CTB0_A20
    CTB0_oa0_vplus
  }
}
Map of item to net {
  idac1_out                                        -> Net_1206
  swhv_5                                           -> Net_1206
  amuxbusb                                         -> Net_1206
  P1_P51                                           -> Net_1206
  p1_1                                             -> Net_1206
  CTB0_A11                                         -> Net_1206
  CTB0_oa0_vminus                                  -> Net_1206
  idac0_out                                        -> Net_1307
  swhv_1                                           -> Net_1307
  amuxbusa                                         -> Net_1307
  P2_P47                                           -> Net_1307
  p2_7                                             -> Net_1307
  p1_0                                             -> isense
  CTB0_A20                                         -> isense
  CTB0_oa0_vplus                                   -> isense
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.013ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.3 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    6 :    2 :    8 :  75.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            3.17
                   Pterms :            2.33
               Macrocells :            2.33
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.012ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          4 :       4.25 :       3.50
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_938, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_58_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_M:PWMUDB:runmode_enable\ * !\PWM_M:PWMUDB:cmp1_eq\ * 
              !\PWM_M:PWMUDB:cmp1_less\
        );
        Output = Net_938 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_M:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_58_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_M:PWMUDB:cmp1_eq\ * !\PWM_M:PWMUDB:cmp1_less\
        );
        Output = \PWM_M:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_M:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_58_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_M:PWMUDB:prevCompare1\ * !\PWM_M:PWMUDB:cmp1_eq\ * 
              !\PWM_M:PWMUDB:cmp1_less\
        );
        Output = \PWM_M:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_M:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_58_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_M:PWMUDB:cmp2_less\
        );
        Output = \PWM_M:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=3, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_1234, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_938 * !Net_1233
        );
        Output = Net_1234 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_M:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_M:PWMUDB:runmode_enable\ * \PWM_M:PWMUDB:tc_i\
        );
        Output = \PWM_M:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_M:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_58_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_M:PWMUDB:prevCompare2\ * \PWM_M:PWMUDB:cmp2_less\
        );
        Output = \PWM_M:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_M:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_58_digital ,
        cs_addr_2 => \PWM_M:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_M:PWMUDB:runmode_enable\ ,
        ce0_comb => \PWM_M:PWMUDB:cmp1_eq\ ,
        cl0_comb => \PWM_M:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_M:PWMUDB:tc_i\ ,
        cl1_comb => \PWM_M:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \PWM_M:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_M:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_58_digital ,
        status_3 => \PWM_M:PWMUDB:status_3\ ,
        status_2 => \PWM_M:PWMUDB:status_2\ ,
        status_1 => \PWM_M:PWMUDB:status_1\ ,
        status_0 => \PWM_M:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Control_PWM:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Control_PWM:control_7\ ,
        control_6 => \Control_PWM:control_6\ ,
        control_5 => \Control_PWM:control_5\ ,
        control_4 => \Control_PWM:control_4\ ,
        control_3 => \Control_PWM:control_3\ ,
        control_2 => \Control_PWM:control_2\ ,
        control_1 => \Control_PWM:control_1\ ,
        control_0 => Net_1233 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000001"
    }
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_M:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_58_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_M:PWMUDB:control_7\
        );
        Output = \PWM_M:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }
}

controlcell: Name =\PWM_M:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_58_digital ,
        control_7 => \PWM_M:PWMUDB:control_7\ ,
        control_6 => \PWM_M:PWMUDB:control_6\ ,
        control_5 => \PWM_M:PWMUDB:control_5\ ,
        control_4 => \PWM_M:PWMUDB:control_4\ ,
        control_3 => \PWM_M:PWMUDB:control_3\ ,
        control_2 => \PWM_M:PWMUDB:control_2\ ,
        control_1 => \PWM_M:PWMUDB:control_1\ ,
        control_0 => \PWM_M:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\GlitchFilter_2:genblk1[0]:samples_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_271_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_269
        );
        Output = \GlitchFilter_2:genblk1[0]:samples_0\ (fanout=2)
        Properties               : 
        {
        }
}

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_272, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_271_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\GlitchFilter_2:genblk1[0]:samples_3\ * 
              !\GlitchFilter_2:genblk1[0]:samples_2\ * 
              !\GlitchFilter_2:genblk1[0]:samples_1\ * 
              !\GlitchFilter_2:genblk1[0]:samples_0\ * !Net_269 * Net_272
            + \GlitchFilter_2:genblk1[0]:samples_3\ * 
              \GlitchFilter_2:genblk1[0]:samples_2\ * 
              \GlitchFilter_2:genblk1[0]:samples_1\ * 
              \GlitchFilter_2:genblk1[0]:samples_0\ * Net_269 * !Net_272
        );
        Output = Net_272 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\GlitchFilter_2:genblk1[0]:samples_3\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_271_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GlitchFilter_2:genblk1[0]:samples_2\
        );
        Output = \GlitchFilter_2:genblk1[0]:samples_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\GlitchFilter_2:genblk1[0]:samples_2\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_271_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GlitchFilter_2:genblk1[0]:samples_1\
        );
        Output = \GlitchFilter_2:genblk1[0]:samples_2\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\GlitchFilter_2:genblk1[0]:samples_1\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_271_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GlitchFilter_2:genblk1[0]:samples_0\
        );
        Output = \GlitchFilter_2:genblk1[0]:samples_1\ (fanout=2)
        Properties               : 
        {
        }
}

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(10)] 
    interrupt: Name =\I2C_LED:SCB_IRQ\
        PORT MAP (
            interrupt => Net_4 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(11)] 
    interrupt: Name =\EZI2C_CAM:SCB_IRQ\
        PORT MAP (
            interrupt => Net_23 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(16)] 
    interrupt: Name =isr_tick
        PORT MAP (
            interrupt => Net_535 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(18)] 
    interrupt: Name =isr_DAC
        PORT MAP (
            interrupt => Net_1259 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(19)] 
    interrupt: Name =isr_Capture
        PORT MAP (
            interrupt => Net_1316 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = AUD_SD(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => AUD_SD(0)__PA ,
        pad => AUD_SD(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = AUD_GAIN0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => AUD_GAIN0(0)__PA ,
        pad => AUD_GAIN0(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = AUD_GAIN1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => AUD_GAIN1(0)__PA ,
        pad => AUD_GAIN1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = CAM_INT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CAM_INT(0)__PA ,
        pad => CAM_INT(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = CAM_SPARE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CAM_SPARE(0)__PA ,
        fb => Net_1310 ,
        pad => CAM_SPARE(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = I_SENSE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => I_SENSE(0)__PA ,
        analog_term => isense ,
        pad => I_SENSE(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = EXT_RES(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => EXT_RES(0)__PA ,
        analog_term => Net_1206 ,
        pad => EXT_RES(0)_PAD ,
        pin_input => __ONE__ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = CW(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => CW(0)__PA ,
        pad => CW(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = PWM(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM(0)__PA ,
        pin_input => Net_1234 ,
        pad => PWM(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = FB(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => FB(0)__PA ,
        fb => Net_269 ,
        pad => FB(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=7]: 
Pin : Name = AUD_OUT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => AUD_OUT(0)__PA ,
        pin_input => __ONE__ ,
        analog_term => Net_1307 ,
        pad => AUD_OUT(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = \EZI2C_CAM:scl(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \EZI2C_CAM:scl(0)\__PA ,
        fb => \EZI2C_CAM:scl_wire\ ,
        pad => \EZI2C_CAM:scl(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \EZI2C_CAM:sda(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \EZI2C_CAM:sda(0)\__PA ,
        fb => \EZI2C_CAM:sda_wire\ ,
        pad => \EZI2C_CAM:sda(0)_PAD\ );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = \I2C_LED:scl(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \I2C_LED:scl(0)\__PA ,
        fb => \I2C_LED:scl_wire\ ,
        pad => \I2C_LED:scl(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \I2C_LED:sda(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \I2C_LED:sda(0)\__PA ,
        fb => \I2C_LED:sda_wire\ ,
        pad => \I2C_LED:sda(0)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \I2C_MAG:sda(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \I2C_MAG:sda(0)\__PA ,
        pad => \I2C_MAG:sda(0)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \I2C_MAG:scl(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \I2C_MAG:scl(0)\__PA ,
        pad => \I2C_MAG:scl(0)_PAD\ );
    Properties:
    {
    }

ARM group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFCLK ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_EXTCLK ,
            sysclk => ClockBlock_SYSCLK ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFCLK ,
            dsi_in_0 => ClockBlock_Routed1 ,
            ff_div_8 => Net_1322_ff8 ,
            ff_div_9 => Net_218_ff9 ,
            ff_div_10 => Net_1265_ff10 ,
            ff_div_11 => Net_430_ff11 ,
            ff_div_2 => \I2C_LED:Net_847_ff2\ ,
            udb_div_0 => dclk_to_genclk ,
            udb_div_1 => dclk_to_genclk_1 ,
            ff_div_3 => \EZI2C_CAM:Net_847_ff3\ );
        Properties:
        {
        }
LCD group 0: empty
PICU group 0: empty
LPCOMP group 0: empty
SCB group 0: 
    SCB Block @ F(SCB,0): 
    m0s8scbcell: Name =\I2C_LED:SCB\
        PORT MAP (
            clock => \I2C_LED:Net_847_ff2\ ,
            interrupt => Net_4 ,
            uart_tx => \I2C_LED:tx_wire\ ,
            uart_rts => \I2C_LED:rts_wire\ ,
            mosi_m => \I2C_LED:mosi_m_wire\ ,
            select_m_3 => \I2C_LED:select_m_wire_3\ ,
            select_m_2 => \I2C_LED:select_m_wire_2\ ,
            select_m_1 => \I2C_LED:select_m_wire_1\ ,
            select_m_0 => \I2C_LED:select_m_wire_0\ ,
            sclk_m => \I2C_LED:sclk_m_wire\ ,
            miso_s => \I2C_LED:miso_s_wire\ ,
            i2c_scl => \I2C_LED:scl_wire\ ,
            i2c_sda => \I2C_LED:sda_wire\ ,
            tr_tx_req => Net_7 ,
            tr_rx_req => Net_6 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 0
        }
    SCB Block @ F(SCB,1): 
    m0s8scbcell: Name =\EZI2C_CAM:SCB\
        PORT MAP (
            clock => \EZI2C_CAM:Net_847_ff3\ ,
            interrupt => Net_23 ,
            uart_tx => \EZI2C_CAM:tx_wire\ ,
            uart_rts => \EZI2C_CAM:rts_wire\ ,
            mosi_m => \EZI2C_CAM:mosi_m_wire\ ,
            select_m_3 => \EZI2C_CAM:select_m_wire_3\ ,
            select_m_2 => \EZI2C_CAM:select_m_wire_2\ ,
            select_m_1 => \EZI2C_CAM:select_m_wire_1\ ,
            select_m_0 => \EZI2C_CAM:select_m_wire_0\ ,
            sclk_m => \EZI2C_CAM:sclk_m_wire\ ,
            miso_s => \EZI2C_CAM:miso_s_wire\ ,
            i2c_scl => \EZI2C_CAM:scl_wire\ ,
            i2c_sda => \EZI2C_CAM:sda_wire\ ,
            tr_tx_req => Net_26 ,
            tr_rx_req => Net_25 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 0
        }
CSD group 0: empty
CSIDAC8 group 0: 
    8-bit IDAC @ F(CSIDAC8,0): 
    p4csidac8cell: Name =\IDAC_2:cy_psoc4_idac\
        PORT MAP (
            iout => Net_1307 ,
            en => __ONE__ );
        Properties:
        {
            cy_registers = ""
            resolution = 8
        }
CSIDAC7 group 0: 
    7-bit IDAC @ F(CSIDAC7,0): 
    p4csidac7cell: Name =\IDAC_1:cy_psoc4_idac\
        PORT MAP (
            iout => Net_1206 ,
            en => __ONE__ );
        Properties:
        {
            cy_registers = ""
            resolution = 7
        }
TCPWM group 0: 
    Tcpwm Block @ F(TCPWM,0): 
    m0s8tcpwmcell: Name =\Timer_Tick:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_430_ff11 ,
            capture => zero ,
            count => one ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_426 ,
            tr_overflow => Net_425 ,
            tr_compare_match => Net_427 ,
            line => Net_428 ,
            line_compl => Net_429 ,
            interrupt => Net_535 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,1): 
    m0s8tcpwmcell: Name =\STEP_COUNT:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_218_ff9 ,
            capture => zero ,
            count => Net_272 ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_214 ,
            tr_overflow => Net_213 ,
            tr_compare_match => Net_215 ,
            line => Net_216 ,
            line_compl => Net_217 ,
            interrupt => Net_212 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,2): 
    m0s8tcpwmcell: Name =\PWM_DAC:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_1265_ff10 ,
            capture => zero ,
            count => one ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_1261 ,
            tr_overflow => Net_1260 ,
            tr_compare_match => Net_1262 ,
            line => Net_1286 ,
            line_compl => Net_1264 ,
            interrupt => Net_1259 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,3): 
    m0s8tcpwmcell: Name =\Timer_1:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_1322_ff8 ,
            capture => Net_1310 ,
            count => Net_1310 ,
            reload => Net_1310 ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_1318 ,
            tr_overflow => Net_1317 ,
            tr_compare_match => Net_1319 ,
            line => Net_1320 ,
            line_compl => Net_1321 ,
            interrupt => Net_1316 );
        Properties:
        {
            cy_registers = ""
        }
OA group 0: 
    Comparator/Opamp @ F(OA,0): 
    p4abufcell: Name =\Comp_ISENSE:cy_psoc4_abuf\
        PORT MAP (
            vplus => isense ,
            vminus => Net_1206 ,
            vout1 => \Comp_ISENSE:Net_32\ ,
            vout10 => \Comp_ISENSE:Net_33\ ,
            ctb_dsi_comp => \Comp_ISENSE:Net_1\ );
        Properties:
        {
            cy_registers = ""
            deepsleep_available = 0
            has_resistor = 0
            needs_dsab = 0
        }
TEMP group 0: empty
SARADC group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => Net_58_digital ,
            gen_clk_in_0 => dclk_to_genclk ,
            gen_clk_out_1 => Net_271_digital ,
            gen_clk_in_1 => dclk_to_genclk_1 );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
WCO group 0: empty
SRSS group 0: empty
CPUSS group 0: empty
EXCO group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                    | 
Port | Pin | Fixed |      Type |       Drive Mode |               Name | Connections
-----+-----+-------+-----------+------------------+--------------------+------------------------------
   0 |   0 |     * |      NONE |         CMOS_OUT |          AUD_SD(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |       AUD_GAIN0(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |       AUD_GAIN1(0) | 
     |   6 |     * |      NONE |    RES_PULL_DOWN |         CAM_INT(0) | 
     |   7 |     * |      NONE |    RES_PULL_DOWN |       CAM_SPARE(0) | FB(Net_1310)
-----+-----+-------+-----------+------------------+--------------------+------------------------------
   1 |   0 |     * |      NONE |      HI_Z_ANALOG |         I_SENSE(0) | Analog(isense)
     |   1 |     * |      NONE |      HI_Z_ANALOG |         EXT_RES(0) | In(__ONE__), Analog(Net_1206)
     |   2 |     * |      NONE |         CMOS_OUT |              CW(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |             PWM(0) | In(Net_1234)
     |   4 |     * |      NONE |      RES_PULL_UP |              FB(0) | FB(Net_269)
-----+-----+-------+-----------+------------------+--------------------+------------------------------
   2 |   7 |     * |      NONE |         CMOS_OUT |         AUD_OUT(0) | In(__ONE__), Analog(Net_1307)
-----+-----+-------+-----------+------------------+--------------------+------------------------------
   3 |   0 |     * |      NONE |    OPEN_DRAIN_LO | \EZI2C_CAM:scl(0)\ | FB(\EZI2C_CAM:scl_wire\)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO | \EZI2C_CAM:sda(0)\ | FB(\EZI2C_CAM:sda_wire\)
-----+-----+-------+-----------+------------------+--------------------+------------------------------
   4 |   0 |     * |      NONE |    OPEN_DRAIN_LO |   \I2C_LED:scl(0)\ | FB(\I2C_LED:scl_wire\)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |   \I2C_LED:sda(0)\ | FB(\I2C_LED:sda_wire\)
     |   2 |     * |      NONE |    OPEN_DRAIN_LO |   \I2C_MAG:sda(0)\ | 
     |   3 |     * |      NONE |    OPEN_DRAIN_LO |   \I2C_MAG:scl(0)\ | 
------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.047ms
Digital Placement phase: Elapsed time ==> 0s.515ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc4/psoc4a/route_arch-rrg.cydata" --vh2-path "fixed_r.vh2" --pcf-path "fixed.pco" --des-name "fixed" --dsf-path "fixed.dsf" --sdc-path "fixed.sdc" --lib-path "fixed_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.538ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.163ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.030ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in fixed_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.269ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.154ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 2s.208ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 2s.209ms
API generation phase: Elapsed time ==> 1s.719ms
Dependency generation phase: Elapsed time ==> 0s.011ms
Cleanup phase: Elapsed time ==> 0s.000ms
