
SPI_Comms_Test_CM4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08100000  08100000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006154  081002a0  081002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b8  081063f4  081063f4  000163f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  081064ac  081064ac  000164ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  081064b4  081064b4  000164b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  081064b8  081064b8  000164b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000074  10000000  081064bc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0000017c  10000074  08106530  00020074  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  100001f0  08106530  000201f0  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 10 .debug_info   000159af  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 0000286d  00000000  00000000  00035a53  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000e28  00000000  00000000  000382c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00000d30  00000000  00000000  000390e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003a7fe  00000000  00000000  00039e18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00015137  00000000  00000000  00074616  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00181543  00000000  00000000  0008974d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000050  00000000  00000000  0020ac90  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00003e44  00000000  00000000  0020ace0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

081002a0 <__do_global_dtors_aux>:
 81002a0:	b510      	push	{r4, lr}
 81002a2:	4c05      	ldr	r4, [pc, #20]	; (81002b8 <__do_global_dtors_aux+0x18>)
 81002a4:	7823      	ldrb	r3, [r4, #0]
 81002a6:	b933      	cbnz	r3, 81002b6 <__do_global_dtors_aux+0x16>
 81002a8:	4b04      	ldr	r3, [pc, #16]	; (81002bc <__do_global_dtors_aux+0x1c>)
 81002aa:	b113      	cbz	r3, 81002b2 <__do_global_dtors_aux+0x12>
 81002ac:	4804      	ldr	r0, [pc, #16]	; (81002c0 <__do_global_dtors_aux+0x20>)
 81002ae:	f3af 8000 	nop.w
 81002b2:	2301      	movs	r3, #1
 81002b4:	7023      	strb	r3, [r4, #0]
 81002b6:	bd10      	pop	{r4, pc}
 81002b8:	10000074 	.word	0x10000074
 81002bc:	00000000 	.word	0x00000000
 81002c0:	081063dc 	.word	0x081063dc

081002c4 <frame_dummy>:
 81002c4:	b508      	push	{r3, lr}
 81002c6:	4b03      	ldr	r3, [pc, #12]	; (81002d4 <frame_dummy+0x10>)
 81002c8:	b11b      	cbz	r3, 81002d2 <frame_dummy+0xe>
 81002ca:	4903      	ldr	r1, [pc, #12]	; (81002d8 <frame_dummy+0x14>)
 81002cc:	4803      	ldr	r0, [pc, #12]	; (81002dc <frame_dummy+0x18>)
 81002ce:	f3af 8000 	nop.w
 81002d2:	bd08      	pop	{r3, pc}
 81002d4:	00000000 	.word	0x00000000
 81002d8:	10000078 	.word	0x10000078
 81002dc:	081063dc 	.word	0x081063dc

081002e0 <memchr>:
 81002e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 81002e4:	2a10      	cmp	r2, #16
 81002e6:	db2b      	blt.n	8100340 <memchr+0x60>
 81002e8:	f010 0f07 	tst.w	r0, #7
 81002ec:	d008      	beq.n	8100300 <memchr+0x20>
 81002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 81002f2:	3a01      	subs	r2, #1
 81002f4:	428b      	cmp	r3, r1
 81002f6:	d02d      	beq.n	8100354 <memchr+0x74>
 81002f8:	f010 0f07 	tst.w	r0, #7
 81002fc:	b342      	cbz	r2, 8100350 <memchr+0x70>
 81002fe:	d1f6      	bne.n	81002ee <memchr+0xe>
 8100300:	b4f0      	push	{r4, r5, r6, r7}
 8100302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8100306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 810030a:	f022 0407 	bic.w	r4, r2, #7
 810030e:	f07f 0700 	mvns.w	r7, #0
 8100312:	2300      	movs	r3, #0
 8100314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8100318:	3c08      	subs	r4, #8
 810031a:	ea85 0501 	eor.w	r5, r5, r1
 810031e:	ea86 0601 	eor.w	r6, r6, r1
 8100322:	fa85 f547 	uadd8	r5, r5, r7
 8100326:	faa3 f587 	sel	r5, r3, r7
 810032a:	fa86 f647 	uadd8	r6, r6, r7
 810032e:	faa5 f687 	sel	r6, r5, r7
 8100332:	b98e      	cbnz	r6, 8100358 <memchr+0x78>
 8100334:	d1ee      	bne.n	8100314 <memchr+0x34>
 8100336:	bcf0      	pop	{r4, r5, r6, r7}
 8100338:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 810033c:	f002 0207 	and.w	r2, r2, #7
 8100340:	b132      	cbz	r2, 8100350 <memchr+0x70>
 8100342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8100346:	3a01      	subs	r2, #1
 8100348:	ea83 0301 	eor.w	r3, r3, r1
 810034c:	b113      	cbz	r3, 8100354 <memchr+0x74>
 810034e:	d1f8      	bne.n	8100342 <memchr+0x62>
 8100350:	2000      	movs	r0, #0
 8100352:	4770      	bx	lr
 8100354:	3801      	subs	r0, #1
 8100356:	4770      	bx	lr
 8100358:	2d00      	cmp	r5, #0
 810035a:	bf06      	itte	eq
 810035c:	4635      	moveq	r5, r6
 810035e:	3803      	subeq	r0, #3
 8100360:	3807      	subne	r0, #7
 8100362:	f015 0f01 	tst.w	r5, #1
 8100366:	d107      	bne.n	8100378 <memchr+0x98>
 8100368:	3001      	adds	r0, #1
 810036a:	f415 7f80 	tst.w	r5, #256	; 0x100
 810036e:	bf02      	ittt	eq
 8100370:	3001      	addeq	r0, #1
 8100372:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8100376:	3001      	addeq	r0, #1
 8100378:	bcf0      	pop	{r4, r5, r6, r7}
 810037a:	3801      	subs	r0, #1
 810037c:	4770      	bx	lr
 810037e:	bf00      	nop

08100380 <__aeabi_uldivmod>:
 8100380:	b953      	cbnz	r3, 8100398 <__aeabi_uldivmod+0x18>
 8100382:	b94a      	cbnz	r2, 8100398 <__aeabi_uldivmod+0x18>
 8100384:	2900      	cmp	r1, #0
 8100386:	bf08      	it	eq
 8100388:	2800      	cmpeq	r0, #0
 810038a:	bf1c      	itt	ne
 810038c:	f04f 31ff 	movne.w	r1, #4294967295
 8100390:	f04f 30ff 	movne.w	r0, #4294967295
 8100394:	f000 b974 	b.w	8100680 <__aeabi_idiv0>
 8100398:	f1ad 0c08 	sub.w	ip, sp, #8
 810039c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 81003a0:	f000 f806 	bl	81003b0 <__udivmoddi4>
 81003a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 81003a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 81003ac:	b004      	add	sp, #16
 81003ae:	4770      	bx	lr

081003b0 <__udivmoddi4>:
 81003b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 81003b4:	9d08      	ldr	r5, [sp, #32]
 81003b6:	4604      	mov	r4, r0
 81003b8:	468e      	mov	lr, r1
 81003ba:	2b00      	cmp	r3, #0
 81003bc:	d14d      	bne.n	810045a <__udivmoddi4+0xaa>
 81003be:	428a      	cmp	r2, r1
 81003c0:	4694      	mov	ip, r2
 81003c2:	d969      	bls.n	8100498 <__udivmoddi4+0xe8>
 81003c4:	fab2 f282 	clz	r2, r2
 81003c8:	b152      	cbz	r2, 81003e0 <__udivmoddi4+0x30>
 81003ca:	fa01 f302 	lsl.w	r3, r1, r2
 81003ce:	f1c2 0120 	rsb	r1, r2, #32
 81003d2:	fa20 f101 	lsr.w	r1, r0, r1
 81003d6:	fa0c fc02 	lsl.w	ip, ip, r2
 81003da:	ea41 0e03 	orr.w	lr, r1, r3
 81003de:	4094      	lsls	r4, r2
 81003e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 81003e4:	0c21      	lsrs	r1, r4, #16
 81003e6:	fbbe f6f8 	udiv	r6, lr, r8
 81003ea:	fa1f f78c 	uxth.w	r7, ip
 81003ee:	fb08 e316 	mls	r3, r8, r6, lr
 81003f2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 81003f6:	fb06 f107 	mul.w	r1, r6, r7
 81003fa:	4299      	cmp	r1, r3
 81003fc:	d90a      	bls.n	8100414 <__udivmoddi4+0x64>
 81003fe:	eb1c 0303 	adds.w	r3, ip, r3
 8100402:	f106 30ff 	add.w	r0, r6, #4294967295
 8100406:	f080 811f 	bcs.w	8100648 <__udivmoddi4+0x298>
 810040a:	4299      	cmp	r1, r3
 810040c:	f240 811c 	bls.w	8100648 <__udivmoddi4+0x298>
 8100410:	3e02      	subs	r6, #2
 8100412:	4463      	add	r3, ip
 8100414:	1a5b      	subs	r3, r3, r1
 8100416:	b2a4      	uxth	r4, r4
 8100418:	fbb3 f0f8 	udiv	r0, r3, r8
 810041c:	fb08 3310 	mls	r3, r8, r0, r3
 8100420:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8100424:	fb00 f707 	mul.w	r7, r0, r7
 8100428:	42a7      	cmp	r7, r4
 810042a:	d90a      	bls.n	8100442 <__udivmoddi4+0x92>
 810042c:	eb1c 0404 	adds.w	r4, ip, r4
 8100430:	f100 33ff 	add.w	r3, r0, #4294967295
 8100434:	f080 810a 	bcs.w	810064c <__udivmoddi4+0x29c>
 8100438:	42a7      	cmp	r7, r4
 810043a:	f240 8107 	bls.w	810064c <__udivmoddi4+0x29c>
 810043e:	4464      	add	r4, ip
 8100440:	3802      	subs	r0, #2
 8100442:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8100446:	1be4      	subs	r4, r4, r7
 8100448:	2600      	movs	r6, #0
 810044a:	b11d      	cbz	r5, 8100454 <__udivmoddi4+0xa4>
 810044c:	40d4      	lsrs	r4, r2
 810044e:	2300      	movs	r3, #0
 8100450:	e9c5 4300 	strd	r4, r3, [r5]
 8100454:	4631      	mov	r1, r6
 8100456:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 810045a:	428b      	cmp	r3, r1
 810045c:	d909      	bls.n	8100472 <__udivmoddi4+0xc2>
 810045e:	2d00      	cmp	r5, #0
 8100460:	f000 80ef 	beq.w	8100642 <__udivmoddi4+0x292>
 8100464:	2600      	movs	r6, #0
 8100466:	e9c5 0100 	strd	r0, r1, [r5]
 810046a:	4630      	mov	r0, r6
 810046c:	4631      	mov	r1, r6
 810046e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8100472:	fab3 f683 	clz	r6, r3
 8100476:	2e00      	cmp	r6, #0
 8100478:	d14a      	bne.n	8100510 <__udivmoddi4+0x160>
 810047a:	428b      	cmp	r3, r1
 810047c:	d302      	bcc.n	8100484 <__udivmoddi4+0xd4>
 810047e:	4282      	cmp	r2, r0
 8100480:	f200 80f9 	bhi.w	8100676 <__udivmoddi4+0x2c6>
 8100484:	1a84      	subs	r4, r0, r2
 8100486:	eb61 0303 	sbc.w	r3, r1, r3
 810048a:	2001      	movs	r0, #1
 810048c:	469e      	mov	lr, r3
 810048e:	2d00      	cmp	r5, #0
 8100490:	d0e0      	beq.n	8100454 <__udivmoddi4+0xa4>
 8100492:	e9c5 4e00 	strd	r4, lr, [r5]
 8100496:	e7dd      	b.n	8100454 <__udivmoddi4+0xa4>
 8100498:	b902      	cbnz	r2, 810049c <__udivmoddi4+0xec>
 810049a:	deff      	udf	#255	; 0xff
 810049c:	fab2 f282 	clz	r2, r2
 81004a0:	2a00      	cmp	r2, #0
 81004a2:	f040 8092 	bne.w	81005ca <__udivmoddi4+0x21a>
 81004a6:	eba1 010c 	sub.w	r1, r1, ip
 81004aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 81004ae:	fa1f fe8c 	uxth.w	lr, ip
 81004b2:	2601      	movs	r6, #1
 81004b4:	0c20      	lsrs	r0, r4, #16
 81004b6:	fbb1 f3f7 	udiv	r3, r1, r7
 81004ba:	fb07 1113 	mls	r1, r7, r3, r1
 81004be:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 81004c2:	fb0e f003 	mul.w	r0, lr, r3
 81004c6:	4288      	cmp	r0, r1
 81004c8:	d908      	bls.n	81004dc <__udivmoddi4+0x12c>
 81004ca:	eb1c 0101 	adds.w	r1, ip, r1
 81004ce:	f103 38ff 	add.w	r8, r3, #4294967295
 81004d2:	d202      	bcs.n	81004da <__udivmoddi4+0x12a>
 81004d4:	4288      	cmp	r0, r1
 81004d6:	f200 80cb 	bhi.w	8100670 <__udivmoddi4+0x2c0>
 81004da:	4643      	mov	r3, r8
 81004dc:	1a09      	subs	r1, r1, r0
 81004de:	b2a4      	uxth	r4, r4
 81004e0:	fbb1 f0f7 	udiv	r0, r1, r7
 81004e4:	fb07 1110 	mls	r1, r7, r0, r1
 81004e8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 81004ec:	fb0e fe00 	mul.w	lr, lr, r0
 81004f0:	45a6      	cmp	lr, r4
 81004f2:	d908      	bls.n	8100506 <__udivmoddi4+0x156>
 81004f4:	eb1c 0404 	adds.w	r4, ip, r4
 81004f8:	f100 31ff 	add.w	r1, r0, #4294967295
 81004fc:	d202      	bcs.n	8100504 <__udivmoddi4+0x154>
 81004fe:	45a6      	cmp	lr, r4
 8100500:	f200 80bb 	bhi.w	810067a <__udivmoddi4+0x2ca>
 8100504:	4608      	mov	r0, r1
 8100506:	eba4 040e 	sub.w	r4, r4, lr
 810050a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 810050e:	e79c      	b.n	810044a <__udivmoddi4+0x9a>
 8100510:	f1c6 0720 	rsb	r7, r6, #32
 8100514:	40b3      	lsls	r3, r6
 8100516:	fa22 fc07 	lsr.w	ip, r2, r7
 810051a:	ea4c 0c03 	orr.w	ip, ip, r3
 810051e:	fa20 f407 	lsr.w	r4, r0, r7
 8100522:	fa01 f306 	lsl.w	r3, r1, r6
 8100526:	431c      	orrs	r4, r3
 8100528:	40f9      	lsrs	r1, r7
 810052a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 810052e:	fa00 f306 	lsl.w	r3, r0, r6
 8100532:	fbb1 f8f9 	udiv	r8, r1, r9
 8100536:	0c20      	lsrs	r0, r4, #16
 8100538:	fa1f fe8c 	uxth.w	lr, ip
 810053c:	fb09 1118 	mls	r1, r9, r8, r1
 8100540:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8100544:	fb08 f00e 	mul.w	r0, r8, lr
 8100548:	4288      	cmp	r0, r1
 810054a:	fa02 f206 	lsl.w	r2, r2, r6
 810054e:	d90b      	bls.n	8100568 <__udivmoddi4+0x1b8>
 8100550:	eb1c 0101 	adds.w	r1, ip, r1
 8100554:	f108 3aff 	add.w	sl, r8, #4294967295
 8100558:	f080 8088 	bcs.w	810066c <__udivmoddi4+0x2bc>
 810055c:	4288      	cmp	r0, r1
 810055e:	f240 8085 	bls.w	810066c <__udivmoddi4+0x2bc>
 8100562:	f1a8 0802 	sub.w	r8, r8, #2
 8100566:	4461      	add	r1, ip
 8100568:	1a09      	subs	r1, r1, r0
 810056a:	b2a4      	uxth	r4, r4
 810056c:	fbb1 f0f9 	udiv	r0, r1, r9
 8100570:	fb09 1110 	mls	r1, r9, r0, r1
 8100574:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8100578:	fb00 fe0e 	mul.w	lr, r0, lr
 810057c:	458e      	cmp	lr, r1
 810057e:	d908      	bls.n	8100592 <__udivmoddi4+0x1e2>
 8100580:	eb1c 0101 	adds.w	r1, ip, r1
 8100584:	f100 34ff 	add.w	r4, r0, #4294967295
 8100588:	d26c      	bcs.n	8100664 <__udivmoddi4+0x2b4>
 810058a:	458e      	cmp	lr, r1
 810058c:	d96a      	bls.n	8100664 <__udivmoddi4+0x2b4>
 810058e:	3802      	subs	r0, #2
 8100590:	4461      	add	r1, ip
 8100592:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8100596:	fba0 9402 	umull	r9, r4, r0, r2
 810059a:	eba1 010e 	sub.w	r1, r1, lr
 810059e:	42a1      	cmp	r1, r4
 81005a0:	46c8      	mov	r8, r9
 81005a2:	46a6      	mov	lr, r4
 81005a4:	d356      	bcc.n	8100654 <__udivmoddi4+0x2a4>
 81005a6:	d053      	beq.n	8100650 <__udivmoddi4+0x2a0>
 81005a8:	b15d      	cbz	r5, 81005c2 <__udivmoddi4+0x212>
 81005aa:	ebb3 0208 	subs.w	r2, r3, r8
 81005ae:	eb61 010e 	sbc.w	r1, r1, lr
 81005b2:	fa01 f707 	lsl.w	r7, r1, r7
 81005b6:	fa22 f306 	lsr.w	r3, r2, r6
 81005ba:	40f1      	lsrs	r1, r6
 81005bc:	431f      	orrs	r7, r3
 81005be:	e9c5 7100 	strd	r7, r1, [r5]
 81005c2:	2600      	movs	r6, #0
 81005c4:	4631      	mov	r1, r6
 81005c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 81005ca:	f1c2 0320 	rsb	r3, r2, #32
 81005ce:	40d8      	lsrs	r0, r3
 81005d0:	fa0c fc02 	lsl.w	ip, ip, r2
 81005d4:	fa21 f303 	lsr.w	r3, r1, r3
 81005d8:	4091      	lsls	r1, r2
 81005da:	4301      	orrs	r1, r0
 81005dc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 81005e0:	fa1f fe8c 	uxth.w	lr, ip
 81005e4:	fbb3 f0f7 	udiv	r0, r3, r7
 81005e8:	fb07 3610 	mls	r6, r7, r0, r3
 81005ec:	0c0b      	lsrs	r3, r1, #16
 81005ee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 81005f2:	fb00 f60e 	mul.w	r6, r0, lr
 81005f6:	429e      	cmp	r6, r3
 81005f8:	fa04 f402 	lsl.w	r4, r4, r2
 81005fc:	d908      	bls.n	8100610 <__udivmoddi4+0x260>
 81005fe:	eb1c 0303 	adds.w	r3, ip, r3
 8100602:	f100 38ff 	add.w	r8, r0, #4294967295
 8100606:	d22f      	bcs.n	8100668 <__udivmoddi4+0x2b8>
 8100608:	429e      	cmp	r6, r3
 810060a:	d92d      	bls.n	8100668 <__udivmoddi4+0x2b8>
 810060c:	3802      	subs	r0, #2
 810060e:	4463      	add	r3, ip
 8100610:	1b9b      	subs	r3, r3, r6
 8100612:	b289      	uxth	r1, r1
 8100614:	fbb3 f6f7 	udiv	r6, r3, r7
 8100618:	fb07 3316 	mls	r3, r7, r6, r3
 810061c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8100620:	fb06 f30e 	mul.w	r3, r6, lr
 8100624:	428b      	cmp	r3, r1
 8100626:	d908      	bls.n	810063a <__udivmoddi4+0x28a>
 8100628:	eb1c 0101 	adds.w	r1, ip, r1
 810062c:	f106 38ff 	add.w	r8, r6, #4294967295
 8100630:	d216      	bcs.n	8100660 <__udivmoddi4+0x2b0>
 8100632:	428b      	cmp	r3, r1
 8100634:	d914      	bls.n	8100660 <__udivmoddi4+0x2b0>
 8100636:	3e02      	subs	r6, #2
 8100638:	4461      	add	r1, ip
 810063a:	1ac9      	subs	r1, r1, r3
 810063c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8100640:	e738      	b.n	81004b4 <__udivmoddi4+0x104>
 8100642:	462e      	mov	r6, r5
 8100644:	4628      	mov	r0, r5
 8100646:	e705      	b.n	8100454 <__udivmoddi4+0xa4>
 8100648:	4606      	mov	r6, r0
 810064a:	e6e3      	b.n	8100414 <__udivmoddi4+0x64>
 810064c:	4618      	mov	r0, r3
 810064e:	e6f8      	b.n	8100442 <__udivmoddi4+0x92>
 8100650:	454b      	cmp	r3, r9
 8100652:	d2a9      	bcs.n	81005a8 <__udivmoddi4+0x1f8>
 8100654:	ebb9 0802 	subs.w	r8, r9, r2
 8100658:	eb64 0e0c 	sbc.w	lr, r4, ip
 810065c:	3801      	subs	r0, #1
 810065e:	e7a3      	b.n	81005a8 <__udivmoddi4+0x1f8>
 8100660:	4646      	mov	r6, r8
 8100662:	e7ea      	b.n	810063a <__udivmoddi4+0x28a>
 8100664:	4620      	mov	r0, r4
 8100666:	e794      	b.n	8100592 <__udivmoddi4+0x1e2>
 8100668:	4640      	mov	r0, r8
 810066a:	e7d1      	b.n	8100610 <__udivmoddi4+0x260>
 810066c:	46d0      	mov	r8, sl
 810066e:	e77b      	b.n	8100568 <__udivmoddi4+0x1b8>
 8100670:	3b02      	subs	r3, #2
 8100672:	4461      	add	r1, ip
 8100674:	e732      	b.n	81004dc <__udivmoddi4+0x12c>
 8100676:	4630      	mov	r0, r6
 8100678:	e709      	b.n	810048e <__udivmoddi4+0xde>
 810067a:	4464      	add	r4, ip
 810067c:	3802      	subs	r0, #2
 810067e:	e742      	b.n	8100506 <__udivmoddi4+0x156>

08100680 <__aeabi_idiv0>:
 8100680:	4770      	bx	lr
 8100682:	bf00      	nop

08100684 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8100684:	b480      	push	{r7}
 8100686:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8100688:	4b09      	ldr	r3, [pc, #36]	; (81006b0 <SystemInit+0x2c>)
 810068a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 810068e:	4a08      	ldr	r2, [pc, #32]	; (81006b0 <SystemInit+0x2c>)
 8100690:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8100694:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8100698:	4b05      	ldr	r3, [pc, #20]	; (81006b0 <SystemInit+0x2c>)
 810069a:	691b      	ldr	r3, [r3, #16]
 810069c:	4a04      	ldr	r2, [pc, #16]	; (81006b0 <SystemInit+0x2c>)
 810069e:	f043 0310 	orr.w	r3, r3, #16
 81006a2:	6113      	str	r3, [r2, #16]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 81006a4:	bf00      	nop
 81006a6:	46bd      	mov	sp, r7
 81006a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81006ac:	4770      	bx	lr
 81006ae:	bf00      	nop
 81006b0:	e000ed00 	.word	0xe000ed00

081006b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 81006b4:	b590      	push	{r4, r7, lr}
 81006b6:	b0cb      	sub	sp, #300	; 0x12c
 81006b8:	af04      	add	r7, sp, #16

  /* USER CODE END 1 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /*HW semaphore Clock enable*/
  __HAL_RCC_HSEM_CLK_ENABLE();
 81006ba:	4b5d      	ldr	r3, [pc, #372]	; (8100830 <main+0x17c>)
 81006bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81006c0:	4a5b      	ldr	r2, [pc, #364]	; (8100830 <main+0x17c>)
 81006c2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 81006c6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81006ca:	4b59      	ldr	r3, [pc, #356]	; (8100830 <main+0x17c>)
 81006cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81006d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 81006d4:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 81006d8:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
  /* Activate HSEM notification for Cortex-M4*/
  HAL_HSEM_ActivateNotification(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 81006dc:	2001      	movs	r0, #1
 81006de:	f001 fba9 	bl	8101e34 <HAL_HSEM_ActivateNotification>
  /*
  Domain D2 goes to STOP mode (Cortex-M4 in deep-sleep) waiting for Cortex-M7 to
  perform system initialization (system clock config, external memory configuration.. )
  */
  HAL_PWREx_ClearPendingEvent();
 81006e2:	f001 fc33 	bl	8101f4c <HAL_PWREx_ClearPendingEvent>
  HAL_PWREx_EnterSTOPMode(PWR_MAINREGULATOR_ON, PWR_STOPENTRY_WFE, PWR_D2_DOMAIN);
 81006e6:	2201      	movs	r2, #1
 81006e8:	2102      	movs	r1, #2
 81006ea:	2000      	movs	r0, #0
 81006ec:	f001 fbb4 	bl	8101e58 <HAL_PWREx_EnterSTOPMode>
  /* Clear HSEM flag */
  __HAL_HSEM_CLEAR_FLAG(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 81006f0:	4b50      	ldr	r3, [pc, #320]	; (8100834 <main+0x180>)
 81006f2:	681b      	ldr	r3, [r3, #0]
 81006f4:	091b      	lsrs	r3, r3, #4
 81006f6:	f003 030f 	and.w	r3, r3, #15
 81006fa:	2b07      	cmp	r3, #7
 81006fc:	d108      	bne.n	8100710 <main+0x5c>
 81006fe:	4b4e      	ldr	r3, [pc, #312]	; (8100838 <main+0x184>)
 8100700:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8100704:	4a4c      	ldr	r2, [pc, #304]	; (8100838 <main+0x184>)
 8100706:	f043 0301 	orr.w	r3, r3, #1
 810070a:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
 810070e:	e007      	b.n	8100720 <main+0x6c>
 8100710:	4b49      	ldr	r3, [pc, #292]	; (8100838 <main+0x184>)
 8100712:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8100716:	4a48      	ldr	r2, [pc, #288]	; (8100838 <main+0x184>)
 8100718:	f043 0301 	orr.w	r3, r3, #1
 810071c:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114

/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8100720:	f000 fb7e 	bl	8100e20 <HAL_Init>

  /* USER CODE BEGIN Init */
  MX_GPIO_Init();
 8100724:	f000 f95c 	bl	81009e0 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8100728:	f000 f90e 	bl	8100948 <MX_USART3_UART_Init>
  MX_CRC_Init();
 810072c:	f000 f89a 	bl	8100864 <MX_CRC_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_SPI2_Init();
 8100730:	f000 f8ba 	bl	81008a8 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  HAL_SPI_Receive_IT(&hspi2, RX_Buffer, BUFFER_SIZE);
 8100734:	2209      	movs	r2, #9
 8100736:	4941      	ldr	r1, [pc, #260]	; (810083c <main+0x188>)
 8100738:	4841      	ldr	r0, [pc, #260]	; (8100840 <main+0x18c>)
 810073a:	f003 fa5b 	bl	8103bf4 <HAL_SPI_Receive_IT>

  HAL_UART_Transmit(&huart3, "Starting M4\r\n", sizeof("Starting M4\r\n"), HAL_MAX_DELAY);
 810073e:	f04f 33ff 	mov.w	r3, #4294967295
 8100742:	220e      	movs	r2, #14
 8100744:	493f      	ldr	r1, [pc, #252]	; (8100844 <main+0x190>)
 8100746:	4840      	ldr	r0, [pc, #256]	; (8100848 <main+0x194>)
 8100748:	f004 f8de 	bl	8104908 <HAL_UART_Transmit>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 810074c:	2201      	movs	r2, #1
 810074e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8100752:	483e      	ldr	r0, [pc, #248]	; (810084c <main+0x198>)
 8100754:	f001 fb54 	bl	8101e00 <HAL_GPIO_WritePin>
  HAL_Delay(500);
 8100758:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 810075c:	f000 fc14 	bl	8100f88 <HAL_Delay>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 8100760:	2200      	movs	r2, #0
 8100762:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8100766:	4839      	ldr	r0, [pc, #228]	; (810084c <main+0x198>)
 8100768:	f001 fb4a 	bl	8101e00 <HAL_GPIO_WritePin>

  hcrc.Instance = CRC;
 810076c:	4b38      	ldr	r3, [pc, #224]	; (8100850 <main+0x19c>)
 810076e:	4a39      	ldr	r2, [pc, #228]	; (8100854 <main+0x1a0>)
 8100770:	601a      	str	r2, [r3, #0]
  HAL_CRC_Init(&hcrc);
 8100772:	4837      	ldr	r0, [pc, #220]	; (8100850 <main+0x19c>)
 8100774:	f000 fd50 	bl	8101218 <HAL_CRC_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if(SPI_ready) {
 8100778:	4b37      	ldr	r3, [pc, #220]	; (8100858 <main+0x1a4>)
 810077a:	781b      	ldrb	r3, [r3, #0]
 810077c:	2b00      	cmp	r3, #0
 810077e:	d04f      	beq.n	8100820 <main+0x16c>
		  SPI_ready = 0;
 8100780:	4b35      	ldr	r3, [pc, #212]	; (8100858 <main+0x1a4>)
 8100782:	2200      	movs	r2, #0
 8100784:	701a      	strb	r2, [r3, #0]
		  HAL_UART_Transmit(&huart3, "Received data\r\n", sizeof("Received data\r\n"), HAL_MAX_DELAY);
 8100786:	f04f 33ff 	mov.w	r3, #4294967295
 810078a:	2210      	movs	r2, #16
 810078c:	4933      	ldr	r1, [pc, #204]	; (810085c <main+0x1a8>)
 810078e:	482e      	ldr	r0, [pc, #184]	; (8100848 <main+0x194>)
 8100790:	f004 f8ba 	bl	8104908 <HAL_UART_Transmit>
 8100794:	4b29      	ldr	r3, [pc, #164]	; (810083c <main+0x188>)
 8100796:	f8d3 3005 	ldr.w	r3, [r3, #5]
		  uint32_t CRC_Rec;
		  memcpy(&CRC_Rec, &RX_Buffer[sizeof(RX_Buffer)-4], sizeof(uint32_t));
 810079a:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
		  uint32_t CRC_Calc = ~HAL_CRC_Calculate(&hcrc,(uint32_t *) RX_Buffer, sizeof(RX_Buffer)-4);
 810079e:	2205      	movs	r2, #5
 81007a0:	4926      	ldr	r1, [pc, #152]	; (810083c <main+0x188>)
 81007a2:	482b      	ldr	r0, [pc, #172]	; (8100850 <main+0x19c>)
 81007a4:	f000 fd9c 	bl	81012e0 <HAL_CRC_Calculate>
 81007a8:	4603      	mov	r3, r0
 81007aa:	43db      	mvns	r3, r3
 81007ac:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
		  if(CRC_Calc == CRC_Rec){
 81007b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 81007b4:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 81007b8:	429a      	cmp	r2, r3
 81007ba:	d131      	bne.n	8100820 <main+0x16c>
			  uint8_t header = RX_Buffer[0];
 81007bc:	4b1f      	ldr	r3, [pc, #124]	; (810083c <main+0x188>)
 81007be:	781b      	ldrb	r3, [r3, #0]
 81007c0:	f887 3113 	strb.w	r3, [r7, #275]	; 0x113
			  if(header == 0x44) {
 81007c4:	f897 3113 	ldrb.w	r3, [r7, #275]	; 0x113
 81007c8:	2b44      	cmp	r3, #68	; 0x44
 81007ca:	d120      	bne.n	810080e <main+0x15a>
				  char printString[256];
				  size_t sz = snprintf(printString, sizeof(printString), "Servo Command Received: %d, %d, %d, %d\r\n", RX_Buffer[1], RX_Buffer[2], RX_Buffer[3], RX_Buffer[4]);
 81007cc:	4b1b      	ldr	r3, [pc, #108]	; (810083c <main+0x188>)
 81007ce:	785b      	ldrb	r3, [r3, #1]
 81007d0:	461c      	mov	r4, r3
 81007d2:	4b1a      	ldr	r3, [pc, #104]	; (810083c <main+0x188>)
 81007d4:	789b      	ldrb	r3, [r3, #2]
 81007d6:	461a      	mov	r2, r3
 81007d8:	4b18      	ldr	r3, [pc, #96]	; (810083c <main+0x188>)
 81007da:	78db      	ldrb	r3, [r3, #3]
 81007dc:	4619      	mov	r1, r3
 81007de:	4b17      	ldr	r3, [pc, #92]	; (810083c <main+0x188>)
 81007e0:	791b      	ldrb	r3, [r3, #4]
 81007e2:	1d38      	adds	r0, r7, #4
 81007e4:	9302      	str	r3, [sp, #8]
 81007e6:	9101      	str	r1, [sp, #4]
 81007e8:	9200      	str	r2, [sp, #0]
 81007ea:	4623      	mov	r3, r4
 81007ec:	4a1c      	ldr	r2, [pc, #112]	; (8100860 <main+0x1ac>)
 81007ee:	f44f 7180 	mov.w	r1, #256	; 0x100
 81007f2:	f005 f971 	bl	8105ad8 <sniprintf>
 81007f6:	4603      	mov	r3, r0
 81007f8:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
				  HAL_UART_Transmit(&huart3, (uint8_t*)printString, sz, HAL_MAX_DELAY);
 81007fc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8100800:	b29a      	uxth	r2, r3
 8100802:	1d39      	adds	r1, r7, #4
 8100804:	f04f 33ff 	mov.w	r3, #4294967295
 8100808:	480f      	ldr	r0, [pc, #60]	; (8100848 <main+0x194>)
 810080a:	f004 f87d 	bl	8104908 <HAL_UART_Transmit>
			  }
			  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 810080e:	2201      	movs	r2, #1
 8100810:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8100814:	480d      	ldr	r0, [pc, #52]	; (810084c <main+0x198>)
 8100816:	f001 faf3 	bl	8101e00 <HAL_GPIO_WritePin>
			  HAL_Delay(100);
 810081a:	2064      	movs	r0, #100	; 0x64
 810081c:	f000 fbb4 	bl	8100f88 <HAL_Delay>
		  }
	  }
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 8100820:	2200      	movs	r2, #0
 8100822:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8100826:	4809      	ldr	r0, [pc, #36]	; (810084c <main+0x198>)
 8100828:	f001 faea 	bl	8101e00 <HAL_GPIO_WritePin>
	  if(SPI_ready) {
 810082c:	e7a4      	b.n	8100778 <main+0xc4>
 810082e:	bf00      	nop
 8100830:	58024400 	.word	0x58024400
 8100834:	e000ed00 	.word	0xe000ed00
 8100838:	58026400 	.word	0x58026400
 810083c:	100001cc 	.word	0x100001cc
 8100840:	100000b4 	.word	0x100000b4
 8100844:	081063f4 	.word	0x081063f4
 8100848:	1000013c 	.word	0x1000013c
 810084c:	58020400 	.word	0x58020400
 8100850:	10000090 	.word	0x10000090
 8100854:	58024c00 	.word	0x58024c00
 8100858:	100001d5 	.word	0x100001d5
 810085c:	08106404 	.word	0x08106404
 8100860:	08106414 	.word	0x08106414

08100864 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
void MX_CRC_Init(void)
{
 8100864:	b580      	push	{r7, lr}
 8100866:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8100868:	4b0d      	ldr	r3, [pc, #52]	; (81008a0 <MX_CRC_Init+0x3c>)
 810086a:	4a0e      	ldr	r2, [pc, #56]	; (81008a4 <MX_CRC_Init+0x40>)
 810086c:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 810086e:	4b0c      	ldr	r3, [pc, #48]	; (81008a0 <MX_CRC_Init+0x3c>)
 8100870:	2200      	movs	r2, #0
 8100872:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8100874:	4b0a      	ldr	r3, [pc, #40]	; (81008a0 <MX_CRC_Init+0x3c>)
 8100876:	2200      	movs	r2, #0
 8100878:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 810087a:	4b09      	ldr	r3, [pc, #36]	; (81008a0 <MX_CRC_Init+0x3c>)
 810087c:	2200      	movs	r2, #0
 810087e:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8100880:	4b07      	ldr	r3, [pc, #28]	; (81008a0 <MX_CRC_Init+0x3c>)
 8100882:	2200      	movs	r2, #0
 8100884:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8100886:	4b06      	ldr	r3, [pc, #24]	; (81008a0 <MX_CRC_Init+0x3c>)
 8100888:	2201      	movs	r2, #1
 810088a:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 810088c:	4804      	ldr	r0, [pc, #16]	; (81008a0 <MX_CRC_Init+0x3c>)
 810088e:	f000 fcc3 	bl	8101218 <HAL_CRC_Init>
 8100892:	4603      	mov	r3, r0
 8100894:	2b00      	cmp	r3, #0
 8100896:	d001      	beq.n	810089c <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8100898:	f000 f922 	bl	8100ae0 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 810089c:	bf00      	nop
 810089e:	bd80      	pop	{r7, pc}
 81008a0:	10000090 	.word	0x10000090
 81008a4:	58024c00 	.word	0x58024c00

081008a8 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 81008a8:	b580      	push	{r7, lr}
 81008aa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 81008ac:	4b24      	ldr	r3, [pc, #144]	; (8100940 <MX_SPI2_Init+0x98>)
 81008ae:	4a25      	ldr	r2, [pc, #148]	; (8100944 <MX_SPI2_Init+0x9c>)
 81008b0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_SLAVE;
 81008b2:	4b23      	ldr	r3, [pc, #140]	; (8100940 <MX_SPI2_Init+0x98>)
 81008b4:	2200      	movs	r2, #0
 81008b6:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 81008b8:	4b21      	ldr	r3, [pc, #132]	; (8100940 <MX_SPI2_Init+0x98>)
 81008ba:	2200      	movs	r2, #0
 81008bc:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 81008be:	4b20      	ldr	r3, [pc, #128]	; (8100940 <MX_SPI2_Init+0x98>)
 81008c0:	2207      	movs	r2, #7
 81008c2:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 81008c4:	4b1e      	ldr	r3, [pc, #120]	; (8100940 <MX_SPI2_Init+0x98>)
 81008c6:	2200      	movs	r2, #0
 81008c8:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 81008ca:	4b1d      	ldr	r3, [pc, #116]	; (8100940 <MX_SPI2_Init+0x98>)
 81008cc:	2200      	movs	r2, #0
 81008ce:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_INPUT;
 81008d0:	4b1b      	ldr	r3, [pc, #108]	; (8100940 <MX_SPI2_Init+0x98>)
 81008d2:	2200      	movs	r2, #0
 81008d4:	619a      	str	r2, [r3, #24]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 81008d6:	4b1a      	ldr	r3, [pc, #104]	; (8100940 <MX_SPI2_Init+0x98>)
 81008d8:	2200      	movs	r2, #0
 81008da:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 81008dc:	4b18      	ldr	r3, [pc, #96]	; (8100940 <MX_SPI2_Init+0x98>)
 81008de:	2200      	movs	r2, #0
 81008e0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 81008e2:	4b17      	ldr	r3, [pc, #92]	; (8100940 <MX_SPI2_Init+0x98>)
 81008e4:	2200      	movs	r2, #0
 81008e6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 81008e8:	4b15      	ldr	r3, [pc, #84]	; (8100940 <MX_SPI2_Init+0x98>)
 81008ea:	2200      	movs	r2, #0
 81008ec:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 81008ee:	4b14      	ldr	r3, [pc, #80]	; (8100940 <MX_SPI2_Init+0x98>)
 81008f0:	2200      	movs	r2, #0
 81008f2:	635a      	str	r2, [r3, #52]	; 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 81008f4:	4b12      	ldr	r3, [pc, #72]	; (8100940 <MX_SPI2_Init+0x98>)
 81008f6:	2200      	movs	r2, #0
 81008f8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 81008fa:	4b11      	ldr	r3, [pc, #68]	; (8100940 <MX_SPI2_Init+0x98>)
 81008fc:	2200      	movs	r2, #0
 81008fe:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8100900:	4b0f      	ldr	r3, [pc, #60]	; (8100940 <MX_SPI2_Init+0x98>)
 8100902:	2200      	movs	r2, #0
 8100904:	641a      	str	r2, [r3, #64]	; 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8100906:	4b0e      	ldr	r3, [pc, #56]	; (8100940 <MX_SPI2_Init+0x98>)
 8100908:	2200      	movs	r2, #0
 810090a:	645a      	str	r2, [r3, #68]	; 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 810090c:	4b0c      	ldr	r3, [pc, #48]	; (8100940 <MX_SPI2_Init+0x98>)
 810090e:	2200      	movs	r2, #0
 8100910:	649a      	str	r2, [r3, #72]	; 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8100912:	4b0b      	ldr	r3, [pc, #44]	; (8100940 <MX_SPI2_Init+0x98>)
 8100914:	2200      	movs	r2, #0
 8100916:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8100918:	4b09      	ldr	r3, [pc, #36]	; (8100940 <MX_SPI2_Init+0x98>)
 810091a:	2200      	movs	r2, #0
 810091c:	651a      	str	r2, [r3, #80]	; 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 810091e:	4b08      	ldr	r3, [pc, #32]	; (8100940 <MX_SPI2_Init+0x98>)
 8100920:	2200      	movs	r2, #0
 8100922:	655a      	str	r2, [r3, #84]	; 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8100924:	4b06      	ldr	r3, [pc, #24]	; (8100940 <MX_SPI2_Init+0x98>)
 8100926:	2200      	movs	r2, #0
 8100928:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 810092a:	4805      	ldr	r0, [pc, #20]	; (8100940 <MX_SPI2_Init+0x98>)
 810092c:	f003 f85c 	bl	81039e8 <HAL_SPI_Init>
 8100930:	4603      	mov	r3, r0
 8100932:	2b00      	cmp	r3, #0
 8100934:	d001      	beq.n	810093a <MX_SPI2_Init+0x92>
  {
    Error_Handler();
 8100936:	f000 f8d3 	bl	8100ae0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 810093a:	bf00      	nop
 810093c:	bd80      	pop	{r7, pc}
 810093e:	bf00      	nop
 8100940:	100000b4 	.word	0x100000b4
 8100944:	40003800 	.word	0x40003800

08100948 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
void MX_USART3_UART_Init(void)
{
 8100948:	b580      	push	{r7, lr}
 810094a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 810094c:	4b22      	ldr	r3, [pc, #136]	; (81009d8 <MX_USART3_UART_Init+0x90>)
 810094e:	4a23      	ldr	r2, [pc, #140]	; (81009dc <MX_USART3_UART_Init+0x94>)
 8100950:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8100952:	4b21      	ldr	r3, [pc, #132]	; (81009d8 <MX_USART3_UART_Init+0x90>)
 8100954:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8100958:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 810095a:	4b1f      	ldr	r3, [pc, #124]	; (81009d8 <MX_USART3_UART_Init+0x90>)
 810095c:	2200      	movs	r2, #0
 810095e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8100960:	4b1d      	ldr	r3, [pc, #116]	; (81009d8 <MX_USART3_UART_Init+0x90>)
 8100962:	2200      	movs	r2, #0
 8100964:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8100966:	4b1c      	ldr	r3, [pc, #112]	; (81009d8 <MX_USART3_UART_Init+0x90>)
 8100968:	2200      	movs	r2, #0
 810096a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 810096c:	4b1a      	ldr	r3, [pc, #104]	; (81009d8 <MX_USART3_UART_Init+0x90>)
 810096e:	220c      	movs	r2, #12
 8100970:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8100972:	4b19      	ldr	r3, [pc, #100]	; (81009d8 <MX_USART3_UART_Init+0x90>)
 8100974:	2200      	movs	r2, #0
 8100976:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8100978:	4b17      	ldr	r3, [pc, #92]	; (81009d8 <MX_USART3_UART_Init+0x90>)
 810097a:	2200      	movs	r2, #0
 810097c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 810097e:	4b16      	ldr	r3, [pc, #88]	; (81009d8 <MX_USART3_UART_Init+0x90>)
 8100980:	2200      	movs	r2, #0
 8100982:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8100984:	4b14      	ldr	r3, [pc, #80]	; (81009d8 <MX_USART3_UART_Init+0x90>)
 8100986:	2200      	movs	r2, #0
 8100988:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 810098a:	4b13      	ldr	r3, [pc, #76]	; (81009d8 <MX_USART3_UART_Init+0x90>)
 810098c:	2200      	movs	r2, #0
 810098e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8100990:	4811      	ldr	r0, [pc, #68]	; (81009d8 <MX_USART3_UART_Init+0x90>)
 8100992:	f003 ff69 	bl	8104868 <HAL_UART_Init>
 8100996:	4603      	mov	r3, r0
 8100998:	2b00      	cmp	r3, #0
 810099a:	d001      	beq.n	81009a0 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 810099c:	f000 f8a0 	bl	8100ae0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 81009a0:	2100      	movs	r1, #0
 81009a2:	480d      	ldr	r0, [pc, #52]	; (81009d8 <MX_USART3_UART_Init+0x90>)
 81009a4:	f004 ff9c 	bl	81058e0 <HAL_UARTEx_SetTxFifoThreshold>
 81009a8:	4603      	mov	r3, r0
 81009aa:	2b00      	cmp	r3, #0
 81009ac:	d001      	beq.n	81009b2 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 81009ae:	f000 f897 	bl	8100ae0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 81009b2:	2100      	movs	r1, #0
 81009b4:	4808      	ldr	r0, [pc, #32]	; (81009d8 <MX_USART3_UART_Init+0x90>)
 81009b6:	f004 ffd1 	bl	810595c <HAL_UARTEx_SetRxFifoThreshold>
 81009ba:	4603      	mov	r3, r0
 81009bc:	2b00      	cmp	r3, #0
 81009be:	d001      	beq.n	81009c4 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 81009c0:	f000 f88e 	bl	8100ae0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 81009c4:	4804      	ldr	r0, [pc, #16]	; (81009d8 <MX_USART3_UART_Init+0x90>)
 81009c6:	f004 ff52 	bl	810586e <HAL_UARTEx_DisableFifoMode>
 81009ca:	4603      	mov	r3, r0
 81009cc:	2b00      	cmp	r3, #0
 81009ce:	d001      	beq.n	81009d4 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 81009d0:	f000 f886 	bl	8100ae0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 81009d4:	bf00      	nop
 81009d6:	bd80      	pop	{r7, pc}
 81009d8:	1000013c 	.word	0x1000013c
 81009dc:	40004800 	.word	0x40004800

081009e0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
void MX_GPIO_Init(void)
{
 81009e0:	b580      	push	{r7, lr}
 81009e2:	b088      	sub	sp, #32
 81009e4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 81009e6:	f107 030c 	add.w	r3, r7, #12
 81009ea:	2200      	movs	r2, #0
 81009ec:	601a      	str	r2, [r3, #0]
 81009ee:	605a      	str	r2, [r3, #4]
 81009f0:	609a      	str	r2, [r3, #8]
 81009f2:	60da      	str	r2, [r3, #12]
 81009f4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 81009f6:	4b2c      	ldr	r3, [pc, #176]	; (8100aa8 <MX_GPIO_Init+0xc8>)
 81009f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81009fc:	4a2a      	ldr	r2, [pc, #168]	; (8100aa8 <MX_GPIO_Init+0xc8>)
 81009fe:	f043 0304 	orr.w	r3, r3, #4
 8100a02:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100a06:	4b28      	ldr	r3, [pc, #160]	; (8100aa8 <MX_GPIO_Init+0xc8>)
 8100a08:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100a0c:	f003 0304 	and.w	r3, r3, #4
 8100a10:	60bb      	str	r3, [r7, #8]
 8100a12:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8100a14:	4b24      	ldr	r3, [pc, #144]	; (8100aa8 <MX_GPIO_Init+0xc8>)
 8100a16:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100a1a:	4a23      	ldr	r2, [pc, #140]	; (8100aa8 <MX_GPIO_Init+0xc8>)
 8100a1c:	f043 0302 	orr.w	r3, r3, #2
 8100a20:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100a24:	4b20      	ldr	r3, [pc, #128]	; (8100aa8 <MX_GPIO_Init+0xc8>)
 8100a26:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100a2a:	f003 0302 	and.w	r3, r3, #2
 8100a2e:	607b      	str	r3, [r7, #4]
 8100a30:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8100a32:	4b1d      	ldr	r3, [pc, #116]	; (8100aa8 <MX_GPIO_Init+0xc8>)
 8100a34:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100a38:	4a1b      	ldr	r2, [pc, #108]	; (8100aa8 <MX_GPIO_Init+0xc8>)
 8100a3a:	f043 0310 	orr.w	r3, r3, #16
 8100a3e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100a42:	4b19      	ldr	r3, [pc, #100]	; (8100aa8 <MX_GPIO_Init+0xc8>)
 8100a44:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100a48:	f003 0310 	and.w	r3, r3, #16
 8100a4c:	603b      	str	r3, [r7, #0]
 8100a4e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8100a50:	2200      	movs	r2, #0
 8100a52:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8100a56:	4815      	ldr	r0, [pc, #84]	; (8100aac <MX_GPIO_Init+0xcc>)
 8100a58:	f001 f9d2 	bl	8101e00 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8100a5c:	2200      	movs	r2, #0
 8100a5e:	2102      	movs	r1, #2
 8100a60:	4813      	ldr	r0, [pc, #76]	; (8100ab0 <MX_GPIO_Init+0xd0>)
 8100a62:	f001 f9cd 	bl	8101e00 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LD3_Pin */
  GPIO_InitStruct.Pin = LD3_Pin;
 8100a66:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8100a6a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8100a6c:	2301      	movs	r3, #1
 8100a6e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8100a70:	2302      	movs	r3, #2
 8100a72:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8100a74:	2300      	movs	r3, #0
 8100a76:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 8100a78:	f107 030c 	add.w	r3, r7, #12
 8100a7c:	4619      	mov	r1, r3
 8100a7e:	480b      	ldr	r0, [pc, #44]	; (8100aac <MX_GPIO_Init+0xcc>)
 8100a80:	f001 f80e 	bl	8101aa0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8100a84:	2302      	movs	r3, #2
 8100a86:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8100a88:	2301      	movs	r3, #1
 8100a8a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8100a8c:	2302      	movs	r3, #2
 8100a8e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8100a90:	2300      	movs	r3, #0
 8100a92:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8100a94:	f107 030c 	add.w	r3, r7, #12
 8100a98:	4619      	mov	r1, r3
 8100a9a:	4805      	ldr	r0, [pc, #20]	; (8100ab0 <MX_GPIO_Init+0xd0>)
 8100a9c:	f001 f800 	bl	8101aa0 <HAL_GPIO_Init>

}
 8100aa0:	bf00      	nop
 8100aa2:	3720      	adds	r7, #32
 8100aa4:	46bd      	mov	sp, r7
 8100aa6:	bd80      	pop	{r7, pc}
 8100aa8:	58024400 	.word	0x58024400
 8100aac:	58020400 	.word	0x58020400
 8100ab0:	58021000 	.word	0x58021000

08100ab4 <HAL_SPI_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef * hspi)
{
 8100ab4:	b580      	push	{r7, lr}
 8100ab6:	b082      	sub	sp, #8
 8100ab8:	af00      	add	r7, sp, #0
 8100aba:	6078      	str	r0, [r7, #4]
	SPI_ready = 1;
 8100abc:	4b05      	ldr	r3, [pc, #20]	; (8100ad4 <HAL_SPI_RxCpltCallback+0x20>)
 8100abe:	2201      	movs	r2, #1
 8100ac0:	701a      	strb	r2, [r3, #0]
    HAL_SPI_Receive_IT(&hspi2, RX_Buffer, BUFFER_SIZE);
 8100ac2:	2209      	movs	r2, #9
 8100ac4:	4904      	ldr	r1, [pc, #16]	; (8100ad8 <HAL_SPI_RxCpltCallback+0x24>)
 8100ac6:	4805      	ldr	r0, [pc, #20]	; (8100adc <HAL_SPI_RxCpltCallback+0x28>)
 8100ac8:	f003 f894 	bl	8103bf4 <HAL_SPI_Receive_IT>
}
 8100acc:	bf00      	nop
 8100ace:	3708      	adds	r7, #8
 8100ad0:	46bd      	mov	sp, r7
 8100ad2:	bd80      	pop	{r7, pc}
 8100ad4:	100001d5 	.word	0x100001d5
 8100ad8:	100001cc 	.word	0x100001cc
 8100adc:	100000b4 	.word	0x100000b4

08100ae0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8100ae0:	b480      	push	{r7}
 8100ae2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8100ae4:	b672      	cpsid	i
}
 8100ae6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8100ae8:	e7fe      	b.n	8100ae8 <Error_Handler+0x8>
	...

08100aec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8100aec:	b480      	push	{r7}
 8100aee:	b083      	sub	sp, #12
 8100af0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8100af2:	4b0a      	ldr	r3, [pc, #40]	; (8100b1c <HAL_MspInit+0x30>)
 8100af4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8100af8:	4a08      	ldr	r2, [pc, #32]	; (8100b1c <HAL_MspInit+0x30>)
 8100afa:	f043 0302 	orr.w	r3, r3, #2
 8100afe:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8100b02:	4b06      	ldr	r3, [pc, #24]	; (8100b1c <HAL_MspInit+0x30>)
 8100b04:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8100b08:	f003 0302 	and.w	r3, r3, #2
 8100b0c:	607b      	str	r3, [r7, #4]
 8100b0e:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8100b10:	bf00      	nop
 8100b12:	370c      	adds	r7, #12
 8100b14:	46bd      	mov	sp, r7
 8100b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100b1a:	4770      	bx	lr
 8100b1c:	58024400 	.word	0x58024400

08100b20 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8100b20:	b480      	push	{r7}
 8100b22:	b085      	sub	sp, #20
 8100b24:	af00      	add	r7, sp, #0
 8100b26:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8100b28:	687b      	ldr	r3, [r7, #4]
 8100b2a:	681b      	ldr	r3, [r3, #0]
 8100b2c:	4a0b      	ldr	r2, [pc, #44]	; (8100b5c <HAL_CRC_MspInit+0x3c>)
 8100b2e:	4293      	cmp	r3, r2
 8100b30:	d10e      	bne.n	8100b50 <HAL_CRC_MspInit+0x30>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8100b32:	4b0b      	ldr	r3, [pc, #44]	; (8100b60 <HAL_CRC_MspInit+0x40>)
 8100b34:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100b38:	4a09      	ldr	r2, [pc, #36]	; (8100b60 <HAL_CRC_MspInit+0x40>)
 8100b3a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8100b3e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100b42:	4b07      	ldr	r3, [pc, #28]	; (8100b60 <HAL_CRC_MspInit+0x40>)
 8100b44:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100b48:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8100b4c:	60fb      	str	r3, [r7, #12]
 8100b4e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8100b50:	bf00      	nop
 8100b52:	3714      	adds	r7, #20
 8100b54:	46bd      	mov	sp, r7
 8100b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100b5a:	4770      	bx	lr
 8100b5c:	58024c00 	.word	0x58024c00
 8100b60:	58024400 	.word	0x58024400

08100b64 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8100b64:	b580      	push	{r7, lr}
 8100b66:	b0ba      	sub	sp, #232	; 0xe8
 8100b68:	af00      	add	r7, sp, #0
 8100b6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8100b6c:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8100b70:	2200      	movs	r2, #0
 8100b72:	601a      	str	r2, [r3, #0]
 8100b74:	605a      	str	r2, [r3, #4]
 8100b76:	609a      	str	r2, [r3, #8]
 8100b78:	60da      	str	r2, [r3, #12]
 8100b7a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8100b7c:	f107 0318 	add.w	r3, r7, #24
 8100b80:	22bc      	movs	r2, #188	; 0xbc
 8100b82:	2100      	movs	r1, #0
 8100b84:	4618      	mov	r0, r3
 8100b86:	f004 ff9f 	bl	8105ac8 <memset>
  if(hspi->Instance==SPI2)
 8100b8a:	687b      	ldr	r3, [r7, #4]
 8100b8c:	681b      	ldr	r3, [r3, #0]
 8100b8e:	4a3b      	ldr	r2, [pc, #236]	; (8100c7c <HAL_SPI_MspInit+0x118>)
 8100b90:	4293      	cmp	r3, r2
 8100b92:	d16e      	bne.n	8100c72 <HAL_SPI_MspInit+0x10e>

  /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 8100b94:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8100b98:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8100b9a:	2300      	movs	r3, #0
 8100b9c:	677b      	str	r3, [r7, #116]	; 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8100b9e:	f107 0318 	add.w	r3, r7, #24
 8100ba2:	4618      	mov	r0, r3
 8100ba4:	f001 fbb8 	bl	8102318 <HAL_RCCEx_PeriphCLKConfig>
 8100ba8:	4603      	mov	r3, r0
 8100baa:	2b00      	cmp	r3, #0
 8100bac:	d001      	beq.n	8100bb2 <HAL_SPI_MspInit+0x4e>
    {
      Error_Handler();
 8100bae:	f7ff ff97 	bl	8100ae0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8100bb2:	4b33      	ldr	r3, [pc, #204]	; (8100c80 <HAL_SPI_MspInit+0x11c>)
 8100bb4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8100bb8:	4a31      	ldr	r2, [pc, #196]	; (8100c80 <HAL_SPI_MspInit+0x11c>)
 8100bba:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8100bbe:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8100bc2:	4b2f      	ldr	r3, [pc, #188]	; (8100c80 <HAL_SPI_MspInit+0x11c>)
 8100bc4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8100bc8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8100bcc:	617b      	str	r3, [r7, #20]
 8100bce:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8100bd0:	4b2b      	ldr	r3, [pc, #172]	; (8100c80 <HAL_SPI_MspInit+0x11c>)
 8100bd2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100bd6:	4a2a      	ldr	r2, [pc, #168]	; (8100c80 <HAL_SPI_MspInit+0x11c>)
 8100bd8:	f043 0304 	orr.w	r3, r3, #4
 8100bdc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100be0:	4b27      	ldr	r3, [pc, #156]	; (8100c80 <HAL_SPI_MspInit+0x11c>)
 8100be2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100be6:	f003 0304 	and.w	r3, r3, #4
 8100bea:	613b      	str	r3, [r7, #16]
 8100bec:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8100bee:	4b24      	ldr	r3, [pc, #144]	; (8100c80 <HAL_SPI_MspInit+0x11c>)
 8100bf0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100bf4:	4a22      	ldr	r2, [pc, #136]	; (8100c80 <HAL_SPI_MspInit+0x11c>)
 8100bf6:	f043 0302 	orr.w	r3, r3, #2
 8100bfa:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100bfe:	4b20      	ldr	r3, [pc, #128]	; (8100c80 <HAL_SPI_MspInit+0x11c>)
 8100c00:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100c04:	f003 0302 	and.w	r3, r3, #2
 8100c08:	60fb      	str	r3, [r7, #12]
 8100c0a:	68fb      	ldr	r3, [r7, #12]
    PC2_C     ------> SPI2_MISO
    PB10     ------> SPI2_SCK
    PB12     ------> SPI2_NSS
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8100c0c:	2304      	movs	r3, #4
 8100c0e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8100c12:	2302      	movs	r3, #2
 8100c14:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100c18:	2300      	movs	r3, #0
 8100c1a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8100c1e:	2300      	movs	r3, #0
 8100c20:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8100c24:	2305      	movs	r3, #5
 8100c26:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8100c2a:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8100c2e:	4619      	mov	r1, r3
 8100c30:	4814      	ldr	r0, [pc, #80]	; (8100c84 <HAL_SPI_MspInit+0x120>)
 8100c32:	f000 ff35 	bl	8101aa0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_15;
 8100c36:	f44f 4314 	mov.w	r3, #37888	; 0x9400
 8100c3a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8100c3e:	2302      	movs	r3, #2
 8100c40:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100c44:	2300      	movs	r3, #0
 8100c46:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8100c4a:	2300      	movs	r3, #0
 8100c4c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8100c50:	2305      	movs	r3, #5
 8100c52:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8100c56:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8100c5a:	4619      	mov	r1, r3
 8100c5c:	480a      	ldr	r0, [pc, #40]	; (8100c88 <HAL_SPI_MspInit+0x124>)
 8100c5e:	f000 ff1f 	bl	8101aa0 <HAL_GPIO_Init>

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8100c62:	2200      	movs	r2, #0
 8100c64:	2100      	movs	r1, #0
 8100c66:	2024      	movs	r0, #36	; 0x24
 8100c68:	f000 fa8d 	bl	8101186 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8100c6c:	2024      	movs	r0, #36	; 0x24
 8100c6e:	f000 faa4 	bl	81011ba <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8100c72:	bf00      	nop
 8100c74:	37e8      	adds	r7, #232	; 0xe8
 8100c76:	46bd      	mov	sp, r7
 8100c78:	bd80      	pop	{r7, pc}
 8100c7a:	bf00      	nop
 8100c7c:	40003800 	.word	0x40003800
 8100c80:	58024400 	.word	0x58024400
 8100c84:	58020800 	.word	0x58020800
 8100c88:	58020400 	.word	0x58020400

08100c8c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8100c8c:	b580      	push	{r7, lr}
 8100c8e:	b0b2      	sub	sp, #200	; 0xc8
 8100c90:	af00      	add	r7, sp, #0
 8100c92:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8100c94:	f107 030c 	add.w	r3, r7, #12
 8100c98:	22bc      	movs	r2, #188	; 0xbc
 8100c9a:	2100      	movs	r1, #0
 8100c9c:	4618      	mov	r0, r3
 8100c9e:	f004 ff13 	bl	8105ac8 <memset>
  if(huart->Instance==USART3)
 8100ca2:	687b      	ldr	r3, [r7, #4]
 8100ca4:	681b      	ldr	r3, [r3, #0]
 8100ca6:	4a12      	ldr	r2, [pc, #72]	; (8100cf0 <HAL_UART_MspInit+0x64>)
 8100ca8:	4293      	cmp	r3, r2
 8100caa:	d11d      	bne.n	8100ce8 <HAL_UART_MspInit+0x5c>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8100cac:	2302      	movs	r3, #2
 8100cae:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8100cb0:	2300      	movs	r3, #0
 8100cb2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8100cb6:	f107 030c 	add.w	r3, r7, #12
 8100cba:	4618      	mov	r0, r3
 8100cbc:	f001 fb2c 	bl	8102318 <HAL_RCCEx_PeriphCLKConfig>
 8100cc0:	4603      	mov	r3, r0
 8100cc2:	2b00      	cmp	r3, #0
 8100cc4:	d001      	beq.n	8100cca <HAL_UART_MspInit+0x3e>
    {
      Error_Handler();
 8100cc6:	f7ff ff0b 	bl	8100ae0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8100cca:	4b0a      	ldr	r3, [pc, #40]	; (8100cf4 <HAL_UART_MspInit+0x68>)
 8100ccc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8100cd0:	4a08      	ldr	r2, [pc, #32]	; (8100cf4 <HAL_UART_MspInit+0x68>)
 8100cd2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8100cd6:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8100cda:	4b06      	ldr	r3, [pc, #24]	; (8100cf4 <HAL_UART_MspInit+0x68>)
 8100cdc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8100ce0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8100ce4:	60bb      	str	r3, [r7, #8]
 8100ce6:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8100ce8:	bf00      	nop
 8100cea:	37c8      	adds	r7, #200	; 0xc8
 8100cec:	46bd      	mov	sp, r7
 8100cee:	bd80      	pop	{r7, pc}
 8100cf0:	40004800 	.word	0x40004800
 8100cf4:	58024400 	.word	0x58024400

08100cf8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8100cf8:	b480      	push	{r7}
 8100cfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8100cfc:	e7fe      	b.n	8100cfc <NMI_Handler+0x4>

08100cfe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8100cfe:	b480      	push	{r7}
 8100d00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8100d02:	e7fe      	b.n	8100d02 <HardFault_Handler+0x4>

08100d04 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8100d04:	b480      	push	{r7}
 8100d06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8100d08:	e7fe      	b.n	8100d08 <MemManage_Handler+0x4>

08100d0a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8100d0a:	b480      	push	{r7}
 8100d0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8100d0e:	e7fe      	b.n	8100d0e <BusFault_Handler+0x4>

08100d10 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8100d10:	b480      	push	{r7}
 8100d12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8100d14:	e7fe      	b.n	8100d14 <UsageFault_Handler+0x4>

08100d16 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8100d16:	b480      	push	{r7}
 8100d18:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8100d1a:	bf00      	nop
 8100d1c:	46bd      	mov	sp, r7
 8100d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100d22:	4770      	bx	lr

08100d24 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8100d24:	b480      	push	{r7}
 8100d26:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8100d28:	bf00      	nop
 8100d2a:	46bd      	mov	sp, r7
 8100d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100d30:	4770      	bx	lr

08100d32 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8100d32:	b480      	push	{r7}
 8100d34:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8100d36:	bf00      	nop
 8100d38:	46bd      	mov	sp, r7
 8100d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100d3e:	4770      	bx	lr

08100d40 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8100d40:	b580      	push	{r7, lr}
 8100d42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8100d44:	f000 f900 	bl	8100f48 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8100d48:	bf00      	nop
 8100d4a:	bd80      	pop	{r7, pc}

08100d4c <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8100d4c:	b580      	push	{r7, lr}
 8100d4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8100d50:	4802      	ldr	r0, [pc, #8]	; (8100d5c <SPI2_IRQHandler+0x10>)
 8100d52:	f003 f9b7 	bl	81040c4 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8100d56:	bf00      	nop
 8100d58:	bd80      	pop	{r7, pc}
 8100d5a:	bf00      	nop
 8100d5c:	100000b4 	.word	0x100000b4

08100d60 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8100d60:	b580      	push	{r7, lr}
 8100d62:	b086      	sub	sp, #24
 8100d64:	af00      	add	r7, sp, #0
 8100d66:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8100d68:	4a14      	ldr	r2, [pc, #80]	; (8100dbc <_sbrk+0x5c>)
 8100d6a:	4b15      	ldr	r3, [pc, #84]	; (8100dc0 <_sbrk+0x60>)
 8100d6c:	1ad3      	subs	r3, r2, r3
 8100d6e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8100d70:	697b      	ldr	r3, [r7, #20]
 8100d72:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8100d74:	4b13      	ldr	r3, [pc, #76]	; (8100dc4 <_sbrk+0x64>)
 8100d76:	681b      	ldr	r3, [r3, #0]
 8100d78:	2b00      	cmp	r3, #0
 8100d7a:	d102      	bne.n	8100d82 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8100d7c:	4b11      	ldr	r3, [pc, #68]	; (8100dc4 <_sbrk+0x64>)
 8100d7e:	4a12      	ldr	r2, [pc, #72]	; (8100dc8 <_sbrk+0x68>)
 8100d80:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8100d82:	4b10      	ldr	r3, [pc, #64]	; (8100dc4 <_sbrk+0x64>)
 8100d84:	681a      	ldr	r2, [r3, #0]
 8100d86:	687b      	ldr	r3, [r7, #4]
 8100d88:	4413      	add	r3, r2
 8100d8a:	693a      	ldr	r2, [r7, #16]
 8100d8c:	429a      	cmp	r2, r3
 8100d8e:	d207      	bcs.n	8100da0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8100d90:	f004 fe70 	bl	8105a74 <__errno>
 8100d94:	4603      	mov	r3, r0
 8100d96:	220c      	movs	r2, #12
 8100d98:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8100d9a:	f04f 33ff 	mov.w	r3, #4294967295
 8100d9e:	e009      	b.n	8100db4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8100da0:	4b08      	ldr	r3, [pc, #32]	; (8100dc4 <_sbrk+0x64>)
 8100da2:	681b      	ldr	r3, [r3, #0]
 8100da4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8100da6:	4b07      	ldr	r3, [pc, #28]	; (8100dc4 <_sbrk+0x64>)
 8100da8:	681a      	ldr	r2, [r3, #0]
 8100daa:	687b      	ldr	r3, [r7, #4]
 8100dac:	4413      	add	r3, r2
 8100dae:	4a05      	ldr	r2, [pc, #20]	; (8100dc4 <_sbrk+0x64>)
 8100db0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8100db2:	68fb      	ldr	r3, [r7, #12]
}
 8100db4:	4618      	mov	r0, r3
 8100db6:	3718      	adds	r7, #24
 8100db8:	46bd      	mov	sp, r7
 8100dba:	bd80      	pop	{r7, pc}
 8100dbc:	10048000 	.word	0x10048000
 8100dc0:	00000400 	.word	0x00000400
 8100dc4:	100001d8 	.word	0x100001d8
 8100dc8:	100001f0 	.word	0x100001f0

08100dcc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8100dcc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8100e04 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8100dd0:	f7ff fc58 	bl	8100684 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8100dd4:	480c      	ldr	r0, [pc, #48]	; (8100e08 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8100dd6:	490d      	ldr	r1, [pc, #52]	; (8100e0c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8100dd8:	4a0d      	ldr	r2, [pc, #52]	; (8100e10 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8100dda:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8100ddc:	e002      	b.n	8100de4 <LoopCopyDataInit>

08100dde <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8100dde:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8100de0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8100de2:	3304      	adds	r3, #4

08100de4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8100de4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8100de6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8100de8:	d3f9      	bcc.n	8100dde <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8100dea:	4a0a      	ldr	r2, [pc, #40]	; (8100e14 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8100dec:	4c0a      	ldr	r4, [pc, #40]	; (8100e18 <LoopFillZerobss+0x22>)
  movs r3, #0
 8100dee:	2300      	movs	r3, #0
  b LoopFillZerobss
 8100df0:	e001      	b.n	8100df6 <LoopFillZerobss>

08100df2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8100df2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8100df4:	3204      	adds	r2, #4

08100df6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8100df6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8100df8:	d3fb      	bcc.n	8100df2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8100dfa:	f004 fe41 	bl	8105a80 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8100dfe:	f7ff fc59 	bl	81006b4 <main>
  bx  lr
 8100e02:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8100e04:	10048000 	.word	0x10048000
  ldr r0, =_sdata
 8100e08:	10000000 	.word	0x10000000
  ldr r1, =_edata
 8100e0c:	10000074 	.word	0x10000074
  ldr r2, =_sidata
 8100e10:	081064bc 	.word	0x081064bc
  ldr r2, =_sbss
 8100e14:	10000074 	.word	0x10000074
  ldr r4, =_ebss
 8100e18:	100001f0 	.word	0x100001f0

08100e1c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8100e1c:	e7fe      	b.n	8100e1c <ADC3_IRQHandler>
	...

08100e20 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8100e20:	b580      	push	{r7, lr}
 8100e22:	b082      	sub	sp, #8
 8100e24:	af00      	add	r7, sp, #0

uint32_t common_system_clock;

#if defined(DUAL_CORE) && defined(CORE_CM4)
   /* Configure Cortex-M4 Instruction cache through ART accelerator */
   __HAL_RCC_ART_CLK_ENABLE();                   /* Enable the Cortex-M4 ART Clock */
 8100e26:	4b28      	ldr	r3, [pc, #160]	; (8100ec8 <HAL_Init+0xa8>)
 8100e28:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8100e2c:	4a26      	ldr	r2, [pc, #152]	; (8100ec8 <HAL_Init+0xa8>)
 8100e2e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8100e32:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8100e36:	4b24      	ldr	r3, [pc, #144]	; (8100ec8 <HAL_Init+0xa8>)
 8100e38:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8100e3c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8100e40:	603b      	str	r3, [r7, #0]
 8100e42:	683b      	ldr	r3, [r7, #0]
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
 8100e44:	4b21      	ldr	r3, [pc, #132]	; (8100ecc <HAL_Init+0xac>)
 8100e46:	681b      	ldr	r3, [r3, #0]
 8100e48:	f423 237f 	bic.w	r3, r3, #1044480	; 0xff000
 8100e4c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8100e50:	4a1e      	ldr	r2, [pc, #120]	; (8100ecc <HAL_Init+0xac>)
 8100e52:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8100e56:	6013      	str	r3, [r2, #0]
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
 8100e58:	4b1c      	ldr	r3, [pc, #112]	; (8100ecc <HAL_Init+0xac>)
 8100e5a:	681b      	ldr	r3, [r3, #0]
 8100e5c:	4a1b      	ldr	r2, [pc, #108]	; (8100ecc <HAL_Init+0xac>)
 8100e5e:	f043 0301 	orr.w	r3, r3, #1
 8100e62:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8100e64:	2003      	movs	r0, #3
 8100e66:	f000 f983 	bl	8101170 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8100e6a:	f001 f87d 	bl	8101f68 <HAL_RCC_GetSysClockFreq>
 8100e6e:	4602      	mov	r2, r0
 8100e70:	4b15      	ldr	r3, [pc, #84]	; (8100ec8 <HAL_Init+0xa8>)
 8100e72:	699b      	ldr	r3, [r3, #24]
 8100e74:	0a1b      	lsrs	r3, r3, #8
 8100e76:	f003 030f 	and.w	r3, r3, #15
 8100e7a:	4915      	ldr	r1, [pc, #84]	; (8100ed0 <HAL_Init+0xb0>)
 8100e7c:	5ccb      	ldrb	r3, [r1, r3]
 8100e7e:	f003 031f 	and.w	r3, r3, #31
 8100e82:	fa22 f303 	lsr.w	r3, r2, r3
 8100e86:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8100e88:	4b0f      	ldr	r3, [pc, #60]	; (8100ec8 <HAL_Init+0xa8>)
 8100e8a:	699b      	ldr	r3, [r3, #24]
 8100e8c:	f003 030f 	and.w	r3, r3, #15
 8100e90:	4a0f      	ldr	r2, [pc, #60]	; (8100ed0 <HAL_Init+0xb0>)
 8100e92:	5cd3      	ldrb	r3, [r2, r3]
 8100e94:	f003 031f 	and.w	r3, r3, #31
 8100e98:	687a      	ldr	r2, [r7, #4]
 8100e9a:	fa22 f303 	lsr.w	r3, r2, r3
 8100e9e:	4a0d      	ldr	r2, [pc, #52]	; (8100ed4 <HAL_Init+0xb4>)
 8100ea0:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 8100ea2:	4b0c      	ldr	r3, [pc, #48]	; (8100ed4 <HAL_Init+0xb4>)
 8100ea4:	681b      	ldr	r3, [r3, #0]
 8100ea6:	4a0c      	ldr	r2, [pc, #48]	; (8100ed8 <HAL_Init+0xb8>)
 8100ea8:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8100eaa:	2000      	movs	r0, #0
 8100eac:	f000 f816 	bl	8100edc <HAL_InitTick>
 8100eb0:	4603      	mov	r3, r0
 8100eb2:	2b00      	cmp	r3, #0
 8100eb4:	d001      	beq.n	8100eba <HAL_Init+0x9a>
  {
    return HAL_ERROR;
 8100eb6:	2301      	movs	r3, #1
 8100eb8:	e002      	b.n	8100ec0 <HAL_Init+0xa0>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8100eba:	f7ff fe17 	bl	8100aec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8100ebe:	2300      	movs	r3, #0
}
 8100ec0:	4618      	mov	r0, r3
 8100ec2:	3708      	adds	r7, #8
 8100ec4:	46bd      	mov	sp, r7
 8100ec6:	bd80      	pop	{r7, pc}
 8100ec8:	58024400 	.word	0x58024400
 8100ecc:	40024400 	.word	0x40024400
 8100ed0:	08106440 	.word	0x08106440
 8100ed4:	10000004 	.word	0x10000004
 8100ed8:	10000000 	.word	0x10000000

08100edc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8100edc:	b580      	push	{r7, lr}
 8100ede:	b082      	sub	sp, #8
 8100ee0:	af00      	add	r7, sp, #0
 8100ee2:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8100ee4:	4b15      	ldr	r3, [pc, #84]	; (8100f3c <HAL_InitTick+0x60>)
 8100ee6:	781b      	ldrb	r3, [r3, #0]
 8100ee8:	2b00      	cmp	r3, #0
 8100eea:	d101      	bne.n	8100ef0 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8100eec:	2301      	movs	r3, #1
 8100eee:	e021      	b.n	8100f34 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8100ef0:	4b13      	ldr	r3, [pc, #76]	; (8100f40 <HAL_InitTick+0x64>)
 8100ef2:	681a      	ldr	r2, [r3, #0]
 8100ef4:	4b11      	ldr	r3, [pc, #68]	; (8100f3c <HAL_InitTick+0x60>)
 8100ef6:	781b      	ldrb	r3, [r3, #0]
 8100ef8:	4619      	mov	r1, r3
 8100efa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8100efe:	fbb3 f3f1 	udiv	r3, r3, r1
 8100f02:	fbb2 f3f3 	udiv	r3, r2, r3
 8100f06:	4618      	mov	r0, r3
 8100f08:	f000 f965 	bl	81011d6 <HAL_SYSTICK_Config>
 8100f0c:	4603      	mov	r3, r0
 8100f0e:	2b00      	cmp	r3, #0
 8100f10:	d001      	beq.n	8100f16 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8100f12:	2301      	movs	r3, #1
 8100f14:	e00e      	b.n	8100f34 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8100f16:	687b      	ldr	r3, [r7, #4]
 8100f18:	2b0f      	cmp	r3, #15
 8100f1a:	d80a      	bhi.n	8100f32 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8100f1c:	2200      	movs	r2, #0
 8100f1e:	6879      	ldr	r1, [r7, #4]
 8100f20:	f04f 30ff 	mov.w	r0, #4294967295
 8100f24:	f000 f92f 	bl	8101186 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8100f28:	4a06      	ldr	r2, [pc, #24]	; (8100f44 <HAL_InitTick+0x68>)
 8100f2a:	687b      	ldr	r3, [r7, #4]
 8100f2c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8100f2e:	2300      	movs	r3, #0
 8100f30:	e000      	b.n	8100f34 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8100f32:	2301      	movs	r3, #1
}
 8100f34:	4618      	mov	r0, r3
 8100f36:	3708      	adds	r7, #8
 8100f38:	46bd      	mov	sp, r7
 8100f3a:	bd80      	pop	{r7, pc}
 8100f3c:	1000000c 	.word	0x1000000c
 8100f40:	10000000 	.word	0x10000000
 8100f44:	10000008 	.word	0x10000008

08100f48 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8100f48:	b480      	push	{r7}
 8100f4a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8100f4c:	4b06      	ldr	r3, [pc, #24]	; (8100f68 <HAL_IncTick+0x20>)
 8100f4e:	781b      	ldrb	r3, [r3, #0]
 8100f50:	461a      	mov	r2, r3
 8100f52:	4b06      	ldr	r3, [pc, #24]	; (8100f6c <HAL_IncTick+0x24>)
 8100f54:	681b      	ldr	r3, [r3, #0]
 8100f56:	4413      	add	r3, r2
 8100f58:	4a04      	ldr	r2, [pc, #16]	; (8100f6c <HAL_IncTick+0x24>)
 8100f5a:	6013      	str	r3, [r2, #0]
}
 8100f5c:	bf00      	nop
 8100f5e:	46bd      	mov	sp, r7
 8100f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100f64:	4770      	bx	lr
 8100f66:	bf00      	nop
 8100f68:	1000000c 	.word	0x1000000c
 8100f6c:	100001dc 	.word	0x100001dc

08100f70 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8100f70:	b480      	push	{r7}
 8100f72:	af00      	add	r7, sp, #0
  return uwTick;
 8100f74:	4b03      	ldr	r3, [pc, #12]	; (8100f84 <HAL_GetTick+0x14>)
 8100f76:	681b      	ldr	r3, [r3, #0]
}
 8100f78:	4618      	mov	r0, r3
 8100f7a:	46bd      	mov	sp, r7
 8100f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100f80:	4770      	bx	lr
 8100f82:	bf00      	nop
 8100f84:	100001dc 	.word	0x100001dc

08100f88 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8100f88:	b580      	push	{r7, lr}
 8100f8a:	b084      	sub	sp, #16
 8100f8c:	af00      	add	r7, sp, #0
 8100f8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8100f90:	f7ff ffee 	bl	8100f70 <HAL_GetTick>
 8100f94:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8100f96:	687b      	ldr	r3, [r7, #4]
 8100f98:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8100f9a:	68fb      	ldr	r3, [r7, #12]
 8100f9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8100fa0:	d005      	beq.n	8100fae <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8100fa2:	4b0a      	ldr	r3, [pc, #40]	; (8100fcc <HAL_Delay+0x44>)
 8100fa4:	781b      	ldrb	r3, [r3, #0]
 8100fa6:	461a      	mov	r2, r3
 8100fa8:	68fb      	ldr	r3, [r7, #12]
 8100faa:	4413      	add	r3, r2
 8100fac:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8100fae:	bf00      	nop
 8100fb0:	f7ff ffde 	bl	8100f70 <HAL_GetTick>
 8100fb4:	4602      	mov	r2, r0
 8100fb6:	68bb      	ldr	r3, [r7, #8]
 8100fb8:	1ad3      	subs	r3, r2, r3
 8100fba:	68fa      	ldr	r2, [r7, #12]
 8100fbc:	429a      	cmp	r2, r3
 8100fbe:	d8f7      	bhi.n	8100fb0 <HAL_Delay+0x28>
  {
  }
}
 8100fc0:	bf00      	nop
 8100fc2:	bf00      	nop
 8100fc4:	3710      	adds	r7, #16
 8100fc6:	46bd      	mov	sp, r7
 8100fc8:	bd80      	pop	{r7, pc}
 8100fca:	bf00      	nop
 8100fcc:	1000000c 	.word	0x1000000c

08100fd0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8100fd0:	b480      	push	{r7}
 8100fd2:	b085      	sub	sp, #20
 8100fd4:	af00      	add	r7, sp, #0
 8100fd6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8100fd8:	687b      	ldr	r3, [r7, #4]
 8100fda:	f003 0307 	and.w	r3, r3, #7
 8100fde:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8100fe0:	4b0c      	ldr	r3, [pc, #48]	; (8101014 <__NVIC_SetPriorityGrouping+0x44>)
 8100fe2:	68db      	ldr	r3, [r3, #12]
 8100fe4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8100fe6:	68ba      	ldr	r2, [r7, #8]
 8100fe8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8100fec:	4013      	ands	r3, r2
 8100fee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8100ff0:	68fb      	ldr	r3, [r7, #12]
 8100ff2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8100ff4:	68bb      	ldr	r3, [r7, #8]
 8100ff6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8100ff8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8100ffc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8101000:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8101002:	4a04      	ldr	r2, [pc, #16]	; (8101014 <__NVIC_SetPriorityGrouping+0x44>)
 8101004:	68bb      	ldr	r3, [r7, #8]
 8101006:	60d3      	str	r3, [r2, #12]
}
 8101008:	bf00      	nop
 810100a:	3714      	adds	r7, #20
 810100c:	46bd      	mov	sp, r7
 810100e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101012:	4770      	bx	lr
 8101014:	e000ed00 	.word	0xe000ed00

08101018 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8101018:	b480      	push	{r7}
 810101a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 810101c:	4b04      	ldr	r3, [pc, #16]	; (8101030 <__NVIC_GetPriorityGrouping+0x18>)
 810101e:	68db      	ldr	r3, [r3, #12]
 8101020:	0a1b      	lsrs	r3, r3, #8
 8101022:	f003 0307 	and.w	r3, r3, #7
}
 8101026:	4618      	mov	r0, r3
 8101028:	46bd      	mov	sp, r7
 810102a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810102e:	4770      	bx	lr
 8101030:	e000ed00 	.word	0xe000ed00

08101034 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8101034:	b480      	push	{r7}
 8101036:	b083      	sub	sp, #12
 8101038:	af00      	add	r7, sp, #0
 810103a:	4603      	mov	r3, r0
 810103c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 810103e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8101042:	2b00      	cmp	r3, #0
 8101044:	db0b      	blt.n	810105e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8101046:	88fb      	ldrh	r3, [r7, #6]
 8101048:	f003 021f 	and.w	r2, r3, #31
 810104c:	4907      	ldr	r1, [pc, #28]	; (810106c <__NVIC_EnableIRQ+0x38>)
 810104e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8101052:	095b      	lsrs	r3, r3, #5
 8101054:	2001      	movs	r0, #1
 8101056:	fa00 f202 	lsl.w	r2, r0, r2
 810105a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 810105e:	bf00      	nop
 8101060:	370c      	adds	r7, #12
 8101062:	46bd      	mov	sp, r7
 8101064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101068:	4770      	bx	lr
 810106a:	bf00      	nop
 810106c:	e000e100 	.word	0xe000e100

08101070 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8101070:	b480      	push	{r7}
 8101072:	b083      	sub	sp, #12
 8101074:	af00      	add	r7, sp, #0
 8101076:	4603      	mov	r3, r0
 8101078:	6039      	str	r1, [r7, #0]
 810107a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 810107c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8101080:	2b00      	cmp	r3, #0
 8101082:	db0a      	blt.n	810109a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8101084:	683b      	ldr	r3, [r7, #0]
 8101086:	b2da      	uxtb	r2, r3
 8101088:	490c      	ldr	r1, [pc, #48]	; (81010bc <__NVIC_SetPriority+0x4c>)
 810108a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 810108e:	0112      	lsls	r2, r2, #4
 8101090:	b2d2      	uxtb	r2, r2
 8101092:	440b      	add	r3, r1
 8101094:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8101098:	e00a      	b.n	81010b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 810109a:	683b      	ldr	r3, [r7, #0]
 810109c:	b2da      	uxtb	r2, r3
 810109e:	4908      	ldr	r1, [pc, #32]	; (81010c0 <__NVIC_SetPriority+0x50>)
 81010a0:	88fb      	ldrh	r3, [r7, #6]
 81010a2:	f003 030f 	and.w	r3, r3, #15
 81010a6:	3b04      	subs	r3, #4
 81010a8:	0112      	lsls	r2, r2, #4
 81010aa:	b2d2      	uxtb	r2, r2
 81010ac:	440b      	add	r3, r1
 81010ae:	761a      	strb	r2, [r3, #24]
}
 81010b0:	bf00      	nop
 81010b2:	370c      	adds	r7, #12
 81010b4:	46bd      	mov	sp, r7
 81010b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81010ba:	4770      	bx	lr
 81010bc:	e000e100 	.word	0xe000e100
 81010c0:	e000ed00 	.word	0xe000ed00

081010c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 81010c4:	b480      	push	{r7}
 81010c6:	b089      	sub	sp, #36	; 0x24
 81010c8:	af00      	add	r7, sp, #0
 81010ca:	60f8      	str	r0, [r7, #12]
 81010cc:	60b9      	str	r1, [r7, #8]
 81010ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 81010d0:	68fb      	ldr	r3, [r7, #12]
 81010d2:	f003 0307 	and.w	r3, r3, #7
 81010d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 81010d8:	69fb      	ldr	r3, [r7, #28]
 81010da:	f1c3 0307 	rsb	r3, r3, #7
 81010de:	2b04      	cmp	r3, #4
 81010e0:	bf28      	it	cs
 81010e2:	2304      	movcs	r3, #4
 81010e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 81010e6:	69fb      	ldr	r3, [r7, #28]
 81010e8:	3304      	adds	r3, #4
 81010ea:	2b06      	cmp	r3, #6
 81010ec:	d902      	bls.n	81010f4 <NVIC_EncodePriority+0x30>
 81010ee:	69fb      	ldr	r3, [r7, #28]
 81010f0:	3b03      	subs	r3, #3
 81010f2:	e000      	b.n	81010f6 <NVIC_EncodePriority+0x32>
 81010f4:	2300      	movs	r3, #0
 81010f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 81010f8:	f04f 32ff 	mov.w	r2, #4294967295
 81010fc:	69bb      	ldr	r3, [r7, #24]
 81010fe:	fa02 f303 	lsl.w	r3, r2, r3
 8101102:	43da      	mvns	r2, r3
 8101104:	68bb      	ldr	r3, [r7, #8]
 8101106:	401a      	ands	r2, r3
 8101108:	697b      	ldr	r3, [r7, #20]
 810110a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 810110c:	f04f 31ff 	mov.w	r1, #4294967295
 8101110:	697b      	ldr	r3, [r7, #20]
 8101112:	fa01 f303 	lsl.w	r3, r1, r3
 8101116:	43d9      	mvns	r1, r3
 8101118:	687b      	ldr	r3, [r7, #4]
 810111a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 810111c:	4313      	orrs	r3, r2
         );
}
 810111e:	4618      	mov	r0, r3
 8101120:	3724      	adds	r7, #36	; 0x24
 8101122:	46bd      	mov	sp, r7
 8101124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101128:	4770      	bx	lr
	...

0810112c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 810112c:	b580      	push	{r7, lr}
 810112e:	b082      	sub	sp, #8
 8101130:	af00      	add	r7, sp, #0
 8101132:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8101134:	687b      	ldr	r3, [r7, #4]
 8101136:	3b01      	subs	r3, #1
 8101138:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 810113c:	d301      	bcc.n	8101142 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 810113e:	2301      	movs	r3, #1
 8101140:	e00f      	b.n	8101162 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8101142:	4a0a      	ldr	r2, [pc, #40]	; (810116c <SysTick_Config+0x40>)
 8101144:	687b      	ldr	r3, [r7, #4]
 8101146:	3b01      	subs	r3, #1
 8101148:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 810114a:	210f      	movs	r1, #15
 810114c:	f04f 30ff 	mov.w	r0, #4294967295
 8101150:	f7ff ff8e 	bl	8101070 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8101154:	4b05      	ldr	r3, [pc, #20]	; (810116c <SysTick_Config+0x40>)
 8101156:	2200      	movs	r2, #0
 8101158:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 810115a:	4b04      	ldr	r3, [pc, #16]	; (810116c <SysTick_Config+0x40>)
 810115c:	2207      	movs	r2, #7
 810115e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8101160:	2300      	movs	r3, #0
}
 8101162:	4618      	mov	r0, r3
 8101164:	3708      	adds	r7, #8
 8101166:	46bd      	mov	sp, r7
 8101168:	bd80      	pop	{r7, pc}
 810116a:	bf00      	nop
 810116c:	e000e010 	.word	0xe000e010

08101170 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8101170:	b580      	push	{r7, lr}
 8101172:	b082      	sub	sp, #8
 8101174:	af00      	add	r7, sp, #0
 8101176:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8101178:	6878      	ldr	r0, [r7, #4]
 810117a:	f7ff ff29 	bl	8100fd0 <__NVIC_SetPriorityGrouping>
}
 810117e:	bf00      	nop
 8101180:	3708      	adds	r7, #8
 8101182:	46bd      	mov	sp, r7
 8101184:	bd80      	pop	{r7, pc}

08101186 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8101186:	b580      	push	{r7, lr}
 8101188:	b086      	sub	sp, #24
 810118a:	af00      	add	r7, sp, #0
 810118c:	4603      	mov	r3, r0
 810118e:	60b9      	str	r1, [r7, #8]
 8101190:	607a      	str	r2, [r7, #4]
 8101192:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8101194:	f7ff ff40 	bl	8101018 <__NVIC_GetPriorityGrouping>
 8101198:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 810119a:	687a      	ldr	r2, [r7, #4]
 810119c:	68b9      	ldr	r1, [r7, #8]
 810119e:	6978      	ldr	r0, [r7, #20]
 81011a0:	f7ff ff90 	bl	81010c4 <NVIC_EncodePriority>
 81011a4:	4602      	mov	r2, r0
 81011a6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 81011aa:	4611      	mov	r1, r2
 81011ac:	4618      	mov	r0, r3
 81011ae:	f7ff ff5f 	bl	8101070 <__NVIC_SetPriority>
}
 81011b2:	bf00      	nop
 81011b4:	3718      	adds	r7, #24
 81011b6:	46bd      	mov	sp, r7
 81011b8:	bd80      	pop	{r7, pc}

081011ba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 81011ba:	b580      	push	{r7, lr}
 81011bc:	b082      	sub	sp, #8
 81011be:	af00      	add	r7, sp, #0
 81011c0:	4603      	mov	r3, r0
 81011c2:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 81011c4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 81011c8:	4618      	mov	r0, r3
 81011ca:	f7ff ff33 	bl	8101034 <__NVIC_EnableIRQ>
}
 81011ce:	bf00      	nop
 81011d0:	3708      	adds	r7, #8
 81011d2:	46bd      	mov	sp, r7
 81011d4:	bd80      	pop	{r7, pc}

081011d6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 81011d6:	b580      	push	{r7, lr}
 81011d8:	b082      	sub	sp, #8
 81011da:	af00      	add	r7, sp, #0
 81011dc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 81011de:	6878      	ldr	r0, [r7, #4]
 81011e0:	f7ff ffa4 	bl	810112c <SysTick_Config>
 81011e4:	4603      	mov	r3, r0
}
 81011e6:	4618      	mov	r0, r3
 81011e8:	3708      	adds	r7, #8
 81011ea:	46bd      	mov	sp, r7
 81011ec:	bd80      	pop	{r7, pc}
	...

081011f0 <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 81011f0:	b480      	push	{r7}
 81011f2:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 81011f4:	4b07      	ldr	r3, [pc, #28]	; (8101214 <HAL_GetCurrentCPUID+0x24>)
 81011f6:	681b      	ldr	r3, [r3, #0]
 81011f8:	091b      	lsrs	r3, r3, #4
 81011fa:	f003 030f 	and.w	r3, r3, #15
 81011fe:	2b07      	cmp	r3, #7
 8101200:	d101      	bne.n	8101206 <HAL_GetCurrentCPUID+0x16>
  {
    return  CM7_CPUID;
 8101202:	2303      	movs	r3, #3
 8101204:	e000      	b.n	8101208 <HAL_GetCurrentCPUID+0x18>
  }
  else
  {
    return CM4_CPUID;
 8101206:	2301      	movs	r3, #1
  }
}
 8101208:	4618      	mov	r0, r3
 810120a:	46bd      	mov	sp, r7
 810120c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101210:	4770      	bx	lr
 8101212:	bf00      	nop
 8101214:	e000ed00 	.word	0xe000ed00

08101218 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8101218:	b580      	push	{r7, lr}
 810121a:	b082      	sub	sp, #8
 810121c:	af00      	add	r7, sp, #0
 810121e:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8101220:	687b      	ldr	r3, [r7, #4]
 8101222:	2b00      	cmp	r3, #0
 8101224:	d101      	bne.n	810122a <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8101226:	2301      	movs	r3, #1
 8101228:	e054      	b.n	81012d4 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 810122a:	687b      	ldr	r3, [r7, #4]
 810122c:	7f5b      	ldrb	r3, [r3, #29]
 810122e:	b2db      	uxtb	r3, r3
 8101230:	2b00      	cmp	r3, #0
 8101232:	d105      	bne.n	8101240 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8101234:	687b      	ldr	r3, [r7, #4]
 8101236:	2200      	movs	r2, #0
 8101238:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 810123a:	6878      	ldr	r0, [r7, #4]
 810123c:	f7ff fc70 	bl	8100b20 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8101240:	687b      	ldr	r3, [r7, #4]
 8101242:	2202      	movs	r2, #2
 8101244:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8101246:	687b      	ldr	r3, [r7, #4]
 8101248:	791b      	ldrb	r3, [r3, #4]
 810124a:	2b00      	cmp	r3, #0
 810124c:	d10c      	bne.n	8101268 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 810124e:	687b      	ldr	r3, [r7, #4]
 8101250:	681b      	ldr	r3, [r3, #0]
 8101252:	4a22      	ldr	r2, [pc, #136]	; (81012dc <HAL_CRC_Init+0xc4>)
 8101254:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8101256:	687b      	ldr	r3, [r7, #4]
 8101258:	681b      	ldr	r3, [r3, #0]
 810125a:	689a      	ldr	r2, [r3, #8]
 810125c:	687b      	ldr	r3, [r7, #4]
 810125e:	681b      	ldr	r3, [r3, #0]
 8101260:	f022 0218 	bic.w	r2, r2, #24
 8101264:	609a      	str	r2, [r3, #8]
 8101266:	e00c      	b.n	8101282 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8101268:	687b      	ldr	r3, [r7, #4]
 810126a:	6899      	ldr	r1, [r3, #8]
 810126c:	687b      	ldr	r3, [r7, #4]
 810126e:	68db      	ldr	r3, [r3, #12]
 8101270:	461a      	mov	r2, r3
 8101272:	6878      	ldr	r0, [r7, #4]
 8101274:	f000 f948 	bl	8101508 <HAL_CRCEx_Polynomial_Set>
 8101278:	4603      	mov	r3, r0
 810127a:	2b00      	cmp	r3, #0
 810127c:	d001      	beq.n	8101282 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 810127e:	2301      	movs	r3, #1
 8101280:	e028      	b.n	81012d4 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8101282:	687b      	ldr	r3, [r7, #4]
 8101284:	795b      	ldrb	r3, [r3, #5]
 8101286:	2b00      	cmp	r3, #0
 8101288:	d105      	bne.n	8101296 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 810128a:	687b      	ldr	r3, [r7, #4]
 810128c:	681b      	ldr	r3, [r3, #0]
 810128e:	f04f 32ff 	mov.w	r2, #4294967295
 8101292:	611a      	str	r2, [r3, #16]
 8101294:	e004      	b.n	81012a0 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8101296:	687b      	ldr	r3, [r7, #4]
 8101298:	681b      	ldr	r3, [r3, #0]
 810129a:	687a      	ldr	r2, [r7, #4]
 810129c:	6912      	ldr	r2, [r2, #16]
 810129e:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 81012a0:	687b      	ldr	r3, [r7, #4]
 81012a2:	681b      	ldr	r3, [r3, #0]
 81012a4:	689b      	ldr	r3, [r3, #8]
 81012a6:	f023 0160 	bic.w	r1, r3, #96	; 0x60
 81012aa:	687b      	ldr	r3, [r7, #4]
 81012ac:	695a      	ldr	r2, [r3, #20]
 81012ae:	687b      	ldr	r3, [r7, #4]
 81012b0:	681b      	ldr	r3, [r3, #0]
 81012b2:	430a      	orrs	r2, r1
 81012b4:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 81012b6:	687b      	ldr	r3, [r7, #4]
 81012b8:	681b      	ldr	r3, [r3, #0]
 81012ba:	689b      	ldr	r3, [r3, #8]
 81012bc:	f023 0180 	bic.w	r1, r3, #128	; 0x80
 81012c0:	687b      	ldr	r3, [r7, #4]
 81012c2:	699a      	ldr	r2, [r3, #24]
 81012c4:	687b      	ldr	r3, [r7, #4]
 81012c6:	681b      	ldr	r3, [r3, #0]
 81012c8:	430a      	orrs	r2, r1
 81012ca:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 81012cc:	687b      	ldr	r3, [r7, #4]
 81012ce:	2201      	movs	r2, #1
 81012d0:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 81012d2:	2300      	movs	r3, #0
}
 81012d4:	4618      	mov	r0, r3
 81012d6:	3708      	adds	r7, #8
 81012d8:	46bd      	mov	sp, r7
 81012da:	bd80      	pop	{r7, pc}
 81012dc:	04c11db7 	.word	0x04c11db7

081012e0 <HAL_CRC_Calculate>:
  *        and the API will internally adjust its input data processing based on the
  *        handle field hcrc->InputDataFormat.
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 81012e0:	b580      	push	{r7, lr}
 81012e2:	b086      	sub	sp, #24
 81012e4:	af00      	add	r7, sp, #0
 81012e6:	60f8      	str	r0, [r7, #12]
 81012e8:	60b9      	str	r1, [r7, #8]
 81012ea:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 81012ec:	2300      	movs	r3, #0
 81012ee:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 81012f0:	68fb      	ldr	r3, [r7, #12]
 81012f2:	2202      	movs	r2, #2
 81012f4:	775a      	strb	r2, [r3, #29]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 81012f6:	68fb      	ldr	r3, [r7, #12]
 81012f8:	681b      	ldr	r3, [r3, #0]
 81012fa:	689a      	ldr	r2, [r3, #8]
 81012fc:	68fb      	ldr	r3, [r7, #12]
 81012fe:	681b      	ldr	r3, [r3, #0]
 8101300:	f042 0201 	orr.w	r2, r2, #1
 8101304:	609a      	str	r2, [r3, #8]

  switch (hcrc->InputDataFormat)
 8101306:	68fb      	ldr	r3, [r7, #12]
 8101308:	6a1b      	ldr	r3, [r3, #32]
 810130a:	2b03      	cmp	r3, #3
 810130c:	d006      	beq.n	810131c <HAL_CRC_Calculate+0x3c>
 810130e:	2b03      	cmp	r3, #3
 8101310:	d829      	bhi.n	8101366 <HAL_CRC_Calculate+0x86>
 8101312:	2b01      	cmp	r3, #1
 8101314:	d019      	beq.n	810134a <HAL_CRC_Calculate+0x6a>
 8101316:	2b02      	cmp	r3, #2
 8101318:	d01e      	beq.n	8101358 <HAL_CRC_Calculate+0x78>
      /* Specific 16-bit input data handling  */
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
      break;

    default:
      break;
 810131a:	e024      	b.n	8101366 <HAL_CRC_Calculate+0x86>
      for (index = 0U; index < BufferLength; index++)
 810131c:	2300      	movs	r3, #0
 810131e:	617b      	str	r3, [r7, #20]
 8101320:	e00a      	b.n	8101338 <HAL_CRC_Calculate+0x58>
        hcrc->Instance->DR = pBuffer[index];
 8101322:	697b      	ldr	r3, [r7, #20]
 8101324:	009b      	lsls	r3, r3, #2
 8101326:	68ba      	ldr	r2, [r7, #8]
 8101328:	441a      	add	r2, r3
 810132a:	68fb      	ldr	r3, [r7, #12]
 810132c:	681b      	ldr	r3, [r3, #0]
 810132e:	6812      	ldr	r2, [r2, #0]
 8101330:	601a      	str	r2, [r3, #0]
      for (index = 0U; index < BufferLength; index++)
 8101332:	697b      	ldr	r3, [r7, #20]
 8101334:	3301      	adds	r3, #1
 8101336:	617b      	str	r3, [r7, #20]
 8101338:	697a      	ldr	r2, [r7, #20]
 810133a:	687b      	ldr	r3, [r7, #4]
 810133c:	429a      	cmp	r2, r3
 810133e:	d3f0      	bcc.n	8101322 <HAL_CRC_Calculate+0x42>
      temp = hcrc->Instance->DR;
 8101340:	68fb      	ldr	r3, [r7, #12]
 8101342:	681b      	ldr	r3, [r3, #0]
 8101344:	681b      	ldr	r3, [r3, #0]
 8101346:	613b      	str	r3, [r7, #16]
      break;
 8101348:	e00e      	b.n	8101368 <HAL_CRC_Calculate+0x88>
      temp = CRC_Handle_8(hcrc, (uint8_t *)pBuffer, BufferLength);
 810134a:	687a      	ldr	r2, [r7, #4]
 810134c:	68b9      	ldr	r1, [r7, #8]
 810134e:	68f8      	ldr	r0, [r7, #12]
 8101350:	f000 f812 	bl	8101378 <CRC_Handle_8>
 8101354:	6138      	str	r0, [r7, #16]
      break;
 8101356:	e007      	b.n	8101368 <HAL_CRC_Calculate+0x88>
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
 8101358:	687a      	ldr	r2, [r7, #4]
 810135a:	68b9      	ldr	r1, [r7, #8]
 810135c:	68f8      	ldr	r0, [r7, #12]
 810135e:	f000 f899 	bl	8101494 <CRC_Handle_16>
 8101362:	6138      	str	r0, [r7, #16]
      break;
 8101364:	e000      	b.n	8101368 <HAL_CRC_Calculate+0x88>
      break;
 8101366:	bf00      	nop
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8101368:	68fb      	ldr	r3, [r7, #12]
 810136a:	2201      	movs	r2, #1
 810136c:	775a      	strb	r2, [r3, #29]

  /* Return the CRC computed value */
  return temp;
 810136e:	693b      	ldr	r3, [r7, #16]
}
 8101370:	4618      	mov	r0, r3
 8101372:	3718      	adds	r7, #24
 8101374:	46bd      	mov	sp, r7
 8101376:	bd80      	pop	{r7, pc}

08101378 <CRC_Handle_8>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_8(CRC_HandleTypeDef *hcrc, uint8_t pBuffer[], uint32_t BufferLength)
{
 8101378:	b480      	push	{r7}
 810137a:	b089      	sub	sp, #36	; 0x24
 810137c:	af00      	add	r7, sp, #0
 810137e:	60f8      	str	r0, [r7, #12]
 8101380:	60b9      	str	r1, [r7, #8]
 8101382:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 4 bytes are entered in a row with a single word write,
   * last bytes must be carefully fed to the CRC calculator to ensure a correct type
   * handling by the peripheral */
  for (i = 0U; i < (BufferLength / 4U); i++)
 8101384:	2300      	movs	r3, #0
 8101386:	61fb      	str	r3, [r7, #28]
 8101388:	e023      	b.n	81013d2 <CRC_Handle_8+0x5a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 810138a:	69fb      	ldr	r3, [r7, #28]
 810138c:	009b      	lsls	r3, r3, #2
 810138e:	68ba      	ldr	r2, [r7, #8]
 8101390:	4413      	add	r3, r2
 8101392:	781b      	ldrb	r3, [r3, #0]
 8101394:	061a      	lsls	r2, r3, #24
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 8101396:	69fb      	ldr	r3, [r7, #28]
 8101398:	009b      	lsls	r3, r3, #2
 810139a:	3301      	adds	r3, #1
 810139c:	68b9      	ldr	r1, [r7, #8]
 810139e:	440b      	add	r3, r1
 81013a0:	781b      	ldrb	r3, [r3, #0]
 81013a2:	041b      	lsls	r3, r3, #16
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 81013a4:	431a      	orrs	r2, r3
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 81013a6:	69fb      	ldr	r3, [r7, #28]
 81013a8:	009b      	lsls	r3, r3, #2
 81013aa:	3302      	adds	r3, #2
 81013ac:	68b9      	ldr	r1, [r7, #8]
 81013ae:	440b      	add	r3, r1
 81013b0:	781b      	ldrb	r3, [r3, #0]
 81013b2:	021b      	lsls	r3, r3, #8
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 81013b4:	431a      	orrs	r2, r3
                         (uint32_t)pBuffer[(4U * i) + 3U];
 81013b6:	69fb      	ldr	r3, [r7, #28]
 81013b8:	009b      	lsls	r3, r3, #2
 81013ba:	3303      	adds	r3, #3
 81013bc:	68b9      	ldr	r1, [r7, #8]
 81013be:	440b      	add	r3, r1
 81013c0:	781b      	ldrb	r3, [r3, #0]
 81013c2:	4619      	mov	r1, r3
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 81013c4:	68fb      	ldr	r3, [r7, #12]
 81013c6:	681b      	ldr	r3, [r3, #0]
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 81013c8:	430a      	orrs	r2, r1
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 81013ca:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 4U); i++)
 81013cc:	69fb      	ldr	r3, [r7, #28]
 81013ce:	3301      	adds	r3, #1
 81013d0:	61fb      	str	r3, [r7, #28]
 81013d2:	687b      	ldr	r3, [r7, #4]
 81013d4:	089b      	lsrs	r3, r3, #2
 81013d6:	69fa      	ldr	r2, [r7, #28]
 81013d8:	429a      	cmp	r2, r3
 81013da:	d3d6      	bcc.n	810138a <CRC_Handle_8+0x12>
  }
  /* last bytes specific handling */
  if ((BufferLength % 4U) != 0U)
 81013dc:	687b      	ldr	r3, [r7, #4]
 81013de:	f003 0303 	and.w	r3, r3, #3
 81013e2:	2b00      	cmp	r3, #0
 81013e4:	d04d      	beq.n	8101482 <CRC_Handle_8+0x10a>
  {
    if ((BufferLength % 4U) == 1U)
 81013e6:	687b      	ldr	r3, [r7, #4]
 81013e8:	f003 0303 	and.w	r3, r3, #3
 81013ec:	2b01      	cmp	r3, #1
 81013ee:	d107      	bne.n	8101400 <CRC_Handle_8+0x88>
    {
      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[4U * i];         /* Derogation MisraC2012 R.11.5 */
 81013f0:	69fb      	ldr	r3, [r7, #28]
 81013f2:	009b      	lsls	r3, r3, #2
 81013f4:	68ba      	ldr	r2, [r7, #8]
 81013f6:	4413      	add	r3, r2
 81013f8:	68fa      	ldr	r2, [r7, #12]
 81013fa:	6812      	ldr	r2, [r2, #0]
 81013fc:	781b      	ldrb	r3, [r3, #0]
 81013fe:	7013      	strb	r3, [r2, #0]
    }
    if ((BufferLength % 4U) == 2U)
 8101400:	687b      	ldr	r3, [r7, #4]
 8101402:	f003 0303 	and.w	r3, r3, #3
 8101406:	2b02      	cmp	r3, #2
 8101408:	d116      	bne.n	8101438 <CRC_Handle_8+0xc0>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 810140a:	69fb      	ldr	r3, [r7, #28]
 810140c:	009b      	lsls	r3, r3, #2
 810140e:	68ba      	ldr	r2, [r7, #8]
 8101410:	4413      	add	r3, r2
 8101412:	781b      	ldrb	r3, [r3, #0]
 8101414:	021b      	lsls	r3, r3, #8
 8101416:	b21a      	sxth	r2, r3
 8101418:	69fb      	ldr	r3, [r7, #28]
 810141a:	009b      	lsls	r3, r3, #2
 810141c:	3301      	adds	r3, #1
 810141e:	68b9      	ldr	r1, [r7, #8]
 8101420:	440b      	add	r3, r1
 8101422:	781b      	ldrb	r3, [r3, #0]
 8101424:	b21b      	sxth	r3, r3
 8101426:	4313      	orrs	r3, r2
 8101428:	b21b      	sxth	r3, r3
 810142a:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 810142c:	68fb      	ldr	r3, [r7, #12]
 810142e:	681b      	ldr	r3, [r3, #0]
 8101430:	617b      	str	r3, [r7, #20]
      *pReg = data;
 8101432:	697b      	ldr	r3, [r7, #20]
 8101434:	8b7a      	ldrh	r2, [r7, #26]
 8101436:	801a      	strh	r2, [r3, #0]
    }
    if ((BufferLength % 4U) == 3U)
 8101438:	687b      	ldr	r3, [r7, #4]
 810143a:	f003 0303 	and.w	r3, r3, #3
 810143e:	2b03      	cmp	r3, #3
 8101440:	d11f      	bne.n	8101482 <CRC_Handle_8+0x10a>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 8101442:	69fb      	ldr	r3, [r7, #28]
 8101444:	009b      	lsls	r3, r3, #2
 8101446:	68ba      	ldr	r2, [r7, #8]
 8101448:	4413      	add	r3, r2
 810144a:	781b      	ldrb	r3, [r3, #0]
 810144c:	021b      	lsls	r3, r3, #8
 810144e:	b21a      	sxth	r2, r3
 8101450:	69fb      	ldr	r3, [r7, #28]
 8101452:	009b      	lsls	r3, r3, #2
 8101454:	3301      	adds	r3, #1
 8101456:	68b9      	ldr	r1, [r7, #8]
 8101458:	440b      	add	r3, r1
 810145a:	781b      	ldrb	r3, [r3, #0]
 810145c:	b21b      	sxth	r3, r3
 810145e:	4313      	orrs	r3, r2
 8101460:	b21b      	sxth	r3, r3
 8101462:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 8101464:	68fb      	ldr	r3, [r7, #12]
 8101466:	681b      	ldr	r3, [r3, #0]
 8101468:	617b      	str	r3, [r7, #20]
      *pReg = data;
 810146a:	697b      	ldr	r3, [r7, #20]
 810146c:	8b7a      	ldrh	r2, [r7, #26]
 810146e:	801a      	strh	r2, [r3, #0]

      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[(4U * i) + 2U];  /* Derogation MisraC2012 R.11.5 */
 8101470:	69fb      	ldr	r3, [r7, #28]
 8101472:	009b      	lsls	r3, r3, #2
 8101474:	3302      	adds	r3, #2
 8101476:	68ba      	ldr	r2, [r7, #8]
 8101478:	4413      	add	r3, r2
 810147a:	68fa      	ldr	r2, [r7, #12]
 810147c:	6812      	ldr	r2, [r2, #0]
 810147e:	781b      	ldrb	r3, [r3, #0]
 8101480:	7013      	strb	r3, [r2, #0]
    }
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 8101482:	68fb      	ldr	r3, [r7, #12]
 8101484:	681b      	ldr	r3, [r3, #0]
 8101486:	681b      	ldr	r3, [r3, #0]
}
 8101488:	4618      	mov	r0, r3
 810148a:	3724      	adds	r7, #36	; 0x24
 810148c:	46bd      	mov	sp, r7
 810148e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101492:	4770      	bx	lr

08101494 <CRC_Handle_16>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_16(CRC_HandleTypeDef *hcrc, uint16_t pBuffer[], uint32_t BufferLength)
{
 8101494:	b480      	push	{r7}
 8101496:	b087      	sub	sp, #28
 8101498:	af00      	add	r7, sp, #0
 810149a:	60f8      	str	r0, [r7, #12]
 810149c:	60b9      	str	r1, [r7, #8]
 810149e:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 2 HalfWords are entered in a row with a single word write,
   * in case of odd length, last HalfWord must be carefully fed to the CRC calculator to ensure
   * a correct type handling by the peripheral */
  for (i = 0U; i < (BufferLength / 2U); i++)
 81014a0:	2300      	movs	r3, #0
 81014a2:	617b      	str	r3, [r7, #20]
 81014a4:	e013      	b.n	81014ce <CRC_Handle_16+0x3a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[2U * i] << 16U) | (uint32_t)pBuffer[(2U * i) + 1U];
 81014a6:	697b      	ldr	r3, [r7, #20]
 81014a8:	009b      	lsls	r3, r3, #2
 81014aa:	68ba      	ldr	r2, [r7, #8]
 81014ac:	4413      	add	r3, r2
 81014ae:	881b      	ldrh	r3, [r3, #0]
 81014b0:	041a      	lsls	r2, r3, #16
 81014b2:	697b      	ldr	r3, [r7, #20]
 81014b4:	009b      	lsls	r3, r3, #2
 81014b6:	3302      	adds	r3, #2
 81014b8:	68b9      	ldr	r1, [r7, #8]
 81014ba:	440b      	add	r3, r1
 81014bc:	881b      	ldrh	r3, [r3, #0]
 81014be:	4619      	mov	r1, r3
 81014c0:	68fb      	ldr	r3, [r7, #12]
 81014c2:	681b      	ldr	r3, [r3, #0]
 81014c4:	430a      	orrs	r2, r1
 81014c6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 2U); i++)
 81014c8:	697b      	ldr	r3, [r7, #20]
 81014ca:	3301      	adds	r3, #1
 81014cc:	617b      	str	r3, [r7, #20]
 81014ce:	687b      	ldr	r3, [r7, #4]
 81014d0:	085b      	lsrs	r3, r3, #1
 81014d2:	697a      	ldr	r2, [r7, #20]
 81014d4:	429a      	cmp	r2, r3
 81014d6:	d3e6      	bcc.n	81014a6 <CRC_Handle_16+0x12>
  }
  if ((BufferLength % 2U) != 0U)
 81014d8:	687b      	ldr	r3, [r7, #4]
 81014da:	f003 0301 	and.w	r3, r3, #1
 81014de:	2b00      	cmp	r3, #0
 81014e0:	d009      	beq.n	81014f6 <CRC_Handle_16+0x62>
  {
    pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                 /* Derogation MisraC2012 R.11.5 */
 81014e2:	68fb      	ldr	r3, [r7, #12]
 81014e4:	681b      	ldr	r3, [r3, #0]
 81014e6:	613b      	str	r3, [r7, #16]
    *pReg = pBuffer[2U * i];
 81014e8:	697b      	ldr	r3, [r7, #20]
 81014ea:	009b      	lsls	r3, r3, #2
 81014ec:	68ba      	ldr	r2, [r7, #8]
 81014ee:	4413      	add	r3, r2
 81014f0:	881a      	ldrh	r2, [r3, #0]
 81014f2:	693b      	ldr	r3, [r7, #16]
 81014f4:	801a      	strh	r2, [r3, #0]
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 81014f6:	68fb      	ldr	r3, [r7, #12]
 81014f8:	681b      	ldr	r3, [r3, #0]
 81014fa:	681b      	ldr	r3, [r3, #0]
}
 81014fc:	4618      	mov	r0, r3
 81014fe:	371c      	adds	r7, #28
 8101500:	46bd      	mov	sp, r7
 8101502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101506:	4770      	bx	lr

08101508 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8101508:	b480      	push	{r7}
 810150a:	b087      	sub	sp, #28
 810150c:	af00      	add	r7, sp, #0
 810150e:	60f8      	str	r0, [r7, #12]
 8101510:	60b9      	str	r1, [r7, #8]
 8101512:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8101514:	2300      	movs	r3, #0
 8101516:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8101518:	231f      	movs	r3, #31
 810151a:	613b      	str	r3, [r7, #16]
   * definition. HAL_ERROR is reported if Pol degree is
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 810151c:	bf00      	nop
 810151e:	693b      	ldr	r3, [r7, #16]
 8101520:	1e5a      	subs	r2, r3, #1
 8101522:	613a      	str	r2, [r7, #16]
 8101524:	2b00      	cmp	r3, #0
 8101526:	d009      	beq.n	810153c <HAL_CRCEx_Polynomial_Set+0x34>
 8101528:	693b      	ldr	r3, [r7, #16]
 810152a:	f003 031f 	and.w	r3, r3, #31
 810152e:	68ba      	ldr	r2, [r7, #8]
 8101530:	fa22 f303 	lsr.w	r3, r2, r3
 8101534:	f003 0301 	and.w	r3, r3, #1
 8101538:	2b00      	cmp	r3, #0
 810153a:	d0f0      	beq.n	810151e <HAL_CRCEx_Polynomial_Set+0x16>
  {
  }

  switch (PolyLength)
 810153c:	687b      	ldr	r3, [r7, #4]
 810153e:	2b18      	cmp	r3, #24
 8101540:	d846      	bhi.n	81015d0 <HAL_CRCEx_Polynomial_Set+0xc8>
 8101542:	a201      	add	r2, pc, #4	; (adr r2, 8101548 <HAL_CRCEx_Polynomial_Set+0x40>)
 8101544:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8101548:	081015d7 	.word	0x081015d7
 810154c:	081015d1 	.word	0x081015d1
 8101550:	081015d1 	.word	0x081015d1
 8101554:	081015d1 	.word	0x081015d1
 8101558:	081015d1 	.word	0x081015d1
 810155c:	081015d1 	.word	0x081015d1
 8101560:	081015d1 	.word	0x081015d1
 8101564:	081015d1 	.word	0x081015d1
 8101568:	081015c5 	.word	0x081015c5
 810156c:	081015d1 	.word	0x081015d1
 8101570:	081015d1 	.word	0x081015d1
 8101574:	081015d1 	.word	0x081015d1
 8101578:	081015d1 	.word	0x081015d1
 810157c:	081015d1 	.word	0x081015d1
 8101580:	081015d1 	.word	0x081015d1
 8101584:	081015d1 	.word	0x081015d1
 8101588:	081015b9 	.word	0x081015b9
 810158c:	081015d1 	.word	0x081015d1
 8101590:	081015d1 	.word	0x081015d1
 8101594:	081015d1 	.word	0x081015d1
 8101598:	081015d1 	.word	0x081015d1
 810159c:	081015d1 	.word	0x081015d1
 81015a0:	081015d1 	.word	0x081015d1
 81015a4:	081015d1 	.word	0x081015d1
 81015a8:	081015ad 	.word	0x081015ad
  {
    case CRC_POLYLENGTH_7B:
      if (msb >= HAL_CRC_LENGTH_7B)
 81015ac:	693b      	ldr	r3, [r7, #16]
 81015ae:	2b06      	cmp	r3, #6
 81015b0:	d913      	bls.n	81015da <HAL_CRCEx_Polynomial_Set+0xd2>
      {
        status =   HAL_ERROR;
 81015b2:	2301      	movs	r3, #1
 81015b4:	75fb      	strb	r3, [r7, #23]
      }
      break;
 81015b6:	e010      	b.n	81015da <HAL_CRCEx_Polynomial_Set+0xd2>
    case CRC_POLYLENGTH_8B:
      if (msb >= HAL_CRC_LENGTH_8B)
 81015b8:	693b      	ldr	r3, [r7, #16]
 81015ba:	2b07      	cmp	r3, #7
 81015bc:	d90f      	bls.n	81015de <HAL_CRCEx_Polynomial_Set+0xd6>
      {
        status =   HAL_ERROR;
 81015be:	2301      	movs	r3, #1
 81015c0:	75fb      	strb	r3, [r7, #23]
      }
      break;
 81015c2:	e00c      	b.n	81015de <HAL_CRCEx_Polynomial_Set+0xd6>
    case CRC_POLYLENGTH_16B:
      if (msb >= HAL_CRC_LENGTH_16B)
 81015c4:	693b      	ldr	r3, [r7, #16]
 81015c6:	2b0f      	cmp	r3, #15
 81015c8:	d90b      	bls.n	81015e2 <HAL_CRCEx_Polynomial_Set+0xda>
      {
        status =   HAL_ERROR;
 81015ca:	2301      	movs	r3, #1
 81015cc:	75fb      	strb	r3, [r7, #23]
      }
      break;
 81015ce:	e008      	b.n	81015e2 <HAL_CRCEx_Polynomial_Set+0xda>

    case CRC_POLYLENGTH_32B:
      /* no polynomial definition vs. polynomial length issue possible */
      break;
    default:
      status =  HAL_ERROR;
 81015d0:	2301      	movs	r3, #1
 81015d2:	75fb      	strb	r3, [r7, #23]
      break;
 81015d4:	e006      	b.n	81015e4 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 81015d6:	bf00      	nop
 81015d8:	e004      	b.n	81015e4 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 81015da:	bf00      	nop
 81015dc:	e002      	b.n	81015e4 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 81015de:	bf00      	nop
 81015e0:	e000      	b.n	81015e4 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 81015e2:	bf00      	nop
  }
  if (status == HAL_OK)
 81015e4:	7dfb      	ldrb	r3, [r7, #23]
 81015e6:	2b00      	cmp	r3, #0
 81015e8:	d10d      	bne.n	8101606 <HAL_CRCEx_Polynomial_Set+0xfe>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 81015ea:	68fb      	ldr	r3, [r7, #12]
 81015ec:	681b      	ldr	r3, [r3, #0]
 81015ee:	68ba      	ldr	r2, [r7, #8]
 81015f0:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 81015f2:	68fb      	ldr	r3, [r7, #12]
 81015f4:	681b      	ldr	r3, [r3, #0]
 81015f6:	689b      	ldr	r3, [r3, #8]
 81015f8:	f023 0118 	bic.w	r1, r3, #24
 81015fc:	68fb      	ldr	r3, [r7, #12]
 81015fe:	681b      	ldr	r3, [r3, #0]
 8101600:	687a      	ldr	r2, [r7, #4]
 8101602:	430a      	orrs	r2, r1
 8101604:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8101606:	7dfb      	ldrb	r3, [r7, #23]
}
 8101608:	4618      	mov	r0, r3
 810160a:	371c      	adds	r7, #28
 810160c:	46bd      	mov	sp, r7
 810160e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101612:	4770      	bx	lr

08101614 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8101614:	b580      	push	{r7, lr}
 8101616:	b084      	sub	sp, #16
 8101618:	af00      	add	r7, sp, #0
 810161a:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 810161c:	687b      	ldr	r3, [r7, #4]
 810161e:	2b00      	cmp	r3, #0
 8101620:	d101      	bne.n	8101626 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8101622:	2301      	movs	r3, #1
 8101624:	e237      	b.n	8101a96 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8101626:	687b      	ldr	r3, [r7, #4]
 8101628:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 810162c:	b2db      	uxtb	r3, r3
 810162e:	2b02      	cmp	r3, #2
 8101630:	d004      	beq.n	810163c <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8101632:	687b      	ldr	r3, [r7, #4]
 8101634:	2280      	movs	r2, #128	; 0x80
 8101636:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8101638:	2301      	movs	r3, #1
 810163a:	e22c      	b.n	8101a96 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 810163c:	687b      	ldr	r3, [r7, #4]
 810163e:	681b      	ldr	r3, [r3, #0]
 8101640:	4a5c      	ldr	r2, [pc, #368]	; (81017b4 <HAL_DMA_Abort_IT+0x1a0>)
 8101642:	4293      	cmp	r3, r2
 8101644:	d04a      	beq.n	81016dc <HAL_DMA_Abort_IT+0xc8>
 8101646:	687b      	ldr	r3, [r7, #4]
 8101648:	681b      	ldr	r3, [r3, #0]
 810164a:	4a5b      	ldr	r2, [pc, #364]	; (81017b8 <HAL_DMA_Abort_IT+0x1a4>)
 810164c:	4293      	cmp	r3, r2
 810164e:	d045      	beq.n	81016dc <HAL_DMA_Abort_IT+0xc8>
 8101650:	687b      	ldr	r3, [r7, #4]
 8101652:	681b      	ldr	r3, [r3, #0]
 8101654:	4a59      	ldr	r2, [pc, #356]	; (81017bc <HAL_DMA_Abort_IT+0x1a8>)
 8101656:	4293      	cmp	r3, r2
 8101658:	d040      	beq.n	81016dc <HAL_DMA_Abort_IT+0xc8>
 810165a:	687b      	ldr	r3, [r7, #4]
 810165c:	681b      	ldr	r3, [r3, #0]
 810165e:	4a58      	ldr	r2, [pc, #352]	; (81017c0 <HAL_DMA_Abort_IT+0x1ac>)
 8101660:	4293      	cmp	r3, r2
 8101662:	d03b      	beq.n	81016dc <HAL_DMA_Abort_IT+0xc8>
 8101664:	687b      	ldr	r3, [r7, #4]
 8101666:	681b      	ldr	r3, [r3, #0]
 8101668:	4a56      	ldr	r2, [pc, #344]	; (81017c4 <HAL_DMA_Abort_IT+0x1b0>)
 810166a:	4293      	cmp	r3, r2
 810166c:	d036      	beq.n	81016dc <HAL_DMA_Abort_IT+0xc8>
 810166e:	687b      	ldr	r3, [r7, #4]
 8101670:	681b      	ldr	r3, [r3, #0]
 8101672:	4a55      	ldr	r2, [pc, #340]	; (81017c8 <HAL_DMA_Abort_IT+0x1b4>)
 8101674:	4293      	cmp	r3, r2
 8101676:	d031      	beq.n	81016dc <HAL_DMA_Abort_IT+0xc8>
 8101678:	687b      	ldr	r3, [r7, #4]
 810167a:	681b      	ldr	r3, [r3, #0]
 810167c:	4a53      	ldr	r2, [pc, #332]	; (81017cc <HAL_DMA_Abort_IT+0x1b8>)
 810167e:	4293      	cmp	r3, r2
 8101680:	d02c      	beq.n	81016dc <HAL_DMA_Abort_IT+0xc8>
 8101682:	687b      	ldr	r3, [r7, #4]
 8101684:	681b      	ldr	r3, [r3, #0]
 8101686:	4a52      	ldr	r2, [pc, #328]	; (81017d0 <HAL_DMA_Abort_IT+0x1bc>)
 8101688:	4293      	cmp	r3, r2
 810168a:	d027      	beq.n	81016dc <HAL_DMA_Abort_IT+0xc8>
 810168c:	687b      	ldr	r3, [r7, #4]
 810168e:	681b      	ldr	r3, [r3, #0]
 8101690:	4a50      	ldr	r2, [pc, #320]	; (81017d4 <HAL_DMA_Abort_IT+0x1c0>)
 8101692:	4293      	cmp	r3, r2
 8101694:	d022      	beq.n	81016dc <HAL_DMA_Abort_IT+0xc8>
 8101696:	687b      	ldr	r3, [r7, #4]
 8101698:	681b      	ldr	r3, [r3, #0]
 810169a:	4a4f      	ldr	r2, [pc, #316]	; (81017d8 <HAL_DMA_Abort_IT+0x1c4>)
 810169c:	4293      	cmp	r3, r2
 810169e:	d01d      	beq.n	81016dc <HAL_DMA_Abort_IT+0xc8>
 81016a0:	687b      	ldr	r3, [r7, #4]
 81016a2:	681b      	ldr	r3, [r3, #0]
 81016a4:	4a4d      	ldr	r2, [pc, #308]	; (81017dc <HAL_DMA_Abort_IT+0x1c8>)
 81016a6:	4293      	cmp	r3, r2
 81016a8:	d018      	beq.n	81016dc <HAL_DMA_Abort_IT+0xc8>
 81016aa:	687b      	ldr	r3, [r7, #4]
 81016ac:	681b      	ldr	r3, [r3, #0]
 81016ae:	4a4c      	ldr	r2, [pc, #304]	; (81017e0 <HAL_DMA_Abort_IT+0x1cc>)
 81016b0:	4293      	cmp	r3, r2
 81016b2:	d013      	beq.n	81016dc <HAL_DMA_Abort_IT+0xc8>
 81016b4:	687b      	ldr	r3, [r7, #4]
 81016b6:	681b      	ldr	r3, [r3, #0]
 81016b8:	4a4a      	ldr	r2, [pc, #296]	; (81017e4 <HAL_DMA_Abort_IT+0x1d0>)
 81016ba:	4293      	cmp	r3, r2
 81016bc:	d00e      	beq.n	81016dc <HAL_DMA_Abort_IT+0xc8>
 81016be:	687b      	ldr	r3, [r7, #4]
 81016c0:	681b      	ldr	r3, [r3, #0]
 81016c2:	4a49      	ldr	r2, [pc, #292]	; (81017e8 <HAL_DMA_Abort_IT+0x1d4>)
 81016c4:	4293      	cmp	r3, r2
 81016c6:	d009      	beq.n	81016dc <HAL_DMA_Abort_IT+0xc8>
 81016c8:	687b      	ldr	r3, [r7, #4]
 81016ca:	681b      	ldr	r3, [r3, #0]
 81016cc:	4a47      	ldr	r2, [pc, #284]	; (81017ec <HAL_DMA_Abort_IT+0x1d8>)
 81016ce:	4293      	cmp	r3, r2
 81016d0:	d004      	beq.n	81016dc <HAL_DMA_Abort_IT+0xc8>
 81016d2:	687b      	ldr	r3, [r7, #4]
 81016d4:	681b      	ldr	r3, [r3, #0]
 81016d6:	4a46      	ldr	r2, [pc, #280]	; (81017f0 <HAL_DMA_Abort_IT+0x1dc>)
 81016d8:	4293      	cmp	r3, r2
 81016da:	d101      	bne.n	81016e0 <HAL_DMA_Abort_IT+0xcc>
 81016dc:	2301      	movs	r3, #1
 81016de:	e000      	b.n	81016e2 <HAL_DMA_Abort_IT+0xce>
 81016e0:	2300      	movs	r3, #0
 81016e2:	2b00      	cmp	r3, #0
 81016e4:	f000 8086 	beq.w	81017f4 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 81016e8:	687b      	ldr	r3, [r7, #4]
 81016ea:	2204      	movs	r2, #4
 81016ec:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 81016f0:	687b      	ldr	r3, [r7, #4]
 81016f2:	681b      	ldr	r3, [r3, #0]
 81016f4:	4a2f      	ldr	r2, [pc, #188]	; (81017b4 <HAL_DMA_Abort_IT+0x1a0>)
 81016f6:	4293      	cmp	r3, r2
 81016f8:	d04a      	beq.n	8101790 <HAL_DMA_Abort_IT+0x17c>
 81016fa:	687b      	ldr	r3, [r7, #4]
 81016fc:	681b      	ldr	r3, [r3, #0]
 81016fe:	4a2e      	ldr	r2, [pc, #184]	; (81017b8 <HAL_DMA_Abort_IT+0x1a4>)
 8101700:	4293      	cmp	r3, r2
 8101702:	d045      	beq.n	8101790 <HAL_DMA_Abort_IT+0x17c>
 8101704:	687b      	ldr	r3, [r7, #4]
 8101706:	681b      	ldr	r3, [r3, #0]
 8101708:	4a2c      	ldr	r2, [pc, #176]	; (81017bc <HAL_DMA_Abort_IT+0x1a8>)
 810170a:	4293      	cmp	r3, r2
 810170c:	d040      	beq.n	8101790 <HAL_DMA_Abort_IT+0x17c>
 810170e:	687b      	ldr	r3, [r7, #4]
 8101710:	681b      	ldr	r3, [r3, #0]
 8101712:	4a2b      	ldr	r2, [pc, #172]	; (81017c0 <HAL_DMA_Abort_IT+0x1ac>)
 8101714:	4293      	cmp	r3, r2
 8101716:	d03b      	beq.n	8101790 <HAL_DMA_Abort_IT+0x17c>
 8101718:	687b      	ldr	r3, [r7, #4]
 810171a:	681b      	ldr	r3, [r3, #0]
 810171c:	4a29      	ldr	r2, [pc, #164]	; (81017c4 <HAL_DMA_Abort_IT+0x1b0>)
 810171e:	4293      	cmp	r3, r2
 8101720:	d036      	beq.n	8101790 <HAL_DMA_Abort_IT+0x17c>
 8101722:	687b      	ldr	r3, [r7, #4]
 8101724:	681b      	ldr	r3, [r3, #0]
 8101726:	4a28      	ldr	r2, [pc, #160]	; (81017c8 <HAL_DMA_Abort_IT+0x1b4>)
 8101728:	4293      	cmp	r3, r2
 810172a:	d031      	beq.n	8101790 <HAL_DMA_Abort_IT+0x17c>
 810172c:	687b      	ldr	r3, [r7, #4]
 810172e:	681b      	ldr	r3, [r3, #0]
 8101730:	4a26      	ldr	r2, [pc, #152]	; (81017cc <HAL_DMA_Abort_IT+0x1b8>)
 8101732:	4293      	cmp	r3, r2
 8101734:	d02c      	beq.n	8101790 <HAL_DMA_Abort_IT+0x17c>
 8101736:	687b      	ldr	r3, [r7, #4]
 8101738:	681b      	ldr	r3, [r3, #0]
 810173a:	4a25      	ldr	r2, [pc, #148]	; (81017d0 <HAL_DMA_Abort_IT+0x1bc>)
 810173c:	4293      	cmp	r3, r2
 810173e:	d027      	beq.n	8101790 <HAL_DMA_Abort_IT+0x17c>
 8101740:	687b      	ldr	r3, [r7, #4]
 8101742:	681b      	ldr	r3, [r3, #0]
 8101744:	4a23      	ldr	r2, [pc, #140]	; (81017d4 <HAL_DMA_Abort_IT+0x1c0>)
 8101746:	4293      	cmp	r3, r2
 8101748:	d022      	beq.n	8101790 <HAL_DMA_Abort_IT+0x17c>
 810174a:	687b      	ldr	r3, [r7, #4]
 810174c:	681b      	ldr	r3, [r3, #0]
 810174e:	4a22      	ldr	r2, [pc, #136]	; (81017d8 <HAL_DMA_Abort_IT+0x1c4>)
 8101750:	4293      	cmp	r3, r2
 8101752:	d01d      	beq.n	8101790 <HAL_DMA_Abort_IT+0x17c>
 8101754:	687b      	ldr	r3, [r7, #4]
 8101756:	681b      	ldr	r3, [r3, #0]
 8101758:	4a20      	ldr	r2, [pc, #128]	; (81017dc <HAL_DMA_Abort_IT+0x1c8>)
 810175a:	4293      	cmp	r3, r2
 810175c:	d018      	beq.n	8101790 <HAL_DMA_Abort_IT+0x17c>
 810175e:	687b      	ldr	r3, [r7, #4]
 8101760:	681b      	ldr	r3, [r3, #0]
 8101762:	4a1f      	ldr	r2, [pc, #124]	; (81017e0 <HAL_DMA_Abort_IT+0x1cc>)
 8101764:	4293      	cmp	r3, r2
 8101766:	d013      	beq.n	8101790 <HAL_DMA_Abort_IT+0x17c>
 8101768:	687b      	ldr	r3, [r7, #4]
 810176a:	681b      	ldr	r3, [r3, #0]
 810176c:	4a1d      	ldr	r2, [pc, #116]	; (81017e4 <HAL_DMA_Abort_IT+0x1d0>)
 810176e:	4293      	cmp	r3, r2
 8101770:	d00e      	beq.n	8101790 <HAL_DMA_Abort_IT+0x17c>
 8101772:	687b      	ldr	r3, [r7, #4]
 8101774:	681b      	ldr	r3, [r3, #0]
 8101776:	4a1c      	ldr	r2, [pc, #112]	; (81017e8 <HAL_DMA_Abort_IT+0x1d4>)
 8101778:	4293      	cmp	r3, r2
 810177a:	d009      	beq.n	8101790 <HAL_DMA_Abort_IT+0x17c>
 810177c:	687b      	ldr	r3, [r7, #4]
 810177e:	681b      	ldr	r3, [r3, #0]
 8101780:	4a1a      	ldr	r2, [pc, #104]	; (81017ec <HAL_DMA_Abort_IT+0x1d8>)
 8101782:	4293      	cmp	r3, r2
 8101784:	d004      	beq.n	8101790 <HAL_DMA_Abort_IT+0x17c>
 8101786:	687b      	ldr	r3, [r7, #4]
 8101788:	681b      	ldr	r3, [r3, #0]
 810178a:	4a19      	ldr	r2, [pc, #100]	; (81017f0 <HAL_DMA_Abort_IT+0x1dc>)
 810178c:	4293      	cmp	r3, r2
 810178e:	d108      	bne.n	81017a2 <HAL_DMA_Abort_IT+0x18e>
 8101790:	687b      	ldr	r3, [r7, #4]
 8101792:	681b      	ldr	r3, [r3, #0]
 8101794:	681a      	ldr	r2, [r3, #0]
 8101796:	687b      	ldr	r3, [r7, #4]
 8101798:	681b      	ldr	r3, [r3, #0]
 810179a:	f022 0201 	bic.w	r2, r2, #1
 810179e:	601a      	str	r2, [r3, #0]
 81017a0:	e178      	b.n	8101a94 <HAL_DMA_Abort_IT+0x480>
 81017a2:	687b      	ldr	r3, [r7, #4]
 81017a4:	681b      	ldr	r3, [r3, #0]
 81017a6:	681a      	ldr	r2, [r3, #0]
 81017a8:	687b      	ldr	r3, [r7, #4]
 81017aa:	681b      	ldr	r3, [r3, #0]
 81017ac:	f022 0201 	bic.w	r2, r2, #1
 81017b0:	601a      	str	r2, [r3, #0]
 81017b2:	e16f      	b.n	8101a94 <HAL_DMA_Abort_IT+0x480>
 81017b4:	40020010 	.word	0x40020010
 81017b8:	40020028 	.word	0x40020028
 81017bc:	40020040 	.word	0x40020040
 81017c0:	40020058 	.word	0x40020058
 81017c4:	40020070 	.word	0x40020070
 81017c8:	40020088 	.word	0x40020088
 81017cc:	400200a0 	.word	0x400200a0
 81017d0:	400200b8 	.word	0x400200b8
 81017d4:	40020410 	.word	0x40020410
 81017d8:	40020428 	.word	0x40020428
 81017dc:	40020440 	.word	0x40020440
 81017e0:	40020458 	.word	0x40020458
 81017e4:	40020470 	.word	0x40020470
 81017e8:	40020488 	.word	0x40020488
 81017ec:	400204a0 	.word	0x400204a0
 81017f0:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 81017f4:	687b      	ldr	r3, [r7, #4]
 81017f6:	681b      	ldr	r3, [r3, #0]
 81017f8:	681a      	ldr	r2, [r3, #0]
 81017fa:	687b      	ldr	r3, [r7, #4]
 81017fc:	681b      	ldr	r3, [r3, #0]
 81017fe:	f022 020e 	bic.w	r2, r2, #14
 8101802:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8101804:	687b      	ldr	r3, [r7, #4]
 8101806:	681b      	ldr	r3, [r3, #0]
 8101808:	4a6c      	ldr	r2, [pc, #432]	; (81019bc <HAL_DMA_Abort_IT+0x3a8>)
 810180a:	4293      	cmp	r3, r2
 810180c:	d04a      	beq.n	81018a4 <HAL_DMA_Abort_IT+0x290>
 810180e:	687b      	ldr	r3, [r7, #4]
 8101810:	681b      	ldr	r3, [r3, #0]
 8101812:	4a6b      	ldr	r2, [pc, #428]	; (81019c0 <HAL_DMA_Abort_IT+0x3ac>)
 8101814:	4293      	cmp	r3, r2
 8101816:	d045      	beq.n	81018a4 <HAL_DMA_Abort_IT+0x290>
 8101818:	687b      	ldr	r3, [r7, #4]
 810181a:	681b      	ldr	r3, [r3, #0]
 810181c:	4a69      	ldr	r2, [pc, #420]	; (81019c4 <HAL_DMA_Abort_IT+0x3b0>)
 810181e:	4293      	cmp	r3, r2
 8101820:	d040      	beq.n	81018a4 <HAL_DMA_Abort_IT+0x290>
 8101822:	687b      	ldr	r3, [r7, #4]
 8101824:	681b      	ldr	r3, [r3, #0]
 8101826:	4a68      	ldr	r2, [pc, #416]	; (81019c8 <HAL_DMA_Abort_IT+0x3b4>)
 8101828:	4293      	cmp	r3, r2
 810182a:	d03b      	beq.n	81018a4 <HAL_DMA_Abort_IT+0x290>
 810182c:	687b      	ldr	r3, [r7, #4]
 810182e:	681b      	ldr	r3, [r3, #0]
 8101830:	4a66      	ldr	r2, [pc, #408]	; (81019cc <HAL_DMA_Abort_IT+0x3b8>)
 8101832:	4293      	cmp	r3, r2
 8101834:	d036      	beq.n	81018a4 <HAL_DMA_Abort_IT+0x290>
 8101836:	687b      	ldr	r3, [r7, #4]
 8101838:	681b      	ldr	r3, [r3, #0]
 810183a:	4a65      	ldr	r2, [pc, #404]	; (81019d0 <HAL_DMA_Abort_IT+0x3bc>)
 810183c:	4293      	cmp	r3, r2
 810183e:	d031      	beq.n	81018a4 <HAL_DMA_Abort_IT+0x290>
 8101840:	687b      	ldr	r3, [r7, #4]
 8101842:	681b      	ldr	r3, [r3, #0]
 8101844:	4a63      	ldr	r2, [pc, #396]	; (81019d4 <HAL_DMA_Abort_IT+0x3c0>)
 8101846:	4293      	cmp	r3, r2
 8101848:	d02c      	beq.n	81018a4 <HAL_DMA_Abort_IT+0x290>
 810184a:	687b      	ldr	r3, [r7, #4]
 810184c:	681b      	ldr	r3, [r3, #0]
 810184e:	4a62      	ldr	r2, [pc, #392]	; (81019d8 <HAL_DMA_Abort_IT+0x3c4>)
 8101850:	4293      	cmp	r3, r2
 8101852:	d027      	beq.n	81018a4 <HAL_DMA_Abort_IT+0x290>
 8101854:	687b      	ldr	r3, [r7, #4]
 8101856:	681b      	ldr	r3, [r3, #0]
 8101858:	4a60      	ldr	r2, [pc, #384]	; (81019dc <HAL_DMA_Abort_IT+0x3c8>)
 810185a:	4293      	cmp	r3, r2
 810185c:	d022      	beq.n	81018a4 <HAL_DMA_Abort_IT+0x290>
 810185e:	687b      	ldr	r3, [r7, #4]
 8101860:	681b      	ldr	r3, [r3, #0]
 8101862:	4a5f      	ldr	r2, [pc, #380]	; (81019e0 <HAL_DMA_Abort_IT+0x3cc>)
 8101864:	4293      	cmp	r3, r2
 8101866:	d01d      	beq.n	81018a4 <HAL_DMA_Abort_IT+0x290>
 8101868:	687b      	ldr	r3, [r7, #4]
 810186a:	681b      	ldr	r3, [r3, #0]
 810186c:	4a5d      	ldr	r2, [pc, #372]	; (81019e4 <HAL_DMA_Abort_IT+0x3d0>)
 810186e:	4293      	cmp	r3, r2
 8101870:	d018      	beq.n	81018a4 <HAL_DMA_Abort_IT+0x290>
 8101872:	687b      	ldr	r3, [r7, #4]
 8101874:	681b      	ldr	r3, [r3, #0]
 8101876:	4a5c      	ldr	r2, [pc, #368]	; (81019e8 <HAL_DMA_Abort_IT+0x3d4>)
 8101878:	4293      	cmp	r3, r2
 810187a:	d013      	beq.n	81018a4 <HAL_DMA_Abort_IT+0x290>
 810187c:	687b      	ldr	r3, [r7, #4]
 810187e:	681b      	ldr	r3, [r3, #0]
 8101880:	4a5a      	ldr	r2, [pc, #360]	; (81019ec <HAL_DMA_Abort_IT+0x3d8>)
 8101882:	4293      	cmp	r3, r2
 8101884:	d00e      	beq.n	81018a4 <HAL_DMA_Abort_IT+0x290>
 8101886:	687b      	ldr	r3, [r7, #4]
 8101888:	681b      	ldr	r3, [r3, #0]
 810188a:	4a59      	ldr	r2, [pc, #356]	; (81019f0 <HAL_DMA_Abort_IT+0x3dc>)
 810188c:	4293      	cmp	r3, r2
 810188e:	d009      	beq.n	81018a4 <HAL_DMA_Abort_IT+0x290>
 8101890:	687b      	ldr	r3, [r7, #4]
 8101892:	681b      	ldr	r3, [r3, #0]
 8101894:	4a57      	ldr	r2, [pc, #348]	; (81019f4 <HAL_DMA_Abort_IT+0x3e0>)
 8101896:	4293      	cmp	r3, r2
 8101898:	d004      	beq.n	81018a4 <HAL_DMA_Abort_IT+0x290>
 810189a:	687b      	ldr	r3, [r7, #4]
 810189c:	681b      	ldr	r3, [r3, #0]
 810189e:	4a56      	ldr	r2, [pc, #344]	; (81019f8 <HAL_DMA_Abort_IT+0x3e4>)
 81018a0:	4293      	cmp	r3, r2
 81018a2:	d108      	bne.n	81018b6 <HAL_DMA_Abort_IT+0x2a2>
 81018a4:	687b      	ldr	r3, [r7, #4]
 81018a6:	681b      	ldr	r3, [r3, #0]
 81018a8:	681a      	ldr	r2, [r3, #0]
 81018aa:	687b      	ldr	r3, [r7, #4]
 81018ac:	681b      	ldr	r3, [r3, #0]
 81018ae:	f022 0201 	bic.w	r2, r2, #1
 81018b2:	601a      	str	r2, [r3, #0]
 81018b4:	e007      	b.n	81018c6 <HAL_DMA_Abort_IT+0x2b2>
 81018b6:	687b      	ldr	r3, [r7, #4]
 81018b8:	681b      	ldr	r3, [r3, #0]
 81018ba:	681a      	ldr	r2, [r3, #0]
 81018bc:	687b      	ldr	r3, [r7, #4]
 81018be:	681b      	ldr	r3, [r3, #0]
 81018c0:	f022 0201 	bic.w	r2, r2, #1
 81018c4:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 81018c6:	687b      	ldr	r3, [r7, #4]
 81018c8:	681b      	ldr	r3, [r3, #0]
 81018ca:	4a3c      	ldr	r2, [pc, #240]	; (81019bc <HAL_DMA_Abort_IT+0x3a8>)
 81018cc:	4293      	cmp	r3, r2
 81018ce:	d072      	beq.n	81019b6 <HAL_DMA_Abort_IT+0x3a2>
 81018d0:	687b      	ldr	r3, [r7, #4]
 81018d2:	681b      	ldr	r3, [r3, #0]
 81018d4:	4a3a      	ldr	r2, [pc, #232]	; (81019c0 <HAL_DMA_Abort_IT+0x3ac>)
 81018d6:	4293      	cmp	r3, r2
 81018d8:	d06d      	beq.n	81019b6 <HAL_DMA_Abort_IT+0x3a2>
 81018da:	687b      	ldr	r3, [r7, #4]
 81018dc:	681b      	ldr	r3, [r3, #0]
 81018de:	4a39      	ldr	r2, [pc, #228]	; (81019c4 <HAL_DMA_Abort_IT+0x3b0>)
 81018e0:	4293      	cmp	r3, r2
 81018e2:	d068      	beq.n	81019b6 <HAL_DMA_Abort_IT+0x3a2>
 81018e4:	687b      	ldr	r3, [r7, #4]
 81018e6:	681b      	ldr	r3, [r3, #0]
 81018e8:	4a37      	ldr	r2, [pc, #220]	; (81019c8 <HAL_DMA_Abort_IT+0x3b4>)
 81018ea:	4293      	cmp	r3, r2
 81018ec:	d063      	beq.n	81019b6 <HAL_DMA_Abort_IT+0x3a2>
 81018ee:	687b      	ldr	r3, [r7, #4]
 81018f0:	681b      	ldr	r3, [r3, #0]
 81018f2:	4a36      	ldr	r2, [pc, #216]	; (81019cc <HAL_DMA_Abort_IT+0x3b8>)
 81018f4:	4293      	cmp	r3, r2
 81018f6:	d05e      	beq.n	81019b6 <HAL_DMA_Abort_IT+0x3a2>
 81018f8:	687b      	ldr	r3, [r7, #4]
 81018fa:	681b      	ldr	r3, [r3, #0]
 81018fc:	4a34      	ldr	r2, [pc, #208]	; (81019d0 <HAL_DMA_Abort_IT+0x3bc>)
 81018fe:	4293      	cmp	r3, r2
 8101900:	d059      	beq.n	81019b6 <HAL_DMA_Abort_IT+0x3a2>
 8101902:	687b      	ldr	r3, [r7, #4]
 8101904:	681b      	ldr	r3, [r3, #0]
 8101906:	4a33      	ldr	r2, [pc, #204]	; (81019d4 <HAL_DMA_Abort_IT+0x3c0>)
 8101908:	4293      	cmp	r3, r2
 810190a:	d054      	beq.n	81019b6 <HAL_DMA_Abort_IT+0x3a2>
 810190c:	687b      	ldr	r3, [r7, #4]
 810190e:	681b      	ldr	r3, [r3, #0]
 8101910:	4a31      	ldr	r2, [pc, #196]	; (81019d8 <HAL_DMA_Abort_IT+0x3c4>)
 8101912:	4293      	cmp	r3, r2
 8101914:	d04f      	beq.n	81019b6 <HAL_DMA_Abort_IT+0x3a2>
 8101916:	687b      	ldr	r3, [r7, #4]
 8101918:	681b      	ldr	r3, [r3, #0]
 810191a:	4a30      	ldr	r2, [pc, #192]	; (81019dc <HAL_DMA_Abort_IT+0x3c8>)
 810191c:	4293      	cmp	r3, r2
 810191e:	d04a      	beq.n	81019b6 <HAL_DMA_Abort_IT+0x3a2>
 8101920:	687b      	ldr	r3, [r7, #4]
 8101922:	681b      	ldr	r3, [r3, #0]
 8101924:	4a2e      	ldr	r2, [pc, #184]	; (81019e0 <HAL_DMA_Abort_IT+0x3cc>)
 8101926:	4293      	cmp	r3, r2
 8101928:	d045      	beq.n	81019b6 <HAL_DMA_Abort_IT+0x3a2>
 810192a:	687b      	ldr	r3, [r7, #4]
 810192c:	681b      	ldr	r3, [r3, #0]
 810192e:	4a2d      	ldr	r2, [pc, #180]	; (81019e4 <HAL_DMA_Abort_IT+0x3d0>)
 8101930:	4293      	cmp	r3, r2
 8101932:	d040      	beq.n	81019b6 <HAL_DMA_Abort_IT+0x3a2>
 8101934:	687b      	ldr	r3, [r7, #4]
 8101936:	681b      	ldr	r3, [r3, #0]
 8101938:	4a2b      	ldr	r2, [pc, #172]	; (81019e8 <HAL_DMA_Abort_IT+0x3d4>)
 810193a:	4293      	cmp	r3, r2
 810193c:	d03b      	beq.n	81019b6 <HAL_DMA_Abort_IT+0x3a2>
 810193e:	687b      	ldr	r3, [r7, #4]
 8101940:	681b      	ldr	r3, [r3, #0]
 8101942:	4a2a      	ldr	r2, [pc, #168]	; (81019ec <HAL_DMA_Abort_IT+0x3d8>)
 8101944:	4293      	cmp	r3, r2
 8101946:	d036      	beq.n	81019b6 <HAL_DMA_Abort_IT+0x3a2>
 8101948:	687b      	ldr	r3, [r7, #4]
 810194a:	681b      	ldr	r3, [r3, #0]
 810194c:	4a28      	ldr	r2, [pc, #160]	; (81019f0 <HAL_DMA_Abort_IT+0x3dc>)
 810194e:	4293      	cmp	r3, r2
 8101950:	d031      	beq.n	81019b6 <HAL_DMA_Abort_IT+0x3a2>
 8101952:	687b      	ldr	r3, [r7, #4]
 8101954:	681b      	ldr	r3, [r3, #0]
 8101956:	4a27      	ldr	r2, [pc, #156]	; (81019f4 <HAL_DMA_Abort_IT+0x3e0>)
 8101958:	4293      	cmp	r3, r2
 810195a:	d02c      	beq.n	81019b6 <HAL_DMA_Abort_IT+0x3a2>
 810195c:	687b      	ldr	r3, [r7, #4]
 810195e:	681b      	ldr	r3, [r3, #0]
 8101960:	4a25      	ldr	r2, [pc, #148]	; (81019f8 <HAL_DMA_Abort_IT+0x3e4>)
 8101962:	4293      	cmp	r3, r2
 8101964:	d027      	beq.n	81019b6 <HAL_DMA_Abort_IT+0x3a2>
 8101966:	687b      	ldr	r3, [r7, #4]
 8101968:	681b      	ldr	r3, [r3, #0]
 810196a:	4a24      	ldr	r2, [pc, #144]	; (81019fc <HAL_DMA_Abort_IT+0x3e8>)
 810196c:	4293      	cmp	r3, r2
 810196e:	d022      	beq.n	81019b6 <HAL_DMA_Abort_IT+0x3a2>
 8101970:	687b      	ldr	r3, [r7, #4]
 8101972:	681b      	ldr	r3, [r3, #0]
 8101974:	4a22      	ldr	r2, [pc, #136]	; (8101a00 <HAL_DMA_Abort_IT+0x3ec>)
 8101976:	4293      	cmp	r3, r2
 8101978:	d01d      	beq.n	81019b6 <HAL_DMA_Abort_IT+0x3a2>
 810197a:	687b      	ldr	r3, [r7, #4]
 810197c:	681b      	ldr	r3, [r3, #0]
 810197e:	4a21      	ldr	r2, [pc, #132]	; (8101a04 <HAL_DMA_Abort_IT+0x3f0>)
 8101980:	4293      	cmp	r3, r2
 8101982:	d018      	beq.n	81019b6 <HAL_DMA_Abort_IT+0x3a2>
 8101984:	687b      	ldr	r3, [r7, #4]
 8101986:	681b      	ldr	r3, [r3, #0]
 8101988:	4a1f      	ldr	r2, [pc, #124]	; (8101a08 <HAL_DMA_Abort_IT+0x3f4>)
 810198a:	4293      	cmp	r3, r2
 810198c:	d013      	beq.n	81019b6 <HAL_DMA_Abort_IT+0x3a2>
 810198e:	687b      	ldr	r3, [r7, #4]
 8101990:	681b      	ldr	r3, [r3, #0]
 8101992:	4a1e      	ldr	r2, [pc, #120]	; (8101a0c <HAL_DMA_Abort_IT+0x3f8>)
 8101994:	4293      	cmp	r3, r2
 8101996:	d00e      	beq.n	81019b6 <HAL_DMA_Abort_IT+0x3a2>
 8101998:	687b      	ldr	r3, [r7, #4]
 810199a:	681b      	ldr	r3, [r3, #0]
 810199c:	4a1c      	ldr	r2, [pc, #112]	; (8101a10 <HAL_DMA_Abort_IT+0x3fc>)
 810199e:	4293      	cmp	r3, r2
 81019a0:	d009      	beq.n	81019b6 <HAL_DMA_Abort_IT+0x3a2>
 81019a2:	687b      	ldr	r3, [r7, #4]
 81019a4:	681b      	ldr	r3, [r3, #0]
 81019a6:	4a1b      	ldr	r2, [pc, #108]	; (8101a14 <HAL_DMA_Abort_IT+0x400>)
 81019a8:	4293      	cmp	r3, r2
 81019aa:	d004      	beq.n	81019b6 <HAL_DMA_Abort_IT+0x3a2>
 81019ac:	687b      	ldr	r3, [r7, #4]
 81019ae:	681b      	ldr	r3, [r3, #0]
 81019b0:	4a19      	ldr	r2, [pc, #100]	; (8101a18 <HAL_DMA_Abort_IT+0x404>)
 81019b2:	4293      	cmp	r3, r2
 81019b4:	d132      	bne.n	8101a1c <HAL_DMA_Abort_IT+0x408>
 81019b6:	2301      	movs	r3, #1
 81019b8:	e031      	b.n	8101a1e <HAL_DMA_Abort_IT+0x40a>
 81019ba:	bf00      	nop
 81019bc:	40020010 	.word	0x40020010
 81019c0:	40020028 	.word	0x40020028
 81019c4:	40020040 	.word	0x40020040
 81019c8:	40020058 	.word	0x40020058
 81019cc:	40020070 	.word	0x40020070
 81019d0:	40020088 	.word	0x40020088
 81019d4:	400200a0 	.word	0x400200a0
 81019d8:	400200b8 	.word	0x400200b8
 81019dc:	40020410 	.word	0x40020410
 81019e0:	40020428 	.word	0x40020428
 81019e4:	40020440 	.word	0x40020440
 81019e8:	40020458 	.word	0x40020458
 81019ec:	40020470 	.word	0x40020470
 81019f0:	40020488 	.word	0x40020488
 81019f4:	400204a0 	.word	0x400204a0
 81019f8:	400204b8 	.word	0x400204b8
 81019fc:	58025408 	.word	0x58025408
 8101a00:	5802541c 	.word	0x5802541c
 8101a04:	58025430 	.word	0x58025430
 8101a08:	58025444 	.word	0x58025444
 8101a0c:	58025458 	.word	0x58025458
 8101a10:	5802546c 	.word	0x5802546c
 8101a14:	58025480 	.word	0x58025480
 8101a18:	58025494 	.word	0x58025494
 8101a1c:	2300      	movs	r3, #0
 8101a1e:	2b00      	cmp	r3, #0
 8101a20:	d028      	beq.n	8101a74 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8101a22:	687b      	ldr	r3, [r7, #4]
 8101a24:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8101a26:	681a      	ldr	r2, [r3, #0]
 8101a28:	687b      	ldr	r3, [r7, #4]
 8101a2a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8101a2c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8101a30:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8101a32:	687b      	ldr	r3, [r7, #4]
 8101a34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8101a36:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8101a38:	687b      	ldr	r3, [r7, #4]
 8101a3a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8101a3c:	f003 031f 	and.w	r3, r3, #31
 8101a40:	2201      	movs	r2, #1
 8101a42:	409a      	lsls	r2, r3
 8101a44:	68fb      	ldr	r3, [r7, #12]
 8101a46:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8101a48:	687b      	ldr	r3, [r7, #4]
 8101a4a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8101a4c:	687a      	ldr	r2, [r7, #4]
 8101a4e:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8101a50:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8101a52:	687b      	ldr	r3, [r7, #4]
 8101a54:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8101a56:	2b00      	cmp	r3, #0
 8101a58:	d00c      	beq.n	8101a74 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8101a5a:	687b      	ldr	r3, [r7, #4]
 8101a5c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8101a5e:	681a      	ldr	r2, [r3, #0]
 8101a60:	687b      	ldr	r3, [r7, #4]
 8101a62:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8101a64:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8101a68:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8101a6a:	687b      	ldr	r3, [r7, #4]
 8101a6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8101a6e:	687a      	ldr	r2, [r7, #4]
 8101a70:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8101a72:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8101a74:	687b      	ldr	r3, [r7, #4]
 8101a76:	2201      	movs	r2, #1
 8101a78:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8101a7c:	687b      	ldr	r3, [r7, #4]
 8101a7e:	2200      	movs	r2, #0
 8101a80:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8101a84:	687b      	ldr	r3, [r7, #4]
 8101a86:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8101a88:	2b00      	cmp	r3, #0
 8101a8a:	d003      	beq.n	8101a94 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8101a8c:	687b      	ldr	r3, [r7, #4]
 8101a8e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8101a90:	6878      	ldr	r0, [r7, #4]
 8101a92:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8101a94:	2300      	movs	r3, #0
}
 8101a96:	4618      	mov	r0, r3
 8101a98:	3710      	adds	r7, #16
 8101a9a:	46bd      	mov	sp, r7
 8101a9c:	bd80      	pop	{r7, pc}
 8101a9e:	bf00      	nop

08101aa0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8101aa0:	b480      	push	{r7}
 8101aa2:	b089      	sub	sp, #36	; 0x24
 8101aa4:	af00      	add	r7, sp, #0
 8101aa6:	6078      	str	r0, [r7, #4]
 8101aa8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8101aaa:	2300      	movs	r3, #0
 8101aac:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent;
  uint32_t temp;
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
 8101aae:	4b89      	ldr	r3, [pc, #548]	; (8101cd4 <HAL_GPIO_Init+0x234>)
 8101ab0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8101ab2:	e194      	b.n	8101dde <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8101ab4:	683b      	ldr	r3, [r7, #0]
 8101ab6:	681a      	ldr	r2, [r3, #0]
 8101ab8:	2101      	movs	r1, #1
 8101aba:	69fb      	ldr	r3, [r7, #28]
 8101abc:	fa01 f303 	lsl.w	r3, r1, r3
 8101ac0:	4013      	ands	r3, r2
 8101ac2:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8101ac4:	693b      	ldr	r3, [r7, #16]
 8101ac6:	2b00      	cmp	r3, #0
 8101ac8:	f000 8186 	beq.w	8101dd8 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8101acc:	683b      	ldr	r3, [r7, #0]
 8101ace:	685b      	ldr	r3, [r3, #4]
 8101ad0:	f003 0303 	and.w	r3, r3, #3
 8101ad4:	2b01      	cmp	r3, #1
 8101ad6:	d005      	beq.n	8101ae4 <HAL_GPIO_Init+0x44>
 8101ad8:	683b      	ldr	r3, [r7, #0]
 8101ada:	685b      	ldr	r3, [r3, #4]
 8101adc:	f003 0303 	and.w	r3, r3, #3
 8101ae0:	2b02      	cmp	r3, #2
 8101ae2:	d130      	bne.n	8101b46 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8101ae4:	687b      	ldr	r3, [r7, #4]
 8101ae6:	689b      	ldr	r3, [r3, #8]
 8101ae8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8101aea:	69fb      	ldr	r3, [r7, #28]
 8101aec:	005b      	lsls	r3, r3, #1
 8101aee:	2203      	movs	r2, #3
 8101af0:	fa02 f303 	lsl.w	r3, r2, r3
 8101af4:	43db      	mvns	r3, r3
 8101af6:	69ba      	ldr	r2, [r7, #24]
 8101af8:	4013      	ands	r3, r2
 8101afa:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8101afc:	683b      	ldr	r3, [r7, #0]
 8101afe:	68da      	ldr	r2, [r3, #12]
 8101b00:	69fb      	ldr	r3, [r7, #28]
 8101b02:	005b      	lsls	r3, r3, #1
 8101b04:	fa02 f303 	lsl.w	r3, r2, r3
 8101b08:	69ba      	ldr	r2, [r7, #24]
 8101b0a:	4313      	orrs	r3, r2
 8101b0c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8101b0e:	687b      	ldr	r3, [r7, #4]
 8101b10:	69ba      	ldr	r2, [r7, #24]
 8101b12:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8101b14:	687b      	ldr	r3, [r7, #4]
 8101b16:	685b      	ldr	r3, [r3, #4]
 8101b18:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8101b1a:	2201      	movs	r2, #1
 8101b1c:	69fb      	ldr	r3, [r7, #28]
 8101b1e:	fa02 f303 	lsl.w	r3, r2, r3
 8101b22:	43db      	mvns	r3, r3
 8101b24:	69ba      	ldr	r2, [r7, #24]
 8101b26:	4013      	ands	r3, r2
 8101b28:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8101b2a:	683b      	ldr	r3, [r7, #0]
 8101b2c:	685b      	ldr	r3, [r3, #4]
 8101b2e:	091b      	lsrs	r3, r3, #4
 8101b30:	f003 0201 	and.w	r2, r3, #1
 8101b34:	69fb      	ldr	r3, [r7, #28]
 8101b36:	fa02 f303 	lsl.w	r3, r2, r3
 8101b3a:	69ba      	ldr	r2, [r7, #24]
 8101b3c:	4313      	orrs	r3, r2
 8101b3e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8101b40:	687b      	ldr	r3, [r7, #4]
 8101b42:	69ba      	ldr	r2, [r7, #24]
 8101b44:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8101b46:	683b      	ldr	r3, [r7, #0]
 8101b48:	685b      	ldr	r3, [r3, #4]
 8101b4a:	f003 0303 	and.w	r3, r3, #3
 8101b4e:	2b03      	cmp	r3, #3
 8101b50:	d017      	beq.n	8101b82 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8101b52:	687b      	ldr	r3, [r7, #4]
 8101b54:	68db      	ldr	r3, [r3, #12]
 8101b56:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8101b58:	69fb      	ldr	r3, [r7, #28]
 8101b5a:	005b      	lsls	r3, r3, #1
 8101b5c:	2203      	movs	r2, #3
 8101b5e:	fa02 f303 	lsl.w	r3, r2, r3
 8101b62:	43db      	mvns	r3, r3
 8101b64:	69ba      	ldr	r2, [r7, #24]
 8101b66:	4013      	ands	r3, r2
 8101b68:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8101b6a:	683b      	ldr	r3, [r7, #0]
 8101b6c:	689a      	ldr	r2, [r3, #8]
 8101b6e:	69fb      	ldr	r3, [r7, #28]
 8101b70:	005b      	lsls	r3, r3, #1
 8101b72:	fa02 f303 	lsl.w	r3, r2, r3
 8101b76:	69ba      	ldr	r2, [r7, #24]
 8101b78:	4313      	orrs	r3, r2
 8101b7a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8101b7c:	687b      	ldr	r3, [r7, #4]
 8101b7e:	69ba      	ldr	r2, [r7, #24]
 8101b80:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8101b82:	683b      	ldr	r3, [r7, #0]
 8101b84:	685b      	ldr	r3, [r3, #4]
 8101b86:	f003 0303 	and.w	r3, r3, #3
 8101b8a:	2b02      	cmp	r3, #2
 8101b8c:	d123      	bne.n	8101bd6 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8101b8e:	69fb      	ldr	r3, [r7, #28]
 8101b90:	08da      	lsrs	r2, r3, #3
 8101b92:	687b      	ldr	r3, [r7, #4]
 8101b94:	3208      	adds	r2, #8
 8101b96:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8101b9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8101b9c:	69fb      	ldr	r3, [r7, #28]
 8101b9e:	f003 0307 	and.w	r3, r3, #7
 8101ba2:	009b      	lsls	r3, r3, #2
 8101ba4:	220f      	movs	r2, #15
 8101ba6:	fa02 f303 	lsl.w	r3, r2, r3
 8101baa:	43db      	mvns	r3, r3
 8101bac:	69ba      	ldr	r2, [r7, #24]
 8101bae:	4013      	ands	r3, r2
 8101bb0:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8101bb2:	683b      	ldr	r3, [r7, #0]
 8101bb4:	691a      	ldr	r2, [r3, #16]
 8101bb6:	69fb      	ldr	r3, [r7, #28]
 8101bb8:	f003 0307 	and.w	r3, r3, #7
 8101bbc:	009b      	lsls	r3, r3, #2
 8101bbe:	fa02 f303 	lsl.w	r3, r2, r3
 8101bc2:	69ba      	ldr	r2, [r7, #24]
 8101bc4:	4313      	orrs	r3, r2
 8101bc6:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8101bc8:	69fb      	ldr	r3, [r7, #28]
 8101bca:	08da      	lsrs	r2, r3, #3
 8101bcc:	687b      	ldr	r3, [r7, #4]
 8101bce:	3208      	adds	r2, #8
 8101bd0:	69b9      	ldr	r1, [r7, #24]
 8101bd2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8101bd6:	687b      	ldr	r3, [r7, #4]
 8101bd8:	681b      	ldr	r3, [r3, #0]
 8101bda:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8101bdc:	69fb      	ldr	r3, [r7, #28]
 8101bde:	005b      	lsls	r3, r3, #1
 8101be0:	2203      	movs	r2, #3
 8101be2:	fa02 f303 	lsl.w	r3, r2, r3
 8101be6:	43db      	mvns	r3, r3
 8101be8:	69ba      	ldr	r2, [r7, #24]
 8101bea:	4013      	ands	r3, r2
 8101bec:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8101bee:	683b      	ldr	r3, [r7, #0]
 8101bf0:	685b      	ldr	r3, [r3, #4]
 8101bf2:	f003 0203 	and.w	r2, r3, #3
 8101bf6:	69fb      	ldr	r3, [r7, #28]
 8101bf8:	005b      	lsls	r3, r3, #1
 8101bfa:	fa02 f303 	lsl.w	r3, r2, r3
 8101bfe:	69ba      	ldr	r2, [r7, #24]
 8101c00:	4313      	orrs	r3, r2
 8101c02:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8101c04:	687b      	ldr	r3, [r7, #4]
 8101c06:	69ba      	ldr	r2, [r7, #24]
 8101c08:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8101c0a:	683b      	ldr	r3, [r7, #0]
 8101c0c:	685b      	ldr	r3, [r3, #4]
 8101c0e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8101c12:	2b00      	cmp	r3, #0
 8101c14:	f000 80e0 	beq.w	8101dd8 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8101c18:	4b2f      	ldr	r3, [pc, #188]	; (8101cd8 <HAL_GPIO_Init+0x238>)
 8101c1a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8101c1e:	4a2e      	ldr	r2, [pc, #184]	; (8101cd8 <HAL_GPIO_Init+0x238>)
 8101c20:	f043 0302 	orr.w	r3, r3, #2
 8101c24:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8101c28:	4b2b      	ldr	r3, [pc, #172]	; (8101cd8 <HAL_GPIO_Init+0x238>)
 8101c2a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8101c2e:	f003 0302 	and.w	r3, r3, #2
 8101c32:	60fb      	str	r3, [r7, #12]
 8101c34:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8101c36:	4a29      	ldr	r2, [pc, #164]	; (8101cdc <HAL_GPIO_Init+0x23c>)
 8101c38:	69fb      	ldr	r3, [r7, #28]
 8101c3a:	089b      	lsrs	r3, r3, #2
 8101c3c:	3302      	adds	r3, #2
 8101c3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8101c42:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8101c44:	69fb      	ldr	r3, [r7, #28]
 8101c46:	f003 0303 	and.w	r3, r3, #3
 8101c4a:	009b      	lsls	r3, r3, #2
 8101c4c:	220f      	movs	r2, #15
 8101c4e:	fa02 f303 	lsl.w	r3, r2, r3
 8101c52:	43db      	mvns	r3, r3
 8101c54:	69ba      	ldr	r2, [r7, #24]
 8101c56:	4013      	ands	r3, r2
 8101c58:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8101c5a:	687b      	ldr	r3, [r7, #4]
 8101c5c:	4a20      	ldr	r2, [pc, #128]	; (8101ce0 <HAL_GPIO_Init+0x240>)
 8101c5e:	4293      	cmp	r3, r2
 8101c60:	d052      	beq.n	8101d08 <HAL_GPIO_Init+0x268>
 8101c62:	687b      	ldr	r3, [r7, #4]
 8101c64:	4a1f      	ldr	r2, [pc, #124]	; (8101ce4 <HAL_GPIO_Init+0x244>)
 8101c66:	4293      	cmp	r3, r2
 8101c68:	d031      	beq.n	8101cce <HAL_GPIO_Init+0x22e>
 8101c6a:	687b      	ldr	r3, [r7, #4]
 8101c6c:	4a1e      	ldr	r2, [pc, #120]	; (8101ce8 <HAL_GPIO_Init+0x248>)
 8101c6e:	4293      	cmp	r3, r2
 8101c70:	d02b      	beq.n	8101cca <HAL_GPIO_Init+0x22a>
 8101c72:	687b      	ldr	r3, [r7, #4]
 8101c74:	4a1d      	ldr	r2, [pc, #116]	; (8101cec <HAL_GPIO_Init+0x24c>)
 8101c76:	4293      	cmp	r3, r2
 8101c78:	d025      	beq.n	8101cc6 <HAL_GPIO_Init+0x226>
 8101c7a:	687b      	ldr	r3, [r7, #4]
 8101c7c:	4a1c      	ldr	r2, [pc, #112]	; (8101cf0 <HAL_GPIO_Init+0x250>)
 8101c7e:	4293      	cmp	r3, r2
 8101c80:	d01f      	beq.n	8101cc2 <HAL_GPIO_Init+0x222>
 8101c82:	687b      	ldr	r3, [r7, #4]
 8101c84:	4a1b      	ldr	r2, [pc, #108]	; (8101cf4 <HAL_GPIO_Init+0x254>)
 8101c86:	4293      	cmp	r3, r2
 8101c88:	d019      	beq.n	8101cbe <HAL_GPIO_Init+0x21e>
 8101c8a:	687b      	ldr	r3, [r7, #4]
 8101c8c:	4a1a      	ldr	r2, [pc, #104]	; (8101cf8 <HAL_GPIO_Init+0x258>)
 8101c8e:	4293      	cmp	r3, r2
 8101c90:	d013      	beq.n	8101cba <HAL_GPIO_Init+0x21a>
 8101c92:	687b      	ldr	r3, [r7, #4]
 8101c94:	4a19      	ldr	r2, [pc, #100]	; (8101cfc <HAL_GPIO_Init+0x25c>)
 8101c96:	4293      	cmp	r3, r2
 8101c98:	d00d      	beq.n	8101cb6 <HAL_GPIO_Init+0x216>
 8101c9a:	687b      	ldr	r3, [r7, #4]
 8101c9c:	4a18      	ldr	r2, [pc, #96]	; (8101d00 <HAL_GPIO_Init+0x260>)
 8101c9e:	4293      	cmp	r3, r2
 8101ca0:	d007      	beq.n	8101cb2 <HAL_GPIO_Init+0x212>
 8101ca2:	687b      	ldr	r3, [r7, #4]
 8101ca4:	4a17      	ldr	r2, [pc, #92]	; (8101d04 <HAL_GPIO_Init+0x264>)
 8101ca6:	4293      	cmp	r3, r2
 8101ca8:	d101      	bne.n	8101cae <HAL_GPIO_Init+0x20e>
 8101caa:	2309      	movs	r3, #9
 8101cac:	e02d      	b.n	8101d0a <HAL_GPIO_Init+0x26a>
 8101cae:	230a      	movs	r3, #10
 8101cb0:	e02b      	b.n	8101d0a <HAL_GPIO_Init+0x26a>
 8101cb2:	2308      	movs	r3, #8
 8101cb4:	e029      	b.n	8101d0a <HAL_GPIO_Init+0x26a>
 8101cb6:	2307      	movs	r3, #7
 8101cb8:	e027      	b.n	8101d0a <HAL_GPIO_Init+0x26a>
 8101cba:	2306      	movs	r3, #6
 8101cbc:	e025      	b.n	8101d0a <HAL_GPIO_Init+0x26a>
 8101cbe:	2305      	movs	r3, #5
 8101cc0:	e023      	b.n	8101d0a <HAL_GPIO_Init+0x26a>
 8101cc2:	2304      	movs	r3, #4
 8101cc4:	e021      	b.n	8101d0a <HAL_GPIO_Init+0x26a>
 8101cc6:	2303      	movs	r3, #3
 8101cc8:	e01f      	b.n	8101d0a <HAL_GPIO_Init+0x26a>
 8101cca:	2302      	movs	r3, #2
 8101ccc:	e01d      	b.n	8101d0a <HAL_GPIO_Init+0x26a>
 8101cce:	2301      	movs	r3, #1
 8101cd0:	e01b      	b.n	8101d0a <HAL_GPIO_Init+0x26a>
 8101cd2:	bf00      	nop
 8101cd4:	580000c0 	.word	0x580000c0
 8101cd8:	58024400 	.word	0x58024400
 8101cdc:	58000400 	.word	0x58000400
 8101ce0:	58020000 	.word	0x58020000
 8101ce4:	58020400 	.word	0x58020400
 8101ce8:	58020800 	.word	0x58020800
 8101cec:	58020c00 	.word	0x58020c00
 8101cf0:	58021000 	.word	0x58021000
 8101cf4:	58021400 	.word	0x58021400
 8101cf8:	58021800 	.word	0x58021800
 8101cfc:	58021c00 	.word	0x58021c00
 8101d00:	58022000 	.word	0x58022000
 8101d04:	58022400 	.word	0x58022400
 8101d08:	2300      	movs	r3, #0
 8101d0a:	69fa      	ldr	r2, [r7, #28]
 8101d0c:	f002 0203 	and.w	r2, r2, #3
 8101d10:	0092      	lsls	r2, r2, #2
 8101d12:	4093      	lsls	r3, r2
 8101d14:	69ba      	ldr	r2, [r7, #24]
 8101d16:	4313      	orrs	r3, r2
 8101d18:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8101d1a:	4938      	ldr	r1, [pc, #224]	; (8101dfc <HAL_GPIO_Init+0x35c>)
 8101d1c:	69fb      	ldr	r3, [r7, #28]
 8101d1e:	089b      	lsrs	r3, r3, #2
 8101d20:	3302      	adds	r3, #2
 8101d22:	69ba      	ldr	r2, [r7, #24]
 8101d24:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8101d28:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8101d2c:	681b      	ldr	r3, [r3, #0]
 8101d2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8101d30:	693b      	ldr	r3, [r7, #16]
 8101d32:	43db      	mvns	r3, r3
 8101d34:	69ba      	ldr	r2, [r7, #24]
 8101d36:	4013      	ands	r3, r2
 8101d38:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8101d3a:	683b      	ldr	r3, [r7, #0]
 8101d3c:	685b      	ldr	r3, [r3, #4]
 8101d3e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8101d42:	2b00      	cmp	r3, #0
 8101d44:	d003      	beq.n	8101d4e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8101d46:	69ba      	ldr	r2, [r7, #24]
 8101d48:	693b      	ldr	r3, [r7, #16]
 8101d4a:	4313      	orrs	r3, r2
 8101d4c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8101d4e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8101d52:	69bb      	ldr	r3, [r7, #24]
 8101d54:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8101d56:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8101d5a:	685b      	ldr	r3, [r3, #4]
 8101d5c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8101d5e:	693b      	ldr	r3, [r7, #16]
 8101d60:	43db      	mvns	r3, r3
 8101d62:	69ba      	ldr	r2, [r7, #24]
 8101d64:	4013      	ands	r3, r2
 8101d66:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8101d68:	683b      	ldr	r3, [r7, #0]
 8101d6a:	685b      	ldr	r3, [r3, #4]
 8101d6c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8101d70:	2b00      	cmp	r3, #0
 8101d72:	d003      	beq.n	8101d7c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8101d74:	69ba      	ldr	r2, [r7, #24]
 8101d76:	693b      	ldr	r3, [r7, #16]
 8101d78:	4313      	orrs	r3, r2
 8101d7a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8101d7c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8101d80:	69bb      	ldr	r3, [r7, #24]
 8101d82:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8101d84:	697b      	ldr	r3, [r7, #20]
 8101d86:	685b      	ldr	r3, [r3, #4]
 8101d88:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8101d8a:	693b      	ldr	r3, [r7, #16]
 8101d8c:	43db      	mvns	r3, r3
 8101d8e:	69ba      	ldr	r2, [r7, #24]
 8101d90:	4013      	ands	r3, r2
 8101d92:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8101d94:	683b      	ldr	r3, [r7, #0]
 8101d96:	685b      	ldr	r3, [r3, #4]
 8101d98:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8101d9c:	2b00      	cmp	r3, #0
 8101d9e:	d003      	beq.n	8101da8 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8101da0:	69ba      	ldr	r2, [r7, #24]
 8101da2:	693b      	ldr	r3, [r7, #16]
 8101da4:	4313      	orrs	r3, r2
 8101da6:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8101da8:	697b      	ldr	r3, [r7, #20]
 8101daa:	69ba      	ldr	r2, [r7, #24]
 8101dac:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8101dae:	697b      	ldr	r3, [r7, #20]
 8101db0:	681b      	ldr	r3, [r3, #0]
 8101db2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8101db4:	693b      	ldr	r3, [r7, #16]
 8101db6:	43db      	mvns	r3, r3
 8101db8:	69ba      	ldr	r2, [r7, #24]
 8101dba:	4013      	ands	r3, r2
 8101dbc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8101dbe:	683b      	ldr	r3, [r7, #0]
 8101dc0:	685b      	ldr	r3, [r3, #4]
 8101dc2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8101dc6:	2b00      	cmp	r3, #0
 8101dc8:	d003      	beq.n	8101dd2 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8101dca:	69ba      	ldr	r2, [r7, #24]
 8101dcc:	693b      	ldr	r3, [r7, #16]
 8101dce:	4313      	orrs	r3, r2
 8101dd0:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8101dd2:	697b      	ldr	r3, [r7, #20]
 8101dd4:	69ba      	ldr	r2, [r7, #24]
 8101dd6:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8101dd8:	69fb      	ldr	r3, [r7, #28]
 8101dda:	3301      	adds	r3, #1
 8101ddc:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8101dde:	683b      	ldr	r3, [r7, #0]
 8101de0:	681a      	ldr	r2, [r3, #0]
 8101de2:	69fb      	ldr	r3, [r7, #28]
 8101de4:	fa22 f303 	lsr.w	r3, r2, r3
 8101de8:	2b00      	cmp	r3, #0
 8101dea:	f47f ae63 	bne.w	8101ab4 <HAL_GPIO_Init+0x14>
  }
}
 8101dee:	bf00      	nop
 8101df0:	bf00      	nop
 8101df2:	3724      	adds	r7, #36	; 0x24
 8101df4:	46bd      	mov	sp, r7
 8101df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101dfa:	4770      	bx	lr
 8101dfc:	58000400 	.word	0x58000400

08101e00 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8101e00:	b480      	push	{r7}
 8101e02:	b083      	sub	sp, #12
 8101e04:	af00      	add	r7, sp, #0
 8101e06:	6078      	str	r0, [r7, #4]
 8101e08:	460b      	mov	r3, r1
 8101e0a:	807b      	strh	r3, [r7, #2]
 8101e0c:	4613      	mov	r3, r2
 8101e0e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8101e10:	787b      	ldrb	r3, [r7, #1]
 8101e12:	2b00      	cmp	r3, #0
 8101e14:	d003      	beq.n	8101e1e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8101e16:	887a      	ldrh	r2, [r7, #2]
 8101e18:	687b      	ldr	r3, [r7, #4]
 8101e1a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8101e1c:	e003      	b.n	8101e26 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8101e1e:	887b      	ldrh	r3, [r7, #2]
 8101e20:	041a      	lsls	r2, r3, #16
 8101e22:	687b      	ldr	r3, [r7, #4]
 8101e24:	619a      	str	r2, [r3, #24]
}
 8101e26:	bf00      	nop
 8101e28:	370c      	adds	r7, #12
 8101e2a:	46bd      	mov	sp, r7
 8101e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101e30:	4770      	bx	lr
	...

08101e34 <HAL_HSEM_ActivateNotification>:
  * @brief  Activate Semaphore release Notification for a given Semaphores Mask .
  * @param  SemMask: Mask of Released semaphores
  * @retval Semaphore Key
  */
void HAL_HSEM_ActivateNotification(uint32_t SemMask)
{
 8101e34:	b480      	push	{r7}
 8101e36:	b083      	sub	sp, #12
 8101e38:	af00      	add	r7, sp, #0
 8101e3a:	6078      	str	r0, [r7, #4]
  {
    /*Use interrupt line 1 for CPU2 Master*/
    HSEM->C2IER |= SemMask;
  }
#else
  HSEM_COMMON->IER |= SemMask;
 8101e3c:	4b05      	ldr	r3, [pc, #20]	; (8101e54 <HAL_HSEM_ActivateNotification+0x20>)
 8101e3e:	681a      	ldr	r2, [r3, #0]
 8101e40:	4904      	ldr	r1, [pc, #16]	; (8101e54 <HAL_HSEM_ActivateNotification+0x20>)
 8101e42:	687b      	ldr	r3, [r7, #4]
 8101e44:	4313      	orrs	r3, r2
 8101e46:	600b      	str	r3, [r1, #0]
#endif
}
 8101e48:	bf00      	nop
 8101e4a:	370c      	adds	r7, #12
 8101e4c:	46bd      	mov	sp, r7
 8101e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101e52:	4770      	bx	lr
 8101e54:	58026510 	.word	0x58026510

08101e58 <HAL_PWREx_EnterSTOPMode>:
  *            @arg PWR_D2_DOMAIN : Enter D2 Domain to DSTOP mode.
  *            @arg PWR_D3_DOMAIN : Enter D3/SRD Domain to DSTOP mode.
  * @retval None.
  */
void HAL_PWREx_EnterSTOPMode (uint32_t Regulator, uint8_t STOPEntry, uint32_t Domain)
{
 8101e58:	b580      	push	{r7, lr}
 8101e5a:	b084      	sub	sp, #16
 8101e5c:	af00      	add	r7, sp, #0
 8101e5e:	60f8      	str	r0, [r7, #12]
 8101e60:	460b      	mov	r3, r1
 8101e62:	607a      	str	r2, [r7, #4]
 8101e64:	72fb      	strb	r3, [r7, #11]
  assert_param (IS_PWR_REGULATOR (Regulator));
  assert_param (IS_PWR_STOP_ENTRY (STOPEntry));
  assert_param (IS_PWR_DOMAIN (Domain));

  /* Select the regulator state in Stop mode */
  MODIFY_REG (PWR->CR1, PWR_CR1_LPDS, Regulator);
 8101e66:	4b37      	ldr	r3, [pc, #220]	; (8101f44 <HAL_PWREx_EnterSTOPMode+0xec>)
 8101e68:	681b      	ldr	r3, [r3, #0]
 8101e6a:	f023 0201 	bic.w	r2, r3, #1
 8101e6e:	4935      	ldr	r1, [pc, #212]	; (8101f44 <HAL_PWREx_EnterSTOPMode+0xec>)
 8101e70:	68fb      	ldr	r3, [r7, #12]
 8101e72:	4313      	orrs	r3, r2
 8101e74:	600b      	str	r3, [r1, #0]

  /* Select the domain Power Down DeepSleep */
  if (Domain == PWR_D1_DOMAIN)
 8101e76:	687b      	ldr	r3, [r7, #4]
 8101e78:	2b00      	cmp	r3, #0
 8101e7a:	d123      	bne.n	8101ec4 <HAL_PWREx_EnterSTOPMode+0x6c>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM7_CPUID)
 8101e7c:	f7ff f9b8 	bl	81011f0 <HAL_GetCurrentCPUID>
 8101e80:	4603      	mov	r3, r0
 8101e82:	2b03      	cmp	r3, #3
 8101e84:	d158      	bne.n	8101f38 <HAL_PWREx_EnterSTOPMode+0xe0>
      return;
    }
#endif /* defined (DUAL_CORE) */

    /* Keep DSTOP mode when D1/CD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D1);
 8101e86:	4b2f      	ldr	r3, [pc, #188]	; (8101f44 <HAL_PWREx_EnterSTOPMode+0xec>)
 8101e88:	691b      	ldr	r3, [r3, #16]
 8101e8a:	4a2e      	ldr	r2, [pc, #184]	; (8101f44 <HAL_PWREx_EnterSTOPMode+0xec>)
 8101e8c:	f023 0301 	bic.w	r3, r3, #1
 8101e90:	6113      	str	r3, [r2, #16]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8101e92:	4b2d      	ldr	r3, [pc, #180]	; (8101f48 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8101e94:	691b      	ldr	r3, [r3, #16]
 8101e96:	4a2c      	ldr	r2, [pc, #176]	; (8101f48 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8101e98:	f043 0304 	orr.w	r3, r3, #4
 8101e9c:	6113      	str	r3, [r2, #16]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8101e9e:	f3bf 8f4f 	dsb	sy
}
 8101ea2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8101ea4:	f3bf 8f6f 	isb	sy
}
 8101ea8:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 8101eaa:	7afb      	ldrb	r3, [r7, #11]
 8101eac:	2b01      	cmp	r3, #1
 8101eae:	d101      	bne.n	8101eb4 <HAL_PWREx_EnterSTOPMode+0x5c>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 8101eb0:	bf30      	wfi
 8101eb2:	e000      	b.n	8101eb6 <HAL_PWREx_EnterSTOPMode+0x5e>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 8101eb4:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8101eb6:	4b24      	ldr	r3, [pc, #144]	; (8101f48 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8101eb8:	691b      	ldr	r3, [r3, #16]
 8101eba:	4a23      	ldr	r2, [pc, #140]	; (8101f48 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8101ebc:	f023 0304 	bic.w	r3, r3, #4
 8101ec0:	6113      	str	r3, [r2, #16]
 8101ec2:	e03c      	b.n	8101f3e <HAL_PWREx_EnterSTOPMode+0xe6>
  }
#if defined (PWR_CPUCR_PDDS_D2)
  else if (Domain == PWR_D2_DOMAIN)
 8101ec4:	687b      	ldr	r3, [r7, #4]
 8101ec6:	2b01      	cmp	r3, #1
 8101ec8:	d123      	bne.n	8101f12 <HAL_PWREx_EnterSTOPMode+0xba>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM4_CPUID)
 8101eca:	f7ff f991 	bl	81011f0 <HAL_GetCurrentCPUID>
 8101ece:	4603      	mov	r3, r0
 8101ed0:	2b01      	cmp	r3, #1
 8101ed2:	d133      	bne.n	8101f3c <HAL_PWREx_EnterSTOPMode+0xe4>
      */
      return;
    }

    /* Keep DSTOP mode when D2 domain enters Deepsleep */
    CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D2);
 8101ed4:	4b1b      	ldr	r3, [pc, #108]	; (8101f44 <HAL_PWREx_EnterSTOPMode+0xec>)
 8101ed6:	695b      	ldr	r3, [r3, #20]
 8101ed8:	4a1a      	ldr	r2, [pc, #104]	; (8101f44 <HAL_PWREx_EnterSTOPMode+0xec>)
 8101eda:	f023 0302 	bic.w	r3, r3, #2
 8101ede:	6153      	str	r3, [r2, #20]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8101ee0:	4b19      	ldr	r3, [pc, #100]	; (8101f48 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8101ee2:	691b      	ldr	r3, [r3, #16]
 8101ee4:	4a18      	ldr	r2, [pc, #96]	; (8101f48 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8101ee6:	f043 0304 	orr.w	r3, r3, #4
 8101eea:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 8101eec:	f3bf 8f4f 	dsb	sy
}
 8101ef0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8101ef2:	f3bf 8f6f 	isb	sy
}
 8101ef6:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 8101ef8:	7afb      	ldrb	r3, [r7, #11]
 8101efa:	2b01      	cmp	r3, #1
 8101efc:	d101      	bne.n	8101f02 <HAL_PWREx_EnterSTOPMode+0xaa>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 8101efe:	bf30      	wfi
 8101f00:	e000      	b.n	8101f04 <HAL_PWREx_EnterSTOPMode+0xac>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 8101f02:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8101f04:	4b10      	ldr	r3, [pc, #64]	; (8101f48 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8101f06:	691b      	ldr	r3, [r3, #16]
 8101f08:	4a0f      	ldr	r2, [pc, #60]	; (8101f48 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8101f0a:	f023 0304 	bic.w	r3, r3, #4
 8101f0e:	6113      	str	r3, [r2, #16]
 8101f10:	e015      	b.n	8101f3e <HAL_PWREx_EnterSTOPMode+0xe6>
#endif /* defined (PWR_CPUCR_PDDS_D2) */
  else
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () == CM7_CPUID)
 8101f12:	f7ff f96d 	bl	81011f0 <HAL_GetCurrentCPUID>
 8101f16:	4603      	mov	r3, r0
 8101f18:	2b03      	cmp	r3, #3
 8101f1a:	d106      	bne.n	8101f2a <HAL_PWREx_EnterSTOPMode+0xd2>
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
 8101f1c:	4b09      	ldr	r3, [pc, #36]	; (8101f44 <HAL_PWREx_EnterSTOPMode+0xec>)
 8101f1e:	691b      	ldr	r3, [r3, #16]
 8101f20:	4a08      	ldr	r2, [pc, #32]	; (8101f44 <HAL_PWREx_EnterSTOPMode+0xec>)
 8101f22:	f023 0304 	bic.w	r3, r3, #4
 8101f26:	6113      	str	r3, [r2, #16]
 8101f28:	e009      	b.n	8101f3e <HAL_PWREx_EnterSTOPMode+0xe6>
    }
    else
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D3);
 8101f2a:	4b06      	ldr	r3, [pc, #24]	; (8101f44 <HAL_PWREx_EnterSTOPMode+0xec>)
 8101f2c:	695b      	ldr	r3, [r3, #20]
 8101f2e:	4a05      	ldr	r2, [pc, #20]	; (8101f44 <HAL_PWREx_EnterSTOPMode+0xec>)
 8101f30:	f023 0304 	bic.w	r3, r3, #4
 8101f34:	6153      	str	r3, [r2, #20]
 8101f36:	e002      	b.n	8101f3e <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 8101f38:	bf00      	nop
 8101f3a:	e000      	b.n	8101f3e <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 8101f3c:	bf00      	nop
#else
    /* Keep DSTOP mode when D3/SRD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
#endif  /* defined (DUAL_CORE) */
  }
}
 8101f3e:	3710      	adds	r7, #16
 8101f40:	46bd      	mov	sp, r7
 8101f42:	bd80      	pop	{r7, pc}
 8101f44:	58024800 	.word	0x58024800
 8101f48:	e000ed00 	.word	0xe000ed00

08101f4c <HAL_PWREx_ClearPendingEvent>:
  *         enter low power mode using Wait For Event request.
  * @note   Cortex-M7 must be in CRUN mode when calling this API by Cortex-M4.
  * @retval None.
  */
void HAL_PWREx_ClearPendingEvent (void)
{
 8101f4c:	b580      	push	{r7, lr}
 8101f4e:	af00      	add	r7, sp, #0
#if defined (DUAL_CORE)
  /* Check the current Core */
  if (HAL_GetCurrentCPUID () == CM7_CPUID)
 8101f50:	f7ff f94e 	bl	81011f0 <HAL_GetCurrentCPUID>
 8101f54:	4603      	mov	r3, r0
 8101f56:	2b03      	cmp	r3, #3
 8101f58:	d101      	bne.n	8101f5e <HAL_PWREx_ClearPendingEvent+0x12>
  {
    __WFE ();
 8101f5a:	bf20      	wfe
    __WFE ();
  }
#else
  __WFE ();
#endif /* defined (DUAL_CORE) */
}
 8101f5c:	e001      	b.n	8101f62 <HAL_PWREx_ClearPendingEvent+0x16>
    __SEV ();
 8101f5e:	bf40      	sev
    __WFE ();
 8101f60:	bf20      	wfe
}
 8101f62:	bf00      	nop
 8101f64:	bd80      	pop	{r7, pc}
	...

08101f68 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8101f68:	b480      	push	{r7}
 8101f6a:	b089      	sub	sp, #36	; 0x24
 8101f6c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8101f6e:	4bb3      	ldr	r3, [pc, #716]	; (810223c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101f70:	691b      	ldr	r3, [r3, #16]
 8101f72:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8101f76:	2b18      	cmp	r3, #24
 8101f78:	f200 8155 	bhi.w	8102226 <HAL_RCC_GetSysClockFreq+0x2be>
 8101f7c:	a201      	add	r2, pc, #4	; (adr r2, 8101f84 <HAL_RCC_GetSysClockFreq+0x1c>)
 8101f7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8101f82:	bf00      	nop
 8101f84:	08101fe9 	.word	0x08101fe9
 8101f88:	08102227 	.word	0x08102227
 8101f8c:	08102227 	.word	0x08102227
 8101f90:	08102227 	.word	0x08102227
 8101f94:	08102227 	.word	0x08102227
 8101f98:	08102227 	.word	0x08102227
 8101f9c:	08102227 	.word	0x08102227
 8101fa0:	08102227 	.word	0x08102227
 8101fa4:	0810200f 	.word	0x0810200f
 8101fa8:	08102227 	.word	0x08102227
 8101fac:	08102227 	.word	0x08102227
 8101fb0:	08102227 	.word	0x08102227
 8101fb4:	08102227 	.word	0x08102227
 8101fb8:	08102227 	.word	0x08102227
 8101fbc:	08102227 	.word	0x08102227
 8101fc0:	08102227 	.word	0x08102227
 8101fc4:	08102015 	.word	0x08102015
 8101fc8:	08102227 	.word	0x08102227
 8101fcc:	08102227 	.word	0x08102227
 8101fd0:	08102227 	.word	0x08102227
 8101fd4:	08102227 	.word	0x08102227
 8101fd8:	08102227 	.word	0x08102227
 8101fdc:	08102227 	.word	0x08102227
 8101fe0:	08102227 	.word	0x08102227
 8101fe4:	0810201b 	.word	0x0810201b
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8101fe8:	4b94      	ldr	r3, [pc, #592]	; (810223c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101fea:	681b      	ldr	r3, [r3, #0]
 8101fec:	f003 0320 	and.w	r3, r3, #32
 8101ff0:	2b00      	cmp	r3, #0
 8101ff2:	d009      	beq.n	8102008 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8101ff4:	4b91      	ldr	r3, [pc, #580]	; (810223c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101ff6:	681b      	ldr	r3, [r3, #0]
 8101ff8:	08db      	lsrs	r3, r3, #3
 8101ffa:	f003 0303 	and.w	r3, r3, #3
 8101ffe:	4a90      	ldr	r2, [pc, #576]	; (8102240 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8102000:	fa22 f303 	lsr.w	r3, r2, r3
 8102004:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8102006:	e111      	b.n	810222c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8102008:	4b8d      	ldr	r3, [pc, #564]	; (8102240 <HAL_RCC_GetSysClockFreq+0x2d8>)
 810200a:	61bb      	str	r3, [r7, #24]
    break;
 810200c:	e10e      	b.n	810222c <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 810200e:	4b8d      	ldr	r3, [pc, #564]	; (8102244 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8102010:	61bb      	str	r3, [r7, #24]
    break;
 8102012:	e10b      	b.n	810222c <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8102014:	4b8c      	ldr	r3, [pc, #560]	; (8102248 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8102016:	61bb      	str	r3, [r7, #24]
    break;
 8102018:	e108      	b.n	810222c <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 810201a:	4b88      	ldr	r3, [pc, #544]	; (810223c <HAL_RCC_GetSysClockFreq+0x2d4>)
 810201c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810201e:	f003 0303 	and.w	r3, r3, #3
 8102022:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8102024:	4b85      	ldr	r3, [pc, #532]	; (810223c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102026:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8102028:	091b      	lsrs	r3, r3, #4
 810202a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 810202e:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8102030:	4b82      	ldr	r3, [pc, #520]	; (810223c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102032:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8102034:	f003 0301 	and.w	r3, r3, #1
 8102038:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 810203a:	4b80      	ldr	r3, [pc, #512]	; (810223c <HAL_RCC_GetSysClockFreq+0x2d4>)
 810203c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 810203e:	08db      	lsrs	r3, r3, #3
 8102040:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8102044:	68fa      	ldr	r2, [r7, #12]
 8102046:	fb02 f303 	mul.w	r3, r2, r3
 810204a:	ee07 3a90 	vmov	s15, r3
 810204e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8102052:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8102056:	693b      	ldr	r3, [r7, #16]
 8102058:	2b00      	cmp	r3, #0
 810205a:	f000 80e1 	beq.w	8102220 <HAL_RCC_GetSysClockFreq+0x2b8>
 810205e:	697b      	ldr	r3, [r7, #20]
 8102060:	2b02      	cmp	r3, #2
 8102062:	f000 8083 	beq.w	810216c <HAL_RCC_GetSysClockFreq+0x204>
 8102066:	697b      	ldr	r3, [r7, #20]
 8102068:	2b02      	cmp	r3, #2
 810206a:	f200 80a1 	bhi.w	81021b0 <HAL_RCC_GetSysClockFreq+0x248>
 810206e:	697b      	ldr	r3, [r7, #20]
 8102070:	2b00      	cmp	r3, #0
 8102072:	d003      	beq.n	810207c <HAL_RCC_GetSysClockFreq+0x114>
 8102074:	697b      	ldr	r3, [r7, #20]
 8102076:	2b01      	cmp	r3, #1
 8102078:	d056      	beq.n	8102128 <HAL_RCC_GetSysClockFreq+0x1c0>
 810207a:	e099      	b.n	81021b0 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 810207c:	4b6f      	ldr	r3, [pc, #444]	; (810223c <HAL_RCC_GetSysClockFreq+0x2d4>)
 810207e:	681b      	ldr	r3, [r3, #0]
 8102080:	f003 0320 	and.w	r3, r3, #32
 8102084:	2b00      	cmp	r3, #0
 8102086:	d02d      	beq.n	81020e4 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8102088:	4b6c      	ldr	r3, [pc, #432]	; (810223c <HAL_RCC_GetSysClockFreq+0x2d4>)
 810208a:	681b      	ldr	r3, [r3, #0]
 810208c:	08db      	lsrs	r3, r3, #3
 810208e:	f003 0303 	and.w	r3, r3, #3
 8102092:	4a6b      	ldr	r2, [pc, #428]	; (8102240 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8102094:	fa22 f303 	lsr.w	r3, r2, r3
 8102098:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 810209a:	687b      	ldr	r3, [r7, #4]
 810209c:	ee07 3a90 	vmov	s15, r3
 81020a0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81020a4:	693b      	ldr	r3, [r7, #16]
 81020a6:	ee07 3a90 	vmov	s15, r3
 81020aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81020ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81020b2:	4b62      	ldr	r3, [pc, #392]	; (810223c <HAL_RCC_GetSysClockFreq+0x2d4>)
 81020b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 81020b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81020ba:	ee07 3a90 	vmov	s15, r3
 81020be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81020c2:	ed97 6a02 	vldr	s12, [r7, #8]
 81020c6:	eddf 5a61 	vldr	s11, [pc, #388]	; 810224c <HAL_RCC_GetSysClockFreq+0x2e4>
 81020ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81020ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81020d2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81020d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81020da:	ee67 7a27 	vmul.f32	s15, s14, s15
 81020de:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 81020e2:	e087      	b.n	81021f4 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 81020e4:	693b      	ldr	r3, [r7, #16]
 81020e6:	ee07 3a90 	vmov	s15, r3
 81020ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81020ee:	eddf 6a58 	vldr	s13, [pc, #352]	; 8102250 <HAL_RCC_GetSysClockFreq+0x2e8>
 81020f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81020f6:	4b51      	ldr	r3, [pc, #324]	; (810223c <HAL_RCC_GetSysClockFreq+0x2d4>)
 81020f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 81020fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81020fe:	ee07 3a90 	vmov	s15, r3
 8102102:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8102106:	ed97 6a02 	vldr	s12, [r7, #8]
 810210a:	eddf 5a50 	vldr	s11, [pc, #320]	; 810224c <HAL_RCC_GetSysClockFreq+0x2e4>
 810210e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8102112:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8102116:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810211a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810211e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8102122:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8102126:	e065      	b.n	81021f4 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8102128:	693b      	ldr	r3, [r7, #16]
 810212a:	ee07 3a90 	vmov	s15, r3
 810212e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8102132:	eddf 6a48 	vldr	s13, [pc, #288]	; 8102254 <HAL_RCC_GetSysClockFreq+0x2ec>
 8102136:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810213a:	4b40      	ldr	r3, [pc, #256]	; (810223c <HAL_RCC_GetSysClockFreq+0x2d4>)
 810213c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 810213e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8102142:	ee07 3a90 	vmov	s15, r3
 8102146:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810214a:	ed97 6a02 	vldr	s12, [r7, #8]
 810214e:	eddf 5a3f 	vldr	s11, [pc, #252]	; 810224c <HAL_RCC_GetSysClockFreq+0x2e4>
 8102152:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8102156:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810215a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810215e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8102162:	ee67 7a27 	vmul.f32	s15, s14, s15
 8102166:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 810216a:	e043      	b.n	81021f4 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 810216c:	693b      	ldr	r3, [r7, #16]
 810216e:	ee07 3a90 	vmov	s15, r3
 8102172:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8102176:	eddf 6a38 	vldr	s13, [pc, #224]	; 8102258 <HAL_RCC_GetSysClockFreq+0x2f0>
 810217a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810217e:	4b2f      	ldr	r3, [pc, #188]	; (810223c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8102180:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8102182:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8102186:	ee07 3a90 	vmov	s15, r3
 810218a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810218e:	ed97 6a02 	vldr	s12, [r7, #8]
 8102192:	eddf 5a2e 	vldr	s11, [pc, #184]	; 810224c <HAL_RCC_GetSysClockFreq+0x2e4>
 8102196:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810219a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810219e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81021a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81021a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 81021aa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 81021ae:	e021      	b.n	81021f4 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 81021b0:	693b      	ldr	r3, [r7, #16]
 81021b2:	ee07 3a90 	vmov	s15, r3
 81021b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81021ba:	eddf 6a26 	vldr	s13, [pc, #152]	; 8102254 <HAL_RCC_GetSysClockFreq+0x2ec>
 81021be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81021c2:	4b1e      	ldr	r3, [pc, #120]	; (810223c <HAL_RCC_GetSysClockFreq+0x2d4>)
 81021c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 81021c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81021ca:	ee07 3a90 	vmov	s15, r3
 81021ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81021d2:	ed97 6a02 	vldr	s12, [r7, #8]
 81021d6:	eddf 5a1d 	vldr	s11, [pc, #116]	; 810224c <HAL_RCC_GetSysClockFreq+0x2e4>
 81021da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81021de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81021e2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81021e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81021ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 81021ee:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 81021f2:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 81021f4:	4b11      	ldr	r3, [pc, #68]	; (810223c <HAL_RCC_GetSysClockFreq+0x2d4>)
 81021f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 81021f8:	0a5b      	lsrs	r3, r3, #9
 81021fa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 81021fe:	3301      	adds	r3, #1
 8102200:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8102202:	683b      	ldr	r3, [r7, #0]
 8102204:	ee07 3a90 	vmov	s15, r3
 8102208:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 810220c:	edd7 6a07 	vldr	s13, [r7, #28]
 8102210:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8102214:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8102218:	ee17 3a90 	vmov	r3, s15
 810221c:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 810221e:	e005      	b.n	810222c <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 8102220:	2300      	movs	r3, #0
 8102222:	61bb      	str	r3, [r7, #24]
    break;
 8102224:	e002      	b.n	810222c <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 8102226:	4b07      	ldr	r3, [pc, #28]	; (8102244 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8102228:	61bb      	str	r3, [r7, #24]
    break;
 810222a:	bf00      	nop
  }

  return sysclockfreq;
 810222c:	69bb      	ldr	r3, [r7, #24]
}
 810222e:	4618      	mov	r0, r3
 8102230:	3724      	adds	r7, #36	; 0x24
 8102232:	46bd      	mov	sp, r7
 8102234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102238:	4770      	bx	lr
 810223a:	bf00      	nop
 810223c:	58024400 	.word	0x58024400
 8102240:	03d09000 	.word	0x03d09000
 8102244:	003d0900 	.word	0x003d0900
 8102248:	007a1200 	.word	0x007a1200
 810224c:	46000000 	.word	0x46000000
 8102250:	4c742400 	.word	0x4c742400
 8102254:	4a742400 	.word	0x4a742400
 8102258:	4af42400 	.word	0x4af42400

0810225c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 810225c:	b580      	push	{r7, lr}
 810225e:	b082      	sub	sp, #8
 8102260:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8102262:	f7ff fe81 	bl	8101f68 <HAL_RCC_GetSysClockFreq>
 8102266:	4602      	mov	r2, r0
 8102268:	4b11      	ldr	r3, [pc, #68]	; (81022b0 <HAL_RCC_GetHCLKFreq+0x54>)
 810226a:	699b      	ldr	r3, [r3, #24]
 810226c:	0a1b      	lsrs	r3, r3, #8
 810226e:	f003 030f 	and.w	r3, r3, #15
 8102272:	4910      	ldr	r1, [pc, #64]	; (81022b4 <HAL_RCC_GetHCLKFreq+0x58>)
 8102274:	5ccb      	ldrb	r3, [r1, r3]
 8102276:	f003 031f 	and.w	r3, r3, #31
 810227a:	fa22 f303 	lsr.w	r3, r2, r3
 810227e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8102280:	4b0b      	ldr	r3, [pc, #44]	; (81022b0 <HAL_RCC_GetHCLKFreq+0x54>)
 8102282:	699b      	ldr	r3, [r3, #24]
 8102284:	f003 030f 	and.w	r3, r3, #15
 8102288:	4a0a      	ldr	r2, [pc, #40]	; (81022b4 <HAL_RCC_GetHCLKFreq+0x58>)
 810228a:	5cd3      	ldrb	r3, [r2, r3]
 810228c:	f003 031f 	and.w	r3, r3, #31
 8102290:	687a      	ldr	r2, [r7, #4]
 8102292:	fa22 f303 	lsr.w	r3, r2, r3
 8102296:	4a08      	ldr	r2, [pc, #32]	; (81022b8 <HAL_RCC_GetHCLKFreq+0x5c>)
 8102298:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 810229a:	4b07      	ldr	r3, [pc, #28]	; (81022b8 <HAL_RCC_GetHCLKFreq+0x5c>)
 810229c:	681b      	ldr	r3, [r3, #0]
 810229e:	4a07      	ldr	r2, [pc, #28]	; (81022bc <HAL_RCC_GetHCLKFreq+0x60>)
 81022a0:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 81022a2:	4b05      	ldr	r3, [pc, #20]	; (81022b8 <HAL_RCC_GetHCLKFreq+0x5c>)
 81022a4:	681b      	ldr	r3, [r3, #0]
}
 81022a6:	4618      	mov	r0, r3
 81022a8:	3708      	adds	r7, #8
 81022aa:	46bd      	mov	sp, r7
 81022ac:	bd80      	pop	{r7, pc}
 81022ae:	bf00      	nop
 81022b0:	58024400 	.word	0x58024400
 81022b4:	08106440 	.word	0x08106440
 81022b8:	10000004 	.word	0x10000004
 81022bc:	10000000 	.word	0x10000000

081022c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 81022c0:	b580      	push	{r7, lr}
 81022c2:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 81022c4:	f7ff ffca 	bl	810225c <HAL_RCC_GetHCLKFreq>
 81022c8:	4602      	mov	r2, r0
 81022ca:	4b06      	ldr	r3, [pc, #24]	; (81022e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 81022cc:	69db      	ldr	r3, [r3, #28]
 81022ce:	091b      	lsrs	r3, r3, #4
 81022d0:	f003 0307 	and.w	r3, r3, #7
 81022d4:	4904      	ldr	r1, [pc, #16]	; (81022e8 <HAL_RCC_GetPCLK1Freq+0x28>)
 81022d6:	5ccb      	ldrb	r3, [r1, r3]
 81022d8:	f003 031f 	and.w	r3, r3, #31
 81022dc:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 81022e0:	4618      	mov	r0, r3
 81022e2:	bd80      	pop	{r7, pc}
 81022e4:	58024400 	.word	0x58024400
 81022e8:	08106440 	.word	0x08106440

081022ec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 81022ec:	b580      	push	{r7, lr}
 81022ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 81022f0:	f7ff ffb4 	bl	810225c <HAL_RCC_GetHCLKFreq>
 81022f4:	4602      	mov	r2, r0
 81022f6:	4b06      	ldr	r3, [pc, #24]	; (8102310 <HAL_RCC_GetPCLK2Freq+0x24>)
 81022f8:	69db      	ldr	r3, [r3, #28]
 81022fa:	0a1b      	lsrs	r3, r3, #8
 81022fc:	f003 0307 	and.w	r3, r3, #7
 8102300:	4904      	ldr	r1, [pc, #16]	; (8102314 <HAL_RCC_GetPCLK2Freq+0x28>)
 8102302:	5ccb      	ldrb	r3, [r1, r3]
 8102304:	f003 031f 	and.w	r3, r3, #31
 8102308:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 810230c:	4618      	mov	r0, r3
 810230e:	bd80      	pop	{r7, pc}
 8102310:	58024400 	.word	0x58024400
 8102314:	08106440 	.word	0x08106440

08102318 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8102318:	b580      	push	{r7, lr}
 810231a:	b086      	sub	sp, #24
 810231c:	af00      	add	r7, sp, #0
 810231e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8102320:	2300      	movs	r3, #0
 8102322:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8102324:	2300      	movs	r3, #0
 8102326:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8102328:	687b      	ldr	r3, [r7, #4]
 810232a:	681b      	ldr	r3, [r3, #0]
 810232c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8102330:	2b00      	cmp	r3, #0
 8102332:	d03f      	beq.n	81023b4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8102334:	687b      	ldr	r3, [r7, #4]
 8102336:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8102338:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 810233c:	d02a      	beq.n	8102394 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 810233e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8102342:	d824      	bhi.n	810238e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8102344:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8102348:	d018      	beq.n	810237c <HAL_RCCEx_PeriphCLKConfig+0x64>
 810234a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 810234e:	d81e      	bhi.n	810238e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8102350:	2b00      	cmp	r3, #0
 8102352:	d003      	beq.n	810235c <HAL_RCCEx_PeriphCLKConfig+0x44>
 8102354:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8102358:	d007      	beq.n	810236a <HAL_RCCEx_PeriphCLKConfig+0x52>
 810235a:	e018      	b.n	810238e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 810235c:	4ba3      	ldr	r3, [pc, #652]	; (81025ec <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 810235e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8102360:	4aa2      	ldr	r2, [pc, #648]	; (81025ec <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8102362:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8102366:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8102368:	e015      	b.n	8102396 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 810236a:	687b      	ldr	r3, [r7, #4]
 810236c:	3304      	adds	r3, #4
 810236e:	2102      	movs	r1, #2
 8102370:	4618      	mov	r0, r3
 8102372:	f001 f9d5 	bl	8103720 <RCCEx_PLL2_Config>
 8102376:	4603      	mov	r3, r0
 8102378:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 810237a:	e00c      	b.n	8102396 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 810237c:	687b      	ldr	r3, [r7, #4]
 810237e:	3324      	adds	r3, #36	; 0x24
 8102380:	2102      	movs	r1, #2
 8102382:	4618      	mov	r0, r3
 8102384:	f001 fa7e 	bl	8103884 <RCCEx_PLL3_Config>
 8102388:	4603      	mov	r3, r0
 810238a:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 810238c:	e003      	b.n	8102396 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 810238e:	2301      	movs	r3, #1
 8102390:	75fb      	strb	r3, [r7, #23]
      break;
 8102392:	e000      	b.n	8102396 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8102394:	bf00      	nop
    }

    if(ret == HAL_OK)
 8102396:	7dfb      	ldrb	r3, [r7, #23]
 8102398:	2b00      	cmp	r3, #0
 810239a:	d109      	bne.n	81023b0 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 810239c:	4b93      	ldr	r3, [pc, #588]	; (81025ec <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 810239e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 81023a0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 81023a4:	687b      	ldr	r3, [r7, #4]
 81023a6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 81023a8:	4990      	ldr	r1, [pc, #576]	; (81025ec <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 81023aa:	4313      	orrs	r3, r2
 81023ac:	650b      	str	r3, [r1, #80]	; 0x50
 81023ae:	e001      	b.n	81023b4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81023b0:	7dfb      	ldrb	r3, [r7, #23]
 81023b2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 81023b4:	687b      	ldr	r3, [r7, #4]
 81023b6:	681b      	ldr	r3, [r3, #0]
 81023b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 81023bc:	2b00      	cmp	r3, #0
 81023be:	d03d      	beq.n	810243c <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 81023c0:	687b      	ldr	r3, [r7, #4]
 81023c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81023c4:	2b04      	cmp	r3, #4
 81023c6:	d826      	bhi.n	8102416 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 81023c8:	a201      	add	r2, pc, #4	; (adr r2, 81023d0 <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 81023ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81023ce:	bf00      	nop
 81023d0:	081023e5 	.word	0x081023e5
 81023d4:	081023f3 	.word	0x081023f3
 81023d8:	08102405 	.word	0x08102405
 81023dc:	0810241d 	.word	0x0810241d
 81023e0:	0810241d 	.word	0x0810241d
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81023e4:	4b81      	ldr	r3, [pc, #516]	; (81025ec <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 81023e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81023e8:	4a80      	ldr	r2, [pc, #512]	; (81025ec <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 81023ea:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81023ee:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 81023f0:	e015      	b.n	810241e <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 81023f2:	687b      	ldr	r3, [r7, #4]
 81023f4:	3304      	adds	r3, #4
 81023f6:	2100      	movs	r1, #0
 81023f8:	4618      	mov	r0, r3
 81023fa:	f001 f991 	bl	8103720 <RCCEx_PLL2_Config>
 81023fe:	4603      	mov	r3, r0
 8102400:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8102402:	e00c      	b.n	810241e <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8102404:	687b      	ldr	r3, [r7, #4]
 8102406:	3324      	adds	r3, #36	; 0x24
 8102408:	2100      	movs	r1, #0
 810240a:	4618      	mov	r0, r3
 810240c:	f001 fa3a 	bl	8103884 <RCCEx_PLL3_Config>
 8102410:	4603      	mov	r3, r0
 8102412:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8102414:	e003      	b.n	810241e <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8102416:	2301      	movs	r3, #1
 8102418:	75fb      	strb	r3, [r7, #23]
      break;
 810241a:	e000      	b.n	810241e <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 810241c:	bf00      	nop
    }

    if(ret == HAL_OK)
 810241e:	7dfb      	ldrb	r3, [r7, #23]
 8102420:	2b00      	cmp	r3, #0
 8102422:	d109      	bne.n	8102438 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8102424:	4b71      	ldr	r3, [pc, #452]	; (81025ec <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8102426:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8102428:	f023 0207 	bic.w	r2, r3, #7
 810242c:	687b      	ldr	r3, [r7, #4]
 810242e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102430:	496e      	ldr	r1, [pc, #440]	; (81025ec <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8102432:	4313      	orrs	r3, r2
 8102434:	650b      	str	r3, [r1, #80]	; 0x50
 8102436:	e001      	b.n	810243c <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102438:	7dfb      	ldrb	r3, [r7, #23]
 810243a:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 810243c:	687b      	ldr	r3, [r7, #4]
 810243e:	681b      	ldr	r3, [r3, #0]
 8102440:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8102444:	2b00      	cmp	r3, #0
 8102446:	d042      	beq.n	81024ce <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 8102448:	687b      	ldr	r3, [r7, #4]
 810244a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 810244c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8102450:	d02b      	beq.n	81024aa <HAL_RCCEx_PeriphCLKConfig+0x192>
 8102452:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8102456:	d825      	bhi.n	81024a4 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8102458:	2bc0      	cmp	r3, #192	; 0xc0
 810245a:	d028      	beq.n	81024ae <HAL_RCCEx_PeriphCLKConfig+0x196>
 810245c:	2bc0      	cmp	r3, #192	; 0xc0
 810245e:	d821      	bhi.n	81024a4 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8102460:	2b80      	cmp	r3, #128	; 0x80
 8102462:	d016      	beq.n	8102492 <HAL_RCCEx_PeriphCLKConfig+0x17a>
 8102464:	2b80      	cmp	r3, #128	; 0x80
 8102466:	d81d      	bhi.n	81024a4 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8102468:	2b00      	cmp	r3, #0
 810246a:	d002      	beq.n	8102472 <HAL_RCCEx_PeriphCLKConfig+0x15a>
 810246c:	2b40      	cmp	r3, #64	; 0x40
 810246e:	d007      	beq.n	8102480 <HAL_RCCEx_PeriphCLKConfig+0x168>
 8102470:	e018      	b.n	81024a4 <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8102472:	4b5e      	ldr	r3, [pc, #376]	; (81025ec <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8102474:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8102476:	4a5d      	ldr	r2, [pc, #372]	; (81025ec <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8102478:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 810247c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 810247e:	e017      	b.n	81024b0 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8102480:	687b      	ldr	r3, [r7, #4]
 8102482:	3304      	adds	r3, #4
 8102484:	2100      	movs	r1, #0
 8102486:	4618      	mov	r0, r3
 8102488:	f001 f94a 	bl	8103720 <RCCEx_PLL2_Config>
 810248c:	4603      	mov	r3, r0
 810248e:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8102490:	e00e      	b.n	81024b0 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8102492:	687b      	ldr	r3, [r7, #4]
 8102494:	3324      	adds	r3, #36	; 0x24
 8102496:	2100      	movs	r1, #0
 8102498:	4618      	mov	r0, r3
 810249a:	f001 f9f3 	bl	8103884 <RCCEx_PLL3_Config>
 810249e:	4603      	mov	r3, r0
 81024a0:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 81024a2:	e005      	b.n	81024b0 <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 81024a4:	2301      	movs	r3, #1
 81024a6:	75fb      	strb	r3, [r7, #23]
      break;
 81024a8:	e002      	b.n	81024b0 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 81024aa:	bf00      	nop
 81024ac:	e000      	b.n	81024b0 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 81024ae:	bf00      	nop
    }

    if(ret == HAL_OK)
 81024b0:	7dfb      	ldrb	r3, [r7, #23]
 81024b2:	2b00      	cmp	r3, #0
 81024b4:	d109      	bne.n	81024ca <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 81024b6:	4b4d      	ldr	r3, [pc, #308]	; (81025ec <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 81024b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 81024ba:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 81024be:	687b      	ldr	r3, [r7, #4]
 81024c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81024c2:	494a      	ldr	r1, [pc, #296]	; (81025ec <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 81024c4:	4313      	orrs	r3, r2
 81024c6:	650b      	str	r3, [r1, #80]	; 0x50
 81024c8:	e001      	b.n	81024ce <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81024ca:	7dfb      	ldrb	r3, [r7, #23]
 81024cc:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 81024ce:	687b      	ldr	r3, [r7, #4]
 81024d0:	681b      	ldr	r3, [r3, #0]
 81024d2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 81024d6:	2b00      	cmp	r3, #0
 81024d8:	d049      	beq.n	810256e <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 81024da:	687b      	ldr	r3, [r7, #4]
 81024dc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 81024e0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 81024e4:	d030      	beq.n	8102548 <HAL_RCCEx_PeriphCLKConfig+0x230>
 81024e6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 81024ea:	d82a      	bhi.n	8102542 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 81024ec:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 81024f0:	d02c      	beq.n	810254c <HAL_RCCEx_PeriphCLKConfig+0x234>
 81024f2:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 81024f6:	d824      	bhi.n	8102542 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 81024f8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 81024fc:	d018      	beq.n	8102530 <HAL_RCCEx_PeriphCLKConfig+0x218>
 81024fe:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8102502:	d81e      	bhi.n	8102542 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8102504:	2b00      	cmp	r3, #0
 8102506:	d003      	beq.n	8102510 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8102508:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 810250c:	d007      	beq.n	810251e <HAL_RCCEx_PeriphCLKConfig+0x206>
 810250e:	e018      	b.n	8102542 <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8102510:	4b36      	ldr	r3, [pc, #216]	; (81025ec <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8102512:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8102514:	4a35      	ldr	r2, [pc, #212]	; (81025ec <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8102516:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 810251a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 810251c:	e017      	b.n	810254e <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 810251e:	687b      	ldr	r3, [r7, #4]
 8102520:	3304      	adds	r3, #4
 8102522:	2100      	movs	r1, #0
 8102524:	4618      	mov	r0, r3
 8102526:	f001 f8fb 	bl	8103720 <RCCEx_PLL2_Config>
 810252a:	4603      	mov	r3, r0
 810252c:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 810252e:	e00e      	b.n	810254e <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8102530:	687b      	ldr	r3, [r7, #4]
 8102532:	3324      	adds	r3, #36	; 0x24
 8102534:	2100      	movs	r1, #0
 8102536:	4618      	mov	r0, r3
 8102538:	f001 f9a4 	bl	8103884 <RCCEx_PLL3_Config>
 810253c:	4603      	mov	r3, r0
 810253e:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8102540:	e005      	b.n	810254e <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8102542:	2301      	movs	r3, #1
 8102544:	75fb      	strb	r3, [r7, #23]
      break;
 8102546:	e002      	b.n	810254e <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8102548:	bf00      	nop
 810254a:	e000      	b.n	810254e <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 810254c:	bf00      	nop
    }

    if(ret == HAL_OK)
 810254e:	7dfb      	ldrb	r3, [r7, #23]
 8102550:	2b00      	cmp	r3, #0
 8102552:	d10a      	bne.n	810256a <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8102554:	4b25      	ldr	r3, [pc, #148]	; (81025ec <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8102556:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8102558:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 810255c:	687b      	ldr	r3, [r7, #4]
 810255e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8102562:	4922      	ldr	r1, [pc, #136]	; (81025ec <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8102564:	4313      	orrs	r3, r2
 8102566:	658b      	str	r3, [r1, #88]	; 0x58
 8102568:	e001      	b.n	810256e <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810256a:	7dfb      	ldrb	r3, [r7, #23]
 810256c:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 810256e:	687b      	ldr	r3, [r7, #4]
 8102570:	681b      	ldr	r3, [r3, #0]
 8102572:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8102576:	2b00      	cmp	r3, #0
 8102578:	d04b      	beq.n	8102612 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 810257a:	687b      	ldr	r3, [r7, #4]
 810257c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8102580:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8102584:	d030      	beq.n	81025e8 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 8102586:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 810258a:	d82a      	bhi.n	81025e2 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 810258c:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8102590:	d02e      	beq.n	81025f0 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
 8102592:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8102596:	d824      	bhi.n	81025e2 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8102598:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 810259c:	d018      	beq.n	81025d0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 810259e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 81025a2:	d81e      	bhi.n	81025e2 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 81025a4:	2b00      	cmp	r3, #0
 81025a6:	d003      	beq.n	81025b0 <HAL_RCCEx_PeriphCLKConfig+0x298>
 81025a8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 81025ac:	d007      	beq.n	81025be <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 81025ae:	e018      	b.n	81025e2 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81025b0:	4b0e      	ldr	r3, [pc, #56]	; (81025ec <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 81025b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81025b4:	4a0d      	ldr	r2, [pc, #52]	; (81025ec <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 81025b6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81025ba:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 81025bc:	e019      	b.n	81025f2 <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 81025be:	687b      	ldr	r3, [r7, #4]
 81025c0:	3304      	adds	r3, #4
 81025c2:	2100      	movs	r1, #0
 81025c4:	4618      	mov	r0, r3
 81025c6:	f001 f8ab 	bl	8103720 <RCCEx_PLL2_Config>
 81025ca:	4603      	mov	r3, r0
 81025cc:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 81025ce:	e010      	b.n	81025f2 <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 81025d0:	687b      	ldr	r3, [r7, #4]
 81025d2:	3324      	adds	r3, #36	; 0x24
 81025d4:	2100      	movs	r1, #0
 81025d6:	4618      	mov	r0, r3
 81025d8:	f001 f954 	bl	8103884 <RCCEx_PLL3_Config>
 81025dc:	4603      	mov	r3, r0
 81025de:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 81025e0:	e007      	b.n	81025f2 <HAL_RCCEx_PeriphCLKConfig+0x2da>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 81025e2:	2301      	movs	r3, #1
 81025e4:	75fb      	strb	r3, [r7, #23]
      break;
 81025e6:	e004      	b.n	81025f2 <HAL_RCCEx_PeriphCLKConfig+0x2da>
      break;
 81025e8:	bf00      	nop
 81025ea:	e002      	b.n	81025f2 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 81025ec:	58024400 	.word	0x58024400
      break;
 81025f0:	bf00      	nop
    }

    if(ret == HAL_OK)
 81025f2:	7dfb      	ldrb	r3, [r7, #23]
 81025f4:	2b00      	cmp	r3, #0
 81025f6:	d10a      	bne.n	810260e <HAL_RCCEx_PeriphCLKConfig+0x2f6>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 81025f8:	4b99      	ldr	r3, [pc, #612]	; (8102860 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 81025fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81025fc:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8102600:	687b      	ldr	r3, [r7, #4]
 8102602:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8102606:	4996      	ldr	r1, [pc, #600]	; (8102860 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8102608:	4313      	orrs	r3, r2
 810260a:	658b      	str	r3, [r1, #88]	; 0x58
 810260c:	e001      	b.n	8102612 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810260e:	7dfb      	ldrb	r3, [r7, #23]
 8102610:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8102612:	687b      	ldr	r3, [r7, #4]
 8102614:	681b      	ldr	r3, [r3, #0]
 8102616:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 810261a:	2b00      	cmp	r3, #0
 810261c:	d032      	beq.n	8102684 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    switch(PeriphClkInit->QspiClockSelection)
 810261e:	687b      	ldr	r3, [r7, #4]
 8102620:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8102622:	2b30      	cmp	r3, #48	; 0x30
 8102624:	d01c      	beq.n	8102660 <HAL_RCCEx_PeriphCLKConfig+0x348>
 8102626:	2b30      	cmp	r3, #48	; 0x30
 8102628:	d817      	bhi.n	810265a <HAL_RCCEx_PeriphCLKConfig+0x342>
 810262a:	2b20      	cmp	r3, #32
 810262c:	d00c      	beq.n	8102648 <HAL_RCCEx_PeriphCLKConfig+0x330>
 810262e:	2b20      	cmp	r3, #32
 8102630:	d813      	bhi.n	810265a <HAL_RCCEx_PeriphCLKConfig+0x342>
 8102632:	2b00      	cmp	r3, #0
 8102634:	d016      	beq.n	8102664 <HAL_RCCEx_PeriphCLKConfig+0x34c>
 8102636:	2b10      	cmp	r3, #16
 8102638:	d10f      	bne.n	810265a <HAL_RCCEx_PeriphCLKConfig+0x342>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 810263a:	4b89      	ldr	r3, [pc, #548]	; (8102860 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 810263c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810263e:	4a88      	ldr	r2, [pc, #544]	; (8102860 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8102640:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8102644:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8102646:	e00e      	b.n	8102666 <HAL_RCCEx_PeriphCLKConfig+0x34e>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8102648:	687b      	ldr	r3, [r7, #4]
 810264a:	3304      	adds	r3, #4
 810264c:	2102      	movs	r1, #2
 810264e:	4618      	mov	r0, r3
 8102650:	f001 f866 	bl	8103720 <RCCEx_PLL2_Config>
 8102654:	4603      	mov	r3, r0
 8102656:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8102658:	e005      	b.n	8102666 <HAL_RCCEx_PeriphCLKConfig+0x34e>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 810265a:	2301      	movs	r3, #1
 810265c:	75fb      	strb	r3, [r7, #23]
      break;
 810265e:	e002      	b.n	8102666 <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 8102660:	bf00      	nop
 8102662:	e000      	b.n	8102666 <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 8102664:	bf00      	nop
    }

    if(ret == HAL_OK)
 8102666:	7dfb      	ldrb	r3, [r7, #23]
 8102668:	2b00      	cmp	r3, #0
 810266a:	d109      	bne.n	8102680 <HAL_RCCEx_PeriphCLKConfig+0x368>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 810266c:	4b7c      	ldr	r3, [pc, #496]	; (8102860 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 810266e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8102670:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8102674:	687b      	ldr	r3, [r7, #4]
 8102676:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8102678:	4979      	ldr	r1, [pc, #484]	; (8102860 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 810267a:	4313      	orrs	r3, r2
 810267c:	64cb      	str	r3, [r1, #76]	; 0x4c
 810267e:	e001      	b.n	8102684 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102680:	7dfb      	ldrb	r3, [r7, #23]
 8102682:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8102684:	687b      	ldr	r3, [r7, #4]
 8102686:	681b      	ldr	r3, [r3, #0]
 8102688:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 810268c:	2b00      	cmp	r3, #0
 810268e:	d047      	beq.n	8102720 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 8102690:	687b      	ldr	r3, [r7, #4]
 8102692:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8102694:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8102698:	d030      	beq.n	81026fc <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 810269a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 810269e:	d82a      	bhi.n	81026f6 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 81026a0:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 81026a4:	d02c      	beq.n	8102700 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 81026a6:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 81026aa:	d824      	bhi.n	81026f6 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 81026ac:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 81026b0:	d018      	beq.n	81026e4 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 81026b2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 81026b6:	d81e      	bhi.n	81026f6 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 81026b8:	2b00      	cmp	r3, #0
 81026ba:	d003      	beq.n	81026c4 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
 81026bc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 81026c0:	d007      	beq.n	81026d2 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
 81026c2:	e018      	b.n	81026f6 <HAL_RCCEx_PeriphCLKConfig+0x3de>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81026c4:	4b66      	ldr	r3, [pc, #408]	; (8102860 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 81026c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81026c8:	4a65      	ldr	r2, [pc, #404]	; (8102860 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 81026ca:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81026ce:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 81026d0:	e017      	b.n	8102702 <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 81026d2:	687b      	ldr	r3, [r7, #4]
 81026d4:	3304      	adds	r3, #4
 81026d6:	2100      	movs	r1, #0
 81026d8:	4618      	mov	r0, r3
 81026da:	f001 f821 	bl	8103720 <RCCEx_PLL2_Config>
 81026de:	4603      	mov	r3, r0
 81026e0:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 81026e2:	e00e      	b.n	8102702 <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 81026e4:	687b      	ldr	r3, [r7, #4]
 81026e6:	3324      	adds	r3, #36	; 0x24
 81026e8:	2100      	movs	r1, #0
 81026ea:	4618      	mov	r0, r3
 81026ec:	f001 f8ca 	bl	8103884 <RCCEx_PLL3_Config>
 81026f0:	4603      	mov	r3, r0
 81026f2:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 81026f4:	e005      	b.n	8102702 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 81026f6:	2301      	movs	r3, #1
 81026f8:	75fb      	strb	r3, [r7, #23]
      break;
 81026fa:	e002      	b.n	8102702 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 81026fc:	bf00      	nop
 81026fe:	e000      	b.n	8102702 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 8102700:	bf00      	nop
    }

    if(ret == HAL_OK)
 8102702:	7dfb      	ldrb	r3, [r7, #23]
 8102704:	2b00      	cmp	r3, #0
 8102706:	d109      	bne.n	810271c <HAL_RCCEx_PeriphCLKConfig+0x404>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8102708:	4b55      	ldr	r3, [pc, #340]	; (8102860 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 810270a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 810270c:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8102710:	687b      	ldr	r3, [r7, #4]
 8102712:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8102714:	4952      	ldr	r1, [pc, #328]	; (8102860 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8102716:	4313      	orrs	r3, r2
 8102718:	650b      	str	r3, [r1, #80]	; 0x50
 810271a:	e001      	b.n	8102720 <HAL_RCCEx_PeriphCLKConfig+0x408>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810271c:	7dfb      	ldrb	r3, [r7, #23]
 810271e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8102720:	687b      	ldr	r3, [r7, #4]
 8102722:	681b      	ldr	r3, [r3, #0]
 8102724:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8102728:	2b00      	cmp	r3, #0
 810272a:	d049      	beq.n	81027c0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 810272c:	687b      	ldr	r3, [r7, #4]
 810272e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8102730:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8102734:	d02e      	beq.n	8102794 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8102736:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 810273a:	d828      	bhi.n	810278e <HAL_RCCEx_PeriphCLKConfig+0x476>
 810273c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8102740:	d02a      	beq.n	8102798 <HAL_RCCEx_PeriphCLKConfig+0x480>
 8102742:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8102746:	d822      	bhi.n	810278e <HAL_RCCEx_PeriphCLKConfig+0x476>
 8102748:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 810274c:	d026      	beq.n	810279c <HAL_RCCEx_PeriphCLKConfig+0x484>
 810274e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8102752:	d81c      	bhi.n	810278e <HAL_RCCEx_PeriphCLKConfig+0x476>
 8102754:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8102758:	d010      	beq.n	810277c <HAL_RCCEx_PeriphCLKConfig+0x464>
 810275a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 810275e:	d816      	bhi.n	810278e <HAL_RCCEx_PeriphCLKConfig+0x476>
 8102760:	2b00      	cmp	r3, #0
 8102762:	d01d      	beq.n	81027a0 <HAL_RCCEx_PeriphCLKConfig+0x488>
 8102764:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8102768:	d111      	bne.n	810278e <HAL_RCCEx_PeriphCLKConfig+0x476>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 810276a:	687b      	ldr	r3, [r7, #4]
 810276c:	3304      	adds	r3, #4
 810276e:	2101      	movs	r1, #1
 8102770:	4618      	mov	r0, r3
 8102772:	f000 ffd5 	bl	8103720 <RCCEx_PLL2_Config>
 8102776:	4603      	mov	r3, r0
 8102778:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 810277a:	e012      	b.n	81027a2 <HAL_RCCEx_PeriphCLKConfig+0x48a>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 810277c:	687b      	ldr	r3, [r7, #4]
 810277e:	3324      	adds	r3, #36	; 0x24
 8102780:	2101      	movs	r1, #1
 8102782:	4618      	mov	r0, r3
 8102784:	f001 f87e 	bl	8103884 <RCCEx_PLL3_Config>
 8102788:	4603      	mov	r3, r0
 810278a:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 810278c:	e009      	b.n	81027a2 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 810278e:	2301      	movs	r3, #1
 8102790:	75fb      	strb	r3, [r7, #23]
      break;
 8102792:	e006      	b.n	81027a2 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8102794:	bf00      	nop
 8102796:	e004      	b.n	81027a2 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8102798:	bf00      	nop
 810279a:	e002      	b.n	81027a2 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 810279c:	bf00      	nop
 810279e:	e000      	b.n	81027a2 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 81027a0:	bf00      	nop
    }

    if(ret == HAL_OK)
 81027a2:	7dfb      	ldrb	r3, [r7, #23]
 81027a4:	2b00      	cmp	r3, #0
 81027a6:	d109      	bne.n	81027bc <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 81027a8:	4b2d      	ldr	r3, [pc, #180]	; (8102860 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 81027aa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 81027ac:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 81027b0:	687b      	ldr	r3, [r7, #4]
 81027b2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 81027b4:	492a      	ldr	r1, [pc, #168]	; (8102860 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 81027b6:	4313      	orrs	r3, r2
 81027b8:	650b      	str	r3, [r1, #80]	; 0x50
 81027ba:	e001      	b.n	81027c0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81027bc:	7dfb      	ldrb	r3, [r7, #23]
 81027be:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 81027c0:	687b      	ldr	r3, [r7, #4]
 81027c2:	681b      	ldr	r3, [r3, #0]
 81027c4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 81027c8:	2b00      	cmp	r3, #0
 81027ca:	d04d      	beq.n	8102868 <HAL_RCCEx_PeriphCLKConfig+0x550>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 81027cc:	687b      	ldr	r3, [r7, #4]
 81027ce:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 81027d2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 81027d6:	d02e      	beq.n	8102836 <HAL_RCCEx_PeriphCLKConfig+0x51e>
 81027d8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 81027dc:	d828      	bhi.n	8102830 <HAL_RCCEx_PeriphCLKConfig+0x518>
 81027de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 81027e2:	d02a      	beq.n	810283a <HAL_RCCEx_PeriphCLKConfig+0x522>
 81027e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 81027e8:	d822      	bhi.n	8102830 <HAL_RCCEx_PeriphCLKConfig+0x518>
 81027ea:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 81027ee:	d026      	beq.n	810283e <HAL_RCCEx_PeriphCLKConfig+0x526>
 81027f0:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 81027f4:	d81c      	bhi.n	8102830 <HAL_RCCEx_PeriphCLKConfig+0x518>
 81027f6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81027fa:	d010      	beq.n	810281e <HAL_RCCEx_PeriphCLKConfig+0x506>
 81027fc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8102800:	d816      	bhi.n	8102830 <HAL_RCCEx_PeriphCLKConfig+0x518>
 8102802:	2b00      	cmp	r3, #0
 8102804:	d01d      	beq.n	8102842 <HAL_RCCEx_PeriphCLKConfig+0x52a>
 8102806:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 810280a:	d111      	bne.n	8102830 <HAL_RCCEx_PeriphCLKConfig+0x518>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 810280c:	687b      	ldr	r3, [r7, #4]
 810280e:	3304      	adds	r3, #4
 8102810:	2101      	movs	r1, #1
 8102812:	4618      	mov	r0, r3
 8102814:	f000 ff84 	bl	8103720 <RCCEx_PLL2_Config>
 8102818:	4603      	mov	r3, r0
 810281a:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 810281c:	e012      	b.n	8102844 <HAL_RCCEx_PeriphCLKConfig+0x52c>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 810281e:	687b      	ldr	r3, [r7, #4]
 8102820:	3324      	adds	r3, #36	; 0x24
 8102822:	2101      	movs	r1, #1
 8102824:	4618      	mov	r0, r3
 8102826:	f001 f82d 	bl	8103884 <RCCEx_PLL3_Config>
 810282a:	4603      	mov	r3, r0
 810282c:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 810282e:	e009      	b.n	8102844 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 8102830:	2301      	movs	r3, #1
 8102832:	75fb      	strb	r3, [r7, #23]
      break;
 8102834:	e006      	b.n	8102844 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8102836:	bf00      	nop
 8102838:	e004      	b.n	8102844 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 810283a:	bf00      	nop
 810283c:	e002      	b.n	8102844 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 810283e:	bf00      	nop
 8102840:	e000      	b.n	8102844 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8102842:	bf00      	nop
    }

    if(ret == HAL_OK)
 8102844:	7dfb      	ldrb	r3, [r7, #23]
 8102846:	2b00      	cmp	r3, #0
 8102848:	d10c      	bne.n	8102864 <HAL_RCCEx_PeriphCLKConfig+0x54c>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 810284a:	4b05      	ldr	r3, [pc, #20]	; (8102860 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 810284c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 810284e:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8102852:	687b      	ldr	r3, [r7, #4]
 8102854:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8102858:	4901      	ldr	r1, [pc, #4]	; (8102860 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 810285a:	4313      	orrs	r3, r2
 810285c:	658b      	str	r3, [r1, #88]	; 0x58
 810285e:	e003      	b.n	8102868 <HAL_RCCEx_PeriphCLKConfig+0x550>
 8102860:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102864:	7dfb      	ldrb	r3, [r7, #23]
 8102866:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8102868:	687b      	ldr	r3, [r7, #4]
 810286a:	681b      	ldr	r3, [r3, #0]
 810286c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8102870:	2b00      	cmp	r3, #0
 8102872:	d02f      	beq.n	81028d4 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 8102874:	687b      	ldr	r3, [r7, #4]
 8102876:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8102878:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 810287c:	d00e      	beq.n	810289c <HAL_RCCEx_PeriphCLKConfig+0x584>
 810287e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8102882:	d814      	bhi.n	81028ae <HAL_RCCEx_PeriphCLKConfig+0x596>
 8102884:	2b00      	cmp	r3, #0
 8102886:	d015      	beq.n	81028b4 <HAL_RCCEx_PeriphCLKConfig+0x59c>
 8102888:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 810288c:	d10f      	bne.n	81028ae <HAL_RCCEx_PeriphCLKConfig+0x596>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 810288e:	4bb0      	ldr	r3, [pc, #704]	; (8102b50 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8102890:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8102892:	4aaf      	ldr	r2, [pc, #700]	; (8102b50 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8102894:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8102898:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 810289a:	e00c      	b.n	81028b6 <HAL_RCCEx_PeriphCLKConfig+0x59e>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 810289c:	687b      	ldr	r3, [r7, #4]
 810289e:	3304      	adds	r3, #4
 81028a0:	2101      	movs	r1, #1
 81028a2:	4618      	mov	r0, r3
 81028a4:	f000 ff3c 	bl	8103720 <RCCEx_PLL2_Config>
 81028a8:	4603      	mov	r3, r0
 81028aa:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 81028ac:	e003      	b.n	81028b6 <HAL_RCCEx_PeriphCLKConfig+0x59e>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 81028ae:	2301      	movs	r3, #1
 81028b0:	75fb      	strb	r3, [r7, #23]
      break;
 81028b2:	e000      	b.n	81028b6 <HAL_RCCEx_PeriphCLKConfig+0x59e>
      break;
 81028b4:	bf00      	nop
    }

    if(ret == HAL_OK)
 81028b6:	7dfb      	ldrb	r3, [r7, #23]
 81028b8:	2b00      	cmp	r3, #0
 81028ba:	d109      	bne.n	81028d0 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 81028bc:	4ba4      	ldr	r3, [pc, #656]	; (8102b50 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 81028be:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 81028c0:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 81028c4:	687b      	ldr	r3, [r7, #4]
 81028c6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 81028c8:	49a1      	ldr	r1, [pc, #644]	; (8102b50 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 81028ca:	4313      	orrs	r3, r2
 81028cc:	650b      	str	r3, [r1, #80]	; 0x50
 81028ce:	e001      	b.n	81028d4 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81028d0:	7dfb      	ldrb	r3, [r7, #23]
 81028d2:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 81028d4:	687b      	ldr	r3, [r7, #4]
 81028d6:	681b      	ldr	r3, [r3, #0]
 81028d8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 81028dc:	2b00      	cmp	r3, #0
 81028de:	d032      	beq.n	8102946 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 81028e0:	687b      	ldr	r3, [r7, #4]
 81028e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 81028e4:	2b03      	cmp	r3, #3
 81028e6:	d81b      	bhi.n	8102920 <HAL_RCCEx_PeriphCLKConfig+0x608>
 81028e8:	a201      	add	r2, pc, #4	; (adr r2, 81028f0 <HAL_RCCEx_PeriphCLKConfig+0x5d8>)
 81028ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81028ee:	bf00      	nop
 81028f0:	08102927 	.word	0x08102927
 81028f4:	08102901 	.word	0x08102901
 81028f8:	0810290f 	.word	0x0810290f
 81028fc:	08102927 	.word	0x08102927
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8102900:	4b93      	ldr	r3, [pc, #588]	; (8102b50 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8102902:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8102904:	4a92      	ldr	r2, [pc, #584]	; (8102b50 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8102906:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 810290a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 810290c:	e00c      	b.n	8102928 <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 810290e:	687b      	ldr	r3, [r7, #4]
 8102910:	3304      	adds	r3, #4
 8102912:	2102      	movs	r1, #2
 8102914:	4618      	mov	r0, r3
 8102916:	f000 ff03 	bl	8103720 <RCCEx_PLL2_Config>
 810291a:	4603      	mov	r3, r0
 810291c:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 810291e:	e003      	b.n	8102928 <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8102920:	2301      	movs	r3, #1
 8102922:	75fb      	strb	r3, [r7, #23]
      break;
 8102924:	e000      	b.n	8102928 <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 8102926:	bf00      	nop
    }

    if(ret == HAL_OK)
 8102928:	7dfb      	ldrb	r3, [r7, #23]
 810292a:	2b00      	cmp	r3, #0
 810292c:	d109      	bne.n	8102942 <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 810292e:	4b88      	ldr	r3, [pc, #544]	; (8102b50 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8102930:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8102932:	f023 0203 	bic.w	r2, r3, #3
 8102936:	687b      	ldr	r3, [r7, #4]
 8102938:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 810293a:	4985      	ldr	r1, [pc, #532]	; (8102b50 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 810293c:	4313      	orrs	r3, r2
 810293e:	64cb      	str	r3, [r1, #76]	; 0x4c
 8102940:	e001      	b.n	8102946 <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102942:	7dfb      	ldrb	r3, [r7, #23]
 8102944:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8102946:	687b      	ldr	r3, [r7, #4]
 8102948:	681b      	ldr	r3, [r3, #0]
 810294a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 810294e:	2b00      	cmp	r3, #0
 8102950:	f000 8088 	beq.w	8102a64 <HAL_RCCEx_PeriphCLKConfig+0x74c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8102954:	4b7f      	ldr	r3, [pc, #508]	; (8102b54 <HAL_RCCEx_PeriphCLKConfig+0x83c>)
 8102956:	681b      	ldr	r3, [r3, #0]
 8102958:	4a7e      	ldr	r2, [pc, #504]	; (8102b54 <HAL_RCCEx_PeriphCLKConfig+0x83c>)
 810295a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 810295e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8102960:	f7fe fb06 	bl	8100f70 <HAL_GetTick>
 8102964:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8102966:	e009      	b.n	810297c <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8102968:	f7fe fb02 	bl	8100f70 <HAL_GetTick>
 810296c:	4602      	mov	r2, r0
 810296e:	693b      	ldr	r3, [r7, #16]
 8102970:	1ad3      	subs	r3, r2, r3
 8102972:	2b64      	cmp	r3, #100	; 0x64
 8102974:	d902      	bls.n	810297c <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 8102976:	2303      	movs	r3, #3
 8102978:	75fb      	strb	r3, [r7, #23]
        break;
 810297a:	e005      	b.n	8102988 <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 810297c:	4b75      	ldr	r3, [pc, #468]	; (8102b54 <HAL_RCCEx_PeriphCLKConfig+0x83c>)
 810297e:	681b      	ldr	r3, [r3, #0]
 8102980:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8102984:	2b00      	cmp	r3, #0
 8102986:	d0ef      	beq.n	8102968 <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 8102988:	7dfb      	ldrb	r3, [r7, #23]
 810298a:	2b00      	cmp	r3, #0
 810298c:	d168      	bne.n	8102a60 <HAL_RCCEx_PeriphCLKConfig+0x748>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 810298e:	4b70      	ldr	r3, [pc, #448]	; (8102b50 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8102990:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8102992:	687b      	ldr	r3, [r7, #4]
 8102994:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8102998:	4053      	eors	r3, r2
 810299a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 810299e:	2b00      	cmp	r3, #0
 81029a0:	d013      	beq.n	81029ca <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 81029a2:	4b6b      	ldr	r3, [pc, #428]	; (8102b50 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 81029a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 81029a6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 81029aa:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 81029ac:	4b68      	ldr	r3, [pc, #416]	; (8102b50 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 81029ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 81029b0:	4a67      	ldr	r2, [pc, #412]	; (8102b50 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 81029b2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 81029b6:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 81029b8:	4b65      	ldr	r3, [pc, #404]	; (8102b50 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 81029ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 81029bc:	4a64      	ldr	r2, [pc, #400]	; (8102b50 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 81029be:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 81029c2:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 81029c4:	4a62      	ldr	r2, [pc, #392]	; (8102b50 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 81029c6:	68fb      	ldr	r3, [r7, #12]
 81029c8:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 81029ca:	687b      	ldr	r3, [r7, #4]
 81029cc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 81029d0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 81029d4:	d115      	bne.n	8102a02 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 81029d6:	f7fe facb 	bl	8100f70 <HAL_GetTick>
 81029da:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 81029dc:	e00b      	b.n	81029f6 <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 81029de:	f7fe fac7 	bl	8100f70 <HAL_GetTick>
 81029e2:	4602      	mov	r2, r0
 81029e4:	693b      	ldr	r3, [r7, #16]
 81029e6:	1ad3      	subs	r3, r2, r3
 81029e8:	f241 3288 	movw	r2, #5000	; 0x1388
 81029ec:	4293      	cmp	r3, r2
 81029ee:	d902      	bls.n	81029f6 <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 81029f0:	2303      	movs	r3, #3
 81029f2:	75fb      	strb	r3, [r7, #23]
            break;
 81029f4:	e005      	b.n	8102a02 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 81029f6:	4b56      	ldr	r3, [pc, #344]	; (8102b50 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 81029f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 81029fa:	f003 0302 	and.w	r3, r3, #2
 81029fe:	2b00      	cmp	r3, #0
 8102a00:	d0ed      	beq.n	81029de <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 8102a02:	7dfb      	ldrb	r3, [r7, #23]
 8102a04:	2b00      	cmp	r3, #0
 8102a06:	d128      	bne.n	8102a5a <HAL_RCCEx_PeriphCLKConfig+0x742>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8102a08:	687b      	ldr	r3, [r7, #4]
 8102a0a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8102a0e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8102a12:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8102a16:	d10f      	bne.n	8102a38 <HAL_RCCEx_PeriphCLKConfig+0x720>
 8102a18:	4b4d      	ldr	r3, [pc, #308]	; (8102b50 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8102a1a:	691b      	ldr	r3, [r3, #16]
 8102a1c:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8102a20:	687b      	ldr	r3, [r7, #4]
 8102a22:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8102a26:	091b      	lsrs	r3, r3, #4
 8102a28:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8102a2c:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8102a30:	4947      	ldr	r1, [pc, #284]	; (8102b50 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8102a32:	4313      	orrs	r3, r2
 8102a34:	610b      	str	r3, [r1, #16]
 8102a36:	e005      	b.n	8102a44 <HAL_RCCEx_PeriphCLKConfig+0x72c>
 8102a38:	4b45      	ldr	r3, [pc, #276]	; (8102b50 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8102a3a:	691b      	ldr	r3, [r3, #16]
 8102a3c:	4a44      	ldr	r2, [pc, #272]	; (8102b50 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8102a3e:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8102a42:	6113      	str	r3, [r2, #16]
 8102a44:	4b42      	ldr	r3, [pc, #264]	; (8102b50 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8102a46:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8102a48:	687b      	ldr	r3, [r7, #4]
 8102a4a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8102a4e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8102a52:	493f      	ldr	r1, [pc, #252]	; (8102b50 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8102a54:	4313      	orrs	r3, r2
 8102a56:	670b      	str	r3, [r1, #112]	; 0x70
 8102a58:	e004      	b.n	8102a64 <HAL_RCCEx_PeriphCLKConfig+0x74c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8102a5a:	7dfb      	ldrb	r3, [r7, #23]
 8102a5c:	75bb      	strb	r3, [r7, #22]
 8102a5e:	e001      	b.n	8102a64 <HAL_RCCEx_PeriphCLKConfig+0x74c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102a60:	7dfb      	ldrb	r3, [r7, #23]
 8102a62:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8102a64:	687b      	ldr	r3, [r7, #4]
 8102a66:	681b      	ldr	r3, [r3, #0]
 8102a68:	f003 0301 	and.w	r3, r3, #1
 8102a6c:	2b00      	cmp	r3, #0
 8102a6e:	f000 8083 	beq.w	8102b78 <HAL_RCCEx_PeriphCLKConfig+0x860>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 8102a72:	687b      	ldr	r3, [r7, #4]
 8102a74:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8102a76:	2b28      	cmp	r3, #40	; 0x28
 8102a78:	d866      	bhi.n	8102b48 <HAL_RCCEx_PeriphCLKConfig+0x830>
 8102a7a:	a201      	add	r2, pc, #4	; (adr r2, 8102a80 <HAL_RCCEx_PeriphCLKConfig+0x768>)
 8102a7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8102a80:	08102b59 	.word	0x08102b59
 8102a84:	08102b49 	.word	0x08102b49
 8102a88:	08102b49 	.word	0x08102b49
 8102a8c:	08102b49 	.word	0x08102b49
 8102a90:	08102b49 	.word	0x08102b49
 8102a94:	08102b49 	.word	0x08102b49
 8102a98:	08102b49 	.word	0x08102b49
 8102a9c:	08102b49 	.word	0x08102b49
 8102aa0:	08102b25 	.word	0x08102b25
 8102aa4:	08102b49 	.word	0x08102b49
 8102aa8:	08102b49 	.word	0x08102b49
 8102aac:	08102b49 	.word	0x08102b49
 8102ab0:	08102b49 	.word	0x08102b49
 8102ab4:	08102b49 	.word	0x08102b49
 8102ab8:	08102b49 	.word	0x08102b49
 8102abc:	08102b49 	.word	0x08102b49
 8102ac0:	08102b37 	.word	0x08102b37
 8102ac4:	08102b49 	.word	0x08102b49
 8102ac8:	08102b49 	.word	0x08102b49
 8102acc:	08102b49 	.word	0x08102b49
 8102ad0:	08102b49 	.word	0x08102b49
 8102ad4:	08102b49 	.word	0x08102b49
 8102ad8:	08102b49 	.word	0x08102b49
 8102adc:	08102b49 	.word	0x08102b49
 8102ae0:	08102b59 	.word	0x08102b59
 8102ae4:	08102b49 	.word	0x08102b49
 8102ae8:	08102b49 	.word	0x08102b49
 8102aec:	08102b49 	.word	0x08102b49
 8102af0:	08102b49 	.word	0x08102b49
 8102af4:	08102b49 	.word	0x08102b49
 8102af8:	08102b49 	.word	0x08102b49
 8102afc:	08102b49 	.word	0x08102b49
 8102b00:	08102b59 	.word	0x08102b59
 8102b04:	08102b49 	.word	0x08102b49
 8102b08:	08102b49 	.word	0x08102b49
 8102b0c:	08102b49 	.word	0x08102b49
 8102b10:	08102b49 	.word	0x08102b49
 8102b14:	08102b49 	.word	0x08102b49
 8102b18:	08102b49 	.word	0x08102b49
 8102b1c:	08102b49 	.word	0x08102b49
 8102b20:	08102b59 	.word	0x08102b59
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8102b24:	687b      	ldr	r3, [r7, #4]
 8102b26:	3304      	adds	r3, #4
 8102b28:	2101      	movs	r1, #1
 8102b2a:	4618      	mov	r0, r3
 8102b2c:	f000 fdf8 	bl	8103720 <RCCEx_PLL2_Config>
 8102b30:	4603      	mov	r3, r0
 8102b32:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8102b34:	e011      	b.n	8102b5a <HAL_RCCEx_PeriphCLKConfig+0x842>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8102b36:	687b      	ldr	r3, [r7, #4]
 8102b38:	3324      	adds	r3, #36	; 0x24
 8102b3a:	2101      	movs	r1, #1
 8102b3c:	4618      	mov	r0, r3
 8102b3e:	f000 fea1 	bl	8103884 <RCCEx_PLL3_Config>
 8102b42:	4603      	mov	r3, r0
 8102b44:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8102b46:	e008      	b.n	8102b5a <HAL_RCCEx_PeriphCLKConfig+0x842>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8102b48:	2301      	movs	r3, #1
 8102b4a:	75fb      	strb	r3, [r7, #23]
      break;
 8102b4c:	e005      	b.n	8102b5a <HAL_RCCEx_PeriphCLKConfig+0x842>
 8102b4e:	bf00      	nop
 8102b50:	58024400 	.word	0x58024400
 8102b54:	58024800 	.word	0x58024800
      break;
 8102b58:	bf00      	nop
    }

    if(ret == HAL_OK)
 8102b5a:	7dfb      	ldrb	r3, [r7, #23]
 8102b5c:	2b00      	cmp	r3, #0
 8102b5e:	d109      	bne.n	8102b74 <HAL_RCCEx_PeriphCLKConfig+0x85c>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8102b60:	4b96      	ldr	r3, [pc, #600]	; (8102dbc <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8102b62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102b64:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8102b68:	687b      	ldr	r3, [r7, #4]
 8102b6a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8102b6c:	4993      	ldr	r1, [pc, #588]	; (8102dbc <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8102b6e:	4313      	orrs	r3, r2
 8102b70:	654b      	str	r3, [r1, #84]	; 0x54
 8102b72:	e001      	b.n	8102b78 <HAL_RCCEx_PeriphCLKConfig+0x860>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102b74:	7dfb      	ldrb	r3, [r7, #23]
 8102b76:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8102b78:	687b      	ldr	r3, [r7, #4]
 8102b7a:	681b      	ldr	r3, [r3, #0]
 8102b7c:	f003 0302 	and.w	r3, r3, #2
 8102b80:	2b00      	cmp	r3, #0
 8102b82:	d038      	beq.n	8102bf6 <HAL_RCCEx_PeriphCLKConfig+0x8de>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8102b84:	687b      	ldr	r3, [r7, #4]
 8102b86:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8102b88:	2b05      	cmp	r3, #5
 8102b8a:	d821      	bhi.n	8102bd0 <HAL_RCCEx_PeriphCLKConfig+0x8b8>
 8102b8c:	a201      	add	r2, pc, #4	; (adr r2, 8102b94 <HAL_RCCEx_PeriphCLKConfig+0x87c>)
 8102b8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8102b92:	bf00      	nop
 8102b94:	08102bd7 	.word	0x08102bd7
 8102b98:	08102bad 	.word	0x08102bad
 8102b9c:	08102bbf 	.word	0x08102bbf
 8102ba0:	08102bd7 	.word	0x08102bd7
 8102ba4:	08102bd7 	.word	0x08102bd7
 8102ba8:	08102bd7 	.word	0x08102bd7
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8102bac:	687b      	ldr	r3, [r7, #4]
 8102bae:	3304      	adds	r3, #4
 8102bb0:	2101      	movs	r1, #1
 8102bb2:	4618      	mov	r0, r3
 8102bb4:	f000 fdb4 	bl	8103720 <RCCEx_PLL2_Config>
 8102bb8:	4603      	mov	r3, r0
 8102bba:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8102bbc:	e00c      	b.n	8102bd8 <HAL_RCCEx_PeriphCLKConfig+0x8c0>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8102bbe:	687b      	ldr	r3, [r7, #4]
 8102bc0:	3324      	adds	r3, #36	; 0x24
 8102bc2:	2101      	movs	r1, #1
 8102bc4:	4618      	mov	r0, r3
 8102bc6:	f000 fe5d 	bl	8103884 <RCCEx_PLL3_Config>
 8102bca:	4603      	mov	r3, r0
 8102bcc:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8102bce:	e003      	b.n	8102bd8 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8102bd0:	2301      	movs	r3, #1
 8102bd2:	75fb      	strb	r3, [r7, #23]
      break;
 8102bd4:	e000      	b.n	8102bd8 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      break;
 8102bd6:	bf00      	nop
    }

    if(ret == HAL_OK)
 8102bd8:	7dfb      	ldrb	r3, [r7, #23]
 8102bda:	2b00      	cmp	r3, #0
 8102bdc:	d109      	bne.n	8102bf2 <HAL_RCCEx_PeriphCLKConfig+0x8da>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8102bde:	4b77      	ldr	r3, [pc, #476]	; (8102dbc <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8102be0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102be2:	f023 0207 	bic.w	r2, r3, #7
 8102be6:	687b      	ldr	r3, [r7, #4]
 8102be8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8102bea:	4974      	ldr	r1, [pc, #464]	; (8102dbc <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8102bec:	4313      	orrs	r3, r2
 8102bee:	654b      	str	r3, [r1, #84]	; 0x54
 8102bf0:	e001      	b.n	8102bf6 <HAL_RCCEx_PeriphCLKConfig+0x8de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102bf2:	7dfb      	ldrb	r3, [r7, #23]
 8102bf4:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8102bf6:	687b      	ldr	r3, [r7, #4]
 8102bf8:	681b      	ldr	r3, [r3, #0]
 8102bfa:	f003 0304 	and.w	r3, r3, #4
 8102bfe:	2b00      	cmp	r3, #0
 8102c00:	d03a      	beq.n	8102c78 <HAL_RCCEx_PeriphCLKConfig+0x960>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8102c02:	687b      	ldr	r3, [r7, #4]
 8102c04:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8102c08:	2b05      	cmp	r3, #5
 8102c0a:	d821      	bhi.n	8102c50 <HAL_RCCEx_PeriphCLKConfig+0x938>
 8102c0c:	a201      	add	r2, pc, #4	; (adr r2, 8102c14 <HAL_RCCEx_PeriphCLKConfig+0x8fc>)
 8102c0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8102c12:	bf00      	nop
 8102c14:	08102c57 	.word	0x08102c57
 8102c18:	08102c2d 	.word	0x08102c2d
 8102c1c:	08102c3f 	.word	0x08102c3f
 8102c20:	08102c57 	.word	0x08102c57
 8102c24:	08102c57 	.word	0x08102c57
 8102c28:	08102c57 	.word	0x08102c57
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8102c2c:	687b      	ldr	r3, [r7, #4]
 8102c2e:	3304      	adds	r3, #4
 8102c30:	2101      	movs	r1, #1
 8102c32:	4618      	mov	r0, r3
 8102c34:	f000 fd74 	bl	8103720 <RCCEx_PLL2_Config>
 8102c38:	4603      	mov	r3, r0
 8102c3a:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8102c3c:	e00c      	b.n	8102c58 <HAL_RCCEx_PeriphCLKConfig+0x940>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8102c3e:	687b      	ldr	r3, [r7, #4]
 8102c40:	3324      	adds	r3, #36	; 0x24
 8102c42:	2101      	movs	r1, #1
 8102c44:	4618      	mov	r0, r3
 8102c46:	f000 fe1d 	bl	8103884 <RCCEx_PLL3_Config>
 8102c4a:	4603      	mov	r3, r0
 8102c4c:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8102c4e:	e003      	b.n	8102c58 <HAL_RCCEx_PeriphCLKConfig+0x940>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8102c50:	2301      	movs	r3, #1
 8102c52:	75fb      	strb	r3, [r7, #23]
      break;
 8102c54:	e000      	b.n	8102c58 <HAL_RCCEx_PeriphCLKConfig+0x940>
      break;
 8102c56:	bf00      	nop
    }

    if(ret == HAL_OK)
 8102c58:	7dfb      	ldrb	r3, [r7, #23]
 8102c5a:	2b00      	cmp	r3, #0
 8102c5c:	d10a      	bne.n	8102c74 <HAL_RCCEx_PeriphCLKConfig+0x95c>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8102c5e:	4b57      	ldr	r3, [pc, #348]	; (8102dbc <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8102c60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8102c62:	f023 0207 	bic.w	r2, r3, #7
 8102c66:	687b      	ldr	r3, [r7, #4]
 8102c68:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8102c6c:	4953      	ldr	r1, [pc, #332]	; (8102dbc <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8102c6e:	4313      	orrs	r3, r2
 8102c70:	658b      	str	r3, [r1, #88]	; 0x58
 8102c72:	e001      	b.n	8102c78 <HAL_RCCEx_PeriphCLKConfig+0x960>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102c74:	7dfb      	ldrb	r3, [r7, #23]
 8102c76:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8102c78:	687b      	ldr	r3, [r7, #4]
 8102c7a:	681b      	ldr	r3, [r3, #0]
 8102c7c:	f003 0320 	and.w	r3, r3, #32
 8102c80:	2b00      	cmp	r3, #0
 8102c82:	d04b      	beq.n	8102d1c <HAL_RCCEx_PeriphCLKConfig+0xa04>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8102c84:	687b      	ldr	r3, [r7, #4]
 8102c86:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8102c8a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8102c8e:	d02e      	beq.n	8102cee <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 8102c90:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8102c94:	d828      	bhi.n	8102ce8 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8102c96:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8102c9a:	d02a      	beq.n	8102cf2 <HAL_RCCEx_PeriphCLKConfig+0x9da>
 8102c9c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8102ca0:	d822      	bhi.n	8102ce8 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8102ca2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8102ca6:	d026      	beq.n	8102cf6 <HAL_RCCEx_PeriphCLKConfig+0x9de>
 8102ca8:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8102cac:	d81c      	bhi.n	8102ce8 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8102cae:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8102cb2:	d010      	beq.n	8102cd6 <HAL_RCCEx_PeriphCLKConfig+0x9be>
 8102cb4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8102cb8:	d816      	bhi.n	8102ce8 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8102cba:	2b00      	cmp	r3, #0
 8102cbc:	d01d      	beq.n	8102cfa <HAL_RCCEx_PeriphCLKConfig+0x9e2>
 8102cbe:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8102cc2:	d111      	bne.n	8102ce8 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8102cc4:	687b      	ldr	r3, [r7, #4]
 8102cc6:	3304      	adds	r3, #4
 8102cc8:	2100      	movs	r1, #0
 8102cca:	4618      	mov	r0, r3
 8102ccc:	f000 fd28 	bl	8103720 <RCCEx_PLL2_Config>
 8102cd0:	4603      	mov	r3, r0
 8102cd2:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8102cd4:	e012      	b.n	8102cfc <HAL_RCCEx_PeriphCLKConfig+0x9e4>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8102cd6:	687b      	ldr	r3, [r7, #4]
 8102cd8:	3324      	adds	r3, #36	; 0x24
 8102cda:	2102      	movs	r1, #2
 8102cdc:	4618      	mov	r0, r3
 8102cde:	f000 fdd1 	bl	8103884 <RCCEx_PLL3_Config>
 8102ce2:	4603      	mov	r3, r0
 8102ce4:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8102ce6:	e009      	b.n	8102cfc <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8102ce8:	2301      	movs	r3, #1
 8102cea:	75fb      	strb	r3, [r7, #23]
      break;
 8102cec:	e006      	b.n	8102cfc <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8102cee:	bf00      	nop
 8102cf0:	e004      	b.n	8102cfc <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8102cf2:	bf00      	nop
 8102cf4:	e002      	b.n	8102cfc <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8102cf6:	bf00      	nop
 8102cf8:	e000      	b.n	8102cfc <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8102cfa:	bf00      	nop
    }

    if(ret == HAL_OK)
 8102cfc:	7dfb      	ldrb	r3, [r7, #23]
 8102cfe:	2b00      	cmp	r3, #0
 8102d00:	d10a      	bne.n	8102d18 <HAL_RCCEx_PeriphCLKConfig+0xa00>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8102d02:	4b2e      	ldr	r3, [pc, #184]	; (8102dbc <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8102d04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102d06:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8102d0a:	687b      	ldr	r3, [r7, #4]
 8102d0c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8102d10:	492a      	ldr	r1, [pc, #168]	; (8102dbc <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8102d12:	4313      	orrs	r3, r2
 8102d14:	654b      	str	r3, [r1, #84]	; 0x54
 8102d16:	e001      	b.n	8102d1c <HAL_RCCEx_PeriphCLKConfig+0xa04>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102d18:	7dfb      	ldrb	r3, [r7, #23]
 8102d1a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8102d1c:	687b      	ldr	r3, [r7, #4]
 8102d1e:	681b      	ldr	r3, [r3, #0]
 8102d20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8102d24:	2b00      	cmp	r3, #0
 8102d26:	d04d      	beq.n	8102dc4 <HAL_RCCEx_PeriphCLKConfig+0xaac>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8102d28:	687b      	ldr	r3, [r7, #4]
 8102d2a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8102d2e:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8102d32:	d02e      	beq.n	8102d92 <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 8102d34:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8102d38:	d828      	bhi.n	8102d8c <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8102d3a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8102d3e:	d02a      	beq.n	8102d96 <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 8102d40:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8102d44:	d822      	bhi.n	8102d8c <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8102d46:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8102d4a:	d026      	beq.n	8102d9a <HAL_RCCEx_PeriphCLKConfig+0xa82>
 8102d4c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8102d50:	d81c      	bhi.n	8102d8c <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8102d52:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8102d56:	d010      	beq.n	8102d7a <HAL_RCCEx_PeriphCLKConfig+0xa62>
 8102d58:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8102d5c:	d816      	bhi.n	8102d8c <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8102d5e:	2b00      	cmp	r3, #0
 8102d60:	d01d      	beq.n	8102d9e <HAL_RCCEx_PeriphCLKConfig+0xa86>
 8102d62:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8102d66:	d111      	bne.n	8102d8c <HAL_RCCEx_PeriphCLKConfig+0xa74>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8102d68:	687b      	ldr	r3, [r7, #4]
 8102d6a:	3304      	adds	r3, #4
 8102d6c:	2100      	movs	r1, #0
 8102d6e:	4618      	mov	r0, r3
 8102d70:	f000 fcd6 	bl	8103720 <RCCEx_PLL2_Config>
 8102d74:	4603      	mov	r3, r0
 8102d76:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8102d78:	e012      	b.n	8102da0 <HAL_RCCEx_PeriphCLKConfig+0xa88>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8102d7a:	687b      	ldr	r3, [r7, #4]
 8102d7c:	3324      	adds	r3, #36	; 0x24
 8102d7e:	2102      	movs	r1, #2
 8102d80:	4618      	mov	r0, r3
 8102d82:	f000 fd7f 	bl	8103884 <RCCEx_PLL3_Config>
 8102d86:	4603      	mov	r3, r0
 8102d88:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8102d8a:	e009      	b.n	8102da0 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8102d8c:	2301      	movs	r3, #1
 8102d8e:	75fb      	strb	r3, [r7, #23]
      break;
 8102d90:	e006      	b.n	8102da0 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8102d92:	bf00      	nop
 8102d94:	e004      	b.n	8102da0 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8102d96:	bf00      	nop
 8102d98:	e002      	b.n	8102da0 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8102d9a:	bf00      	nop
 8102d9c:	e000      	b.n	8102da0 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8102d9e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8102da0:	7dfb      	ldrb	r3, [r7, #23]
 8102da2:	2b00      	cmp	r3, #0
 8102da4:	d10c      	bne.n	8102dc0 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8102da6:	4b05      	ldr	r3, [pc, #20]	; (8102dbc <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8102da8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8102daa:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8102dae:	687b      	ldr	r3, [r7, #4]
 8102db0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8102db4:	4901      	ldr	r1, [pc, #4]	; (8102dbc <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8102db6:	4313      	orrs	r3, r2
 8102db8:	658b      	str	r3, [r1, #88]	; 0x58
 8102dba:	e003      	b.n	8102dc4 <HAL_RCCEx_PeriphCLKConfig+0xaac>
 8102dbc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102dc0:	7dfb      	ldrb	r3, [r7, #23]
 8102dc2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8102dc4:	687b      	ldr	r3, [r7, #4]
 8102dc6:	681b      	ldr	r3, [r3, #0]
 8102dc8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8102dcc:	2b00      	cmp	r3, #0
 8102dce:	d04b      	beq.n	8102e68 <HAL_RCCEx_PeriphCLKConfig+0xb50>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8102dd0:	687b      	ldr	r3, [r7, #4]
 8102dd2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8102dd6:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8102dda:	d02e      	beq.n	8102e3a <HAL_RCCEx_PeriphCLKConfig+0xb22>
 8102ddc:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8102de0:	d828      	bhi.n	8102e34 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8102de2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8102de6:	d02a      	beq.n	8102e3e <HAL_RCCEx_PeriphCLKConfig+0xb26>
 8102de8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8102dec:	d822      	bhi.n	8102e34 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8102dee:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8102df2:	d026      	beq.n	8102e42 <HAL_RCCEx_PeriphCLKConfig+0xb2a>
 8102df4:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8102df8:	d81c      	bhi.n	8102e34 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8102dfa:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8102dfe:	d010      	beq.n	8102e22 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
 8102e00:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8102e04:	d816      	bhi.n	8102e34 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8102e06:	2b00      	cmp	r3, #0
 8102e08:	d01d      	beq.n	8102e46 <HAL_RCCEx_PeriphCLKConfig+0xb2e>
 8102e0a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8102e0e:	d111      	bne.n	8102e34 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8102e10:	687b      	ldr	r3, [r7, #4]
 8102e12:	3304      	adds	r3, #4
 8102e14:	2100      	movs	r1, #0
 8102e16:	4618      	mov	r0, r3
 8102e18:	f000 fc82 	bl	8103720 <RCCEx_PLL2_Config>
 8102e1c:	4603      	mov	r3, r0
 8102e1e:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8102e20:	e012      	b.n	8102e48 <HAL_RCCEx_PeriphCLKConfig+0xb30>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8102e22:	687b      	ldr	r3, [r7, #4]
 8102e24:	3324      	adds	r3, #36	; 0x24
 8102e26:	2102      	movs	r1, #2
 8102e28:	4618      	mov	r0, r3
 8102e2a:	f000 fd2b 	bl	8103884 <RCCEx_PLL3_Config>
 8102e2e:	4603      	mov	r3, r0
 8102e30:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8102e32:	e009      	b.n	8102e48 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8102e34:	2301      	movs	r3, #1
 8102e36:	75fb      	strb	r3, [r7, #23]
      break;
 8102e38:	e006      	b.n	8102e48 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8102e3a:	bf00      	nop
 8102e3c:	e004      	b.n	8102e48 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8102e3e:	bf00      	nop
 8102e40:	e002      	b.n	8102e48 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8102e42:	bf00      	nop
 8102e44:	e000      	b.n	8102e48 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8102e46:	bf00      	nop
    }

    if(ret == HAL_OK)
 8102e48:	7dfb      	ldrb	r3, [r7, #23]
 8102e4a:	2b00      	cmp	r3, #0
 8102e4c:	d10a      	bne.n	8102e64 <HAL_RCCEx_PeriphCLKConfig+0xb4c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8102e4e:	4b9d      	ldr	r3, [pc, #628]	; (81030c4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8102e50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8102e52:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8102e56:	687b      	ldr	r3, [r7, #4]
 8102e58:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8102e5c:	4999      	ldr	r1, [pc, #612]	; (81030c4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8102e5e:	4313      	orrs	r3, r2
 8102e60:	658b      	str	r3, [r1, #88]	; 0x58
 8102e62:	e001      	b.n	8102e68 <HAL_RCCEx_PeriphCLKConfig+0xb50>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102e64:	7dfb      	ldrb	r3, [r7, #23]
 8102e66:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8102e68:	687b      	ldr	r3, [r7, #4]
 8102e6a:	681b      	ldr	r3, [r3, #0]
 8102e6c:	f003 0308 	and.w	r3, r3, #8
 8102e70:	2b00      	cmp	r3, #0
 8102e72:	d01a      	beq.n	8102eaa <HAL_RCCEx_PeriphCLKConfig+0xb92>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8102e74:	687b      	ldr	r3, [r7, #4]
 8102e76:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8102e7a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8102e7e:	d10a      	bne.n	8102e96 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8102e80:	687b      	ldr	r3, [r7, #4]
 8102e82:	3324      	adds	r3, #36	; 0x24
 8102e84:	2102      	movs	r1, #2
 8102e86:	4618      	mov	r0, r3
 8102e88:	f000 fcfc 	bl	8103884 <RCCEx_PLL3_Config>
 8102e8c:	4603      	mov	r3, r0
 8102e8e:	2b00      	cmp	r3, #0
 8102e90:	d001      	beq.n	8102e96 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        {
          status = HAL_ERROR;
 8102e92:	2301      	movs	r3, #1
 8102e94:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8102e96:	4b8b      	ldr	r3, [pc, #556]	; (81030c4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8102e98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102e9a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8102e9e:	687b      	ldr	r3, [r7, #4]
 8102ea0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8102ea4:	4987      	ldr	r1, [pc, #540]	; (81030c4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8102ea6:	4313      	orrs	r3, r2
 8102ea8:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8102eaa:	687b      	ldr	r3, [r7, #4]
 8102eac:	681b      	ldr	r3, [r3, #0]
 8102eae:	f003 0310 	and.w	r3, r3, #16
 8102eb2:	2b00      	cmp	r3, #0
 8102eb4:	d01a      	beq.n	8102eec <HAL_RCCEx_PeriphCLKConfig+0xbd4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8102eb6:	687b      	ldr	r3, [r7, #4]
 8102eb8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8102ebc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8102ec0:	d10a      	bne.n	8102ed8 <HAL_RCCEx_PeriphCLKConfig+0xbc0>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8102ec2:	687b      	ldr	r3, [r7, #4]
 8102ec4:	3324      	adds	r3, #36	; 0x24
 8102ec6:	2102      	movs	r1, #2
 8102ec8:	4618      	mov	r0, r3
 8102eca:	f000 fcdb 	bl	8103884 <RCCEx_PLL3_Config>
 8102ece:	4603      	mov	r3, r0
 8102ed0:	2b00      	cmp	r3, #0
 8102ed2:	d001      	beq.n	8102ed8 <HAL_RCCEx_PeriphCLKConfig+0xbc0>
      {
        status = HAL_ERROR;
 8102ed4:	2301      	movs	r3, #1
 8102ed6:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8102ed8:	4b7a      	ldr	r3, [pc, #488]	; (81030c4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8102eda:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8102edc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8102ee0:	687b      	ldr	r3, [r7, #4]
 8102ee2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8102ee6:	4977      	ldr	r1, [pc, #476]	; (81030c4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8102ee8:	4313      	orrs	r3, r2
 8102eea:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8102eec:	687b      	ldr	r3, [r7, #4]
 8102eee:	681b      	ldr	r3, [r3, #0]
 8102ef0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8102ef4:	2b00      	cmp	r3, #0
 8102ef6:	d034      	beq.n	8102f62 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
  {
    switch(PeriphClkInit->AdcClockSelection)
 8102ef8:	687b      	ldr	r3, [r7, #4]
 8102efa:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8102efe:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8102f02:	d01d      	beq.n	8102f40 <HAL_RCCEx_PeriphCLKConfig+0xc28>
 8102f04:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8102f08:	d817      	bhi.n	8102f3a <HAL_RCCEx_PeriphCLKConfig+0xc22>
 8102f0a:	2b00      	cmp	r3, #0
 8102f0c:	d003      	beq.n	8102f16 <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 8102f0e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8102f12:	d009      	beq.n	8102f28 <HAL_RCCEx_PeriphCLKConfig+0xc10>
 8102f14:	e011      	b.n	8102f3a <HAL_RCCEx_PeriphCLKConfig+0xc22>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8102f16:	687b      	ldr	r3, [r7, #4]
 8102f18:	3304      	adds	r3, #4
 8102f1a:	2100      	movs	r1, #0
 8102f1c:	4618      	mov	r0, r3
 8102f1e:	f000 fbff 	bl	8103720 <RCCEx_PLL2_Config>
 8102f22:	4603      	mov	r3, r0
 8102f24:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8102f26:	e00c      	b.n	8102f42 <HAL_RCCEx_PeriphCLKConfig+0xc2a>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8102f28:	687b      	ldr	r3, [r7, #4]
 8102f2a:	3324      	adds	r3, #36	; 0x24
 8102f2c:	2102      	movs	r1, #2
 8102f2e:	4618      	mov	r0, r3
 8102f30:	f000 fca8 	bl	8103884 <RCCEx_PLL3_Config>
 8102f34:	4603      	mov	r3, r0
 8102f36:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8102f38:	e003      	b.n	8102f42 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8102f3a:	2301      	movs	r3, #1
 8102f3c:	75fb      	strb	r3, [r7, #23]
      break;
 8102f3e:	e000      	b.n	8102f42 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      break;
 8102f40:	bf00      	nop
    }

    if(ret == HAL_OK)
 8102f42:	7dfb      	ldrb	r3, [r7, #23]
 8102f44:	2b00      	cmp	r3, #0
 8102f46:	d10a      	bne.n	8102f5e <HAL_RCCEx_PeriphCLKConfig+0xc46>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8102f48:	4b5e      	ldr	r3, [pc, #376]	; (81030c4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8102f4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8102f4c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8102f50:	687b      	ldr	r3, [r7, #4]
 8102f52:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8102f56:	495b      	ldr	r1, [pc, #364]	; (81030c4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8102f58:	4313      	orrs	r3, r2
 8102f5a:	658b      	str	r3, [r1, #88]	; 0x58
 8102f5c:	e001      	b.n	8102f62 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102f5e:	7dfb      	ldrb	r3, [r7, #23]
 8102f60:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8102f62:	687b      	ldr	r3, [r7, #4]
 8102f64:	681b      	ldr	r3, [r3, #0]
 8102f66:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8102f6a:	2b00      	cmp	r3, #0
 8102f6c:	d033      	beq.n	8102fd6 <HAL_RCCEx_PeriphCLKConfig+0xcbe>
  {

    switch(PeriphClkInit->UsbClockSelection)
 8102f6e:	687b      	ldr	r3, [r7, #4]
 8102f70:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8102f74:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8102f78:	d01c      	beq.n	8102fb4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>
 8102f7a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8102f7e:	d816      	bhi.n	8102fae <HAL_RCCEx_PeriphCLKConfig+0xc96>
 8102f80:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8102f84:	d003      	beq.n	8102f8e <HAL_RCCEx_PeriphCLKConfig+0xc76>
 8102f86:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8102f8a:	d007      	beq.n	8102f9c <HAL_RCCEx_PeriphCLKConfig+0xc84>
 8102f8c:	e00f      	b.n	8102fae <HAL_RCCEx_PeriphCLKConfig+0xc96>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8102f8e:	4b4d      	ldr	r3, [pc, #308]	; (81030c4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8102f90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8102f92:	4a4c      	ldr	r2, [pc, #304]	; (81030c4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8102f94:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8102f98:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 8102f9a:	e00c      	b.n	8102fb6 <HAL_RCCEx_PeriphCLKConfig+0xc9e>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8102f9c:	687b      	ldr	r3, [r7, #4]
 8102f9e:	3324      	adds	r3, #36	; 0x24
 8102fa0:	2101      	movs	r1, #1
 8102fa2:	4618      	mov	r0, r3
 8102fa4:	f000 fc6e 	bl	8103884 <RCCEx_PLL3_Config>
 8102fa8:	4603      	mov	r3, r0
 8102faa:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8102fac:	e003      	b.n	8102fb6 <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8102fae:	2301      	movs	r3, #1
 8102fb0:	75fb      	strb	r3, [r7, #23]
      break;
 8102fb2:	e000      	b.n	8102fb6 <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      break;
 8102fb4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8102fb6:	7dfb      	ldrb	r3, [r7, #23]
 8102fb8:	2b00      	cmp	r3, #0
 8102fba:	d10a      	bne.n	8102fd2 <HAL_RCCEx_PeriphCLKConfig+0xcba>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8102fbc:	4b41      	ldr	r3, [pc, #260]	; (81030c4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8102fbe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102fc0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8102fc4:	687b      	ldr	r3, [r7, #4]
 8102fc6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8102fca:	493e      	ldr	r1, [pc, #248]	; (81030c4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8102fcc:	4313      	orrs	r3, r2
 8102fce:	654b      	str	r3, [r1, #84]	; 0x54
 8102fd0:	e001      	b.n	8102fd6 <HAL_RCCEx_PeriphCLKConfig+0xcbe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8102fd2:	7dfb      	ldrb	r3, [r7, #23]
 8102fd4:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8102fd6:	687b      	ldr	r3, [r7, #4]
 8102fd8:	681b      	ldr	r3, [r3, #0]
 8102fda:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8102fde:	2b00      	cmp	r3, #0
 8102fe0:	d029      	beq.n	8103036 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 8102fe2:	687b      	ldr	r3, [r7, #4]
 8102fe4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8102fe6:	2b00      	cmp	r3, #0
 8102fe8:	d003      	beq.n	8102ff2 <HAL_RCCEx_PeriphCLKConfig+0xcda>
 8102fea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8102fee:	d007      	beq.n	8103000 <HAL_RCCEx_PeriphCLKConfig+0xce8>
 8102ff0:	e00f      	b.n	8103012 <HAL_RCCEx_PeriphCLKConfig+0xcfa>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8102ff2:	4b34      	ldr	r3, [pc, #208]	; (81030c4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8102ff4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8102ff6:	4a33      	ldr	r2, [pc, #204]	; (81030c4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8102ff8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8102ffc:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8102ffe:	e00b      	b.n	8103018 <HAL_RCCEx_PeriphCLKConfig+0xd00>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8103000:	687b      	ldr	r3, [r7, #4]
 8103002:	3304      	adds	r3, #4
 8103004:	2102      	movs	r1, #2
 8103006:	4618      	mov	r0, r3
 8103008:	f000 fb8a 	bl	8103720 <RCCEx_PLL2_Config>
 810300c:	4603      	mov	r3, r0
 810300e:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8103010:	e002      	b.n	8103018 <HAL_RCCEx_PeriphCLKConfig+0xd00>

    default:
      ret = HAL_ERROR;
 8103012:	2301      	movs	r3, #1
 8103014:	75fb      	strb	r3, [r7, #23]
      break;
 8103016:	bf00      	nop
    }

    if(ret == HAL_OK)
 8103018:	7dfb      	ldrb	r3, [r7, #23]
 810301a:	2b00      	cmp	r3, #0
 810301c:	d109      	bne.n	8103032 <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 810301e:	4b29      	ldr	r3, [pc, #164]	; (81030c4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8103020:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8103022:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8103026:	687b      	ldr	r3, [r7, #4]
 8103028:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 810302a:	4926      	ldr	r1, [pc, #152]	; (81030c4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 810302c:	4313      	orrs	r3, r2
 810302e:	64cb      	str	r3, [r1, #76]	; 0x4c
 8103030:	e001      	b.n	8103036 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8103032:	7dfb      	ldrb	r3, [r7, #23]
 8103034:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8103036:	687b      	ldr	r3, [r7, #4]
 8103038:	681b      	ldr	r3, [r3, #0]
 810303a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 810303e:	2b00      	cmp	r3, #0
 8103040:	d00a      	beq.n	8103058 <HAL_RCCEx_PeriphCLKConfig+0xd40>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8103042:	687b      	ldr	r3, [r7, #4]
 8103044:	3324      	adds	r3, #36	; 0x24
 8103046:	2102      	movs	r1, #2
 8103048:	4618      	mov	r0, r3
 810304a:	f000 fc1b 	bl	8103884 <RCCEx_PLL3_Config>
 810304e:	4603      	mov	r3, r0
 8103050:	2b00      	cmp	r3, #0
 8103052:	d001      	beq.n	8103058 <HAL_RCCEx_PeriphCLKConfig+0xd40>
    {
      status=HAL_ERROR;
 8103054:	2301      	movs	r3, #1
 8103056:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8103058:	687b      	ldr	r3, [r7, #4]
 810305a:	681b      	ldr	r3, [r3, #0]
 810305c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8103060:	2b00      	cmp	r3, #0
 8103062:	d033      	beq.n	81030cc <HAL_RCCEx_PeriphCLKConfig+0xdb4>
  {

    switch(PeriphClkInit->RngClockSelection)
 8103064:	687b      	ldr	r3, [r7, #4]
 8103066:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8103068:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 810306c:	d017      	beq.n	810309e <HAL_RCCEx_PeriphCLKConfig+0xd86>
 810306e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8103072:	d811      	bhi.n	8103098 <HAL_RCCEx_PeriphCLKConfig+0xd80>
 8103074:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8103078:	d013      	beq.n	81030a2 <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 810307a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 810307e:	d80b      	bhi.n	8103098 <HAL_RCCEx_PeriphCLKConfig+0xd80>
 8103080:	2b00      	cmp	r3, #0
 8103082:	d010      	beq.n	81030a6 <HAL_RCCEx_PeriphCLKConfig+0xd8e>
 8103084:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8103088:	d106      	bne.n	8103098 <HAL_RCCEx_PeriphCLKConfig+0xd80>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 810308a:	4b0e      	ldr	r3, [pc, #56]	; (81030c4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 810308c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810308e:	4a0d      	ldr	r2, [pc, #52]	; (81030c4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8103090:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8103094:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 8103096:	e007      	b.n	81030a8 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8103098:	2301      	movs	r3, #1
 810309a:	75fb      	strb	r3, [r7, #23]
      break;
 810309c:	e004      	b.n	81030a8 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 810309e:	bf00      	nop
 81030a0:	e002      	b.n	81030a8 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 81030a2:	bf00      	nop
 81030a4:	e000      	b.n	81030a8 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 81030a6:	bf00      	nop
    }

    if(ret == HAL_OK)
 81030a8:	7dfb      	ldrb	r3, [r7, #23]
 81030aa:	2b00      	cmp	r3, #0
 81030ac:	d10c      	bne.n	81030c8 <HAL_RCCEx_PeriphCLKConfig+0xdb0>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 81030ae:	4b05      	ldr	r3, [pc, #20]	; (81030c4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 81030b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81030b2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 81030b6:	687b      	ldr	r3, [r7, #4]
 81030b8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 81030ba:	4902      	ldr	r1, [pc, #8]	; (81030c4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 81030bc:	4313      	orrs	r3, r2
 81030be:	654b      	str	r3, [r1, #84]	; 0x54
 81030c0:	e004      	b.n	81030cc <HAL_RCCEx_PeriphCLKConfig+0xdb4>
 81030c2:	bf00      	nop
 81030c4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 81030c8:	7dfb      	ldrb	r3, [r7, #23]
 81030ca:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 81030cc:	687b      	ldr	r3, [r7, #4]
 81030ce:	681b      	ldr	r3, [r3, #0]
 81030d0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 81030d4:	2b00      	cmp	r3, #0
 81030d6:	d008      	beq.n	81030ea <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 81030d8:	4b31      	ldr	r3, [pc, #196]	; (81031a0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 81030da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 81030dc:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 81030e0:	687b      	ldr	r3, [r7, #4]
 81030e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 81030e4:	492e      	ldr	r1, [pc, #184]	; (81031a0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 81030e6:	4313      	orrs	r3, r2
 81030e8:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 81030ea:	687b      	ldr	r3, [r7, #4]
 81030ec:	681b      	ldr	r3, [r3, #0]
 81030ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 81030f2:	2b00      	cmp	r3, #0
 81030f4:	d009      	beq.n	810310a <HAL_RCCEx_PeriphCLKConfig+0xdf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 81030f6:	4b2a      	ldr	r3, [pc, #168]	; (81031a0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 81030f8:	691b      	ldr	r3, [r3, #16]
 81030fa:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 81030fe:	687b      	ldr	r3, [r7, #4]
 8103100:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8103104:	4926      	ldr	r1, [pc, #152]	; (81031a0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8103106:	4313      	orrs	r3, r2
 8103108:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 810310a:	687b      	ldr	r3, [r7, #4]
 810310c:	681b      	ldr	r3, [r3, #0]
 810310e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8103112:	2b00      	cmp	r3, #0
 8103114:	d008      	beq.n	8103128 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8103116:	4b22      	ldr	r3, [pc, #136]	; (81031a0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8103118:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 810311a:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 810311e:	687b      	ldr	r3, [r7, #4]
 8103120:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8103122:	491f      	ldr	r1, [pc, #124]	; (81031a0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8103124:	4313      	orrs	r3, r2
 8103126:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8103128:	687b      	ldr	r3, [r7, #4]
 810312a:	681b      	ldr	r3, [r3, #0]
 810312c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8103130:	2b00      	cmp	r3, #0
 8103132:	d00d      	beq.n	8103150 <HAL_RCCEx_PeriphCLKConfig+0xe38>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8103134:	4b1a      	ldr	r3, [pc, #104]	; (81031a0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8103136:	691b      	ldr	r3, [r3, #16]
 8103138:	4a19      	ldr	r2, [pc, #100]	; (81031a0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 810313a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 810313e:	6113      	str	r3, [r2, #16]
 8103140:	4b17      	ldr	r3, [pc, #92]	; (81031a0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8103142:	691a      	ldr	r2, [r3, #16]
 8103144:	687b      	ldr	r3, [r7, #4]
 8103146:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 810314a:	4915      	ldr	r1, [pc, #84]	; (81031a0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 810314c:	4313      	orrs	r3, r2
 810314e:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8103150:	687b      	ldr	r3, [r7, #4]
 8103152:	681b      	ldr	r3, [r3, #0]
 8103154:	2b00      	cmp	r3, #0
 8103156:	da08      	bge.n	810316a <HAL_RCCEx_PeriphCLKConfig+0xe52>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8103158:	4b11      	ldr	r3, [pc, #68]	; (81031a0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 810315a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 810315c:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8103160:	687b      	ldr	r3, [r7, #4]
 8103162:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8103164:	490e      	ldr	r1, [pc, #56]	; (81031a0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8103166:	4313      	orrs	r3, r2
 8103168:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 810316a:	687b      	ldr	r3, [r7, #4]
 810316c:	681b      	ldr	r3, [r3, #0]
 810316e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8103172:	2b00      	cmp	r3, #0
 8103174:	d009      	beq.n	810318a <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8103176:	4b0a      	ldr	r3, [pc, #40]	; (81031a0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8103178:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810317a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 810317e:	687b      	ldr	r3, [r7, #4]
 8103180:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8103184:	4906      	ldr	r1, [pc, #24]	; (81031a0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8103186:	4313      	orrs	r3, r2
 8103188:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 810318a:	7dbb      	ldrb	r3, [r7, #22]
 810318c:	2b00      	cmp	r3, #0
 810318e:	d101      	bne.n	8103194 <HAL_RCCEx_PeriphCLKConfig+0xe7c>
  {
    return HAL_OK;
 8103190:	2300      	movs	r3, #0
 8103192:	e000      	b.n	8103196 <HAL_RCCEx_PeriphCLKConfig+0xe7e>
  }
  return HAL_ERROR;
 8103194:	2301      	movs	r3, #1
}
 8103196:	4618      	mov	r0, r3
 8103198:	3718      	adds	r7, #24
 810319a:	46bd      	mov	sp, r7
 810319c:	bd80      	pop	{r7, pc}
 810319e:	bf00      	nop
 81031a0:	58024400 	.word	0x58024400

081031a4 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 81031a4:	b580      	push	{r7, lr}
 81031a6:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 81031a8:	f7ff f858 	bl	810225c <HAL_RCC_GetHCLKFreq>
 81031ac:	4602      	mov	r2, r0
 81031ae:	4b06      	ldr	r3, [pc, #24]	; (81031c8 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 81031b0:	6a1b      	ldr	r3, [r3, #32]
 81031b2:	091b      	lsrs	r3, r3, #4
 81031b4:	f003 0307 	and.w	r3, r3, #7
 81031b8:	4904      	ldr	r1, [pc, #16]	; (81031cc <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 81031ba:	5ccb      	ldrb	r3, [r1, r3]
 81031bc:	f003 031f 	and.w	r3, r3, #31
 81031c0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 81031c4:	4618      	mov	r0, r3
 81031c6:	bd80      	pop	{r7, pc}
 81031c8:	58024400 	.word	0x58024400
 81031cc:	08106440 	.word	0x08106440

081031d0 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 81031d0:	b480      	push	{r7}
 81031d2:	b089      	sub	sp, #36	; 0x24
 81031d4:	af00      	add	r7, sp, #0
 81031d6:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 81031d8:	4ba1      	ldr	r3, [pc, #644]	; (8103460 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81031da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81031dc:	f003 0303 	and.w	r3, r3, #3
 81031e0:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 81031e2:	4b9f      	ldr	r3, [pc, #636]	; (8103460 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81031e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81031e6:	0b1b      	lsrs	r3, r3, #12
 81031e8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 81031ec:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 81031ee:	4b9c      	ldr	r3, [pc, #624]	; (8103460 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81031f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81031f2:	091b      	lsrs	r3, r3, #4
 81031f4:	f003 0301 	and.w	r3, r3, #1
 81031f8:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 81031fa:	4b99      	ldr	r3, [pc, #612]	; (8103460 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81031fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 81031fe:	08db      	lsrs	r3, r3, #3
 8103200:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8103204:	693a      	ldr	r2, [r7, #16]
 8103206:	fb02 f303 	mul.w	r3, r2, r3
 810320a:	ee07 3a90 	vmov	s15, r3
 810320e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8103212:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8103216:	697b      	ldr	r3, [r7, #20]
 8103218:	2b00      	cmp	r3, #0
 810321a:	f000 8111 	beq.w	8103440 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 810321e:	69bb      	ldr	r3, [r7, #24]
 8103220:	2b02      	cmp	r3, #2
 8103222:	f000 8083 	beq.w	810332c <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8103226:	69bb      	ldr	r3, [r7, #24]
 8103228:	2b02      	cmp	r3, #2
 810322a:	f200 80a1 	bhi.w	8103370 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 810322e:	69bb      	ldr	r3, [r7, #24]
 8103230:	2b00      	cmp	r3, #0
 8103232:	d003      	beq.n	810323c <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8103234:	69bb      	ldr	r3, [r7, #24]
 8103236:	2b01      	cmp	r3, #1
 8103238:	d056      	beq.n	81032e8 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 810323a:	e099      	b.n	8103370 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 810323c:	4b88      	ldr	r3, [pc, #544]	; (8103460 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 810323e:	681b      	ldr	r3, [r3, #0]
 8103240:	f003 0320 	and.w	r3, r3, #32
 8103244:	2b00      	cmp	r3, #0
 8103246:	d02d      	beq.n	81032a4 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8103248:	4b85      	ldr	r3, [pc, #532]	; (8103460 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 810324a:	681b      	ldr	r3, [r3, #0]
 810324c:	08db      	lsrs	r3, r3, #3
 810324e:	f003 0303 	and.w	r3, r3, #3
 8103252:	4a84      	ldr	r2, [pc, #528]	; (8103464 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8103254:	fa22 f303 	lsr.w	r3, r2, r3
 8103258:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 810325a:	68bb      	ldr	r3, [r7, #8]
 810325c:	ee07 3a90 	vmov	s15, r3
 8103260:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8103264:	697b      	ldr	r3, [r7, #20]
 8103266:	ee07 3a90 	vmov	s15, r3
 810326a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810326e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8103272:	4b7b      	ldr	r3, [pc, #492]	; (8103460 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8103274:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8103276:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810327a:	ee07 3a90 	vmov	s15, r3
 810327e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8103282:	ed97 6a03 	vldr	s12, [r7, #12]
 8103286:	eddf 5a78 	vldr	s11, [pc, #480]	; 8103468 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 810328a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810328e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8103292:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8103296:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810329a:	ee67 7a27 	vmul.f32	s15, s14, s15
 810329e:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 81032a2:	e087      	b.n	81033b4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 81032a4:	697b      	ldr	r3, [r7, #20]
 81032a6:	ee07 3a90 	vmov	s15, r3
 81032aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81032ae:	eddf 6a6f 	vldr	s13, [pc, #444]	; 810346c <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 81032b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81032b6:	4b6a      	ldr	r3, [pc, #424]	; (8103460 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81032b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 81032ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81032be:	ee07 3a90 	vmov	s15, r3
 81032c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81032c6:	ed97 6a03 	vldr	s12, [r7, #12]
 81032ca:	eddf 5a67 	vldr	s11, [pc, #412]	; 8103468 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 81032ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81032d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81032d6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81032da:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81032de:	ee67 7a27 	vmul.f32	s15, s14, s15
 81032e2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 81032e6:	e065      	b.n	81033b4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 81032e8:	697b      	ldr	r3, [r7, #20]
 81032ea:	ee07 3a90 	vmov	s15, r3
 81032ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81032f2:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8103470 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 81032f6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81032fa:	4b59      	ldr	r3, [pc, #356]	; (8103460 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81032fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 81032fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8103302:	ee07 3a90 	vmov	s15, r3
 8103306:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810330a:	ed97 6a03 	vldr	s12, [r7, #12]
 810330e:	eddf 5a56 	vldr	s11, [pc, #344]	; 8103468 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8103312:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8103316:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810331a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810331e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8103322:	ee67 7a27 	vmul.f32	s15, s14, s15
 8103326:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 810332a:	e043      	b.n	81033b4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 810332c:	697b      	ldr	r3, [r7, #20]
 810332e:	ee07 3a90 	vmov	s15, r3
 8103332:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8103336:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8103474 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 810333a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810333e:	4b48      	ldr	r3, [pc, #288]	; (8103460 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8103340:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8103342:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8103346:	ee07 3a90 	vmov	s15, r3
 810334a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810334e:	ed97 6a03 	vldr	s12, [r7, #12]
 8103352:	eddf 5a45 	vldr	s11, [pc, #276]	; 8103468 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8103356:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810335a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810335e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8103362:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8103366:	ee67 7a27 	vmul.f32	s15, s14, s15
 810336a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 810336e:	e021      	b.n	81033b4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8103370:	697b      	ldr	r3, [r7, #20]
 8103372:	ee07 3a90 	vmov	s15, r3
 8103376:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810337a:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8103470 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 810337e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8103382:	4b37      	ldr	r3, [pc, #220]	; (8103460 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8103384:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8103386:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810338a:	ee07 3a90 	vmov	s15, r3
 810338e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8103392:	ed97 6a03 	vldr	s12, [r7, #12]
 8103396:	eddf 5a34 	vldr	s11, [pc, #208]	; 8103468 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 810339a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810339e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81033a2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81033a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81033aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 81033ae:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 81033b2:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 81033b4:	4b2a      	ldr	r3, [pc, #168]	; (8103460 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81033b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 81033b8:	0a5b      	lsrs	r3, r3, #9
 81033ba:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 81033be:	ee07 3a90 	vmov	s15, r3
 81033c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81033c6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 81033ca:	ee37 7a87 	vadd.f32	s14, s15, s14
 81033ce:	edd7 6a07 	vldr	s13, [r7, #28]
 81033d2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81033d6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81033da:	ee17 2a90 	vmov	r2, s15
 81033de:	687b      	ldr	r3, [r7, #4]
 81033e0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 81033e2:	4b1f      	ldr	r3, [pc, #124]	; (8103460 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81033e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 81033e6:	0c1b      	lsrs	r3, r3, #16
 81033e8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 81033ec:	ee07 3a90 	vmov	s15, r3
 81033f0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81033f4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 81033f8:	ee37 7a87 	vadd.f32	s14, s15, s14
 81033fc:	edd7 6a07 	vldr	s13, [r7, #28]
 8103400:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8103404:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8103408:	ee17 2a90 	vmov	r2, s15
 810340c:	687b      	ldr	r3, [r7, #4]
 810340e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8103410:	4b13      	ldr	r3, [pc, #76]	; (8103460 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8103412:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8103414:	0e1b      	lsrs	r3, r3, #24
 8103416:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 810341a:	ee07 3a90 	vmov	s15, r3
 810341e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8103422:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8103426:	ee37 7a87 	vadd.f32	s14, s15, s14
 810342a:	edd7 6a07 	vldr	s13, [r7, #28]
 810342e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8103432:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8103436:	ee17 2a90 	vmov	r2, s15
 810343a:	687b      	ldr	r3, [r7, #4]
 810343c:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 810343e:	e008      	b.n	8103452 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8103440:	687b      	ldr	r3, [r7, #4]
 8103442:	2200      	movs	r2, #0
 8103444:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8103446:	687b      	ldr	r3, [r7, #4]
 8103448:	2200      	movs	r2, #0
 810344a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 810344c:	687b      	ldr	r3, [r7, #4]
 810344e:	2200      	movs	r2, #0
 8103450:	609a      	str	r2, [r3, #8]
}
 8103452:	bf00      	nop
 8103454:	3724      	adds	r7, #36	; 0x24
 8103456:	46bd      	mov	sp, r7
 8103458:	f85d 7b04 	ldr.w	r7, [sp], #4
 810345c:	4770      	bx	lr
 810345e:	bf00      	nop
 8103460:	58024400 	.word	0x58024400
 8103464:	03d09000 	.word	0x03d09000
 8103468:	46000000 	.word	0x46000000
 810346c:	4c742400 	.word	0x4c742400
 8103470:	4a742400 	.word	0x4a742400
 8103474:	4af42400 	.word	0x4af42400

08103478 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 8103478:	b480      	push	{r7}
 810347a:	b089      	sub	sp, #36	; 0x24
 810347c:	af00      	add	r7, sp, #0
 810347e:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8103480:	4ba1      	ldr	r3, [pc, #644]	; (8103708 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8103482:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8103484:	f003 0303 	and.w	r3, r3, #3
 8103488:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 810348a:	4b9f      	ldr	r3, [pc, #636]	; (8103708 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 810348c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810348e:	0d1b      	lsrs	r3, r3, #20
 8103490:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8103494:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8103496:	4b9c      	ldr	r3, [pc, #624]	; (8103708 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8103498:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810349a:	0a1b      	lsrs	r3, r3, #8
 810349c:	f003 0301 	and.w	r3, r3, #1
 81034a0:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 81034a2:	4b99      	ldr	r3, [pc, #612]	; (8103708 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81034a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 81034a6:	08db      	lsrs	r3, r3, #3
 81034a8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 81034ac:	693a      	ldr	r2, [r7, #16]
 81034ae:	fb02 f303 	mul.w	r3, r2, r3
 81034b2:	ee07 3a90 	vmov	s15, r3
 81034b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81034ba:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 81034be:	697b      	ldr	r3, [r7, #20]
 81034c0:	2b00      	cmp	r3, #0
 81034c2:	f000 8111 	beq.w	81036e8 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 81034c6:	69bb      	ldr	r3, [r7, #24]
 81034c8:	2b02      	cmp	r3, #2
 81034ca:	f000 8083 	beq.w	81035d4 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 81034ce:	69bb      	ldr	r3, [r7, #24]
 81034d0:	2b02      	cmp	r3, #2
 81034d2:	f200 80a1 	bhi.w	8103618 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 81034d6:	69bb      	ldr	r3, [r7, #24]
 81034d8:	2b00      	cmp	r3, #0
 81034da:	d003      	beq.n	81034e4 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 81034dc:	69bb      	ldr	r3, [r7, #24]
 81034de:	2b01      	cmp	r3, #1
 81034e0:	d056      	beq.n	8103590 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 81034e2:	e099      	b.n	8103618 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 81034e4:	4b88      	ldr	r3, [pc, #544]	; (8103708 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81034e6:	681b      	ldr	r3, [r3, #0]
 81034e8:	f003 0320 	and.w	r3, r3, #32
 81034ec:	2b00      	cmp	r3, #0
 81034ee:	d02d      	beq.n	810354c <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 81034f0:	4b85      	ldr	r3, [pc, #532]	; (8103708 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81034f2:	681b      	ldr	r3, [r3, #0]
 81034f4:	08db      	lsrs	r3, r3, #3
 81034f6:	f003 0303 	and.w	r3, r3, #3
 81034fa:	4a84      	ldr	r2, [pc, #528]	; (810370c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 81034fc:	fa22 f303 	lsr.w	r3, r2, r3
 8103500:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8103502:	68bb      	ldr	r3, [r7, #8]
 8103504:	ee07 3a90 	vmov	s15, r3
 8103508:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810350c:	697b      	ldr	r3, [r7, #20]
 810350e:	ee07 3a90 	vmov	s15, r3
 8103512:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8103516:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810351a:	4b7b      	ldr	r3, [pc, #492]	; (8103708 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 810351c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810351e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8103522:	ee07 3a90 	vmov	s15, r3
 8103526:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810352a:	ed97 6a03 	vldr	s12, [r7, #12]
 810352e:	eddf 5a78 	vldr	s11, [pc, #480]	; 8103710 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8103532:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8103536:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810353a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810353e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8103542:	ee67 7a27 	vmul.f32	s15, s14, s15
 8103546:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 810354a:	e087      	b.n	810365c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 810354c:	697b      	ldr	r3, [r7, #20]
 810354e:	ee07 3a90 	vmov	s15, r3
 8103552:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8103556:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8103714 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 810355a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810355e:	4b6a      	ldr	r3, [pc, #424]	; (8103708 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8103560:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8103562:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8103566:	ee07 3a90 	vmov	s15, r3
 810356a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810356e:	ed97 6a03 	vldr	s12, [r7, #12]
 8103572:	eddf 5a67 	vldr	s11, [pc, #412]	; 8103710 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8103576:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810357a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810357e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8103582:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8103586:	ee67 7a27 	vmul.f32	s15, s14, s15
 810358a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 810358e:	e065      	b.n	810365c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8103590:	697b      	ldr	r3, [r7, #20]
 8103592:	ee07 3a90 	vmov	s15, r3
 8103596:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810359a:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8103718 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 810359e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81035a2:	4b59      	ldr	r3, [pc, #356]	; (8103708 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81035a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 81035a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81035aa:	ee07 3a90 	vmov	s15, r3
 81035ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81035b2:	ed97 6a03 	vldr	s12, [r7, #12]
 81035b6:	eddf 5a56 	vldr	s11, [pc, #344]	; 8103710 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 81035ba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81035be:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81035c2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81035c6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81035ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 81035ce:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 81035d2:	e043      	b.n	810365c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 81035d4:	697b      	ldr	r3, [r7, #20]
 81035d6:	ee07 3a90 	vmov	s15, r3
 81035da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81035de:	eddf 6a4f 	vldr	s13, [pc, #316]	; 810371c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 81035e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81035e6:	4b48      	ldr	r3, [pc, #288]	; (8103708 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81035e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 81035ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81035ee:	ee07 3a90 	vmov	s15, r3
 81035f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81035f6:	ed97 6a03 	vldr	s12, [r7, #12]
 81035fa:	eddf 5a45 	vldr	s11, [pc, #276]	; 8103710 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 81035fe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8103602:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8103606:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810360a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810360e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8103612:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8103616:	e021      	b.n	810365c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8103618:	697b      	ldr	r3, [r7, #20]
 810361a:	ee07 3a90 	vmov	s15, r3
 810361e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8103622:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8103718 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8103626:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810362a:	4b37      	ldr	r3, [pc, #220]	; (8103708 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 810362c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810362e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8103632:	ee07 3a90 	vmov	s15, r3
 8103636:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810363a:	ed97 6a03 	vldr	s12, [r7, #12]
 810363e:	eddf 5a34 	vldr	s11, [pc, #208]	; 8103710 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8103642:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8103646:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810364a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810364e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8103652:	ee67 7a27 	vmul.f32	s15, s14, s15
 8103656:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 810365a:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 810365c:	4b2a      	ldr	r3, [pc, #168]	; (8103708 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 810365e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8103660:	0a5b      	lsrs	r3, r3, #9
 8103662:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8103666:	ee07 3a90 	vmov	s15, r3
 810366a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810366e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8103672:	ee37 7a87 	vadd.f32	s14, s15, s14
 8103676:	edd7 6a07 	vldr	s13, [r7, #28]
 810367a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 810367e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8103682:	ee17 2a90 	vmov	r2, s15
 8103686:	687b      	ldr	r3, [r7, #4]
 8103688:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 810368a:	4b1f      	ldr	r3, [pc, #124]	; (8103708 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 810368c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810368e:	0c1b      	lsrs	r3, r3, #16
 8103690:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8103694:	ee07 3a90 	vmov	s15, r3
 8103698:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810369c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 81036a0:	ee37 7a87 	vadd.f32	s14, s15, s14
 81036a4:	edd7 6a07 	vldr	s13, [r7, #28]
 81036a8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81036ac:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81036b0:	ee17 2a90 	vmov	r2, s15
 81036b4:	687b      	ldr	r3, [r7, #4]
 81036b6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 81036b8:	4b13      	ldr	r3, [pc, #76]	; (8103708 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81036ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 81036bc:	0e1b      	lsrs	r3, r3, #24
 81036be:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 81036c2:	ee07 3a90 	vmov	s15, r3
 81036c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81036ca:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 81036ce:	ee37 7a87 	vadd.f32	s14, s15, s14
 81036d2:	edd7 6a07 	vldr	s13, [r7, #28]
 81036d6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81036da:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81036de:	ee17 2a90 	vmov	r2, s15
 81036e2:	687b      	ldr	r3, [r7, #4]
 81036e4:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 81036e6:	e008      	b.n	81036fa <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 81036e8:	687b      	ldr	r3, [r7, #4]
 81036ea:	2200      	movs	r2, #0
 81036ec:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 81036ee:	687b      	ldr	r3, [r7, #4]
 81036f0:	2200      	movs	r2, #0
 81036f2:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 81036f4:	687b      	ldr	r3, [r7, #4]
 81036f6:	2200      	movs	r2, #0
 81036f8:	609a      	str	r2, [r3, #8]
}
 81036fa:	bf00      	nop
 81036fc:	3724      	adds	r7, #36	; 0x24
 81036fe:	46bd      	mov	sp, r7
 8103700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103704:	4770      	bx	lr
 8103706:	bf00      	nop
 8103708:	58024400 	.word	0x58024400
 810370c:	03d09000 	.word	0x03d09000
 8103710:	46000000 	.word	0x46000000
 8103714:	4c742400 	.word	0x4c742400
 8103718:	4a742400 	.word	0x4a742400
 810371c:	4af42400 	.word	0x4af42400

08103720 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8103720:	b580      	push	{r7, lr}
 8103722:	b084      	sub	sp, #16
 8103724:	af00      	add	r7, sp, #0
 8103726:	6078      	str	r0, [r7, #4]
 8103728:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 810372a:	2300      	movs	r3, #0
 810372c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 810372e:	4b54      	ldr	r3, [pc, #336]	; (8103880 <RCCEx_PLL2_Config+0x160>)
 8103730:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8103732:	f003 0303 	and.w	r3, r3, #3
 8103736:	2b03      	cmp	r3, #3
 8103738:	d101      	bne.n	810373e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 810373a:	2301      	movs	r3, #1
 810373c:	e09b      	b.n	8103876 <RCCEx_PLL2_Config+0x156>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 810373e:	4b50      	ldr	r3, [pc, #320]	; (8103880 <RCCEx_PLL2_Config+0x160>)
 8103740:	681b      	ldr	r3, [r3, #0]
 8103742:	4a4f      	ldr	r2, [pc, #316]	; (8103880 <RCCEx_PLL2_Config+0x160>)
 8103744:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8103748:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 810374a:	f7fd fc11 	bl	8100f70 <HAL_GetTick>
 810374e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8103750:	e008      	b.n	8103764 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8103752:	f7fd fc0d 	bl	8100f70 <HAL_GetTick>
 8103756:	4602      	mov	r2, r0
 8103758:	68bb      	ldr	r3, [r7, #8]
 810375a:	1ad3      	subs	r3, r2, r3
 810375c:	2b02      	cmp	r3, #2
 810375e:	d901      	bls.n	8103764 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8103760:	2303      	movs	r3, #3
 8103762:	e088      	b.n	8103876 <RCCEx_PLL2_Config+0x156>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8103764:	4b46      	ldr	r3, [pc, #280]	; (8103880 <RCCEx_PLL2_Config+0x160>)
 8103766:	681b      	ldr	r3, [r3, #0]
 8103768:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 810376c:	2b00      	cmp	r3, #0
 810376e:	d1f0      	bne.n	8103752 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8103770:	4b43      	ldr	r3, [pc, #268]	; (8103880 <RCCEx_PLL2_Config+0x160>)
 8103772:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8103774:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8103778:	687b      	ldr	r3, [r7, #4]
 810377a:	681b      	ldr	r3, [r3, #0]
 810377c:	031b      	lsls	r3, r3, #12
 810377e:	4940      	ldr	r1, [pc, #256]	; (8103880 <RCCEx_PLL2_Config+0x160>)
 8103780:	4313      	orrs	r3, r2
 8103782:	628b      	str	r3, [r1, #40]	; 0x28
 8103784:	687b      	ldr	r3, [r7, #4]
 8103786:	685b      	ldr	r3, [r3, #4]
 8103788:	3b01      	subs	r3, #1
 810378a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 810378e:	687b      	ldr	r3, [r7, #4]
 8103790:	689b      	ldr	r3, [r3, #8]
 8103792:	3b01      	subs	r3, #1
 8103794:	025b      	lsls	r3, r3, #9
 8103796:	b29b      	uxth	r3, r3
 8103798:	431a      	orrs	r2, r3
 810379a:	687b      	ldr	r3, [r7, #4]
 810379c:	68db      	ldr	r3, [r3, #12]
 810379e:	3b01      	subs	r3, #1
 81037a0:	041b      	lsls	r3, r3, #16
 81037a2:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 81037a6:	431a      	orrs	r2, r3
 81037a8:	687b      	ldr	r3, [r7, #4]
 81037aa:	691b      	ldr	r3, [r3, #16]
 81037ac:	3b01      	subs	r3, #1
 81037ae:	061b      	lsls	r3, r3, #24
 81037b0:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 81037b4:	4932      	ldr	r1, [pc, #200]	; (8103880 <RCCEx_PLL2_Config+0x160>)
 81037b6:	4313      	orrs	r3, r2
 81037b8:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 81037ba:	4b31      	ldr	r3, [pc, #196]	; (8103880 <RCCEx_PLL2_Config+0x160>)
 81037bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81037be:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 81037c2:	687b      	ldr	r3, [r7, #4]
 81037c4:	695b      	ldr	r3, [r3, #20]
 81037c6:	492e      	ldr	r1, [pc, #184]	; (8103880 <RCCEx_PLL2_Config+0x160>)
 81037c8:	4313      	orrs	r3, r2
 81037ca:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 81037cc:	4b2c      	ldr	r3, [pc, #176]	; (8103880 <RCCEx_PLL2_Config+0x160>)
 81037ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81037d0:	f023 0220 	bic.w	r2, r3, #32
 81037d4:	687b      	ldr	r3, [r7, #4]
 81037d6:	699b      	ldr	r3, [r3, #24]
 81037d8:	4929      	ldr	r1, [pc, #164]	; (8103880 <RCCEx_PLL2_Config+0x160>)
 81037da:	4313      	orrs	r3, r2
 81037dc:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 81037de:	4b28      	ldr	r3, [pc, #160]	; (8103880 <RCCEx_PLL2_Config+0x160>)
 81037e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81037e2:	4a27      	ldr	r2, [pc, #156]	; (8103880 <RCCEx_PLL2_Config+0x160>)
 81037e4:	f023 0310 	bic.w	r3, r3, #16
 81037e8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 81037ea:	4b25      	ldr	r3, [pc, #148]	; (8103880 <RCCEx_PLL2_Config+0x160>)
 81037ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 81037ee:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 81037f2:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 81037f6:	687a      	ldr	r2, [r7, #4]
 81037f8:	69d2      	ldr	r2, [r2, #28]
 81037fa:	00d2      	lsls	r2, r2, #3
 81037fc:	4920      	ldr	r1, [pc, #128]	; (8103880 <RCCEx_PLL2_Config+0x160>)
 81037fe:	4313      	orrs	r3, r2
 8103800:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8103802:	4b1f      	ldr	r3, [pc, #124]	; (8103880 <RCCEx_PLL2_Config+0x160>)
 8103804:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103806:	4a1e      	ldr	r2, [pc, #120]	; (8103880 <RCCEx_PLL2_Config+0x160>)
 8103808:	f043 0310 	orr.w	r3, r3, #16
 810380c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 810380e:	683b      	ldr	r3, [r7, #0]
 8103810:	2b00      	cmp	r3, #0
 8103812:	d106      	bne.n	8103822 <RCCEx_PLL2_Config+0x102>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8103814:	4b1a      	ldr	r3, [pc, #104]	; (8103880 <RCCEx_PLL2_Config+0x160>)
 8103816:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103818:	4a19      	ldr	r2, [pc, #100]	; (8103880 <RCCEx_PLL2_Config+0x160>)
 810381a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 810381e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8103820:	e00f      	b.n	8103842 <RCCEx_PLL2_Config+0x122>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8103822:	683b      	ldr	r3, [r7, #0]
 8103824:	2b01      	cmp	r3, #1
 8103826:	d106      	bne.n	8103836 <RCCEx_PLL2_Config+0x116>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8103828:	4b15      	ldr	r3, [pc, #84]	; (8103880 <RCCEx_PLL2_Config+0x160>)
 810382a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810382c:	4a14      	ldr	r2, [pc, #80]	; (8103880 <RCCEx_PLL2_Config+0x160>)
 810382e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8103832:	62d3      	str	r3, [r2, #44]	; 0x2c
 8103834:	e005      	b.n	8103842 <RCCEx_PLL2_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8103836:	4b12      	ldr	r3, [pc, #72]	; (8103880 <RCCEx_PLL2_Config+0x160>)
 8103838:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810383a:	4a11      	ldr	r2, [pc, #68]	; (8103880 <RCCEx_PLL2_Config+0x160>)
 810383c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8103840:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8103842:	4b0f      	ldr	r3, [pc, #60]	; (8103880 <RCCEx_PLL2_Config+0x160>)
 8103844:	681b      	ldr	r3, [r3, #0]
 8103846:	4a0e      	ldr	r2, [pc, #56]	; (8103880 <RCCEx_PLL2_Config+0x160>)
 8103848:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 810384c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 810384e:	f7fd fb8f 	bl	8100f70 <HAL_GetTick>
 8103852:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8103854:	e008      	b.n	8103868 <RCCEx_PLL2_Config+0x148>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8103856:	f7fd fb8b 	bl	8100f70 <HAL_GetTick>
 810385a:	4602      	mov	r2, r0
 810385c:	68bb      	ldr	r3, [r7, #8]
 810385e:	1ad3      	subs	r3, r2, r3
 8103860:	2b02      	cmp	r3, #2
 8103862:	d901      	bls.n	8103868 <RCCEx_PLL2_Config+0x148>
      {
        return HAL_TIMEOUT;
 8103864:	2303      	movs	r3, #3
 8103866:	e006      	b.n	8103876 <RCCEx_PLL2_Config+0x156>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8103868:	4b05      	ldr	r3, [pc, #20]	; (8103880 <RCCEx_PLL2_Config+0x160>)
 810386a:	681b      	ldr	r3, [r3, #0]
 810386c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8103870:	2b00      	cmp	r3, #0
 8103872:	d0f0      	beq.n	8103856 <RCCEx_PLL2_Config+0x136>
    }

  }


  return status;
 8103874:	7bfb      	ldrb	r3, [r7, #15]
}
 8103876:	4618      	mov	r0, r3
 8103878:	3710      	adds	r7, #16
 810387a:	46bd      	mov	sp, r7
 810387c:	bd80      	pop	{r7, pc}
 810387e:	bf00      	nop
 8103880:	58024400 	.word	0x58024400

08103884 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8103884:	b580      	push	{r7, lr}
 8103886:	b084      	sub	sp, #16
 8103888:	af00      	add	r7, sp, #0
 810388a:	6078      	str	r0, [r7, #4]
 810388c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 810388e:	2300      	movs	r3, #0
 8103890:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8103892:	4b54      	ldr	r3, [pc, #336]	; (81039e4 <RCCEx_PLL3_Config+0x160>)
 8103894:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8103896:	f003 0303 	and.w	r3, r3, #3
 810389a:	2b03      	cmp	r3, #3
 810389c:	d101      	bne.n	81038a2 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 810389e:	2301      	movs	r3, #1
 81038a0:	e09b      	b.n	81039da <RCCEx_PLL3_Config+0x156>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 81038a2:	4b50      	ldr	r3, [pc, #320]	; (81039e4 <RCCEx_PLL3_Config+0x160>)
 81038a4:	681b      	ldr	r3, [r3, #0]
 81038a6:	4a4f      	ldr	r2, [pc, #316]	; (81039e4 <RCCEx_PLL3_Config+0x160>)
 81038a8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 81038ac:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 81038ae:	f7fd fb5f 	bl	8100f70 <HAL_GetTick>
 81038b2:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 81038b4:	e008      	b.n	81038c8 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 81038b6:	f7fd fb5b 	bl	8100f70 <HAL_GetTick>
 81038ba:	4602      	mov	r2, r0
 81038bc:	68bb      	ldr	r3, [r7, #8]
 81038be:	1ad3      	subs	r3, r2, r3
 81038c0:	2b02      	cmp	r3, #2
 81038c2:	d901      	bls.n	81038c8 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 81038c4:	2303      	movs	r3, #3
 81038c6:	e088      	b.n	81039da <RCCEx_PLL3_Config+0x156>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 81038c8:	4b46      	ldr	r3, [pc, #280]	; (81039e4 <RCCEx_PLL3_Config+0x160>)
 81038ca:	681b      	ldr	r3, [r3, #0]
 81038cc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 81038d0:	2b00      	cmp	r3, #0
 81038d2:	d1f0      	bne.n	81038b6 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 81038d4:	4b43      	ldr	r3, [pc, #268]	; (81039e4 <RCCEx_PLL3_Config+0x160>)
 81038d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81038d8:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 81038dc:	687b      	ldr	r3, [r7, #4]
 81038de:	681b      	ldr	r3, [r3, #0]
 81038e0:	051b      	lsls	r3, r3, #20
 81038e2:	4940      	ldr	r1, [pc, #256]	; (81039e4 <RCCEx_PLL3_Config+0x160>)
 81038e4:	4313      	orrs	r3, r2
 81038e6:	628b      	str	r3, [r1, #40]	; 0x28
 81038e8:	687b      	ldr	r3, [r7, #4]
 81038ea:	685b      	ldr	r3, [r3, #4]
 81038ec:	3b01      	subs	r3, #1
 81038ee:	f3c3 0208 	ubfx	r2, r3, #0, #9
 81038f2:	687b      	ldr	r3, [r7, #4]
 81038f4:	689b      	ldr	r3, [r3, #8]
 81038f6:	3b01      	subs	r3, #1
 81038f8:	025b      	lsls	r3, r3, #9
 81038fa:	b29b      	uxth	r3, r3
 81038fc:	431a      	orrs	r2, r3
 81038fe:	687b      	ldr	r3, [r7, #4]
 8103900:	68db      	ldr	r3, [r3, #12]
 8103902:	3b01      	subs	r3, #1
 8103904:	041b      	lsls	r3, r3, #16
 8103906:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 810390a:	431a      	orrs	r2, r3
 810390c:	687b      	ldr	r3, [r7, #4]
 810390e:	691b      	ldr	r3, [r3, #16]
 8103910:	3b01      	subs	r3, #1
 8103912:	061b      	lsls	r3, r3, #24
 8103914:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8103918:	4932      	ldr	r1, [pc, #200]	; (81039e4 <RCCEx_PLL3_Config+0x160>)
 810391a:	4313      	orrs	r3, r2
 810391c:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 810391e:	4b31      	ldr	r3, [pc, #196]	; (81039e4 <RCCEx_PLL3_Config+0x160>)
 8103920:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103922:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8103926:	687b      	ldr	r3, [r7, #4]
 8103928:	695b      	ldr	r3, [r3, #20]
 810392a:	492e      	ldr	r1, [pc, #184]	; (81039e4 <RCCEx_PLL3_Config+0x160>)
 810392c:	4313      	orrs	r3, r2
 810392e:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8103930:	4b2c      	ldr	r3, [pc, #176]	; (81039e4 <RCCEx_PLL3_Config+0x160>)
 8103932:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103934:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8103938:	687b      	ldr	r3, [r7, #4]
 810393a:	699b      	ldr	r3, [r3, #24]
 810393c:	4929      	ldr	r1, [pc, #164]	; (81039e4 <RCCEx_PLL3_Config+0x160>)
 810393e:	4313      	orrs	r3, r2
 8103940:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8103942:	4b28      	ldr	r3, [pc, #160]	; (81039e4 <RCCEx_PLL3_Config+0x160>)
 8103944:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103946:	4a27      	ldr	r2, [pc, #156]	; (81039e4 <RCCEx_PLL3_Config+0x160>)
 8103948:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 810394c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 810394e:	4b25      	ldr	r3, [pc, #148]	; (81039e4 <RCCEx_PLL3_Config+0x160>)
 8103950:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8103952:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8103956:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 810395a:	687a      	ldr	r2, [r7, #4]
 810395c:	69d2      	ldr	r2, [r2, #28]
 810395e:	00d2      	lsls	r2, r2, #3
 8103960:	4920      	ldr	r1, [pc, #128]	; (81039e4 <RCCEx_PLL3_Config+0x160>)
 8103962:	4313      	orrs	r3, r2
 8103964:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8103966:	4b1f      	ldr	r3, [pc, #124]	; (81039e4 <RCCEx_PLL3_Config+0x160>)
 8103968:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810396a:	4a1e      	ldr	r2, [pc, #120]	; (81039e4 <RCCEx_PLL3_Config+0x160>)
 810396c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8103970:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8103972:	683b      	ldr	r3, [r7, #0]
 8103974:	2b00      	cmp	r3, #0
 8103976:	d106      	bne.n	8103986 <RCCEx_PLL3_Config+0x102>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8103978:	4b1a      	ldr	r3, [pc, #104]	; (81039e4 <RCCEx_PLL3_Config+0x160>)
 810397a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810397c:	4a19      	ldr	r2, [pc, #100]	; (81039e4 <RCCEx_PLL3_Config+0x160>)
 810397e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8103982:	62d3      	str	r3, [r2, #44]	; 0x2c
 8103984:	e00f      	b.n	81039a6 <RCCEx_PLL3_Config+0x122>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8103986:	683b      	ldr	r3, [r7, #0]
 8103988:	2b01      	cmp	r3, #1
 810398a:	d106      	bne.n	810399a <RCCEx_PLL3_Config+0x116>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 810398c:	4b15      	ldr	r3, [pc, #84]	; (81039e4 <RCCEx_PLL3_Config+0x160>)
 810398e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103990:	4a14      	ldr	r2, [pc, #80]	; (81039e4 <RCCEx_PLL3_Config+0x160>)
 8103992:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8103996:	62d3      	str	r3, [r2, #44]	; 0x2c
 8103998:	e005      	b.n	81039a6 <RCCEx_PLL3_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 810399a:	4b12      	ldr	r3, [pc, #72]	; (81039e4 <RCCEx_PLL3_Config+0x160>)
 810399c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810399e:	4a11      	ldr	r2, [pc, #68]	; (81039e4 <RCCEx_PLL3_Config+0x160>)
 81039a0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 81039a4:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 81039a6:	4b0f      	ldr	r3, [pc, #60]	; (81039e4 <RCCEx_PLL3_Config+0x160>)
 81039a8:	681b      	ldr	r3, [r3, #0]
 81039aa:	4a0e      	ldr	r2, [pc, #56]	; (81039e4 <RCCEx_PLL3_Config+0x160>)
 81039ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 81039b0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 81039b2:	f7fd fadd 	bl	8100f70 <HAL_GetTick>
 81039b6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 81039b8:	e008      	b.n	81039cc <RCCEx_PLL3_Config+0x148>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 81039ba:	f7fd fad9 	bl	8100f70 <HAL_GetTick>
 81039be:	4602      	mov	r2, r0
 81039c0:	68bb      	ldr	r3, [r7, #8]
 81039c2:	1ad3      	subs	r3, r2, r3
 81039c4:	2b02      	cmp	r3, #2
 81039c6:	d901      	bls.n	81039cc <RCCEx_PLL3_Config+0x148>
      {
        return HAL_TIMEOUT;
 81039c8:	2303      	movs	r3, #3
 81039ca:	e006      	b.n	81039da <RCCEx_PLL3_Config+0x156>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 81039cc:	4b05      	ldr	r3, [pc, #20]	; (81039e4 <RCCEx_PLL3_Config+0x160>)
 81039ce:	681b      	ldr	r3, [r3, #0]
 81039d0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 81039d4:	2b00      	cmp	r3, #0
 81039d6:	d0f0      	beq.n	81039ba <RCCEx_PLL3_Config+0x136>
    }

  }


  return status;
 81039d8:	7bfb      	ldrb	r3, [r7, #15]
}
 81039da:	4618      	mov	r0, r3
 81039dc:	3710      	adds	r7, #16
 81039de:	46bd      	mov	sp, r7
 81039e0:	bd80      	pop	{r7, pc}
 81039e2:	bf00      	nop
 81039e4:	58024400 	.word	0x58024400

081039e8 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 81039e8:	b580      	push	{r7, lr}
 81039ea:	b084      	sub	sp, #16
 81039ec:	af00      	add	r7, sp, #0
 81039ee:	6078      	str	r0, [r7, #4]
  uint32_t crc_length;
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 81039f0:	687b      	ldr	r3, [r7, #4]
 81039f2:	2b00      	cmp	r3, #0
 81039f4:	d101      	bne.n	81039fa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 81039f6:	2301      	movs	r3, #1
 81039f8:	e0f1      	b.n	8103bde <HAL_SPI_Init+0x1f6>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 81039fa:	687b      	ldr	r3, [r7, #4]
 81039fc:	2200      	movs	r2, #0
 81039fe:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8103a00:	687b      	ldr	r3, [r7, #4]
 8103a02:	681b      	ldr	r3, [r3, #0]
 8103a04:	4a78      	ldr	r2, [pc, #480]	; (8103be8 <HAL_SPI_Init+0x200>)
 8103a06:	4293      	cmp	r3, r2
 8103a08:	d00f      	beq.n	8103a2a <HAL_SPI_Init+0x42>
 8103a0a:	687b      	ldr	r3, [r7, #4]
 8103a0c:	681b      	ldr	r3, [r3, #0]
 8103a0e:	4a77      	ldr	r2, [pc, #476]	; (8103bec <HAL_SPI_Init+0x204>)
 8103a10:	4293      	cmp	r3, r2
 8103a12:	d00a      	beq.n	8103a2a <HAL_SPI_Init+0x42>
 8103a14:	687b      	ldr	r3, [r7, #4]
 8103a16:	681b      	ldr	r3, [r3, #0]
 8103a18:	4a75      	ldr	r2, [pc, #468]	; (8103bf0 <HAL_SPI_Init+0x208>)
 8103a1a:	4293      	cmp	r3, r2
 8103a1c:	d005      	beq.n	8103a2a <HAL_SPI_Init+0x42>
 8103a1e:	687b      	ldr	r3, [r7, #4]
 8103a20:	68db      	ldr	r3, [r3, #12]
 8103a22:	2b0f      	cmp	r3, #15
 8103a24:	d901      	bls.n	8103a2a <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 8103a26:	2301      	movs	r3, #1
 8103a28:	e0d9      	b.n	8103bde <HAL_SPI_Init+0x1f6>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8103a2a:	6878      	ldr	r0, [r7, #4]
 8103a2c:	f000 ff01 	bl	8104832 <SPI_GetPacketSize>
 8103a30:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8103a32:	687b      	ldr	r3, [r7, #4]
 8103a34:	681b      	ldr	r3, [r3, #0]
 8103a36:	4a6c      	ldr	r2, [pc, #432]	; (8103be8 <HAL_SPI_Init+0x200>)
 8103a38:	4293      	cmp	r3, r2
 8103a3a:	d00c      	beq.n	8103a56 <HAL_SPI_Init+0x6e>
 8103a3c:	687b      	ldr	r3, [r7, #4]
 8103a3e:	681b      	ldr	r3, [r3, #0]
 8103a40:	4a6a      	ldr	r2, [pc, #424]	; (8103bec <HAL_SPI_Init+0x204>)
 8103a42:	4293      	cmp	r3, r2
 8103a44:	d007      	beq.n	8103a56 <HAL_SPI_Init+0x6e>
 8103a46:	687b      	ldr	r3, [r7, #4]
 8103a48:	681b      	ldr	r3, [r3, #0]
 8103a4a:	4a69      	ldr	r2, [pc, #420]	; (8103bf0 <HAL_SPI_Init+0x208>)
 8103a4c:	4293      	cmp	r3, r2
 8103a4e:	d002      	beq.n	8103a56 <HAL_SPI_Init+0x6e>
 8103a50:	68fb      	ldr	r3, [r7, #12]
 8103a52:	2b08      	cmp	r3, #8
 8103a54:	d811      	bhi.n	8103a7a <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8103a56:	687b      	ldr	r3, [r7, #4]
 8103a58:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8103a5a:	4a63      	ldr	r2, [pc, #396]	; (8103be8 <HAL_SPI_Init+0x200>)
 8103a5c:	4293      	cmp	r3, r2
 8103a5e:	d009      	beq.n	8103a74 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8103a60:	687b      	ldr	r3, [r7, #4]
 8103a62:	681b      	ldr	r3, [r3, #0]
 8103a64:	4a61      	ldr	r2, [pc, #388]	; (8103bec <HAL_SPI_Init+0x204>)
 8103a66:	4293      	cmp	r3, r2
 8103a68:	d004      	beq.n	8103a74 <HAL_SPI_Init+0x8c>
 8103a6a:	687b      	ldr	r3, [r7, #4]
 8103a6c:	681b      	ldr	r3, [r3, #0]
 8103a6e:	4a60      	ldr	r2, [pc, #384]	; (8103bf0 <HAL_SPI_Init+0x208>)
 8103a70:	4293      	cmp	r3, r2
 8103a72:	d104      	bne.n	8103a7e <HAL_SPI_Init+0x96>
 8103a74:	68fb      	ldr	r3, [r7, #12]
 8103a76:	2b10      	cmp	r3, #16
 8103a78:	d901      	bls.n	8103a7e <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 8103a7a:	2301      	movs	r3, #1
 8103a7c:	e0af      	b.n	8103bde <HAL_SPI_Init+0x1f6>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8103a7e:	687b      	ldr	r3, [r7, #4]
 8103a80:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8103a84:	b2db      	uxtb	r3, r3
 8103a86:	2b00      	cmp	r3, #0
 8103a88:	d106      	bne.n	8103a98 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8103a8a:	687b      	ldr	r3, [r7, #4]
 8103a8c:	2200      	movs	r2, #0
 8103a8e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8103a92:	6878      	ldr	r0, [r7, #4]
 8103a94:	f7fd f866 	bl	8100b64 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8103a98:	687b      	ldr	r3, [r7, #4]
 8103a9a:	2202      	movs	r2, #2
 8103a9c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8103aa0:	687b      	ldr	r3, [r7, #4]
 8103aa2:	681b      	ldr	r3, [r3, #0]
 8103aa4:	681a      	ldr	r2, [r3, #0]
 8103aa6:	687b      	ldr	r3, [r7, #4]
 8103aa8:	681b      	ldr	r3, [r3, #0]
 8103aaa:	f022 0201 	bic.w	r2, r2, #1
 8103aae:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8103ab0:	687b      	ldr	r3, [r7, #4]
 8103ab2:	681b      	ldr	r3, [r3, #0]
 8103ab4:	689b      	ldr	r3, [r3, #8]
 8103ab6:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 8103aba:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8103abc:	687b      	ldr	r3, [r7, #4]
 8103abe:	699b      	ldr	r3, [r3, #24]
 8103ac0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8103ac4:	d119      	bne.n	8103afa <HAL_SPI_Init+0x112>
 8103ac6:	687b      	ldr	r3, [r7, #4]
 8103ac8:	685b      	ldr	r3, [r3, #4]
 8103aca:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8103ace:	d103      	bne.n	8103ad8 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8103ad0:	687b      	ldr	r3, [r7, #4]
 8103ad2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8103ad4:	2b00      	cmp	r3, #0
 8103ad6:	d008      	beq.n	8103aea <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8103ad8:	687b      	ldr	r3, [r7, #4]
 8103ada:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8103adc:	2b00      	cmp	r3, #0
 8103ade:	d10c      	bne.n	8103afa <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8103ae0:	687b      	ldr	r3, [r7, #4]
 8103ae2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8103ae4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8103ae8:	d107      	bne.n	8103afa <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8103aea:	687b      	ldr	r3, [r7, #4]
 8103aec:	681b      	ldr	r3, [r3, #0]
 8103aee:	681a      	ldr	r2, [r3, #0]
 8103af0:	687b      	ldr	r3, [r7, #4]
 8103af2:	681b      	ldr	r3, [r3, #0]
 8103af4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8103af8:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8103afa:	687b      	ldr	r3, [r7, #4]
 8103afc:	69da      	ldr	r2, [r3, #28]
 8103afe:	687b      	ldr	r3, [r7, #4]
 8103b00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8103b02:	431a      	orrs	r2, r3
 8103b04:	68bb      	ldr	r3, [r7, #8]
 8103b06:	431a      	orrs	r2, r3
 8103b08:	687b      	ldr	r3, [r7, #4]
 8103b0a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8103b0c:	ea42 0103 	orr.w	r1, r2, r3
 8103b10:	687b      	ldr	r3, [r7, #4]
 8103b12:	68da      	ldr	r2, [r3, #12]
 8103b14:	687b      	ldr	r3, [r7, #4]
 8103b16:	681b      	ldr	r3, [r3, #0]
 8103b18:	430a      	orrs	r2, r1
 8103b1a:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8103b1c:	687b      	ldr	r3, [r7, #4]
 8103b1e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8103b20:	687b      	ldr	r3, [r7, #4]
 8103b22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8103b24:	431a      	orrs	r2, r3
 8103b26:	687b      	ldr	r3, [r7, #4]
 8103b28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8103b2a:	431a      	orrs	r2, r3
 8103b2c:	687b      	ldr	r3, [r7, #4]
 8103b2e:	699b      	ldr	r3, [r3, #24]
 8103b30:	431a      	orrs	r2, r3
 8103b32:	687b      	ldr	r3, [r7, #4]
 8103b34:	691b      	ldr	r3, [r3, #16]
 8103b36:	431a      	orrs	r2, r3
 8103b38:	687b      	ldr	r3, [r7, #4]
 8103b3a:	695b      	ldr	r3, [r3, #20]
 8103b3c:	431a      	orrs	r2, r3
 8103b3e:	687b      	ldr	r3, [r7, #4]
 8103b40:	6a1b      	ldr	r3, [r3, #32]
 8103b42:	431a      	orrs	r2, r3
 8103b44:	687b      	ldr	r3, [r7, #4]
 8103b46:	685b      	ldr	r3, [r3, #4]
 8103b48:	431a      	orrs	r2, r3
 8103b4a:	687b      	ldr	r3, [r7, #4]
 8103b4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8103b4e:	431a      	orrs	r2, r3
 8103b50:	687b      	ldr	r3, [r7, #4]
 8103b52:	689b      	ldr	r3, [r3, #8]
 8103b54:	431a      	orrs	r2, r3
 8103b56:	687b      	ldr	r3, [r7, #4]
 8103b58:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8103b5a:	ea42 0103 	orr.w	r1, r2, r3
 8103b5e:	687b      	ldr	r3, [r7, #4]
 8103b60:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8103b62:	687b      	ldr	r3, [r7, #4]
 8103b64:	681b      	ldr	r3, [r3, #0]
 8103b66:	430a      	orrs	r2, r1
 8103b68:	60da      	str	r2, [r3, #12]
    WRITE_REG(hspi->Instance->CRCPOLY, hspi->Init.CRCPolynomial);
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8103b6a:	687b      	ldr	r3, [r7, #4]
 8103b6c:	685b      	ldr	r3, [r3, #4]
 8103b6e:	2b00      	cmp	r3, #0
 8103b70:	d113      	bne.n	8103b9a <HAL_SPI_Init+0x1b2>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 8103b72:	687b      	ldr	r3, [r7, #4]
 8103b74:	681b      	ldr	r3, [r3, #0]
 8103b76:	689b      	ldr	r3, [r3, #8]
 8103b78:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 8103b7c:	687b      	ldr	r3, [r7, #4]
 8103b7e:	681b      	ldr	r3, [r3, #0]
 8103b80:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8103b84:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8103b86:	687b      	ldr	r3, [r7, #4]
 8103b88:	681b      	ldr	r3, [r3, #0]
 8103b8a:	689b      	ldr	r3, [r3, #8]
 8103b8c:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 8103b90:	687b      	ldr	r3, [r7, #4]
 8103b92:	681b      	ldr	r3, [r3, #0]
 8103b94:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8103b98:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8103b9a:	687b      	ldr	r3, [r7, #4]
 8103b9c:	681b      	ldr	r3, [r3, #0]
 8103b9e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8103ba0:	687b      	ldr	r3, [r7, #4]
 8103ba2:	681b      	ldr	r3, [r3, #0]
 8103ba4:	f022 0201 	bic.w	r2, r2, #1
 8103ba8:	651a      	str	r2, [r3, #80]	; 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8103baa:	687b      	ldr	r3, [r7, #4]
 8103bac:	685b      	ldr	r3, [r3, #4]
 8103bae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8103bb2:	2b00      	cmp	r3, #0
 8103bb4:	d00a      	beq.n	8103bcc <HAL_SPI_Init+0x1e4>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8103bb6:	687b      	ldr	r3, [r7, #4]
 8103bb8:	681b      	ldr	r3, [r3, #0]
 8103bba:	68db      	ldr	r3, [r3, #12]
 8103bbc:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8103bc0:	687b      	ldr	r3, [r7, #4]
 8103bc2:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8103bc4:	687b      	ldr	r3, [r7, #4]
 8103bc6:	681b      	ldr	r3, [r3, #0]
 8103bc8:	430a      	orrs	r2, r1
 8103bca:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8103bcc:	687b      	ldr	r3, [r7, #4]
 8103bce:	2200      	movs	r2, #0
 8103bd0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8103bd4:	687b      	ldr	r3, [r7, #4]
 8103bd6:	2201      	movs	r2, #1
 8103bd8:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  return HAL_OK;
 8103bdc:	2300      	movs	r3, #0
}
 8103bde:	4618      	mov	r0, r3
 8103be0:	3710      	adds	r7, #16
 8103be2:	46bd      	mov	sp, r7
 8103be4:	bd80      	pop	{r7, pc}
 8103be6:	bf00      	nop
 8103be8:	40013000 	.word	0x40013000
 8103bec:	40003800 	.word	0x40003800
 8103bf0:	40003c00 	.word	0x40003c00

08103bf4 <HAL_SPI_Receive_IT>:
  * @param  pData: pointer to data buffer
  * @param  Size : amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8103bf4:	b580      	push	{r7, lr}
 8103bf6:	b086      	sub	sp, #24
 8103bf8:	af00      	add	r7, sp, #0
 8103bfa:	60f8      	str	r0, [r7, #12]
 8103bfc:	60b9      	str	r1, [r7, #8]
 8103bfe:	4613      	mov	r3, r2
 8103c00:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8103c02:	2300      	movs	r3, #0
 8103c04:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8103c06:	68fb      	ldr	r3, [r7, #12]
 8103c08:	689b      	ldr	r3, [r3, #8]
 8103c0a:	2b00      	cmp	r3, #0
 8103c0c:	d110      	bne.n	8103c30 <HAL_SPI_Receive_IT+0x3c>
 8103c0e:	68fb      	ldr	r3, [r7, #12]
 8103c10:	685b      	ldr	r3, [r3, #4]
 8103c12:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8103c16:	d10b      	bne.n	8103c30 <HAL_SPI_Receive_IT+0x3c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8103c18:	68fb      	ldr	r3, [r7, #12]
 8103c1a:	2204      	movs	r2, #4
 8103c1c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_IT(hspi, pData, pData, Size);
 8103c20:	88fb      	ldrh	r3, [r7, #6]
 8103c22:	68ba      	ldr	r2, [r7, #8]
 8103c24:	68b9      	ldr	r1, [r7, #8]
 8103c26:	68f8      	ldr	r0, [r7, #12]
 8103c28:	f000 f8a2 	bl	8103d70 <HAL_SPI_TransmitReceive_IT>
 8103c2c:	4603      	mov	r3, r0
 8103c2e:	e095      	b.n	8103d5c <HAL_SPI_Receive_IT+0x168>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8103c30:	68fb      	ldr	r3, [r7, #12]
 8103c32:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8103c36:	2b01      	cmp	r3, #1
 8103c38:	d101      	bne.n	8103c3e <HAL_SPI_Receive_IT+0x4a>
 8103c3a:	2302      	movs	r3, #2
 8103c3c:	e08e      	b.n	8103d5c <HAL_SPI_Receive_IT+0x168>
 8103c3e:	68fb      	ldr	r3, [r7, #12]
 8103c40:	2201      	movs	r2, #1
 8103c42:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  if (hspi->State != HAL_SPI_STATE_READY)
 8103c46:	68fb      	ldr	r3, [r7, #12]
 8103c48:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8103c4c:	b2db      	uxtb	r3, r3
 8103c4e:	2b01      	cmp	r3, #1
 8103c50:	d007      	beq.n	8103c62 <HAL_SPI_Receive_IT+0x6e>
  {
    errorcode = HAL_BUSY;
 8103c52:	2302      	movs	r3, #2
 8103c54:	75fb      	strb	r3, [r7, #23]
    __HAL_UNLOCK(hspi);
 8103c56:	68fb      	ldr	r3, [r7, #12]
 8103c58:	2200      	movs	r2, #0
 8103c5a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 8103c5e:	7dfb      	ldrb	r3, [r7, #23]
 8103c60:	e07c      	b.n	8103d5c <HAL_SPI_Receive_IT+0x168>
  }

  if ((pData == NULL) || (Size == 0UL))
 8103c62:	68bb      	ldr	r3, [r7, #8]
 8103c64:	2b00      	cmp	r3, #0
 8103c66:	d002      	beq.n	8103c6e <HAL_SPI_Receive_IT+0x7a>
 8103c68:	88fb      	ldrh	r3, [r7, #6]
 8103c6a:	2b00      	cmp	r3, #0
 8103c6c:	d107      	bne.n	8103c7e <HAL_SPI_Receive_IT+0x8a>
  {
    errorcode = HAL_ERROR;
 8103c6e:	2301      	movs	r3, #1
 8103c70:	75fb      	strb	r3, [r7, #23]
    __HAL_UNLOCK(hspi);
 8103c72:	68fb      	ldr	r3, [r7, #12]
 8103c74:	2200      	movs	r2, #0
 8103c76:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 8103c7a:	7dfb      	ldrb	r3, [r7, #23]
 8103c7c:	e06e      	b.n	8103d5c <HAL_SPI_Receive_IT+0x168>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8103c7e:	68fb      	ldr	r3, [r7, #12]
 8103c80:	2204      	movs	r2, #4
 8103c82:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8103c86:	68fb      	ldr	r3, [r7, #12]
 8103c88:	2200      	movs	r2, #0
 8103c8a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8103c8e:	68fb      	ldr	r3, [r7, #12]
 8103c90:	68ba      	ldr	r2, [r7, #8]
 8103c92:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = Size;
 8103c94:	68fb      	ldr	r3, [r7, #12]
 8103c96:	88fa      	ldrh	r2, [r7, #6]
 8103c98:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = Size;
 8103c9c:	68fb      	ldr	r3, [r7, #12]
 8103c9e:	88fa      	ldrh	r2, [r7, #6]
 8103ca0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

  /* Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 8103ca4:	68fb      	ldr	r3, [r7, #12]
 8103ca6:	2200      	movs	r2, #0
 8103ca8:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferSize  = (uint16_t) 0UL;
 8103caa:	68fb      	ldr	r3, [r7, #12]
 8103cac:	2200      	movs	r2, #0
 8103cae:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = (uint16_t) 0UL;
 8103cb2:	68fb      	ldr	r3, [r7, #12]
 8103cb4:	2200      	movs	r2, #0
 8103cb6:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->TxISR       = NULL;
 8103cba:	68fb      	ldr	r3, [r7, #12]
 8103cbc:	2200      	movs	r2, #0
 8103cbe:	675a      	str	r2, [r3, #116]	; 0x74

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8103cc0:	68fb      	ldr	r3, [r7, #12]
 8103cc2:	68db      	ldr	r3, [r3, #12]
 8103cc4:	2b0f      	cmp	r3, #15
 8103cc6:	d903      	bls.n	8103cd0 <HAL_SPI_Receive_IT+0xdc>
  {
    hspi->RxISR = SPI_RxISR_32BIT;
 8103cc8:	68fb      	ldr	r3, [r7, #12]
 8103cca:	4a26      	ldr	r2, [pc, #152]	; (8103d64 <HAL_SPI_Receive_IT+0x170>)
 8103ccc:	671a      	str	r2, [r3, #112]	; 0x70
 8103cce:	e00a      	b.n	8103ce6 <HAL_SPI_Receive_IT+0xf2>
  }
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8103cd0:	68fb      	ldr	r3, [r7, #12]
 8103cd2:	68db      	ldr	r3, [r3, #12]
 8103cd4:	2b07      	cmp	r3, #7
 8103cd6:	d903      	bls.n	8103ce0 <HAL_SPI_Receive_IT+0xec>
  {
    hspi->RxISR = SPI_RxISR_16BIT;
 8103cd8:	68fb      	ldr	r3, [r7, #12]
 8103cda:	4a23      	ldr	r2, [pc, #140]	; (8103d68 <HAL_SPI_Receive_IT+0x174>)
 8103cdc:	671a      	str	r2, [r3, #112]	; 0x70
 8103cde:	e002      	b.n	8103ce6 <HAL_SPI_Receive_IT+0xf2>
  }
  else
  {
    hspi->RxISR = SPI_RxISR_8BIT;
 8103ce0:	68fb      	ldr	r3, [r7, #12]
 8103ce2:	4a22      	ldr	r2, [pc, #136]	; (8103d6c <HAL_SPI_Receive_IT+0x178>)
 8103ce4:	671a      	str	r2, [r3, #112]	; 0x70
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8103ce6:	68fb      	ldr	r3, [r7, #12]
 8103ce8:	689b      	ldr	r3, [r3, #8]
 8103cea:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 8103cee:	d107      	bne.n	8103d00 <HAL_SPI_Receive_IT+0x10c>
  {
    SPI_1LINE_RX(hspi);
 8103cf0:	68fb      	ldr	r3, [r7, #12]
 8103cf2:	681b      	ldr	r3, [r3, #0]
 8103cf4:	681a      	ldr	r2, [r3, #0]
 8103cf6:	68fb      	ldr	r3, [r7, #12]
 8103cf8:	681b      	ldr	r3, [r3, #0]
 8103cfa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8103cfe:	601a      	str	r2, [r3, #0]
  /* Note : The SPI must be enabled after unlocking current process
            to avoid the risk of SPI interrupt handle execution before current
            process unlock */

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8103d00:	68fb      	ldr	r3, [r7, #12]
 8103d02:	681b      	ldr	r3, [r3, #0]
 8103d04:	685b      	ldr	r3, [r3, #4]
 8103d06:	0c1b      	lsrs	r3, r3, #16
 8103d08:	041b      	lsls	r3, r3, #16
 8103d0a:	88f9      	ldrh	r1, [r7, #6]
 8103d0c:	68fa      	ldr	r2, [r7, #12]
 8103d0e:	6812      	ldr	r2, [r2, #0]
 8103d10:	430b      	orrs	r3, r1
 8103d12:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8103d14:	68fb      	ldr	r3, [r7, #12]
 8103d16:	681b      	ldr	r3, [r3, #0]
 8103d18:	681a      	ldr	r2, [r3, #0]
 8103d1a:	68fb      	ldr	r3, [r7, #12]
 8103d1c:	681b      	ldr	r3, [r3, #0]
 8103d1e:	f042 0201 	orr.w	r2, r2, #1
 8103d22:	601a      	str	r2, [r3, #0]

  /* Enable EOT, RXP, OVR, FRE, MODF and TSERF interrupts */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_OVR | SPI_IT_FRE | SPI_IT_MODF | SPI_IT_TSERF));
 8103d24:	68fb      	ldr	r3, [r7, #12]
 8103d26:	681b      	ldr	r3, [r3, #0]
 8103d28:	691b      	ldr	r3, [r3, #16]
 8103d2a:	68fa      	ldr	r2, [r7, #12]
 8103d2c:	6812      	ldr	r2, [r2, #0]
 8103d2e:	f443 63e9 	orr.w	r3, r3, #1864	; 0x748
 8103d32:	f043 0301 	orr.w	r3, r3, #1
 8103d36:	6113      	str	r3, [r2, #16]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8103d38:	68fb      	ldr	r3, [r7, #12]
 8103d3a:	685b      	ldr	r3, [r3, #4]
 8103d3c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8103d40:	d107      	bne.n	8103d52 <HAL_SPI_Receive_IT+0x15e>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8103d42:	68fb      	ldr	r3, [r7, #12]
 8103d44:	681b      	ldr	r3, [r3, #0]
 8103d46:	681a      	ldr	r2, [r3, #0]
 8103d48:	68fb      	ldr	r3, [r7, #12]
 8103d4a:	681b      	ldr	r3, [r3, #0]
 8103d4c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8103d50:	601a      	str	r2, [r3, #0]
  }

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8103d52:	68fb      	ldr	r3, [r7, #12]
 8103d54:	2200      	movs	r2, #0
 8103d56:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
  return errorcode;
 8103d5a:	7dfb      	ldrb	r3, [r7, #23]
}
 8103d5c:	4618      	mov	r0, r3
 8103d5e:	3718      	adds	r7, #24
 8103d60:	46bd      	mov	sp, r7
 8103d62:	bd80      	pop	{r7, pc}
 8103d64:	0810458b 	.word	0x0810458b
 8103d68:	0810452b 	.word	0x0810452b
 8103d6c:	081044cd 	.word	0x081044cd

08103d70 <HAL_SPI_TransmitReceive_IT>:
  * @param  pRxData: pointer to reception data buffer
  * @param  Size   : amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)
{
 8103d70:	b480      	push	{r7}
 8103d72:	b08b      	sub	sp, #44	; 0x2c
 8103d74:	af00      	add	r7, sp, #0
 8103d76:	60f8      	str	r0, [r7, #12]
 8103d78:	60b9      	str	r1, [r7, #8]
 8103d7a:	607a      	str	r2, [r7, #4]
 8103d7c:	807b      	strh	r3, [r7, #2]
  HAL_SPI_StateTypeDef  tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8103d7e:	2300      	movs	r3, #0
 8103d80:	77fb      	strb	r3, [r7, #31]
  uint32_t max_fifo_length = 0UL;
 8103d82:	2300      	movs	r3, #0
 8103d84:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmp_TxXferCount;

#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8103d86:	68fb      	ldr	r3, [r7, #12]
 8103d88:	681b      	ldr	r3, [r3, #0]
 8103d8a:	3320      	adds	r3, #32
 8103d8c:	61bb      	str	r3, [r7, #24]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Lock the process */
  __HAL_LOCK(hspi);
 8103d8e:	68fb      	ldr	r3, [r7, #12]
 8103d90:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8103d94:	2b01      	cmp	r3, #1
 8103d96:	d101      	bne.n	8103d9c <HAL_SPI_TransmitReceive_IT+0x2c>
 8103d98:	2302      	movs	r3, #2
 8103d9a:	e180      	b.n	810409e <HAL_SPI_TransmitReceive_IT+0x32e>
 8103d9c:	68fb      	ldr	r3, [r7, #12]
 8103d9e:	2201      	movs	r2, #1
 8103da0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init temporary variables */
  tmp_state  = hspi->State;
 8103da4:	68fb      	ldr	r3, [r7, #12]
 8103da6:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8103daa:	75fb      	strb	r3, [r7, #23]
  tmp_mode   = hspi->Init.Mode;
 8103dac:	68fb      	ldr	r3, [r7, #12]
 8103dae:	685b      	ldr	r3, [r3, #4]
 8103db0:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8103db2:	7dfb      	ldrb	r3, [r7, #23]
 8103db4:	2b01      	cmp	r3, #1
 8103db6:	d012      	beq.n	8103dde <HAL_SPI_TransmitReceive_IT+0x6e>
 8103db8:	693b      	ldr	r3, [r7, #16]
 8103dba:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8103dbe:	d106      	bne.n	8103dce <HAL_SPI_TransmitReceive_IT+0x5e>
        ((tmp_mode == SPI_MODE_MASTER) && \
         (hspi->Init.Direction == SPI_DIRECTION_2LINES) && \
 8103dc0:	68fb      	ldr	r3, [r7, #12]
 8103dc2:	689b      	ldr	r3, [r3, #8]
        ((tmp_mode == SPI_MODE_MASTER) && \
 8103dc4:	2b00      	cmp	r3, #0
 8103dc6:	d102      	bne.n	8103dce <HAL_SPI_TransmitReceive_IT+0x5e>
         (hspi->Init.Direction == SPI_DIRECTION_2LINES) && \
 8103dc8:	7dfb      	ldrb	r3, [r7, #23]
 8103dca:	2b04      	cmp	r3, #4
 8103dcc:	d007      	beq.n	8103dde <HAL_SPI_TransmitReceive_IT+0x6e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    errorcode = HAL_BUSY;
 8103dce:	2302      	movs	r3, #2
 8103dd0:	77fb      	strb	r3, [r7, #31]
    __HAL_UNLOCK(hspi);
 8103dd2:	68fb      	ldr	r3, [r7, #12]
 8103dd4:	2200      	movs	r2, #0
 8103dd6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 8103dda:	7ffb      	ldrb	r3, [r7, #31]
 8103ddc:	e15f      	b.n	810409e <HAL_SPI_TransmitReceive_IT+0x32e>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 8103dde:	68bb      	ldr	r3, [r7, #8]
 8103de0:	2b00      	cmp	r3, #0
 8103de2:	d005      	beq.n	8103df0 <HAL_SPI_TransmitReceive_IT+0x80>
 8103de4:	687b      	ldr	r3, [r7, #4]
 8103de6:	2b00      	cmp	r3, #0
 8103de8:	d002      	beq.n	8103df0 <HAL_SPI_TransmitReceive_IT+0x80>
 8103dea:	887b      	ldrh	r3, [r7, #2]
 8103dec:	2b00      	cmp	r3, #0
 8103dee:	d107      	bne.n	8103e00 <HAL_SPI_TransmitReceive_IT+0x90>
  {
    errorcode = HAL_ERROR;
 8103df0:	2301      	movs	r3, #1
 8103df2:	77fb      	strb	r3, [r7, #31]
    __HAL_UNLOCK(hspi);
 8103df4:	68fb      	ldr	r3, [r7, #12]
 8103df6:	2200      	movs	r2, #0
 8103df8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 8103dfc:	7ffb      	ldrb	r3, [r7, #31]
 8103dfe:	e14e      	b.n	810409e <HAL_SPI_TransmitReceive_IT+0x32e>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8103e00:	68fb      	ldr	r3, [r7, #12]
 8103e02:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8103e06:	b2db      	uxtb	r3, r3
 8103e08:	2b04      	cmp	r3, #4
 8103e0a:	d003      	beq.n	8103e14 <HAL_SPI_TransmitReceive_IT+0xa4>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8103e0c:	68fb      	ldr	r3, [r7, #12]
 8103e0e:	2205      	movs	r2, #5
 8103e10:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8103e14:	68fb      	ldr	r3, [r7, #12]
 8103e16:	2200      	movs	r2, #0
 8103e18:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8103e1c:	68fb      	ldr	r3, [r7, #12]
 8103e1e:	68ba      	ldr	r2, [r7, #8]
 8103e20:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferSize  = Size;
 8103e22:	68fb      	ldr	r3, [r7, #12]
 8103e24:	887a      	ldrh	r2, [r7, #2]
 8103e26:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = Size;
 8103e2a:	68fb      	ldr	r3, [r7, #12]
 8103e2c:	887a      	ldrh	r2, [r7, #2]
 8103e2e:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8103e32:	68fb      	ldr	r3, [r7, #12]
 8103e34:	687a      	ldr	r2, [r7, #4]
 8103e36:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = Size;
 8103e38:	68fb      	ldr	r3, [r7, #12]
 8103e3a:	887a      	ldrh	r2, [r7, #2]
 8103e3c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = Size;
 8103e40:	68fb      	ldr	r3, [r7, #12]
 8103e42:	887a      	ldrh	r2, [r7, #2]
 8103e44:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  tmp_TxXferCount   = hspi->TxXferCount;
 8103e48:	68fb      	ldr	r3, [r7, #12]
 8103e4a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8103e4e:	b29b      	uxth	r3, r3
 8103e50:	623b      	str	r3, [r7, #32]

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8103e52:	68fb      	ldr	r3, [r7, #12]
 8103e54:	68db      	ldr	r3, [r3, #12]
 8103e56:	2b0f      	cmp	r3, #15
 8103e58:	d906      	bls.n	8103e68 <HAL_SPI_TransmitReceive_IT+0xf8>
  {
    hspi->TxISR     = SPI_TxISR_32BIT;
 8103e5a:	68fb      	ldr	r3, [r7, #12]
 8103e5c:	4a93      	ldr	r2, [pc, #588]	; (81040ac <HAL_SPI_TransmitReceive_IT+0x33c>)
 8103e5e:	675a      	str	r2, [r3, #116]	; 0x74
    hspi->RxISR     = SPI_RxISR_32BIT;
 8103e60:	68fb      	ldr	r3, [r7, #12]
 8103e62:	4a93      	ldr	r2, [pc, #588]	; (81040b0 <HAL_SPI_TransmitReceive_IT+0x340>)
 8103e64:	671a      	str	r2, [r3, #112]	; 0x70
 8103e66:	e010      	b.n	8103e8a <HAL_SPI_TransmitReceive_IT+0x11a>
  }
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8103e68:	68fb      	ldr	r3, [r7, #12]
 8103e6a:	68db      	ldr	r3, [r3, #12]
 8103e6c:	2b07      	cmp	r3, #7
 8103e6e:	d906      	bls.n	8103e7e <HAL_SPI_TransmitReceive_IT+0x10e>
  {
    hspi->RxISR     = SPI_RxISR_16BIT;
 8103e70:	68fb      	ldr	r3, [r7, #12]
 8103e72:	4a90      	ldr	r2, [pc, #576]	; (81040b4 <HAL_SPI_TransmitReceive_IT+0x344>)
 8103e74:	671a      	str	r2, [r3, #112]	; 0x70
    hspi->TxISR     = SPI_TxISR_16BIT;
 8103e76:	68fb      	ldr	r3, [r7, #12]
 8103e78:	4a8f      	ldr	r2, [pc, #572]	; (81040b8 <HAL_SPI_TransmitReceive_IT+0x348>)
 8103e7a:	675a      	str	r2, [r3, #116]	; 0x74
 8103e7c:	e005      	b.n	8103e8a <HAL_SPI_TransmitReceive_IT+0x11a>
  }
  else
  {
    hspi->RxISR     = SPI_RxISR_8BIT;
 8103e7e:	68fb      	ldr	r3, [r7, #12]
 8103e80:	4a8e      	ldr	r2, [pc, #568]	; (81040bc <HAL_SPI_TransmitReceive_IT+0x34c>)
 8103e82:	671a      	str	r2, [r3, #112]	; 0x70
    hspi->TxISR     = SPI_TxISR_8BIT;
 8103e84:	68fb      	ldr	r3, [r7, #12]
 8103e86:	4a8e      	ldr	r2, [pc, #568]	; (81040c0 <HAL_SPI_TransmitReceive_IT+0x350>)
 8103e88:	675a      	str	r2, [r3, #116]	; 0x74
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8103e8a:	68fb      	ldr	r3, [r7, #12]
 8103e8c:	681b      	ldr	r3, [r3, #0]
 8103e8e:	685b      	ldr	r3, [r3, #4]
 8103e90:	0c1b      	lsrs	r3, r3, #16
 8103e92:	041b      	lsls	r3, r3, #16
 8103e94:	8879      	ldrh	r1, [r7, #2]
 8103e96:	68fa      	ldr	r2, [r7, #12]
 8103e98:	6812      	ldr	r2, [r2, #0]
 8103e9a:	430b      	orrs	r3, r1
 8103e9c:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8103e9e:	68fb      	ldr	r3, [r7, #12]
 8103ea0:	681b      	ldr	r3, [r3, #0]
 8103ea2:	681a      	ldr	r2, [r3, #0]
 8103ea4:	68fb      	ldr	r3, [r7, #12]
 8103ea6:	681b      	ldr	r3, [r3, #0]
 8103ea8:	f042 0201 	orr.w	r2, r2, #1
 8103eac:	601a      	str	r2, [r3, #0]

  /* Fill in the TxFIFO */
  while ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (tmp_TxXferCount != 0UL))
 8103eae:	e0cf      	b.n	8104050 <HAL_SPI_TransmitReceive_IT+0x2e0>
  {
    if (max_fifo_length < MAX_FIFO_LENGTH)
 8103eb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8103eb2:	2b0f      	cmp	r3, #15
 8103eb4:	f200 80c4 	bhi.w	8104040 <HAL_SPI_TransmitReceive_IT+0x2d0>
    {
      /* Transmit data in 32 Bit mode */
      if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8103eb8:	68fb      	ldr	r3, [r7, #12]
 8103eba:	68db      	ldr	r3, [r3, #12]
 8103ebc:	2b0f      	cmp	r3, #15
 8103ebe:	d919      	bls.n	8103ef4 <HAL_SPI_TransmitReceive_IT+0x184>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8103ec0:	68fb      	ldr	r3, [r7, #12]
 8103ec2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8103ec4:	68fb      	ldr	r3, [r7, #12]
 8103ec6:	681b      	ldr	r3, [r3, #0]
 8103ec8:	6812      	ldr	r2, [r2, #0]
 8103eca:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8103ecc:	68fb      	ldr	r3, [r7, #12]
 8103ece:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8103ed0:	1d1a      	adds	r2, r3, #4
 8103ed2:	68fb      	ldr	r3, [r7, #12]
 8103ed4:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount--;
 8103ed6:	68fb      	ldr	r3, [r7, #12]
 8103ed8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8103edc:	b29b      	uxth	r3, r3
 8103ede:	3b01      	subs	r3, #1
 8103ee0:	b29a      	uxth	r2, r3
 8103ee2:	68fb      	ldr	r3, [r7, #12]
 8103ee4:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        tmp_TxXferCount = hspi->TxXferCount;
 8103ee8:	68fb      	ldr	r3, [r7, #12]
 8103eea:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8103eee:	b29b      	uxth	r3, r3
 8103ef0:	623b      	str	r3, [r7, #32]
 8103ef2:	e0a1      	b.n	8104038 <HAL_SPI_TransmitReceive_IT+0x2c8>
      }
      /* Transmit data in 16 Bit mode */
      else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8103ef4:	68fb      	ldr	r3, [r7, #12]
 8103ef6:	68db      	ldr	r3, [r3, #12]
 8103ef8:	2b07      	cmp	r3, #7
 8103efa:	d93c      	bls.n	8103f76 <HAL_SPI_TransmitReceive_IT+0x206>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8103efc:	68fb      	ldr	r3, [r7, #12]
 8103efe:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8103f02:	b29b      	uxth	r3, r3
 8103f04:	2b01      	cmp	r3, #1
 8103f06:	d91d      	bls.n	8103f44 <HAL_SPI_TransmitReceive_IT+0x1d4>
 8103f08:	68fb      	ldr	r3, [r7, #12]
 8103f0a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8103f0c:	2b00      	cmp	r3, #0
 8103f0e:	d019      	beq.n	8103f44 <HAL_SPI_TransmitReceive_IT+0x1d4>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8103f10:	68fb      	ldr	r3, [r7, #12]
 8103f12:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8103f14:	68fb      	ldr	r3, [r7, #12]
 8103f16:	681b      	ldr	r3, [r3, #0]
 8103f18:	6812      	ldr	r2, [r2, #0]
 8103f1a:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8103f1c:	68fb      	ldr	r3, [r7, #12]
 8103f1e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8103f20:	1d1a      	adds	r2, r3, #4
 8103f22:	68fb      	ldr	r3, [r7, #12]
 8103f24:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8103f26:	68fb      	ldr	r3, [r7, #12]
 8103f28:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8103f2c:	b29b      	uxth	r3, r3
 8103f2e:	3b02      	subs	r3, #2
 8103f30:	b29a      	uxth	r2, r3
 8103f32:	68fb      	ldr	r3, [r7, #12]
 8103f34:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
          tmp_TxXferCount = hspi->TxXferCount;
 8103f38:	68fb      	ldr	r3, [r7, #12]
 8103f3a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8103f3e:	b29b      	uxth	r3, r3
 8103f40:	623b      	str	r3, [r7, #32]
 8103f42:	e079      	b.n	8104038 <HAL_SPI_TransmitReceive_IT+0x2c8>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 8103f44:	68fb      	ldr	r3, [r7, #12]
 8103f46:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8103f48:	881a      	ldrh	r2, [r3, #0]
 8103f4a:	69bb      	ldr	r3, [r7, #24]
 8103f4c:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8103f4e:	68fb      	ldr	r3, [r7, #12]
 8103f50:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8103f52:	1c9a      	adds	r2, r3, #2
 8103f54:	68fb      	ldr	r3, [r7, #12]
 8103f56:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 8103f58:	68fb      	ldr	r3, [r7, #12]
 8103f5a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8103f5e:	b29b      	uxth	r3, r3
 8103f60:	3b01      	subs	r3, #1
 8103f62:	b29a      	uxth	r2, r3
 8103f64:	68fb      	ldr	r3, [r7, #12]
 8103f66:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
          tmp_TxXferCount = hspi->TxXferCount;
 8103f6a:	68fb      	ldr	r3, [r7, #12]
 8103f6c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8103f70:	b29b      	uxth	r3, r3
 8103f72:	623b      	str	r3, [r7, #32]
 8103f74:	e060      	b.n	8104038 <HAL_SPI_TransmitReceive_IT+0x2c8>
        }
      }
      /* Transmit data in 8 Bit mode */
      else
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 8103f76:	68fb      	ldr	r3, [r7, #12]
 8103f78:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8103f7c:	b29b      	uxth	r3, r3
 8103f7e:	2b03      	cmp	r3, #3
 8103f80:	d91d      	bls.n	8103fbe <HAL_SPI_TransmitReceive_IT+0x24e>
 8103f82:	68fb      	ldr	r3, [r7, #12]
 8103f84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8103f86:	2b40      	cmp	r3, #64	; 0x40
 8103f88:	d919      	bls.n	8103fbe <HAL_SPI_TransmitReceive_IT+0x24e>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8103f8a:	68fb      	ldr	r3, [r7, #12]
 8103f8c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8103f8e:	68fb      	ldr	r3, [r7, #12]
 8103f90:	681b      	ldr	r3, [r3, #0]
 8103f92:	6812      	ldr	r2, [r2, #0]
 8103f94:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8103f96:	68fb      	ldr	r3, [r7, #12]
 8103f98:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8103f9a:	1d1a      	adds	r2, r3, #4
 8103f9c:	68fb      	ldr	r3, [r7, #12]
 8103f9e:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 8103fa0:	68fb      	ldr	r3, [r7, #12]
 8103fa2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8103fa6:	b29b      	uxth	r3, r3
 8103fa8:	3b04      	subs	r3, #4
 8103faa:	b29a      	uxth	r2, r3
 8103fac:	68fb      	ldr	r3, [r7, #12]
 8103fae:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
          tmp_TxXferCount = hspi->TxXferCount;
 8103fb2:	68fb      	ldr	r3, [r7, #12]
 8103fb4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8103fb8:	b29b      	uxth	r3, r3
 8103fba:	623b      	str	r3, [r7, #32]
 8103fbc:	e03c      	b.n	8104038 <HAL_SPI_TransmitReceive_IT+0x2c8>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8103fbe:	68fb      	ldr	r3, [r7, #12]
 8103fc0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8103fc4:	b29b      	uxth	r3, r3
 8103fc6:	2b01      	cmp	r3, #1
 8103fc8:	d91c      	bls.n	8104004 <HAL_SPI_TransmitReceive_IT+0x294>
 8103fca:	68fb      	ldr	r3, [r7, #12]
 8103fcc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8103fce:	2b00      	cmp	r3, #0
 8103fd0:	d018      	beq.n	8104004 <HAL_SPI_TransmitReceive_IT+0x294>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 8103fd2:	68fb      	ldr	r3, [r7, #12]
 8103fd4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8103fd6:	881a      	ldrh	r2, [r3, #0]
 8103fd8:	69bb      	ldr	r3, [r7, #24]
 8103fda:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8103fdc:	68fb      	ldr	r3, [r7, #12]
 8103fde:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8103fe0:	1c9a      	adds	r2, r3, #2
 8103fe2:	68fb      	ldr	r3, [r7, #12]
 8103fe4:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8103fe6:	68fb      	ldr	r3, [r7, #12]
 8103fe8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8103fec:	b29b      	uxth	r3, r3
 8103fee:	3b02      	subs	r3, #2
 8103ff0:	b29a      	uxth	r2, r3
 8103ff2:	68fb      	ldr	r3, [r7, #12]
 8103ff4:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
          tmp_TxXferCount = hspi->TxXferCount;
 8103ff8:	68fb      	ldr	r3, [r7, #12]
 8103ffa:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8103ffe:	b29b      	uxth	r3, r3
 8104000:	623b      	str	r3, [r7, #32]
 8104002:	e019      	b.n	8104038 <HAL_SPI_TransmitReceive_IT+0x2c8>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((uint8_t *)hspi->pTxBuffPtr);
 8104004:	68fb      	ldr	r3, [r7, #12]
 8104006:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8104008:	68fb      	ldr	r3, [r7, #12]
 810400a:	681b      	ldr	r3, [r3, #0]
 810400c:	3320      	adds	r3, #32
 810400e:	7812      	ldrb	r2, [r2, #0]
 8104010:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 8104012:	68fb      	ldr	r3, [r7, #12]
 8104014:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8104016:	1c5a      	adds	r2, r3, #1
 8104018:	68fb      	ldr	r3, [r7, #12]
 810401a:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 810401c:	68fb      	ldr	r3, [r7, #12]
 810401e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8104022:	b29b      	uxth	r3, r3
 8104024:	3b01      	subs	r3, #1
 8104026:	b29a      	uxth	r2, r3
 8104028:	68fb      	ldr	r3, [r7, #12]
 810402a:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
          tmp_TxXferCount = hspi->TxXferCount;
 810402e:	68fb      	ldr	r3, [r7, #12]
 8104030:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8104034:	b29b      	uxth	r3, r3
 8104036:	623b      	str	r3, [r7, #32]
        }
      }

      max_fifo_length++;
 8104038:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810403a:	3301      	adds	r3, #1
 810403c:	627b      	str	r3, [r7, #36]	; 0x24
 810403e:	e007      	b.n	8104050 <HAL_SPI_TransmitReceive_IT+0x2e0>
    }
    else
    {
      errorcode = HAL_BUSY;
 8104040:	2302      	movs	r3, #2
 8104042:	77fb      	strb	r3, [r7, #31]
      __HAL_UNLOCK(hspi);
 8104044:	68fb      	ldr	r3, [r7, #12]
 8104046:	2200      	movs	r2, #0
 8104048:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
      return errorcode;
 810404c:	7ffb      	ldrb	r3, [r7, #31]
 810404e:	e026      	b.n	810409e <HAL_SPI_TransmitReceive_IT+0x32e>
  while ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (tmp_TxXferCount != 0UL))
 8104050:	68fb      	ldr	r3, [r7, #12]
 8104052:	681b      	ldr	r3, [r3, #0]
 8104054:	695b      	ldr	r3, [r3, #20]
 8104056:	f003 0302 	and.w	r3, r3, #2
 810405a:	2b02      	cmp	r3, #2
 810405c:	d103      	bne.n	8104066 <HAL_SPI_TransmitReceive_IT+0x2f6>
 810405e:	6a3b      	ldr	r3, [r7, #32]
 8104060:	2b00      	cmp	r3, #0
 8104062:	f47f af25 	bne.w	8103eb0 <HAL_SPI_TransmitReceive_IT+0x140>
    }
  }

  /* Enable EOT, DXP, UDR, OVR, FRE, MODF and TSERF interrupts */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR |
 8104066:	68fb      	ldr	r3, [r7, #12]
 8104068:	681b      	ldr	r3, [r3, #0]
 810406a:	691b      	ldr	r3, [r3, #16]
 810406c:	68fa      	ldr	r2, [r7, #12]
 810406e:	6812      	ldr	r2, [r2, #0]
 8104070:	f443 63ed 	orr.w	r3, r3, #1896	; 0x768
 8104074:	f043 0304 	orr.w	r3, r3, #4
 8104078:	6113      	str	r3, [r2, #16]
                             SPI_IT_FRE | SPI_IT_MODF | SPI_IT_TSERF));

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 810407a:	68fb      	ldr	r3, [r7, #12]
 810407c:	685b      	ldr	r3, [r3, #4]
 810407e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8104082:	d107      	bne.n	8104094 <HAL_SPI_TransmitReceive_IT+0x324>
  {
    /* Start Master transfer */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8104084:	68fb      	ldr	r3, [r7, #12]
 8104086:	681b      	ldr	r3, [r3, #0]
 8104088:	681a      	ldr	r2, [r3, #0]
 810408a:	68fb      	ldr	r3, [r7, #12]
 810408c:	681b      	ldr	r3, [r3, #0]
 810408e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8104092:	601a      	str	r2, [r3, #0]
  }

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8104094:	68fb      	ldr	r3, [r7, #12]
 8104096:	2200      	movs	r2, #0
 8104098:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
  return errorcode;
 810409c:	7ffb      	ldrb	r3, [r7, #31]
}
 810409e:	4618      	mov	r0, r3
 81040a0:	372c      	adds	r7, #44	; 0x2c
 81040a2:	46bd      	mov	sp, r7
 81040a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 81040a8:	4770      	bx	lr
 81040aa:	bf00      	nop
 81040ac:	0810469b 	.word	0x0810469b
 81040b0:	0810458b 	.word	0x0810458b
 81040b4:	0810452b 	.word	0x0810452b
 81040b8:	0810463d 	.word	0x0810463d
 81040bc:	081044cd 	.word	0x081044cd
 81040c0:	081045e3 	.word	0x081045e3

081040c4 <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 81040c4:	b580      	push	{r7, lr}
 81040c6:	b08a      	sub	sp, #40	; 0x28
 81040c8:	af00      	add	r7, sp, #0
 81040ca:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 81040cc:	687b      	ldr	r3, [r7, #4]
 81040ce:	681b      	ldr	r3, [r3, #0]
 81040d0:	691b      	ldr	r3, [r3, #16]
 81040d2:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 81040d4:	687b      	ldr	r3, [r7, #4]
 81040d6:	681b      	ldr	r3, [r3, #0]
 81040d8:	695b      	ldr	r3, [r3, #20]
 81040da:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 81040dc:	6a3a      	ldr	r2, [r7, #32]
 81040de:	69fb      	ldr	r3, [r7, #28]
 81040e0:	4013      	ands	r3, r2
 81040e2:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 81040e4:	687b      	ldr	r3, [r7, #4]
 81040e6:	681b      	ldr	r3, [r3, #0]
 81040e8:	689b      	ldr	r3, [r3, #8]
 81040ea:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 81040ec:	2300      	movs	r3, #0
 81040ee:	627b      	str	r3, [r7, #36]	; 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 81040f0:	687b      	ldr	r3, [r7, #4]
 81040f2:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 81040f6:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 81040f8:	687b      	ldr	r3, [r7, #4]
 81040fa:	681b      	ldr	r3, [r3, #0]
 81040fc:	3330      	adds	r3, #48	; 0x30
 81040fe:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */


  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 8104100:	69bb      	ldr	r3, [r7, #24]
 8104102:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8104106:	2b00      	cmp	r3, #0
 8104108:	d113      	bne.n	8104132 <HAL_SPI_IRQHandler+0x6e>
 810410a:	69bb      	ldr	r3, [r7, #24]
 810410c:	f003 0320 	and.w	r3, r3, #32
 8104110:	2b00      	cmp	r3, #0
 8104112:	d10e      	bne.n	8104132 <HAL_SPI_IRQHandler+0x6e>
      HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 8104114:	69bb      	ldr	r3, [r7, #24]
 8104116:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 810411a:	2b00      	cmp	r3, #0
 810411c:	d009      	beq.n	8104132 <HAL_SPI_IRQHandler+0x6e>
  {
    hspi->TxISR(hspi);
 810411e:	687b      	ldr	r3, [r7, #4]
 8104120:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8104122:	6878      	ldr	r0, [r7, #4]
 8104124:	4798      	blx	r3
    hspi->RxISR(hspi);
 8104126:	687b      	ldr	r3, [r7, #4]
 8104128:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 810412a:	6878      	ldr	r0, [r7, #4]
 810412c:	4798      	blx	r3
    handled = 1UL;
 810412e:	2301      	movs	r3, #1
 8104130:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 8104132:	69bb      	ldr	r3, [r7, #24]
 8104134:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8104138:	2b00      	cmp	r3, #0
 810413a:	d10f      	bne.n	810415c <HAL_SPI_IRQHandler+0x98>
 810413c:	69bb      	ldr	r3, [r7, #24]
 810413e:	f003 0301 	and.w	r3, r3, #1
 8104142:	2b00      	cmp	r3, #0
 8104144:	d00a      	beq.n	810415c <HAL_SPI_IRQHandler+0x98>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8104146:	69bb      	ldr	r3, [r7, #24]
 8104148:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 810414c:	2b00      	cmp	r3, #0
 810414e:	d105      	bne.n	810415c <HAL_SPI_IRQHandler+0x98>
  {
    hspi->RxISR(hspi);
 8104150:	687b      	ldr	r3, [r7, #4]
 8104152:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8104154:	6878      	ldr	r0, [r7, #4]
 8104156:	4798      	blx	r3
    handled = 1UL;
 8104158:	2301      	movs	r3, #1
 810415a:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 810415c:	69bb      	ldr	r3, [r7, #24]
 810415e:	f003 0320 	and.w	r3, r3, #32
 8104162:	2b00      	cmp	r3, #0
 8104164:	d10f      	bne.n	8104186 <HAL_SPI_IRQHandler+0xc2>
 8104166:	69bb      	ldr	r3, [r7, #24]
 8104168:	f003 0302 	and.w	r3, r3, #2
 810416c:	2b00      	cmp	r3, #0
 810416e:	d00a      	beq.n	8104186 <HAL_SPI_IRQHandler+0xc2>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8104170:	69bb      	ldr	r3, [r7, #24]
 8104172:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 8104176:	2b00      	cmp	r3, #0
 8104178:	d105      	bne.n	8104186 <HAL_SPI_IRQHandler+0xc2>
  {
    hspi->TxISR(hspi);
 810417a:	687b      	ldr	r3, [r7, #4]
 810417c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 810417e:	6878      	ldr	r0, [r7, #4]
 8104180:	4798      	blx	r3
    handled = 1UL;
 8104182:	2301      	movs	r3, #1
 8104184:	627b      	str	r3, [r7, #36]	; 0x24
    hspi->Reload.Requested = 0UL;
    __HAL_SPI_CLEAR_TSERFFLAG(hspi);
  }
#endif /* USE_SPI_RELOAD_TRANSFER */

  if (handled != 0UL)
 8104186:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8104188:	2b00      	cmp	r3, #0
 810418a:	f040 815c 	bne.w	8104446 <HAL_SPI_IRQHandler+0x382>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 810418e:	69bb      	ldr	r3, [r7, #24]
 8104190:	f003 0308 	and.w	r3, r3, #8
 8104194:	2b00      	cmp	r3, #0
 8104196:	f000 808b 	beq.w	81042b0 <HAL_SPI_IRQHandler+0x1ec>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 810419a:	687b      	ldr	r3, [r7, #4]
 810419c:	681b      	ldr	r3, [r3, #0]
 810419e:	699a      	ldr	r2, [r3, #24]
 81041a0:	687b      	ldr	r3, [r7, #4]
 81041a2:	681b      	ldr	r3, [r3, #0]
 81041a4:	f042 0208 	orr.w	r2, r2, #8
 81041a8:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 81041aa:	687b      	ldr	r3, [r7, #4]
 81041ac:	681b      	ldr	r3, [r3, #0]
 81041ae:	699a      	ldr	r2, [r3, #24]
 81041b0:	687b      	ldr	r3, [r7, #4]
 81041b2:	681b      	ldr	r3, [r3, #0]
 81041b4:	f042 0210 	orr.w	r2, r2, #16
 81041b8:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 81041ba:	687b      	ldr	r3, [r7, #4]
 81041bc:	681b      	ldr	r3, [r3, #0]
 81041be:	699a      	ldr	r2, [r3, #24]
 81041c0:	687b      	ldr	r3, [r7, #4]
 81041c2:	681b      	ldr	r3, [r3, #0]
 81041c4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 81041c8:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 81041ca:	687b      	ldr	r3, [r7, #4]
 81041cc:	681b      	ldr	r3, [r3, #0]
 81041ce:	691a      	ldr	r2, [r3, #16]
 81041d0:	687b      	ldr	r3, [r7, #4]
 81041d2:	681b      	ldr	r3, [r3, #0]
 81041d4:	f022 0208 	bic.w	r2, r2, #8
 81041d8:	611a      	str	r2, [r3, #16]

    /* For the IT based receive extra polling maybe required for last packet */
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 81041da:	687b      	ldr	r3, [r7, #4]
 81041dc:	681b      	ldr	r3, [r3, #0]
 81041de:	689b      	ldr	r3, [r3, #8]
 81041e0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 81041e4:	2b00      	cmp	r3, #0
 81041e6:	d13d      	bne.n	8104264 <HAL_SPI_IRQHandler+0x1a0>
    {
      /* Pooling remaining data */
      while (hspi->RxXferCount != 0UL)
 81041e8:	e036      	b.n	8104258 <HAL_SPI_IRQHandler+0x194>
      {
        /* Receive data in 32 Bit mode */
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 81041ea:	687b      	ldr	r3, [r7, #4]
 81041ec:	68db      	ldr	r3, [r3, #12]
 81041ee:	2b0f      	cmp	r3, #15
 81041f0:	d90b      	bls.n	810420a <HAL_SPI_IRQHandler+0x146>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 81041f2:	687b      	ldr	r3, [r7, #4]
 81041f4:	681a      	ldr	r2, [r3, #0]
 81041f6:	687b      	ldr	r3, [r7, #4]
 81041f8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 81041fa:	6b12      	ldr	r2, [r2, #48]	; 0x30
 81041fc:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 81041fe:	687b      	ldr	r3, [r7, #4]
 8104200:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8104202:	1d1a      	adds	r2, r3, #4
 8104204:	687b      	ldr	r3, [r7, #4]
 8104206:	665a      	str	r2, [r3, #100]	; 0x64
 8104208:	e01d      	b.n	8104246 <HAL_SPI_IRQHandler+0x182>
        }
        /* Receive data in 16 Bit mode */
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 810420a:	687b      	ldr	r3, [r7, #4]
 810420c:	68db      	ldr	r3, [r3, #12]
 810420e:	2b07      	cmp	r3, #7
 8104210:	d90b      	bls.n	810422a <HAL_SPI_IRQHandler+0x166>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8104212:	687b      	ldr	r3, [r7, #4]
 8104214:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8104216:	68fa      	ldr	r2, [r7, #12]
 8104218:	8812      	ldrh	r2, [r2, #0]
 810421a:	b292      	uxth	r2, r2
 810421c:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 810421e:	687b      	ldr	r3, [r7, #4]
 8104220:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8104222:	1c9a      	adds	r2, r3, #2
 8104224:	687b      	ldr	r3, [r7, #4]
 8104226:	665a      	str	r2, [r3, #100]	; 0x64
 8104228:	e00d      	b.n	8104246 <HAL_SPI_IRQHandler+0x182>
        }
        /* Receive data in 8 Bit mode */
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 810422a:	687b      	ldr	r3, [r7, #4]
 810422c:	681b      	ldr	r3, [r3, #0]
 810422e:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8104232:	687b      	ldr	r3, [r7, #4]
 8104234:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8104236:	7812      	ldrb	r2, [r2, #0]
 8104238:	b2d2      	uxtb	r2, r2
 810423a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 810423c:	687b      	ldr	r3, [r7, #4]
 810423e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8104240:	1c5a      	adds	r2, r3, #1
 8104242:	687b      	ldr	r3, [r7, #4]
 8104244:	665a      	str	r2, [r3, #100]	; 0x64
        }

        hspi->RxXferCount--;
 8104246:	687b      	ldr	r3, [r7, #4]
 8104248:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 810424c:	b29b      	uxth	r3, r3
 810424e:	3b01      	subs	r3, #1
 8104250:	b29a      	uxth	r2, r3
 8104252:	687b      	ldr	r3, [r7, #4]
 8104254:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
      while (hspi->RxXferCount != 0UL)
 8104258:	687b      	ldr	r3, [r7, #4]
 810425a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 810425e:	b29b      	uxth	r3, r3
 8104260:	2b00      	cmp	r3, #0
 8104262:	d1c2      	bne.n	81041ea <HAL_SPI_IRQHandler+0x126>
      }
    }

    /* Call SPI Standard close procedure */
    SPI_CloseTransfer(hspi);
 8104264:	6878      	ldr	r0, [r7, #4]
 8104266:	f000 fa44 	bl	81046f2 <SPI_CloseTransfer>

    hspi->State = HAL_SPI_STATE_READY;
 810426a:	687b      	ldr	r3, [r7, #4]
 810426c:	2201      	movs	r2, #1
 810426e:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8104272:	687b      	ldr	r3, [r7, #4]
 8104274:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8104278:	2b00      	cmp	r3, #0
 810427a:	d003      	beq.n	8104284 <HAL_SPI_IRQHandler+0x1c0>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 810427c:	6878      	ldr	r0, [r7, #4]
 810427e:	f000 f901 	bl	8104484 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8104282:	e0e5      	b.n	8104450 <HAL_SPI_IRQHandler+0x38c>
    {
      hspi->TxCpltCallback(hspi);
    }
#else
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 8104284:	7cfb      	ldrb	r3, [r7, #19]
 8104286:	2b05      	cmp	r3, #5
 8104288:	d103      	bne.n	8104292 <HAL_SPI_IRQHandler+0x1ce>
    {
      HAL_SPI_TxRxCpltCallback(hspi);
 810428a:	6878      	ldr	r0, [r7, #4]
 810428c:	f000 f8f0 	bl	8104470 <HAL_SPI_TxRxCpltCallback>
    else
    {
      /* End of the appropriate call */
    }

    return;
 8104290:	e0db      	b.n	810444a <HAL_SPI_IRQHandler+0x386>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 8104292:	7cfb      	ldrb	r3, [r7, #19]
 8104294:	2b04      	cmp	r3, #4
 8104296:	d103      	bne.n	81042a0 <HAL_SPI_IRQHandler+0x1dc>
      HAL_SPI_RxCpltCallback(hspi);
 8104298:	6878      	ldr	r0, [r7, #4]
 810429a:	f7fc fc0b 	bl	8100ab4 <HAL_SPI_RxCpltCallback>
    return;
 810429e:	e0d4      	b.n	810444a <HAL_SPI_IRQHandler+0x386>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 81042a0:	7cfb      	ldrb	r3, [r7, #19]
 81042a2:	2b03      	cmp	r3, #3
 81042a4:	f040 80d1 	bne.w	810444a <HAL_SPI_IRQHandler+0x386>
      HAL_SPI_TxCpltCallback(hspi);
 81042a8:	6878      	ldr	r0, [r7, #4]
 81042aa:	f000 f8d7 	bl	810445c <HAL_SPI_TxCpltCallback>
    return;
 81042ae:	e0cc      	b.n	810444a <HAL_SPI_IRQHandler+0x386>
  }

  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 81042b0:	69fb      	ldr	r3, [r7, #28]
 81042b2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 81042b6:	2b00      	cmp	r3, #0
 81042b8:	d00d      	beq.n	81042d6 <HAL_SPI_IRQHandler+0x212>
 81042ba:	6a3b      	ldr	r3, [r7, #32]
 81042bc:	f003 0308 	and.w	r3, r3, #8
 81042c0:	2b00      	cmp	r3, #0
 81042c2:	d008      	beq.n	81042d6 <HAL_SPI_IRQHandler+0x212>
  {
    /* Abort on going, clear SUSP flag to avoid infinite looping */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 81042c4:	687b      	ldr	r3, [r7, #4]
 81042c6:	681b      	ldr	r3, [r3, #0]
 81042c8:	699a      	ldr	r2, [r3, #24]
 81042ca:	687b      	ldr	r3, [r7, #4]
 81042cc:	681b      	ldr	r3, [r3, #0]
 81042ce:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 81042d2:	619a      	str	r2, [r3, #24]

    return;
 81042d4:	e0bc      	b.n	8104450 <HAL_SPI_IRQHandler+0x38c>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 81042d6:	69bb      	ldr	r3, [r7, #24]
 81042d8:	f403 7358 	and.w	r3, r3, #864	; 0x360
 81042dc:	2b00      	cmp	r3, #0
 81042de:	f000 80b7 	beq.w	8104450 <HAL_SPI_IRQHandler+0x38c>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 81042e2:	69bb      	ldr	r3, [r7, #24]
 81042e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 81042e8:	2b00      	cmp	r3, #0
 81042ea:	d00f      	beq.n	810430c <HAL_SPI_IRQHandler+0x248>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 81042ec:	687b      	ldr	r3, [r7, #4]
 81042ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 81042f2:	f043 0204 	orr.w	r2, r3, #4
 81042f6:	687b      	ldr	r3, [r7, #4]
 81042f8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 81042fc:	687b      	ldr	r3, [r7, #4]
 81042fe:	681b      	ldr	r3, [r3, #0]
 8104300:	699a      	ldr	r2, [r3, #24]
 8104302:	687b      	ldr	r3, [r7, #4]
 8104304:	681b      	ldr	r3, [r3, #0]
 8104306:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 810430a:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 810430c:	69bb      	ldr	r3, [r7, #24]
 810430e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8104312:	2b00      	cmp	r3, #0
 8104314:	d00f      	beq.n	8104336 <HAL_SPI_IRQHandler+0x272>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8104316:	687b      	ldr	r3, [r7, #4]
 8104318:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 810431c:	f043 0201 	orr.w	r2, r3, #1
 8104320:	687b      	ldr	r3, [r7, #4]
 8104322:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8104326:	687b      	ldr	r3, [r7, #4]
 8104328:	681b      	ldr	r3, [r3, #0]
 810432a:	699a      	ldr	r2, [r3, #24]
 810432c:	687b      	ldr	r3, [r7, #4]
 810432e:	681b      	ldr	r3, [r3, #0]
 8104330:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8104334:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 8104336:	69bb      	ldr	r3, [r7, #24]
 8104338:	f403 7380 	and.w	r3, r3, #256	; 0x100
 810433c:	2b00      	cmp	r3, #0
 810433e:	d00f      	beq.n	8104360 <HAL_SPI_IRQHandler+0x29c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8104340:	687b      	ldr	r3, [r7, #4]
 8104342:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8104346:	f043 0208 	orr.w	r2, r3, #8
 810434a:	687b      	ldr	r3, [r7, #4]
 810434c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8104350:	687b      	ldr	r3, [r7, #4]
 8104352:	681b      	ldr	r3, [r3, #0]
 8104354:	699a      	ldr	r2, [r3, #24]
 8104356:	687b      	ldr	r3, [r7, #4]
 8104358:	681b      	ldr	r3, [r3, #0]
 810435a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 810435e:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 8104360:	69bb      	ldr	r3, [r7, #24]
 8104362:	f003 0320 	and.w	r3, r3, #32
 8104366:	2b00      	cmp	r3, #0
 8104368:	d00f      	beq.n	810438a <HAL_SPI_IRQHandler+0x2c6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 810436a:	687b      	ldr	r3, [r7, #4]
 810436c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8104370:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8104374:	687b      	ldr	r3, [r7, #4]
 8104376:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 810437a:	687b      	ldr	r3, [r7, #4]
 810437c:	681b      	ldr	r3, [r3, #0]
 810437e:	699a      	ldr	r2, [r3, #24]
 8104380:	687b      	ldr	r3, [r7, #4]
 8104382:	681b      	ldr	r3, [r3, #0]
 8104384:	f042 0220 	orr.w	r2, r2, #32
 8104388:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 810438a:	687b      	ldr	r3, [r7, #4]
 810438c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8104390:	2b00      	cmp	r3, #0
 8104392:	d05c      	beq.n	810444e <HAL_SPI_IRQHandler+0x38a>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 8104394:	687b      	ldr	r3, [r7, #4]
 8104396:	681b      	ldr	r3, [r3, #0]
 8104398:	681a      	ldr	r2, [r3, #0]
 810439a:	687b      	ldr	r3, [r7, #4]
 810439c:	681b      	ldr	r3, [r3, #0]
 810439e:	f022 0201 	bic.w	r2, r2, #1
 81043a2:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 81043a4:	687b      	ldr	r3, [r7, #4]
 81043a6:	681b      	ldr	r3, [r3, #0]
 81043a8:	691b      	ldr	r3, [r3, #16]
 81043aa:	687a      	ldr	r2, [r7, #4]
 81043ac:	6812      	ldr	r2, [r2, #0]
 81043ae:	f423 735a 	bic.w	r3, r3, #872	; 0x368
 81043b2:	f023 0303 	bic.w	r3, r3, #3
 81043b6:	6113      	str	r3, [r2, #16]
                                  SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR));

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 81043b8:	697b      	ldr	r3, [r7, #20]
 81043ba:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 81043be:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 81043c2:	d138      	bne.n	8104436 <HAL_SPI_IRQHandler+0x372>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 81043c4:	687b      	ldr	r3, [r7, #4]
 81043c6:	681b      	ldr	r3, [r3, #0]
 81043c8:	689a      	ldr	r2, [r3, #8]
 81043ca:	687b      	ldr	r3, [r7, #4]
 81043cc:	681b      	ldr	r3, [r3, #0]
 81043ce:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 81043d2:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 81043d4:	687b      	ldr	r3, [r7, #4]
 81043d6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 81043d8:	2b00      	cmp	r3, #0
 81043da:	d013      	beq.n	8104404 <HAL_SPI_IRQHandler+0x340>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 81043dc:	687b      	ldr	r3, [r7, #4]
 81043de:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 81043e0:	4a1d      	ldr	r2, [pc, #116]	; (8104458 <HAL_SPI_IRQHandler+0x394>)
 81043e2:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 81043e4:	687b      	ldr	r3, [r7, #4]
 81043e6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 81043e8:	4618      	mov	r0, r3
 81043ea:	f7fd f913 	bl	8101614 <HAL_DMA_Abort_IT>
 81043ee:	4603      	mov	r3, r0
 81043f0:	2b00      	cmp	r3, #0
 81043f2:	d007      	beq.n	8104404 <HAL_SPI_IRQHandler+0x340>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 81043f4:	687b      	ldr	r3, [r7, #4]
 81043f6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 81043fa:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 81043fe:	687b      	ldr	r3, [r7, #4]
 8104400:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8104404:	687b      	ldr	r3, [r7, #4]
 8104406:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8104408:	2b00      	cmp	r3, #0
 810440a:	d020      	beq.n	810444e <HAL_SPI_IRQHandler+0x38a>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 810440c:	687b      	ldr	r3, [r7, #4]
 810440e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8104410:	4a11      	ldr	r2, [pc, #68]	; (8104458 <HAL_SPI_IRQHandler+0x394>)
 8104412:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8104414:	687b      	ldr	r3, [r7, #4]
 8104416:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8104418:	4618      	mov	r0, r3
 810441a:	f7fd f8fb 	bl	8101614 <HAL_DMA_Abort_IT>
 810441e:	4603      	mov	r3, r0
 8104420:	2b00      	cmp	r3, #0
 8104422:	d014      	beq.n	810444e <HAL_SPI_IRQHandler+0x38a>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8104424:	687b      	ldr	r3, [r7, #4]
 8104426:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 810442a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 810442e:	687b      	ldr	r3, [r7, #4]
 8104430:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8104434:	e00b      	b.n	810444e <HAL_SPI_IRQHandler+0x38a>
        hspi->State = HAL_SPI_STATE_READY;
 8104436:	687b      	ldr	r3, [r7, #4]
 8104438:	2201      	movs	r2, #1
 810443a:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        HAL_SPI_ErrorCallback(hspi);
 810443e:	6878      	ldr	r0, [r7, #4]
 8104440:	f000 f820 	bl	8104484 <HAL_SPI_ErrorCallback>
    return;
 8104444:	e003      	b.n	810444e <HAL_SPI_IRQHandler+0x38a>
    return;
 8104446:	bf00      	nop
 8104448:	e002      	b.n	8104450 <HAL_SPI_IRQHandler+0x38c>
    return;
 810444a:	bf00      	nop
 810444c:	e000      	b.n	8104450 <HAL_SPI_IRQHandler+0x38c>
    return;
 810444e:	bf00      	nop
  }
}
 8104450:	3728      	adds	r7, #40	; 0x28
 8104452:	46bd      	mov	sp, r7
 8104454:	bd80      	pop	{r7, pc}
 8104456:	bf00      	nop
 8104458:	08104499 	.word	0x08104499

0810445c <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 810445c:	b480      	push	{r7}
 810445e:	b083      	sub	sp, #12
 8104460:	af00      	add	r7, sp, #0
 8104462:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 8104464:	bf00      	nop
 8104466:	370c      	adds	r7, #12
 8104468:	46bd      	mov	sp, r7
 810446a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810446e:	4770      	bx	lr

08104470 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8104470:	b480      	push	{r7}
 8104472:	b083      	sub	sp, #12
 8104474:	af00      	add	r7, sp, #0
 8104476:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8104478:	bf00      	nop
 810447a:	370c      	adds	r7, #12
 810447c:	46bd      	mov	sp, r7
 810447e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104482:	4770      	bx	lr

08104484 <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8104484:	b480      	push	{r7}
 8104486:	b083      	sub	sp, #12
 8104488:	af00      	add	r7, sp, #0
 810448a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 810448c:	bf00      	nop
 810448e:	370c      	adds	r7, #12
 8104490:	46bd      	mov	sp, r7
 8104492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104496:	4770      	bx	lr

08104498 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8104498:	b580      	push	{r7, lr}
 810449a:	b084      	sub	sp, #16
 810449c:	af00      	add	r7, sp, #0
 810449e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 81044a0:	687b      	ldr	r3, [r7, #4]
 81044a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 81044a4:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 81044a6:	68fb      	ldr	r3, [r7, #12]
 81044a8:	2200      	movs	r2, #0
 81044aa:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 81044ae:	68fb      	ldr	r3, [r7, #12]
 81044b0:	2200      	movs	r2, #0
 81044b2:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 81044b6:	68fb      	ldr	r3, [r7, #12]
 81044b8:	2201      	movs	r2, #1
 81044ba:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 81044be:	68f8      	ldr	r0, [r7, #12]
 81044c0:	f7ff ffe0 	bl	8104484 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 81044c4:	bf00      	nop
 81044c6:	3710      	adds	r7, #16
 81044c8:	46bd      	mov	sp, r7
 81044ca:	bd80      	pop	{r7, pc}

081044cc <SPI_RxISR_8BIT>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BIT(SPI_HandleTypeDef *hspi)
{
 81044cc:	b480      	push	{r7}
 81044ce:	b083      	sub	sp, #12
 81044d0:	af00      	add	r7, sp, #0
 81044d2:	6078      	str	r0, [r7, #4]
  /* Receive data in 8 Bit mode */
  *((uint8_t *)hspi->pRxBuffPtr) = (*(__IO uint8_t *)&hspi->Instance->RXDR);
 81044d4:	687b      	ldr	r3, [r7, #4]
 81044d6:	681b      	ldr	r3, [r3, #0]
 81044d8:	f103 0230 	add.w	r2, r3, #48	; 0x30
 81044dc:	687b      	ldr	r3, [r7, #4]
 81044de:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 81044e0:	7812      	ldrb	r2, [r2, #0]
 81044e2:	b2d2      	uxtb	r2, r2
 81044e4:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint8_t);
 81044e6:	687b      	ldr	r3, [r7, #4]
 81044e8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 81044ea:	1c5a      	adds	r2, r3, #1
 81044ec:	687b      	ldr	r3, [r7, #4]
 81044ee:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferCount--;
 81044f0:	687b      	ldr	r3, [r7, #4]
 81044f2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 81044f6:	b29b      	uxth	r3, r3
 81044f8:	3b01      	subs	r3, #1
 81044fa:	b29a      	uxth	r2, r3
 81044fc:	687b      	ldr	r3, [r7, #4]
 81044fe:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

  /* Disable IT if no more data excepted */
  if (hspi->RxXferCount == 0UL)
 8104502:	687b      	ldr	r3, [r7, #4]
 8104504:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8104508:	b29b      	uxth	r3, r3
 810450a:	2b00      	cmp	r3, #0
 810450c:	d107      	bne.n	810451e <SPI_RxISR_8BIT+0x52>
      /* Disable RXP interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXP);
    }
#else
    /* Disable RXP interrupts */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXP);
 810450e:	687b      	ldr	r3, [r7, #4]
 8104510:	681b      	ldr	r3, [r3, #0]
 8104512:	691a      	ldr	r2, [r3, #16]
 8104514:	687b      	ldr	r3, [r7, #4]
 8104516:	681b      	ldr	r3, [r3, #0]
 8104518:	f022 0201 	bic.w	r2, r2, #1
 810451c:	611a      	str	r2, [r3, #16]
#endif /* USE_SPI_RELOAD_TRANSFER */
  }
}
 810451e:	bf00      	nop
 8104520:	370c      	adds	r7, #12
 8104522:	46bd      	mov	sp, r7
 8104524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104528:	4770      	bx	lr

0810452a <SPI_RxISR_16BIT>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BIT(SPI_HandleTypeDef *hspi)
{
 810452a:	b480      	push	{r7}
 810452c:	b085      	sub	sp, #20
 810452e:	af00      	add	r7, sp, #0
 8104530:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8104532:	687b      	ldr	r3, [r7, #4]
 8104534:	681b      	ldr	r3, [r3, #0]
 8104536:	3330      	adds	r3, #48	; 0x30
 8104538:	60fb      	str	r3, [r7, #12]

  *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 810453a:	687b      	ldr	r3, [r7, #4]
 810453c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 810453e:	68fa      	ldr	r2, [r7, #12]
 8104540:	8812      	ldrh	r2, [r2, #0]
 8104542:	b292      	uxth	r2, r2
 8104544:	801a      	strh	r2, [r3, #0]
#else
  *((uint16_t *)hspi->pRxBuffPtr) = (*(__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8104546:	687b      	ldr	r3, [r7, #4]
 8104548:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 810454a:	1c9a      	adds	r2, r3, #2
 810454c:	687b      	ldr	r3, [r7, #4]
 810454e:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferCount--;
 8104550:	687b      	ldr	r3, [r7, #4]
 8104552:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8104556:	b29b      	uxth	r3, r3
 8104558:	3b01      	subs	r3, #1
 810455a:	b29a      	uxth	r2, r3
 810455c:	687b      	ldr	r3, [r7, #4]
 810455e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

  /* Disable IT if no more data excepted */
  if (hspi->RxXferCount == 0UL)
 8104562:	687b      	ldr	r3, [r7, #4]
 8104564:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8104568:	b29b      	uxth	r3, r3
 810456a:	2b00      	cmp	r3, #0
 810456c:	d107      	bne.n	810457e <SPI_RxISR_16BIT+0x54>
      /* Disable RXP interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXP);
    }
#else
    /* Disable RXP interrupts */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXP);
 810456e:	687b      	ldr	r3, [r7, #4]
 8104570:	681b      	ldr	r3, [r3, #0]
 8104572:	691a      	ldr	r2, [r3, #16]
 8104574:	687b      	ldr	r3, [r7, #4]
 8104576:	681b      	ldr	r3, [r3, #0]
 8104578:	f022 0201 	bic.w	r2, r2, #1
 810457c:	611a      	str	r2, [r3, #16]
#endif /* USE_SPI_RELOAD_TRANSFER */
  }
}
 810457e:	bf00      	nop
 8104580:	3714      	adds	r7, #20
 8104582:	46bd      	mov	sp, r7
 8104584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104588:	4770      	bx	lr

0810458a <SPI_RxISR_32BIT>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_32BIT(SPI_HandleTypeDef *hspi)
{
 810458a:	b480      	push	{r7}
 810458c:	b083      	sub	sp, #12
 810458e:	af00      	add	r7, sp, #0
 8104590:	6078      	str	r0, [r7, #4]
  /* Receive data in 32 Bit mode */
  *((uint32_t *)hspi->pRxBuffPtr) = (*(__IO uint32_t *)&hspi->Instance->RXDR);
 8104592:	687b      	ldr	r3, [r7, #4]
 8104594:	681a      	ldr	r2, [r3, #0]
 8104596:	687b      	ldr	r3, [r7, #4]
 8104598:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 810459a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 810459c:	601a      	str	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint32_t);
 810459e:	687b      	ldr	r3, [r7, #4]
 81045a0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 81045a2:	1d1a      	adds	r2, r3, #4
 81045a4:	687b      	ldr	r3, [r7, #4]
 81045a6:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferCount--;
 81045a8:	687b      	ldr	r3, [r7, #4]
 81045aa:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 81045ae:	b29b      	uxth	r3, r3
 81045b0:	3b01      	subs	r3, #1
 81045b2:	b29a      	uxth	r2, r3
 81045b4:	687b      	ldr	r3, [r7, #4]
 81045b6:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

  /* Disable IT if no more data excepted */
  if (hspi->RxXferCount == 0UL)
 81045ba:	687b      	ldr	r3, [r7, #4]
 81045bc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 81045c0:	b29b      	uxth	r3, r3
 81045c2:	2b00      	cmp	r3, #0
 81045c4:	d107      	bne.n	81045d6 <SPI_RxISR_32BIT+0x4c>
      /* Disable RXP interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXP);
    }
#else
    /* Disable RXP interrupts */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXP);
 81045c6:	687b      	ldr	r3, [r7, #4]
 81045c8:	681b      	ldr	r3, [r3, #0]
 81045ca:	691a      	ldr	r2, [r3, #16]
 81045cc:	687b      	ldr	r3, [r7, #4]
 81045ce:	681b      	ldr	r3, [r3, #0]
 81045d0:	f022 0201 	bic.w	r2, r2, #1
 81045d4:	611a      	str	r2, [r3, #16]
#endif /* USE_SPI_RELOAD_TRANSFER */
  }
}
 81045d6:	bf00      	nop
 81045d8:	370c      	adds	r7, #12
 81045da:	46bd      	mov	sp, r7
 81045dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 81045e0:	4770      	bx	lr

081045e2 <SPI_TxISR_8BIT>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(SPI_HandleTypeDef *hspi)
{
 81045e2:	b480      	push	{r7}
 81045e4:	b083      	sub	sp, #12
 81045e6:	af00      	add	r7, sp, #0
 81045e8:	6078      	str	r0, [r7, #4]
  /* Transmit data in 8 Bit mode */
  *(__IO uint8_t *)&hspi->Instance->TXDR = *((uint8_t *)hspi->pTxBuffPtr);
 81045ea:	687b      	ldr	r3, [r7, #4]
 81045ec:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 81045ee:	687b      	ldr	r3, [r7, #4]
 81045f0:	681b      	ldr	r3, [r3, #0]
 81045f2:	3320      	adds	r3, #32
 81045f4:	7812      	ldrb	r2, [r2, #0]
 81045f6:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr += sizeof(uint8_t);
 81045f8:	687b      	ldr	r3, [r7, #4]
 81045fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 81045fc:	1c5a      	adds	r2, r3, #1
 81045fe:	687b      	ldr	r3, [r7, #4]
 8104600:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferCount--;
 8104602:	687b      	ldr	r3, [r7, #4]
 8104604:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8104608:	b29b      	uxth	r3, r3
 810460a:	3b01      	subs	r3, #1
 810460c:	b29a      	uxth	r2, r3
 810460e:	687b      	ldr	r3, [r7, #4]
 8104610:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

  /* Disable IT if no more data excepted */
  if (hspi->TxXferCount == 0UL)
 8104614:	687b      	ldr	r3, [r7, #4]
 8104616:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 810461a:	b29b      	uxth	r3, r3
 810461c:	2b00      	cmp	r3, #0
 810461e:	d107      	bne.n	8104630 <SPI_TxISR_8BIT+0x4e>
      /* Disable TXP interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXP);
    }
#else
    /* Disable TXP interrupts */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXP);
 8104620:	687b      	ldr	r3, [r7, #4]
 8104622:	681b      	ldr	r3, [r3, #0]
 8104624:	691a      	ldr	r2, [r3, #16]
 8104626:	687b      	ldr	r3, [r7, #4]
 8104628:	681b      	ldr	r3, [r3, #0]
 810462a:	f022 0202 	bic.w	r2, r2, #2
 810462e:	611a      	str	r2, [r3, #16]
#endif /* USE_SPI_RELOAD_TRANSFER */
  }
}
 8104630:	bf00      	nop
 8104632:	370c      	adds	r7, #12
 8104634:	46bd      	mov	sp, r7
 8104636:	f85d 7b04 	ldr.w	r7, [sp], #4
 810463a:	4770      	bx	lr

0810463c <SPI_TxISR_16BIT>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(SPI_HandleTypeDef *hspi)
{
 810463c:	b480      	push	{r7}
 810463e:	b085      	sub	sp, #20
 8104640:	af00      	add	r7, sp, #0
 8104642:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8104644:	687b      	ldr	r3, [r7, #4]
 8104646:	681b      	ldr	r3, [r3, #0]
 8104648:	3320      	adds	r3, #32
 810464a:	60fb      	str	r3, [r7, #12]

  *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 810464c:	687b      	ldr	r3, [r7, #4]
 810464e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8104650:	881a      	ldrh	r2, [r3, #0]
 8104652:	68fb      	ldr	r3, [r7, #12]
 8104654:	801a      	strh	r2, [r3, #0]
#else
  *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8104656:	687b      	ldr	r3, [r7, #4]
 8104658:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 810465a:	1c9a      	adds	r2, r3, #2
 810465c:	687b      	ldr	r3, [r7, #4]
 810465e:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferCount--;
 8104660:	687b      	ldr	r3, [r7, #4]
 8104662:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8104666:	b29b      	uxth	r3, r3
 8104668:	3b01      	subs	r3, #1
 810466a:	b29a      	uxth	r2, r3
 810466c:	687b      	ldr	r3, [r7, #4]
 810466e:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

  /* Disable IT if no more data excepted */
  if (hspi->TxXferCount == 0UL)
 8104672:	687b      	ldr	r3, [r7, #4]
 8104674:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8104678:	b29b      	uxth	r3, r3
 810467a:	2b00      	cmp	r3, #0
 810467c:	d107      	bne.n	810468e <SPI_TxISR_16BIT+0x52>
      /* Disable TXP interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXP);
    }
#else
    /* Disable TXP interrupts */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXP);
 810467e:	687b      	ldr	r3, [r7, #4]
 8104680:	681b      	ldr	r3, [r3, #0]
 8104682:	691a      	ldr	r2, [r3, #16]
 8104684:	687b      	ldr	r3, [r7, #4]
 8104686:	681b      	ldr	r3, [r3, #0]
 8104688:	f022 0202 	bic.w	r2, r2, #2
 810468c:	611a      	str	r2, [r3, #16]
#endif /* USE_SPI_RELOAD_TRANSFER */
  }
}
 810468e:	bf00      	nop
 8104690:	3714      	adds	r7, #20
 8104692:	46bd      	mov	sp, r7
 8104694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104698:	4770      	bx	lr

0810469a <SPI_TxISR_32BIT>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_32BIT(SPI_HandleTypeDef *hspi)
{
 810469a:	b480      	push	{r7}
 810469c:	b083      	sub	sp, #12
 810469e:	af00      	add	r7, sp, #0
 81046a0:	6078      	str	r0, [r7, #4]
  /* Transmit data in 32 Bit mode */
  *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 81046a2:	687b      	ldr	r3, [r7, #4]
 81046a4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 81046a6:	687b      	ldr	r3, [r7, #4]
 81046a8:	681b      	ldr	r3, [r3, #0]
 81046aa:	6812      	ldr	r2, [r2, #0]
 81046ac:	621a      	str	r2, [r3, #32]
  hspi->pTxBuffPtr += sizeof(uint32_t);
 81046ae:	687b      	ldr	r3, [r7, #4]
 81046b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 81046b2:	1d1a      	adds	r2, r3, #4
 81046b4:	687b      	ldr	r3, [r7, #4]
 81046b6:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferCount--;
 81046b8:	687b      	ldr	r3, [r7, #4]
 81046ba:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 81046be:	b29b      	uxth	r3, r3
 81046c0:	3b01      	subs	r3, #1
 81046c2:	b29a      	uxth	r2, r3
 81046c4:	687b      	ldr	r3, [r7, #4]
 81046c6:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

  /* Disable IT if no more data excepted */
  if (hspi->TxXferCount == 0UL)
 81046ca:	687b      	ldr	r3, [r7, #4]
 81046cc:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 81046d0:	b29b      	uxth	r3, r3
 81046d2:	2b00      	cmp	r3, #0
 81046d4:	d107      	bne.n	81046e6 <SPI_TxISR_32BIT+0x4c>
      /* Disable TXP interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXP);
    }
#else
    /* Disable TXP interrupts */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXP);
 81046d6:	687b      	ldr	r3, [r7, #4]
 81046d8:	681b      	ldr	r3, [r3, #0]
 81046da:	691a      	ldr	r2, [r3, #16]
 81046dc:	687b      	ldr	r3, [r7, #4]
 81046de:	681b      	ldr	r3, [r3, #0]
 81046e0:	f022 0202 	bic.w	r2, r2, #2
 81046e4:	611a      	str	r2, [r3, #16]
#endif /* USE_SPI_RELOAD_TRANSFER */
  }
}
 81046e6:	bf00      	nop
 81046e8:	370c      	adds	r7, #12
 81046ea:	46bd      	mov	sp, r7
 81046ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 81046f0:	4770      	bx	lr

081046f2 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 81046f2:	b480      	push	{r7}
 81046f4:	b085      	sub	sp, #20
 81046f6:	af00      	add	r7, sp, #0
 81046f8:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 81046fa:	687b      	ldr	r3, [r7, #4]
 81046fc:	681b      	ldr	r3, [r3, #0]
 81046fe:	695b      	ldr	r3, [r3, #20]
 8104700:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8104702:	687b      	ldr	r3, [r7, #4]
 8104704:	681b      	ldr	r3, [r3, #0]
 8104706:	699a      	ldr	r2, [r3, #24]
 8104708:	687b      	ldr	r3, [r7, #4]
 810470a:	681b      	ldr	r3, [r3, #0]
 810470c:	f042 0208 	orr.w	r2, r2, #8
 8104710:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8104712:	687b      	ldr	r3, [r7, #4]
 8104714:	681b      	ldr	r3, [r3, #0]
 8104716:	699a      	ldr	r2, [r3, #24]
 8104718:	687b      	ldr	r3, [r7, #4]
 810471a:	681b      	ldr	r3, [r3, #0]
 810471c:	f042 0210 	orr.w	r2, r2, #16
 8104720:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8104722:	687b      	ldr	r3, [r7, #4]
 8104724:	681b      	ldr	r3, [r3, #0]
 8104726:	681a      	ldr	r2, [r3, #0]
 8104728:	687b      	ldr	r3, [r7, #4]
 810472a:	681b      	ldr	r3, [r3, #0]
 810472c:	f022 0201 	bic.w	r2, r2, #1
 8104730:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8104732:	687b      	ldr	r3, [r7, #4]
 8104734:	681b      	ldr	r3, [r3, #0]
 8104736:	691b      	ldr	r3, [r3, #16]
 8104738:	687a      	ldr	r2, [r7, #4]
 810473a:	6812      	ldr	r2, [r2, #0]
 810473c:	f423 735b 	bic.w	r3, r3, #876	; 0x36c
 8104740:	f023 0303 	bic.w	r3, r3, #3
 8104744:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8104746:	687b      	ldr	r3, [r7, #4]
 8104748:	681b      	ldr	r3, [r3, #0]
 810474a:	689a      	ldr	r2, [r3, #8]
 810474c:	687b      	ldr	r3, [r7, #4]
 810474e:	681b      	ldr	r3, [r3, #0]
 8104750:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8104754:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8104756:	687b      	ldr	r3, [r7, #4]
 8104758:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 810475c:	b2db      	uxtb	r3, r3
 810475e:	2b04      	cmp	r3, #4
 8104760:	d014      	beq.n	810478c <SPI_CloseTransfer+0x9a>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8104762:	68fb      	ldr	r3, [r7, #12]
 8104764:	f003 0320 	and.w	r3, r3, #32
 8104768:	2b00      	cmp	r3, #0
 810476a:	d00f      	beq.n	810478c <SPI_CloseTransfer+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 810476c:	687b      	ldr	r3, [r7, #4]
 810476e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8104772:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8104776:	687b      	ldr	r3, [r7, #4]
 8104778:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 810477c:	687b      	ldr	r3, [r7, #4]
 810477e:	681b      	ldr	r3, [r3, #0]
 8104780:	699a      	ldr	r2, [r3, #24]
 8104782:	687b      	ldr	r3, [r7, #4]
 8104784:	681b      	ldr	r3, [r3, #0]
 8104786:	f042 0220 	orr.w	r2, r2, #32
 810478a:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 810478c:	687b      	ldr	r3, [r7, #4]
 810478e:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8104792:	b2db      	uxtb	r3, r3
 8104794:	2b03      	cmp	r3, #3
 8104796:	d014      	beq.n	81047c2 <SPI_CloseTransfer+0xd0>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8104798:	68fb      	ldr	r3, [r7, #12]
 810479a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 810479e:	2b00      	cmp	r3, #0
 81047a0:	d00f      	beq.n	81047c2 <SPI_CloseTransfer+0xd0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 81047a2:	687b      	ldr	r3, [r7, #4]
 81047a4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 81047a8:	f043 0204 	orr.w	r2, r3, #4
 81047ac:	687b      	ldr	r3, [r7, #4]
 81047ae:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 81047b2:	687b      	ldr	r3, [r7, #4]
 81047b4:	681b      	ldr	r3, [r3, #0]
 81047b6:	699a      	ldr	r2, [r3, #24]
 81047b8:	687b      	ldr	r3, [r7, #4]
 81047ba:	681b      	ldr	r3, [r3, #0]
 81047bc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 81047c0:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 81047c2:	68fb      	ldr	r3, [r7, #12]
 81047c4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 81047c8:	2b00      	cmp	r3, #0
 81047ca:	d00f      	beq.n	81047ec <SPI_CloseTransfer+0xfa>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 81047cc:	687b      	ldr	r3, [r7, #4]
 81047ce:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 81047d2:	f043 0201 	orr.w	r2, r3, #1
 81047d6:	687b      	ldr	r3, [r7, #4]
 81047d8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 81047dc:	687b      	ldr	r3, [r7, #4]
 81047de:	681b      	ldr	r3, [r3, #0]
 81047e0:	699a      	ldr	r2, [r3, #24]
 81047e2:	687b      	ldr	r3, [r7, #4]
 81047e4:	681b      	ldr	r3, [r3, #0]
 81047e6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 81047ea:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 81047ec:	68fb      	ldr	r3, [r7, #12]
 81047ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 81047f2:	2b00      	cmp	r3, #0
 81047f4:	d00f      	beq.n	8104816 <SPI_CloseTransfer+0x124>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 81047f6:	687b      	ldr	r3, [r7, #4]
 81047f8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 81047fc:	f043 0208 	orr.w	r2, r3, #8
 8104800:	687b      	ldr	r3, [r7, #4]
 8104802:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8104806:	687b      	ldr	r3, [r7, #4]
 8104808:	681b      	ldr	r3, [r3, #0]
 810480a:	699a      	ldr	r2, [r3, #24]
 810480c:	687b      	ldr	r3, [r7, #4]
 810480e:	681b      	ldr	r3, [r3, #0]
 8104810:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8104814:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8104816:	687b      	ldr	r3, [r7, #4]
 8104818:	2200      	movs	r2, #0
 810481a:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 810481e:	687b      	ldr	r3, [r7, #4]
 8104820:	2200      	movs	r2, #0
 8104822:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
}
 8104826:	bf00      	nop
 8104828:	3714      	adds	r7, #20
 810482a:	46bd      	mov	sp, r7
 810482c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104830:	4770      	bx	lr

08104832 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(SPI_HandleTypeDef *hspi)
{
 8104832:	b480      	push	{r7}
 8104834:	b085      	sub	sp, #20
 8104836:	af00      	add	r7, sp, #0
 8104838:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 810483a:	687b      	ldr	r3, [r7, #4]
 810483c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 810483e:	095b      	lsrs	r3, r3, #5
 8104840:	3301      	adds	r3, #1
 8104842:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8104844:	687b      	ldr	r3, [r7, #4]
 8104846:	68db      	ldr	r3, [r3, #12]
 8104848:	3301      	adds	r3, #1
 810484a:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 810484c:	68bb      	ldr	r3, [r7, #8]
 810484e:	3307      	adds	r3, #7
 8104850:	08db      	lsrs	r3, r3, #3
 8104852:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8104854:	68bb      	ldr	r3, [r7, #8]
 8104856:	68fa      	ldr	r2, [r7, #12]
 8104858:	fb02 f303 	mul.w	r3, r2, r3
}
 810485c:	4618      	mov	r0, r3
 810485e:	3714      	adds	r7, #20
 8104860:	46bd      	mov	sp, r7
 8104862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104866:	4770      	bx	lr

08104868 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8104868:	b580      	push	{r7, lr}
 810486a:	b082      	sub	sp, #8
 810486c:	af00      	add	r7, sp, #0
 810486e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8104870:	687b      	ldr	r3, [r7, #4]
 8104872:	2b00      	cmp	r3, #0
 8104874:	d101      	bne.n	810487a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8104876:	2301      	movs	r3, #1
 8104878:	e042      	b.n	8104900 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 810487a:	687b      	ldr	r3, [r7, #4]
 810487c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8104880:	2b00      	cmp	r3, #0
 8104882:	d106      	bne.n	8104892 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8104884:	687b      	ldr	r3, [r7, #4]
 8104886:	2200      	movs	r2, #0
 8104888:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 810488c:	6878      	ldr	r0, [r7, #4]
 810488e:	f7fc f9fd 	bl	8100c8c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8104892:	687b      	ldr	r3, [r7, #4]
 8104894:	2224      	movs	r2, #36	; 0x24
 8104896:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 810489a:	687b      	ldr	r3, [r7, #4]
 810489c:	681b      	ldr	r3, [r3, #0]
 810489e:	681a      	ldr	r2, [r3, #0]
 81048a0:	687b      	ldr	r3, [r7, #4]
 81048a2:	681b      	ldr	r3, [r3, #0]
 81048a4:	f022 0201 	bic.w	r2, r2, #1
 81048a8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 81048aa:	6878      	ldr	r0, [r7, #4]
 81048ac:	f000 f8c2 	bl	8104a34 <UART_SetConfig>
 81048b0:	4603      	mov	r3, r0
 81048b2:	2b01      	cmp	r3, #1
 81048b4:	d101      	bne.n	81048ba <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 81048b6:	2301      	movs	r3, #1
 81048b8:	e022      	b.n	8104900 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 81048ba:	687b      	ldr	r3, [r7, #4]
 81048bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81048be:	2b00      	cmp	r3, #0
 81048c0:	d002      	beq.n	81048c8 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 81048c2:	6878      	ldr	r0, [r7, #4]
 81048c4:	f000 fe1e 	bl	8105504 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 81048c8:	687b      	ldr	r3, [r7, #4]
 81048ca:	681b      	ldr	r3, [r3, #0]
 81048cc:	685a      	ldr	r2, [r3, #4]
 81048ce:	687b      	ldr	r3, [r7, #4]
 81048d0:	681b      	ldr	r3, [r3, #0]
 81048d2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 81048d6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 81048d8:	687b      	ldr	r3, [r7, #4]
 81048da:	681b      	ldr	r3, [r3, #0]
 81048dc:	689a      	ldr	r2, [r3, #8]
 81048de:	687b      	ldr	r3, [r7, #4]
 81048e0:	681b      	ldr	r3, [r3, #0]
 81048e2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 81048e6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 81048e8:	687b      	ldr	r3, [r7, #4]
 81048ea:	681b      	ldr	r3, [r3, #0]
 81048ec:	681a      	ldr	r2, [r3, #0]
 81048ee:	687b      	ldr	r3, [r7, #4]
 81048f0:	681b      	ldr	r3, [r3, #0]
 81048f2:	f042 0201 	orr.w	r2, r2, #1
 81048f6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 81048f8:	6878      	ldr	r0, [r7, #4]
 81048fa:	f000 fea5 	bl	8105648 <UART_CheckIdleState>
 81048fe:	4603      	mov	r3, r0
}
 8104900:	4618      	mov	r0, r3
 8104902:	3708      	adds	r7, #8
 8104904:	46bd      	mov	sp, r7
 8104906:	bd80      	pop	{r7, pc}

08104908 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8104908:	b580      	push	{r7, lr}
 810490a:	b08a      	sub	sp, #40	; 0x28
 810490c:	af02      	add	r7, sp, #8
 810490e:	60f8      	str	r0, [r7, #12]
 8104910:	60b9      	str	r1, [r7, #8]
 8104912:	603b      	str	r3, [r7, #0]
 8104914:	4613      	mov	r3, r2
 8104916:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8104918:	68fb      	ldr	r3, [r7, #12]
 810491a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 810491e:	2b20      	cmp	r3, #32
 8104920:	f040 8083 	bne.w	8104a2a <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 8104924:	68bb      	ldr	r3, [r7, #8]
 8104926:	2b00      	cmp	r3, #0
 8104928:	d002      	beq.n	8104930 <HAL_UART_Transmit+0x28>
 810492a:	88fb      	ldrh	r3, [r7, #6]
 810492c:	2b00      	cmp	r3, #0
 810492e:	d101      	bne.n	8104934 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8104930:	2301      	movs	r3, #1
 8104932:	e07b      	b.n	8104a2c <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 8104934:	68fb      	ldr	r3, [r7, #12]
 8104936:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 810493a:	2b01      	cmp	r3, #1
 810493c:	d101      	bne.n	8104942 <HAL_UART_Transmit+0x3a>
 810493e:	2302      	movs	r3, #2
 8104940:	e074      	b.n	8104a2c <HAL_UART_Transmit+0x124>
 8104942:	68fb      	ldr	r3, [r7, #12]
 8104944:	2201      	movs	r2, #1
 8104946:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 810494a:	68fb      	ldr	r3, [r7, #12]
 810494c:	2200      	movs	r2, #0
 810494e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8104952:	68fb      	ldr	r3, [r7, #12]
 8104954:	2221      	movs	r2, #33	; 0x21
 8104956:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 810495a:	f7fc fb09 	bl	8100f70 <HAL_GetTick>
 810495e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8104960:	68fb      	ldr	r3, [r7, #12]
 8104962:	88fa      	ldrh	r2, [r7, #6]
 8104964:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8104968:	68fb      	ldr	r3, [r7, #12]
 810496a:	88fa      	ldrh	r2, [r7, #6]
 810496c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8104970:	68fb      	ldr	r3, [r7, #12]
 8104972:	689b      	ldr	r3, [r3, #8]
 8104974:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8104978:	d108      	bne.n	810498c <HAL_UART_Transmit+0x84>
 810497a:	68fb      	ldr	r3, [r7, #12]
 810497c:	691b      	ldr	r3, [r3, #16]
 810497e:	2b00      	cmp	r3, #0
 8104980:	d104      	bne.n	810498c <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8104982:	2300      	movs	r3, #0
 8104984:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8104986:	68bb      	ldr	r3, [r7, #8]
 8104988:	61bb      	str	r3, [r7, #24]
 810498a:	e003      	b.n	8104994 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 810498c:	68bb      	ldr	r3, [r7, #8]
 810498e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8104990:	2300      	movs	r3, #0
 8104992:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8104994:	68fb      	ldr	r3, [r7, #12]
 8104996:	2200      	movs	r2, #0
 8104998:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 810499c:	e02c      	b.n	81049f8 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 810499e:	683b      	ldr	r3, [r7, #0]
 81049a0:	9300      	str	r3, [sp, #0]
 81049a2:	697b      	ldr	r3, [r7, #20]
 81049a4:	2200      	movs	r2, #0
 81049a6:	2180      	movs	r1, #128	; 0x80
 81049a8:	68f8      	ldr	r0, [r7, #12]
 81049aa:	f000 fe98 	bl	81056de <UART_WaitOnFlagUntilTimeout>
 81049ae:	4603      	mov	r3, r0
 81049b0:	2b00      	cmp	r3, #0
 81049b2:	d001      	beq.n	81049b8 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 81049b4:	2303      	movs	r3, #3
 81049b6:	e039      	b.n	8104a2c <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 81049b8:	69fb      	ldr	r3, [r7, #28]
 81049ba:	2b00      	cmp	r3, #0
 81049bc:	d10b      	bne.n	81049d6 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 81049be:	69bb      	ldr	r3, [r7, #24]
 81049c0:	881b      	ldrh	r3, [r3, #0]
 81049c2:	461a      	mov	r2, r3
 81049c4:	68fb      	ldr	r3, [r7, #12]
 81049c6:	681b      	ldr	r3, [r3, #0]
 81049c8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 81049cc:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 81049ce:	69bb      	ldr	r3, [r7, #24]
 81049d0:	3302      	adds	r3, #2
 81049d2:	61bb      	str	r3, [r7, #24]
 81049d4:	e007      	b.n	81049e6 <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 81049d6:	69fb      	ldr	r3, [r7, #28]
 81049d8:	781a      	ldrb	r2, [r3, #0]
 81049da:	68fb      	ldr	r3, [r7, #12]
 81049dc:	681b      	ldr	r3, [r3, #0]
 81049de:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 81049e0:	69fb      	ldr	r3, [r7, #28]
 81049e2:	3301      	adds	r3, #1
 81049e4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 81049e6:	68fb      	ldr	r3, [r7, #12]
 81049e8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 81049ec:	b29b      	uxth	r3, r3
 81049ee:	3b01      	subs	r3, #1
 81049f0:	b29a      	uxth	r2, r3
 81049f2:	68fb      	ldr	r3, [r7, #12]
 81049f4:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 81049f8:	68fb      	ldr	r3, [r7, #12]
 81049fa:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 81049fe:	b29b      	uxth	r3, r3
 8104a00:	2b00      	cmp	r3, #0
 8104a02:	d1cc      	bne.n	810499e <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8104a04:	683b      	ldr	r3, [r7, #0]
 8104a06:	9300      	str	r3, [sp, #0]
 8104a08:	697b      	ldr	r3, [r7, #20]
 8104a0a:	2200      	movs	r2, #0
 8104a0c:	2140      	movs	r1, #64	; 0x40
 8104a0e:	68f8      	ldr	r0, [r7, #12]
 8104a10:	f000 fe65 	bl	81056de <UART_WaitOnFlagUntilTimeout>
 8104a14:	4603      	mov	r3, r0
 8104a16:	2b00      	cmp	r3, #0
 8104a18:	d001      	beq.n	8104a1e <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 8104a1a:	2303      	movs	r3, #3
 8104a1c:	e006      	b.n	8104a2c <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8104a1e:	68fb      	ldr	r3, [r7, #12]
 8104a20:	2220      	movs	r2, #32
 8104a22:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 8104a26:	2300      	movs	r3, #0
 8104a28:	e000      	b.n	8104a2c <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 8104a2a:	2302      	movs	r3, #2
  }
}
 8104a2c:	4618      	mov	r0, r3
 8104a2e:	3720      	adds	r7, #32
 8104a30:	46bd      	mov	sp, r7
 8104a32:	bd80      	pop	{r7, pc}

08104a34 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8104a34:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8104a38:	b092      	sub	sp, #72	; 0x48
 8104a3a:	af00      	add	r7, sp, #0
 8104a3c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8104a3e:	2300      	movs	r3, #0
 8104a40:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8104a44:	697b      	ldr	r3, [r7, #20]
 8104a46:	689a      	ldr	r2, [r3, #8]
 8104a48:	697b      	ldr	r3, [r7, #20]
 8104a4a:	691b      	ldr	r3, [r3, #16]
 8104a4c:	431a      	orrs	r2, r3
 8104a4e:	697b      	ldr	r3, [r7, #20]
 8104a50:	695b      	ldr	r3, [r3, #20]
 8104a52:	431a      	orrs	r2, r3
 8104a54:	697b      	ldr	r3, [r7, #20]
 8104a56:	69db      	ldr	r3, [r3, #28]
 8104a58:	4313      	orrs	r3, r2
 8104a5a:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8104a5c:	697b      	ldr	r3, [r7, #20]
 8104a5e:	681b      	ldr	r3, [r3, #0]
 8104a60:	681a      	ldr	r2, [r3, #0]
 8104a62:	4bbd      	ldr	r3, [pc, #756]	; (8104d58 <UART_SetConfig+0x324>)
 8104a64:	4013      	ands	r3, r2
 8104a66:	697a      	ldr	r2, [r7, #20]
 8104a68:	6812      	ldr	r2, [r2, #0]
 8104a6a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8104a6c:	430b      	orrs	r3, r1
 8104a6e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8104a70:	697b      	ldr	r3, [r7, #20]
 8104a72:	681b      	ldr	r3, [r3, #0]
 8104a74:	685b      	ldr	r3, [r3, #4]
 8104a76:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8104a7a:	697b      	ldr	r3, [r7, #20]
 8104a7c:	68da      	ldr	r2, [r3, #12]
 8104a7e:	697b      	ldr	r3, [r7, #20]
 8104a80:	681b      	ldr	r3, [r3, #0]
 8104a82:	430a      	orrs	r2, r1
 8104a84:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8104a86:	697b      	ldr	r3, [r7, #20]
 8104a88:	699b      	ldr	r3, [r3, #24]
 8104a8a:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8104a8c:	697b      	ldr	r3, [r7, #20]
 8104a8e:	681b      	ldr	r3, [r3, #0]
 8104a90:	4ab2      	ldr	r2, [pc, #712]	; (8104d5c <UART_SetConfig+0x328>)
 8104a92:	4293      	cmp	r3, r2
 8104a94:	d004      	beq.n	8104aa0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8104a96:	697b      	ldr	r3, [r7, #20]
 8104a98:	6a1b      	ldr	r3, [r3, #32]
 8104a9a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8104a9c:	4313      	orrs	r3, r2
 8104a9e:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8104aa0:	697b      	ldr	r3, [r7, #20]
 8104aa2:	681b      	ldr	r3, [r3, #0]
 8104aa4:	689b      	ldr	r3, [r3, #8]
 8104aa6:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8104aaa:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8104aae:	697a      	ldr	r2, [r7, #20]
 8104ab0:	6812      	ldr	r2, [r2, #0]
 8104ab2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8104ab4:	430b      	orrs	r3, r1
 8104ab6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8104ab8:	697b      	ldr	r3, [r7, #20]
 8104aba:	681b      	ldr	r3, [r3, #0]
 8104abc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104abe:	f023 010f 	bic.w	r1, r3, #15
 8104ac2:	697b      	ldr	r3, [r7, #20]
 8104ac4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8104ac6:	697b      	ldr	r3, [r7, #20]
 8104ac8:	681b      	ldr	r3, [r3, #0]
 8104aca:	430a      	orrs	r2, r1
 8104acc:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8104ace:	697b      	ldr	r3, [r7, #20]
 8104ad0:	681b      	ldr	r3, [r3, #0]
 8104ad2:	4aa3      	ldr	r2, [pc, #652]	; (8104d60 <UART_SetConfig+0x32c>)
 8104ad4:	4293      	cmp	r3, r2
 8104ad6:	d177      	bne.n	8104bc8 <UART_SetConfig+0x194>
 8104ad8:	4ba2      	ldr	r3, [pc, #648]	; (8104d64 <UART_SetConfig+0x330>)
 8104ada:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8104adc:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8104ae0:	2b28      	cmp	r3, #40	; 0x28
 8104ae2:	d86d      	bhi.n	8104bc0 <UART_SetConfig+0x18c>
 8104ae4:	a201      	add	r2, pc, #4	; (adr r2, 8104aec <UART_SetConfig+0xb8>)
 8104ae6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8104aea:	bf00      	nop
 8104aec:	08104b91 	.word	0x08104b91
 8104af0:	08104bc1 	.word	0x08104bc1
 8104af4:	08104bc1 	.word	0x08104bc1
 8104af8:	08104bc1 	.word	0x08104bc1
 8104afc:	08104bc1 	.word	0x08104bc1
 8104b00:	08104bc1 	.word	0x08104bc1
 8104b04:	08104bc1 	.word	0x08104bc1
 8104b08:	08104bc1 	.word	0x08104bc1
 8104b0c:	08104b99 	.word	0x08104b99
 8104b10:	08104bc1 	.word	0x08104bc1
 8104b14:	08104bc1 	.word	0x08104bc1
 8104b18:	08104bc1 	.word	0x08104bc1
 8104b1c:	08104bc1 	.word	0x08104bc1
 8104b20:	08104bc1 	.word	0x08104bc1
 8104b24:	08104bc1 	.word	0x08104bc1
 8104b28:	08104bc1 	.word	0x08104bc1
 8104b2c:	08104ba1 	.word	0x08104ba1
 8104b30:	08104bc1 	.word	0x08104bc1
 8104b34:	08104bc1 	.word	0x08104bc1
 8104b38:	08104bc1 	.word	0x08104bc1
 8104b3c:	08104bc1 	.word	0x08104bc1
 8104b40:	08104bc1 	.word	0x08104bc1
 8104b44:	08104bc1 	.word	0x08104bc1
 8104b48:	08104bc1 	.word	0x08104bc1
 8104b4c:	08104ba9 	.word	0x08104ba9
 8104b50:	08104bc1 	.word	0x08104bc1
 8104b54:	08104bc1 	.word	0x08104bc1
 8104b58:	08104bc1 	.word	0x08104bc1
 8104b5c:	08104bc1 	.word	0x08104bc1
 8104b60:	08104bc1 	.word	0x08104bc1
 8104b64:	08104bc1 	.word	0x08104bc1
 8104b68:	08104bc1 	.word	0x08104bc1
 8104b6c:	08104bb1 	.word	0x08104bb1
 8104b70:	08104bc1 	.word	0x08104bc1
 8104b74:	08104bc1 	.word	0x08104bc1
 8104b78:	08104bc1 	.word	0x08104bc1
 8104b7c:	08104bc1 	.word	0x08104bc1
 8104b80:	08104bc1 	.word	0x08104bc1
 8104b84:	08104bc1 	.word	0x08104bc1
 8104b88:	08104bc1 	.word	0x08104bc1
 8104b8c:	08104bb9 	.word	0x08104bb9
 8104b90:	2301      	movs	r3, #1
 8104b92:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8104b96:	e220      	b.n	8104fda <UART_SetConfig+0x5a6>
 8104b98:	2304      	movs	r3, #4
 8104b9a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8104b9e:	e21c      	b.n	8104fda <UART_SetConfig+0x5a6>
 8104ba0:	2308      	movs	r3, #8
 8104ba2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8104ba6:	e218      	b.n	8104fda <UART_SetConfig+0x5a6>
 8104ba8:	2310      	movs	r3, #16
 8104baa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8104bae:	e214      	b.n	8104fda <UART_SetConfig+0x5a6>
 8104bb0:	2320      	movs	r3, #32
 8104bb2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8104bb6:	e210      	b.n	8104fda <UART_SetConfig+0x5a6>
 8104bb8:	2340      	movs	r3, #64	; 0x40
 8104bba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8104bbe:	e20c      	b.n	8104fda <UART_SetConfig+0x5a6>
 8104bc0:	2380      	movs	r3, #128	; 0x80
 8104bc2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8104bc6:	e208      	b.n	8104fda <UART_SetConfig+0x5a6>
 8104bc8:	697b      	ldr	r3, [r7, #20]
 8104bca:	681b      	ldr	r3, [r3, #0]
 8104bcc:	4a66      	ldr	r2, [pc, #408]	; (8104d68 <UART_SetConfig+0x334>)
 8104bce:	4293      	cmp	r3, r2
 8104bd0:	d130      	bne.n	8104c34 <UART_SetConfig+0x200>
 8104bd2:	4b64      	ldr	r3, [pc, #400]	; (8104d64 <UART_SetConfig+0x330>)
 8104bd4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8104bd6:	f003 0307 	and.w	r3, r3, #7
 8104bda:	2b05      	cmp	r3, #5
 8104bdc:	d826      	bhi.n	8104c2c <UART_SetConfig+0x1f8>
 8104bde:	a201      	add	r2, pc, #4	; (adr r2, 8104be4 <UART_SetConfig+0x1b0>)
 8104be0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8104be4:	08104bfd 	.word	0x08104bfd
 8104be8:	08104c05 	.word	0x08104c05
 8104bec:	08104c0d 	.word	0x08104c0d
 8104bf0:	08104c15 	.word	0x08104c15
 8104bf4:	08104c1d 	.word	0x08104c1d
 8104bf8:	08104c25 	.word	0x08104c25
 8104bfc:	2300      	movs	r3, #0
 8104bfe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8104c02:	e1ea      	b.n	8104fda <UART_SetConfig+0x5a6>
 8104c04:	2304      	movs	r3, #4
 8104c06:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8104c0a:	e1e6      	b.n	8104fda <UART_SetConfig+0x5a6>
 8104c0c:	2308      	movs	r3, #8
 8104c0e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8104c12:	e1e2      	b.n	8104fda <UART_SetConfig+0x5a6>
 8104c14:	2310      	movs	r3, #16
 8104c16:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8104c1a:	e1de      	b.n	8104fda <UART_SetConfig+0x5a6>
 8104c1c:	2320      	movs	r3, #32
 8104c1e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8104c22:	e1da      	b.n	8104fda <UART_SetConfig+0x5a6>
 8104c24:	2340      	movs	r3, #64	; 0x40
 8104c26:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8104c2a:	e1d6      	b.n	8104fda <UART_SetConfig+0x5a6>
 8104c2c:	2380      	movs	r3, #128	; 0x80
 8104c2e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8104c32:	e1d2      	b.n	8104fda <UART_SetConfig+0x5a6>
 8104c34:	697b      	ldr	r3, [r7, #20]
 8104c36:	681b      	ldr	r3, [r3, #0]
 8104c38:	4a4c      	ldr	r2, [pc, #304]	; (8104d6c <UART_SetConfig+0x338>)
 8104c3a:	4293      	cmp	r3, r2
 8104c3c:	d130      	bne.n	8104ca0 <UART_SetConfig+0x26c>
 8104c3e:	4b49      	ldr	r3, [pc, #292]	; (8104d64 <UART_SetConfig+0x330>)
 8104c40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8104c42:	f003 0307 	and.w	r3, r3, #7
 8104c46:	2b05      	cmp	r3, #5
 8104c48:	d826      	bhi.n	8104c98 <UART_SetConfig+0x264>
 8104c4a:	a201      	add	r2, pc, #4	; (adr r2, 8104c50 <UART_SetConfig+0x21c>)
 8104c4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8104c50:	08104c69 	.word	0x08104c69
 8104c54:	08104c71 	.word	0x08104c71
 8104c58:	08104c79 	.word	0x08104c79
 8104c5c:	08104c81 	.word	0x08104c81
 8104c60:	08104c89 	.word	0x08104c89
 8104c64:	08104c91 	.word	0x08104c91
 8104c68:	2300      	movs	r3, #0
 8104c6a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8104c6e:	e1b4      	b.n	8104fda <UART_SetConfig+0x5a6>
 8104c70:	2304      	movs	r3, #4
 8104c72:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8104c76:	e1b0      	b.n	8104fda <UART_SetConfig+0x5a6>
 8104c78:	2308      	movs	r3, #8
 8104c7a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8104c7e:	e1ac      	b.n	8104fda <UART_SetConfig+0x5a6>
 8104c80:	2310      	movs	r3, #16
 8104c82:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8104c86:	e1a8      	b.n	8104fda <UART_SetConfig+0x5a6>
 8104c88:	2320      	movs	r3, #32
 8104c8a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8104c8e:	e1a4      	b.n	8104fda <UART_SetConfig+0x5a6>
 8104c90:	2340      	movs	r3, #64	; 0x40
 8104c92:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8104c96:	e1a0      	b.n	8104fda <UART_SetConfig+0x5a6>
 8104c98:	2380      	movs	r3, #128	; 0x80
 8104c9a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8104c9e:	e19c      	b.n	8104fda <UART_SetConfig+0x5a6>
 8104ca0:	697b      	ldr	r3, [r7, #20]
 8104ca2:	681b      	ldr	r3, [r3, #0]
 8104ca4:	4a32      	ldr	r2, [pc, #200]	; (8104d70 <UART_SetConfig+0x33c>)
 8104ca6:	4293      	cmp	r3, r2
 8104ca8:	d130      	bne.n	8104d0c <UART_SetConfig+0x2d8>
 8104caa:	4b2e      	ldr	r3, [pc, #184]	; (8104d64 <UART_SetConfig+0x330>)
 8104cac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8104cae:	f003 0307 	and.w	r3, r3, #7
 8104cb2:	2b05      	cmp	r3, #5
 8104cb4:	d826      	bhi.n	8104d04 <UART_SetConfig+0x2d0>
 8104cb6:	a201      	add	r2, pc, #4	; (adr r2, 8104cbc <UART_SetConfig+0x288>)
 8104cb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8104cbc:	08104cd5 	.word	0x08104cd5
 8104cc0:	08104cdd 	.word	0x08104cdd
 8104cc4:	08104ce5 	.word	0x08104ce5
 8104cc8:	08104ced 	.word	0x08104ced
 8104ccc:	08104cf5 	.word	0x08104cf5
 8104cd0:	08104cfd 	.word	0x08104cfd
 8104cd4:	2300      	movs	r3, #0
 8104cd6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8104cda:	e17e      	b.n	8104fda <UART_SetConfig+0x5a6>
 8104cdc:	2304      	movs	r3, #4
 8104cde:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8104ce2:	e17a      	b.n	8104fda <UART_SetConfig+0x5a6>
 8104ce4:	2308      	movs	r3, #8
 8104ce6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8104cea:	e176      	b.n	8104fda <UART_SetConfig+0x5a6>
 8104cec:	2310      	movs	r3, #16
 8104cee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8104cf2:	e172      	b.n	8104fda <UART_SetConfig+0x5a6>
 8104cf4:	2320      	movs	r3, #32
 8104cf6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8104cfa:	e16e      	b.n	8104fda <UART_SetConfig+0x5a6>
 8104cfc:	2340      	movs	r3, #64	; 0x40
 8104cfe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8104d02:	e16a      	b.n	8104fda <UART_SetConfig+0x5a6>
 8104d04:	2380      	movs	r3, #128	; 0x80
 8104d06:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8104d0a:	e166      	b.n	8104fda <UART_SetConfig+0x5a6>
 8104d0c:	697b      	ldr	r3, [r7, #20]
 8104d0e:	681b      	ldr	r3, [r3, #0]
 8104d10:	4a18      	ldr	r2, [pc, #96]	; (8104d74 <UART_SetConfig+0x340>)
 8104d12:	4293      	cmp	r3, r2
 8104d14:	d140      	bne.n	8104d98 <UART_SetConfig+0x364>
 8104d16:	4b13      	ldr	r3, [pc, #76]	; (8104d64 <UART_SetConfig+0x330>)
 8104d18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8104d1a:	f003 0307 	and.w	r3, r3, #7
 8104d1e:	2b05      	cmp	r3, #5
 8104d20:	d836      	bhi.n	8104d90 <UART_SetConfig+0x35c>
 8104d22:	a201      	add	r2, pc, #4	; (adr r2, 8104d28 <UART_SetConfig+0x2f4>)
 8104d24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8104d28:	08104d41 	.word	0x08104d41
 8104d2c:	08104d49 	.word	0x08104d49
 8104d30:	08104d51 	.word	0x08104d51
 8104d34:	08104d79 	.word	0x08104d79
 8104d38:	08104d81 	.word	0x08104d81
 8104d3c:	08104d89 	.word	0x08104d89
 8104d40:	2300      	movs	r3, #0
 8104d42:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8104d46:	e148      	b.n	8104fda <UART_SetConfig+0x5a6>
 8104d48:	2304      	movs	r3, #4
 8104d4a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8104d4e:	e144      	b.n	8104fda <UART_SetConfig+0x5a6>
 8104d50:	2308      	movs	r3, #8
 8104d52:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8104d56:	e140      	b.n	8104fda <UART_SetConfig+0x5a6>
 8104d58:	cfff69f3 	.word	0xcfff69f3
 8104d5c:	58000c00 	.word	0x58000c00
 8104d60:	40011000 	.word	0x40011000
 8104d64:	58024400 	.word	0x58024400
 8104d68:	40004400 	.word	0x40004400
 8104d6c:	40004800 	.word	0x40004800
 8104d70:	40004c00 	.word	0x40004c00
 8104d74:	40005000 	.word	0x40005000
 8104d78:	2310      	movs	r3, #16
 8104d7a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8104d7e:	e12c      	b.n	8104fda <UART_SetConfig+0x5a6>
 8104d80:	2320      	movs	r3, #32
 8104d82:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8104d86:	e128      	b.n	8104fda <UART_SetConfig+0x5a6>
 8104d88:	2340      	movs	r3, #64	; 0x40
 8104d8a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8104d8e:	e124      	b.n	8104fda <UART_SetConfig+0x5a6>
 8104d90:	2380      	movs	r3, #128	; 0x80
 8104d92:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8104d96:	e120      	b.n	8104fda <UART_SetConfig+0x5a6>
 8104d98:	697b      	ldr	r3, [r7, #20]
 8104d9a:	681b      	ldr	r3, [r3, #0]
 8104d9c:	4acb      	ldr	r2, [pc, #812]	; (81050cc <UART_SetConfig+0x698>)
 8104d9e:	4293      	cmp	r3, r2
 8104da0:	d176      	bne.n	8104e90 <UART_SetConfig+0x45c>
 8104da2:	4bcb      	ldr	r3, [pc, #812]	; (81050d0 <UART_SetConfig+0x69c>)
 8104da4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8104da6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8104daa:	2b28      	cmp	r3, #40	; 0x28
 8104dac:	d86c      	bhi.n	8104e88 <UART_SetConfig+0x454>
 8104dae:	a201      	add	r2, pc, #4	; (adr r2, 8104db4 <UART_SetConfig+0x380>)
 8104db0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8104db4:	08104e59 	.word	0x08104e59
 8104db8:	08104e89 	.word	0x08104e89
 8104dbc:	08104e89 	.word	0x08104e89
 8104dc0:	08104e89 	.word	0x08104e89
 8104dc4:	08104e89 	.word	0x08104e89
 8104dc8:	08104e89 	.word	0x08104e89
 8104dcc:	08104e89 	.word	0x08104e89
 8104dd0:	08104e89 	.word	0x08104e89
 8104dd4:	08104e61 	.word	0x08104e61
 8104dd8:	08104e89 	.word	0x08104e89
 8104ddc:	08104e89 	.word	0x08104e89
 8104de0:	08104e89 	.word	0x08104e89
 8104de4:	08104e89 	.word	0x08104e89
 8104de8:	08104e89 	.word	0x08104e89
 8104dec:	08104e89 	.word	0x08104e89
 8104df0:	08104e89 	.word	0x08104e89
 8104df4:	08104e69 	.word	0x08104e69
 8104df8:	08104e89 	.word	0x08104e89
 8104dfc:	08104e89 	.word	0x08104e89
 8104e00:	08104e89 	.word	0x08104e89
 8104e04:	08104e89 	.word	0x08104e89
 8104e08:	08104e89 	.word	0x08104e89
 8104e0c:	08104e89 	.word	0x08104e89
 8104e10:	08104e89 	.word	0x08104e89
 8104e14:	08104e71 	.word	0x08104e71
 8104e18:	08104e89 	.word	0x08104e89
 8104e1c:	08104e89 	.word	0x08104e89
 8104e20:	08104e89 	.word	0x08104e89
 8104e24:	08104e89 	.word	0x08104e89
 8104e28:	08104e89 	.word	0x08104e89
 8104e2c:	08104e89 	.word	0x08104e89
 8104e30:	08104e89 	.word	0x08104e89
 8104e34:	08104e79 	.word	0x08104e79
 8104e38:	08104e89 	.word	0x08104e89
 8104e3c:	08104e89 	.word	0x08104e89
 8104e40:	08104e89 	.word	0x08104e89
 8104e44:	08104e89 	.word	0x08104e89
 8104e48:	08104e89 	.word	0x08104e89
 8104e4c:	08104e89 	.word	0x08104e89
 8104e50:	08104e89 	.word	0x08104e89
 8104e54:	08104e81 	.word	0x08104e81
 8104e58:	2301      	movs	r3, #1
 8104e5a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8104e5e:	e0bc      	b.n	8104fda <UART_SetConfig+0x5a6>
 8104e60:	2304      	movs	r3, #4
 8104e62:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8104e66:	e0b8      	b.n	8104fda <UART_SetConfig+0x5a6>
 8104e68:	2308      	movs	r3, #8
 8104e6a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8104e6e:	e0b4      	b.n	8104fda <UART_SetConfig+0x5a6>
 8104e70:	2310      	movs	r3, #16
 8104e72:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8104e76:	e0b0      	b.n	8104fda <UART_SetConfig+0x5a6>
 8104e78:	2320      	movs	r3, #32
 8104e7a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8104e7e:	e0ac      	b.n	8104fda <UART_SetConfig+0x5a6>
 8104e80:	2340      	movs	r3, #64	; 0x40
 8104e82:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8104e86:	e0a8      	b.n	8104fda <UART_SetConfig+0x5a6>
 8104e88:	2380      	movs	r3, #128	; 0x80
 8104e8a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8104e8e:	e0a4      	b.n	8104fda <UART_SetConfig+0x5a6>
 8104e90:	697b      	ldr	r3, [r7, #20]
 8104e92:	681b      	ldr	r3, [r3, #0]
 8104e94:	4a8f      	ldr	r2, [pc, #572]	; (81050d4 <UART_SetConfig+0x6a0>)
 8104e96:	4293      	cmp	r3, r2
 8104e98:	d130      	bne.n	8104efc <UART_SetConfig+0x4c8>
 8104e9a:	4b8d      	ldr	r3, [pc, #564]	; (81050d0 <UART_SetConfig+0x69c>)
 8104e9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8104e9e:	f003 0307 	and.w	r3, r3, #7
 8104ea2:	2b05      	cmp	r3, #5
 8104ea4:	d826      	bhi.n	8104ef4 <UART_SetConfig+0x4c0>
 8104ea6:	a201      	add	r2, pc, #4	; (adr r2, 8104eac <UART_SetConfig+0x478>)
 8104ea8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8104eac:	08104ec5 	.word	0x08104ec5
 8104eb0:	08104ecd 	.word	0x08104ecd
 8104eb4:	08104ed5 	.word	0x08104ed5
 8104eb8:	08104edd 	.word	0x08104edd
 8104ebc:	08104ee5 	.word	0x08104ee5
 8104ec0:	08104eed 	.word	0x08104eed
 8104ec4:	2300      	movs	r3, #0
 8104ec6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8104eca:	e086      	b.n	8104fda <UART_SetConfig+0x5a6>
 8104ecc:	2304      	movs	r3, #4
 8104ece:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8104ed2:	e082      	b.n	8104fda <UART_SetConfig+0x5a6>
 8104ed4:	2308      	movs	r3, #8
 8104ed6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8104eda:	e07e      	b.n	8104fda <UART_SetConfig+0x5a6>
 8104edc:	2310      	movs	r3, #16
 8104ede:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8104ee2:	e07a      	b.n	8104fda <UART_SetConfig+0x5a6>
 8104ee4:	2320      	movs	r3, #32
 8104ee6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8104eea:	e076      	b.n	8104fda <UART_SetConfig+0x5a6>
 8104eec:	2340      	movs	r3, #64	; 0x40
 8104eee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8104ef2:	e072      	b.n	8104fda <UART_SetConfig+0x5a6>
 8104ef4:	2380      	movs	r3, #128	; 0x80
 8104ef6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8104efa:	e06e      	b.n	8104fda <UART_SetConfig+0x5a6>
 8104efc:	697b      	ldr	r3, [r7, #20]
 8104efe:	681b      	ldr	r3, [r3, #0]
 8104f00:	4a75      	ldr	r2, [pc, #468]	; (81050d8 <UART_SetConfig+0x6a4>)
 8104f02:	4293      	cmp	r3, r2
 8104f04:	d130      	bne.n	8104f68 <UART_SetConfig+0x534>
 8104f06:	4b72      	ldr	r3, [pc, #456]	; (81050d0 <UART_SetConfig+0x69c>)
 8104f08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8104f0a:	f003 0307 	and.w	r3, r3, #7
 8104f0e:	2b05      	cmp	r3, #5
 8104f10:	d826      	bhi.n	8104f60 <UART_SetConfig+0x52c>
 8104f12:	a201      	add	r2, pc, #4	; (adr r2, 8104f18 <UART_SetConfig+0x4e4>)
 8104f14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8104f18:	08104f31 	.word	0x08104f31
 8104f1c:	08104f39 	.word	0x08104f39
 8104f20:	08104f41 	.word	0x08104f41
 8104f24:	08104f49 	.word	0x08104f49
 8104f28:	08104f51 	.word	0x08104f51
 8104f2c:	08104f59 	.word	0x08104f59
 8104f30:	2300      	movs	r3, #0
 8104f32:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8104f36:	e050      	b.n	8104fda <UART_SetConfig+0x5a6>
 8104f38:	2304      	movs	r3, #4
 8104f3a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8104f3e:	e04c      	b.n	8104fda <UART_SetConfig+0x5a6>
 8104f40:	2308      	movs	r3, #8
 8104f42:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8104f46:	e048      	b.n	8104fda <UART_SetConfig+0x5a6>
 8104f48:	2310      	movs	r3, #16
 8104f4a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8104f4e:	e044      	b.n	8104fda <UART_SetConfig+0x5a6>
 8104f50:	2320      	movs	r3, #32
 8104f52:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8104f56:	e040      	b.n	8104fda <UART_SetConfig+0x5a6>
 8104f58:	2340      	movs	r3, #64	; 0x40
 8104f5a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8104f5e:	e03c      	b.n	8104fda <UART_SetConfig+0x5a6>
 8104f60:	2380      	movs	r3, #128	; 0x80
 8104f62:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8104f66:	e038      	b.n	8104fda <UART_SetConfig+0x5a6>
 8104f68:	697b      	ldr	r3, [r7, #20]
 8104f6a:	681b      	ldr	r3, [r3, #0]
 8104f6c:	4a5b      	ldr	r2, [pc, #364]	; (81050dc <UART_SetConfig+0x6a8>)
 8104f6e:	4293      	cmp	r3, r2
 8104f70:	d130      	bne.n	8104fd4 <UART_SetConfig+0x5a0>
 8104f72:	4b57      	ldr	r3, [pc, #348]	; (81050d0 <UART_SetConfig+0x69c>)
 8104f74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8104f76:	f003 0307 	and.w	r3, r3, #7
 8104f7a:	2b05      	cmp	r3, #5
 8104f7c:	d826      	bhi.n	8104fcc <UART_SetConfig+0x598>
 8104f7e:	a201      	add	r2, pc, #4	; (adr r2, 8104f84 <UART_SetConfig+0x550>)
 8104f80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8104f84:	08104f9d 	.word	0x08104f9d
 8104f88:	08104fa5 	.word	0x08104fa5
 8104f8c:	08104fad 	.word	0x08104fad
 8104f90:	08104fb5 	.word	0x08104fb5
 8104f94:	08104fbd 	.word	0x08104fbd
 8104f98:	08104fc5 	.word	0x08104fc5
 8104f9c:	2302      	movs	r3, #2
 8104f9e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8104fa2:	e01a      	b.n	8104fda <UART_SetConfig+0x5a6>
 8104fa4:	2304      	movs	r3, #4
 8104fa6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8104faa:	e016      	b.n	8104fda <UART_SetConfig+0x5a6>
 8104fac:	2308      	movs	r3, #8
 8104fae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8104fb2:	e012      	b.n	8104fda <UART_SetConfig+0x5a6>
 8104fb4:	2310      	movs	r3, #16
 8104fb6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8104fba:	e00e      	b.n	8104fda <UART_SetConfig+0x5a6>
 8104fbc:	2320      	movs	r3, #32
 8104fbe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8104fc2:	e00a      	b.n	8104fda <UART_SetConfig+0x5a6>
 8104fc4:	2340      	movs	r3, #64	; 0x40
 8104fc6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8104fca:	e006      	b.n	8104fda <UART_SetConfig+0x5a6>
 8104fcc:	2380      	movs	r3, #128	; 0x80
 8104fce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8104fd2:	e002      	b.n	8104fda <UART_SetConfig+0x5a6>
 8104fd4:	2380      	movs	r3, #128	; 0x80
 8104fd6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8104fda:	697b      	ldr	r3, [r7, #20]
 8104fdc:	681b      	ldr	r3, [r3, #0]
 8104fde:	4a3f      	ldr	r2, [pc, #252]	; (81050dc <UART_SetConfig+0x6a8>)
 8104fe0:	4293      	cmp	r3, r2
 8104fe2:	f040 80f8 	bne.w	81051d6 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8104fe6:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8104fea:	2b20      	cmp	r3, #32
 8104fec:	dc46      	bgt.n	810507c <UART_SetConfig+0x648>
 8104fee:	2b02      	cmp	r3, #2
 8104ff0:	f2c0 8082 	blt.w	81050f8 <UART_SetConfig+0x6c4>
 8104ff4:	3b02      	subs	r3, #2
 8104ff6:	2b1e      	cmp	r3, #30
 8104ff8:	d87e      	bhi.n	81050f8 <UART_SetConfig+0x6c4>
 8104ffa:	a201      	add	r2, pc, #4	; (adr r2, 8105000 <UART_SetConfig+0x5cc>)
 8104ffc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8105000:	08105083 	.word	0x08105083
 8105004:	081050f9 	.word	0x081050f9
 8105008:	0810508b 	.word	0x0810508b
 810500c:	081050f9 	.word	0x081050f9
 8105010:	081050f9 	.word	0x081050f9
 8105014:	081050f9 	.word	0x081050f9
 8105018:	0810509b 	.word	0x0810509b
 810501c:	081050f9 	.word	0x081050f9
 8105020:	081050f9 	.word	0x081050f9
 8105024:	081050f9 	.word	0x081050f9
 8105028:	081050f9 	.word	0x081050f9
 810502c:	081050f9 	.word	0x081050f9
 8105030:	081050f9 	.word	0x081050f9
 8105034:	081050f9 	.word	0x081050f9
 8105038:	081050ab 	.word	0x081050ab
 810503c:	081050f9 	.word	0x081050f9
 8105040:	081050f9 	.word	0x081050f9
 8105044:	081050f9 	.word	0x081050f9
 8105048:	081050f9 	.word	0x081050f9
 810504c:	081050f9 	.word	0x081050f9
 8105050:	081050f9 	.word	0x081050f9
 8105054:	081050f9 	.word	0x081050f9
 8105058:	081050f9 	.word	0x081050f9
 810505c:	081050f9 	.word	0x081050f9
 8105060:	081050f9 	.word	0x081050f9
 8105064:	081050f9 	.word	0x081050f9
 8105068:	081050f9 	.word	0x081050f9
 810506c:	081050f9 	.word	0x081050f9
 8105070:	081050f9 	.word	0x081050f9
 8105074:	081050f9 	.word	0x081050f9
 8105078:	081050eb 	.word	0x081050eb
 810507c:	2b40      	cmp	r3, #64	; 0x40
 810507e:	d037      	beq.n	81050f0 <UART_SetConfig+0x6bc>
 8105080:	e03a      	b.n	81050f8 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8105082:	f7fe f88f 	bl	81031a4 <HAL_RCCEx_GetD3PCLK1Freq>
 8105086:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8105088:	e03c      	b.n	8105104 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 810508a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 810508e:	4618      	mov	r0, r3
 8105090:	f7fe f89e 	bl	81031d0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8105094:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8105096:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8105098:	e034      	b.n	8105104 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 810509a:	f107 0318 	add.w	r3, r7, #24
 810509e:	4618      	mov	r0, r3
 81050a0:	f7fe f9ea 	bl	8103478 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 81050a4:	69fb      	ldr	r3, [r7, #28]
 81050a6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 81050a8:	e02c      	b.n	8105104 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 81050aa:	4b09      	ldr	r3, [pc, #36]	; (81050d0 <UART_SetConfig+0x69c>)
 81050ac:	681b      	ldr	r3, [r3, #0]
 81050ae:	f003 0320 	and.w	r3, r3, #32
 81050b2:	2b00      	cmp	r3, #0
 81050b4:	d016      	beq.n	81050e4 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 81050b6:	4b06      	ldr	r3, [pc, #24]	; (81050d0 <UART_SetConfig+0x69c>)
 81050b8:	681b      	ldr	r3, [r3, #0]
 81050ba:	08db      	lsrs	r3, r3, #3
 81050bc:	f003 0303 	and.w	r3, r3, #3
 81050c0:	4a07      	ldr	r2, [pc, #28]	; (81050e0 <UART_SetConfig+0x6ac>)
 81050c2:	fa22 f303 	lsr.w	r3, r2, r3
 81050c6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 81050c8:	e01c      	b.n	8105104 <UART_SetConfig+0x6d0>
 81050ca:	bf00      	nop
 81050cc:	40011400 	.word	0x40011400
 81050d0:	58024400 	.word	0x58024400
 81050d4:	40007800 	.word	0x40007800
 81050d8:	40007c00 	.word	0x40007c00
 81050dc:	58000c00 	.word	0x58000c00
 81050e0:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 81050e4:	4b9d      	ldr	r3, [pc, #628]	; (810535c <UART_SetConfig+0x928>)
 81050e6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 81050e8:	e00c      	b.n	8105104 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 81050ea:	4b9d      	ldr	r3, [pc, #628]	; (8105360 <UART_SetConfig+0x92c>)
 81050ec:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 81050ee:	e009      	b.n	8105104 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 81050f0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 81050f4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 81050f6:	e005      	b.n	8105104 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 81050f8:	2300      	movs	r3, #0
 81050fa:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 81050fc:	2301      	movs	r3, #1
 81050fe:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8105102:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8105104:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8105106:	2b00      	cmp	r3, #0
 8105108:	f000 81de 	beq.w	81054c8 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 810510c:	697b      	ldr	r3, [r7, #20]
 810510e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8105110:	4a94      	ldr	r2, [pc, #592]	; (8105364 <UART_SetConfig+0x930>)
 8105112:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8105116:	461a      	mov	r2, r3
 8105118:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 810511a:	fbb3 f3f2 	udiv	r3, r3, r2
 810511e:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8105120:	697b      	ldr	r3, [r7, #20]
 8105122:	685a      	ldr	r2, [r3, #4]
 8105124:	4613      	mov	r3, r2
 8105126:	005b      	lsls	r3, r3, #1
 8105128:	4413      	add	r3, r2
 810512a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 810512c:	429a      	cmp	r2, r3
 810512e:	d305      	bcc.n	810513c <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8105130:	697b      	ldr	r3, [r7, #20]
 8105132:	685b      	ldr	r3, [r3, #4]
 8105134:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8105136:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8105138:	429a      	cmp	r2, r3
 810513a:	d903      	bls.n	8105144 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 810513c:	2301      	movs	r3, #1
 810513e:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8105142:	e1c1      	b.n	81054c8 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8105144:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8105146:	2200      	movs	r2, #0
 8105148:	60bb      	str	r3, [r7, #8]
 810514a:	60fa      	str	r2, [r7, #12]
 810514c:	697b      	ldr	r3, [r7, #20]
 810514e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8105150:	4a84      	ldr	r2, [pc, #528]	; (8105364 <UART_SetConfig+0x930>)
 8105152:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8105156:	b29b      	uxth	r3, r3
 8105158:	2200      	movs	r2, #0
 810515a:	603b      	str	r3, [r7, #0]
 810515c:	607a      	str	r2, [r7, #4]
 810515e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8105162:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8105166:	f7fb f90b 	bl	8100380 <__aeabi_uldivmod>
 810516a:	4602      	mov	r2, r0
 810516c:	460b      	mov	r3, r1
 810516e:	4610      	mov	r0, r2
 8105170:	4619      	mov	r1, r3
 8105172:	f04f 0200 	mov.w	r2, #0
 8105176:	f04f 0300 	mov.w	r3, #0
 810517a:	020b      	lsls	r3, r1, #8
 810517c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8105180:	0202      	lsls	r2, r0, #8
 8105182:	6979      	ldr	r1, [r7, #20]
 8105184:	6849      	ldr	r1, [r1, #4]
 8105186:	0849      	lsrs	r1, r1, #1
 8105188:	2000      	movs	r0, #0
 810518a:	460c      	mov	r4, r1
 810518c:	4605      	mov	r5, r0
 810518e:	eb12 0804 	adds.w	r8, r2, r4
 8105192:	eb43 0905 	adc.w	r9, r3, r5
 8105196:	697b      	ldr	r3, [r7, #20]
 8105198:	685b      	ldr	r3, [r3, #4]
 810519a:	2200      	movs	r2, #0
 810519c:	469a      	mov	sl, r3
 810519e:	4693      	mov	fp, r2
 81051a0:	4652      	mov	r2, sl
 81051a2:	465b      	mov	r3, fp
 81051a4:	4640      	mov	r0, r8
 81051a6:	4649      	mov	r1, r9
 81051a8:	f7fb f8ea 	bl	8100380 <__aeabi_uldivmod>
 81051ac:	4602      	mov	r2, r0
 81051ae:	460b      	mov	r3, r1
 81051b0:	4613      	mov	r3, r2
 81051b2:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 81051b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81051b6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 81051ba:	d308      	bcc.n	81051ce <UART_SetConfig+0x79a>
 81051bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81051be:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 81051c2:	d204      	bcs.n	81051ce <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 81051c4:	697b      	ldr	r3, [r7, #20]
 81051c6:	681b      	ldr	r3, [r3, #0]
 81051c8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 81051ca:	60da      	str	r2, [r3, #12]
 81051cc:	e17c      	b.n	81054c8 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 81051ce:	2301      	movs	r3, #1
 81051d0:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 81051d4:	e178      	b.n	81054c8 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 81051d6:	697b      	ldr	r3, [r7, #20]
 81051d8:	69db      	ldr	r3, [r3, #28]
 81051da:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 81051de:	f040 80c5 	bne.w	810536c <UART_SetConfig+0x938>
  {
    switch (clocksource)
 81051e2:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 81051e6:	2b20      	cmp	r3, #32
 81051e8:	dc48      	bgt.n	810527c <UART_SetConfig+0x848>
 81051ea:	2b00      	cmp	r3, #0
 81051ec:	db7b      	blt.n	81052e6 <UART_SetConfig+0x8b2>
 81051ee:	2b20      	cmp	r3, #32
 81051f0:	d879      	bhi.n	81052e6 <UART_SetConfig+0x8b2>
 81051f2:	a201      	add	r2, pc, #4	; (adr r2, 81051f8 <UART_SetConfig+0x7c4>)
 81051f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81051f8:	08105283 	.word	0x08105283
 81051fc:	0810528b 	.word	0x0810528b
 8105200:	081052e7 	.word	0x081052e7
 8105204:	081052e7 	.word	0x081052e7
 8105208:	08105293 	.word	0x08105293
 810520c:	081052e7 	.word	0x081052e7
 8105210:	081052e7 	.word	0x081052e7
 8105214:	081052e7 	.word	0x081052e7
 8105218:	081052a3 	.word	0x081052a3
 810521c:	081052e7 	.word	0x081052e7
 8105220:	081052e7 	.word	0x081052e7
 8105224:	081052e7 	.word	0x081052e7
 8105228:	081052e7 	.word	0x081052e7
 810522c:	081052e7 	.word	0x081052e7
 8105230:	081052e7 	.word	0x081052e7
 8105234:	081052e7 	.word	0x081052e7
 8105238:	081052b3 	.word	0x081052b3
 810523c:	081052e7 	.word	0x081052e7
 8105240:	081052e7 	.word	0x081052e7
 8105244:	081052e7 	.word	0x081052e7
 8105248:	081052e7 	.word	0x081052e7
 810524c:	081052e7 	.word	0x081052e7
 8105250:	081052e7 	.word	0x081052e7
 8105254:	081052e7 	.word	0x081052e7
 8105258:	081052e7 	.word	0x081052e7
 810525c:	081052e7 	.word	0x081052e7
 8105260:	081052e7 	.word	0x081052e7
 8105264:	081052e7 	.word	0x081052e7
 8105268:	081052e7 	.word	0x081052e7
 810526c:	081052e7 	.word	0x081052e7
 8105270:	081052e7 	.word	0x081052e7
 8105274:	081052e7 	.word	0x081052e7
 8105278:	081052d9 	.word	0x081052d9
 810527c:	2b40      	cmp	r3, #64	; 0x40
 810527e:	d02e      	beq.n	81052de <UART_SetConfig+0x8aa>
 8105280:	e031      	b.n	81052e6 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8105282:	f7fd f81d 	bl	81022c0 <HAL_RCC_GetPCLK1Freq>
 8105286:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8105288:	e033      	b.n	81052f2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 810528a:	f7fd f82f 	bl	81022ec <HAL_RCC_GetPCLK2Freq>
 810528e:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8105290:	e02f      	b.n	81052f2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8105292:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8105296:	4618      	mov	r0, r3
 8105298:	f7fd ff9a 	bl	81031d0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 810529c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810529e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 81052a0:	e027      	b.n	81052f2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 81052a2:	f107 0318 	add.w	r3, r7, #24
 81052a6:	4618      	mov	r0, r3
 81052a8:	f7fe f8e6 	bl	8103478 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 81052ac:	69fb      	ldr	r3, [r7, #28]
 81052ae:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 81052b0:	e01f      	b.n	81052f2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 81052b2:	4b2d      	ldr	r3, [pc, #180]	; (8105368 <UART_SetConfig+0x934>)
 81052b4:	681b      	ldr	r3, [r3, #0]
 81052b6:	f003 0320 	and.w	r3, r3, #32
 81052ba:	2b00      	cmp	r3, #0
 81052bc:	d009      	beq.n	81052d2 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 81052be:	4b2a      	ldr	r3, [pc, #168]	; (8105368 <UART_SetConfig+0x934>)
 81052c0:	681b      	ldr	r3, [r3, #0]
 81052c2:	08db      	lsrs	r3, r3, #3
 81052c4:	f003 0303 	and.w	r3, r3, #3
 81052c8:	4a24      	ldr	r2, [pc, #144]	; (810535c <UART_SetConfig+0x928>)
 81052ca:	fa22 f303 	lsr.w	r3, r2, r3
 81052ce:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 81052d0:	e00f      	b.n	81052f2 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 81052d2:	4b22      	ldr	r3, [pc, #136]	; (810535c <UART_SetConfig+0x928>)
 81052d4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 81052d6:	e00c      	b.n	81052f2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 81052d8:	4b21      	ldr	r3, [pc, #132]	; (8105360 <UART_SetConfig+0x92c>)
 81052da:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 81052dc:	e009      	b.n	81052f2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 81052de:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 81052e2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 81052e4:	e005      	b.n	81052f2 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 81052e6:	2300      	movs	r3, #0
 81052e8:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 81052ea:	2301      	movs	r3, #1
 81052ec:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 81052f0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 81052f2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 81052f4:	2b00      	cmp	r3, #0
 81052f6:	f000 80e7 	beq.w	81054c8 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 81052fa:	697b      	ldr	r3, [r7, #20]
 81052fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 81052fe:	4a19      	ldr	r2, [pc, #100]	; (8105364 <UART_SetConfig+0x930>)
 8105300:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8105304:	461a      	mov	r2, r3
 8105306:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8105308:	fbb3 f3f2 	udiv	r3, r3, r2
 810530c:	005a      	lsls	r2, r3, #1
 810530e:	697b      	ldr	r3, [r7, #20]
 8105310:	685b      	ldr	r3, [r3, #4]
 8105312:	085b      	lsrs	r3, r3, #1
 8105314:	441a      	add	r2, r3
 8105316:	697b      	ldr	r3, [r7, #20]
 8105318:	685b      	ldr	r3, [r3, #4]
 810531a:	fbb2 f3f3 	udiv	r3, r2, r3
 810531e:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8105320:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8105322:	2b0f      	cmp	r3, #15
 8105324:	d916      	bls.n	8105354 <UART_SetConfig+0x920>
 8105326:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8105328:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 810532c:	d212      	bcs.n	8105354 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 810532e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8105330:	b29b      	uxth	r3, r3
 8105332:	f023 030f 	bic.w	r3, r3, #15
 8105336:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8105338:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810533a:	085b      	lsrs	r3, r3, #1
 810533c:	b29b      	uxth	r3, r3
 810533e:	f003 0307 	and.w	r3, r3, #7
 8105342:	b29a      	uxth	r2, r3
 8105344:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8105346:	4313      	orrs	r3, r2
 8105348:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 810534a:	697b      	ldr	r3, [r7, #20]
 810534c:	681b      	ldr	r3, [r3, #0]
 810534e:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8105350:	60da      	str	r2, [r3, #12]
 8105352:	e0b9      	b.n	81054c8 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8105354:	2301      	movs	r3, #1
 8105356:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 810535a:	e0b5      	b.n	81054c8 <UART_SetConfig+0xa94>
 810535c:	03d09000 	.word	0x03d09000
 8105360:	003d0900 	.word	0x003d0900
 8105364:	08106450 	.word	0x08106450
 8105368:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 810536c:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8105370:	2b20      	cmp	r3, #32
 8105372:	dc49      	bgt.n	8105408 <UART_SetConfig+0x9d4>
 8105374:	2b00      	cmp	r3, #0
 8105376:	db7c      	blt.n	8105472 <UART_SetConfig+0xa3e>
 8105378:	2b20      	cmp	r3, #32
 810537a:	d87a      	bhi.n	8105472 <UART_SetConfig+0xa3e>
 810537c:	a201      	add	r2, pc, #4	; (adr r2, 8105384 <UART_SetConfig+0x950>)
 810537e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8105382:	bf00      	nop
 8105384:	0810540f 	.word	0x0810540f
 8105388:	08105417 	.word	0x08105417
 810538c:	08105473 	.word	0x08105473
 8105390:	08105473 	.word	0x08105473
 8105394:	0810541f 	.word	0x0810541f
 8105398:	08105473 	.word	0x08105473
 810539c:	08105473 	.word	0x08105473
 81053a0:	08105473 	.word	0x08105473
 81053a4:	0810542f 	.word	0x0810542f
 81053a8:	08105473 	.word	0x08105473
 81053ac:	08105473 	.word	0x08105473
 81053b0:	08105473 	.word	0x08105473
 81053b4:	08105473 	.word	0x08105473
 81053b8:	08105473 	.word	0x08105473
 81053bc:	08105473 	.word	0x08105473
 81053c0:	08105473 	.word	0x08105473
 81053c4:	0810543f 	.word	0x0810543f
 81053c8:	08105473 	.word	0x08105473
 81053cc:	08105473 	.word	0x08105473
 81053d0:	08105473 	.word	0x08105473
 81053d4:	08105473 	.word	0x08105473
 81053d8:	08105473 	.word	0x08105473
 81053dc:	08105473 	.word	0x08105473
 81053e0:	08105473 	.word	0x08105473
 81053e4:	08105473 	.word	0x08105473
 81053e8:	08105473 	.word	0x08105473
 81053ec:	08105473 	.word	0x08105473
 81053f0:	08105473 	.word	0x08105473
 81053f4:	08105473 	.word	0x08105473
 81053f8:	08105473 	.word	0x08105473
 81053fc:	08105473 	.word	0x08105473
 8105400:	08105473 	.word	0x08105473
 8105404:	08105465 	.word	0x08105465
 8105408:	2b40      	cmp	r3, #64	; 0x40
 810540a:	d02e      	beq.n	810546a <UART_SetConfig+0xa36>
 810540c:	e031      	b.n	8105472 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 810540e:	f7fc ff57 	bl	81022c0 <HAL_RCC_GetPCLK1Freq>
 8105412:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8105414:	e033      	b.n	810547e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8105416:	f7fc ff69 	bl	81022ec <HAL_RCC_GetPCLK2Freq>
 810541a:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 810541c:	e02f      	b.n	810547e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 810541e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8105422:	4618      	mov	r0, r3
 8105424:	f7fd fed4 	bl	81031d0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8105428:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810542a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 810542c:	e027      	b.n	810547e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 810542e:	f107 0318 	add.w	r3, r7, #24
 8105432:	4618      	mov	r0, r3
 8105434:	f7fe f820 	bl	8103478 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8105438:	69fb      	ldr	r3, [r7, #28]
 810543a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 810543c:	e01f      	b.n	810547e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 810543e:	4b2d      	ldr	r3, [pc, #180]	; (81054f4 <UART_SetConfig+0xac0>)
 8105440:	681b      	ldr	r3, [r3, #0]
 8105442:	f003 0320 	and.w	r3, r3, #32
 8105446:	2b00      	cmp	r3, #0
 8105448:	d009      	beq.n	810545e <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 810544a:	4b2a      	ldr	r3, [pc, #168]	; (81054f4 <UART_SetConfig+0xac0>)
 810544c:	681b      	ldr	r3, [r3, #0]
 810544e:	08db      	lsrs	r3, r3, #3
 8105450:	f003 0303 	and.w	r3, r3, #3
 8105454:	4a28      	ldr	r2, [pc, #160]	; (81054f8 <UART_SetConfig+0xac4>)
 8105456:	fa22 f303 	lsr.w	r3, r2, r3
 810545a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 810545c:	e00f      	b.n	810547e <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 810545e:	4b26      	ldr	r3, [pc, #152]	; (81054f8 <UART_SetConfig+0xac4>)
 8105460:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8105462:	e00c      	b.n	810547e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8105464:	4b25      	ldr	r3, [pc, #148]	; (81054fc <UART_SetConfig+0xac8>)
 8105466:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8105468:	e009      	b.n	810547e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 810546a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 810546e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8105470:	e005      	b.n	810547e <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8105472:	2300      	movs	r3, #0
 8105474:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8105476:	2301      	movs	r3, #1
 8105478:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 810547c:	bf00      	nop
    }

    if (pclk != 0U)
 810547e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8105480:	2b00      	cmp	r3, #0
 8105482:	d021      	beq.n	81054c8 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8105484:	697b      	ldr	r3, [r7, #20]
 8105486:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8105488:	4a1d      	ldr	r2, [pc, #116]	; (8105500 <UART_SetConfig+0xacc>)
 810548a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 810548e:	461a      	mov	r2, r3
 8105490:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8105492:	fbb3 f2f2 	udiv	r2, r3, r2
 8105496:	697b      	ldr	r3, [r7, #20]
 8105498:	685b      	ldr	r3, [r3, #4]
 810549a:	085b      	lsrs	r3, r3, #1
 810549c:	441a      	add	r2, r3
 810549e:	697b      	ldr	r3, [r7, #20]
 81054a0:	685b      	ldr	r3, [r3, #4]
 81054a2:	fbb2 f3f3 	udiv	r3, r2, r3
 81054a6:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 81054a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81054aa:	2b0f      	cmp	r3, #15
 81054ac:	d909      	bls.n	81054c2 <UART_SetConfig+0xa8e>
 81054ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81054b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 81054b4:	d205      	bcs.n	81054c2 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 81054b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81054b8:	b29a      	uxth	r2, r3
 81054ba:	697b      	ldr	r3, [r7, #20]
 81054bc:	681b      	ldr	r3, [r3, #0]
 81054be:	60da      	str	r2, [r3, #12]
 81054c0:	e002      	b.n	81054c8 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 81054c2:	2301      	movs	r3, #1
 81054c4:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 81054c8:	697b      	ldr	r3, [r7, #20]
 81054ca:	2201      	movs	r2, #1
 81054cc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 81054d0:	697b      	ldr	r3, [r7, #20]
 81054d2:	2201      	movs	r2, #1
 81054d4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 81054d8:	697b      	ldr	r3, [r7, #20]
 81054da:	2200      	movs	r2, #0
 81054dc:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 81054de:	697b      	ldr	r3, [r7, #20]
 81054e0:	2200      	movs	r2, #0
 81054e2:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 81054e4:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 81054e8:	4618      	mov	r0, r3
 81054ea:	3748      	adds	r7, #72	; 0x48
 81054ec:	46bd      	mov	sp, r7
 81054ee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 81054f2:	bf00      	nop
 81054f4:	58024400 	.word	0x58024400
 81054f8:	03d09000 	.word	0x03d09000
 81054fc:	003d0900 	.word	0x003d0900
 8105500:	08106450 	.word	0x08106450

08105504 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8105504:	b480      	push	{r7}
 8105506:	b083      	sub	sp, #12
 8105508:	af00      	add	r7, sp, #0
 810550a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 810550c:	687b      	ldr	r3, [r7, #4]
 810550e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8105510:	f003 0301 	and.w	r3, r3, #1
 8105514:	2b00      	cmp	r3, #0
 8105516:	d00a      	beq.n	810552e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8105518:	687b      	ldr	r3, [r7, #4]
 810551a:	681b      	ldr	r3, [r3, #0]
 810551c:	685b      	ldr	r3, [r3, #4]
 810551e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8105522:	687b      	ldr	r3, [r7, #4]
 8105524:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8105526:	687b      	ldr	r3, [r7, #4]
 8105528:	681b      	ldr	r3, [r3, #0]
 810552a:	430a      	orrs	r2, r1
 810552c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 810552e:	687b      	ldr	r3, [r7, #4]
 8105530:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8105532:	f003 0302 	and.w	r3, r3, #2
 8105536:	2b00      	cmp	r3, #0
 8105538:	d00a      	beq.n	8105550 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 810553a:	687b      	ldr	r3, [r7, #4]
 810553c:	681b      	ldr	r3, [r3, #0]
 810553e:	685b      	ldr	r3, [r3, #4]
 8105540:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8105544:	687b      	ldr	r3, [r7, #4]
 8105546:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8105548:	687b      	ldr	r3, [r7, #4]
 810554a:	681b      	ldr	r3, [r3, #0]
 810554c:	430a      	orrs	r2, r1
 810554e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8105550:	687b      	ldr	r3, [r7, #4]
 8105552:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8105554:	f003 0304 	and.w	r3, r3, #4
 8105558:	2b00      	cmp	r3, #0
 810555a:	d00a      	beq.n	8105572 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 810555c:	687b      	ldr	r3, [r7, #4]
 810555e:	681b      	ldr	r3, [r3, #0]
 8105560:	685b      	ldr	r3, [r3, #4]
 8105562:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8105566:	687b      	ldr	r3, [r7, #4]
 8105568:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 810556a:	687b      	ldr	r3, [r7, #4]
 810556c:	681b      	ldr	r3, [r3, #0]
 810556e:	430a      	orrs	r2, r1
 8105570:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8105572:	687b      	ldr	r3, [r7, #4]
 8105574:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8105576:	f003 0308 	and.w	r3, r3, #8
 810557a:	2b00      	cmp	r3, #0
 810557c:	d00a      	beq.n	8105594 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 810557e:	687b      	ldr	r3, [r7, #4]
 8105580:	681b      	ldr	r3, [r3, #0]
 8105582:	685b      	ldr	r3, [r3, #4]
 8105584:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8105588:	687b      	ldr	r3, [r7, #4]
 810558a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 810558c:	687b      	ldr	r3, [r7, #4]
 810558e:	681b      	ldr	r3, [r3, #0]
 8105590:	430a      	orrs	r2, r1
 8105592:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8105594:	687b      	ldr	r3, [r7, #4]
 8105596:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8105598:	f003 0310 	and.w	r3, r3, #16
 810559c:	2b00      	cmp	r3, #0
 810559e:	d00a      	beq.n	81055b6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 81055a0:	687b      	ldr	r3, [r7, #4]
 81055a2:	681b      	ldr	r3, [r3, #0]
 81055a4:	689b      	ldr	r3, [r3, #8]
 81055a6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 81055aa:	687b      	ldr	r3, [r7, #4]
 81055ac:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 81055ae:	687b      	ldr	r3, [r7, #4]
 81055b0:	681b      	ldr	r3, [r3, #0]
 81055b2:	430a      	orrs	r2, r1
 81055b4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 81055b6:	687b      	ldr	r3, [r7, #4]
 81055b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81055ba:	f003 0320 	and.w	r3, r3, #32
 81055be:	2b00      	cmp	r3, #0
 81055c0:	d00a      	beq.n	81055d8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 81055c2:	687b      	ldr	r3, [r7, #4]
 81055c4:	681b      	ldr	r3, [r3, #0]
 81055c6:	689b      	ldr	r3, [r3, #8]
 81055c8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 81055cc:	687b      	ldr	r3, [r7, #4]
 81055ce:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 81055d0:	687b      	ldr	r3, [r7, #4]
 81055d2:	681b      	ldr	r3, [r3, #0]
 81055d4:	430a      	orrs	r2, r1
 81055d6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 81055d8:	687b      	ldr	r3, [r7, #4]
 81055da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81055dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 81055e0:	2b00      	cmp	r3, #0
 81055e2:	d01a      	beq.n	810561a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 81055e4:	687b      	ldr	r3, [r7, #4]
 81055e6:	681b      	ldr	r3, [r3, #0]
 81055e8:	685b      	ldr	r3, [r3, #4]
 81055ea:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 81055ee:	687b      	ldr	r3, [r7, #4]
 81055f0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 81055f2:	687b      	ldr	r3, [r7, #4]
 81055f4:	681b      	ldr	r3, [r3, #0]
 81055f6:	430a      	orrs	r2, r1
 81055f8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 81055fa:	687b      	ldr	r3, [r7, #4]
 81055fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 81055fe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8105602:	d10a      	bne.n	810561a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8105604:	687b      	ldr	r3, [r7, #4]
 8105606:	681b      	ldr	r3, [r3, #0]
 8105608:	685b      	ldr	r3, [r3, #4]
 810560a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 810560e:	687b      	ldr	r3, [r7, #4]
 8105610:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8105612:	687b      	ldr	r3, [r7, #4]
 8105614:	681b      	ldr	r3, [r3, #0]
 8105616:	430a      	orrs	r2, r1
 8105618:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 810561a:	687b      	ldr	r3, [r7, #4]
 810561c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810561e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8105622:	2b00      	cmp	r3, #0
 8105624:	d00a      	beq.n	810563c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8105626:	687b      	ldr	r3, [r7, #4]
 8105628:	681b      	ldr	r3, [r3, #0]
 810562a:	685b      	ldr	r3, [r3, #4]
 810562c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8105630:	687b      	ldr	r3, [r7, #4]
 8105632:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8105634:	687b      	ldr	r3, [r7, #4]
 8105636:	681b      	ldr	r3, [r3, #0]
 8105638:	430a      	orrs	r2, r1
 810563a:	605a      	str	r2, [r3, #4]
  }
}
 810563c:	bf00      	nop
 810563e:	370c      	adds	r7, #12
 8105640:	46bd      	mov	sp, r7
 8105642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105646:	4770      	bx	lr

08105648 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8105648:	b580      	push	{r7, lr}
 810564a:	b086      	sub	sp, #24
 810564c:	af02      	add	r7, sp, #8
 810564e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8105650:	687b      	ldr	r3, [r7, #4]
 8105652:	2200      	movs	r2, #0
 8105654:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8105658:	f7fb fc8a 	bl	8100f70 <HAL_GetTick>
 810565c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 810565e:	687b      	ldr	r3, [r7, #4]
 8105660:	681b      	ldr	r3, [r3, #0]
 8105662:	681b      	ldr	r3, [r3, #0]
 8105664:	f003 0308 	and.w	r3, r3, #8
 8105668:	2b08      	cmp	r3, #8
 810566a:	d10e      	bne.n	810568a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 810566c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8105670:	9300      	str	r3, [sp, #0]
 8105672:	68fb      	ldr	r3, [r7, #12]
 8105674:	2200      	movs	r2, #0
 8105676:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 810567a:	6878      	ldr	r0, [r7, #4]
 810567c:	f000 f82f 	bl	81056de <UART_WaitOnFlagUntilTimeout>
 8105680:	4603      	mov	r3, r0
 8105682:	2b00      	cmp	r3, #0
 8105684:	d001      	beq.n	810568a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8105686:	2303      	movs	r3, #3
 8105688:	e025      	b.n	81056d6 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 810568a:	687b      	ldr	r3, [r7, #4]
 810568c:	681b      	ldr	r3, [r3, #0]
 810568e:	681b      	ldr	r3, [r3, #0]
 8105690:	f003 0304 	and.w	r3, r3, #4
 8105694:	2b04      	cmp	r3, #4
 8105696:	d10e      	bne.n	81056b6 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8105698:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 810569c:	9300      	str	r3, [sp, #0]
 810569e:	68fb      	ldr	r3, [r7, #12]
 81056a0:	2200      	movs	r2, #0
 81056a2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 81056a6:	6878      	ldr	r0, [r7, #4]
 81056a8:	f000 f819 	bl	81056de <UART_WaitOnFlagUntilTimeout>
 81056ac:	4603      	mov	r3, r0
 81056ae:	2b00      	cmp	r3, #0
 81056b0:	d001      	beq.n	81056b6 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 81056b2:	2303      	movs	r3, #3
 81056b4:	e00f      	b.n	81056d6 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 81056b6:	687b      	ldr	r3, [r7, #4]
 81056b8:	2220      	movs	r2, #32
 81056ba:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 81056be:	687b      	ldr	r3, [r7, #4]
 81056c0:	2220      	movs	r2, #32
 81056c2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 81056c6:	687b      	ldr	r3, [r7, #4]
 81056c8:	2200      	movs	r2, #0
 81056ca:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 81056cc:	687b      	ldr	r3, [r7, #4]
 81056ce:	2200      	movs	r2, #0
 81056d0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 81056d4:	2300      	movs	r3, #0
}
 81056d6:	4618      	mov	r0, r3
 81056d8:	3710      	adds	r7, #16
 81056da:	46bd      	mov	sp, r7
 81056dc:	bd80      	pop	{r7, pc}

081056de <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 81056de:	b580      	push	{r7, lr}
 81056e0:	b09c      	sub	sp, #112	; 0x70
 81056e2:	af00      	add	r7, sp, #0
 81056e4:	60f8      	str	r0, [r7, #12]
 81056e6:	60b9      	str	r1, [r7, #8]
 81056e8:	603b      	str	r3, [r7, #0]
 81056ea:	4613      	mov	r3, r2
 81056ec:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 81056ee:	e0a9      	b.n	8105844 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 81056f0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 81056f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 81056f6:	f000 80a5 	beq.w	8105844 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 81056fa:	f7fb fc39 	bl	8100f70 <HAL_GetTick>
 81056fe:	4602      	mov	r2, r0
 8105700:	683b      	ldr	r3, [r7, #0]
 8105702:	1ad3      	subs	r3, r2, r3
 8105704:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8105706:	429a      	cmp	r2, r3
 8105708:	d302      	bcc.n	8105710 <UART_WaitOnFlagUntilTimeout+0x32>
 810570a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 810570c:	2b00      	cmp	r3, #0
 810570e:	d140      	bne.n	8105792 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8105710:	68fb      	ldr	r3, [r7, #12]
 8105712:	681b      	ldr	r3, [r3, #0]
 8105714:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8105716:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8105718:	e853 3f00 	ldrex	r3, [r3]
 810571c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 810571e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8105720:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8105724:	667b      	str	r3, [r7, #100]	; 0x64
 8105726:	68fb      	ldr	r3, [r7, #12]
 8105728:	681b      	ldr	r3, [r3, #0]
 810572a:	461a      	mov	r2, r3
 810572c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 810572e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8105730:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8105732:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8105734:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8105736:	e841 2300 	strex	r3, r2, [r1]
 810573a:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 810573c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 810573e:	2b00      	cmp	r3, #0
 8105740:	d1e6      	bne.n	8105710 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8105742:	68fb      	ldr	r3, [r7, #12]
 8105744:	681b      	ldr	r3, [r3, #0]
 8105746:	3308      	adds	r3, #8
 8105748:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 810574a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 810574c:	e853 3f00 	ldrex	r3, [r3]
 8105750:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8105752:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8105754:	f023 0301 	bic.w	r3, r3, #1
 8105758:	663b      	str	r3, [r7, #96]	; 0x60
 810575a:	68fb      	ldr	r3, [r7, #12]
 810575c:	681b      	ldr	r3, [r3, #0]
 810575e:	3308      	adds	r3, #8
 8105760:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8105762:	64ba      	str	r2, [r7, #72]	; 0x48
 8105764:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8105766:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8105768:	6cba      	ldr	r2, [r7, #72]	; 0x48
 810576a:	e841 2300 	strex	r3, r2, [r1]
 810576e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8105770:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8105772:	2b00      	cmp	r3, #0
 8105774:	d1e5      	bne.n	8105742 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8105776:	68fb      	ldr	r3, [r7, #12]
 8105778:	2220      	movs	r2, #32
 810577a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 810577e:	68fb      	ldr	r3, [r7, #12]
 8105780:	2220      	movs	r2, #32
 8105782:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8105786:	68fb      	ldr	r3, [r7, #12]
 8105788:	2200      	movs	r2, #0
 810578a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 810578e:	2303      	movs	r3, #3
 8105790:	e069      	b.n	8105866 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8105792:	68fb      	ldr	r3, [r7, #12]
 8105794:	681b      	ldr	r3, [r3, #0]
 8105796:	681b      	ldr	r3, [r3, #0]
 8105798:	f003 0304 	and.w	r3, r3, #4
 810579c:	2b00      	cmp	r3, #0
 810579e:	d051      	beq.n	8105844 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 81057a0:	68fb      	ldr	r3, [r7, #12]
 81057a2:	681b      	ldr	r3, [r3, #0]
 81057a4:	69db      	ldr	r3, [r3, #28]
 81057a6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 81057aa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 81057ae:	d149      	bne.n	8105844 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 81057b0:	68fb      	ldr	r3, [r7, #12]
 81057b2:	681b      	ldr	r3, [r3, #0]
 81057b4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 81057b8:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 81057ba:	68fb      	ldr	r3, [r7, #12]
 81057bc:	681b      	ldr	r3, [r3, #0]
 81057be:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 81057c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81057c2:	e853 3f00 	ldrex	r3, [r3]
 81057c6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 81057c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81057ca:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 81057ce:	66fb      	str	r3, [r7, #108]	; 0x6c
 81057d0:	68fb      	ldr	r3, [r7, #12]
 81057d2:	681b      	ldr	r3, [r3, #0]
 81057d4:	461a      	mov	r2, r3
 81057d6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 81057d8:	637b      	str	r3, [r7, #52]	; 0x34
 81057da:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 81057dc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 81057de:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 81057e0:	e841 2300 	strex	r3, r2, [r1]
 81057e4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 81057e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 81057e8:	2b00      	cmp	r3, #0
 81057ea:	d1e6      	bne.n	81057ba <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 81057ec:	68fb      	ldr	r3, [r7, #12]
 81057ee:	681b      	ldr	r3, [r3, #0]
 81057f0:	3308      	adds	r3, #8
 81057f2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 81057f4:	697b      	ldr	r3, [r7, #20]
 81057f6:	e853 3f00 	ldrex	r3, [r3]
 81057fa:	613b      	str	r3, [r7, #16]
   return(result);
 81057fc:	693b      	ldr	r3, [r7, #16]
 81057fe:	f023 0301 	bic.w	r3, r3, #1
 8105802:	66bb      	str	r3, [r7, #104]	; 0x68
 8105804:	68fb      	ldr	r3, [r7, #12]
 8105806:	681b      	ldr	r3, [r3, #0]
 8105808:	3308      	adds	r3, #8
 810580a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 810580c:	623a      	str	r2, [r7, #32]
 810580e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8105810:	69f9      	ldr	r1, [r7, #28]
 8105812:	6a3a      	ldr	r2, [r7, #32]
 8105814:	e841 2300 	strex	r3, r2, [r1]
 8105818:	61bb      	str	r3, [r7, #24]
   return(result);
 810581a:	69bb      	ldr	r3, [r7, #24]
 810581c:	2b00      	cmp	r3, #0
 810581e:	d1e5      	bne.n	81057ec <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8105820:	68fb      	ldr	r3, [r7, #12]
 8105822:	2220      	movs	r2, #32
 8105824:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8105828:	68fb      	ldr	r3, [r7, #12]
 810582a:	2220      	movs	r2, #32
 810582c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8105830:	68fb      	ldr	r3, [r7, #12]
 8105832:	2220      	movs	r2, #32
 8105834:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8105838:	68fb      	ldr	r3, [r7, #12]
 810583a:	2200      	movs	r2, #0
 810583c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8105840:	2303      	movs	r3, #3
 8105842:	e010      	b.n	8105866 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8105844:	68fb      	ldr	r3, [r7, #12]
 8105846:	681b      	ldr	r3, [r3, #0]
 8105848:	69da      	ldr	r2, [r3, #28]
 810584a:	68bb      	ldr	r3, [r7, #8]
 810584c:	4013      	ands	r3, r2
 810584e:	68ba      	ldr	r2, [r7, #8]
 8105850:	429a      	cmp	r2, r3
 8105852:	bf0c      	ite	eq
 8105854:	2301      	moveq	r3, #1
 8105856:	2300      	movne	r3, #0
 8105858:	b2db      	uxtb	r3, r3
 810585a:	461a      	mov	r2, r3
 810585c:	79fb      	ldrb	r3, [r7, #7]
 810585e:	429a      	cmp	r2, r3
 8105860:	f43f af46 	beq.w	81056f0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8105864:	2300      	movs	r3, #0
}
 8105866:	4618      	mov	r0, r3
 8105868:	3770      	adds	r7, #112	; 0x70
 810586a:	46bd      	mov	sp, r7
 810586c:	bd80      	pop	{r7, pc}

0810586e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 810586e:	b480      	push	{r7}
 8105870:	b085      	sub	sp, #20
 8105872:	af00      	add	r7, sp, #0
 8105874:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8105876:	687b      	ldr	r3, [r7, #4]
 8105878:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 810587c:	2b01      	cmp	r3, #1
 810587e:	d101      	bne.n	8105884 <HAL_UARTEx_DisableFifoMode+0x16>
 8105880:	2302      	movs	r3, #2
 8105882:	e027      	b.n	81058d4 <HAL_UARTEx_DisableFifoMode+0x66>
 8105884:	687b      	ldr	r3, [r7, #4]
 8105886:	2201      	movs	r2, #1
 8105888:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 810588c:	687b      	ldr	r3, [r7, #4]
 810588e:	2224      	movs	r2, #36	; 0x24
 8105890:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8105894:	687b      	ldr	r3, [r7, #4]
 8105896:	681b      	ldr	r3, [r3, #0]
 8105898:	681b      	ldr	r3, [r3, #0]
 810589a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 810589c:	687b      	ldr	r3, [r7, #4]
 810589e:	681b      	ldr	r3, [r3, #0]
 81058a0:	681a      	ldr	r2, [r3, #0]
 81058a2:	687b      	ldr	r3, [r7, #4]
 81058a4:	681b      	ldr	r3, [r3, #0]
 81058a6:	f022 0201 	bic.w	r2, r2, #1
 81058aa:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 81058ac:	68fb      	ldr	r3, [r7, #12]
 81058ae:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 81058b2:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 81058b4:	687b      	ldr	r3, [r7, #4]
 81058b6:	2200      	movs	r2, #0
 81058b8:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 81058ba:	687b      	ldr	r3, [r7, #4]
 81058bc:	681b      	ldr	r3, [r3, #0]
 81058be:	68fa      	ldr	r2, [r7, #12]
 81058c0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 81058c2:	687b      	ldr	r3, [r7, #4]
 81058c4:	2220      	movs	r2, #32
 81058c6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 81058ca:	687b      	ldr	r3, [r7, #4]
 81058cc:	2200      	movs	r2, #0
 81058ce:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 81058d2:	2300      	movs	r3, #0
}
 81058d4:	4618      	mov	r0, r3
 81058d6:	3714      	adds	r7, #20
 81058d8:	46bd      	mov	sp, r7
 81058da:	f85d 7b04 	ldr.w	r7, [sp], #4
 81058de:	4770      	bx	lr

081058e0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 81058e0:	b580      	push	{r7, lr}
 81058e2:	b084      	sub	sp, #16
 81058e4:	af00      	add	r7, sp, #0
 81058e6:	6078      	str	r0, [r7, #4]
 81058e8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 81058ea:	687b      	ldr	r3, [r7, #4]
 81058ec:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 81058f0:	2b01      	cmp	r3, #1
 81058f2:	d101      	bne.n	81058f8 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 81058f4:	2302      	movs	r3, #2
 81058f6:	e02d      	b.n	8105954 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 81058f8:	687b      	ldr	r3, [r7, #4]
 81058fa:	2201      	movs	r2, #1
 81058fc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8105900:	687b      	ldr	r3, [r7, #4]
 8105902:	2224      	movs	r2, #36	; 0x24
 8105904:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8105908:	687b      	ldr	r3, [r7, #4]
 810590a:	681b      	ldr	r3, [r3, #0]
 810590c:	681b      	ldr	r3, [r3, #0]
 810590e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8105910:	687b      	ldr	r3, [r7, #4]
 8105912:	681b      	ldr	r3, [r3, #0]
 8105914:	681a      	ldr	r2, [r3, #0]
 8105916:	687b      	ldr	r3, [r7, #4]
 8105918:	681b      	ldr	r3, [r3, #0]
 810591a:	f022 0201 	bic.w	r2, r2, #1
 810591e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8105920:	687b      	ldr	r3, [r7, #4]
 8105922:	681b      	ldr	r3, [r3, #0]
 8105924:	689b      	ldr	r3, [r3, #8]
 8105926:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 810592a:	687b      	ldr	r3, [r7, #4]
 810592c:	681b      	ldr	r3, [r3, #0]
 810592e:	683a      	ldr	r2, [r7, #0]
 8105930:	430a      	orrs	r2, r1
 8105932:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8105934:	6878      	ldr	r0, [r7, #4]
 8105936:	f000 f84f 	bl	81059d8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 810593a:	687b      	ldr	r3, [r7, #4]
 810593c:	681b      	ldr	r3, [r3, #0]
 810593e:	68fa      	ldr	r2, [r7, #12]
 8105940:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8105942:	687b      	ldr	r3, [r7, #4]
 8105944:	2220      	movs	r2, #32
 8105946:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 810594a:	687b      	ldr	r3, [r7, #4]
 810594c:	2200      	movs	r2, #0
 810594e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8105952:	2300      	movs	r3, #0
}
 8105954:	4618      	mov	r0, r3
 8105956:	3710      	adds	r7, #16
 8105958:	46bd      	mov	sp, r7
 810595a:	bd80      	pop	{r7, pc}

0810595c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 810595c:	b580      	push	{r7, lr}
 810595e:	b084      	sub	sp, #16
 8105960:	af00      	add	r7, sp, #0
 8105962:	6078      	str	r0, [r7, #4]
 8105964:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8105966:	687b      	ldr	r3, [r7, #4]
 8105968:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 810596c:	2b01      	cmp	r3, #1
 810596e:	d101      	bne.n	8105974 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8105970:	2302      	movs	r3, #2
 8105972:	e02d      	b.n	81059d0 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8105974:	687b      	ldr	r3, [r7, #4]
 8105976:	2201      	movs	r2, #1
 8105978:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 810597c:	687b      	ldr	r3, [r7, #4]
 810597e:	2224      	movs	r2, #36	; 0x24
 8105980:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8105984:	687b      	ldr	r3, [r7, #4]
 8105986:	681b      	ldr	r3, [r3, #0]
 8105988:	681b      	ldr	r3, [r3, #0]
 810598a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 810598c:	687b      	ldr	r3, [r7, #4]
 810598e:	681b      	ldr	r3, [r3, #0]
 8105990:	681a      	ldr	r2, [r3, #0]
 8105992:	687b      	ldr	r3, [r7, #4]
 8105994:	681b      	ldr	r3, [r3, #0]
 8105996:	f022 0201 	bic.w	r2, r2, #1
 810599a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 810599c:	687b      	ldr	r3, [r7, #4]
 810599e:	681b      	ldr	r3, [r3, #0]
 81059a0:	689b      	ldr	r3, [r3, #8]
 81059a2:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 81059a6:	687b      	ldr	r3, [r7, #4]
 81059a8:	681b      	ldr	r3, [r3, #0]
 81059aa:	683a      	ldr	r2, [r7, #0]
 81059ac:	430a      	orrs	r2, r1
 81059ae:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 81059b0:	6878      	ldr	r0, [r7, #4]
 81059b2:	f000 f811 	bl	81059d8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 81059b6:	687b      	ldr	r3, [r7, #4]
 81059b8:	681b      	ldr	r3, [r3, #0]
 81059ba:	68fa      	ldr	r2, [r7, #12]
 81059bc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 81059be:	687b      	ldr	r3, [r7, #4]
 81059c0:	2220      	movs	r2, #32
 81059c2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 81059c6:	687b      	ldr	r3, [r7, #4]
 81059c8:	2200      	movs	r2, #0
 81059ca:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 81059ce:	2300      	movs	r3, #0
}
 81059d0:	4618      	mov	r0, r3
 81059d2:	3710      	adds	r7, #16
 81059d4:	46bd      	mov	sp, r7
 81059d6:	bd80      	pop	{r7, pc}

081059d8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 81059d8:	b480      	push	{r7}
 81059da:	b085      	sub	sp, #20
 81059dc:	af00      	add	r7, sp, #0
 81059de:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 81059e0:	687b      	ldr	r3, [r7, #4]
 81059e2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 81059e4:	2b00      	cmp	r3, #0
 81059e6:	d108      	bne.n	81059fa <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 81059e8:	687b      	ldr	r3, [r7, #4]
 81059ea:	2201      	movs	r2, #1
 81059ec:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 81059f0:	687b      	ldr	r3, [r7, #4]
 81059f2:	2201      	movs	r2, #1
 81059f4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 81059f8:	e031      	b.n	8105a5e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 81059fa:	2310      	movs	r3, #16
 81059fc:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 81059fe:	2310      	movs	r3, #16
 8105a00:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8105a02:	687b      	ldr	r3, [r7, #4]
 8105a04:	681b      	ldr	r3, [r3, #0]
 8105a06:	689b      	ldr	r3, [r3, #8]
 8105a08:	0e5b      	lsrs	r3, r3, #25
 8105a0a:	b2db      	uxtb	r3, r3
 8105a0c:	f003 0307 	and.w	r3, r3, #7
 8105a10:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8105a12:	687b      	ldr	r3, [r7, #4]
 8105a14:	681b      	ldr	r3, [r3, #0]
 8105a16:	689b      	ldr	r3, [r3, #8]
 8105a18:	0f5b      	lsrs	r3, r3, #29
 8105a1a:	b2db      	uxtb	r3, r3
 8105a1c:	f003 0307 	and.w	r3, r3, #7
 8105a20:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8105a22:	7bbb      	ldrb	r3, [r7, #14]
 8105a24:	7b3a      	ldrb	r2, [r7, #12]
 8105a26:	4911      	ldr	r1, [pc, #68]	; (8105a6c <UARTEx_SetNbDataToProcess+0x94>)
 8105a28:	5c8a      	ldrb	r2, [r1, r2]
 8105a2a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8105a2e:	7b3a      	ldrb	r2, [r7, #12]
 8105a30:	490f      	ldr	r1, [pc, #60]	; (8105a70 <UARTEx_SetNbDataToProcess+0x98>)
 8105a32:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8105a34:	fb93 f3f2 	sdiv	r3, r3, r2
 8105a38:	b29a      	uxth	r2, r3
 8105a3a:	687b      	ldr	r3, [r7, #4]
 8105a3c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8105a40:	7bfb      	ldrb	r3, [r7, #15]
 8105a42:	7b7a      	ldrb	r2, [r7, #13]
 8105a44:	4909      	ldr	r1, [pc, #36]	; (8105a6c <UARTEx_SetNbDataToProcess+0x94>)
 8105a46:	5c8a      	ldrb	r2, [r1, r2]
 8105a48:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8105a4c:	7b7a      	ldrb	r2, [r7, #13]
 8105a4e:	4908      	ldr	r1, [pc, #32]	; (8105a70 <UARTEx_SetNbDataToProcess+0x98>)
 8105a50:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8105a52:	fb93 f3f2 	sdiv	r3, r3, r2
 8105a56:	b29a      	uxth	r2, r3
 8105a58:	687b      	ldr	r3, [r7, #4]
 8105a5a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8105a5e:	bf00      	nop
 8105a60:	3714      	adds	r7, #20
 8105a62:	46bd      	mov	sp, r7
 8105a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105a68:	4770      	bx	lr
 8105a6a:	bf00      	nop
 8105a6c:	08106468 	.word	0x08106468
 8105a70:	08106470 	.word	0x08106470

08105a74 <__errno>:
 8105a74:	4b01      	ldr	r3, [pc, #4]	; (8105a7c <__errno+0x8>)
 8105a76:	6818      	ldr	r0, [r3, #0]
 8105a78:	4770      	bx	lr
 8105a7a:	bf00      	nop
 8105a7c:	10000010 	.word	0x10000010

08105a80 <__libc_init_array>:
 8105a80:	b570      	push	{r4, r5, r6, lr}
 8105a82:	4d0d      	ldr	r5, [pc, #52]	; (8105ab8 <__libc_init_array+0x38>)
 8105a84:	4c0d      	ldr	r4, [pc, #52]	; (8105abc <__libc_init_array+0x3c>)
 8105a86:	1b64      	subs	r4, r4, r5
 8105a88:	10a4      	asrs	r4, r4, #2
 8105a8a:	2600      	movs	r6, #0
 8105a8c:	42a6      	cmp	r6, r4
 8105a8e:	d109      	bne.n	8105aa4 <__libc_init_array+0x24>
 8105a90:	4d0b      	ldr	r5, [pc, #44]	; (8105ac0 <__libc_init_array+0x40>)
 8105a92:	4c0c      	ldr	r4, [pc, #48]	; (8105ac4 <__libc_init_array+0x44>)
 8105a94:	f000 fca2 	bl	81063dc <_init>
 8105a98:	1b64      	subs	r4, r4, r5
 8105a9a:	10a4      	asrs	r4, r4, #2
 8105a9c:	2600      	movs	r6, #0
 8105a9e:	42a6      	cmp	r6, r4
 8105aa0:	d105      	bne.n	8105aae <__libc_init_array+0x2e>
 8105aa2:	bd70      	pop	{r4, r5, r6, pc}
 8105aa4:	f855 3b04 	ldr.w	r3, [r5], #4
 8105aa8:	4798      	blx	r3
 8105aaa:	3601      	adds	r6, #1
 8105aac:	e7ee      	b.n	8105a8c <__libc_init_array+0xc>
 8105aae:	f855 3b04 	ldr.w	r3, [r5], #4
 8105ab2:	4798      	blx	r3
 8105ab4:	3601      	adds	r6, #1
 8105ab6:	e7f2      	b.n	8105a9e <__libc_init_array+0x1e>
 8105ab8:	081064b4 	.word	0x081064b4
 8105abc:	081064b4 	.word	0x081064b4
 8105ac0:	081064b4 	.word	0x081064b4
 8105ac4:	081064b8 	.word	0x081064b8

08105ac8 <memset>:
 8105ac8:	4402      	add	r2, r0
 8105aca:	4603      	mov	r3, r0
 8105acc:	4293      	cmp	r3, r2
 8105ace:	d100      	bne.n	8105ad2 <memset+0xa>
 8105ad0:	4770      	bx	lr
 8105ad2:	f803 1b01 	strb.w	r1, [r3], #1
 8105ad6:	e7f9      	b.n	8105acc <memset+0x4>

08105ad8 <sniprintf>:
 8105ad8:	b40c      	push	{r2, r3}
 8105ada:	b530      	push	{r4, r5, lr}
 8105adc:	4b17      	ldr	r3, [pc, #92]	; (8105b3c <sniprintf+0x64>)
 8105ade:	1e0c      	subs	r4, r1, #0
 8105ae0:	681d      	ldr	r5, [r3, #0]
 8105ae2:	b09d      	sub	sp, #116	; 0x74
 8105ae4:	da08      	bge.n	8105af8 <sniprintf+0x20>
 8105ae6:	238b      	movs	r3, #139	; 0x8b
 8105ae8:	602b      	str	r3, [r5, #0]
 8105aea:	f04f 30ff 	mov.w	r0, #4294967295
 8105aee:	b01d      	add	sp, #116	; 0x74
 8105af0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8105af4:	b002      	add	sp, #8
 8105af6:	4770      	bx	lr
 8105af8:	f44f 7302 	mov.w	r3, #520	; 0x208
 8105afc:	f8ad 3014 	strh.w	r3, [sp, #20]
 8105b00:	bf14      	ite	ne
 8105b02:	f104 33ff 	addne.w	r3, r4, #4294967295
 8105b06:	4623      	moveq	r3, r4
 8105b08:	9304      	str	r3, [sp, #16]
 8105b0a:	9307      	str	r3, [sp, #28]
 8105b0c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8105b10:	9002      	str	r0, [sp, #8]
 8105b12:	9006      	str	r0, [sp, #24]
 8105b14:	f8ad 3016 	strh.w	r3, [sp, #22]
 8105b18:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8105b1a:	ab21      	add	r3, sp, #132	; 0x84
 8105b1c:	a902      	add	r1, sp, #8
 8105b1e:	4628      	mov	r0, r5
 8105b20:	9301      	str	r3, [sp, #4]
 8105b22:	f000 f869 	bl	8105bf8 <_svfiprintf_r>
 8105b26:	1c43      	adds	r3, r0, #1
 8105b28:	bfbc      	itt	lt
 8105b2a:	238b      	movlt	r3, #139	; 0x8b
 8105b2c:	602b      	strlt	r3, [r5, #0]
 8105b2e:	2c00      	cmp	r4, #0
 8105b30:	d0dd      	beq.n	8105aee <sniprintf+0x16>
 8105b32:	9b02      	ldr	r3, [sp, #8]
 8105b34:	2200      	movs	r2, #0
 8105b36:	701a      	strb	r2, [r3, #0]
 8105b38:	e7d9      	b.n	8105aee <sniprintf+0x16>
 8105b3a:	bf00      	nop
 8105b3c:	10000010 	.word	0x10000010

08105b40 <__ssputs_r>:
 8105b40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8105b44:	688e      	ldr	r6, [r1, #8]
 8105b46:	429e      	cmp	r6, r3
 8105b48:	4682      	mov	sl, r0
 8105b4a:	460c      	mov	r4, r1
 8105b4c:	4690      	mov	r8, r2
 8105b4e:	461f      	mov	r7, r3
 8105b50:	d838      	bhi.n	8105bc4 <__ssputs_r+0x84>
 8105b52:	898a      	ldrh	r2, [r1, #12]
 8105b54:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8105b58:	d032      	beq.n	8105bc0 <__ssputs_r+0x80>
 8105b5a:	6825      	ldr	r5, [r4, #0]
 8105b5c:	6909      	ldr	r1, [r1, #16]
 8105b5e:	eba5 0901 	sub.w	r9, r5, r1
 8105b62:	6965      	ldr	r5, [r4, #20]
 8105b64:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8105b68:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8105b6c:	3301      	adds	r3, #1
 8105b6e:	444b      	add	r3, r9
 8105b70:	106d      	asrs	r5, r5, #1
 8105b72:	429d      	cmp	r5, r3
 8105b74:	bf38      	it	cc
 8105b76:	461d      	movcc	r5, r3
 8105b78:	0553      	lsls	r3, r2, #21
 8105b7a:	d531      	bpl.n	8105be0 <__ssputs_r+0xa0>
 8105b7c:	4629      	mov	r1, r5
 8105b7e:	f000 fb63 	bl	8106248 <_malloc_r>
 8105b82:	4606      	mov	r6, r0
 8105b84:	b950      	cbnz	r0, 8105b9c <__ssputs_r+0x5c>
 8105b86:	230c      	movs	r3, #12
 8105b88:	f8ca 3000 	str.w	r3, [sl]
 8105b8c:	89a3      	ldrh	r3, [r4, #12]
 8105b8e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8105b92:	81a3      	strh	r3, [r4, #12]
 8105b94:	f04f 30ff 	mov.w	r0, #4294967295
 8105b98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8105b9c:	6921      	ldr	r1, [r4, #16]
 8105b9e:	464a      	mov	r2, r9
 8105ba0:	f000 fabe 	bl	8106120 <memcpy>
 8105ba4:	89a3      	ldrh	r3, [r4, #12]
 8105ba6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8105baa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8105bae:	81a3      	strh	r3, [r4, #12]
 8105bb0:	6126      	str	r6, [r4, #16]
 8105bb2:	6165      	str	r5, [r4, #20]
 8105bb4:	444e      	add	r6, r9
 8105bb6:	eba5 0509 	sub.w	r5, r5, r9
 8105bba:	6026      	str	r6, [r4, #0]
 8105bbc:	60a5      	str	r5, [r4, #8]
 8105bbe:	463e      	mov	r6, r7
 8105bc0:	42be      	cmp	r6, r7
 8105bc2:	d900      	bls.n	8105bc6 <__ssputs_r+0x86>
 8105bc4:	463e      	mov	r6, r7
 8105bc6:	6820      	ldr	r0, [r4, #0]
 8105bc8:	4632      	mov	r2, r6
 8105bca:	4641      	mov	r1, r8
 8105bcc:	f000 fab6 	bl	810613c <memmove>
 8105bd0:	68a3      	ldr	r3, [r4, #8]
 8105bd2:	1b9b      	subs	r3, r3, r6
 8105bd4:	60a3      	str	r3, [r4, #8]
 8105bd6:	6823      	ldr	r3, [r4, #0]
 8105bd8:	4433      	add	r3, r6
 8105bda:	6023      	str	r3, [r4, #0]
 8105bdc:	2000      	movs	r0, #0
 8105bde:	e7db      	b.n	8105b98 <__ssputs_r+0x58>
 8105be0:	462a      	mov	r2, r5
 8105be2:	f000 fba5 	bl	8106330 <_realloc_r>
 8105be6:	4606      	mov	r6, r0
 8105be8:	2800      	cmp	r0, #0
 8105bea:	d1e1      	bne.n	8105bb0 <__ssputs_r+0x70>
 8105bec:	6921      	ldr	r1, [r4, #16]
 8105bee:	4650      	mov	r0, sl
 8105bf0:	f000 fabe 	bl	8106170 <_free_r>
 8105bf4:	e7c7      	b.n	8105b86 <__ssputs_r+0x46>
	...

08105bf8 <_svfiprintf_r>:
 8105bf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8105bfc:	4698      	mov	r8, r3
 8105bfe:	898b      	ldrh	r3, [r1, #12]
 8105c00:	061b      	lsls	r3, r3, #24
 8105c02:	b09d      	sub	sp, #116	; 0x74
 8105c04:	4607      	mov	r7, r0
 8105c06:	460d      	mov	r5, r1
 8105c08:	4614      	mov	r4, r2
 8105c0a:	d50e      	bpl.n	8105c2a <_svfiprintf_r+0x32>
 8105c0c:	690b      	ldr	r3, [r1, #16]
 8105c0e:	b963      	cbnz	r3, 8105c2a <_svfiprintf_r+0x32>
 8105c10:	2140      	movs	r1, #64	; 0x40
 8105c12:	f000 fb19 	bl	8106248 <_malloc_r>
 8105c16:	6028      	str	r0, [r5, #0]
 8105c18:	6128      	str	r0, [r5, #16]
 8105c1a:	b920      	cbnz	r0, 8105c26 <_svfiprintf_r+0x2e>
 8105c1c:	230c      	movs	r3, #12
 8105c1e:	603b      	str	r3, [r7, #0]
 8105c20:	f04f 30ff 	mov.w	r0, #4294967295
 8105c24:	e0d1      	b.n	8105dca <_svfiprintf_r+0x1d2>
 8105c26:	2340      	movs	r3, #64	; 0x40
 8105c28:	616b      	str	r3, [r5, #20]
 8105c2a:	2300      	movs	r3, #0
 8105c2c:	9309      	str	r3, [sp, #36]	; 0x24
 8105c2e:	2320      	movs	r3, #32
 8105c30:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8105c34:	f8cd 800c 	str.w	r8, [sp, #12]
 8105c38:	2330      	movs	r3, #48	; 0x30
 8105c3a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8105de4 <_svfiprintf_r+0x1ec>
 8105c3e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8105c42:	f04f 0901 	mov.w	r9, #1
 8105c46:	4623      	mov	r3, r4
 8105c48:	469a      	mov	sl, r3
 8105c4a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8105c4e:	b10a      	cbz	r2, 8105c54 <_svfiprintf_r+0x5c>
 8105c50:	2a25      	cmp	r2, #37	; 0x25
 8105c52:	d1f9      	bne.n	8105c48 <_svfiprintf_r+0x50>
 8105c54:	ebba 0b04 	subs.w	fp, sl, r4
 8105c58:	d00b      	beq.n	8105c72 <_svfiprintf_r+0x7a>
 8105c5a:	465b      	mov	r3, fp
 8105c5c:	4622      	mov	r2, r4
 8105c5e:	4629      	mov	r1, r5
 8105c60:	4638      	mov	r0, r7
 8105c62:	f7ff ff6d 	bl	8105b40 <__ssputs_r>
 8105c66:	3001      	adds	r0, #1
 8105c68:	f000 80aa 	beq.w	8105dc0 <_svfiprintf_r+0x1c8>
 8105c6c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8105c6e:	445a      	add	r2, fp
 8105c70:	9209      	str	r2, [sp, #36]	; 0x24
 8105c72:	f89a 3000 	ldrb.w	r3, [sl]
 8105c76:	2b00      	cmp	r3, #0
 8105c78:	f000 80a2 	beq.w	8105dc0 <_svfiprintf_r+0x1c8>
 8105c7c:	2300      	movs	r3, #0
 8105c7e:	f04f 32ff 	mov.w	r2, #4294967295
 8105c82:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8105c86:	f10a 0a01 	add.w	sl, sl, #1
 8105c8a:	9304      	str	r3, [sp, #16]
 8105c8c:	9307      	str	r3, [sp, #28]
 8105c8e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8105c92:	931a      	str	r3, [sp, #104]	; 0x68
 8105c94:	4654      	mov	r4, sl
 8105c96:	2205      	movs	r2, #5
 8105c98:	f814 1b01 	ldrb.w	r1, [r4], #1
 8105c9c:	4851      	ldr	r0, [pc, #324]	; (8105de4 <_svfiprintf_r+0x1ec>)
 8105c9e:	f7fa fb1f 	bl	81002e0 <memchr>
 8105ca2:	9a04      	ldr	r2, [sp, #16]
 8105ca4:	b9d8      	cbnz	r0, 8105cde <_svfiprintf_r+0xe6>
 8105ca6:	06d0      	lsls	r0, r2, #27
 8105ca8:	bf44      	itt	mi
 8105caa:	2320      	movmi	r3, #32
 8105cac:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8105cb0:	0711      	lsls	r1, r2, #28
 8105cb2:	bf44      	itt	mi
 8105cb4:	232b      	movmi	r3, #43	; 0x2b
 8105cb6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8105cba:	f89a 3000 	ldrb.w	r3, [sl]
 8105cbe:	2b2a      	cmp	r3, #42	; 0x2a
 8105cc0:	d015      	beq.n	8105cee <_svfiprintf_r+0xf6>
 8105cc2:	9a07      	ldr	r2, [sp, #28]
 8105cc4:	4654      	mov	r4, sl
 8105cc6:	2000      	movs	r0, #0
 8105cc8:	f04f 0c0a 	mov.w	ip, #10
 8105ccc:	4621      	mov	r1, r4
 8105cce:	f811 3b01 	ldrb.w	r3, [r1], #1
 8105cd2:	3b30      	subs	r3, #48	; 0x30
 8105cd4:	2b09      	cmp	r3, #9
 8105cd6:	d94e      	bls.n	8105d76 <_svfiprintf_r+0x17e>
 8105cd8:	b1b0      	cbz	r0, 8105d08 <_svfiprintf_r+0x110>
 8105cda:	9207      	str	r2, [sp, #28]
 8105cdc:	e014      	b.n	8105d08 <_svfiprintf_r+0x110>
 8105cde:	eba0 0308 	sub.w	r3, r0, r8
 8105ce2:	fa09 f303 	lsl.w	r3, r9, r3
 8105ce6:	4313      	orrs	r3, r2
 8105ce8:	9304      	str	r3, [sp, #16]
 8105cea:	46a2      	mov	sl, r4
 8105cec:	e7d2      	b.n	8105c94 <_svfiprintf_r+0x9c>
 8105cee:	9b03      	ldr	r3, [sp, #12]
 8105cf0:	1d19      	adds	r1, r3, #4
 8105cf2:	681b      	ldr	r3, [r3, #0]
 8105cf4:	9103      	str	r1, [sp, #12]
 8105cf6:	2b00      	cmp	r3, #0
 8105cf8:	bfbb      	ittet	lt
 8105cfa:	425b      	neglt	r3, r3
 8105cfc:	f042 0202 	orrlt.w	r2, r2, #2
 8105d00:	9307      	strge	r3, [sp, #28]
 8105d02:	9307      	strlt	r3, [sp, #28]
 8105d04:	bfb8      	it	lt
 8105d06:	9204      	strlt	r2, [sp, #16]
 8105d08:	7823      	ldrb	r3, [r4, #0]
 8105d0a:	2b2e      	cmp	r3, #46	; 0x2e
 8105d0c:	d10c      	bne.n	8105d28 <_svfiprintf_r+0x130>
 8105d0e:	7863      	ldrb	r3, [r4, #1]
 8105d10:	2b2a      	cmp	r3, #42	; 0x2a
 8105d12:	d135      	bne.n	8105d80 <_svfiprintf_r+0x188>
 8105d14:	9b03      	ldr	r3, [sp, #12]
 8105d16:	1d1a      	adds	r2, r3, #4
 8105d18:	681b      	ldr	r3, [r3, #0]
 8105d1a:	9203      	str	r2, [sp, #12]
 8105d1c:	2b00      	cmp	r3, #0
 8105d1e:	bfb8      	it	lt
 8105d20:	f04f 33ff 	movlt.w	r3, #4294967295
 8105d24:	3402      	adds	r4, #2
 8105d26:	9305      	str	r3, [sp, #20]
 8105d28:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8105df4 <_svfiprintf_r+0x1fc>
 8105d2c:	7821      	ldrb	r1, [r4, #0]
 8105d2e:	2203      	movs	r2, #3
 8105d30:	4650      	mov	r0, sl
 8105d32:	f7fa fad5 	bl	81002e0 <memchr>
 8105d36:	b140      	cbz	r0, 8105d4a <_svfiprintf_r+0x152>
 8105d38:	2340      	movs	r3, #64	; 0x40
 8105d3a:	eba0 000a 	sub.w	r0, r0, sl
 8105d3e:	fa03 f000 	lsl.w	r0, r3, r0
 8105d42:	9b04      	ldr	r3, [sp, #16]
 8105d44:	4303      	orrs	r3, r0
 8105d46:	3401      	adds	r4, #1
 8105d48:	9304      	str	r3, [sp, #16]
 8105d4a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8105d4e:	4826      	ldr	r0, [pc, #152]	; (8105de8 <_svfiprintf_r+0x1f0>)
 8105d50:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8105d54:	2206      	movs	r2, #6
 8105d56:	f7fa fac3 	bl	81002e0 <memchr>
 8105d5a:	2800      	cmp	r0, #0
 8105d5c:	d038      	beq.n	8105dd0 <_svfiprintf_r+0x1d8>
 8105d5e:	4b23      	ldr	r3, [pc, #140]	; (8105dec <_svfiprintf_r+0x1f4>)
 8105d60:	bb1b      	cbnz	r3, 8105daa <_svfiprintf_r+0x1b2>
 8105d62:	9b03      	ldr	r3, [sp, #12]
 8105d64:	3307      	adds	r3, #7
 8105d66:	f023 0307 	bic.w	r3, r3, #7
 8105d6a:	3308      	adds	r3, #8
 8105d6c:	9303      	str	r3, [sp, #12]
 8105d6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8105d70:	4433      	add	r3, r6
 8105d72:	9309      	str	r3, [sp, #36]	; 0x24
 8105d74:	e767      	b.n	8105c46 <_svfiprintf_r+0x4e>
 8105d76:	fb0c 3202 	mla	r2, ip, r2, r3
 8105d7a:	460c      	mov	r4, r1
 8105d7c:	2001      	movs	r0, #1
 8105d7e:	e7a5      	b.n	8105ccc <_svfiprintf_r+0xd4>
 8105d80:	2300      	movs	r3, #0
 8105d82:	3401      	adds	r4, #1
 8105d84:	9305      	str	r3, [sp, #20]
 8105d86:	4619      	mov	r1, r3
 8105d88:	f04f 0c0a 	mov.w	ip, #10
 8105d8c:	4620      	mov	r0, r4
 8105d8e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8105d92:	3a30      	subs	r2, #48	; 0x30
 8105d94:	2a09      	cmp	r2, #9
 8105d96:	d903      	bls.n	8105da0 <_svfiprintf_r+0x1a8>
 8105d98:	2b00      	cmp	r3, #0
 8105d9a:	d0c5      	beq.n	8105d28 <_svfiprintf_r+0x130>
 8105d9c:	9105      	str	r1, [sp, #20]
 8105d9e:	e7c3      	b.n	8105d28 <_svfiprintf_r+0x130>
 8105da0:	fb0c 2101 	mla	r1, ip, r1, r2
 8105da4:	4604      	mov	r4, r0
 8105da6:	2301      	movs	r3, #1
 8105da8:	e7f0      	b.n	8105d8c <_svfiprintf_r+0x194>
 8105daa:	ab03      	add	r3, sp, #12
 8105dac:	9300      	str	r3, [sp, #0]
 8105dae:	462a      	mov	r2, r5
 8105db0:	4b0f      	ldr	r3, [pc, #60]	; (8105df0 <_svfiprintf_r+0x1f8>)
 8105db2:	a904      	add	r1, sp, #16
 8105db4:	4638      	mov	r0, r7
 8105db6:	f3af 8000 	nop.w
 8105dba:	1c42      	adds	r2, r0, #1
 8105dbc:	4606      	mov	r6, r0
 8105dbe:	d1d6      	bne.n	8105d6e <_svfiprintf_r+0x176>
 8105dc0:	89ab      	ldrh	r3, [r5, #12]
 8105dc2:	065b      	lsls	r3, r3, #25
 8105dc4:	f53f af2c 	bmi.w	8105c20 <_svfiprintf_r+0x28>
 8105dc8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8105dca:	b01d      	add	sp, #116	; 0x74
 8105dcc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8105dd0:	ab03      	add	r3, sp, #12
 8105dd2:	9300      	str	r3, [sp, #0]
 8105dd4:	462a      	mov	r2, r5
 8105dd6:	4b06      	ldr	r3, [pc, #24]	; (8105df0 <_svfiprintf_r+0x1f8>)
 8105dd8:	a904      	add	r1, sp, #16
 8105dda:	4638      	mov	r0, r7
 8105ddc:	f000 f87a 	bl	8105ed4 <_printf_i>
 8105de0:	e7eb      	b.n	8105dba <_svfiprintf_r+0x1c2>
 8105de2:	bf00      	nop
 8105de4:	08106478 	.word	0x08106478
 8105de8:	08106482 	.word	0x08106482
 8105dec:	00000000 	.word	0x00000000
 8105df0:	08105b41 	.word	0x08105b41
 8105df4:	0810647e 	.word	0x0810647e

08105df8 <_printf_common>:
 8105df8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8105dfc:	4616      	mov	r6, r2
 8105dfe:	4699      	mov	r9, r3
 8105e00:	688a      	ldr	r2, [r1, #8]
 8105e02:	690b      	ldr	r3, [r1, #16]
 8105e04:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8105e08:	4293      	cmp	r3, r2
 8105e0a:	bfb8      	it	lt
 8105e0c:	4613      	movlt	r3, r2
 8105e0e:	6033      	str	r3, [r6, #0]
 8105e10:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8105e14:	4607      	mov	r7, r0
 8105e16:	460c      	mov	r4, r1
 8105e18:	b10a      	cbz	r2, 8105e1e <_printf_common+0x26>
 8105e1a:	3301      	adds	r3, #1
 8105e1c:	6033      	str	r3, [r6, #0]
 8105e1e:	6823      	ldr	r3, [r4, #0]
 8105e20:	0699      	lsls	r1, r3, #26
 8105e22:	bf42      	ittt	mi
 8105e24:	6833      	ldrmi	r3, [r6, #0]
 8105e26:	3302      	addmi	r3, #2
 8105e28:	6033      	strmi	r3, [r6, #0]
 8105e2a:	6825      	ldr	r5, [r4, #0]
 8105e2c:	f015 0506 	ands.w	r5, r5, #6
 8105e30:	d106      	bne.n	8105e40 <_printf_common+0x48>
 8105e32:	f104 0a19 	add.w	sl, r4, #25
 8105e36:	68e3      	ldr	r3, [r4, #12]
 8105e38:	6832      	ldr	r2, [r6, #0]
 8105e3a:	1a9b      	subs	r3, r3, r2
 8105e3c:	42ab      	cmp	r3, r5
 8105e3e:	dc26      	bgt.n	8105e8e <_printf_common+0x96>
 8105e40:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8105e44:	1e13      	subs	r3, r2, #0
 8105e46:	6822      	ldr	r2, [r4, #0]
 8105e48:	bf18      	it	ne
 8105e4a:	2301      	movne	r3, #1
 8105e4c:	0692      	lsls	r2, r2, #26
 8105e4e:	d42b      	bmi.n	8105ea8 <_printf_common+0xb0>
 8105e50:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8105e54:	4649      	mov	r1, r9
 8105e56:	4638      	mov	r0, r7
 8105e58:	47c0      	blx	r8
 8105e5a:	3001      	adds	r0, #1
 8105e5c:	d01e      	beq.n	8105e9c <_printf_common+0xa4>
 8105e5e:	6823      	ldr	r3, [r4, #0]
 8105e60:	68e5      	ldr	r5, [r4, #12]
 8105e62:	6832      	ldr	r2, [r6, #0]
 8105e64:	f003 0306 	and.w	r3, r3, #6
 8105e68:	2b04      	cmp	r3, #4
 8105e6a:	bf08      	it	eq
 8105e6c:	1aad      	subeq	r5, r5, r2
 8105e6e:	68a3      	ldr	r3, [r4, #8]
 8105e70:	6922      	ldr	r2, [r4, #16]
 8105e72:	bf0c      	ite	eq
 8105e74:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8105e78:	2500      	movne	r5, #0
 8105e7a:	4293      	cmp	r3, r2
 8105e7c:	bfc4      	itt	gt
 8105e7e:	1a9b      	subgt	r3, r3, r2
 8105e80:	18ed      	addgt	r5, r5, r3
 8105e82:	2600      	movs	r6, #0
 8105e84:	341a      	adds	r4, #26
 8105e86:	42b5      	cmp	r5, r6
 8105e88:	d11a      	bne.n	8105ec0 <_printf_common+0xc8>
 8105e8a:	2000      	movs	r0, #0
 8105e8c:	e008      	b.n	8105ea0 <_printf_common+0xa8>
 8105e8e:	2301      	movs	r3, #1
 8105e90:	4652      	mov	r2, sl
 8105e92:	4649      	mov	r1, r9
 8105e94:	4638      	mov	r0, r7
 8105e96:	47c0      	blx	r8
 8105e98:	3001      	adds	r0, #1
 8105e9a:	d103      	bne.n	8105ea4 <_printf_common+0xac>
 8105e9c:	f04f 30ff 	mov.w	r0, #4294967295
 8105ea0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8105ea4:	3501      	adds	r5, #1
 8105ea6:	e7c6      	b.n	8105e36 <_printf_common+0x3e>
 8105ea8:	18e1      	adds	r1, r4, r3
 8105eaa:	1c5a      	adds	r2, r3, #1
 8105eac:	2030      	movs	r0, #48	; 0x30
 8105eae:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8105eb2:	4422      	add	r2, r4
 8105eb4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8105eb8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8105ebc:	3302      	adds	r3, #2
 8105ebe:	e7c7      	b.n	8105e50 <_printf_common+0x58>
 8105ec0:	2301      	movs	r3, #1
 8105ec2:	4622      	mov	r2, r4
 8105ec4:	4649      	mov	r1, r9
 8105ec6:	4638      	mov	r0, r7
 8105ec8:	47c0      	blx	r8
 8105eca:	3001      	adds	r0, #1
 8105ecc:	d0e6      	beq.n	8105e9c <_printf_common+0xa4>
 8105ece:	3601      	adds	r6, #1
 8105ed0:	e7d9      	b.n	8105e86 <_printf_common+0x8e>
	...

08105ed4 <_printf_i>:
 8105ed4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8105ed8:	7e0f      	ldrb	r7, [r1, #24]
 8105eda:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8105edc:	2f78      	cmp	r7, #120	; 0x78
 8105ede:	4691      	mov	r9, r2
 8105ee0:	4680      	mov	r8, r0
 8105ee2:	460c      	mov	r4, r1
 8105ee4:	469a      	mov	sl, r3
 8105ee6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8105eea:	d807      	bhi.n	8105efc <_printf_i+0x28>
 8105eec:	2f62      	cmp	r7, #98	; 0x62
 8105eee:	d80a      	bhi.n	8105f06 <_printf_i+0x32>
 8105ef0:	2f00      	cmp	r7, #0
 8105ef2:	f000 80d8 	beq.w	81060a6 <_printf_i+0x1d2>
 8105ef6:	2f58      	cmp	r7, #88	; 0x58
 8105ef8:	f000 80a3 	beq.w	8106042 <_printf_i+0x16e>
 8105efc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8105f00:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8105f04:	e03a      	b.n	8105f7c <_printf_i+0xa8>
 8105f06:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8105f0a:	2b15      	cmp	r3, #21
 8105f0c:	d8f6      	bhi.n	8105efc <_printf_i+0x28>
 8105f0e:	a101      	add	r1, pc, #4	; (adr r1, 8105f14 <_printf_i+0x40>)
 8105f10:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8105f14:	08105f6d 	.word	0x08105f6d
 8105f18:	08105f81 	.word	0x08105f81
 8105f1c:	08105efd 	.word	0x08105efd
 8105f20:	08105efd 	.word	0x08105efd
 8105f24:	08105efd 	.word	0x08105efd
 8105f28:	08105efd 	.word	0x08105efd
 8105f2c:	08105f81 	.word	0x08105f81
 8105f30:	08105efd 	.word	0x08105efd
 8105f34:	08105efd 	.word	0x08105efd
 8105f38:	08105efd 	.word	0x08105efd
 8105f3c:	08105efd 	.word	0x08105efd
 8105f40:	0810608d 	.word	0x0810608d
 8105f44:	08105fb1 	.word	0x08105fb1
 8105f48:	0810606f 	.word	0x0810606f
 8105f4c:	08105efd 	.word	0x08105efd
 8105f50:	08105efd 	.word	0x08105efd
 8105f54:	081060af 	.word	0x081060af
 8105f58:	08105efd 	.word	0x08105efd
 8105f5c:	08105fb1 	.word	0x08105fb1
 8105f60:	08105efd 	.word	0x08105efd
 8105f64:	08105efd 	.word	0x08105efd
 8105f68:	08106077 	.word	0x08106077
 8105f6c:	682b      	ldr	r3, [r5, #0]
 8105f6e:	1d1a      	adds	r2, r3, #4
 8105f70:	681b      	ldr	r3, [r3, #0]
 8105f72:	602a      	str	r2, [r5, #0]
 8105f74:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8105f78:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8105f7c:	2301      	movs	r3, #1
 8105f7e:	e0a3      	b.n	81060c8 <_printf_i+0x1f4>
 8105f80:	6820      	ldr	r0, [r4, #0]
 8105f82:	6829      	ldr	r1, [r5, #0]
 8105f84:	0606      	lsls	r6, r0, #24
 8105f86:	f101 0304 	add.w	r3, r1, #4
 8105f8a:	d50a      	bpl.n	8105fa2 <_printf_i+0xce>
 8105f8c:	680e      	ldr	r6, [r1, #0]
 8105f8e:	602b      	str	r3, [r5, #0]
 8105f90:	2e00      	cmp	r6, #0
 8105f92:	da03      	bge.n	8105f9c <_printf_i+0xc8>
 8105f94:	232d      	movs	r3, #45	; 0x2d
 8105f96:	4276      	negs	r6, r6
 8105f98:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8105f9c:	485e      	ldr	r0, [pc, #376]	; (8106118 <_printf_i+0x244>)
 8105f9e:	230a      	movs	r3, #10
 8105fa0:	e019      	b.n	8105fd6 <_printf_i+0x102>
 8105fa2:	680e      	ldr	r6, [r1, #0]
 8105fa4:	602b      	str	r3, [r5, #0]
 8105fa6:	f010 0f40 	tst.w	r0, #64	; 0x40
 8105faa:	bf18      	it	ne
 8105fac:	b236      	sxthne	r6, r6
 8105fae:	e7ef      	b.n	8105f90 <_printf_i+0xbc>
 8105fb0:	682b      	ldr	r3, [r5, #0]
 8105fb2:	6820      	ldr	r0, [r4, #0]
 8105fb4:	1d19      	adds	r1, r3, #4
 8105fb6:	6029      	str	r1, [r5, #0]
 8105fb8:	0601      	lsls	r1, r0, #24
 8105fba:	d501      	bpl.n	8105fc0 <_printf_i+0xec>
 8105fbc:	681e      	ldr	r6, [r3, #0]
 8105fbe:	e002      	b.n	8105fc6 <_printf_i+0xf2>
 8105fc0:	0646      	lsls	r6, r0, #25
 8105fc2:	d5fb      	bpl.n	8105fbc <_printf_i+0xe8>
 8105fc4:	881e      	ldrh	r6, [r3, #0]
 8105fc6:	4854      	ldr	r0, [pc, #336]	; (8106118 <_printf_i+0x244>)
 8105fc8:	2f6f      	cmp	r7, #111	; 0x6f
 8105fca:	bf0c      	ite	eq
 8105fcc:	2308      	moveq	r3, #8
 8105fce:	230a      	movne	r3, #10
 8105fd0:	2100      	movs	r1, #0
 8105fd2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8105fd6:	6865      	ldr	r5, [r4, #4]
 8105fd8:	60a5      	str	r5, [r4, #8]
 8105fda:	2d00      	cmp	r5, #0
 8105fdc:	bfa2      	ittt	ge
 8105fde:	6821      	ldrge	r1, [r4, #0]
 8105fe0:	f021 0104 	bicge.w	r1, r1, #4
 8105fe4:	6021      	strge	r1, [r4, #0]
 8105fe6:	b90e      	cbnz	r6, 8105fec <_printf_i+0x118>
 8105fe8:	2d00      	cmp	r5, #0
 8105fea:	d04d      	beq.n	8106088 <_printf_i+0x1b4>
 8105fec:	4615      	mov	r5, r2
 8105fee:	fbb6 f1f3 	udiv	r1, r6, r3
 8105ff2:	fb03 6711 	mls	r7, r3, r1, r6
 8105ff6:	5dc7      	ldrb	r7, [r0, r7]
 8105ff8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8105ffc:	4637      	mov	r7, r6
 8105ffe:	42bb      	cmp	r3, r7
 8106000:	460e      	mov	r6, r1
 8106002:	d9f4      	bls.n	8105fee <_printf_i+0x11a>
 8106004:	2b08      	cmp	r3, #8
 8106006:	d10b      	bne.n	8106020 <_printf_i+0x14c>
 8106008:	6823      	ldr	r3, [r4, #0]
 810600a:	07de      	lsls	r6, r3, #31
 810600c:	d508      	bpl.n	8106020 <_printf_i+0x14c>
 810600e:	6923      	ldr	r3, [r4, #16]
 8106010:	6861      	ldr	r1, [r4, #4]
 8106012:	4299      	cmp	r1, r3
 8106014:	bfde      	ittt	le
 8106016:	2330      	movle	r3, #48	; 0x30
 8106018:	f805 3c01 	strble.w	r3, [r5, #-1]
 810601c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8106020:	1b52      	subs	r2, r2, r5
 8106022:	6122      	str	r2, [r4, #16]
 8106024:	f8cd a000 	str.w	sl, [sp]
 8106028:	464b      	mov	r3, r9
 810602a:	aa03      	add	r2, sp, #12
 810602c:	4621      	mov	r1, r4
 810602e:	4640      	mov	r0, r8
 8106030:	f7ff fee2 	bl	8105df8 <_printf_common>
 8106034:	3001      	adds	r0, #1
 8106036:	d14c      	bne.n	81060d2 <_printf_i+0x1fe>
 8106038:	f04f 30ff 	mov.w	r0, #4294967295
 810603c:	b004      	add	sp, #16
 810603e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8106042:	4835      	ldr	r0, [pc, #212]	; (8106118 <_printf_i+0x244>)
 8106044:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8106048:	6829      	ldr	r1, [r5, #0]
 810604a:	6823      	ldr	r3, [r4, #0]
 810604c:	f851 6b04 	ldr.w	r6, [r1], #4
 8106050:	6029      	str	r1, [r5, #0]
 8106052:	061d      	lsls	r5, r3, #24
 8106054:	d514      	bpl.n	8106080 <_printf_i+0x1ac>
 8106056:	07df      	lsls	r7, r3, #31
 8106058:	bf44      	itt	mi
 810605a:	f043 0320 	orrmi.w	r3, r3, #32
 810605e:	6023      	strmi	r3, [r4, #0]
 8106060:	b91e      	cbnz	r6, 810606a <_printf_i+0x196>
 8106062:	6823      	ldr	r3, [r4, #0]
 8106064:	f023 0320 	bic.w	r3, r3, #32
 8106068:	6023      	str	r3, [r4, #0]
 810606a:	2310      	movs	r3, #16
 810606c:	e7b0      	b.n	8105fd0 <_printf_i+0xfc>
 810606e:	6823      	ldr	r3, [r4, #0]
 8106070:	f043 0320 	orr.w	r3, r3, #32
 8106074:	6023      	str	r3, [r4, #0]
 8106076:	2378      	movs	r3, #120	; 0x78
 8106078:	4828      	ldr	r0, [pc, #160]	; (810611c <_printf_i+0x248>)
 810607a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 810607e:	e7e3      	b.n	8106048 <_printf_i+0x174>
 8106080:	0659      	lsls	r1, r3, #25
 8106082:	bf48      	it	mi
 8106084:	b2b6      	uxthmi	r6, r6
 8106086:	e7e6      	b.n	8106056 <_printf_i+0x182>
 8106088:	4615      	mov	r5, r2
 810608a:	e7bb      	b.n	8106004 <_printf_i+0x130>
 810608c:	682b      	ldr	r3, [r5, #0]
 810608e:	6826      	ldr	r6, [r4, #0]
 8106090:	6961      	ldr	r1, [r4, #20]
 8106092:	1d18      	adds	r0, r3, #4
 8106094:	6028      	str	r0, [r5, #0]
 8106096:	0635      	lsls	r5, r6, #24
 8106098:	681b      	ldr	r3, [r3, #0]
 810609a:	d501      	bpl.n	81060a0 <_printf_i+0x1cc>
 810609c:	6019      	str	r1, [r3, #0]
 810609e:	e002      	b.n	81060a6 <_printf_i+0x1d2>
 81060a0:	0670      	lsls	r0, r6, #25
 81060a2:	d5fb      	bpl.n	810609c <_printf_i+0x1c8>
 81060a4:	8019      	strh	r1, [r3, #0]
 81060a6:	2300      	movs	r3, #0
 81060a8:	6123      	str	r3, [r4, #16]
 81060aa:	4615      	mov	r5, r2
 81060ac:	e7ba      	b.n	8106024 <_printf_i+0x150>
 81060ae:	682b      	ldr	r3, [r5, #0]
 81060b0:	1d1a      	adds	r2, r3, #4
 81060b2:	602a      	str	r2, [r5, #0]
 81060b4:	681d      	ldr	r5, [r3, #0]
 81060b6:	6862      	ldr	r2, [r4, #4]
 81060b8:	2100      	movs	r1, #0
 81060ba:	4628      	mov	r0, r5
 81060bc:	f7fa f910 	bl	81002e0 <memchr>
 81060c0:	b108      	cbz	r0, 81060c6 <_printf_i+0x1f2>
 81060c2:	1b40      	subs	r0, r0, r5
 81060c4:	6060      	str	r0, [r4, #4]
 81060c6:	6863      	ldr	r3, [r4, #4]
 81060c8:	6123      	str	r3, [r4, #16]
 81060ca:	2300      	movs	r3, #0
 81060cc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 81060d0:	e7a8      	b.n	8106024 <_printf_i+0x150>
 81060d2:	6923      	ldr	r3, [r4, #16]
 81060d4:	462a      	mov	r2, r5
 81060d6:	4649      	mov	r1, r9
 81060d8:	4640      	mov	r0, r8
 81060da:	47d0      	blx	sl
 81060dc:	3001      	adds	r0, #1
 81060de:	d0ab      	beq.n	8106038 <_printf_i+0x164>
 81060e0:	6823      	ldr	r3, [r4, #0]
 81060e2:	079b      	lsls	r3, r3, #30
 81060e4:	d413      	bmi.n	810610e <_printf_i+0x23a>
 81060e6:	68e0      	ldr	r0, [r4, #12]
 81060e8:	9b03      	ldr	r3, [sp, #12]
 81060ea:	4298      	cmp	r0, r3
 81060ec:	bfb8      	it	lt
 81060ee:	4618      	movlt	r0, r3
 81060f0:	e7a4      	b.n	810603c <_printf_i+0x168>
 81060f2:	2301      	movs	r3, #1
 81060f4:	4632      	mov	r2, r6
 81060f6:	4649      	mov	r1, r9
 81060f8:	4640      	mov	r0, r8
 81060fa:	47d0      	blx	sl
 81060fc:	3001      	adds	r0, #1
 81060fe:	d09b      	beq.n	8106038 <_printf_i+0x164>
 8106100:	3501      	adds	r5, #1
 8106102:	68e3      	ldr	r3, [r4, #12]
 8106104:	9903      	ldr	r1, [sp, #12]
 8106106:	1a5b      	subs	r3, r3, r1
 8106108:	42ab      	cmp	r3, r5
 810610a:	dcf2      	bgt.n	81060f2 <_printf_i+0x21e>
 810610c:	e7eb      	b.n	81060e6 <_printf_i+0x212>
 810610e:	2500      	movs	r5, #0
 8106110:	f104 0619 	add.w	r6, r4, #25
 8106114:	e7f5      	b.n	8106102 <_printf_i+0x22e>
 8106116:	bf00      	nop
 8106118:	08106489 	.word	0x08106489
 810611c:	0810649a 	.word	0x0810649a

08106120 <memcpy>:
 8106120:	440a      	add	r2, r1
 8106122:	4291      	cmp	r1, r2
 8106124:	f100 33ff 	add.w	r3, r0, #4294967295
 8106128:	d100      	bne.n	810612c <memcpy+0xc>
 810612a:	4770      	bx	lr
 810612c:	b510      	push	{r4, lr}
 810612e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8106132:	f803 4f01 	strb.w	r4, [r3, #1]!
 8106136:	4291      	cmp	r1, r2
 8106138:	d1f9      	bne.n	810612e <memcpy+0xe>
 810613a:	bd10      	pop	{r4, pc}

0810613c <memmove>:
 810613c:	4288      	cmp	r0, r1
 810613e:	b510      	push	{r4, lr}
 8106140:	eb01 0402 	add.w	r4, r1, r2
 8106144:	d902      	bls.n	810614c <memmove+0x10>
 8106146:	4284      	cmp	r4, r0
 8106148:	4623      	mov	r3, r4
 810614a:	d807      	bhi.n	810615c <memmove+0x20>
 810614c:	1e43      	subs	r3, r0, #1
 810614e:	42a1      	cmp	r1, r4
 8106150:	d008      	beq.n	8106164 <memmove+0x28>
 8106152:	f811 2b01 	ldrb.w	r2, [r1], #1
 8106156:	f803 2f01 	strb.w	r2, [r3, #1]!
 810615a:	e7f8      	b.n	810614e <memmove+0x12>
 810615c:	4402      	add	r2, r0
 810615e:	4601      	mov	r1, r0
 8106160:	428a      	cmp	r2, r1
 8106162:	d100      	bne.n	8106166 <memmove+0x2a>
 8106164:	bd10      	pop	{r4, pc}
 8106166:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 810616a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 810616e:	e7f7      	b.n	8106160 <memmove+0x24>

08106170 <_free_r>:
 8106170:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8106172:	2900      	cmp	r1, #0
 8106174:	d044      	beq.n	8106200 <_free_r+0x90>
 8106176:	f851 3c04 	ldr.w	r3, [r1, #-4]
 810617a:	9001      	str	r0, [sp, #4]
 810617c:	2b00      	cmp	r3, #0
 810617e:	f1a1 0404 	sub.w	r4, r1, #4
 8106182:	bfb8      	it	lt
 8106184:	18e4      	addlt	r4, r4, r3
 8106186:	f000 f913 	bl	81063b0 <__malloc_lock>
 810618a:	4a1e      	ldr	r2, [pc, #120]	; (8106204 <_free_r+0x94>)
 810618c:	9801      	ldr	r0, [sp, #4]
 810618e:	6813      	ldr	r3, [r2, #0]
 8106190:	b933      	cbnz	r3, 81061a0 <_free_r+0x30>
 8106192:	6063      	str	r3, [r4, #4]
 8106194:	6014      	str	r4, [r2, #0]
 8106196:	b003      	add	sp, #12
 8106198:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 810619c:	f000 b90e 	b.w	81063bc <__malloc_unlock>
 81061a0:	42a3      	cmp	r3, r4
 81061a2:	d908      	bls.n	81061b6 <_free_r+0x46>
 81061a4:	6825      	ldr	r5, [r4, #0]
 81061a6:	1961      	adds	r1, r4, r5
 81061a8:	428b      	cmp	r3, r1
 81061aa:	bf01      	itttt	eq
 81061ac:	6819      	ldreq	r1, [r3, #0]
 81061ae:	685b      	ldreq	r3, [r3, #4]
 81061b0:	1949      	addeq	r1, r1, r5
 81061b2:	6021      	streq	r1, [r4, #0]
 81061b4:	e7ed      	b.n	8106192 <_free_r+0x22>
 81061b6:	461a      	mov	r2, r3
 81061b8:	685b      	ldr	r3, [r3, #4]
 81061ba:	b10b      	cbz	r3, 81061c0 <_free_r+0x50>
 81061bc:	42a3      	cmp	r3, r4
 81061be:	d9fa      	bls.n	81061b6 <_free_r+0x46>
 81061c0:	6811      	ldr	r1, [r2, #0]
 81061c2:	1855      	adds	r5, r2, r1
 81061c4:	42a5      	cmp	r5, r4
 81061c6:	d10b      	bne.n	81061e0 <_free_r+0x70>
 81061c8:	6824      	ldr	r4, [r4, #0]
 81061ca:	4421      	add	r1, r4
 81061cc:	1854      	adds	r4, r2, r1
 81061ce:	42a3      	cmp	r3, r4
 81061d0:	6011      	str	r1, [r2, #0]
 81061d2:	d1e0      	bne.n	8106196 <_free_r+0x26>
 81061d4:	681c      	ldr	r4, [r3, #0]
 81061d6:	685b      	ldr	r3, [r3, #4]
 81061d8:	6053      	str	r3, [r2, #4]
 81061da:	4421      	add	r1, r4
 81061dc:	6011      	str	r1, [r2, #0]
 81061de:	e7da      	b.n	8106196 <_free_r+0x26>
 81061e0:	d902      	bls.n	81061e8 <_free_r+0x78>
 81061e2:	230c      	movs	r3, #12
 81061e4:	6003      	str	r3, [r0, #0]
 81061e6:	e7d6      	b.n	8106196 <_free_r+0x26>
 81061e8:	6825      	ldr	r5, [r4, #0]
 81061ea:	1961      	adds	r1, r4, r5
 81061ec:	428b      	cmp	r3, r1
 81061ee:	bf04      	itt	eq
 81061f0:	6819      	ldreq	r1, [r3, #0]
 81061f2:	685b      	ldreq	r3, [r3, #4]
 81061f4:	6063      	str	r3, [r4, #4]
 81061f6:	bf04      	itt	eq
 81061f8:	1949      	addeq	r1, r1, r5
 81061fa:	6021      	streq	r1, [r4, #0]
 81061fc:	6054      	str	r4, [r2, #4]
 81061fe:	e7ca      	b.n	8106196 <_free_r+0x26>
 8106200:	b003      	add	sp, #12
 8106202:	bd30      	pop	{r4, r5, pc}
 8106204:	100001e0 	.word	0x100001e0

08106208 <sbrk_aligned>:
 8106208:	b570      	push	{r4, r5, r6, lr}
 810620a:	4e0e      	ldr	r6, [pc, #56]	; (8106244 <sbrk_aligned+0x3c>)
 810620c:	460c      	mov	r4, r1
 810620e:	6831      	ldr	r1, [r6, #0]
 8106210:	4605      	mov	r5, r0
 8106212:	b911      	cbnz	r1, 810621a <sbrk_aligned+0x12>
 8106214:	f000 f8bc 	bl	8106390 <_sbrk_r>
 8106218:	6030      	str	r0, [r6, #0]
 810621a:	4621      	mov	r1, r4
 810621c:	4628      	mov	r0, r5
 810621e:	f000 f8b7 	bl	8106390 <_sbrk_r>
 8106222:	1c43      	adds	r3, r0, #1
 8106224:	d00a      	beq.n	810623c <sbrk_aligned+0x34>
 8106226:	1cc4      	adds	r4, r0, #3
 8106228:	f024 0403 	bic.w	r4, r4, #3
 810622c:	42a0      	cmp	r0, r4
 810622e:	d007      	beq.n	8106240 <sbrk_aligned+0x38>
 8106230:	1a21      	subs	r1, r4, r0
 8106232:	4628      	mov	r0, r5
 8106234:	f000 f8ac 	bl	8106390 <_sbrk_r>
 8106238:	3001      	adds	r0, #1
 810623a:	d101      	bne.n	8106240 <sbrk_aligned+0x38>
 810623c:	f04f 34ff 	mov.w	r4, #4294967295
 8106240:	4620      	mov	r0, r4
 8106242:	bd70      	pop	{r4, r5, r6, pc}
 8106244:	100001e4 	.word	0x100001e4

08106248 <_malloc_r>:
 8106248:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 810624c:	1ccd      	adds	r5, r1, #3
 810624e:	f025 0503 	bic.w	r5, r5, #3
 8106252:	3508      	adds	r5, #8
 8106254:	2d0c      	cmp	r5, #12
 8106256:	bf38      	it	cc
 8106258:	250c      	movcc	r5, #12
 810625a:	2d00      	cmp	r5, #0
 810625c:	4607      	mov	r7, r0
 810625e:	db01      	blt.n	8106264 <_malloc_r+0x1c>
 8106260:	42a9      	cmp	r1, r5
 8106262:	d905      	bls.n	8106270 <_malloc_r+0x28>
 8106264:	230c      	movs	r3, #12
 8106266:	603b      	str	r3, [r7, #0]
 8106268:	2600      	movs	r6, #0
 810626a:	4630      	mov	r0, r6
 810626c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8106270:	4e2e      	ldr	r6, [pc, #184]	; (810632c <_malloc_r+0xe4>)
 8106272:	f000 f89d 	bl	81063b0 <__malloc_lock>
 8106276:	6833      	ldr	r3, [r6, #0]
 8106278:	461c      	mov	r4, r3
 810627a:	bb34      	cbnz	r4, 81062ca <_malloc_r+0x82>
 810627c:	4629      	mov	r1, r5
 810627e:	4638      	mov	r0, r7
 8106280:	f7ff ffc2 	bl	8106208 <sbrk_aligned>
 8106284:	1c43      	adds	r3, r0, #1
 8106286:	4604      	mov	r4, r0
 8106288:	d14d      	bne.n	8106326 <_malloc_r+0xde>
 810628a:	6834      	ldr	r4, [r6, #0]
 810628c:	4626      	mov	r6, r4
 810628e:	2e00      	cmp	r6, #0
 8106290:	d140      	bne.n	8106314 <_malloc_r+0xcc>
 8106292:	6823      	ldr	r3, [r4, #0]
 8106294:	4631      	mov	r1, r6
 8106296:	4638      	mov	r0, r7
 8106298:	eb04 0803 	add.w	r8, r4, r3
 810629c:	f000 f878 	bl	8106390 <_sbrk_r>
 81062a0:	4580      	cmp	r8, r0
 81062a2:	d13a      	bne.n	810631a <_malloc_r+0xd2>
 81062a4:	6821      	ldr	r1, [r4, #0]
 81062a6:	3503      	adds	r5, #3
 81062a8:	1a6d      	subs	r5, r5, r1
 81062aa:	f025 0503 	bic.w	r5, r5, #3
 81062ae:	3508      	adds	r5, #8
 81062b0:	2d0c      	cmp	r5, #12
 81062b2:	bf38      	it	cc
 81062b4:	250c      	movcc	r5, #12
 81062b6:	4629      	mov	r1, r5
 81062b8:	4638      	mov	r0, r7
 81062ba:	f7ff ffa5 	bl	8106208 <sbrk_aligned>
 81062be:	3001      	adds	r0, #1
 81062c0:	d02b      	beq.n	810631a <_malloc_r+0xd2>
 81062c2:	6823      	ldr	r3, [r4, #0]
 81062c4:	442b      	add	r3, r5
 81062c6:	6023      	str	r3, [r4, #0]
 81062c8:	e00e      	b.n	81062e8 <_malloc_r+0xa0>
 81062ca:	6822      	ldr	r2, [r4, #0]
 81062cc:	1b52      	subs	r2, r2, r5
 81062ce:	d41e      	bmi.n	810630e <_malloc_r+0xc6>
 81062d0:	2a0b      	cmp	r2, #11
 81062d2:	d916      	bls.n	8106302 <_malloc_r+0xba>
 81062d4:	1961      	adds	r1, r4, r5
 81062d6:	42a3      	cmp	r3, r4
 81062d8:	6025      	str	r5, [r4, #0]
 81062da:	bf18      	it	ne
 81062dc:	6059      	strne	r1, [r3, #4]
 81062de:	6863      	ldr	r3, [r4, #4]
 81062e0:	bf08      	it	eq
 81062e2:	6031      	streq	r1, [r6, #0]
 81062e4:	5162      	str	r2, [r4, r5]
 81062e6:	604b      	str	r3, [r1, #4]
 81062e8:	4638      	mov	r0, r7
 81062ea:	f104 060b 	add.w	r6, r4, #11
 81062ee:	f000 f865 	bl	81063bc <__malloc_unlock>
 81062f2:	f026 0607 	bic.w	r6, r6, #7
 81062f6:	1d23      	adds	r3, r4, #4
 81062f8:	1af2      	subs	r2, r6, r3
 81062fa:	d0b6      	beq.n	810626a <_malloc_r+0x22>
 81062fc:	1b9b      	subs	r3, r3, r6
 81062fe:	50a3      	str	r3, [r4, r2]
 8106300:	e7b3      	b.n	810626a <_malloc_r+0x22>
 8106302:	6862      	ldr	r2, [r4, #4]
 8106304:	42a3      	cmp	r3, r4
 8106306:	bf0c      	ite	eq
 8106308:	6032      	streq	r2, [r6, #0]
 810630a:	605a      	strne	r2, [r3, #4]
 810630c:	e7ec      	b.n	81062e8 <_malloc_r+0xa0>
 810630e:	4623      	mov	r3, r4
 8106310:	6864      	ldr	r4, [r4, #4]
 8106312:	e7b2      	b.n	810627a <_malloc_r+0x32>
 8106314:	4634      	mov	r4, r6
 8106316:	6876      	ldr	r6, [r6, #4]
 8106318:	e7b9      	b.n	810628e <_malloc_r+0x46>
 810631a:	230c      	movs	r3, #12
 810631c:	603b      	str	r3, [r7, #0]
 810631e:	4638      	mov	r0, r7
 8106320:	f000 f84c 	bl	81063bc <__malloc_unlock>
 8106324:	e7a1      	b.n	810626a <_malloc_r+0x22>
 8106326:	6025      	str	r5, [r4, #0]
 8106328:	e7de      	b.n	81062e8 <_malloc_r+0xa0>
 810632a:	bf00      	nop
 810632c:	100001e0 	.word	0x100001e0

08106330 <_realloc_r>:
 8106330:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8106334:	4680      	mov	r8, r0
 8106336:	4614      	mov	r4, r2
 8106338:	460e      	mov	r6, r1
 810633a:	b921      	cbnz	r1, 8106346 <_realloc_r+0x16>
 810633c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8106340:	4611      	mov	r1, r2
 8106342:	f7ff bf81 	b.w	8106248 <_malloc_r>
 8106346:	b92a      	cbnz	r2, 8106354 <_realloc_r+0x24>
 8106348:	f7ff ff12 	bl	8106170 <_free_r>
 810634c:	4625      	mov	r5, r4
 810634e:	4628      	mov	r0, r5
 8106350:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8106354:	f000 f838 	bl	81063c8 <_malloc_usable_size_r>
 8106358:	4284      	cmp	r4, r0
 810635a:	4607      	mov	r7, r0
 810635c:	d802      	bhi.n	8106364 <_realloc_r+0x34>
 810635e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8106362:	d812      	bhi.n	810638a <_realloc_r+0x5a>
 8106364:	4621      	mov	r1, r4
 8106366:	4640      	mov	r0, r8
 8106368:	f7ff ff6e 	bl	8106248 <_malloc_r>
 810636c:	4605      	mov	r5, r0
 810636e:	2800      	cmp	r0, #0
 8106370:	d0ed      	beq.n	810634e <_realloc_r+0x1e>
 8106372:	42bc      	cmp	r4, r7
 8106374:	4622      	mov	r2, r4
 8106376:	4631      	mov	r1, r6
 8106378:	bf28      	it	cs
 810637a:	463a      	movcs	r2, r7
 810637c:	f7ff fed0 	bl	8106120 <memcpy>
 8106380:	4631      	mov	r1, r6
 8106382:	4640      	mov	r0, r8
 8106384:	f7ff fef4 	bl	8106170 <_free_r>
 8106388:	e7e1      	b.n	810634e <_realloc_r+0x1e>
 810638a:	4635      	mov	r5, r6
 810638c:	e7df      	b.n	810634e <_realloc_r+0x1e>
	...

08106390 <_sbrk_r>:
 8106390:	b538      	push	{r3, r4, r5, lr}
 8106392:	4d06      	ldr	r5, [pc, #24]	; (81063ac <_sbrk_r+0x1c>)
 8106394:	2300      	movs	r3, #0
 8106396:	4604      	mov	r4, r0
 8106398:	4608      	mov	r0, r1
 810639a:	602b      	str	r3, [r5, #0]
 810639c:	f7fa fce0 	bl	8100d60 <_sbrk>
 81063a0:	1c43      	adds	r3, r0, #1
 81063a2:	d102      	bne.n	81063aa <_sbrk_r+0x1a>
 81063a4:	682b      	ldr	r3, [r5, #0]
 81063a6:	b103      	cbz	r3, 81063aa <_sbrk_r+0x1a>
 81063a8:	6023      	str	r3, [r4, #0]
 81063aa:	bd38      	pop	{r3, r4, r5, pc}
 81063ac:	100001e8 	.word	0x100001e8

081063b0 <__malloc_lock>:
 81063b0:	4801      	ldr	r0, [pc, #4]	; (81063b8 <__malloc_lock+0x8>)
 81063b2:	f000 b811 	b.w	81063d8 <__retarget_lock_acquire_recursive>
 81063b6:	bf00      	nop
 81063b8:	100001ec 	.word	0x100001ec

081063bc <__malloc_unlock>:
 81063bc:	4801      	ldr	r0, [pc, #4]	; (81063c4 <__malloc_unlock+0x8>)
 81063be:	f000 b80c 	b.w	81063da <__retarget_lock_release_recursive>
 81063c2:	bf00      	nop
 81063c4:	100001ec 	.word	0x100001ec

081063c8 <_malloc_usable_size_r>:
 81063c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 81063cc:	1f18      	subs	r0, r3, #4
 81063ce:	2b00      	cmp	r3, #0
 81063d0:	bfbc      	itt	lt
 81063d2:	580b      	ldrlt	r3, [r1, r0]
 81063d4:	18c0      	addlt	r0, r0, r3
 81063d6:	4770      	bx	lr

081063d8 <__retarget_lock_acquire_recursive>:
 81063d8:	4770      	bx	lr

081063da <__retarget_lock_release_recursive>:
 81063da:	4770      	bx	lr

081063dc <_init>:
 81063dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 81063de:	bf00      	nop
 81063e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 81063e2:	bc08      	pop	{r3}
 81063e4:	469e      	mov	lr, r3
 81063e6:	4770      	bx	lr

081063e8 <_fini>:
 81063e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 81063ea:	bf00      	nop
 81063ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 81063ee:	bc08      	pop	{r3}
 81063f0:	469e      	mov	lr, r3
 81063f2:	4770      	bx	lr
