==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 40ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 372.711 ; gain = 0.105 ; free physical = 1950 ; free virtual = 9803
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 372.711 ; gain = 0.105 ; free physical = 1950 ; free virtual = 9803
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 373.004 ; gain = 0.398 ; free physical = 1941 ; free virtual = 9788
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lut_div9_chunk' into 'int_32_div9' (test.cpp:5098) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_32_div9' into 'operator_int_div9' (test.cpp:5110) automatically.
WARNING: [SYNCHK 200-23] test.cpp:5097: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 500.934 ; gain = 128.328 ; free physical = 1934 ; free virtual = 9782
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (test.cpp:5094) in function 'int_32_div9' completely.
INFO: [XFORM 203-602] Inlining function 'lut_r0_div9' into 'lut_div9_chunk' (test.cpp:5076) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r1_div9' into 'lut_div9_chunk' (test.cpp:5077) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r2_div9' into 'lut_div9_chunk' (test.cpp:5078) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r3_div9' into 'lut_div9_chunk' (test.cpp:5079) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q0_div9' into 'lut_div9_chunk' (test.cpp:5080) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q1_div9' into 'lut_div9_chunk' (test.cpp:5081) automatically.
INFO: [XFORM 203-602] Inlining function 'int_32_div9' into 'operator_int_32_div9' (test.cpp:5106) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_32_div9' into 'operator_int_div9' (test.cpp:5110) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 500.934 ; gain = 128.328 ; free physical = 1905 ; free virtual = 9754
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 500.934 ; gain = 128.328 ; free physical = 1899 ; free virtual = 9748
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_int_div9' ...
WARNING: [SYN 201-107] Renaming port name 'operator_int_div9/in' to 'operator_int_div9/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut_div9_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.46 seconds; current allocated memory: 96.211 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 96.588 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_int_div9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (35.53ns) exceeds the target (target clock period: 40ns, clock uncertainty: 5ns, effective delay budget: 35ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'call' operation ('call_ret_6_i_i', test.cpp:5098->test.cpp:5106->test.cpp:5110) to 'lut_div9_chunk' (3.55 ns)
	'call' operation ('call_ret_7_i_i', test.cpp:5098->test.cpp:5106->test.cpp:5110) to 'lut_div9_chunk' (3.55 ns)
	'call' operation ('call_ret_8_i_i', test.cpp:5098->test.cpp:5106->test.cpp:5110) to 'lut_div9_chunk' (3.55 ns)
	'call' operation ('call_ret_9_i_i', test.cpp:5098->test.cpp:5106->test.cpp:5110) to 'lut_div9_chunk' (3.55 ns)
	'call' operation ('call_ret_i_i_5', test.cpp:5098->test.cpp:5106->test.cpp:5110) to 'lut_div9_chunk' (3.55 ns)
	'call' operation ('call_ret_10_i_i', test.cpp:5098->test.cpp:5106->test.cpp:5110) to 'lut_div9_chunk' (3.55 ns)
	'call' operation ('call_ret_11_i_i', test.cpp:5098->test.cpp:5106->test.cpp:5110) to 'lut_div9_chunk' (3.55 ns)
	'call' operation ('call_ret_12_i_i', test.cpp:5098->test.cpp:5106->test.cpp:5110) to 'lut_div9_chunk' (3.55 ns)
	'call' operation ('call_ret_13_i_i', test.cpp:5098->test.cpp:5106->test.cpp:5110) to 'lut_div9_chunk' (3.55 ns)
	'call' operation ('call_ret_14_i_i', test.cpp:5098->test.cpp:5106->test.cpp:5110) to 'lut_div9_chunk' (3.55 ns)
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 35ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 372.707 ; gain = 0.105 ; free physical = 1934 ; free virtual = 9821
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 372.707 ; gain = 0.105 ; free physical = 1934 ; free virtual = 9821
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 373.000 ; gain = 0.398 ; free physical = 1926 ; free virtual = 9812
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lut_div9_chunk' into 'int_32_div9' (test.cpp:5098) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_32_div9' into 'operator_int_div9' (test.cpp:5110) automatically.
WARNING: [SYNCHK 200-23] test.cpp:5097: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 500.930 ; gain = 128.328 ; free physical = 1917 ; free virtual = 9804
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (test.cpp:5094) in function 'int_32_div9' completely.
INFO: [XFORM 203-602] Inlining function 'lut_r0_div9' into 'lut_div9_chunk' (test.cpp:5076) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r1_div9' into 'lut_div9_chunk' (test.cpp:5077) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r2_div9' into 'lut_div9_chunk' (test.cpp:5078) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r3_div9' into 'lut_div9_chunk' (test.cpp:5079) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q0_div9' into 'lut_div9_chunk' (test.cpp:5080) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q1_div9' into 'lut_div9_chunk' (test.cpp:5081) automatically.
INFO: [XFORM 203-602] Inlining function 'int_32_div9' into 'operator_int_32_div9' (test.cpp:5106) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_32_div9' into 'operator_int_div9' (test.cpp:5110) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 500.930 ; gain = 128.328 ; free physical = 1888 ; free virtual = 9776
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 500.930 ; gain = 128.328 ; free physical = 1883 ; free virtual = 9771
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_int_div9' ...
WARNING: [SYN 201-107] Renaming port name 'operator_int_div9/in' to 'operator_int_div9/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut_div9_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.88 seconds; current allocated memory: 96.196 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 96.573 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_int_div9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (31.977ns) exceeds the target (target clock period: 35ns, clock uncertainty: 4.375ns, effective delay budget: 30.625ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'call' operation ('call_ret_7_i_i', test.cpp:5098->test.cpp:5106->test.cpp:5110) to 'lut_div9_chunk' (3.55 ns)
	'call' operation ('call_ret_8_i_i', test.cpp:5098->test.cpp:5106->test.cpp:5110) to 'lut_div9_chunk' (3.55 ns)
	'call' operation ('call_ret_9_i_i', test.cpp:5098->test.cpp:5106->test.cpp:5110) to 'lut_div9_chunk' (3.55 ns)
	'call' operation ('call_ret_i_i_5', test.cpp:5098->test.cpp:5106->test.cpp:5110) to 'lut_div9_chunk' (3.55 ns)
	'call' operation ('call_ret_10_i_i', test.cpp:5098->test.cpp:5106->test.cpp:5110) to 'lut_div9_chunk' (3.55 ns)
	'call' operation ('call_ret_11_i_i', test.cpp:5098->test.cpp:5106->test.cpp:5110) to 'lut_div9_chunk' (3.55 ns)
	'call' operation ('call_ret_12_i_i', test.cpp:5098->test.cpp:5106->test.cpp:5110) to 'lut_div9_chunk' (3.55 ns)
	'call' operation ('call_ret_13_i_i', test.cpp:5098->test.cpp:5106->test.cpp:5110) to 'lut_div9_chunk' (3.55 ns)
	'call' operation ('call_ret_14_i_i', test.cpp:5098->test.cpp:5106->test.cpp:5110) to 'lut_div9_chunk' (3.55 ns)
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 35ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 372.715 ; gain = 0.105 ; free physical = 1916 ; free virtual = 9812
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 372.715 ; gain = 0.105 ; free physical = 1916 ; free virtual = 9812
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 373.008 ; gain = 0.398 ; free physical = 1898 ; free virtual = 9796
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lut_div9_chunk' into 'int_32_div9' (test.cpp:5098) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_32_div9' into 'operator_int_div9' (test.cpp:5110) automatically.
WARNING: [SYNCHK 200-23] test.cpp:5097: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 500.938 ; gain = 128.328 ; free physical = 1889 ; free virtual = 9790
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (test.cpp:5094) in function 'int_32_div9' completely.
INFO: [XFORM 203-602] Inlining function 'lut_r0_div9' into 'lut_div9_chunk' (test.cpp:5076) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r1_div9' into 'lut_div9_chunk' (test.cpp:5077) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r2_div9' into 'lut_div9_chunk' (test.cpp:5078) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r3_div9' into 'lut_div9_chunk' (test.cpp:5079) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q0_div9' into 'lut_div9_chunk' (test.cpp:5080) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q1_div9' into 'lut_div9_chunk' (test.cpp:5081) automatically.
INFO: [XFORM 203-602] Inlining function 'int_32_div9' into 'operator_int_32_div9' (test.cpp:5106) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_32_div9' into 'operator_int_div9' (test.cpp:5110) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 500.938 ; gain = 128.328 ; free physical = 1868 ; free virtual = 9771
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 500.938 ; gain = 128.328 ; free physical = 1862 ; free virtual = 9765
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_int_div9' ...
WARNING: [SYN 201-107] Renaming port name 'operator_int_div9/in' to 'operator_int_div9/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut_div9_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.02 seconds; current allocated memory: 96.193 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 96.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_int_div9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (31.977ns) exceeds the target (target clock period: 35ns, clock uncertainty: 4.375ns, effective delay budget: 30.625ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'call' operation ('call_ret_7_i_i', test.cpp:5098->test.cpp:5106->test.cpp:5110) to 'lut_div9_chunk' (3.55 ns)
	'call' operation ('call_ret_8_i_i', test.cpp:5098->test.cpp:5106->test.cpp:5110) to 'lut_div9_chunk' (3.55 ns)
	'call' operation ('call_ret_9_i_i', test.cpp:5098->test.cpp:5106->test.cpp:5110) to 'lut_div9_chunk' (3.55 ns)
	'call' operation ('call_ret_i_i_5', test.cpp:5098->test.cpp:5106->test.cpp:5110) to 'lut_div9_chunk' (3.55 ns)
	'call' operation ('call_ret_10_i_i', test.cpp:5098->test.cpp:5106->test.cpp:5110) to 'lut_div9_chunk' (3.55 ns)
	'call' operation ('call_ret_11_i_i', test.cpp:5098->test.cpp:5106->test.cpp:5110) to 'lut_div9_chunk' (3.55 ns)
	'call' operation ('call_ret_12_i_i', test.cpp:5098->test.cpp:5106->test.cpp:5110) to 'lut_div9_chunk' (3.55 ns)
	'call' operation ('call_ret_13_i_i', test.cpp:5098->test.cpp:5106->test.cpp:5110) to 'lut_div9_chunk' (3.55 ns)
	'call' operation ('call_ret_14_i_i', test.cpp:5098->test.cpp:5106->test.cpp:5110) to 'lut_div9_chunk' (3.55 ns)
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 372.711 ; gain = 0.105 ; free physical = 2243 ; free virtual = 9883
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 372.711 ; gain = 0.105 ; free physical = 2243 ; free virtual = 9883
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 372.977 ; gain = 0.371 ; free physical = 2229 ; free virtual = 9871
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2224 ; free virtual = 9867
INFO: [XFORM 203-602] Inlining function 'int_32_div9' into 'operator_int_div9' (test.cpp:357) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 500.969 ; gain = 128.363 ; free physical = 2199 ; free virtual = 9843
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 500.969 ; gain = 128.363 ; free physical = 2195 ; free virtual = 9840
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_int_div9' ...
WARNING: [SYN 201-107] Renaming port name 'operator_int_div9/in' to 'operator_int_div9/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut_div9_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.91 seconds; current allocated memory: 92.794 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 92.912 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_int_div9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 93.245 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 93.611 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut_div9_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut_div9_chunk'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 93.894 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_int_div9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_int_div9/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_int_div9' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_int_div9'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 95.016 MB.
INFO: [RTMG 210-279] Implementing memory 'lut_div9_chunk_r0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div9_chunk_r1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div9_chunk_r2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div9_chunk_r3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div9_chunk_q0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div9_chunk_q1_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 500.969 ; gain = 128.363 ; free physical = 2181 ; free virtual = 9828
INFO: [SYSC 207-301] Generating SystemC RTL for operator_int_div9.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_int_div9.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_int_div9.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_int_div/div10'.
INFO: [HLS 200-10] Cleaning up the solution database.
