// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition"

// DATE "12/05/2023 20:51:21"

// 
// Device: Altera EP4CE10F17C8 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ns/ 1 ps

module OV5640 (
	clk,
	rst_n,
	Camera_PCLK,
	Camera_Vsync,
	Camera_Href,
	Camera_Data,
	Camera_XCLK,
	Camera_Rst_n,
	Camera_PWDN,
	Camera_sclk,
	Camera_sdat,
	TFT_RGB,
	TFT_VS,
	TFT_HS,
	TFT_CLK,
	TFT_DE);
input 	clk;
input 	rst_n;
input 	Camera_PCLK;
input 	Camera_Vsync;
input 	Camera_Href;
input 	[7:0] Camera_Data;
output 	Camera_XCLK;
output 	Camera_Rst_n;
output 	Camera_PWDN;
output 	Camera_sclk;
output 	Camera_sdat;
output 	[15:0] TFT_RGB;
output 	TFT_VS;
output 	TFT_HS;
output 	TFT_CLK;
output 	TFT_DE;

// Design Ports Information
// Camera_XCLK	=>  Location: PIN_N5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Camera_Rst_n	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Camera_PWDN	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Camera_sclk	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// TFT_RGB[0]	=>  Location: PIN_L15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// TFT_RGB[1]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// TFT_RGB[2]	=>  Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// TFT_RGB[3]	=>  Location: PIN_K15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// TFT_RGB[4]	=>  Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// TFT_RGB[5]	=>  Location: PIN_N16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// TFT_RGB[6]	=>  Location: PIN_L14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// TFT_RGB[7]	=>  Location: PIN_M12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// TFT_RGB[8]	=>  Location: PIN_L13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// TFT_RGB[9]	=>  Location: PIN_K12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// TFT_RGB[10]	=>  Location: PIN_L12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// TFT_RGB[11]	=>  Location: PIN_N13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// TFT_RGB[12]	=>  Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// TFT_RGB[13]	=>  Location: PIN_R16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// TFT_RGB[14]	=>  Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// TFT_RGB[15]	=>  Location: PIN_P16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// TFT_VS	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// TFT_HS	=>  Location: PIN_K11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// TFT_CLK	=>  Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// TFT_DE	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// Camera_sdat	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// clk	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rst_n	=>  Location: PIN_E16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Camera_PCLK	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Camera_Vsync	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Camera_Href	=>  Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Camera_Data[0]	=>  Location: PIN_K10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Camera_Data[1]	=>  Location: PIN_P8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Camera_Data[2]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Camera_Data[3]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Camera_Data[4]	=>  Location: PIN_N6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Camera_Data[5]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Camera_Data[6]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Camera_Data[7]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("OV5640_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \camera_init|i2c_control|i2c_bit_shift|cnt[0]~5_combout ;
wire \rst_n~input_o ;
wire \rst_n~inputclkctrl_outclk ;
wire \camera_init|i2c_control|i2c_bit_shift|Equal1~0_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|Equal2~1_combout ;
wire \camera_init|i2c_control|Selector43~0_combout ;
wire \camera_init|i2c_control|state.WAIT_RD_DONE~q ;
wire \camera_init|i2c_control|Selector41~4_combout ;
wire \camera_init|i2c_control|Selector35~1_combout ;
wire \camera_init|i2c_control|Selector35~0_combout ;
wire \camera_init|i2c_control|Selector35~2_combout ;
wire \camera_init|i2c_control|Tx_DATA[4]~0_combout ;
wire \camera_init|Equal0~4_combout ;
wire \camera_init|Equal0~0_combout ;
wire \camera_init|Equal0~1_combout ;
wire \camera_init|Equal0~2_combout ;
wire \camera_init|Add0~0_combout ;
wire \camera_init|delay_cnt~0_combout ;
wire \camera_init|Add0~1 ;
wire \camera_init|Add0~2_combout ;
wire \camera_init|Add0~3 ;
wire \camera_init|Add0~4_combout ;
wire \camera_init|Add0~5 ;
wire \camera_init|Add0~6_combout ;
wire \camera_init|Add0~7 ;
wire \camera_init|Add0~8_combout ;
wire \camera_init|Add0~9 ;
wire \camera_init|Add0~10_combout ;
wire \camera_init|Add0~11 ;
wire \camera_init|Add0~12_combout ;
wire \camera_init|Add0~13 ;
wire \camera_init|Add0~14_combout ;
wire \camera_init|Add0~15 ;
wire \camera_init|Add0~16_combout ;
wire \camera_init|Add0~17 ;
wire \camera_init|Add0~18_combout ;
wire \camera_init|Add0~19 ;
wire \camera_init|Add0~20_combout ;
wire \camera_init|Add0~21 ;
wire \camera_init|Add0~22_combout ;
wire \camera_init|Add0~23 ;
wire \camera_init|Add0~24_combout ;
wire \camera_init|Add0~25 ;
wire \camera_init|Add0~26_combout ;
wire \camera_init|Add0~27 ;
wire \camera_init|Add0~28_combout ;
wire \camera_init|Add0~29 ;
wire \camera_init|Add0~30_combout ;
wire \camera_init|Add0~31 ;
wire \camera_init|Add0~32_combout ;
wire \camera_init|Add0~33 ;
wire \camera_init|Add0~34_combout ;
wire \camera_init|Add0~35 ;
wire \camera_init|Add0~36_combout ;
wire \camera_init|Add0~37 ;
wire \camera_init|Add0~38_combout ;
wire \camera_init|Add0~39 ;
wire \camera_init|Add0~40_combout ;
wire \camera_init|LessThan0~0_combout ;
wire \camera_init|Equal0~3_combout ;
wire \camera_init|Equal1~2_combout ;
wire \camera_init|Equal1~3_combout ;
wire \camera_init|Equal1~0_combout ;
wire \camera_init|Equal1~1_combout ;
wire \camera_init|Equal1~4_combout ;
wire \camera_init|Add1~0_combout ;
wire \camera_init|cnt~11_combout ;
wire \camera_init|i2c_control|Selector44~1_combout ;
wire \camera_init|i2c_control|state.RD_REG_DONE~q ;
wire \camera_init|i2c_control|Selector41~5_combout ;
wire \camera_init|i2c_control|state.WR_REG_DONE~q ;
wire \camera_init|i2c_control|Selector37~0_combout ;
wire \camera_init|i2c_control|RW_Done~q ;
wire \camera_init|i2c_control|Selector36~1_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|div_cnt[0]~20_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|div_cnt[0]~21 ;
wire \camera_init|i2c_control|i2c_bit_shift|div_cnt[1]~22_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|div_cnt[1]~23 ;
wire \camera_init|i2c_control|i2c_bit_shift|div_cnt[2]~24_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|div_cnt[2]~25 ;
wire \camera_init|i2c_control|i2c_bit_shift|div_cnt[3]~26_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|div_cnt[3]~27 ;
wire \camera_init|i2c_control|i2c_bit_shift|div_cnt[4]~28_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|div_cnt[4]~29 ;
wire \camera_init|i2c_control|i2c_bit_shift|div_cnt[5]~30_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|div_cnt[5]~31 ;
wire \camera_init|i2c_control|i2c_bit_shift|div_cnt[6]~33_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|div_cnt[6]~34 ;
wire \camera_init|i2c_control|i2c_bit_shift|div_cnt[7]~35_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|div_cnt[7]~36 ;
wire \camera_init|i2c_control|i2c_bit_shift|div_cnt[8]~37_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|Equal0~0_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|div_cnt[8]~38 ;
wire \camera_init|i2c_control|i2c_bit_shift|div_cnt[9]~39_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|div_cnt[9]~40 ;
wire \camera_init|i2c_control|i2c_bit_shift|div_cnt[10]~41_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|div_cnt[10]~42 ;
wire \camera_init|i2c_control|i2c_bit_shift|div_cnt[11]~43_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|div_cnt[11]~44 ;
wire \camera_init|i2c_control|i2c_bit_shift|div_cnt[12]~45_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|Equal0~1_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|div_cnt[12]~46 ;
wire \camera_init|i2c_control|i2c_bit_shift|div_cnt[13]~47_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|div_cnt[13]~48 ;
wire \camera_init|i2c_control|i2c_bit_shift|div_cnt[14]~49_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|div_cnt[14]~50 ;
wire \camera_init|i2c_control|i2c_bit_shift|div_cnt[15]~51_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|div_cnt[15]~52 ;
wire \camera_init|i2c_control|i2c_bit_shift|div_cnt[16]~53_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|Equal0~2_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|div_cnt[16]~54 ;
wire \camera_init|i2c_control|i2c_bit_shift|div_cnt[17]~55_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|div_cnt[17]~56 ;
wire \camera_init|i2c_control|i2c_bit_shift|div_cnt[18]~57_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|div_cnt[18]~58 ;
wire \camera_init|i2c_control|i2c_bit_shift|div_cnt[19]~59_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|Equal0~3_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|Equal0~4_combout ;
wire \camera_init|i2c_control|Selector59~1_combout ;
wire \camera_init|i2c_control|Selector59~0_combout ;
wire \camera_init|i2c_control|Selector59~2_combout ;
wire \camera_init|i2c_control|Selector59~3_combout ;
wire \camera_init|i2c_control|Go~q ;
wire \camera_init|i2c_control|i2c_bit_shift|en_div_cnt~0_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|en_div_cnt~q ;
wire \camera_init|i2c_control|i2c_bit_shift|Equal0~5_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|div_cnt[4]~32_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|Equal0~6_combout ;
wire \Camera_sdat~input_o ;
wire \camera_init|i2c_control|i2c_bit_shift|Equal2~0_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|Selector12~4_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|Selector12~1_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|state~19_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|Selector12~3_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|state.GEN_ACK~2_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|state.GEN_ACK~q ;
wire \camera_init|i2c_control|i2c_bit_shift|Selector12~0_combout ;
wire \camera_init|i2c_control|Cmd[3]~0_combout ;
wire \camera_init|i2c_control|Cmd[3]~2_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|Selector13~0_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|state.GEN_STO~q ;
wire \camera_init|i2c_control|i2c_bit_shift|Selector12~2_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|state.GEN_ACK~0_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|Selector10~0_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|state.GEN_ACK~1_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|Selector11~0_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|state.CHECK_ACK~q ;
wire \camera_init|i2c_control|i2c_bit_shift|ack_o~0_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|ack_o~1_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|ack_o~q ;
wire \camera_init|i2c_control|Selector36~2_combout ;
wire \camera_init|i2c_control|ack~q ;
wire \camera_init|cnt[7]~12_combout ;
wire \camera_init|Add1~1 ;
wire \camera_init|Add1~2_combout ;
wire \camera_init|cnt~10_combout ;
wire \camera_init|Add1~3 ;
wire \camera_init|Add1~4_combout ;
wire \camera_init|cnt[6]~3_combout ;
wire \camera_init|cnt[2]~9_combout ;
wire \camera_init|Add1~5 ;
wire \camera_init|Add1~7 ;
wire \camera_init|Add1~8_combout ;
wire \camera_init|cnt[4]~7_combout ;
wire \camera_init|Add1~9 ;
wire \camera_init|Add1~10_combout ;
wire \camera_init|cnt[5]~6_combout ;
wire \camera_init|Add1~11 ;
wire \camera_init|Add1~12_combout ;
wire \camera_init|cnt[6]~5_combout ;
wire \camera_init|Add1~13 ;
wire \camera_init|Add1~14_combout ;
wire \camera_init|cnt[7]~4_combout ;
wire \camera_init|Init_Done~0_combout ;
wire \camera_init|cnt[7]~2_combout ;
wire \camera_init|Add1~6_combout ;
wire \camera_init|cnt[3]~8_combout ;
wire \camera_init|Init_Done~1_combout ;
wire \camera_init|state~10_combout ;
wire \camera_init|state.00~q ;
wire \camera_init|state~11_combout ;
wire \camera_init|state.10~q ;
wire \camera_init|state~8_combout ;
wire \camera_init|state~9_combout ;
wire \camera_init|state.01~q ;
wire \camera_init|wrreg_req~0_combout ;
wire \camera_init|wrreg_req~q ;
wire \camera_init|i2c_control|Selector39~0_combout ;
wire \camera_init|i2c_control|state.WR_REG~q ;
wire \camera_init|i2c_control|Selector40~0_combout ;
wire \camera_init|i2c_control|state.WAIT_WR_DONE~q ;
wire \camera_init|i2c_control|Selector36~0_combout ;
wire \camera_init|i2c_control|Selector33~0_combout ;
wire \camera_init|i2c_control|Selector33~1_combout ;
wire \camera_init|i2c_control|Selector38~1_combout ;
wire \camera_init|i2c_control|Selector38~0_combout ;
wire \camera_init|i2c_control|Selector38~2_combout ;
wire \camera_init|i2c_control|state.IDLE~q ;
wire \camera_init|i2c_control|Selector34~0_combout ;
wire \camera_init|i2c_control|Selector34~1_combout ;
wire \camera_init|i2c_control|Selector34~2_combout ;
wire \camera_init|i2c_control|Selector44~0_combout ;
wire \camera_init|i2c_control|Cmd[2]~1_combout ;
wire \camera_init|i2c_control|Selector49~0_combout ;
wire \camera_init|i2c_control|Selector49~1_combout ;
wire \camera_init|i2c_control|Selector49~2_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|Selector7~2_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|Selector7~0_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|Selector7~1_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|Selector7~3_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|state.IDLE~q ;
wire \camera_init|i2c_control|i2c_bit_shift|Selector8~0_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|Selector8~1_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|state.GEN_STA~q ;
wire \camera_init|i2c_control|i2c_bit_shift|Selector5~1_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|Selector5~0_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|Selector5~2_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|Trans_Done~q ;
wire \camera_init|i2c_control|Selector42~0_combout ;
wire \camera_init|i2c_control|state.RD_REG~q ;
wire \camera_init|i2c_control|Selector50~0_combout ;
wire \camera_init|i2c_control|Cmd[2]~3_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|Selector9~0_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|Selector10~1_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|Selector10~2_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|state.RD_DATA~q ;
wire \camera_init|i2c_control|i2c_bit_shift|cnt[3]~8_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|cnt[3]~7_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|cnt[3]~9_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|cnt[3]~10_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|cnt[0]~6 ;
wire \camera_init|i2c_control|i2c_bit_shift|cnt[1]~11_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|cnt[1]~12 ;
wire \camera_init|i2c_control|i2c_bit_shift|cnt[2]~13_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|cnt[2]~14 ;
wire \camera_init|i2c_control|i2c_bit_shift|cnt[3]~15_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|cnt[3]~16 ;
wire \camera_init|i2c_control|i2c_bit_shift|cnt[4]~17_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|Equal1~1_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|Selector9~1_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|Selector9~2_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|state.WR_DATA~q ;
wire \camera_init|i2c_control|i2c_bit_shift|i2c_sdat_o~0_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|Selector19~0_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|Selector19~1_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|Selector19~2_combout ;
wire \camera_init|i2c_control|Tx_DATA[4]~1_combout ;
wire \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a11 ;
wire \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a19 ;
wire \camera_init|i2c_control|Selector55~0_combout ;
wire \camera_init|i2c_control|Tx_DATA[4]~2_combout ;
wire \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a3 ;
wire \camera_init|i2c_control|Selector55~1_combout ;
wire \camera_init|i2c_control|Tx_DATA[4]~3_combout ;
wire \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a17 ;
wire \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a9 ;
wire \camera_init|i2c_control|Selector57~0_combout ;
wire \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a1 ;
wire \camera_init|i2c_control|Selector57~1_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|Mux0~0_combout ;
wire \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a18 ;
wire \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a10 ;
wire \camera_init|i2c_control|Selector56~0_combout ;
wire \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a2 ;
wire \camera_init|i2c_control|Selector56~1_combout ;
wire \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a16 ;
wire \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a8 ;
wire \camera_init|i2c_control|Selector58~0_combout ;
wire \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \camera_init|i2c_control|Selector58~1_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|Mux0~1_combout ;
wire \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a5 ;
wire \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a13 ;
wire \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a21 ;
wire \camera_init|i2c_control|Selector53~0_combout ;
wire \camera_init|i2c_control|Selector53~1_combout ;
wire \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a12 ;
wire \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a20 ;
wire \camera_init|i2c_control|Selector54~0_combout ;
wire \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a4 ;
wire \camera_init|i2c_control|Selector54~1_combout ;
wire \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a22 ;
wire \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a14 ;
wire \camera_init|i2c_control|Selector52~0_combout ;
wire \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a6 ;
wire \camera_init|i2c_control|Selector52~1_combout ;
wire \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a23 ;
wire \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a15 ;
wire \camera_init|i2c_control|Selector51~0_combout ;
wire \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a7 ;
wire \camera_init|i2c_control|Selector51~1_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|Mux0~2_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|Mux0~3_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|Selector19~8_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|Selector19~5_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|Selector19~3_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|Selector19~4_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|Selector19~6_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|Selector19~7_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|Selector19~9_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|i2c_sdat_o~q ;
wire \camera_init|i2c_control|i2c_bit_shift|i2c_sdat_oe~0_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|Selector6~0_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|Selector6~1_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|Selector6~2_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|Selector6~3_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|i2c_sdat_oe~q ;
wire \pll|altpll_component|auto_generated|wire_pll1_fbout ;
wire \pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ;
wire \camera_init|LessThan0~1_combout ;
wire \camera_init|LessThan0~2_combout ;
wire \camera_init|LessThan0~3_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|Selector20~0_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|i2c_sclk~0_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|Selector20~1_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|Selector20~2_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|Selector1~0_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|Selector20~3_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|Selector20~4_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|Selector20~5_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|Selector20~6_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|Selector20~7_combout ;
wire \camera_init|i2c_control|i2c_bit_shift|i2c_sclk~q ;
wire \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \rdaddress[0]~15_combout ;
wire \LessThan1~0_combout ;
wire \LessThan1~2_combout ;
wire \LessThan1~1_combout ;
wire \rdaddress[1]~45_combout ;
wire \rdaddress[13]~42 ;
wire \rdaddress[14]~43_combout ;
wire \TFT_CTRL|Add0~0_combout ;
wire \TFT_CTRL|Add0~1 ;
wire \TFT_CTRL|Add0~2_combout ;
wire \TFT_CTRL|Add0~3 ;
wire \TFT_CTRL|Add0~4_combout ;
wire \TFT_CTRL|Add0~5 ;
wire \TFT_CTRL|Add0~6_combout ;
wire \TFT_CTRL|Add0~7 ;
wire \TFT_CTRL|Add0~8_combout ;
wire \TFT_CTRL|LessThan2~0_combout ;
wire \TFT_CTRL|Equal0~2_combout ;
wire \TFT_CTRL|Add0~9 ;
wire \TFT_CTRL|Add0~10_combout ;
wire \TFT_CTRL|hcount_r~1_combout ;
wire \TFT_CTRL|Add0~11 ;
wire \TFT_CTRL|Add0~12_combout ;
wire \TFT_CTRL|Add0~13 ;
wire \TFT_CTRL|Add0~14_combout ;
wire \TFT_CTRL|Add0~15 ;
wire \TFT_CTRL|Add0~16_combout ;
wire \TFT_CTRL|Add0~17 ;
wire \TFT_CTRL|Add0~18_combout ;
wire \TFT_CTRL|Equal0~0_combout ;
wire \TFT_CTRL|Equal0~1_combout ;
wire \TFT_CTRL|Add0~19 ;
wire \TFT_CTRL|Add0~20_combout ;
wire \TFT_CTRL|hcount_r~0_combout ;
wire \TFT_CTRL|Add2~1 ;
wire \TFT_CTRL|Add2~3 ;
wire \TFT_CTRL|Add2~5 ;
wire \TFT_CTRL|Add2~7 ;
wire \TFT_CTRL|Add2~9 ;
wire \TFT_CTRL|Add2~11 ;
wire \TFT_CTRL|Add2~13 ;
wire \TFT_CTRL|Add2~15 ;
wire \TFT_CTRL|Add2~17 ;
wire \TFT_CTRL|Add2~19 ;
wire \TFT_CTRL|Add2~20_combout ;
wire \TFT_CTRL|vcount_r[0]~30_combout ;
wire \TFT_CTRL|vcount_r[1]~10_combout ;
wire \TFT_CTRL|Equal0~3_combout ;
wire \TFT_CTRL|vcount_r[1]~11 ;
wire \TFT_CTRL|vcount_r[2]~12_combout ;
wire \TFT_CTRL|vcount_r[2]~13 ;
wire \TFT_CTRL|vcount_r[3]~14_combout ;
wire \TFT_CTRL|vcount_r[3]~15 ;
wire \TFT_CTRL|vcount_r[4]~16_combout ;
wire \TFT_CTRL|vcount_r[4]~17 ;
wire \TFT_CTRL|vcount_r[5]~18_combout ;
wire \TFT_CTRL|vcount_r[5]~19 ;
wire \TFT_CTRL|vcount_r[6]~20_combout ;
wire \TFT_CTRL|vcount_r[6]~21 ;
wire \TFT_CTRL|vcount_r[7]~22_combout ;
wire \TFT_CTRL|vcount_r[7]~23 ;
wire \TFT_CTRL|vcount_r[8]~24_combout ;
wire \TFT_CTRL|vcount_r[8]~25 ;
wire \TFT_CTRL|vcount_r[9]~26_combout ;
wire \TFT_CTRL|Add3~1_cout ;
wire \TFT_CTRL|Add3~3_cout ;
wire \TFT_CTRL|Add3~5_cout ;
wire \TFT_CTRL|Add3~7_cout ;
wire \TFT_CTRL|Add3~9_cout ;
wire \TFT_CTRL|Add3~11_cout ;
wire \TFT_CTRL|Add3~13 ;
wire \TFT_CTRL|Add3~15 ;
wire \TFT_CTRL|Add3~16_combout ;
wire \TFT_CTRL|Add3~14_combout ;
wire \TFT_CTRL|Add3~12_combout ;
wire \always2~1_combout ;
wire \TFT_CTRL|vcount_r[9]~27 ;
wire \TFT_CTRL|vcount_r[10]~28_combout ;
wire \TFT_CTRL|Add3~17 ;
wire \TFT_CTRL|Add3~18_combout ;
wire \TFT_CTRL|LessThan1~4_combout ;
wire \TFT_CTRL|LessThan4~0_combout ;
wire \TFT_CTRL|LessThan4~1_combout ;
wire \TFT_CTRL|LessThan1~1_combout ;
wire \TFT_CTRL|LessThan1~3_combout ;
wire \TFT_CTRL|LessThan2~1_combout ;
wire \TFT_CTRL|LessThan2~2_combout ;
wire \TFT_CTRL|LessThan2~3_combout ;
wire \TFT_CTRL|TFT_DE~1_combout ;
wire \TFT_CTRL|TFT_DE~0_combout ;
wire \TFT_CTRL|TFT_DE~2_combout ;
wire \TFT_CTRL|TFT_DE~q ;
wire \TFT_CTRL|Add2~16_combout ;
wire \TFT_CTRL|Add2~18_combout ;
wire \TFT_CTRL|Add2~14_combout ;
wire \always2~0_combout ;
wire \always2~2_combout ;
wire \TFT_CTRL|Add3~19 ;
wire \TFT_CTRL|Add3~20_combout ;
wire \TFT_CTRL|Add2~12_combout ;
wire \TFT_CTRL|Add2~4_combout ;
wire \TFT_CTRL|Add2~2_combout ;
wire \TFT_CTRL|Add2~0_combout ;
wire \always2~3_combout ;
wire \TFT_CTRL|Add2~10_combout ;
wire \TFT_CTRL|Add2~6_combout ;
wire \TFT_CTRL|Add2~8_combout ;
wire \always2~4_combout ;
wire \always2~5_combout ;
wire \disp_valid~q ;
wire \Camera_PCLK~input_o ;
wire \Camera_PCLK~inputclkctrl_outclk ;
wire \Camera_Vsync~input_o ;
wire \DVP_capture|r_vsync~q ;
wire \DVP_capture|imagestate~0_combout ;
wire \camera_init|Init_Done~2_combout ;
wire \camera_init|Init_Done~3_combout ;
wire \camera_init|Init_Done~feeder_combout ;
wire \camera_init|Init_Done~q ;
wire \DVP_capture|imagestate~q ;
wire \rdaddress[1]~47_combout ;
wire \rdaddress[1]~46_combout ;
wire \rdaddress[0]~16 ;
wire \rdaddress[1]~17_combout ;
wire \rdaddress[1]~18 ;
wire \rdaddress[2]~19_combout ;
wire \rdaddress[2]~20 ;
wire \rdaddress[3]~21_combout ;
wire \rdaddress[3]~22 ;
wire \rdaddress[4]~23_combout ;
wire \rdaddress[4]~24 ;
wire \rdaddress[5]~25_combout ;
wire \rdaddress[5]~26 ;
wire \rdaddress[6]~27_combout ;
wire \rdaddress[6]~28 ;
wire \rdaddress[7]~29_combout ;
wire \rdaddress[7]~30 ;
wire \rdaddress[8]~31_combout ;
wire \rdaddress[8]~32 ;
wire \rdaddress[9]~33_combout ;
wire \rdaddress[9]~34 ;
wire \rdaddress[10]~35_combout ;
wire \rdaddress[10]~36 ;
wire \rdaddress[11]~37_combout ;
wire \rdaddress[11]~38 ;
wire \rdaddress[12]~39_combout ;
wire \rdaddress[12]~40 ;
wire \rdaddress[13]~41_combout ;
wire \dpram|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout ;
wire \DVP_capture|pixel_cnt[0]~1_combout ;
wire \Camera_Href~input_o ;
wire \DVP_capture|r_href~feeder_combout ;
wire \DVP_capture|r_href~q ;
wire \DVP_capture|always6~0_combout ;
wire \DVP_capture|r_datavalid~q ;
wire \DVP_capture|frame_cnt~3_combout ;
wire \DVP_capture|Equal0~0_combout ;
wire \DVP_capture|frame_cnt~1_combout ;
wire \DVP_capture|frame_cnt~0_combout ;
wire \DVP_capture|frame_cnt~2_combout ;
wire \DVP_capture|LessThan0~0_combout ;
wire \DVP_capture|dump_frame~q ;
wire \wraddress[0]~15_combout ;
wire \wraddress[13]~42 ;
wire \wraddress[14]~43_combout ;
wire \wraddress[2]~49_combout ;
wire \wraddress[2]~46_combout ;
wire \LessThan0~0_combout ;
wire \wraddress[2]~45_combout ;
wire \wraddress[2]~47_combout ;
wire \wraddress[2]~48_combout ;
wire \wraddress[0]~16 ;
wire \wraddress[1]~17_combout ;
wire \wraddress[1]~18 ;
wire \wraddress[2]~19_combout ;
wire \wraddress[2]~20 ;
wire \wraddress[3]~21_combout ;
wire \wraddress[3]~22 ;
wire \wraddress[4]~23_combout ;
wire \wraddress[4]~24 ;
wire \wraddress[5]~25_combout ;
wire \wraddress[5]~26 ;
wire \wraddress[6]~27_combout ;
wire \wraddress[6]~28 ;
wire \wraddress[7]~29_combout ;
wire \wraddress[7]~30 ;
wire \wraddress[8]~31_combout ;
wire \wraddress[8]~32 ;
wire \wraddress[9]~33_combout ;
wire \wraddress[9]~34 ;
wire \wraddress[10]~35_combout ;
wire \wraddress[10]~36 ;
wire \wraddress[11]~37_combout ;
wire \wraddress[11]~38 ;
wire \wraddress[12]~39_combout ;
wire \wraddress[12]~40 ;
wire \wraddress[13]~41_combout ;
wire \dpram|altsyncram_component|auto_generated|rden_b_store~q ;
wire \Camera_Data[0]~input_o ;
wire \DVP_capture|r_data[0]~feeder_combout ;
wire \DVP_capture|r_datapixel[0]~feeder_combout ;
wire \dpram|altsyncram_component|auto_generated|ram_block1a0~portbdataout ;
wire \dpram|altsyncram_component|auto_generated|decode2|w_anode447w[2]~0_combout ;
wire \dpram|altsyncram_component|auto_generated|rden_decode_b|w_anode447w[2]~0_combout ;
wire \dpram|altsyncram_component|auto_generated|ram_block1a16~portbdataout ;
wire \TFT_CTRL|TFT_RGB[0]~0_combout ;
wire \dpram|altsyncram_component|auto_generated|decode2|w_anode455w[2]~0_combout ;
wire \Camera_Data[1]~input_o ;
wire \DVP_capture|r_data[1]~feeder_combout ;
wire \DVP_capture|r_datapixel[1]~feeder_combout ;
wire \dpram|altsyncram_component|auto_generated|ram_block1a32~portbdataout ;
wire \TFT_CTRL|TFT_RGB[4]~16_combout ;
wire \dpram|altsyncram_component|auto_generated|address_reg_b[1]~feeder_combout ;
wire \dpram|altsyncram_component|auto_generated|ram_block1a17~portbdataout ;
wire \dpram|altsyncram_component|auto_generated|ram_block1a1~portbdataout ;
wire \TFT_CTRL|TFT_RGB[1]~1_combout ;
wire \dpram|altsyncram_component|auto_generated|ram_block1a33 ;
wire \Camera_Data[2]~input_o ;
wire \DVP_capture|r_data[2]~feeder_combout ;
wire \DVP_capture|r_datapixel[2]~feeder_combout ;
wire \dpram|altsyncram_component|auto_generated|ram_block1a2~portbdataout ;
wire \dpram|altsyncram_component|auto_generated|ram_block1a18~portbdataout ;
wire \TFT_CTRL|TFT_RGB[2]~2_combout ;
wire \Camera_Data[3]~input_o ;
wire \DVP_capture|r_data[3]~feeder_combout ;
wire \DVP_capture|r_datapixel[3]~feeder_combout ;
wire \dpram|altsyncram_component|auto_generated|ram_block1a34~portbdataout ;
wire \dpram|altsyncram_component|auto_generated|ram_block1a3~portbdataout ;
wire \dpram|altsyncram_component|auto_generated|ram_block1a19~portbdataout ;
wire \TFT_CTRL|TFT_RGB[3]~3_combout ;
wire \dpram|altsyncram_component|auto_generated|ram_block1a35 ;
wire \Camera_Data[4]~input_o ;
wire \DVP_capture|r_data[4]~feeder_combout ;
wire \DVP_capture|r_datapixel[4]~feeder_combout ;
wire \dpram|altsyncram_component|auto_generated|ram_block1a20~portbdataout ;
wire \dpram|altsyncram_component|auto_generated|ram_block1a4~portbdataout ;
wire \TFT_CTRL|TFT_RGB[4]~4_combout ;
wire \Camera_Data[5]~input_o ;
wire \DVP_capture|r_data[5]~feeder_combout ;
wire \DVP_capture|r_datapixel[5]~feeder_combout ;
wire \dpram|altsyncram_component|auto_generated|ram_block1a36~portbdataout ;
wire \dpram|altsyncram_component|auto_generated|ram_block1a5~portbdataout ;
wire \dpram|altsyncram_component|auto_generated|ram_block1a21~portbdataout ;
wire \TFT_CTRL|TFT_RGB[5]~5_combout ;
wire \dpram|altsyncram_component|auto_generated|ram_block1a37 ;
wire \Camera_Data[6]~input_o ;
wire \DVP_capture|r_data[6]~feeder_combout ;
wire \DVP_capture|r_datapixel[6]~feeder_combout ;
wire \dpram|altsyncram_component|auto_generated|ram_block1a22~portbdataout ;
wire \dpram|altsyncram_component|auto_generated|ram_block1a6~portbdataout ;
wire \TFT_CTRL|TFT_RGB[6]~6_combout ;
wire \Camera_Data[7]~input_o ;
wire \DVP_capture|r_data[7]~feeder_combout ;
wire \DVP_capture|r_datapixel[7]~feeder_combout ;
wire \dpram|altsyncram_component|auto_generated|ram_block1a38~portbdataout ;
wire \dpram|altsyncram_component|auto_generated|ram_block1a23~portbdataout ;
wire \dpram|altsyncram_component|auto_generated|ram_block1a7~portbdataout ;
wire \TFT_CTRL|TFT_RGB[7]~7_combout ;
wire \dpram|altsyncram_component|auto_generated|ram_block1a39 ;
wire \DVP_capture|r_datapixel[8]~feeder_combout ;
wire \dpram|altsyncram_component|auto_generated|ram_block1a24~portbdataout ;
wire \dpram|altsyncram_component|auto_generated|ram_block1a8~portbdataout ;
wire \TFT_CTRL|TFT_RGB[8]~8_combout ;
wire \DVP_capture|r_datapixel[9]~feeder_combout ;
wire \dpram|altsyncram_component|auto_generated|ram_block1a40~portbdataout ;
wire \dpram|altsyncram_component|auto_generated|ram_block1a9~portbdataout ;
wire \dpram|altsyncram_component|auto_generated|ram_block1a25~portbdataout ;
wire \TFT_CTRL|TFT_RGB[9]~9_combout ;
wire \dpram|altsyncram_component|auto_generated|ram_block1a41 ;
wire \DVP_capture|r_datapixel[10]~feeder_combout ;
wire \dpram|altsyncram_component|auto_generated|ram_block1a26~portbdataout ;
wire \dpram|altsyncram_component|auto_generated|ram_block1a10~portbdataout ;
wire \TFT_CTRL|TFT_RGB[10]~10_combout ;
wire \DVP_capture|r_datapixel[11]~feeder_combout ;
wire \dpram|altsyncram_component|auto_generated|ram_block1a42~portbdataout ;
wire \dpram|altsyncram_component|auto_generated|ram_block1a27~portbdataout ;
wire \dpram|altsyncram_component|auto_generated|ram_block1a11~portbdataout ;
wire \TFT_CTRL|TFT_RGB[11]~11_combout ;
wire \dpram|altsyncram_component|auto_generated|ram_block1a43 ;
wire \DVP_capture|r_datapixel[12]~feeder_combout ;
wire \dpram|altsyncram_component|auto_generated|ram_block1a28~portbdataout ;
wire \dpram|altsyncram_component|auto_generated|ram_block1a12~portbdataout ;
wire \TFT_CTRL|TFT_RGB[12]~12_combout ;
wire \DVP_capture|r_datapixel[13]~feeder_combout ;
wire \dpram|altsyncram_component|auto_generated|ram_block1a44~portbdataout ;
wire \dpram|altsyncram_component|auto_generated|ram_block1a13~portbdataout ;
wire \dpram|altsyncram_component|auto_generated|ram_block1a29~portbdataout ;
wire \TFT_CTRL|TFT_RGB[13]~13_combout ;
wire \dpram|altsyncram_component|auto_generated|ram_block1a45 ;
wire \DVP_capture|r_datapixel[14]~feeder_combout ;
wire \dpram|altsyncram_component|auto_generated|ram_block1a14~portbdataout ;
wire \dpram|altsyncram_component|auto_generated|ram_block1a30~portbdataout ;
wire \TFT_CTRL|TFT_RGB[14]~14_combout ;
wire \DVP_capture|r_datapixel[15]~feeder_combout ;
wire \dpram|altsyncram_component|auto_generated|ram_block1a46~portbdataout ;
wire \dpram|altsyncram_component|auto_generated|ram_block1a15~portbdataout ;
wire \dpram|altsyncram_component|auto_generated|ram_block1a31~portbdataout ;
wire \TFT_CTRL|TFT_RGB[15]~15_combout ;
wire \dpram|altsyncram_component|auto_generated|ram_block1a47 ;
wire \TFT_CTRL|LessThan1~0_combout ;
wire \TFT_CTRL|LessThan1~2_combout ;
wire \TFT_CTRL|TFT_VS~q ;
wire \TFT_CTRL|LessThan0~0_combout ;
wire \TFT_CTRL|TFT_HS~q ;
wire [3:0] \DVP_capture|frame_cnt ;
wire [4:0] \pll|altpll_component|auto_generated|wire_pll1_clk ;
wire [15:0] \TFT_CTRL|TFT_RGB ;
wire [19:0] \camera_init|i2c_control|i2c_bit_shift|div_cnt ;
wire [12:0] \DVP_capture|pixel_cnt ;
wire [4:0] \camera_init|i2c_control|i2c_bit_shift|cnt ;
wire [7:0] \camera_init|cnt ;
wire [14:0] wraddress;
wire [10:0] \TFT_CTRL|vcount_r ;
wire [14:0] rdaddress;
wire [20:0] \camera_init|delay_cnt ;
wire [1:0] \dpram|altsyncram_component|auto_generated|address_reg_b ;
wire [10:0] \TFT_CTRL|hcount_r ;
wire [5:0] \camera_init|i2c_control|Cmd ;
wire [2:0] \dpram|altsyncram_component|auto_generated|decode2|w_anode434w ;
wire [2:0] \dpram|altsyncram_component|auto_generated|rden_decode_b|w_anode434w ;
wire [15:0] \DVP_capture|r_datapixel ;
wire [2:0] \dpram|altsyncram_component|auto_generated|rden_decode_b|w_anode455w ;
wire [7:0] \camera_init|i2c_control|cnt ;
wire [7:0] \DVP_capture|r_data ;
wire [7:0] \camera_init|i2c_control|Tx_DATA ;

wire [4:0] \pll|altpll_component|auto_generated|pll1_CLK_bus ;
wire [0:0] \dpram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \dpram|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [1:0] \dpram|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \dpram|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \dpram|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \dpram|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \dpram|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [1:0] \dpram|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \dpram|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \dpram|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \dpram|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \dpram|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [1:0] \dpram|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \dpram|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \dpram|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \dpram|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \dpram|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [1:0] \dpram|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \dpram|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \dpram|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \dpram|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \dpram|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [1:0] \dpram|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \dpram|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \dpram|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \dpram|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \dpram|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [1:0] \dpram|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \dpram|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \dpram|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \dpram|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \dpram|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [1:0] \dpram|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \dpram|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \dpram|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \dpram|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \dpram|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [1:0] \dpram|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \dpram|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \dpram|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [35:0] \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \pll|altpll_component|auto_generated|wire_pll1_clk [0] = \pll|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \pll|altpll_component|auto_generated|wire_pll1_clk [1] = \pll|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \pll|altpll_component|auto_generated|wire_pll1_clk [2] = \pll|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \pll|altpll_component|auto_generated|wire_pll1_clk [3] = \pll|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \pll|altpll_component|auto_generated|wire_pll1_clk [4] = \pll|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \dpram|altsyncram_component|auto_generated|ram_block1a0~portbdataout  = \dpram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \dpram|altsyncram_component|auto_generated|ram_block1a16~portbdataout  = \dpram|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \dpram|altsyncram_component|auto_generated|ram_block1a32~portbdataout  = \dpram|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];
assign \dpram|altsyncram_component|auto_generated|ram_block1a33  = \dpram|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [1];

assign \dpram|altsyncram_component|auto_generated|ram_block1a1~portbdataout  = \dpram|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \dpram|altsyncram_component|auto_generated|ram_block1a17~portbdataout  = \dpram|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \dpram|altsyncram_component|auto_generated|ram_block1a2~portbdataout  = \dpram|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \dpram|altsyncram_component|auto_generated|ram_block1a18~portbdataout  = \dpram|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \dpram|altsyncram_component|auto_generated|ram_block1a34~portbdataout  = \dpram|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];
assign \dpram|altsyncram_component|auto_generated|ram_block1a35  = \dpram|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus [1];

assign \dpram|altsyncram_component|auto_generated|ram_block1a3~portbdataout  = \dpram|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \dpram|altsyncram_component|auto_generated|ram_block1a19~portbdataout  = \dpram|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \dpram|altsyncram_component|auto_generated|ram_block1a4~portbdataout  = \dpram|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \dpram|altsyncram_component|auto_generated|ram_block1a20~portbdataout  = \dpram|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \dpram|altsyncram_component|auto_generated|ram_block1a36~portbdataout  = \dpram|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];
assign \dpram|altsyncram_component|auto_generated|ram_block1a37  = \dpram|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus [1];

assign \dpram|altsyncram_component|auto_generated|ram_block1a5~portbdataout  = \dpram|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \dpram|altsyncram_component|auto_generated|ram_block1a21~portbdataout  = \dpram|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \dpram|altsyncram_component|auto_generated|ram_block1a6~portbdataout  = \dpram|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \dpram|altsyncram_component|auto_generated|ram_block1a22~portbdataout  = \dpram|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \dpram|altsyncram_component|auto_generated|ram_block1a38~portbdataout  = \dpram|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];
assign \dpram|altsyncram_component|auto_generated|ram_block1a39  = \dpram|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus [1];

assign \dpram|altsyncram_component|auto_generated|ram_block1a7~portbdataout  = \dpram|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \dpram|altsyncram_component|auto_generated|ram_block1a23~portbdataout  = \dpram|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \dpram|altsyncram_component|auto_generated|ram_block1a8~portbdataout  = \dpram|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \dpram|altsyncram_component|auto_generated|ram_block1a24~portbdataout  = \dpram|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \dpram|altsyncram_component|auto_generated|ram_block1a40~portbdataout  = \dpram|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];
assign \dpram|altsyncram_component|auto_generated|ram_block1a41  = \dpram|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus [1];

assign \dpram|altsyncram_component|auto_generated|ram_block1a9~portbdataout  = \dpram|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \dpram|altsyncram_component|auto_generated|ram_block1a25~portbdataout  = \dpram|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \dpram|altsyncram_component|auto_generated|ram_block1a10~portbdataout  = \dpram|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \dpram|altsyncram_component|auto_generated|ram_block1a26~portbdataout  = \dpram|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \dpram|altsyncram_component|auto_generated|ram_block1a42~portbdataout  = \dpram|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];
assign \dpram|altsyncram_component|auto_generated|ram_block1a43  = \dpram|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus [1];

assign \dpram|altsyncram_component|auto_generated|ram_block1a11~portbdataout  = \dpram|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \dpram|altsyncram_component|auto_generated|ram_block1a27~portbdataout  = \dpram|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \dpram|altsyncram_component|auto_generated|ram_block1a12~portbdataout  = \dpram|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \dpram|altsyncram_component|auto_generated|ram_block1a28~portbdataout  = \dpram|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \dpram|altsyncram_component|auto_generated|ram_block1a44~portbdataout  = \dpram|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];
assign \dpram|altsyncram_component|auto_generated|ram_block1a45  = \dpram|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus [1];

assign \dpram|altsyncram_component|auto_generated|ram_block1a13~portbdataout  = \dpram|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \dpram|altsyncram_component|auto_generated|ram_block1a29~portbdataout  = \dpram|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \dpram|altsyncram_component|auto_generated|ram_block1a14~portbdataout  = \dpram|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \dpram|altsyncram_component|auto_generated|ram_block1a30~portbdataout  = \dpram|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \dpram|altsyncram_component|auto_generated|ram_block1a46~portbdataout  = \dpram|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];
assign \dpram|altsyncram_component|auto_generated|ram_block1a47  = \dpram|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus [1];

assign \dpram|altsyncram_component|auto_generated|ram_block1a15~portbdataout  = \dpram|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \dpram|altsyncram_component|auto_generated|ram_block1a31~portbdataout  = \dpram|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a0~portadataout  = \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a1  = \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a2  = \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a3  = \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a4  = \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a5  = \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a6  = \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a7  = \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a8  = \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a9  = \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a10  = \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a11  = \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a12  = \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a13  = \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a14  = \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a15  = \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a16  = \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];
assign \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a17  = \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [17];
assign \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a18  = \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [18];
assign \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a19  = \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [19];
assign \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a20  = \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [20];
assign \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a21  = \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [21];
assign \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a22  = \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [22];
assign \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a23  = \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [23];

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \Camera_XCLK~output (
	.i(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Camera_XCLK),
	.obar());
// synopsys translate_off
defparam \Camera_XCLK~output .bus_hold = "false";
defparam \Camera_XCLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N23
cycloneive_io_obuf \Camera_Rst_n~output (
	.i(\camera_init|LessThan0~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Camera_Rst_n),
	.obar());
// synopsys translate_off
defparam \Camera_Rst_n~output .bus_hold = "false";
defparam \Camera_Rst_n~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \Camera_PWDN~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Camera_PWDN),
	.obar());
// synopsys translate_off
defparam \Camera_PWDN~output .bus_hold = "false";
defparam \Camera_PWDN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \Camera_sclk~output (
	.i(\camera_init|i2c_control|i2c_bit_shift|i2c_sclk~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Camera_sclk),
	.obar());
// synopsys translate_off
defparam \Camera_sclk~output .bus_hold = "false";
defparam \Camera_sclk~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y8_N9
cycloneive_io_obuf \TFT_RGB[0]~output (
	.i(\TFT_CTRL|TFT_RGB [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(TFT_RGB[0]),
	.obar());
// synopsys translate_off
defparam \TFT_RGB[0]~output .bus_hold = "false";
defparam \TFT_RGB[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y11_N2
cycloneive_io_obuf \TFT_RGB[1]~output (
	.i(\TFT_CTRL|TFT_RGB [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(TFT_RGB[1]),
	.obar());
// synopsys translate_off
defparam \TFT_RGB[1]~output .bus_hold = "false";
defparam \TFT_RGB[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N16
cycloneive_io_obuf \TFT_RGB[2]~output (
	.i(\TFT_CTRL|TFT_RGB [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(TFT_RGB[2]),
	.obar());
// synopsys translate_off
defparam \TFT_RGB[2]~output .bus_hold = "false";
defparam \TFT_RGB[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N9
cycloneive_io_obuf \TFT_RGB[3]~output (
	.i(\TFT_CTRL|TFT_RGB [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(TFT_RGB[3]),
	.obar());
// synopsys translate_off
defparam \TFT_RGB[3]~output .bus_hold = "false";
defparam \TFT_RGB[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N2
cycloneive_io_obuf \TFT_RGB[4]~output (
	.i(\TFT_CTRL|TFT_RGB [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(TFT_RGB[4]),
	.obar());
// synopsys translate_off
defparam \TFT_RGB[4]~output .bus_hold = "false";
defparam \TFT_RGB[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y7_N23
cycloneive_io_obuf \TFT_RGB[5]~output (
	.i(\TFT_CTRL|TFT_RGB [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(TFT_RGB[5]),
	.obar());
// synopsys translate_off
defparam \TFT_RGB[5]~output .bus_hold = "false";
defparam \TFT_RGB[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y7_N9
cycloneive_io_obuf \TFT_RGB[6]~output (
	.i(\TFT_CTRL|TFT_RGB [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(TFT_RGB[6]),
	.obar());
// synopsys translate_off
defparam \TFT_RGB[6]~output .bus_hold = "false";
defparam \TFT_RGB[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y2_N16
cycloneive_io_obuf \TFT_RGB[7]~output (
	.i(\TFT_CTRL|TFT_RGB [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(TFT_RGB[7]),
	.obar());
// synopsys translate_off
defparam \TFT_RGB[7]~output .bus_hold = "false";
defparam \TFT_RGB[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y8_N23
cycloneive_io_obuf \TFT_RGB[8]~output (
	.i(\TFT_CTRL|TFT_RGB [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(TFT_RGB[8]),
	.obar());
// synopsys translate_off
defparam \TFT_RGB[8]~output .bus_hold = "false";
defparam \TFT_RGB[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y3_N16
cycloneive_io_obuf \TFT_RGB[9]~output (
	.i(\TFT_CTRL|TFT_RGB [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(TFT_RGB[9]),
	.obar());
// synopsys translate_off
defparam \TFT_RGB[9]~output .bus_hold = "false";
defparam \TFT_RGB[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y3_N23
cycloneive_io_obuf \TFT_RGB[10]~output (
	.i(\TFT_CTRL|TFT_RGB [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(TFT_RGB[10]),
	.obar());
// synopsys translate_off
defparam \TFT_RGB[10]~output .bus_hold = "false";
defparam \TFT_RGB[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y2_N23
cycloneive_io_obuf \TFT_RGB[11]~output (
	.i(\TFT_CTRL|TFT_RGB [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(TFT_RGB[11]),
	.obar());
// synopsys translate_off
defparam \TFT_RGB[11]~output .bus_hold = "false";
defparam \TFT_RGB[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y4_N16
cycloneive_io_obuf \TFT_RGB[12]~output (
	.i(\TFT_CTRL|TFT_RGB [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(TFT_RGB[12]),
	.obar());
// synopsys translate_off
defparam \TFT_RGB[12]~output .bus_hold = "false";
defparam \TFT_RGB[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y5_N16
cycloneive_io_obuf \TFT_RGB[13]~output (
	.i(\TFT_CTRL|TFT_RGB [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(TFT_RGB[13]),
	.obar());
// synopsys translate_off
defparam \TFT_RGB[13]~output .bus_hold = "false";
defparam \TFT_RGB[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y7_N16
cycloneive_io_obuf \TFT_RGB[14]~output (
	.i(\TFT_CTRL|TFT_RGB [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(TFT_RGB[14]),
	.obar());
// synopsys translate_off
defparam \TFT_RGB[14]~output .bus_hold = "false";
defparam \TFT_RGB[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y5_N23
cycloneive_io_obuf \TFT_RGB[15]~output (
	.i(\TFT_CTRL|TFT_RGB [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(TFT_RGB[15]),
	.obar());
// synopsys translate_off
defparam \TFT_RGB[15]~output .bus_hold = "false";
defparam \TFT_RGB[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y10_N2
cycloneive_io_obuf \TFT_VS~output (
	.i(\TFT_CTRL|TFT_VS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(TFT_VS),
	.obar());
// synopsys translate_off
defparam \TFT_VS~output .bus_hold = "false";
defparam \TFT_VS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y6_N16
cycloneive_io_obuf \TFT_HS~output (
	.i(\TFT_CTRL|TFT_HS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(TFT_HS),
	.obar());
// synopsys translate_off
defparam \TFT_HS~output .bus_hold = "false";
defparam \TFT_HS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y10_N9
cycloneive_io_obuf \TFT_CLK~output (
	.i(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(TFT_CLK),
	.obar());
// synopsys translate_off
defparam \TFT_CLK~output .bus_hold = "false";
defparam \TFT_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N23
cycloneive_io_obuf \TFT_DE~output (
	.i(\TFT_CTRL|TFT_DE~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(TFT_DE),
	.obar());
// synopsys translate_off
defparam \TFT_DE~output .bus_hold = "false";
defparam \TFT_DE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \Camera_sdat~output (
	.i(!\camera_init|i2c_control|i2c_bit_shift|i2c_sdat_o~q ),
	.oe(\camera_init|i2c_control|i2c_bit_shift|i2c_sdat_oe~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Camera_sdat),
	.obar());
// synopsys translate_off
defparam \Camera_sdat~output .bus_hold = "false";
defparam \Camera_sdat~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N12
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|cnt[0]~5 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|cnt[0]~5_combout  = \camera_init|i2c_control|i2c_bit_shift|cnt [0] $ (VCC)
// \camera_init|i2c_control|i2c_bit_shift|cnt[0]~6  = CARRY(\camera_init|i2c_control|i2c_bit_shift|cnt [0])

	.dataa(\camera_init|i2c_control|i2c_bit_shift|cnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\camera_init|i2c_control|i2c_bit_shift|cnt[0]~5_combout ),
	.cout(\camera_init|i2c_control|i2c_bit_shift|cnt[0]~6 ));
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|cnt[0]~5 .lut_mask = 16'h55AA;
defparam \camera_init|i2c_control|i2c_bit_shift|cnt[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N8
cycloneive_io_ibuf \rst_n~input (
	.i(rst_n),
	.ibar(gnd),
	.o(\rst_n~input_o ));
// synopsys translate_off
defparam \rst_n~input .bus_hold = "false";
defparam \rst_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G7
cycloneive_clkctrl \rst_n~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rst_n~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst_n~inputclkctrl_outclk ));
// synopsys translate_off
defparam \rst_n~inputclkctrl .clock_type = "global clock";
defparam \rst_n~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N4
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|Equal1~0 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|Equal1~0_combout  = (\camera_init|i2c_control|i2c_bit_shift|cnt [1] & \camera_init|i2c_control|i2c_bit_shift|cnt [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\camera_init|i2c_control|i2c_bit_shift|cnt [1]),
	.datad(\camera_init|i2c_control|i2c_bit_shift|cnt [0]),
	.cin(gnd),
	.combout(\camera_init|i2c_control|i2c_bit_shift|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|Equal1~0 .lut_mask = 16'hF000;
defparam \camera_init|i2c_control|i2c_bit_shift|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N30
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|Equal2~1 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|Equal2~1_combout  = (!\camera_init|i2c_control|i2c_bit_shift|cnt [4] & (!\camera_init|i2c_control|i2c_bit_shift|cnt [2] & (\camera_init|i2c_control|i2c_bit_shift|Equal1~0_combout  & 
// !\camera_init|i2c_control|i2c_bit_shift|cnt [3])))

	.dataa(\camera_init|i2c_control|i2c_bit_shift|cnt [4]),
	.datab(\camera_init|i2c_control|i2c_bit_shift|cnt [2]),
	.datac(\camera_init|i2c_control|i2c_bit_shift|Equal1~0_combout ),
	.datad(\camera_init|i2c_control|i2c_bit_shift|cnt [3]),
	.cin(gnd),
	.combout(\camera_init|i2c_control|i2c_bit_shift|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|Equal2~1 .lut_mask = 16'h0010;
defparam \camera_init|i2c_control|i2c_bit_shift|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N2
cycloneive_lcell_comb \camera_init|i2c_control|Selector43~0 (
// Equation(s):
// \camera_init|i2c_control|Selector43~0_combout  = (\camera_init|i2c_control|state.RD_REG~q ) # ((\camera_init|i2c_control|state.WAIT_RD_DONE~q  & !\camera_init|i2c_control|i2c_bit_shift|Trans_Done~q ))

	.dataa(\camera_init|i2c_control|state.RD_REG~q ),
	.datab(gnd),
	.datac(\camera_init|i2c_control|state.WAIT_RD_DONE~q ),
	.datad(\camera_init|i2c_control|i2c_bit_shift|Trans_Done~q ),
	.cin(gnd),
	.combout(\camera_init|i2c_control|Selector43~0_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|Selector43~0 .lut_mask = 16'hAAFA;
defparam \camera_init|i2c_control|Selector43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N3
dffeas \camera_init|i2c_control|state.WAIT_RD_DONE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|i2c_control|Selector43~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|i2c_control|state.WAIT_RD_DONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|i2c_control|state.WAIT_RD_DONE .is_wysiwyg = "true";
defparam \camera_init|i2c_control|state.WAIT_RD_DONE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N26
cycloneive_lcell_comb \camera_init|i2c_control|Selector41~4 (
// Equation(s):
// \camera_init|i2c_control|Selector41~4_combout  = (\camera_init|i2c_control|state.WAIT_WR_DONE~q  & (!\camera_init|i2c_control|cnt [2] & \camera_init|i2c_control|i2c_bit_shift|Trans_Done~q ))

	.dataa(\camera_init|i2c_control|state.WAIT_WR_DONE~q ),
	.datab(gnd),
	.datac(\camera_init|i2c_control|cnt [2]),
	.datad(\camera_init|i2c_control|i2c_bit_shift|Trans_Done~q ),
	.cin(gnd),
	.combout(\camera_init|i2c_control|Selector41~4_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|Selector41~4 .lut_mask = 16'h0A00;
defparam \camera_init|i2c_control|Selector41~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N20
cycloneive_lcell_comb \camera_init|i2c_control|Selector35~1 (
// Equation(s):
// \camera_init|i2c_control|Selector35~1_combout  = (\camera_init|i2c_control|cnt [0] & ((\camera_init|i2c_control|state.WAIT_WR_DONE~q  & ((\camera_init|i2c_control|cnt [1]))) # (!\camera_init|i2c_control|state.WAIT_WR_DONE~q  & 
// (\camera_init|i2c_control|state.IDLE~q ))))

	.dataa(\camera_init|i2c_control|state.WAIT_WR_DONE~q ),
	.datab(\camera_init|i2c_control|state.IDLE~q ),
	.datac(\camera_init|i2c_control|cnt [1]),
	.datad(\camera_init|i2c_control|cnt [0]),
	.cin(gnd),
	.combout(\camera_init|i2c_control|Selector35~1_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|Selector35~1 .lut_mask = 16'hE400;
defparam \camera_init|i2c_control|Selector35~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N4
cycloneive_lcell_comb \camera_init|i2c_control|Selector35~0 (
// Equation(s):
// \camera_init|i2c_control|Selector35~0_combout  = \camera_init|i2c_control|cnt [0] $ (((!\camera_init|i2c_control|cnt [2] & \camera_init|i2c_control|i2c_bit_shift|Trans_Done~q )))

	.dataa(gnd),
	.datab(\camera_init|i2c_control|cnt [0]),
	.datac(\camera_init|i2c_control|cnt [2]),
	.datad(\camera_init|i2c_control|i2c_bit_shift|Trans_Done~q ),
	.cin(gnd),
	.combout(\camera_init|i2c_control|Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|Selector35~0 .lut_mask = 16'hC3CC;
defparam \camera_init|i2c_control|Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N28
cycloneive_lcell_comb \camera_init|i2c_control|Selector35~2 (
// Equation(s):
// \camera_init|i2c_control|Selector35~2_combout  = (\camera_init|i2c_control|state.WAIT_WR_DONE~q  & (((\camera_init|i2c_control|Selector35~1_combout ) # (\camera_init|i2c_control|Selector35~0_combout )))) # (!\camera_init|i2c_control|state.WAIT_WR_DONE~q  
// & ((\camera_init|i2c_control|state.WAIT_RD_DONE~q  & ((\camera_init|i2c_control|Selector35~0_combout ))) # (!\camera_init|i2c_control|state.WAIT_RD_DONE~q  & (\camera_init|i2c_control|Selector35~1_combout ))))

	.dataa(\camera_init|i2c_control|state.WAIT_RD_DONE~q ),
	.datab(\camera_init|i2c_control|Selector35~1_combout ),
	.datac(\camera_init|i2c_control|Selector35~0_combout ),
	.datad(\camera_init|i2c_control|state.WAIT_WR_DONE~q ),
	.cin(gnd),
	.combout(\camera_init|i2c_control|Selector35~2_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|Selector35~2 .lut_mask = 16'hFCE4;
defparam \camera_init|i2c_control|Selector35~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N29
dffeas \camera_init|i2c_control|cnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|i2c_control|Selector35~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|i2c_control|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|i2c_control|cnt[0] .is_wysiwyg = "true";
defparam \camera_init|i2c_control|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N0
cycloneive_lcell_comb \camera_init|i2c_control|Tx_DATA[4]~0 (
// Equation(s):
// \camera_init|i2c_control|Tx_DATA[4]~0_combout  = (\camera_init|i2c_control|cnt [0] & \camera_init|i2c_control|cnt [1])

	.dataa(gnd),
	.datab(\camera_init|i2c_control|cnt [0]),
	.datac(\camera_init|i2c_control|cnt [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\camera_init|i2c_control|Tx_DATA[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|Tx_DATA[4]~0 .lut_mask = 16'hC0C0;
defparam \camera_init|i2c_control|Tx_DATA[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N24
cycloneive_lcell_comb \camera_init|Equal0~4 (
// Equation(s):
// \camera_init|Equal0~4_combout  = (!\camera_init|delay_cnt [13] & (\camera_init|delay_cnt [11] & (!\camera_init|delay_cnt [12] & !\camera_init|delay_cnt [10])))

	.dataa(\camera_init|delay_cnt [13]),
	.datab(\camera_init|delay_cnt [11]),
	.datac(\camera_init|delay_cnt [12]),
	.datad(\camera_init|delay_cnt [10]),
	.cin(gnd),
	.combout(\camera_init|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|Equal0~4 .lut_mask = 16'h0004;
defparam \camera_init|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N24
cycloneive_lcell_comb \camera_init|Equal0~0 (
// Equation(s):
// \camera_init|Equal0~0_combout  = (!\camera_init|delay_cnt [7] & (!\camera_init|delay_cnt [8] & (!\camera_init|delay_cnt [9] & !\camera_init|delay_cnt [6])))

	.dataa(\camera_init|delay_cnt [7]),
	.datab(\camera_init|delay_cnt [8]),
	.datac(\camera_init|delay_cnt [9]),
	.datad(\camera_init|delay_cnt [6]),
	.cin(gnd),
	.combout(\camera_init|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|Equal0~0 .lut_mask = 16'h0001;
defparam \camera_init|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N0
cycloneive_lcell_comb \camera_init|Equal0~1 (
// Equation(s):
// \camera_init|Equal0~1_combout  = (!\camera_init|delay_cnt [3] & (!\camera_init|delay_cnt [2] & (!\camera_init|delay_cnt [5] & !\camera_init|delay_cnt [4])))

	.dataa(\camera_init|delay_cnt [3]),
	.datab(\camera_init|delay_cnt [2]),
	.datac(\camera_init|delay_cnt [5]),
	.datad(\camera_init|delay_cnt [4]),
	.cin(gnd),
	.combout(\camera_init|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|Equal0~1 .lut_mask = 16'h0001;
defparam \camera_init|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N8
cycloneive_lcell_comb \camera_init|Equal0~2 (
// Equation(s):
// \camera_init|Equal0~2_combout  = (!\camera_init|delay_cnt [0] & (\camera_init|Equal0~0_combout  & (!\camera_init|delay_cnt [1] & \camera_init|Equal0~1_combout )))

	.dataa(\camera_init|delay_cnt [0]),
	.datab(\camera_init|Equal0~0_combout ),
	.datac(\camera_init|delay_cnt [1]),
	.datad(\camera_init|Equal0~1_combout ),
	.cin(gnd),
	.combout(\camera_init|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|Equal0~2 .lut_mask = 16'h0400;
defparam \camera_init|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N12
cycloneive_lcell_comb \camera_init|Add0~0 (
// Equation(s):
// \camera_init|Add0~0_combout  = \camera_init|delay_cnt [0] $ (VCC)
// \camera_init|Add0~1  = CARRY(\camera_init|delay_cnt [0])

	.dataa(\camera_init|delay_cnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\camera_init|Add0~0_combout ),
	.cout(\camera_init|Add0~1 ));
// synopsys translate_off
defparam \camera_init|Add0~0 .lut_mask = 16'h55AA;
defparam \camera_init|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N10
cycloneive_lcell_comb \camera_init|delay_cnt~0 (
// Equation(s):
// \camera_init|delay_cnt~0_combout  = (\camera_init|Add0~0_combout  & (((!\camera_init|Equal0~2_combout ) # (!\camera_init|Equal0~4_combout )) # (!\camera_init|Equal0~3_combout )))

	.dataa(\camera_init|Equal0~3_combout ),
	.datab(\camera_init|Equal0~4_combout ),
	.datac(\camera_init|Equal0~2_combout ),
	.datad(\camera_init|Add0~0_combout ),
	.cin(gnd),
	.combout(\camera_init|delay_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|delay_cnt~0 .lut_mask = 16'h7F00;
defparam \camera_init|delay_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N11
dffeas \camera_init|delay_cnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|delay_cnt~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|delay_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|delay_cnt[0] .is_wysiwyg = "true";
defparam \camera_init|delay_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N14
cycloneive_lcell_comb \camera_init|Add0~2 (
// Equation(s):
// \camera_init|Add0~2_combout  = (\camera_init|delay_cnt [1] & (!\camera_init|Add0~1 )) # (!\camera_init|delay_cnt [1] & ((\camera_init|Add0~1 ) # (GND)))
// \camera_init|Add0~3  = CARRY((!\camera_init|Add0~1 ) # (!\camera_init|delay_cnt [1]))

	.dataa(gnd),
	.datab(\camera_init|delay_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\camera_init|Add0~1 ),
	.combout(\camera_init|Add0~2_combout ),
	.cout(\camera_init|Add0~3 ));
// synopsys translate_off
defparam \camera_init|Add0~2 .lut_mask = 16'h3C3F;
defparam \camera_init|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y9_N15
dffeas \camera_init|delay_cnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|Add0~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|delay_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|delay_cnt[1] .is_wysiwyg = "true";
defparam \camera_init|delay_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N16
cycloneive_lcell_comb \camera_init|Add0~4 (
// Equation(s):
// \camera_init|Add0~4_combout  = (\camera_init|delay_cnt [2] & (\camera_init|Add0~3  $ (GND))) # (!\camera_init|delay_cnt [2] & (!\camera_init|Add0~3  & VCC))
// \camera_init|Add0~5  = CARRY((\camera_init|delay_cnt [2] & !\camera_init|Add0~3 ))

	.dataa(gnd),
	.datab(\camera_init|delay_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\camera_init|Add0~3 ),
	.combout(\camera_init|Add0~4_combout ),
	.cout(\camera_init|Add0~5 ));
// synopsys translate_off
defparam \camera_init|Add0~4 .lut_mask = 16'hC30C;
defparam \camera_init|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y9_N17
dffeas \camera_init|delay_cnt[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|Add0~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|delay_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|delay_cnt[2] .is_wysiwyg = "true";
defparam \camera_init|delay_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N18
cycloneive_lcell_comb \camera_init|Add0~6 (
// Equation(s):
// \camera_init|Add0~6_combout  = (\camera_init|delay_cnt [3] & (!\camera_init|Add0~5 )) # (!\camera_init|delay_cnt [3] & ((\camera_init|Add0~5 ) # (GND)))
// \camera_init|Add0~7  = CARRY((!\camera_init|Add0~5 ) # (!\camera_init|delay_cnt [3]))

	.dataa(gnd),
	.datab(\camera_init|delay_cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\camera_init|Add0~5 ),
	.combout(\camera_init|Add0~6_combout ),
	.cout(\camera_init|Add0~7 ));
// synopsys translate_off
defparam \camera_init|Add0~6 .lut_mask = 16'h3C3F;
defparam \camera_init|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y9_N19
dffeas \camera_init|delay_cnt[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|Add0~6_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|delay_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|delay_cnt[3] .is_wysiwyg = "true";
defparam \camera_init|delay_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N20
cycloneive_lcell_comb \camera_init|Add0~8 (
// Equation(s):
// \camera_init|Add0~8_combout  = (\camera_init|delay_cnt [4] & (\camera_init|Add0~7  $ (GND))) # (!\camera_init|delay_cnt [4] & (!\camera_init|Add0~7  & VCC))
// \camera_init|Add0~9  = CARRY((\camera_init|delay_cnt [4] & !\camera_init|Add0~7 ))

	.dataa(gnd),
	.datab(\camera_init|delay_cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\camera_init|Add0~7 ),
	.combout(\camera_init|Add0~8_combout ),
	.cout(\camera_init|Add0~9 ));
// synopsys translate_off
defparam \camera_init|Add0~8 .lut_mask = 16'hC30C;
defparam \camera_init|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y9_N21
dffeas \camera_init|delay_cnt[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|Add0~8_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|delay_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|delay_cnt[4] .is_wysiwyg = "true";
defparam \camera_init|delay_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N22
cycloneive_lcell_comb \camera_init|Add0~10 (
// Equation(s):
// \camera_init|Add0~10_combout  = (\camera_init|delay_cnt [5] & (!\camera_init|Add0~9 )) # (!\camera_init|delay_cnt [5] & ((\camera_init|Add0~9 ) # (GND)))
// \camera_init|Add0~11  = CARRY((!\camera_init|Add0~9 ) # (!\camera_init|delay_cnt [5]))

	.dataa(\camera_init|delay_cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\camera_init|Add0~9 ),
	.combout(\camera_init|Add0~10_combout ),
	.cout(\camera_init|Add0~11 ));
// synopsys translate_off
defparam \camera_init|Add0~10 .lut_mask = 16'h5A5F;
defparam \camera_init|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y9_N23
dffeas \camera_init|delay_cnt[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|Add0~10_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|delay_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|delay_cnt[5] .is_wysiwyg = "true";
defparam \camera_init|delay_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N24
cycloneive_lcell_comb \camera_init|Add0~12 (
// Equation(s):
// \camera_init|Add0~12_combout  = (\camera_init|delay_cnt [6] & (\camera_init|Add0~11  $ (GND))) # (!\camera_init|delay_cnt [6] & (!\camera_init|Add0~11  & VCC))
// \camera_init|Add0~13  = CARRY((\camera_init|delay_cnt [6] & !\camera_init|Add0~11 ))

	.dataa(gnd),
	.datab(\camera_init|delay_cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\camera_init|Add0~11 ),
	.combout(\camera_init|Add0~12_combout ),
	.cout(\camera_init|Add0~13 ));
// synopsys translate_off
defparam \camera_init|Add0~12 .lut_mask = 16'hC30C;
defparam \camera_init|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y9_N25
dffeas \camera_init|delay_cnt[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|Add0~12_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|delay_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|delay_cnt[6] .is_wysiwyg = "true";
defparam \camera_init|delay_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N26
cycloneive_lcell_comb \camera_init|Add0~14 (
// Equation(s):
// \camera_init|Add0~14_combout  = (\camera_init|delay_cnt [7] & (!\camera_init|Add0~13 )) # (!\camera_init|delay_cnt [7] & ((\camera_init|Add0~13 ) # (GND)))
// \camera_init|Add0~15  = CARRY((!\camera_init|Add0~13 ) # (!\camera_init|delay_cnt [7]))

	.dataa(\camera_init|delay_cnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\camera_init|Add0~13 ),
	.combout(\camera_init|Add0~14_combout ),
	.cout(\camera_init|Add0~15 ));
// synopsys translate_off
defparam \camera_init|Add0~14 .lut_mask = 16'h5A5F;
defparam \camera_init|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y9_N27
dffeas \camera_init|delay_cnt[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|Add0~14_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|delay_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|delay_cnt[7] .is_wysiwyg = "true";
defparam \camera_init|delay_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N28
cycloneive_lcell_comb \camera_init|Add0~16 (
// Equation(s):
// \camera_init|Add0~16_combout  = (\camera_init|delay_cnt [8] & (\camera_init|Add0~15  $ (GND))) # (!\camera_init|delay_cnt [8] & (!\camera_init|Add0~15  & VCC))
// \camera_init|Add0~17  = CARRY((\camera_init|delay_cnt [8] & !\camera_init|Add0~15 ))

	.dataa(gnd),
	.datab(\camera_init|delay_cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\camera_init|Add0~15 ),
	.combout(\camera_init|Add0~16_combout ),
	.cout(\camera_init|Add0~17 ));
// synopsys translate_off
defparam \camera_init|Add0~16 .lut_mask = 16'hC30C;
defparam \camera_init|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y9_N29
dffeas \camera_init|delay_cnt[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|Add0~16_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|delay_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|delay_cnt[8] .is_wysiwyg = "true";
defparam \camera_init|delay_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N30
cycloneive_lcell_comb \camera_init|Add0~18 (
// Equation(s):
// \camera_init|Add0~18_combout  = (\camera_init|delay_cnt [9] & (!\camera_init|Add0~17 )) # (!\camera_init|delay_cnt [9] & ((\camera_init|Add0~17 ) # (GND)))
// \camera_init|Add0~19  = CARRY((!\camera_init|Add0~17 ) # (!\camera_init|delay_cnt [9]))

	.dataa(\camera_init|delay_cnt [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\camera_init|Add0~17 ),
	.combout(\camera_init|Add0~18_combout ),
	.cout(\camera_init|Add0~19 ));
// synopsys translate_off
defparam \camera_init|Add0~18 .lut_mask = 16'h5A5F;
defparam \camera_init|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y9_N31
dffeas \camera_init|delay_cnt[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|Add0~18_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|delay_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|delay_cnt[9] .is_wysiwyg = "true";
defparam \camera_init|delay_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N0
cycloneive_lcell_comb \camera_init|Add0~20 (
// Equation(s):
// \camera_init|Add0~20_combout  = (\camera_init|delay_cnt [10] & (\camera_init|Add0~19  $ (GND))) # (!\camera_init|delay_cnt [10] & (!\camera_init|Add0~19  & VCC))
// \camera_init|Add0~21  = CARRY((\camera_init|delay_cnt [10] & !\camera_init|Add0~19 ))

	.dataa(gnd),
	.datab(\camera_init|delay_cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\camera_init|Add0~19 ),
	.combout(\camera_init|Add0~20_combout ),
	.cout(\camera_init|Add0~21 ));
// synopsys translate_off
defparam \camera_init|Add0~20 .lut_mask = 16'hC30C;
defparam \camera_init|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y8_N1
dffeas \camera_init|delay_cnt[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|Add0~20_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|delay_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|delay_cnt[10] .is_wysiwyg = "true";
defparam \camera_init|delay_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N2
cycloneive_lcell_comb \camera_init|Add0~22 (
// Equation(s):
// \camera_init|Add0~22_combout  = (\camera_init|delay_cnt [11] & (!\camera_init|Add0~21 )) # (!\camera_init|delay_cnt [11] & ((\camera_init|Add0~21 ) # (GND)))
// \camera_init|Add0~23  = CARRY((!\camera_init|Add0~21 ) # (!\camera_init|delay_cnt [11]))

	.dataa(gnd),
	.datab(\camera_init|delay_cnt [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\camera_init|Add0~21 ),
	.combout(\camera_init|Add0~22_combout ),
	.cout(\camera_init|Add0~23 ));
// synopsys translate_off
defparam \camera_init|Add0~22 .lut_mask = 16'h3C3F;
defparam \camera_init|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y8_N3
dffeas \camera_init|delay_cnt[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|Add0~22_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|delay_cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|delay_cnt[11] .is_wysiwyg = "true";
defparam \camera_init|delay_cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N4
cycloneive_lcell_comb \camera_init|Add0~24 (
// Equation(s):
// \camera_init|Add0~24_combout  = (\camera_init|delay_cnt [12] & (\camera_init|Add0~23  $ (GND))) # (!\camera_init|delay_cnt [12] & (!\camera_init|Add0~23  & VCC))
// \camera_init|Add0~25  = CARRY((\camera_init|delay_cnt [12] & !\camera_init|Add0~23 ))

	.dataa(gnd),
	.datab(\camera_init|delay_cnt [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\camera_init|Add0~23 ),
	.combout(\camera_init|Add0~24_combout ),
	.cout(\camera_init|Add0~25 ));
// synopsys translate_off
defparam \camera_init|Add0~24 .lut_mask = 16'hC30C;
defparam \camera_init|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y8_N5
dffeas \camera_init|delay_cnt[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|Add0~24_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|delay_cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|delay_cnt[12] .is_wysiwyg = "true";
defparam \camera_init|delay_cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N6
cycloneive_lcell_comb \camera_init|Add0~26 (
// Equation(s):
// \camera_init|Add0~26_combout  = (\camera_init|delay_cnt [13] & (!\camera_init|Add0~25 )) # (!\camera_init|delay_cnt [13] & ((\camera_init|Add0~25 ) # (GND)))
// \camera_init|Add0~27  = CARRY((!\camera_init|Add0~25 ) # (!\camera_init|delay_cnt [13]))

	.dataa(\camera_init|delay_cnt [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\camera_init|Add0~25 ),
	.combout(\camera_init|Add0~26_combout ),
	.cout(\camera_init|Add0~27 ));
// synopsys translate_off
defparam \camera_init|Add0~26 .lut_mask = 16'h5A5F;
defparam \camera_init|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y8_N7
dffeas \camera_init|delay_cnt[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|Add0~26_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|delay_cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|delay_cnt[13] .is_wysiwyg = "true";
defparam \camera_init|delay_cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N8
cycloneive_lcell_comb \camera_init|Add0~28 (
// Equation(s):
// \camera_init|Add0~28_combout  = (\camera_init|delay_cnt [14] & (\camera_init|Add0~27  $ (GND))) # (!\camera_init|delay_cnt [14] & (!\camera_init|Add0~27  & VCC))
// \camera_init|Add0~29  = CARRY((\camera_init|delay_cnt [14] & !\camera_init|Add0~27 ))

	.dataa(gnd),
	.datab(\camera_init|delay_cnt [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\camera_init|Add0~27 ),
	.combout(\camera_init|Add0~28_combout ),
	.cout(\camera_init|Add0~29 ));
// synopsys translate_off
defparam \camera_init|Add0~28 .lut_mask = 16'hC30C;
defparam \camera_init|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y8_N9
dffeas \camera_init|delay_cnt[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|Add0~28_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|delay_cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|delay_cnt[14] .is_wysiwyg = "true";
defparam \camera_init|delay_cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N10
cycloneive_lcell_comb \camera_init|Add0~30 (
// Equation(s):
// \camera_init|Add0~30_combout  = (\camera_init|delay_cnt [15] & (!\camera_init|Add0~29 )) # (!\camera_init|delay_cnt [15] & ((\camera_init|Add0~29 ) # (GND)))
// \camera_init|Add0~31  = CARRY((!\camera_init|Add0~29 ) # (!\camera_init|delay_cnt [15]))

	.dataa(\camera_init|delay_cnt [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\camera_init|Add0~29 ),
	.combout(\camera_init|Add0~30_combout ),
	.cout(\camera_init|Add0~31 ));
// synopsys translate_off
defparam \camera_init|Add0~30 .lut_mask = 16'h5A5F;
defparam \camera_init|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y8_N11
dffeas \camera_init|delay_cnt[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|Add0~30_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|delay_cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|delay_cnt[15] .is_wysiwyg = "true";
defparam \camera_init|delay_cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N12
cycloneive_lcell_comb \camera_init|Add0~32 (
// Equation(s):
// \camera_init|Add0~32_combout  = (\camera_init|delay_cnt [16] & (\camera_init|Add0~31  $ (GND))) # (!\camera_init|delay_cnt [16] & (!\camera_init|Add0~31  & VCC))
// \camera_init|Add0~33  = CARRY((\camera_init|delay_cnt [16] & !\camera_init|Add0~31 ))

	.dataa(\camera_init|delay_cnt [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\camera_init|Add0~31 ),
	.combout(\camera_init|Add0~32_combout ),
	.cout(\camera_init|Add0~33 ));
// synopsys translate_off
defparam \camera_init|Add0~32 .lut_mask = 16'hA50A;
defparam \camera_init|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y8_N13
dffeas \camera_init|delay_cnt[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|Add0~32_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|delay_cnt [16]),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|delay_cnt[16] .is_wysiwyg = "true";
defparam \camera_init|delay_cnt[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N14
cycloneive_lcell_comb \camera_init|Add0~34 (
// Equation(s):
// \camera_init|Add0~34_combout  = (\camera_init|delay_cnt [17] & (!\camera_init|Add0~33 )) # (!\camera_init|delay_cnt [17] & ((\camera_init|Add0~33 ) # (GND)))
// \camera_init|Add0~35  = CARRY((!\camera_init|Add0~33 ) # (!\camera_init|delay_cnt [17]))

	.dataa(gnd),
	.datab(\camera_init|delay_cnt [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\camera_init|Add0~33 ),
	.combout(\camera_init|Add0~34_combout ),
	.cout(\camera_init|Add0~35 ));
// synopsys translate_off
defparam \camera_init|Add0~34 .lut_mask = 16'h3C3F;
defparam \camera_init|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y8_N15
dffeas \camera_init|delay_cnt[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|Add0~34_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|delay_cnt [17]),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|delay_cnt[17] .is_wysiwyg = "true";
defparam \camera_init|delay_cnt[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N16
cycloneive_lcell_comb \camera_init|Add0~36 (
// Equation(s):
// \camera_init|Add0~36_combout  = (\camera_init|delay_cnt [18] & (\camera_init|Add0~35  $ (GND))) # (!\camera_init|delay_cnt [18] & (!\camera_init|Add0~35  & VCC))
// \camera_init|Add0~37  = CARRY((\camera_init|delay_cnt [18] & !\camera_init|Add0~35 ))

	.dataa(gnd),
	.datab(\camera_init|delay_cnt [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\camera_init|Add0~35 ),
	.combout(\camera_init|Add0~36_combout ),
	.cout(\camera_init|Add0~37 ));
// synopsys translate_off
defparam \camera_init|Add0~36 .lut_mask = 16'hC30C;
defparam \camera_init|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y8_N17
dffeas \camera_init|delay_cnt[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|Add0~36_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|delay_cnt [18]),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|delay_cnt[18] .is_wysiwyg = "true";
defparam \camera_init|delay_cnt[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N18
cycloneive_lcell_comb \camera_init|Add0~38 (
// Equation(s):
// \camera_init|Add0~38_combout  = (\camera_init|delay_cnt [19] & (!\camera_init|Add0~37 )) # (!\camera_init|delay_cnt [19] & ((\camera_init|Add0~37 ) # (GND)))
// \camera_init|Add0~39  = CARRY((!\camera_init|Add0~37 ) # (!\camera_init|delay_cnt [19]))

	.dataa(gnd),
	.datab(\camera_init|delay_cnt [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\camera_init|Add0~37 ),
	.combout(\camera_init|Add0~38_combout ),
	.cout(\camera_init|Add0~39 ));
// synopsys translate_off
defparam \camera_init|Add0~38 .lut_mask = 16'h3C3F;
defparam \camera_init|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y8_N19
dffeas \camera_init|delay_cnt[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|Add0~38_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|delay_cnt [19]),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|delay_cnt[19] .is_wysiwyg = "true";
defparam \camera_init|delay_cnt[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N20
cycloneive_lcell_comb \camera_init|Add0~40 (
// Equation(s):
// \camera_init|Add0~40_combout  = \camera_init|delay_cnt [20] $ (!\camera_init|Add0~39 )

	.dataa(gnd),
	.datab(\camera_init|delay_cnt [20]),
	.datac(gnd),
	.datad(gnd),
	.cin(\camera_init|Add0~39 ),
	.combout(\camera_init|Add0~40_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|Add0~40 .lut_mask = 16'hC3C3;
defparam \camera_init|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y8_N21
dffeas \camera_init|delay_cnt[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|Add0~40_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|delay_cnt [20]),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|delay_cnt[20] .is_wysiwyg = "true";
defparam \camera_init|delay_cnt[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N26
cycloneive_lcell_comb \camera_init|LessThan0~0 (
// Equation(s):
// \camera_init|LessThan0~0_combout  = (!\camera_init|delay_cnt [16] & (!\camera_init|delay_cnt [19] & (!\camera_init|delay_cnt [17] & !\camera_init|delay_cnt [18])))

	.dataa(\camera_init|delay_cnt [16]),
	.datab(\camera_init|delay_cnt [19]),
	.datac(\camera_init|delay_cnt [17]),
	.datad(\camera_init|delay_cnt [18]),
	.cin(gnd),
	.combout(\camera_init|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|LessThan0~0 .lut_mask = 16'h0001;
defparam \camera_init|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N14
cycloneive_lcell_comb \camera_init|Equal0~3 (
// Equation(s):
// \camera_init|Equal0~3_combout  = (\camera_init|delay_cnt [20] & (!\camera_init|delay_cnt [15] & (!\camera_init|delay_cnt [14] & \camera_init|LessThan0~0_combout )))

	.dataa(\camera_init|delay_cnt [20]),
	.datab(\camera_init|delay_cnt [15]),
	.datac(\camera_init|delay_cnt [14]),
	.datad(\camera_init|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\camera_init|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|Equal0~3 .lut_mask = 16'h0200;
defparam \camera_init|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N4
cycloneive_lcell_comb \camera_init|Equal1~2 (
// Equation(s):
// \camera_init|Equal1~2_combout  = (((!\camera_init|delay_cnt [4]) # (!\camera_init|delay_cnt [5])) # (!\camera_init|delay_cnt [2])) # (!\camera_init|delay_cnt [3])

	.dataa(\camera_init|delay_cnt [3]),
	.datab(\camera_init|delay_cnt [2]),
	.datac(\camera_init|delay_cnt [5]),
	.datad(\camera_init|delay_cnt [4]),
	.cin(gnd),
	.combout(\camera_init|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|Equal1~2 .lut_mask = 16'h7FFF;
defparam \camera_init|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N6
cycloneive_lcell_comb \camera_init|Equal1~3 (
// Equation(s):
// \camera_init|Equal1~3_combout  = ((\camera_init|Equal1~2_combout ) # (!\camera_init|delay_cnt [1])) # (!\camera_init|delay_cnt [0])

	.dataa(\camera_init|delay_cnt [0]),
	.datab(\camera_init|Equal1~2_combout ),
	.datac(\camera_init|delay_cnt [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\camera_init|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|Equal1~3 .lut_mask = 16'hDFDF;
defparam \camera_init|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N30
cycloneive_lcell_comb \camera_init|Equal1~0 (
// Equation(s):
// \camera_init|Equal1~0_combout  = (\camera_init|delay_cnt [13]) # ((\camera_init|delay_cnt [11]) # ((\camera_init|delay_cnt [12]) # (!\camera_init|delay_cnt [10])))

	.dataa(\camera_init|delay_cnt [13]),
	.datab(\camera_init|delay_cnt [11]),
	.datac(\camera_init|delay_cnt [12]),
	.datad(\camera_init|delay_cnt [10]),
	.cin(gnd),
	.combout(\camera_init|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|Equal1~0 .lut_mask = 16'hFEFF;
defparam \camera_init|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N2
cycloneive_lcell_comb \camera_init|Equal1~1 (
// Equation(s):
// \camera_init|Equal1~1_combout  = (((!\camera_init|delay_cnt [6]) # (!\camera_init|delay_cnt [9])) # (!\camera_init|delay_cnt [8])) # (!\camera_init|delay_cnt [7])

	.dataa(\camera_init|delay_cnt [7]),
	.datab(\camera_init|delay_cnt [8]),
	.datac(\camera_init|delay_cnt [9]),
	.datad(\camera_init|delay_cnt [6]),
	.cin(gnd),
	.combout(\camera_init|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|Equal1~1 .lut_mask = 16'h7FFF;
defparam \camera_init|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N4
cycloneive_lcell_comb \camera_init|Equal1~4 (
// Equation(s):
// \camera_init|Equal1~4_combout  = ((\camera_init|Equal1~3_combout ) # ((\camera_init|Equal1~0_combout ) # (\camera_init|Equal1~1_combout ))) # (!\camera_init|Equal0~3_combout )

	.dataa(\camera_init|Equal0~3_combout ),
	.datab(\camera_init|Equal1~3_combout ),
	.datac(\camera_init|Equal1~0_combout ),
	.datad(\camera_init|Equal1~1_combout ),
	.cin(gnd),
	.combout(\camera_init|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|Equal1~4 .lut_mask = 16'hFFFD;
defparam \camera_init|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N0
cycloneive_lcell_comb \camera_init|Add1~0 (
// Equation(s):
// \camera_init|Add1~0_combout  = \camera_init|cnt [0] $ (VCC)
// \camera_init|Add1~1  = CARRY(\camera_init|cnt [0])

	.dataa(gnd),
	.datab(\camera_init|cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\camera_init|Add1~0_combout ),
	.cout(\camera_init|Add1~1 ));
// synopsys translate_off
defparam \camera_init|Add1~0 .lut_mask = 16'h33CC;
defparam \camera_init|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N10
cycloneive_lcell_comb \camera_init|cnt~11 (
// Equation(s):
// \camera_init|cnt~11_combout  = (\camera_init|Equal1~4_combout  & (!\camera_init|Init_Done~1_combout  & \camera_init|Add1~0_combout ))

	.dataa(gnd),
	.datab(\camera_init|Equal1~4_combout ),
	.datac(\camera_init|Init_Done~1_combout ),
	.datad(\camera_init|Add1~0_combout ),
	.cin(gnd),
	.combout(\camera_init|cnt~11_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|cnt~11 .lut_mask = 16'h0C00;
defparam \camera_init|cnt~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N10
cycloneive_lcell_comb \camera_init|i2c_control|Selector44~1 (
// Equation(s):
// \camera_init|i2c_control|Selector44~1_combout  = (\camera_init|i2c_control|Selector44~0_combout  & (\camera_init|i2c_control|state.WAIT_RD_DONE~q  & (\camera_init|i2c_control|cnt [2] & \camera_init|i2c_control|i2c_bit_shift|Trans_Done~q )))

	.dataa(\camera_init|i2c_control|Selector44~0_combout ),
	.datab(\camera_init|i2c_control|state.WAIT_RD_DONE~q ),
	.datac(\camera_init|i2c_control|cnt [2]),
	.datad(\camera_init|i2c_control|i2c_bit_shift|Trans_Done~q ),
	.cin(gnd),
	.combout(\camera_init|i2c_control|Selector44~1_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|Selector44~1 .lut_mask = 16'h8000;
defparam \camera_init|i2c_control|Selector44~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N11
dffeas \camera_init|i2c_control|state.RD_REG_DONE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|i2c_control|Selector44~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|i2c_control|state.RD_REG_DONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|i2c_control|state.RD_REG_DONE .is_wysiwyg = "true";
defparam \camera_init|i2c_control|state.RD_REG_DONE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N16
cycloneive_lcell_comb \camera_init|i2c_control|Selector41~5 (
// Equation(s):
// \camera_init|i2c_control|Selector41~5_combout  = (\camera_init|i2c_control|Selector41~4_combout  & (\camera_init|i2c_control|cnt [0] & \camera_init|i2c_control|cnt [1]))

	.dataa(\camera_init|i2c_control|Selector41~4_combout ),
	.datab(\camera_init|i2c_control|cnt [0]),
	.datac(\camera_init|i2c_control|cnt [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\camera_init|i2c_control|Selector41~5_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|Selector41~5 .lut_mask = 16'h8080;
defparam \camera_init|i2c_control|Selector41~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N17
dffeas \camera_init|i2c_control|state.WR_REG_DONE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|i2c_control|Selector41~5_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|i2c_control|state.WR_REG_DONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|i2c_control|state.WR_REG_DONE .is_wysiwyg = "true";
defparam \camera_init|i2c_control|state.WR_REG_DONE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N22
cycloneive_lcell_comb \camera_init|i2c_control|Selector37~0 (
// Equation(s):
// \camera_init|i2c_control|Selector37~0_combout  = (\camera_init|i2c_control|state.RD_REG_DONE~q ) # ((\camera_init|i2c_control|state.WR_REG_DONE~q ) # ((\camera_init|i2c_control|RW_Done~q  & \camera_init|i2c_control|state.IDLE~q )))

	.dataa(\camera_init|i2c_control|state.RD_REG_DONE~q ),
	.datab(\camera_init|i2c_control|state.WR_REG_DONE~q ),
	.datac(\camera_init|i2c_control|RW_Done~q ),
	.datad(\camera_init|i2c_control|state.IDLE~q ),
	.cin(gnd),
	.combout(\camera_init|i2c_control|Selector37~0_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|Selector37~0 .lut_mask = 16'hFEEE;
defparam \camera_init|i2c_control|Selector37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N23
dffeas \camera_init|i2c_control|RW_Done (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|i2c_control|Selector37~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|i2c_control|RW_Done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|i2c_control|RW_Done .is_wysiwyg = "true";
defparam \camera_init|i2c_control|RW_Done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N16
cycloneive_lcell_comb \camera_init|i2c_control|Selector36~1 (
// Equation(s):
// \camera_init|i2c_control|Selector36~1_combout  = (\camera_init|i2c_control|i2c_bit_shift|Trans_Done~q  & ((\camera_init|i2c_control|state.WAIT_WR_DONE~q ) # ((!\camera_init|i2c_control|cnt [2] & \camera_init|i2c_control|state.WAIT_RD_DONE~q ))))

	.dataa(\camera_init|i2c_control|i2c_bit_shift|Trans_Done~q ),
	.datab(\camera_init|i2c_control|cnt [2]),
	.datac(\camera_init|i2c_control|state.WAIT_WR_DONE~q ),
	.datad(\camera_init|i2c_control|state.WAIT_RD_DONE~q ),
	.cin(gnd),
	.combout(\camera_init|i2c_control|Selector36~1_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|Selector36~1 .lut_mask = 16'hA2A0;
defparam \camera_init|i2c_control|Selector36~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N12
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|div_cnt[0]~20 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|div_cnt[0]~20_combout  = \camera_init|i2c_control|i2c_bit_shift|div_cnt [0] $ (VCC)
// \camera_init|i2c_control|i2c_bit_shift|div_cnt[0]~21  = CARRY(\camera_init|i2c_control|i2c_bit_shift|div_cnt [0])

	.dataa(\camera_init|i2c_control|i2c_bit_shift|div_cnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\camera_init|i2c_control|i2c_bit_shift|div_cnt[0]~20_combout ),
	.cout(\camera_init|i2c_control|i2c_bit_shift|div_cnt[0]~21 ));
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|div_cnt[0]~20 .lut_mask = 16'h55AA;
defparam \camera_init|i2c_control|i2c_bit_shift|div_cnt[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N14
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|div_cnt[1]~22 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|div_cnt[1]~22_combout  = (\camera_init|i2c_control|i2c_bit_shift|div_cnt [1] & (!\camera_init|i2c_control|i2c_bit_shift|div_cnt[0]~21 )) # (!\camera_init|i2c_control|i2c_bit_shift|div_cnt [1] & 
// ((\camera_init|i2c_control|i2c_bit_shift|div_cnt[0]~21 ) # (GND)))
// \camera_init|i2c_control|i2c_bit_shift|div_cnt[1]~23  = CARRY((!\camera_init|i2c_control|i2c_bit_shift|div_cnt[0]~21 ) # (!\camera_init|i2c_control|i2c_bit_shift|div_cnt [1]))

	.dataa(gnd),
	.datab(\camera_init|i2c_control|i2c_bit_shift|div_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\camera_init|i2c_control|i2c_bit_shift|div_cnt[0]~21 ),
	.combout(\camera_init|i2c_control|i2c_bit_shift|div_cnt[1]~22_combout ),
	.cout(\camera_init|i2c_control|i2c_bit_shift|div_cnt[1]~23 ));
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|div_cnt[1]~22 .lut_mask = 16'h3C3F;
defparam \camera_init|i2c_control|i2c_bit_shift|div_cnt[1]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y5_N15
dffeas \camera_init|i2c_control|i2c_bit_shift|div_cnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|i2c_control|i2c_bit_shift|div_cnt[1]~22_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\camera_init|i2c_control|i2c_bit_shift|div_cnt[4]~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|i2c_control|i2c_bit_shift|div_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|div_cnt[1] .is_wysiwyg = "true";
defparam \camera_init|i2c_control|i2c_bit_shift|div_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N16
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|div_cnt[2]~24 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|div_cnt[2]~24_combout  = (\camera_init|i2c_control|i2c_bit_shift|div_cnt [2] & (\camera_init|i2c_control|i2c_bit_shift|div_cnt[1]~23  $ (GND))) # (!\camera_init|i2c_control|i2c_bit_shift|div_cnt [2] & 
// (!\camera_init|i2c_control|i2c_bit_shift|div_cnt[1]~23  & VCC))
// \camera_init|i2c_control|i2c_bit_shift|div_cnt[2]~25  = CARRY((\camera_init|i2c_control|i2c_bit_shift|div_cnt [2] & !\camera_init|i2c_control|i2c_bit_shift|div_cnt[1]~23 ))

	.dataa(gnd),
	.datab(\camera_init|i2c_control|i2c_bit_shift|div_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\camera_init|i2c_control|i2c_bit_shift|div_cnt[1]~23 ),
	.combout(\camera_init|i2c_control|i2c_bit_shift|div_cnt[2]~24_combout ),
	.cout(\camera_init|i2c_control|i2c_bit_shift|div_cnt[2]~25 ));
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|div_cnt[2]~24 .lut_mask = 16'hC30C;
defparam \camera_init|i2c_control|i2c_bit_shift|div_cnt[2]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y5_N17
dffeas \camera_init|i2c_control|i2c_bit_shift|div_cnt[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|i2c_control|i2c_bit_shift|div_cnt[2]~24_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\camera_init|i2c_control|i2c_bit_shift|div_cnt[4]~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|i2c_control|i2c_bit_shift|div_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|div_cnt[2] .is_wysiwyg = "true";
defparam \camera_init|i2c_control|i2c_bit_shift|div_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N18
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|div_cnt[3]~26 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|div_cnt[3]~26_combout  = (\camera_init|i2c_control|i2c_bit_shift|div_cnt [3] & (!\camera_init|i2c_control|i2c_bit_shift|div_cnt[2]~25 )) # (!\camera_init|i2c_control|i2c_bit_shift|div_cnt [3] & 
// ((\camera_init|i2c_control|i2c_bit_shift|div_cnt[2]~25 ) # (GND)))
// \camera_init|i2c_control|i2c_bit_shift|div_cnt[3]~27  = CARRY((!\camera_init|i2c_control|i2c_bit_shift|div_cnt[2]~25 ) # (!\camera_init|i2c_control|i2c_bit_shift|div_cnt [3]))

	.dataa(gnd),
	.datab(\camera_init|i2c_control|i2c_bit_shift|div_cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\camera_init|i2c_control|i2c_bit_shift|div_cnt[2]~25 ),
	.combout(\camera_init|i2c_control|i2c_bit_shift|div_cnt[3]~26_combout ),
	.cout(\camera_init|i2c_control|i2c_bit_shift|div_cnt[3]~27 ));
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|div_cnt[3]~26 .lut_mask = 16'h3C3F;
defparam \camera_init|i2c_control|i2c_bit_shift|div_cnt[3]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y5_N19
dffeas \camera_init|i2c_control|i2c_bit_shift|div_cnt[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|i2c_control|i2c_bit_shift|div_cnt[3]~26_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\camera_init|i2c_control|i2c_bit_shift|div_cnt[4]~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|i2c_control|i2c_bit_shift|div_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|div_cnt[3] .is_wysiwyg = "true";
defparam \camera_init|i2c_control|i2c_bit_shift|div_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N20
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|div_cnt[4]~28 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|div_cnt[4]~28_combout  = (\camera_init|i2c_control|i2c_bit_shift|div_cnt [4] & (\camera_init|i2c_control|i2c_bit_shift|div_cnt[3]~27  $ (GND))) # (!\camera_init|i2c_control|i2c_bit_shift|div_cnt [4] & 
// (!\camera_init|i2c_control|i2c_bit_shift|div_cnt[3]~27  & VCC))
// \camera_init|i2c_control|i2c_bit_shift|div_cnt[4]~29  = CARRY((\camera_init|i2c_control|i2c_bit_shift|div_cnt [4] & !\camera_init|i2c_control|i2c_bit_shift|div_cnt[3]~27 ))

	.dataa(\camera_init|i2c_control|i2c_bit_shift|div_cnt [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\camera_init|i2c_control|i2c_bit_shift|div_cnt[3]~27 ),
	.combout(\camera_init|i2c_control|i2c_bit_shift|div_cnt[4]~28_combout ),
	.cout(\camera_init|i2c_control|i2c_bit_shift|div_cnt[4]~29 ));
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|div_cnt[4]~28 .lut_mask = 16'hA50A;
defparam \camera_init|i2c_control|i2c_bit_shift|div_cnt[4]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y5_N21
dffeas \camera_init|i2c_control|i2c_bit_shift|div_cnt[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|i2c_control|i2c_bit_shift|div_cnt[4]~28_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\camera_init|i2c_control|i2c_bit_shift|div_cnt[4]~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|i2c_control|i2c_bit_shift|div_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|div_cnt[4] .is_wysiwyg = "true";
defparam \camera_init|i2c_control|i2c_bit_shift|div_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N22
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|div_cnt[5]~30 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|div_cnt[5]~30_combout  = (\camera_init|i2c_control|i2c_bit_shift|div_cnt [5] & (!\camera_init|i2c_control|i2c_bit_shift|div_cnt[4]~29 )) # (!\camera_init|i2c_control|i2c_bit_shift|div_cnt [5] & 
// ((\camera_init|i2c_control|i2c_bit_shift|div_cnt[4]~29 ) # (GND)))
// \camera_init|i2c_control|i2c_bit_shift|div_cnt[5]~31  = CARRY((!\camera_init|i2c_control|i2c_bit_shift|div_cnt[4]~29 ) # (!\camera_init|i2c_control|i2c_bit_shift|div_cnt [5]))

	.dataa(\camera_init|i2c_control|i2c_bit_shift|div_cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\camera_init|i2c_control|i2c_bit_shift|div_cnt[4]~29 ),
	.combout(\camera_init|i2c_control|i2c_bit_shift|div_cnt[5]~30_combout ),
	.cout(\camera_init|i2c_control|i2c_bit_shift|div_cnt[5]~31 ));
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|div_cnt[5]~30 .lut_mask = 16'h5A5F;
defparam \camera_init|i2c_control|i2c_bit_shift|div_cnt[5]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y5_N23
dffeas \camera_init|i2c_control|i2c_bit_shift|div_cnt[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|i2c_control|i2c_bit_shift|div_cnt[5]~30_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\camera_init|i2c_control|i2c_bit_shift|div_cnt[4]~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|i2c_control|i2c_bit_shift|div_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|div_cnt[5] .is_wysiwyg = "true";
defparam \camera_init|i2c_control|i2c_bit_shift|div_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N24
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|div_cnt[6]~33 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|div_cnt[6]~33_combout  = (\camera_init|i2c_control|i2c_bit_shift|div_cnt [6] & (\camera_init|i2c_control|i2c_bit_shift|div_cnt[5]~31  $ (GND))) # (!\camera_init|i2c_control|i2c_bit_shift|div_cnt [6] & 
// (!\camera_init|i2c_control|i2c_bit_shift|div_cnt[5]~31  & VCC))
// \camera_init|i2c_control|i2c_bit_shift|div_cnt[6]~34  = CARRY((\camera_init|i2c_control|i2c_bit_shift|div_cnt [6] & !\camera_init|i2c_control|i2c_bit_shift|div_cnt[5]~31 ))

	.dataa(gnd),
	.datab(\camera_init|i2c_control|i2c_bit_shift|div_cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\camera_init|i2c_control|i2c_bit_shift|div_cnt[5]~31 ),
	.combout(\camera_init|i2c_control|i2c_bit_shift|div_cnt[6]~33_combout ),
	.cout(\camera_init|i2c_control|i2c_bit_shift|div_cnt[6]~34 ));
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|div_cnt[6]~33 .lut_mask = 16'hC30C;
defparam \camera_init|i2c_control|i2c_bit_shift|div_cnt[6]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y5_N25
dffeas \camera_init|i2c_control|i2c_bit_shift|div_cnt[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|i2c_control|i2c_bit_shift|div_cnt[6]~33_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\camera_init|i2c_control|i2c_bit_shift|div_cnt[4]~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|i2c_control|i2c_bit_shift|div_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|div_cnt[6] .is_wysiwyg = "true";
defparam \camera_init|i2c_control|i2c_bit_shift|div_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N26
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|div_cnt[7]~35 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|div_cnt[7]~35_combout  = (\camera_init|i2c_control|i2c_bit_shift|div_cnt [7] & (!\camera_init|i2c_control|i2c_bit_shift|div_cnt[6]~34 )) # (!\camera_init|i2c_control|i2c_bit_shift|div_cnt [7] & 
// ((\camera_init|i2c_control|i2c_bit_shift|div_cnt[6]~34 ) # (GND)))
// \camera_init|i2c_control|i2c_bit_shift|div_cnt[7]~36  = CARRY((!\camera_init|i2c_control|i2c_bit_shift|div_cnt[6]~34 ) # (!\camera_init|i2c_control|i2c_bit_shift|div_cnt [7]))

	.dataa(\camera_init|i2c_control|i2c_bit_shift|div_cnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\camera_init|i2c_control|i2c_bit_shift|div_cnt[6]~34 ),
	.combout(\camera_init|i2c_control|i2c_bit_shift|div_cnt[7]~35_combout ),
	.cout(\camera_init|i2c_control|i2c_bit_shift|div_cnt[7]~36 ));
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|div_cnt[7]~35 .lut_mask = 16'h5A5F;
defparam \camera_init|i2c_control|i2c_bit_shift|div_cnt[7]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y5_N27
dffeas \camera_init|i2c_control|i2c_bit_shift|div_cnt[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|i2c_control|i2c_bit_shift|div_cnt[7]~35_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\camera_init|i2c_control|i2c_bit_shift|div_cnt[4]~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|i2c_control|i2c_bit_shift|div_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|div_cnt[7] .is_wysiwyg = "true";
defparam \camera_init|i2c_control|i2c_bit_shift|div_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N28
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|div_cnt[8]~37 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|div_cnt[8]~37_combout  = (\camera_init|i2c_control|i2c_bit_shift|div_cnt [8] & (\camera_init|i2c_control|i2c_bit_shift|div_cnt[7]~36  $ (GND))) # (!\camera_init|i2c_control|i2c_bit_shift|div_cnt [8] & 
// (!\camera_init|i2c_control|i2c_bit_shift|div_cnt[7]~36  & VCC))
// \camera_init|i2c_control|i2c_bit_shift|div_cnt[8]~38  = CARRY((\camera_init|i2c_control|i2c_bit_shift|div_cnt [8] & !\camera_init|i2c_control|i2c_bit_shift|div_cnt[7]~36 ))

	.dataa(gnd),
	.datab(\camera_init|i2c_control|i2c_bit_shift|div_cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\camera_init|i2c_control|i2c_bit_shift|div_cnt[7]~36 ),
	.combout(\camera_init|i2c_control|i2c_bit_shift|div_cnt[8]~37_combout ),
	.cout(\camera_init|i2c_control|i2c_bit_shift|div_cnt[8]~38 ));
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|div_cnt[8]~37 .lut_mask = 16'hC30C;
defparam \camera_init|i2c_control|i2c_bit_shift|div_cnt[8]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y5_N29
dffeas \camera_init|i2c_control|i2c_bit_shift|div_cnt[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|i2c_control|i2c_bit_shift|div_cnt[8]~37_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\camera_init|i2c_control|i2c_bit_shift|div_cnt[4]~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|i2c_control|i2c_bit_shift|div_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|div_cnt[8] .is_wysiwyg = "true";
defparam \camera_init|i2c_control|i2c_bit_shift|div_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N4
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|Equal0~0 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|Equal0~0_combout  = (!\camera_init|i2c_control|i2c_bit_shift|div_cnt [7] & (!\camera_init|i2c_control|i2c_bit_shift|div_cnt [6] & (!\camera_init|i2c_control|i2c_bit_shift|div_cnt [5] & 
// !\camera_init|i2c_control|i2c_bit_shift|div_cnt [8])))

	.dataa(\camera_init|i2c_control|i2c_bit_shift|div_cnt [7]),
	.datab(\camera_init|i2c_control|i2c_bit_shift|div_cnt [6]),
	.datac(\camera_init|i2c_control|i2c_bit_shift|div_cnt [5]),
	.datad(\camera_init|i2c_control|i2c_bit_shift|div_cnt [8]),
	.cin(gnd),
	.combout(\camera_init|i2c_control|i2c_bit_shift|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|Equal0~0 .lut_mask = 16'h0001;
defparam \camera_init|i2c_control|i2c_bit_shift|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N30
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|div_cnt[9]~39 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|div_cnt[9]~39_combout  = (\camera_init|i2c_control|i2c_bit_shift|div_cnt [9] & (!\camera_init|i2c_control|i2c_bit_shift|div_cnt[8]~38 )) # (!\camera_init|i2c_control|i2c_bit_shift|div_cnt [9] & 
// ((\camera_init|i2c_control|i2c_bit_shift|div_cnt[8]~38 ) # (GND)))
// \camera_init|i2c_control|i2c_bit_shift|div_cnt[9]~40  = CARRY((!\camera_init|i2c_control|i2c_bit_shift|div_cnt[8]~38 ) # (!\camera_init|i2c_control|i2c_bit_shift|div_cnt [9]))

	.dataa(\camera_init|i2c_control|i2c_bit_shift|div_cnt [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\camera_init|i2c_control|i2c_bit_shift|div_cnt[8]~38 ),
	.combout(\camera_init|i2c_control|i2c_bit_shift|div_cnt[9]~39_combout ),
	.cout(\camera_init|i2c_control|i2c_bit_shift|div_cnt[9]~40 ));
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|div_cnt[9]~39 .lut_mask = 16'h5A5F;
defparam \camera_init|i2c_control|i2c_bit_shift|div_cnt[9]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y5_N31
dffeas \camera_init|i2c_control|i2c_bit_shift|div_cnt[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|i2c_control|i2c_bit_shift|div_cnt[9]~39_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\camera_init|i2c_control|i2c_bit_shift|div_cnt[4]~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|i2c_control|i2c_bit_shift|div_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|div_cnt[9] .is_wysiwyg = "true";
defparam \camera_init|i2c_control|i2c_bit_shift|div_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N0
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|div_cnt[10]~41 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|div_cnt[10]~41_combout  = (\camera_init|i2c_control|i2c_bit_shift|div_cnt [10] & (\camera_init|i2c_control|i2c_bit_shift|div_cnt[9]~40  $ (GND))) # (!\camera_init|i2c_control|i2c_bit_shift|div_cnt [10] & 
// (!\camera_init|i2c_control|i2c_bit_shift|div_cnt[9]~40  & VCC))
// \camera_init|i2c_control|i2c_bit_shift|div_cnt[10]~42  = CARRY((\camera_init|i2c_control|i2c_bit_shift|div_cnt [10] & !\camera_init|i2c_control|i2c_bit_shift|div_cnt[9]~40 ))

	.dataa(gnd),
	.datab(\camera_init|i2c_control|i2c_bit_shift|div_cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\camera_init|i2c_control|i2c_bit_shift|div_cnt[9]~40 ),
	.combout(\camera_init|i2c_control|i2c_bit_shift|div_cnt[10]~41_combout ),
	.cout(\camera_init|i2c_control|i2c_bit_shift|div_cnt[10]~42 ));
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|div_cnt[10]~41 .lut_mask = 16'hC30C;
defparam \camera_init|i2c_control|i2c_bit_shift|div_cnt[10]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y4_N1
dffeas \camera_init|i2c_control|i2c_bit_shift|div_cnt[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|i2c_control|i2c_bit_shift|div_cnt[10]~41_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\camera_init|i2c_control|i2c_bit_shift|div_cnt[4]~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|i2c_control|i2c_bit_shift|div_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|div_cnt[10] .is_wysiwyg = "true";
defparam \camera_init|i2c_control|i2c_bit_shift|div_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N2
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|div_cnt[11]~43 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|div_cnt[11]~43_combout  = (\camera_init|i2c_control|i2c_bit_shift|div_cnt [11] & (!\camera_init|i2c_control|i2c_bit_shift|div_cnt[10]~42 )) # (!\camera_init|i2c_control|i2c_bit_shift|div_cnt [11] & 
// ((\camera_init|i2c_control|i2c_bit_shift|div_cnt[10]~42 ) # (GND)))
// \camera_init|i2c_control|i2c_bit_shift|div_cnt[11]~44  = CARRY((!\camera_init|i2c_control|i2c_bit_shift|div_cnt[10]~42 ) # (!\camera_init|i2c_control|i2c_bit_shift|div_cnt [11]))

	.dataa(gnd),
	.datab(\camera_init|i2c_control|i2c_bit_shift|div_cnt [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\camera_init|i2c_control|i2c_bit_shift|div_cnt[10]~42 ),
	.combout(\camera_init|i2c_control|i2c_bit_shift|div_cnt[11]~43_combout ),
	.cout(\camera_init|i2c_control|i2c_bit_shift|div_cnt[11]~44 ));
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|div_cnt[11]~43 .lut_mask = 16'h3C3F;
defparam \camera_init|i2c_control|i2c_bit_shift|div_cnt[11]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y4_N3
dffeas \camera_init|i2c_control|i2c_bit_shift|div_cnt[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|i2c_control|i2c_bit_shift|div_cnt[11]~43_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\camera_init|i2c_control|i2c_bit_shift|div_cnt[4]~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|i2c_control|i2c_bit_shift|div_cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|div_cnt[11] .is_wysiwyg = "true";
defparam \camera_init|i2c_control|i2c_bit_shift|div_cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N4
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|div_cnt[12]~45 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|div_cnt[12]~45_combout  = (\camera_init|i2c_control|i2c_bit_shift|div_cnt [12] & (\camera_init|i2c_control|i2c_bit_shift|div_cnt[11]~44  $ (GND))) # (!\camera_init|i2c_control|i2c_bit_shift|div_cnt [12] & 
// (!\camera_init|i2c_control|i2c_bit_shift|div_cnt[11]~44  & VCC))
// \camera_init|i2c_control|i2c_bit_shift|div_cnt[12]~46  = CARRY((\camera_init|i2c_control|i2c_bit_shift|div_cnt [12] & !\camera_init|i2c_control|i2c_bit_shift|div_cnt[11]~44 ))

	.dataa(gnd),
	.datab(\camera_init|i2c_control|i2c_bit_shift|div_cnt [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\camera_init|i2c_control|i2c_bit_shift|div_cnt[11]~44 ),
	.combout(\camera_init|i2c_control|i2c_bit_shift|div_cnt[12]~45_combout ),
	.cout(\camera_init|i2c_control|i2c_bit_shift|div_cnt[12]~46 ));
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|div_cnt[12]~45 .lut_mask = 16'hC30C;
defparam \camera_init|i2c_control|i2c_bit_shift|div_cnt[12]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y4_N5
dffeas \camera_init|i2c_control|i2c_bit_shift|div_cnt[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|i2c_control|i2c_bit_shift|div_cnt[12]~45_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\camera_init|i2c_control|i2c_bit_shift|div_cnt[4]~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|i2c_control|i2c_bit_shift|div_cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|div_cnt[12] .is_wysiwyg = "true";
defparam \camera_init|i2c_control|i2c_bit_shift|div_cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N28
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|Equal0~1 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|Equal0~1_combout  = (!\camera_init|i2c_control|i2c_bit_shift|div_cnt [9] & (!\camera_init|i2c_control|i2c_bit_shift|div_cnt [11] & (!\camera_init|i2c_control|i2c_bit_shift|div_cnt [12] & 
// !\camera_init|i2c_control|i2c_bit_shift|div_cnt [10])))

	.dataa(\camera_init|i2c_control|i2c_bit_shift|div_cnt [9]),
	.datab(\camera_init|i2c_control|i2c_bit_shift|div_cnt [11]),
	.datac(\camera_init|i2c_control|i2c_bit_shift|div_cnt [12]),
	.datad(\camera_init|i2c_control|i2c_bit_shift|div_cnt [10]),
	.cin(gnd),
	.combout(\camera_init|i2c_control|i2c_bit_shift|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|Equal0~1 .lut_mask = 16'h0001;
defparam \camera_init|i2c_control|i2c_bit_shift|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N6
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|div_cnt[13]~47 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|div_cnt[13]~47_combout  = (\camera_init|i2c_control|i2c_bit_shift|div_cnt [13] & (!\camera_init|i2c_control|i2c_bit_shift|div_cnt[12]~46 )) # (!\camera_init|i2c_control|i2c_bit_shift|div_cnt [13] & 
// ((\camera_init|i2c_control|i2c_bit_shift|div_cnt[12]~46 ) # (GND)))
// \camera_init|i2c_control|i2c_bit_shift|div_cnt[13]~48  = CARRY((!\camera_init|i2c_control|i2c_bit_shift|div_cnt[12]~46 ) # (!\camera_init|i2c_control|i2c_bit_shift|div_cnt [13]))

	.dataa(\camera_init|i2c_control|i2c_bit_shift|div_cnt [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\camera_init|i2c_control|i2c_bit_shift|div_cnt[12]~46 ),
	.combout(\camera_init|i2c_control|i2c_bit_shift|div_cnt[13]~47_combout ),
	.cout(\camera_init|i2c_control|i2c_bit_shift|div_cnt[13]~48 ));
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|div_cnt[13]~47 .lut_mask = 16'h5A5F;
defparam \camera_init|i2c_control|i2c_bit_shift|div_cnt[13]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y4_N7
dffeas \camera_init|i2c_control|i2c_bit_shift|div_cnt[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|i2c_control|i2c_bit_shift|div_cnt[13]~47_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\camera_init|i2c_control|i2c_bit_shift|div_cnt[4]~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|i2c_control|i2c_bit_shift|div_cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|div_cnt[13] .is_wysiwyg = "true";
defparam \camera_init|i2c_control|i2c_bit_shift|div_cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N8
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|div_cnt[14]~49 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|div_cnt[14]~49_combout  = (\camera_init|i2c_control|i2c_bit_shift|div_cnt [14] & (\camera_init|i2c_control|i2c_bit_shift|div_cnt[13]~48  $ (GND))) # (!\camera_init|i2c_control|i2c_bit_shift|div_cnt [14] & 
// (!\camera_init|i2c_control|i2c_bit_shift|div_cnt[13]~48  & VCC))
// \camera_init|i2c_control|i2c_bit_shift|div_cnt[14]~50  = CARRY((\camera_init|i2c_control|i2c_bit_shift|div_cnt [14] & !\camera_init|i2c_control|i2c_bit_shift|div_cnt[13]~48 ))

	.dataa(gnd),
	.datab(\camera_init|i2c_control|i2c_bit_shift|div_cnt [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\camera_init|i2c_control|i2c_bit_shift|div_cnt[13]~48 ),
	.combout(\camera_init|i2c_control|i2c_bit_shift|div_cnt[14]~49_combout ),
	.cout(\camera_init|i2c_control|i2c_bit_shift|div_cnt[14]~50 ));
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|div_cnt[14]~49 .lut_mask = 16'hC30C;
defparam \camera_init|i2c_control|i2c_bit_shift|div_cnt[14]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y4_N9
dffeas \camera_init|i2c_control|i2c_bit_shift|div_cnt[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|i2c_control|i2c_bit_shift|div_cnt[14]~49_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\camera_init|i2c_control|i2c_bit_shift|div_cnt[4]~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|i2c_control|i2c_bit_shift|div_cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|div_cnt[14] .is_wysiwyg = "true";
defparam \camera_init|i2c_control|i2c_bit_shift|div_cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N10
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|div_cnt[15]~51 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|div_cnt[15]~51_combout  = (\camera_init|i2c_control|i2c_bit_shift|div_cnt [15] & (!\camera_init|i2c_control|i2c_bit_shift|div_cnt[14]~50 )) # (!\camera_init|i2c_control|i2c_bit_shift|div_cnt [15] & 
// ((\camera_init|i2c_control|i2c_bit_shift|div_cnt[14]~50 ) # (GND)))
// \camera_init|i2c_control|i2c_bit_shift|div_cnt[15]~52  = CARRY((!\camera_init|i2c_control|i2c_bit_shift|div_cnt[14]~50 ) # (!\camera_init|i2c_control|i2c_bit_shift|div_cnt [15]))

	.dataa(\camera_init|i2c_control|i2c_bit_shift|div_cnt [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\camera_init|i2c_control|i2c_bit_shift|div_cnt[14]~50 ),
	.combout(\camera_init|i2c_control|i2c_bit_shift|div_cnt[15]~51_combout ),
	.cout(\camera_init|i2c_control|i2c_bit_shift|div_cnt[15]~52 ));
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|div_cnt[15]~51 .lut_mask = 16'h5A5F;
defparam \camera_init|i2c_control|i2c_bit_shift|div_cnt[15]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y4_N11
dffeas \camera_init|i2c_control|i2c_bit_shift|div_cnt[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|i2c_control|i2c_bit_shift|div_cnt[15]~51_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\camera_init|i2c_control|i2c_bit_shift|div_cnt[4]~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|i2c_control|i2c_bit_shift|div_cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|div_cnt[15] .is_wysiwyg = "true";
defparam \camera_init|i2c_control|i2c_bit_shift|div_cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N12
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|div_cnt[16]~53 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|div_cnt[16]~53_combout  = (\camera_init|i2c_control|i2c_bit_shift|div_cnt [16] & (\camera_init|i2c_control|i2c_bit_shift|div_cnt[15]~52  $ (GND))) # (!\camera_init|i2c_control|i2c_bit_shift|div_cnt [16] & 
// (!\camera_init|i2c_control|i2c_bit_shift|div_cnt[15]~52  & VCC))
// \camera_init|i2c_control|i2c_bit_shift|div_cnt[16]~54  = CARRY((\camera_init|i2c_control|i2c_bit_shift|div_cnt [16] & !\camera_init|i2c_control|i2c_bit_shift|div_cnt[15]~52 ))

	.dataa(\camera_init|i2c_control|i2c_bit_shift|div_cnt [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\camera_init|i2c_control|i2c_bit_shift|div_cnt[15]~52 ),
	.combout(\camera_init|i2c_control|i2c_bit_shift|div_cnt[16]~53_combout ),
	.cout(\camera_init|i2c_control|i2c_bit_shift|div_cnt[16]~54 ));
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|div_cnt[16]~53 .lut_mask = 16'hA50A;
defparam \camera_init|i2c_control|i2c_bit_shift|div_cnt[16]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y4_N13
dffeas \camera_init|i2c_control|i2c_bit_shift|div_cnt[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|i2c_control|i2c_bit_shift|div_cnt[16]~53_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\camera_init|i2c_control|i2c_bit_shift|div_cnt[4]~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|i2c_control|i2c_bit_shift|div_cnt [16]),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|div_cnt[16] .is_wysiwyg = "true";
defparam \camera_init|i2c_control|i2c_bit_shift|div_cnt[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N22
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|Equal0~2 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|Equal0~2_combout  = (!\camera_init|i2c_control|i2c_bit_shift|div_cnt [15] & (!\camera_init|i2c_control|i2c_bit_shift|div_cnt [16] & (!\camera_init|i2c_control|i2c_bit_shift|div_cnt [14] & 
// !\camera_init|i2c_control|i2c_bit_shift|div_cnt [13])))

	.dataa(\camera_init|i2c_control|i2c_bit_shift|div_cnt [15]),
	.datab(\camera_init|i2c_control|i2c_bit_shift|div_cnt [16]),
	.datac(\camera_init|i2c_control|i2c_bit_shift|div_cnt [14]),
	.datad(\camera_init|i2c_control|i2c_bit_shift|div_cnt [13]),
	.cin(gnd),
	.combout(\camera_init|i2c_control|i2c_bit_shift|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|Equal0~2 .lut_mask = 16'h0001;
defparam \camera_init|i2c_control|i2c_bit_shift|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N14
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|div_cnt[17]~55 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|div_cnt[17]~55_combout  = (\camera_init|i2c_control|i2c_bit_shift|div_cnt [17] & (!\camera_init|i2c_control|i2c_bit_shift|div_cnt[16]~54 )) # (!\camera_init|i2c_control|i2c_bit_shift|div_cnt [17] & 
// ((\camera_init|i2c_control|i2c_bit_shift|div_cnt[16]~54 ) # (GND)))
// \camera_init|i2c_control|i2c_bit_shift|div_cnt[17]~56  = CARRY((!\camera_init|i2c_control|i2c_bit_shift|div_cnt[16]~54 ) # (!\camera_init|i2c_control|i2c_bit_shift|div_cnt [17]))

	.dataa(gnd),
	.datab(\camera_init|i2c_control|i2c_bit_shift|div_cnt [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\camera_init|i2c_control|i2c_bit_shift|div_cnt[16]~54 ),
	.combout(\camera_init|i2c_control|i2c_bit_shift|div_cnt[17]~55_combout ),
	.cout(\camera_init|i2c_control|i2c_bit_shift|div_cnt[17]~56 ));
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|div_cnt[17]~55 .lut_mask = 16'h3C3F;
defparam \camera_init|i2c_control|i2c_bit_shift|div_cnt[17]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y4_N15
dffeas \camera_init|i2c_control|i2c_bit_shift|div_cnt[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|i2c_control|i2c_bit_shift|div_cnt[17]~55_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\camera_init|i2c_control|i2c_bit_shift|div_cnt[4]~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|i2c_control|i2c_bit_shift|div_cnt [17]),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|div_cnt[17] .is_wysiwyg = "true";
defparam \camera_init|i2c_control|i2c_bit_shift|div_cnt[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N16
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|div_cnt[18]~57 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|div_cnt[18]~57_combout  = (\camera_init|i2c_control|i2c_bit_shift|div_cnt [18] & (\camera_init|i2c_control|i2c_bit_shift|div_cnt[17]~56  $ (GND))) # (!\camera_init|i2c_control|i2c_bit_shift|div_cnt [18] & 
// (!\camera_init|i2c_control|i2c_bit_shift|div_cnt[17]~56  & VCC))
// \camera_init|i2c_control|i2c_bit_shift|div_cnt[18]~58  = CARRY((\camera_init|i2c_control|i2c_bit_shift|div_cnt [18] & !\camera_init|i2c_control|i2c_bit_shift|div_cnt[17]~56 ))

	.dataa(gnd),
	.datab(\camera_init|i2c_control|i2c_bit_shift|div_cnt [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\camera_init|i2c_control|i2c_bit_shift|div_cnt[17]~56 ),
	.combout(\camera_init|i2c_control|i2c_bit_shift|div_cnt[18]~57_combout ),
	.cout(\camera_init|i2c_control|i2c_bit_shift|div_cnt[18]~58 ));
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|div_cnt[18]~57 .lut_mask = 16'hC30C;
defparam \camera_init|i2c_control|i2c_bit_shift|div_cnt[18]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y4_N17
dffeas \camera_init|i2c_control|i2c_bit_shift|div_cnt[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|i2c_control|i2c_bit_shift|div_cnt[18]~57_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\camera_init|i2c_control|i2c_bit_shift|div_cnt[4]~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|i2c_control|i2c_bit_shift|div_cnt [18]),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|div_cnt[18] .is_wysiwyg = "true";
defparam \camera_init|i2c_control|i2c_bit_shift|div_cnt[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N18
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|div_cnt[19]~59 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|div_cnt[19]~59_combout  = \camera_init|i2c_control|i2c_bit_shift|div_cnt [19] $ (\camera_init|i2c_control|i2c_bit_shift|div_cnt[18]~58 )

	.dataa(gnd),
	.datab(\camera_init|i2c_control|i2c_bit_shift|div_cnt [19]),
	.datac(gnd),
	.datad(gnd),
	.cin(\camera_init|i2c_control|i2c_bit_shift|div_cnt[18]~58 ),
	.combout(\camera_init|i2c_control|i2c_bit_shift|div_cnt[19]~59_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|div_cnt[19]~59 .lut_mask = 16'h3C3C;
defparam \camera_init|i2c_control|i2c_bit_shift|div_cnt[19]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y4_N19
dffeas \camera_init|i2c_control|i2c_bit_shift|div_cnt[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|i2c_control|i2c_bit_shift|div_cnt[19]~59_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\camera_init|i2c_control|i2c_bit_shift|div_cnt[4]~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|i2c_control|i2c_bit_shift|div_cnt [19]),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|div_cnt[19] .is_wysiwyg = "true";
defparam \camera_init|i2c_control|i2c_bit_shift|div_cnt[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N24
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|Equal0~3 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|Equal0~3_combout  = (!\camera_init|i2c_control|i2c_bit_shift|div_cnt [19] & (!\camera_init|i2c_control|i2c_bit_shift|div_cnt [17] & !\camera_init|i2c_control|i2c_bit_shift|div_cnt [18]))

	.dataa(gnd),
	.datab(\camera_init|i2c_control|i2c_bit_shift|div_cnt [19]),
	.datac(\camera_init|i2c_control|i2c_bit_shift|div_cnt [17]),
	.datad(\camera_init|i2c_control|i2c_bit_shift|div_cnt [18]),
	.cin(gnd),
	.combout(\camera_init|i2c_control|i2c_bit_shift|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|Equal0~3 .lut_mask = 16'h0003;
defparam \camera_init|i2c_control|i2c_bit_shift|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y4_N26
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|Equal0~4 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|Equal0~4_combout  = (\camera_init|i2c_control|i2c_bit_shift|Equal0~0_combout  & (\camera_init|i2c_control|i2c_bit_shift|Equal0~1_combout  & (\camera_init|i2c_control|i2c_bit_shift|Equal0~2_combout  & 
// \camera_init|i2c_control|i2c_bit_shift|Equal0~3_combout )))

	.dataa(\camera_init|i2c_control|i2c_bit_shift|Equal0~0_combout ),
	.datab(\camera_init|i2c_control|i2c_bit_shift|Equal0~1_combout ),
	.datac(\camera_init|i2c_control|i2c_bit_shift|Equal0~2_combout ),
	.datad(\camera_init|i2c_control|i2c_bit_shift|Equal0~3_combout ),
	.cin(gnd),
	.combout(\camera_init|i2c_control|i2c_bit_shift|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|Equal0~4 .lut_mask = 16'h8000;
defparam \camera_init|i2c_control|i2c_bit_shift|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N24
cycloneive_lcell_comb \camera_init|i2c_control|Selector59~1 (
// Equation(s):
// \camera_init|i2c_control|Selector59~1_combout  = (\camera_init|i2c_control|state.RD_REG_DONE~q ) # ((\camera_init|i2c_control|state.WR_REG_DONE~q ) # ((\camera_init|i2c_control|state.RD_REG~q ) # (\camera_init|i2c_control|state.WR_REG~q )))

	.dataa(\camera_init|i2c_control|state.RD_REG_DONE~q ),
	.datab(\camera_init|i2c_control|state.WR_REG_DONE~q ),
	.datac(\camera_init|i2c_control|state.RD_REG~q ),
	.datad(\camera_init|i2c_control|state.WR_REG~q ),
	.cin(gnd),
	.combout(\camera_init|i2c_control|Selector59~1_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|Selector59~1 .lut_mask = 16'hFFFE;
defparam \camera_init|i2c_control|Selector59~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N28
cycloneive_lcell_comb \camera_init|i2c_control|Selector59~0 (
// Equation(s):
// \camera_init|i2c_control|Selector59~0_combout  = (\camera_init|i2c_control|state.RD_REG~q  & (((!\camera_init|i2c_control|cnt [1] & !\camera_init|i2c_control|cnt [0])) # (!\camera_init|i2c_control|cnt [2])))

	.dataa(\camera_init|i2c_control|state.RD_REG~q ),
	.datab(\camera_init|i2c_control|cnt [1]),
	.datac(\camera_init|i2c_control|cnt [0]),
	.datad(\camera_init|i2c_control|cnt [2]),
	.cin(gnd),
	.combout(\camera_init|i2c_control|Selector59~0_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|Selector59~0 .lut_mask = 16'h02AA;
defparam \camera_init|i2c_control|Selector59~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N22
cycloneive_lcell_comb \camera_init|i2c_control|Selector59~2 (
// Equation(s):
// \camera_init|i2c_control|Selector59~2_combout  = (\camera_init|i2c_control|Selector59~0_combout ) # ((\camera_init|i2c_control|Go~q  & ((\camera_init|i2c_control|Selector59~1_combout ) # (!\camera_init|i2c_control|state.IDLE~q ))))

	.dataa(\camera_init|i2c_control|state.IDLE~q ),
	.datab(\camera_init|i2c_control|Selector59~1_combout ),
	.datac(\camera_init|i2c_control|Go~q ),
	.datad(\camera_init|i2c_control|Selector59~0_combout ),
	.cin(gnd),
	.combout(\camera_init|i2c_control|Selector59~2_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|Selector59~2 .lut_mask = 16'hFFD0;
defparam \camera_init|i2c_control|Selector59~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N30
cycloneive_lcell_comb \camera_init|i2c_control|Selector59~3 (
// Equation(s):
// \camera_init|i2c_control|Selector59~3_combout  = (\camera_init|i2c_control|Selector59~2_combout ) # ((\camera_init|i2c_control|state.WR_REG~q  & !\camera_init|i2c_control|cnt [2]))

	.dataa(\camera_init|i2c_control|Selector59~2_combout ),
	.datab(gnd),
	.datac(\camera_init|i2c_control|state.WR_REG~q ),
	.datad(\camera_init|i2c_control|cnt [2]),
	.cin(gnd),
	.combout(\camera_init|i2c_control|Selector59~3_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|Selector59~3 .lut_mask = 16'hAAFA;
defparam \camera_init|i2c_control|Selector59~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N31
dffeas \camera_init|i2c_control|Go (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|i2c_control|Selector59~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|i2c_control|Go~q ),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|i2c_control|Go .is_wysiwyg = "true";
defparam \camera_init|i2c_control|Go .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N4
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|en_div_cnt~0 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|en_div_cnt~0_combout  = (\camera_init|i2c_control|i2c_bit_shift|state.IDLE~q  & ((\camera_init|i2c_control|i2c_bit_shift|en_div_cnt~q ))) # (!\camera_init|i2c_control|i2c_bit_shift|state.IDLE~q  & 
// (\camera_init|i2c_control|Go~q ))

	.dataa(\camera_init|i2c_control|Go~q ),
	.datab(gnd),
	.datac(\camera_init|i2c_control|i2c_bit_shift|en_div_cnt~q ),
	.datad(\camera_init|i2c_control|i2c_bit_shift|state.IDLE~q ),
	.cin(gnd),
	.combout(\camera_init|i2c_control|i2c_bit_shift|en_div_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|en_div_cnt~0 .lut_mask = 16'hF0AA;
defparam \camera_init|i2c_control|i2c_bit_shift|en_div_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N5
dffeas \camera_init|i2c_control|i2c_bit_shift|en_div_cnt (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|i2c_control|i2c_bit_shift|en_div_cnt~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|i2c_control|i2c_bit_shift|en_div_cnt~q ),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|en_div_cnt .is_wysiwyg = "true";
defparam \camera_init|i2c_control|i2c_bit_shift|en_div_cnt .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N2
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|Equal0~5 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|Equal0~5_combout  = (\camera_init|i2c_control|i2c_bit_shift|div_cnt [4] & (\camera_init|i2c_control|i2c_bit_shift|div_cnt [3] & (\camera_init|i2c_control|i2c_bit_shift|div_cnt [1] & 
// \camera_init|i2c_control|i2c_bit_shift|div_cnt [2])))

	.dataa(\camera_init|i2c_control|i2c_bit_shift|div_cnt [4]),
	.datab(\camera_init|i2c_control|i2c_bit_shift|div_cnt [3]),
	.datac(\camera_init|i2c_control|i2c_bit_shift|div_cnt [1]),
	.datad(\camera_init|i2c_control|i2c_bit_shift|div_cnt [2]),
	.cin(gnd),
	.combout(\camera_init|i2c_control|i2c_bit_shift|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|Equal0~5 .lut_mask = 16'h8000;
defparam \camera_init|i2c_control|i2c_bit_shift|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N6
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|div_cnt[4]~32 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|div_cnt[4]~32_combout  = ((\camera_init|i2c_control|i2c_bit_shift|Equal0~5_combout ) # (!\camera_init|i2c_control|i2c_bit_shift|en_div_cnt~q )) # (!\camera_init|i2c_control|i2c_bit_shift|Equal0~4_combout )

	.dataa(gnd),
	.datab(\camera_init|i2c_control|i2c_bit_shift|Equal0~4_combout ),
	.datac(\camera_init|i2c_control|i2c_bit_shift|en_div_cnt~q ),
	.datad(\camera_init|i2c_control|i2c_bit_shift|Equal0~5_combout ),
	.cin(gnd),
	.combout(\camera_init|i2c_control|i2c_bit_shift|div_cnt[4]~32_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|div_cnt[4]~32 .lut_mask = 16'hFF3F;
defparam \camera_init|i2c_control|i2c_bit_shift|div_cnt[4]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y5_N13
dffeas \camera_init|i2c_control|i2c_bit_shift|div_cnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|i2c_control|i2c_bit_shift|div_cnt[0]~20_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\camera_init|i2c_control|i2c_bit_shift|div_cnt[4]~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|i2c_control|i2c_bit_shift|div_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|div_cnt[0] .is_wysiwyg = "true";
defparam \camera_init|i2c_control|i2c_bit_shift|div_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N0
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|Equal0~6 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|Equal0~6_combout  = (!\camera_init|i2c_control|i2c_bit_shift|div_cnt [0] & (\camera_init|i2c_control|i2c_bit_shift|Equal0~4_combout  & \camera_init|i2c_control|i2c_bit_shift|Equal0~5_combout ))

	.dataa(\camera_init|i2c_control|i2c_bit_shift|div_cnt [0]),
	.datab(gnd),
	.datac(\camera_init|i2c_control|i2c_bit_shift|Equal0~4_combout ),
	.datad(\camera_init|i2c_control|i2c_bit_shift|Equal0~5_combout ),
	.cin(gnd),
	.combout(\camera_init|i2c_control|i2c_bit_shift|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|Equal0~6 .lut_mask = 16'h5000;
defparam \camera_init|i2c_control|i2c_bit_shift|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N1
cycloneive_io_ibuf \Camera_sdat~input (
	.i(Camera_sdat),
	.ibar(gnd),
	.o(\Camera_sdat~input_o ));
// synopsys translate_off
defparam \Camera_sdat~input .bus_hold = "false";
defparam \Camera_sdat~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N8
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|Equal2~0 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|Equal2~0_combout  = (!\camera_init|i2c_control|i2c_bit_shift|cnt [2] & (!\camera_init|i2c_control|i2c_bit_shift|cnt [4] & !\camera_init|i2c_control|i2c_bit_shift|cnt [3]))

	.dataa(gnd),
	.datab(\camera_init|i2c_control|i2c_bit_shift|cnt [2]),
	.datac(\camera_init|i2c_control|i2c_bit_shift|cnt [4]),
	.datad(\camera_init|i2c_control|i2c_bit_shift|cnt [3]),
	.cin(gnd),
	.combout(\camera_init|i2c_control|i2c_bit_shift|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|Equal2~0 .lut_mask = 16'h0003;
defparam \camera_init|i2c_control|i2c_bit_shift|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N16
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|Selector12~4 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|Selector12~4_combout  = (\camera_init|i2c_control|i2c_bit_shift|Equal0~6_combout  & (\camera_init|i2c_control|i2c_bit_shift|state.RD_DATA~q  & \camera_init|i2c_control|i2c_bit_shift|Equal1~1_combout ))

	.dataa(\camera_init|i2c_control|i2c_bit_shift|Equal0~6_combout ),
	.datab(gnd),
	.datac(\camera_init|i2c_control|i2c_bit_shift|state.RD_DATA~q ),
	.datad(\camera_init|i2c_control|i2c_bit_shift|Equal1~1_combout ),
	.cin(gnd),
	.combout(\camera_init|i2c_control|i2c_bit_shift|Selector12~4_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|Selector12~4 .lut_mask = 16'hA000;
defparam \camera_init|i2c_control|i2c_bit_shift|Selector12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N18
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|Selector12~1 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|Selector12~1_combout  = (\camera_init|i2c_control|i2c_bit_shift|Equal1~1_combout  & (\camera_init|i2c_control|i2c_bit_shift|Equal0~6_combout  & \camera_init|i2c_control|i2c_bit_shift|state.WR_DATA~q ))

	.dataa(\camera_init|i2c_control|i2c_bit_shift|Equal1~1_combout ),
	.datab(\camera_init|i2c_control|i2c_bit_shift|Equal0~6_combout ),
	.datac(\camera_init|i2c_control|i2c_bit_shift|state.WR_DATA~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\camera_init|i2c_control|i2c_bit_shift|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|Selector12~1 .lut_mask = 16'h8080;
defparam \camera_init|i2c_control|i2c_bit_shift|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N8
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|state~19 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|state~19_combout  = (!\camera_init|i2c_control|i2c_bit_shift|div_cnt [0] & (\camera_init|i2c_control|i2c_bit_shift|Equal0~4_combout  & (\camera_init|i2c_control|i2c_bit_shift|Equal2~1_combout  & 
// \camera_init|i2c_control|i2c_bit_shift|Equal0~5_combout )))

	.dataa(\camera_init|i2c_control|i2c_bit_shift|div_cnt [0]),
	.datab(\camera_init|i2c_control|i2c_bit_shift|Equal0~4_combout ),
	.datac(\camera_init|i2c_control|i2c_bit_shift|Equal2~1_combout ),
	.datad(\camera_init|i2c_control|i2c_bit_shift|Equal0~5_combout ),
	.cin(gnd),
	.combout(\camera_init|i2c_control|i2c_bit_shift|state~19_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|state~19 .lut_mask = 16'h4000;
defparam \camera_init|i2c_control|i2c_bit_shift|state~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N30
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|Selector12~3 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|Selector12~3_combout  = (\camera_init|i2c_control|i2c_bit_shift|state.GEN_STA~q  & (\camera_init|i2c_control|Cmd [2])) # (!\camera_init|i2c_control|i2c_bit_shift|state.GEN_STA~q  & 
// ((\camera_init|i2c_control|i2c_bit_shift|state~19_combout )))

	.dataa(\camera_init|i2c_control|Cmd [2]),
	.datab(\camera_init|i2c_control|i2c_bit_shift|state~19_combout ),
	.datac(\camera_init|i2c_control|i2c_bit_shift|state.GEN_STA~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\camera_init|i2c_control|i2c_bit_shift|Selector12~3_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|Selector12~3 .lut_mask = 16'hACAC;
defparam \camera_init|i2c_control|i2c_bit_shift|Selector12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N22
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|state.GEN_ACK~2 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|state.GEN_ACK~2_combout  = (\camera_init|i2c_control|i2c_bit_shift|Selector12~4_combout ) # ((!\camera_init|i2c_control|i2c_bit_shift|Selector12~1_combout  & (\camera_init|i2c_control|i2c_bit_shift|state.GEN_ACK~q  & 
// \camera_init|i2c_control|i2c_bit_shift|state.GEN_ACK~1_combout )))

	.dataa(\camera_init|i2c_control|i2c_bit_shift|Selector12~4_combout ),
	.datab(\camera_init|i2c_control|i2c_bit_shift|Selector12~1_combout ),
	.datac(\camera_init|i2c_control|i2c_bit_shift|state.GEN_ACK~q ),
	.datad(\camera_init|i2c_control|i2c_bit_shift|state.GEN_ACK~1_combout ),
	.cin(gnd),
	.combout(\camera_init|i2c_control|i2c_bit_shift|state.GEN_ACK~2_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|state.GEN_ACK~2 .lut_mask = 16'hBAAA;
defparam \camera_init|i2c_control|i2c_bit_shift|state.GEN_ACK~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N23
dffeas \camera_init|i2c_control|i2c_bit_shift|state.GEN_ACK (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|i2c_control|i2c_bit_shift|state.GEN_ACK~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|i2c_control|i2c_bit_shift|state.GEN_ACK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|state.GEN_ACK .is_wysiwyg = "true";
defparam \camera_init|i2c_control|i2c_bit_shift|state.GEN_ACK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N6
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|Selector12~0 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|Selector12~0_combout  = (!\camera_init|i2c_control|i2c_bit_shift|state.CHECK_ACK~q  & !\camera_init|i2c_control|i2c_bit_shift|state.GEN_ACK~q )

	.dataa(gnd),
	.datab(\camera_init|i2c_control|i2c_bit_shift|state.CHECK_ACK~q ),
	.datac(gnd),
	.datad(\camera_init|i2c_control|i2c_bit_shift|state.GEN_ACK~q ),
	.cin(gnd),
	.combout(\camera_init|i2c_control|i2c_bit_shift|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|Selector12~0 .lut_mask = 16'h0033;
defparam \camera_init|i2c_control|i2c_bit_shift|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N10
cycloneive_lcell_comb \camera_init|i2c_control|Cmd[3]~0 (
// Equation(s):
// \camera_init|i2c_control|Cmd[3]~0_combout  = (\camera_init|i2c_control|state.RD_REG~q  & (!\camera_init|i2c_control|cnt [0] & ((\camera_init|i2c_control|cnt [1]) # (\camera_init|i2c_control|cnt [2])))) # (!\camera_init|i2c_control|state.RD_REG~q  & 
// (\camera_init|i2c_control|cnt [1] & (\camera_init|i2c_control|cnt [0])))

	.dataa(\camera_init|i2c_control|state.RD_REG~q ),
	.datab(\camera_init|i2c_control|cnt [1]),
	.datac(\camera_init|i2c_control|cnt [0]),
	.datad(\camera_init|i2c_control|cnt [2]),
	.cin(gnd),
	.combout(\camera_init|i2c_control|Cmd[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|Cmd[3]~0 .lut_mask = 16'h4A48;
defparam \camera_init|i2c_control|Cmd[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N18
cycloneive_lcell_comb \camera_init|i2c_control|Cmd[3]~2 (
// Equation(s):
// \camera_init|i2c_control|Cmd[3]~2_combout  = (\camera_init|i2c_control|Cmd[2]~1_combout  & (\camera_init|i2c_control|Cmd[3]~0_combout )) # (!\camera_init|i2c_control|Cmd[2]~1_combout  & ((\camera_init|i2c_control|Cmd [3])))

	.dataa(\camera_init|i2c_control|Cmd[3]~0_combout ),
	.datab(gnd),
	.datac(\camera_init|i2c_control|Cmd [3]),
	.datad(\camera_init|i2c_control|Cmd[2]~1_combout ),
	.cin(gnd),
	.combout(\camera_init|i2c_control|Cmd[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|Cmd[3]~2 .lut_mask = 16'hAAF0;
defparam \camera_init|i2c_control|Cmd[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N19
dffeas \camera_init|i2c_control|Cmd[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|i2c_control|Cmd[3]~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|i2c_control|Cmd [3]),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|i2c_control|Cmd[3] .is_wysiwyg = "true";
defparam \camera_init|i2c_control|Cmd[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N24
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|Selector13~0 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|Selector13~0_combout  = (\camera_init|i2c_control|i2c_bit_shift|state~19_combout  & (!\camera_init|i2c_control|i2c_bit_shift|Selector12~0_combout  & (\camera_init|i2c_control|Cmd [3]))) # 
// (!\camera_init|i2c_control|i2c_bit_shift|state~19_combout  & (((\camera_init|i2c_control|i2c_bit_shift|state.GEN_STO~q ))))

	.dataa(\camera_init|i2c_control|i2c_bit_shift|Selector12~0_combout ),
	.datab(\camera_init|i2c_control|Cmd [3]),
	.datac(\camera_init|i2c_control|i2c_bit_shift|state.GEN_STO~q ),
	.datad(\camera_init|i2c_control|i2c_bit_shift|state~19_combout ),
	.cin(gnd),
	.combout(\camera_init|i2c_control|i2c_bit_shift|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|Selector13~0 .lut_mask = 16'h44F0;
defparam \camera_init|i2c_control|i2c_bit_shift|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N25
dffeas \camera_init|i2c_control|i2c_bit_shift|state.GEN_STO (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|i2c_control|i2c_bit_shift|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|i2c_control|i2c_bit_shift|state.GEN_STO~q ),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|state.GEN_STO .is_wysiwyg = "true";
defparam \camera_init|i2c_control|i2c_bit_shift|state.GEN_STO .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N22
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|Selector12~2 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|Selector12~2_combout  = (\camera_init|i2c_control|i2c_bit_shift|state.GEN_ACK~q ) # ((\camera_init|i2c_control|i2c_bit_shift|state.GEN_STO~q ) # (\camera_init|i2c_control|i2c_bit_shift|state.CHECK_ACK~q ))

	.dataa(gnd),
	.datab(\camera_init|i2c_control|i2c_bit_shift|state.GEN_ACK~q ),
	.datac(\camera_init|i2c_control|i2c_bit_shift|state.GEN_STO~q ),
	.datad(\camera_init|i2c_control|i2c_bit_shift|state.CHECK_ACK~q ),
	.cin(gnd),
	.combout(\camera_init|i2c_control|i2c_bit_shift|Selector12~2_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|Selector12~2 .lut_mask = 16'hFFFC;
defparam \camera_init|i2c_control|i2c_bit_shift|Selector12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N4
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|state.GEN_ACK~0 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|state.GEN_ACK~0_combout  = (\camera_init|i2c_control|i2c_bit_shift|state.IDLE~q  & (((!\camera_init|i2c_control|i2c_bit_shift|state.GEN_STA~q ) # (!\camera_init|i2c_control|Cmd [0])) # 
// (!\camera_init|i2c_control|i2c_bit_shift|state~19_combout )))

	.dataa(\camera_init|i2c_control|i2c_bit_shift|state.IDLE~q ),
	.datab(\camera_init|i2c_control|i2c_bit_shift|state~19_combout ),
	.datac(\camera_init|i2c_control|Cmd [0]),
	.datad(\camera_init|i2c_control|i2c_bit_shift|state.GEN_STA~q ),
	.cin(gnd),
	.combout(\camera_init|i2c_control|i2c_bit_shift|state.GEN_ACK~0_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|state.GEN_ACK~0 .lut_mask = 16'h2AAA;
defparam \camera_init|i2c_control|i2c_bit_shift|state.GEN_ACK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N2
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|Selector10~0 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|Selector10~0_combout  = (!\camera_init|i2c_control|Cmd [0] & (\camera_init|i2c_control|i2c_bit_shift|state.GEN_STA~q  & (\camera_init|i2c_control|i2c_bit_shift|Equal2~1_combout  & 
// \camera_init|i2c_control|i2c_bit_shift|Equal0~6_combout )))

	.dataa(\camera_init|i2c_control|Cmd [0]),
	.datab(\camera_init|i2c_control|i2c_bit_shift|state.GEN_STA~q ),
	.datac(\camera_init|i2c_control|i2c_bit_shift|Equal2~1_combout ),
	.datad(\camera_init|i2c_control|i2c_bit_shift|Equal0~6_combout ),
	.cin(gnd),
	.combout(\camera_init|i2c_control|i2c_bit_shift|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|Selector10~0 .lut_mask = 16'h4000;
defparam \camera_init|i2c_control|i2c_bit_shift|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N24
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|state.GEN_ACK~1 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|state.GEN_ACK~1_combout  = (\camera_init|i2c_control|i2c_bit_shift|state.GEN_ACK~0_combout  & (((!\camera_init|i2c_control|i2c_bit_shift|Selector12~2_combout  & 
// !\camera_init|i2c_control|i2c_bit_shift|Selector10~0_combout )) # (!\camera_init|i2c_control|i2c_bit_shift|Selector12~3_combout )))

	.dataa(\camera_init|i2c_control|i2c_bit_shift|Selector12~3_combout ),
	.datab(\camera_init|i2c_control|i2c_bit_shift|Selector12~2_combout ),
	.datac(\camera_init|i2c_control|i2c_bit_shift|state.GEN_ACK~0_combout ),
	.datad(\camera_init|i2c_control|i2c_bit_shift|Selector10~0_combout ),
	.cin(gnd),
	.combout(\camera_init|i2c_control|i2c_bit_shift|state.GEN_ACK~1_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|state.GEN_ACK~1 .lut_mask = 16'h5070;
defparam \camera_init|i2c_control|i2c_bit_shift|state.GEN_ACK~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N28
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|Selector11~0 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|Selector11~0_combout  = (!\camera_init|i2c_control|i2c_bit_shift|Selector12~4_combout  & ((\camera_init|i2c_control|i2c_bit_shift|Selector12~1_combout ) # ((\camera_init|i2c_control|i2c_bit_shift|state.CHECK_ACK~q  & 
// \camera_init|i2c_control|i2c_bit_shift|state.GEN_ACK~1_combout ))))

	.dataa(\camera_init|i2c_control|i2c_bit_shift|Selector12~4_combout ),
	.datab(\camera_init|i2c_control|i2c_bit_shift|Selector12~1_combout ),
	.datac(\camera_init|i2c_control|i2c_bit_shift|state.CHECK_ACK~q ),
	.datad(\camera_init|i2c_control|i2c_bit_shift|state.GEN_ACK~1_combout ),
	.cin(gnd),
	.combout(\camera_init|i2c_control|i2c_bit_shift|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|Selector11~0 .lut_mask = 16'h5444;
defparam \camera_init|i2c_control|i2c_bit_shift|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N29
dffeas \camera_init|i2c_control|i2c_bit_shift|state.CHECK_ACK (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|i2c_control|i2c_bit_shift|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|i2c_control|i2c_bit_shift|state.CHECK_ACK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|state.CHECK_ACK .is_wysiwyg = "true";
defparam \camera_init|i2c_control|i2c_bit_shift|state.CHECK_ACK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N30
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|ack_o~0 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|ack_o~0_combout  = (!\camera_init|i2c_control|i2c_bit_shift|cnt [0] & (\camera_init|i2c_control|i2c_bit_shift|Equal2~0_combout  & (\camera_init|i2c_control|i2c_bit_shift|cnt [1] & 
// \camera_init|i2c_control|i2c_bit_shift|state.CHECK_ACK~q )))

	.dataa(\camera_init|i2c_control|i2c_bit_shift|cnt [0]),
	.datab(\camera_init|i2c_control|i2c_bit_shift|Equal2~0_combout ),
	.datac(\camera_init|i2c_control|i2c_bit_shift|cnt [1]),
	.datad(\camera_init|i2c_control|i2c_bit_shift|state.CHECK_ACK~q ),
	.cin(gnd),
	.combout(\camera_init|i2c_control|i2c_bit_shift|ack_o~0_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|ack_o~0 .lut_mask = 16'h4000;
defparam \camera_init|i2c_control|i2c_bit_shift|ack_o~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N0
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|ack_o~1 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|ack_o~1_combout  = (\camera_init|i2c_control|i2c_bit_shift|Equal0~6_combout  & ((\camera_init|i2c_control|i2c_bit_shift|ack_o~0_combout  & (\Camera_sdat~input_o )) # 
// (!\camera_init|i2c_control|i2c_bit_shift|ack_o~0_combout  & ((\camera_init|i2c_control|i2c_bit_shift|ack_o~q ))))) # (!\camera_init|i2c_control|i2c_bit_shift|Equal0~6_combout  & (((\camera_init|i2c_control|i2c_bit_shift|ack_o~q ))))

	.dataa(\camera_init|i2c_control|i2c_bit_shift|Equal0~6_combout ),
	.datab(\Camera_sdat~input_o ),
	.datac(\camera_init|i2c_control|i2c_bit_shift|ack_o~q ),
	.datad(\camera_init|i2c_control|i2c_bit_shift|ack_o~0_combout ),
	.cin(gnd),
	.combout(\camera_init|i2c_control|i2c_bit_shift|ack_o~1_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|ack_o~1 .lut_mask = 16'hD8F0;
defparam \camera_init|i2c_control|i2c_bit_shift|ack_o~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y6_N1
dffeas \camera_init|i2c_control|i2c_bit_shift|ack_o (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|i2c_control|i2c_bit_shift|ack_o~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|i2c_control|i2c_bit_shift|ack_o~q ),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|ack_o .is_wysiwyg = "true";
defparam \camera_init|i2c_control|i2c_bit_shift|ack_o .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N26
cycloneive_lcell_comb \camera_init|i2c_control|Selector36~2 (
// Equation(s):
// \camera_init|i2c_control|Selector36~2_combout  = (\camera_init|i2c_control|Selector36~0_combout  & ((\camera_init|i2c_control|ack~q ) # ((\camera_init|i2c_control|Selector36~1_combout  & \camera_init|i2c_control|i2c_bit_shift|ack_o~q )))) # 
// (!\camera_init|i2c_control|Selector36~0_combout  & (\camera_init|i2c_control|Selector36~1_combout  & ((\camera_init|i2c_control|i2c_bit_shift|ack_o~q ))))

	.dataa(\camera_init|i2c_control|Selector36~0_combout ),
	.datab(\camera_init|i2c_control|Selector36~1_combout ),
	.datac(\camera_init|i2c_control|ack~q ),
	.datad(\camera_init|i2c_control|i2c_bit_shift|ack_o~q ),
	.cin(gnd),
	.combout(\camera_init|i2c_control|Selector36~2_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|Selector36~2 .lut_mask = 16'hECA0;
defparam \camera_init|i2c_control|Selector36~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N27
dffeas \camera_init|i2c_control|ack (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|i2c_control|Selector36~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|i2c_control|ack~q ),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|i2c_control|ack .is_wysiwyg = "true";
defparam \camera_init|i2c_control|ack .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N22
cycloneive_lcell_comb \camera_init|cnt[7]~12 (
// Equation(s):
// \camera_init|cnt[7]~12_combout  = ((\camera_init|Init_Done~1_combout ) # ((\camera_init|i2c_control|RW_Done~q  & !\camera_init|i2c_control|ack~q ))) # (!\camera_init|Equal1~4_combout )

	.dataa(\camera_init|i2c_control|RW_Done~q ),
	.datab(\camera_init|Equal1~4_combout ),
	.datac(\camera_init|Init_Done~1_combout ),
	.datad(\camera_init|i2c_control|ack~q ),
	.cin(gnd),
	.combout(\camera_init|cnt[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|cnt[7]~12 .lut_mask = 16'hF3FB;
defparam \camera_init|cnt[7]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N11
dffeas \camera_init|cnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|cnt~11_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\camera_init|cnt[7]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|cnt[0] .is_wysiwyg = "true";
defparam \camera_init|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N2
cycloneive_lcell_comb \camera_init|Add1~2 (
// Equation(s):
// \camera_init|Add1~2_combout  = (\camera_init|cnt [1] & (!\camera_init|Add1~1 )) # (!\camera_init|cnt [1] & ((\camera_init|Add1~1 ) # (GND)))
// \camera_init|Add1~3  = CARRY((!\camera_init|Add1~1 ) # (!\camera_init|cnt [1]))

	.dataa(gnd),
	.datab(\camera_init|cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\camera_init|Add1~1 ),
	.combout(\camera_init|Add1~2_combout ),
	.cout(\camera_init|Add1~3 ));
// synopsys translate_off
defparam \camera_init|Add1~2 .lut_mask = 16'h3C3F;
defparam \camera_init|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N12
cycloneive_lcell_comb \camera_init|cnt~10 (
// Equation(s):
// \camera_init|cnt~10_combout  = (\camera_init|Add1~2_combout  & (!\camera_init|Init_Done~1_combout  & \camera_init|Equal1~4_combout ))

	.dataa(\camera_init|Add1~2_combout ),
	.datab(\camera_init|Init_Done~1_combout ),
	.datac(\camera_init|Equal1~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\camera_init|cnt~10_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|cnt~10 .lut_mask = 16'h2020;
defparam \camera_init|cnt~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N13
dffeas \camera_init|cnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|cnt~10_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\camera_init|cnt[7]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|cnt[1] .is_wysiwyg = "true";
defparam \camera_init|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N4
cycloneive_lcell_comb \camera_init|Add1~4 (
// Equation(s):
// \camera_init|Add1~4_combout  = (\camera_init|cnt [2] & (\camera_init|Add1~3  $ (GND))) # (!\camera_init|cnt [2] & (!\camera_init|Add1~3  & VCC))
// \camera_init|Add1~5  = CARRY((\camera_init|cnt [2] & !\camera_init|Add1~3 ))

	.dataa(gnd),
	.datab(\camera_init|cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\camera_init|Add1~3 ),
	.combout(\camera_init|Add1~4_combout ),
	.cout(\camera_init|Add1~5 ));
// synopsys translate_off
defparam \camera_init|Add1~4 .lut_mask = 16'hC30C;
defparam \camera_init|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N18
cycloneive_lcell_comb \camera_init|cnt[6]~3 (
// Equation(s):
// \camera_init|cnt[6]~3_combout  = (!\camera_init|i2c_control|ack~q  & \camera_init|i2c_control|RW_Done~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\camera_init|i2c_control|ack~q ),
	.datad(\camera_init|i2c_control|RW_Done~q ),
	.cin(gnd),
	.combout(\camera_init|cnt[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|cnt[6]~3 .lut_mask = 16'h0F00;
defparam \camera_init|cnt[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N28
cycloneive_lcell_comb \camera_init|cnt[2]~9 (
// Equation(s):
// \camera_init|cnt[2]~9_combout  = (\camera_init|cnt[7]~2_combout  & ((\camera_init|cnt[6]~3_combout  & (\camera_init|Add1~4_combout )) # (!\camera_init|cnt[6]~3_combout  & ((\camera_init|cnt [2])))))

	.dataa(\camera_init|cnt[7]~2_combout ),
	.datab(\camera_init|Add1~4_combout ),
	.datac(\camera_init|cnt [2]),
	.datad(\camera_init|cnt[6]~3_combout ),
	.cin(gnd),
	.combout(\camera_init|cnt[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|cnt[2]~9 .lut_mask = 16'h88A0;
defparam \camera_init|cnt[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y6_N29
dffeas \camera_init|cnt[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|cnt[2]~9_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|cnt[2] .is_wysiwyg = "true";
defparam \camera_init|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N6
cycloneive_lcell_comb \camera_init|Add1~6 (
// Equation(s):
// \camera_init|Add1~6_combout  = (\camera_init|cnt [3] & (!\camera_init|Add1~5 )) # (!\camera_init|cnt [3] & ((\camera_init|Add1~5 ) # (GND)))
// \camera_init|Add1~7  = CARRY((!\camera_init|Add1~5 ) # (!\camera_init|cnt [3]))

	.dataa(\camera_init|cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\camera_init|Add1~5 ),
	.combout(\camera_init|Add1~6_combout ),
	.cout(\camera_init|Add1~7 ));
// synopsys translate_off
defparam \camera_init|Add1~6 .lut_mask = 16'h5A5F;
defparam \camera_init|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N8
cycloneive_lcell_comb \camera_init|Add1~8 (
// Equation(s):
// \camera_init|Add1~8_combout  = (\camera_init|cnt [4] & (\camera_init|Add1~7  $ (GND))) # (!\camera_init|cnt [4] & (!\camera_init|Add1~7  & VCC))
// \camera_init|Add1~9  = CARRY((\camera_init|cnt [4] & !\camera_init|Add1~7 ))

	.dataa(\camera_init|cnt [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\camera_init|Add1~7 ),
	.combout(\camera_init|Add1~8_combout ),
	.cout(\camera_init|Add1~9 ));
// synopsys translate_off
defparam \camera_init|Add1~8 .lut_mask = 16'hA50A;
defparam \camera_init|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N30
cycloneive_lcell_comb \camera_init|cnt[4]~7 (
// Equation(s):
// \camera_init|cnt[4]~7_combout  = (\camera_init|cnt[7]~2_combout  & ((\camera_init|cnt[6]~3_combout  & (\camera_init|Add1~8_combout )) # (!\camera_init|cnt[6]~3_combout  & ((\camera_init|cnt [4])))))

	.dataa(\camera_init|cnt[7]~2_combout ),
	.datab(\camera_init|Add1~8_combout ),
	.datac(\camera_init|cnt [4]),
	.datad(\camera_init|cnt[6]~3_combout ),
	.cin(gnd),
	.combout(\camera_init|cnt[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|cnt[4]~7 .lut_mask = 16'h88A0;
defparam \camera_init|cnt[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y6_N31
dffeas \camera_init|cnt[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|cnt[4]~7_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|cnt[4] .is_wysiwyg = "true";
defparam \camera_init|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N10
cycloneive_lcell_comb \camera_init|Add1~10 (
// Equation(s):
// \camera_init|Add1~10_combout  = (\camera_init|cnt [5] & (!\camera_init|Add1~9 )) # (!\camera_init|cnt [5] & ((\camera_init|Add1~9 ) # (GND)))
// \camera_init|Add1~11  = CARRY((!\camera_init|Add1~9 ) # (!\camera_init|cnt [5]))

	.dataa(gnd),
	.datab(\camera_init|cnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\camera_init|Add1~9 ),
	.combout(\camera_init|Add1~10_combout ),
	.cout(\camera_init|Add1~11 ));
// synopsys translate_off
defparam \camera_init|Add1~10 .lut_mask = 16'h3C3F;
defparam \camera_init|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N16
cycloneive_lcell_comb \camera_init|cnt[5]~6 (
// Equation(s):
// \camera_init|cnt[5]~6_combout  = (\camera_init|cnt[7]~2_combout  & ((\camera_init|cnt[6]~3_combout  & ((\camera_init|Add1~10_combout ))) # (!\camera_init|cnt[6]~3_combout  & (\camera_init|cnt [5]))))

	.dataa(\camera_init|cnt[7]~2_combout ),
	.datab(\camera_init|cnt[6]~3_combout ),
	.datac(\camera_init|cnt [5]),
	.datad(\camera_init|Add1~10_combout ),
	.cin(gnd),
	.combout(\camera_init|cnt[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|cnt[5]~6 .lut_mask = 16'hA820;
defparam \camera_init|cnt[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y6_N17
dffeas \camera_init|cnt[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|cnt[5]~6_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|cnt[5] .is_wysiwyg = "true";
defparam \camera_init|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N12
cycloneive_lcell_comb \camera_init|Add1~12 (
// Equation(s):
// \camera_init|Add1~12_combout  = (\camera_init|cnt [6] & (\camera_init|Add1~11  $ (GND))) # (!\camera_init|cnt [6] & (!\camera_init|Add1~11  & VCC))
// \camera_init|Add1~13  = CARRY((\camera_init|cnt [6] & !\camera_init|Add1~11 ))

	.dataa(\camera_init|cnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\camera_init|Add1~11 ),
	.combout(\camera_init|Add1~12_combout ),
	.cout(\camera_init|Add1~13 ));
// synopsys translate_off
defparam \camera_init|Add1~12 .lut_mask = 16'hA50A;
defparam \camera_init|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N22
cycloneive_lcell_comb \camera_init|cnt[6]~5 (
// Equation(s):
// \camera_init|cnt[6]~5_combout  = (\camera_init|cnt[7]~2_combout  & ((\camera_init|cnt[6]~3_combout  & ((\camera_init|Add1~12_combout ))) # (!\camera_init|cnt[6]~3_combout  & (\camera_init|cnt [6]))))

	.dataa(\camera_init|cnt[7]~2_combout ),
	.datab(\camera_init|cnt[6]~3_combout ),
	.datac(\camera_init|cnt [6]),
	.datad(\camera_init|Add1~12_combout ),
	.cin(gnd),
	.combout(\camera_init|cnt[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|cnt[6]~5 .lut_mask = 16'hA820;
defparam \camera_init|cnt[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y6_N23
dffeas \camera_init|cnt[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|cnt[6]~5_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|cnt[6] .is_wysiwyg = "true";
defparam \camera_init|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N14
cycloneive_lcell_comb \camera_init|Add1~14 (
// Equation(s):
// \camera_init|Add1~14_combout  = \camera_init|Add1~13  $ (\camera_init|cnt [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\camera_init|cnt [7]),
	.cin(\camera_init|Add1~13 ),
	.combout(\camera_init|Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|Add1~14 .lut_mask = 16'h0FF0;
defparam \camera_init|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N20
cycloneive_lcell_comb \camera_init|cnt[7]~4 (
// Equation(s):
// \camera_init|cnt[7]~4_combout  = (\camera_init|cnt[7]~2_combout  & ((\camera_init|cnt[6]~3_combout  & (\camera_init|Add1~14_combout )) # (!\camera_init|cnt[6]~3_combout  & ((\camera_init|cnt [7])))))

	.dataa(\camera_init|cnt[7]~2_combout ),
	.datab(\camera_init|Add1~14_combout ),
	.datac(\camera_init|cnt [7]),
	.datad(\camera_init|cnt[6]~3_combout ),
	.cin(gnd),
	.combout(\camera_init|cnt[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|cnt[7]~4 .lut_mask = 16'h88A0;
defparam \camera_init|cnt[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y6_N21
dffeas \camera_init|cnt[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|cnt[7]~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|cnt[7] .is_wysiwyg = "true";
defparam \camera_init|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N24
cycloneive_lcell_comb \camera_init|Init_Done~0 (
// Equation(s):
// \camera_init|Init_Done~0_combout  = (\camera_init|cnt [4] & (\camera_init|cnt [7] & (\camera_init|cnt [6] & \camera_init|cnt [5])))

	.dataa(\camera_init|cnt [4]),
	.datab(\camera_init|cnt [7]),
	.datac(\camera_init|cnt [6]),
	.datad(\camera_init|cnt [5]),
	.cin(gnd),
	.combout(\camera_init|Init_Done~0_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|Init_Done~0 .lut_mask = 16'h8000;
defparam \camera_init|Init_Done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N8
cycloneive_lcell_comb \camera_init|cnt[7]~2 (
// Equation(s):
// \camera_init|cnt[7]~2_combout  = (\camera_init|Equal1~4_combout  & (((!\camera_init|cnt [2]) # (!\camera_init|cnt [3])) # (!\camera_init|Init_Done~0_combout )))

	.dataa(\camera_init|Init_Done~0_combout ),
	.datab(\camera_init|cnt [3]),
	.datac(\camera_init|Equal1~4_combout ),
	.datad(\camera_init|cnt [2]),
	.cin(gnd),
	.combout(\camera_init|cnt[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|cnt[7]~2 .lut_mask = 16'h70F0;
defparam \camera_init|cnt[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N26
cycloneive_lcell_comb \camera_init|cnt[3]~8 (
// Equation(s):
// \camera_init|cnt[3]~8_combout  = (\camera_init|cnt[7]~2_combout  & ((\camera_init|cnt[6]~3_combout  & ((\camera_init|Add1~6_combout ))) # (!\camera_init|cnt[6]~3_combout  & (\camera_init|cnt [3]))))

	.dataa(\camera_init|cnt[7]~2_combout ),
	.datab(\camera_init|cnt[6]~3_combout ),
	.datac(\camera_init|cnt [3]),
	.datad(\camera_init|Add1~6_combout ),
	.cin(gnd),
	.combout(\camera_init|cnt[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|cnt[3]~8 .lut_mask = 16'hA820;
defparam \camera_init|cnt[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y6_N27
dffeas \camera_init|cnt[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|cnt[3]~8_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|cnt[3] .is_wysiwyg = "true";
defparam \camera_init|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N14
cycloneive_lcell_comb \camera_init|Init_Done~1 (
// Equation(s):
// \camera_init|Init_Done~1_combout  = (\camera_init|cnt [3] & (\camera_init|Init_Done~0_combout  & \camera_init|cnt [2]))

	.dataa(gnd),
	.datab(\camera_init|cnt [3]),
	.datac(\camera_init|Init_Done~0_combout ),
	.datad(\camera_init|cnt [2]),
	.cin(gnd),
	.combout(\camera_init|Init_Done~1_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|Init_Done~1 .lut_mask = 16'hC000;
defparam \camera_init|Init_Done~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N6
cycloneive_lcell_comb \camera_init|state~10 (
// Equation(s):
// \camera_init|state~10_combout  = (!\camera_init|Init_Done~1_combout  & ((\camera_init|state.00~q ) # (!\camera_init|Equal1~4_combout )))

	.dataa(gnd),
	.datab(\camera_init|Equal1~4_combout ),
	.datac(\camera_init|state.00~q ),
	.datad(\camera_init|Init_Done~1_combout ),
	.cin(gnd),
	.combout(\camera_init|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|state~10 .lut_mask = 16'h00F3;
defparam \camera_init|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N7
dffeas \camera_init|state.00 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|state~10_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|state.00~q ),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|state.00 .is_wysiwyg = "true";
defparam \camera_init|state.00 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N26
cycloneive_lcell_comb \camera_init|state~11 (
// Equation(s):
// \camera_init|state~11_combout  = (!\camera_init|Init_Done~1_combout  & ((\camera_init|state.01~q ) # ((!\camera_init|i2c_control|RW_Done~q  & \camera_init|state.10~q ))))

	.dataa(\camera_init|i2c_control|RW_Done~q ),
	.datab(\camera_init|Init_Done~1_combout ),
	.datac(\camera_init|state.10~q ),
	.datad(\camera_init|state.01~q ),
	.cin(gnd),
	.combout(\camera_init|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|state~11 .lut_mask = 16'h3310;
defparam \camera_init|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N27
dffeas \camera_init|state.10 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|state~11_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|state.10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|state.10 .is_wysiwyg = "true";
defparam \camera_init|state.10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N16
cycloneive_lcell_comb \camera_init|state~8 (
// Equation(s):
// \camera_init|state~8_combout  = (\camera_init|i2c_control|RW_Done~q  & \camera_init|state.10~q )

	.dataa(\camera_init|i2c_control|RW_Done~q ),
	.datab(gnd),
	.datac(\camera_init|state.10~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\camera_init|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|state~8 .lut_mask = 16'hA0A0;
defparam \camera_init|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N28
cycloneive_lcell_comb \camera_init|state~9 (
// Equation(s):
// \camera_init|state~9_combout  = (!\camera_init|Init_Done~1_combout  & ((\camera_init|state~8_combout ) # ((!\camera_init|state.00~q  & !\camera_init|Equal1~4_combout ))))

	.dataa(\camera_init|state.00~q ),
	.datab(\camera_init|Init_Done~1_combout ),
	.datac(\camera_init|Equal1~4_combout ),
	.datad(\camera_init|state~8_combout ),
	.cin(gnd),
	.combout(\camera_init|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|state~9 .lut_mask = 16'h3301;
defparam \camera_init|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N29
dffeas \camera_init|state.01 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|state~9_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|state.01~q ),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|state.01 .is_wysiwyg = "true";
defparam \camera_init|state.01 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N30
cycloneive_lcell_comb \camera_init|wrreg_req~0 (
// Equation(s):
// \camera_init|wrreg_req~0_combout  = (\camera_init|Init_Done~1_combout  & (((\camera_init|wrreg_req~q )))) # (!\camera_init|Init_Done~1_combout  & ((\camera_init|state.01~q ) # ((!\camera_init|state.00~q  & \camera_init|wrreg_req~q ))))

	.dataa(\camera_init|state.00~q ),
	.datab(\camera_init|Init_Done~1_combout ),
	.datac(\camera_init|wrreg_req~q ),
	.datad(\camera_init|state.01~q ),
	.cin(gnd),
	.combout(\camera_init|wrreg_req~0_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|wrreg_req~0 .lut_mask = 16'hF3D0;
defparam \camera_init|wrreg_req~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N31
dffeas \camera_init|wrreg_req (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|wrreg_req~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|wrreg_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|wrreg_req .is_wysiwyg = "true";
defparam \camera_init|wrreg_req .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N6
cycloneive_lcell_comb \camera_init|i2c_control|Selector39~0 (
// Equation(s):
// \camera_init|i2c_control|Selector39~0_combout  = (\camera_init|i2c_control|Selector41~4_combout  & (((!\camera_init|i2c_control|state.IDLE~q  & \camera_init|wrreg_req~q )) # (!\camera_init|i2c_control|Tx_DATA[4]~0_combout ))) # 
// (!\camera_init|i2c_control|Selector41~4_combout  & (((!\camera_init|i2c_control|state.IDLE~q  & \camera_init|wrreg_req~q ))))

	.dataa(\camera_init|i2c_control|Selector41~4_combout ),
	.datab(\camera_init|i2c_control|Tx_DATA[4]~0_combout ),
	.datac(\camera_init|i2c_control|state.IDLE~q ),
	.datad(\camera_init|wrreg_req~q ),
	.cin(gnd),
	.combout(\camera_init|i2c_control|Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|Selector39~0 .lut_mask = 16'h2F22;
defparam \camera_init|i2c_control|Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N7
dffeas \camera_init|i2c_control|state.WR_REG (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|i2c_control|Selector39~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|i2c_control|state.WR_REG~q ),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|i2c_control|state.WR_REG .is_wysiwyg = "true";
defparam \camera_init|i2c_control|state.WR_REG .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N8
cycloneive_lcell_comb \camera_init|i2c_control|Selector40~0 (
// Equation(s):
// \camera_init|i2c_control|Selector40~0_combout  = (\camera_init|i2c_control|state.WR_REG~q ) # ((\camera_init|i2c_control|state.WAIT_WR_DONE~q  & !\camera_init|i2c_control|i2c_bit_shift|Trans_Done~q ))

	.dataa(\camera_init|i2c_control|state.WR_REG~q ),
	.datab(gnd),
	.datac(\camera_init|i2c_control|state.WAIT_WR_DONE~q ),
	.datad(\camera_init|i2c_control|i2c_bit_shift|Trans_Done~q ),
	.cin(gnd),
	.combout(\camera_init|i2c_control|Selector40~0_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|Selector40~0 .lut_mask = 16'hAAFA;
defparam \camera_init|i2c_control|Selector40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N9
dffeas \camera_init|i2c_control|state.WAIT_WR_DONE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|i2c_control|Selector40~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|i2c_control|state.WAIT_WR_DONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|i2c_control|state.WAIT_WR_DONE .is_wysiwyg = "true";
defparam \camera_init|i2c_control|state.WAIT_WR_DONE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N30
cycloneive_lcell_comb \camera_init|i2c_control|Selector36~0 (
// Equation(s):
// \camera_init|i2c_control|Selector36~0_combout  = (\camera_init|i2c_control|state.WAIT_RD_DONE~q ) # ((\camera_init|i2c_control|state.WAIT_WR_DONE~q ) # (\camera_init|i2c_control|state.IDLE~q ))

	.dataa(\camera_init|i2c_control|state.WAIT_RD_DONE~q ),
	.datab(gnd),
	.datac(\camera_init|i2c_control|state.WAIT_WR_DONE~q ),
	.datad(\camera_init|i2c_control|state.IDLE~q ),
	.cin(gnd),
	.combout(\camera_init|i2c_control|Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|Selector36~0 .lut_mask = 16'hFFFA;
defparam \camera_init|i2c_control|Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N24
cycloneive_lcell_comb \camera_init|i2c_control|Selector33~0 (
// Equation(s):
// \camera_init|i2c_control|Selector33~0_combout  = (\camera_init|i2c_control|cnt [0] & (\camera_init|i2c_control|i2c_bit_shift|Trans_Done~q  & (\camera_init|i2c_control|cnt [1] & \camera_init|i2c_control|state.WAIT_RD_DONE~q )))

	.dataa(\camera_init|i2c_control|cnt [0]),
	.datab(\camera_init|i2c_control|i2c_bit_shift|Trans_Done~q ),
	.datac(\camera_init|i2c_control|cnt [1]),
	.datad(\camera_init|i2c_control|state.WAIT_RD_DONE~q ),
	.cin(gnd),
	.combout(\camera_init|i2c_control|Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|Selector33~0 .lut_mask = 16'h8000;
defparam \camera_init|i2c_control|Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N18
cycloneive_lcell_comb \camera_init|i2c_control|Selector33~1 (
// Equation(s):
// \camera_init|i2c_control|Selector33~1_combout  = (\camera_init|i2c_control|Selector33~0_combout ) # ((\camera_init|i2c_control|Selector36~0_combout  & \camera_init|i2c_control|cnt [2]))

	.dataa(\camera_init|i2c_control|Selector36~0_combout ),
	.datab(\camera_init|i2c_control|Selector33~0_combout ),
	.datac(\camera_init|i2c_control|cnt [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\camera_init|i2c_control|Selector33~1_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|Selector33~1 .lut_mask = 16'hECEC;
defparam \camera_init|i2c_control|Selector33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N19
dffeas \camera_init|i2c_control|cnt[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|i2c_control|Selector33~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|i2c_control|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|i2c_control|cnt[2] .is_wysiwyg = "true";
defparam \camera_init|i2c_control|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N12
cycloneive_lcell_comb \camera_init|i2c_control|Selector38~1 (
// Equation(s):
// \camera_init|i2c_control|Selector38~1_combout  = (\camera_init|i2c_control|cnt [2] & ((\camera_init|i2c_control|state.WAIT_WR_DONE~q ) # ((\camera_init|i2c_control|state.WAIT_RD_DONE~q  & !\camera_init|i2c_control|Selector44~0_combout ))))

	.dataa(\camera_init|i2c_control|cnt [2]),
	.datab(\camera_init|i2c_control|state.WAIT_RD_DONE~q ),
	.datac(\camera_init|i2c_control|Selector44~0_combout ),
	.datad(\camera_init|i2c_control|state.WAIT_WR_DONE~q ),
	.cin(gnd),
	.combout(\camera_init|i2c_control|Selector38~1_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|Selector38~1 .lut_mask = 16'hAA08;
defparam \camera_init|i2c_control|Selector38~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N18
cycloneive_lcell_comb \camera_init|i2c_control|Selector38~0 (
// Equation(s):
// \camera_init|i2c_control|Selector38~0_combout  = (\camera_init|i2c_control|state.RD_REG_DONE~q ) # ((\camera_init|i2c_control|state.WR_REG_DONE~q ) # ((!\camera_init|i2c_control|state.IDLE~q  & !\camera_init|wrreg_req~q )))

	.dataa(\camera_init|i2c_control|state.RD_REG_DONE~q ),
	.datab(\camera_init|i2c_control|state.WR_REG_DONE~q ),
	.datac(\camera_init|i2c_control|state.IDLE~q ),
	.datad(\camera_init|wrreg_req~q ),
	.cin(gnd),
	.combout(\camera_init|i2c_control|Selector38~0_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|Selector38~0 .lut_mask = 16'hEEEF;
defparam \camera_init|i2c_control|Selector38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N14
cycloneive_lcell_comb \camera_init|i2c_control|Selector38~2 (
// Equation(s):
// \camera_init|i2c_control|Selector38~2_combout  = (!\camera_init|i2c_control|Selector38~0_combout  & ((!\camera_init|i2c_control|i2c_bit_shift|Trans_Done~q ) # (!\camera_init|i2c_control|Selector38~1_combout )))

	.dataa(\camera_init|i2c_control|Selector38~1_combout ),
	.datab(\camera_init|i2c_control|Selector38~0_combout ),
	.datac(gnd),
	.datad(\camera_init|i2c_control|i2c_bit_shift|Trans_Done~q ),
	.cin(gnd),
	.combout(\camera_init|i2c_control|Selector38~2_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|Selector38~2 .lut_mask = 16'h1133;
defparam \camera_init|i2c_control|Selector38~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N15
dffeas \camera_init|i2c_control|state.IDLE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|i2c_control|Selector38~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|i2c_control|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|i2c_control|state.IDLE .is_wysiwyg = "true";
defparam \camera_init|i2c_control|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N12
cycloneive_lcell_comb \camera_init|i2c_control|Selector34~0 (
// Equation(s):
// \camera_init|i2c_control|Selector34~0_combout  = (\camera_init|i2c_control|i2c_bit_shift|Trans_Done~q  & (!\camera_init|i2c_control|cnt [2] & \camera_init|i2c_control|cnt [0]))

	.dataa(\camera_init|i2c_control|i2c_bit_shift|Trans_Done~q ),
	.datab(\camera_init|i2c_control|cnt [2]),
	.datac(\camera_init|i2c_control|cnt [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\camera_init|i2c_control|Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|Selector34~0 .lut_mask = 16'h2020;
defparam \camera_init|i2c_control|Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N14
cycloneive_lcell_comb \camera_init|i2c_control|Selector34~1 (
// Equation(s):
// \camera_init|i2c_control|Selector34~1_combout  = (\camera_init|i2c_control|Selector34~0_combout  & ((\camera_init|i2c_control|state.WAIT_WR_DONE~q ) # (\camera_init|i2c_control|state.WAIT_RD_DONE~q  $ (\camera_init|i2c_control|cnt [1])))) # 
// (!\camera_init|i2c_control|Selector34~0_combout  & (((\camera_init|i2c_control|cnt [1]))))

	.dataa(\camera_init|i2c_control|state.WAIT_RD_DONE~q ),
	.datab(\camera_init|i2c_control|cnt [1]),
	.datac(\camera_init|i2c_control|state.WAIT_WR_DONE~q ),
	.datad(\camera_init|i2c_control|Selector34~0_combout ),
	.cin(gnd),
	.combout(\camera_init|i2c_control|Selector34~1_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|Selector34~1 .lut_mask = 16'hF6CC;
defparam \camera_init|i2c_control|Selector34~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N0
cycloneive_lcell_comb \camera_init|i2c_control|Selector34~2 (
// Equation(s):
// \camera_init|i2c_control|Selector34~2_combout  = (\camera_init|i2c_control|Selector34~1_combout  & ((\camera_init|i2c_control|state.IDLE~q ) # ((\camera_init|i2c_control|state.WAIT_WR_DONE~q ) # (\camera_init|i2c_control|state.WAIT_RD_DONE~q ))))

	.dataa(\camera_init|i2c_control|state.IDLE~q ),
	.datab(\camera_init|i2c_control|state.WAIT_WR_DONE~q ),
	.datac(\camera_init|i2c_control|Selector34~1_combout ),
	.datad(\camera_init|i2c_control|state.WAIT_RD_DONE~q ),
	.cin(gnd),
	.combout(\camera_init|i2c_control|Selector34~2_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|Selector34~2 .lut_mask = 16'hF0E0;
defparam \camera_init|i2c_control|Selector34~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N1
dffeas \camera_init|i2c_control|cnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|i2c_control|Selector34~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|i2c_control|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|i2c_control|cnt[1] .is_wysiwyg = "true";
defparam \camera_init|i2c_control|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N20
cycloneive_lcell_comb \camera_init|i2c_control|Selector44~0 (
// Equation(s):
// \camera_init|i2c_control|Selector44~0_combout  = (!\camera_init|i2c_control|cnt [1] & !\camera_init|i2c_control|cnt [0])

	.dataa(gnd),
	.datab(\camera_init|i2c_control|cnt [1]),
	.datac(\camera_init|i2c_control|cnt [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\camera_init|i2c_control|Selector44~0_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|Selector44~0 .lut_mask = 16'h0303;
defparam \camera_init|i2c_control|Selector44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N6
cycloneive_lcell_comb \camera_init|i2c_control|Cmd[2]~1 (
// Equation(s):
// \camera_init|i2c_control|Cmd[2]~1_combout  = (\camera_init|i2c_control|state.RD_REG~q  & ((\camera_init|i2c_control|Selector44~0_combout ) # ((!\camera_init|i2c_control|cnt [2])))) # (!\camera_init|i2c_control|state.RD_REG~q  & 
// (((\camera_init|i2c_control|state.WR_REG~q  & !\camera_init|i2c_control|cnt [2]))))

	.dataa(\camera_init|i2c_control|state.RD_REG~q ),
	.datab(\camera_init|i2c_control|Selector44~0_combout ),
	.datac(\camera_init|i2c_control|state.WR_REG~q ),
	.datad(\camera_init|i2c_control|cnt [2]),
	.cin(gnd),
	.combout(\camera_init|i2c_control|Cmd[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|Cmd[2]~1 .lut_mask = 16'h88FA;
defparam \camera_init|i2c_control|Cmd[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N3
dffeas \camera_init|i2c_control|Cmd[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|i2c_control|Selector50~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\camera_init|i2c_control|Cmd[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|i2c_control|Cmd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|i2c_control|Cmd[0] .is_wysiwyg = "true";
defparam \camera_init|i2c_control|Cmd[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N12
cycloneive_lcell_comb \camera_init|i2c_control|Selector49~0 (
// Equation(s):
// \camera_init|i2c_control|Selector49~0_combout  = (\camera_init|i2c_control|state.RD_REG~q  & ((\camera_init|i2c_control|cnt [2]))) # (!\camera_init|i2c_control|state.RD_REG~q  & (\camera_init|i2c_control|state.WR_REG~q  & !\camera_init|i2c_control|cnt 
// [2]))

	.dataa(\camera_init|i2c_control|state.RD_REG~q ),
	.datab(gnd),
	.datac(\camera_init|i2c_control|state.WR_REG~q ),
	.datad(\camera_init|i2c_control|cnt [2]),
	.cin(gnd),
	.combout(\camera_init|i2c_control|Selector49~0_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|Selector49~0 .lut_mask = 16'hAA50;
defparam \camera_init|i2c_control|Selector49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N14
cycloneive_lcell_comb \camera_init|i2c_control|Selector49~1 (
// Equation(s):
// \camera_init|i2c_control|Selector49~1_combout  = (\camera_init|i2c_control|cnt [1] & ((\camera_init|i2c_control|Selector49~0_combout ) # (!\camera_init|i2c_control|cnt [0]))) # (!\camera_init|i2c_control|cnt [1] & ((\camera_init|i2c_control|cnt [0])))

	.dataa(\camera_init|i2c_control|Selector49~0_combout ),
	.datab(\camera_init|i2c_control|cnt [1]),
	.datac(\camera_init|i2c_control|cnt [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\camera_init|i2c_control|Selector49~1_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|Selector49~1 .lut_mask = 16'hBCBC;
defparam \camera_init|i2c_control|Selector49~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N8
cycloneive_lcell_comb \camera_init|i2c_control|Selector49~2 (
// Equation(s):
// \camera_init|i2c_control|Selector49~2_combout  = (\camera_init|i2c_control|state.RD_REG~q  & ((\camera_init|i2c_control|Selector49~1_combout  & (\camera_init|i2c_control|Cmd [1] & \camera_init|i2c_control|Selector49~0_combout )) # 
// (!\camera_init|i2c_control|Selector49~1_combout  & ((!\camera_init|i2c_control|Selector49~0_combout ))))) # (!\camera_init|i2c_control|state.RD_REG~q  & ((\camera_init|i2c_control|Selector49~0_combout  & (!\camera_init|i2c_control|Selector49~1_combout )) 
// # (!\camera_init|i2c_control|Selector49~0_combout  & ((\camera_init|i2c_control|Cmd [1])))))

	.dataa(\camera_init|i2c_control|state.RD_REG~q ),
	.datab(\camera_init|i2c_control|Selector49~1_combout ),
	.datac(\camera_init|i2c_control|Cmd [1]),
	.datad(\camera_init|i2c_control|Selector49~0_combout ),
	.cin(gnd),
	.combout(\camera_init|i2c_control|Selector49~2_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|Selector49~2 .lut_mask = 16'h9172;
defparam \camera_init|i2c_control|Selector49~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N9
dffeas \camera_init|i2c_control|Cmd[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|i2c_control|Selector49~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|i2c_control|Cmd [1]),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|i2c_control|Cmd[1] .is_wysiwyg = "true";
defparam \camera_init|i2c_control|Cmd[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N0
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|Selector7~2 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|Selector7~2_combout  = ((!\camera_init|i2c_control|Cmd [0] & (!\camera_init|i2c_control|Cmd [2] & !\camera_init|i2c_control|Cmd [1]))) # (!\camera_init|i2c_control|Go~q )

	.dataa(\camera_init|i2c_control|Cmd [0]),
	.datab(\camera_init|i2c_control|Cmd [2]),
	.datac(\camera_init|i2c_control|Go~q ),
	.datad(\camera_init|i2c_control|Cmd [1]),
	.cin(gnd),
	.combout(\camera_init|i2c_control|i2c_bit_shift|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|Selector7~2 .lut_mask = 16'h0F1F;
defparam \camera_init|i2c_control|i2c_bit_shift|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N28
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|Selector7~0 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|Selector7~0_combout  = (\camera_init|i2c_control|i2c_bit_shift|state~19_combout  & \camera_init|i2c_control|i2c_bit_shift|state.GEN_STO~q )

	.dataa(\camera_init|i2c_control|i2c_bit_shift|state~19_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\camera_init|i2c_control|i2c_bit_shift|state.GEN_STO~q ),
	.cin(gnd),
	.combout(\camera_init|i2c_control|i2c_bit_shift|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|Selector7~0 .lut_mask = 16'hAA00;
defparam \camera_init|i2c_control|i2c_bit_shift|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N6
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|Selector7~1 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|Selector7~1_combout  = (!\camera_init|i2c_control|i2c_bit_shift|Selector12~0_combout  & ((\camera_init|i2c_control|i2c_bit_shift|state~19_combout  & (!\camera_init|i2c_control|Cmd [3])) # 
// (!\camera_init|i2c_control|i2c_bit_shift|state~19_combout  & ((!\camera_init|i2c_control|i2c_bit_shift|state.IDLE~q )))))

	.dataa(\camera_init|i2c_control|i2c_bit_shift|state~19_combout ),
	.datab(\camera_init|i2c_control|Cmd [3]),
	.datac(\camera_init|i2c_control|i2c_bit_shift|Selector12~0_combout ),
	.datad(\camera_init|i2c_control|i2c_bit_shift|state.IDLE~q ),
	.cin(gnd),
	.combout(\camera_init|i2c_control|i2c_bit_shift|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|Selector7~1 .lut_mask = 16'h0207;
defparam \camera_init|i2c_control|i2c_bit_shift|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N10
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|Selector7~3 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|Selector7~3_combout  = (!\camera_init|i2c_control|i2c_bit_shift|Selector7~0_combout  & (!\camera_init|i2c_control|i2c_bit_shift|Selector7~1_combout  & ((\camera_init|i2c_control|i2c_bit_shift|state.IDLE~q ) # 
// (!\camera_init|i2c_control|i2c_bit_shift|Selector7~2_combout ))))

	.dataa(\camera_init|i2c_control|i2c_bit_shift|Selector7~2_combout ),
	.datab(\camera_init|i2c_control|i2c_bit_shift|Selector7~0_combout ),
	.datac(\camera_init|i2c_control|i2c_bit_shift|state.IDLE~q ),
	.datad(\camera_init|i2c_control|i2c_bit_shift|Selector7~1_combout ),
	.cin(gnd),
	.combout(\camera_init|i2c_control|i2c_bit_shift|Selector7~3_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|Selector7~3 .lut_mask = 16'h0031;
defparam \camera_init|i2c_control|i2c_bit_shift|Selector7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N11
dffeas \camera_init|i2c_control|i2c_bit_shift|state.IDLE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|i2c_control|i2c_bit_shift|Selector7~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|i2c_control|i2c_bit_shift|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|state.IDLE .is_wysiwyg = "true";
defparam \camera_init|i2c_control|i2c_bit_shift|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N14
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|Selector8~0 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|Selector8~0_combout  = (\camera_init|i2c_control|i2c_bit_shift|state.GEN_STA~q  & (((!\camera_init|i2c_control|Cmd [0] & !\camera_init|i2c_control|Cmd [2])) # (!\camera_init|i2c_control|i2c_bit_shift|state~19_combout 
// )))

	.dataa(\camera_init|i2c_control|i2c_bit_shift|state.GEN_STA~q ),
	.datab(\camera_init|i2c_control|i2c_bit_shift|state~19_combout ),
	.datac(\camera_init|i2c_control|Cmd [0]),
	.datad(\camera_init|i2c_control|Cmd [2]),
	.cin(gnd),
	.combout(\camera_init|i2c_control|i2c_bit_shift|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|Selector8~0 .lut_mask = 16'h222A;
defparam \camera_init|i2c_control|i2c_bit_shift|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N20
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|Selector8~1 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|Selector8~1_combout  = (\camera_init|i2c_control|i2c_bit_shift|Selector8~0_combout ) # ((!\camera_init|i2c_control|i2c_bit_shift|state.IDLE~q  & (\camera_init|i2c_control|Cmd [1] & \camera_init|i2c_control|Go~q )))

	.dataa(\camera_init|i2c_control|i2c_bit_shift|state.IDLE~q ),
	.datab(\camera_init|i2c_control|i2c_bit_shift|Selector8~0_combout ),
	.datac(\camera_init|i2c_control|Cmd [1]),
	.datad(\camera_init|i2c_control|Go~q ),
	.cin(gnd),
	.combout(\camera_init|i2c_control|i2c_bit_shift|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|Selector8~1 .lut_mask = 16'hDCCC;
defparam \camera_init|i2c_control|i2c_bit_shift|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N21
dffeas \camera_init|i2c_control|i2c_bit_shift|state.GEN_STA (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|i2c_control|i2c_bit_shift|Selector8~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|i2c_control|i2c_bit_shift|state.GEN_STA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|state.GEN_STA .is_wysiwyg = "true";
defparam \camera_init|i2c_control|i2c_bit_shift|state.GEN_STA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N26
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|Selector5~1 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|Selector5~1_combout  = (\camera_init|i2c_control|i2c_bit_shift|state.GEN_STA~q ) # ((\camera_init|i2c_control|i2c_bit_shift|state.RD_DATA~q ) # ((\camera_init|i2c_control|i2c_bit_shift|state.GEN_STO~q ) # 
// (\camera_init|i2c_control|i2c_bit_shift|state.WR_DATA~q )))

	.dataa(\camera_init|i2c_control|i2c_bit_shift|state.GEN_STA~q ),
	.datab(\camera_init|i2c_control|i2c_bit_shift|state.RD_DATA~q ),
	.datac(\camera_init|i2c_control|i2c_bit_shift|state.GEN_STO~q ),
	.datad(\camera_init|i2c_control|i2c_bit_shift|state.WR_DATA~q ),
	.cin(gnd),
	.combout(\camera_init|i2c_control|i2c_bit_shift|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|Selector5~1 .lut_mask = 16'hFFFE;
defparam \camera_init|i2c_control|i2c_bit_shift|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N8
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|Selector5~0 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|Selector5~0_combout  = (!\camera_init|i2c_control|i2c_bit_shift|Selector12~0_combout  & ((\camera_init|i2c_control|i2c_bit_shift|Trans_Done~q ) # ((!\camera_init|i2c_control|Cmd [3] & 
// \camera_init|i2c_control|i2c_bit_shift|state~19_combout ))))

	.dataa(\camera_init|i2c_control|i2c_bit_shift|Selector12~0_combout ),
	.datab(\camera_init|i2c_control|Cmd [3]),
	.datac(\camera_init|i2c_control|i2c_bit_shift|Trans_Done~q ),
	.datad(\camera_init|i2c_control|i2c_bit_shift|state~19_combout ),
	.cin(gnd),
	.combout(\camera_init|i2c_control|i2c_bit_shift|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|Selector5~0 .lut_mask = 16'h5150;
defparam \camera_init|i2c_control|i2c_bit_shift|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N22
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|Selector5~2 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|Selector5~2_combout  = (\camera_init|i2c_control|i2c_bit_shift|Selector5~0_combout ) # ((\camera_init|i2c_control|i2c_bit_shift|Selector7~0_combout ) # ((\camera_init|i2c_control|i2c_bit_shift|Selector5~1_combout  & 
// \camera_init|i2c_control|i2c_bit_shift|Trans_Done~q )))

	.dataa(\camera_init|i2c_control|i2c_bit_shift|Selector5~1_combout ),
	.datab(\camera_init|i2c_control|i2c_bit_shift|Selector5~0_combout ),
	.datac(\camera_init|i2c_control|i2c_bit_shift|Trans_Done~q ),
	.datad(\camera_init|i2c_control|i2c_bit_shift|Selector7~0_combout ),
	.cin(gnd),
	.combout(\camera_init|i2c_control|i2c_bit_shift|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|Selector5~2 .lut_mask = 16'hFFEC;
defparam \camera_init|i2c_control|i2c_bit_shift|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N23
dffeas \camera_init|i2c_control|i2c_bit_shift|Trans_Done (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|i2c_control|i2c_bit_shift|Selector5~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|i2c_control|i2c_bit_shift|Trans_Done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|Trans_Done .is_wysiwyg = "true";
defparam \camera_init|i2c_control|i2c_bit_shift|Trans_Done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N20
cycloneive_lcell_comb \camera_init|i2c_control|Selector42~0 (
// Equation(s):
// \camera_init|i2c_control|Selector42~0_combout  = (\camera_init|i2c_control|i2c_bit_shift|Trans_Done~q  & (!\camera_init|i2c_control|cnt [2] & \camera_init|i2c_control|state.WAIT_RD_DONE~q ))

	.dataa(\camera_init|i2c_control|i2c_bit_shift|Trans_Done~q ),
	.datab(\camera_init|i2c_control|cnt [2]),
	.datac(gnd),
	.datad(\camera_init|i2c_control|state.WAIT_RD_DONE~q ),
	.cin(gnd),
	.combout(\camera_init|i2c_control|Selector42~0_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|Selector42~0 .lut_mask = 16'h2200;
defparam \camera_init|i2c_control|Selector42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N21
dffeas \camera_init|i2c_control|state.RD_REG (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|i2c_control|Selector42~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|i2c_control|state.RD_REG~q ),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|i2c_control|state.RD_REG .is_wysiwyg = "true";
defparam \camera_init|i2c_control|state.RD_REG .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N2
cycloneive_lcell_comb \camera_init|i2c_control|Selector50~0 (
// Equation(s):
// \camera_init|i2c_control|Selector50~0_combout  = (!\camera_init|i2c_control|cnt [2]) # (!\camera_init|i2c_control|state.RD_REG~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\camera_init|i2c_control|state.RD_REG~q ),
	.datad(\camera_init|i2c_control|cnt [2]),
	.cin(gnd),
	.combout(\camera_init|i2c_control|Selector50~0_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|Selector50~0 .lut_mask = 16'h0FFF;
defparam \camera_init|i2c_control|Selector50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N16
cycloneive_lcell_comb \camera_init|i2c_control|Cmd[2]~3 (
// Equation(s):
// \camera_init|i2c_control|Cmd[2]~3_combout  = !\camera_init|i2c_control|Selector50~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\camera_init|i2c_control|Selector50~0_combout ),
	.cin(gnd),
	.combout(\camera_init|i2c_control|Cmd[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|Cmd[2]~3 .lut_mask = 16'h00FF;
defparam \camera_init|i2c_control|Cmd[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N17
dffeas \camera_init|i2c_control|Cmd[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|i2c_control|Cmd[2]~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\camera_init|i2c_control|Cmd[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|i2c_control|Cmd [2]),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|i2c_control|Cmd[2] .is_wysiwyg = "true";
defparam \camera_init|i2c_control|Cmd[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N8
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|Selector9~0 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|Selector9~0_combout  = (!\camera_init|i2c_control|Cmd [1] & (!\camera_init|i2c_control|i2c_bit_shift|state.IDLE~q  & \camera_init|i2c_control|Go~q ))

	.dataa(\camera_init|i2c_control|Cmd [1]),
	.datab(gnd),
	.datac(\camera_init|i2c_control|i2c_bit_shift|state.IDLE~q ),
	.datad(\camera_init|i2c_control|Go~q ),
	.cin(gnd),
	.combout(\camera_init|i2c_control|i2c_bit_shift|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|Selector9~0 .lut_mask = 16'h0500;
defparam \camera_init|i2c_control|i2c_bit_shift|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N16
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|Selector10~1 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|Selector10~1_combout  = (\camera_init|i2c_control|Cmd [2] & ((\camera_init|i2c_control|i2c_bit_shift|Selector10~0_combout ) # ((\camera_init|i2c_control|i2c_bit_shift|Selector9~0_combout  & 
// !\camera_init|i2c_control|Cmd [0]))))

	.dataa(\camera_init|i2c_control|Cmd [2]),
	.datab(\camera_init|i2c_control|i2c_bit_shift|Selector9~0_combout ),
	.datac(\camera_init|i2c_control|Cmd [0]),
	.datad(\camera_init|i2c_control|i2c_bit_shift|Selector10~0_combout ),
	.cin(gnd),
	.combout(\camera_init|i2c_control|i2c_bit_shift|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|Selector10~1 .lut_mask = 16'hAA08;
defparam \camera_init|i2c_control|i2c_bit_shift|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N0
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|Selector10~2 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|Selector10~2_combout  = (\camera_init|i2c_control|i2c_bit_shift|Selector10~1_combout ) # ((\camera_init|i2c_control|i2c_bit_shift|state.RD_DATA~q  & ((!\camera_init|i2c_control|i2c_bit_shift|Equal0~6_combout ) # 
// (!\camera_init|i2c_control|i2c_bit_shift|Equal1~1_combout ))))

	.dataa(\camera_init|i2c_control|i2c_bit_shift|Equal1~1_combout ),
	.datab(\camera_init|i2c_control|i2c_bit_shift|Selector10~1_combout ),
	.datac(\camera_init|i2c_control|i2c_bit_shift|state.RD_DATA~q ),
	.datad(\camera_init|i2c_control|i2c_bit_shift|Equal0~6_combout ),
	.cin(gnd),
	.combout(\camera_init|i2c_control|i2c_bit_shift|Selector10~2_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|Selector10~2 .lut_mask = 16'hDCFC;
defparam \camera_init|i2c_control|i2c_bit_shift|Selector10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N1
dffeas \camera_init|i2c_control|i2c_bit_shift|state.RD_DATA (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|i2c_control|i2c_bit_shift|Selector10~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|i2c_control|i2c_bit_shift|state.RD_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|state.RD_DATA .is_wysiwyg = "true";
defparam \camera_init|i2c_control|i2c_bit_shift|state.RD_DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N28
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|cnt[3]~8 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|cnt[3]~8_combout  = (!\camera_init|i2c_control|i2c_bit_shift|state.WR_DATA~q  & !\camera_init|i2c_control|i2c_bit_shift|state.RD_DATA~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\camera_init|i2c_control|i2c_bit_shift|state.WR_DATA~q ),
	.datad(\camera_init|i2c_control|i2c_bit_shift|state.RD_DATA~q ),
	.cin(gnd),
	.combout(\camera_init|i2c_control|i2c_bit_shift|cnt[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|cnt[3]~8 .lut_mask = 16'h000F;
defparam \camera_init|i2c_control|i2c_bit_shift|cnt[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N20
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|cnt[3]~7 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|cnt[3]~7_combout  = (\camera_init|i2c_control|i2c_bit_shift|state.GEN_STA~q ) # ((\camera_init|i2c_control|i2c_bit_shift|state.GEN_ACK~q ) # ((\camera_init|i2c_control|i2c_bit_shift|state.GEN_STO~q ) # 
// (\camera_init|i2c_control|i2c_bit_shift|state.CHECK_ACK~q )))

	.dataa(\camera_init|i2c_control|i2c_bit_shift|state.GEN_STA~q ),
	.datab(\camera_init|i2c_control|i2c_bit_shift|state.GEN_ACK~q ),
	.datac(\camera_init|i2c_control|i2c_bit_shift|state.GEN_STO~q ),
	.datad(\camera_init|i2c_control|i2c_bit_shift|state.CHECK_ACK~q ),
	.cin(gnd),
	.combout(\camera_init|i2c_control|i2c_bit_shift|cnt[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|cnt[3]~7 .lut_mask = 16'hFFFE;
defparam \camera_init|i2c_control|i2c_bit_shift|cnt[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N6
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|cnt[3]~9 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|cnt[3]~9_combout  = (\camera_init|i2c_control|i2c_bit_shift|Equal2~1_combout  & ((\camera_init|i2c_control|i2c_bit_shift|cnt[3]~7_combout ) # ((!\camera_init|i2c_control|i2c_bit_shift|cnt[3]~8_combout  & 
// \camera_init|i2c_control|i2c_bit_shift|Equal1~1_combout )))) # (!\camera_init|i2c_control|i2c_bit_shift|Equal2~1_combout  & (!\camera_init|i2c_control|i2c_bit_shift|cnt[3]~8_combout  & (\camera_init|i2c_control|i2c_bit_shift|Equal1~1_combout )))

	.dataa(\camera_init|i2c_control|i2c_bit_shift|Equal2~1_combout ),
	.datab(\camera_init|i2c_control|i2c_bit_shift|cnt[3]~8_combout ),
	.datac(\camera_init|i2c_control|i2c_bit_shift|Equal1~1_combout ),
	.datad(\camera_init|i2c_control|i2c_bit_shift|cnt[3]~7_combout ),
	.cin(gnd),
	.combout(\camera_init|i2c_control|i2c_bit_shift|cnt[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|cnt[3]~9 .lut_mask = 16'hBA30;
defparam \camera_init|i2c_control|i2c_bit_shift|cnt[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N10
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|cnt[3]~10 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|cnt[3]~10_combout  = (!\camera_init|i2c_control|i2c_bit_shift|div_cnt [0] & (\camera_init|i2c_control|i2c_bit_shift|Equal0~5_combout  & (\camera_init|i2c_control|i2c_bit_shift|Equal0~4_combout  & 
// \camera_init|i2c_control|i2c_bit_shift|state.IDLE~q )))

	.dataa(\camera_init|i2c_control|i2c_bit_shift|div_cnt [0]),
	.datab(\camera_init|i2c_control|i2c_bit_shift|Equal0~5_combout ),
	.datac(\camera_init|i2c_control|i2c_bit_shift|Equal0~4_combout ),
	.datad(\camera_init|i2c_control|i2c_bit_shift|state.IDLE~q ),
	.cin(gnd),
	.combout(\camera_init|i2c_control|i2c_bit_shift|cnt[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|cnt[3]~10 .lut_mask = 16'h4000;
defparam \camera_init|i2c_control|i2c_bit_shift|cnt[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N13
dffeas \camera_init|i2c_control|i2c_bit_shift|cnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|i2c_control|i2c_bit_shift|cnt[0]~5_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\camera_init|i2c_control|i2c_bit_shift|cnt[3]~9_combout ),
	.sload(gnd),
	.ena(\camera_init|i2c_control|i2c_bit_shift|cnt[3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|i2c_control|i2c_bit_shift|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|cnt[0] .is_wysiwyg = "true";
defparam \camera_init|i2c_control|i2c_bit_shift|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N14
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|cnt[1]~11 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|cnt[1]~11_combout  = (\camera_init|i2c_control|i2c_bit_shift|cnt [1] & (!\camera_init|i2c_control|i2c_bit_shift|cnt[0]~6 )) # (!\camera_init|i2c_control|i2c_bit_shift|cnt [1] & 
// ((\camera_init|i2c_control|i2c_bit_shift|cnt[0]~6 ) # (GND)))
// \camera_init|i2c_control|i2c_bit_shift|cnt[1]~12  = CARRY((!\camera_init|i2c_control|i2c_bit_shift|cnt[0]~6 ) # (!\camera_init|i2c_control|i2c_bit_shift|cnt [1]))

	.dataa(gnd),
	.datab(\camera_init|i2c_control|i2c_bit_shift|cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\camera_init|i2c_control|i2c_bit_shift|cnt[0]~6 ),
	.combout(\camera_init|i2c_control|i2c_bit_shift|cnt[1]~11_combout ),
	.cout(\camera_init|i2c_control|i2c_bit_shift|cnt[1]~12 ));
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|cnt[1]~11 .lut_mask = 16'h3C3F;
defparam \camera_init|i2c_control|i2c_bit_shift|cnt[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y6_N15
dffeas \camera_init|i2c_control|i2c_bit_shift|cnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|i2c_control|i2c_bit_shift|cnt[1]~11_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\camera_init|i2c_control|i2c_bit_shift|cnt[3]~9_combout ),
	.sload(gnd),
	.ena(\camera_init|i2c_control|i2c_bit_shift|cnt[3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|i2c_control|i2c_bit_shift|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|cnt[1] .is_wysiwyg = "true";
defparam \camera_init|i2c_control|i2c_bit_shift|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N16
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|cnt[2]~13 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|cnt[2]~13_combout  = (\camera_init|i2c_control|i2c_bit_shift|cnt [2] & (\camera_init|i2c_control|i2c_bit_shift|cnt[1]~12  $ (GND))) # (!\camera_init|i2c_control|i2c_bit_shift|cnt [2] & 
// (!\camera_init|i2c_control|i2c_bit_shift|cnt[1]~12  & VCC))
// \camera_init|i2c_control|i2c_bit_shift|cnt[2]~14  = CARRY((\camera_init|i2c_control|i2c_bit_shift|cnt [2] & !\camera_init|i2c_control|i2c_bit_shift|cnt[1]~12 ))

	.dataa(gnd),
	.datab(\camera_init|i2c_control|i2c_bit_shift|cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\camera_init|i2c_control|i2c_bit_shift|cnt[1]~12 ),
	.combout(\camera_init|i2c_control|i2c_bit_shift|cnt[2]~13_combout ),
	.cout(\camera_init|i2c_control|i2c_bit_shift|cnt[2]~14 ));
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|cnt[2]~13 .lut_mask = 16'hC30C;
defparam \camera_init|i2c_control|i2c_bit_shift|cnt[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y6_N17
dffeas \camera_init|i2c_control|i2c_bit_shift|cnt[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|i2c_control|i2c_bit_shift|cnt[2]~13_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\camera_init|i2c_control|i2c_bit_shift|cnt[3]~9_combout ),
	.sload(gnd),
	.ena(\camera_init|i2c_control|i2c_bit_shift|cnt[3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|i2c_control|i2c_bit_shift|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|cnt[2] .is_wysiwyg = "true";
defparam \camera_init|i2c_control|i2c_bit_shift|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N18
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|cnt[3]~15 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|cnt[3]~15_combout  = (\camera_init|i2c_control|i2c_bit_shift|cnt [3] & (!\camera_init|i2c_control|i2c_bit_shift|cnt[2]~14 )) # (!\camera_init|i2c_control|i2c_bit_shift|cnt [3] & 
// ((\camera_init|i2c_control|i2c_bit_shift|cnt[2]~14 ) # (GND)))
// \camera_init|i2c_control|i2c_bit_shift|cnt[3]~16  = CARRY((!\camera_init|i2c_control|i2c_bit_shift|cnt[2]~14 ) # (!\camera_init|i2c_control|i2c_bit_shift|cnt [3]))

	.dataa(gnd),
	.datab(\camera_init|i2c_control|i2c_bit_shift|cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\camera_init|i2c_control|i2c_bit_shift|cnt[2]~14 ),
	.combout(\camera_init|i2c_control|i2c_bit_shift|cnt[3]~15_combout ),
	.cout(\camera_init|i2c_control|i2c_bit_shift|cnt[3]~16 ));
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|cnt[3]~15 .lut_mask = 16'h3C3F;
defparam \camera_init|i2c_control|i2c_bit_shift|cnt[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y6_N19
dffeas \camera_init|i2c_control|i2c_bit_shift|cnt[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|i2c_control|i2c_bit_shift|cnt[3]~15_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\camera_init|i2c_control|i2c_bit_shift|cnt[3]~9_combout ),
	.sload(gnd),
	.ena(\camera_init|i2c_control|i2c_bit_shift|cnt[3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|i2c_control|i2c_bit_shift|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|cnt[3] .is_wysiwyg = "true";
defparam \camera_init|i2c_control|i2c_bit_shift|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N20
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|cnt[4]~17 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|cnt[4]~17_combout  = \camera_init|i2c_control|i2c_bit_shift|cnt [4] $ (!\camera_init|i2c_control|i2c_bit_shift|cnt[3]~16 )

	.dataa(gnd),
	.datab(\camera_init|i2c_control|i2c_bit_shift|cnt [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(\camera_init|i2c_control|i2c_bit_shift|cnt[3]~16 ),
	.combout(\camera_init|i2c_control|i2c_bit_shift|cnt[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|cnt[4]~17 .lut_mask = 16'hC3C3;
defparam \camera_init|i2c_control|i2c_bit_shift|cnt[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y6_N21
dffeas \camera_init|i2c_control|i2c_bit_shift|cnt[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|i2c_control|i2c_bit_shift|cnt[4]~17_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\camera_init|i2c_control|i2c_bit_shift|cnt[3]~9_combout ),
	.sload(gnd),
	.ena(\camera_init|i2c_control|i2c_bit_shift|cnt[3]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|i2c_control|i2c_bit_shift|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|cnt[4] .is_wysiwyg = "true";
defparam \camera_init|i2c_control|i2c_bit_shift|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N24
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|Equal1~1 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|Equal1~1_combout  = (\camera_init|i2c_control|i2c_bit_shift|cnt [4] & (\camera_init|i2c_control|i2c_bit_shift|cnt [2] & (\camera_init|i2c_control|i2c_bit_shift|Equal1~0_combout  & 
// \camera_init|i2c_control|i2c_bit_shift|cnt [3])))

	.dataa(\camera_init|i2c_control|i2c_bit_shift|cnt [4]),
	.datab(\camera_init|i2c_control|i2c_bit_shift|cnt [2]),
	.datac(\camera_init|i2c_control|i2c_bit_shift|Equal1~0_combout ),
	.datad(\camera_init|i2c_control|i2c_bit_shift|cnt [3]),
	.cin(gnd),
	.combout(\camera_init|i2c_control|i2c_bit_shift|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|Equal1~1 .lut_mask = 16'h8000;
defparam \camera_init|i2c_control|i2c_bit_shift|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N12
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|Selector9~1 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|Selector9~1_combout  = (\camera_init|i2c_control|Cmd [0] & ((\camera_init|i2c_control|i2c_bit_shift|Selector9~0_combout ) # ((\camera_init|i2c_control|i2c_bit_shift|state.GEN_STA~q  & 
// \camera_init|i2c_control|i2c_bit_shift|state~19_combout ))))

	.dataa(\camera_init|i2c_control|Cmd [0]),
	.datab(\camera_init|i2c_control|i2c_bit_shift|state.GEN_STA~q ),
	.datac(\camera_init|i2c_control|i2c_bit_shift|state~19_combout ),
	.datad(\camera_init|i2c_control|i2c_bit_shift|Selector9~0_combout ),
	.cin(gnd),
	.combout(\camera_init|i2c_control|i2c_bit_shift|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|Selector9~1 .lut_mask = 16'hAA80;
defparam \camera_init|i2c_control|i2c_bit_shift|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N26
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|Selector9~2 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|Selector9~2_combout  = (\camera_init|i2c_control|i2c_bit_shift|Selector9~1_combout ) # ((\camera_init|i2c_control|i2c_bit_shift|state.WR_DATA~q  & ((!\camera_init|i2c_control|i2c_bit_shift|Equal0~6_combout ) # 
// (!\camera_init|i2c_control|i2c_bit_shift|Equal1~1_combout ))))

	.dataa(\camera_init|i2c_control|i2c_bit_shift|Equal1~1_combout ),
	.datab(\camera_init|i2c_control|i2c_bit_shift|Equal0~6_combout ),
	.datac(\camera_init|i2c_control|i2c_bit_shift|state.WR_DATA~q ),
	.datad(\camera_init|i2c_control|i2c_bit_shift|Selector9~1_combout ),
	.cin(gnd),
	.combout(\camera_init|i2c_control|i2c_bit_shift|Selector9~2_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|Selector9~2 .lut_mask = 16'hFF70;
defparam \camera_init|i2c_control|i2c_bit_shift|Selector9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N27
dffeas \camera_init|i2c_control|i2c_bit_shift|state.WR_DATA (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|i2c_control|i2c_bit_shift|Selector9~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|i2c_control|i2c_bit_shift|state.WR_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|state.WR_DATA .is_wysiwyg = "true";
defparam \camera_init|i2c_control|i2c_bit_shift|state.WR_DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N24
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|i2c_sdat_o~0 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|i2c_sdat_o~0_combout  = (\camera_init|i2c_control|i2c_bit_shift|Equal0~6_combout  & (!\camera_init|i2c_control|i2c_bit_shift|cnt [1] & !\camera_init|i2c_control|i2c_bit_shift|cnt [0]))

	.dataa(\camera_init|i2c_control|i2c_bit_shift|Equal0~6_combout ),
	.datab(gnd),
	.datac(\camera_init|i2c_control|i2c_bit_shift|cnt [1]),
	.datad(\camera_init|i2c_control|i2c_bit_shift|cnt [0]),
	.cin(gnd),
	.combout(\camera_init|i2c_control|i2c_bit_shift|i2c_sdat_o~0_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|i2c_sdat_o~0 .lut_mask = 16'h000A;
defparam \camera_init|i2c_control|i2c_bit_shift|i2c_sdat_o~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N12
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|Selector19~0 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|Selector19~0_combout  = (!\camera_init|i2c_control|i2c_bit_shift|Equal0~6_combout  & ((\camera_init|i2c_control|i2c_bit_shift|state.GEN_STA~q ) # ((\camera_init|i2c_control|i2c_bit_shift|state.GEN_ACK~q ) # 
// (\camera_init|i2c_control|i2c_bit_shift|state.GEN_STO~q ))))

	.dataa(\camera_init|i2c_control|i2c_bit_shift|state.GEN_STA~q ),
	.datab(\camera_init|i2c_control|i2c_bit_shift|state.GEN_ACK~q ),
	.datac(\camera_init|i2c_control|i2c_bit_shift|Equal0~6_combout ),
	.datad(\camera_init|i2c_control|i2c_bit_shift|state.GEN_STO~q ),
	.cin(gnd),
	.combout(\camera_init|i2c_control|i2c_bit_shift|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|Selector19~0 .lut_mask = 16'h0F0E;
defparam \camera_init|i2c_control|i2c_bit_shift|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N30
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|Selector19~1 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|Selector19~1_combout  = (\camera_init|i2c_control|i2c_bit_shift|Selector19~0_combout ) # ((\camera_init|i2c_control|i2c_bit_shift|state.RD_DATA~q ) # ((\camera_init|i2c_control|i2c_bit_shift|state.CHECK_ACK~q ) # 
// (!\camera_init|i2c_control|i2c_bit_shift|state.IDLE~q )))

	.dataa(\camera_init|i2c_control|i2c_bit_shift|Selector19~0_combout ),
	.datab(\camera_init|i2c_control|i2c_bit_shift|state.RD_DATA~q ),
	.datac(\camera_init|i2c_control|i2c_bit_shift|state.IDLE~q ),
	.datad(\camera_init|i2c_control|i2c_bit_shift|state.CHECK_ACK~q ),
	.cin(gnd),
	.combout(\camera_init|i2c_control|i2c_bit_shift|Selector19~1_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|Selector19~1 .lut_mask = 16'hFFEF;
defparam \camera_init|i2c_control|i2c_bit_shift|Selector19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N24
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|Selector19~2 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|Selector19~2_combout  = (!\camera_init|i2c_control|i2c_bit_shift|i2c_sdat_o~q  & ((\camera_init|i2c_control|i2c_bit_shift|Selector19~1_combout ) # ((\camera_init|i2c_control|i2c_bit_shift|state.WR_DATA~q  & 
// !\camera_init|i2c_control|i2c_bit_shift|i2c_sdat_o~0_combout ))))

	.dataa(\camera_init|i2c_control|i2c_bit_shift|state.WR_DATA~q ),
	.datab(\camera_init|i2c_control|i2c_bit_shift|i2c_sdat_o~0_combout ),
	.datac(\camera_init|i2c_control|i2c_bit_shift|i2c_sdat_o~q ),
	.datad(\camera_init|i2c_control|i2c_bit_shift|Selector19~1_combout ),
	.cin(gnd),
	.combout(\camera_init|i2c_control|i2c_bit_shift|Selector19~2_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|Selector19~2 .lut_mask = 16'h0F02;
defparam \camera_init|i2c_control|i2c_bit_shift|Selector19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N26
cycloneive_lcell_comb \camera_init|i2c_control|Tx_DATA[4]~1 (
// Equation(s):
// \camera_init|i2c_control|Tx_DATA[4]~1_combout  = (\camera_init|i2c_control|cnt [0] & (\camera_init|i2c_control|cnt [1] & \camera_init|i2c_control|state.WR_REG~q ))

	.dataa(gnd),
	.datab(\camera_init|i2c_control|cnt [0]),
	.datac(\camera_init|i2c_control|cnt [1]),
	.datad(\camera_init|i2c_control|state.WR_REG~q ),
	.cin(gnd),
	.combout(\camera_init|i2c_control|Tx_DATA[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|Tx_DATA[4]~1 .lut_mask = 16'hC000;
defparam \camera_init|i2c_control|Tx_DATA[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y6_N0
cycloneive_ram_block \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(36'b000000000000000000000000000000000000),
	.portaaddr({\camera_init|cnt [7],\camera_init|cnt [6],\camera_init|cnt [5],\camera_init|cnt [4],\camera_init|cnt [3],\camera_init|cnt [2],\camera_init|cnt [1],\camera_init|cnt [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a0 .init_file = "db/OV5640.ram0_ov5640_init_table_rgb_ee8cf6bb.hdl.mif";
defparam \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_l181:auto_generated|ALTSYNCRAM";
defparam \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 24;
defparam \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a0 .mem_init4 = 1024'h000000000000000000000000000000000000000474020000350300000500183000382404000483716000460C20000460B370004407040004713030003006C300030021C0004004020003A15E00003A14020003A03E00003A0202000370C03000370952000361229000361800000381304000380FE4000380E02000380D640003;
defparam \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a0 .mem_init3 = 2048'h80C07000380B80000380A000003809A00003808000003807A900038060600038053F00038040A0003803FA0003802000003801000003800000003815310003814310003821000003820400003C0707000303669000303521000300802000502500000530C06000530B04000530A30000530908000530716000530608000530530000530408000530300000530210000530130000530008000501D40000558BF8000558A00000558910000558410000558340000558006000538B98000538A0100053891000053886C00053877C00053868800053857E00053840A00053830800053825B00053811E00054901D000548FEA000548EDD000548DCD000548CB8000;
defparam \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 2048'h548BAA000548A9A00054899100054888700054877D000548671000548565000548451000548328000548214000548108000548001000519E38000519D82000519C06000519B00000519A040005199120005198040005197010005196030005195F00005194F00005193700005192040005191F8000519046000518F56000518E3D000518D42000518CB2000518BE0000518A540005189750005188090005187090005186090005185240005184250005183140005182000005181F20005180FF000583DCE000583C42000583B28000583A2600058392400058384400058372600058362200058352200058342400058332600058322400058314200058304000;
defparam \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h0582F22000582E06000582D24000582C24000582B22000582A24000582926000582864000582726000582608000582526000582446000582328000582215000582111000582011000581F17000581E29000581D0E000581C08000581B06000581A0500058190800058180D000581708000581603000581501000581400000581303000581207000581109000581003000580F00000580E00000580D03000580C08000580B0D000580A0800058090500058080500058070800058060C00058052600058041200058030F00058020F0005801140005800230003A1F140003A11600003A1E260003A1B300003A10280003A0F300005000A7000440E00000501F010;
defparam \camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h00430061000302E00000300E580003004FF00030000000040051A0004001020003708640003812000003811100003810000003C0B400003C0A9C0003C091C0003C08000003C07080003C06000003C05980003C04280003C01340003622010003634400003636030003635130003A19F80003A18000003A1343000471C50000371B20000362052000302D6000036013300036000800037311200039010A00039061000039050200037051A000370B6000037170100037157800037035A0003704A00003621E00003633120003632E200036310E00036303600031080100030371300030341A0003018FF0003017FF000310303000300842000300882000310311;
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N24
cycloneive_lcell_comb \camera_init|i2c_control|Selector55~0 (
// Equation(s):
// \camera_init|i2c_control|Selector55~0_combout  = (\camera_init|i2c_control|cnt [0] & (((\camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a19 )))) # (!\camera_init|i2c_control|cnt [0] & 
// ((\camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a11 ) # ((!\camera_init|i2c_control|cnt [1]))))

	.dataa(\camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\camera_init|i2c_control|cnt [1]),
	.datac(\camera_init|i2c_control|cnt [0]),
	.datad(\camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\camera_init|i2c_control|Selector55~0_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|Selector55~0 .lut_mask = 16'hFB0B;
defparam \camera_init|i2c_control|Selector55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N8
cycloneive_lcell_comb \camera_init|i2c_control|Tx_DATA[4]~2 (
// Equation(s):
// \camera_init|i2c_control|Tx_DATA[4]~2_combout  = (\camera_init|i2c_control|state.RD_REG~q  & (\camera_init|i2c_control|cnt [0] & \camera_init|i2c_control|cnt [1]))

	.dataa(\camera_init|i2c_control|state.RD_REG~q ),
	.datab(gnd),
	.datac(\camera_init|i2c_control|cnt [0]),
	.datad(\camera_init|i2c_control|cnt [1]),
	.cin(gnd),
	.combout(\camera_init|i2c_control|Tx_DATA[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|Tx_DATA[4]~2 .lut_mask = 16'hA000;
defparam \camera_init|i2c_control|Tx_DATA[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N2
cycloneive_lcell_comb \camera_init|i2c_control|Selector55~1 (
// Equation(s):
// \camera_init|i2c_control|Selector55~1_combout  = (\camera_init|i2c_control|Tx_DATA[4]~2_combout ) # ((\camera_init|i2c_control|Tx_DATA[4]~1_combout  & ((\camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a3 ))) # 
// (!\camera_init|i2c_control|Tx_DATA[4]~1_combout  & (\camera_init|i2c_control|Selector55~0_combout )))

	.dataa(\camera_init|i2c_control|Tx_DATA[4]~1_combout ),
	.datab(\camera_init|i2c_control|Selector55~0_combout ),
	.datac(\camera_init|i2c_control|Tx_DATA[4]~2_combout ),
	.datad(\camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\camera_init|i2c_control|Selector55~1_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|Selector55~1 .lut_mask = 16'hFEF4;
defparam \camera_init|i2c_control|Selector55~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N26
cycloneive_lcell_comb \camera_init|i2c_control|Tx_DATA[4]~3 (
// Equation(s):
// \camera_init|i2c_control|Tx_DATA[4]~3_combout  = (!\camera_init|i2c_control|cnt [2] & ((\camera_init|i2c_control|state.RD_REG~q ) # (\camera_init|i2c_control|state.WR_REG~q )))

	.dataa(\camera_init|i2c_control|state.RD_REG~q ),
	.datab(gnd),
	.datac(\camera_init|i2c_control|state.WR_REG~q ),
	.datad(\camera_init|i2c_control|cnt [2]),
	.cin(gnd),
	.combout(\camera_init|i2c_control|Tx_DATA[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|Tx_DATA[4]~3 .lut_mask = 16'h00FA;
defparam \camera_init|i2c_control|Tx_DATA[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N3
dffeas \camera_init|i2c_control|Tx_DATA[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|i2c_control|Selector55~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\camera_init|i2c_control|Tx_DATA[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|i2c_control|Tx_DATA [3]),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|i2c_control|Tx_DATA[3] .is_wysiwyg = "true";
defparam \camera_init|i2c_control|Tx_DATA[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N30
cycloneive_lcell_comb \camera_init|i2c_control|Selector57~0 (
// Equation(s):
// \camera_init|i2c_control|Selector57~0_combout  = (\camera_init|i2c_control|cnt [0] & (\camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a17 )) # (!\camera_init|i2c_control|cnt [0] & 
// (((\camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a9  & \camera_init|i2c_control|cnt [1]))))

	.dataa(\camera_init|i2c_control|cnt [0]),
	.datab(\camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a9 ),
	.datad(\camera_init|i2c_control|cnt [1]),
	.cin(gnd),
	.combout(\camera_init|i2c_control|Selector57~0_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|Selector57~0 .lut_mask = 16'hD888;
defparam \camera_init|i2c_control|Selector57~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N20
cycloneive_lcell_comb \camera_init|i2c_control|Selector57~1 (
// Equation(s):
// \camera_init|i2c_control|Selector57~1_combout  = (!\camera_init|i2c_control|Tx_DATA[4]~2_combout  & ((\camera_init|i2c_control|Tx_DATA[4]~1_combout  & ((\camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a1 ))) # 
// (!\camera_init|i2c_control|Tx_DATA[4]~1_combout  & (\camera_init|i2c_control|Selector57~0_combout ))))

	.dataa(\camera_init|i2c_control|Selector57~0_combout ),
	.datab(\camera_init|i2c_control|Tx_DATA[4]~2_combout ),
	.datac(\camera_init|i2c_control|Tx_DATA[4]~1_combout ),
	.datad(\camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\camera_init|i2c_control|Selector57~1_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|Selector57~1 .lut_mask = 16'h3202;
defparam \camera_init|i2c_control|Selector57~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N21
dffeas \camera_init|i2c_control|Tx_DATA[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|i2c_control|Selector57~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\camera_init|i2c_control|Tx_DATA[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|i2c_control|Tx_DATA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|i2c_control|Tx_DATA[1] .is_wysiwyg = "true";
defparam \camera_init|i2c_control|Tx_DATA[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N10
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|Mux0~0 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|Mux0~0_combout  = (\camera_init|i2c_control|i2c_bit_shift|cnt [2] & (((\camera_init|i2c_control|i2c_bit_shift|cnt [3])))) # (!\camera_init|i2c_control|i2c_bit_shift|cnt [2] & 
// ((\camera_init|i2c_control|i2c_bit_shift|cnt [3] & ((\camera_init|i2c_control|Tx_DATA [1]))) # (!\camera_init|i2c_control|i2c_bit_shift|cnt [3] & (\camera_init|i2c_control|Tx_DATA [3]))))

	.dataa(\camera_init|i2c_control|Tx_DATA [3]),
	.datab(\camera_init|i2c_control|i2c_bit_shift|cnt [2]),
	.datac(\camera_init|i2c_control|Tx_DATA [1]),
	.datad(\camera_init|i2c_control|i2c_bit_shift|cnt [3]),
	.cin(gnd),
	.combout(\camera_init|i2c_control|i2c_bit_shift|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|Mux0~0 .lut_mask = 16'hFC22;
defparam \camera_init|i2c_control|i2c_bit_shift|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N18
cycloneive_lcell_comb \camera_init|i2c_control|Selector56~0 (
// Equation(s):
// \camera_init|i2c_control|Selector56~0_combout  = (\camera_init|i2c_control|cnt [0] & (\camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a18 )) # (!\camera_init|i2c_control|cnt [0] & 
// (((\camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a10  & \camera_init|i2c_control|cnt [1]))))

	.dataa(\camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\camera_init|i2c_control|cnt [0]),
	.datac(\camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a10 ),
	.datad(\camera_init|i2c_control|cnt [1]),
	.cin(gnd),
	.combout(\camera_init|i2c_control|Selector56~0_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|Selector56~0 .lut_mask = 16'hB888;
defparam \camera_init|i2c_control|Selector56~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N2
cycloneive_lcell_comb \camera_init|i2c_control|Selector56~1 (
// Equation(s):
// \camera_init|i2c_control|Selector56~1_combout  = (!\camera_init|i2c_control|Tx_DATA[4]~2_combout  & ((\camera_init|i2c_control|Tx_DATA[4]~1_combout  & ((\camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a2 ))) # 
// (!\camera_init|i2c_control|Tx_DATA[4]~1_combout  & (\camera_init|i2c_control|Selector56~0_combout ))))

	.dataa(\camera_init|i2c_control|Tx_DATA[4]~1_combout ),
	.datab(\camera_init|i2c_control|Selector56~0_combout ),
	.datac(\camera_init|i2c_control|Tx_DATA[4]~2_combout ),
	.datad(\camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\camera_init|i2c_control|Selector56~1_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|Selector56~1 .lut_mask = 16'h0E04;
defparam \camera_init|i2c_control|Selector56~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N3
dffeas \camera_init|i2c_control|Tx_DATA[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|i2c_control|Selector56~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\camera_init|i2c_control|Tx_DATA[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|i2c_control|Tx_DATA [2]),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|i2c_control|Tx_DATA[2] .is_wysiwyg = "true";
defparam \camera_init|i2c_control|Tx_DATA[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N26
cycloneive_lcell_comb \camera_init|i2c_control|Selector58~0 (
// Equation(s):
// \camera_init|i2c_control|Selector58~0_combout  = (\camera_init|i2c_control|cnt [0] & (\camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a16 )) # (!\camera_init|i2c_control|cnt [0] & 
// (((\camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a8  & \camera_init|i2c_control|cnt [1]))))

	.dataa(\camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\camera_init|i2c_control|cnt [0]),
	.datac(\camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a8 ),
	.datad(\camera_init|i2c_control|cnt [1]),
	.cin(gnd),
	.combout(\camera_init|i2c_control|Selector58~0_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|Selector58~0 .lut_mask = 16'hB888;
defparam \camera_init|i2c_control|Selector58~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N0
cycloneive_lcell_comb \camera_init|i2c_control|Selector58~1 (
// Equation(s):
// \camera_init|i2c_control|Selector58~1_combout  = (\camera_init|i2c_control|Tx_DATA[4]~2_combout ) # ((\camera_init|i2c_control|Tx_DATA[4]~1_combout  & ((\camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a0~portadataout ))) # 
// (!\camera_init|i2c_control|Tx_DATA[4]~1_combout  & (\camera_init|i2c_control|Selector58~0_combout )))

	.dataa(\camera_init|i2c_control|Tx_DATA[4]~1_combout ),
	.datab(\camera_init|i2c_control|Tx_DATA[4]~2_combout ),
	.datac(\camera_init|i2c_control|Selector58~0_combout ),
	.datad(\camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\camera_init|i2c_control|Selector58~1_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|Selector58~1 .lut_mask = 16'hFEDC;
defparam \camera_init|i2c_control|Selector58~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N1
dffeas \camera_init|i2c_control|Tx_DATA[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|i2c_control|Selector58~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\camera_init|i2c_control|Tx_DATA[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|i2c_control|Tx_DATA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|i2c_control|Tx_DATA[0] .is_wysiwyg = "true";
defparam \camera_init|i2c_control|Tx_DATA[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N0
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|Mux0~1 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|Mux0~1_combout  = (\camera_init|i2c_control|i2c_bit_shift|Mux0~0_combout  & (((\camera_init|i2c_control|Tx_DATA [0]) # (!\camera_init|i2c_control|i2c_bit_shift|cnt [2])))) # 
// (!\camera_init|i2c_control|i2c_bit_shift|Mux0~0_combout  & (\camera_init|i2c_control|Tx_DATA [2] & ((\camera_init|i2c_control|i2c_bit_shift|cnt [2]))))

	.dataa(\camera_init|i2c_control|i2c_bit_shift|Mux0~0_combout ),
	.datab(\camera_init|i2c_control|Tx_DATA [2]),
	.datac(\camera_init|i2c_control|Tx_DATA [0]),
	.datad(\camera_init|i2c_control|i2c_bit_shift|cnt [2]),
	.cin(gnd),
	.combout(\camera_init|i2c_control|i2c_bit_shift|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|Mux0~1 .lut_mask = 16'hE4AA;
defparam \camera_init|i2c_control|i2c_bit_shift|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N16
cycloneive_lcell_comb \camera_init|i2c_control|Selector53~0 (
// Equation(s):
// \camera_init|i2c_control|Selector53~0_combout  = (\camera_init|i2c_control|cnt [0] & (((\camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a21 )))) # (!\camera_init|i2c_control|cnt [0] & 
// (((\camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a13 )) # (!\camera_init|i2c_control|cnt [1])))

	.dataa(\camera_init|i2c_control|cnt [0]),
	.datab(\camera_init|i2c_control|cnt [1]),
	.datac(\camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a13 ),
	.datad(\camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\camera_init|i2c_control|Selector53~0_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|Selector53~0 .lut_mask = 16'hFB51;
defparam \camera_init|i2c_control|Selector53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N6
cycloneive_lcell_comb \camera_init|i2c_control|Selector53~1 (
// Equation(s):
// \camera_init|i2c_control|Selector53~1_combout  = (\camera_init|i2c_control|Tx_DATA[4]~2_combout ) # ((\camera_init|i2c_control|Tx_DATA[4]~1_combout  & (\camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a5 )) # 
// (!\camera_init|i2c_control|Tx_DATA[4]~1_combout  & ((\camera_init|i2c_control|Selector53~0_combout ))))

	.dataa(\camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a5 ),
	.datab(\camera_init|i2c_control|Tx_DATA[4]~2_combout ),
	.datac(\camera_init|i2c_control|Tx_DATA[4]~1_combout ),
	.datad(\camera_init|i2c_control|Selector53~0_combout ),
	.cin(gnd),
	.combout(\camera_init|i2c_control|Selector53~1_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|Selector53~1 .lut_mask = 16'hEFEC;
defparam \camera_init|i2c_control|Selector53~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N7
dffeas \camera_init|i2c_control|Tx_DATA[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|i2c_control|Selector53~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\camera_init|i2c_control|Tx_DATA[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|i2c_control|Tx_DATA [5]),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|i2c_control|Tx_DATA[5] .is_wysiwyg = "true";
defparam \camera_init|i2c_control|Tx_DATA[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N10
cycloneive_lcell_comb \camera_init|i2c_control|Selector54~0 (
// Equation(s):
// \camera_init|i2c_control|Selector54~0_combout  = (\camera_init|i2c_control|cnt [0] & (((\camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a20 )))) # (!\camera_init|i2c_control|cnt [0] & 
// ((\camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a12 ) # ((!\camera_init|i2c_control|cnt [1]))))

	.dataa(\camera_init|i2c_control|cnt [0]),
	.datab(\camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a12 ),
	.datac(\camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a20 ),
	.datad(\camera_init|i2c_control|cnt [1]),
	.cin(gnd),
	.combout(\camera_init|i2c_control|Selector54~0_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|Selector54~0 .lut_mask = 16'hE4F5;
defparam \camera_init|i2c_control|Selector54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N28
cycloneive_lcell_comb \camera_init|i2c_control|Selector54~1 (
// Equation(s):
// \camera_init|i2c_control|Selector54~1_combout  = (\camera_init|i2c_control|Tx_DATA[4]~2_combout ) # ((\camera_init|i2c_control|Tx_DATA[4]~1_combout  & ((\camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a4 ))) # 
// (!\camera_init|i2c_control|Tx_DATA[4]~1_combout  & (\camera_init|i2c_control|Selector54~0_combout )))

	.dataa(\camera_init|i2c_control|Selector54~0_combout ),
	.datab(\camera_init|i2c_control|Tx_DATA[4]~2_combout ),
	.datac(\camera_init|i2c_control|Tx_DATA[4]~1_combout ),
	.datad(\camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\camera_init|i2c_control|Selector54~1_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|Selector54~1 .lut_mask = 16'hFECE;
defparam \camera_init|i2c_control|Selector54~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N29
dffeas \camera_init|i2c_control|Tx_DATA[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|i2c_control|Selector54~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\camera_init|i2c_control|Tx_DATA[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|i2c_control|Tx_DATA [4]),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|i2c_control|Tx_DATA[4] .is_wysiwyg = "true";
defparam \camera_init|i2c_control|Tx_DATA[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N22
cycloneive_lcell_comb \camera_init|i2c_control|Selector52~0 (
// Equation(s):
// \camera_init|i2c_control|Selector52~0_combout  = (\camera_init|i2c_control|cnt [0] & (\camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a22 )) # (!\camera_init|i2c_control|cnt [0] & 
// (((\camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a14 ) # (!\camera_init|i2c_control|cnt [1]))))

	.dataa(\camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\camera_init|i2c_control|cnt [1]),
	.datac(\camera_init|i2c_control|cnt [0]),
	.datad(\camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\camera_init|i2c_control|Selector52~0_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|Selector52~0 .lut_mask = 16'hAFA3;
defparam \camera_init|i2c_control|Selector52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N4
cycloneive_lcell_comb \camera_init|i2c_control|Selector52~1 (
// Equation(s):
// \camera_init|i2c_control|Selector52~1_combout  = (\camera_init|i2c_control|Tx_DATA[4]~2_combout ) # ((\camera_init|i2c_control|Tx_DATA[4]~1_combout  & ((\camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a6 ))) # 
// (!\camera_init|i2c_control|Tx_DATA[4]~1_combout  & (\camera_init|i2c_control|Selector52~0_combout )))

	.dataa(\camera_init|i2c_control|Selector52~0_combout ),
	.datab(\camera_init|i2c_control|Tx_DATA[4]~2_combout ),
	.datac(\camera_init|i2c_control|Tx_DATA[4]~1_combout ),
	.datad(\camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\camera_init|i2c_control|Selector52~1_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|Selector52~1 .lut_mask = 16'hFECE;
defparam \camera_init|i2c_control|Selector52~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N5
dffeas \camera_init|i2c_control|Tx_DATA[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|i2c_control|Selector52~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\camera_init|i2c_control|Tx_DATA[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|i2c_control|Tx_DATA [6]),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|i2c_control|Tx_DATA[6] .is_wysiwyg = "true";
defparam \camera_init|i2c_control|Tx_DATA[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N12
cycloneive_lcell_comb \camera_init|i2c_control|Selector51~0 (
// Equation(s):
// \camera_init|i2c_control|Selector51~0_combout  = (\camera_init|i2c_control|cnt [0] & (\camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a23 )) # (!\camera_init|i2c_control|cnt [0] & 
// (((\camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a15  & \camera_init|i2c_control|cnt [1]))))

	.dataa(\camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\camera_init|i2c_control|cnt [0]),
	.datac(\camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a15 ),
	.datad(\camera_init|i2c_control|cnt [1]),
	.cin(gnd),
	.combout(\camera_init|i2c_control|Selector51~0_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|Selector51~0 .lut_mask = 16'hB888;
defparam \camera_init|i2c_control|Selector51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N14
cycloneive_lcell_comb \camera_init|i2c_control|Selector51~1 (
// Equation(s):
// \camera_init|i2c_control|Selector51~1_combout  = (!\camera_init|i2c_control|Tx_DATA[4]~2_combout  & ((\camera_init|i2c_control|Tx_DATA[4]~1_combout  & ((\camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a7 ))) # 
// (!\camera_init|i2c_control|Tx_DATA[4]~1_combout  & (\camera_init|i2c_control|Selector51~0_combout ))))

	.dataa(\camera_init|i2c_control|Selector51~0_combout ),
	.datab(\camera_init|i2c_control|Tx_DATA[4]~2_combout ),
	.datac(\camera_init|i2c_control|Tx_DATA[4]~1_combout ),
	.datad(\camera_init|camera_init_table|rom_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\camera_init|i2c_control|Selector51~1_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|Selector51~1 .lut_mask = 16'h3202;
defparam \camera_init|i2c_control|Selector51~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N15
dffeas \camera_init|i2c_control|Tx_DATA[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|i2c_control|Selector51~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\camera_init|i2c_control|Tx_DATA[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|i2c_control|Tx_DATA [7]),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|i2c_control|Tx_DATA[7] .is_wysiwyg = "true";
defparam \camera_init|i2c_control|Tx_DATA[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N22
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|Mux0~2 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|Mux0~2_combout  = (\camera_init|i2c_control|i2c_bit_shift|cnt [2] & ((\camera_init|i2c_control|Tx_DATA [6]) # ((\camera_init|i2c_control|i2c_bit_shift|cnt [3])))) # (!\camera_init|i2c_control|i2c_bit_shift|cnt [2] & 
// (((\camera_init|i2c_control|Tx_DATA [7] & !\camera_init|i2c_control|i2c_bit_shift|cnt [3]))))

	.dataa(\camera_init|i2c_control|Tx_DATA [6]),
	.datab(\camera_init|i2c_control|i2c_bit_shift|cnt [2]),
	.datac(\camera_init|i2c_control|Tx_DATA [7]),
	.datad(\camera_init|i2c_control|i2c_bit_shift|cnt [3]),
	.cin(gnd),
	.combout(\camera_init|i2c_control|i2c_bit_shift|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|Mux0~2 .lut_mask = 16'hCCB8;
defparam \camera_init|i2c_control|i2c_bit_shift|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N28
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|Mux0~3 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|Mux0~3_combout  = (\camera_init|i2c_control|i2c_bit_shift|Mux0~2_combout  & (((\camera_init|i2c_control|Tx_DATA [4]) # (!\camera_init|i2c_control|i2c_bit_shift|cnt [3])))) # 
// (!\camera_init|i2c_control|i2c_bit_shift|Mux0~2_combout  & (\camera_init|i2c_control|Tx_DATA [5] & ((\camera_init|i2c_control|i2c_bit_shift|cnt [3]))))

	.dataa(\camera_init|i2c_control|Tx_DATA [5]),
	.datab(\camera_init|i2c_control|Tx_DATA [4]),
	.datac(\camera_init|i2c_control|i2c_bit_shift|Mux0~2_combout ),
	.datad(\camera_init|i2c_control|i2c_bit_shift|cnt [3]),
	.cin(gnd),
	.combout(\camera_init|i2c_control|i2c_bit_shift|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|Mux0~3 .lut_mask = 16'hCAF0;
defparam \camera_init|i2c_control|i2c_bit_shift|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N10
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|Selector19~8 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|Selector19~8_combout  = (\camera_init|i2c_control|i2c_bit_shift|state.WR_DATA~q  & ((\camera_init|i2c_control|i2c_bit_shift|cnt [4] & (\camera_init|i2c_control|i2c_bit_shift|Mux0~1_combout )) # 
// (!\camera_init|i2c_control|i2c_bit_shift|cnt [4] & ((\camera_init|i2c_control|i2c_bit_shift|Mux0~3_combout )))))

	.dataa(\camera_init|i2c_control|i2c_bit_shift|state.WR_DATA~q ),
	.datab(\camera_init|i2c_control|i2c_bit_shift|Mux0~1_combout ),
	.datac(\camera_init|i2c_control|i2c_bit_shift|Mux0~3_combout ),
	.datad(\camera_init|i2c_control|i2c_bit_shift|cnt [4]),
	.cin(gnd),
	.combout(\camera_init|i2c_control|i2c_bit_shift|Selector19~8_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|Selector19~8 .lut_mask = 16'h88A0;
defparam \camera_init|i2c_control|i2c_bit_shift|Selector19~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N14
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|Selector19~5 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|Selector19~5_combout  = (!\camera_init|i2c_control|i2c_bit_shift|cnt [0] & ((\camera_init|i2c_control|i2c_bit_shift|cnt [1] & (\camera_init|i2c_control|i2c_bit_shift|state.GEN_STO~q )) # 
// (!\camera_init|i2c_control|i2c_bit_shift|cnt [1] & ((\camera_init|i2c_control|i2c_bit_shift|state.GEN_STA~q )))))

	.dataa(\camera_init|i2c_control|i2c_bit_shift|state.GEN_STO~q ),
	.datab(\camera_init|i2c_control|i2c_bit_shift|cnt [1]),
	.datac(\camera_init|i2c_control|i2c_bit_shift|state.GEN_STA~q ),
	.datad(\camera_init|i2c_control|i2c_bit_shift|cnt [0]),
	.cin(gnd),
	.combout(\camera_init|i2c_control|i2c_bit_shift|Selector19~5_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|Selector19~5 .lut_mask = 16'h00B8;
defparam \camera_init|i2c_control|i2c_bit_shift|Selector19~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N26
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|Selector19~3 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|Selector19~3_combout  = (!\camera_init|i2c_control|i2c_bit_shift|i2c_sdat_o~q  & ((\camera_init|i2c_control|i2c_bit_shift|state.GEN_STA~q ) # ((\camera_init|i2c_control|i2c_bit_shift|state.GEN_ACK~q ) # 
// (\camera_init|i2c_control|i2c_bit_shift|state.GEN_STO~q ))))

	.dataa(\camera_init|i2c_control|i2c_bit_shift|state.GEN_STA~q ),
	.datab(\camera_init|i2c_control|i2c_bit_shift|state.GEN_ACK~q ),
	.datac(\camera_init|i2c_control|i2c_bit_shift|i2c_sdat_o~q ),
	.datad(\camera_init|i2c_control|i2c_bit_shift|state.GEN_STO~q ),
	.cin(gnd),
	.combout(\camera_init|i2c_control|i2c_bit_shift|Selector19~3_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|Selector19~3 .lut_mask = 16'h0F0E;
defparam \camera_init|i2c_control|i2c_bit_shift|Selector19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N8
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|Selector19~4 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|Selector19~4_combout  = (\camera_init|i2c_control|i2c_bit_shift|Equal2~0_combout  & (((\camera_init|i2c_control|i2c_bit_shift|Selector19~3_combout  & \camera_init|i2c_control|i2c_bit_shift|cnt [0])))) # 
// (!\camera_init|i2c_control|i2c_bit_shift|Equal2~0_combout  & ((\camera_init|i2c_control|i2c_bit_shift|cnt[3]~7_combout ) # ((\camera_init|i2c_control|i2c_bit_shift|Selector19~3_combout  & \camera_init|i2c_control|i2c_bit_shift|cnt [0]))))

	.dataa(\camera_init|i2c_control|i2c_bit_shift|Equal2~0_combout ),
	.datab(\camera_init|i2c_control|i2c_bit_shift|cnt[3]~7_combout ),
	.datac(\camera_init|i2c_control|i2c_bit_shift|Selector19~3_combout ),
	.datad(\camera_init|i2c_control|i2c_bit_shift|cnt [0]),
	.cin(gnd),
	.combout(\camera_init|i2c_control|i2c_bit_shift|Selector19~4_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|Selector19~4 .lut_mask = 16'hF444;
defparam \camera_init|i2c_control|i2c_bit_shift|Selector19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N18
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|Selector19~6 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|Selector19~6_combout  = (!\camera_init|i2c_control|i2c_bit_shift|i2c_sdat_o~q  & (\camera_init|i2c_control|i2c_bit_shift|state.GEN_ACK~q  & ((\camera_init|i2c_control|i2c_bit_shift|cnt [1]) # 
// (!\camera_init|i2c_control|Cmd [2]))))

	.dataa(\camera_init|i2c_control|i2c_bit_shift|cnt [1]),
	.datab(\camera_init|i2c_control|Cmd [2]),
	.datac(\camera_init|i2c_control|i2c_bit_shift|i2c_sdat_o~q ),
	.datad(\camera_init|i2c_control|i2c_bit_shift|state.GEN_ACK~q ),
	.cin(gnd),
	.combout(\camera_init|i2c_control|i2c_bit_shift|Selector19~6_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|Selector19~6 .lut_mask = 16'h0B00;
defparam \camera_init|i2c_control|i2c_bit_shift|Selector19~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N0
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|Selector19~7 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|Selector19~7_combout  = (\camera_init|i2c_control|i2c_bit_shift|Equal0~6_combout  & ((\camera_init|i2c_control|i2c_bit_shift|Selector19~5_combout ) # ((\camera_init|i2c_control|i2c_bit_shift|Selector19~4_combout ) # 
// (\camera_init|i2c_control|i2c_bit_shift|Selector19~6_combout ))))

	.dataa(\camera_init|i2c_control|i2c_bit_shift|Selector19~5_combout ),
	.datab(\camera_init|i2c_control|i2c_bit_shift|Selector19~4_combout ),
	.datac(\camera_init|i2c_control|i2c_bit_shift|Equal0~6_combout ),
	.datad(\camera_init|i2c_control|i2c_bit_shift|Selector19~6_combout ),
	.cin(gnd),
	.combout(\camera_init|i2c_control|i2c_bit_shift|Selector19~7_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|Selector19~7 .lut_mask = 16'hF0E0;
defparam \camera_init|i2c_control|i2c_bit_shift|Selector19~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N14
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|Selector19~9 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|Selector19~9_combout  = (!\camera_init|i2c_control|i2c_bit_shift|Selector19~2_combout  & (!\camera_init|i2c_control|i2c_bit_shift|Selector19~7_combout  & ((!\camera_init|i2c_control|i2c_bit_shift|Selector19~8_combout 
// ) # (!\camera_init|i2c_control|i2c_bit_shift|i2c_sdat_o~0_combout ))))

	.dataa(\camera_init|i2c_control|i2c_bit_shift|Selector19~2_combout ),
	.datab(\camera_init|i2c_control|i2c_bit_shift|i2c_sdat_o~0_combout ),
	.datac(\camera_init|i2c_control|i2c_bit_shift|Selector19~8_combout ),
	.datad(\camera_init|i2c_control|i2c_bit_shift|Selector19~7_combout ),
	.cin(gnd),
	.combout(\camera_init|i2c_control|i2c_bit_shift|Selector19~9_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|Selector19~9 .lut_mask = 16'h0015;
defparam \camera_init|i2c_control|i2c_bit_shift|Selector19~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N15
dffeas \camera_init|i2c_control|i2c_bit_shift|i2c_sdat_o (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|i2c_control|i2c_bit_shift|Selector19~9_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|i2c_control|i2c_bit_shift|i2c_sdat_o~q ),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|i2c_sdat_o .is_wysiwyg = "true";
defparam \camera_init|i2c_control|i2c_bit_shift|i2c_sdat_o .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N28
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|i2c_sdat_oe~0 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|i2c_sdat_oe~0_combout  = (\camera_init|i2c_control|i2c_bit_shift|Equal0~6_combout  & (\camera_init|i2c_control|i2c_bit_shift|Equal2~0_combout  & (!\camera_init|i2c_control|i2c_bit_shift|cnt [1] & 
// !\camera_init|i2c_control|i2c_bit_shift|cnt [0])))

	.dataa(\camera_init|i2c_control|i2c_bit_shift|Equal0~6_combout ),
	.datab(\camera_init|i2c_control|i2c_bit_shift|Equal2~0_combout ),
	.datac(\camera_init|i2c_control|i2c_bit_shift|cnt [1]),
	.datad(\camera_init|i2c_control|i2c_bit_shift|cnt [0]),
	.cin(gnd),
	.combout(\camera_init|i2c_control|i2c_bit_shift|i2c_sdat_oe~0_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|i2c_sdat_oe~0 .lut_mask = 16'h0008;
defparam \camera_init|i2c_control|i2c_bit_shift|i2c_sdat_oe~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N10
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|Selector6~0 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|Selector6~0_combout  = (\camera_init|i2c_control|i2c_bit_shift|state.GEN_STA~q ) # ((\camera_init|i2c_control|i2c_bit_shift|state.GEN_ACK~q ) # (\camera_init|i2c_control|i2c_bit_shift|state.GEN_STO~q ))

	.dataa(\camera_init|i2c_control|i2c_bit_shift|state.GEN_STA~q ),
	.datab(\camera_init|i2c_control|i2c_bit_shift|state.GEN_ACK~q ),
	.datac(gnd),
	.datad(\camera_init|i2c_control|i2c_bit_shift|state.GEN_STO~q ),
	.cin(gnd),
	.combout(\camera_init|i2c_control|i2c_bit_shift|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|Selector6~0 .lut_mask = 16'hFFEE;
defparam \camera_init|i2c_control|i2c_bit_shift|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N10
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|Selector6~1 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|Selector6~1_combout  = (\camera_init|i2c_control|i2c_bit_shift|state.CHECK_ACK~q ) # ((!\camera_init|i2c_control|i2c_bit_shift|i2c_sdat_oe~0_combout  & \camera_init|i2c_control|i2c_bit_shift|Selector6~0_combout ))

	.dataa(gnd),
	.datab(\camera_init|i2c_control|i2c_bit_shift|i2c_sdat_oe~0_combout ),
	.datac(\camera_init|i2c_control|i2c_bit_shift|Selector6~0_combout ),
	.datad(\camera_init|i2c_control|i2c_bit_shift|state.CHECK_ACK~q ),
	.cin(gnd),
	.combout(\camera_init|i2c_control|i2c_bit_shift|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|Selector6~1 .lut_mask = 16'hFF30;
defparam \camera_init|i2c_control|i2c_bit_shift|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N16
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|Selector6~2 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|Selector6~2_combout  = (\camera_init|i2c_control|i2c_bit_shift|i2c_sdat_o~0_combout  & (((\camera_init|i2c_control|i2c_bit_shift|state.RD_DATA~q )))) # (!\camera_init|i2c_control|i2c_bit_shift|i2c_sdat_o~0_combout  & 
// (!\camera_init|i2c_control|i2c_bit_shift|i2c_sdat_oe~q  & ((\camera_init|i2c_control|i2c_bit_shift|state.RD_DATA~q ) # (\camera_init|i2c_control|i2c_bit_shift|state.WR_DATA~q ))))

	.dataa(\camera_init|i2c_control|i2c_bit_shift|i2c_sdat_oe~q ),
	.datab(\camera_init|i2c_control|i2c_bit_shift|i2c_sdat_o~0_combout ),
	.datac(\camera_init|i2c_control|i2c_bit_shift|state.RD_DATA~q ),
	.datad(\camera_init|i2c_control|i2c_bit_shift|state.WR_DATA~q ),
	.cin(gnd),
	.combout(\camera_init|i2c_control|i2c_bit_shift|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|Selector6~2 .lut_mask = 16'hD1D0;
defparam \camera_init|i2c_control|i2c_bit_shift|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N6
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|Selector6~3 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|Selector6~3_combout  = (!\camera_init|i2c_control|i2c_bit_shift|Selector6~2_combout  & (((\camera_init|i2c_control|i2c_bit_shift|i2c_sdat_oe~q  & !\camera_init|i2c_control|i2c_bit_shift|i2c_sdat_oe~0_combout )) # 
// (!\camera_init|i2c_control|i2c_bit_shift|Selector6~1_combout )))

	.dataa(\camera_init|i2c_control|i2c_bit_shift|Selector6~1_combout ),
	.datab(\camera_init|i2c_control|i2c_bit_shift|Selector6~2_combout ),
	.datac(\camera_init|i2c_control|i2c_bit_shift|i2c_sdat_oe~q ),
	.datad(\camera_init|i2c_control|i2c_bit_shift|i2c_sdat_oe~0_combout ),
	.cin(gnd),
	.combout(\camera_init|i2c_control|i2c_bit_shift|Selector6~3_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|Selector6~3 .lut_mask = 16'h1131;
defparam \camera_init|i2c_control|i2c_bit_shift|Selector6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y6_N7
dffeas \camera_init|i2c_control|i2c_bit_shift|i2c_sdat_oe (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|i2c_control|i2c_bit_shift|Selector6~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|i2c_control|i2c_bit_shift|i2c_sdat_oe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|i2c_sdat_oe .is_wysiwyg = "true";
defparam \camera_init|i2c_control|i2c_bit_shift|i2c_sdat_oe .power_up = "low";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \pll|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\pll|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\clk~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\pll|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\pll|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \pll|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \pll|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \pll|altpll_component|auto_generated|pll1 .c0_high = 8;
defparam \pll|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \pll|altpll_component|auto_generated|pll1 .c0_low = 8;
defparam \pll|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \pll|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c1_high = 11;
defparam \pll|altpll_component|auto_generated|pll1 .c1_initial = 1;
defparam \pll|altpll_component|auto_generated|pll1 .c1_low = 11;
defparam \pll|altpll_component|auto_generated|pll1 .c1_mode = "even";
defparam \pll|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \pll|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \pll|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \pll|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \pll|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \pll|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \pll|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \pll|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \pll|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \pll|altpll_component|auto_generated|pll1 .clk0_divide_by = 144;
defparam \pll|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \pll|altpll_component|auto_generated|pll1 .clk0_multiply_by = 95;
defparam \pll|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \pll|altpll_component|auto_generated|pll1 .clk1_counter = "c1";
defparam \pll|altpll_component|auto_generated|pll1 .clk1_divide_by = 198;
defparam \pll|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \pll|altpll_component|auto_generated|pll1 .clk1_multiply_by = 95;
defparam \pll|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \pll|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \pll|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \pll|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \pll|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \pll|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \pll|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \pll|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \pll|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \pll|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \pll|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \pll|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \pll|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \pll|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \pll|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 16;
defparam \pll|altpll_component|auto_generated|pll1 .m = 95;
defparam \pll|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \pll|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \pll|altpll_component|auto_generated|pll1 .n = 9;
defparam \pll|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \pll|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \pll|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \pll|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \pll|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \pll|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \pll|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \pll|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \pll|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \pll|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \pll|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \pll|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 236;
defparam \pll|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\pll|altpll_component|auto_generated|wire_pll1_clk [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .clock_type = "global clock";
defparam \pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N28
cycloneive_lcell_comb \camera_init|LessThan0~1 (
// Equation(s):
// \camera_init|LessThan0~1_combout  = (\camera_init|delay_cnt [11]) # ((\camera_init|delay_cnt [12]) # (\camera_init|delay_cnt [13]))

	.dataa(gnd),
	.datab(\camera_init|delay_cnt [11]),
	.datac(\camera_init|delay_cnt [12]),
	.datad(\camera_init|delay_cnt [13]),
	.cin(gnd),
	.combout(\camera_init|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|LessThan0~1 .lut_mask = 16'hFFFC;
defparam \camera_init|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N22
cycloneive_lcell_comb \camera_init|LessThan0~2 (
// Equation(s):
// \camera_init|LessThan0~2_combout  = (\camera_init|delay_cnt [14] & ((\camera_init|LessThan0~1_combout ) # ((!\camera_init|Equal0~2_combout  & \camera_init|delay_cnt [10]))))

	.dataa(\camera_init|Equal0~2_combout ),
	.datab(\camera_init|delay_cnt [10]),
	.datac(\camera_init|delay_cnt [14]),
	.datad(\camera_init|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\camera_init|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|LessThan0~2 .lut_mask = 16'hF040;
defparam \camera_init|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N28
cycloneive_lcell_comb \camera_init|LessThan0~3 (
// Equation(s):
// \camera_init|LessThan0~3_combout  = (\camera_init|delay_cnt [20]) # (((\camera_init|LessThan0~2_combout  & \camera_init|delay_cnt [15])) # (!\camera_init|LessThan0~0_combout ))

	.dataa(\camera_init|delay_cnt [20]),
	.datab(\camera_init|LessThan0~2_combout ),
	.datac(\camera_init|delay_cnt [15]),
	.datad(\camera_init|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\camera_init|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|LessThan0~3 .lut_mask = 16'hEAFF;
defparam \camera_init|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N22
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|Selector20~0 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|Selector20~0_combout  = (\camera_init|i2c_control|i2c_bit_shift|state.GEN_STO~q  & ((\camera_init|i2c_control|i2c_bit_shift|cnt [1]) # ((\camera_init|i2c_control|i2c_bit_shift|cnt [0]) # 
// (!\camera_init|i2c_control|i2c_bit_shift|Equal2~0_combout ))))

	.dataa(\camera_init|i2c_control|i2c_bit_shift|state.GEN_STO~q ),
	.datab(\camera_init|i2c_control|i2c_bit_shift|cnt [1]),
	.datac(\camera_init|i2c_control|i2c_bit_shift|Equal2~0_combout ),
	.datad(\camera_init|i2c_control|i2c_bit_shift|cnt [0]),
	.cin(gnd),
	.combout(\camera_init|i2c_control|i2c_bit_shift|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|Selector20~0 .lut_mask = 16'hAA8A;
defparam \camera_init|i2c_control|i2c_bit_shift|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N6
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|i2c_sclk~0 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|i2c_sclk~0_combout  = (\camera_init|i2c_control|i2c_bit_shift|cnt [3]) # ((\camera_init|i2c_control|i2c_bit_shift|cnt [2]) # (\camera_init|i2c_control|i2c_bit_shift|cnt [0] $ 
// (\camera_init|i2c_control|i2c_bit_shift|cnt [1])))

	.dataa(\camera_init|i2c_control|i2c_bit_shift|cnt [0]),
	.datab(\camera_init|i2c_control|i2c_bit_shift|cnt [3]),
	.datac(\camera_init|i2c_control|i2c_bit_shift|cnt [1]),
	.datad(\camera_init|i2c_control|i2c_bit_shift|cnt [2]),
	.cin(gnd),
	.combout(\camera_init|i2c_control|i2c_bit_shift|i2c_sclk~0_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|i2c_sclk~0 .lut_mask = 16'hFFDE;
defparam \camera_init|i2c_control|i2c_bit_shift|i2c_sclk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N8
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|Selector20~1 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|Selector20~1_combout  = (\camera_init|i2c_control|i2c_bit_shift|state.RD_DATA~q  & (\camera_init|i2c_control|i2c_bit_shift|cnt [1] $ (\camera_init|i2c_control|i2c_bit_shift|cnt [0])))

	.dataa(gnd),
	.datab(\camera_init|i2c_control|i2c_bit_shift|cnt [1]),
	.datac(\camera_init|i2c_control|i2c_bit_shift|state.RD_DATA~q ),
	.datad(\camera_init|i2c_control|i2c_bit_shift|cnt [0]),
	.cin(gnd),
	.combout(\camera_init|i2c_control|i2c_bit_shift|Selector20~1_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|Selector20~1 .lut_mask = 16'h30C0;
defparam \camera_init|i2c_control|i2c_bit_shift|Selector20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N18
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|Selector20~2 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|Selector20~2_combout  = (\camera_init|i2c_control|i2c_bit_shift|Selector20~1_combout ) # ((!\camera_init|i2c_control|i2c_bit_shift|Selector12~0_combout  & ((\camera_init|i2c_control|i2c_bit_shift|i2c_sclk~0_combout ) 
// # (\camera_init|i2c_control|i2c_bit_shift|cnt [4]))))

	.dataa(\camera_init|i2c_control|i2c_bit_shift|Selector12~0_combout ),
	.datab(\camera_init|i2c_control|i2c_bit_shift|i2c_sclk~0_combout ),
	.datac(\camera_init|i2c_control|i2c_bit_shift|Selector20~1_combout ),
	.datad(\camera_init|i2c_control|i2c_bit_shift|cnt [4]),
	.cin(gnd),
	.combout(\camera_init|i2c_control|i2c_bit_shift|Selector20~2_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|Selector20~2 .lut_mask = 16'hF5F4;
defparam \camera_init|i2c_control|i2c_bit_shift|Selector20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N4
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|Selector1~0 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|Selector1~0_combout  = (\camera_init|i2c_control|i2c_bit_shift|cnt [1] & ((!\camera_init|i2c_control|i2c_bit_shift|cnt [0]))) # (!\camera_init|i2c_control|i2c_bit_shift|cnt [1] & 
// ((\camera_init|i2c_control|i2c_bit_shift|i2c_sclk~q ) # (\camera_init|i2c_control|i2c_bit_shift|cnt [0])))

	.dataa(\camera_init|i2c_control|i2c_bit_shift|i2c_sclk~q ),
	.datab(gnd),
	.datac(\camera_init|i2c_control|i2c_bit_shift|cnt [1]),
	.datad(\camera_init|i2c_control|i2c_bit_shift|cnt [0]),
	.cin(gnd),
	.combout(\camera_init|i2c_control|i2c_bit_shift|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|Selector1~0 .lut_mask = 16'h0FFA;
defparam \camera_init|i2c_control|i2c_bit_shift|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N2
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|Selector20~3 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|Selector20~3_combout  = (\camera_init|i2c_control|i2c_bit_shift|Selector20~2_combout ) # ((\camera_init|i2c_control|i2c_bit_shift|Selector1~0_combout  & ((\camera_init|i2c_control|i2c_bit_shift|state.GEN_STA~q ) # 
// (\camera_init|i2c_control|i2c_bit_shift|state.WR_DATA~q ))))

	.dataa(\camera_init|i2c_control|i2c_bit_shift|state.GEN_STA~q ),
	.datab(\camera_init|i2c_control|i2c_bit_shift|Selector20~2_combout ),
	.datac(\camera_init|i2c_control|i2c_bit_shift|Selector1~0_combout ),
	.datad(\camera_init|i2c_control|i2c_bit_shift|state.WR_DATA~q ),
	.cin(gnd),
	.combout(\camera_init|i2c_control|i2c_bit_shift|Selector20~3_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|Selector20~3 .lut_mask = 16'hFCEC;
defparam \camera_init|i2c_control|i2c_bit_shift|Selector20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N20
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|Selector20~4 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|Selector20~4_combout  = (\camera_init|i2c_control|i2c_bit_shift|Selector20~0_combout ) # ((\camera_init|i2c_control|i2c_bit_shift|Selector20~3_combout ) # ((!\camera_init|i2c_control|i2c_bit_shift|Equal2~0_combout  & 
// \camera_init|i2c_control|i2c_bit_shift|state.GEN_STA~q )))

	.dataa(\camera_init|i2c_control|i2c_bit_shift|Selector20~0_combout ),
	.datab(\camera_init|i2c_control|i2c_bit_shift|Equal2~0_combout ),
	.datac(\camera_init|i2c_control|i2c_bit_shift|state.GEN_STA~q ),
	.datad(\camera_init|i2c_control|i2c_bit_shift|Selector20~3_combout ),
	.cin(gnd),
	.combout(\camera_init|i2c_control|i2c_bit_shift|Selector20~4_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|Selector20~4 .lut_mask = 16'hFFBA;
defparam \camera_init|i2c_control|i2c_bit_shift|Selector20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N4
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|Selector20~5 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|Selector20~5_combout  = (\camera_init|i2c_control|i2c_bit_shift|state.WR_DATA~q ) # ((\camera_init|i2c_control|i2c_bit_shift|state.RD_DATA~q ) # ((\camera_init|i2c_control|i2c_bit_shift|state.GEN_STA~q ) # 
// (!\camera_init|i2c_control|i2c_bit_shift|Selector12~0_combout )))

	.dataa(\camera_init|i2c_control|i2c_bit_shift|state.WR_DATA~q ),
	.datab(\camera_init|i2c_control|i2c_bit_shift|state.RD_DATA~q ),
	.datac(\camera_init|i2c_control|i2c_bit_shift|state.GEN_STA~q ),
	.datad(\camera_init|i2c_control|i2c_bit_shift|Selector12~0_combout ),
	.cin(gnd),
	.combout(\camera_init|i2c_control|i2c_bit_shift|Selector20~5_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|Selector20~5 .lut_mask = 16'hFEFF;
defparam \camera_init|i2c_control|i2c_bit_shift|Selector20~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N2
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|Selector20~6 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|Selector20~6_combout  = ((\camera_init|i2c_control|i2c_bit_shift|state.GEN_STO~q ) # ((!\camera_init|i2c_control|i2c_bit_shift|Equal0~6_combout  & \camera_init|i2c_control|i2c_bit_shift|Selector20~5_combout ))) # 
// (!\camera_init|i2c_control|i2c_bit_shift|state.IDLE~q )

	.dataa(\camera_init|i2c_control|i2c_bit_shift|Equal0~6_combout ),
	.datab(\camera_init|i2c_control|i2c_bit_shift|state.IDLE~q ),
	.datac(\camera_init|i2c_control|i2c_bit_shift|Selector20~5_combout ),
	.datad(\camera_init|i2c_control|i2c_bit_shift|state.GEN_STO~q ),
	.cin(gnd),
	.combout(\camera_init|i2c_control|i2c_bit_shift|Selector20~6_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|Selector20~6 .lut_mask = 16'hFF73;
defparam \camera_init|i2c_control|i2c_bit_shift|Selector20~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N12
cycloneive_lcell_comb \camera_init|i2c_control|i2c_bit_shift|Selector20~7 (
// Equation(s):
// \camera_init|i2c_control|i2c_bit_shift|Selector20~7_combout  = (\camera_init|i2c_control|i2c_bit_shift|Equal0~6_combout  & ((\camera_init|i2c_control|i2c_bit_shift|Selector20~4_combout ) # ((\camera_init|i2c_control|i2c_bit_shift|i2c_sclk~q  & 
// \camera_init|i2c_control|i2c_bit_shift|Selector20~6_combout )))) # (!\camera_init|i2c_control|i2c_bit_shift|Equal0~6_combout  & (((\camera_init|i2c_control|i2c_bit_shift|i2c_sclk~q  & \camera_init|i2c_control|i2c_bit_shift|Selector20~6_combout ))))

	.dataa(\camera_init|i2c_control|i2c_bit_shift|Equal0~6_combout ),
	.datab(\camera_init|i2c_control|i2c_bit_shift|Selector20~4_combout ),
	.datac(\camera_init|i2c_control|i2c_bit_shift|i2c_sclk~q ),
	.datad(\camera_init|i2c_control|i2c_bit_shift|Selector20~6_combout ),
	.cin(gnd),
	.combout(\camera_init|i2c_control|i2c_bit_shift|Selector20~7_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|Selector20~7 .lut_mask = 16'hF888;
defparam \camera_init|i2c_control|i2c_bit_shift|Selector20~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y6_N13
dffeas \camera_init|i2c_control|i2c_bit_shift|i2c_sclk (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|i2c_control|i2c_bit_shift|Selector20~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|i2c_control|i2c_bit_shift|i2c_sclk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|i2c_control|i2c_bit_shift|i2c_sclk .is_wysiwyg = "true";
defparam \camera_init|i2c_control|i2c_bit_shift|i2c_sclk .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\pll|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N0
cycloneive_lcell_comb \rdaddress[0]~15 (
// Equation(s):
// \rdaddress[0]~15_combout  = rdaddress[0] $ (VCC)
// \rdaddress[0]~16  = CARRY(rdaddress[0])

	.dataa(gnd),
	.datab(rdaddress[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\rdaddress[0]~15_combout ),
	.cout(\rdaddress[0]~16 ));
// synopsys translate_off
defparam \rdaddress[0]~15 .lut_mask = 16'h33CC;
defparam \rdaddress[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N24
cycloneive_lcell_comb \LessThan1~0 (
// Equation(s):
// \LessThan1~0_combout  = (((!rdaddress[1]) # (!rdaddress[3])) # (!rdaddress[2])) # (!rdaddress[0])

	.dataa(rdaddress[0]),
	.datab(rdaddress[2]),
	.datac(rdaddress[3]),
	.datad(rdaddress[1]),
	.cin(gnd),
	.combout(\LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~0 .lut_mask = 16'h7FFF;
defparam \LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N8
cycloneive_lcell_comb \LessThan1~2 (
// Equation(s):
// \LessThan1~2_combout  = (((!rdaddress[11]) # (!rdaddress[8])) # (!rdaddress[9])) # (!rdaddress[10])

	.dataa(rdaddress[10]),
	.datab(rdaddress[9]),
	.datac(rdaddress[8]),
	.datad(rdaddress[11]),
	.cin(gnd),
	.combout(\LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~2 .lut_mask = 16'h7FFF;
defparam \LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N16
cycloneive_lcell_comb \LessThan1~1 (
// Equation(s):
// \LessThan1~1_combout  = (((!rdaddress[5]) # (!rdaddress[7])) # (!rdaddress[6])) # (!rdaddress[4])

	.dataa(rdaddress[4]),
	.datab(rdaddress[6]),
	.datac(rdaddress[7]),
	.datad(rdaddress[5]),
	.cin(gnd),
	.combout(\LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~1 .lut_mask = 16'h7FFF;
defparam \LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N0
cycloneive_lcell_comb \rdaddress[1]~45 (
// Equation(s):
// \rdaddress[1]~45_combout  = (!rdaddress[12] & ((\LessThan1~0_combout ) # ((\LessThan1~2_combout ) # (\LessThan1~1_combout ))))

	.dataa(rdaddress[12]),
	.datab(\LessThan1~0_combout ),
	.datac(\LessThan1~2_combout ),
	.datad(\LessThan1~1_combout ),
	.cin(gnd),
	.combout(\rdaddress[1]~45_combout ),
	.cout());
// synopsys translate_off
defparam \rdaddress[1]~45 .lut_mask = 16'h5554;
defparam \rdaddress[1]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N26
cycloneive_lcell_comb \rdaddress[13]~41 (
// Equation(s):
// \rdaddress[13]~41_combout  = (rdaddress[13] & (!\rdaddress[12]~40 )) # (!rdaddress[13] & ((\rdaddress[12]~40 ) # (GND)))
// \rdaddress[13]~42  = CARRY((!\rdaddress[12]~40 ) # (!rdaddress[13]))

	.dataa(rdaddress[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rdaddress[12]~40 ),
	.combout(\rdaddress[13]~41_combout ),
	.cout(\rdaddress[13]~42 ));
// synopsys translate_off
defparam \rdaddress[13]~41 .lut_mask = 16'h5A5F;
defparam \rdaddress[13]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N28
cycloneive_lcell_comb \rdaddress[14]~43 (
// Equation(s):
// \rdaddress[14]~43_combout  = rdaddress[14] $ (!\rdaddress[13]~42 )

	.dataa(gnd),
	.datab(rdaddress[14]),
	.datac(gnd),
	.datad(gnd),
	.cin(\rdaddress[13]~42 ),
	.combout(\rdaddress[14]~43_combout ),
	.cout());
// synopsys translate_off
defparam \rdaddress[14]~43 .lut_mask = 16'hC3C3;
defparam \rdaddress[14]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y6_N4
cycloneive_lcell_comb \TFT_CTRL|Add0~0 (
// Equation(s):
// \TFT_CTRL|Add0~0_combout  = \TFT_CTRL|hcount_r [0] $ (VCC)
// \TFT_CTRL|Add0~1  = CARRY(\TFT_CTRL|hcount_r [0])

	.dataa(gnd),
	.datab(\TFT_CTRL|hcount_r [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\TFT_CTRL|Add0~0_combout ),
	.cout(\TFT_CTRL|Add0~1 ));
// synopsys translate_off
defparam \TFT_CTRL|Add0~0 .lut_mask = 16'h33CC;
defparam \TFT_CTRL|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y6_N5
dffeas \TFT_CTRL|hcount_r[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\TFT_CTRL|Add0~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TFT_CTRL|hcount_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \TFT_CTRL|hcount_r[0] .is_wysiwyg = "true";
defparam \TFT_CTRL|hcount_r[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y6_N6
cycloneive_lcell_comb \TFT_CTRL|Add0~2 (
// Equation(s):
// \TFT_CTRL|Add0~2_combout  = (\TFT_CTRL|hcount_r [1] & (!\TFT_CTRL|Add0~1 )) # (!\TFT_CTRL|hcount_r [1] & ((\TFT_CTRL|Add0~1 ) # (GND)))
// \TFT_CTRL|Add0~3  = CARRY((!\TFT_CTRL|Add0~1 ) # (!\TFT_CTRL|hcount_r [1]))

	.dataa(\TFT_CTRL|hcount_r [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\TFT_CTRL|Add0~1 ),
	.combout(\TFT_CTRL|Add0~2_combout ),
	.cout(\TFT_CTRL|Add0~3 ));
// synopsys translate_off
defparam \TFT_CTRL|Add0~2 .lut_mask = 16'h5A5F;
defparam \TFT_CTRL|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y6_N7
dffeas \TFT_CTRL|hcount_r[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\TFT_CTRL|Add0~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TFT_CTRL|hcount_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \TFT_CTRL|hcount_r[1] .is_wysiwyg = "true";
defparam \TFT_CTRL|hcount_r[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y6_N8
cycloneive_lcell_comb \TFT_CTRL|Add0~4 (
// Equation(s):
// \TFT_CTRL|Add0~4_combout  = (\TFT_CTRL|hcount_r [2] & (\TFT_CTRL|Add0~3  $ (GND))) # (!\TFT_CTRL|hcount_r [2] & (!\TFT_CTRL|Add0~3  & VCC))
// \TFT_CTRL|Add0~5  = CARRY((\TFT_CTRL|hcount_r [2] & !\TFT_CTRL|Add0~3 ))

	.dataa(gnd),
	.datab(\TFT_CTRL|hcount_r [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\TFT_CTRL|Add0~3 ),
	.combout(\TFT_CTRL|Add0~4_combout ),
	.cout(\TFT_CTRL|Add0~5 ));
// synopsys translate_off
defparam \TFT_CTRL|Add0~4 .lut_mask = 16'hC30C;
defparam \TFT_CTRL|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y6_N9
dffeas \TFT_CTRL|hcount_r[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\TFT_CTRL|Add0~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TFT_CTRL|hcount_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \TFT_CTRL|hcount_r[2] .is_wysiwyg = "true";
defparam \TFT_CTRL|hcount_r[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y6_N10
cycloneive_lcell_comb \TFT_CTRL|Add0~6 (
// Equation(s):
// \TFT_CTRL|Add0~6_combout  = (\TFT_CTRL|hcount_r [3] & (!\TFT_CTRL|Add0~5 )) # (!\TFT_CTRL|hcount_r [3] & ((\TFT_CTRL|Add0~5 ) # (GND)))
// \TFT_CTRL|Add0~7  = CARRY((!\TFT_CTRL|Add0~5 ) # (!\TFT_CTRL|hcount_r [3]))

	.dataa(gnd),
	.datab(\TFT_CTRL|hcount_r [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\TFT_CTRL|Add0~5 ),
	.combout(\TFT_CTRL|Add0~6_combout ),
	.cout(\TFT_CTRL|Add0~7 ));
// synopsys translate_off
defparam \TFT_CTRL|Add0~6 .lut_mask = 16'h3C3F;
defparam \TFT_CTRL|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y6_N11
dffeas \TFT_CTRL|hcount_r[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\TFT_CTRL|Add0~6_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TFT_CTRL|hcount_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \TFT_CTRL|hcount_r[3] .is_wysiwyg = "true";
defparam \TFT_CTRL|hcount_r[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y6_N12
cycloneive_lcell_comb \TFT_CTRL|Add0~8 (
// Equation(s):
// \TFT_CTRL|Add0~8_combout  = (\TFT_CTRL|hcount_r [4] & (\TFT_CTRL|Add0~7  $ (GND))) # (!\TFT_CTRL|hcount_r [4] & (!\TFT_CTRL|Add0~7  & VCC))
// \TFT_CTRL|Add0~9  = CARRY((\TFT_CTRL|hcount_r [4] & !\TFT_CTRL|Add0~7 ))

	.dataa(\TFT_CTRL|hcount_r [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\TFT_CTRL|Add0~7 ),
	.combout(\TFT_CTRL|Add0~8_combout ),
	.cout(\TFT_CTRL|Add0~9 ));
// synopsys translate_off
defparam \TFT_CTRL|Add0~8 .lut_mask = 16'hA50A;
defparam \TFT_CTRL|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y6_N13
dffeas \TFT_CTRL|hcount_r[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\TFT_CTRL|Add0~8_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TFT_CTRL|hcount_r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \TFT_CTRL|hcount_r[4] .is_wysiwyg = "true";
defparam \TFT_CTRL|hcount_r[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y6_N26
cycloneive_lcell_comb \TFT_CTRL|LessThan2~0 (
// Equation(s):
// \TFT_CTRL|LessThan2~0_combout  = (\TFT_CTRL|hcount_r [2] & (\TFT_CTRL|hcount_r [0] & \TFT_CTRL|hcount_r [1]))

	.dataa(gnd),
	.datab(\TFT_CTRL|hcount_r [2]),
	.datac(\TFT_CTRL|hcount_r [0]),
	.datad(\TFT_CTRL|hcount_r [1]),
	.cin(gnd),
	.combout(\TFT_CTRL|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \TFT_CTRL|LessThan2~0 .lut_mask = 16'hC000;
defparam \TFT_CTRL|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N6
cycloneive_lcell_comb \TFT_CTRL|Equal0~2 (
// Equation(s):
// \TFT_CTRL|Equal0~2_combout  = (\TFT_CTRL|hcount_r [4] & (\TFT_CTRL|hcount_r [3] & \TFT_CTRL|LessThan2~0_combout ))

	.dataa(gnd),
	.datab(\TFT_CTRL|hcount_r [4]),
	.datac(\TFT_CTRL|hcount_r [3]),
	.datad(\TFT_CTRL|LessThan2~0_combout ),
	.cin(gnd),
	.combout(\TFT_CTRL|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \TFT_CTRL|Equal0~2 .lut_mask = 16'hC000;
defparam \TFT_CTRL|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y6_N14
cycloneive_lcell_comb \TFT_CTRL|Add0~10 (
// Equation(s):
// \TFT_CTRL|Add0~10_combout  = (\TFT_CTRL|hcount_r [5] & (!\TFT_CTRL|Add0~9 )) # (!\TFT_CTRL|hcount_r [5] & ((\TFT_CTRL|Add0~9 ) # (GND)))
// \TFT_CTRL|Add0~11  = CARRY((!\TFT_CTRL|Add0~9 ) # (!\TFT_CTRL|hcount_r [5]))

	.dataa(gnd),
	.datab(\TFT_CTRL|hcount_r [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\TFT_CTRL|Add0~9 ),
	.combout(\TFT_CTRL|Add0~10_combout ),
	.cout(\TFT_CTRL|Add0~11 ));
// synopsys translate_off
defparam \TFT_CTRL|Add0~10 .lut_mask = 16'h3C3F;
defparam \TFT_CTRL|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N30
cycloneive_lcell_comb \TFT_CTRL|hcount_r~1 (
// Equation(s):
// \TFT_CTRL|hcount_r~1_combout  = (\TFT_CTRL|Add0~10_combout  & (((!\TFT_CTRL|Equal0~2_combout ) # (!\TFT_CTRL|Equal0~1_combout )) # (!\TFT_CTRL|hcount_r [10])))

	.dataa(\TFT_CTRL|hcount_r [10]),
	.datab(\TFT_CTRL|Equal0~1_combout ),
	.datac(\TFT_CTRL|Add0~10_combout ),
	.datad(\TFT_CTRL|Equal0~2_combout ),
	.cin(gnd),
	.combout(\TFT_CTRL|hcount_r~1_combout ),
	.cout());
// synopsys translate_off
defparam \TFT_CTRL|hcount_r~1 .lut_mask = 16'h70F0;
defparam \TFT_CTRL|hcount_r~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y6_N31
dffeas \TFT_CTRL|hcount_r[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\TFT_CTRL|hcount_r~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TFT_CTRL|hcount_r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \TFT_CTRL|hcount_r[5] .is_wysiwyg = "true";
defparam \TFT_CTRL|hcount_r[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y6_N16
cycloneive_lcell_comb \TFT_CTRL|Add0~12 (
// Equation(s):
// \TFT_CTRL|Add0~12_combout  = (\TFT_CTRL|hcount_r [6] & (\TFT_CTRL|Add0~11  $ (GND))) # (!\TFT_CTRL|hcount_r [6] & (!\TFT_CTRL|Add0~11  & VCC))
// \TFT_CTRL|Add0~13  = CARRY((\TFT_CTRL|hcount_r [6] & !\TFT_CTRL|Add0~11 ))

	.dataa(\TFT_CTRL|hcount_r [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\TFT_CTRL|Add0~11 ),
	.combout(\TFT_CTRL|Add0~12_combout ),
	.cout(\TFT_CTRL|Add0~13 ));
// synopsys translate_off
defparam \TFT_CTRL|Add0~12 .lut_mask = 16'hA50A;
defparam \TFT_CTRL|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y6_N17
dffeas \TFT_CTRL|hcount_r[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\TFT_CTRL|Add0~12_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TFT_CTRL|hcount_r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \TFT_CTRL|hcount_r[6] .is_wysiwyg = "true";
defparam \TFT_CTRL|hcount_r[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y6_N18
cycloneive_lcell_comb \TFT_CTRL|Add0~14 (
// Equation(s):
// \TFT_CTRL|Add0~14_combout  = (\TFT_CTRL|hcount_r [7] & (!\TFT_CTRL|Add0~13 )) # (!\TFT_CTRL|hcount_r [7] & ((\TFT_CTRL|Add0~13 ) # (GND)))
// \TFT_CTRL|Add0~15  = CARRY((!\TFT_CTRL|Add0~13 ) # (!\TFT_CTRL|hcount_r [7]))

	.dataa(gnd),
	.datab(\TFT_CTRL|hcount_r [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\TFT_CTRL|Add0~13 ),
	.combout(\TFT_CTRL|Add0~14_combout ),
	.cout(\TFT_CTRL|Add0~15 ));
// synopsys translate_off
defparam \TFT_CTRL|Add0~14 .lut_mask = 16'h3C3F;
defparam \TFT_CTRL|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y6_N19
dffeas \TFT_CTRL|hcount_r[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\TFT_CTRL|Add0~14_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TFT_CTRL|hcount_r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \TFT_CTRL|hcount_r[7] .is_wysiwyg = "true";
defparam \TFT_CTRL|hcount_r[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y6_N20
cycloneive_lcell_comb \TFT_CTRL|Add0~16 (
// Equation(s):
// \TFT_CTRL|Add0~16_combout  = (\TFT_CTRL|hcount_r [8] & (\TFT_CTRL|Add0~15  $ (GND))) # (!\TFT_CTRL|hcount_r [8] & (!\TFT_CTRL|Add0~15  & VCC))
// \TFT_CTRL|Add0~17  = CARRY((\TFT_CTRL|hcount_r [8] & !\TFT_CTRL|Add0~15 ))

	.dataa(gnd),
	.datab(\TFT_CTRL|hcount_r [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\TFT_CTRL|Add0~15 ),
	.combout(\TFT_CTRL|Add0~16_combout ),
	.cout(\TFT_CTRL|Add0~17 ));
// synopsys translate_off
defparam \TFT_CTRL|Add0~16 .lut_mask = 16'hC30C;
defparam \TFT_CTRL|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y6_N21
dffeas \TFT_CTRL|hcount_r[8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\TFT_CTRL|Add0~16_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TFT_CTRL|hcount_r [8]),
	.prn(vcc));
// synopsys translate_off
defparam \TFT_CTRL|hcount_r[8] .is_wysiwyg = "true";
defparam \TFT_CTRL|hcount_r[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y6_N22
cycloneive_lcell_comb \TFT_CTRL|Add0~18 (
// Equation(s):
// \TFT_CTRL|Add0~18_combout  = (\TFT_CTRL|hcount_r [9] & (!\TFT_CTRL|Add0~17 )) # (!\TFT_CTRL|hcount_r [9] & ((\TFT_CTRL|Add0~17 ) # (GND)))
// \TFT_CTRL|Add0~19  = CARRY((!\TFT_CTRL|Add0~17 ) # (!\TFT_CTRL|hcount_r [9]))

	.dataa(\TFT_CTRL|hcount_r [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\TFT_CTRL|Add0~17 ),
	.combout(\TFT_CTRL|Add0~18_combout ),
	.cout(\TFT_CTRL|Add0~19 ));
// synopsys translate_off
defparam \TFT_CTRL|Add0~18 .lut_mask = 16'h5A5F;
defparam \TFT_CTRL|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y6_N23
dffeas \TFT_CTRL|hcount_r[9] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\TFT_CTRL|Add0~18_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TFT_CTRL|hcount_r [9]),
	.prn(vcc));
// synopsys translate_off
defparam \TFT_CTRL|hcount_r[9] .is_wysiwyg = "true";
defparam \TFT_CTRL|hcount_r[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N4
cycloneive_lcell_comb \TFT_CTRL|Equal0~0 (
// Equation(s):
// \TFT_CTRL|Equal0~0_combout  = (!\TFT_CTRL|hcount_r [8] & !\TFT_CTRL|hcount_r [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\TFT_CTRL|hcount_r [8]),
	.datad(\TFT_CTRL|hcount_r [9]),
	.cin(gnd),
	.combout(\TFT_CTRL|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \TFT_CTRL|Equal0~0 .lut_mask = 16'h000F;
defparam \TFT_CTRL|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N0
cycloneive_lcell_comb \TFT_CTRL|Equal0~1 (
// Equation(s):
// \TFT_CTRL|Equal0~1_combout  = (!\TFT_CTRL|hcount_r [5] & (!\TFT_CTRL|hcount_r [7] & (\TFT_CTRL|Equal0~0_combout  & !\TFT_CTRL|hcount_r [6])))

	.dataa(\TFT_CTRL|hcount_r [5]),
	.datab(\TFT_CTRL|hcount_r [7]),
	.datac(\TFT_CTRL|Equal0~0_combout ),
	.datad(\TFT_CTRL|hcount_r [6]),
	.cin(gnd),
	.combout(\TFT_CTRL|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \TFT_CTRL|Equal0~1 .lut_mask = 16'h0010;
defparam \TFT_CTRL|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y6_N24
cycloneive_lcell_comb \TFT_CTRL|Add0~20 (
// Equation(s):
// \TFT_CTRL|Add0~20_combout  = \TFT_CTRL|Add0~19  $ (!\TFT_CTRL|hcount_r [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\TFT_CTRL|hcount_r [10]),
	.cin(\TFT_CTRL|Add0~19 ),
	.combout(\TFT_CTRL|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \TFT_CTRL|Add0~20 .lut_mask = 16'hF00F;
defparam \TFT_CTRL|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N0
cycloneive_lcell_comb \TFT_CTRL|hcount_r~0 (
// Equation(s):
// \TFT_CTRL|hcount_r~0_combout  = (\TFT_CTRL|Add0~20_combout  & (((!\TFT_CTRL|hcount_r [10]) # (!\TFT_CTRL|Equal0~1_combout )) # (!\TFT_CTRL|Equal0~2_combout )))

	.dataa(\TFT_CTRL|Equal0~2_combout ),
	.datab(\TFT_CTRL|Equal0~1_combout ),
	.datac(\TFT_CTRL|hcount_r [10]),
	.datad(\TFT_CTRL|Add0~20_combout ),
	.cin(gnd),
	.combout(\TFT_CTRL|hcount_r~0_combout ),
	.cout());
// synopsys translate_off
defparam \TFT_CTRL|hcount_r~0 .lut_mask = 16'h7F00;
defparam \TFT_CTRL|hcount_r~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y6_N1
dffeas \TFT_CTRL|hcount_r[10] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\TFT_CTRL|hcount_r~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TFT_CTRL|hcount_r [10]),
	.prn(vcc));
// synopsys translate_off
defparam \TFT_CTRL|hcount_r[10] .is_wysiwyg = "true";
defparam \TFT_CTRL|hcount_r[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N8
cycloneive_lcell_comb \TFT_CTRL|Add2~0 (
// Equation(s):
// \TFT_CTRL|Add2~0_combout  = (\TFT_CTRL|hcount_r [0] & (\TFT_CTRL|hcount_r [1] $ (VCC))) # (!\TFT_CTRL|hcount_r [0] & (\TFT_CTRL|hcount_r [1] & VCC))
// \TFT_CTRL|Add2~1  = CARRY((\TFT_CTRL|hcount_r [0] & \TFT_CTRL|hcount_r [1]))

	.dataa(\TFT_CTRL|hcount_r [0]),
	.datab(\TFT_CTRL|hcount_r [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\TFT_CTRL|Add2~0_combout ),
	.cout(\TFT_CTRL|Add2~1 ));
// synopsys translate_off
defparam \TFT_CTRL|Add2~0 .lut_mask = 16'h6688;
defparam \TFT_CTRL|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N10
cycloneive_lcell_comb \TFT_CTRL|Add2~2 (
// Equation(s):
// \TFT_CTRL|Add2~2_combout  = (\TFT_CTRL|hcount_r [2] & (!\TFT_CTRL|Add2~1 )) # (!\TFT_CTRL|hcount_r [2] & ((\TFT_CTRL|Add2~1 ) # (GND)))
// \TFT_CTRL|Add2~3  = CARRY((!\TFT_CTRL|Add2~1 ) # (!\TFT_CTRL|hcount_r [2]))

	.dataa(gnd),
	.datab(\TFT_CTRL|hcount_r [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\TFT_CTRL|Add2~1 ),
	.combout(\TFT_CTRL|Add2~2_combout ),
	.cout(\TFT_CTRL|Add2~3 ));
// synopsys translate_off
defparam \TFT_CTRL|Add2~2 .lut_mask = 16'h3C3F;
defparam \TFT_CTRL|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N12
cycloneive_lcell_comb \TFT_CTRL|Add2~4 (
// Equation(s):
// \TFT_CTRL|Add2~4_combout  = (\TFT_CTRL|hcount_r [3] & ((GND) # (!\TFT_CTRL|Add2~3 ))) # (!\TFT_CTRL|hcount_r [3] & (\TFT_CTRL|Add2~3  $ (GND)))
// \TFT_CTRL|Add2~5  = CARRY((\TFT_CTRL|hcount_r [3]) # (!\TFT_CTRL|Add2~3 ))

	.dataa(gnd),
	.datab(\TFT_CTRL|hcount_r [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\TFT_CTRL|Add2~3 ),
	.combout(\TFT_CTRL|Add2~4_combout ),
	.cout(\TFT_CTRL|Add2~5 ));
// synopsys translate_off
defparam \TFT_CTRL|Add2~4 .lut_mask = 16'h3CCF;
defparam \TFT_CTRL|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N14
cycloneive_lcell_comb \TFT_CTRL|Add2~6 (
// Equation(s):
// \TFT_CTRL|Add2~6_combout  = (\TFT_CTRL|hcount_r [4] & (!\TFT_CTRL|Add2~5 )) # (!\TFT_CTRL|hcount_r [4] & ((\TFT_CTRL|Add2~5 ) # (GND)))
// \TFT_CTRL|Add2~7  = CARRY((!\TFT_CTRL|Add2~5 ) # (!\TFT_CTRL|hcount_r [4]))

	.dataa(gnd),
	.datab(\TFT_CTRL|hcount_r [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\TFT_CTRL|Add2~5 ),
	.combout(\TFT_CTRL|Add2~6_combout ),
	.cout(\TFT_CTRL|Add2~7 ));
// synopsys translate_off
defparam \TFT_CTRL|Add2~6 .lut_mask = 16'h3C3F;
defparam \TFT_CTRL|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N16
cycloneive_lcell_comb \TFT_CTRL|Add2~8 (
// Equation(s):
// \TFT_CTRL|Add2~8_combout  = (\TFT_CTRL|hcount_r [5] & ((GND) # (!\TFT_CTRL|Add2~7 ))) # (!\TFT_CTRL|hcount_r [5] & (\TFT_CTRL|Add2~7  $ (GND)))
// \TFT_CTRL|Add2~9  = CARRY((\TFT_CTRL|hcount_r [5]) # (!\TFT_CTRL|Add2~7 ))

	.dataa(\TFT_CTRL|hcount_r [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\TFT_CTRL|Add2~7 ),
	.combout(\TFT_CTRL|Add2~8_combout ),
	.cout(\TFT_CTRL|Add2~9 ));
// synopsys translate_off
defparam \TFT_CTRL|Add2~8 .lut_mask = 16'h5AAF;
defparam \TFT_CTRL|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N18
cycloneive_lcell_comb \TFT_CTRL|Add2~10 (
// Equation(s):
// \TFT_CTRL|Add2~10_combout  = (\TFT_CTRL|hcount_r [6] & (!\TFT_CTRL|Add2~9 )) # (!\TFT_CTRL|hcount_r [6] & ((\TFT_CTRL|Add2~9 ) # (GND)))
// \TFT_CTRL|Add2~11  = CARRY((!\TFT_CTRL|Add2~9 ) # (!\TFT_CTRL|hcount_r [6]))

	.dataa(gnd),
	.datab(\TFT_CTRL|hcount_r [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\TFT_CTRL|Add2~9 ),
	.combout(\TFT_CTRL|Add2~10_combout ),
	.cout(\TFT_CTRL|Add2~11 ));
// synopsys translate_off
defparam \TFT_CTRL|Add2~10 .lut_mask = 16'h3C3F;
defparam \TFT_CTRL|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N20
cycloneive_lcell_comb \TFT_CTRL|Add2~12 (
// Equation(s):
// \TFT_CTRL|Add2~12_combout  = (\TFT_CTRL|hcount_r [7] & (\TFT_CTRL|Add2~11  $ (GND))) # (!\TFT_CTRL|hcount_r [7] & (!\TFT_CTRL|Add2~11  & VCC))
// \TFT_CTRL|Add2~13  = CARRY((\TFT_CTRL|hcount_r [7] & !\TFT_CTRL|Add2~11 ))

	.dataa(gnd),
	.datab(\TFT_CTRL|hcount_r [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\TFT_CTRL|Add2~11 ),
	.combout(\TFT_CTRL|Add2~12_combout ),
	.cout(\TFT_CTRL|Add2~13 ));
// synopsys translate_off
defparam \TFT_CTRL|Add2~12 .lut_mask = 16'hC30C;
defparam \TFT_CTRL|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N22
cycloneive_lcell_comb \TFT_CTRL|Add2~14 (
// Equation(s):
// \TFT_CTRL|Add2~14_combout  = (\TFT_CTRL|hcount_r [8] & (\TFT_CTRL|Add2~13  & VCC)) # (!\TFT_CTRL|hcount_r [8] & (!\TFT_CTRL|Add2~13 ))
// \TFT_CTRL|Add2~15  = CARRY((!\TFT_CTRL|hcount_r [8] & !\TFT_CTRL|Add2~13 ))

	.dataa(\TFT_CTRL|hcount_r [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\TFT_CTRL|Add2~13 ),
	.combout(\TFT_CTRL|Add2~14_combout ),
	.cout(\TFT_CTRL|Add2~15 ));
// synopsys translate_off
defparam \TFT_CTRL|Add2~14 .lut_mask = 16'hA505;
defparam \TFT_CTRL|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N24
cycloneive_lcell_comb \TFT_CTRL|Add2~16 (
// Equation(s):
// \TFT_CTRL|Add2~16_combout  = (\TFT_CTRL|hcount_r [9] & ((GND) # (!\TFT_CTRL|Add2~15 ))) # (!\TFT_CTRL|hcount_r [9] & (\TFT_CTRL|Add2~15  $ (GND)))
// \TFT_CTRL|Add2~17  = CARRY((\TFT_CTRL|hcount_r [9]) # (!\TFT_CTRL|Add2~15 ))

	.dataa(gnd),
	.datab(\TFT_CTRL|hcount_r [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\TFT_CTRL|Add2~15 ),
	.combout(\TFT_CTRL|Add2~16_combout ),
	.cout(\TFT_CTRL|Add2~17 ));
// synopsys translate_off
defparam \TFT_CTRL|Add2~16 .lut_mask = 16'h3CCF;
defparam \TFT_CTRL|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N26
cycloneive_lcell_comb \TFT_CTRL|Add2~18 (
// Equation(s):
// \TFT_CTRL|Add2~18_combout  = (\TFT_CTRL|hcount_r [10] & (\TFT_CTRL|Add2~17  & VCC)) # (!\TFT_CTRL|hcount_r [10] & (!\TFT_CTRL|Add2~17 ))
// \TFT_CTRL|Add2~19  = CARRY((!\TFT_CTRL|hcount_r [10] & !\TFT_CTRL|Add2~17 ))

	.dataa(\TFT_CTRL|hcount_r [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\TFT_CTRL|Add2~17 ),
	.combout(\TFT_CTRL|Add2~18_combout ),
	.cout(\TFT_CTRL|Add2~19 ));
// synopsys translate_off
defparam \TFT_CTRL|Add2~18 .lut_mask = 16'hA505;
defparam \TFT_CTRL|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N28
cycloneive_lcell_comb \TFT_CTRL|Add2~20 (
// Equation(s):
// \TFT_CTRL|Add2~20_combout  = \TFT_CTRL|Add2~19 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\TFT_CTRL|Add2~19 ),
	.combout(\TFT_CTRL|Add2~20_combout ),
	.cout());
// synopsys translate_off
defparam \TFT_CTRL|Add2~20 .lut_mask = 16'hF0F0;
defparam \TFT_CTRL|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N4
cycloneive_lcell_comb \TFT_CTRL|vcount_r[0]~30 (
// Equation(s):
// \TFT_CTRL|vcount_r[0]~30_combout  = \TFT_CTRL|vcount_r [0] $ (((\TFT_CTRL|Equal0~2_combout  & (\TFT_CTRL|Equal0~1_combout  & \TFT_CTRL|hcount_r [10]))))

	.dataa(\TFT_CTRL|Equal0~2_combout ),
	.datab(\TFT_CTRL|Equal0~1_combout ),
	.datac(\TFT_CTRL|vcount_r [0]),
	.datad(\TFT_CTRL|hcount_r [10]),
	.cin(gnd),
	.combout(\TFT_CTRL|vcount_r[0]~30_combout ),
	.cout());
// synopsys translate_off
defparam \TFT_CTRL|vcount_r[0]~30 .lut_mask = 16'h78F0;
defparam \TFT_CTRL|vcount_r[0]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y6_N5
dffeas \TFT_CTRL|vcount_r[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\TFT_CTRL|vcount_r[0]~30_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TFT_CTRL|vcount_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \TFT_CTRL|vcount_r[0] .is_wysiwyg = "true";
defparam \TFT_CTRL|vcount_r[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N0
cycloneive_lcell_comb \TFT_CTRL|vcount_r[1]~10 (
// Equation(s):
// \TFT_CTRL|vcount_r[1]~10_combout  = (\TFT_CTRL|vcount_r [0] & (\TFT_CTRL|vcount_r [1] $ (VCC))) # (!\TFT_CTRL|vcount_r [0] & (\TFT_CTRL|vcount_r [1] & VCC))
// \TFT_CTRL|vcount_r[1]~11  = CARRY((\TFT_CTRL|vcount_r [0] & \TFT_CTRL|vcount_r [1]))

	.dataa(\TFT_CTRL|vcount_r [0]),
	.datab(\TFT_CTRL|vcount_r [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\TFT_CTRL|vcount_r[1]~10_combout ),
	.cout(\TFT_CTRL|vcount_r[1]~11 ));
// synopsys translate_off
defparam \TFT_CTRL|vcount_r[1]~10 .lut_mask = 16'h6688;
defparam \TFT_CTRL|vcount_r[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N26
cycloneive_lcell_comb \TFT_CTRL|Equal0~3 (
// Equation(s):
// \TFT_CTRL|Equal0~3_combout  = (\TFT_CTRL|hcount_r [10] & (\TFT_CTRL|Equal0~1_combout  & \TFT_CTRL|Equal0~2_combout ))

	.dataa(gnd),
	.datab(\TFT_CTRL|hcount_r [10]),
	.datac(\TFT_CTRL|Equal0~1_combout ),
	.datad(\TFT_CTRL|Equal0~2_combout ),
	.cin(gnd),
	.combout(\TFT_CTRL|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \TFT_CTRL|Equal0~3 .lut_mask = 16'hC000;
defparam \TFT_CTRL|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y6_N1
dffeas \TFT_CTRL|vcount_r[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\TFT_CTRL|vcount_r[1]~10_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\TFT_CTRL|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TFT_CTRL|vcount_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \TFT_CTRL|vcount_r[1] .is_wysiwyg = "true";
defparam \TFT_CTRL|vcount_r[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N2
cycloneive_lcell_comb \TFT_CTRL|vcount_r[2]~12 (
// Equation(s):
// \TFT_CTRL|vcount_r[2]~12_combout  = (\TFT_CTRL|vcount_r [2] & (!\TFT_CTRL|vcount_r[1]~11 )) # (!\TFT_CTRL|vcount_r [2] & ((\TFT_CTRL|vcount_r[1]~11 ) # (GND)))
// \TFT_CTRL|vcount_r[2]~13  = CARRY((!\TFT_CTRL|vcount_r[1]~11 ) # (!\TFT_CTRL|vcount_r [2]))

	.dataa(gnd),
	.datab(\TFT_CTRL|vcount_r [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\TFT_CTRL|vcount_r[1]~11 ),
	.combout(\TFT_CTRL|vcount_r[2]~12_combout ),
	.cout(\TFT_CTRL|vcount_r[2]~13 ));
// synopsys translate_off
defparam \TFT_CTRL|vcount_r[2]~12 .lut_mask = 16'h3C3F;
defparam \TFT_CTRL|vcount_r[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y6_N3
dffeas \TFT_CTRL|vcount_r[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\TFT_CTRL|vcount_r[2]~12_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\TFT_CTRL|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TFT_CTRL|vcount_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \TFT_CTRL|vcount_r[2] .is_wysiwyg = "true";
defparam \TFT_CTRL|vcount_r[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N4
cycloneive_lcell_comb \TFT_CTRL|vcount_r[3]~14 (
// Equation(s):
// \TFT_CTRL|vcount_r[3]~14_combout  = (\TFT_CTRL|vcount_r [3] & (\TFT_CTRL|vcount_r[2]~13  $ (GND))) # (!\TFT_CTRL|vcount_r [3] & (!\TFT_CTRL|vcount_r[2]~13  & VCC))
// \TFT_CTRL|vcount_r[3]~15  = CARRY((\TFT_CTRL|vcount_r [3] & !\TFT_CTRL|vcount_r[2]~13 ))

	.dataa(gnd),
	.datab(\TFT_CTRL|vcount_r [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\TFT_CTRL|vcount_r[2]~13 ),
	.combout(\TFT_CTRL|vcount_r[3]~14_combout ),
	.cout(\TFT_CTRL|vcount_r[3]~15 ));
// synopsys translate_off
defparam \TFT_CTRL|vcount_r[3]~14 .lut_mask = 16'hC30C;
defparam \TFT_CTRL|vcount_r[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y6_N5
dffeas \TFT_CTRL|vcount_r[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\TFT_CTRL|vcount_r[3]~14_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\TFT_CTRL|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TFT_CTRL|vcount_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \TFT_CTRL|vcount_r[3] .is_wysiwyg = "true";
defparam \TFT_CTRL|vcount_r[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N6
cycloneive_lcell_comb \TFT_CTRL|vcount_r[4]~16 (
// Equation(s):
// \TFT_CTRL|vcount_r[4]~16_combout  = (\TFT_CTRL|vcount_r [4] & (!\TFT_CTRL|vcount_r[3]~15 )) # (!\TFT_CTRL|vcount_r [4] & ((\TFT_CTRL|vcount_r[3]~15 ) # (GND)))
// \TFT_CTRL|vcount_r[4]~17  = CARRY((!\TFT_CTRL|vcount_r[3]~15 ) # (!\TFT_CTRL|vcount_r [4]))

	.dataa(\TFT_CTRL|vcount_r [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\TFT_CTRL|vcount_r[3]~15 ),
	.combout(\TFT_CTRL|vcount_r[4]~16_combout ),
	.cout(\TFT_CTRL|vcount_r[4]~17 ));
// synopsys translate_off
defparam \TFT_CTRL|vcount_r[4]~16 .lut_mask = 16'h5A5F;
defparam \TFT_CTRL|vcount_r[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y6_N7
dffeas \TFT_CTRL|vcount_r[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\TFT_CTRL|vcount_r[4]~16_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\TFT_CTRL|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TFT_CTRL|vcount_r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \TFT_CTRL|vcount_r[4] .is_wysiwyg = "true";
defparam \TFT_CTRL|vcount_r[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N8
cycloneive_lcell_comb \TFT_CTRL|vcount_r[5]~18 (
// Equation(s):
// \TFT_CTRL|vcount_r[5]~18_combout  = (\TFT_CTRL|vcount_r [5] & (\TFT_CTRL|vcount_r[4]~17  $ (GND))) # (!\TFT_CTRL|vcount_r [5] & (!\TFT_CTRL|vcount_r[4]~17  & VCC))
// \TFT_CTRL|vcount_r[5]~19  = CARRY((\TFT_CTRL|vcount_r [5] & !\TFT_CTRL|vcount_r[4]~17 ))

	.dataa(gnd),
	.datab(\TFT_CTRL|vcount_r [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\TFT_CTRL|vcount_r[4]~17 ),
	.combout(\TFT_CTRL|vcount_r[5]~18_combout ),
	.cout(\TFT_CTRL|vcount_r[5]~19 ));
// synopsys translate_off
defparam \TFT_CTRL|vcount_r[5]~18 .lut_mask = 16'hC30C;
defparam \TFT_CTRL|vcount_r[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y6_N9
dffeas \TFT_CTRL|vcount_r[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\TFT_CTRL|vcount_r[5]~18_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\TFT_CTRL|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TFT_CTRL|vcount_r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \TFT_CTRL|vcount_r[5] .is_wysiwyg = "true";
defparam \TFT_CTRL|vcount_r[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N10
cycloneive_lcell_comb \TFT_CTRL|vcount_r[6]~20 (
// Equation(s):
// \TFT_CTRL|vcount_r[6]~20_combout  = (\TFT_CTRL|vcount_r [6] & (!\TFT_CTRL|vcount_r[5]~19 )) # (!\TFT_CTRL|vcount_r [6] & ((\TFT_CTRL|vcount_r[5]~19 ) # (GND)))
// \TFT_CTRL|vcount_r[6]~21  = CARRY((!\TFT_CTRL|vcount_r[5]~19 ) # (!\TFT_CTRL|vcount_r [6]))

	.dataa(\TFT_CTRL|vcount_r [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\TFT_CTRL|vcount_r[5]~19 ),
	.combout(\TFT_CTRL|vcount_r[6]~20_combout ),
	.cout(\TFT_CTRL|vcount_r[6]~21 ));
// synopsys translate_off
defparam \TFT_CTRL|vcount_r[6]~20 .lut_mask = 16'h5A5F;
defparam \TFT_CTRL|vcount_r[6]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y6_N11
dffeas \TFT_CTRL|vcount_r[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\TFT_CTRL|vcount_r[6]~20_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\TFT_CTRL|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TFT_CTRL|vcount_r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \TFT_CTRL|vcount_r[6] .is_wysiwyg = "true";
defparam \TFT_CTRL|vcount_r[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N12
cycloneive_lcell_comb \TFT_CTRL|vcount_r[7]~22 (
// Equation(s):
// \TFT_CTRL|vcount_r[7]~22_combout  = (\TFT_CTRL|vcount_r [7] & (\TFT_CTRL|vcount_r[6]~21  $ (GND))) # (!\TFT_CTRL|vcount_r [7] & (!\TFT_CTRL|vcount_r[6]~21  & VCC))
// \TFT_CTRL|vcount_r[7]~23  = CARRY((\TFT_CTRL|vcount_r [7] & !\TFT_CTRL|vcount_r[6]~21 ))

	.dataa(\TFT_CTRL|vcount_r [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\TFT_CTRL|vcount_r[6]~21 ),
	.combout(\TFT_CTRL|vcount_r[7]~22_combout ),
	.cout(\TFT_CTRL|vcount_r[7]~23 ));
// synopsys translate_off
defparam \TFT_CTRL|vcount_r[7]~22 .lut_mask = 16'hA50A;
defparam \TFT_CTRL|vcount_r[7]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y6_N13
dffeas \TFT_CTRL|vcount_r[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\TFT_CTRL|vcount_r[7]~22_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\TFT_CTRL|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TFT_CTRL|vcount_r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \TFT_CTRL|vcount_r[7] .is_wysiwyg = "true";
defparam \TFT_CTRL|vcount_r[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N14
cycloneive_lcell_comb \TFT_CTRL|vcount_r[8]~24 (
// Equation(s):
// \TFT_CTRL|vcount_r[8]~24_combout  = (\TFT_CTRL|vcount_r [8] & (!\TFT_CTRL|vcount_r[7]~23 )) # (!\TFT_CTRL|vcount_r [8] & ((\TFT_CTRL|vcount_r[7]~23 ) # (GND)))
// \TFT_CTRL|vcount_r[8]~25  = CARRY((!\TFT_CTRL|vcount_r[7]~23 ) # (!\TFT_CTRL|vcount_r [8]))

	.dataa(gnd),
	.datab(\TFT_CTRL|vcount_r [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\TFT_CTRL|vcount_r[7]~23 ),
	.combout(\TFT_CTRL|vcount_r[8]~24_combout ),
	.cout(\TFT_CTRL|vcount_r[8]~25 ));
// synopsys translate_off
defparam \TFT_CTRL|vcount_r[8]~24 .lut_mask = 16'h3C3F;
defparam \TFT_CTRL|vcount_r[8]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y6_N15
dffeas \TFT_CTRL|vcount_r[8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\TFT_CTRL|vcount_r[8]~24_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\TFT_CTRL|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TFT_CTRL|vcount_r [8]),
	.prn(vcc));
// synopsys translate_off
defparam \TFT_CTRL|vcount_r[8] .is_wysiwyg = "true";
defparam \TFT_CTRL|vcount_r[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N16
cycloneive_lcell_comb \TFT_CTRL|vcount_r[9]~26 (
// Equation(s):
// \TFT_CTRL|vcount_r[9]~26_combout  = (\TFT_CTRL|vcount_r [9] & (\TFT_CTRL|vcount_r[8]~25  $ (GND))) # (!\TFT_CTRL|vcount_r [9] & (!\TFT_CTRL|vcount_r[8]~25  & VCC))
// \TFT_CTRL|vcount_r[9]~27  = CARRY((\TFT_CTRL|vcount_r [9] & !\TFT_CTRL|vcount_r[8]~25 ))

	.dataa(gnd),
	.datab(\TFT_CTRL|vcount_r [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\TFT_CTRL|vcount_r[8]~25 ),
	.combout(\TFT_CTRL|vcount_r[9]~26_combout ),
	.cout(\TFT_CTRL|vcount_r[9]~27 ));
// synopsys translate_off
defparam \TFT_CTRL|vcount_r[9]~26 .lut_mask = 16'hC30C;
defparam \TFT_CTRL|vcount_r[9]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y6_N17
dffeas \TFT_CTRL|vcount_r[9] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\TFT_CTRL|vcount_r[9]~26_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\TFT_CTRL|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TFT_CTRL|vcount_r [9]),
	.prn(vcc));
// synopsys translate_off
defparam \TFT_CTRL|vcount_r[9] .is_wysiwyg = "true";
defparam \TFT_CTRL|vcount_r[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N8
cycloneive_lcell_comb \TFT_CTRL|Add3~1 (
// Equation(s):
// \TFT_CTRL|Add3~1_cout  = CARRY(\TFT_CTRL|vcount_r [1])

	.dataa(gnd),
	.datab(\TFT_CTRL|vcount_r [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\TFT_CTRL|Add3~1_cout ));
// synopsys translate_off
defparam \TFT_CTRL|Add3~1 .lut_mask = 16'h00CC;
defparam \TFT_CTRL|Add3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N10
cycloneive_lcell_comb \TFT_CTRL|Add3~3 (
// Equation(s):
// \TFT_CTRL|Add3~3_cout  = CARRY((!\TFT_CTRL|vcount_r [2] & !\TFT_CTRL|Add3~1_cout ))

	.dataa(\TFT_CTRL|vcount_r [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\TFT_CTRL|Add3~1_cout ),
	.combout(),
	.cout(\TFT_CTRL|Add3~3_cout ));
// synopsys translate_off
defparam \TFT_CTRL|Add3~3 .lut_mask = 16'h0005;
defparam \TFT_CTRL|Add3~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N12
cycloneive_lcell_comb \TFT_CTRL|Add3~5 (
// Equation(s):
// \TFT_CTRL|Add3~5_cout  = CARRY((\TFT_CTRL|vcount_r [3]) # (!\TFT_CTRL|Add3~3_cout ))

	.dataa(\TFT_CTRL|vcount_r [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\TFT_CTRL|Add3~3_cout ),
	.combout(),
	.cout(\TFT_CTRL|Add3~5_cout ));
// synopsys translate_off
defparam \TFT_CTRL|Add3~5 .lut_mask = 16'h00AF;
defparam \TFT_CTRL|Add3~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N14
cycloneive_lcell_comb \TFT_CTRL|Add3~7 (
// Equation(s):
// \TFT_CTRL|Add3~7_cout  = CARRY((!\TFT_CTRL|vcount_r [4] & !\TFT_CTRL|Add3~5_cout ))

	.dataa(\TFT_CTRL|vcount_r [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\TFT_CTRL|Add3~5_cout ),
	.combout(),
	.cout(\TFT_CTRL|Add3~7_cout ));
// synopsys translate_off
defparam \TFT_CTRL|Add3~7 .lut_mask = 16'h0005;
defparam \TFT_CTRL|Add3~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N16
cycloneive_lcell_comb \TFT_CTRL|Add3~9 (
// Equation(s):
// \TFT_CTRL|Add3~9_cout  = CARRY((\TFT_CTRL|vcount_r [5] & !\TFT_CTRL|Add3~7_cout ))

	.dataa(gnd),
	.datab(\TFT_CTRL|vcount_r [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\TFT_CTRL|Add3~7_cout ),
	.combout(),
	.cout(\TFT_CTRL|Add3~9_cout ));
// synopsys translate_off
defparam \TFT_CTRL|Add3~9 .lut_mask = 16'h000C;
defparam \TFT_CTRL|Add3~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N18
cycloneive_lcell_comb \TFT_CTRL|Add3~11 (
// Equation(s):
// \TFT_CTRL|Add3~11_cout  = CARRY((!\TFT_CTRL|vcount_r [6] & !\TFT_CTRL|Add3~9_cout ))

	.dataa(gnd),
	.datab(\TFT_CTRL|vcount_r [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\TFT_CTRL|Add3~9_cout ),
	.combout(),
	.cout(\TFT_CTRL|Add3~11_cout ));
// synopsys translate_off
defparam \TFT_CTRL|Add3~11 .lut_mask = 16'h0003;
defparam \TFT_CTRL|Add3~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N20
cycloneive_lcell_comb \TFT_CTRL|Add3~12 (
// Equation(s):
// \TFT_CTRL|Add3~12_combout  = (\TFT_CTRL|vcount_r [7] & ((GND) # (!\TFT_CTRL|Add3~11_cout ))) # (!\TFT_CTRL|vcount_r [7] & (\TFT_CTRL|Add3~11_cout  $ (GND)))
// \TFT_CTRL|Add3~13  = CARRY((\TFT_CTRL|vcount_r [7]) # (!\TFT_CTRL|Add3~11_cout ))

	.dataa(gnd),
	.datab(\TFT_CTRL|vcount_r [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\TFT_CTRL|Add3~11_cout ),
	.combout(\TFT_CTRL|Add3~12_combout ),
	.cout(\TFT_CTRL|Add3~13 ));
// synopsys translate_off
defparam \TFT_CTRL|Add3~12 .lut_mask = 16'h3CCF;
defparam \TFT_CTRL|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N22
cycloneive_lcell_comb \TFT_CTRL|Add3~14 (
// Equation(s):
// \TFT_CTRL|Add3~14_combout  = (\TFT_CTRL|vcount_r [8] & (\TFT_CTRL|Add3~13  & VCC)) # (!\TFT_CTRL|vcount_r [8] & (!\TFT_CTRL|Add3~13 ))
// \TFT_CTRL|Add3~15  = CARRY((!\TFT_CTRL|vcount_r [8] & !\TFT_CTRL|Add3~13 ))

	.dataa(gnd),
	.datab(\TFT_CTRL|vcount_r [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\TFT_CTRL|Add3~13 ),
	.combout(\TFT_CTRL|Add3~14_combout ),
	.cout(\TFT_CTRL|Add3~15 ));
// synopsys translate_off
defparam \TFT_CTRL|Add3~14 .lut_mask = 16'hC303;
defparam \TFT_CTRL|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N24
cycloneive_lcell_comb \TFT_CTRL|Add3~16 (
// Equation(s):
// \TFT_CTRL|Add3~16_combout  = (\TFT_CTRL|vcount_r [9] & ((GND) # (!\TFT_CTRL|Add3~15 ))) # (!\TFT_CTRL|vcount_r [9] & (\TFT_CTRL|Add3~15  $ (GND)))
// \TFT_CTRL|Add3~17  = CARRY((\TFT_CTRL|vcount_r [9]) # (!\TFT_CTRL|Add3~15 ))

	.dataa(gnd),
	.datab(\TFT_CTRL|vcount_r [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\TFT_CTRL|Add3~15 ),
	.combout(\TFT_CTRL|Add3~16_combout ),
	.cout(\TFT_CTRL|Add3~17 ));
// synopsys translate_off
defparam \TFT_CTRL|Add3~16 .lut_mask = 16'h3CCF;
defparam \TFT_CTRL|Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N6
cycloneive_lcell_comb \always2~1 (
// Equation(s):
// \always2~1_combout  = (!\TFT_CTRL|Add2~20_combout  & (!\TFT_CTRL|Add3~16_combout  & (!\TFT_CTRL|Add3~14_combout  & !\TFT_CTRL|Add3~12_combout )))

	.dataa(\TFT_CTRL|Add2~20_combout ),
	.datab(\TFT_CTRL|Add3~16_combout ),
	.datac(\TFT_CTRL|Add3~14_combout ),
	.datad(\TFT_CTRL|Add3~12_combout ),
	.cin(gnd),
	.combout(\always2~1_combout ),
	.cout());
// synopsys translate_off
defparam \always2~1 .lut_mask = 16'h0001;
defparam \always2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N18
cycloneive_lcell_comb \TFT_CTRL|vcount_r[10]~28 (
// Equation(s):
// \TFT_CTRL|vcount_r[10]~28_combout  = \TFT_CTRL|vcount_r [10] $ (\TFT_CTRL|vcount_r[9]~27 )

	.dataa(gnd),
	.datab(\TFT_CTRL|vcount_r [10]),
	.datac(gnd),
	.datad(gnd),
	.cin(\TFT_CTRL|vcount_r[9]~27 ),
	.combout(\TFT_CTRL|vcount_r[10]~28_combout ),
	.cout());
// synopsys translate_off
defparam \TFT_CTRL|vcount_r[10]~28 .lut_mask = 16'h3C3C;
defparam \TFT_CTRL|vcount_r[10]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y6_N19
dffeas \TFT_CTRL|vcount_r[10] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\TFT_CTRL|vcount_r[10]~28_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\TFT_CTRL|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TFT_CTRL|vcount_r [10]),
	.prn(vcc));
// synopsys translate_off
defparam \TFT_CTRL|vcount_r[10] .is_wysiwyg = "true";
defparam \TFT_CTRL|vcount_r[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N26
cycloneive_lcell_comb \TFT_CTRL|Add3~18 (
// Equation(s):
// \TFT_CTRL|Add3~18_combout  = (\TFT_CTRL|vcount_r [10] & (\TFT_CTRL|Add3~17  & VCC)) # (!\TFT_CTRL|vcount_r [10] & (!\TFT_CTRL|Add3~17 ))
// \TFT_CTRL|Add3~19  = CARRY((!\TFT_CTRL|vcount_r [10] & !\TFT_CTRL|Add3~17 ))

	.dataa(gnd),
	.datab(\TFT_CTRL|vcount_r [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\TFT_CTRL|Add3~17 ),
	.combout(\TFT_CTRL|Add3~18_combout ),
	.cout(\TFT_CTRL|Add3~19 ));
// synopsys translate_off
defparam \TFT_CTRL|Add3~18 .lut_mask = 16'hC303;
defparam \TFT_CTRL|Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N20
cycloneive_lcell_comb \TFT_CTRL|LessThan1~4 (
// Equation(s):
// \TFT_CTRL|LessThan1~4_combout  = (!\TFT_CTRL|vcount_r [1] & (!\TFT_CTRL|vcount_r [3] & !\TFT_CTRL|vcount_r [2]))

	.dataa(gnd),
	.datab(\TFT_CTRL|vcount_r [1]),
	.datac(\TFT_CTRL|vcount_r [3]),
	.datad(\TFT_CTRL|vcount_r [2]),
	.cin(gnd),
	.combout(\TFT_CTRL|LessThan1~4_combout ),
	.cout());
// synopsys translate_off
defparam \TFT_CTRL|LessThan1~4 .lut_mask = 16'h0003;
defparam \TFT_CTRL|LessThan1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N0
cycloneive_lcell_comb \TFT_CTRL|LessThan4~0 (
// Equation(s):
// \TFT_CTRL|LessThan4~0_combout  = (!\TFT_CTRL|vcount_r [8] & (!\TFT_CTRL|vcount_r [7] & (!\TFT_CTRL|vcount_r [6] & !\TFT_CTRL|vcount_r [9])))

	.dataa(\TFT_CTRL|vcount_r [8]),
	.datab(\TFT_CTRL|vcount_r [7]),
	.datac(\TFT_CTRL|vcount_r [6]),
	.datad(\TFT_CTRL|vcount_r [9]),
	.cin(gnd),
	.combout(\TFT_CTRL|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \TFT_CTRL|LessThan4~0 .lut_mask = 16'h0001;
defparam \TFT_CTRL|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N24
cycloneive_lcell_comb \TFT_CTRL|LessThan4~1 (
// Equation(s):
// \TFT_CTRL|LessThan4~1_combout  = (\TFT_CTRL|LessThan4~0_combout  & (((!\TFT_CTRL|vcount_r [4] & \TFT_CTRL|LessThan1~4_combout )) # (!\TFT_CTRL|vcount_r [5])))

	.dataa(\TFT_CTRL|vcount_r [4]),
	.datab(\TFT_CTRL|LessThan1~4_combout ),
	.datac(\TFT_CTRL|vcount_r [5]),
	.datad(\TFT_CTRL|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\TFT_CTRL|LessThan4~1_combout ),
	.cout());
// synopsys translate_off
defparam \TFT_CTRL|LessThan4~1 .lut_mask = 16'h4F00;
defparam \TFT_CTRL|LessThan4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N4
cycloneive_lcell_comb \TFT_CTRL|LessThan1~1 (
// Equation(s):
// \TFT_CTRL|LessThan1~1_combout  = (!\TFT_CTRL|vcount_r [8] & (!\TFT_CTRL|vcount_r [7] & (!\TFT_CTRL|vcount_r [6] & !\TFT_CTRL|vcount_r [4])))

	.dataa(\TFT_CTRL|vcount_r [8]),
	.datab(\TFT_CTRL|vcount_r [7]),
	.datac(\TFT_CTRL|vcount_r [6]),
	.datad(\TFT_CTRL|vcount_r [4]),
	.cin(gnd),
	.combout(\TFT_CTRL|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \TFT_CTRL|LessThan1~1 .lut_mask = 16'h0001;
defparam \TFT_CTRL|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N2
cycloneive_lcell_comb \TFT_CTRL|LessThan1~3 (
// Equation(s):
// \TFT_CTRL|LessThan1~3_combout  = (\TFT_CTRL|LessThan1~1_combout  & !\TFT_CTRL|vcount_r [5])

	.dataa(gnd),
	.datab(\TFT_CTRL|LessThan1~1_combout ),
	.datac(\TFT_CTRL|vcount_r [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\TFT_CTRL|LessThan1~3_combout ),
	.cout());
// synopsys translate_off
defparam \TFT_CTRL|LessThan1~3 .lut_mask = 16'h0C0C;
defparam \TFT_CTRL|LessThan1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y6_N30
cycloneive_lcell_comb \TFT_CTRL|LessThan2~1 (
// Equation(s):
// \TFT_CTRL|LessThan2~1_combout  = (((!\TFT_CTRL|hcount_r [4] & !\TFT_CTRL|hcount_r [5])) # (!\TFT_CTRL|hcount_r [6])) # (!\TFT_CTRL|hcount_r [7])

	.dataa(\TFT_CTRL|hcount_r [4]),
	.datab(\TFT_CTRL|hcount_r [7]),
	.datac(\TFT_CTRL|hcount_r [6]),
	.datad(\TFT_CTRL|hcount_r [5]),
	.cin(gnd),
	.combout(\TFT_CTRL|LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \TFT_CTRL|LessThan2~1 .lut_mask = 16'h3F7F;
defparam \TFT_CTRL|LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y6_N0
cycloneive_lcell_comb \TFT_CTRL|LessThan2~2 (
// Equation(s):
// \TFT_CTRL|LessThan2~2_combout  = (\TFT_CTRL|LessThan2~1_combout ) # ((!\TFT_CTRL|hcount_r [3] & (!\TFT_CTRL|LessThan2~0_combout  & !\TFT_CTRL|hcount_r [5])))

	.dataa(\TFT_CTRL|LessThan2~1_combout ),
	.datab(\TFT_CTRL|hcount_r [3]),
	.datac(\TFT_CTRL|LessThan2~0_combout ),
	.datad(\TFT_CTRL|hcount_r [5]),
	.cin(gnd),
	.combout(\TFT_CTRL|LessThan2~2_combout ),
	.cout());
// synopsys translate_off
defparam \TFT_CTRL|LessThan2~2 .lut_mask = 16'hAAAB;
defparam \TFT_CTRL|LessThan2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y6_N2
cycloneive_lcell_comb \TFT_CTRL|LessThan2~3 (
// Equation(s):
// \TFT_CTRL|LessThan2~3_combout  = (!\TFT_CTRL|hcount_r [10] & (\TFT_CTRL|LessThan2~2_combout  & (!\TFT_CTRL|hcount_r [9] & !\TFT_CTRL|hcount_r [8])))

	.dataa(\TFT_CTRL|hcount_r [10]),
	.datab(\TFT_CTRL|LessThan2~2_combout ),
	.datac(\TFT_CTRL|hcount_r [9]),
	.datad(\TFT_CTRL|hcount_r [8]),
	.cin(gnd),
	.combout(\TFT_CTRL|LessThan2~3_combout ),
	.cout());
// synopsys translate_off
defparam \TFT_CTRL|LessThan2~3 .lut_mask = 16'h0004;
defparam \TFT_CTRL|LessThan2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N30
cycloneive_lcell_comb \TFT_CTRL|TFT_DE~1 (
// Equation(s):
// \TFT_CTRL|TFT_DE~1_combout  = (!\TFT_CTRL|LessThan2~3_combout  & (((\TFT_CTRL|LessThan1~3_combout  & \TFT_CTRL|LessThan1~4_combout )) # (!\TFT_CTRL|vcount_r [9])))

	.dataa(\TFT_CTRL|LessThan1~3_combout ),
	.datab(\TFT_CTRL|LessThan1~4_combout ),
	.datac(\TFT_CTRL|LessThan2~3_combout ),
	.datad(\TFT_CTRL|vcount_r [9]),
	.cin(gnd),
	.combout(\TFT_CTRL|TFT_DE~1_combout ),
	.cout());
// synopsys translate_off
defparam \TFT_CTRL|TFT_DE~1 .lut_mask = 16'h080F;
defparam \TFT_CTRL|TFT_DE~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N10
cycloneive_lcell_comb \TFT_CTRL|TFT_DE~0 (
// Equation(s):
// \TFT_CTRL|TFT_DE~0_combout  = ((\TFT_CTRL|Equal0~1_combout  & !\TFT_CTRL|Equal0~2_combout )) # (!\TFT_CTRL|hcount_r [10])

	.dataa(gnd),
	.datab(\TFT_CTRL|hcount_r [10]),
	.datac(\TFT_CTRL|Equal0~1_combout ),
	.datad(\TFT_CTRL|Equal0~2_combout ),
	.cin(gnd),
	.combout(\TFT_CTRL|TFT_DE~0_combout ),
	.cout());
// synopsys translate_off
defparam \TFT_CTRL|TFT_DE~0 .lut_mask = 16'h33F3;
defparam \TFT_CTRL|TFT_DE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N16
cycloneive_lcell_comb \TFT_CTRL|TFT_DE~2 (
// Equation(s):
// \TFT_CTRL|TFT_DE~2_combout  = (!\TFT_CTRL|vcount_r [10] & (!\TFT_CTRL|LessThan4~1_combout  & (\TFT_CTRL|TFT_DE~1_combout  & \TFT_CTRL|TFT_DE~0_combout )))

	.dataa(\TFT_CTRL|vcount_r [10]),
	.datab(\TFT_CTRL|LessThan4~1_combout ),
	.datac(\TFT_CTRL|TFT_DE~1_combout ),
	.datad(\TFT_CTRL|TFT_DE~0_combout ),
	.cin(gnd),
	.combout(\TFT_CTRL|TFT_DE~2_combout ),
	.cout());
// synopsys translate_off
defparam \TFT_CTRL|TFT_DE~2 .lut_mask = 16'h1000;
defparam \TFT_CTRL|TFT_DE~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y6_N17
dffeas \TFT_CTRL|TFT_DE (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\TFT_CTRL|TFT_DE~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TFT_CTRL|TFT_DE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \TFT_CTRL|TFT_DE .is_wysiwyg = "true";
defparam \TFT_CTRL|TFT_DE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N28
cycloneive_lcell_comb \always2~0 (
// Equation(s):
// \always2~0_combout  = (\TFT_CTRL|TFT_DE~q  & (!\TFT_CTRL|Add2~16_combout  & (!\TFT_CTRL|Add2~18_combout  & !\TFT_CTRL|Add2~14_combout )))

	.dataa(\TFT_CTRL|TFT_DE~q ),
	.datab(\TFT_CTRL|Add2~16_combout ),
	.datac(\TFT_CTRL|Add2~18_combout ),
	.datad(\TFT_CTRL|Add2~14_combout ),
	.cin(gnd),
	.combout(\always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \always2~0 .lut_mask = 16'h0002;
defparam \always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N26
cycloneive_lcell_comb \always2~2 (
// Equation(s):
// \always2~2_combout  = (\always2~1_combout  & (!\TFT_CTRL|Add3~18_combout  & \always2~0_combout ))

	.dataa(gnd),
	.datab(\always2~1_combout ),
	.datac(\TFT_CTRL|Add3~18_combout ),
	.datad(\always2~0_combout ),
	.cin(gnd),
	.combout(\always2~2_combout ),
	.cout());
// synopsys translate_off
defparam \always2~2 .lut_mask = 16'h0C00;
defparam \always2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y6_N28
cycloneive_lcell_comb \TFT_CTRL|Add3~20 (
// Equation(s):
// \TFT_CTRL|Add3~20_combout  = \TFT_CTRL|Add3~19 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\TFT_CTRL|Add3~19 ),
	.combout(\TFT_CTRL|Add3~20_combout ),
	.cout());
// synopsys translate_off
defparam \TFT_CTRL|Add3~20 .lut_mask = 16'hF0F0;
defparam \TFT_CTRL|Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N2
cycloneive_lcell_comb \always2~3 (
// Equation(s):
// \always2~3_combout  = (!\TFT_CTRL|Add2~4_combout  & (!\TFT_CTRL|Add2~2_combout  & (!\TFT_CTRL|Add2~0_combout  & \TFT_CTRL|hcount_r [0])))

	.dataa(\TFT_CTRL|Add2~4_combout ),
	.datab(\TFT_CTRL|Add2~2_combout ),
	.datac(\TFT_CTRL|Add2~0_combout ),
	.datad(\TFT_CTRL|hcount_r [0]),
	.cin(gnd),
	.combout(\always2~3_combout ),
	.cout());
// synopsys translate_off
defparam \always2~3 .lut_mask = 16'h0100;
defparam \always2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N2
cycloneive_lcell_comb \always2~4 (
// Equation(s):
// \always2~4_combout  = (\TFT_CTRL|Add2~10_combout ) # ((\TFT_CTRL|Add2~8_combout  & ((\TFT_CTRL|Add2~6_combout ) # (!\always2~3_combout ))))

	.dataa(\always2~3_combout ),
	.datab(\TFT_CTRL|Add2~10_combout ),
	.datac(\TFT_CTRL|Add2~6_combout ),
	.datad(\TFT_CTRL|Add2~8_combout ),
	.cin(gnd),
	.combout(\always2~4_combout ),
	.cout());
// synopsys translate_off
defparam \always2~4 .lut_mask = 16'hFDCC;
defparam \always2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N18
cycloneive_lcell_comb \always2~5 (
// Equation(s):
// \always2~5_combout  = (\always2~2_combout  & (!\TFT_CTRL|Add3~20_combout  & ((!\always2~4_combout ) # (!\TFT_CTRL|Add2~12_combout ))))

	.dataa(\always2~2_combout ),
	.datab(\TFT_CTRL|Add3~20_combout ),
	.datac(\TFT_CTRL|Add2~12_combout ),
	.datad(\always2~4_combout ),
	.cin(gnd),
	.combout(\always2~5_combout ),
	.cout());
// synopsys translate_off
defparam \always2~5 .lut_mask = 16'h0222;
defparam \always2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y6_N19
dffeas disp_valid(
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\always2~5_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\disp_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam disp_valid.is_wysiwyg = "true";
defparam disp_valid.power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N15
cycloneive_io_ibuf \Camera_PCLK~input (
	.i(Camera_PCLK),
	.ibar(gnd),
	.o(\Camera_PCLK~input_o ));
// synopsys translate_off
defparam \Camera_PCLK~input .bus_hold = "false";
defparam \Camera_PCLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneive_clkctrl \Camera_PCLK~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Camera_PCLK~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Camera_PCLK~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Camera_PCLK~inputclkctrl .clock_type = "global clock";
defparam \Camera_PCLK~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N8
cycloneive_io_ibuf \Camera_Vsync~input (
	.i(Camera_Vsync),
	.ibar(gnd),
	.o(\Camera_Vsync~input_o ));
// synopsys translate_off
defparam \Camera_Vsync~input .bus_hold = "false";
defparam \Camera_Vsync~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y13_N13
dffeas \DVP_capture|r_vsync (
	.clk(\Camera_PCLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Camera_Vsync~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DVP_capture|r_vsync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DVP_capture|r_vsync .is_wysiwyg = "true";
defparam \DVP_capture|r_vsync .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N6
cycloneive_lcell_comb \DVP_capture|imagestate~0 (
// Equation(s):
// \DVP_capture|imagestate~0_combout  = (\DVP_capture|r_vsync~q ) # (\DVP_capture|imagestate~q )

	.dataa(gnd),
	.datab(\DVP_capture|r_vsync~q ),
	.datac(\DVP_capture|imagestate~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DVP_capture|imagestate~0_combout ),
	.cout());
// synopsys translate_off
defparam \DVP_capture|imagestate~0 .lut_mask = 16'hFCFC;
defparam \DVP_capture|imagestate~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N24
cycloneive_lcell_comb \camera_init|Init_Done~2 (
// Equation(s):
// \camera_init|Init_Done~2_combout  = (!\camera_init|cnt [1] & !\camera_init|cnt [0])

	.dataa(\camera_init|cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\camera_init|cnt [0]),
	.cin(gnd),
	.combout(\camera_init|Init_Done~2_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|Init_Done~2 .lut_mask = 16'h0055;
defparam \camera_init|Init_Done~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N18
cycloneive_lcell_comb \camera_init|Init_Done~3 (
// Equation(s):
// \camera_init|Init_Done~3_combout  = (\camera_init|Equal1~4_combout  & ((\camera_init|Init_Done~q ) # ((\camera_init|Init_Done~1_combout  & \camera_init|Init_Done~2_combout ))))

	.dataa(\camera_init|Init_Done~1_combout ),
	.datab(\camera_init|Init_Done~q ),
	.datac(\camera_init|Equal1~4_combout ),
	.datad(\camera_init|Init_Done~2_combout ),
	.cin(gnd),
	.combout(\camera_init|Init_Done~3_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|Init_Done~3 .lut_mask = 16'hE0C0;
defparam \camera_init|Init_Done~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N20
cycloneive_lcell_comb \camera_init|Init_Done~feeder (
// Equation(s):
// \camera_init|Init_Done~feeder_combout  = \camera_init|Init_Done~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\camera_init|Init_Done~3_combout ),
	.cin(gnd),
	.combout(\camera_init|Init_Done~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \camera_init|Init_Done~feeder .lut_mask = 16'hFF00;
defparam \camera_init|Init_Done~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N21
dffeas \camera_init|Init_Done (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\camera_init|Init_Done~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera_init|Init_Done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \camera_init|Init_Done .is_wysiwyg = "true";
defparam \camera_init|Init_Done .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N7
dffeas \DVP_capture|imagestate (
	.clk(\Camera_PCLK~inputclkctrl_outclk ),
	.d(\DVP_capture|imagestate~0_combout ),
	.asdata(vcc),
	.clrn(\camera_init|Init_Done~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DVP_capture|imagestate~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DVP_capture|imagestate .is_wysiwyg = "true";
defparam \DVP_capture|imagestate .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N30
cycloneive_lcell_comb \rdaddress[1]~47 (
// Equation(s):
// \rdaddress[1]~47_combout  = (\disp_valid~q ) # (!\DVP_capture|imagestate~q )

	.dataa(gnd),
	.datab(\disp_valid~q ),
	.datac(gnd),
	.datad(\DVP_capture|imagestate~q ),
	.cin(gnd),
	.combout(\rdaddress[1]~47_combout ),
	.cout());
// synopsys translate_off
defparam \rdaddress[1]~47 .lut_mask = 16'hCCFF;
defparam \rdaddress[1]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N29
dffeas \rdaddress[14] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rdaddress[14]~43_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\rdaddress[1]~46_combout ),
	.sload(gnd),
	.ena(\rdaddress[1]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rdaddress[14]),
	.prn(vcc));
// synopsys translate_off
defparam \rdaddress[14] .is_wysiwyg = "true";
defparam \rdaddress[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N14
cycloneive_lcell_comb \rdaddress[1]~46 (
// Equation(s):
// \rdaddress[1]~46_combout  = ((rdaddress[14] & ((rdaddress[13]) # (!\rdaddress[1]~45_combout )))) # (!\DVP_capture|imagestate~q )

	.dataa(rdaddress[13]),
	.datab(\rdaddress[1]~45_combout ),
	.datac(rdaddress[14]),
	.datad(\DVP_capture|imagestate~q ),
	.cin(gnd),
	.combout(\rdaddress[1]~46_combout ),
	.cout());
// synopsys translate_off
defparam \rdaddress[1]~46 .lut_mask = 16'hB0FF;
defparam \rdaddress[1]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N1
dffeas \rdaddress[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rdaddress[0]~15_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\rdaddress[1]~46_combout ),
	.sload(gnd),
	.ena(\rdaddress[1]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rdaddress[0]),
	.prn(vcc));
// synopsys translate_off
defparam \rdaddress[0] .is_wysiwyg = "true";
defparam \rdaddress[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N2
cycloneive_lcell_comb \rdaddress[1]~17 (
// Equation(s):
// \rdaddress[1]~17_combout  = (rdaddress[1] & (!\rdaddress[0]~16 )) # (!rdaddress[1] & ((\rdaddress[0]~16 ) # (GND)))
// \rdaddress[1]~18  = CARRY((!\rdaddress[0]~16 ) # (!rdaddress[1]))

	.dataa(gnd),
	.datab(rdaddress[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rdaddress[0]~16 ),
	.combout(\rdaddress[1]~17_combout ),
	.cout(\rdaddress[1]~18 ));
// synopsys translate_off
defparam \rdaddress[1]~17 .lut_mask = 16'h3C3F;
defparam \rdaddress[1]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y13_N3
dffeas \rdaddress[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rdaddress[1]~17_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\rdaddress[1]~46_combout ),
	.sload(gnd),
	.ena(\rdaddress[1]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rdaddress[1]),
	.prn(vcc));
// synopsys translate_off
defparam \rdaddress[1] .is_wysiwyg = "true";
defparam \rdaddress[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N4
cycloneive_lcell_comb \rdaddress[2]~19 (
// Equation(s):
// \rdaddress[2]~19_combout  = (rdaddress[2] & (\rdaddress[1]~18  $ (GND))) # (!rdaddress[2] & (!\rdaddress[1]~18  & VCC))
// \rdaddress[2]~20  = CARRY((rdaddress[2] & !\rdaddress[1]~18 ))

	.dataa(gnd),
	.datab(rdaddress[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rdaddress[1]~18 ),
	.combout(\rdaddress[2]~19_combout ),
	.cout(\rdaddress[2]~20 ));
// synopsys translate_off
defparam \rdaddress[2]~19 .lut_mask = 16'hC30C;
defparam \rdaddress[2]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y13_N5
dffeas \rdaddress[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rdaddress[2]~19_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\rdaddress[1]~46_combout ),
	.sload(gnd),
	.ena(\rdaddress[1]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rdaddress[2]),
	.prn(vcc));
// synopsys translate_off
defparam \rdaddress[2] .is_wysiwyg = "true";
defparam \rdaddress[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N6
cycloneive_lcell_comb \rdaddress[3]~21 (
// Equation(s):
// \rdaddress[3]~21_combout  = (rdaddress[3] & (!\rdaddress[2]~20 )) # (!rdaddress[3] & ((\rdaddress[2]~20 ) # (GND)))
// \rdaddress[3]~22  = CARRY((!\rdaddress[2]~20 ) # (!rdaddress[3]))

	.dataa(rdaddress[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rdaddress[2]~20 ),
	.combout(\rdaddress[3]~21_combout ),
	.cout(\rdaddress[3]~22 ));
// synopsys translate_off
defparam \rdaddress[3]~21 .lut_mask = 16'h5A5F;
defparam \rdaddress[3]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y13_N7
dffeas \rdaddress[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rdaddress[3]~21_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\rdaddress[1]~46_combout ),
	.sload(gnd),
	.ena(\rdaddress[1]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rdaddress[3]),
	.prn(vcc));
// synopsys translate_off
defparam \rdaddress[3] .is_wysiwyg = "true";
defparam \rdaddress[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N8
cycloneive_lcell_comb \rdaddress[4]~23 (
// Equation(s):
// \rdaddress[4]~23_combout  = (rdaddress[4] & (\rdaddress[3]~22  $ (GND))) # (!rdaddress[4] & (!\rdaddress[3]~22  & VCC))
// \rdaddress[4]~24  = CARRY((rdaddress[4] & !\rdaddress[3]~22 ))

	.dataa(gnd),
	.datab(rdaddress[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rdaddress[3]~22 ),
	.combout(\rdaddress[4]~23_combout ),
	.cout(\rdaddress[4]~24 ));
// synopsys translate_off
defparam \rdaddress[4]~23 .lut_mask = 16'hC30C;
defparam \rdaddress[4]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y13_N9
dffeas \rdaddress[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rdaddress[4]~23_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\rdaddress[1]~46_combout ),
	.sload(gnd),
	.ena(\rdaddress[1]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rdaddress[4]),
	.prn(vcc));
// synopsys translate_off
defparam \rdaddress[4] .is_wysiwyg = "true";
defparam \rdaddress[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N10
cycloneive_lcell_comb \rdaddress[5]~25 (
// Equation(s):
// \rdaddress[5]~25_combout  = (rdaddress[5] & (!\rdaddress[4]~24 )) # (!rdaddress[5] & ((\rdaddress[4]~24 ) # (GND)))
// \rdaddress[5]~26  = CARRY((!\rdaddress[4]~24 ) # (!rdaddress[5]))

	.dataa(rdaddress[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rdaddress[4]~24 ),
	.combout(\rdaddress[5]~25_combout ),
	.cout(\rdaddress[5]~26 ));
// synopsys translate_off
defparam \rdaddress[5]~25 .lut_mask = 16'h5A5F;
defparam \rdaddress[5]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y13_N11
dffeas \rdaddress[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rdaddress[5]~25_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\rdaddress[1]~46_combout ),
	.sload(gnd),
	.ena(\rdaddress[1]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rdaddress[5]),
	.prn(vcc));
// synopsys translate_off
defparam \rdaddress[5] .is_wysiwyg = "true";
defparam \rdaddress[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N12
cycloneive_lcell_comb \rdaddress[6]~27 (
// Equation(s):
// \rdaddress[6]~27_combout  = (rdaddress[6] & (\rdaddress[5]~26  $ (GND))) # (!rdaddress[6] & (!\rdaddress[5]~26  & VCC))
// \rdaddress[6]~28  = CARRY((rdaddress[6] & !\rdaddress[5]~26 ))

	.dataa(rdaddress[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rdaddress[5]~26 ),
	.combout(\rdaddress[6]~27_combout ),
	.cout(\rdaddress[6]~28 ));
// synopsys translate_off
defparam \rdaddress[6]~27 .lut_mask = 16'hA50A;
defparam \rdaddress[6]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y13_N13
dffeas \rdaddress[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rdaddress[6]~27_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\rdaddress[1]~46_combout ),
	.sload(gnd),
	.ena(\rdaddress[1]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rdaddress[6]),
	.prn(vcc));
// synopsys translate_off
defparam \rdaddress[6] .is_wysiwyg = "true";
defparam \rdaddress[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N14
cycloneive_lcell_comb \rdaddress[7]~29 (
// Equation(s):
// \rdaddress[7]~29_combout  = (rdaddress[7] & (!\rdaddress[6]~28 )) # (!rdaddress[7] & ((\rdaddress[6]~28 ) # (GND)))
// \rdaddress[7]~30  = CARRY((!\rdaddress[6]~28 ) # (!rdaddress[7]))

	.dataa(gnd),
	.datab(rdaddress[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rdaddress[6]~28 ),
	.combout(\rdaddress[7]~29_combout ),
	.cout(\rdaddress[7]~30 ));
// synopsys translate_off
defparam \rdaddress[7]~29 .lut_mask = 16'h3C3F;
defparam \rdaddress[7]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y13_N15
dffeas \rdaddress[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rdaddress[7]~29_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\rdaddress[1]~46_combout ),
	.sload(gnd),
	.ena(\rdaddress[1]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rdaddress[7]),
	.prn(vcc));
// synopsys translate_off
defparam \rdaddress[7] .is_wysiwyg = "true";
defparam \rdaddress[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N16
cycloneive_lcell_comb \rdaddress[8]~31 (
// Equation(s):
// \rdaddress[8]~31_combout  = (rdaddress[8] & (\rdaddress[7]~30  $ (GND))) # (!rdaddress[8] & (!\rdaddress[7]~30  & VCC))
// \rdaddress[8]~32  = CARRY((rdaddress[8] & !\rdaddress[7]~30 ))

	.dataa(gnd),
	.datab(rdaddress[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rdaddress[7]~30 ),
	.combout(\rdaddress[8]~31_combout ),
	.cout(\rdaddress[8]~32 ));
// synopsys translate_off
defparam \rdaddress[8]~31 .lut_mask = 16'hC30C;
defparam \rdaddress[8]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y13_N17
dffeas \rdaddress[8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rdaddress[8]~31_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\rdaddress[1]~46_combout ),
	.sload(gnd),
	.ena(\rdaddress[1]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rdaddress[8]),
	.prn(vcc));
// synopsys translate_off
defparam \rdaddress[8] .is_wysiwyg = "true";
defparam \rdaddress[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N18
cycloneive_lcell_comb \rdaddress[9]~33 (
// Equation(s):
// \rdaddress[9]~33_combout  = (rdaddress[9] & (!\rdaddress[8]~32 )) # (!rdaddress[9] & ((\rdaddress[8]~32 ) # (GND)))
// \rdaddress[9]~34  = CARRY((!\rdaddress[8]~32 ) # (!rdaddress[9]))

	.dataa(rdaddress[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rdaddress[8]~32 ),
	.combout(\rdaddress[9]~33_combout ),
	.cout(\rdaddress[9]~34 ));
// synopsys translate_off
defparam \rdaddress[9]~33 .lut_mask = 16'h5A5F;
defparam \rdaddress[9]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y13_N19
dffeas \rdaddress[9] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rdaddress[9]~33_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\rdaddress[1]~46_combout ),
	.sload(gnd),
	.ena(\rdaddress[1]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rdaddress[9]),
	.prn(vcc));
// synopsys translate_off
defparam \rdaddress[9] .is_wysiwyg = "true";
defparam \rdaddress[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N20
cycloneive_lcell_comb \rdaddress[10]~35 (
// Equation(s):
// \rdaddress[10]~35_combout  = (rdaddress[10] & (\rdaddress[9]~34  $ (GND))) # (!rdaddress[10] & (!\rdaddress[9]~34  & VCC))
// \rdaddress[10]~36  = CARRY((rdaddress[10] & !\rdaddress[9]~34 ))

	.dataa(gnd),
	.datab(rdaddress[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rdaddress[9]~34 ),
	.combout(\rdaddress[10]~35_combout ),
	.cout(\rdaddress[10]~36 ));
// synopsys translate_off
defparam \rdaddress[10]~35 .lut_mask = 16'hC30C;
defparam \rdaddress[10]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y13_N21
dffeas \rdaddress[10] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rdaddress[10]~35_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\rdaddress[1]~46_combout ),
	.sload(gnd),
	.ena(\rdaddress[1]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rdaddress[10]),
	.prn(vcc));
// synopsys translate_off
defparam \rdaddress[10] .is_wysiwyg = "true";
defparam \rdaddress[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N22
cycloneive_lcell_comb \rdaddress[11]~37 (
// Equation(s):
// \rdaddress[11]~37_combout  = (rdaddress[11] & (!\rdaddress[10]~36 )) # (!rdaddress[11] & ((\rdaddress[10]~36 ) # (GND)))
// \rdaddress[11]~38  = CARRY((!\rdaddress[10]~36 ) # (!rdaddress[11]))

	.dataa(rdaddress[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\rdaddress[10]~36 ),
	.combout(\rdaddress[11]~37_combout ),
	.cout(\rdaddress[11]~38 ));
// synopsys translate_off
defparam \rdaddress[11]~37 .lut_mask = 16'h5A5F;
defparam \rdaddress[11]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y13_N23
dffeas \rdaddress[11] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rdaddress[11]~37_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\rdaddress[1]~46_combout ),
	.sload(gnd),
	.ena(\rdaddress[1]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rdaddress[11]),
	.prn(vcc));
// synopsys translate_off
defparam \rdaddress[11] .is_wysiwyg = "true";
defparam \rdaddress[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N24
cycloneive_lcell_comb \rdaddress[12]~39 (
// Equation(s):
// \rdaddress[12]~39_combout  = (rdaddress[12] & (\rdaddress[11]~38  $ (GND))) # (!rdaddress[12] & (!\rdaddress[11]~38  & VCC))
// \rdaddress[12]~40  = CARRY((rdaddress[12] & !\rdaddress[11]~38 ))

	.dataa(gnd),
	.datab(rdaddress[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\rdaddress[11]~38 ),
	.combout(\rdaddress[12]~39_combout ),
	.cout(\rdaddress[12]~40 ));
// synopsys translate_off
defparam \rdaddress[12]~39 .lut_mask = 16'hC30C;
defparam \rdaddress[12]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y13_N25
dffeas \rdaddress[12] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rdaddress[12]~39_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\rdaddress[1]~46_combout ),
	.sload(gnd),
	.ena(\rdaddress[1]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rdaddress[12]),
	.prn(vcc));
// synopsys translate_off
defparam \rdaddress[12] .is_wysiwyg = "true";
defparam \rdaddress[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y13_N27
dffeas \rdaddress[13] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rdaddress[13]~41_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\rdaddress[1]~46_combout ),
	.sload(gnd),
	.ena(\rdaddress[1]~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rdaddress[13]),
	.prn(vcc));
// synopsys translate_off
defparam \rdaddress[13] .is_wysiwyg = "true";
defparam \rdaddress[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N30
cycloneive_lcell_comb \dpram|altsyncram_component|auto_generated|address_reg_b[0]~feeder (
// Equation(s):
// \dpram|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout  = rdaddress[13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(rdaddress[13]),
	.cin(gnd),
	.combout(\dpram|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dpram|altsyncram_component|auto_generated|address_reg_b[0]~feeder .lut_mask = 16'hFF00;
defparam \dpram|altsyncram_component|auto_generated|address_reg_b[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N31
dffeas \dpram|altsyncram_component|auto_generated|address_reg_b[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disp_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram|altsyncram_component|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram|altsyncram_component|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \dpram|altsyncram_component|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N12
cycloneive_lcell_comb \DVP_capture|pixel_cnt[0]~1 (
// Equation(s):
// \DVP_capture|pixel_cnt[0]~1_combout  = !\DVP_capture|pixel_cnt [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\DVP_capture|pixel_cnt [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DVP_capture|pixel_cnt[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \DVP_capture|pixel_cnt[0]~1 .lut_mask = 16'h0F0F;
defparam \DVP_capture|pixel_cnt[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N22
cycloneive_io_ibuf \Camera_Href~input (
	.i(Camera_Href),
	.ibar(gnd),
	.o(\Camera_Href~input_o ));
// synopsys translate_off
defparam \Camera_Href~input .bus_hold = "false";
defparam \Camera_Href~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N10
cycloneive_lcell_comb \DVP_capture|r_href~feeder (
// Equation(s):
// \DVP_capture|r_href~feeder_combout  = \Camera_Href~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Camera_Href~input_o ),
	.cin(gnd),
	.combout(\DVP_capture|r_href~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DVP_capture|r_href~feeder .lut_mask = 16'hFF00;
defparam \DVP_capture|r_href~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y10_N11
dffeas \DVP_capture|r_href (
	.clk(\Camera_PCLK~inputclkctrl_outclk ),
	.d(\DVP_capture|r_href~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DVP_capture|r_href~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DVP_capture|r_href .is_wysiwyg = "true";
defparam \DVP_capture|r_href .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N13
dffeas \DVP_capture|pixel_cnt[0] (
	.clk(\Camera_PCLK~inputclkctrl_outclk ),
	.d(\DVP_capture|pixel_cnt[0]~1_combout ),
	.asdata(vcc),
	.clrn(\camera_init|Init_Done~q ),
	.aload(gnd),
	.sclr(!\DVP_capture|r_href~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DVP_capture|pixel_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DVP_capture|pixel_cnt[0] .is_wysiwyg = "true";
defparam \DVP_capture|pixel_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N22
cycloneive_lcell_comb \DVP_capture|always6~0 (
// Equation(s):
// \DVP_capture|always6~0_combout  = (\DVP_capture|pixel_cnt [0] & \DVP_capture|r_href~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\DVP_capture|pixel_cnt [0]),
	.datad(\DVP_capture|r_href~q ),
	.cin(gnd),
	.combout(\DVP_capture|always6~0_combout ),
	.cout());
// synopsys translate_off
defparam \DVP_capture|always6~0 .lut_mask = 16'hF000;
defparam \DVP_capture|always6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N23
dffeas \DVP_capture|r_datavalid (
	.clk(\Camera_PCLK~inputclkctrl_outclk ),
	.d(\DVP_capture|always6~0_combout ),
	.asdata(vcc),
	.clrn(\camera_init|Init_Done~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DVP_capture|r_datavalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DVP_capture|r_datavalid .is_wysiwyg = "true";
defparam \DVP_capture|r_datavalid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N2
cycloneive_lcell_comb \DVP_capture|frame_cnt~3 (
// Equation(s):
// \DVP_capture|frame_cnt~3_combout  = (!\DVP_capture|frame_cnt [0] & (((!\DVP_capture|frame_cnt [2] & !\DVP_capture|frame_cnt [1])) # (!\DVP_capture|frame_cnt [3])))

	.dataa(\DVP_capture|frame_cnt [2]),
	.datab(\DVP_capture|frame_cnt [1]),
	.datac(\DVP_capture|frame_cnt [0]),
	.datad(\DVP_capture|frame_cnt [3]),
	.cin(gnd),
	.combout(\DVP_capture|frame_cnt~3_combout ),
	.cout());
// synopsys translate_off
defparam \DVP_capture|frame_cnt~3 .lut_mask = 16'h010F;
defparam \DVP_capture|frame_cnt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N12
cycloneive_lcell_comb \DVP_capture|Equal0~0 (
// Equation(s):
// \DVP_capture|Equal0~0_combout  = (\Camera_Vsync~input_o  & !\DVP_capture|r_vsync~q )

	.dataa(gnd),
	.datab(\Camera_Vsync~input_o ),
	.datac(\DVP_capture|r_vsync~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DVP_capture|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \DVP_capture|Equal0~0 .lut_mask = 16'h0C0C;
defparam \DVP_capture|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N3
dffeas \DVP_capture|frame_cnt[0] (
	.clk(\Camera_PCLK~inputclkctrl_outclk ),
	.d(\DVP_capture|frame_cnt~3_combout ),
	.asdata(vcc),
	.clrn(\camera_init|Init_Done~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DVP_capture|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DVP_capture|frame_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DVP_capture|frame_cnt[0] .is_wysiwyg = "true";
defparam \DVP_capture|frame_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N24
cycloneive_lcell_comb \DVP_capture|frame_cnt~1 (
// Equation(s):
// \DVP_capture|frame_cnt~1_combout  = (\DVP_capture|frame_cnt [3] & ((\DVP_capture|frame_cnt [2]) # ((\DVP_capture|frame_cnt [1]) # (\DVP_capture|frame_cnt [0])))) # (!\DVP_capture|frame_cnt [3] & ((\DVP_capture|frame_cnt [1] $ (\DVP_capture|frame_cnt 
// [0]))))

	.dataa(\DVP_capture|frame_cnt [3]),
	.datab(\DVP_capture|frame_cnt [2]),
	.datac(\DVP_capture|frame_cnt [1]),
	.datad(\DVP_capture|frame_cnt [0]),
	.cin(gnd),
	.combout(\DVP_capture|frame_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \DVP_capture|frame_cnt~1 .lut_mask = 16'hAFF8;
defparam \DVP_capture|frame_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N25
dffeas \DVP_capture|frame_cnt[1] (
	.clk(\Camera_PCLK~inputclkctrl_outclk ),
	.d(\DVP_capture|frame_cnt~1_combout ),
	.asdata(vcc),
	.clrn(\camera_init|Init_Done~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DVP_capture|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DVP_capture|frame_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DVP_capture|frame_cnt[1] .is_wysiwyg = "true";
defparam \DVP_capture|frame_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N26
cycloneive_lcell_comb \DVP_capture|frame_cnt~0 (
// Equation(s):
// \DVP_capture|frame_cnt~0_combout  = (!\DVP_capture|frame_cnt [3] & (\DVP_capture|frame_cnt [2] $ (((\DVP_capture|frame_cnt [1] & \DVP_capture|frame_cnt [0])))))

	.dataa(\DVP_capture|frame_cnt [3]),
	.datab(\DVP_capture|frame_cnt [1]),
	.datac(\DVP_capture|frame_cnt [2]),
	.datad(\DVP_capture|frame_cnt [0]),
	.cin(gnd),
	.combout(\DVP_capture|frame_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \DVP_capture|frame_cnt~0 .lut_mask = 16'h1450;
defparam \DVP_capture|frame_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N27
dffeas \DVP_capture|frame_cnt[2] (
	.clk(\Camera_PCLK~inputclkctrl_outclk ),
	.d(\DVP_capture|frame_cnt~0_combout ),
	.asdata(vcc),
	.clrn(\camera_init|Init_Done~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DVP_capture|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DVP_capture|frame_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DVP_capture|frame_cnt[2] .is_wysiwyg = "true";
defparam \DVP_capture|frame_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N30
cycloneive_lcell_comb \DVP_capture|frame_cnt~2 (
// Equation(s):
// \DVP_capture|frame_cnt~2_combout  = (\DVP_capture|frame_cnt [3]) # ((\DVP_capture|frame_cnt [2] & (\DVP_capture|frame_cnt [1] & \DVP_capture|frame_cnt [0])))

	.dataa(\DVP_capture|frame_cnt [2]),
	.datab(\DVP_capture|frame_cnt [1]),
	.datac(\DVP_capture|frame_cnt [3]),
	.datad(\DVP_capture|frame_cnt [0]),
	.cin(gnd),
	.combout(\DVP_capture|frame_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \DVP_capture|frame_cnt~2 .lut_mask = 16'hF8F0;
defparam \DVP_capture|frame_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N31
dffeas \DVP_capture|frame_cnt[3] (
	.clk(\Camera_PCLK~inputclkctrl_outclk ),
	.d(\DVP_capture|frame_cnt~2_combout ),
	.asdata(vcc),
	.clrn(\camera_init|Init_Done~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DVP_capture|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DVP_capture|frame_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DVP_capture|frame_cnt[3] .is_wysiwyg = "true";
defparam \DVP_capture|frame_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N20
cycloneive_lcell_comb \DVP_capture|LessThan0~0 (
// Equation(s):
// \DVP_capture|LessThan0~0_combout  = (\DVP_capture|frame_cnt [3] & ((\DVP_capture|frame_cnt [1]) # (\DVP_capture|frame_cnt [2])))

	.dataa(\DVP_capture|frame_cnt [3]),
	.datab(\DVP_capture|frame_cnt [1]),
	.datac(gnd),
	.datad(\DVP_capture|frame_cnt [2]),
	.cin(gnd),
	.combout(\DVP_capture|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \DVP_capture|LessThan0~0 .lut_mask = 16'hAA88;
defparam \DVP_capture|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N21
dffeas \DVP_capture|dump_frame (
	.clk(\Camera_PCLK~inputclkctrl_outclk ),
	.d(\DVP_capture|LessThan0~0_combout ),
	.asdata(vcc),
	.clrn(\camera_init|Init_Done~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DVP_capture|dump_frame~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DVP_capture|dump_frame .is_wysiwyg = "true";
defparam \DVP_capture|dump_frame .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N0
cycloneive_lcell_comb \wraddress[0]~15 (
// Equation(s):
// \wraddress[0]~15_combout  = wraddress[0] $ (VCC)
// \wraddress[0]~16  = CARRY(wraddress[0])

	.dataa(gnd),
	.datab(wraddress[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\wraddress[0]~15_combout ),
	.cout(\wraddress[0]~16 ));
// synopsys translate_off
defparam \wraddress[0]~15 .lut_mask = 16'h33CC;
defparam \wraddress[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N26
cycloneive_lcell_comb \wraddress[13]~41 (
// Equation(s):
// \wraddress[13]~41_combout  = (wraddress[13] & (!\wraddress[12]~40 )) # (!wraddress[13] & ((\wraddress[12]~40 ) # (GND)))
// \wraddress[13]~42  = CARRY((!\wraddress[12]~40 ) # (!wraddress[13]))

	.dataa(wraddress[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\wraddress[12]~40 ),
	.combout(\wraddress[13]~41_combout ),
	.cout(\wraddress[13]~42 ));
// synopsys translate_off
defparam \wraddress[13]~41 .lut_mask = 16'h5A5F;
defparam \wraddress[13]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N28
cycloneive_lcell_comb \wraddress[14]~43 (
// Equation(s):
// \wraddress[14]~43_combout  = wraddress[14] $ (!\wraddress[13]~42 )

	.dataa(gnd),
	.datab(wraddress[14]),
	.datac(gnd),
	.datad(gnd),
	.cin(\wraddress[13]~42 ),
	.combout(\wraddress[14]~43_combout ),
	.cout());
// synopsys translate_off
defparam \wraddress[14]~43 .lut_mask = 16'hC3C3;
defparam \wraddress[14]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N4
cycloneive_lcell_comb \wraddress[2]~49 (
// Equation(s):
// \wraddress[2]~49_combout  = ((\DVP_capture|r_datavalid~q  & \DVP_capture|dump_frame~q )) # (!\DVP_capture|imagestate~q )

	.dataa(\DVP_capture|imagestate~q ),
	.datab(gnd),
	.datac(\DVP_capture|r_datavalid~q ),
	.datad(\DVP_capture|dump_frame~q ),
	.cin(gnd),
	.combout(\wraddress[2]~49_combout ),
	.cout());
// synopsys translate_off
defparam \wraddress[2]~49 .lut_mask = 16'hF555;
defparam \wraddress[2]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N29
dffeas \wraddress[14] (
	.clk(\Camera_PCLK~inputclkctrl_outclk ),
	.d(\wraddress[14]~43_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\wraddress[2]~48_combout ),
	.sload(gnd),
	.ena(\wraddress[2]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wraddress[14]),
	.prn(vcc));
// synopsys translate_off
defparam \wraddress[14] .is_wysiwyg = "true";
defparam \wraddress[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N8
cycloneive_lcell_comb \wraddress[2]~46 (
// Equation(s):
// \wraddress[2]~46_combout  = (((!wraddress[11]) # (!wraddress[8])) # (!wraddress[9])) # (!wraddress[10])

	.dataa(wraddress[10]),
	.datab(wraddress[9]),
	.datac(wraddress[8]),
	.datad(wraddress[11]),
	.cin(gnd),
	.combout(\wraddress[2]~46_combout ),
	.cout());
// synopsys translate_off
defparam \wraddress[2]~46 .lut_mask = 16'h7FFF;
defparam \wraddress[2]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N4
cycloneive_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = (((!wraddress[4]) # (!wraddress[7])) # (!wraddress[5])) # (!wraddress[6])

	.dataa(wraddress[6]),
	.datab(wraddress[5]),
	.datac(wraddress[7]),
	.datad(wraddress[4]),
	.cin(gnd),
	.combout(\LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~0 .lut_mask = 16'h7FFF;
defparam \LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N2
cycloneive_lcell_comb \wraddress[2]~45 (
// Equation(s):
// \wraddress[2]~45_combout  = (((!wraddress[2]) # (!wraddress[1])) # (!wraddress[0])) # (!wraddress[3])

	.dataa(wraddress[3]),
	.datab(wraddress[0]),
	.datac(wraddress[1]),
	.datad(wraddress[2]),
	.cin(gnd),
	.combout(\wraddress[2]~45_combout ),
	.cout());
// synopsys translate_off
defparam \wraddress[2]~45 .lut_mask = 16'h7FFF;
defparam \wraddress[2]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N18
cycloneive_lcell_comb \wraddress[2]~47 (
// Equation(s):
// \wraddress[2]~47_combout  = (!wraddress[12] & ((\wraddress[2]~46_combout ) # ((\LessThan0~0_combout ) # (\wraddress[2]~45_combout ))))

	.dataa(wraddress[12]),
	.datab(\wraddress[2]~46_combout ),
	.datac(\LessThan0~0_combout ),
	.datad(\wraddress[2]~45_combout ),
	.cin(gnd),
	.combout(\wraddress[2]~47_combout ),
	.cout());
// synopsys translate_off
defparam \wraddress[2]~47 .lut_mask = 16'h5554;
defparam \wraddress[2]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N30
cycloneive_lcell_comb \wraddress[2]~48 (
// Equation(s):
// \wraddress[2]~48_combout  = ((wraddress[14] & ((wraddress[13]) # (!\wraddress[2]~47_combout )))) # (!\DVP_capture|imagestate~q )

	.dataa(\DVP_capture|imagestate~q ),
	.datab(wraddress[14]),
	.datac(wraddress[13]),
	.datad(\wraddress[2]~47_combout ),
	.cin(gnd),
	.combout(\wraddress[2]~48_combout ),
	.cout());
// synopsys translate_off
defparam \wraddress[2]~48 .lut_mask = 16'hD5DD;
defparam \wraddress[2]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N1
dffeas \wraddress[0] (
	.clk(\Camera_PCLK~inputclkctrl_outclk ),
	.d(\wraddress[0]~15_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\wraddress[2]~48_combout ),
	.sload(gnd),
	.ena(\wraddress[2]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wraddress[0]),
	.prn(vcc));
// synopsys translate_off
defparam \wraddress[0] .is_wysiwyg = "true";
defparam \wraddress[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N2
cycloneive_lcell_comb \wraddress[1]~17 (
// Equation(s):
// \wraddress[1]~17_combout  = (wraddress[1] & (!\wraddress[0]~16 )) # (!wraddress[1] & ((\wraddress[0]~16 ) # (GND)))
// \wraddress[1]~18  = CARRY((!\wraddress[0]~16 ) # (!wraddress[1]))

	.dataa(gnd),
	.datab(wraddress[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\wraddress[0]~16 ),
	.combout(\wraddress[1]~17_combout ),
	.cout(\wraddress[1]~18 ));
// synopsys translate_off
defparam \wraddress[1]~17 .lut_mask = 16'h3C3F;
defparam \wraddress[1]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y13_N3
dffeas \wraddress[1] (
	.clk(\Camera_PCLK~inputclkctrl_outclk ),
	.d(\wraddress[1]~17_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\wraddress[2]~48_combout ),
	.sload(gnd),
	.ena(\wraddress[2]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wraddress[1]),
	.prn(vcc));
// synopsys translate_off
defparam \wraddress[1] .is_wysiwyg = "true";
defparam \wraddress[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N4
cycloneive_lcell_comb \wraddress[2]~19 (
// Equation(s):
// \wraddress[2]~19_combout  = (wraddress[2] & (\wraddress[1]~18  $ (GND))) # (!wraddress[2] & (!\wraddress[1]~18  & VCC))
// \wraddress[2]~20  = CARRY((wraddress[2] & !\wraddress[1]~18 ))

	.dataa(gnd),
	.datab(wraddress[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\wraddress[1]~18 ),
	.combout(\wraddress[2]~19_combout ),
	.cout(\wraddress[2]~20 ));
// synopsys translate_off
defparam \wraddress[2]~19 .lut_mask = 16'hC30C;
defparam \wraddress[2]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y13_N5
dffeas \wraddress[2] (
	.clk(\Camera_PCLK~inputclkctrl_outclk ),
	.d(\wraddress[2]~19_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\wraddress[2]~48_combout ),
	.sload(gnd),
	.ena(\wraddress[2]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wraddress[2]),
	.prn(vcc));
// synopsys translate_off
defparam \wraddress[2] .is_wysiwyg = "true";
defparam \wraddress[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N6
cycloneive_lcell_comb \wraddress[3]~21 (
// Equation(s):
// \wraddress[3]~21_combout  = (wraddress[3] & (!\wraddress[2]~20 )) # (!wraddress[3] & ((\wraddress[2]~20 ) # (GND)))
// \wraddress[3]~22  = CARRY((!\wraddress[2]~20 ) # (!wraddress[3]))

	.dataa(wraddress[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\wraddress[2]~20 ),
	.combout(\wraddress[3]~21_combout ),
	.cout(\wraddress[3]~22 ));
// synopsys translate_off
defparam \wraddress[3]~21 .lut_mask = 16'h5A5F;
defparam \wraddress[3]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y13_N7
dffeas \wraddress[3] (
	.clk(\Camera_PCLK~inputclkctrl_outclk ),
	.d(\wraddress[3]~21_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\wraddress[2]~48_combout ),
	.sload(gnd),
	.ena(\wraddress[2]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wraddress[3]),
	.prn(vcc));
// synopsys translate_off
defparam \wraddress[3] .is_wysiwyg = "true";
defparam \wraddress[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N8
cycloneive_lcell_comb \wraddress[4]~23 (
// Equation(s):
// \wraddress[4]~23_combout  = (wraddress[4] & (\wraddress[3]~22  $ (GND))) # (!wraddress[4] & (!\wraddress[3]~22  & VCC))
// \wraddress[4]~24  = CARRY((wraddress[4] & !\wraddress[3]~22 ))

	.dataa(gnd),
	.datab(wraddress[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\wraddress[3]~22 ),
	.combout(\wraddress[4]~23_combout ),
	.cout(\wraddress[4]~24 ));
// synopsys translate_off
defparam \wraddress[4]~23 .lut_mask = 16'hC30C;
defparam \wraddress[4]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y13_N9
dffeas \wraddress[4] (
	.clk(\Camera_PCLK~inputclkctrl_outclk ),
	.d(\wraddress[4]~23_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\wraddress[2]~48_combout ),
	.sload(gnd),
	.ena(\wraddress[2]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wraddress[4]),
	.prn(vcc));
// synopsys translate_off
defparam \wraddress[4] .is_wysiwyg = "true";
defparam \wraddress[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N10
cycloneive_lcell_comb \wraddress[5]~25 (
// Equation(s):
// \wraddress[5]~25_combout  = (wraddress[5] & (!\wraddress[4]~24 )) # (!wraddress[5] & ((\wraddress[4]~24 ) # (GND)))
// \wraddress[5]~26  = CARRY((!\wraddress[4]~24 ) # (!wraddress[5]))

	.dataa(wraddress[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\wraddress[4]~24 ),
	.combout(\wraddress[5]~25_combout ),
	.cout(\wraddress[5]~26 ));
// synopsys translate_off
defparam \wraddress[5]~25 .lut_mask = 16'h5A5F;
defparam \wraddress[5]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y13_N11
dffeas \wraddress[5] (
	.clk(\Camera_PCLK~inputclkctrl_outclk ),
	.d(\wraddress[5]~25_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\wraddress[2]~48_combout ),
	.sload(gnd),
	.ena(\wraddress[2]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wraddress[5]),
	.prn(vcc));
// synopsys translate_off
defparam \wraddress[5] .is_wysiwyg = "true";
defparam \wraddress[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N12
cycloneive_lcell_comb \wraddress[6]~27 (
// Equation(s):
// \wraddress[6]~27_combout  = (wraddress[6] & (\wraddress[5]~26  $ (GND))) # (!wraddress[6] & (!\wraddress[5]~26  & VCC))
// \wraddress[6]~28  = CARRY((wraddress[6] & !\wraddress[5]~26 ))

	.dataa(wraddress[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\wraddress[5]~26 ),
	.combout(\wraddress[6]~27_combout ),
	.cout(\wraddress[6]~28 ));
// synopsys translate_off
defparam \wraddress[6]~27 .lut_mask = 16'hA50A;
defparam \wraddress[6]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y13_N13
dffeas \wraddress[6] (
	.clk(\Camera_PCLK~inputclkctrl_outclk ),
	.d(\wraddress[6]~27_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\wraddress[2]~48_combout ),
	.sload(gnd),
	.ena(\wraddress[2]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wraddress[6]),
	.prn(vcc));
// synopsys translate_off
defparam \wraddress[6] .is_wysiwyg = "true";
defparam \wraddress[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N14
cycloneive_lcell_comb \wraddress[7]~29 (
// Equation(s):
// \wraddress[7]~29_combout  = (wraddress[7] & (!\wraddress[6]~28 )) # (!wraddress[7] & ((\wraddress[6]~28 ) # (GND)))
// \wraddress[7]~30  = CARRY((!\wraddress[6]~28 ) # (!wraddress[7]))

	.dataa(gnd),
	.datab(wraddress[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\wraddress[6]~28 ),
	.combout(\wraddress[7]~29_combout ),
	.cout(\wraddress[7]~30 ));
// synopsys translate_off
defparam \wraddress[7]~29 .lut_mask = 16'h3C3F;
defparam \wraddress[7]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y13_N15
dffeas \wraddress[7] (
	.clk(\Camera_PCLK~inputclkctrl_outclk ),
	.d(\wraddress[7]~29_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\wraddress[2]~48_combout ),
	.sload(gnd),
	.ena(\wraddress[2]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wraddress[7]),
	.prn(vcc));
// synopsys translate_off
defparam \wraddress[7] .is_wysiwyg = "true";
defparam \wraddress[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N16
cycloneive_lcell_comb \wraddress[8]~31 (
// Equation(s):
// \wraddress[8]~31_combout  = (wraddress[8] & (\wraddress[7]~30  $ (GND))) # (!wraddress[8] & (!\wraddress[7]~30  & VCC))
// \wraddress[8]~32  = CARRY((wraddress[8] & !\wraddress[7]~30 ))

	.dataa(gnd),
	.datab(wraddress[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\wraddress[7]~30 ),
	.combout(\wraddress[8]~31_combout ),
	.cout(\wraddress[8]~32 ));
// synopsys translate_off
defparam \wraddress[8]~31 .lut_mask = 16'hC30C;
defparam \wraddress[8]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y13_N17
dffeas \wraddress[8] (
	.clk(\Camera_PCLK~inputclkctrl_outclk ),
	.d(\wraddress[8]~31_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\wraddress[2]~48_combout ),
	.sload(gnd),
	.ena(\wraddress[2]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wraddress[8]),
	.prn(vcc));
// synopsys translate_off
defparam \wraddress[8] .is_wysiwyg = "true";
defparam \wraddress[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N18
cycloneive_lcell_comb \wraddress[9]~33 (
// Equation(s):
// \wraddress[9]~33_combout  = (wraddress[9] & (!\wraddress[8]~32 )) # (!wraddress[9] & ((\wraddress[8]~32 ) # (GND)))
// \wraddress[9]~34  = CARRY((!\wraddress[8]~32 ) # (!wraddress[9]))

	.dataa(gnd),
	.datab(wraddress[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\wraddress[8]~32 ),
	.combout(\wraddress[9]~33_combout ),
	.cout(\wraddress[9]~34 ));
// synopsys translate_off
defparam \wraddress[9]~33 .lut_mask = 16'h3C3F;
defparam \wraddress[9]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y13_N19
dffeas \wraddress[9] (
	.clk(\Camera_PCLK~inputclkctrl_outclk ),
	.d(\wraddress[9]~33_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\wraddress[2]~48_combout ),
	.sload(gnd),
	.ena(\wraddress[2]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wraddress[9]),
	.prn(vcc));
// synopsys translate_off
defparam \wraddress[9] .is_wysiwyg = "true";
defparam \wraddress[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N20
cycloneive_lcell_comb \wraddress[10]~35 (
// Equation(s):
// \wraddress[10]~35_combout  = (wraddress[10] & (\wraddress[9]~34  $ (GND))) # (!wraddress[10] & (!\wraddress[9]~34  & VCC))
// \wraddress[10]~36  = CARRY((wraddress[10] & !\wraddress[9]~34 ))

	.dataa(gnd),
	.datab(wraddress[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\wraddress[9]~34 ),
	.combout(\wraddress[10]~35_combout ),
	.cout(\wraddress[10]~36 ));
// synopsys translate_off
defparam \wraddress[10]~35 .lut_mask = 16'hC30C;
defparam \wraddress[10]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y13_N21
dffeas \wraddress[10] (
	.clk(\Camera_PCLK~inputclkctrl_outclk ),
	.d(\wraddress[10]~35_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\wraddress[2]~48_combout ),
	.sload(gnd),
	.ena(\wraddress[2]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wraddress[10]),
	.prn(vcc));
// synopsys translate_off
defparam \wraddress[10] .is_wysiwyg = "true";
defparam \wraddress[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N22
cycloneive_lcell_comb \wraddress[11]~37 (
// Equation(s):
// \wraddress[11]~37_combout  = (wraddress[11] & (!\wraddress[10]~36 )) # (!wraddress[11] & ((\wraddress[10]~36 ) # (GND)))
// \wraddress[11]~38  = CARRY((!\wraddress[10]~36 ) # (!wraddress[11]))

	.dataa(wraddress[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\wraddress[10]~36 ),
	.combout(\wraddress[11]~37_combout ),
	.cout(\wraddress[11]~38 ));
// synopsys translate_off
defparam \wraddress[11]~37 .lut_mask = 16'h5A5F;
defparam \wraddress[11]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y13_N23
dffeas \wraddress[11] (
	.clk(\Camera_PCLK~inputclkctrl_outclk ),
	.d(\wraddress[11]~37_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\wraddress[2]~48_combout ),
	.sload(gnd),
	.ena(\wraddress[2]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wraddress[11]),
	.prn(vcc));
// synopsys translate_off
defparam \wraddress[11] .is_wysiwyg = "true";
defparam \wraddress[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N24
cycloneive_lcell_comb \wraddress[12]~39 (
// Equation(s):
// \wraddress[12]~39_combout  = (wraddress[12] & (\wraddress[11]~38  $ (GND))) # (!wraddress[12] & (!\wraddress[11]~38  & VCC))
// \wraddress[12]~40  = CARRY((wraddress[12] & !\wraddress[11]~38 ))

	.dataa(gnd),
	.datab(wraddress[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\wraddress[11]~38 ),
	.combout(\wraddress[12]~39_combout ),
	.cout(\wraddress[12]~40 ));
// synopsys translate_off
defparam \wraddress[12]~39 .lut_mask = 16'hC30C;
defparam \wraddress[12]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y13_N25
dffeas \wraddress[12] (
	.clk(\Camera_PCLK~inputclkctrl_outclk ),
	.d(\wraddress[12]~39_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\wraddress[2]~48_combout ),
	.sload(gnd),
	.ena(\wraddress[2]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wraddress[12]),
	.prn(vcc));
// synopsys translate_off
defparam \wraddress[12] .is_wysiwyg = "true";
defparam \wraddress[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y13_N27
dffeas \wraddress[13] (
	.clk(\Camera_PCLK~inputclkctrl_outclk ),
	.d(\wraddress[13]~41_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\wraddress[2]~48_combout ),
	.sload(gnd),
	.ena(\wraddress[2]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wraddress[13]),
	.prn(vcc));
// synopsys translate_off
defparam \wraddress[13] .is_wysiwyg = "true";
defparam \wraddress[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N16
cycloneive_lcell_comb \dpram|altsyncram_component|auto_generated|decode2|w_anode434w[2] (
// Equation(s):
// \dpram|altsyncram_component|auto_generated|decode2|w_anode434w [2] = (\DVP_capture|r_datavalid~q  & (\DVP_capture|dump_frame~q  & (!wraddress[13] & !wraddress[14])))

	.dataa(\DVP_capture|r_datavalid~q ),
	.datab(\DVP_capture|dump_frame~q ),
	.datac(wraddress[13]),
	.datad(wraddress[14]),
	.cin(gnd),
	.combout(\dpram|altsyncram_component|auto_generated|decode2|w_anode434w [2]),
	.cout());
// synopsys translate_off
defparam \dpram|altsyncram_component|auto_generated|decode2|w_anode434w[2] .lut_mask = 16'h0008;
defparam \dpram|altsyncram_component|auto_generated|decode2|w_anode434w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N1
dffeas \dpram|altsyncram_component|auto_generated|rden_b_store (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\disp_valid~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram|altsyncram_component|auto_generated|rden_b_store~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dpram|altsyncram_component|auto_generated|rden_b_store .is_wysiwyg = "true";
defparam \dpram|altsyncram_component|auto_generated|rden_b_store .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N18
cycloneive_lcell_comb \dpram|altsyncram_component|auto_generated|rden_decode_b|w_anode434w[2] (
// Equation(s):
// \dpram|altsyncram_component|auto_generated|rden_decode_b|w_anode434w [2] = (!rdaddress[13] & (!rdaddress[14] & ((\dpram|altsyncram_component|auto_generated|rden_b_store~q ) # (\disp_valid~q ))))

	.dataa(rdaddress[13]),
	.datab(\dpram|altsyncram_component|auto_generated|rden_b_store~q ),
	.datac(rdaddress[14]),
	.datad(\disp_valid~q ),
	.cin(gnd),
	.combout(\dpram|altsyncram_component|auto_generated|rden_decode_b|w_anode434w [2]),
	.cout());
// synopsys translate_off
defparam \dpram|altsyncram_component|auto_generated|rden_decode_b|w_anode434w[2] .lut_mask = 16'h0504;
defparam \dpram|altsyncram_component|auto_generated|rden_decode_b|w_anode434w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X25_Y0_N15
cycloneive_io_ibuf \Camera_Data[0]~input (
	.i(Camera_Data[0]),
	.ibar(gnd),
	.o(\Camera_Data[0]~input_o ));
// synopsys translate_off
defparam \Camera_Data[0]~input .bus_hold = "false";
defparam \Camera_Data[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N12
cycloneive_lcell_comb \DVP_capture|r_data[0]~feeder (
// Equation(s):
// \DVP_capture|r_data[0]~feeder_combout  = \Camera_Data[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Camera_Data[0]~input_o ),
	.cin(gnd),
	.combout(\DVP_capture|r_data[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DVP_capture|r_data[0]~feeder .lut_mask = 16'hFF00;
defparam \DVP_capture|r_data[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N13
dffeas \DVP_capture|r_data[0] (
	.clk(\Camera_PCLK~inputclkctrl_outclk ),
	.d(\DVP_capture|r_data[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DVP_capture|r_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DVP_capture|r_data[0] .is_wysiwyg = "true";
defparam \DVP_capture|r_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N0
cycloneive_lcell_comb \DVP_capture|r_datapixel[0]~feeder (
// Equation(s):
// \DVP_capture|r_datapixel[0]~feeder_combout  = \DVP_capture|r_data [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DVP_capture|r_data [0]),
	.cin(gnd),
	.combout(\DVP_capture|r_datapixel[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DVP_capture|r_datapixel[0]~feeder .lut_mask = 16'hFF00;
defparam \DVP_capture|r_datapixel[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N1
dffeas \DVP_capture|r_datapixel[0] (
	.clk(\Camera_PCLK~inputclkctrl_outclk ),
	.d(\DVP_capture|r_datapixel[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\camera_init|Init_Done~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DVP_capture|pixel_cnt [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DVP_capture|r_datapixel [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DVP_capture|r_datapixel[0] .is_wysiwyg = "true";
defparam \DVP_capture|r_datapixel[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y4_N0
cycloneive_ram_block \dpram|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\dpram|altsyncram_component|auto_generated|decode2|w_anode434w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\disp_valid~q ),
	.portbaddrstall(gnd),
	.clk0(\Camera_PCLK~inputclkctrl_outclk ),
	.clk1(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\dpram|altsyncram_component|auto_generated|decode2|w_anode434w [2]),
	.ena1(\dpram|altsyncram_component|auto_generated|rden_decode_b|w_anode434w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DVP_capture|r_datapixel [0]}),
	.portaaddr({wraddress[12],wraddress[11],wraddress[10],wraddress[9],wraddress[8],wraddress[7],wraddress[6],wraddress[5],wraddress[4],wraddress[3],wraddress[2],wraddress[1],wraddress[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({rdaddress[12],rdaddress[11],rdaddress[10],rdaddress[9],rdaddress[8],rdaddress[7],rdaddress[6],rdaddress[5],rdaddress[4],rdaddress[3],rdaddress[2],rdaddress[1],rdaddress[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dpram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dpram|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ALTSYNCRAM";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 20480;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 20480;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N8
cycloneive_lcell_comb \dpram|altsyncram_component|auto_generated|decode2|w_anode447w[2]~0 (
// Equation(s):
// \dpram|altsyncram_component|auto_generated|decode2|w_anode447w[2]~0_combout  = (\DVP_capture|r_datavalid~q  & (\DVP_capture|dump_frame~q  & (wraddress[13] & !wraddress[14])))

	.dataa(\DVP_capture|r_datavalid~q ),
	.datab(\DVP_capture|dump_frame~q ),
	.datac(wraddress[13]),
	.datad(wraddress[14]),
	.cin(gnd),
	.combout(\dpram|altsyncram_component|auto_generated|decode2|w_anode447w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dpram|altsyncram_component|auto_generated|decode2|w_anode447w[2]~0 .lut_mask = 16'h0080;
defparam \dpram|altsyncram_component|auto_generated|decode2|w_anode447w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N10
cycloneive_lcell_comb \dpram|altsyncram_component|auto_generated|rden_decode_b|w_anode447w[2]~0 (
// Equation(s):
// \dpram|altsyncram_component|auto_generated|rden_decode_b|w_anode447w[2]~0_combout  = (rdaddress[13] & (!rdaddress[14] & ((\dpram|altsyncram_component|auto_generated|rden_b_store~q ) # (\disp_valid~q ))))

	.dataa(rdaddress[13]),
	.datab(\dpram|altsyncram_component|auto_generated|rden_b_store~q ),
	.datac(rdaddress[14]),
	.datad(\disp_valid~q ),
	.cin(gnd),
	.combout(\dpram|altsyncram_component|auto_generated|rden_decode_b|w_anode447w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dpram|altsyncram_component|auto_generated|rden_decode_b|w_anode447w[2]~0 .lut_mask = 16'h0A08;
defparam \dpram|altsyncram_component|auto_generated|rden_decode_b|w_anode447w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y16_N0
cycloneive_ram_block \dpram|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\dpram|altsyncram_component|auto_generated|decode2|w_anode447w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\disp_valid~q ),
	.portbaddrstall(gnd),
	.clk0(\Camera_PCLK~inputclkctrl_outclk ),
	.clk1(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\dpram|altsyncram_component|auto_generated|decode2|w_anode447w[2]~0_combout ),
	.ena1(\dpram|altsyncram_component|auto_generated|rden_decode_b|w_anode447w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DVP_capture|r_datapixel [0]}),
	.portaaddr({wraddress[12],wraddress[11],wraddress[10],wraddress[9],wraddress[8],wraddress[7],wraddress[6],wraddress[5],wraddress[4],wraddress[3],wraddress[2],wraddress[1],wraddress[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({rdaddress[12],rdaddress[11],rdaddress[10],rdaddress[9],rdaddress[8],rdaddress[7],rdaddress[6],rdaddress[5],rdaddress[4],rdaddress[3],rdaddress[2],rdaddress[1],rdaddress[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dpram|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dpram|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ALTSYNCRAM";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 20480;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 16;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_bit_number = 0;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 20480;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_width = 16;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N28
cycloneive_lcell_comb \TFT_CTRL|TFT_RGB[0]~0 (
// Equation(s):
// \TFT_CTRL|TFT_RGB[0]~0_combout  = (\dpram|altsyncram_component|auto_generated|address_reg_b [0] & ((\dpram|altsyncram_component|auto_generated|ram_block1a16~portbdataout ))) # (!\dpram|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\dpram|altsyncram_component|auto_generated|ram_block1a0~portbdataout ))

	.dataa(\dpram|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(\dpram|altsyncram_component|auto_generated|ram_block1a0~portbdataout ),
	.datac(gnd),
	.datad(\dpram|altsyncram_component|auto_generated|ram_block1a16~portbdataout ),
	.cin(gnd),
	.combout(\TFT_CTRL|TFT_RGB[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \TFT_CTRL|TFT_RGB[0]~0 .lut_mask = 16'hEE44;
defparam \TFT_CTRL|TFT_RGB[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N28
cycloneive_lcell_comb \dpram|altsyncram_component|auto_generated|decode2|w_anode455w[2]~0 (
// Equation(s):
// \dpram|altsyncram_component|auto_generated|decode2|w_anode455w[2]~0_combout  = (!wraddress[13] & (\DVP_capture|dump_frame~q  & (\DVP_capture|r_datavalid~q  & wraddress[14])))

	.dataa(wraddress[13]),
	.datab(\DVP_capture|dump_frame~q ),
	.datac(\DVP_capture|r_datavalid~q ),
	.datad(wraddress[14]),
	.cin(gnd),
	.combout(\dpram|altsyncram_component|auto_generated|decode2|w_anode455w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dpram|altsyncram_component|auto_generated|decode2|w_anode455w[2]~0 .lut_mask = 16'h4000;
defparam \dpram|altsyncram_component|auto_generated|decode2|w_anode455w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N30
cycloneive_lcell_comb \dpram|altsyncram_component|auto_generated|rden_decode_b|w_anode455w[2] (
// Equation(s):
// \dpram|altsyncram_component|auto_generated|rden_decode_b|w_anode455w [2] = (rdaddress[14] & (!rdaddress[13] & ((\dpram|altsyncram_component|auto_generated|rden_b_store~q ) # (\disp_valid~q ))))

	.dataa(rdaddress[14]),
	.datab(\dpram|altsyncram_component|auto_generated|rden_b_store~q ),
	.datac(\disp_valid~q ),
	.datad(rdaddress[13]),
	.cin(gnd),
	.combout(\dpram|altsyncram_component|auto_generated|rden_decode_b|w_anode455w [2]),
	.cout());
// synopsys translate_off
defparam \dpram|altsyncram_component|auto_generated|rden_decode_b|w_anode455w[2] .lut_mask = 16'h00A8;
defparam \dpram|altsyncram_component|auto_generated|rden_decode_b|w_anode455w[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N15
cycloneive_io_ibuf \Camera_Data[1]~input (
	.i(Camera_Data[1]),
	.ibar(gnd),
	.o(\Camera_Data[1]~input_o ));
// synopsys translate_off
defparam \Camera_Data[1]~input .bus_hold = "false";
defparam \Camera_Data[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N24
cycloneive_lcell_comb \DVP_capture|r_data[1]~feeder (
// Equation(s):
// \DVP_capture|r_data[1]~feeder_combout  = \Camera_Data[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Camera_Data[1]~input_o ),
	.cin(gnd),
	.combout(\DVP_capture|r_data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DVP_capture|r_data[1]~feeder .lut_mask = 16'hFF00;
defparam \DVP_capture|r_data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N25
dffeas \DVP_capture|r_data[1] (
	.clk(\Camera_PCLK~inputclkctrl_outclk ),
	.d(\DVP_capture|r_data[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DVP_capture|r_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DVP_capture|r_data[1] .is_wysiwyg = "true";
defparam \DVP_capture|r_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N2
cycloneive_lcell_comb \DVP_capture|r_datapixel[1]~feeder (
// Equation(s):
// \DVP_capture|r_datapixel[1]~feeder_combout  = \DVP_capture|r_data [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DVP_capture|r_data [1]),
	.cin(gnd),
	.combout(\DVP_capture|r_datapixel[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DVP_capture|r_datapixel[1]~feeder .lut_mask = 16'hFF00;
defparam \DVP_capture|r_datapixel[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N3
dffeas \DVP_capture|r_datapixel[1] (
	.clk(\Camera_PCLK~inputclkctrl_outclk ),
	.d(\DVP_capture|r_datapixel[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\camera_init|Init_Done~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DVP_capture|pixel_cnt [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DVP_capture|r_datapixel [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DVP_capture|r_datapixel[1] .is_wysiwyg = "true";
defparam \DVP_capture|r_datapixel[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y12_N0
cycloneive_ram_block \dpram|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(\dpram|altsyncram_component|auto_generated|decode2|w_anode455w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\disp_valid~q ),
	.portbaddrstall(gnd),
	.clk0(\Camera_PCLK~inputclkctrl_outclk ),
	.clk1(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\dpram|altsyncram_component|auto_generated|decode2|w_anode455w[2]~0_combout ),
	.ena1(\dpram|altsyncram_component|auto_generated|rden_decode_b|w_anode455w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DVP_capture|r_datapixel [1],\DVP_capture|r_datapixel [0]}),
	.portaaddr({wraddress[11],wraddress[10],wraddress[9],wraddress[8],wraddress[7],wraddress[6],wraddress[5],wraddress[4],wraddress[3],wraddress[2],wraddress[1],wraddress[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({rdaddress[11],rdaddress[10],rdaddress[9],rdaddress[8],rdaddress[7],rdaddress[6],rdaddress[5],rdaddress[4],rdaddress[3],rdaddress[2],rdaddress[1],rdaddress[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dpram|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dpram|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a32 .clk1_core_clock_enable = "ena1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ALTSYNCRAM";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 12;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 2;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 4095;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 20480;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 16;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 12;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 2;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a32 .port_b_last_address = 4095;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 20480;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_width = 16;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N4
cycloneive_lcell_comb \TFT_CTRL|TFT_RGB[4]~16 (
// Equation(s):
// \TFT_CTRL|TFT_RGB[4]~16_combout  = (!\TFT_CTRL|TFT_DE~q ) # (!\disp_valid~q )

	.dataa(gnd),
	.datab(\disp_valid~q ),
	.datac(\TFT_CTRL|TFT_DE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\TFT_CTRL|TFT_RGB[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \TFT_CTRL|TFT_RGB[4]~16 .lut_mask = 16'h3F3F;
defparam \TFT_CTRL|TFT_RGB[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N2
cycloneive_lcell_comb \dpram|altsyncram_component|auto_generated|address_reg_b[1]~feeder (
// Equation(s):
// \dpram|altsyncram_component|auto_generated|address_reg_b[1]~feeder_combout  = rdaddress[14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(rdaddress[14]),
	.cin(gnd),
	.combout(\dpram|altsyncram_component|auto_generated|address_reg_b[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dpram|altsyncram_component|auto_generated|address_reg_b[1]~feeder .lut_mask = 16'hFF00;
defparam \dpram|altsyncram_component|auto_generated|address_reg_b[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N3
dffeas \dpram|altsyncram_component|auto_generated|address_reg_b[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\dpram|altsyncram_component|auto_generated|address_reg_b[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\disp_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dpram|altsyncram_component|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dpram|altsyncram_component|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \dpram|altsyncram_component|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N29
dffeas \TFT_CTRL|TFT_RGB[0] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\TFT_CTRL|TFT_RGB[0]~0_combout ),
	.asdata(\dpram|altsyncram_component|auto_generated|ram_block1a32~portbdataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TFT_CTRL|TFT_RGB[4]~16_combout ),
	.sload(\dpram|altsyncram_component|auto_generated|address_reg_b [1]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TFT_CTRL|TFT_RGB [0]),
	.prn(vcc));
// synopsys translate_off
defparam \TFT_CTRL|TFT_RGB[0] .is_wysiwyg = "true";
defparam \TFT_CTRL|TFT_RGB[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y9_N0
cycloneive_ram_block \dpram|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\dpram|altsyncram_component|auto_generated|decode2|w_anode447w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\disp_valid~q ),
	.portbaddrstall(gnd),
	.clk0(\Camera_PCLK~inputclkctrl_outclk ),
	.clk1(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\dpram|altsyncram_component|auto_generated|decode2|w_anode447w[2]~0_combout ),
	.ena1(\dpram|altsyncram_component|auto_generated|rden_decode_b|w_anode447w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DVP_capture|r_datapixel [1]}),
	.portaaddr({wraddress[12],wraddress[11],wraddress[10],wraddress[9],wraddress[8],wraddress[7],wraddress[6],wraddress[5],wraddress[4],wraddress[3],wraddress[2],wraddress[1],wraddress[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({rdaddress[12],rdaddress[11],rdaddress[10],rdaddress[9],rdaddress[8],rdaddress[7],rdaddress[6],rdaddress[5],rdaddress[4],rdaddress[3],rdaddress[2],rdaddress[1],rdaddress[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dpram|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dpram|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ALTSYNCRAM";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 20480;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 16;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_bit_number = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 20480;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_width = 16;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y20_N0
cycloneive_ram_block \dpram|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\dpram|altsyncram_component|auto_generated|decode2|w_anode434w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\disp_valid~q ),
	.portbaddrstall(gnd),
	.clk0(\Camera_PCLK~inputclkctrl_outclk ),
	.clk1(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\dpram|altsyncram_component|auto_generated|decode2|w_anode434w [2]),
	.ena1(\dpram|altsyncram_component|auto_generated|rden_decode_b|w_anode434w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DVP_capture|r_datapixel [1]}),
	.portaaddr({wraddress[12],wraddress[11],wraddress[10],wraddress[9],wraddress[8],wraddress[7],wraddress[6],wraddress[5],wraddress[4],wraddress[3],wraddress[2],wraddress[1],wraddress[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({rdaddress[12],rdaddress[11],rdaddress[10],rdaddress[9],rdaddress[8],rdaddress[7],rdaddress[6],rdaddress[5],rdaddress[4],rdaddress[3],rdaddress[2],rdaddress[1],rdaddress[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dpram|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dpram|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ALTSYNCRAM";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 20480;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 20480;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 16;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N4
cycloneive_lcell_comb \TFT_CTRL|TFT_RGB[1]~1 (
// Equation(s):
// \TFT_CTRL|TFT_RGB[1]~1_combout  = (\dpram|altsyncram_component|auto_generated|address_reg_b [0] & (\dpram|altsyncram_component|auto_generated|ram_block1a17~portbdataout )) # (!\dpram|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\dpram|altsyncram_component|auto_generated|ram_block1a1~portbdataout )))

	.dataa(\dpram|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(\dpram|altsyncram_component|auto_generated|ram_block1a17~portbdataout ),
	.datac(gnd),
	.datad(\dpram|altsyncram_component|auto_generated|ram_block1a1~portbdataout ),
	.cin(gnd),
	.combout(\TFT_CTRL|TFT_RGB[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \TFT_CTRL|TFT_RGB[1]~1 .lut_mask = 16'hDD88;
defparam \TFT_CTRL|TFT_RGB[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N5
dffeas \TFT_CTRL|TFT_RGB[1] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\TFT_CTRL|TFT_RGB[1]~1_combout ),
	.asdata(\dpram|altsyncram_component|auto_generated|ram_block1a33 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TFT_CTRL|TFT_RGB[4]~16_combout ),
	.sload(\dpram|altsyncram_component|auto_generated|address_reg_b [1]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TFT_CTRL|TFT_RGB [1]),
	.prn(vcc));
// synopsys translate_off
defparam \TFT_CTRL|TFT_RGB[1] .is_wysiwyg = "true";
defparam \TFT_CTRL|TFT_RGB[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N22
cycloneive_io_ibuf \Camera_Data[2]~input (
	.i(Camera_Data[2]),
	.ibar(gnd),
	.o(\Camera_Data[2]~input_o ));
// synopsys translate_off
defparam \Camera_Data[2]~input .bus_hold = "false";
defparam \Camera_Data[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N8
cycloneive_lcell_comb \DVP_capture|r_data[2]~feeder (
// Equation(s):
// \DVP_capture|r_data[2]~feeder_combout  = \Camera_Data[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Camera_Data[2]~input_o ),
	.cin(gnd),
	.combout(\DVP_capture|r_data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DVP_capture|r_data[2]~feeder .lut_mask = 16'hFF00;
defparam \DVP_capture|r_data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N9
dffeas \DVP_capture|r_data[2] (
	.clk(\Camera_PCLK~inputclkctrl_outclk ),
	.d(\DVP_capture|r_data[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DVP_capture|r_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DVP_capture|r_data[2] .is_wysiwyg = "true";
defparam \DVP_capture|r_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N8
cycloneive_lcell_comb \DVP_capture|r_datapixel[2]~feeder (
// Equation(s):
// \DVP_capture|r_datapixel[2]~feeder_combout  = \DVP_capture|r_data [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\DVP_capture|r_data [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DVP_capture|r_datapixel[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DVP_capture|r_datapixel[2]~feeder .lut_mask = 16'hF0F0;
defparam \DVP_capture|r_datapixel[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N9
dffeas \DVP_capture|r_datapixel[2] (
	.clk(\Camera_PCLK~inputclkctrl_outclk ),
	.d(\DVP_capture|r_datapixel[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\camera_init|Init_Done~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DVP_capture|pixel_cnt [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DVP_capture|r_datapixel [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DVP_capture|r_datapixel[2] .is_wysiwyg = "true";
defparam \DVP_capture|r_datapixel[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y8_N0
cycloneive_ram_block \dpram|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\dpram|altsyncram_component|auto_generated|decode2|w_anode434w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\disp_valid~q ),
	.portbaddrstall(gnd),
	.clk0(\Camera_PCLK~inputclkctrl_outclk ),
	.clk1(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\dpram|altsyncram_component|auto_generated|decode2|w_anode434w [2]),
	.ena1(\dpram|altsyncram_component|auto_generated|rden_decode_b|w_anode434w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DVP_capture|r_datapixel [2]}),
	.portaaddr({wraddress[12],wraddress[11],wraddress[10],wraddress[9],wraddress[8],wraddress[7],wraddress[6],wraddress[5],wraddress[4],wraddress[3],wraddress[2],wraddress[1],wraddress[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({rdaddress[12],rdaddress[11],rdaddress[10],rdaddress[9],rdaddress[8],rdaddress[7],rdaddress[6],rdaddress[5],rdaddress[4],rdaddress[3],rdaddress[2],rdaddress[1],rdaddress[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dpram|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dpram|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ALTSYNCRAM";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 20480;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 20480;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 16;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y7_N0
cycloneive_ram_block \dpram|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\dpram|altsyncram_component|auto_generated|decode2|w_anode447w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\disp_valid~q ),
	.portbaddrstall(gnd),
	.clk0(\Camera_PCLK~inputclkctrl_outclk ),
	.clk1(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\dpram|altsyncram_component|auto_generated|decode2|w_anode447w[2]~0_combout ),
	.ena1(\dpram|altsyncram_component|auto_generated|rden_decode_b|w_anode447w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DVP_capture|r_datapixel [2]}),
	.portaaddr({wraddress[12],wraddress[11],wraddress[10],wraddress[9],wraddress[8],wraddress[7],wraddress[6],wraddress[5],wraddress[4],wraddress[3],wraddress[2],wraddress[1],wraddress[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({rdaddress[12],rdaddress[11],rdaddress[10],rdaddress[9],rdaddress[8],rdaddress[7],rdaddress[6],rdaddress[5],rdaddress[4],rdaddress[3],rdaddress[2],rdaddress[1],rdaddress[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dpram|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dpram|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ALTSYNCRAM";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 20480;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 16;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_bit_number = 2;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 20480;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_width = 16;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N14
cycloneive_lcell_comb \TFT_CTRL|TFT_RGB[2]~2 (
// Equation(s):
// \TFT_CTRL|TFT_RGB[2]~2_combout  = (\dpram|altsyncram_component|auto_generated|address_reg_b [0] & ((\dpram|altsyncram_component|auto_generated|ram_block1a18~portbdataout ))) # (!\dpram|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\dpram|altsyncram_component|auto_generated|ram_block1a2~portbdataout ))

	.dataa(\dpram|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(\dpram|altsyncram_component|auto_generated|ram_block1a2~portbdataout ),
	.datac(gnd),
	.datad(\dpram|altsyncram_component|auto_generated|ram_block1a18~portbdataout ),
	.cin(gnd),
	.combout(\TFT_CTRL|TFT_RGB[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \TFT_CTRL|TFT_RGB[2]~2 .lut_mask = 16'hEE44;
defparam \TFT_CTRL|TFT_RGB[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N15
cycloneive_io_ibuf \Camera_Data[3]~input (
	.i(Camera_Data[3]),
	.ibar(gnd),
	.o(\Camera_Data[3]~input_o ));
// synopsys translate_off
defparam \Camera_Data[3]~input .bus_hold = "false";
defparam \Camera_Data[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N6
cycloneive_lcell_comb \DVP_capture|r_data[3]~feeder (
// Equation(s):
// \DVP_capture|r_data[3]~feeder_combout  = \Camera_Data[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Camera_Data[3]~input_o ),
	.cin(gnd),
	.combout(\DVP_capture|r_data[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DVP_capture|r_data[3]~feeder .lut_mask = 16'hFF00;
defparam \DVP_capture|r_data[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N7
dffeas \DVP_capture|r_data[3] (
	.clk(\Camera_PCLK~inputclkctrl_outclk ),
	.d(\DVP_capture|r_data[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DVP_capture|r_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DVP_capture|r_data[3] .is_wysiwyg = "true";
defparam \DVP_capture|r_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N14
cycloneive_lcell_comb \DVP_capture|r_datapixel[3]~feeder (
// Equation(s):
// \DVP_capture|r_datapixel[3]~feeder_combout  = \DVP_capture|r_data [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DVP_capture|r_data [3]),
	.cin(gnd),
	.combout(\DVP_capture|r_datapixel[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DVP_capture|r_datapixel[3]~feeder .lut_mask = 16'hFF00;
defparam \DVP_capture|r_datapixel[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N15
dffeas \DVP_capture|r_datapixel[3] (
	.clk(\Camera_PCLK~inputclkctrl_outclk ),
	.d(\DVP_capture|r_datapixel[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\camera_init|Init_Done~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DVP_capture|pixel_cnt [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DVP_capture|r_datapixel [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DVP_capture|r_datapixel[3] .is_wysiwyg = "true";
defparam \DVP_capture|r_datapixel[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y13_N0
cycloneive_ram_block \dpram|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(\dpram|altsyncram_component|auto_generated|decode2|w_anode455w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\disp_valid~q ),
	.portbaddrstall(gnd),
	.clk0(\Camera_PCLK~inputclkctrl_outclk ),
	.clk1(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\dpram|altsyncram_component|auto_generated|decode2|w_anode455w[2]~0_combout ),
	.ena1(\dpram|altsyncram_component|auto_generated|rden_decode_b|w_anode455w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DVP_capture|r_datapixel [3],\DVP_capture|r_datapixel [2]}),
	.portaaddr({wraddress[11],wraddress[10],wraddress[9],wraddress[8],wraddress[7],wraddress[6],wraddress[5],wraddress[4],wraddress[3],wraddress[2],wraddress[1],wraddress[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({rdaddress[11],rdaddress[10],rdaddress[9],rdaddress[8],rdaddress[7],rdaddress[6],rdaddress[5],rdaddress[4],rdaddress[3],rdaddress[2],rdaddress[1],rdaddress[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dpram|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dpram|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a34 .clk1_core_clock_enable = "ena1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ALTSYNCRAM";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 12;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 2;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 4095;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 20480;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 16;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 12;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 2;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a34 .port_b_last_address = 4095;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 20480;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_width = 16;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X23_Y9_N15
dffeas \TFT_CTRL|TFT_RGB[2] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\TFT_CTRL|TFT_RGB[2]~2_combout ),
	.asdata(\dpram|altsyncram_component|auto_generated|ram_block1a34~portbdataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TFT_CTRL|TFT_RGB[4]~16_combout ),
	.sload(\dpram|altsyncram_component|auto_generated|address_reg_b [1]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TFT_CTRL|TFT_RGB [2]),
	.prn(vcc));
// synopsys translate_off
defparam \TFT_CTRL|TFT_RGB[2] .is_wysiwyg = "true";
defparam \TFT_CTRL|TFT_RGB[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y2_N0
cycloneive_ram_block \dpram|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\dpram|altsyncram_component|auto_generated|decode2|w_anode434w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\disp_valid~q ),
	.portbaddrstall(gnd),
	.clk0(\Camera_PCLK~inputclkctrl_outclk ),
	.clk1(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\dpram|altsyncram_component|auto_generated|decode2|w_anode434w [2]),
	.ena1(\dpram|altsyncram_component|auto_generated|rden_decode_b|w_anode434w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DVP_capture|r_datapixel [3]}),
	.portaaddr({wraddress[12],wraddress[11],wraddress[10],wraddress[9],wraddress[8],wraddress[7],wraddress[6],wraddress[5],wraddress[4],wraddress[3],wraddress[2],wraddress[1],wraddress[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({rdaddress[12],rdaddress[11],rdaddress[10],rdaddress[9],rdaddress[8],rdaddress[7],rdaddress[6],rdaddress[5],rdaddress[4],rdaddress[3],rdaddress[2],rdaddress[1],rdaddress[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dpram|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dpram|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ALTSYNCRAM";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 20480;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 20480;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 16;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y12_N0
cycloneive_ram_block \dpram|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\dpram|altsyncram_component|auto_generated|decode2|w_anode447w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\disp_valid~q ),
	.portbaddrstall(gnd),
	.clk0(\Camera_PCLK~inputclkctrl_outclk ),
	.clk1(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\dpram|altsyncram_component|auto_generated|decode2|w_anode447w[2]~0_combout ),
	.ena1(\dpram|altsyncram_component|auto_generated|rden_decode_b|w_anode447w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DVP_capture|r_datapixel [3]}),
	.portaaddr({wraddress[12],wraddress[11],wraddress[10],wraddress[9],wraddress[8],wraddress[7],wraddress[6],wraddress[5],wraddress[4],wraddress[3],wraddress[2],wraddress[1],wraddress[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({rdaddress[12],rdaddress[11],rdaddress[10],rdaddress[9],rdaddress[8],rdaddress[7],rdaddress[6],rdaddress[5],rdaddress[4],rdaddress[3],rdaddress[2],rdaddress[1],rdaddress[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dpram|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dpram|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ALTSYNCRAM";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 20480;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 16;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_bit_number = 3;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 20480;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_width = 16;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N12
cycloneive_lcell_comb \TFT_CTRL|TFT_RGB[3]~3 (
// Equation(s):
// \TFT_CTRL|TFT_RGB[3]~3_combout  = (\dpram|altsyncram_component|auto_generated|address_reg_b [0] & ((\dpram|altsyncram_component|auto_generated|ram_block1a19~portbdataout ))) # (!\dpram|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\dpram|altsyncram_component|auto_generated|ram_block1a3~portbdataout ))

	.dataa(\dpram|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(\dpram|altsyncram_component|auto_generated|ram_block1a3~portbdataout ),
	.datac(gnd),
	.datad(\dpram|altsyncram_component|auto_generated|ram_block1a19~portbdataout ),
	.cin(gnd),
	.combout(\TFT_CTRL|TFT_RGB[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \TFT_CTRL|TFT_RGB[3]~3 .lut_mask = 16'hEE44;
defparam \TFT_CTRL|TFT_RGB[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N13
dffeas \TFT_CTRL|TFT_RGB[3] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\TFT_CTRL|TFT_RGB[3]~3_combout ),
	.asdata(\dpram|altsyncram_component|auto_generated|ram_block1a35 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TFT_CTRL|TFT_RGB[4]~16_combout ),
	.sload(\dpram|altsyncram_component|auto_generated|address_reg_b [1]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TFT_CTRL|TFT_RGB [3]),
	.prn(vcc));
// synopsys translate_off
defparam \TFT_CTRL|TFT_RGB[3] .is_wysiwyg = "true";
defparam \TFT_CTRL|TFT_RGB[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N15
cycloneive_io_ibuf \Camera_Data[4]~input (
	.i(Camera_Data[4]),
	.ibar(gnd),
	.o(\Camera_Data[4]~input_o ));
// synopsys translate_off
defparam \Camera_Data[4]~input .bus_hold = "false";
defparam \Camera_Data[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N4
cycloneive_lcell_comb \DVP_capture|r_data[4]~feeder (
// Equation(s):
// \DVP_capture|r_data[4]~feeder_combout  = \Camera_Data[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Camera_Data[4]~input_o ),
	.cin(gnd),
	.combout(\DVP_capture|r_data[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DVP_capture|r_data[4]~feeder .lut_mask = 16'hFF00;
defparam \DVP_capture|r_data[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N5
dffeas \DVP_capture|r_data[4] (
	.clk(\Camera_PCLK~inputclkctrl_outclk ),
	.d(\DVP_capture|r_data[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DVP_capture|r_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DVP_capture|r_data[4] .is_wysiwyg = "true";
defparam \DVP_capture|r_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N20
cycloneive_lcell_comb \DVP_capture|r_datapixel[4]~feeder (
// Equation(s):
// \DVP_capture|r_datapixel[4]~feeder_combout  = \DVP_capture|r_data [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DVP_capture|r_data [4]),
	.cin(gnd),
	.combout(\DVP_capture|r_datapixel[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DVP_capture|r_datapixel[4]~feeder .lut_mask = 16'hFF00;
defparam \DVP_capture|r_datapixel[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N21
dffeas \DVP_capture|r_datapixel[4] (
	.clk(\Camera_PCLK~inputclkctrl_outclk ),
	.d(\DVP_capture|r_datapixel[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\camera_init|Init_Done~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DVP_capture|pixel_cnt [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DVP_capture|r_datapixel [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DVP_capture|r_datapixel[4] .is_wysiwyg = "true";
defparam \DVP_capture|r_datapixel[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y16_N0
cycloneive_ram_block \dpram|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\dpram|altsyncram_component|auto_generated|decode2|w_anode447w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\disp_valid~q ),
	.portbaddrstall(gnd),
	.clk0(\Camera_PCLK~inputclkctrl_outclk ),
	.clk1(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\dpram|altsyncram_component|auto_generated|decode2|w_anode447w[2]~0_combout ),
	.ena1(\dpram|altsyncram_component|auto_generated|rden_decode_b|w_anode447w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DVP_capture|r_datapixel [4]}),
	.portaaddr({wraddress[12],wraddress[11],wraddress[10],wraddress[9],wraddress[8],wraddress[7],wraddress[6],wraddress[5],wraddress[4],wraddress[3],wraddress[2],wraddress[1],wraddress[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({rdaddress[12],rdaddress[11],rdaddress[10],rdaddress[9],rdaddress[8],rdaddress[7],rdaddress[6],rdaddress[5],rdaddress[4],rdaddress[3],rdaddress[2],rdaddress[1],rdaddress[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dpram|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dpram|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ALTSYNCRAM";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 20480;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 16;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_bit_number = 4;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 20480;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_width = 16;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y21_N0
cycloneive_ram_block \dpram|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\dpram|altsyncram_component|auto_generated|decode2|w_anode434w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\disp_valid~q ),
	.portbaddrstall(gnd),
	.clk0(\Camera_PCLK~inputclkctrl_outclk ),
	.clk1(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\dpram|altsyncram_component|auto_generated|decode2|w_anode434w [2]),
	.ena1(\dpram|altsyncram_component|auto_generated|rden_decode_b|w_anode434w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DVP_capture|r_datapixel [4]}),
	.portaaddr({wraddress[12],wraddress[11],wraddress[10],wraddress[9],wraddress[8],wraddress[7],wraddress[6],wraddress[5],wraddress[4],wraddress[3],wraddress[2],wraddress[1],wraddress[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({rdaddress[12],rdaddress[11],rdaddress[10],rdaddress[9],rdaddress[8],rdaddress[7],rdaddress[6],rdaddress[5],rdaddress[4],rdaddress[3],rdaddress[2],rdaddress[1],rdaddress[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dpram|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dpram|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ALTSYNCRAM";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 20480;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 20480;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 16;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N22
cycloneive_lcell_comb \TFT_CTRL|TFT_RGB[4]~4 (
// Equation(s):
// \TFT_CTRL|TFT_RGB[4]~4_combout  = (\dpram|altsyncram_component|auto_generated|address_reg_b [0] & (\dpram|altsyncram_component|auto_generated|ram_block1a20~portbdataout )) # (!\dpram|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\dpram|altsyncram_component|auto_generated|ram_block1a4~portbdataout )))

	.dataa(\dpram|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(\dpram|altsyncram_component|auto_generated|ram_block1a20~portbdataout ),
	.datac(gnd),
	.datad(\dpram|altsyncram_component|auto_generated|ram_block1a4~portbdataout ),
	.cin(gnd),
	.combout(\TFT_CTRL|TFT_RGB[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \TFT_CTRL|TFT_RGB[4]~4 .lut_mask = 16'hDD88;
defparam \TFT_CTRL|TFT_RGB[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N1
cycloneive_io_ibuf \Camera_Data[5]~input (
	.i(Camera_Data[5]),
	.ibar(gnd),
	.o(\Camera_Data[5]~input_o ));
// synopsys translate_off
defparam \Camera_Data[5]~input .bus_hold = "false";
defparam \Camera_Data[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N22
cycloneive_lcell_comb \DVP_capture|r_data[5]~feeder (
// Equation(s):
// \DVP_capture|r_data[5]~feeder_combout  = \Camera_Data[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Camera_Data[5]~input_o ),
	.cin(gnd),
	.combout(\DVP_capture|r_data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DVP_capture|r_data[5]~feeder .lut_mask = 16'hFF00;
defparam \DVP_capture|r_data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N23
dffeas \DVP_capture|r_data[5] (
	.clk(\Camera_PCLK~inputclkctrl_outclk ),
	.d(\DVP_capture|r_data[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DVP_capture|r_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DVP_capture|r_data[5] .is_wysiwyg = "true";
defparam \DVP_capture|r_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N6
cycloneive_lcell_comb \DVP_capture|r_datapixel[5]~feeder (
// Equation(s):
// \DVP_capture|r_datapixel[5]~feeder_combout  = \DVP_capture|r_data [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DVP_capture|r_data [5]),
	.cin(gnd),
	.combout(\DVP_capture|r_datapixel[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DVP_capture|r_datapixel[5]~feeder .lut_mask = 16'hFF00;
defparam \DVP_capture|r_datapixel[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N7
dffeas \DVP_capture|r_datapixel[5] (
	.clk(\Camera_PCLK~inputclkctrl_outclk ),
	.d(\DVP_capture|r_datapixel[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\camera_init|Init_Done~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DVP_capture|pixel_cnt [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DVP_capture|r_datapixel [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DVP_capture|r_datapixel[5] .is_wysiwyg = "true";
defparam \DVP_capture|r_datapixel[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y10_N0
cycloneive_ram_block \dpram|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(\dpram|altsyncram_component|auto_generated|decode2|w_anode455w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\disp_valid~q ),
	.portbaddrstall(gnd),
	.clk0(\Camera_PCLK~inputclkctrl_outclk ),
	.clk1(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\dpram|altsyncram_component|auto_generated|decode2|w_anode455w[2]~0_combout ),
	.ena1(\dpram|altsyncram_component|auto_generated|rden_decode_b|w_anode455w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DVP_capture|r_datapixel [5],\DVP_capture|r_datapixel [4]}),
	.portaaddr({wraddress[11],wraddress[10],wraddress[9],wraddress[8],wraddress[7],wraddress[6],wraddress[5],wraddress[4],wraddress[3],wraddress[2],wraddress[1],wraddress[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({rdaddress[11],rdaddress[10],rdaddress[9],rdaddress[8],rdaddress[7],rdaddress[6],rdaddress[5],rdaddress[4],rdaddress[3],rdaddress[2],rdaddress[1],rdaddress[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dpram|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dpram|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a36 .clk1_core_clock_enable = "ena1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ALTSYNCRAM";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 12;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 2;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 4095;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 20480;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 16;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 12;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 2;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a36 .port_b_last_address = 4095;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 20480;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_width = 16;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X26_Y11_N23
dffeas \TFT_CTRL|TFT_RGB[4] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\TFT_CTRL|TFT_RGB[4]~4_combout ),
	.asdata(\dpram|altsyncram_component|auto_generated|ram_block1a36~portbdataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TFT_CTRL|TFT_RGB[4]~16_combout ),
	.sload(\dpram|altsyncram_component|auto_generated|address_reg_b [1]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TFT_CTRL|TFT_RGB [4]),
	.prn(vcc));
// synopsys translate_off
defparam \TFT_CTRL|TFT_RGB[4] .is_wysiwyg = "true";
defparam \TFT_CTRL|TFT_RGB[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y4_N0
cycloneive_ram_block \dpram|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\dpram|altsyncram_component|auto_generated|decode2|w_anode434w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\disp_valid~q ),
	.portbaddrstall(gnd),
	.clk0(\Camera_PCLK~inputclkctrl_outclk ),
	.clk1(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\dpram|altsyncram_component|auto_generated|decode2|w_anode434w [2]),
	.ena1(\dpram|altsyncram_component|auto_generated|rden_decode_b|w_anode434w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DVP_capture|r_datapixel [5]}),
	.portaaddr({wraddress[12],wraddress[11],wraddress[10],wraddress[9],wraddress[8],wraddress[7],wraddress[6],wraddress[5],wraddress[4],wraddress[3],wraddress[2],wraddress[1],wraddress[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({rdaddress[12],rdaddress[11],rdaddress[10],rdaddress[9],rdaddress[8],rdaddress[7],rdaddress[6],rdaddress[5],rdaddress[4],rdaddress[3],rdaddress[2],rdaddress[1],rdaddress[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dpram|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dpram|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ALTSYNCRAM";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 20480;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 20480;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 16;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y5_N0
cycloneive_ram_block \dpram|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\dpram|altsyncram_component|auto_generated|decode2|w_anode447w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\disp_valid~q ),
	.portbaddrstall(gnd),
	.clk0(\Camera_PCLK~inputclkctrl_outclk ),
	.clk1(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\dpram|altsyncram_component|auto_generated|decode2|w_anode447w[2]~0_combout ),
	.ena1(\dpram|altsyncram_component|auto_generated|rden_decode_b|w_anode447w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DVP_capture|r_datapixel [5]}),
	.portaaddr({wraddress[12],wraddress[11],wraddress[10],wraddress[9],wraddress[8],wraddress[7],wraddress[6],wraddress[5],wraddress[4],wraddress[3],wraddress[2],wraddress[1],wraddress[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({rdaddress[12],rdaddress[11],rdaddress[10],rdaddress[9],rdaddress[8],rdaddress[7],rdaddress[6],rdaddress[5],rdaddress[4],rdaddress[3],rdaddress[2],rdaddress[1],rdaddress[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dpram|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dpram|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ALTSYNCRAM";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 20480;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 16;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_bit_number = 5;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 20480;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_width = 16;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N20
cycloneive_lcell_comb \TFT_CTRL|TFT_RGB[5]~5 (
// Equation(s):
// \TFT_CTRL|TFT_RGB[5]~5_combout  = (\dpram|altsyncram_component|auto_generated|address_reg_b [0] & ((\dpram|altsyncram_component|auto_generated|ram_block1a21~portbdataout ))) # (!\dpram|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\dpram|altsyncram_component|auto_generated|ram_block1a5~portbdataout ))

	.dataa(\dpram|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(\dpram|altsyncram_component|auto_generated|ram_block1a5~portbdataout ),
	.datac(gnd),
	.datad(\dpram|altsyncram_component|auto_generated|ram_block1a21~portbdataout ),
	.cin(gnd),
	.combout(\TFT_CTRL|TFT_RGB[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \TFT_CTRL|TFT_RGB[5]~5 .lut_mask = 16'hEE44;
defparam \TFT_CTRL|TFT_RGB[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N21
dffeas \TFT_CTRL|TFT_RGB[5] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\TFT_CTRL|TFT_RGB[5]~5_combout ),
	.asdata(\dpram|altsyncram_component|auto_generated|ram_block1a37 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TFT_CTRL|TFT_RGB[4]~16_combout ),
	.sload(\dpram|altsyncram_component|auto_generated|address_reg_b [1]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TFT_CTRL|TFT_RGB [5]),
	.prn(vcc));
// synopsys translate_off
defparam \TFT_CTRL|TFT_RGB[5] .is_wysiwyg = "true";
defparam \TFT_CTRL|TFT_RGB[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N8
cycloneive_io_ibuf \Camera_Data[6]~input (
	.i(Camera_Data[6]),
	.ibar(gnd),
	.o(\Camera_Data[6]~input_o ));
// synopsys translate_off
defparam \Camera_Data[6]~input .bus_hold = "false";
defparam \Camera_Data[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N12
cycloneive_lcell_comb \DVP_capture|r_data[6]~feeder (
// Equation(s):
// \DVP_capture|r_data[6]~feeder_combout  = \Camera_Data[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Camera_Data[6]~input_o ),
	.cin(gnd),
	.combout(\DVP_capture|r_data[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DVP_capture|r_data[6]~feeder .lut_mask = 16'hFF00;
defparam \DVP_capture|r_data[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N13
dffeas \DVP_capture|r_data[6] (
	.clk(\Camera_PCLK~inputclkctrl_outclk ),
	.d(\DVP_capture|r_data[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DVP_capture|r_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DVP_capture|r_data[6] .is_wysiwyg = "true";
defparam \DVP_capture|r_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N12
cycloneive_lcell_comb \DVP_capture|r_datapixel[6]~feeder (
// Equation(s):
// \DVP_capture|r_datapixel[6]~feeder_combout  = \DVP_capture|r_data [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DVP_capture|r_data [6]),
	.cin(gnd),
	.combout(\DVP_capture|r_datapixel[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DVP_capture|r_datapixel[6]~feeder .lut_mask = 16'hFF00;
defparam \DVP_capture|r_datapixel[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N13
dffeas \DVP_capture|r_datapixel[6] (
	.clk(\Camera_PCLK~inputclkctrl_outclk ),
	.d(\DVP_capture|r_datapixel[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\camera_init|Init_Done~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DVP_capture|pixel_cnt [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DVP_capture|r_datapixel [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DVP_capture|r_datapixel[6] .is_wysiwyg = "true";
defparam \DVP_capture|r_datapixel[6] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y5_N0
cycloneive_ram_block \dpram|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\dpram|altsyncram_component|auto_generated|decode2|w_anode447w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\disp_valid~q ),
	.portbaddrstall(gnd),
	.clk0(\Camera_PCLK~inputclkctrl_outclk ),
	.clk1(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\dpram|altsyncram_component|auto_generated|decode2|w_anode447w[2]~0_combout ),
	.ena1(\dpram|altsyncram_component|auto_generated|rden_decode_b|w_anode447w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DVP_capture|r_datapixel [6]}),
	.portaaddr({wraddress[12],wraddress[11],wraddress[10],wraddress[9],wraddress[8],wraddress[7],wraddress[6],wraddress[5],wraddress[4],wraddress[3],wraddress[2],wraddress[1],wraddress[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({rdaddress[12],rdaddress[11],rdaddress[10],rdaddress[9],rdaddress[8],rdaddress[7],rdaddress[6],rdaddress[5],rdaddress[4],rdaddress[3],rdaddress[2],rdaddress[1],rdaddress[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dpram|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dpram|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ALTSYNCRAM";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 20480;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 16;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_bit_number = 6;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 20480;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_width = 16;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y2_N0
cycloneive_ram_block \dpram|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\dpram|altsyncram_component|auto_generated|decode2|w_anode434w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\disp_valid~q ),
	.portbaddrstall(gnd),
	.clk0(\Camera_PCLK~inputclkctrl_outclk ),
	.clk1(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\dpram|altsyncram_component|auto_generated|decode2|w_anode434w [2]),
	.ena1(\dpram|altsyncram_component|auto_generated|rden_decode_b|w_anode434w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DVP_capture|r_datapixel [6]}),
	.portaaddr({wraddress[12],wraddress[11],wraddress[10],wraddress[9],wraddress[8],wraddress[7],wraddress[6],wraddress[5],wraddress[4],wraddress[3],wraddress[2],wraddress[1],wraddress[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({rdaddress[12],rdaddress[11],rdaddress[10],rdaddress[9],rdaddress[8],rdaddress[7],rdaddress[6],rdaddress[5],rdaddress[4],rdaddress[3],rdaddress[2],rdaddress[1],rdaddress[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dpram|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dpram|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ALTSYNCRAM";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 20480;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 20480;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 16;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N8
cycloneive_lcell_comb \TFT_CTRL|TFT_RGB[6]~6 (
// Equation(s):
// \TFT_CTRL|TFT_RGB[6]~6_combout  = (\dpram|altsyncram_component|auto_generated|address_reg_b [0] & (\dpram|altsyncram_component|auto_generated|ram_block1a22~portbdataout )) # (!\dpram|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\dpram|altsyncram_component|auto_generated|ram_block1a6~portbdataout )))

	.dataa(\dpram|altsyncram_component|auto_generated|ram_block1a22~portbdataout ),
	.datab(\dpram|altsyncram_component|auto_generated|address_reg_b [0]),
	.datac(gnd),
	.datad(\dpram|altsyncram_component|auto_generated|ram_block1a6~portbdataout ),
	.cin(gnd),
	.combout(\TFT_CTRL|TFT_RGB[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \TFT_CTRL|TFT_RGB[6]~6 .lut_mask = 16'hBB88;
defparam \TFT_CTRL|TFT_RGB[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N15
cycloneive_io_ibuf \Camera_Data[7]~input (
	.i(Camera_Data[7]),
	.ibar(gnd),
	.o(\Camera_Data[7]~input_o ));
// synopsys translate_off
defparam \Camera_Data[7]~input .bus_hold = "false";
defparam \Camera_Data[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N10
cycloneive_lcell_comb \DVP_capture|r_data[7]~feeder (
// Equation(s):
// \DVP_capture|r_data[7]~feeder_combout  = \Camera_Data[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Camera_Data[7]~input_o ),
	.cin(gnd),
	.combout(\DVP_capture|r_data[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DVP_capture|r_data[7]~feeder .lut_mask = 16'hFF00;
defparam \DVP_capture|r_data[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N11
dffeas \DVP_capture|r_data[7] (
	.clk(\Camera_PCLK~inputclkctrl_outclk ),
	.d(\DVP_capture|r_data[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DVP_capture|r_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DVP_capture|r_data[7] .is_wysiwyg = "true";
defparam \DVP_capture|r_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N18
cycloneive_lcell_comb \DVP_capture|r_datapixel[7]~feeder (
// Equation(s):
// \DVP_capture|r_datapixel[7]~feeder_combout  = \DVP_capture|r_data [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DVP_capture|r_data [7]),
	.cin(gnd),
	.combout(\DVP_capture|r_datapixel[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DVP_capture|r_datapixel[7]~feeder .lut_mask = 16'hFF00;
defparam \DVP_capture|r_datapixel[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N19
dffeas \DVP_capture|r_datapixel[7] (
	.clk(\Camera_PCLK~inputclkctrl_outclk ),
	.d(\DVP_capture|r_datapixel[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\camera_init|Init_Done~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DVP_capture|pixel_cnt [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DVP_capture|r_datapixel [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DVP_capture|r_datapixel[7] .is_wysiwyg = "true";
defparam \DVP_capture|r_datapixel[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y10_N0
cycloneive_ram_block \dpram|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(\dpram|altsyncram_component|auto_generated|decode2|w_anode455w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\disp_valid~q ),
	.portbaddrstall(gnd),
	.clk0(\Camera_PCLK~inputclkctrl_outclk ),
	.clk1(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\dpram|altsyncram_component|auto_generated|decode2|w_anode455w[2]~0_combout ),
	.ena1(\dpram|altsyncram_component|auto_generated|rden_decode_b|w_anode455w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DVP_capture|r_datapixel [7],\DVP_capture|r_datapixel [6]}),
	.portaaddr({wraddress[11],wraddress[10],wraddress[9],wraddress[8],wraddress[7],wraddress[6],wraddress[5],wraddress[4],wraddress[3],wraddress[2],wraddress[1],wraddress[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({rdaddress[11],rdaddress[10],rdaddress[9],rdaddress[8],rdaddress[7],rdaddress[6],rdaddress[5],rdaddress[4],rdaddress[3],rdaddress[2],rdaddress[1],rdaddress[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dpram|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dpram|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a38 .clk1_core_clock_enable = "ena1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ALTSYNCRAM";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 12;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 2;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 4095;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 20480;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 16;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 12;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 2;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a38 .port_b_last_address = 4095;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 20480;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_width = 16;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X23_Y9_N9
dffeas \TFT_CTRL|TFT_RGB[6] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\TFT_CTRL|TFT_RGB[6]~6_combout ),
	.asdata(\dpram|altsyncram_component|auto_generated|ram_block1a38~portbdataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TFT_CTRL|TFT_RGB[4]~16_combout ),
	.sload(\dpram|altsyncram_component|auto_generated|address_reg_b [1]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TFT_CTRL|TFT_RGB [6]),
	.prn(vcc));
// synopsys translate_off
defparam \TFT_CTRL|TFT_RGB[6] .is_wysiwyg = "true";
defparam \TFT_CTRL|TFT_RGB[6] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y8_N0
cycloneive_ram_block \dpram|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\dpram|altsyncram_component|auto_generated|decode2|w_anode447w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\disp_valid~q ),
	.portbaddrstall(gnd),
	.clk0(\Camera_PCLK~inputclkctrl_outclk ),
	.clk1(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\dpram|altsyncram_component|auto_generated|decode2|w_anode447w[2]~0_combout ),
	.ena1(\dpram|altsyncram_component|auto_generated|rden_decode_b|w_anode447w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DVP_capture|r_datapixel [7]}),
	.portaaddr({wraddress[12],wraddress[11],wraddress[10],wraddress[9],wraddress[8],wraddress[7],wraddress[6],wraddress[5],wraddress[4],wraddress[3],wraddress[2],wraddress[1],wraddress[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({rdaddress[12],rdaddress[11],rdaddress[10],rdaddress[9],rdaddress[8],rdaddress[7],rdaddress[6],rdaddress[5],rdaddress[4],rdaddress[3],rdaddress[2],rdaddress[1],rdaddress[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dpram|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dpram|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ALTSYNCRAM";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 20480;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 16;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_bit_number = 7;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 20480;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_width = 16;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y9_N0
cycloneive_ram_block \dpram|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\dpram|altsyncram_component|auto_generated|decode2|w_anode434w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\disp_valid~q ),
	.portbaddrstall(gnd),
	.clk0(\Camera_PCLK~inputclkctrl_outclk ),
	.clk1(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\dpram|altsyncram_component|auto_generated|decode2|w_anode434w [2]),
	.ena1(\dpram|altsyncram_component|auto_generated|rden_decode_b|w_anode434w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DVP_capture|r_datapixel [7]}),
	.portaaddr({wraddress[12],wraddress[11],wraddress[10],wraddress[9],wraddress[8],wraddress[7],wraddress[6],wraddress[5],wraddress[4],wraddress[3],wraddress[2],wraddress[1],wraddress[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({rdaddress[12],rdaddress[11],rdaddress[10],rdaddress[9],rdaddress[8],rdaddress[7],rdaddress[6],rdaddress[5],rdaddress[4],rdaddress[3],rdaddress[2],rdaddress[1],rdaddress[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dpram|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dpram|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ALTSYNCRAM";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 20480;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 20480;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 16;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N22
cycloneive_lcell_comb \TFT_CTRL|TFT_RGB[7]~7 (
// Equation(s):
// \TFT_CTRL|TFT_RGB[7]~7_combout  = (\dpram|altsyncram_component|auto_generated|address_reg_b [0] & (\dpram|altsyncram_component|auto_generated|ram_block1a23~portbdataout )) # (!\dpram|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\dpram|altsyncram_component|auto_generated|ram_block1a7~portbdataout )))

	.dataa(\dpram|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(\dpram|altsyncram_component|auto_generated|ram_block1a23~portbdataout ),
	.datac(gnd),
	.datad(\dpram|altsyncram_component|auto_generated|ram_block1a7~portbdataout ),
	.cin(gnd),
	.combout(\TFT_CTRL|TFT_RGB[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \TFT_CTRL|TFT_RGB[7]~7 .lut_mask = 16'hDD88;
defparam \TFT_CTRL|TFT_RGB[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N23
dffeas \TFT_CTRL|TFT_RGB[7] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\TFT_CTRL|TFT_RGB[7]~7_combout ),
	.asdata(\dpram|altsyncram_component|auto_generated|ram_block1a39 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TFT_CTRL|TFT_RGB[4]~16_combout ),
	.sload(\dpram|altsyncram_component|auto_generated|address_reg_b [1]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TFT_CTRL|TFT_RGB [7]),
	.prn(vcc));
// synopsys translate_off
defparam \TFT_CTRL|TFT_RGB[7] .is_wysiwyg = "true";
defparam \TFT_CTRL|TFT_RGB[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N4
cycloneive_lcell_comb \DVP_capture|r_datapixel[8]~feeder (
// Equation(s):
// \DVP_capture|r_datapixel[8]~feeder_combout  = \DVP_capture|r_data [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DVP_capture|r_data [0]),
	.cin(gnd),
	.combout(\DVP_capture|r_datapixel[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DVP_capture|r_datapixel[8]~feeder .lut_mask = 16'hFF00;
defparam \DVP_capture|r_datapixel[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N5
dffeas \DVP_capture|r_datapixel[8] (
	.clk(\Camera_PCLK~inputclkctrl_outclk ),
	.d(\DVP_capture|r_datapixel[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\camera_init|Init_Done~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\DVP_capture|pixel_cnt [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DVP_capture|r_datapixel [8]),
	.prn(vcc));
// synopsys translate_off
defparam \DVP_capture|r_datapixel[8] .is_wysiwyg = "true";
defparam \DVP_capture|r_datapixel[8] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y17_N0
cycloneive_ram_block \dpram|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\dpram|altsyncram_component|auto_generated|decode2|w_anode447w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\disp_valid~q ),
	.portbaddrstall(gnd),
	.clk0(\Camera_PCLK~inputclkctrl_outclk ),
	.clk1(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\dpram|altsyncram_component|auto_generated|decode2|w_anode447w[2]~0_combout ),
	.ena1(\dpram|altsyncram_component|auto_generated|rden_decode_b|w_anode447w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DVP_capture|r_datapixel [8]}),
	.portaaddr({wraddress[12],wraddress[11],wraddress[10],wraddress[9],wraddress[8],wraddress[7],wraddress[6],wraddress[5],wraddress[4],wraddress[3],wraddress[2],wraddress[1],wraddress[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({rdaddress[12],rdaddress[11],rdaddress[10],rdaddress[9],rdaddress[8],rdaddress[7],rdaddress[6],rdaddress[5],rdaddress[4],rdaddress[3],rdaddress[2],rdaddress[1],rdaddress[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dpram|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dpram|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ALTSYNCRAM";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 8;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 20480;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 16;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_bit_number = 8;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 20480;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_width = 16;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y21_N0
cycloneive_ram_block \dpram|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\dpram|altsyncram_component|auto_generated|decode2|w_anode434w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\disp_valid~q ),
	.portbaddrstall(gnd),
	.clk0(\Camera_PCLK~inputclkctrl_outclk ),
	.clk1(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\dpram|altsyncram_component|auto_generated|decode2|w_anode434w [2]),
	.ena1(\dpram|altsyncram_component|auto_generated|rden_decode_b|w_anode434w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DVP_capture|r_datapixel [8]}),
	.portaaddr({wraddress[12],wraddress[11],wraddress[10],wraddress[9],wraddress[8],wraddress[7],wraddress[6],wraddress[5],wraddress[4],wraddress[3],wraddress[2],wraddress[1],wraddress[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({rdaddress[12],rdaddress[11],rdaddress[10],rdaddress[9],rdaddress[8],rdaddress[7],rdaddress[6],rdaddress[5],rdaddress[4],rdaddress[3],rdaddress[2],rdaddress[1],rdaddress[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dpram|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dpram|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ALTSYNCRAM";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 20480;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 20480;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 16;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N6
cycloneive_lcell_comb \TFT_CTRL|TFT_RGB[8]~8 (
// Equation(s):
// \TFT_CTRL|TFT_RGB[8]~8_combout  = (\dpram|altsyncram_component|auto_generated|address_reg_b [0] & (\dpram|altsyncram_component|auto_generated|ram_block1a24~portbdataout )) # (!\dpram|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\dpram|altsyncram_component|auto_generated|ram_block1a8~portbdataout )))

	.dataa(\dpram|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(\dpram|altsyncram_component|auto_generated|ram_block1a24~portbdataout ),
	.datac(gnd),
	.datad(\dpram|altsyncram_component|auto_generated|ram_block1a8~portbdataout ),
	.cin(gnd),
	.combout(\TFT_CTRL|TFT_RGB[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \TFT_CTRL|TFT_RGB[8]~8 .lut_mask = 16'hDD88;
defparam \TFT_CTRL|TFT_RGB[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N26
cycloneive_lcell_comb \DVP_capture|r_datapixel[9]~feeder (
// Equation(s):
// \DVP_capture|r_datapixel[9]~feeder_combout  = \DVP_capture|r_data [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DVP_capture|r_data [1]),
	.cin(gnd),
	.combout(\DVP_capture|r_datapixel[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DVP_capture|r_datapixel[9]~feeder .lut_mask = 16'hFF00;
defparam \DVP_capture|r_datapixel[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N27
dffeas \DVP_capture|r_datapixel[9] (
	.clk(\Camera_PCLK~inputclkctrl_outclk ),
	.d(\DVP_capture|r_datapixel[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\camera_init|Init_Done~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\DVP_capture|pixel_cnt [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DVP_capture|r_datapixel [9]),
	.prn(vcc));
// synopsys translate_off
defparam \DVP_capture|r_datapixel[9] .is_wysiwyg = "true";
defparam \DVP_capture|r_datapixel[9] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y14_N0
cycloneive_ram_block \dpram|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(\dpram|altsyncram_component|auto_generated|decode2|w_anode455w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\disp_valid~q ),
	.portbaddrstall(gnd),
	.clk0(\Camera_PCLK~inputclkctrl_outclk ),
	.clk1(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\dpram|altsyncram_component|auto_generated|decode2|w_anode455w[2]~0_combout ),
	.ena1(\dpram|altsyncram_component|auto_generated|rden_decode_b|w_anode455w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DVP_capture|r_datapixel [9],\DVP_capture|r_datapixel [8]}),
	.portaaddr({wraddress[11],wraddress[10],wraddress[9],wraddress[8],wraddress[7],wraddress[6],wraddress[5],wraddress[4],wraddress[3],wraddress[2],wraddress[1],wraddress[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({rdaddress[11],rdaddress[10],rdaddress[9],rdaddress[8],rdaddress[7],rdaddress[6],rdaddress[5],rdaddress[4],rdaddress[3],rdaddress[2],rdaddress[1],rdaddress[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dpram|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dpram|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a40 .clk1_core_clock_enable = "ena1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ALTSYNCRAM";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 12;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 2;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 4095;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 20480;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 16;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 12;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 2;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_bit_number = 8;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a40 .port_b_last_address = 4095;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 20480;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_width = 16;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X26_Y11_N7
dffeas \TFT_CTRL|TFT_RGB[8] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\TFT_CTRL|TFT_RGB[8]~8_combout ),
	.asdata(\dpram|altsyncram_component|auto_generated|ram_block1a40~portbdataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TFT_CTRL|TFT_RGB[4]~16_combout ),
	.sload(\dpram|altsyncram_component|auto_generated|address_reg_b [1]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TFT_CTRL|TFT_RGB [8]),
	.prn(vcc));
// synopsys translate_off
defparam \TFT_CTRL|TFT_RGB[8] .is_wysiwyg = "true";
defparam \TFT_CTRL|TFT_RGB[8] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y19_N0
cycloneive_ram_block \dpram|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\dpram|altsyncram_component|auto_generated|decode2|w_anode434w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\disp_valid~q ),
	.portbaddrstall(gnd),
	.clk0(\Camera_PCLK~inputclkctrl_outclk ),
	.clk1(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\dpram|altsyncram_component|auto_generated|decode2|w_anode434w [2]),
	.ena1(\dpram|altsyncram_component|auto_generated|rden_decode_b|w_anode434w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DVP_capture|r_datapixel [9]}),
	.portaaddr({wraddress[12],wraddress[11],wraddress[10],wraddress[9],wraddress[8],wraddress[7],wraddress[6],wraddress[5],wraddress[4],wraddress[3],wraddress[2],wraddress[1],wraddress[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({rdaddress[12],rdaddress[11],rdaddress[10],rdaddress[9],rdaddress[8],rdaddress[7],rdaddress[6],rdaddress[5],rdaddress[4],rdaddress[3],rdaddress[2],rdaddress[1],rdaddress[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dpram|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dpram|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ALTSYNCRAM";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 20480;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 20480;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 16;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y15_N0
cycloneive_ram_block \dpram|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\dpram|altsyncram_component|auto_generated|decode2|w_anode447w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\disp_valid~q ),
	.portbaddrstall(gnd),
	.clk0(\Camera_PCLK~inputclkctrl_outclk ),
	.clk1(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\dpram|altsyncram_component|auto_generated|decode2|w_anode447w[2]~0_combout ),
	.ena1(\dpram|altsyncram_component|auto_generated|rden_decode_b|w_anode447w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DVP_capture|r_datapixel [9]}),
	.portaaddr({wraddress[12],wraddress[11],wraddress[10],wraddress[9],wraddress[8],wraddress[7],wraddress[6],wraddress[5],wraddress[4],wraddress[3],wraddress[2],wraddress[1],wraddress[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({rdaddress[12],rdaddress[11],rdaddress[10],rdaddress[9],rdaddress[8],rdaddress[7],rdaddress[6],rdaddress[5],rdaddress[4],rdaddress[3],rdaddress[2],rdaddress[1],rdaddress[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dpram|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dpram|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ALTSYNCRAM";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 9;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 20480;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 16;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_bit_number = 9;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 20480;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_width = 16;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N16
cycloneive_lcell_comb \TFT_CTRL|TFT_RGB[9]~9 (
// Equation(s):
// \TFT_CTRL|TFT_RGB[9]~9_combout  = (\dpram|altsyncram_component|auto_generated|address_reg_b [0] & ((\dpram|altsyncram_component|auto_generated|ram_block1a25~portbdataout ))) # (!\dpram|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\dpram|altsyncram_component|auto_generated|ram_block1a9~portbdataout ))

	.dataa(\dpram|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(\dpram|altsyncram_component|auto_generated|ram_block1a9~portbdataout ),
	.datac(gnd),
	.datad(\dpram|altsyncram_component|auto_generated|ram_block1a25~portbdataout ),
	.cin(gnd),
	.combout(\TFT_CTRL|TFT_RGB[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \TFT_CTRL|TFT_RGB[9]~9 .lut_mask = 16'hEE44;
defparam \TFT_CTRL|TFT_RGB[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N17
dffeas \TFT_CTRL|TFT_RGB[9] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\TFT_CTRL|TFT_RGB[9]~9_combout ),
	.asdata(\dpram|altsyncram_component|auto_generated|ram_block1a41 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TFT_CTRL|TFT_RGB[4]~16_combout ),
	.sload(\dpram|altsyncram_component|auto_generated|address_reg_b [1]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TFT_CTRL|TFT_RGB [9]),
	.prn(vcc));
// synopsys translate_off
defparam \TFT_CTRL|TFT_RGB[9] .is_wysiwyg = "true";
defparam \TFT_CTRL|TFT_RGB[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N24
cycloneive_lcell_comb \DVP_capture|r_datapixel[10]~feeder (
// Equation(s):
// \DVP_capture|r_datapixel[10]~feeder_combout  = \DVP_capture|r_data [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\DVP_capture|r_data [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DVP_capture|r_datapixel[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DVP_capture|r_datapixel[10]~feeder .lut_mask = 16'hF0F0;
defparam \DVP_capture|r_datapixel[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N25
dffeas \DVP_capture|r_datapixel[10] (
	.clk(\Camera_PCLK~inputclkctrl_outclk ),
	.d(\DVP_capture|r_datapixel[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\camera_init|Init_Done~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\DVP_capture|pixel_cnt [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DVP_capture|r_datapixel [10]),
	.prn(vcc));
// synopsys translate_off
defparam \DVP_capture|r_datapixel[10] .is_wysiwyg = "true";
defparam \DVP_capture|r_datapixel[10] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y17_N0
cycloneive_ram_block \dpram|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\dpram|altsyncram_component|auto_generated|decode2|w_anode447w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\disp_valid~q ),
	.portbaddrstall(gnd),
	.clk0(\Camera_PCLK~inputclkctrl_outclk ),
	.clk1(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\dpram|altsyncram_component|auto_generated|decode2|w_anode447w[2]~0_combout ),
	.ena1(\dpram|altsyncram_component|auto_generated|rden_decode_b|w_anode447w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DVP_capture|r_datapixel [10]}),
	.portaaddr({wraddress[12],wraddress[11],wraddress[10],wraddress[9],wraddress[8],wraddress[7],wraddress[6],wraddress[5],wraddress[4],wraddress[3],wraddress[2],wraddress[1],wraddress[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({rdaddress[12],rdaddress[11],rdaddress[10],rdaddress[9],rdaddress[8],rdaddress[7],rdaddress[6],rdaddress[5],rdaddress[4],rdaddress[3],rdaddress[2],rdaddress[1],rdaddress[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dpram|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dpram|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ALTSYNCRAM";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 10;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 20480;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 16;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_bit_number = 10;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 20480;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_width = 16;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y20_N0
cycloneive_ram_block \dpram|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\dpram|altsyncram_component|auto_generated|decode2|w_anode434w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\disp_valid~q ),
	.portbaddrstall(gnd),
	.clk0(\Camera_PCLK~inputclkctrl_outclk ),
	.clk1(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\dpram|altsyncram_component|auto_generated|decode2|w_anode434w [2]),
	.ena1(\dpram|altsyncram_component|auto_generated|rden_decode_b|w_anode434w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DVP_capture|r_datapixel [10]}),
	.portaaddr({wraddress[12],wraddress[11],wraddress[10],wraddress[9],wraddress[8],wraddress[7],wraddress[6],wraddress[5],wraddress[4],wraddress[3],wraddress[2],wraddress[1],wraddress[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({rdaddress[12],rdaddress[11],rdaddress[10],rdaddress[9],rdaddress[8],rdaddress[7],rdaddress[6],rdaddress[5],rdaddress[4],rdaddress[3],rdaddress[2],rdaddress[1],rdaddress[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dpram|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dpram|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ALTSYNCRAM";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 20480;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 20480;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 16;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N14
cycloneive_lcell_comb \TFT_CTRL|TFT_RGB[10]~10 (
// Equation(s):
// \TFT_CTRL|TFT_RGB[10]~10_combout  = (\dpram|altsyncram_component|auto_generated|address_reg_b [0] & (\dpram|altsyncram_component|auto_generated|ram_block1a26~portbdataout )) # (!\dpram|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\dpram|altsyncram_component|auto_generated|ram_block1a10~portbdataout )))

	.dataa(\dpram|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(\dpram|altsyncram_component|auto_generated|ram_block1a26~portbdataout ),
	.datac(gnd),
	.datad(\dpram|altsyncram_component|auto_generated|ram_block1a10~portbdataout ),
	.cin(gnd),
	.combout(\TFT_CTRL|TFT_RGB[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \TFT_CTRL|TFT_RGB[10]~10 .lut_mask = 16'hDD88;
defparam \TFT_CTRL|TFT_RGB[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N30
cycloneive_lcell_comb \DVP_capture|r_datapixel[11]~feeder (
// Equation(s):
// \DVP_capture|r_datapixel[11]~feeder_combout  = \DVP_capture|r_data [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DVP_capture|r_data [3]),
	.cin(gnd),
	.combout(\DVP_capture|r_datapixel[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DVP_capture|r_datapixel[11]~feeder .lut_mask = 16'hFF00;
defparam \DVP_capture|r_datapixel[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N31
dffeas \DVP_capture|r_datapixel[11] (
	.clk(\Camera_PCLK~inputclkctrl_outclk ),
	.d(\DVP_capture|r_datapixel[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\camera_init|Init_Done~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\DVP_capture|pixel_cnt [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DVP_capture|r_datapixel [11]),
	.prn(vcc));
// synopsys translate_off
defparam \DVP_capture|r_datapixel[11] .is_wysiwyg = "true";
defparam \DVP_capture|r_datapixel[11] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y13_N0
cycloneive_ram_block \dpram|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(\dpram|altsyncram_component|auto_generated|decode2|w_anode455w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\disp_valid~q ),
	.portbaddrstall(gnd),
	.clk0(\Camera_PCLK~inputclkctrl_outclk ),
	.clk1(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\dpram|altsyncram_component|auto_generated|decode2|w_anode455w[2]~0_combout ),
	.ena1(\dpram|altsyncram_component|auto_generated|rden_decode_b|w_anode455w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DVP_capture|r_datapixel [11],\DVP_capture|r_datapixel [10]}),
	.portaaddr({wraddress[11],wraddress[10],wraddress[9],wraddress[8],wraddress[7],wraddress[6],wraddress[5],wraddress[4],wraddress[3],wraddress[2],wraddress[1],wraddress[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({rdaddress[11],rdaddress[10],rdaddress[9],rdaddress[8],rdaddress[7],rdaddress[6],rdaddress[5],rdaddress[4],rdaddress[3],rdaddress[2],rdaddress[1],rdaddress[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dpram|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dpram|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a42 .clk1_core_clock_enable = "ena1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ALTSYNCRAM";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 12;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 2;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 4095;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 20480;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 16;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clock = "clock1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 12;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 2;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_bit_number = 10;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a42 .port_b_last_address = 4095;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 20480;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_width = 16;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X26_Y11_N15
dffeas \TFT_CTRL|TFT_RGB[10] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\TFT_CTRL|TFT_RGB[10]~10_combout ),
	.asdata(\dpram|altsyncram_component|auto_generated|ram_block1a42~portbdataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TFT_CTRL|TFT_RGB[4]~16_combout ),
	.sload(\dpram|altsyncram_component|auto_generated|address_reg_b [1]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TFT_CTRL|TFT_RGB [10]),
	.prn(vcc));
// synopsys translate_off
defparam \TFT_CTRL|TFT_RGB[10] .is_wysiwyg = "true";
defparam \TFT_CTRL|TFT_RGB[10] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y18_N0
cycloneive_ram_block \dpram|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\dpram|altsyncram_component|auto_generated|decode2|w_anode447w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\disp_valid~q ),
	.portbaddrstall(gnd),
	.clk0(\Camera_PCLK~inputclkctrl_outclk ),
	.clk1(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\dpram|altsyncram_component|auto_generated|decode2|w_anode447w[2]~0_combout ),
	.ena1(\dpram|altsyncram_component|auto_generated|rden_decode_b|w_anode447w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DVP_capture|r_datapixel [11]}),
	.portaaddr({wraddress[12],wraddress[11],wraddress[10],wraddress[9],wraddress[8],wraddress[7],wraddress[6],wraddress[5],wraddress[4],wraddress[3],wraddress[2],wraddress[1],wraddress[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({rdaddress[12],rdaddress[11],rdaddress[10],rdaddress[9],rdaddress[8],rdaddress[7],rdaddress[6],rdaddress[5],rdaddress[4],rdaddress[3],rdaddress[2],rdaddress[1],rdaddress[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dpram|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dpram|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ALTSYNCRAM";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 11;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 20480;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 16;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_bit_number = 11;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 20480;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_width = 16;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y19_N0
cycloneive_ram_block \dpram|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\dpram|altsyncram_component|auto_generated|decode2|w_anode434w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\disp_valid~q ),
	.portbaddrstall(gnd),
	.clk0(\Camera_PCLK~inputclkctrl_outclk ),
	.clk1(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\dpram|altsyncram_component|auto_generated|decode2|w_anode434w [2]),
	.ena1(\dpram|altsyncram_component|auto_generated|rden_decode_b|w_anode434w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DVP_capture|r_datapixel [11]}),
	.portaaddr({wraddress[12],wraddress[11],wraddress[10],wraddress[9],wraddress[8],wraddress[7],wraddress[6],wraddress[5],wraddress[4],wraddress[3],wraddress[2],wraddress[1],wraddress[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({rdaddress[12],rdaddress[11],rdaddress[10],rdaddress[9],rdaddress[8],rdaddress[7],rdaddress[6],rdaddress[5],rdaddress[4],rdaddress[3],rdaddress[2],rdaddress[1],rdaddress[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dpram|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dpram|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ALTSYNCRAM";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 20480;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 20480;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 16;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N12
cycloneive_lcell_comb \TFT_CTRL|TFT_RGB[11]~11 (
// Equation(s):
// \TFT_CTRL|TFT_RGB[11]~11_combout  = (\dpram|altsyncram_component|auto_generated|address_reg_b [0] & (\dpram|altsyncram_component|auto_generated|ram_block1a27~portbdataout )) # (!\dpram|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\dpram|altsyncram_component|auto_generated|ram_block1a11~portbdataout )))

	.dataa(\dpram|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(\dpram|altsyncram_component|auto_generated|ram_block1a27~portbdataout ),
	.datac(gnd),
	.datad(\dpram|altsyncram_component|auto_generated|ram_block1a11~portbdataout ),
	.cin(gnd),
	.combout(\TFT_CTRL|TFT_RGB[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \TFT_CTRL|TFT_RGB[11]~11 .lut_mask = 16'hDD88;
defparam \TFT_CTRL|TFT_RGB[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N13
dffeas \TFT_CTRL|TFT_RGB[11] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\TFT_CTRL|TFT_RGB[11]~11_combout ),
	.asdata(\dpram|altsyncram_component|auto_generated|ram_block1a43 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TFT_CTRL|TFT_RGB[4]~16_combout ),
	.sload(\dpram|altsyncram_component|auto_generated|address_reg_b [1]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TFT_CTRL|TFT_RGB [11]),
	.prn(vcc));
// synopsys translate_off
defparam \TFT_CTRL|TFT_RGB[11] .is_wysiwyg = "true";
defparam \TFT_CTRL|TFT_RGB[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N16
cycloneive_lcell_comb \DVP_capture|r_datapixel[12]~feeder (
// Equation(s):
// \DVP_capture|r_datapixel[12]~feeder_combout  = \DVP_capture|r_data [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DVP_capture|r_data [4]),
	.cin(gnd),
	.combout(\DVP_capture|r_datapixel[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DVP_capture|r_datapixel[12]~feeder .lut_mask = 16'hFF00;
defparam \DVP_capture|r_datapixel[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N17
dffeas \DVP_capture|r_datapixel[12] (
	.clk(\Camera_PCLK~inputclkctrl_outclk ),
	.d(\DVP_capture|r_datapixel[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\camera_init|Init_Done~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\DVP_capture|pixel_cnt [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DVP_capture|r_datapixel [12]),
	.prn(vcc));
// synopsys translate_off
defparam \DVP_capture|r_datapixel[12] .is_wysiwyg = "true";
defparam \DVP_capture|r_datapixel[12] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y14_N0
cycloneive_ram_block \dpram|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\dpram|altsyncram_component|auto_generated|decode2|w_anode447w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\disp_valid~q ),
	.portbaddrstall(gnd),
	.clk0(\Camera_PCLK~inputclkctrl_outclk ),
	.clk1(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\dpram|altsyncram_component|auto_generated|decode2|w_anode447w[2]~0_combout ),
	.ena1(\dpram|altsyncram_component|auto_generated|rden_decode_b|w_anode447w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DVP_capture|r_datapixel [12]}),
	.portaaddr({wraddress[12],wraddress[11],wraddress[10],wraddress[9],wraddress[8],wraddress[7],wraddress[6],wraddress[5],wraddress[4],wraddress[3],wraddress[2],wraddress[1],wraddress[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({rdaddress[12],rdaddress[11],rdaddress[10],rdaddress[9],rdaddress[8],rdaddress[7],rdaddress[6],rdaddress[5],rdaddress[4],rdaddress[3],rdaddress[2],rdaddress[1],rdaddress[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dpram|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dpram|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ALTSYNCRAM";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 12;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 20480;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 16;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_bit_number = 12;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 20480;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_width = 16;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y15_N0
cycloneive_ram_block \dpram|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\dpram|altsyncram_component|auto_generated|decode2|w_anode434w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\disp_valid~q ),
	.portbaddrstall(gnd),
	.clk0(\Camera_PCLK~inputclkctrl_outclk ),
	.clk1(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\dpram|altsyncram_component|auto_generated|decode2|w_anode434w [2]),
	.ena1(\dpram|altsyncram_component|auto_generated|rden_decode_b|w_anode434w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DVP_capture|r_datapixel [12]}),
	.portaaddr({wraddress[12],wraddress[11],wraddress[10],wraddress[9],wraddress[8],wraddress[7],wraddress[6],wraddress[5],wraddress[4],wraddress[3],wraddress[2],wraddress[1],wraddress[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({rdaddress[12],rdaddress[11],rdaddress[10],rdaddress[9],rdaddress[8],rdaddress[7],rdaddress[6],rdaddress[5],rdaddress[4],rdaddress[3],rdaddress[2],rdaddress[1],rdaddress[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dpram|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dpram|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ALTSYNCRAM";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 20480;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 20480;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 16;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N26
cycloneive_lcell_comb \TFT_CTRL|TFT_RGB[12]~12 (
// Equation(s):
// \TFT_CTRL|TFT_RGB[12]~12_combout  = (\dpram|altsyncram_component|auto_generated|address_reg_b [0] & (\dpram|altsyncram_component|auto_generated|ram_block1a28~portbdataout )) # (!\dpram|altsyncram_component|auto_generated|address_reg_b [0] & 
// ((\dpram|altsyncram_component|auto_generated|ram_block1a12~portbdataout )))

	.dataa(\dpram|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(\dpram|altsyncram_component|auto_generated|ram_block1a28~portbdataout ),
	.datac(gnd),
	.datad(\dpram|altsyncram_component|auto_generated|ram_block1a12~portbdataout ),
	.cin(gnd),
	.combout(\TFT_CTRL|TFT_RGB[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \TFT_CTRL|TFT_RGB[12]~12 .lut_mask = 16'hDD88;
defparam \TFT_CTRL|TFT_RGB[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N10
cycloneive_lcell_comb \DVP_capture|r_datapixel[13]~feeder (
// Equation(s):
// \DVP_capture|r_datapixel[13]~feeder_combout  = \DVP_capture|r_data [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DVP_capture|r_data [5]),
	.cin(gnd),
	.combout(\DVP_capture|r_datapixel[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DVP_capture|r_datapixel[13]~feeder .lut_mask = 16'hFF00;
defparam \DVP_capture|r_datapixel[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N11
dffeas \DVP_capture|r_datapixel[13] (
	.clk(\Camera_PCLK~inputclkctrl_outclk ),
	.d(\DVP_capture|r_datapixel[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\camera_init|Init_Done~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\DVP_capture|pixel_cnt [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DVP_capture|r_datapixel [13]),
	.prn(vcc));
// synopsys translate_off
defparam \DVP_capture|r_datapixel[13] .is_wysiwyg = "true";
defparam \DVP_capture|r_datapixel[13] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y11_N0
cycloneive_ram_block \dpram|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(\dpram|altsyncram_component|auto_generated|decode2|w_anode455w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\disp_valid~q ),
	.portbaddrstall(gnd),
	.clk0(\Camera_PCLK~inputclkctrl_outclk ),
	.clk1(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\dpram|altsyncram_component|auto_generated|decode2|w_anode455w[2]~0_combout ),
	.ena1(\dpram|altsyncram_component|auto_generated|rden_decode_b|w_anode455w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DVP_capture|r_datapixel [13],\DVP_capture|r_datapixel [12]}),
	.portaaddr({wraddress[11],wraddress[10],wraddress[9],wraddress[8],wraddress[7],wraddress[6],wraddress[5],wraddress[4],wraddress[3],wraddress[2],wraddress[1],wraddress[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({rdaddress[11],rdaddress[10],rdaddress[9],rdaddress[8],rdaddress[7],rdaddress[6],rdaddress[5],rdaddress[4],rdaddress[3],rdaddress[2],rdaddress[1],rdaddress[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dpram|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dpram|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a44 .clk1_core_clock_enable = "ena1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ALTSYNCRAM";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 12;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 2;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 4095;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 20480;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 16;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clock = "clock1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 12;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 2;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_bit_number = 12;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a44 .port_b_last_address = 4095;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 20480;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_width = 16;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X26_Y11_N27
dffeas \TFT_CTRL|TFT_RGB[12] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\TFT_CTRL|TFT_RGB[12]~12_combout ),
	.asdata(\dpram|altsyncram_component|auto_generated|ram_block1a44~portbdataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TFT_CTRL|TFT_RGB[4]~16_combout ),
	.sload(\dpram|altsyncram_component|auto_generated|address_reg_b [1]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TFT_CTRL|TFT_RGB [12]),
	.prn(vcc));
// synopsys translate_off
defparam \TFT_CTRL|TFT_RGB[12] .is_wysiwyg = "true";
defparam \TFT_CTRL|TFT_RGB[12] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y22_N0
cycloneive_ram_block \dpram|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\dpram|altsyncram_component|auto_generated|decode2|w_anode434w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\disp_valid~q ),
	.portbaddrstall(gnd),
	.clk0(\Camera_PCLK~inputclkctrl_outclk ),
	.clk1(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\dpram|altsyncram_component|auto_generated|decode2|w_anode434w [2]),
	.ena1(\dpram|altsyncram_component|auto_generated|rden_decode_b|w_anode434w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DVP_capture|r_datapixel [13]}),
	.portaaddr({wraddress[12],wraddress[11],wraddress[10],wraddress[9],wraddress[8],wraddress[7],wraddress[6],wraddress[5],wraddress[4],wraddress[3],wraddress[2],wraddress[1],wraddress[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({rdaddress[12],rdaddress[11],rdaddress[10],rdaddress[9],rdaddress[8],rdaddress[7],rdaddress[6],rdaddress[5],rdaddress[4],rdaddress[3],rdaddress[2],rdaddress[1],rdaddress[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dpram|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dpram|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ALTSYNCRAM";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 20480;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 20480;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 16;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y18_N0
cycloneive_ram_block \dpram|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\dpram|altsyncram_component|auto_generated|decode2|w_anode447w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\disp_valid~q ),
	.portbaddrstall(gnd),
	.clk0(\Camera_PCLK~inputclkctrl_outclk ),
	.clk1(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\dpram|altsyncram_component|auto_generated|decode2|w_anode447w[2]~0_combout ),
	.ena1(\dpram|altsyncram_component|auto_generated|rden_decode_b|w_anode447w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DVP_capture|r_datapixel [13]}),
	.portaaddr({wraddress[12],wraddress[11],wraddress[10],wraddress[9],wraddress[8],wraddress[7],wraddress[6],wraddress[5],wraddress[4],wraddress[3],wraddress[2],wraddress[1],wraddress[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({rdaddress[12],rdaddress[11],rdaddress[10],rdaddress[9],rdaddress[8],rdaddress[7],rdaddress[6],rdaddress[5],rdaddress[4],rdaddress[3],rdaddress[2],rdaddress[1],rdaddress[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dpram|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dpram|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ALTSYNCRAM";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 13;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 20480;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 16;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_bit_number = 13;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 20480;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_width = 16;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N24
cycloneive_lcell_comb \TFT_CTRL|TFT_RGB[13]~13 (
// Equation(s):
// \TFT_CTRL|TFT_RGB[13]~13_combout  = (\dpram|altsyncram_component|auto_generated|address_reg_b [0] & ((\dpram|altsyncram_component|auto_generated|ram_block1a29~portbdataout ))) # (!\dpram|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\dpram|altsyncram_component|auto_generated|ram_block1a13~portbdataout ))

	.dataa(\dpram|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(\dpram|altsyncram_component|auto_generated|ram_block1a13~portbdataout ),
	.datac(gnd),
	.datad(\dpram|altsyncram_component|auto_generated|ram_block1a29~portbdataout ),
	.cin(gnd),
	.combout(\TFT_CTRL|TFT_RGB[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \TFT_CTRL|TFT_RGB[13]~13 .lut_mask = 16'hEE44;
defparam \TFT_CTRL|TFT_RGB[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N25
dffeas \TFT_CTRL|TFT_RGB[13] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\TFT_CTRL|TFT_RGB[13]~13_combout ),
	.asdata(\dpram|altsyncram_component|auto_generated|ram_block1a45 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TFT_CTRL|TFT_RGB[4]~16_combout ),
	.sload(\dpram|altsyncram_component|auto_generated|address_reg_b [1]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TFT_CTRL|TFT_RGB [13]),
	.prn(vcc));
// synopsys translate_off
defparam \TFT_CTRL|TFT_RGB[13] .is_wysiwyg = "true";
defparam \TFT_CTRL|TFT_RGB[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N28
cycloneive_lcell_comb \DVP_capture|r_datapixel[14]~feeder (
// Equation(s):
// \DVP_capture|r_datapixel[14]~feeder_combout  = \DVP_capture|r_data [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DVP_capture|r_data [6]),
	.cin(gnd),
	.combout(\DVP_capture|r_datapixel[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DVP_capture|r_datapixel[14]~feeder .lut_mask = 16'hFF00;
defparam \DVP_capture|r_datapixel[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N29
dffeas \DVP_capture|r_datapixel[14] (
	.clk(\Camera_PCLK~inputclkctrl_outclk ),
	.d(\DVP_capture|r_datapixel[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\camera_init|Init_Done~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\DVP_capture|pixel_cnt [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DVP_capture|r_datapixel [14]),
	.prn(vcc));
// synopsys translate_off
defparam \DVP_capture|r_datapixel[14] .is_wysiwyg = "true";
defparam \DVP_capture|r_datapixel[14] .power_up = "low";
// synopsys translate_on

// Location: M9K_X27_Y3_N0
cycloneive_ram_block \dpram|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\dpram|altsyncram_component|auto_generated|decode2|w_anode434w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\disp_valid~q ),
	.portbaddrstall(gnd),
	.clk0(\Camera_PCLK~inputclkctrl_outclk ),
	.clk1(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\dpram|altsyncram_component|auto_generated|decode2|w_anode434w [2]),
	.ena1(\dpram|altsyncram_component|auto_generated|rden_decode_b|w_anode434w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DVP_capture|r_datapixel [14]}),
	.portaaddr({wraddress[12],wraddress[11],wraddress[10],wraddress[9],wraddress[8],wraddress[7],wraddress[6],wraddress[5],wraddress[4],wraddress[3],wraddress[2],wraddress[1],wraddress[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({rdaddress[12],rdaddress[11],rdaddress[10],rdaddress[9],rdaddress[8],rdaddress[7],rdaddress[6],rdaddress[5],rdaddress[4],rdaddress[3],rdaddress[2],rdaddress[1],rdaddress[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dpram|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dpram|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ALTSYNCRAM";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 20480;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 20480;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 16;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X27_Y7_N0
cycloneive_ram_block \dpram|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\dpram|altsyncram_component|auto_generated|decode2|w_anode447w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\disp_valid~q ),
	.portbaddrstall(gnd),
	.clk0(\Camera_PCLK~inputclkctrl_outclk ),
	.clk1(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\dpram|altsyncram_component|auto_generated|decode2|w_anode447w[2]~0_combout ),
	.ena1(\dpram|altsyncram_component|auto_generated|rden_decode_b|w_anode447w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DVP_capture|r_datapixel [14]}),
	.portaaddr({wraddress[12],wraddress[11],wraddress[10],wraddress[9],wraddress[8],wraddress[7],wraddress[6],wraddress[5],wraddress[4],wraddress[3],wraddress[2],wraddress[1],wraddress[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({rdaddress[12],rdaddress[11],rdaddress[10],rdaddress[9],rdaddress[8],rdaddress[7],rdaddress[6],rdaddress[5],rdaddress[4],rdaddress[3],rdaddress[2],rdaddress[1],rdaddress[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dpram|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dpram|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ALTSYNCRAM";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 14;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 20480;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 16;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_bit_number = 14;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 20480;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_width = 16;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N8
cycloneive_lcell_comb \TFT_CTRL|TFT_RGB[14]~14 (
// Equation(s):
// \TFT_CTRL|TFT_RGB[14]~14_combout  = (\dpram|altsyncram_component|auto_generated|address_reg_b [0] & ((\dpram|altsyncram_component|auto_generated|ram_block1a30~portbdataout ))) # (!\dpram|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\dpram|altsyncram_component|auto_generated|ram_block1a14~portbdataout ))

	.dataa(\dpram|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(\dpram|altsyncram_component|auto_generated|ram_block1a14~portbdataout ),
	.datac(gnd),
	.datad(\dpram|altsyncram_component|auto_generated|ram_block1a30~portbdataout ),
	.cin(gnd),
	.combout(\TFT_CTRL|TFT_RGB[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \TFT_CTRL|TFT_RGB[14]~14 .lut_mask = 16'hEE44;
defparam \TFT_CTRL|TFT_RGB[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N22
cycloneive_lcell_comb \DVP_capture|r_datapixel[15]~feeder (
// Equation(s):
// \DVP_capture|r_datapixel[15]~feeder_combout  = \DVP_capture|r_data [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DVP_capture|r_data [7]),
	.cin(gnd),
	.combout(\DVP_capture|r_datapixel[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DVP_capture|r_datapixel[15]~feeder .lut_mask = 16'hFF00;
defparam \DVP_capture|r_datapixel[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y10_N23
dffeas \DVP_capture|r_datapixel[15] (
	.clk(\Camera_PCLK~inputclkctrl_outclk ),
	.d(\DVP_capture|r_datapixel[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\camera_init|Init_Done~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\DVP_capture|pixel_cnt [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DVP_capture|r_datapixel [15]),
	.prn(vcc));
// synopsys translate_off
defparam \DVP_capture|r_datapixel[15] .is_wysiwyg = "true";
defparam \DVP_capture|r_datapixel[15] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y11_N0
cycloneive_ram_block \dpram|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(\dpram|altsyncram_component|auto_generated|decode2|w_anode455w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\disp_valid~q ),
	.portbaddrstall(gnd),
	.clk0(\Camera_PCLK~inputclkctrl_outclk ),
	.clk1(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\dpram|altsyncram_component|auto_generated|decode2|w_anode455w[2]~0_combout ),
	.ena1(\dpram|altsyncram_component|auto_generated|rden_decode_b|w_anode455w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DVP_capture|r_datapixel [15],\DVP_capture|r_datapixel [14]}),
	.portaaddr({wraddress[11],wraddress[10],wraddress[9],wraddress[8],wraddress[7],wraddress[6],wraddress[5],wraddress[4],wraddress[3],wraddress[2],wraddress[1],wraddress[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({rdaddress[11],rdaddress[10],rdaddress[9],rdaddress[8],rdaddress[7],rdaddress[6],rdaddress[5],rdaddress[4],rdaddress[3],rdaddress[2],rdaddress[1],rdaddress[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dpram|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dpram|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a46 .clk1_core_clock_enable = "ena1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ALTSYNCRAM";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "dual_port";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 12;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 2;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 4095;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 20480;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 16;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clock = "clock1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 12;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 2;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_bit_number = 14;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a46 .port_b_last_address = 4095;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 20480;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_width = 16;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X26_Y10_N9
dffeas \TFT_CTRL|TFT_RGB[14] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\TFT_CTRL|TFT_RGB[14]~14_combout ),
	.asdata(\dpram|altsyncram_component|auto_generated|ram_block1a46~portbdataout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TFT_CTRL|TFT_RGB[4]~16_combout ),
	.sload(\dpram|altsyncram_component|auto_generated|address_reg_b [1]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TFT_CTRL|TFT_RGB [14]),
	.prn(vcc));
// synopsys translate_off
defparam \TFT_CTRL|TFT_RGB[14] .is_wysiwyg = "true";
defparam \TFT_CTRL|TFT_RGB[14] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y3_N0
cycloneive_ram_block \dpram|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\dpram|altsyncram_component|auto_generated|decode2|w_anode434w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\disp_valid~q ),
	.portbaddrstall(gnd),
	.clk0(\Camera_PCLK~inputclkctrl_outclk ),
	.clk1(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\dpram|altsyncram_component|auto_generated|decode2|w_anode434w [2]),
	.ena1(\dpram|altsyncram_component|auto_generated|rden_decode_b|w_anode434w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DVP_capture|r_datapixel [15]}),
	.portaaddr({wraddress[12],wraddress[11],wraddress[10],wraddress[9],wraddress[8],wraddress[7],wraddress[6],wraddress[5],wraddress[4],wraddress[3],wraddress[2],wraddress[1],wraddress[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({rdaddress[12],rdaddress[11],rdaddress[10],rdaddress[9],rdaddress[8],rdaddress[7],rdaddress[6],rdaddress[5],rdaddress[4],rdaddress[3],rdaddress[2],rdaddress[1],rdaddress[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dpram|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dpram|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ALTSYNCRAM";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 20480;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 20480;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 16;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X15_Y6_N0
cycloneive_ram_block \dpram|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\dpram|altsyncram_component|auto_generated|decode2|w_anode447w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\disp_valid~q ),
	.portbaddrstall(gnd),
	.clk0(\Camera_PCLK~inputclkctrl_outclk ),
	.clk1(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\dpram|altsyncram_component|auto_generated|decode2|w_anode447w[2]~0_combout ),
	.ena1(\dpram|altsyncram_component|auto_generated|rden_decode_b|w_anode447w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DVP_capture|r_datapixel [15]}),
	.portaaddr({wraddress[12],wraddress[11],wraddress[10],wraddress[9],wraddress[8],wraddress[7],wraddress[6],wraddress[5],wraddress[4],wraddress[3],wraddress[2],wraddress[1],wraddress[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({rdaddress[12],rdaddress[11],rdaddress[10],rdaddress[9],rdaddress[8],rdaddress[7],rdaddress[6],rdaddress[5],rdaddress[4],rdaddress[3],rdaddress[2],rdaddress[1],rdaddress[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dpram|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dpram|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "dpram:dpram|altsyncram:altsyncram_component|altsyncram_ren1:auto_generated|ALTSYNCRAM";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 15;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 20480;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 16;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_bit_number = 15;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 20480;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_width = 16;
defparam \dpram|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \dpram|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N10
cycloneive_lcell_comb \TFT_CTRL|TFT_RGB[15]~15 (
// Equation(s):
// \TFT_CTRL|TFT_RGB[15]~15_combout  = (\dpram|altsyncram_component|auto_generated|address_reg_b [0] & ((\dpram|altsyncram_component|auto_generated|ram_block1a31~portbdataout ))) # (!\dpram|altsyncram_component|auto_generated|address_reg_b [0] & 
// (\dpram|altsyncram_component|auto_generated|ram_block1a15~portbdataout ))

	.dataa(\dpram|altsyncram_component|auto_generated|address_reg_b [0]),
	.datab(\dpram|altsyncram_component|auto_generated|ram_block1a15~portbdataout ),
	.datac(gnd),
	.datad(\dpram|altsyncram_component|auto_generated|ram_block1a31~portbdataout ),
	.cin(gnd),
	.combout(\TFT_CTRL|TFT_RGB[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \TFT_CTRL|TFT_RGB[15]~15 .lut_mask = 16'hEE44;
defparam \TFT_CTRL|TFT_RGB[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N11
dffeas \TFT_CTRL|TFT_RGB[15] (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\TFT_CTRL|TFT_RGB[15]~15_combout ),
	.asdata(\dpram|altsyncram_component|auto_generated|ram_block1a47 ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TFT_CTRL|TFT_RGB[4]~16_combout ),
	.sload(\dpram|altsyncram_component|auto_generated|address_reg_b [1]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TFT_CTRL|TFT_RGB [15]),
	.prn(vcc));
// synopsys translate_off
defparam \TFT_CTRL|TFT_RGB[15] .is_wysiwyg = "true";
defparam \TFT_CTRL|TFT_RGB[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N22
cycloneive_lcell_comb \TFT_CTRL|LessThan1~0 (
// Equation(s):
// \TFT_CTRL|LessThan1~0_combout  = (\TFT_CTRL|vcount_r [9]) # ((\TFT_CTRL|vcount_r [3] & ((\TFT_CTRL|vcount_r [1]) # (\TFT_CTRL|vcount_r [2]))))

	.dataa(\TFT_CTRL|vcount_r [1]),
	.datab(\TFT_CTRL|vcount_r [9]),
	.datac(\TFT_CTRL|vcount_r [3]),
	.datad(\TFT_CTRL|vcount_r [2]),
	.cin(gnd),
	.combout(\TFT_CTRL|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \TFT_CTRL|LessThan1~0 .lut_mask = 16'hFCEC;
defparam \TFT_CTRL|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y6_N28
cycloneive_lcell_comb \TFT_CTRL|LessThan1~2 (
// Equation(s):
// \TFT_CTRL|LessThan1~2_combout  = (\TFT_CTRL|LessThan1~0_combout ) # (((\TFT_CTRL|vcount_r [5]) # (\TFT_CTRL|vcount_r [10])) # (!\TFT_CTRL|LessThan1~1_combout ))

	.dataa(\TFT_CTRL|LessThan1~0_combout ),
	.datab(\TFT_CTRL|LessThan1~1_combout ),
	.datac(\TFT_CTRL|vcount_r [5]),
	.datad(\TFT_CTRL|vcount_r [10]),
	.cin(gnd),
	.combout(\TFT_CTRL|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \TFT_CTRL|LessThan1~2 .lut_mask = 16'hFFFB;
defparam \TFT_CTRL|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y6_N29
dffeas \TFT_CTRL|TFT_VS (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\TFT_CTRL|LessThan1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TFT_CTRL|TFT_VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \TFT_CTRL|TFT_VS .is_wysiwyg = "true";
defparam \TFT_CTRL|TFT_VS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y6_N28
cycloneive_lcell_comb \TFT_CTRL|LessThan0~0 (
// Equation(s):
// \TFT_CTRL|LessThan0~0_combout  = (\TFT_CTRL|hcount_r [10]) # ((\TFT_CTRL|hcount_r [7]) # ((\TFT_CTRL|hcount_r [9]) # (\TFT_CTRL|hcount_r [8])))

	.dataa(\TFT_CTRL|hcount_r [10]),
	.datab(\TFT_CTRL|hcount_r [7]),
	.datac(\TFT_CTRL|hcount_r [9]),
	.datad(\TFT_CTRL|hcount_r [8]),
	.cin(gnd),
	.combout(\TFT_CTRL|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \TFT_CTRL|LessThan0~0 .lut_mask = 16'hFFFE;
defparam \TFT_CTRL|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y6_N29
dffeas \TFT_CTRL|TFT_HS (
	.clk(\pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\TFT_CTRL|LessThan0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TFT_CTRL|TFT_HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \TFT_CTRL|TFT_HS .is_wysiwyg = "true";
defparam \TFT_CTRL|TFT_HS .power_up = "low";
// synopsys translate_on

endmodule
