# Single Port Memory (sp_memory) Regression Results

**Date:** 2026-01-02 21:19:08.952988

| Test Name | Status | Duration (s) |
|---|---|---|
| ✅ Native_SV | **PASS** | 0.03 |
| ✅ Native_SV_AXI | **PASS** | 0.03 |
| ✅ Native_SV_APB | **PASS** | 0.03 |
| ✅ Native_SV_WB | **PASS** | 0.03 |
| ✅ Native_SV_AHB | **PASS** | 0.04 |
| ✅ Native_VHDL | **PASS** | 0.37 |
| ✅ Xilinx_SV_Native | **PASS** | 7.58 |
| ✅ Xilinx_SV_AXI | **PASS** | 7.92 |
| ✅ Xilinx_VHDL_AXI | **PASS** | 11.08 |
| ✅ SV_Core_32 | **PASS** | 12.23 |
| ✅ SV_Core_128 | **PASS** | 12.20 |
| ✅ VHDL_Core_32 | **PASS** | 1.84 |
| ✅ VHDL_Core_128 | **PASS** | 1.92 |
| ✅ SV_AXI_32 | **PASS** | 12.24 |
| ✅ VHDL_AXI_32 | **PASS** | 2.11 |
| ✅ SV_APB_32 | **PASS** | 12.30 |
| ✅ VHDL_APB_32 | **PASS** | 1.94 |
| ✅ SV_WB_32 | **PASS** | 12.62 |
| ✅ VHDL_WB_32 | **PASS** | 2.01 |
| ✅ SV_AHB_32 | **PASS** | 12.80 |
| ✅ VHDL_AHB_32 | **PASS** | 1.87 |
