// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module tx_sar_table (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        txEng2txSar_upd_req_s_10_dout,
        txEng2txSar_upd_req_s_10_empty_n,
        txEng2txSar_upd_req_s_10_read,
        txApp2txSar_push_V_dout,
        txApp2txSar_push_V_empty_n,
        txApp2txSar_push_V_read,
        rxEng2txSar_upd_req_s_17_dout,
        rxEng2txSar_upd_req_s_17_empty_n,
        rxEng2txSar_upd_req_s_17_read,
        txSar2rxEng_upd_rsp_s_2_din,
        txSar2rxEng_upd_rsp_s_2_full_n,
        txSar2rxEng_upd_rsp_s_2_write,
        txSar2txApp_ack_push_1_din,
        txSar2txApp_ack_push_1_full_n,
        txSar2txApp_ack_push_1_write,
        txSar2txEng_upd_rsp_s_0_din,
        txSar2txEng_upd_rsp_s_0_full_n,
        txSar2txEng_upd_rsp_s_0_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;
parameter    ap_const_lv118_0 = 118'd0;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [52:0] txEng2txSar_upd_req_s_10_dout;
input   txEng2txSar_upd_req_s_10_empty_n;
output   txEng2txSar_upd_req_s_10_read;
input  [31:0] txApp2txSar_push_V_dout;
input   txApp2txSar_push_V_empty_n;
output   txApp2txSar_push_V_read;
input  [84:0] rxEng2txSar_upd_req_s_17_dout;
input   rxEng2txSar_upd_req_s_17_empty_n;
output   rxEng2txSar_upd_req_s_17_read;
output  [98:0] txSar2rxEng_upd_rsp_s_2_din;
input   txSar2rxEng_upd_rsp_s_2_full_n;
output   txSar2rxEng_upd_rsp_s_2_write;
output  [48:0] txSar2txApp_ack_push_1_din;
input   txSar2txApp_ack_push_1_full_n;
output   txSar2txApp_ack_push_1_write;
output  [117:0] txSar2txEng_upd_rsp_s_0_din;
input   txSar2txEng_upd_rsp_s_0_full_n;
output   txSar2txEng_upd_rsp_s_0_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg txEng2txSar_upd_req_s_10_read;
reg txApp2txSar_push_V_read;
reg rxEng2txSar_upd_req_s_17_read;
reg txSar2rxEng_upd_rsp_s_2_write;
reg[48:0] txSar2txApp_ack_push_1_din;
reg txSar2txApp_ack_push_1_write;
reg txSar2txEng_upd_rsp_s_0_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_idle_pp0;
wire   [0:0] tmp_nbreadreq_fu_146_p3;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] tmp_reg_841;
wire   [0:0] tmp_2_nbreadreq_fu_160_p3;
reg    ap_predicate_op59_read_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg   [0:0] tmp_reg_841_pp0_iter1_reg;
reg   [0:0] tmp_2_reg_911;
wire   [0:0] tmp_3_nbreadreq_fu_174_p3;
reg    ap_predicate_op76_read_state3;
reg    ap_block_state3_pp0_stage0_iter2;
reg   [0:0] tmp_reg_841_pp0_iter2_reg;
reg   [0:0] tmp_2_reg_911_pp0_iter2_reg;
reg   [0:0] tmp_3_reg_946;
reg   [0:0] tmp_10_reg_950;
reg    ap_predicate_op122_write_state4;
reg    ap_predicate_op124_write_state4;
reg   [0:0] tmp_4_reg_850;
reg   [0:0] tmp_4_reg_850_pp0_iter2_reg;
reg   [0:0] tmp_8_reg_866;
reg   [0:0] tmp_8_reg_866_pp0_iter2_reg;
reg   [0:0] txEngRtUpdate_init_V_reg_854;
reg   [0:0] txEngRtUpdate_init_V_reg_854_pp0_iter2_reg;
reg    ap_predicate_op129_write_state4;
reg    ap_block_state4_pp0_stage0_iter3;
reg   [0:0] tmp_reg_841_pp0_iter3_reg;
reg   [0:0] tmp_4_reg_850_pp0_iter3_reg;
reg    ap_predicate_op149_write_state5;
reg    ap_block_state5_pp0_stage0_iter4;
reg    ap_block_pp0_stage0_11001;
reg   [9:0] tx_table_not_ackd_V_address0;
reg    tx_table_not_ackd_V_ce0;
reg    tx_table_not_ackd_V_we0;
wire   [31:0] tx_table_not_ackd_V_d0;
wire   [31:0] tx_table_not_ackd_V_q0;
wire   [9:0] tx_table_not_ackd_V_address1;
reg    tx_table_not_ackd_V_ce1;
wire   [31:0] tx_table_not_ackd_V_q1;
reg   [9:0] tx_table_app_V_address0;
reg    tx_table_app_V_ce0;
reg    tx_table_app_V_we0;
wire   [15:0] tx_table_app_V_d0;
wire   [15:0] tx_table_app_V_q0;
wire   [9:0] tx_table_app_V_address1;
reg    tx_table_app_V_ce1;
reg    tx_table_app_V_we1;
wire   [15:0] tx_table_app_V_d1;
reg   [9:0] tx_table_ackd_V_address0;
reg    tx_table_ackd_V_ce0;
reg    tx_table_ackd_V_we0;
reg   [31:0] tx_table_ackd_V_d0;
wire   [31:0] tx_table_ackd_V_q0;
reg   [9:0] tx_table_cong_window_address0;
reg    tx_table_cong_window_ce0;
reg    tx_table_cong_window_we0;
wire   [15:0] tx_table_cong_window_q0;
reg   [9:0] tx_table_cong_window_address1;
reg    tx_table_cong_window_ce1;
reg    tx_table_cong_window_we1;
wire   [15:0] tx_table_cong_window_d1;
wire   [15:0] tx_table_cong_window_q1;
reg   [9:0] tx_table_slowstart_t_address0;
reg    tx_table_slowstart_t_ce0;
reg    tx_table_slowstart_t_we0;
reg   [15:0] tx_table_slowstart_t_d0;
wire   [9:0] tx_table_slowstart_t_address1;
reg    tx_table_slowstart_t_ce1;
wire   [15:0] tx_table_slowstart_t_q1;
reg   [9:0] tx_table_finReady_address0;
reg    tx_table_finReady_ce0;
reg    tx_table_finReady_we0;
wire   [0:0] tx_table_finReady_d0;
wire   [0:0] tx_table_finReady_q0;
wire   [9:0] tx_table_finReady_address1;
reg    tx_table_finReady_ce1;
reg    tx_table_finReady_we1;
reg   [9:0] tx_table_finSent_address0;
reg    tx_table_finSent_ce0;
reg    tx_table_finSent_we0;
wire   [0:0] tx_table_finSent_d0;
wire   [0:0] tx_table_finSent_q0;
wire   [9:0] tx_table_finSent_address1;
reg    tx_table_finSent_ce1;
reg    tx_table_finSent_we1;
wire   [9:0] tx_table_recv_window_address0;
reg    tx_table_recv_window_ce0;
wire   [15:0] tx_table_recv_window_q0;
wire   [9:0] tx_table_recv_window_address1;
reg    tx_table_recv_window_ce1;
reg    tx_table_recv_window_we1;
wire   [15:0] tx_table_recv_window_d1;
reg   [9:0] tx_table_count_V_address0;
reg    tx_table_count_V_ce0;
reg    tx_table_count_V_we0;
wire   [1:0] tx_table_count_V_d0;
wire   [1:0] tx_table_count_V_q0;
reg   [9:0] tx_table_fastRetrans_address0;
reg    tx_table_fastRetrans_ce0;
reg    tx_table_fastRetrans_we0;
wire   [0:0] tx_table_fastRetrans_d0;
wire   [0:0] tx_table_fastRetrans_q0;
reg    txEng2txSar_upd_req_s_10_blk_n;
wire    ap_block_pp0_stage0;
reg    txSar2txApp_ack_push_1_blk_n;
reg    txSar2txEng_upd_rsp_s_0_blk_n;
reg    txApp2txSar_push_V_blk_n;
reg    rxEng2txSar_upd_req_s_17_blk_n;
reg    txSar2rxEng_upd_rsp_s_2_blk_n;
reg   [31:0] txEngRtUpdate_not_ac_reg_845;
reg   [31:0] txEngRtUpdate_not_ac_reg_845_pp0_iter1_reg;
wire   [0:0] tmp_4_fu_550_p3;
reg   [0:0] tmp_4_reg_850_pp0_iter1_reg;
wire   [0:0] txEngRtUpdate_init_V_fu_558_p3;
reg   [0:0] txEngRtUpdate_init_V_reg_854_pp0_iter1_reg;
wire   [0:0] txEngRtUpdate_finRea_fu_566_p3;
wire   [0:0] txEngRtUpdate_finSen_fu_575_p3;
wire   [0:0] tmp_8_fu_584_p3;
reg   [0:0] tmp_8_reg_866_pp0_iter1_reg;
wire   [63:0] zext_ln544_fu_592_p1;
reg   [63:0] zext_ln544_reg_870;
reg   [63:0] zext_ln544_reg_870_pp0_iter1_reg;
wire   [31:0] trunc_ln162_fu_612_p1;
reg   [31:0] trunc_ln162_reg_906;
reg   [31:0] trunc_ln162_reg_906_pp0_iter1_reg;
reg   [31:0] trunc_ln162_reg_906_pp0_iter2_reg;
reg   [31:0] entry_not_ackd_V_reg_915;
reg   [31:0] entry_not_ackd_V_reg_915_pp0_iter2_reg;
reg   [31:0] entry_not_ackd_V_reg_915_pp0_iter3_reg;
reg   [15:0] entry_app_V_reg_920;
reg   [15:0] entry_app_V_reg_920_pp0_iter2_reg;
reg   [15:0] entry_app_V_reg_920_pp0_iter3_reg;
reg   [0:0] entry_finReady_reg_925;
reg   [0:0] entry_finReady_reg_925_pp0_iter2_reg;
reg   [0:0] entry_finReady_reg_925_pp0_iter3_reg;
reg   [0:0] entry_finSent_reg_930;
reg   [0:0] entry_finSent_reg_930_pp0_iter2_reg;
reg   [0:0] entry_finSent_reg_930_pp0_iter3_reg;
wire   [15:0] trunc_ln209_fu_636_p1;
reg   [15:0] trunc_ln209_reg_935;
reg   [15:0] trunc_ln209_reg_935_pp0_iter2_reg;
wire   [15:0] minWindow_V_1_fu_646_p3;
reg   [15:0] minWindow_V_1_reg_940;
reg   [15:0] minWindow_V_1_reg_940_pp0_iter2_reg;
reg   [15:0] minWindow_V_1_reg_940_pp0_iter3_reg;
wire   [0:0] tmp_10_fu_711_p3;
wire   [15:0] tmp_min_window_V_fu_739_p3;
reg   [15:0] tmp_min_window_V_reg_984;
wire   [31:0] trunc_ln162_1_fu_747_p1;
reg   [31:0] trunc_ln162_1_reg_989;
reg   [31:0] entry_ackd_V_reg_999;
wire   [15:0] usedLength_V_fu_787_p2;
reg   [15:0] usedLength_V_reg_1004;
reg    ap_block_pp0_stage0_subdone;
wire   [9:0] tx_table_not_ackd_V_s_gep_fu_287_p3;
wire   [9:0] tx_table_app_V_addr_2_gep_fu_295_p3;
wire   [9:0] tx_table_cong_window_1_gep_fu_303_p3;
wire   [9:0] tx_table_finReady_ad_gep_fu_326_p3;
wire   [9:0] tx_table_finSent_add_gep_fu_334_p3;
wire   [9:0] tx_table_slowstart_t_2_gep_fu_368_p3;
wire   [9:0] tx_table_cong_window_2_gep_fu_376_p3;
wire   [63:0] zext_ln544_1_fu_631_p1;
wire   [63:0] zext_ln544_2_fu_719_p1;
wire   [9:0] tx_table_cong_window_4_gep_fu_483_p3;
wire   [9:0] tx_table_count_V_add_gep_fu_491_p3;
wire   [9:0] tx_table_fastRetrans_1_gep_fu_499_p3;
wire   [9:0] tx_table_ackd_V_addr_2_gep_fu_515_p3;
reg    ap_block_pp0_stage0_01001;
wire   [48:0] tmp_5_fu_774_p4;
wire   [48:0] tmp_1_fu_792_p3;
wire   [15:0] minWindow_V_3_fu_669_p4;
wire   [15:0] minWindow_V_2_fu_680_p4;
wire   [31:0] add_ln214_fu_751_p2;
wire   [15:0] tmp_sessionID_V_fu_535_p1;
wire   [15:0] trunc_ln321_1_fu_616_p1;
wire   [0:0] icmp_ln887_fu_640_p2;
wire   [15:0] tmp_sessionID_V_1_fu_654_p1;
wire   [0:0] icmp_ln887_2_fu_733_p2;
wire   [15:0] trunc_ln214_fu_783_p1;
wire   [0:0] icmp_ln887_1_fu_800_p2;
wire   [15:0] usableWindow_V_fu_804_p2;
wire   [15:0] tmp_usableWindow_V_fu_808_p3;
wire   [113:0] tmp_3_i_fu_816_p8;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to3;
reg    ap_reset_idle_pp0;
reg    ap_block_pp0;
reg    ap_predicate_op32_store_state1;
reg    ap_enable_operation_32;
reg    ap_enable_state1_pp0_iter0_stage0;
reg    ap_predicate_op19_load_state1;
reg    ap_enable_operation_19;
reg    ap_predicate_op65_load_state2;
reg    ap_enable_operation_65;
reg    ap_enable_state2_pp0_iter1_stage0;
reg    ap_predicate_op89_load_state3;
reg    ap_enable_operation_89;
reg    ap_enable_state3_pp0_iter2_stage0;
reg    ap_predicate_op116_load_state4;
reg    ap_enable_operation_116;
reg    ap_enable_state4_pp0_iter3_stage0;
reg    ap_predicate_op36_store_state1;
reg    ap_enable_operation_36;
reg    ap_predicate_op25_load_state1;
reg    ap_enable_operation_25;
reg    ap_predicate_op68_load_state2;
reg    ap_enable_operation_68;
reg    ap_predicate_op64_store_state2;
reg    ap_enable_operation_64;
reg    ap_predicate_op38_store_state1;
reg    ap_enable_operation_38;
reg    ap_predicate_op23_load_state1;
reg    ap_enable_operation_23;
reg    ap_predicate_op67_load_state2;
reg    ap_enable_operation_67;
reg    ap_predicate_op56_store_state1;
reg    ap_enable_operation_56;
reg    ap_predicate_op91_load_state3;
reg    ap_enable_operation_91;
reg    ap_predicate_op117_load_state4;
reg    ap_enable_operation_117;
reg    ap_predicate_op102_store_state3;
reg    ap_enable_operation_102;
reg    ap_predicate_op40_store_state1;
reg    ap_enable_operation_40;
reg    ap_predicate_op54_store_state1;
reg    ap_enable_operation_54;
reg    ap_predicate_op93_load_state3;
reg    ap_enable_operation_93;
reg    ap_predicate_op118_load_state4;
reg    ap_enable_operation_118;
reg    ap_predicate_op42_store_state1;
reg    ap_enable_operation_42;
reg    ap_predicate_op27_load_state1;
reg    ap_enable_operation_27;
reg    ap_predicate_op69_load_state2;
reg    ap_enable_operation_69;
reg    ap_predicate_op48_store_state1;
reg    ap_enable_operation_48;
reg    ap_predicate_op44_store_state1;
reg    ap_enable_operation_44;
reg    ap_predicate_op29_load_state1;
reg    ap_enable_operation_29;
reg    ap_predicate_op70_load_state2;
reg    ap_enable_operation_70;
reg    ap_predicate_op51_store_state1;
reg    ap_enable_operation_51;
reg    ap_predicate_op21_load_state1;
reg    ap_enable_operation_21;
reg    ap_predicate_op66_load_state2;
reg    ap_enable_operation_66;
reg    ap_predicate_op100_store_state3;
reg    ap_enable_operation_100;
reg    ap_predicate_op98_store_state3;
reg    ap_enable_operation_98;
reg    ap_predicate_op87_load_state3;
reg    ap_enable_operation_87;
reg    ap_predicate_op115_load_state4;
reg    ap_enable_operation_115;
reg    ap_predicate_op111_load_state3;
reg    ap_enable_operation_111;
reg    ap_predicate_op125_load_state4;
reg    ap_enable_operation_125;
reg    ap_predicate_op114_store_state3;
reg    ap_enable_operation_114;
reg    ap_predicate_op104_store_state3;
reg    ap_enable_operation_104;
reg    ap_predicate_op95_load_state3;
reg    ap_enable_operation_95;
reg    ap_predicate_op119_load_state4;
reg    ap_enable_operation_119;
reg    ap_predicate_op106_store_state3;
reg    ap_enable_operation_106;
reg    ap_predicate_op97_load_state3;
reg    ap_enable_operation_97;
reg    ap_predicate_op120_load_state4;
reg    ap_enable_operation_120;
wire    ap_enable_pp0;
reg    ap_condition_436;
reg    ap_condition_498;
reg    ap_condition_901;
reg    ap_condition_297;
reg    ap_condition_484;
reg    ap_condition_910;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
end

tx_sar_table_tx_table_not_ackd_V #(
    .DataWidth( 32 ),
    .AddressRange( 1000 ),
    .AddressWidth( 10 ))
tx_table_not_ackd_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tx_table_not_ackd_V_address0),
    .ce0(tx_table_not_ackd_V_ce0),
    .we0(tx_table_not_ackd_V_we0),
    .d0(tx_table_not_ackd_V_d0),
    .q0(tx_table_not_ackd_V_q0),
    .address1(tx_table_not_ackd_V_address1),
    .ce1(tx_table_not_ackd_V_ce1),
    .q1(tx_table_not_ackd_V_q1)
);

tx_sar_table_tx_table_app_V #(
    .DataWidth( 16 ),
    .AddressRange( 1000 ),
    .AddressWidth( 10 ))
tx_table_app_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tx_table_app_V_address0),
    .ce0(tx_table_app_V_ce0),
    .we0(tx_table_app_V_we0),
    .d0(tx_table_app_V_d0),
    .q0(tx_table_app_V_q0),
    .address1(tx_table_app_V_address1),
    .ce1(tx_table_app_V_ce1),
    .we1(tx_table_app_V_we1),
    .d1(tx_table_app_V_d1)
);

reverseLookupTableIn_reverseLookupTable_t_1 #(
    .DataWidth( 32 ),
    .AddressRange( 1000 ),
    .AddressWidth( 10 ))
tx_table_ackd_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tx_table_ackd_V_address0),
    .ce0(tx_table_ackd_V_ce0),
    .we0(tx_table_ackd_V_we0),
    .d0(tx_table_ackd_V_d0),
    .q0(tx_table_ackd_V_q0)
);

tx_sar_table_tx_table_cong_window #(
    .DataWidth( 16 ),
    .AddressRange( 1000 ),
    .AddressWidth( 10 ))
tx_table_cong_window_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tx_table_cong_window_address0),
    .ce0(tx_table_cong_window_ce0),
    .we0(tx_table_cong_window_we0),
    .d0(16'd14600),
    .q0(tx_table_cong_window_q0),
    .address1(tx_table_cong_window_address1),
    .ce1(tx_table_cong_window_ce1),
    .we1(tx_table_cong_window_we1),
    .d1(tx_table_cong_window_d1),
    .q1(tx_table_cong_window_q1)
);

tx_sar_table_tx_table_slowstart_t #(
    .DataWidth( 16 ),
    .AddressRange( 1000 ),
    .AddressWidth( 10 ))
tx_table_slowstart_t_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tx_table_slowstart_t_address0),
    .ce0(tx_table_slowstart_t_ce0),
    .we0(tx_table_slowstart_t_we0),
    .d0(tx_table_slowstart_t_d0),
    .address1(tx_table_slowstart_t_address1),
    .ce1(tx_table_slowstart_t_ce1),
    .q1(tx_table_slowstart_t_q1)
);

reverseLookupTableIn_tupleValid #(
    .DataWidth( 1 ),
    .AddressRange( 1000 ),
    .AddressWidth( 10 ))
tx_table_finReady_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tx_table_finReady_address0),
    .ce0(tx_table_finReady_ce0),
    .we0(tx_table_finReady_we0),
    .d0(tx_table_finReady_d0),
    .q0(tx_table_finReady_q0),
    .address1(tx_table_finReady_address1),
    .ce1(tx_table_finReady_ce1),
    .we1(tx_table_finReady_we1),
    .d1(1'd1)
);

reverseLookupTableIn_tupleValid #(
    .DataWidth( 1 ),
    .AddressRange( 1000 ),
    .AddressWidth( 10 ))
tx_table_finSent_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tx_table_finSent_address0),
    .ce0(tx_table_finSent_ce0),
    .we0(tx_table_finSent_we0),
    .d0(tx_table_finSent_d0),
    .q0(tx_table_finSent_q0),
    .address1(tx_table_finSent_address1),
    .ce1(tx_table_finSent_ce1),
    .we1(tx_table_finSent_we1),
    .d1(1'd1)
);

tx_sar_table_tx_table_recv_window #(
    .DataWidth( 16 ),
    .AddressRange( 1000 ),
    .AddressWidth( 10 ))
tx_table_recv_window_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tx_table_recv_window_address0),
    .ce0(tx_table_recv_window_ce0),
    .q0(tx_table_recv_window_q0),
    .address1(tx_table_recv_window_address1),
    .ce1(tx_table_recv_window_ce1),
    .we1(tx_table_recv_window_we1),
    .d1(tx_table_recv_window_d1)
);

tx_sar_table_tx_table_count_V #(
    .DataWidth( 2 ),
    .AddressRange( 1000 ),
    .AddressWidth( 10 ))
tx_table_count_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tx_table_count_V_address0),
    .ce0(tx_table_count_V_ce0),
    .we0(tx_table_count_V_we0),
    .d0(tx_table_count_V_d0),
    .q0(tx_table_count_V_q0)
);

tx_sar_table_tx_table_fastRetrans #(
    .DataWidth( 1 ),
    .AddressRange( 1000 ),
    .AddressWidth( 10 ))
tx_table_fastRetrans_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tx_table_fastRetrans_address0),
    .ce0(tx_table_fastRetrans_ce0),
    .we0(tx_table_fastRetrans_we0),
    .d0(tx_table_fastRetrans_d0),
    .q0(tx_table_fastRetrans_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_4_reg_850_pp0_iter2_reg == 1'd0) & (tmp_reg_841_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        entry_ackd_V_reg_999 <= tx_table_ackd_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_4_reg_850 == 1'd0) & (tmp_reg_841 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        entry_app_V_reg_920 <= tx_table_app_V_q0;
        entry_finReady_reg_925 <= tx_table_finReady_q0;
        entry_finSent_reg_930 <= tx_table_finSent_q0;
        entry_not_ackd_V_reg_915 <= tx_table_not_ackd_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        entry_app_V_reg_920_pp0_iter2_reg <= entry_app_V_reg_920;
        entry_app_V_reg_920_pp0_iter3_reg <= entry_app_V_reg_920_pp0_iter2_reg;
        entry_finReady_reg_925_pp0_iter2_reg <= entry_finReady_reg_925;
        entry_finReady_reg_925_pp0_iter3_reg <= entry_finReady_reg_925_pp0_iter2_reg;
        entry_finSent_reg_930_pp0_iter2_reg <= entry_finSent_reg_930;
        entry_finSent_reg_930_pp0_iter3_reg <= entry_finSent_reg_930_pp0_iter2_reg;
        entry_not_ackd_V_reg_915_pp0_iter2_reg <= entry_not_ackd_V_reg_915;
        entry_not_ackd_V_reg_915_pp0_iter3_reg <= entry_not_ackd_V_reg_915_pp0_iter2_reg;
        minWindow_V_1_reg_940_pp0_iter2_reg <= minWindow_V_1_reg_940;
        minWindow_V_1_reg_940_pp0_iter3_reg <= minWindow_V_1_reg_940_pp0_iter2_reg;
        tmp_2_reg_911_pp0_iter2_reg <= tmp_2_reg_911;
        tmp_4_reg_850_pp0_iter2_reg <= tmp_4_reg_850_pp0_iter1_reg;
        tmp_4_reg_850_pp0_iter3_reg <= tmp_4_reg_850_pp0_iter2_reg;
        tmp_8_reg_866_pp0_iter2_reg <= tmp_8_reg_866_pp0_iter1_reg;
        tmp_reg_841_pp0_iter2_reg <= tmp_reg_841_pp0_iter1_reg;
        tmp_reg_841_pp0_iter3_reg <= tmp_reg_841_pp0_iter2_reg;
        trunc_ln162_reg_906_pp0_iter2_reg <= trunc_ln162_reg_906_pp0_iter1_reg;
        trunc_ln209_reg_935_pp0_iter2_reg <= trunc_ln209_reg_935;
        txEngRtUpdate_init_V_reg_854_pp0_iter2_reg <= txEngRtUpdate_init_V_reg_854_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_4_reg_850 == 1'd0) & (tmp_reg_841 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        minWindow_V_1_reg_940 <= minWindow_V_1_fu_646_p3;
        trunc_ln209_reg_935 <= trunc_ln209_fu_636_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_2_reg_911 == 1'd0) & (tmp_reg_841_pp0_iter1_reg == 1'd0) & (tmp_3_nbreadreq_fu_174_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_10_reg_950 <= rxEng2txSar_upd_req_s_17_dout[32'd83];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_841 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_2_reg_911 <= tmp_2_nbreadreq_fu_160_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_2_reg_911 == 1'd0) & (tmp_reg_841_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_3_reg_946 <= tmp_3_nbreadreq_fu_174_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_nbreadreq_fu_146_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_4_reg_850 <= txEng2txSar_upd_req_s_10_dout[32'd48];
        tmp_8_reg_866 <= txEng2txSar_upd_req_s_10_dout[32'd52];
        txEngRtUpdate_init_V_reg_854 <= txEng2txSar_upd_req_s_10_dout[32'd49];
        txEngRtUpdate_not_ac_reg_845 <= {{txEng2txSar_upd_req_s_10_dout[47:16]}};
        zext_ln544_reg_870[15 : 0] <= zext_ln544_fu_592_p1[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_4_reg_850_pp0_iter1_reg <= tmp_4_reg_850;
        tmp_8_reg_866_pp0_iter1_reg <= tmp_8_reg_866;
        tmp_reg_841 <= tmp_nbreadreq_fu_146_p3;
        tmp_reg_841_pp0_iter1_reg <= tmp_reg_841;
        trunc_ln162_reg_906_pp0_iter1_reg <= trunc_ln162_reg_906;
        txEngRtUpdate_init_V_reg_854_pp0_iter1_reg <= txEngRtUpdate_init_V_reg_854;
        txEngRtUpdate_not_ac_reg_845_pp0_iter1_reg <= txEngRtUpdate_not_ac_reg_845;
        zext_ln544_reg_870_pp0_iter1_reg[15 : 0] <= zext_ln544_reg_870[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_2_reg_911 == 1'd0) & (tmp_reg_841_pp0_iter1_reg == 1'd0) & (tmp_3_nbreadreq_fu_174_p3 == 1'd1) & (tmp_10_fu_711_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_min_window_V_reg_984 <= tmp_min_window_V_fu_739_p3;
        trunc_ln162_1_reg_989 <= trunc_ln162_1_fu_747_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_8_fu_584_p3 == 1'd0) & (txEngRtUpdate_init_V_fu_558_p3 == 1'd1) & (tmp_4_fu_550_p3 == 1'd1) & (tmp_nbreadreq_fu_146_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        trunc_ln162_reg_906 <= trunc_ln162_fu_612_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_4_reg_850_pp0_iter2_reg == 1'd0) & (tmp_reg_841_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        usedLength_V_reg_1004 <= usedLength_V_fu_787_p2;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to3 = 1'b1;
    end else begin
        ap_idle_pp0_0to3 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to3 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op76_read_state3 == 1'b1))) begin
        rxEng2txSar_upd_req_s_17_blk_n = rxEng2txSar_upd_req_s_17_empty_n;
    end else begin
        rxEng2txSar_upd_req_s_17_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op76_read_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rxEng2txSar_upd_req_s_17_read = 1'b1;
    end else begin
        rxEng2txSar_upd_req_s_17_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op59_read_state2 == 1'b1))) begin
        txApp2txSar_push_V_blk_n = txApp2txSar_push_V_empty_n;
    end else begin
        txApp2txSar_push_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op59_read_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        txApp2txSar_push_V_read = 1'b1;
    end else begin
        txApp2txSar_push_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (tmp_nbreadreq_fu_146_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        txEng2txSar_upd_req_s_10_blk_n = txEng2txSar_upd_req_s_10_empty_n;
    end else begin
        txEng2txSar_upd_req_s_10_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((tmp_nbreadreq_fu_146_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        txEng2txSar_upd_req_s_10_read = 1'b1;
    end else begin
        txEng2txSar_upd_req_s_10_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op122_write_state4 == 1'b1))) begin
        txSar2rxEng_upd_rsp_s_2_blk_n = txSar2rxEng_upd_rsp_s_2_full_n;
    end else begin
        txSar2rxEng_upd_rsp_s_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op122_write_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        txSar2rxEng_upd_rsp_s_2_write = 1'b1;
    end else begin
        txSar2rxEng_upd_rsp_s_2_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op129_write_state4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op124_write_state4 == 1'b1)))) begin
        txSar2txApp_ack_push_1_blk_n = txSar2txApp_ack_push_1_full_n;
    end else begin
        txSar2txApp_ack_push_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        if ((ap_predicate_op129_write_state4 == 1'b1)) begin
            txSar2txApp_ack_push_1_din = tmp_1_fu_792_p3;
        end else if ((ap_predicate_op124_write_state4 == 1'b1)) begin
            txSar2txApp_ack_push_1_din = tmp_5_fu_774_p4;
        end else begin
            txSar2txApp_ack_push_1_din = 'bx;
        end
    end else begin
        txSar2txApp_ack_push_1_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op129_write_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op124_write_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        txSar2txApp_ack_push_1_write = 1'b1;
    end else begin
        txSar2txApp_ack_push_1_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_op149_write_state5 == 1'b1))) begin
        txSar2txEng_upd_rsp_s_0_blk_n = txSar2txEng_upd_rsp_s_0_full_n;
    end else begin
        txSar2txEng_upd_rsp_s_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_op149_write_state5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        txSar2txEng_upd_rsp_s_0_write = 1'b1;
    end else begin
        txSar2txEng_upd_rsp_s_0_write = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_8_reg_866_pp0_iter1_reg == 1'd0) & (tmp_reg_841_pp0_iter1_reg == 1'd1) & (txEngRtUpdate_init_V_reg_854_pp0_iter1_reg == 1'd1) & (tmp_4_reg_850_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        tx_table_ackd_V_address0 = tx_table_ackd_V_addr_2_gep_fu_515_p3;
    end else if (((tmp_4_reg_850_pp0_iter1_reg == 1'd0) & (tmp_reg_841_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        tx_table_ackd_V_address0 = zext_ln544_reg_870_pp0_iter1_reg;
    end else if ((((tmp_2_reg_911 == 1'd0) & (tmp_reg_841_pp0_iter1_reg == 1'd0) & (tmp_3_nbreadreq_fu_174_p3 == 1'd1) & (tmp_10_fu_711_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((tmp_2_reg_911 == 1'd0) & (tmp_reg_841_pp0_iter1_reg == 1'd0) & (tmp_10_fu_711_p3 == 1'd0) & (tmp_3_nbreadreq_fu_174_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        tx_table_ackd_V_address0 = zext_ln544_2_fu_719_p1;
    end else begin
        tx_table_ackd_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_8_reg_866_pp0_iter1_reg == 1'd0) & (tmp_reg_841_pp0_iter1_reg == 1'd1) & (txEngRtUpdate_init_V_reg_854_pp0_iter1_reg == 1'd1) & (tmp_4_reg_850_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_4_reg_850_pp0_iter1_reg == 1'd0) & (tmp_reg_841_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_2_reg_911 == 1'd0) & (tmp_reg_841_pp0_iter1_reg == 1'd0) & (tmp_3_nbreadreq_fu_174_p3 == 1'd1) & (tmp_10_fu_711_p3 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_2_reg_911 == 1'd0) & (tmp_reg_841_pp0_iter1_reg == 1'd0) & (tmp_10_fu_711_p3 == 1'd0) & (tmp_3_nbreadreq_fu_174_p3 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tx_table_ackd_V_ce0 = 1'b1;
    end else begin
        tx_table_ackd_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((1'b1 == ap_condition_498)) begin
            tx_table_ackd_V_d0 = add_ln214_fu_751_p2;
        end else if ((1'b1 == ap_condition_436)) begin
            tx_table_ackd_V_d0 = {{rxEng2txSar_upd_req_s_17_dout[47:16]}};
        end else begin
            tx_table_ackd_V_d0 = 'bx;
        end
    end else begin
        tx_table_ackd_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_8_reg_866_pp0_iter1_reg == 1'd0) & (tmp_reg_841_pp0_iter1_reg == 1'd1) & (txEngRtUpdate_init_V_reg_854_pp0_iter1_reg == 1'd1) & (tmp_4_reg_850_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_2_reg_911 == 1'd0) & (tmp_reg_841_pp0_iter1_reg == 1'd0) & (tmp_3_nbreadreq_fu_174_p3 == 1'd1) & (tmp_10_fu_711_p3 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tx_table_ackd_V_we0 = 1'b1;
    end else begin
        tx_table_ackd_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_297)) begin
        if ((1'b1 == ap_condition_901)) begin
            tx_table_app_V_address0 = tx_table_app_V_addr_2_gep_fu_295_p3;
        end else if ((tmp_4_fu_550_p3 == 1'd0)) begin
            tx_table_app_V_address0 = zext_ln544_fu_592_p1;
        end else begin
            tx_table_app_V_address0 = 'bx;
        end
    end else begin
        tx_table_app_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_8_fu_584_p3 == 1'd0) & (txEngRtUpdate_init_V_fu_558_p3 == 1'd1) & (tmp_4_fu_550_p3 == 1'd1) & (tmp_nbreadreq_fu_146_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_4_fu_550_p3 == 1'd0) & (tmp_nbreadreq_fu_146_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tx_table_app_V_ce0 = 1'b1;
    end else begin
        tx_table_app_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tx_table_app_V_ce1 = 1'b1;
    end else begin
        tx_table_app_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_8_fu_584_p3 == 1'd0) & (txEngRtUpdate_init_V_fu_558_p3 == 1'd1) & (tmp_4_fu_550_p3 == 1'd1) & (tmp_nbreadreq_fu_146_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tx_table_app_V_we0 = 1'b1;
    end else begin
        tx_table_app_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_841 == 1'd0) & (tmp_2_nbreadreq_fu_160_p3 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tx_table_app_V_we1 = 1'b1;
    end else begin
        tx_table_app_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_297)) begin
        if (((tmp_8_fu_584_p3 == 1'd1) & (tmp_4_fu_550_p3 == 1'd1))) begin
            tx_table_cong_window_address0 = tx_table_cong_window_2_gep_fu_376_p3;
        end else if ((1'b1 == ap_condition_901)) begin
            tx_table_cong_window_address0 = tx_table_cong_window_1_gep_fu_303_p3;
        end else if ((tmp_4_fu_550_p3 == 1'd0)) begin
            tx_table_cong_window_address0 = zext_ln544_fu_592_p1;
        end else begin
            tx_table_cong_window_address0 = 'bx;
        end
    end else begin
        tx_table_cong_window_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_484)) begin
        if ((tmp_10_fu_711_p3 == 1'd1)) begin
            tx_table_cong_window_address1 = tx_table_cong_window_4_gep_fu_483_p3;
        end else if ((tmp_10_fu_711_p3 == 1'd0)) begin
            tx_table_cong_window_address1 = zext_ln544_2_fu_719_p1;
        end else begin
            tx_table_cong_window_address1 = 'bx;
        end
    end else begin
        tx_table_cong_window_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_8_fu_584_p3 == 1'd1) & (tmp_4_fu_550_p3 == 1'd1) & (tmp_nbreadreq_fu_146_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_8_fu_584_p3 == 1'd0) & (txEngRtUpdate_init_V_fu_558_p3 == 1'd1) & (tmp_4_fu_550_p3 == 1'd1) & (tmp_nbreadreq_fu_146_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_4_fu_550_p3 == 1'd0) & (tmp_nbreadreq_fu_146_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tx_table_cong_window_ce0 = 1'b1;
    end else begin
        tx_table_cong_window_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_2_reg_911 == 1'd0) & (tmp_reg_841_pp0_iter1_reg == 1'd0) & (tmp_3_nbreadreq_fu_174_p3 == 1'd1) & (tmp_10_fu_711_p3 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_2_reg_911 == 1'd0) & (tmp_reg_841_pp0_iter1_reg == 1'd0) & (tmp_10_fu_711_p3 == 1'd0) & (tmp_3_nbreadreq_fu_174_p3 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tx_table_cong_window_ce1 = 1'b1;
    end else begin
        tx_table_cong_window_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_8_fu_584_p3 == 1'd1) & (tmp_4_fu_550_p3 == 1'd1) & (tmp_nbreadreq_fu_146_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_8_fu_584_p3 == 1'd0) & (txEngRtUpdate_init_V_fu_558_p3 == 1'd1) & (tmp_4_fu_550_p3 == 1'd1) & (tmp_nbreadreq_fu_146_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tx_table_cong_window_we0 = 1'b1;
    end else begin
        tx_table_cong_window_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_2_reg_911 == 1'd0) & (tmp_reg_841_pp0_iter1_reg == 1'd0) & (tmp_3_nbreadreq_fu_174_p3 == 1'd1) & (tmp_10_fu_711_p3 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tx_table_cong_window_we1 = 1'b1;
    end else begin
        tx_table_cong_window_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_484)) begin
        if ((tmp_10_fu_711_p3 == 1'd1)) begin
            tx_table_count_V_address0 = tx_table_count_V_add_gep_fu_491_p3;
        end else if ((tmp_10_fu_711_p3 == 1'd0)) begin
            tx_table_count_V_address0 = zext_ln544_2_fu_719_p1;
        end else begin
            tx_table_count_V_address0 = 'bx;
        end
    end else begin
        tx_table_count_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_2_reg_911 == 1'd0) & (tmp_reg_841_pp0_iter1_reg == 1'd0) & (tmp_3_nbreadreq_fu_174_p3 == 1'd1) & (tmp_10_fu_711_p3 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_2_reg_911 == 1'd0) & (tmp_reg_841_pp0_iter1_reg == 1'd0) & (tmp_10_fu_711_p3 == 1'd0) & (tmp_3_nbreadreq_fu_174_p3 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tx_table_count_V_ce0 = 1'b1;
    end else begin
        tx_table_count_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_2_reg_911 == 1'd0) & (tmp_reg_841_pp0_iter1_reg == 1'd0) & (tmp_3_nbreadreq_fu_174_p3 == 1'd1) & (tmp_10_fu_711_p3 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tx_table_count_V_we0 = 1'b1;
    end else begin
        tx_table_count_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_484)) begin
        if ((tmp_10_fu_711_p3 == 1'd1)) begin
            tx_table_fastRetrans_address0 = tx_table_fastRetrans_1_gep_fu_499_p3;
        end else if ((tmp_10_fu_711_p3 == 1'd0)) begin
            tx_table_fastRetrans_address0 = zext_ln544_2_fu_719_p1;
        end else begin
            tx_table_fastRetrans_address0 = 'bx;
        end
    end else begin
        tx_table_fastRetrans_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_2_reg_911 == 1'd0) & (tmp_reg_841_pp0_iter1_reg == 1'd0) & (tmp_3_nbreadreq_fu_174_p3 == 1'd1) & (tmp_10_fu_711_p3 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_2_reg_911 == 1'd0) & (tmp_reg_841_pp0_iter1_reg == 1'd0) & (tmp_10_fu_711_p3 == 1'd0) & (tmp_3_nbreadreq_fu_174_p3 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tx_table_fastRetrans_ce0 = 1'b1;
    end else begin
        tx_table_fastRetrans_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_2_reg_911 == 1'd0) & (tmp_reg_841_pp0_iter1_reg == 1'd0) & (tmp_3_nbreadreq_fu_174_p3 == 1'd1) & (tmp_10_fu_711_p3 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tx_table_fastRetrans_we0 = 1'b1;
    end else begin
        tx_table_fastRetrans_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_297)) begin
        if ((1'b1 == ap_condition_901)) begin
            tx_table_finReady_address0 = tx_table_finReady_ad_gep_fu_326_p3;
        end else if ((tmp_4_fu_550_p3 == 1'd0)) begin
            tx_table_finReady_address0 = zext_ln544_fu_592_p1;
        end else begin
            tx_table_finReady_address0 = 'bx;
        end
    end else begin
        tx_table_finReady_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_8_fu_584_p3 == 1'd0) & (txEngRtUpdate_init_V_fu_558_p3 == 1'd1) & (tmp_4_fu_550_p3 == 1'd1) & (tmp_nbreadreq_fu_146_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_4_fu_550_p3 == 1'd0) & (tmp_nbreadreq_fu_146_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tx_table_finReady_ce0 = 1'b1;
    end else begin
        tx_table_finReady_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tx_table_finReady_ce1 = 1'b1;
    end else begin
        tx_table_finReady_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_8_fu_584_p3 == 1'd0) & (txEngRtUpdate_init_V_fu_558_p3 == 1'd1) & (tmp_4_fu_550_p3 == 1'd1) & (tmp_nbreadreq_fu_146_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tx_table_finReady_we0 = 1'b1;
    end else begin
        tx_table_finReady_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_8_fu_584_p3 == 1'd0) & (txEngRtUpdate_finRea_fu_566_p3 == 1'd1) & (tmp_4_fu_550_p3 == 1'd1) & (tmp_nbreadreq_fu_146_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tx_table_finReady_we1 = 1'b1;
    end else begin
        tx_table_finReady_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_297)) begin
        if ((1'b1 == ap_condition_901)) begin
            tx_table_finSent_address0 = tx_table_finSent_add_gep_fu_334_p3;
        end else if ((tmp_4_fu_550_p3 == 1'd0)) begin
            tx_table_finSent_address0 = zext_ln544_fu_592_p1;
        end else begin
            tx_table_finSent_address0 = 'bx;
        end
    end else begin
        tx_table_finSent_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_8_fu_584_p3 == 1'd0) & (txEngRtUpdate_init_V_fu_558_p3 == 1'd1) & (tmp_4_fu_550_p3 == 1'd1) & (tmp_nbreadreq_fu_146_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_4_fu_550_p3 == 1'd0) & (tmp_nbreadreq_fu_146_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tx_table_finSent_ce0 = 1'b1;
    end else begin
        tx_table_finSent_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tx_table_finSent_ce1 = 1'b1;
    end else begin
        tx_table_finSent_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_8_fu_584_p3 == 1'd0) & (txEngRtUpdate_init_V_fu_558_p3 == 1'd1) & (tmp_4_fu_550_p3 == 1'd1) & (tmp_nbreadreq_fu_146_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tx_table_finSent_we0 = 1'b1;
    end else begin
        tx_table_finSent_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_8_fu_584_p3 == 1'd0) & (txEngRtUpdate_finSen_fu_575_p3 == 1'd1) & (tmp_4_fu_550_p3 == 1'd1) & (tmp_nbreadreq_fu_146_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tx_table_finSent_we1 = 1'b1;
    end else begin
        tx_table_finSent_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_297)) begin
        if (((tmp_8_fu_584_p3 == 1'd0) & (tmp_4_fu_550_p3 == 1'd1))) begin
            tx_table_not_ackd_V_address0 = tx_table_not_ackd_V_s_gep_fu_287_p3;
        end else if ((tmp_4_fu_550_p3 == 1'd0)) begin
            tx_table_not_ackd_V_address0 = zext_ln544_fu_592_p1;
        end else begin
            tx_table_not_ackd_V_address0 = 'bx;
        end
    end else begin
        tx_table_not_ackd_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_8_fu_584_p3 == 1'd0) & (tmp_4_fu_550_p3 == 1'd1) & (tmp_nbreadreq_fu_146_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_4_fu_550_p3 == 1'd0) & (tmp_nbreadreq_fu_146_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tx_table_not_ackd_V_ce0 = 1'b1;
    end else begin
        tx_table_not_ackd_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tx_table_not_ackd_V_ce1 = 1'b1;
    end else begin
        tx_table_not_ackd_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_8_fu_584_p3 == 1'd0) & (tmp_4_fu_550_p3 == 1'd1) & (tmp_nbreadreq_fu_146_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tx_table_not_ackd_V_we0 = 1'b1;
    end else begin
        tx_table_not_ackd_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tx_table_recv_window_ce0 = 1'b1;
    end else begin
        tx_table_recv_window_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tx_table_recv_window_ce1 = 1'b1;
    end else begin
        tx_table_recv_window_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_2_reg_911 == 1'd0) & (tmp_reg_841_pp0_iter1_reg == 1'd0) & (tmp_3_nbreadreq_fu_174_p3 == 1'd1) & (tmp_10_fu_711_p3 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tx_table_recv_window_we1 = 1'b1;
    end else begin
        tx_table_recv_window_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_910)) begin
        if ((tmp_8_fu_584_p3 == 1'd1)) begin
            tx_table_slowstart_t_address0 = tx_table_slowstart_t_2_gep_fu_368_p3;
        end else if (((tmp_8_fu_584_p3 == 1'd0) & (txEngRtUpdate_init_V_fu_558_p3 == 1'd1))) begin
            tx_table_slowstart_t_address0 = zext_ln544_fu_592_p1;
        end else begin
            tx_table_slowstart_t_address0 = 'bx;
        end
    end else begin
        tx_table_slowstart_t_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_8_fu_584_p3 == 1'd1) & (tmp_4_fu_550_p3 == 1'd1) & (tmp_nbreadreq_fu_146_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_8_fu_584_p3 == 1'd0) & (txEngRtUpdate_init_V_fu_558_p3 == 1'd1) & (tmp_4_fu_550_p3 == 1'd1) & (tmp_nbreadreq_fu_146_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tx_table_slowstart_t_ce0 = 1'b1;
    end else begin
        tx_table_slowstart_t_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tx_table_slowstart_t_ce1 = 1'b1;
    end else begin
        tx_table_slowstart_t_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_910)) begin
        if ((tmp_8_fu_584_p3 == 1'd1)) begin
            tx_table_slowstart_t_d0 = {{txEng2txSar_upd_req_s_10_dout[31:16]}};
        end else if (((tmp_8_fu_584_p3 == 1'd0) & (txEngRtUpdate_init_V_fu_558_p3 == 1'd1))) begin
            tx_table_slowstart_t_d0 = 16'd65535;
        end else begin
            tx_table_slowstart_t_d0 = 'bx;
        end
    end else begin
        tx_table_slowstart_t_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_8_fu_584_p3 == 1'd1) & (tmp_4_fu_550_p3 == 1'd1) & (tmp_nbreadreq_fu_146_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_8_fu_584_p3 == 1'd0) & (txEngRtUpdate_init_V_fu_558_p3 == 1'd1) & (tmp_4_fu_550_p3 == 1'd1) & (tmp_nbreadreq_fu_146_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tx_table_slowstart_t_we0 = 1'b1;
    end else begin
        tx_table_slowstart_t_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln214_fu_751_p2 = ($signed(32'd4294967295) + $signed(txEngRtUpdate_not_ac_reg_845_pp0_iter1_reg));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_pp0 = ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((rxEng2txSar_upd_req_s_17_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op76_read_state3 == 1'b1)) | ((txApp2txSar_push_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op59_read_state2 == 1'b1)) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((tmp_nbreadreq_fu_146_p3 == 1'd1) & (txEng2txSar_upd_req_s_10_empty_n == 1'b0)))) | ((txSar2txEng_upd_rsp_s_0_full_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_op149_write_state5 == 1'b1)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (((txSar2rxEng_upd_rsp_s_2_full_n == 1'b0) & (ap_predicate_op122_write_state4 == 1'b1)) | ((txSar2txApp_ack_push_1_full_n == 1'b0) & (ap_predicate_op129_write_state4 == 1'b1)) | ((txSar2txApp_ack_push_1_full_n == 1'b0) & (ap_predicate_op124_write_state4 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((rxEng2txSar_upd_req_s_17_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op76_read_state3 == 1'b1)) | ((txApp2txSar_push_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op59_read_state2 == 1'b1)) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((tmp_nbreadreq_fu_146_p3 == 1'd1) & (txEng2txSar_upd_req_s_10_empty_n == 1'b0)))) | ((txSar2txEng_upd_rsp_s_0_full_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_op149_write_state5 == 1'b1)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (((txSar2rxEng_upd_rsp_s_2_full_n == 1'b0) & (ap_predicate_op122_write_state4 == 1'b1)) | ((txSar2txApp_ack_push_1_full_n == 1'b0) & (ap_predicate_op129_write_state4 == 1'b1)) | ((txSar2txApp_ack_push_1_full_n == 1'b0) & (ap_predicate_op124_write_state4 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((rxEng2txSar_upd_req_s_17_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op76_read_state3 == 1'b1)) | ((txApp2txSar_push_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op59_read_state2 == 1'b1)) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((tmp_nbreadreq_fu_146_p3 == 1'd1) & (txEng2txSar_upd_req_s_10_empty_n == 1'b0)))) | ((txSar2txEng_upd_rsp_s_0_full_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_op149_write_state5 == 1'b1)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (((txSar2rxEng_upd_rsp_s_2_full_n == 1'b0) & (ap_predicate_op122_write_state4 == 1'b1)) | ((txSar2txApp_ack_push_1_full_n == 1'b0) & (ap_predicate_op129_write_state4 == 1'b1)) | ((txSar2txApp_ack_push_1_full_n == 1'b0) & (ap_predicate_op124_write_state4 == 1'b1)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((tmp_nbreadreq_fu_146_p3 == 1'd1) & (txEng2txSar_upd_req_s_10_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((txApp2txSar_push_V_empty_n == 1'b0) & (ap_predicate_op59_read_state2 == 1'b1));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((rxEng2txSar_upd_req_s_17_empty_n == 1'b0) & (ap_predicate_op76_read_state3 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter3 = (((txSar2rxEng_upd_rsp_s_2_full_n == 1'b0) & (ap_predicate_op122_write_state4 == 1'b1)) | ((txSar2txApp_ack_push_1_full_n == 1'b0) & (ap_predicate_op129_write_state4 == 1'b1)) | ((txSar2txApp_ack_push_1_full_n == 1'b0) & (ap_predicate_op124_write_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_state5_pp0_stage0_iter4 = ((txSar2txEng_upd_rsp_s_0_full_n == 1'b0) & (ap_predicate_op149_write_state5 == 1'b1));
end

always @ (*) begin
    ap_condition_297 = ((tmp_nbreadreq_fu_146_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_436 = ((tmp_2_reg_911 == 1'd0) & (tmp_reg_841_pp0_iter1_reg == 1'd0) & (tmp_3_nbreadreq_fu_174_p3 == 1'd1) & (tmp_10_fu_711_p3 == 1'd1));
end

always @ (*) begin
    ap_condition_484 = ((tmp_2_reg_911 == 1'd0) & (tmp_reg_841_pp0_iter1_reg == 1'd0) & (tmp_3_nbreadreq_fu_174_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_498 = ((tmp_8_reg_866_pp0_iter1_reg == 1'd0) & (tmp_reg_841_pp0_iter1_reg == 1'd1) & (txEngRtUpdate_init_V_reg_854_pp0_iter1_reg == 1'd1) & (tmp_4_reg_850_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_condition_901 = ((tmp_8_fu_584_p3 == 1'd0) & (txEngRtUpdate_init_V_fu_558_p3 == 1'd1) & (tmp_4_fu_550_p3 == 1'd1));
end

always @ (*) begin
    ap_condition_910 = ((tmp_4_fu_550_p3 == 1'd1) & (tmp_nbreadreq_fu_146_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_operation_100 = (ap_predicate_op100_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_102 = (ap_predicate_op102_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_104 = (ap_predicate_op104_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_106 = (ap_predicate_op106_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_111 = (ap_predicate_op111_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_114 = (ap_predicate_op114_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_115 = (ap_predicate_op115_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_116 = (ap_predicate_op116_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_117 = (ap_predicate_op117_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_118 = (ap_predicate_op118_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_119 = (ap_predicate_op119_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_120 = (ap_predicate_op120_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_125 = (ap_predicate_op125_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_19 = (ap_predicate_op19_load_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_21 = (ap_predicate_op21_load_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_23 = (ap_predicate_op23_load_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_25 = (ap_predicate_op25_load_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_27 = (ap_predicate_op27_load_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_29 = (ap_predicate_op29_load_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_32 = (ap_predicate_op32_store_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_36 = (ap_predicate_op36_store_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_38 = (ap_predicate_op38_store_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_40 = (ap_predicate_op40_store_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_42 = (ap_predicate_op42_store_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_44 = (ap_predicate_op44_store_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_48 = (ap_predicate_op48_store_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_51 = (ap_predicate_op51_store_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_54 = (ap_predicate_op54_store_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_56 = (ap_predicate_op56_store_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_64 = (ap_predicate_op64_store_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_65 = (ap_predicate_op65_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_66 = (ap_predicate_op66_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_67 = (ap_predicate_op67_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_68 = (ap_predicate_op68_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_69 = (ap_predicate_op69_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_70 = (ap_predicate_op70_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_87 = (ap_predicate_op87_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_89 = (ap_predicate_op89_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_91 = (ap_predicate_op91_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_93 = (ap_predicate_op93_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_95 = (ap_predicate_op95_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_97 = (ap_predicate_op97_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_98 = (ap_predicate_op98_store_state3 == 1'b1);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

always @ (*) begin
    ap_enable_state1_pp0_iter0_stage0 = ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state2_pp0_iter1_stage0 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state3_pp0_iter2_stage0 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state4_pp0_iter3_stage0 = ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_predicate_op100_store_state3 = ((tmp_2_reg_911 == 1'd0) & (tmp_reg_841_pp0_iter1_reg == 1'd0) & (tmp_3_nbreadreq_fu_174_p3 == 1'd1) & (tmp_10_fu_711_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op102_store_state3 = ((tmp_2_reg_911 == 1'd0) & (tmp_reg_841_pp0_iter1_reg == 1'd0) & (tmp_3_nbreadreq_fu_174_p3 == 1'd1) & (tmp_10_fu_711_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op104_store_state3 = ((tmp_2_reg_911 == 1'd0) & (tmp_reg_841_pp0_iter1_reg == 1'd0) & (tmp_3_nbreadreq_fu_174_p3 == 1'd1) & (tmp_10_fu_711_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op106_store_state3 = ((tmp_2_reg_911 == 1'd0) & (tmp_reg_841_pp0_iter1_reg == 1'd0) & (tmp_3_nbreadreq_fu_174_p3 == 1'd1) & (tmp_10_fu_711_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op111_load_state3 = ((tmp_4_reg_850_pp0_iter1_reg == 1'd0) & (tmp_reg_841_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op114_store_state3 = ((tmp_8_reg_866_pp0_iter1_reg == 1'd0) & (tmp_reg_841_pp0_iter1_reg == 1'd1) & (txEngRtUpdate_init_V_reg_854_pp0_iter1_reg == 1'd1) & (tmp_4_reg_850_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op115_load_state4 = ((tmp_reg_841_pp0_iter2_reg == 1'd0) & (tmp_10_reg_950 == 1'd0) & (tmp_2_reg_911_pp0_iter2_reg == 1'd0) & (tmp_3_reg_946 == 1'd1));
end

always @ (*) begin
    ap_predicate_op116_load_state4 = ((tmp_reg_841_pp0_iter2_reg == 1'd0) & (tmp_10_reg_950 == 1'd0) & (tmp_2_reg_911_pp0_iter2_reg == 1'd0) & (tmp_3_reg_946 == 1'd1));
end

always @ (*) begin
    ap_predicate_op117_load_state4 = ((tmp_reg_841_pp0_iter2_reg == 1'd0) & (tmp_10_reg_950 == 1'd0) & (tmp_2_reg_911_pp0_iter2_reg == 1'd0) & (tmp_3_reg_946 == 1'd1));
end

always @ (*) begin
    ap_predicate_op118_load_state4 = ((tmp_reg_841_pp0_iter2_reg == 1'd0) & (tmp_10_reg_950 == 1'd0) & (tmp_2_reg_911_pp0_iter2_reg == 1'd0) & (tmp_3_reg_946 == 1'd1));
end

always @ (*) begin
    ap_predicate_op119_load_state4 = ((tmp_reg_841_pp0_iter2_reg == 1'd0) & (tmp_10_reg_950 == 1'd0) & (tmp_2_reg_911_pp0_iter2_reg == 1'd0) & (tmp_3_reg_946 == 1'd1));
end

always @ (*) begin
    ap_predicate_op120_load_state4 = ((tmp_reg_841_pp0_iter2_reg == 1'd0) & (tmp_10_reg_950 == 1'd0) & (tmp_2_reg_911_pp0_iter2_reg == 1'd0) & (tmp_3_reg_946 == 1'd1));
end

always @ (*) begin
    ap_predicate_op122_write_state4 = ((tmp_reg_841_pp0_iter2_reg == 1'd0) & (tmp_10_reg_950 == 1'd0) & (tmp_2_reg_911_pp0_iter2_reg == 1'd0) & (tmp_3_reg_946 == 1'd1));
end

always @ (*) begin
    ap_predicate_op124_write_state4 = ((tmp_reg_841_pp0_iter2_reg == 1'd0) & (tmp_2_reg_911_pp0_iter2_reg == 1'd0) & (tmp_10_reg_950 == 1'd1) & (tmp_3_reg_946 == 1'd1));
end

always @ (*) begin
    ap_predicate_op125_load_state4 = ((tmp_4_reg_850_pp0_iter2_reg == 1'd0) & (tmp_reg_841_pp0_iter2_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op129_write_state4 = ((tmp_8_reg_866_pp0_iter2_reg == 1'd0) & (tmp_reg_841_pp0_iter2_reg == 1'd1) & (txEngRtUpdate_init_V_reg_854_pp0_iter2_reg == 1'd1) & (tmp_4_reg_850_pp0_iter2_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op149_write_state5 = ((tmp_4_reg_850_pp0_iter3_reg == 1'd0) & (tmp_reg_841_pp0_iter3_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op19_load_state1 = ((tmp_4_fu_550_p3 == 1'd0) & (tmp_nbreadreq_fu_146_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op21_load_state1 = ((tmp_4_fu_550_p3 == 1'd0) & (tmp_nbreadreq_fu_146_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op23_load_state1 = ((tmp_4_fu_550_p3 == 1'd0) & (tmp_nbreadreq_fu_146_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op25_load_state1 = ((tmp_4_fu_550_p3 == 1'd0) & (tmp_nbreadreq_fu_146_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op27_load_state1 = ((tmp_4_fu_550_p3 == 1'd0) & (tmp_nbreadreq_fu_146_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op29_load_state1 = ((tmp_4_fu_550_p3 == 1'd0) & (tmp_nbreadreq_fu_146_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op32_store_state1 = ((tmp_8_fu_584_p3 == 1'd0) & (tmp_4_fu_550_p3 == 1'd1) & (tmp_nbreadreq_fu_146_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op36_store_state1 = ((tmp_8_fu_584_p3 == 1'd0) & (txEngRtUpdate_init_V_fu_558_p3 == 1'd1) & (tmp_4_fu_550_p3 == 1'd1) & (tmp_nbreadreq_fu_146_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op38_store_state1 = ((tmp_8_fu_584_p3 == 1'd0) & (txEngRtUpdate_init_V_fu_558_p3 == 1'd1) & (tmp_4_fu_550_p3 == 1'd1) & (tmp_nbreadreq_fu_146_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op40_store_state1 = ((tmp_8_fu_584_p3 == 1'd0) & (txEngRtUpdate_init_V_fu_558_p3 == 1'd1) & (tmp_4_fu_550_p3 == 1'd1) & (tmp_nbreadreq_fu_146_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op42_store_state1 = ((tmp_8_fu_584_p3 == 1'd0) & (txEngRtUpdate_init_V_fu_558_p3 == 1'd1) & (tmp_4_fu_550_p3 == 1'd1) & (tmp_nbreadreq_fu_146_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op44_store_state1 = ((tmp_8_fu_584_p3 == 1'd0) & (txEngRtUpdate_init_V_fu_558_p3 == 1'd1) & (tmp_4_fu_550_p3 == 1'd1) & (tmp_nbreadreq_fu_146_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op48_store_state1 = ((tmp_8_fu_584_p3 == 1'd0) & (txEngRtUpdate_finRea_fu_566_p3 == 1'd1) & (tmp_4_fu_550_p3 == 1'd1) & (tmp_nbreadreq_fu_146_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op51_store_state1 = ((tmp_8_fu_584_p3 == 1'd0) & (txEngRtUpdate_finSen_fu_575_p3 == 1'd1) & (tmp_4_fu_550_p3 == 1'd1) & (tmp_nbreadreq_fu_146_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op54_store_state1 = ((tmp_8_fu_584_p3 == 1'd1) & (tmp_4_fu_550_p3 == 1'd1) & (tmp_nbreadreq_fu_146_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op56_store_state1 = ((tmp_8_fu_584_p3 == 1'd1) & (tmp_4_fu_550_p3 == 1'd1) & (tmp_nbreadreq_fu_146_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op59_read_state2 = ((tmp_reg_841 == 1'd0) & (tmp_2_nbreadreq_fu_160_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op64_store_state2 = ((tmp_reg_841 == 1'd0) & (tmp_2_nbreadreq_fu_160_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op65_load_state2 = ((tmp_4_reg_850 == 1'd0) & (tmp_reg_841 == 1'd1));
end

always @ (*) begin
    ap_predicate_op66_load_state2 = ((tmp_4_reg_850 == 1'd0) & (tmp_reg_841 == 1'd1));
end

always @ (*) begin
    ap_predicate_op67_load_state2 = ((tmp_4_reg_850 == 1'd0) & (tmp_reg_841 == 1'd1));
end

always @ (*) begin
    ap_predicate_op68_load_state2 = ((tmp_4_reg_850 == 1'd0) & (tmp_reg_841 == 1'd1));
end

always @ (*) begin
    ap_predicate_op69_load_state2 = ((tmp_4_reg_850 == 1'd0) & (tmp_reg_841 == 1'd1));
end

always @ (*) begin
    ap_predicate_op70_load_state2 = ((tmp_4_reg_850 == 1'd0) & (tmp_reg_841 == 1'd1));
end

always @ (*) begin
    ap_predicate_op76_read_state3 = ((tmp_2_reg_911 == 1'd0) & (tmp_reg_841_pp0_iter1_reg == 1'd0) & (tmp_3_nbreadreq_fu_174_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op87_load_state3 = ((tmp_2_reg_911 == 1'd0) & (tmp_reg_841_pp0_iter1_reg == 1'd0) & (tmp_10_fu_711_p3 == 1'd0) & (tmp_3_nbreadreq_fu_174_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op89_load_state3 = ((tmp_2_reg_911 == 1'd0) & (tmp_reg_841_pp0_iter1_reg == 1'd0) & (tmp_10_fu_711_p3 == 1'd0) & (tmp_3_nbreadreq_fu_174_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op91_load_state3 = ((tmp_2_reg_911 == 1'd0) & (tmp_reg_841_pp0_iter1_reg == 1'd0) & (tmp_10_fu_711_p3 == 1'd0) & (tmp_3_nbreadreq_fu_174_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op93_load_state3 = ((tmp_2_reg_911 == 1'd0) & (tmp_reg_841_pp0_iter1_reg == 1'd0) & (tmp_10_fu_711_p3 == 1'd0) & (tmp_3_nbreadreq_fu_174_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op95_load_state3 = ((tmp_2_reg_911 == 1'd0) & (tmp_reg_841_pp0_iter1_reg == 1'd0) & (tmp_10_fu_711_p3 == 1'd0) & (tmp_3_nbreadreq_fu_174_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op97_load_state3 = ((tmp_2_reg_911 == 1'd0) & (tmp_reg_841_pp0_iter1_reg == 1'd0) & (tmp_10_fu_711_p3 == 1'd0) & (tmp_3_nbreadreq_fu_174_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op98_store_state3 = ((tmp_2_reg_911 == 1'd0) & (tmp_reg_841_pp0_iter1_reg == 1'd0) & (tmp_3_nbreadreq_fu_174_p3 == 1'd1) & (tmp_10_fu_711_p3 == 1'd1));
end

assign icmp_ln887_1_fu_800_p2 = ((minWindow_V_1_reg_940_pp0_iter3_reg < usedLength_V_reg_1004) ? 1'b1 : 1'b0);

assign icmp_ln887_2_fu_733_p2 = ((minWindow_V_2_fu_680_p4 < minWindow_V_3_fu_669_p4) ? 1'b1 : 1'b0);

assign icmp_ln887_fu_640_p2 = ((tx_table_cong_window_q0 < tx_table_recv_window_q0) ? 1'b1 : 1'b0);

assign minWindow_V_1_fu_646_p3 = ((icmp_ln887_fu_640_p2[0:0] === 1'b1) ? tx_table_cong_window_q0 : tx_table_recv_window_q0);

assign minWindow_V_2_fu_680_p4 = {{rxEng2txSar_upd_req_s_17_dout[79:64]}};

assign minWindow_V_3_fu_669_p4 = {{rxEng2txSar_upd_req_s_17_dout[63:48]}};

assign tmp_10_fu_711_p3 = rxEng2txSar_upd_req_s_17_dout[32'd83];

assign tmp_1_fu_792_p3 = {{17'd80136}, {trunc_ln162_reg_906_pp0_iter2_reg}};

assign tmp_2_nbreadreq_fu_160_p3 = txApp2txSar_push_V_empty_n;

assign tmp_3_i_fu_816_p8 = {{{{{{{entry_finSent_reg_930_pp0_iter3_reg}, {entry_finReady_reg_925_pp0_iter3_reg}}, {usedLength_V_reg_1004}}, {entry_app_V_reg_920_pp0_iter3_reg}}, {tmp_usableWindow_V_fu_808_p3}}, {entry_not_ackd_V_reg_915_pp0_iter3_reg}}, {entry_ackd_V_reg_999}};

assign tmp_3_nbreadreq_fu_174_p3 = rxEng2txSar_upd_req_s_17_empty_n;

assign tmp_4_fu_550_p3 = txEng2txSar_upd_req_s_10_dout[32'd48];

assign tmp_5_fu_774_p4 = {{{{1'd0}, {tmp_min_window_V_reg_984}}}, {trunc_ln162_1_reg_989}};

assign tmp_8_fu_584_p3 = txEng2txSar_upd_req_s_10_dout[32'd52];

assign tmp_min_window_V_fu_739_p3 = ((icmp_ln887_2_fu_733_p2[0:0] === 1'b1) ? minWindow_V_2_fu_680_p4 : minWindow_V_3_fu_669_p4);

assign tmp_nbreadreq_fu_146_p3 = txEng2txSar_upd_req_s_10_empty_n;

assign tmp_sessionID_V_1_fu_654_p1 = rxEng2txSar_upd_req_s_17_dout[15:0];

assign tmp_sessionID_V_fu_535_p1 = txEng2txSar_upd_req_s_10_dout[15:0];

assign tmp_usableWindow_V_fu_808_p3 = ((icmp_ln887_1_fu_800_p2[0:0] === 1'b1) ? usableWindow_V_fu_804_p2 : 16'd0);

assign trunc_ln162_1_fu_747_p1 = rxEng2txSar_upd_req_s_17_dout[31:0];

assign trunc_ln162_fu_612_p1 = txEng2txSar_upd_req_s_10_dout[31:0];

assign trunc_ln209_fu_636_p1 = tx_table_not_ackd_V_q0[15:0];

assign trunc_ln214_fu_783_p1 = tx_table_ackd_V_q0[15:0];

assign trunc_ln321_1_fu_616_p1 = txApp2txSar_push_V_dout[15:0];

assign txEngRtUpdate_finRea_fu_566_p3 = txEng2txSar_upd_req_s_10_dout[32'd50];

assign txEngRtUpdate_finSen_fu_575_p3 = txEng2txSar_upd_req_s_10_dout[32'd51];

assign txEngRtUpdate_init_V_fu_558_p3 = txEng2txSar_upd_req_s_10_dout[32'd49];

assign txSar2rxEng_upd_rsp_s_2_din = {{{{{{tx_table_fastRetrans_q0}, {tx_table_count_V_q0}}, {tx_table_slowstart_t_q1}}, {tx_table_cong_window_q1}}, {tx_table_not_ackd_V_q1}}, {tx_table_ackd_V_q0}};

assign txSar2txEng_upd_rsp_s_0_din = {{ap_const_lv118_0[117:114]}, {tmp_3_i_fu_816_p8}};

assign tx_table_ackd_V_addr_2_gep_fu_515_p3 = zext_ln544_reg_870_pp0_iter1_reg;

assign tx_table_app_V_addr_2_gep_fu_295_p3 = zext_ln544_fu_592_p1;

assign tx_table_app_V_address1 = zext_ln544_1_fu_631_p1;

assign tx_table_app_V_d0 = {{txEng2txSar_upd_req_s_10_dout[31:16]}};

assign tx_table_app_V_d1 = {{txApp2txSar_push_V_dout[31:16]}};

assign tx_table_cong_window_1_gep_fu_303_p3 = zext_ln544_fu_592_p1;

assign tx_table_cong_window_2_gep_fu_376_p3 = zext_ln544_fu_592_p1;

assign tx_table_cong_window_4_gep_fu_483_p3 = zext_ln544_2_fu_719_p1;

assign tx_table_cong_window_d1 = {{rxEng2txSar_upd_req_s_17_dout[79:64]}};

assign tx_table_count_V_add_gep_fu_491_p3 = zext_ln544_2_fu_719_p1;

assign tx_table_count_V_d0 = {{rxEng2txSar_upd_req_s_17_dout[81:80]}};

assign tx_table_fastRetrans_1_gep_fu_499_p3 = zext_ln544_2_fu_719_p1;

assign tx_table_fastRetrans_d0 = rxEng2txSar_upd_req_s_17_dout[32'd82];

assign tx_table_finReady_ad_gep_fu_326_p3 = zext_ln544_fu_592_p1;

assign tx_table_finReady_address1 = zext_ln544_fu_592_p1;

assign tx_table_finReady_d0 = txEng2txSar_upd_req_s_10_dout[32'd50];

assign tx_table_finSent_add_gep_fu_334_p3 = zext_ln544_fu_592_p1;

assign tx_table_finSent_address1 = zext_ln544_fu_592_p1;

assign tx_table_finSent_d0 = txEng2txSar_upd_req_s_10_dout[32'd51];

assign tx_table_not_ackd_V_address1 = zext_ln544_2_fu_719_p1;

assign tx_table_not_ackd_V_d0 = {{txEng2txSar_upd_req_s_10_dout[47:16]}};

assign tx_table_not_ackd_V_s_gep_fu_287_p3 = zext_ln544_fu_592_p1;

assign tx_table_recv_window_address0 = zext_ln544_fu_592_p1;

assign tx_table_recv_window_address1 = zext_ln544_2_fu_719_p1;

assign tx_table_recv_window_d1 = {{rxEng2txSar_upd_req_s_17_dout[63:48]}};

assign tx_table_slowstart_t_2_gep_fu_368_p3 = zext_ln544_fu_592_p1;

assign tx_table_slowstart_t_address1 = zext_ln544_2_fu_719_p1;

assign usableWindow_V_fu_804_p2 = (minWindow_V_1_reg_940_pp0_iter3_reg - usedLength_V_reg_1004);

assign usedLength_V_fu_787_p2 = (trunc_ln209_reg_935_pp0_iter2_reg - trunc_ln214_fu_783_p1);

assign zext_ln544_1_fu_631_p1 = trunc_ln321_1_fu_616_p1;

assign zext_ln544_2_fu_719_p1 = tmp_sessionID_V_1_fu_654_p1;

assign zext_ln544_fu_592_p1 = tmp_sessionID_V_fu_535_p1;

always @ (posedge ap_clk) begin
    zext_ln544_reg_870[63:16] <= 48'b000000000000000000000000000000000000000000000000;
    zext_ln544_reg_870_pp0_iter1_reg[63:16] <= 48'b000000000000000000000000000000000000000000000000;
end

endmodule //tx_sar_table
