

================================================================
== Vitis HLS Report for 'prepare_input_buf_func_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6'
================================================================
* Date:           Fri Jul 18 13:04:06 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.189 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     6146|     6146|  61.460 us|  61.460 us|  6145|  6145|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6  |     6144|     6144|         3|          3|          4|  2048|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    174|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     89|    -|
|Register         |        -|    -|      53|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      53|    263|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln59_fu_140_p2               |         +|   0|  0|  12|          12|           1|
    |add_ln61_fu_327_p2               |         +|   0|  0|  10|          10|           1|
    |add_ln62_fu_321_p2               |         +|   0|  0|   6|           6|           1|
    |add_ln64_1_fu_309_p2             |         +|   0|  0|   9|           9|           9|
    |add_ln64_2_fu_388_p2             |         +|   0|  0|  12|          12|          12|
    |add_ln64_3_fu_382_p2             |         +|   0|  0|  12|          12|          12|
    |add_ln64_fu_315_p2               |         +|   0|  0|   9|           9|           9|
    |empty_fu_183_p2                  |         +|   0|  0|   6|           4|           1|
    |indvars_iv_next223_fu_197_p2     |         +|   0|  0|   6|           4|           1|
    |indvars_iv_next2_dup_fu_237_p2   |         +|   0|  0|   6|           4|           1|
    |indvars_iv_next2_mid1_fu_257_p2  |         +|   0|  0|   6|           4|           2|
    |p_mid1_fu_177_p2                 |         +|   0|  0|   6|           4|           2|
    |and_ln59_fu_223_p2               |       and|   0|  0|   1|           1|           1|
    |icmp_ln59_fu_134_p2              |      icmp|   0|  0|  13|          12|          13|
    |icmp_ln61_fu_163_p2              |      icmp|   0|  0|  10|          10|           9|
    |icmp_ln62_fu_217_p2              |      icmp|   0|  0|   7|           6|           7|
    |or_ln61_fu_243_p2                |        or|   0|  0|   1|           1|           1|
    |select_ln59_1_fu_189_p3          |    select|   0|  0|   4|           1|           4|
    |select_ln59_2_fu_203_p3          |    select|   0|  0|   4|           1|           1|
    |select_ln59_3_fu_229_p3          |    select|   0|  0|   4|           1|           4|
    |select_ln59_fu_169_p3            |    select|   0|  0|   4|           1|           1|
    |select_ln61_1_fu_263_p3          |    select|   0|  0|   4|           1|           4|
    |select_ln61_2_fu_271_p3          |    select|   0|  0|   4|           1|           4|
    |select_ln61_3_fu_333_p3          |    select|   0|  0|  10|           1|           1|
    |select_ln61_fu_249_p3            |    select|   0|  0|   6|           1|           1|
    |xor_ln59_fu_211_p2               |       xor|   0|  0|   2|           1|           2|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 174|         129|         105|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  17|          4|    1|          4|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten33_load  |   9|          2|   12|         24|
    |i_fu_78                                 |   9|          2|    4|          8|
    |ic_fu_66                                |   9|          2|    6|         12|
    |indvar_flatten19_fu_74                  |   9|          2|   10|         20|
    |indvar_flatten33_fu_82                  |   9|          2|   12|         24|
    |j_fu_70                                 |   9|          2|    4|          8|
    |pool1_out_blk_n                         |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  89|         20|   51|        104|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |add_ln64_reg_442        |   9|   0|    9|          0|
    |ap_CS_fsm               |   3|   0|    3|          0|
    |ap_done_reg             |   1|   0|    1|          0|
    |i_fu_78                 |   4|   0|    4|          0|
    |ic_fu_66                |   6|   0|    6|          0|
    |indvar_flatten19_fu_74  |  10|   0|   10|          0|
    |indvar_flatten33_fu_82  |  12|   0|   12|          0|
    |j_fu_70                 |   4|   0|    4|          0|
    |select_ln61_1_reg_437   |   4|   0|    4|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   |  53|   0|   53|          0|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+---------------------------------------------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                                  Source Object                                  |    C Type    |
+--------------------------+-----+-----+------------+---------------------------------------------------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  prepare_input_buf_func_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  prepare_input_buf_func_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  prepare_input_buf_func_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  prepare_input_buf_func_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  prepare_input_buf_func_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  prepare_input_buf_func_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6|  return value|
|pool1_out_dout            |   in|   16|     ap_fifo|                                                                        pool1_out|       pointer|
|pool1_out_empty_n         |   in|    1|     ap_fifo|                                                                        pool1_out|       pointer|
|pool1_out_read            |  out|    1|     ap_fifo|                                                                        pool1_out|       pointer|
|pool1_out_num_data_valid  |   in|   12|     ap_fifo|                                                                        pool1_out|       pointer|
|pool1_out_fifo_cap        |   in|   12|     ap_fifo|                                                                        pool1_out|       pointer|
|input_buf_address0        |  out|   12|   ap_memory|                                                                        input_buf|         array|
|input_buf_ce0             |  out|    1|   ap_memory|                                                                        input_buf|         array|
|input_buf_we0             |  out|    1|   ap_memory|                                                                        input_buf|         array|
|input_buf_d0              |  out|   16|   ap_memory|                                                                        input_buf|         array|
+--------------------------+-----+-----+------------+---------------------------------------------------------------------------------+--------------+

