# Reading pref.tcl
# do {C:/Users/sek529/Github/POP_timing_FPGA/toplevel_testbench/toplevel_testbench.mdo}
# Loading project toplevel_testbench
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 11:49:13 on Jul 17,2023
# vlog -reportprogress 300 "+incdir+C:/Users/sek529/Github/POP_timing_FPGA/POP_timers_AX2/source" -work work C:/Users/sek529/Github/POP_timing_FPGA/POP_timers_AX2/source/wrapper.v 
# -- Compiling module slow_clock_pulse
# -- Compiling module n_state_machine
# 
# Top level modules:
# 	slow_clock_pulse
# 	n_state_machine
# End time: 11:49:13 on Jul 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 11:49:13 on Jul 17,2023
# vlog -reportprogress 300 "+incdir+C:/Users/sek529/Github/POP_timing_FPGA/POP_timers_AX2/source" -work work C:/Users/sek529/Github/POP_timing_FPGA/POP_timers_AX2/source/extensions.v 
# -- Compiling module countupdownpreload
# -- Compiling module single_period_pulse
# -- Compiling module d_flip_flop
# 
# Top level modules:
# 	countupdownpreload
# End time: 11:49:13 on Jul 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 11:49:14 on Jul 17,2023
# vlog -reportprogress 300 "+incdir+C:/Users/sek529/Github/POP_timing_FPGA/POP_timers_AX2/source" -work work C:/Users/sek529/Github/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v 
# -- Compiling module comparator
# 
# Top level modules:
# 	comparator
# End time: 11:49:14 on Jul 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 11:49:14 on Jul 17,2023
# vlog -reportprogress 300 "+incdir+C:/Users/sek529/Github/POP_timing_FPGA/POP_timers_AX2/source" -work work C:/Users/sek529/Github/POP_timing_FPGA/POP_timers_AX2/source/count_n.v 
# -- Compiling module count_n
# 
# Top level modules:
# 	count_n
# End time: 11:49:14 on Jul 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 11:49:14 on Jul 17,2023
# vlog -reportprogress 300 "+incdir+C:/Users/sek529/Github/POP_timing_FPGA/POP_timers_AX2/source" -work work C:/Users/sek529/Github/POP_timing_FPGA/POP_timers_AX2/source/POPtimers.v 
# -- Compiling module POPtimers
# ** Warning: (vlog-2083) C:/Users/sek529/Github/POP_timing_FPGA/POP_timers_AX2/source/POPtimers.v(33): Carriage return (0x0D) is not followed by a newline (0x0A).
# 
# Top level modules:
# 	POPtimers
# End time: 11:49:14 on Jul 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 11:49:14 on Jul 17,2023
# vlog -reportprogress 300 "+incdir+C:/Users/sek529/Github/POP_timing_FPGA/POP_timers_AX2/source" -work work C:/Users/sek529/Github/POP_timing_FPGA/POP_timers_AX2/source/DIV4PLL.v 
# -- Compiling module DIV4PLL
# 
# Top level modules:
# 	DIV4PLL
# End time: 11:49:14 on Jul 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 11:49:14 on Jul 17,2023
# vlog -reportprogress 300 "+incdir+C:/Users/sek529/Github/POP_timing_FPGA/POP_timers_AX2/source" -work work C:/Users/sek529/Github/POP_timing_FPGA/POP_timers_AX2/source/clocks.v 
# -- Compiling module clocks
# 
# Top level modules:
# 	clocks
# End time: 11:49:15 on Jul 17,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 11:49:15 on Jul 17,2023
# vlog -reportprogress 300 "+incdir+C:/Users/sek529/Github/POP_timing_FPGA/POP_timers_AX2/source" -work work C:/Users/sek529/Github/POP_timing_FPGA/POP_timers_AX2/source/top_testbench.v 
# -- Compiling module top_testbench
# 
# Top level modules:
# 	top_testbench
# End time: 11:49:15 on Jul 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -L pmi_work -L ovi_machxo2 top_testbench 
# Start time: 11:49:15 on Jul 17,2023
# //  ModelSim - Lattice FPGA Edition 2020.3 Oct 14 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Lattice FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.top_testbench
# Loading work.clocks
# Loading work.DIV4PLL
# Loading ovi_machxo2.VLO
# Loading ovi_machxo2.EHXPLLJ
# Loading work.POPtimers
# Loading work.count_n
# Loading work.comparator
# Loading work.countupdownpreload
# Loading work.single_period_pulse
# Loading work.d_flip_flop
# Loading work.slow_clock_pulse
# Loading work.n_state_machine
# .main_pane.wave.interior.cs.body.pw.wf
run -all
# ** Note: $finish    : C:/Users/sek529/Github/POP_timing_FPGA/POP_timers_AX2/source/top_testbench.v(175)
#    Time: 17602030 ns  Iteration: 0  Instance: /top_testbench
# 1
# Break in Module top_testbench at C:/Users/sek529/Github/POP_timing_FPGA/POP_timers_AX2/source/top_testbench.v line 175
