DECL|CLK_EXT_DIV_1|enumerator|CLK_EXT_DIV_1, /**< External Crystal Clock Divider = 1. */
DECL|CLK_EXT_DIV_2|enumerator|CLK_EXT_DIV_2, /**< External Crystal Clock Divider = 2. */
DECL|CLK_EXT_DIV_4|enumerator|CLK_EXT_DIV_4, /**< External Crystal Clock Divider = 4. */
DECL|CLK_EXT_DIV_8|enumerator|CLK_EXT_DIV_8 /**< External Crystal Clock Divider = 8. */
DECL|CLK_GPIO_DB_DIV_128|enumerator|CLK_GPIO_DB_DIV_128 /**< GPIO Clock Debounce Divider = 128. */
DECL|CLK_GPIO_DB_DIV_16|enumerator|CLK_GPIO_DB_DIV_16, /**< GPIO Clock Debounce Divider = 16. */
DECL|CLK_GPIO_DB_DIV_1|enumerator|CLK_GPIO_DB_DIV_1, /**< GPIO Clock Debounce Divider = 1. */
DECL|CLK_GPIO_DB_DIV_2|enumerator|CLK_GPIO_DB_DIV_2, /**< GPIO Clock Debounce Divider = 2. */
DECL|CLK_GPIO_DB_DIV_32|enumerator|CLK_GPIO_DB_DIV_32, /**< GPIO Clock Debounce Divider = 32. */
DECL|CLK_GPIO_DB_DIV_4|enumerator|CLK_GPIO_DB_DIV_4, /**< GPIO Clock Debounce Divider = 4. */
DECL|CLK_GPIO_DB_DIV_64|enumerator|CLK_GPIO_DB_DIV_64, /**< GPIO Clock Debounce Divider = 64. */
DECL|CLK_GPIO_DB_DIV_8|enumerator|CLK_GPIO_DB_DIV_8, /**< GPIO Clock Debounce Divider = 8. */
DECL|CLK_PERIPH_DIV_1|enumerator|CLK_PERIPH_DIV_1, /**< Peripheral Clock Divider = 1. */
DECL|CLK_PERIPH_DIV_2|enumerator|CLK_PERIPH_DIV_2, /**< Peripheral Clock Divider = 2. */
DECL|CLK_PERIPH_DIV_4|enumerator|CLK_PERIPH_DIV_4, /**< Peripheral Clock Divider = 4. */
DECL|CLK_PERIPH_DIV_8|enumerator|CLK_PERIPH_DIV_8 /**< Peripheral Clock Divider = 8. */
DECL|CLK_RTC_DIV_1024|enumerator|CLK_RTC_DIV_1024, /**< Real Time Clock Divider = 1024. */
DECL|CLK_RTC_DIV_128|enumerator|CLK_RTC_DIV_128, /**< Real Time Clock Divider = 128. */
DECL|CLK_RTC_DIV_16384|enumerator|CLK_RTC_DIV_16384, /**< Real Time Clock Divider = 16384. */
DECL|CLK_RTC_DIV_16|enumerator|CLK_RTC_DIV_16, /**< Real Time Clock Divider = 16. */
DECL|CLK_RTC_DIV_1|enumerator|CLK_RTC_DIV_1, /**< Real Time Clock Divider = 1. */
DECL|CLK_RTC_DIV_2048|enumerator|CLK_RTC_DIV_2048, /**< Real Time Clock Divider = 2048. */
DECL|CLK_RTC_DIV_256|enumerator|CLK_RTC_DIV_256, /**< Real Time Clock Divider = 256. */
DECL|CLK_RTC_DIV_2|enumerator|CLK_RTC_DIV_2, /**< Real Time Clock Divider = 2. */
DECL|CLK_RTC_DIV_32768|enumerator|CLK_RTC_DIV_32768 /**< Real Time Clock Divider = 32768. */
DECL|CLK_RTC_DIV_32|enumerator|CLK_RTC_DIV_32, /**< Real Time Clock Divider = 32. */
DECL|CLK_RTC_DIV_4096|enumerator|CLK_RTC_DIV_4096, /**< Real Time Clock Divider = 4096. */
DECL|CLK_RTC_DIV_4|enumerator|CLK_RTC_DIV_4, /**< Real Time Clock Divider = 4. */
DECL|CLK_RTC_DIV_512|enumerator|CLK_RTC_DIV_512, /**< Real Time Clock Divider = 512. */
DECL|CLK_RTC_DIV_64|enumerator|CLK_RTC_DIV_64, /**< Real Time Clock Divider = 64. */
DECL|CLK_RTC_DIV_8192|enumerator|CLK_RTC_DIV_8192, /**< Real Time Clock Divider = 8192. */
DECL|CLK_RTC_DIV_8|enumerator|CLK_RTC_DIV_8, /**< Real Time Clock Divider = 8. */
DECL|CLK_SYS_CRYSTAL_OSC|enumerator|CLK_SYS_CRYSTAL_OSC = 5 /**< Crystal Oscillator Clock. */
DECL|CLK_SYS_DIV_128|enumerator|CLK_SYS_DIV_128, /**< Clock Divider = 128. */
DECL|CLK_SYS_DIV_16|enumerator|CLK_SYS_DIV_16, /**< Clock Divider = 16. */
DECL|CLK_SYS_DIV_1|enumerator|CLK_SYS_DIV_1, /**< Clock Divider = 1. */
DECL|CLK_SYS_DIV_2|enumerator|CLK_SYS_DIV_2, /**< Clock Divider = 2. */
DECL|CLK_SYS_DIV_32|enumerator|CLK_SYS_DIV_32, /**< Clock Divider = 32. */
DECL|CLK_SYS_DIV_4|enumerator|CLK_SYS_DIV_4, /**< Clock Divider = 4. */
DECL|CLK_SYS_DIV_64|enumerator|CLK_SYS_DIV_64, /**< Clock Divider = 64. */
DECL|CLK_SYS_DIV_8|enumerator|CLK_SYS_DIV_8, /**< Clock Divider = 8. */
DECL|CLK_SYS_DIV_NUM|enumerator|CLK_SYS_DIV_NUM
DECL|CLK_SYS_HYB_OSC_16MHZ|enumerator|CLK_SYS_HYB_OSC_16MHZ = 1, /**< 16MHz Hybrid Oscillator Clock. */
DECL|CLK_SYS_HYB_OSC_32MHZ|enumerator|CLK_SYS_HYB_OSC_32MHZ = 0, /**< 32MHz Hybrid Oscillator Clock. */
DECL|CLK_SYS_HYB_OSC_4MHZ|enumerator|CLK_SYS_HYB_OSC_4MHZ = 3, /**< 4MHz Hybrid Oscillator Clock. */
DECL|CLK_SYS_HYB_OSC_8MHZ|enumerator|CLK_SYS_HYB_OSC_8MHZ = 2, /**< 8MHz Hybrid Oscillator Clock. */
DECL|CLK_SYS_RTC_OSC|enumerator|CLK_SYS_RTC_OSC = 4, /**< Real Time Clock. */
DECL|SYS_TICKS_PER_US_16MHZ|macro|SYS_TICKS_PER_US_16MHZ
DECL|SYS_TICKS_PER_US_32MHZ|macro|SYS_TICKS_PER_US_32MHZ
DECL|SYS_TICKS_PER_US_4MHZ|macro|SYS_TICKS_PER_US_4MHZ
DECL|SYS_TICKS_PER_US_8MHZ|macro|SYS_TICKS_PER_US_8MHZ
DECL|SYS_TICKS_PER_US_XTAL|macro|SYS_TICKS_PER_US_XTAL
DECL|__CLK_H__|macro|__CLK_H__
DECL|clk_ext_div_t|typedef|} clk_ext_div_t;
DECL|clk_gpio_db_div_t|typedef|} clk_gpio_db_div_t;
DECL|clk_periph_div_t|typedef|} clk_periph_div_t;
DECL|clk_rtc_div_t|typedef|} clk_rtc_div_t;
DECL|clk_sys_div_t|typedef|} clk_sys_div_t;
DECL|clk_sys_mode_t|typedef|} clk_sys_mode_t;
