FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"DEFAULT_SELECT\I";
2"FOX200MHZ\I";
3"UN$1$TUBIICLKS$I1$DEFAULTCLK";
4"UN$1$TUBIICLKS$I1$BCKPCLK";
5"TUB_CLK_IN\I";
6"CLOCK200_OUTH\I";
7"CLOCK200_OUTL\I";
8"MISSEDCLOCK\I";
9"DATA\I";
10"SR_CLK\I";
11"LE\I";
12"CLK100_OUTH\I";
13"CLK100_OUTL\I";
14"VTT\G";
15"DATA_RDY\I";
16"CLOCK100\I";
%"TUBII_CLKS"
"1","(1875,825)","0","tubii_lib","I1";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"CLOCK200_OUTL"7;
"CLOCK200_OUTH"6;
"TUB_CLK_IN"5;
"BCKP_CLK"
VHDL_MODE"OUT"4;
"DEFAULT_CLK"
VHDL_MODE"OUT"3;
"FOX200MHZ"2;
"DEFAULT_SELECT"
VHDL_MODE"IN"1;
%"TUBII_TIME"
"1","(3300,725)","0","tubii_lib","I2";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"BCKP_CLK"4;
"DEFAULT_CLK"3;
"DATA_RDY"15;
"LE"11;
"DATA"9;
"SR_CLK"10;
"CLK100_OUTH"
VHDL_MODE"OUT"12;
"CLK100_OUTL"
VHDL_MODE"OUT"13;
"MISSEDCLOCK"8;
%"10H125"
"1","(5200,1500)","0","ecl","I3";
SECTION"1";
PACK_TYPE"PLCC"
CDS_LIB"ecl";
"A <SIZE-1..0>"12;
"B <SIZE-1..0>* \B"13;
"V"0;
"Y <SIZE-1..0>"16;
%"RSMD0805"
"1","(4500,1400)","1","resistors","I4";
;
VALUE"50"
$LOCATION"?"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
TOL"1%"
PACKTYPE"0805"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25";
"A<0>"13;
"B<0>"14;
%"RSMD0805"
"1","(4400,1400)","1","resistors","I5";
;
VALUE"50"
$LOCATION"?"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
PACKTYPE"0805"
TOL"1%"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1";
"A<0>"12;
"B<0>"14;
END.
