--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf
constraints1.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc3s50a,tq144,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "_8MhzClk/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "_8MhzClk/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: _8MhzClk/DCM_SP_INST/CLKIN
  Logical resource: _8MhzClk/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: _8MhzClk/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 30.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: _8MhzClk/DCM_SP_INST/CLKIN
  Logical resource: _8MhzClk/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: _8MhzClk/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 36.001ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.999ns (250.063MHz) (Tdcmpc)
  Physical resource: _8MhzClk/DCM_SP_INST/CLKIN
  Logical resource: _8MhzClk/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: _8MhzClk/CLKIN_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "_8MhzClk/CLKFX_BUF" derived from  
NET "_8MhzClk/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;  multiplied by 3.13 to 125 
nS and duty cycle corrected to HIGH 62.500 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 276 paths analyzed, 55 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.351ns.
--------------------------------------------------------------------------------

Paths for end point divider_21 (SLICE_X7Y31.CIN), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     120.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divider_1 (FF)
  Destination:          divider_21 (FF)
  Requirement:          125.000ns
  Data Path Delay:      4.396ns (Levels of Logic = 11)
  Clock Path Skew:      0.045ns (0.075 - 0.030)
  Source Clock:         clk_8mhz rising at 0.000ns
  Destination Clock:    clk_8mhz rising at 125.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: divider_1 to divider_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y21.YQ       Tcko                  0.580   divider<0>
                                                       divider_1
    SLICE_X7Y21.G1       net (fanout=2)        0.525   divider<1>
    SLICE_X7Y21.COUT     Topcyg                1.178   divider<0>
                                                       divider<1>_rt
                                                       Mcount_divider_cy<1>
    SLICE_X7Y22.CIN      net (fanout=1)        0.000   Mcount_divider_cy<1>
    SLICE_X7Y22.COUT     Tbyp                  0.130   divider<2>
                                                       Mcount_divider_cy<2>
                                                       Mcount_divider_cy<3>
    SLICE_X7Y23.CIN      net (fanout=1)        0.000   Mcount_divider_cy<3>
    SLICE_X7Y23.COUT     Tbyp                  0.130   divider<4>
                                                       Mcount_divider_cy<4>
                                                       Mcount_divider_cy<5>
    SLICE_X7Y24.CIN      net (fanout=1)        0.000   Mcount_divider_cy<5>
    SLICE_X7Y24.COUT     Tbyp                  0.130   divider<6>
                                                       Mcount_divider_cy<6>
                                                       Mcount_divider_cy<7>
    SLICE_X7Y25.CIN      net (fanout=1)        0.000   Mcount_divider_cy<7>
    SLICE_X7Y25.COUT     Tbyp                  0.130   divider<8>
                                                       Mcount_divider_cy<8>
                                                       Mcount_divider_cy<9>
    SLICE_X7Y26.CIN      net (fanout=1)        0.000   Mcount_divider_cy<9>
    SLICE_X7Y26.COUT     Tbyp                  0.130   divider<10>
                                                       Mcount_divider_cy<10>
                                                       Mcount_divider_cy<11>
    SLICE_X7Y27.CIN      net (fanout=1)        0.000   Mcount_divider_cy<11>
    SLICE_X7Y27.COUT     Tbyp                  0.130   divider<12>
                                                       Mcount_divider_cy<12>
                                                       Mcount_divider_cy<13>
    SLICE_X7Y28.CIN      net (fanout=1)        0.000   Mcount_divider_cy<13>
    SLICE_X7Y28.COUT     Tbyp                  0.130   divider<14>
                                                       Mcount_divider_cy<14>
                                                       Mcount_divider_cy<15>
    SLICE_X7Y29.CIN      net (fanout=1)        0.000   Mcount_divider_cy<15>
    SLICE_X7Y29.COUT     Tbyp                  0.130   divider<16>
                                                       Mcount_divider_cy<16>
                                                       Mcount_divider_cy<17>
    SLICE_X7Y30.CIN      net (fanout=1)        0.000   Mcount_divider_cy<17>
    SLICE_X7Y30.COUT     Tbyp                  0.130   divider<18>
                                                       Mcount_divider_cy<18>
                                                       Mcount_divider_cy<19>
    SLICE_X7Y31.CIN      net (fanout=1)        0.000   Mcount_divider_cy<19>
    SLICE_X7Y31.CLK      Tcinck                0.943   divider<20>
                                                       Mcount_divider_cy<20>
                                                       Mcount_divider_xor<21>
                                                       divider_21
    -------------------------------------------------  ---------------------------
    Total                                      4.396ns (3.871ns logic, 0.525ns route)
                                                       (88.1% logic, 11.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     120.683ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divider_0 (FF)
  Destination:          divider_21 (FF)
  Requirement:          125.000ns
  Data Path Delay:      4.362ns (Levels of Logic = 11)
  Clock Path Skew:      0.045ns (0.075 - 0.030)
  Source Clock:         clk_8mhz rising at 0.000ns
  Destination Clock:    clk_8mhz rising at 125.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: divider_0 to divider_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y21.XQ       Tcko                  0.591   divider<0>
                                                       divider_0
    SLICE_X7Y21.F2       net (fanout=2)        0.463   divider<0>
    SLICE_X7Y21.COUT     Topcyf                1.195   divider<0>
                                                       Mcount_divider_lut<0>_INV_0
                                                       Mcount_divider_cy<0>
                                                       Mcount_divider_cy<1>
    SLICE_X7Y22.CIN      net (fanout=1)        0.000   Mcount_divider_cy<1>
    SLICE_X7Y22.COUT     Tbyp                  0.130   divider<2>
                                                       Mcount_divider_cy<2>
                                                       Mcount_divider_cy<3>
    SLICE_X7Y23.CIN      net (fanout=1)        0.000   Mcount_divider_cy<3>
    SLICE_X7Y23.COUT     Tbyp                  0.130   divider<4>
                                                       Mcount_divider_cy<4>
                                                       Mcount_divider_cy<5>
    SLICE_X7Y24.CIN      net (fanout=1)        0.000   Mcount_divider_cy<5>
    SLICE_X7Y24.COUT     Tbyp                  0.130   divider<6>
                                                       Mcount_divider_cy<6>
                                                       Mcount_divider_cy<7>
    SLICE_X7Y25.CIN      net (fanout=1)        0.000   Mcount_divider_cy<7>
    SLICE_X7Y25.COUT     Tbyp                  0.130   divider<8>
                                                       Mcount_divider_cy<8>
                                                       Mcount_divider_cy<9>
    SLICE_X7Y26.CIN      net (fanout=1)        0.000   Mcount_divider_cy<9>
    SLICE_X7Y26.COUT     Tbyp                  0.130   divider<10>
                                                       Mcount_divider_cy<10>
                                                       Mcount_divider_cy<11>
    SLICE_X7Y27.CIN      net (fanout=1)        0.000   Mcount_divider_cy<11>
    SLICE_X7Y27.COUT     Tbyp                  0.130   divider<12>
                                                       Mcount_divider_cy<12>
                                                       Mcount_divider_cy<13>
    SLICE_X7Y28.CIN      net (fanout=1)        0.000   Mcount_divider_cy<13>
    SLICE_X7Y28.COUT     Tbyp                  0.130   divider<14>
                                                       Mcount_divider_cy<14>
                                                       Mcount_divider_cy<15>
    SLICE_X7Y29.CIN      net (fanout=1)        0.000   Mcount_divider_cy<15>
    SLICE_X7Y29.COUT     Tbyp                  0.130   divider<16>
                                                       Mcount_divider_cy<16>
                                                       Mcount_divider_cy<17>
    SLICE_X7Y30.CIN      net (fanout=1)        0.000   Mcount_divider_cy<17>
    SLICE_X7Y30.COUT     Tbyp                  0.130   divider<18>
                                                       Mcount_divider_cy<18>
                                                       Mcount_divider_cy<19>
    SLICE_X7Y31.CIN      net (fanout=1)        0.000   Mcount_divider_cy<19>
    SLICE_X7Y31.CLK      Tcinck                0.943   divider<20>
                                                       Mcount_divider_cy<20>
                                                       Mcount_divider_xor<21>
                                                       divider_21
    -------------------------------------------------  ---------------------------
    Total                                      4.362ns (3.899ns logic, 0.463ns route)
                                                       (89.4% logic, 10.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     120.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divider_3 (FF)
  Destination:          divider_21 (FF)
  Requirement:          125.000ns
  Data Path Delay:      4.207ns (Levels of Logic = 10)
  Clock Path Skew:      0.026ns (0.075 - 0.049)
  Source Clock:         clk_8mhz rising at 0.000ns
  Destination Clock:    clk_8mhz rising at 125.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: divider_3 to divider_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.YQ       Tcko                  0.580   divider<2>
                                                       divider_3
    SLICE_X7Y22.G2       net (fanout=2)        0.466   divider<3>
    SLICE_X7Y22.COUT     Topcyg                1.178   divider<2>
                                                       divider<3>_rt
                                                       Mcount_divider_cy<3>
    SLICE_X7Y23.CIN      net (fanout=1)        0.000   Mcount_divider_cy<3>
    SLICE_X7Y23.COUT     Tbyp                  0.130   divider<4>
                                                       Mcount_divider_cy<4>
                                                       Mcount_divider_cy<5>
    SLICE_X7Y24.CIN      net (fanout=1)        0.000   Mcount_divider_cy<5>
    SLICE_X7Y24.COUT     Tbyp                  0.130   divider<6>
                                                       Mcount_divider_cy<6>
                                                       Mcount_divider_cy<7>
    SLICE_X7Y25.CIN      net (fanout=1)        0.000   Mcount_divider_cy<7>
    SLICE_X7Y25.COUT     Tbyp                  0.130   divider<8>
                                                       Mcount_divider_cy<8>
                                                       Mcount_divider_cy<9>
    SLICE_X7Y26.CIN      net (fanout=1)        0.000   Mcount_divider_cy<9>
    SLICE_X7Y26.COUT     Tbyp                  0.130   divider<10>
                                                       Mcount_divider_cy<10>
                                                       Mcount_divider_cy<11>
    SLICE_X7Y27.CIN      net (fanout=1)        0.000   Mcount_divider_cy<11>
    SLICE_X7Y27.COUT     Tbyp                  0.130   divider<12>
                                                       Mcount_divider_cy<12>
                                                       Mcount_divider_cy<13>
    SLICE_X7Y28.CIN      net (fanout=1)        0.000   Mcount_divider_cy<13>
    SLICE_X7Y28.COUT     Tbyp                  0.130   divider<14>
                                                       Mcount_divider_cy<14>
                                                       Mcount_divider_cy<15>
    SLICE_X7Y29.CIN      net (fanout=1)        0.000   Mcount_divider_cy<15>
    SLICE_X7Y29.COUT     Tbyp                  0.130   divider<16>
                                                       Mcount_divider_cy<16>
                                                       Mcount_divider_cy<17>
    SLICE_X7Y30.CIN      net (fanout=1)        0.000   Mcount_divider_cy<17>
    SLICE_X7Y30.COUT     Tbyp                  0.130   divider<18>
                                                       Mcount_divider_cy<18>
                                                       Mcount_divider_cy<19>
    SLICE_X7Y31.CIN      net (fanout=1)        0.000   Mcount_divider_cy<19>
    SLICE_X7Y31.CLK      Tcinck                0.943   divider<20>
                                                       Mcount_divider_cy<20>
                                                       Mcount_divider_xor<21>
                                                       divider_21
    -------------------------------------------------  ---------------------------
    Total                                      4.207ns (3.741ns logic, 0.466ns route)
                                                       (88.9% logic, 11.1% route)

--------------------------------------------------------------------------------

Paths for end point SlowClk (SLICE_X4Y26.CE), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     120.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divider_4 (FF)
  Destination:          SlowClk (FF)
  Requirement:          125.000ns
  Data Path Delay:      4.175ns (Levels of Logic = 3)
  Clock Path Skew:      -0.081ns (0.228 - 0.309)
  Source Clock:         clk_8mhz rising at 0.000ns
  Destination Clock:    clk_8mhz rising at 125.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: divider_4 to SlowClk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y23.XQ       Tcko                  0.591   divider<4>
                                                       divider_4
    SLICE_X5Y25.F1       net (fanout=2)        1.048   divider<4>
    SLICE_X5Y25.COUT     Topcyf                1.195   SlowClk_cmp_eq0000_wg_cy<1>
                                                       SlowClk_cmp_eq0000_wg_lut<0>
                                                       SlowClk_cmp_eq0000_wg_cy<0>
                                                       SlowClk_cmp_eq0000_wg_cy<1>
    SLICE_X5Y26.CIN      net (fanout=1)        0.000   SlowClk_cmp_eq0000_wg_cy<1>
    SLICE_X5Y26.COUT     Tbyp                  0.130   SlowClk_cmp_eq0000_wg_cy<3>
                                                       SlowClk_cmp_eq0000_wg_cy<2>
                                                       SlowClk_cmp_eq0000_wg_cy<3>
    SLICE_X5Y27.CIN      net (fanout=1)        0.000   SlowClk_cmp_eq0000_wg_cy<3>
    SLICE_X5Y27.COUT     Tbyp                  0.130   SlowClk_cmp_eq0000
                                                       SlowClk_cmp_eq0000_wg_cy<4>
                                                       SlowClk_cmp_eq0000_wg_cy<5>
    SLICE_X4Y26.CE       net (fanout=1)        0.770   SlowClk_cmp_eq0000
    SLICE_X4Y26.CLK      Tceck                 0.311   SlowClk
                                                       SlowClk
    -------------------------------------------------  ---------------------------
    Total                                      4.175ns (2.357ns logic, 1.818ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     120.841ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divider_3 (FF)
  Destination:          SlowClk (FF)
  Requirement:          125.000ns
  Data Path Delay:      4.078ns (Levels of Logic = 3)
  Clock Path Skew:      -0.081ns (0.228 - 0.309)
  Source Clock:         clk_8mhz rising at 0.000ns
  Destination Clock:    clk_8mhz rising at 125.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: divider_3 to SlowClk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.YQ       Tcko                  0.580   divider<2>
                                                       divider_3
    SLICE_X5Y25.G4       net (fanout=2)        0.979   divider<3>
    SLICE_X5Y25.COUT     Topcyg                1.178   SlowClk_cmp_eq0000_wg_cy<1>
                                                       SlowClk_cmp_eq0000_wg_lut<1>
                                                       SlowClk_cmp_eq0000_wg_cy<1>
    SLICE_X5Y26.CIN      net (fanout=1)        0.000   SlowClk_cmp_eq0000_wg_cy<1>
    SLICE_X5Y26.COUT     Tbyp                  0.130   SlowClk_cmp_eq0000_wg_cy<3>
                                                       SlowClk_cmp_eq0000_wg_cy<2>
                                                       SlowClk_cmp_eq0000_wg_cy<3>
    SLICE_X5Y27.CIN      net (fanout=1)        0.000   SlowClk_cmp_eq0000_wg_cy<3>
    SLICE_X5Y27.COUT     Tbyp                  0.130   SlowClk_cmp_eq0000
                                                       SlowClk_cmp_eq0000_wg_cy<4>
                                                       SlowClk_cmp_eq0000_wg_cy<5>
    SLICE_X4Y26.CE       net (fanout=1)        0.770   SlowClk_cmp_eq0000
    SLICE_X4Y26.CLK      Tceck                 0.311   SlowClk
                                                       SlowClk
    -------------------------------------------------  ---------------------------
    Total                                      4.078ns (2.329ns logic, 1.749ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     120.874ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divider_20 (FF)
  Destination:          SlowClk (FF)
  Requirement:          125.000ns
  Data Path Delay:      4.007ns (Levels of Logic = 1)
  Clock Path Skew:      -0.119ns (0.228 - 0.347)
  Source Clock:         clk_8mhz rising at 0.000ns
  Destination Clock:    clk_8mhz rising at 125.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: divider_20 to SlowClk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y31.XQ       Tcko                  0.591   divider<20>
                                                       divider_20
    SLICE_X5Y27.G1       net (fanout=2)        1.157   divider<20>
    SLICE_X5Y27.COUT     Topcyg                1.178   SlowClk_cmp_eq0000
                                                       SlowClk_cmp_eq0000_wg_lut<5>
                                                       SlowClk_cmp_eq0000_wg_cy<5>
    SLICE_X4Y26.CE       net (fanout=1)        0.770   SlowClk_cmp_eq0000
    SLICE_X4Y26.CLK      Tceck                 0.311   SlowClk
                                                       SlowClk
    -------------------------------------------------  ---------------------------
    Total                                      4.007ns (2.080ns logic, 1.927ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------

Paths for end point divider_19 (SLICE_X7Y30.CIN), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     120.779ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divider_1 (FF)
  Destination:          divider_19 (FF)
  Requirement:          125.000ns
  Data Path Delay:      4.266ns (Levels of Logic = 10)
  Clock Path Skew:      0.045ns (0.075 - 0.030)
  Source Clock:         clk_8mhz rising at 0.000ns
  Destination Clock:    clk_8mhz rising at 125.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: divider_1 to divider_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y21.YQ       Tcko                  0.580   divider<0>
                                                       divider_1
    SLICE_X7Y21.G1       net (fanout=2)        0.525   divider<1>
    SLICE_X7Y21.COUT     Topcyg                1.178   divider<0>
                                                       divider<1>_rt
                                                       Mcount_divider_cy<1>
    SLICE_X7Y22.CIN      net (fanout=1)        0.000   Mcount_divider_cy<1>
    SLICE_X7Y22.COUT     Tbyp                  0.130   divider<2>
                                                       Mcount_divider_cy<2>
                                                       Mcount_divider_cy<3>
    SLICE_X7Y23.CIN      net (fanout=1)        0.000   Mcount_divider_cy<3>
    SLICE_X7Y23.COUT     Tbyp                  0.130   divider<4>
                                                       Mcount_divider_cy<4>
                                                       Mcount_divider_cy<5>
    SLICE_X7Y24.CIN      net (fanout=1)        0.000   Mcount_divider_cy<5>
    SLICE_X7Y24.COUT     Tbyp                  0.130   divider<6>
                                                       Mcount_divider_cy<6>
                                                       Mcount_divider_cy<7>
    SLICE_X7Y25.CIN      net (fanout=1)        0.000   Mcount_divider_cy<7>
    SLICE_X7Y25.COUT     Tbyp                  0.130   divider<8>
                                                       Mcount_divider_cy<8>
                                                       Mcount_divider_cy<9>
    SLICE_X7Y26.CIN      net (fanout=1)        0.000   Mcount_divider_cy<9>
    SLICE_X7Y26.COUT     Tbyp                  0.130   divider<10>
                                                       Mcount_divider_cy<10>
                                                       Mcount_divider_cy<11>
    SLICE_X7Y27.CIN      net (fanout=1)        0.000   Mcount_divider_cy<11>
    SLICE_X7Y27.COUT     Tbyp                  0.130   divider<12>
                                                       Mcount_divider_cy<12>
                                                       Mcount_divider_cy<13>
    SLICE_X7Y28.CIN      net (fanout=1)        0.000   Mcount_divider_cy<13>
    SLICE_X7Y28.COUT     Tbyp                  0.130   divider<14>
                                                       Mcount_divider_cy<14>
                                                       Mcount_divider_cy<15>
    SLICE_X7Y29.CIN      net (fanout=1)        0.000   Mcount_divider_cy<15>
    SLICE_X7Y29.COUT     Tbyp                  0.130   divider<16>
                                                       Mcount_divider_cy<16>
                                                       Mcount_divider_cy<17>
    SLICE_X7Y30.CIN      net (fanout=1)        0.000   Mcount_divider_cy<17>
    SLICE_X7Y30.CLK      Tcinck                0.943   divider<18>
                                                       Mcount_divider_cy<18>
                                                       Mcount_divider_xor<19>
                                                       divider_19
    -------------------------------------------------  ---------------------------
    Total                                      4.266ns (3.741ns logic, 0.525ns route)
                                                       (87.7% logic, 12.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     120.813ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divider_0 (FF)
  Destination:          divider_19 (FF)
  Requirement:          125.000ns
  Data Path Delay:      4.232ns (Levels of Logic = 10)
  Clock Path Skew:      0.045ns (0.075 - 0.030)
  Source Clock:         clk_8mhz rising at 0.000ns
  Destination Clock:    clk_8mhz rising at 125.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: divider_0 to divider_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y21.XQ       Tcko                  0.591   divider<0>
                                                       divider_0
    SLICE_X7Y21.F2       net (fanout=2)        0.463   divider<0>
    SLICE_X7Y21.COUT     Topcyf                1.195   divider<0>
                                                       Mcount_divider_lut<0>_INV_0
                                                       Mcount_divider_cy<0>
                                                       Mcount_divider_cy<1>
    SLICE_X7Y22.CIN      net (fanout=1)        0.000   Mcount_divider_cy<1>
    SLICE_X7Y22.COUT     Tbyp                  0.130   divider<2>
                                                       Mcount_divider_cy<2>
                                                       Mcount_divider_cy<3>
    SLICE_X7Y23.CIN      net (fanout=1)        0.000   Mcount_divider_cy<3>
    SLICE_X7Y23.COUT     Tbyp                  0.130   divider<4>
                                                       Mcount_divider_cy<4>
                                                       Mcount_divider_cy<5>
    SLICE_X7Y24.CIN      net (fanout=1)        0.000   Mcount_divider_cy<5>
    SLICE_X7Y24.COUT     Tbyp                  0.130   divider<6>
                                                       Mcount_divider_cy<6>
                                                       Mcount_divider_cy<7>
    SLICE_X7Y25.CIN      net (fanout=1)        0.000   Mcount_divider_cy<7>
    SLICE_X7Y25.COUT     Tbyp                  0.130   divider<8>
                                                       Mcount_divider_cy<8>
                                                       Mcount_divider_cy<9>
    SLICE_X7Y26.CIN      net (fanout=1)        0.000   Mcount_divider_cy<9>
    SLICE_X7Y26.COUT     Tbyp                  0.130   divider<10>
                                                       Mcount_divider_cy<10>
                                                       Mcount_divider_cy<11>
    SLICE_X7Y27.CIN      net (fanout=1)        0.000   Mcount_divider_cy<11>
    SLICE_X7Y27.COUT     Tbyp                  0.130   divider<12>
                                                       Mcount_divider_cy<12>
                                                       Mcount_divider_cy<13>
    SLICE_X7Y28.CIN      net (fanout=1)        0.000   Mcount_divider_cy<13>
    SLICE_X7Y28.COUT     Tbyp                  0.130   divider<14>
                                                       Mcount_divider_cy<14>
                                                       Mcount_divider_cy<15>
    SLICE_X7Y29.CIN      net (fanout=1)        0.000   Mcount_divider_cy<15>
    SLICE_X7Y29.COUT     Tbyp                  0.130   divider<16>
                                                       Mcount_divider_cy<16>
                                                       Mcount_divider_cy<17>
    SLICE_X7Y30.CIN      net (fanout=1)        0.000   Mcount_divider_cy<17>
    SLICE_X7Y30.CLK      Tcinck                0.943   divider<18>
                                                       Mcount_divider_cy<18>
                                                       Mcount_divider_xor<19>
                                                       divider_19
    -------------------------------------------------  ---------------------------
    Total                                      4.232ns (3.769ns logic, 0.463ns route)
                                                       (89.1% logic, 10.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     120.949ns (requirement - (data path - clock path skew + uncertainty))
  Source:               divider_3 (FF)
  Destination:          divider_19 (FF)
  Requirement:          125.000ns
  Data Path Delay:      4.077ns (Levels of Logic = 9)
  Clock Path Skew:      0.026ns (0.075 - 0.049)
  Source Clock:         clk_8mhz rising at 0.000ns
  Destination Clock:    clk_8mhz rising at 125.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: divider_3 to divider_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.YQ       Tcko                  0.580   divider<2>
                                                       divider_3
    SLICE_X7Y22.G2       net (fanout=2)        0.466   divider<3>
    SLICE_X7Y22.COUT     Topcyg                1.178   divider<2>
                                                       divider<3>_rt
                                                       Mcount_divider_cy<3>
    SLICE_X7Y23.CIN      net (fanout=1)        0.000   Mcount_divider_cy<3>
    SLICE_X7Y23.COUT     Tbyp                  0.130   divider<4>
                                                       Mcount_divider_cy<4>
                                                       Mcount_divider_cy<5>
    SLICE_X7Y24.CIN      net (fanout=1)        0.000   Mcount_divider_cy<5>
    SLICE_X7Y24.COUT     Tbyp                  0.130   divider<6>
                                                       Mcount_divider_cy<6>
                                                       Mcount_divider_cy<7>
    SLICE_X7Y25.CIN      net (fanout=1)        0.000   Mcount_divider_cy<7>
    SLICE_X7Y25.COUT     Tbyp                  0.130   divider<8>
                                                       Mcount_divider_cy<8>
                                                       Mcount_divider_cy<9>
    SLICE_X7Y26.CIN      net (fanout=1)        0.000   Mcount_divider_cy<9>
    SLICE_X7Y26.COUT     Tbyp                  0.130   divider<10>
                                                       Mcount_divider_cy<10>
                                                       Mcount_divider_cy<11>
    SLICE_X7Y27.CIN      net (fanout=1)        0.000   Mcount_divider_cy<11>
    SLICE_X7Y27.COUT     Tbyp                  0.130   divider<12>
                                                       Mcount_divider_cy<12>
                                                       Mcount_divider_cy<13>
    SLICE_X7Y28.CIN      net (fanout=1)        0.000   Mcount_divider_cy<13>
    SLICE_X7Y28.COUT     Tbyp                  0.130   divider<14>
                                                       Mcount_divider_cy<14>
                                                       Mcount_divider_cy<15>
    SLICE_X7Y29.CIN      net (fanout=1)        0.000   Mcount_divider_cy<15>
    SLICE_X7Y29.COUT     Tbyp                  0.130   divider<16>
                                                       Mcount_divider_cy<16>
                                                       Mcount_divider_cy<17>
    SLICE_X7Y30.CIN      net (fanout=1)        0.000   Mcount_divider_cy<17>
    SLICE_X7Y30.CLK      Tcinck                0.943   divider<18>
                                                       Mcount_divider_cy<18>
                                                       Mcount_divider_xor<19>
                                                       divider_19
    -------------------------------------------------  ---------------------------
    Total                                      4.077ns (3.611ns logic, 0.466ns route)
                                                       (88.6% logic, 11.4% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "_8MhzClk/CLKFX_BUF" derived from
 NET "_8MhzClk/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
 multiplied by 3.13 to 125 nS and duty cycle corrected to HIGH 62.500 nS 

--------------------------------------------------------------------------------

Paths for end point SlowClk (SLICE_X4Y26.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.110ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SlowClk (FF)
  Destination:          SlowClk (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.110ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_8mhz rising at 125.000ns
  Destination Clock:    clk_8mhz rising at 125.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: SlowClk to SlowClk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y26.YQ       Tcko                  0.541   SlowClk
                                                       SlowClk
    SLICE_X4Y26.BY       net (fanout=14)       0.396   SlowClk
    SLICE_X4Y26.CLK      Tckdi       (-Th)    -0.173   SlowClk
                                                       SlowClk
    -------------------------------------------------  ---------------------------
    Total                                      1.110ns (0.714ns logic, 0.396ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

Paths for end point divider_2 (SLICE_X7Y22.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.643ns (requirement - (clock path skew + uncertainty - data path))
  Source:               divider_2 (FF)
  Destination:          divider_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.643ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_8mhz rising at 125.000ns
  Destination Clock:    clk_8mhz rising at 125.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: divider_2 to divider_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y22.XQ       Tcko                  0.473   divider<2>
                                                       divider_2
    SLICE_X7Y22.F3       net (fanout=2)        0.323   divider<2>
    SLICE_X7Y22.CLK      Tckf        (-Th)    -0.847   divider<2>
                                                       divider<2>_rt
                                                       Mcount_divider_xor<2>
                                                       divider_2
    -------------------------------------------------  ---------------------------
    Total                                      1.643ns (1.320ns logic, 0.323ns route)
                                                       (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------

Paths for end point divider_18 (SLICE_X7Y30.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.643ns (requirement - (clock path skew + uncertainty - data path))
  Source:               divider_18 (FF)
  Destination:          divider_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.643ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_8mhz rising at 125.000ns
  Destination Clock:    clk_8mhz rising at 125.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: divider_18 to divider_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y30.XQ       Tcko                  0.473   divider<18>
                                                       divider_18
    SLICE_X7Y30.F3       net (fanout=2)        0.323   divider<18>
    SLICE_X7Y30.CLK      Tckf        (-Th)    -0.847   divider<18>
                                                       divider<18>_rt
                                                       Mcount_divider_xor<18>
                                                       divider_18
    -------------------------------------------------  ---------------------------
    Total                                      1.643ns (1.320ns logic, 0.323ns route)
                                                       (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "_8MhzClk/CLKFX_BUF" derived from
 NET "_8MhzClk/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
 multiplied by 3.13 to 125 nS and duty cycle corrected to HIGH 62.500 nS 

--------------------------------------------------------------------------------
Slack: 75.000ns (max period limit - period)
  Period: 125.000ns
  Max period limit: 200.000ns (5.000MHz) ()
  Physical resource: _8MhzClk/DCM_SP_INST/CLKFX
  Logical resource: _8MhzClk/DCM_SP_INST/CLKFX
  Location pin: DCM_X1Y0.CLKFX
  Clock network: _8MhzClk/CLKFX_BUF
--------------------------------------------------------------------------------
Slack: 121.998ns (period - min period limit)
  Period: 125.000ns
  Min period limit: 3.002ns (333.111MHz) ()
  Physical resource: _8MhzClk/DCM_SP_INST/CLKFX
  Logical resource: _8MhzClk/DCM_SP_INST/CLKFX
  Location pin: DCM_X1Y0.CLKFX
  Clock network: _8MhzClk/CLKFX_BUF
--------------------------------------------------------------------------------
Slack: 123.398ns (period - (min low pulse limit / (low pulse / period)))
  Period: 125.000ns
  Low pulse: 62.500ns
  Low pulse limit: 0.801ns (Tcl)
  Physical resource: SlowClk/CLK
  Logical resource: SlowClk/CK
  Location pin: SLICE_X4Y26.CLK
  Clock network: clk_8mhz
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for _8MhzClk/CLKIN_IBUFG
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|_8MhzClk/CLKIN_IBUFG           |     40.000ns|     10.000ns|      1.392ns|            0|            0|            0|          276|
| _8MhzClk/CLKFX_BUF            |    125.000ns|      4.351ns|          N/A|            0|            0|          276|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.351|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 276 paths, 0 nets, and 74 connections

Design statistics:
   Minimum period:  10.000ns{1}   (Maximum frequency: 100.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Apr 02 22:59:42 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4524 MB



