//Single Port Ram Behavioral Code <Verilog>

 module ram_simgle_port_I(
	output reg [7:0]q, 
	input [7:0] data, 
	inout [5:0] read_addr, write_addr,
	input we, clk);
	reg [7:0] ram[63:0];

//old data read & output registered
always @ (posedge clk)
begin 
	if(we)
	ram[write_addr] <= data;
	q <= ram[read_addr];
	end
endmodule