{
  "Top": "master_audio_control",
  "RtlTop": "master_audio_control",
  "RtlPrefix": "",
  "RtlSubPrefix": "master_audio_control_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "artix7",
    "Device": "xc7a35t",
    "Package": "-cpg236",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "in": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<axis_sample, 0>&",
      "srcSize": "64",
      "hwRefs": [{
          "type": "interface",
          "interface": "in_r",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "out": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<axis_sample, 0>&",
      "srcSize": "64",
      "hwRefs": [{
          "type": "interface",
          "interface": "out_r",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "enable_distortion": {
      "index": "2",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "port",
          "interface": "enable_distortion",
          "name": "enable_distortion",
          "usage": "data",
          "direction": "in"
        }]
    },
    "enable_echo": {
      "index": "3",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "port",
          "interface": "enable_echo",
          "name": "enable_echo",
          "usage": "data",
          "direction": "in"
        }]
    },
    "enable_eq": {
      "index": "4",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "port",
          "interface": "enable_eq",
          "name": "enable_eq",
          "usage": "data",
          "direction": "in"
        }]
    },
    "hard_clip_level": {
      "index": "5",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "hard_clip_level",
          "name": "hard_clip_level",
          "usage": "data",
          "direction": "in"
        }]
    },
    "gain_low": {
      "index": "6",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "gain_low",
          "name": "gain_low",
          "usage": "data",
          "direction": "in"
        }]
    },
    "gain_mid": {
      "index": "7",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "gain_mid",
          "name": "gain_mid",
          "usage": "data",
          "direction": "in"
        }]
    },
    "gain_high": {
      "index": "8",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "gain_high",
          "name": "gain_high",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_csim -code_analyzer=1",
      "config_export -format=ip_catalog",
      "config_export -flow=none"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "master_audio_control"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "20",
    "Latency": "50"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "master_audio_control",
    "Version": "1.0",
    "DisplayName": "Master_audio_control",
    "Revision": "2113963533",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_master_audio_control_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/distortion.cpp",
      "..\/..\/echo.cpp",
      "..\/..\/eq.cpp",
      "..\/..\/control.cpp"
    ],
    "TestBench": [
      "..\/..\/test_distortion.cpp",
      "..\/..\/common.h",
      "..\/..\/test_echo.cpp",
      "..\/..\/test_control.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/master_audio_control_dadd_64ns_64ns_64_7_no_dsp_1.vhd",
      "impl\/vhdl\/master_audio_control_dmul_64ns_64ns_64_7_max_dsp_1.vhd",
      "impl\/vhdl\/master_audio_control_echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/master_audio_control_fadd_32ns_32ns_32_7_full_dsp_1.vhd",
      "impl\/vhdl\/master_audio_control_fifo_w25_d8_S.vhd",
      "impl\/vhdl\/master_audio_control_fmul_32ns_32ns_32_4_max_dsp_1.vhd",
      "impl\/vhdl\/master_audio_control_mul_24s_10ns_34_1_1.vhd",
      "impl\/vhdl\/master_audio_control_mul_24s_10s_34_1_1.vhd",
      "impl\/vhdl\/master_audio_control_mul_24s_11ns_35_1_1.vhd",
      "impl\/vhdl\/master_audio_control_mul_24s_11s_35_1_1.vhd",
      "impl\/vhdl\/master_audio_control_mul_24s_12ns_36_1_1.vhd",
      "impl\/vhdl\/master_audio_control_regslice_both.vhd",
      "impl\/vhdl\/master_audio_control_sitodp_32s_64_6_no_dsp_1.vhd",
      "impl\/vhdl\/master_audio_control_sitofp_32ns_32_6_no_dsp_1.vhd",
      "impl\/vhdl\/master_audio_control_sparsemux_9_3_24_1_1.vhd",
      "impl\/vhdl\/master_audio_control_sparsemux_33_4_24_1_1.vhd",
      "impl\/vhdl\/master_audio_control_srem_17ns_17ns_17_21_1.vhd",
      "impl\/vhdl\/master_audio_control.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/master_audio_control_dadd_64ns_64ns_64_7_no_dsp_1.v",
      "impl\/verilog\/master_audio_control_dmul_64ns_64ns_64_7_max_dsp_1.v",
      "impl\/verilog\/master_audio_control_echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/master_audio_control_echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_RAM_AUTO_1R1W.v",
      "impl\/verilog\/master_audio_control_fadd_32ns_32ns_32_7_full_dsp_1.v",
      "impl\/verilog\/master_audio_control_fifo_w25_d8_S.v",
      "impl\/verilog\/master_audio_control_fmul_32ns_32ns_32_4_max_dsp_1.v",
      "impl\/verilog\/master_audio_control_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/master_audio_control_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/master_audio_control_mul_24s_10ns_34_1_1.v",
      "impl\/verilog\/master_audio_control_mul_24s_10s_34_1_1.v",
      "impl\/verilog\/master_audio_control_mul_24s_11ns_35_1_1.v",
      "impl\/verilog\/master_audio_control_mul_24s_11s_35_1_1.v",
      "impl\/verilog\/master_audio_control_mul_24s_12ns_36_1_1.v",
      "impl\/verilog\/master_audio_control_regslice_both.v",
      "impl\/verilog\/master_audio_control_sitodp_32s_64_6_no_dsp_1.v",
      "impl\/verilog\/master_audio_control_sitofp_32ns_32_6_no_dsp_1.v",
      "impl\/verilog\/master_audio_control_sparsemux_9_3_24_1_1.v",
      "impl\/verilog\/master_audio_control_sparsemux_33_4_24_1_1.v",
      "impl\/verilog\/master_audio_control_srem_17ns_17ns_17_21_1.v",
      "impl\/verilog\/master_audio_control.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/master_audio_control_dadd_64ns_64ns_64_7_no_dsp_1_ip.tcl",
      "impl\/misc\/master_audio_control_dmul_64ns_64ns_64_7_max_dsp_1_ip.tcl",
      "impl\/misc\/master_audio_control_fadd_32ns_32ns_32_7_full_dsp_1_ip.tcl",
      "impl\/misc\/master_audio_control_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl",
      "impl\/misc\/master_audio_control_sitodp_32s_64_6_no_dsp_1_ip.tcl",
      "impl\/misc\/master_audio_control_sitofp_32ns_32_6_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/master_audio_control.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "master_audio_control_dadd_64ns_64ns_64_7_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 5 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name master_audio_control_dadd_64ns_64ns_64_7_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "master_audio_control_dmul_64ns_64ns_64_7_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 5 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name master_audio_control_dmul_64ns_64ns_64_7_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "master_audio_control_fadd_32ns_32ns_32_7_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 5 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name master_audio_control_fadd_32ns_32ns_32_7_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "master_audio_control_fmul_32ns_32ns_32_4_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name master_audio_control_fmul_32ns_32ns_32_4_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "master_audio_control_sitodp_32s_64_6_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name master_audio_control_sitodp_32s_64_6_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "master_audio_control_sitofp_32ns_32_6_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name master_audio_control_sitofp_32ns_32_6_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "in_r:out_r",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "in_r": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "64",
      "portPrefix": "in_r_",
      "ports": [
        "in_r_TDATA",
        "in_r_TREADY",
        "in_r_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "in"
        }]
    },
    "out_r": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "direction": "out",
      "dataWidth": "64",
      "portPrefix": "out_r_",
      "ports": [
        "out_r_TDATA",
        "out_r_TREADY",
        "out_r_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "out"
        }]
    },
    "enable_distortion": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"enable_distortion": "DATA"},
      "ports": ["enable_distortion"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "enable_distortion"
        }]
    },
    "enable_echo": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"enable_echo": "DATA"},
      "ports": ["enable_echo"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "enable_echo"
        }]
    },
    "enable_eq": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"enable_eq": "DATA"},
      "ports": ["enable_eq"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "enable_eq"
        }]
    },
    "hard_clip_level": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"hard_clip_level": "DATA"},
      "ports": ["hard_clip_level"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "hard_clip_level"
        }]
    },
    "gain_low": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"gain_low": "DATA"},
      "ports": ["gain_low"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "gain_low"
        }]
    },
    "gain_mid": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"gain_mid": "DATA"},
      "ports": ["gain_mid"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "gain_mid"
        }]
    },
    "gain_high": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"gain_high": "DATA"},
      "ports": ["gain_high"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "gain_high"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "in_r_TDATA": {
      "dir": "in",
      "width": "64"
    },
    "in_r_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in_r_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "out_r_TDATA": {
      "dir": "out",
      "width": "64"
    },
    "out_r_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "out_r_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "enable_distortion": {
      "dir": "in",
      "width": "1"
    },
    "enable_echo": {
      "dir": "in",
      "width": "1"
    },
    "enable_eq": {
      "dir": "in",
      "width": "1"
    },
    "hard_clip_level": {
      "dir": "in",
      "width": "32"
    },
    "gain_low": {
      "dir": "in",
      "width": "32"
    },
    "gain_mid": {
      "dir": "in",
      "width": "32"
    },
    "gain_high": {
      "dir": "in",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "master_audio_control",
      "BindInstances": "temp1_fifo_U temp2_fifo_U icmp_ln29_fu_637_p2 x_1_fu_647_p3 sub_ln30_fu_655_p2 icmp_ln30_fu_665_p2 x_fu_732_p3 sparsemux_33_4_24_1_1_U8 sitodp_32s_64_6_no_dsp_1_U6 dmul_64ns_64ns_64_7_max_dsp_1_U5 sitodp_32s_64_6_no_dsp_1_U6 dadd_64ns_64ns_64_7_no_dsp_1_U4 icmp_ln142_fu_1026_p2 sub_ln142_fu_978_p2 icmp_ln142_1_fu_1031_p2 icmp_ln142_2_fu_984_p2 icmp_ln142_3_fu_990_p2 lshr_ln142_fu_1004_p2 tmp_3_fu_1100_p6 sub_ln142_1_fu_1014_p2 icmp_ln142_4_fu_1020_p2 shl_ln142_fu_1049_p2 tmp_3_fu_1100_p8 xor_ln142_fu_1061_p2 and_ln142_fu_1067_p2 or_ln142_fu_1073_p2 xor_ln142_1_fu_1079_p2 and_ln142_1_fu_1085_p2 sparsemux_9_3_24_1_1_U11 sub_ln142_2_fu_1123_p2 output_value_fu_1129_p3 grp_fu_719_p0 srem_17ns_17ns_17_21_1_U7 sitofp_32ns_32_6_no_dsp_1_U3 sitofp_32ns_32_6_no_dsp_1_U3 sitofp_32ns_32_6_no_dsp_1_U3 mul_24s_10ns_34_1_1_U18 icmp_ln27_fu_1699_p2 add_ln27_fu_1705_p2 select_ln27_fu_1711_p3 select_ln27_10_fu_1719_p3 mul_24s_11ns_35_1_1_U16 icmp_ln27_1_fu_1549_p2 add_ln27_1_fu_1738_p2 select_ln27_1_fu_1743_p3 select_ln27_15_fu_1749_p3 icmp_ln27_2_fu_1437_p2 add_ln27_2_fu_1443_p2 select_ln27_2_fu_1449_p3 select_ln27_16_fu_1457_p3 mul_24s_11ns_35_1_1_U12 icmp_ln27_3_fu_1203_p2 add_ln27_3_fu_1238_p2 select_ln27_3_fu_1243_p3 select_ln27_17_fu_1249_p3 mul_24s_10ns_34_1_1_U13 icmp_ln27_4_fu_1263_p2 add_ln27_4_fu_1268_p2 select_ln27_4_fu_1273_p3 select_ln27_18_fu_1280_p3 add_ln27_5_fu_1756_p2 add_ln27_6_fu_1291_p2 mul_24s_10s_34_1_1_U19 icmp_ln27_5_fu_1815_p2 add_ln27_9_fu_1821_p2 select_ln27_5_fu_1827_p3 select_ln27_19_fu_1835_p3 mul_24s_12ns_36_1_1_U17 icmp_ln27_6_fu_1762_p2 add_ln27_10_fu_1854_p2 select_ln27_6_fu_1859_p3 select_ln27_20_fu_1865_p3 icmp_ln27_7_fu_1634_p2 add_ln27_11_fu_1640_p2 select_ln27_7_fu_1646_p3 select_ln27_21_fu_1654_p3 mul_24s_12ns_36_1_1_U14 icmp_ln27_8_fu_1335_p2 add_ln27_12_fu_1472_p2 select_ln27_8_fu_1477_p3 select_ln27_22_fu_1483_p3 mul_24s_10s_34_1_1_U15 icmp_ln27_9_fu_1497_p2 add_ln27_13_fu_1502_p2 select_ln27_9_fu_1507_p3 select_ln27_23_fu_1514_p3 add_ln27_14_fu_1872_p2 add_ln27_15_fu_1525_p2 mul_24s_11s_35_1_1_U10 icmp_ln27_10_fu_925_p2 add_ln27_18_fu_1885_p2 select_ln27_11_fu_1890_p3 select_ln27_24_fu_1896_p3 icmp_ln27_11_fu_1994_p2 add_ln27_19_fu_2000_p2 select_ln27_12_fu_2006_p3 select_ln27_25_fu_2014_p3 mul_24s_11s_35_1_1_U20 icmp_ln27_12_fu_2046_p2 add_ln27_20_fu_2052_p2 select_ln27_13_fu_2073_p3 select_ln27_26_fu_2078_p3 mul_24s_10s_34_1_1_U9 icmp_ln27_13_fu_901_p2 add_ln27_21_fu_906_p2 select_ln27_14_fu_911_p3 select_ln27_27_fu_918_p3 add_ln27_22_fu_1907_p2 add_ln27_23_fu_2095_p2 sitofp_32ns_32_6_no_dsp_1_U3 fmul_32ns_32ns_32_4_max_dsp_1_U2 sitofp_32ns_32_6_no_dsp_1_U3 fmul_32ns_32ns_32_4_max_dsp_1_U2 fadd_32ns_32ns_32_7_full_dsp_1_U1 sitofp_32ns_32_6_no_dsp_1_U3 fmul_32ns_32ns_32_4_max_dsp_1_U2 fadd_32ns_32ns_32_7_full_dsp_1_U1 icmp_ln143_fu_2227_p2 sub_ln143_fu_2175_p2 icmp_ln143_1_fu_2232_p2 icmp_ln143_2_fu_2185_p2 icmp_ln143_3_fu_2191_p2 lshr_ln143_fu_2201_p2 select_ln143_fu_2207_p3 sub_ln143_1_fu_2215_p2 icmp_ln143_4_fu_2221_p2 shl_ln143_fu_2244_p2 tmp_25_fu_2295_p8 xor_ln143_fu_2256_p2 and_ln143_fu_2262_p2 or_ln143_fu_2268_p2 xor_ln143_1_fu_2274_p2 and_ln143_1_fu_2280_p2 sparsemux_9_3_24_1_1_U21 sub_ln143_2_fu_2317_p2 processed_sample_fu_2323_p3 echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_U echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_13_U echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_14_U echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_15_U echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_16_U echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_17_U echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_18_U echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_19_U echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_20_U echo_stream_axis_sample_0_stream_axis_sample_0_bool_delay_buffer_21_U p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_10_U p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_11_U p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_12_U p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_13_U p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_14_U p_ZZ4echoRN3hls6streamI11axis_sampleLi0EEES3_bE12delay_buffer_15_U"
    },
    "Info": {"master_audio_control": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"master_audio_control": {
        "Latency": {
          "LatencyBest": "50",
          "LatencyAvg": "50",
          "LatencyWorst": "50",
          "PipelineII": "20",
          "PipelineDepth": "51",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "13.955"
        },
        "Area": {
          "BRAM_18K": "96",
          "AVAIL_BRAM": "100",
          "UTIL_BRAM": "96",
          "DSP": "27",
          "AVAIL_DSP": "90",
          "UTIL_DSP": "30",
          "FF": "4609",
          "AVAIL_FF": "41600",
          "UTIL_FF": "11",
          "LUT": "5846",
          "AVAIL_LUT": "20800",
          "UTIL_LUT": "28",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-02-20 15:33:51 -0600",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
