// Seed: 1054926932
module module_0 #(
    parameter id_6 = 32'd45,
    parameter id_7 = 32'd56
) (
    output supply1 id_0,
    input tri0 id_1,
    output supply0 id_2,
    output supply0 id_3,
    input tri1 id_4
);
  assign id_0 = (id_1);
  logic _id_6 = 1 - -1;
  wire  _id_7;
  assign id_3 = -1;
  wire [-1 : id_7] id_8;
  assign module_1.id_3 = 0;
  wire [id_6  .  id_7 : id_6] id_9;
  wire id_10;
endmodule
module module_1 (
    output tri1 id_0,
    output supply0 id_1,
    input wand id_2,
    output tri id_3,
    input wor id_4,
    input tri1 id_5,
    input supply1 id_6
);
  assign id_0 = -1;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_0,
      id_0,
      id_5
  );
endmodule
