// Seed: 4091977875
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output supply1 id_2;
  input wire id_1;
  assign id_2 = -1;
endmodule
module module_1 #(
    parameter id_3 = 32'd24,
    parameter id_4 = 32'd95
) (
    output tri0 id_0,
    input wor id_1,
    input supply1 id_2,
    output wand _id_3,
    input supply1 _id_4,
    input wor id_5,
    input wor id_6,
    input tri0 id_7,
    output wire id_8[id_3 : id_4]
);
  logic id_10;
  wire id_11, id_12, id_13;
  wire id_14, id_15, id_16;
  module_0 modCall_1 (
      id_15,
      id_10,
      id_12,
      id_12
  );
  logic id_17;
  ;
  wire [-1 : -1] id_18;
  assign id_13 = 1;
endmodule
