Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Jun 19 16:43:24 2024
| Host         : DESKTOP-40PU04J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (28)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (28)
-------------------------------------
 There are 28 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.109    -1398.149                    640                 7442        0.051        0.000                      0                 7414        1.845        0.000                       0                  2609  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                            ------------         ----------      --------------
adc_clk                                          {0.000 4.000}        8.000           125.000         
clk_fpga_0                                       {0.000 4.000}        8.000           125.000         
rx_clk                                           {0.000 2.000}        4.000           250.000         
system_i/SignalGenerator/clk_wiz_0/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_system_clk_wiz_0_0                    {0.000 2.000}        4.000           250.000         
  clkfbout_system_clk_wiz_0_0                    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk                                               -5.109    -1398.100                    638                 2606        0.051        0.000                      0                 2578        3.500        0.000                       0                  1021  
clk_fpga_0                                             0.500        0.000                      0                 4186        0.091        0.000                      0                 4186        3.020        0.000                       0                  1580  
system_i/SignalGenerator/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_0                                                                                                                                                                      1.845        0.000                       0                     4  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                                      5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    adc_clk            -0.934     -153.643                    247                 1561        0.146        0.000                      0                 1561  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         adc_clk                  3.063        0.000                      0                    7        0.605        0.000                      0                    7  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :          638  Failing Endpoints,  Worst Slack       -5.109ns,  Total Violation    -1398.100ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.109ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/arg_carry_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg_i_16_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        12.999ns  (logic 7.241ns (55.703%)  route 5.758ns (44.297%))
  Logic Levels:           23  (CARRY4=17 LUT2=4 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 12.404 - 8.000 ) 
    Source Clock Delay      (SCD):    4.834ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.673     4.834    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X7Y16          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.456     5.290 r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry_i_3_psdsp/Q
                         net (fo=2, routed)           0.629     5.919    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_n_105
    SLICE_X6Y16          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.439 r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     6.439    system_i/biquadFilter/biquadFilter_0/inst/arg_carry_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.762 r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry__0/O[1]
                         net (fo=1, routed)           0.712     7.475    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__1[-38]
    SLICE_X11Y17         LUT2 (Prop_lut2_I1_O)        0.306     7.781 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__4_i_3__0/O
                         net (fo=1, routed)           0.000     7.781    system_i/biquadFilter/biquadFilter_0/inst/i__carry__4_i_3__0_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.331 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.331    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__4_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.665 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5/O[1]
                         net (fo=2, routed)           0.689     9.353    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5_n_6
    SLICE_X13Y20         LUT2 (Prop_lut2_I0_O)        0.303     9.656 r  system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__1_i_4/O
                         net (fo=1, routed)           0.000     9.656    system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__1_i_4_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.188 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.188    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__1_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.522 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__2/O[1]
                         net (fo=2, routed)           0.630    11.152    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__2_n_6
    SLICE_X12Y21         LUT2 (Prop_lut2_I0_O)        0.303    11.455 r  system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__2_i_3/O
                         net (fo=1, routed)           0.000    11.455    system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__2_i_3_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.988 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.988    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__2_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.105 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.105    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__3_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.222 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.222    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__4_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.339 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__5/CO[3]
                         net (fo=1, routed)           0.009    12.348    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__5_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.671 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__6/O[1]
                         net (fo=2, routed)           0.771    13.442    system_i/biquadFilter/biquadFilter_0/inst/resize[46]
    SLICE_X9Y25          LUT2 (Prop_lut2_I0_O)        0.306    13.748 r  system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__6_i_3/O
                         net (fo=1, routed)           0.000    13.748    system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__6_i_3_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.298 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.298    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__6_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.412 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.412    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__7_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.526 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__8/CO[3]
                         net (fo=1, routed)           0.000    14.526    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__8_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.640 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__9/CO[3]
                         net (fo=1, routed)           0.000    14.640    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__9_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.754 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__10/CO[3]
                         net (fo=1, routed)           0.000    14.754    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__10_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.088 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11/O[1]
                         net (fo=2, routed)           0.815    15.903    system_i/biquadFilter/biquadFilter_0/inst/p_0_in_0
    SLICE_X8Y30          LUT6 (Prop_lut6_I5_O)        0.303    16.206 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_18/O
                         net (fo=37, routed)          1.005    17.210    system_i/biquadFilter/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X8Y22          LUT6 (Prop_lut6_I0_O)        0.124    17.334 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_16/O
                         net (fo=4, routed)           0.499    17.833    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-30]
    SLICE_X7Y22          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_16_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.492    12.404    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X7Y22          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_16_psdsp_1/C
                         clock pessimism              0.399    12.803    
                         clock uncertainty           -0.035    12.768    
    SLICE_X7Y22          FDRE (Setup_fdre_C_D)       -0.043    12.725    system_i/biquadFilter/biquadFilter_0/inst/arg_i_16_psdsp_1
  -------------------------------------------------------------------
                         required time                         12.725    
                         arrival time                         -17.833    
  -------------------------------------------------------------------
                         slack                                 -5.109    

Slack (VIOLATED) :        -5.075ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/arg_carry_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_20_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        12.930ns  (logic 7.241ns (56.003%)  route 5.689ns (43.997%))
  Logic Levels:           23  (CARRY4=17 LUT2=4 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 12.405 - 8.000 ) 
    Source Clock Delay      (SCD):    4.834ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.673     4.834    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X7Y16          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.456     5.290 r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry_i_3_psdsp/Q
                         net (fo=2, routed)           0.629     5.919    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_n_105
    SLICE_X6Y16          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.439 r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     6.439    system_i/biquadFilter/biquadFilter_0/inst/arg_carry_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.762 r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry__0/O[1]
                         net (fo=1, routed)           0.712     7.475    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__1[-38]
    SLICE_X11Y17         LUT2 (Prop_lut2_I1_O)        0.306     7.781 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__4_i_3__0/O
                         net (fo=1, routed)           0.000     7.781    system_i/biquadFilter/biquadFilter_0/inst/i__carry__4_i_3__0_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.331 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.331    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__4_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.665 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5/O[1]
                         net (fo=2, routed)           0.689     9.353    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5_n_6
    SLICE_X13Y20         LUT2 (Prop_lut2_I0_O)        0.303     9.656 r  system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__1_i_4/O
                         net (fo=1, routed)           0.000     9.656    system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__1_i_4_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.188 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.188    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__1_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.522 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__2/O[1]
                         net (fo=2, routed)           0.630    11.152    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__2_n_6
    SLICE_X12Y21         LUT2 (Prop_lut2_I0_O)        0.303    11.455 r  system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__2_i_3/O
                         net (fo=1, routed)           0.000    11.455    system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__2_i_3_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.988 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.988    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__2_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.105 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.105    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__3_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.222 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.222    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__4_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.339 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__5/CO[3]
                         net (fo=1, routed)           0.009    12.348    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__5_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.671 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__6/O[1]
                         net (fo=2, routed)           0.771    13.442    system_i/biquadFilter/biquadFilter_0/inst/resize[46]
    SLICE_X9Y25          LUT2 (Prop_lut2_I0_O)        0.306    13.748 r  system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__6_i_3/O
                         net (fo=1, routed)           0.000    13.748    system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__6_i_3_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.298 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.298    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__6_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.412 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.412    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__7_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.526 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__8/CO[3]
                         net (fo=1, routed)           0.000    14.526    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__8_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.640 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__9/CO[3]
                         net (fo=1, routed)           0.000    14.640    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__9_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.754 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__10/CO[3]
                         net (fo=1, routed)           0.000    14.754    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__10_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.088 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11/O[1]
                         net (fo=2, routed)           0.815    15.903    system_i/biquadFilter/biquadFilter_0/inst/p_0_in_0
    SLICE_X8Y30          LUT6 (Prop_lut6_I5_O)        0.303    16.206 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_18/O
                         net (fo=37, routed)          1.087    17.293    system_i/biquadFilter/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X8Y21          LUT6 (Prop_lut6_I0_O)        0.124    17.417 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_20/O
                         net (fo=5, routed)           0.347    17.764    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-13]
    SLICE_X8Y22          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_20_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.493    12.405    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X8Y22          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_20_psdsp_1/C
                         clock pessimism              0.364    12.769    
                         clock uncertainty           -0.035    12.734    
    SLICE_X8Y22          FDRE (Setup_fdre_C_D)       -0.045    12.689    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_20_psdsp_1
  -------------------------------------------------------------------
                         required time                         12.689    
                         arrival time                         -17.764    
  -------------------------------------------------------------------
                         slack                                 -5.075    

Slack (VIOLATED) :        -5.071ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/arg_carry_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_19_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        12.900ns  (logic 7.241ns (56.132%)  route 5.659ns (43.868%))
  Logic Levels:           23  (CARRY4=17 LUT2=4 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 12.401 - 8.000 ) 
    Source Clock Delay      (SCD):    4.834ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.673     4.834    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X7Y16          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.456     5.290 r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry_i_3_psdsp/Q
                         net (fo=2, routed)           0.629     5.919    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_n_105
    SLICE_X6Y16          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.439 r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     6.439    system_i/biquadFilter/biquadFilter_0/inst/arg_carry_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.762 r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry__0/O[1]
                         net (fo=1, routed)           0.712     7.475    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__1[-38]
    SLICE_X11Y17         LUT2 (Prop_lut2_I1_O)        0.306     7.781 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__4_i_3__0/O
                         net (fo=1, routed)           0.000     7.781    system_i/biquadFilter/biquadFilter_0/inst/i__carry__4_i_3__0_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.331 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.331    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__4_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.665 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5/O[1]
                         net (fo=2, routed)           0.689     9.353    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5_n_6
    SLICE_X13Y20         LUT2 (Prop_lut2_I0_O)        0.303     9.656 r  system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__1_i_4/O
                         net (fo=1, routed)           0.000     9.656    system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__1_i_4_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.188 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.188    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__1_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.522 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__2/O[1]
                         net (fo=2, routed)           0.630    11.152    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__2_n_6
    SLICE_X12Y21         LUT2 (Prop_lut2_I0_O)        0.303    11.455 r  system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__2_i_3/O
                         net (fo=1, routed)           0.000    11.455    system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__2_i_3_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.988 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.988    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__2_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.105 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.105    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__3_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.222 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.222    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__4_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.339 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__5/CO[3]
                         net (fo=1, routed)           0.009    12.348    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__5_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.671 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__6/O[1]
                         net (fo=2, routed)           0.771    13.442    system_i/biquadFilter/biquadFilter_0/inst/resize[46]
    SLICE_X9Y25          LUT2 (Prop_lut2_I0_O)        0.306    13.748 r  system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__6_i_3/O
                         net (fo=1, routed)           0.000    13.748    system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__6_i_3_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.298 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.298    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__6_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.412 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.412    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__7_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.526 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__8/CO[3]
                         net (fo=1, routed)           0.000    14.526    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__8_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.640 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__9/CO[3]
                         net (fo=1, routed)           0.000    14.640    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__9_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.754 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__10/CO[3]
                         net (fo=1, routed)           0.000    14.754    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__10_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.088 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11/O[1]
                         net (fo=2, routed)           0.815    15.903    system_i/biquadFilter/biquadFilter_0/inst/p_0_in_0
    SLICE_X8Y30          LUT6 (Prop_lut6_I5_O)        0.303    16.206 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_18/O
                         net (fo=37, routed)          1.031    17.237    system_i/biquadFilter/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X8Y25          LUT6 (Prop_lut6_I0_O)        0.124    17.361 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_19/O
                         net (fo=5, routed)           0.373    17.734    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-12]
    SLICE_X7Y25          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_19_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.489    12.401    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X7Y25          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_19_psdsp_1/C
                         clock pessimism              0.364    12.765    
                         clock uncertainty           -0.035    12.730    
    SLICE_X7Y25          FDRE (Setup_fdre_C_D)       -0.067    12.663    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_19_psdsp_1
  -------------------------------------------------------------------
                         required time                         12.663    
                         arrival time                         -17.734    
  -------------------------------------------------------------------
                         slack                                 -5.071    

Slack (VIOLATED) :        -5.069ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/arg_carry_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_14_psdsp_2/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        12.954ns  (logic 7.241ns (55.897%)  route 5.713ns (44.103%))
  Logic Levels:           23  (CARRY4=17 LUT2=4 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 12.404 - 8.000 ) 
    Source Clock Delay      (SCD):    4.834ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.673     4.834    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X7Y16          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.456     5.290 r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry_i_3_psdsp/Q
                         net (fo=2, routed)           0.629     5.919    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_n_105
    SLICE_X6Y16          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.439 r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     6.439    system_i/biquadFilter/biquadFilter_0/inst/arg_carry_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.762 r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry__0/O[1]
                         net (fo=1, routed)           0.712     7.475    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__1[-38]
    SLICE_X11Y17         LUT2 (Prop_lut2_I1_O)        0.306     7.781 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__4_i_3__0/O
                         net (fo=1, routed)           0.000     7.781    system_i/biquadFilter/biquadFilter_0/inst/i__carry__4_i_3__0_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.331 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.331    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__4_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.665 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5/O[1]
                         net (fo=2, routed)           0.689     9.353    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5_n_6
    SLICE_X13Y20         LUT2 (Prop_lut2_I0_O)        0.303     9.656 r  system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__1_i_4/O
                         net (fo=1, routed)           0.000     9.656    system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__1_i_4_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.188 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.188    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__1_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.522 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__2/O[1]
                         net (fo=2, routed)           0.630    11.152    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__2_n_6
    SLICE_X12Y21         LUT2 (Prop_lut2_I0_O)        0.303    11.455 r  system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__2_i_3/O
                         net (fo=1, routed)           0.000    11.455    system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__2_i_3_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.988 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.988    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__2_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.105 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.105    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__3_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.222 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.222    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__4_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.339 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__5/CO[3]
                         net (fo=1, routed)           0.009    12.348    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__5_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.671 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__6/O[1]
                         net (fo=2, routed)           0.771    13.442    system_i/biquadFilter/biquadFilter_0/inst/resize[46]
    SLICE_X9Y25          LUT2 (Prop_lut2_I0_O)        0.306    13.748 r  system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__6_i_3/O
                         net (fo=1, routed)           0.000    13.748    system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__6_i_3_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.298 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.298    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__6_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.412 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.412    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__7_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.526 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__8/CO[3]
                         net (fo=1, routed)           0.000    14.526    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__8_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.640 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__9/CO[3]
                         net (fo=1, routed)           0.000    14.640    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__9_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.754 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__10/CO[3]
                         net (fo=1, routed)           0.000    14.754    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__10_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.088 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11/O[1]
                         net (fo=2, routed)           0.815    15.903    system_i/biquadFilter/biquadFilter_0/inst/p_0_in_0
    SLICE_X8Y30          LUT6 (Prop_lut6_I5_O)        0.303    16.206 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_18/O
                         net (fo=37, routed)          1.084    17.290    system_i/biquadFilter/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X8Y27          LUT6 (Prop_lut6_I0_O)        0.124    17.414 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_14/O
                         net (fo=5, routed)           0.375    17.788    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-7]
    SLICE_X8Y26          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_14_psdsp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.492    12.404    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X8Y26          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_14_psdsp_2/C
                         clock pessimism              0.364    12.768    
                         clock uncertainty           -0.035    12.733    
    SLICE_X8Y26          FDRE (Setup_fdre_C_D)       -0.013    12.720    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_14_psdsp_2
  -------------------------------------------------------------------
                         required time                         12.720    
                         arrival time                         -17.788    
  -------------------------------------------------------------------
                         slack                                 -5.069    

Slack (VIOLATED) :        -5.068ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/arg_carry_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_14_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        12.920ns  (logic 7.241ns (56.047%)  route 5.679ns (43.953%))
  Logic Levels:           23  (CARRY4=17 LUT2=4 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 12.402 - 8.000 ) 
    Source Clock Delay      (SCD):    4.834ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.673     4.834    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X7Y16          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.456     5.290 r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry_i_3_psdsp/Q
                         net (fo=2, routed)           0.629     5.919    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_n_105
    SLICE_X6Y16          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.439 r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     6.439    system_i/biquadFilter/biquadFilter_0/inst/arg_carry_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.762 r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry__0/O[1]
                         net (fo=1, routed)           0.712     7.475    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__1[-38]
    SLICE_X11Y17         LUT2 (Prop_lut2_I1_O)        0.306     7.781 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__4_i_3__0/O
                         net (fo=1, routed)           0.000     7.781    system_i/biquadFilter/biquadFilter_0/inst/i__carry__4_i_3__0_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.331 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.331    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__4_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.665 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5/O[1]
                         net (fo=2, routed)           0.689     9.353    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5_n_6
    SLICE_X13Y20         LUT2 (Prop_lut2_I0_O)        0.303     9.656 r  system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__1_i_4/O
                         net (fo=1, routed)           0.000     9.656    system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__1_i_4_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.188 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.188    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__1_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.522 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__2/O[1]
                         net (fo=2, routed)           0.630    11.152    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__2_n_6
    SLICE_X12Y21         LUT2 (Prop_lut2_I0_O)        0.303    11.455 r  system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__2_i_3/O
                         net (fo=1, routed)           0.000    11.455    system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__2_i_3_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.988 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.988    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__2_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.105 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.105    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__3_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.222 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.222    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__4_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.339 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__5/CO[3]
                         net (fo=1, routed)           0.009    12.348    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__5_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.671 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__6/O[1]
                         net (fo=2, routed)           0.771    13.442    system_i/biquadFilter/biquadFilter_0/inst/resize[46]
    SLICE_X9Y25          LUT2 (Prop_lut2_I0_O)        0.306    13.748 r  system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__6_i_3/O
                         net (fo=1, routed)           0.000    13.748    system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__6_i_3_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.298 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.298    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__6_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.412 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.412    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__7_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.526 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__8/CO[3]
                         net (fo=1, routed)           0.000    14.526    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__8_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.640 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__9/CO[3]
                         net (fo=1, routed)           0.000    14.640    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__9_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.754 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__10/CO[3]
                         net (fo=1, routed)           0.000    14.754    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__10_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.088 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11/O[1]
                         net (fo=2, routed)           0.815    15.903    system_i/biquadFilter/biquadFilter_0/inst/p_0_in_0
    SLICE_X8Y30          LUT6 (Prop_lut6_I5_O)        0.303    16.206 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_18/O
                         net (fo=37, routed)          1.084    17.290    system_i/biquadFilter/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X8Y27          LUT6 (Prop_lut6_I0_O)        0.124    17.414 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_14/O
                         net (fo=5, routed)           0.340    17.754    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-7]
    SLICE_X8Y25          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_14_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.490    12.402    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X8Y25          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_14_psdsp_1/C
                         clock pessimism              0.364    12.766    
                         clock uncertainty           -0.035    12.731    
    SLICE_X8Y25          FDRE (Setup_fdre_C_D)       -0.045    12.686    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_14_psdsp_1
  -------------------------------------------------------------------
                         required time                         12.686    
                         arrival time                         -17.754    
  -------------------------------------------------------------------
                         slack                                 -5.068    

Slack (VIOLATED) :        -5.067ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/arg_carry_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_20_psdsp_3/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        12.957ns  (logic 7.241ns (55.887%)  route 5.716ns (44.113%))
  Logic Levels:           23  (CARRY4=17 LUT2=4 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    4.834ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.673     4.834    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X7Y16          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.456     5.290 r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry_i_3_psdsp/Q
                         net (fo=2, routed)           0.629     5.919    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_n_105
    SLICE_X6Y16          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.439 r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     6.439    system_i/biquadFilter/biquadFilter_0/inst/arg_carry_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.762 r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry__0/O[1]
                         net (fo=1, routed)           0.712     7.475    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__1[-38]
    SLICE_X11Y17         LUT2 (Prop_lut2_I1_O)        0.306     7.781 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__4_i_3__0/O
                         net (fo=1, routed)           0.000     7.781    system_i/biquadFilter/biquadFilter_0/inst/i__carry__4_i_3__0_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.331 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.331    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__4_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.665 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5/O[1]
                         net (fo=2, routed)           0.689     9.353    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5_n_6
    SLICE_X13Y20         LUT2 (Prop_lut2_I0_O)        0.303     9.656 r  system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__1_i_4/O
                         net (fo=1, routed)           0.000     9.656    system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__1_i_4_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.188 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.188    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__1_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.522 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__2/O[1]
                         net (fo=2, routed)           0.630    11.152    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__2_n_6
    SLICE_X12Y21         LUT2 (Prop_lut2_I0_O)        0.303    11.455 r  system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__2_i_3/O
                         net (fo=1, routed)           0.000    11.455    system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__2_i_3_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.988 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.988    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__2_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.105 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.105    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__3_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.222 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.222    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__4_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.339 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__5/CO[3]
                         net (fo=1, routed)           0.009    12.348    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__5_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.671 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__6/O[1]
                         net (fo=2, routed)           0.771    13.442    system_i/biquadFilter/biquadFilter_0/inst/resize[46]
    SLICE_X9Y25          LUT2 (Prop_lut2_I0_O)        0.306    13.748 r  system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__6_i_3/O
                         net (fo=1, routed)           0.000    13.748    system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__6_i_3_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.298 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.298    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__6_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.412 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.412    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__7_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.526 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__8/CO[3]
                         net (fo=1, routed)           0.000    14.526    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__8_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.640 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__9/CO[3]
                         net (fo=1, routed)           0.000    14.640    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__9_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.754 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__10/CO[3]
                         net (fo=1, routed)           0.000    14.754    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__10_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.088 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11/O[1]
                         net (fo=2, routed)           0.815    15.903    system_i/biquadFilter/biquadFilter_0/inst/p_0_in_0
    SLICE_X8Y30          LUT6 (Prop_lut6_I5_O)        0.303    16.206 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_18/O
                         net (fo=37, routed)          1.087    17.293    system_i/biquadFilter/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X8Y21          LUT6 (Prop_lut6_I0_O)        0.124    17.417 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_20/O
                         net (fo=5, routed)           0.374    17.791    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-13]
    SLICE_X8Y20          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_20_psdsp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.496    12.408    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X8Y20          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_20_psdsp_3/C
                         clock pessimism              0.364    12.772    
                         clock uncertainty           -0.035    12.737    
    SLICE_X8Y20          FDRE (Setup_fdre_C_D)       -0.013    12.724    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_20_psdsp_3
  -------------------------------------------------------------------
                         required time                         12.724    
                         arrival time                         -17.791    
  -------------------------------------------------------------------
                         slack                                 -5.067    

Slack (VIOLATED) :        -5.060ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/arg_carry_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_14_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        12.946ns  (logic 7.241ns (55.930%)  route 5.705ns (44.069%))
  Logic Levels:           23  (CARRY4=17 LUT2=4 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    4.834ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.673     4.834    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X7Y16          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.456     5.290 r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry_i_3_psdsp/Q
                         net (fo=2, routed)           0.629     5.919    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_n_105
    SLICE_X6Y16          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.439 r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     6.439    system_i/biquadFilter/biquadFilter_0/inst/arg_carry_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.762 r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry__0/O[1]
                         net (fo=1, routed)           0.712     7.475    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__1[-38]
    SLICE_X11Y17         LUT2 (Prop_lut2_I1_O)        0.306     7.781 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__4_i_3__0/O
                         net (fo=1, routed)           0.000     7.781    system_i/biquadFilter/biquadFilter_0/inst/i__carry__4_i_3__0_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.331 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.331    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__4_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.665 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5/O[1]
                         net (fo=2, routed)           0.689     9.353    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5_n_6
    SLICE_X13Y20         LUT2 (Prop_lut2_I0_O)        0.303     9.656 r  system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__1_i_4/O
                         net (fo=1, routed)           0.000     9.656    system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__1_i_4_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.188 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.188    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__1_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.522 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__2/O[1]
                         net (fo=2, routed)           0.630    11.152    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__2_n_6
    SLICE_X12Y21         LUT2 (Prop_lut2_I0_O)        0.303    11.455 r  system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__2_i_3/O
                         net (fo=1, routed)           0.000    11.455    system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__2_i_3_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.988 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.988    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__2_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.105 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.105    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__3_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.222 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.222    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__4_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.339 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__5/CO[3]
                         net (fo=1, routed)           0.009    12.348    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__5_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.671 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__6/O[1]
                         net (fo=2, routed)           0.771    13.442    system_i/biquadFilter/biquadFilter_0/inst/resize[46]
    SLICE_X9Y25          LUT2 (Prop_lut2_I0_O)        0.306    13.748 r  system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__6_i_3/O
                         net (fo=1, routed)           0.000    13.748    system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__6_i_3_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.298 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.298    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__6_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.412 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.412    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__7_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.526 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__8/CO[3]
                         net (fo=1, routed)           0.000    14.526    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__8_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.640 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__9/CO[3]
                         net (fo=1, routed)           0.000    14.640    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__9_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.754 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__10/CO[3]
                         net (fo=1, routed)           0.000    14.754    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__10_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.088 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11/O[1]
                         net (fo=2, routed)           0.815    15.903    system_i/biquadFilter/biquadFilter_0/inst/p_0_in_0
    SLICE_X8Y30          LUT6 (Prop_lut6_I5_O)        0.303    16.206 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_18/O
                         net (fo=37, routed)          1.084    17.290    system_i/biquadFilter/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X8Y27          LUT6 (Prop_lut6_I0_O)        0.124    17.414 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_14/O
                         net (fo=5, routed)           0.367    17.781    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-7]
    SLICE_X8Y29          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_14_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.496    12.408    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X8Y29          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_14_psdsp/C
                         clock pessimism              0.364    12.772    
                         clock uncertainty           -0.035    12.737    
    SLICE_X8Y29          FDRE (Setup_fdre_C_D)       -0.016    12.721    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_14_psdsp
  -------------------------------------------------------------------
                         required time                         12.721    
                         arrival time                         -17.781    
  -------------------------------------------------------------------
                         slack                                 -5.060    

Slack (VIOLATED) :        -5.043ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/arg_carry_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_19_psdsp_2/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        12.896ns  (logic 7.241ns (56.147%)  route 5.655ns (43.853%))
  Logic Levels:           23  (CARRY4=17 LUT2=4 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 12.404 - 8.000 ) 
    Source Clock Delay      (SCD):    4.834ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.673     4.834    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X7Y16          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.456     5.290 r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry_i_3_psdsp/Q
                         net (fo=2, routed)           0.629     5.919    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_n_105
    SLICE_X6Y16          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.439 r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     6.439    system_i/biquadFilter/biquadFilter_0/inst/arg_carry_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.762 r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry__0/O[1]
                         net (fo=1, routed)           0.712     7.475    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__1[-38]
    SLICE_X11Y17         LUT2 (Prop_lut2_I1_O)        0.306     7.781 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__4_i_3__0/O
                         net (fo=1, routed)           0.000     7.781    system_i/biquadFilter/biquadFilter_0/inst/i__carry__4_i_3__0_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.331 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.331    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__4_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.665 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5/O[1]
                         net (fo=2, routed)           0.689     9.353    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5_n_6
    SLICE_X13Y20         LUT2 (Prop_lut2_I0_O)        0.303     9.656 r  system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__1_i_4/O
                         net (fo=1, routed)           0.000     9.656    system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__1_i_4_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.188 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.188    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__1_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.522 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__2/O[1]
                         net (fo=2, routed)           0.630    11.152    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__2_n_6
    SLICE_X12Y21         LUT2 (Prop_lut2_I0_O)        0.303    11.455 r  system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__2_i_3/O
                         net (fo=1, routed)           0.000    11.455    system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__2_i_3_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.988 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.988    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__2_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.105 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.105    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__3_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.222 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.222    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__4_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.339 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__5/CO[3]
                         net (fo=1, routed)           0.009    12.348    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__5_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.671 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__6/O[1]
                         net (fo=2, routed)           0.771    13.442    system_i/biquadFilter/biquadFilter_0/inst/resize[46]
    SLICE_X9Y25          LUT2 (Prop_lut2_I0_O)        0.306    13.748 r  system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__6_i_3/O
                         net (fo=1, routed)           0.000    13.748    system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__6_i_3_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.298 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.298    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__6_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.412 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.412    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__7_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.526 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__8/CO[3]
                         net (fo=1, routed)           0.000    14.526    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__8_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.640 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__9/CO[3]
                         net (fo=1, routed)           0.000    14.640    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__9_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.754 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__10/CO[3]
                         net (fo=1, routed)           0.000    14.754    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__10_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.088 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11/O[1]
                         net (fo=2, routed)           0.815    15.903    system_i/biquadFilter/biquadFilter_0/inst/p_0_in_0
    SLICE_X8Y30          LUT6 (Prop_lut6_I5_O)        0.303    16.206 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_18/O
                         net (fo=37, routed)          1.031    17.237    system_i/biquadFilter/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X8Y25          LUT6 (Prop_lut6_I0_O)        0.124    17.361 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_19/O
                         net (fo=5, routed)           0.370    17.731    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-12]
    SLICE_X8Y23          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_19_psdsp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.492    12.404    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X8Y23          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_19_psdsp_2/C
                         clock pessimism              0.364    12.768    
                         clock uncertainty           -0.035    12.733    
    SLICE_X8Y23          FDRE (Setup_fdre_C_D)       -0.045    12.688    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_19_psdsp_2
  -------------------------------------------------------------------
                         required time                         12.688    
                         arrival time                         -17.731    
  -------------------------------------------------------------------
                         slack                                 -5.043    

Slack (VIOLATED) :        -5.021ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/arg_carry_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_19_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        12.875ns  (logic 7.241ns (56.243%)  route 5.634ns (43.757%))
  Logic Levels:           23  (CARRY4=17 LUT2=4 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 12.404 - 8.000 ) 
    Source Clock Delay      (SCD):    4.834ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.673     4.834    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X7Y16          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.456     5.290 r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry_i_3_psdsp/Q
                         net (fo=2, routed)           0.629     5.919    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_n_105
    SLICE_X6Y16          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.439 r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     6.439    system_i/biquadFilter/biquadFilter_0/inst/arg_carry_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.762 r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry__0/O[1]
                         net (fo=1, routed)           0.712     7.475    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__1[-38]
    SLICE_X11Y17         LUT2 (Prop_lut2_I1_O)        0.306     7.781 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__4_i_3__0/O
                         net (fo=1, routed)           0.000     7.781    system_i/biquadFilter/biquadFilter_0/inst/i__carry__4_i_3__0_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.331 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.331    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__4_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.665 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5/O[1]
                         net (fo=2, routed)           0.689     9.353    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5_n_6
    SLICE_X13Y20         LUT2 (Prop_lut2_I0_O)        0.303     9.656 r  system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__1_i_4/O
                         net (fo=1, routed)           0.000     9.656    system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__1_i_4_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.188 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.188    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__1_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.522 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__2/O[1]
                         net (fo=2, routed)           0.630    11.152    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__2_n_6
    SLICE_X12Y21         LUT2 (Prop_lut2_I0_O)        0.303    11.455 r  system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__2_i_3/O
                         net (fo=1, routed)           0.000    11.455    system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__2_i_3_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.988 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.988    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__2_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.105 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.105    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__3_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.222 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.222    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__4_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.339 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__5/CO[3]
                         net (fo=1, routed)           0.009    12.348    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__5_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.671 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__6/O[1]
                         net (fo=2, routed)           0.771    13.442    system_i/biquadFilter/biquadFilter_0/inst/resize[46]
    SLICE_X9Y25          LUT2 (Prop_lut2_I0_O)        0.306    13.748 r  system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__6_i_3/O
                         net (fo=1, routed)           0.000    13.748    system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__6_i_3_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.298 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.298    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__6_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.412 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.412    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__7_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.526 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__8/CO[3]
                         net (fo=1, routed)           0.000    14.526    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__8_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.640 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__9/CO[3]
                         net (fo=1, routed)           0.000    14.640    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__9_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.754 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__10/CO[3]
                         net (fo=1, routed)           0.000    14.754    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__10_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.088 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11/O[1]
                         net (fo=2, routed)           0.815    15.903    system_i/biquadFilter/biquadFilter_0/inst/p_0_in_0
    SLICE_X8Y30          LUT6 (Prop_lut6_I5_O)        0.303    16.206 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_18/O
                         net (fo=37, routed)          1.031    17.237    system_i/biquadFilter/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X8Y25          LUT6 (Prop_lut6_I0_O)        0.124    17.361 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_19/O
                         net (fo=5, routed)           0.348    17.709    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-12]
    SLICE_X8Y26          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_19_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.492    12.404    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X8Y26          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_19_psdsp/C
                         clock pessimism              0.364    12.768    
                         clock uncertainty           -0.035    12.733    
    SLICE_X8Y26          FDRE (Setup_fdre_C_D)       -0.045    12.688    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg_i_19_psdsp
  -------------------------------------------------------------------
                         required time                         12.688    
                         arrival time                         -17.709    
  -------------------------------------------------------------------
                         slack                                 -5.021    

Slack (VIOLATED) :        -4.984ns  (required time - arrival time)
  Source:                 system_i/biquadFilter/biquadFilter_0/inst/arg_carry_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg_i_16_psdsp_3/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        12.855ns  (logic 7.241ns (56.328%)  route 5.614ns (43.672%))
  Logic Levels:           23  (CARRY4=17 LUT2=4 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 12.407 - 8.000 ) 
    Source Clock Delay      (SCD):    4.834ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.673     4.834    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X7Y16          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.456     5.290 r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry_i_3_psdsp/Q
                         net (fo=2, routed)           0.629     5.919    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0_n_105
    SLICE_X6Y16          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.439 r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     6.439    system_i/biquadFilter/biquadFilter_0/inst/arg_carry_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.762 r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry__0/O[1]
                         net (fo=1, routed)           0.712     7.475    system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__1[-38]
    SLICE_X11Y17         LUT2 (Prop_lut2_I1_O)        0.306     7.781 r  system_i/biquadFilter/biquadFilter_0/inst/i__carry__4_i_3__0/O
                         net (fo=1, routed)           0.000     7.781    system_i/biquadFilter/biquadFilter_0/inst/i__carry__4_i_3__0_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.331 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.331    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__4_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.665 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5/O[1]
                         net (fo=2, routed)           0.689     9.353    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i__carry__5_n_6
    SLICE_X13Y20         LUT2 (Prop_lut2_I0_O)        0.303     9.656 r  system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__1_i_4/O
                         net (fo=1, routed)           0.000     9.656    system_i/biquadFilter/biquadFilter_0/inst/i___192_carry__1_i_4_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.188 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.188    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__1_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.522 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__2/O[1]
                         net (fo=2, routed)           0.630    11.152    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___192_carry__2_n_6
    SLICE_X12Y21         LUT2 (Prop_lut2_I0_O)        0.303    11.455 r  system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__2_i_3/O
                         net (fo=1, routed)           0.000    11.455    system_i/biquadFilter/biquadFilter_0/inst/i___353_carry__2_i_3_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.988 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.988    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__2_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.105 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.105    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__3_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.222 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.222    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__4_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.339 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__5/CO[3]
                         net (fo=1, routed)           0.009    12.348    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__5_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.671 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___353_carry__6/O[1]
                         net (fo=2, routed)           0.771    13.442    system_i/biquadFilter/biquadFilter_0/inst/resize[46]
    SLICE_X9Y25          LUT2 (Prop_lut2_I0_O)        0.306    13.748 r  system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__6_i_3/O
                         net (fo=1, routed)           0.000    13.748    system_i/biquadFilter/biquadFilter_0/inst/i___517_carry__6_i_3_n_0
    SLICE_X9Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.298 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.298    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__6_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.412 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__7/CO[3]
                         net (fo=1, routed)           0.000    14.412    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__7_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.526 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__8/CO[3]
                         net (fo=1, routed)           0.000    14.526    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__8_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.640 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__9/CO[3]
                         net (fo=1, routed)           0.000    14.640    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__9_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.754 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__10/CO[3]
                         net (fo=1, routed)           0.000    14.754    system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__10_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.088 r  system_i/biquadFilter/biquadFilter_0/inst/arg_inferred__1/i___517_carry__11/O[1]
                         net (fo=2, routed)           0.815    15.903    system_i/biquadFilter/biquadFilter_0/inst/p_0_in_0
    SLICE_X8Y30          LUT6 (Prop_lut6_I5_O)        0.303    16.206 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_18/O
                         net (fo=37, routed)          1.005    17.210    system_i/biquadFilter/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X8Y22          LUT6 (Prop_lut6_I0_O)        0.124    17.334 r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_16/O
                         net (fo=4, routed)           0.355    17.689    system_i/biquadFilter/biquadFilter_0/inst/resize__0[-30]
    SLICE_X8Y21          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_16_psdsp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.495    12.407    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X8Y21          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_i_16_psdsp_3/C
                         clock pessimism              0.364    12.771    
                         clock uncertainty           -0.035    12.736    
    SLICE_X8Y21          FDRE (Setup_fdre_C_D)       -0.030    12.706    system_i/biquadFilter/biquadFilter_0/inst/arg_i_16_psdsp_3
  -------------------------------------------------------------------
                         required time                         12.706    
                         arrival time                         -17.689    
  -------------------------------------------------------------------
                         slack                                 -4.984    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 system_i/PID/PID_0/inst/input_sf_reg[-5]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PID/PID_0/inst/error_sf_reg[-5]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.256ns (58.260%)  route 0.183ns (41.740%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.555     1.610    system_i/PID/PID_0/inst/clk_i
    SLICE_X18Y19         FDRE                                         r  system_i/PID/PID_0/inst/input_sf_reg[-5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y19         FDRE (Prop_fdre_C_Q)         0.141     1.751 r  system_i/PID/PID_0/inst/input_sf_reg[-5]/Q
                         net (fo=1, routed)           0.183     1.935    system_i/PID/PID_0/inst/input_sf_reg[-_n_0_5]
    SLICE_X24Y19         LUT2 (Prop_lut2_I1_O)        0.045     1.980 r  system_i/PID/PID_0/inst/arg_carry__1_i_4/O
                         net (fo=1, routed)           0.000     1.980    system_i/PID/PID_0/inst/arg_carry__1_i_4_n_0
    SLICE_X24Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.050 r  system_i/PID/PID_0/inst/arg_carry__1/O[0]
                         net (fo=5, routed)           0.000     2.050    system_i/PID/PID_0/inst/arg_carry__1_n_7
    SLICE_X24Y19         FDRE                                         r  system_i/PID/PID_0/inst/error_sf_reg[-5]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.818     1.964    system_i/PID/PID_0/inst/clk_i
    SLICE_X24Y19         FDRE                                         r  system_i/PID/PID_0/inst/error_sf_reg[-5]/C
                         clock pessimism             -0.095     1.869    
    SLICE_X24Y19         FDRE (Hold_fdre_C_D)         0.130     1.999    system_i/PID/PID_0/inst/error_sf_reg[-5]
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 system_i/PID/PID_0/inst/set_point_sf_reg[-10]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PID/PID_0/inst/error_sf_reg[-10]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.273ns (61.561%)  route 0.170ns (38.439%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.554     1.609    system_i/PID/PID_0/inst/clk_i
    SLICE_X20Y17         FDRE                                         r  system_i/PID/PID_0/inst/set_point_sf_reg[-10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y17         FDRE (Prop_fdre_C_Q)         0.164     1.773 r  system_i/PID/PID_0/inst/set_point_sf_reg[-10]/Q
                         net (fo=2, routed)           0.170     1.944    system_i/PID/PID_0/inst/set_point_sf[-10]
    SLICE_X24Y17         LUT2 (Prop_lut2_I0_O)        0.045     1.989 r  system_i/PID/PID_0/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.000     1.989    system_i/PID/PID_0/inst/arg_carry_i_1_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.053 r  system_i/PID/PID_0/inst/arg_carry/O[3]
                         net (fo=5, routed)           0.000     2.053    system_i/PID/PID_0/inst/arg_carry_n_4
    SLICE_X24Y17         FDRE                                         r  system_i/PID/PID_0/inst/error_sf_reg[-10]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.820     1.966    system_i/PID/PID_0/inst/clk_i
    SLICE_X24Y17         FDRE                                         r  system_i/PID/PID_0/inst/error_sf_reg[-10]/C
                         clock pessimism             -0.095     1.871    
    SLICE_X24Y17         FDRE (Hold_fdre_C_D)         0.130     2.001    system_i/PID/PID_0/inst/error_sf_reg[-10]
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 system_i/PID/PID_0/inst/input_sf_reg[-5]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PID/PID_0/inst/error_sf_reg[-4]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.291ns (61.339%)  route 0.183ns (38.661%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.555     1.610    system_i/PID/PID_0/inst/clk_i
    SLICE_X18Y19         FDRE                                         r  system_i/PID/PID_0/inst/input_sf_reg[-5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y19         FDRE (Prop_fdre_C_Q)         0.141     1.751 r  system_i/PID/PID_0/inst/input_sf_reg[-5]/Q
                         net (fo=1, routed)           0.183     1.935    system_i/PID/PID_0/inst/input_sf_reg[-_n_0_5]
    SLICE_X24Y19         LUT2 (Prop_lut2_I1_O)        0.045     1.980 r  system_i/PID/PID_0/inst/arg_carry__1_i_4/O
                         net (fo=1, routed)           0.000     1.980    system_i/PID/PID_0/inst/arg_carry__1_i_4_n_0
    SLICE_X24Y19         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     2.085 r  system_i/PID/PID_0/inst/arg_carry__1/O[1]
                         net (fo=5, routed)           0.000     2.085    system_i/PID/PID_0/inst/arg_carry__1_n_6
    SLICE_X24Y19         FDRE                                         r  system_i/PID/PID_0/inst/error_sf_reg[-4]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.818     1.964    system_i/PID/PID_0/inst/clk_i
    SLICE_X24Y19         FDRE                                         r  system_i/PID/PID_0/inst/error_sf_reg[-4]/C
                         clock pessimism             -0.095     1.869    
    SLICE_X24Y19         FDRE (Hold_fdre_C_D)         0.130     1.999    system_i/PID/PID_0/inst/error_sf_reg[-4]
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 system_i/PID/PID_0/inst/set_point_sf_reg[-8]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PID/PID_0/inst/error_sf_reg[-8]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.275ns (56.879%)  route 0.208ns (43.121%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.553     1.608    system_i/PID/PID_0/inst/clk_i
    SLICE_X20Y18         FDRE                                         r  system_i/PID/PID_0/inst/set_point_sf_reg[-8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y18         FDRE (Prop_fdre_C_Q)         0.164     1.772 r  system_i/PID/PID_0/inst/set_point_sf_reg[-8]/Q
                         net (fo=2, routed)           0.208     1.981    system_i/PID/PID_0/inst/set_point_sf[-8]
    SLICE_X24Y18         LUT2 (Prop_lut2_I0_O)        0.045     2.026 r  system_i/PID/PID_0/inst/arg_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.026    system_i/PID/PID_0/inst/arg_carry__0_i_3_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.092 r  system_i/PID/PID_0/inst/arg_carry__0/O[1]
                         net (fo=5, routed)           0.000     2.092    system_i/PID/PID_0/inst/arg_carry__0_n_6
    SLICE_X24Y18         FDRE                                         r  system_i/PID/PID_0/inst/error_sf_reg[-8]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.819     1.965    system_i/PID/PID_0/inst/clk_i
    SLICE_X24Y18         FDRE                                         r  system_i/PID/PID_0/inst/error_sf_reg[-8]/C
                         clock pessimism             -0.095     1.870    
    SLICE_X24Y18         FDRE (Hold_fdre_C_D)         0.130     2.000    system_i/PID/PID_0/inst/error_sf_reg[-8]
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 system_i/PID/PID_0/inst/set_point_sf_reg[-7]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PID/PID_0/inst/error_sf_reg[-7]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.311ns (64.001%)  route 0.175ns (35.999%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.553     1.608    system_i/PID/PID_0/inst/clk_i
    SLICE_X20Y18         FDRE                                         r  system_i/PID/PID_0/inst/set_point_sf_reg[-7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y18         FDRE (Prop_fdre_C_Q)         0.148     1.756 r  system_i/PID/PID_0/inst/set_point_sf_reg[-7]/Q
                         net (fo=2, routed)           0.175     1.931    system_i/PID/PID_0/inst/set_point_sf[-7]
    SLICE_X24Y18         LUT2 (Prop_lut2_I0_O)        0.098     2.029 r  system_i/PID/PID_0/inst/arg_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.029    system_i/PID/PID_0/inst/arg_carry__0_i_2_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.094 r  system_i/PID/PID_0/inst/arg_carry__0/O[2]
                         net (fo=5, routed)           0.000     2.094    system_i/PID/PID_0/inst/arg_carry__0_n_5
    SLICE_X24Y18         FDRE                                         r  system_i/PID/PID_0/inst/error_sf_reg[-7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.819     1.965    system_i/PID/PID_0/inst/clk_i
    SLICE_X24Y18         FDRE                                         r  system_i/PID/PID_0/inst/error_sf_reg[-7]/C
                         clock pessimism             -0.095     1.870    
    SLICE_X24Y18         FDRE (Hold_fdre_C_D)         0.130     2.000    system_i/PID/PID_0/inst/error_sf_reg[-7]
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 system_i/PID/PID_0/inst/input_sf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PID/PID_0/inst/error_sf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.313ns (64.351%)  route 0.173ns (35.649%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.551     1.606    system_i/PID/PID_0/inst/clk_i
    SLICE_X20Y20         FDRE                                         r  system_i/PID/PID_0/inst/input_sf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y20         FDRE (Prop_fdre_C_Q)         0.164     1.770 r  system_i/PID/PID_0/inst/input_sf_reg[0]/Q
                         net (fo=2, routed)           0.173     1.944    system_i/PID/PID_0/inst/input_sf_reg_n_0_[0]
    SLICE_X24Y20         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149     2.093 r  system_i/PID/PID_0/inst/arg_carry__2/O[2]
                         net (fo=17, routed)          0.000     2.093    system_i/PID/PID_0/inst/arg_carry__2_n_5
    SLICE_X24Y20         FDRE                                         r  system_i/PID/PID_0/inst/error_sf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.817     1.963    system_i/PID/PID_0/inst/clk_i
    SLICE_X24Y20         FDRE                                         r  system_i/PID/PID_0/inst/error_sf_reg[1]/C
                         clock pessimism             -0.095     1.868    
    SLICE_X24Y20         FDRE (Hold_fdre_C_D)         0.130     1.998    system_i/PID/PID_0/inst/error_sf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 system_i/PID/PID_0/inst/set_point_sf_reg[-11]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PID/PID_0/inst/error_sf_reg[-11]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.311ns (63.069%)  route 0.182ns (36.931%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.554     1.609    system_i/PID/PID_0/inst/clk_i
    SLICE_X20Y17         FDRE                                         r  system_i/PID/PID_0/inst/set_point_sf_reg[-11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y17         FDRE (Prop_fdre_C_Q)         0.148     1.757 r  system_i/PID/PID_0/inst/set_point_sf_reg[-11]/Q
                         net (fo=2, routed)           0.182     1.939    system_i/PID/PID_0/inst/set_point_sf[-11]
    SLICE_X24Y17         LUT2 (Prop_lut2_I0_O)        0.098     2.037 r  system_i/PID/PID_0/inst/arg_carry_i_2/O
                         net (fo=1, routed)           0.000     2.037    system_i/PID/PID_0/inst/arg_carry_i_2_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.102 r  system_i/PID/PID_0/inst/arg_carry/O[2]
                         net (fo=5, routed)           0.000     2.102    system_i/PID/PID_0/inst/arg_carry_n_5
    SLICE_X24Y17         FDRE                                         r  system_i/PID/PID_0/inst/error_sf_reg[-11]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.820     1.966    system_i/PID/PID_0/inst/clk_i
    SLICE_X24Y17         FDRE                                         r  system_i/PID/PID_0/inst/error_sf_reg[-11]/C
                         clock pessimism             -0.095     1.871    
    SLICE_X24Y17         FDRE (Hold_fdre_C_D)         0.130     2.001    system_i/PID/PID_0/inst/error_sf_reg[-11]
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 system_i/PID/PID_0/inst/set_point_sf_reg[-13]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PID/PID_0/inst/error_sf_reg[-13]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.317ns (64.248%)  route 0.176ns (35.752%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.554     1.609    system_i/PID/PID_0/inst/clk_i
    SLICE_X20Y17         FDRE                                         r  system_i/PID/PID_0/inst/set_point_sf_reg[-13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y17         FDRE (Prop_fdre_C_Q)         0.148     1.757 r  system_i/PID/PID_0/inst/set_point_sf_reg[-13]/Q
                         net (fo=2, routed)           0.176     1.934    system_i/PID/PID_0/inst/set_point_sf[-13]
    SLICE_X24Y17         LUT2 (Prop_lut2_I0_O)        0.099     2.033 r  system_i/PID/PID_0/inst/arg_carry_i_4/O
                         net (fo=1, routed)           0.000     2.033    system_i/PID/PID_0/inst/arg_carry_i_4_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.103 r  system_i/PID/PID_0/inst/arg_carry/O[0]
                         net (fo=5, routed)           0.000     2.103    system_i/PID/PID_0/inst/arg_carry_n_7
    SLICE_X24Y17         FDRE                                         r  system_i/PID/PID_0/inst/error_sf_reg[-13]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.820     1.966    system_i/PID/PID_0/inst/clk_i
    SLICE_X24Y17         FDRE                                         r  system_i/PID/PID_0/inst/error_sf_reg[-13]/C
                         clock pessimism             -0.095     1.871    
    SLICE_X24Y17         FDRE (Hold_fdre_C_D)         0.130     2.001    system_i/PID/PID_0/inst/error_sf_reg[-13]
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 system_i/PID/PID_0/inst/set_point_sf_reg[-9]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PID/PID_0/inst/error_sf_reg[-9]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.317ns (64.248%)  route 0.176ns (35.752%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.553     1.608    system_i/PID/PID_0/inst/clk_i
    SLICE_X20Y18         FDRE                                         r  system_i/PID/PID_0/inst/set_point_sf_reg[-9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y18         FDRE (Prop_fdre_C_Q)         0.148     1.756 r  system_i/PID/PID_0/inst/set_point_sf_reg[-9]/Q
                         net (fo=2, routed)           0.176     1.933    system_i/PID/PID_0/inst/set_point_sf[-9]
    SLICE_X24Y18         LUT2 (Prop_lut2_I0_O)        0.099     2.032 r  system_i/PID/PID_0/inst/arg_carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.032    system_i/PID/PID_0/inst/arg_carry__0_i_4_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.102 r  system_i/PID/PID_0/inst/arg_carry__0/O[0]
                         net (fo=5, routed)           0.000     2.102    system_i/PID/PID_0/inst/arg_carry__0_n_7
    SLICE_X24Y18         FDRE                                         r  system_i/PID/PID_0/inst/error_sf_reg[-9]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.819     1.965    system_i/PID/PID_0/inst/clk_i
    SLICE_X24Y18         FDRE                                         r  system_i/PID/PID_0/inst/error_sf_reg[-9]/C
                         clock pessimism             -0.095     1.870    
    SLICE_X24Y18         FDRE (Hold_fdre_C_D)         0.130     2.000    system_i/PID/PID_0/inst/error_sf_reg[-9]
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 system_i/decimator_DualChannel_0/inst/output_1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PID/PID_0/inst/set_point_sf_reg[-3]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.187ns (39.991%)  route 0.281ns (60.009%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.555     1.610    system_i/decimator_DualChannel_0/inst/clk_i
    SLICE_X21Y16         FDRE                                         r  system_i/decimator_DualChannel_0/inst/output_1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y16         FDRE (Prop_fdre_C_Q)         0.141     1.751 r  system_i/decimator_DualChannel_0/inst/output_1_reg[10]/Q
                         net (fo=1, routed)           0.281     2.032    system_i/PID/PID_0/inst/set_point_ADC[10]
    SLICE_X22Y19         LUT3 (Prop_lut3_I0_O)        0.046     2.078 r  system_i/PID/PID_0/inst/set_point_sf[-3]_i_1/O
                         net (fo=1, routed)           0.000     2.078    system_i/PID/PID_0/inst/set_point_sf[-3]_i_1_n_0
    SLICE_X22Y19         FDRE                                         r  system_i/PID/PID_0/inst/set_point_sf_reg[-3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.818     1.964    system_i/PID/PID_0/inst/clk_i
    SLICE_X22Y19         FDRE                                         r  system_i/PID/PID_0/inst/set_point_sf_reg[-3]/C
                         clock pessimism             -0.095     1.869    
    SLICE_X22Y19         FDRE (Hold_fdre_C_D)         0.107     1.976    system_i/PID/PID_0/inst/set_point_sf_reg[-3]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.102    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X1Y7     system_i/PID/PID_0/inst/proportional_sf_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         8.000       4.313      DSP48_X1Y5     system_i/PID/PID_0/inst/derivative_sf_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         8.000       4.313      DSP48_X1Y11    system_i/biquadFilter/biquadFilter_0/inst/x1_sf_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         8.000       4.313      DSP48_X0Y17    system_i/biquadFilter/biquadFilter_0/inst/x2_sf_reg/CLK
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X1Y1     system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X1Y13    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X1Y10    system_i/biquadFilter/biquadFilter_0/inst/arg__4/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X0Y5     system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X1Y19    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/CLK
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X31Y35   system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg[15]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X31Y35   system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg[16]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X14Y14   system_i/DataAcquisition/inputCalibration_B/inst/input_i_sf_reg[-2]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X14Y14   system_i/DataAcquisition/inputCalibration_B/inst/input_i_sf_reg[-4]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X16Y14   system_i/DataAcquisition/inputCalibration_B/inst/input_i_sf_reg[0]/C
Low Pulse Width   Fast    FDSE/C       n/a            0.500         4.000       3.500      SLICE_X16Y13   system_i/DataAcquisition/inputCalibration_B/inst/output_o_reg[0]/C
Low Pulse Width   Fast    FDSE/C       n/a            0.500         4.000       3.500      SLICE_X15Y15   system_i/DataAcquisition/inputCalibration_B/inst/output_o_reg[10]/C
Low Pulse Width   Fast    FDSE/C       n/a            0.500         4.000       3.500      SLICE_X15Y14   system_i/DataAcquisition/inputCalibration_B/inst/output_o_reg[11]/C
Low Pulse Width   Fast    FDSE/C       n/a            0.500         4.000       3.500      SLICE_X15Y14   system_i/DataAcquisition/inputCalibration_B/inst/output_o_reg[12]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X17Y15   system_i/DataAcquisition/inputCalibration_B/inst/output_o_reg[13]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X32Y3    system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg[10]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X33Y6    system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg[11]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X32Y3    system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg[12]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X33Y6    system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg[13]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X33Y6    system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg[14]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X33Y4    system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg[15]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X32Y6    system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg[16]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X32Y3    system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg[16]__0/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X32Y3    system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg[4]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X33Y6    system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.500ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[14].BITS[10].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.125ns  (logic 1.450ns (20.350%)  route 5.675ns (79.650%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 10.688 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[10])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[10]
                         net (fo=32, routed)          5.675    10.198    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[10]
    SLICE_X17Y14         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[14].BITS[10].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.495    10.687    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X17Y14         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[14].BITS[10].FDRE_inst/C
                         clock pessimism              0.230    10.918    
                         clock uncertainty           -0.125    10.793    
    SLICE_X17Y14         FDRE (Setup_fdre_C_D)       -0.095    10.698    system_i/PS7/axi_cfg_register_0/inst/WORDS[14].BITS[10].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.698    
                         arrival time                         -10.198    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.618ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[13].BITS[23].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.939ns  (logic 1.450ns (20.897%)  route 5.489ns (79.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 10.688 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[23])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[23]
                         net (fo=32, routed)          5.489    10.012    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[23]
    SLICE_X34Y13         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[13].BITS[23].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.495    10.687    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X34Y13         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[13].BITS[23].FDRE_inst/C
                         clock pessimism              0.130    10.817    
                         clock uncertainty           -0.125    10.692    
    SLICE_X34Y13         FDRE (Setup_fdre_C_D)       -0.063    10.629    system_i/PS7/axi_cfg_register_0/inst/WORDS[13].BITS[23].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.629    
                         arrival time                         -10.012    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.663ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[10].BITS[20].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.576ns  (logic 1.575ns (23.949%)  route 5.001ns (76.051%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 10.684 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[2])
                                                      1.426     4.499 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[2]
                         net (fo=32, routed)          4.337     8.836    system_i/PS7/axi_cfg_register_0/inst/s_axi_wstrb[2]
    SLICE_X35Y14         LUT4 (Prop_lut4_I0_O)        0.149     8.985 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[10].BITS[23].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.665     9.649    system_i/PS7/axi_cfg_register_0/inst/CE0175_out
    SLICE_X32Y17         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[10].BITS[20].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.492    10.684    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X32Y17         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[10].BITS[20].FDRE_inst/C
                         clock pessimism              0.130    10.814    
                         clock uncertainty           -0.125    10.689    
    SLICE_X32Y17         FDRE (Setup_fdre_C_CE)      -0.377    10.312    system_i/PS7/axi_cfg_register_0/inst/WORDS[10].BITS[20].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.312    
                         arrival time                          -9.649    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.663ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[10].BITS[21].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.576ns  (logic 1.575ns (23.949%)  route 5.001ns (76.051%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 10.684 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[2])
                                                      1.426     4.499 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[2]
                         net (fo=32, routed)          4.337     8.836    system_i/PS7/axi_cfg_register_0/inst/s_axi_wstrb[2]
    SLICE_X35Y14         LUT4 (Prop_lut4_I0_O)        0.149     8.985 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[10].BITS[23].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.665     9.649    system_i/PS7/axi_cfg_register_0/inst/CE0175_out
    SLICE_X32Y17         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[10].BITS[21].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.492    10.684    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X32Y17         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[10].BITS[21].FDRE_inst/C
                         clock pessimism              0.130    10.814    
                         clock uncertainty           -0.125    10.689    
    SLICE_X32Y17         FDRE (Setup_fdre_C_CE)      -0.377    10.312    system_i/PS7/axi_cfg_register_0/inst/WORDS[10].BITS[21].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.312    
                         arrival time                          -9.649    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.685ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[10].BITS[19].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.830ns  (logic 1.450ns (21.231%)  route 5.380ns (78.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 10.686 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[19])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[19]
                         net (fo=32, routed)          5.380     9.902    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[19]
    SLICE_X31Y15         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[10].BITS[19].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.493    10.685    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X31Y15         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[10].BITS[19].FDRE_inst/C
                         clock pessimism              0.130    10.815    
                         clock uncertainty           -0.125    10.690    
    SLICE_X31Y15         FDRE (Setup_fdre_C_D)       -0.103    10.587    system_i/PS7/axi_cfg_register_0/inst/WORDS[10].BITS[19].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.587    
                         arrival time                          -9.902    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.746ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[10].BITS[18].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.458ns  (logic 1.575ns (24.388%)  route 4.883ns (75.612%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 10.686 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[2])
                                                      1.426     4.499 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[2]
                         net (fo=32, routed)          4.337     8.836    system_i/PS7/axi_cfg_register_0/inst/s_axi_wstrb[2]
    SLICE_X35Y14         LUT4 (Prop_lut4_I0_O)        0.149     8.985 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[10].BITS[23].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.546     9.531    system_i/PS7/axi_cfg_register_0/inst/CE0175_out
    SLICE_X31Y15         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[10].BITS[18].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.493    10.685    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X31Y15         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[10].BITS[18].FDRE_inst/C
                         clock pessimism              0.130    10.815    
                         clock uncertainty           -0.125    10.690    
    SLICE_X31Y15         FDRE (Setup_fdre_C_CE)      -0.413    10.277    system_i/PS7/axi_cfg_register_0/inst/WORDS[10].BITS[18].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.277    
                         arrival time                          -9.531    
  -------------------------------------------------------------------
                         slack                                  0.746    

Slack (MET) :             0.746ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[10].BITS[19].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.458ns  (logic 1.575ns (24.388%)  route 4.883ns (75.612%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 10.686 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[2])
                                                      1.426     4.499 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[2]
                         net (fo=32, routed)          4.337     8.836    system_i/PS7/axi_cfg_register_0/inst/s_axi_wstrb[2]
    SLICE_X35Y14         LUT4 (Prop_lut4_I0_O)        0.149     8.985 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[10].BITS[23].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.546     9.531    system_i/PS7/axi_cfg_register_0/inst/CE0175_out
    SLICE_X31Y15         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[10].BITS[19].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.493    10.685    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X31Y15         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[10].BITS[19].FDRE_inst/C
                         clock pessimism              0.130    10.815    
                         clock uncertainty           -0.125    10.690    
    SLICE_X31Y15         FDRE (Setup_fdre_C_CE)      -0.413    10.277    system_i/PS7/axi_cfg_register_0/inst/WORDS[10].BITS[19].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.277    
                         arrival time                          -9.531    
  -------------------------------------------------------------------
                         slack                                  0.746    

Slack (MET) :             0.759ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[9].BITS[10].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.450ns  (logic 1.578ns (24.465%)  route 4.872ns (75.535%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 10.684 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[1])
                                                      1.426     4.499 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[1]
                         net (fo=32, routed)          4.241     8.739    system_i/PS7/axi_cfg_register_0/inst/s_axi_wstrb[1]
    SLICE_X31Y17         LUT4 (Prop_lut4_I0_O)        0.152     8.891 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[9].BITS[15].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.631     9.523    system_i/PS7/axi_cfg_register_0/inst/CE0181_out
    SLICE_X31Y17         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[9].BITS[10].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.491    10.683    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X31Y17         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[9].BITS[10].FDRE_inst/C
                         clock pessimism              0.130    10.813    
                         clock uncertainty           -0.125    10.688    
    SLICE_X31Y17         FDRE (Setup_fdre_C_CE)      -0.407    10.281    system_i/PS7/axi_cfg_register_0/inst/WORDS[9].BITS[10].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.281    
                         arrival time                          -9.523    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.759ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[9].BITS[11].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.450ns  (logic 1.578ns (24.465%)  route 4.872ns (75.535%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 10.684 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[1])
                                                      1.426     4.499 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[1]
                         net (fo=32, routed)          4.241     8.739    system_i/PS7/axi_cfg_register_0/inst/s_axi_wstrb[1]
    SLICE_X31Y17         LUT4 (Prop_lut4_I0_O)        0.152     8.891 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[9].BITS[15].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.631     9.523    system_i/PS7/axi_cfg_register_0/inst/CE0181_out
    SLICE_X31Y17         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[9].BITS[11].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.491    10.683    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X31Y17         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[9].BITS[11].FDRE_inst/C
                         clock pessimism              0.130    10.813    
                         clock uncertainty           -0.125    10.688    
    SLICE_X31Y17         FDRE (Setup_fdre_C_CE)      -0.407    10.281    system_i/PS7/axi_cfg_register_0/inst/WORDS[9].BITS[11].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.281    
                         arrival time                          -9.523    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.759ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[9].BITS[12].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.450ns  (logic 1.578ns (24.465%)  route 4.872ns (75.535%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 10.684 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[1])
                                                      1.426     4.499 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[1]
                         net (fo=32, routed)          4.241     8.739    system_i/PS7/axi_cfg_register_0/inst/s_axi_wstrb[1]
    SLICE_X31Y17         LUT4 (Prop_lut4_I0_O)        0.152     8.891 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[9].BITS[15].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.631     9.523    system_i/PS7/axi_cfg_register_0/inst/CE0181_out
    SLICE_X31Y17         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[9].BITS[12].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.491    10.683    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X31Y17         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[9].BITS[12].FDRE_inst/C
                         clock pessimism              0.130    10.813    
                         clock uncertainty           -0.125    10.688    
    SLICE_X31Y17         FDRE (Setup_fdre_C_CE)      -0.407    10.281    system_i/PS7/axi_cfg_register_0/inst/WORDS[9].BITS[12].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.281    
                         arrival time                          -9.523    
  -------------------------------------------------------------------
                         slack                                  0.759    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.128ns (54.107%)  route 0.109ns (45.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.586     0.927    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X2Y49          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.128     1.055 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.109     1.163    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X4Y48          SRL16E                                       r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.854     1.224    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X4Y48          SRL16E                                       r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.281     0.943    
    SLICE_X4Y48          SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     1.073    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.128ns (34.335%)  route 0.245ns (65.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.584     0.925    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]/Q
                         net (fo=1, routed)           0.245     1.297    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[23]
    SLICE_X2Y49          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.854     1.224    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X2Y49          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)        -0.006     1.189    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.582     0.923    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X3Y37          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.056     1.119    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[3]
    SLICE_X3Y37          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.849     1.219    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X3Y37          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                         clock pessimism             -0.296     0.923    
    SLICE_X3Y37          FDRE (Hold_fdre_C_D)         0.078     1.001    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.001    
                         arrival time                           1.119    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.591%)  route 0.104ns (42.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.583     0.924    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y39          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.104     1.168    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[5]
    SLICE_X4Y39          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.851     1.221    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y39          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.281     0.940    
    SLICE_X4Y39          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.049    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.582     0.923    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X3Y37          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]/Q
                         net (fo=1, routed)           0.056     1.119    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[2]
    SLICE_X3Y37          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.849     1.219    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X3Y37          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
                         clock pessimism             -0.296     0.923    
    SLICE_X3Y37          FDRE (Hold_fdre_C_D)         0.076     0.999    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.999    
                         arrival time                           1.119    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.582     0.923    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X3Y37          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]/Q
                         net (fo=1, routed)           0.056     1.119    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[0]
    SLICE_X3Y37          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.849     1.219    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X3Y37          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/C
                         clock pessimism             -0.296     0.923    
    SLICE_X3Y37          FDRE (Hold_fdre_C_D)         0.075     0.998    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.998    
                         arrival time                           1.119    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.566     0.907    system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X9Y46          FDRE                                         r  system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.141     1.048 r  system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.103    system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X9Y46          FDRE                                         r  system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.834     1.204    system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X9Y46          FDRE                                         r  system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.297     0.907    
    SLICE_X9Y46          FDRE (Hold_fdre_C_D)         0.075     0.982    system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.982    
                         arrival time                           1.103    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.564     0.905    system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X15Y47         FDRE                                         r  system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.101    system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X15Y47         FDRE                                         r  system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.832     1.202    system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X15Y47         FDRE                                         r  system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.297     0.905    
    SLICE_X15Y47         FDRE (Hold_fdre_C_D)         0.075     0.980    system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           1.101    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.376%)  route 0.119ns (44.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.582     0.923    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X0Y41          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.148     1.071 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.119     1.190    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[7]
    SLICE_X0Y39          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.849     1.219    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y39          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.281     0.938    
    SLICE_X0Y39          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129     1.067    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.566     0.907    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X9Y46          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.141     1.048 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/Q
                         net (fo=1, routed)           0.110     1.158    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[1]
    SLICE_X8Y47          SRL16E                                       r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.835     1.205    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X8Y47          SRL16E                                       r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
                         clock pessimism             -0.281     0.924    
    SLICE_X8Y47          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.033    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                         -1.033    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X10Y42   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X12Y45   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X13Y45   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X13Y44   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X13Y44   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X12Y45   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X12Y44   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X13Y44   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X13Y44   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[3]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X8Y47    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X4Y48    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X4Y48    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X4Y48    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X4Y48    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X4Y48    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X4Y48    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X4Y48    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X4Y48    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X4Y48    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y38    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y38    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y39    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y38    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y39    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y38    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y38   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y38   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y39    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y38   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  system_i/SignalGenerator/clk_wiz_0/inst/clk_in1
  To Clock:  system_i/SignalGenerator/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/SignalGenerator/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/SignalGenerator/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2    system_i/SignalGenerator/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y83     system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/ODDR_clk/C
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y84     system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3    system_i/SignalGenerator/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Setup :          247  Failing Endpoints,  Worst Slack       -0.934ns,  Total Violation     -153.643ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.934ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.856ns  (logic 6.190ns (69.899%)  route 2.666ns (30.101%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.503ns = ( 12.503 - 8.000 ) 
    Source Clock Delay      (SCD):    3.056ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.748     3.056    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X36Y37         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.456     3.512 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.514     4.026    system_i/SignalGenerator/outputCalibration_b/inst/intercept_correction[0]
    SLICE_X36Y37         LUT1 (Prop_lut1_I0_O)        0.124     4.150 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.575     4.724    system_i/SignalGenerator/outputCalibration_b/inst/p_0_in[0]
    SLICE_X33Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.304 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.304    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.418 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.418    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__0_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.532 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.532    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__1_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.646 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.646    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__2_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.760 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.760    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__3_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.874 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.874    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.988 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.988    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.301 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.575     7.877    system_i/SignalGenerator/outputCalibration_b/inst/arg__1[32]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[0])
                                                      4.033    11.910 r  system_i/SignalGenerator/outputCalibration_b/inst/arg/PCOUT[0]
                         net (fo=1, routed)           0.002    11.912    system_i/SignalGenerator/outputCalibration_b/inst/arg_n_153
    DSP48_X1Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.591    12.503    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    DSP48_X1Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.503    
                         clock uncertainty           -0.125    12.378    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    10.978    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.978    
                         arrival time                         -11.912    
  -------------------------------------------------------------------
                         slack                                 -0.934    

Slack (VIOLATED) :        -0.934ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.856ns  (logic 6.190ns (69.899%)  route 2.666ns (30.101%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.503ns = ( 12.503 - 8.000 ) 
    Source Clock Delay      (SCD):    3.056ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.748     3.056    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X36Y37         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.456     3.512 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.514     4.026    system_i/SignalGenerator/outputCalibration_b/inst/intercept_correction[0]
    SLICE_X36Y37         LUT1 (Prop_lut1_I0_O)        0.124     4.150 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.575     4.724    system_i/SignalGenerator/outputCalibration_b/inst/p_0_in[0]
    SLICE_X33Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.304 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.304    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.418 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.418    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__0_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.532 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.532    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__1_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.646 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.646    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__2_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.760 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.760    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__3_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.874 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.874    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.988 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.988    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.301 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.575     7.877    system_i/SignalGenerator/outputCalibration_b/inst/arg__1[32]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[10])
                                                      4.033    11.910 r  system_i/SignalGenerator/outputCalibration_b/inst/arg/PCOUT[10]
                         net (fo=1, routed)           0.002    11.912    system_i/SignalGenerator/outputCalibration_b/inst/arg_n_143
    DSP48_X1Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.591    12.503    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    DSP48_X1Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.503    
                         clock uncertainty           -0.125    12.378    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    10.978    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.978    
                         arrival time                         -11.912    
  -------------------------------------------------------------------
                         slack                                 -0.934    

Slack (VIOLATED) :        -0.934ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.856ns  (logic 6.190ns (69.899%)  route 2.666ns (30.101%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.503ns = ( 12.503 - 8.000 ) 
    Source Clock Delay      (SCD):    3.056ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.748     3.056    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X36Y37         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.456     3.512 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.514     4.026    system_i/SignalGenerator/outputCalibration_b/inst/intercept_correction[0]
    SLICE_X36Y37         LUT1 (Prop_lut1_I0_O)        0.124     4.150 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.575     4.724    system_i/SignalGenerator/outputCalibration_b/inst/p_0_in[0]
    SLICE_X33Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.304 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.304    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.418 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.418    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__0_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.532 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.532    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__1_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.646 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.646    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__2_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.760 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.760    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__3_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.874 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.874    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.988 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.988    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.301 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.575     7.877    system_i/SignalGenerator/outputCalibration_b/inst/arg__1[32]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[11])
                                                      4.033    11.910 r  system_i/SignalGenerator/outputCalibration_b/inst/arg/PCOUT[11]
                         net (fo=1, routed)           0.002    11.912    system_i/SignalGenerator/outputCalibration_b/inst/arg_n_142
    DSP48_X1Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.591    12.503    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    DSP48_X1Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.503    
                         clock uncertainty           -0.125    12.378    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    10.978    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.978    
                         arrival time                         -11.912    
  -------------------------------------------------------------------
                         slack                                 -0.934    

Slack (VIOLATED) :        -0.934ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.856ns  (logic 6.190ns (69.899%)  route 2.666ns (30.101%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.503ns = ( 12.503 - 8.000 ) 
    Source Clock Delay      (SCD):    3.056ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.748     3.056    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X36Y37         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.456     3.512 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.514     4.026    system_i/SignalGenerator/outputCalibration_b/inst/intercept_correction[0]
    SLICE_X36Y37         LUT1 (Prop_lut1_I0_O)        0.124     4.150 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.575     4.724    system_i/SignalGenerator/outputCalibration_b/inst/p_0_in[0]
    SLICE_X33Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.304 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.304    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.418 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.418    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__0_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.532 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.532    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__1_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.646 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.646    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__2_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.760 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.760    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__3_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.874 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.874    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.988 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.988    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.301 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.575     7.877    system_i/SignalGenerator/outputCalibration_b/inst/arg__1[32]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[12])
                                                      4.033    11.910 r  system_i/SignalGenerator/outputCalibration_b/inst/arg/PCOUT[12]
                         net (fo=1, routed)           0.002    11.912    system_i/SignalGenerator/outputCalibration_b/inst/arg_n_141
    DSP48_X1Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.591    12.503    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    DSP48_X1Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.503    
                         clock uncertainty           -0.125    12.378    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    10.978    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.978    
                         arrival time                         -11.912    
  -------------------------------------------------------------------
                         slack                                 -0.934    

Slack (VIOLATED) :        -0.934ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.856ns  (logic 6.190ns (69.899%)  route 2.666ns (30.101%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.503ns = ( 12.503 - 8.000 ) 
    Source Clock Delay      (SCD):    3.056ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.748     3.056    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X36Y37         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.456     3.512 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.514     4.026    system_i/SignalGenerator/outputCalibration_b/inst/intercept_correction[0]
    SLICE_X36Y37         LUT1 (Prop_lut1_I0_O)        0.124     4.150 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.575     4.724    system_i/SignalGenerator/outputCalibration_b/inst/p_0_in[0]
    SLICE_X33Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.304 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.304    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.418 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.418    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__0_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.532 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.532    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__1_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.646 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.646    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__2_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.760 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.760    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__3_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.874 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.874    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.988 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.988    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.301 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.575     7.877    system_i/SignalGenerator/outputCalibration_b/inst/arg__1[32]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[13])
                                                      4.033    11.910 r  system_i/SignalGenerator/outputCalibration_b/inst/arg/PCOUT[13]
                         net (fo=1, routed)           0.002    11.912    system_i/SignalGenerator/outputCalibration_b/inst/arg_n_140
    DSP48_X1Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.591    12.503    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    DSP48_X1Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.503    
                         clock uncertainty           -0.125    12.378    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    10.978    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.978    
                         arrival time                         -11.912    
  -------------------------------------------------------------------
                         slack                                 -0.934    

Slack (VIOLATED) :        -0.934ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.856ns  (logic 6.190ns (69.899%)  route 2.666ns (30.101%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.503ns = ( 12.503 - 8.000 ) 
    Source Clock Delay      (SCD):    3.056ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.748     3.056    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X36Y37         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.456     3.512 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.514     4.026    system_i/SignalGenerator/outputCalibration_b/inst/intercept_correction[0]
    SLICE_X36Y37         LUT1 (Prop_lut1_I0_O)        0.124     4.150 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.575     4.724    system_i/SignalGenerator/outputCalibration_b/inst/p_0_in[0]
    SLICE_X33Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.304 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.304    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.418 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.418    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__0_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.532 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.532    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__1_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.646 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.646    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__2_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.760 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.760    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__3_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.874 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.874    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.988 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.988    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.301 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.575     7.877    system_i/SignalGenerator/outputCalibration_b/inst/arg__1[32]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[14])
                                                      4.033    11.910 r  system_i/SignalGenerator/outputCalibration_b/inst/arg/PCOUT[14]
                         net (fo=1, routed)           0.002    11.912    system_i/SignalGenerator/outputCalibration_b/inst/arg_n_139
    DSP48_X1Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.591    12.503    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    DSP48_X1Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.503    
                         clock uncertainty           -0.125    12.378    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    10.978    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.978    
                         arrival time                         -11.912    
  -------------------------------------------------------------------
                         slack                                 -0.934    

Slack (VIOLATED) :        -0.934ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.856ns  (logic 6.190ns (69.899%)  route 2.666ns (30.101%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.503ns = ( 12.503 - 8.000 ) 
    Source Clock Delay      (SCD):    3.056ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.748     3.056    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X36Y37         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.456     3.512 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.514     4.026    system_i/SignalGenerator/outputCalibration_b/inst/intercept_correction[0]
    SLICE_X36Y37         LUT1 (Prop_lut1_I0_O)        0.124     4.150 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.575     4.724    system_i/SignalGenerator/outputCalibration_b/inst/p_0_in[0]
    SLICE_X33Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.304 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.304    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.418 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.418    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__0_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.532 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.532    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__1_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.646 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.646    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__2_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.760 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.760    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__3_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.874 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.874    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.988 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.988    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.301 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.575     7.877    system_i/SignalGenerator/outputCalibration_b/inst/arg__1[32]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[15])
                                                      4.033    11.910 r  system_i/SignalGenerator/outputCalibration_b/inst/arg/PCOUT[15]
                         net (fo=1, routed)           0.002    11.912    system_i/SignalGenerator/outputCalibration_b/inst/arg_n_138
    DSP48_X1Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.591    12.503    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    DSP48_X1Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.503    
                         clock uncertainty           -0.125    12.378    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    10.978    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.978    
                         arrival time                         -11.912    
  -------------------------------------------------------------------
                         slack                                 -0.934    

Slack (VIOLATED) :        -0.934ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.856ns  (logic 6.190ns (69.899%)  route 2.666ns (30.101%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.503ns = ( 12.503 - 8.000 ) 
    Source Clock Delay      (SCD):    3.056ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.748     3.056    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X36Y37         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.456     3.512 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.514     4.026    system_i/SignalGenerator/outputCalibration_b/inst/intercept_correction[0]
    SLICE_X36Y37         LUT1 (Prop_lut1_I0_O)        0.124     4.150 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.575     4.724    system_i/SignalGenerator/outputCalibration_b/inst/p_0_in[0]
    SLICE_X33Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.304 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.304    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.418 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.418    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__0_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.532 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.532    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__1_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.646 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.646    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__2_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.760 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.760    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__3_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.874 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.874    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.988 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.988    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.301 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.575     7.877    system_i/SignalGenerator/outputCalibration_b/inst/arg__1[32]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[16])
                                                      4.033    11.910 r  system_i/SignalGenerator/outputCalibration_b/inst/arg/PCOUT[16]
                         net (fo=1, routed)           0.002    11.912    system_i/SignalGenerator/outputCalibration_b/inst/arg_n_137
    DSP48_X1Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.591    12.503    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    DSP48_X1Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.503    
                         clock uncertainty           -0.125    12.378    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    10.978    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.978    
                         arrival time                         -11.912    
  -------------------------------------------------------------------
                         slack                                 -0.934    

Slack (VIOLATED) :        -0.934ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.856ns  (logic 6.190ns (69.899%)  route 2.666ns (30.101%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.503ns = ( 12.503 - 8.000 ) 
    Source Clock Delay      (SCD):    3.056ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.748     3.056    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X36Y37         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.456     3.512 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.514     4.026    system_i/SignalGenerator/outputCalibration_b/inst/intercept_correction[0]
    SLICE_X36Y37         LUT1 (Prop_lut1_I0_O)        0.124     4.150 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.575     4.724    system_i/SignalGenerator/outputCalibration_b/inst/p_0_in[0]
    SLICE_X33Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.304 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.304    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.418 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.418    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__0_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.532 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.532    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__1_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.646 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.646    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__2_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.760 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.760    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__3_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.874 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.874    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.988 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.988    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.301 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.575     7.877    system_i/SignalGenerator/outputCalibration_b/inst/arg__1[32]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[17])
                                                      4.033    11.910 r  system_i/SignalGenerator/outputCalibration_b/inst/arg/PCOUT[17]
                         net (fo=1, routed)           0.002    11.912    system_i/SignalGenerator/outputCalibration_b/inst/arg_n_136
    DSP48_X1Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.591    12.503    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    DSP48_X1Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.503    
                         clock uncertainty           -0.125    12.378    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    10.978    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.978    
                         arrival time                         -11.912    
  -------------------------------------------------------------------
                         slack                                 -0.934    

Slack (VIOLATED) :        -0.934ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.856ns  (logic 6.190ns (69.899%)  route 2.666ns (30.101%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.503ns = ( 12.503 - 8.000 ) 
    Source Clock Delay      (SCD):    3.056ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.748     3.056    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X36Y37         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDRE (Prop_fdre_C_Q)         0.456     3.512 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.514     4.026    system_i/SignalGenerator/outputCalibration_b/inst/intercept_correction[0]
    SLICE_X36Y37         LUT1 (Prop_lut1_I0_O)        0.124     4.150 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.575     4.724    system_i/SignalGenerator/outputCalibration_b/inst/p_0_in[0]
    SLICE_X33Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.304 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.304    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.418 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.418    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__0_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.532 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.532    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__1_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.646 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.646    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__2_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.760 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.760    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__3_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.874 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.874    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__4_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.988 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.988    system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__5_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.301 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.575     7.877    system_i/SignalGenerator/outputCalibration_b/inst/arg__1[32]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[18])
                                                      4.033    11.910 r  system_i/SignalGenerator/outputCalibration_b/inst/arg/PCOUT[18]
                         net (fo=1, routed)           0.002    11.912    system_i/SignalGenerator/outputCalibration_b/inst/arg_n_135
    DSP48_X1Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.591    12.503    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    DSP48_X1Y19          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.503    
                         clock uncertainty           -0.125    12.378    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    10.978    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.978    
                         arrival time                         -11.912    
  -------------------------------------------------------------------
                         slack                                 -0.934    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[12].BITS[5].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.279ns (30.368%)  route 0.640ns (69.632%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        1.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.561     0.901    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X30Y10         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[12].BITS[5].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y10         FDRE (Prop_fdre_C_Q)         0.164     1.066 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[12].BITS[5].FDRE_inst/Q
                         net (fo=2, routed)           0.200     1.266    system_i/DataAcquisition/inputCalibration_A/inst/intercept_correction[5]
    SLICE_X31Y10         LUT1 (Prop_lut1_I0_O)        0.045     1.311 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0_i_4/O
                         net (fo=1, routed)           0.000     1.311    system_i/DataAcquisition/inputCalibration_A/inst/p_0_in[5]
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.381 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0/O[0]
                         net (fo=2, routed)           0.440     1.820    system_i/DataAcquisition/inputCalibration_A/inst/arg__1[5]
    DSP48_X1Y1           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.921     2.066    system_i/DataAcquisition/inputCalibration_A/inst/clk_i
    DSP48_X1Y1           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.066    
                         clock uncertainty            0.125     2.191    
    DSP48_X1Y1           DSP48E1 (Hold_dsp48e1_CLK_A[5])
                                                     -0.517     1.674    system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[12].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.279ns (29.943%)  route 0.653ns (70.057%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        1.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.561     0.901    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X30Y10         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[12].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y10         FDRE (Prop_fdre_C_Q)         0.164     1.066 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[12].BITS[1].FDRE_inst/Q
                         net (fo=2, routed)           0.229     1.295    system_i/DataAcquisition/inputCalibration_A/inst/intercept_correction[1]
    SLICE_X31Y9          LUT1 (Prop_lut1_I0_O)        0.045     1.340 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry_i_5/O
                         net (fo=1, routed)           0.000     1.340    system_i/DataAcquisition/inputCalibration_A/inst/p_0_in[1]
    SLICE_X31Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.410 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry/O[0]
                         net (fo=2, routed)           0.423     1.833    system_i/DataAcquisition/inputCalibration_A/inst/arg__1[1]
    DSP48_X1Y1           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.921     2.066    system_i/DataAcquisition/inputCalibration_A/inst/clk_i
    DSP48_X1Y1           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.066    
                         clock uncertainty            0.125     2.191    
    DSP48_X1Y1           DSP48E1 (Hold_dsp48e1_CLK_A[1])
                                                     -0.517     1.674    system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[16].BITS[13].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.279ns (29.944%)  route 0.653ns (70.056%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        1.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.561     0.901    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X34Y38         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[16].BITS[13].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDRE (Prop_fdre_C_Q)         0.164     1.066 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[16].BITS[13].FDRE_inst/Q
                         net (fo=2, routed)           0.389     1.455    system_i/SignalGenerator/outputCalibration_A/inst/intercept_correction[13]
    SLICE_X32Y34         LUT1 (Prop_lut1_I0_O)        0.045     1.500 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2_i_4/O
                         net (fo=1, routed)           0.000     1.500    system_i/SignalGenerator/outputCalibration_A/inst/p_0_in[13]
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.570 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__2/O[0]
                         net (fo=2, routed)           0.264     1.833    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[13]
    DSP48_X1Y13          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.914     2.059    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y13          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.059    
                         clock uncertainty            0.125     2.184    
    DSP48_X1Y13          DSP48E1 (Hold_dsp48e1_CLK_A[13])
                                                     -0.515     1.669    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[12].BITS[12].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.249ns (26.375%)  route 0.695ns (73.625%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        1.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.559     0.900    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X26Y14         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[12].BITS[12].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y14         FDRE (Prop_fdre_C_Q)         0.141     1.041 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[12].BITS[12].FDRE_inst/Q
                         net (fo=2, routed)           0.317     1.358    system_i/DataAcquisition/inputCalibration_A/inst/intercept_correction[12]
    SLICE_X31Y11         LUT1 (Prop_lut1_I0_O)        0.045     1.403 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.403    system_i/DataAcquisition/inputCalibration_A/inst/p_0_in[12]
    SLICE_X31Y11         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.466 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1/O[3]
                         net (fo=2, routed)           0.378     1.844    system_i/DataAcquisition/inputCalibration_A/inst/arg__1[12]
    DSP48_X1Y1           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.921     2.066    system_i/DataAcquisition/inputCalibration_A/inst/clk_i
    DSP48_X1Y1           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.066    
                         clock uncertainty            0.125     2.191    
    DSP48_X1Y1           DSP48E1 (Hold_dsp48e1_CLK_A[12])
                                                     -0.520     1.671    system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[12].BITS[2].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.274ns (28.753%)  route 0.679ns (71.247%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        1.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.561     0.901    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X30Y10         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[12].BITS[2].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y10         FDRE (Prop_fdre_C_Q)         0.164     1.066 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[12].BITS[2].FDRE_inst/Q
                         net (fo=2, routed)           0.239     1.305    system_i/DataAcquisition/inputCalibration_A/inst/intercept_correction[2]
    SLICE_X31Y9          LUT1 (Prop_lut1_I0_O)        0.045     1.350 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry_i_4/O
                         net (fo=1, routed)           0.000     1.350    system_i/DataAcquisition/inputCalibration_A/inst/p_0_in[2]
    SLICE_X31Y9          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.415 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry/O[1]
                         net (fo=2, routed)           0.440     1.854    system_i/DataAcquisition/inputCalibration_A/inst/arg__1[2]
    DSP48_X1Y1           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.921     2.066    system_i/DataAcquisition/inputCalibration_A/inst/clk_i
    DSP48_X1Y1           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.066    
                         clock uncertainty            0.125     2.191    
    DSP48_X1Y1           DSP48E1 (Hold_dsp48e1_CLK_A[2])
                                                     -0.517     1.674    system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[12].BITS[5].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.315ns (32.988%)  route 0.640ns (67.012%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        1.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.561     0.901    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X30Y10         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[12].BITS[5].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y10         FDRE (Prop_fdre_C_Q)         0.164     1.066 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[12].BITS[5].FDRE_inst/Q
                         net (fo=2, routed)           0.200     1.266    system_i/DataAcquisition/inputCalibration_A/inst/intercept_correction[5]
    SLICE_X31Y10         LUT1 (Prop_lut1_I0_O)        0.045     1.311 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0_i_4/O
                         net (fo=1, routed)           0.000     1.311    system_i/DataAcquisition/inputCalibration_A/inst/p_0_in[5]
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.417 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0/O[1]
                         net (fo=2, routed)           0.440     1.856    system_i/DataAcquisition/inputCalibration_A/inst/arg__1[6]
    DSP48_X1Y1           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.921     2.066    system_i/DataAcquisition/inputCalibration_A/inst/clk_i
    DSP48_X1Y1           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.066    
                         clock uncertainty            0.125     2.191    
    DSP48_X1Y1           DSP48E1 (Hold_dsp48e1_CLK_A[6])
                                                     -0.517     1.674    system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[7].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.285ns (29.899%)  route 0.668ns (70.101%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        1.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.560     0.901    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X35Y37         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[7].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.141     1.042 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[7].FDRE_inst/Q
                         net (fo=2, routed)           0.291     1.332    system_i/SignalGenerator/outputCalibration_b/inst/intercept_correction[7]
    SLICE_X33Y38         LUT1 (Prop_lut1_I0_O)        0.045     1.377 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.377    system_i/SignalGenerator/outputCalibration_b/inst/p_0_in[7]
    SLICE_X33Y38         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     1.476 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__0/O[3]
                         net (fo=2, routed)           0.378     1.854    system_i/SignalGenerator/outputCalibration_b/inst/arg__1[8]
    DSP48_X1Y17          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.921     2.066    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    DSP48_X1Y17          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.066    
                         clock uncertainty            0.125     2.191    
    DSP48_X1Y17          DSP48E1 (Hold_dsp48e1_CLK_A[8])
                                                     -0.520     1.671    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[12].BITS[10].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.251ns (25.753%)  route 0.724ns (74.247%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        1.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.559     0.900    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X29Y13         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[12].BITS[10].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13         FDRE (Prop_fdre_C_Q)         0.141     1.041 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[12].BITS[10].FDRE_inst/Q
                         net (fo=2, routed)           0.300     1.340    system_i/DataAcquisition/inputCalibration_A/inst/intercept_correction[10]
    SLICE_X31Y11         LUT1 (Prop_lut1_I0_O)        0.045     1.385 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1_i_3/O
                         net (fo=1, routed)           0.000     1.385    system_i/DataAcquisition/inputCalibration_A/inst/p_0_in[10]
    SLICE_X31Y11         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.450 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1/O[1]
                         net (fo=2, routed)           0.424     1.874    system_i/DataAcquisition/inputCalibration_A/inst/arg__1[10]
    DSP48_X1Y1           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.921     2.066    system_i/DataAcquisition/inputCalibration_A/inst/clk_i
    DSP48_X1Y1           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.066    
                         clock uncertainty            0.125     2.191    
    DSP48_X1Y1           DSP48E1 (Hold_dsp48e1_CLK_A[10])
                                                     -0.517     1.674    system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[11].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/arg_carry__9_i_4_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.476ns  (logic 0.712ns (48.229%)  route 0.764ns (51.771%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.555     0.896    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X18Y30         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[11].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[2].BITS[11].FDRE_inst/Q
                         net (fo=3, routed)           0.455     1.492    system_i/biquadFilter/biquadFilter_0/inst/gain_a2[11]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_B[11]_P[39])
                                                      0.571     2.063 r  system_i/biquadFilter/biquadFilter_0/inst/y2_sf_reg__0/P[39]
                         net (fo=1, routed)           0.309     2.372    system_i/biquadFilter/biquadFilter_0/inst/arg_carry__9_i_4_psdsp_n
    SLICE_X7Y28          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry__9_i_4_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.822     1.968    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X7Y28          FDRE                                         r  system_i/biquadFilter/biquadFilter_0/inst/arg_carry__9_i_4_psdsp/C
                         clock pessimism              0.000     1.968    
                         clock uncertainty            0.125     2.093    
    SLICE_X7Y28          FDRE (Hold_fdre_C_D)         0.070     2.163    system_i/biquadFilter/biquadFilter_0/inst/arg_carry__9_i_4_psdsp
  -------------------------------------------------------------------
                         required time                         -2.163    
                         arrival time                           2.372    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[15].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.285ns (29.102%)  route 0.694ns (70.898%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        1.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.562     0.903    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X33Y41         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[15].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.141     1.044 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[18].BITS[15].FDRE_inst/Q
                         net (fo=2, routed)           0.312     1.356    system_i/SignalGenerator/outputCalibration_b/inst/intercept_correction[15]
    SLICE_X33Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.401 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__2_i_2/O
                         net (fo=1, routed)           0.000     1.401    system_i/SignalGenerator/outputCalibration_b/inst/p_0_in[15]
    SLICE_X33Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     1.500 r  system_i/SignalGenerator/outputCalibration_b/inst/arg_carry__2/O[3]
                         net (fo=2, routed)           0.382     1.882    system_i/SignalGenerator/outputCalibration_b/inst/arg__1[16]
    DSP48_X1Y17          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.921     2.066    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    DSP48_X1Y17          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.066    
                         clock uncertainty            0.125     2.191    
    DSP48_X1Y17          DSP48E1 (Hold_dsp48e1_CLK_A[16])
                                                     -0.520     1.671    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.210    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.063ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.605ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.063ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PID/PID_0/inst/FSM_sequential_PS_reg[0]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.931ns  (logic 0.934ns (15.747%)  route 4.997ns (84.253%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns = ( 12.395 - 8.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.649     2.957    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X23Y25         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y25         FDRE (Prop_fdre_C_Q)         0.456     3.413 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/Q
                         net (fo=3, routed)           2.447     5.860    system_i/PS7/axi_cfg_register_0/inst/cfg_data[1]
    SLICE_X2Y25          LUT1 (Prop_lut1_I0_O)        0.152     6.012 r  system_i/PS7/axi_cfg_register_0/inst/cfg_data[1]_hold_fix/O
                         net (fo=7, routed)           2.163     8.175    system_i/PID/PID_0/inst/cfg_data[1]_hold_fix_1_alias
    SLICE_X35Y25         LUT1 (Prop_lut1_I0_O)        0.326     8.501 f  system_i/PID/PID_0/inst/FSM_sequential_PS[2]_i_1/O
                         net (fo=3, routed)           0.387     8.888    system_i/PID/PID_0/inst/FSM_sequential_PS[2]_i_1_n_0
    SLICE_X34Y25         FDCE                                         f  system_i/PID/PID_0/inst/FSM_sequential_PS_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.483    12.395    system_i/PID/PID_0/inst/clk_i
    SLICE_X34Y25         FDCE                                         r  system_i/PID/PID_0/inst/FSM_sequential_PS_reg[0]/C
                         clock pessimism              0.000    12.395    
                         clock uncertainty           -0.125    12.270    
    SLICE_X34Y25         FDCE (Recov_fdce_C_CLR)     -0.319    11.951    system_i/PID/PID_0/inst/FSM_sequential_PS_reg[0]
  -------------------------------------------------------------------
                         required time                         11.951    
                         arrival time                          -8.888    
  -------------------------------------------------------------------
                         slack                                  3.063    

Slack (MET) :             3.063ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PID/PID_0/inst/FSM_sequential_PS_reg[1]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.931ns  (logic 0.934ns (15.747%)  route 4.997ns (84.253%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns = ( 12.395 - 8.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.649     2.957    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X23Y25         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y25         FDRE (Prop_fdre_C_Q)         0.456     3.413 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/Q
                         net (fo=3, routed)           2.447     5.860    system_i/PS7/axi_cfg_register_0/inst/cfg_data[1]
    SLICE_X2Y25          LUT1 (Prop_lut1_I0_O)        0.152     6.012 r  system_i/PS7/axi_cfg_register_0/inst/cfg_data[1]_hold_fix/O
                         net (fo=7, routed)           2.163     8.175    system_i/PID/PID_0/inst/cfg_data[1]_hold_fix_1_alias
    SLICE_X35Y25         LUT1 (Prop_lut1_I0_O)        0.326     8.501 f  system_i/PID/PID_0/inst/FSM_sequential_PS[2]_i_1/O
                         net (fo=3, routed)           0.387     8.888    system_i/PID/PID_0/inst/FSM_sequential_PS[2]_i_1_n_0
    SLICE_X34Y25         FDCE                                         f  system_i/PID/PID_0/inst/FSM_sequential_PS_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.483    12.395    system_i/PID/PID_0/inst/clk_i
    SLICE_X34Y25         FDCE                                         r  system_i/PID/PID_0/inst/FSM_sequential_PS_reg[1]/C
                         clock pessimism              0.000    12.395    
                         clock uncertainty           -0.125    12.270    
    SLICE_X34Y25         FDCE (Recov_fdce_C_CLR)     -0.319    11.951    system_i/PID/PID_0/inst/FSM_sequential_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         11.951    
                         arrival time                          -8.888    
  -------------------------------------------------------------------
                         slack                                  3.063    

Slack (MET) :             3.063ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PID/PID_0/inst/FSM_sequential_PS_reg[2]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.931ns  (logic 0.934ns (15.747%)  route 4.997ns (84.253%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns = ( 12.395 - 8.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.649     2.957    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X23Y25         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y25         FDRE (Prop_fdre_C_Q)         0.456     3.413 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/Q
                         net (fo=3, routed)           2.447     5.860    system_i/PS7/axi_cfg_register_0/inst/cfg_data[1]
    SLICE_X2Y25          LUT1 (Prop_lut1_I0_O)        0.152     6.012 r  system_i/PS7/axi_cfg_register_0/inst/cfg_data[1]_hold_fix/O
                         net (fo=7, routed)           2.163     8.175    system_i/PID/PID_0/inst/cfg_data[1]_hold_fix_1_alias
    SLICE_X35Y25         LUT1 (Prop_lut1_I0_O)        0.326     8.501 f  system_i/PID/PID_0/inst/FSM_sequential_PS[2]_i_1/O
                         net (fo=3, routed)           0.387     8.888    system_i/PID/PID_0/inst/FSM_sequential_PS[2]_i_1_n_0
    SLICE_X34Y25         FDCE                                         f  system_i/PID/PID_0/inst/FSM_sequential_PS_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.483    12.395    system_i/PID/PID_0/inst/clk_i
    SLICE_X34Y25         FDCE                                         r  system_i/PID/PID_0/inst/FSM_sequential_PS_reg[2]/C
                         clock pessimism              0.000    12.395    
                         clock uncertainty           -0.125    12.270    
    SLICE_X34Y25         FDCE (Recov_fdce_C_CLR)     -0.319    11.951    system_i/PID/PID_0/inst/FSM_sequential_PS_reg[2]
  -------------------------------------------------------------------
                         required time                         11.951    
                         arrival time                          -8.888    
  -------------------------------------------------------------------
                         slack                                  3.063    

Slack (MET) :             3.649ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.150ns  (logic 0.728ns (14.136%)  route 4.422ns (85.864%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 12.404 - 8.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.649     2.957    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X22Y24         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y24         FDRE (Prop_fdre_C_Q)         0.456     3.413 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           1.059     4.472    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X22Y24         LUT1 (Prop_lut1_I0_O)        0.124     4.596 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=2, routed)           1.549     6.144    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X4Y24          LUT1 (Prop_lut1_I0_O)        0.148     6.292 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=3, routed)           1.815     8.107    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X12Y26         FDCE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.492    12.404    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X12Y26         FDCE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/C
                         clock pessimism              0.000    12.404    
                         clock uncertainty           -0.125    12.279    
    SLICE_X12Y26         FDCE (Recov_fdce_C_CLR)     -0.523    11.756    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         11.756    
                         arrival time                          -8.107    
  -------------------------------------------------------------------
                         slack                                  3.649    

Slack (MET) :             3.919ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.782ns  (logic 0.728ns (15.222%)  route 4.054ns (84.778%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.392ns = ( 12.392 - 8.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.649     2.957    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X22Y24         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y24         FDRE (Prop_fdre_C_Q)         0.456     3.413 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           1.059     4.472    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X22Y24         LUT1 (Prop_lut1_I0_O)        0.124     4.596 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=2, routed)           1.549     6.144    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X4Y24          LUT1 (Prop_lut1_I0_O)        0.148     6.292 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=3, routed)           1.447     7.739    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X22Y23         FDCE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.480    12.392    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X22Y23         FDCE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/C
                         clock pessimism              0.000    12.392    
                         clock uncertainty           -0.125    12.267    
    SLICE_X22Y23         FDCE (Recov_fdce_C_CLR)     -0.609    11.658    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]
  -------------------------------------------------------------------
                         required time                         11.658    
                         arrival time                          -7.739    
  -------------------------------------------------------------------
                         slack                                  3.919    

Slack (MET) :             3.965ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/PRE
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.782ns  (logic 0.728ns (15.222%)  route 4.054ns (84.778%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.392ns = ( 12.392 - 8.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.649     2.957    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X22Y24         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y24         FDRE (Prop_fdre_C_Q)         0.456     3.413 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           1.059     4.472    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X22Y24         LUT1 (Prop_lut1_I0_O)        0.124     4.596 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=2, routed)           1.549     6.144    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X4Y24          LUT1 (Prop_lut1_I0_O)        0.148     6.292 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=3, routed)           1.447     7.739    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X22Y23         FDPE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.480    12.392    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X22Y23         FDPE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/C
                         clock pessimism              0.000    12.392    
                         clock uncertainty           -0.125    12.267    
    SLICE_X22Y23         FDPE (Recov_fdpe_C_PRE)     -0.563    11.704    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]
  -------------------------------------------------------------------
                         required time                         11.704    
                         arrival time                          -7.739    
  -------------------------------------------------------------------
                         slack                                  3.965    

Slack (MET) :             5.115ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.845ns  (logic 0.580ns (15.086%)  route 3.265ns (84.914%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.446ns = ( 12.446 - 8.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.649     2.957    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X22Y24         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y24         FDRE (Prop_fdre_C_Q)         0.456     3.413 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           1.059     4.472    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X22Y24         LUT1 (Prop_lut1_I0_O)        0.124     4.596 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=2, routed)           2.206     6.802    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X5Y25          FDCE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        1.534    12.446    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X5Y25          FDCE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/C
                         clock pessimism              0.000    12.446    
                         clock uncertainty           -0.125    12.321    
    SLICE_X5Y25          FDCE (Recov_fdce_C_CLR)     -0.405    11.916    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]
  -------------------------------------------------------------------
                         required time                         11.916    
                         arrival time                          -6.802    
  -------------------------------------------------------------------
                         slack                                  5.115    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.734ns  (logic 0.186ns (10.729%)  route 1.548ns (89.271%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.547     0.888    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X22Y24         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y24         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.451     1.479    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X22Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.524 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=2, routed)           1.097     2.621    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X5Y25          FDCE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.837     1.983    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X5Y25          FDCE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/C
                         clock pessimism              0.000     1.983    
                         clock uncertainty            0.125     2.108    
    SLICE_X5Y25          FDCE (Remov_fdce_C_CLR)     -0.092     2.016    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           2.621    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             1.103ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.141ns  (logic 0.229ns (10.694%)  route 1.912ns (89.306%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.547     0.888    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X22Y24         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y24         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.451     1.479    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X22Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.524 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=2, routed)           0.702     2.226    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X4Y24          LUT1 (Prop_lut1_I0_O)        0.043     2.269 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=3, routed)           0.760     3.029    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X22Y23         FDCE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.813     1.959    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X22Y23         FDCE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/C
                         clock pessimism              0.000     1.959    
                         clock uncertainty            0.125     2.084    
    SLICE_X22Y23         FDCE (Remov_fdce_C_CLR)     -0.158     1.926    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           3.029    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.106ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/PRE
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.141ns  (logic 0.229ns (10.694%)  route 1.912ns (89.306%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.547     0.888    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X22Y24         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y24         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.451     1.479    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X22Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.524 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=2, routed)           0.702     2.226    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X4Y24          LUT1 (Prop_lut1_I0_O)        0.043     2.269 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=3, routed)           0.760     3.029    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X22Y23         FDPE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.813     1.959    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X22Y23         FDPE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/C
                         clock pessimism              0.000     1.959    
                         clock uncertainty            0.125     2.084    
    SLICE_X22Y23         FDPE (Remov_fdpe_C_PRE)     -0.161     1.923    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           3.029    
  -------------------------------------------------------------------
                         slack                                  1.106    

Slack (MET) :             1.303ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.372ns  (logic 0.229ns (9.655%)  route 2.143ns (90.345%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.547     0.888    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X22Y24         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y24         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.451     1.479    system_i/biquadFilter/biquadFilter_0/inst/enable
    SLICE_X22Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.524 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=2, routed)           0.702     2.226    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X4Y24          LUT1 (Prop_lut1_I0_O)        0.043     2.269 f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=3, routed)           0.991     3.259    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X12Y26         FDCE                                         f  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.819     1.965    system_i/biquadFilter/biquadFilter_0/inst/clk_i
    SLICE_X12Y26         FDCE                                         r  system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/C
                         clock pessimism              0.000     1.965    
                         clock uncertainty            0.125     2.090    
    SLICE_X12Y26         FDCE (Remov_fdce_C_CLR)     -0.133     1.957    system_i/biquadFilter/biquadFilter_0/inst/FSM_onehot_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           3.259    
  -------------------------------------------------------------------
                         slack                                  1.303    

Slack (MET) :             1.383ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PID/PID_0/inst/FSM_sequential_PS_reg[0]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.515ns  (logic 0.292ns (11.609%)  route 2.223ns (88.391%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.547     0.888    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X23Y25         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y25         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/Q
                         net (fo=3, routed)           1.063     2.092    system_i/PS7/axi_cfg_register_0/inst/cfg_data[1]
    SLICE_X2Y25          LUT1 (Prop_lut1_I0_O)        0.044     2.136 r  system_i/PS7/axi_cfg_register_0/inst/cfg_data[1]_hold_fix/O
                         net (fo=7, routed)           1.041     3.177    system_i/PID/PID_0/inst/cfg_data[1]_hold_fix_1_alias
    SLICE_X35Y25         LUT1 (Prop_lut1_I0_O)        0.107     3.284 f  system_i/PID/PID_0/inst/FSM_sequential_PS[2]_i_1/O
                         net (fo=3, routed)           0.119     3.403    system_i/PID/PID_0/inst/FSM_sequential_PS[2]_i_1_n_0
    SLICE_X34Y25         FDCE                                         f  system_i/PID/PID_0/inst/FSM_sequential_PS_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.816     1.962    system_i/PID/PID_0/inst/clk_i
    SLICE_X34Y25         FDCE                                         r  system_i/PID/PID_0/inst/FSM_sequential_PS_reg[0]/C
                         clock pessimism              0.000     1.962    
                         clock uncertainty            0.125     2.087    
    SLICE_X34Y25         FDCE (Remov_fdce_C_CLR)     -0.067     2.020    system_i/PID/PID_0/inst/FSM_sequential_PS_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           3.403    
  -------------------------------------------------------------------
                         slack                                  1.383    

Slack (MET) :             1.383ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PID/PID_0/inst/FSM_sequential_PS_reg[1]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.515ns  (logic 0.292ns (11.609%)  route 2.223ns (88.391%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.547     0.888    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X23Y25         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y25         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/Q
                         net (fo=3, routed)           1.063     2.092    system_i/PS7/axi_cfg_register_0/inst/cfg_data[1]
    SLICE_X2Y25          LUT1 (Prop_lut1_I0_O)        0.044     2.136 r  system_i/PS7/axi_cfg_register_0/inst/cfg_data[1]_hold_fix/O
                         net (fo=7, routed)           1.041     3.177    system_i/PID/PID_0/inst/cfg_data[1]_hold_fix_1_alias
    SLICE_X35Y25         LUT1 (Prop_lut1_I0_O)        0.107     3.284 f  system_i/PID/PID_0/inst/FSM_sequential_PS[2]_i_1/O
                         net (fo=3, routed)           0.119     3.403    system_i/PID/PID_0/inst/FSM_sequential_PS[2]_i_1_n_0
    SLICE_X34Y25         FDCE                                         f  system_i/PID/PID_0/inst/FSM_sequential_PS_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.816     1.962    system_i/PID/PID_0/inst/clk_i
    SLICE_X34Y25         FDCE                                         r  system_i/PID/PID_0/inst/FSM_sequential_PS_reg[1]/C
                         clock pessimism              0.000     1.962    
                         clock uncertainty            0.125     2.087    
    SLICE_X34Y25         FDCE (Remov_fdce_C_CLR)     -0.067     2.020    system_i/PID/PID_0/inst/FSM_sequential_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           3.403    
  -------------------------------------------------------------------
                         slack                                  1.383    

Slack (MET) :             1.383ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PID/PID_0/inst/FSM_sequential_PS_reg[2]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.515ns  (logic 0.292ns (11.609%)  route 2.223ns (88.391%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.547     0.888    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X23Y25         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y25         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/Q
                         net (fo=3, routed)           1.063     2.092    system_i/PS7/axi_cfg_register_0/inst/cfg_data[1]
    SLICE_X2Y25          LUT1 (Prop_lut1_I0_O)        0.044     2.136 r  system_i/PS7/axi_cfg_register_0/inst/cfg_data[1]_hold_fix/O
                         net (fo=7, routed)           1.041     3.177    system_i/PID/PID_0/inst/cfg_data[1]_hold_fix_1_alias
    SLICE_X35Y25         LUT1 (Prop_lut1_I0_O)        0.107     3.284 f  system_i/PID/PID_0/inst/FSM_sequential_PS[2]_i_1/O
                         net (fo=3, routed)           0.119     3.403    system_i/PID/PID_0/inst/FSM_sequential_PS[2]_i_1_n_0
    SLICE_X34Y25         FDCE                                         f  system_i/PID/PID_0/inst/FSM_sequential_PS_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1035, routed)        0.816     1.962    system_i/PID/PID_0/inst/clk_i
    SLICE_X34Y25         FDCE                                         r  system_i/PID/PID_0/inst/FSM_sequential_PS_reg[2]/C
                         clock pessimism              0.000     1.962    
                         clock uncertainty            0.125     2.087    
    SLICE_X34Y25         FDCE (Remov_fdce_C_CLR)     -0.067     2.020    system_i/PID/PID_0/inst/FSM_sequential_PS_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           3.403    
  -------------------------------------------------------------------
                         slack                                  1.383    





