Assembler report for sr_latch
Tue Oct 08 13:32:19 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Assembler Summary
  3. Assembler Settings
  4. Assembler Generated Files
  5. Assembler Device Options: C:/Users/home/Documents/Fpga_proj/sr_latch/output_files/sr_latch.sof
  6. Assembler Device Options: C:/Users/home/Documents/Fpga_proj/sr_latch/output_files/sr_latch.pof
  7. Assembler Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------+
; Assembler Summary                                             ;
+-----------------------+---------------------------------------+
; Assembler Status      ; Successful - Tue Oct 08 13:32:19 2019 ;
; Revision Name         ; sr_latch                              ;
; Top-level Entity Name ; sr_latch                              ;
; Family                ; Cyclone V                             ;
; Device                ; 5CGXFC5C6F27C7                        ;
+-----------------------+---------------------------------------+


+----------------------------------+
; Assembler Settings               ;
+--------+---------+---------------+
; Option ; Setting ; Default Value ;
+--------+---------+---------------+


+----------------------------------------------------------------------+
; Assembler Generated Files                                            ;
+----------------------------------------------------------------------+
; File Name                                                            ;
+----------------------------------------------------------------------+
; C:/Users/home/Documents/Fpga_proj/sr_latch/output_files/sr_latch.sof ;
; C:/Users/home/Documents/Fpga_proj/sr_latch/output_files/sr_latch.pof ;
+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Assembler Device Options: C:/Users/home/Documents/Fpga_proj/sr_latch/output_files/sr_latch.sof ;
+----------------+-------------------------------------------------------------------------------+
; Option         ; Setting                                                                       ;
+----------------+-------------------------------------------------------------------------------+
; JTAG usercode  ; 0x0077DE30                                                                    ;
; Checksum       ; 0x0077DE30                                                                    ;
+----------------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Assembler Device Options: C:/Users/home/Documents/Fpga_proj/sr_latch/output_files/sr_latch.pof ;
+--------------------+---------------------------------------------------------------------------+
; Option             ; Setting                                                                   ;
+--------------------+---------------------------------------------------------------------------+
; JTAG usercode      ; 0x00000000                                                                ;
; Checksum           ; 0xECE2C54D                                                                ;
; Compression Ratio  ; 3                                                                         ;
+--------------------+---------------------------------------------------------------------------+


+--------------------+
; Assembler Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Oct 08 13:32:10 2019
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off sr_latch -c sr_latch
Info (125069): Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga_lite/18.1/quartus/bin64/assignment_defaults.qdf
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4840 megabytes
    Info: Processing ended: Tue Oct 08 13:32:19 2019
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:08


