# compile vhdl design source files
vhdl xil_defaultlib  "../../../lab_1.srcs/sources_1/imports/EECS_443/lab1_1.vhd"
vhdl xil_defaultlib  "../../../../tb_halfadder.vhd"

# Do not sort compile order
nosort
