mach-aaec2000: [aaec2000.h]
mach-actions: ['%s: could not map sps registers\n', '%s: missing sps\n', 'actions,s500-sps',
  'actions,s500-timer', '%s: could not map timer registers\n', 'actions,s500-smp',
  Actions Semi SoCs, '%s: missing timer\n']
mach-alpine: ['al,alpine-smp', Annapurna Labs Alpine, Annapurna Labs Alpine platform,
  alpine_cpu_pm.h, 'al,alpine', 'al,alpine-sysfabric-service', 'FAIL: resume address
    over 32bit (%pa)', alpine_cpu_resume.h, 'al,alpine-cpu-resume']
mach-artpec: [Axis Communications ARM based ARTPEC SoCs, Axis ARTPEC-6 Platform, 'axis,artpec6',
  'axis,artpec6-syscon', Axis ARTPEC-6 ARM Cortex A9 Platform]
mach-asm9260: [Alphascale ASM9260]
mach-aspeed: [Aspeed SoC 4th Generation, Aspeed SoC 5th Generation, Aspeed BMC architectures]
mach-at91: [Atmel AT91SAM9, '%s: securam pool unavailable!\n', ramc no standby function
    available\n, Fast Exit, generated/at91_pm_data-offsets.h, '%s: failed to find
    sram device!\n', Clocksource driver selection, SAM Cortex-M7 family, 'atmel,sama5d4',
  '%s: sram pool unavailable!\n', 'AT91: PM - bogus suspend state %d\n', 'atmel,sama5d3-ddramc',
  '%s: unable to alloc securam!\n', Atmel SAMV7, ulp0, ulp1, AT91SAM9, Slow Exit,
  DDR, 'atmel,at91rm9200-sdramc', 'atmel,sama5d2-pmc', 'atmel,sama5d2-sdhci', Atmel
    SAMA5, 'atmel,sama5', Periodic Interval Timer (PIT) support, 'AT91: PM not supported,
    due to no SRAM allocated\n', generic.h, 'atmel,at91sam9260-pmc', SAMA5D4 family,
  'atmel,at91sam9', 'atmel,at91rm9200-ohci', 'atmel,sama5d3-pmc', 'atmel,at91rm9200',
  usb-ehci, 'atmel,at91rm9200-pmc', 'atmel,samv7', 'AT91: PM: standby: %s, suspend:
    %s\n', 'cdns,sam9x60-macb', backup, 'atmel,at91sam9260-rtt', 'mcr    p15, 0, %0,
    c7, c0, 4\n\t', Unsupported AT91 processor, atmel.pm_modes, .align    5\n\t, 'microchip,sam9x60',
  unable to find compatible ram controller node in dtb\n, 'SRAM: Could not map\n',
  'AT91: PM - Suspend-to-RAM with PCK%d src %d\n', cpuidle-at91, 'atmel,at91sam9g45-pmc',
  '1:  mcr    p15, 0, %0, c7, c10, 4\n\t', 'atmel,at91sam9g45-ehci', AT91/Microchip
    SoCs, b    1f\n\t, '%s: failed to find sfrbu!\n', SAMA5D2 family, AT91RM9200,
  SAMA5D3 family, 'atmel,sama5d2-sfrbu', 'atmel,at91sam9261-pmc', 'atmel,at91sam9260-sdramc',
  'atmel,sama5d3-udc', 'atmel,sama5d2-shdwc', 'atmel,at91sam9g45-ddramc', Atmel AT91RM9200,
  'AT91: PM - Suspend-to-RAM with USB still active\n', 'atmel,sama5d2-securam', Microchip
    SAM9X60, Timer Counter Blocks (TCB) support, usb-ohci, 'AT91: PM: no ULP1 wakeup
    sources found!', ',', 'atmel,at91sam9n12-pmc', 'atmel,sama5d2-gem', 'atmel,at91sam9x5-pmc',
  'atmel,at91sam9x5-rtc', standby, '%s: unable to alloc sram!\n', 'atmel,at91sam9263-pmc',
  'unable to map ramc[%d] cpu registers\n', 'atmel,sama5d4-pmc', 'atmel,at91sam9rl-pmc',
  '%s: failed to find shdwc!\n', 'atmel,at91rm9200-rtc', 'atmel,sama5d2', 'AT91: PM
    not supported, PMC not found\n', 'str    %2, [%1, %3]\n\t', '%s: failed to find
    securam device!\n']
mach-axxia: [LSI Axxia platforms, 'lsi,axm5516-sim', 'lsi,syscon-release', 'lsi,axxia-syscon',
  'lsi,axm5516-emu', LSI Axxia AXM55XX, 'lsi,axm5516']
mach-bcm:
- Broadcom Northstar Plus SoC
- timeout waiting for cpu %u to start\n
- Other Architectures
- 'SMP: kernel-mode NEON enabled, restricting to UP\n'
- failed to read 2nd entry from %s property (%d)\n
- Broadcom BCM7XXX based boards
- unable to remap cdc base register\n
- syscon-cont
- ZONE_MEM_PWR_STATE_MASK clear timeout
- kona_l2_cache.h
- required secondary boot register not specified\n
- 'SMP: secondary CPUs lack VFP unit, disabling VFP\n'
- brcm,bcm2835
- Broadcom BCM23550 SoC
- Failed to find device tree node for CPU%u\n
- brcm,bcm2836-l1-intc
- reset-controller does not conform to reset-cells\n
- Kona Secure API initialized\n
- BCM5301X
- as is
- Broadcom Cygnus Support
- brcm,brcmstb-smpboot
- brcm,bcm2837
- brcm,bcm2836
- Broadcom Mobile SoC Support
- BCM281xx Broadcom Application Processor
- IPROC architected SoCs
- Broadcom Northstar Plus SoC Support
- CPU is missing a resets phandle\n
- brcm,kona-wdt
- KONA architected SoCs
- brcm,bcm2835-pm-wdt
- bcm63xx_smp.h
- Couldn't map
- Broadcom Hurricane 2 SoC support
- unable to find intc node\n
- brcm,bcm23550
- brcm,bcm7445
- Broadcom mobile SoC level 2 cache support
- brcm,bcm21664
- failed remapping PMB register\n
- Broadcom BCM281XX SoC family
- iomap failed for cpubiuctrl_block\n
- brcm,cygnus
- brcm,bcm23550-cdc
- Couldn't map brcm,kona-wdt\n
- can't find compatible node %s\n
- brcm,bcm63138
- brcm,hr2
- brcm,bcm11351-cpu-method
- unable to find cdc node\n
- syscon-cpu
- '%4'
- BCM63xx DSL SoC
- failed to read 1st entry from %s property (%d)\n
- Broadcom BCM53573 SoC series support
- ZONE_MEM_PWR_STATE_MASK set timeout
- Broadcom Hurricane 2 SoC
- unable to map boot register for cpu %u\n
- brcm,bcm-nsp-smp
- unable to write startup addr to SKU ROM LUT\n
- Couldn't find brcm,kona-wdt\n
- unable to ioremap SKU-ROM LUT register for cpu %u\n
- 'SMP: unable to find bcm63138 boot LUT node\n'
- platsmp.h
- 'PMB: CPU%d is already powered on\n'
- Broadcom SoC Support
- bad cpu id (%u > %u)\n
- BCM23550 Broadcom Application Processor
- BCM2835
- brcm,bcm2836-smp
- failed to remap config base (%lu/%u) for SCU\n
- Broadcom BCM2835 family
- 'smc    #0\n'
- can't find phandle %s\n
- 'SMP: refusing to power off CPU0\n'
- brcm,bcm11351
- brcm,nsp
- brcm,brahma-b15
- brcm,kona-smc
- Couldn't find
- brcm,bcm63138-bootlut
- External imprecise Data abort at addr=%#lx, fsr=%#x ignored.\n
- 'SMP: Cortex-A9 SCU setup failed\n'
- 'Couldn''t enable L2 cache: %d\n'
- iomap failed for hif_cont_block\n
- brcm,bcm4708
- disabling SMP\n
- Broadcom BCM470X / BCM5301X ARM SoC
- '%s: missing/invalid'
- '#reset-cells'
- bcm,kona-smc
- brcm,brcmstb
- 'SMP: failed to locate secondary CPU%d node\n'
- required secondary boot register not specified for CPU%u\n
- unable to remap intc base register\n
- failed to enable A9 SCU - disabling SMP\n
- Broadcom Mobile SoC Selection
- Broadcom STB (Flattened Device Tree)
- Secure Monitor call failed (%u)! Skipping L2 init.\n
- Broadcom BCM21664 SoC family
- Broadcom BCM63xx DSL SoC
- 'of_platform_populate failed: %d\n'
- brcm,bcm21664-resetmgr
- 'SMP: unable to remap boot LUT base register\n'
- BCM21664 Broadcom Application Processor
- Secure API not available (%d). Skipping L2 init.\n
- resets
- bcm_kona_smc.h
- ZONE_DPG_PWR_STATE_MASK set timeout
- no configuration base address register!\n
- ZONE_DPG_PWR_STATE_MASK clear timeout
- Broadcom Cygnus SoC
- Broadcom mobile SoC SMP support
- hardware reports only one core\n
- CPU is missing a reg node\n
- secondary-boot-reg
- brcmnand_write_page_raw
- brcmnand_hw_ecc_layout
- arch/arm/plat-brcm/clock.c
- arch/arm/plat-brcm/iproc_cru.c
- arch/arm/plat-brcm/bcm5301x.c
- arch/arm/plat-brcm/bcm5301x_dmu.c
- arch/arm/plat-brcm/bcm5301x_pcie.c
- arch/arm/plat-brcm/nvram_linux.c
- arch/arm/plat-brcm/cache-l310.c
- drivers/mtd/bcm947xx/nand/brcmnand.c
- Northstar brcmnand NAND Flash Controller driver
- {<3>brcmnand: error attaching to backplane}
- {<3>brcmnand: found no supported devices}
- brcmnand
mach-bcmring: ['mov r15, r15', Free\n, 'LDR      r3,[r2,#8]                                            \n\t',
  Tail\n, .aramtext, 'MOV      r2,#0x80000000                                        \n\t',
  'Module %d: Interrupt raw dst transfer          0x%X\n', 'Module %d: Interrupt raw
    src transfer          0x%X\n', LED-Mtx-S, 'Module %d: SW dest signal                      0x%X\n',
  Head\n, 'Module %d: Channel %d Destination              0x%X\n', 'Module %d: Channel
    %d Source Stats             0x%X\n', Prog\n, Uart, '0xE', 'Module %d: Channel
    %d LLP                      0x%X\n', 'Module %d: Interrupt mask dst transfer         0x%X\n',
  'Module %d: SW dest last                        0x%X\n', devCtl 0x%0X\n, GPIO, C,
  'Module %d: Interrupt stat src transfer         0x%X\n', 'MOV      pc,pc                                                 \n\t',
  'Module %d: SW source signal                    0x%X\n', 'Timer %d: Control                 0x%X\n',
  sstat  0x%0X\n, 'Module %d: Channel %d Control (LO)             0x%X\n', 'Module
    %d: Interrupt mask src transfer         0x%X\n', 'Module %d: Interrupt mask transfer             0x%X\n',
  'Timer %d: Interrupt raw interrupt 0x%X\n', 'Timer %d: Background load value   0x%X\n',
  'Module %d: Interrupt mask error                0x%X\n', 'Module %d: SW source req                       0x%X\n',
  llp    0x%0X\n, 'Module %d: Interrupt stat block                0x%X\n', 'Module
    %d: Channel %d Control (HI)             0x%X\n', LED-Mtx-P, 'Module %d: SW source
    last                      0x%X\n', ctl.lo 0x%0X\n, SDIO-1, 'Module %d: misc config                         0x%X\n',
  End\n, 'BIC      r0,r0,#0xd                                            \n\t', Displaying
    register contents \n\n, 'Module %d: Interrupt clear src transfer        0x%X\n',
  'Timer %d: Interrupt clear         0x%X\n', 'Module %d: Channel %d Config (LO)              0x%X\n',
  'Module %d: misc channel enable                 0x%X\n', ctl.hi 0x%0X\n, '--------------------------------------------------\n',
  KeyPad, 'Module %d: Interrupt clear transfer            0x%X\n', 'Module %d: Interrupt
    clear dst transfer        0x%X\n', SDIO-0, Displaying register content \n\n, 'Module
    %d: Channel %d Config (HI)              0x%X\n', 'Module %d: Interrupt clear block               0x%X\n',
  I2C-Host, Misc, '0xF', 'Module %d: Interrupt stat error                0x%X\n',
  'Module %d: Interrupt stat dst transfer         0x%X\n', 'Module %d: Channel %d
    Dest Stats Addr          0x%X\n', 'Module %d: Channel %d Source                   0x%X\n',
  nop                                                            \n\t, 'Module %d:
    Interrupt raw error                 0x%X\n', 'MCR      p15,#0x0,r0,c1,c0,#0                                  \n\t',
  '0x%X:\n', ETM, 'Module %d: Channel %d Dest Stats               0x%X\n', 'ORR      r3,r3,#0x20000                                        \n\t',
  'Module %d: SW dest req                         0x%X\n', 'Module %d: Interrupt raw
    block                 0x%X\n', 'MRC      p15,#0x0,r0,c1,c0,#0                                  \n\t',
  'Module %d: Interrupt mask block                0x%X\n', 'Module %d: Interrupt raw
    transfer              0x%X\n', sar    0x%0X\n, 'Module %d: Interrupt stat transfer             0x%X\n',
  'Module %d: misc ID                             0x%X\n', PCM, 'STR      r3,[r2,#0x80]                                         \n\t',
  'MOV      r3,#0x2                                               \n\t', dmacHw_MAKE_CHANNEL_ID,
  'STR      r3,[r2,#8]                                            \n\t', 'Module %d:
    misc test                           0x%X\n', 'Timer %d: Load value              0x%X\n',
  fpAlloc, 'Timer %d: Interrupt status        0x%X\n', 'Module %d: Interrupt clear
    error               0x%X\n', dstat  0x%0X\n, I2S, Debug, 'Module %d: Channel %d
    Source Stats Addr        0x%X\n', dar    0x%0X\n]
mach-berlin: ['marvell,berlin-cpu-ctrl', 'marvell,berlin', Marvell Berlin SoCs, Marvell
    Berlin, Marvell Armada 1500 Pro (BG2-Q), Marvell Armada 1500-mini (BG2CD), 'marvell,berlin-smp',
  Marvell Armada 1500 (BG2)]
mach-clps711x: [Cirrus Logic CLPS711X (Device Tree Support), Cirrus Logic EP721x/EP731x-based,
  'cirrus,ep7209', "mov\tr0, r0\\n\\mov\tr0, r0", clps711x-cpuidle]
mach-cns3xxx: ['cavium,cns3410', 'PCIe: Port[%d] Enable PCIe LTSSM\n', 'cavium,cns3420',
  Cavium Networks CNS3XXX family, 'intel,usb-ohci', 'intel,usb-ehci', ubootenv, 'PCIe:
    Unable to set device Max_Read_Request_Size\n', Device not found.\n, PCIe1 non-prefetchable,
  PCIe0 non-prefetchable, 'cavium,cns3420-ahci', 'PCIe map irq: %04d:%02x:%02x.%02x
    slot %d, pin %d, irq: %d\n', cns3xxx.h, Cavium Networks CNS3420 Validation Board,
  'PCIe: Port[%d] Check data link layer...', 'cavium,cns3420-sdhci', Link up.\n, Cavium
    Networks CNS3xxx, Support for CNS3420 Validation Board, 'PCIe: Max_Read_Request_Size
    set to 128 bytes\n', sdhci-cns3xxx, filesystem2, PCIe1 I/O space, cns3xxx timer1,
  ahci, PCIe0 I/O space]
mach-davinci: []
mach-digicolor: [Conexant Digicolor (Flattened Device Tree), 'cnxt,cx92755', Conexant
    Digicolor SoC Support]
mach-dove: [dove.h]
mach-ebsa110: ['mcr p15, 0, ip, c15, c2, 2', 'mcr p15, 0, ip, c15, c1, 2']
mach-efm32: [EFM32 (Device Tree Support), 'efm32,dk3750']
mach-ep93xx: ['Kconfig bug: No EP93xx PHYS_OFFSET set']
mach-exynos: []
mach-footbridge: [Undefined footbridge mode]
mach-gemini: [Cortina Systems Gemini, Gemini (Device Tree), 'cortina,gemini']
mach-h720x: [boards.h, h7202-regs.h, h7201-regs.h]
mach-highbank: [Calxeda ECX-1000/2000 (Highbank/Midway), 'arm,cortex-a9', 'calxeda,highbank',
  'arm,pl330', 'Highbank L2C310: ignoring write to reg 0x%x\n', sysregs.h, 'calxeda,hb-sdhci',
  'calxeda,hb-xgmac', 'calxeda,ecx-2000', 'calxeda,hb-ahci', cpuidle-calxeda, 'calxeda,hb-sregs',
  Highbank, dma-coherent]
mach-hisi: ['hisilicon,hip04-d01', Hisilicon X5HD2 family, "]\t\\n", Hisilicon Hi36xx
    family, 'hisilicon,hi3620-hi4511', failed to map relocation space\n, failed to
    find smp-offset property\n, "bic\t%0, %0, #0x04\\n", failed to get sysctrl base\n,
  Hisilicon Hi3620 (Flattened Device Tree), "2:\t.word\t.\t\t\t\\n", "bx\tlr\t\t\t\
    \\n", "bic\t%0, %0, #0x40\\n", 'failed to find hisilicon,sysctrl node\n', Hisilicon
    SoC Support, failed to get fabric base\n, boot-method, "adr\tr2, 2f\t\t\t\\n",
  ioremap(scu_base) failed\n, 'hisilicon,hix5hd2-smp', "mov\tr0, #1\t\t\t\\n", ".align\t\
    2\t\t\t\\n", "beq\t1b\t\t\t\\n", "bxne\tlr\t\t\t\\n", 'hisilicon,hip01-sysctrl',
  Hisilicon HIX5HD2 (Flattened Device Tree), Hisilicon HiP04 Cortex A15 family, "ldr\t\
    r0, [r2, #", "str\tr1, [r2, #", 'hisilicon,hi3620-smp', 'hisilicon,hix5hd2', "cmp\t\
    r0, #0\t\t\t\\n", "tst\tr0, r3\t\t\t\\n", "mrc\tp15, 0, r0, c0, c0, 5\t\\n", "ldmia\t\
    r2, {r1, r3}\t\t\\n", Hisilicon HIP01 family, 'hisilicon,sysctrl', "1:\tldr\t\
    r0, [r2, #", HiP04 MCPM initialized\n, 'hisilicon,hip01-smp', failed to map address\n,
  ".word\tfabric_phys_addr\t\\n", smp-offset, "orr\tr1, r0, r3\t\t\\n", "ubfx\tr1,\
    \ r0, #8, #8\t\t\\n", "ldr\tr2, [r0, r3]\t\t\\n", Hisilicon platform type, "sub\t\
    r0, r2, r1\t\t\\n", "mov\tr3, r0, lsl r1\t\t\\n", failed to get fabric base phys\n,
  "bxeq\tlr\t\t\t\\n", 'hisilicon,hip04-bootwrapper', Hisilicon HiP04 (Flattened Device
    Tree), 'hisilicon,hip04-fabric', 'hisilicon,cpuctrl']
mach-imx: [imx1-uart, ../hardware.h, imx21-cspi, imx-keypad, imx27-fec, imx21-uart,
  imx21-nand, ../common.h, coda-imx27, imx31-cspi, imx1-fb, imx35-cspi, imx1-i2c,
  imx27-cspi, imx-udc-mx27, imx21-hcd, imx25-fec, imx21-i2c, imx27-nand, mxc_aips,
  devices-common.h, imx27-camera, imx2-wdt, sdhci-esdhc-imx35, imxdi_rtc, pata_imx,
  imx25-camera, imx21-mmc, imx-ssi, flexcan, sdhci-esdhc-imx25, imx21-rtc, imx31-mmc,
  m2m-emmaprp, imx25-nand, imx21-fb, mxc_ahb, imx1-cspi]
mach-integrator: [Integrator/CM10200E core module, Deep Blue Solutions Ltd, 'unable
    to register device: %ld\n', Integrator/CM10220E core module, SVGA, impd1, Integrator/CT7TD
    (ARM7TDMI) core tile, lm.h, Integrator/IM-PD1 logic module core driver, Integrator/CM946E-S
    core module, Integrator/CM966E-S core module, Support Integrator/AP and Integrator/PP2
    platforms, impd1.h, Integrator/CM922T-XA10 core module, 'arm,integrator-ap-syscon',
  Integrator/CM10200E rev.0 core module, Integrator/CM1136JF-S core module, PROSPECTOR,
  'IM-PD1: unable to reserve framebuffer\n', ARM Integrator/AP (Device Tree), could
    not find Integrator/AP system controller\n, Support Integrator/CP platform, 'lm%x:00700',
  'arm,integrator-ap', Integrator/CM7TDMI core module, 'arm,integrator-cp', logic
    module stack position, IM-PD/1, Integrator/CM940T core module, ARM Integrator/CP
    (Device Tree), logicmodule, Include support for Integrator/IM-PD1, ARM Ltd. Integrator
    family, LM registers, LTM10C209, VIC, Integrator/CM720T core module, clcd framebuffer,
  Integrator/CM926EJ-S core module, Integrator/CTB36 (ARM1136JF-S) core tile, no core
    module node found in device tree\n, 'MODEM: unable to write PL010 UART CTRLS\n',
  IM-PD1 found at 0x%08lx\n, Integrator/CM920T core module, Integrator/CM740T core
    module, 'lm%x:%5.5lx', 'MODEM: unable to write PL010 UART CRTLC\n', could not
    read from Integrator/AP syscon\n, 'IM-PD1: unable to map framebuffer\n', lm%d,
  could not remap core module\n, Integrator/CM1026EJ-S core module, Integrator/CT926
    (ARM926EJ-S) core tile, VGA, 'arm,integrator-cp-syscon']
mach-iop13xx: [iop13xx.h, 'mrc p6, 0, %0, c0, c0, 0', 'mrc p6, 0, %0, c2, c3, 0',
  iq81340.h, 'mrc p6, 0, %0, c0, c1, 0', 'mcr p6, 0, %0, c2, c9, 0', 'mrc p6, 0, %0,
    c0, c3, 0', 'mcr p6, 0, %0, c6, c9, 0', 'mcr p6, 0, %0, c7, c9, 0', 'mcr p6, 0,
    %0, c8, c9, 0', 'mrc p6, 0, %0, c8, c9, 0', 'mrc p6, 0, %0, c7, c9, 0', 'mcr p6,
    0, %0, c1, c9, 0', 'mcr p6, 0, %0, c3, c9, 0', 'mrc p6, 0, %0, c3, c3, 0', 'mcr
    p6, 0, %0, c5, c9, 0', '%s: warning unknown frequency, defaulting to 800Mhz\n',
  'mcr p6, 0, %0, c0, c9, 0', 'mrc p6, 0, %0, c3, c9, 0', 'mrc p6, 0, %0, c1, c3,
    0', 'mcr p6, 0, %0, c4, c9, 0', 'mrc p6, 0, %0, c2, c9, 0', 'mrc p6, 0, %0, c0,
    c9, 0', '%s: warning unknown ratio, defaulting to 2\n', '%s: warning unknown frequency,
    defaulting to 800MHz\n']
mach-iop32x: [iq80321.h, n2100.h, glantank.h, iop32x.h, iq31244.h]
mach-iop33x: [iq80331.h, iq80332.h, iop33x.h]
mach-ixp2000: [ixp2000-regs.h, enp2611.h, +r, ixdp2x01.h, 'mov %0, %0', ixdp2x00.h]
mach-ixp23xx: [ixp23xx.h, ixdp2351.h]
mach-ixp4xx: [nas100d.h, coyote.h, nslu2.h, dsmg600.h, prpmc1100.h, avila.h, ixdp425.h,
  Queue %s(%i) get %X\n, fsg.h, 'Do not include this directly, instead #include <mach/hardware.h>',
  Queue %s(%i) put %X\n, ixp4xx-regs.h]
mach-keystone: [Keystone, 'ti,k2l', 'ti,k2e', and, 'ti,k2hk', CPU %d bringup failed
    with %d\n, 'keystone-smp: booting cpu %d, vector %08lx\n', set dma_pfn_offset%08lx\n,
  'ti,keystone', Invalid address space for memory (%08llx-%08llx)\n, Texas Instruments
    Keystone Devices, Enable %s%s%s to run outside 32-bit space\n, keystone.h, Switching
    to high address space at 0x%llx\n, 'ti,k2g', memory.h]
mach-kirkwood: []
mach-ks8695: []
mach-l7200: []
mach-lh7a40x: [registers.h]
mach-loki: [loki.h]
mach-lpc18xx: ['nxp,lpc4350', 'nxp,lpc4370', 'nxp,lpc1850', NXP LPC18xx/43xx (Device
    Tree)]
mach-lpc32xx: []
mach-mediatek: ['%s: Can''t remap %lx\n', Mediatek Cortex-A7 (Device Tree), 'mediatek,mt81xx-tz-smp',
  MediaTek MT6589 SoCs support, 'mediatek,mt6589', 'mediatek,mt8127', 'mediatek,mt8135',
  MediaTek MT7629 SoCs support, MediaTek MT8127 SoCs support, 'mediatek,mt7629', 'mediatek,mt6592',
  MediaTek MT7623 SoCs support, 'mediatek,mt6589-smp', MediaTek MT2701 SoCs support,
  'mediatek,mt7623', 'mediatek,mt2701', MediaTek MT6592 SoCs support, MediaTek MT8135
    SoCs support, Mediatek MT6589 SoC, '%s: Device is not supported\n', MediaTek SoC
    Support]
mach-meson: [Couldn't power down CPU%d\n, Failed to de-assert CPU%d reset\n, Couldn't
    map PMU registers\n, 'amlogic,meson8b', Amlogic Meson platform, Timeout while
    waiting for CPU%d status\n, 'amlogic,meson8b-pmu', Couldn't map SRAM registers\n,
  Couldn't power down the memory of CPU%d\n, 'amlogic,meson8b-smp-sram', 'amlogic,meson8-pmu',
  Failed to assert CPU%d reset\n, Error while waiting for SCU power-off on CPU%d\n,
  'amlogic,meson8-smp-sram', 'amlogic,meson8m2', Amlogic Meson SoCs, 'Amlogic Meson8,
    Meson8b and Meson8m2 SoCs support', Couldn't change sleep status of CPU%d\n, 'amlogic,meson8',
  Couldn't get the reset controller for CPU%d\n, 'amlogic,meson8-smp', Amlogic Meson6
    (8726MX) SoCs support, Couldn't wake up CPU%d\n, 'amlogic,meson8b-smp', 'amlogic,meson6',
  Timeout while polling PMU for CPU%d status\n, Couldn't power up the memory for CPU%d\n,
  Couldn't power up CPU%d\n, Amlogic Meson6 platform, Missing SCU node\n, Missing
    SRAM node\n, Error when disabling isolation of CPU%d\n, Couldn't map SCU registers\n,
  Error when enabling isolation for CPU%d\n]
mach-milbeaut: ['socionext,milbeaut-m10v-smp', Socionext Milbeaut SoCs, MCPM boot
    on cpu_%u cluster_%u\n, '%s: cpu %u l_cpu %u cluster %u\n', 'socionext,milbeaut-evb',
  'socionext,milbeaut-smp-sram', Milbeaut SC2000/M10V platform]
mach-mmp: [Marvell's PXA910 TavorEVB Development Board, pxa168-ssp.1, sdhci-pxav3.3,
  regs-timers.h, create pool failed\n, tpo-hvga, initialized\n, pxa168-ssp, Init usb
    phy!!!\n, 'mrvl,mmp-timer', pxa2xx-i2c.4, pxa27x-keypad, pxa168-ssp.0, disp0,
  Support MMP (ARMv5) platforms from device tree, sdhci-pxav3.1, gpio_mux, 'mrvl,mmp2',
  pxa2xx-uart.2, Deinit usb phy!!!\n, asram, pxa2xx-uart, pxa-sph, wm8753, vcc_core
    range, mmp-fb, pxa2xx-i2c.5, PXA168-based GuruPlug Display (gplugD) Platform,
  Marvell's Flint Development Platform, mfp.h, pxa168-pwm.1, add new chunk failed\n,
  pxa2xx-i2c.2, max7312, max8925, mfp-mmp2.h, reg-fixed-voltage.1, regs-apmu.h, Can't
    get hold of GPIO 85 to select display, pxa168-pwm.0, DISP_FREQ_SEL_2, reg-fixed-voltage,
  pxa910-pwm, failed to request LCD RESET gpio\n, mfp-pxa168.h, 'mrvl,pxa910-dkb',
  pxa-u2oehci, Graphic Frame, 88PM860x, pxa168.h, pm-pxa910.h, Brownstone Development
    Platform, mmp-parallel, PXA168-based Aspenite Development Platform, Marvell's
    PXA168 Zylonite2 Development Board, Support MMP2 (ARMv7) platforms from device
    tree, Marvell MMP2 (Device Tree Support), pxa910-, pxa910-pwm.2, PXA168 Avengers
    lite Development Platform, TPO_LCD_SPI_RESET, pxa910-pwm.0, gpio-pxa, pxa2xx-i2c.0,
  pxa2xx-i2c, 'calibrate timeout, UTMI_PLL %x\n', 'mrvl,pxa168-aspenite', pxa168-eth,
  frequency\n, Marvell PXA168 (Device Tree Support), pxa168-pwm, PXA168-USBCLK, pxa2xx-uart.0,
  cputype.h, DISP_FREQ_SEL, Marvell's PXA168 Avengers Lite Development Board, PXA168-based
    Teton BGA Development Platform, pxa3xx-nand, sdhci-pxav3.2, 'Error: no defined
    wake up source irq: %d\n', mv-udc, PHY out of reset\n, isram, addr-map.h, teton_bga.h,
  regs-icu.h, clocksource, mmp2-gpio, PXA168-based Zylonite2 Development Platform,
  Marvell PXA910 (Device Tree Support), pxa910.h, pxa168-pwm.3, pxa-usb-phy, '%s:
    after suspend\n', regs-usb.h, pxa168-, U2OCLK, sdhci-pxav3, Marvell PXA168/910/MMP2
    Implementations, rtc alarm, mmp-gpio, vcc_core, pxa2xx-i2c.3, PXA-SDHCLK, PXA910-based
    TTC_DKB Development Platform, mv-otg, Marvell's Jasper Development Platform, Marvell's
    PXA168 Teton BGA Development Board, sa1100-rtc, mmp2.h, clockevent, phyregs, Can't
    get hold of GPIO 35 to select display, Jasper Development Platform, pxa168-ssp.4,
  Marvell PXA168/910/MMP2, failed to request GPIO for TPO LCD RESET\n, mfp-pxa910.h,
  rtc 1Hz, Can't get hold of GPIO 104 to bring Ethernet, max8649, mmp-sram, 'Failed
    to get timer from device tree with error:%d\n', pm-mmp2.h, pxa910-pwm.1, ETH_RESET_N,
  '%s: before suspend\n', pxa168-ssp.3, Flint Development Platform, '%s: PMIC interrupt
    is handling\n', MFUCLK, v_5vp, pxa2xx-i2c.1, isl1208, regs-apbc.h, Marvell's PXA168
    Aspenite Development Board, pxa2xx-uart.1, mmp2-, pxa2xx-uart.3, Marvell's PXA168
    GuruPlug Display (gplugD) Board, sdhci-pxav3.0, ds1337, capregs, reserved, mmp-disp,
  EHCI support for PXA USB OTG controller, Marvell's Brownstone Development Platform,
  pxa910-pwm.3, pxa168-pwm.2, PXA910 Evaluation Board (aka TavorEVB), pxa168-ssp.2,
  pxa168-fb]
mach-moxart: [MOXA ART SoC, MOXA UC-7112-LX]
mach-msm: [irqs-7x30.h, msm_iomap-7x00.h, sirc.h, irqs-8x50.h, msm_iomap-7x30.h, msm_iomap-8x50.h,
  Unknown architecture specification, irqs-7x00.h]
mach-mv78xx0: [MV78100-A0, invalid number of PCIe ports, PCIe %d.%d MEM, 'unknown
    TCLK PLL setting: %.8x\n', Marvell RD-78x00-mASA Reference Design, 'HCLK = %dMHz,',
  PCIe I/O Space, 'link down, ignoring\n', mv78xx0.h, 'marvell,mv78xx0-mbus', 'L2
    = %dMHz,', 'unknown HCLK PLL setting: %.8x\n', 'mrc p15, 1, %0, c15, c1, 0', MV78200-Rev-Unsupported,
  TCLK = %dMHz\n, MV78X00-Z0, Device-Unknown, can't allocate PCIe MEM sub-space, 'MV78xx0
    PCIe port %d.%d:', 'PCLK = %dMHz,', 'core #%d,', Buffalo WLX (Terastation Duo)
    NAS, link up\n, MV78100-A1, Buffalo Nas WXL, Marvell MV78xx0, Marvell DB-78x00-BP
    Development Board, can't allocate PCIe I/O space, Marvell RD-78x00-MASA Development
    Board, MV78X00-Rev-Unsupported, 'MPP setup: unknown mv78x00 variant', MV78100-Rev-Unsupported,
  MV78200-A0]
mach-mvebu: ["orreq\tr0, r0, #(1 << 2) \\n\\t", 'marvell,axp-gp', 'marvell,armada-370-xp',
  "mrc\tp15, 0, r0, c1, c0, 0 \\n\\t", mvebu-soc-id.h, Booting CPU %d\n, cpuidle-armada-370,
  'mvebu-coherency:', Entering suspend to RAM. Only special wake-up sources will resume
    the system\n, Marvell Armada 39x boards, 'marvell,armada385', 'marvell,dove',
  'marvell,armada-370-cpu-reset', 'marvell,mv78230-i2c', 'marvell,armada-380-pmsu',
  'marvell,coherency-fabric', 'marvell,armada-xp-sdram-controller', 'marvell,armada-370-pcie',
  'marvell,armada-375-smp', 'marvell,armada-380-smp', cannot enable clock\n, 'str
    %[srcmd], [%[sdram_reg]]\n\t', 'marvell,98dx3336-resume-ctrl', Marvell Armada
    380/385 boards, 'marvell,armada-370-xp-system-controller', Initializing Power
    Management Service Unit\n, 'Could not start the secondary CPU: %d\n', bne 1b\n\t,
  'mvebu-pmsu:', 'MVEBU SoC ID=0x%X, Rev=0x%X\n', unable to get resource\n, 'marvell,armada-380-coherency-fabric',
  deprecated pmsu binding\n, Marvell Engineering Business Unit (MVEBU) SoCs, Marvell
    Armada 370/XP (Device Tree), Marvell Armada 380/385 (Device Tree), 'marvell,armada380',
  'arm/mvebu/coherency:starting', Marvell Dove boards, 'marvell,armada-370-xp-pmsu',
  'mvebu-cpureset:', 'CPU idle is currently broken: disabling\n', Coherency fabric
    is not initialized\n, 'marvell,armada-370-pmsu', 'Cannot restart, system-controller
    not available: check the device tree\n', Marvell Armada XP boards, ctrl-gpios,
  'marvell,orion-system-controller', 'marvell,mv78230-a0-i2c', 'marvell,armada370',
  Invalid number of CPUs in DT\n, Marvell Dove, mvebu-audio, cannot map registers\n,
  missing cpu node\n, isb, Marvell Armada 375 (Device Tree), 'marvell,armada-380-mpcore-soc-ctrl',
  b .\n\t, internal-regs, armada-370-xp.h, 'marvell,armada398', cannot get pci node\n,
  'marvell,kirkwood-pcie', 'arm,io-coherent', 'marvell,armadaxp', unable to request
    region\n, 'marvell,armada-xp-smp', 'CPU hotplug support is currently broken on
    Armada 38x: disabling\n', Unable to map SRAM to setup the boot address WA\n, "tst\t\
    r0, %0 \\n\\t", Marvell Armada 375 boards, 'marvell,98dx3236-smp', cpuidle-armada-xp,
  'marvell,armada390', 'marvell,kirkwood', pic-pin%d, Dove 88AP510 SoC\n, kirkwood-pm.h,
  kirkwood_cpuidle, Cannot get 'bootrom' node address, 'marvell,armada-390-smp', 'marvell,armada375',
  Marvell Kirkwood (Flattened Device Tree), pm_pic, unable to map registers\n, 'mvebu-soc-id:',
  coherency.h, Marvell, 'marvell,kirkwood-audio', pmsu.h, 'marvell,armada-xp-pcie',
  'mov r1, #50\n\t', 'str %[ackcmd], [%[gpio_ctrl]]\n\t', cpuidle-armada-38x, 'marvell,armada-375-coherency-fabric',
  'marvell,armada-375-system-controller', Marvell Armada 370 boards, .balign 32\n\t,
  cannot get clock\n, 'arm/mvebu/sync_clocks:online', 'marvell,kirkwood-eth-port',
  'marvell,bootrom', '1: subs r1, r1, #1\n\t', "mcreq\tp15, 0, r0, c1, c0, 0 \\n\\\
    t", 'unable to boot CPU: %d\n', 'Cannot find ''marvell,bootrom'' compatible node',
  The address for the BootROM is incorrect, 'CPU idle is currently broken on Armada
    38x: disabling\n', Marvell Armada 39x (Device Tree), '%X', broken-idle, Marvell
    Kirkwood boards, Can't make current CPU cache coherent.\n, 'marvell,armada-xp-cpu-config',
  kirkwood-cpufreq]
mach-mx1: [rtc-imx, mxc_rtc.0, mx1-camera, UART1, mx1ads, Synertronixx scb9328, Freescale
    MXLADS, 'Scb9328: Adding devices\n', imx-mmc.0, 'MX1 platforms:', imx_udc, data
    area, address area, Freescale MX1ADS, imx-wdt, imx_udc.0, MX1ADS platform, mma,
  mx1-camera.0, pcf8575]
mach-mx2: [mc13783, Can't set CPU frequency!\n, gpt2, clko, Baseboard, EUKREA CPUIMX27,
  imx21-hcd.0, led1, MX21ADS platform, imx-fb, Freescale MX27PDK, PCM970, CPUIMX27
    integrates SDHC2 module, imx_gpt, perclk3, sahara2, 'pca100: Failed to setup pins
    (%d)\n', cspi3, ipg, owire, imx-mmc-detect, imx_cam_vcc, gpt3, perclk2, Eukrea
    CPUIMX27 module, PCA100, mmc-detect, slcdc, backlight, 'CPUs:', emma, at25, gpio-5,
  led2, CMO-QGVA, spll, i.MX27 support, Freescale i.MX27ADS, sdhc1, PCM038, cspi1,
  PHYTEC PCM970 development board, rtc-pcf8563, MBIMX27, LogicPD MX27 LITEKIT platform,
  perclk4, ssi2, mxc-mmc.2, MX27ADS platform, mx27ads, perclk1, brom, i.MX21 support,
  Phytec phyCORE-i.MX27 CPU module (pcm038), mx21ads, phyCARD-i.MX27, gpt5, Eukrea
    MBIMX27 development board, sdhc_vcc, Freescale i.MX21ADS, fpm, MX27PDK platform,
  'pca100: Failed to reuest irq for sd/mmc detection\n', ckil, mxc_wdt, ssi1, Phytec
    phyCARD-s (pca100), ckih, CPUIMX27, cspi2, imx-mmc-ro, gpt1, sdhc2, gpt6, imx-uart.5,
  vpu, imx27lite, LogicPD i.MX27LITE, 'MX2 platforms:', gpt4, gpio-4, phyCORE-i.MX27,
  mx27pdk, at25320an]
mach-mx25: ['MX25 platforms:', mxc_pwm.2, Freescale MX25PDK (3DS), Support MX25PDK
    (3DS) Platform, mxc_pwm.3, mxc_pwm.1, mx25-adc]
mach-mx3: [audmux, I2C SCL, rngc, Support Wolfson Microelectronics 1133-EV1 module,
  nor.kernel, Release Full, Support MX31ADS platforms, AVDD, moboard, can, mbx, VIOHO,
  'video=mx3fb:CMEL-OLED', dspics-rst, Nav Pad Down, gpt.0, development board pins,
  mlb, LCD enable, sdhc-wp, LogicPD MX31 LITEKIT, EPFL Mobots mx31moboard, pcm970,
  CMEL-OLED, sdma_ipg, Support Dave/DENX QongEVB-LITE platform, Nav Pad Left, devboard,
  Freescale MX35PDK, sms9217-irq, SW1A, usb-udc-en, Support MX31PDK (3DS), spdif,
  Initializing mx31devboard peripherals\n, max, gpu2d, Illegal mx31lilly_baseboard
    type %d\n, nand_rdy, MX31ADS EXPIO(CPLD) hardware\n, mt9t031-power, VRF1/CVDD_2.775,
  cpu_vcc, lan9217-irq, VCAM/VMMC1/VMMC2, Wheel View, Support Phytec pcm037 (i.MX31)
    platforms, Ethernet CS, ect, Support Phytec pcm043 (i.MX35) platforms, firi, unable
    to request LCD_VCC_EN pin.\n, Qong FPGA version %d.%d.%d\n, mpeg4, remapping L2
    cache area failed with %ld\n, could not get LAN irq gpio\n, nand_wp, pcm037, Support
    MX31 LITEKIT (LogicPD), Freescale MX31ADS, 'coreboard-led-1:red', INCO startec
    LILLY-1131, sel3, sms9117-irq, dnet, eet, admux, 'coreboard-led-0:red:running',
  dnet-memory, Wheel AF, '%s: cannot allocate camera buffer-memory\n', usb-reset,
  Support mx31moboard platforms (EPFL Mobots group), esai, Focus Backward, sdma, sel2,
  Wheel Manual, Focus Forward, Phytec Phycore pcm037, sdhc, Sharp-LQ035Q7DH06-QVGA,
  MMC w/p, Dave/DENX QongEVB-LITE, uart-0, dac124s085, mxc_rtc, Support MX31 LILLY-1131
    platforms (INCO startec), 'qong: Unexpected FPGA version, FPGA-based', SW2A, sdhc-card-detect,
  MMC detect, iomuxc, HPVDD, sdma_ahb, I2C SDA, Nav Pad Up, mx31pdk, 'coreboard-led-3:red',
  Initializing mx31marxbot peripherals\n, pcm037_eet, Freescale MX31PDK (3DS), sdhc-write-protect,
  pcm037.h, Phytec Phycore pcm043, translator-rst, Support MX35PDK platform, mx31lite,
  pcm037_variant=, usbotg, Support Atmark Armadillo-500 Development Base Board, nor.bootloader,
  sdhc-detect, '%s: error changing csi_clk parent\n', Nav Pad Right, pcm037_uart1,
  Wheel Off, VESIM/VSIM/AVDD, spba, nor.config, sel1, Release Half, 'MX3 platforms:',
  marxbot, devices won't be registered!\n, CRT-VGA, Cannot set up OTG pins\n, Illegal
    mx31moboard_baseboard type %d\n, sel0, asrc, expio, Armadillo-500, edio, Support
    pcm037 EET board extensions, 'wm8350:white', Unknown pcm037 baseboard variant
    %s\n, soc-camera-pdrv, Clock input source is %ld\n, Nav Pad Ok, 'coreboard-led-2:red',
  Wheel Menu, '%s: failed to map registers, aborting.\n', 'i.MX31PDK Debug board detected,
    rev = 0x%04X\n', epit, nor.userland, mt9t031, VIOLO, armadillo5x0, nand_enable,
  CRT-SVGA, VDIG, mx3-camera.0]
mach-mxc91231: [uart2-rx, mxc-wdt, 'MXC91231 platforms:', mxc-wdt.0, uart2-tx, Support
    Motorola Zn5 GSM phone, Motorola Zn5]
mach-mxs: ['fsl,imx28-fec', 'bluegiga,apx4devkit', 'fsl,imx28', 'karo,tx28', 'msr,m28cu3',
  Freescale MXS (Device Tree), 'fsl,imx23-digctl', 'eukrea,mbmx283lc', Failed to assert
    the chip reset\n, 'i2se,duckbill', GPIO_4_0, enet_out, GPIO_4_4, 'armadeus,imx28-apf28',
  GPIO_4_8, 'fsl,imx23', 'fsl,imx28-evk', GPIO_4_16, 'fsl,ocotp', GPIO_4_7, '%s: timeout
    in reading OCOTP\n', 'crystalfontz,cfa10036', fec-int, 'i2se,duckbill-2', fec-phy-power,
  '%s: failed to get pinctrl state\n', GPIO_4_1, GPIO_4_2, GPIO_4_3, 'fsl,clkctrl',
  i.MX23, Freescale MXS Family, 'fsl,imx23-clkctrl', 'Freescale MXS (i.MX23, i.MX28)
    support', '%s: failed to find fec device\n', fec-phy-reset, '%s: failed to request
    gpios: %d\n', GPIO_4_6, i.MX28, gpio_mode]
mach-netx: [netx-regs.h]
mach-nomadik: ['st,nomadik-nhk-15', failed to request card detect bias GPIO %d\n,
  /usb-s8815/mmcsd-gpio, card detect bias, ST-Ericsson Nomadik, 'calaosystems,usb-s8815',
  ST 8815 Nomadik Hardware Kit (evaluation board), Nomadik STn8815, 'enabled USB-S8815
    CD bias GPIO %d, low\n', could not find MMC/SD card detect bias node\n, could
    not obtain MMC/SD card detect bias GPIO\n, 'failed to set GPIO %d as output, low\n']
mach-npcm: ['nuvoton,npcm750', Support for NPCM7xx BMC (Poleg), 'nuvoton,npcm7xx-smp:',
  could not iomap scu, Nuvoton NPCM Architecture, no gcr device node\n, NPCM7XX Chip
    family, no scu device node\n, could not iomap gcr, 'nuvoton,npcm750-gcr', 'nuvoton,npcm750-smp']
mach-ns9xxx: []
mach-nspire: [Grayscale LCD, 'ti,nspire-tp', Color LCD, lcd-type, cx, TI-NSPIRE based,
  mmio.h, classic, 'arm,pl111', 'ti,nspire', 'ti,nspire-cx', LCD, 'ti,nspire-clp',
  'CLCD: Unknown lcd-type %s\n', clcd.h, 'CLCD: Could not find lcd-type property\n',
  TI-NSPIRE, 'CLCD: unable to map framebuffer\n']
mach-omap1: [UART1_RTS, W10_1610_CF_RESET, rhea2_ck, lcd_inn1510, MPUIO4, W5_USB2_SE0,
  E18_1610_KBC3, 'OMAP_PRODUCTION_ID_0: 0x%08x\n', H14_1610_KBR2, USB2_VP, hwa_sys_ck,
  Y5_USB0_RCV, Palm Tungsten|T, USB1_RCV, OMAP7XX_IO_CONF_, board-h2.h, W4_USB_HIGHZ,
  H19_1610_CAM_EXCLK, dma_lcdfree_ck, UART2_RX, W13_1610_CCP_CLKM, omap-bl, 'omap
    mailbox: omap1 architecture specific functions', AA9_USB0_VP, 'OSK+Mistral: CAM_PWDN
    is awol\n', spi_palmz71, PalmOS-FS(ro), ts_busy, Y8_1610_MMC2_CMD, MCBSP2_CLKX,
  Y10_USB0_SUSP, R10_1610_MCLK_OFF, P18_1610_GPIO3, FUNC_MUX_CTRL_, T20_1610_LOW_PWR,
  E19_1610_KBR4, R9_16XX_UART2_RX, ck_dpll1out, 'MPUI1610_SDRAM_CONFIG_REG:    0x%-8x
    \n', inn1610_lcd, V10_1610_MPUIO7, dspper_ck, USB/DC-IN, U20_1610_MPUIO14, USB2_VM,
  dsptim_ck, K18_1610_CAM_D4, FPGA irq, arm_ck, "mcr\tp15, 0, r0, c7, c0, 4", 'MPUI1510_DSP_API_CONFIG_REG:  0x%-8x
    \n', USB1_SE0, OMAP ARM 216 MHz CPU (1710 only), mclk, N20_HDQ, Voiceblue, Error
    requesting gpio 0 for smc91x irq\n, 'MPUI1610_DSP_STATUS_REG:      0x%-8x \n',
  empty, MMC power, 'MPUI730_DSP_API_CONFIG_REG:  0x%-8x \n', MMC_DAT3, UART3_CLKREQ,
  omap7xx.h, Y15_1610_UART3_RTS, dma_ck, FPGA-ack, 'ULPD_DPLL_CTRL_REG:       0x%-4x     \n',
  Innovator FPGA Rev %d.%d Board Rev %d\n, 'MPUI730_DSP_BOOT_CONFIG_REG: 0x%-8x \n',
  'MUX: Setting register %s\n', tsc2101, R10_1610_MMC2_DAT3, PULL_DWN_CTRL_, mmc_ck,
  armwdt_ck, mpu_timer2, TI-OSK, spi_inn1510, Total of %i interrupts in %i interrupt
    banks\n, W21_1610_UWIRE_SDO, lcd_osk, W17_850_USB_VBUSI, lcd_ams_delta, serial.h,
  ohci, TI-Innovator, P20_1710_MMC_DATDIR0, ide-disk, arminth_ck, R9_16XX_GPIO18,
  n_vbus_en, OMAP850 Based System, 'ULPD_STATUS_REQ_REG:      0x%-4x     \n', Could
    not get uart2_ck\n, J18_1610_ETM_D7, '%s (0x%08x) = 0x%08x -> 0x%08x\n', omap1-mailbox,
  J7_730_KBR1, E1_730_KBR2, MCBSP2_FSR, E1_850_KBR2, tsc2102, USB2_SUSP, R18_1610_MMC2_CLKIN,
  PU_PD_SEL_, K14_1610_CAM_D1, M15_1710_MMC_CLKI, USB1_VM, tps65010, D19_1610_KBC2,
  TI-H2, W14_1610_CCP_DATAP, mistral_wakeup, OMAP ARM 168 MHz CPU, M8_1610_FLASH_CS2B_WE,
  A_USB_ON, P20_1610_SPIF_DIN, Could not get uart3_ck\n, W11_1610_MPUIO9, USB detect,
  W10_1610_MPUIO11, '*', USB2_SE0, Skipping reset check for DSP domain, L15_1610_ETM_PSTAT1,
  UART3_BCLK, MCBSP2_DX, 'MPUI1510_SDRAM_CONFIG_REG:    0x%-8x \n', 'PM: speaker on\n',
  PWL, 24c04, 'PM: speaker off\n', F3_730_KBR3, Palm Zire71, Error requesting gpio
    62 for CF irq\n, 'OMAP_PRODUCTION_ID_1: 0x%08x JTAG_ID: 0x%04x\n', J18_1610_CAM_D7,
  'MPUI730_DSP_STATUS_REG:      0x%-8x \n', lcd_pwr, TI H3 Support, L3_1610_FLASH_CS2B_OE,
  ams-delta-led, V9_1610_MMC2_CMDDIR, V5_1710_MCLK_OFF, OMAP310 based Siemens SX1,
  V6_USB2_TXD, P15_1610_UWIRE_CS3, 'LED: can''t get MPUIO4/green?\n', 'MUX: initialized
    %s\n', MMC_DAT0, onboardrom, W19_1610_GPIO48, mpu_timer1, W21_1610_SPIF_DOUT,
  'PM: OMAP%x is re-starting from deep sleep...\n', serial wakeup, W8_1610_MMC2_DAT0,
  16C554 reset, omap16xx.h, 'palmtt:led0', Watchdog, N21_1710_GPIO14, 'PM not initialized:
    Missing SRAM support\n', OMAP730 Perseus2, lcd_sx1, R18_1510_GPIO0, N19_1610_KBR5,
  E4_730_KBC2, R13_1710_USB1_SEO, N15_1610_UWIRE_CS1, uart3_ck, W15_1610_MMC2_DAT2,
  J14_1610_CAM_D5, leds.h, 'Clocking rate (xtal/DPLL1/MPU):', W4_GPIO58, 'MPUI1610_EMIFS_CONFIG_REG:    0x%-8x
    \n', MMC WP, USB1_SUSP, J19_1610_ETM_D6, M7_1610_GPIO62, 'ARM_RSTCT1_REG:           0x%-8x     \n',
  'MPUI1510_DSP_BOOT_CONFIG_REG: 0x%-8x \n', BALLOUT_V8_ARMIO3, cam_pwdn, TI OSK Support,
  omap_intlat, 'PM: Power cable disconnected\n', AA20_1610_GPIO_41, tlv320aic23, N14_1610_SPIF_CS0,
  OMAP ARM 120 MHz CPU, "ARM_IDLECT3_REG:\t      0x%-8x     \\n", W4_USB_PUEN, OMAP
    ARM 192 MHz CPU, 'OMAP_DIE_ID_0: 0x%08x\n', J7_850_KBR1, FPGA, W8_1610_GPIO9,
  L14_16XX_GPIO49, D2_850_KBR4, armtim_ck, HTC Wizard, J19_1610_CAM_D6, USB1_TXD,
  MCBSP2_DR, W11_1610_MPUIO6, N20_1610_GPIO11, lcd_mipid, R11_1610_CF_IOIS16, armxor_ck,
  OMAP15xx Based System, TI OMAP1710 H3 board, AA17_850_USB_DM, lcd_ck, dspxor_ck,
  u-boot(rez), 'JTAG_ID: 0x%04x DIE_REV: %i\n', L15_1610_CAM_HS, V14_16XX_GPIO37,
  arm_gpio_ck, smc_reset, PWT, OMAP ARM 60 MHz CPU, N14_1610_UWIRE_CS0, C2_850_KBC0,
  OMAP16xx Based System, '%ld.%01ld/%ld.%01ld/%ld.%01ld MHz\n', W4_USB_CLKO, LED red,
  'Could not request UART wake GPIO: %i\n', done\n, usb_hhc_ck, MCBSP2_FSX, F18_1610_KBC0,
  'OMAP32_ID_0: 0x%08x\n', R18_1610_SPIF_DOUT, UART3_RX, V8_1610_MMC2_DAT1, E3_730_KBC4,
  K15_1610_CAM_D2, M19_1610_ETM_PSTAT0, MCBSP3_CLKX, driver/omap_pm, Could not reserve
    cable signal GPIO!\n, N15_1610_MPUIO2, cf_irq, Y12_1610_CCP_CLKP, lcd_palmte,
  IRDA mode, D2_730_KBR4, Generic OMAP1510/1610/1710, lcd_h3, 'KFUNC device registration
    faild: %s\n', MPUIO5, MMC_CMD, 'Unknown OMAP cpu type: 0x%02x\n', api_ck, omap1510.h,
  UART3_TX, MPUI1510_CTRL_REG             0x%-8x \n, map_rom, Hiroshi DOYU <Hiroshi.DOYU@nokia.com>,
  omapirda, I2C_SDA, 'PM: OMAP%x is trying to enter deep sleep...\n', U18_1610_SPIF_DIN,
  C21_1610_KBC4, W16_850_USB_PU_EN, Could not get uart1_ck\n, dsp_ck, 32k-timer, W13_1610_USB1_SE0,
  UART wake, UART1_TX, mmci-omap.1, J15_1610_CAM_LCLK, OMAP730 Based System, E2_850_KBR0,
  OMAP310 based Palm Tungsten E, lb_ck, P10_1610_GPIO22, R10_1610_MCLK_ON, D3_730_KBC1,
  MMC cover, I2C_SCL, F4_730_KBC3, W16_730_USB_PU_EN, MCBSP2_CLKR, 'ULPD_POWER_CTRL_REG:      0x%-4x     \n',
  tc_ck, E3_850_KBC4, L18_1610_ETM_PSTAT2, D20_1610_KBC1, V2_1710_GPIO10, uart2_ck,
  V9_USB0_SPEED, 'MPUI1610_DSP_API_CONFIG_REG:  0x%-8x \n', 'LED: can''t get GPIO3/red?\n',
  'platform:omap1-mailbox', AA9_USB2_VP, UART2_TX, Y15_1610_GPIO17, L14_16XX_UART3_RX,
  R13_1610_USB1_SPEED, rhea1_ck, USB2_TXEN, tc1_ck, couldn't acquire dspxor_ck\n,
  R18_1510_USB_GPIO0, MMC_DAT2, dsp_power, L18_1610_CAM_VS, OMAP ARM 195 MHz CPU,
  F4_850_KBC3, K19_1610_CAM_D3, V14_16XX_UART1_RX, 32KHz timer, OMAP ARM 182 MHz CPU,
  'OSK+Mistral: wakeup button is awol\n', omap_uwire, W9_USB2_TXEN, MMC_DAT1, W5_USB0_SE0,
  P15_1610_SPIF_CS3, TI H2 Support, MMC_CLK, armper_ck, "MPUI730_CTRL_REG\t     0x%-8x\
    \ \\n", R18_USB_VBUS, R19_1510_GPIO1, uart1_ck, V19_1610_UWIRE_SCLK, 'OMAP32_ID_1:
    0x%08x\n', '%x', 'revision %i handled as %02xxx id: %08x%08x\n', lcd_h2, Siemens
    SX1, UART3_RTS, Y10_1610_MMC2_CLK, V6_USB0_TXD, peripheral wakeup, Power Management
    for TI OMAP.\n, tc2_ck, W15_1710_GPIO40, mmcblk, seems unused\n, W19_1610_MMC2_DATDIR1,
  'OSK+Mistral: no wakeup irq, %d?\n', E4_850_KBC2, N19_1610_GPIO13, Y15_1610_CAM_OUTCLK,
  Power management for this processor not implemented yet, palmz71-cable, Y14_1610_CCP_DATAM,
  V5_1710_MCLK_ON, D3_850_KBC1, U19_1610_SPIF_SCK, Mistral QVGA board Support, W11_1610_CF_CD1,
  '%hu\n', OMAP1510 based Palm Tungsten|T, N15_1610_SPIF_CS1, 'OMAP_DIE_ID_1: 0x%08x
    DIE_REV: %i\n', 'ULPD_SOFT_REQ_REG:        0x%-4x     \n', dspmmu_ck, TI F-Sample,
  OMAP CPU Speed, Could not reserve PINTDAV GPIO!\n, System frequencies not set. Check
    your config.\n, mpu, VoiceBlue OMAP5910, 16C554 irq, R13_1610_UART1_TX, UART3_CTS,
  TI Innovator, USB1_TXEN, 'FIXME: Clock \', 'MPUI1510_EMIFS_CONFIG_REG:    0x%-8x
    \n', '...', MPUI1610_CTRL_REG             0x%-8x \n, F19_1610_KBR1, omap_cf, V5_1610_MMC2_DATDIR0,
  E2_730_KBR0, P11_1610_CF_CD2, A_IRDA_OFF, 'MPUI730_SDRAM_CONFIG_REG:    0x%-8x \n',
  'ARM_IDLECT2_REG:          0x%-8x     \n', smallrom, 'No interrupt for UART wake
    GPIO: %i\n', W9_USB0_TXEN, R9_USB2_VM, R14_1610_UART1_CTS, ck_ref, wakeup, 'Clocks:
    ARM_SYSST: 0x%04x DPLL_CTL: 0x%04x ARM_CKCTL: 0x%04x\n', V5_1610_GPIO24, P20_1610_GPIO4,
  lcd_palmz71, AA17_730_USB_DM, 'ARM_EWUPCT_REG:           0x%-8x     \n', OMAP ARM
    30 MHz CPU, UART2_CTS, Could not reserve WP GPIO!\n, Error requesting gpio 40
    for smc91x irq\n, L19_1610_ETM_D0, OMAP310 based Palm Zire71, 'ARM_RSTCT2_REG:           0x%-8x     \n',
  omapnand, board-h3.h, 'PM: Power cable connected\n', PalmOS-BootLoader(ro), IRQ
    request for power cable failed!\n, 'invalid number of resources: %d\n', usb_dc_ck,
  lcd_p2, E19_1610_MPUIO15, A_SWITCH, TI Perseus2, Nokia 770, R18_1710_GPIO0, E20_1610_MPUIO13,
  V10_1610_MPUIO10, 'ARM_IDLECT1_REG:          0x%-8x     \n', lcd_palmtt, OMAP730
    F-Sample, OMAP clocks set by bootloader, LED green, ts_int, tps65013, ck_sossi,
  UART2_RTS, M19_1610_CAM_RSTZ, Palm Tungsten E, Y5_USB2_RCV, W17_730_USB_VBUSI, smc_irq,
  tipb_ck, 'MPUI730_EMIFS_CONFIG_REG:    0x%-8x \n', write8k, V10_1610_CF_IREQ, OMAP
    ARM 150 MHz CPU, TSC2102 PINTDAV, USB2_TXD, 'ULPD_IT_STATUS_REG:       0x%-4x     \n',
  'MPUI1510_DSP_STATUS_REG:      0x%-8x \n', HP connected\n, G18_1610_KBR0, Amstrad
    E3 (Delta), USB1_VP, USB2_RCV, shutdown LCD\n, U18_1610_UWIRE_SDI, T20_1610_MPUIO5,
  SMC91x reset, usb_clko, T19_1610_SPIF_CS2, ck_dpll1, l3_ocpi_ck, NAND ready, 'ULPD_CLOCK_CTRL_REG:      0x%-4x     \n',
  M14_1510_GPIO2, 'ARM_CKCTL_REG:            0x%-8x     \n', MPUIO2, 'MPUI1610_DSP_BOOT_CONFIG_REG:
    0x%-8x \n', omap_rtc, '%hu', R9_USB0_VM, L19_1610_CAM_D0, 'idle_sleep_store: Invalid
    value\n', bclk, USB1_SPEED, AA15_1610_UART1_RTS, clock \, spi_palmtt, E20_1610_KBR3,
  bigrom, C2_730_KBC0, V9_1610_GPIO7, 'ARM_SYSST_REG:            0x%-8x     \n', P19_1710_MMC_CMDDIR,
  F3_850_KBR3]
mach-omap2: [ep9_rx, SMC91X reset, V12_24XX_USB1_RCV, current, W13_3430_USB1HS_TLL_D0,
  AC7_2430_USB0HS_DATA7, eac_fck, 'clock: fint is %lu\n', gpt7_ick, func_54m_ck, H19_24XX_I2C2_SDA,
  l3_hwmod, AG9_3430_USB1FS_PHY_MM1_RXDM, AH4_3430_MMC2_DAT1, des2_ick, gpt3_ick,
  Y12_3430_USB1HS_TLL_D5, 'powerdomain: hardware cannot set/clear wake up of', T4_3430_USB2FS_PHY_MM2_TXEN_N,
  SGX, W15_24XX_MCBSP2_DR, Could not find matching MPU rate\n, 'clock: n = %d: m =
    %d: rate error is %d', ',%s:%lld', des_ick, 'powerdomain: waited too long for',
  omap-mcbsp.5, pclk_fck, '%ld.%01ld/%ld/%ld MHz\n', AC1_3430_USB3FS_PHY_MM3_TXEN_N,
  'OMAP_TAP_PROD_ID_0: 0x%08x DEV_TYPE: %i\n', 'powerdomain: %s: setting SAVEANDRESTORE
    bit\n', '%s: Unable to enable clocks for MMC%d,', H16_34XX_SDRC_CKE0, dss1_fck,
  powerdomain %s to complete transition\n, core_l3_clkdm, ads7846 pen down IRQ\n,
  disabled on %s\n, usim_ick, gpt5_ick, bypassed, 'clockdomain: clkdm %s: clk %s now
    enabled\n', sad2d_ick, AA9_3430_USB2HS_PHY_DIR, N15_24XX_GPIO85, AF9_2430_USB0HS_DATA0,
  N3_2430_MCBSP4_CLKX, R13_24XX_USB1_DAT, mcspi_fck, ck_wdt1_osc, AE9_2430_USB0HS_NXT,
  up sw, 'omap_hwmod: %s: cannot clk_get main_clk %s.%s\n', 'clock: found new least
    error %d\n', omap2-onenand, AE6_34XX_GPIO141, clkdm %s\n, T3_3430_USB2HS_TLL_D4,
  omap_hdq, OMAP3 Pandora, R4_3430_USB2HS_TLL_D6, dpll1_ck, M1_2430_MCBSP5_DR, tusb6010
    %s retime error %d\n, Handling it as OMAP%04x\n, Nokia N810 WiMAX, V15_24XX_MCBSP2_DX,
  U8_34XX_GPIO54_OUT, OVERO_GPIO_BT_XGATE, Failed to get mpu_pwrdm\n, 'omap_hwmod:
    %s: cannot read', AB11_3430_USB2HS_TLL_NXT, OMAP2430 sdp2430 board, GPMC CS%d
    CLK period is %lu ns (div %d)\n, OMAP3430 support, T19_24XX_KBR0, J18_24XX_USB0_RCV,
  'powerdomain: will prevent %s from sleeping if %s is active\n', device configuration\n,
  twl4030, AA14_3430_USB1HS_TLL_DIR, ',%s:%d', H15_24XX_MMC_CLKI, '%s (%s)', gpio2_ick,
  Y11_2430_USB0HS_DATA4, '%-20s: 0x%08x\n', ep8_tx, '%02x => %08lx', AA12_3430_USB3HS_TLL_D7,
  W12_24XX_USB1_SE0, W13_3430_USB1HS_PHY_D0, W11_3430_USB1HS_TLL_D2, Could not initialize
    smc91x\n, H18_24XX_MMC_CMD, AD16_2430_MCBSP2_CLX_OFF, MMC%d configuration not
    supported!\n, dss_pwrdm, CCR, sdrc_ick, W20_24XX_USB1_TXEN, M21_24XX_KBR3, dpll5_m2_ck,
  Could not set MPU rate to %luMHz\n, EHCI_nOC, M1_GPMC_WAIT2, V3_242X_GPIO52, sync_32k_ick,
  but no wakeup sources are marked\n, Y11_3430_USB1HS_PHY_D3, Gumstix Overo, sha12_ick,
  cm-regbits-24xx.h, Successfully put all powerdomains, P21_24XX_KBC4, 'Hiroshi DOYU,
    Paul Mundt and Toshihiro Kobayashi', AA8_3430_USB2HS_PHY_CLK, 'omap_hwmod: %s:
    resetting\n', omap_hdq.0, Unknown OMAP device type., prm-regbits-34xx.h, ep13_rx,
  sys_clkout_src, omap-mcbsp.4, mpu_wdt_ick, 'clockdomain: forcing sleep on %s\n',
  AD7_2430_USB0_VM, ldp_lcd, 'Switched to new clocking rate (Crystal/DPLL/MPU):',
  dpll2_clkdm, emul_ck, icr_ick, 'IRQ: Found an INTC at 0x%p', AA3_3430_USB3HS_TLL_DIR,
  lowering max_divider\n, dpll5_clkdm, gpt10_ick, F19_24XX_MMC_DAT_DIR0, board detect\n,
  dpll3_ck, AA10_242X_DMAREQ0, 'Hiroshi DOYU <Hiroshi.DOYU@nokia.com>, Paul Mundt',
  virt_prcm_set, uart1_ick, AA8_3430_USB2HS_TLL_CLK, gpt9_fck, interface_clk %s.%s\n,
  'clock: final least error: e = %d, m = %d, n = %d\n', Cannot detect omap type!\n,
  Y5_3430_USB3HS_TLL_D2, in GPMC\n, core_ck, alt, powerdomains34xx.h, 'clockdomain:
    forcing wakeup on %s\n', iva2_ck, Nokia N800, bank %0x while pwrdm-ON to %0x\n,
  AD4_2430_USB0_TXEN, mailboxes_ick, 'from idle, or enabled state\n', ep9_tx, SMSC911X
    IRQ, aes2_ick, omap3evm_lcd, sgx_ick, W4__24XX_GPIO74, pclkx2_fck, Cannot request
    OneNAND GPMC CS\n, AC3_3430_MMC3_CMD, 'Uninitialized omap_chip, please fix!\n',
  'Switched to new clocking rate (Crystal/Core/MPU):', H19_24XX_KBC2, per_l4_ick,
  dpll4_m4_ck, 'powerdomain: unregistered %s\n', AG14_34XX_I2C3_SDA, U4_242X_GPIO51,
  sgx_clkdm, ep2_rx, AD8_2430_USB0HS_DIR, registers, M18_24XX_KBR5, AE7_2430_USB0HS_DATA6,
  AH8_34XX_GPIO29, VDVI, '--- Going to %s %s (next timer after %u ms)\n', ssi_ssr_fck,
  Nokia N800/N810, omap-iommu, T4_242X_GPIO54, AD16_2430_MCBSP2_CLX, OVERO_GPIO_USBH_CPEN\n,
  '%s->%s (%d)', W9_3430_USB1HS_TLL_D4, ads7846 irq, VMMC2_IO_18, mmc-twl4030.h, ep7_rx,
  mpu_hwmod, pwrdm state mismatch(%s) %d != %d\n, Could not get uart%d_ick\n, OMAP
    SHA1/MD5, 'apollon:led1', 'omap_hwmod: %s: enabled state can only be entered',
  R14_24XX_MCBSP2_FSX, VCAM_ANA_28, core_12m_fck, gpt1_ick, V2_242X_GPIO53, mmc_fck,
  core_96m_fck, eac_ick, E19_24XX_MMC_DAT2, '--- Going to %s %s\n', EMU, silicon 'Limitation
    2.5' on 3430ES1.\n, AF5_34XX_GPIO142, gfx_l3_ck, gpio1_dbck, mmchsdb_fck, dss_ick,
  'powerdomain: increase PWRDM_MAX_CLKDMS for', OMAP4430 4430SDP board, OVERO_GPIO_USBH_NRESET,
  Y15_24XX_MCBSP2_CLKX, K18_24XX_USB0_DAT, J25_34XX_GPIO170, D19_24XX_MMC_DAT3, 'prcm:
    WARNING: PRCM indicated MPU wakeup', AE6_2430_USB0_DAT, usbhost_clkdm, left sw,
  corex2_fck, gpio5_ick, dpll4_m6x2_ck, gpt6_ick, vlynq_fck, T2_3430_USB2HS_TLL_D7,
  W11_3430_USB1FS_PHY_MM1_TXDAT, could not get osc_ck\n, Failed request for GPMC mem
    for smsc911x\n, ep4_rx, Reprogramming SDRC clock to %ld Hz\n, W12_3430_USB1HS_PHY_D1,
  'powerdomain: associating clockdomain %s with powerdomain', AD9_2430_USB0_PUEN,
  '%s: version %d.%d\n', 'clock: inited %s parent', mmci-omap-hs.1, Y11_242X_GPIO16,
  Y11_24XX_USB2_DAT, Nokia RX-51 board, omap2_mcspi.2, L3_GPMC_WAIT0, F20_24XX_MMC_DAT0,
  'clock: error: target rate or tolerance too low\n', 'OMAP_TAP_DIE_ID_1: 0x%08x DEV_REV:
    %i\n', omap2_mcspi, mpu_ck, 'omap_hwmod: %s: looking up clocks\n', M18_24XX_GPIO96,
  AE4_2430_MCBSP3_FSX, AB3_3430_USB3HS_TLL_STP, 'clock: set_rate for clock %s to rate
    %ld\n', suspend, clock %s which has no enable_reg\n, 'clock: starting DPLL round_rate
    for clock %s, target rate', 'PM: mpu_pwrdm not found\n', sdp4430_lcd, AF3_2430_MCBSP1_DR,
  cam_ick, secure_32k_ck, 'powerdomain: setting next logic powerstate for %s to %0x\n',
  mpu_pwrdm, dpll3_pwrdm, H14_24XX_MMC_DAT1, R20_24XX_KBC0, Y4_242X_GPIO54, loops\n,
  R19_24XX_KBR1, btn, per_clkdm, Can't request GPMC CS for flash\n, 'OMAP_TAP_DIE_ID_2:
    0x%08x\n', table walk fault, mcbsp_fck, 'clock: %s: set rate: entering bypass.\n',
  smsc911x irq, secure_32k_fck, 'clock: configuring DPLL %s for low-power bypass\n',
  wakeup via software\n, gpio2_dbck, DVI_nPD, mdm_clkdm, des1_ick, B3__24XX_KBR5,
  omap2_mcspi.1, prcm, AE4_34XX_GPIO136_OUT, cam_mclk, AF26_34XX_GPIO0, 'clock: locking
    DPLL %s\n', 'prcm: WARNING: PRCM interrupt received, but', iva, OMAP_TAP_IDCODE
    0x%08x REV %i HAWKEYE 0x%04x MANF %03x\n, AA26_2430_USB1_DAT, Onenand using only
    SYNC_READ on 24xx\n, powerdomains24xx.h, OVERO_GPIO_USBH_CPEN, OMAP24xx Apollon,
  '%s when %s wakes up\n', OMAP3 EVM, ep8_rx, AF26_34XX_SYS_NIRQ, 'clock: unknown
    freqsel setting for %d\n', AA9_3430_USB2HS_TLL_DIR, rejecting n=%d due to Fint
    failure\n, core_clkdm, CAM, dpll4_pwrdm, mdm_pwrdm, OMAP 3530 EVM board, clock34xx.h,
  core_l4_ick, cam_clkdm, AE2_3430_MMC2_CLK, enabled state\n, AF4_3430_MMC2_DAT3,
  omap3isp, cam_fck, apll96_ck, dpll5_pwrdm, emu_core_alwon_ck, '%s.%s\n', AG9_34XX_GPIO23,
  virt_26m_ck, ep2_tx, for Quad UART(TL16CP754C)\n, 'clockdomain: unregistered %s\n',
  Y18_2430_MCSPI1_CLK, prcm-common.h, Y3_3430_USB3HS_TLL_NXT, tlb miss, omap2_mcspi.4,
  AA4_24XX_USB2_TLLSE0, AE2_2430_MCBSP3_DR, could not get emul_ck\n, mad2d_ick, uart2_fck,
  y, AB10_3430_USB2FS_PHY_MM2_RXRCV, to %s (was %s)\n, ep10_tx, J19_24XX_USB0_VP,
  func_12m_ck, OMAP3 Beagle Board, N28_3430_MMC1_CLK, wdt1_fck, 'powerdomain: hardware
    will wake up %s when %s wakes up\n', ep13_tx, INA, L15_24XX_I2C1_SDA, filesystem01,
  GPMC revision %d.%d\n, usbhost_pwrdm, OMAP3 LDP board, usbhs_ick, gfx_cg1_ck, G19_24XX_MMC_CLKO,
  'OFF', 'powerdomain: clkdm %s not associated with pwrdm', Failed to request GPMC
    mem, AE13_2430_MCBSP2_DX, fshostusb_fck, usbhost_ick, down sw, '%s: failed to
    request dm-timer\n', mmci-omap-hs, mpu_wdt_fck, mmc_wp, ES2.0, omap2-mailbox,
  (revision %ld.%ld) with %d interrupts\n, ., OMAP34xx Based System, ssi_ick, omapfb,
  'clockdomain: autodeps: powerdomain %s does not exist\n', Cannot allocate memory
    for mmc device!\n, W8_3430_USB1HS_TLL_D6, 'omap iommu: omap3 device registration',
  'FIXME: CPU revision = OMAP4430\n', T3_3430_USB2HS_PHY_D4, U1_2430_MCSPI1_CS0, P1_GPMC_WAIT3,
  omap mailbox rev %d.%d\n, emu_src_ck, omap_48m_fck, ep1_tx, prm_clkdm, sys_clkout1,
  uart3_fck, gfx_l3_ick, omap_32k_fck, mspro_fck, L14_24XX_KBC5, P18_24XX_GPIO95,
  ep1_rx, AD6_2430_MCBSP_CLKS, AE13_2430_MCBSP2_DX_OFF, dpll4_ck, hdq_ick, AE17_2430_MCSPI1_SOMI,
  AB9_3430_USB2HS_TLL_D1, RFR %08x CTRLA %08x CTRLB %08x MR %08x\n, 'omap_hwmod: %s:
    cannot clk_get', 24c01, '%s: [%02x] %08x\n', 'platform:omap2-mailbox', 'powerdomain:
    %s: clearing SAVEANDRESTORE bit\n', isp, AB25_2430_MCBSP4_DX, RET, 'omap_hwmod:
    %s: failed to reset in %d usec\n', dpll4_m2_ck, mmci-omap-hs.0, AB2_2430_MCBSP1_CLKR,
  VCAM_DIG_18, AG5_3430_MMC2_CMD, Y20_24XX_GPIO60, Can't get mailboxes_ick\n, P28_3430_MMC1_DAT3,
  OMAP 2420 Apollon board, prm.h, 'clock: associated clk %s to clkdm %s\n', 'clockdomain:
    %s: powerdomain %s does not exist\n', AB10_3430_USB2HS_PHY_D0, AH5_3430_MMC2_DAT0,
  TUSB6010 irq, wdt4_ick, AF10_3430_USB1FS_PHY_MM1_RXDP, E5__24XX_KBR4, uart%d_fck,
  omap3beagle_lcd, 'omap iommu: omap2/3 architecture specific functions', V17_24XX_KBC3,
  locked, dpll3_m2_ck, vlynq_ick, uart%d_ick, X-Loader + U-Boot, 'clock: clksel_round_rate_div:
    %s target_rate %ld\n', sdma_ick, USB suspend, per_32k_alwon_fck, gpt8_ick, AC25_2430_MCBSP4_FSX,
  AA13_3430_USB3HS_TLL_D6, 'powerdomain: setting next memory powerstate for domain
    %s', Y4_3430_USB3HS_TLL_D1, 'omap_hwmod: %s: reset in %d usec\n', backlight_pwm,
  V18_24XX_KBR2, Failed to request GPMC mem for smc91x\n, powerdomains.h, boosting
    min_divider\n, OMAP%04x %s\n, Could not get GPMC register memory\n, 'powerdomain:
    will no longer prevent %s from sleeping if', AD7_2430_USB0HS_DATA5, Y11_3430_USB1FS_PHY_MM1_TXEN_N,
  ADS7846_PENDOWN, emu_per_alwon_ck, OMAP3430 3430SDP board, G4_242X_DMAREQ3, AA4_24XX_KBC2,
  cm_96m_fck, P13_24XX_USB1_TXEN, gpt12_ick, sha11_ick, right sw, AF12_2430_MCBSP5_FSX,
  Unable to register NAND device\n, gpt2_ick, mdm_osc_ck, 'OMAP clockevent source:
    GPTIMER%d at %u Hz\n', ep10_rx, omap2_mcspi.3, AF6_34XX_GPIO140_UP, osc_sys_ck,
  'clock: could not associate clk %s to', 'OMAP4: strange core count of 0? Default
    to 1\n', 'OCP_SYSCONFIG: not defined on hwmod\n', iva1_mpu_int_ifck, dpll3_m3_ck,
  gpio4_ick, gfx_clkdm, core_l4_clkdm, K19_24XX_USB0_TXEN, Trying to free non-reserved
    GPMC CS%d\n, '%20s: %08x\n', W3_3430_USB2FS_PHY_MM2_TXDAT, prm-regbits-24xx.h,
  E3_242X_DMAREQ5, '%s:\tda:%08x', 'Unable to set state of powerdomain: %s\n', AE1_3430_USB3FS_PHY_MM3_TXSE0,
  AH9_3430_MMC3_DAT1, W3_3430_USB2HS_PHY_D2, omap_96m_fck, multi hit fault, Failed
    to request GPMC mem for smsc911x\n, regval %0x for clock %s\n, AA1_2430_MCBSP1_DX,
  V4_242X_GPIO49, R3_3430_USB2HS_PHY_D5, 'omap_hwmod: %s: idling\n', sub_lcd_nRST,
  OMAP3 Zoom2 board, mcspi_ick, VMMC2_30, dpll1_x2_ck, dependency affecting %s from
    %s\n, 'OMAP4: no. of cores (%d) greater than configured', Unable to register OneNAND
    device\n, mmc_cd, gpt2_fck, T3_242X_GPIO55, 'omap_hwmod: %s: reset can only be
    entered from', AD15_2430_MCSPI1_SIMO, USB, P14_24XX_GPIO125, AF4_34XX_GPIO135_OUT,
  uart2_ick, security_l4_ick2, to target state\n, LED2, AF22_34XX_GPIO9, can't take
    mmu out of reset\n, retention, l4_ck, sdma_fck, 'omap_hwmod: %s: cannot write',
  'clock: Could not find fieldval %d for', AE3_3430_USB3FS_PHY_MM3_RXDM, sys_clkout,
  dpll4_m3x2_ck, alt_ck, dpll_ck, W2_242X_GPIO50, AA10_24XX_USB2_SE0, Could not enter
    target state in pm_suspend\n, ssi_fck, Unable to register HS-USB (MUSB) device\n,
  AD4_2430_USB0HS_DATA2, Y9_3430_USB1HS_TLL_STP, sys_clkout2_src, x, SMC91X powerdown,
  'omap_hwmod: %s: registering\n', omapctrl_ick, gpio6_ick, AF10_3430_MMC3_CLK, AF13_3430_MMC3_DAT2,
  Y9_3430_USB1HS_PHY_STP, d2d_clkdm, l4_core_hwmod, '%s: platform not supported\n',
  'omap_hwmod: %s: disabling\n', cam_pwrdm, N25_3430_MMC1_DAT2, mdm_intc_ick, P27_3430_MMC1_DAT4,
  K14_24XX_UART3_RX, Failed to request GPIO%d for TL16CP754C\n, 'clock: Could not
    find divisor %d for', '%u\n', 'MMC%d: already configured\n', security_l3_ick,
  N19_24XX_KBC6, Y11_3430_USB1HS_TLL_D3, clksel array of clock %s\n, (new_rate = %ld)\n,
  dpll4_m5_ck, dpll2_ck, gpt10_fck, G18_24XX_MMC_CMD_DIR, time, 'clockdomain: clkdm
    %s: clk %s now disabled\n', cm_clkdm, ep5_rx, OVERO_GPIO_USBH_NRESET\n, E18_24XX_MMC_DAT_DIR3,
  AH7_3430_USB2FS_PHY_MM2_RXDM, Failed to request GPIO%d for Zoom2 debug, l, 'omap_hwmod:
    %s: unregistering\n', virt_19_2m_ck, AB13_3430_USB3HS_TLL_D5, dpll, OMAP3 BEAGLE
    board, 'powerdomain: clearing previous power state reg for %s\n', Found NAND on
    CS%d\n, apll54_ck, func 4, omap_hwmod_2430.h, gpt11_ick, AB12_3430_USB3HS_TLL_D4,
  K21_34XX_I2C1_SCL, '%s: only OMAP3 supported\n', core_l3_ick, dsp_fck, gpt11_fck,
  a, U-Boot Env, on clockdomain %s\n, F18_24XX_MMC_DAT_DIR2, uart1_fck, dsp_ick, pandora_lcd,
  W13_3430_USB1FS_PHY_MM1_RXRCV, sr1_fck, arm_fck, p54spi, gpios_ick, pwrdm %s\n,
  'tusb6010 init error %d, %d\n', N26_3430_MMC1_DAT1, 'PM: mpu_clkdm not found\n',
  'omap_hwmod: %s: disabling clocks\n', AA10_242X_GPIO13, l4_per_hwmod, 'pandora::sd1',
  W5_3430_USB3HS_TLL_D3, gfx_pwrdm, iva1_ifck, ep4_tx, Y8_3430_USB1HS_PHY_CLK, 'GPMC
    CS%d: %-10s: %3d ticks, %3lu ns (was %3i ticks) %3d ns\n', 'powerdomain: hardware
    will no longer wake up %s after %s', virt_38_4m_ck, Y13_3430_USB1HS_PHY_D7, 'pandora::wifi',
  AB24_2430_USB1_RCV, H19_34XX_GPIO164_OUT, mmc%islot%i, dpll5_ck, ep14_tx, func_32k_ck,
  'omap_hwmod: %s: cannot clk_get opt_clk', AA8_242X_GPIO58, dpll4_m6_ck, ES%x, dpll4_m2x2_ck,
  Unknown OMAP CPU id\n, dss_54m_fck, sys_altclk, 'omap_device: %s: OCP barrier impossible
    due to', gpt4_ick, 'MOD: CM_%s (%08x)\n', l4_wkup_hwmod, VCSI, L14_24XX_GPIO97,
  could not obtain gpio for, 'clock: set parent of %s to %s (new rate %ld)\n', W12_3430_USB1FS_PHY_MM1_TXSE0,
  could not obtain gpio for OVERO_GPIO_BT_XGATE\n, 'clockdomain: disabling automatic
    idle transitions for %s\n', gpmc_fck, i2c_omap.2, no code to handle it (%08x)\n,
  'powerdomain: registered %s\n', gpmc_l3_clk not enabled\n, gpt4_fck, AA12_242X_GPIO17,
  AA11_3430_USB1HS_PHY_NXT, AA5_3430_USB3HS_TLL_D0, T2_3430_USB2HS_PHY_D7, core_l3_ck,
  mpu_clkdm, per_96m_fck, mdm_ick, CORE, dpll1_clkdm, 'beagleboard::usr1', Hiroshi
    DOYU, gpt3_fck, clkout2_src_ck, AG4_3430_MMC2_DAT2, osc_ck, Secondary LCD backlight,
  menu, async, PRCM revision %d.%d\n, rng_ick, AA6_242X_DMAREQ1, dpll1_pwrdm, 'cm:
    Module associated with clock %s didn''t enable in', initfs, GLBL, 'sleep_timeout_store:
    Invalid value\n', translation fault, traceclk_fck, 'dpll3_m2_clk rate change failed:
    %d\n', Failed to request GPIO%d for smc911x IRQ\n, Invalid mpu state in sram_idle\n,
  'clock: SDRC CS0 timing params used:', ssi_sst_fck, neon_pwrdm, N7_GPMC_WAIT1, ES2.1,
  Zoom2 debug board detect, G25_34XX_GPIO86_OUT, hsotgusb_ick, AE7_2430_USB0_RCV,
  l4_ick, K7_2430_MCBSP5_DX, dss2_alwon_fck, virt_13m_ck, sha_ick, AC10_2430_MCBSP2_FSX_OFF,
  ep15_tx, omap24xxcam, emu_clkdm, 'powerdomain: hardware cannot set/clear sleep',
  AE15_34XX_I2C2_SDA, '%s:\twrong alignment: %08x\n', gpio4_dbck, R27_3430_MMC1_DAT6,
  'timer-gp: omap_dm_timer_set_source() failed\n', on fixed-rate clock %s\n, Unknown
    revision\n, OVERO_GPIO_W2W_NRESET, 'clock: %s transition to ''%s'' in %d loops\n',
  OMAP2430 support, virt_16_8m_ck, P21_242X_GPIO12, 'NULL', W11_3430_USB1HS_PHY_D2,
  posted write for irq %i\n, OMAP 4430 SDP board, Gumstix Overo board, K20_24XX_USB0_VM,
  Y13_3430_USB1HS_TLL_D7, Failed to request GPIO%d for smc91x IRQ\n, clockdomains.h,
  dpll2_m2_ck, W14_24XX_SYS_CLKOUT, dpll1_x2m2_ck, AB9_3430_USB2FS_PHY_MM2_TXSE0,
  table\n, Power Management for OMAP2 initializing\n, 'clock: new_div = %d, new_rate
    = %ld\n', J20_24XX_USB0_PUEN, sr_l4_ick, cm-regbits-34xx.h, 'clock: automatic
    idle transitions cannot be enabled', func 1, '%s ?!\n', Powerdomain (%s) didn't
    enter, vdvi, iva2, rate %ld for clock %s parent %s\n, DSS, 'clock: stopping DPLL
    %s\n', '%s is active\n', 'powerdomain: completed transition in %d loops\n', gpt7_fck,
  'omap_hwmod: %s: idle state can only be entered from', P15_24XX_USB1_DAT, 'clock:
    clk_disable called on independent', iva1_clkdm, OMAP Zoom2 board, 'clock: Could
    not find parent clock %s in', i2c_omap.3, sr2_fck, AB9_3430_USB2HS_PHY_D1, WKUP,
  Pandora Handheld Console, D3_242X_DMAREQ4, sleep via software\n, dss_tv_fck, 'clockdomain:
    automatic idle transitions cannot be', omap_54m_fck, wkup_32k_fck, N14_24XX_USB1_SE0,
  ep5_tx, AF15_34XX_I2C2_SCL, AG4_34XX_GPIO134_OUT, AA12_24XX_USB2_TXEN, 'clock: clksel_rate
    table not sorted', sdrc.h, wdt4_fck, '--- Woke up (slept for %u.%03u ms)\n', AB10_3430_USB2HS_TLL_D0,
  ES3.1, dpll4_m4x2_ck, overo_lcd, gpt1_fck, Could not get GPMC clock %s\n, AA14_3430_USB1HS_PHY_DIR,
  Can't take mmu out of reset\n, iva2_1_ick, gfx_2d_fck, dpll4_m5x2_ck, AD23_2430_MCBSP4_DR,
  aes_ick, Generic OMAP24xx, 'clock: Could not find divisor for target', AA10_3430_USB2HS_TLL_STP,
  ES1.0, E2_GPMC_NCS2, secure 32KiHz clock source\n, AD2_3430_USB3FS_PHY_MM3_TXDAT,
  request_irq failed to register for 0x%x\n, mspro_ick, emulation miss, 'clock: SDRC
    CS1 timing params used:', 'omap_hwmod: %s: disabled state can only be entered',
  nEN_USB_PWR, s, 'beagleboard::pmu_stat', 'apollon:led2', cpefuse_fck, 'clock: Could
    not find default rate for', mmci-omap-hs.%d, AE5_2430_USB0HS_STP, OMAP2420 support,
  M21_242X_GPIO11, usbtll_fck, idle, omap2-nand, 'clock: %s: set rate: locking rate
    to %lu.\n', J15_24XX_I2C2_SCL, X-Loader, ads7846_pen_down, AE26_34XX_I2C4_SDA,
  AC10_2430_MCBSP2_FSX, P20_24XX_GPIO93, T4_3430_USB2HS_TLL_D3, Could not get uart%d_fck\n,
  K15_24XX_UART3_TX, R25_3430_MMC1_DAT7, could not obtain gpio for SMSC911X IRQ\n,
  W8_3430_USB1HS_PHY_D6, Failed to request GPIO%d for smsc911x IRQ\n, dpll3_x2_ck,
  gfx_l3_fck, per_48m_fck, smc911x, OMAP 2420 H4 board, iva2_pwrdm, clock24xx.h, 'clockdomain:
    enabling automatic idle transitions for %s\n', E20_24XX_MMC_DAT_DIR1, AH3_3430_USB3FS_PHY_MM3_RXDP,
  AB11_3430_USB2HS_PHY_NXT, AE11_3430_MMC3_DAT0, smsc911x-memory, '%08x %08x\n', OVERO_GPIO_W2W_NRESET\n,
  target state %d\n, gpt9_ick, AD24_2430_USB1_SE0, gpio5_dbck, Unable to set synchronous
    mode\n, uart3_ick, SMC91X irq, mcbsp_clks, '%d tries\n', dpll2_pwrdm, 'cm: Module
    associated with clock %s ready after %d', Power Management for TI OMAP3.\n, 'omap_hwmod:
    could not find MPU initiator hwmod %s\n', err %d configuring card detect\n, '%s\t[%02d]
    %08x\n', usim_fck, d2d_26m_fck, AF4_2430_MCBSP3_DX, gfx_3d_fck, mmci-omap-hs.2,
  OMAP 3430 SDP board, W3_3430_USB2HS_TLL_D2, 'omap_hwmod: %s: MPU register target
    at va %p\n', 'MOD: PRM_%s (%08x)\n', wdt3_fck, W12_3430_USB1HS_TLL_D1, M27_3430_MMC1_CMD,
  vdac, video_fck, E4_242X_DMAREQ2, omap_hdq.1, V28, sgx_pwrdm, 'clockdomain: adding
    %s sleepdep/wkdep for', wkup_clkdm, Y25_2430_USB1_TXEN, B13_24XX_KBC6, AD26_34XX_I2C4_SCL,
  dpll3_m2x2_ck, sdp2430_lcd, J14_24XX_USB0_SE0, log, core_pwrdm, R4_3430_USB2HS_PHY_D6,
  'omap3evm::ledb', bank %0x while pwrdm-RET to %0x\n, tps65950, pka_ick, speaker_en,
  ts_fck, ep6_tx, OMAP2420 H4 board, LED1, serial idle, sys_clkout2, 'MMC%d: no such
    controller\n', l3_ick, gpt6_fck, gpt5_fck, SMC911x irq, M14_24XX_KBC1, OVERO_GPIO_BT_NRESET,
  wkup_pwrdm, U2_242X_GPIO56, wakes up\n, usb_fck, gpio3_dbck, omap_rng, 'clockdomain:
    removing %s sleepdep/wkdep for', M15_24XX_GPIO92, sgx_fck, 'omap_hwmod: %s: MPU
    OCP slave port ID  %d\n', gfx_cg2_ck, dpll2_fck, sub_lcd_en_bkl, OMAP LDP board,
  J15_24XX_GPIO99, 'clock: will unlock SDRC DLL\n', AF7_3430_USB2FS_PHY_MM2_RXDP,
  dsp_pwrdm, 'clockdomain: %s does not support forcing', Failed to setup powerdomains\n,
  'clock: changing CORE DPLL rate from %lu to %lu\n', wdt1_ick, 'powerdomain: setting
    next powerstate for %s to %0x\n', 'omap_hwmod: %s: enabling clocks\n', J21_34XX_I2C1_SDA,
  count, dpll3_m3x2_ck, '%ld\n', wdt3_ick, gfx_3430es1_clkdm, 'OMAP_TAP_DIE_ID_3:
    0x%08x\n', AD13_2430_MCBSP2_DR_OFF, ep11_tx, pwrdm %s clkdm %s\n, usbtll_ick,
  dss1_alwon_fck, apollon_lcd, P26_3430_MMC1_DAT5, Unable to register smc91x device\n,
  tv_fck, V19_24XX_USB1_RCV, 'MUX: setup %s (0x%p): 0x%04x -> 0x%04x\n', wkup_l4_ick,
  omap_32ksync_ick, 'omap_hwmod: %s: enabling\n', gfx_ick, AE8_2430_USB0HS_CLK, AA6_3430_USB3HS_TLL_CLK,
  OMAP24xx Based System, Y8_3430_USB1HS_TLL_CLK, usbhost_120m_fck, mmchs_ick, dpll4_x2_ck,
  ep6_rx, AA11_3430_USB1HS_TLL_NXT, '%s is shutting down\n', Nokia N810, 'omap mailbox:
    omap2/3 architecture specific functions', AD1_3430_USB3FS_PHY_MM3_RXRCV, 'rejecting
    n=%d due to Fint failure,', atclk_fck, L2_GPMC_NCS7, 'clock: new clock rate is
    %ld (div %d)\n', dpll4_clkdm, mmc1, AF9_2430_USB0_SE0, OVERO_GPIO_BT_NRESET\n,
  AD13_2430_MCBSP2_DR, ep11_rx, lid, dpll4_m3_ck, Failed to request GPMC CS for smc91x\n,
  fac_fck, modem_fck, mmc_ick, AD5_2430_MCBSP1_FSR, musb_hdrc, TL16CP754C GPIO, traceclk_src_fck,
  'Clocking rate (Crystal/DPLL/MPU):', 'omap_hwmod: %s: no MPU OCP slave port found\n',
  Failed to request GPIO %d for, AE16_2430_MCBSP5_CLKX, gpio3_ick, twl5030, lcd_h4,
  AA6_242X_GPIO14, clock %s parent %s\n, V6_242X_GPIO53, omap_96m_alwon_fck, Y11_2430_USB0_VP,
  N27_3430_MMC1_DAT0, 'clock: recalc''ing clksel clk %s\n', 'OMAP_TAP_DIE_ID_0: 0x%08x\n',
  mcbsp_ick, ctrl, 'clock: %s failed transition to ''%s''\n', hdq_fck, virt_12m_ck,
  NEON, gpt8_fck, Total of %ld interrupts on %d active controller%s\n, LED0, R3_3430_USB2HS_TLL_D5,
  func 3, AF13_3430_MMC3_DAT3, gpios_fck, fac_ick, sdram-qimonda-hyb18m512160af-6.h,
  core_48m_fck, OMAP 2430 SDP board, omap_12m_fck, 'PM: gfx_clkdm not found\n', for
    clock %s, Y12_3430_USB1HS_PHY_D5, 'PM: core_pwrdm not found\n', sdram-micron-mt46h32m32lf-6.h,
  ES3.0, ep3_tx, enter sw, dsp_irate_ick, AF19_2430_GPIO_85, AF14_34XX_I2C3_SCL, 'GPMC
    CS%d: %-10s* %3d ns, %3d ticks >= %d\n', 'from initialized, idle, or disabled
    state\n', AB3_2430_MCBSP1_FSX, 'OMAP revision unknown, please fix!\n', emu_mpu_alwon_ck,
  'clock: DPLL4 cannot change rate due to', 'pandora::bluetooth', omap_hwmod_34xx.h,
  'apollon:led0', 'beagleboard::usr0', 'Spurious irq %i: 0x%08x, please flush', 'NAND:
    Unable to find configuration', wdt2_ick, ep7_tx, 'powerdomain: dissociating clockdomain
    %s from powerdomain', gpio1_ick, 'omap_hwmod: %s: no MPU register target found\n',
  'clock: generic omap2_clk_round_rate called', usbhost_48m_fck, gpio6_dbck, IVA2,
  Registering NAND on CS%d\n, 'Clocking rate (Crystal/Core/MPU):', dpll3_clkdm, M19_24XX_I2C1_SCL,
  dsp_clkdm, 'clock: init parent: could not find', uboot environment, ssi_l4_ick,
  'clock: final rate: %ld  (target rate: %ld)\n', 'clockdomain: registered %s\n',
  dss_clkdm, 'omap_hwmod: omap_hwmod_late_init(): _init_clocks failed\n', AA10_3430_USB2HS_PHY_STP,
  Y9_2430_MCBSP1_CLKX, W19_24XX_SYS_NIRQ, filesystem00, H17_34XX_SDRC_CKE1, could
    not obtain gpio for ADS7846_PENDOWN\n, AC9_2430_MCBSP3_CLKX, T4_3430_USB2HS_PHY_D3,
  omap_hwmod_2420.h, l3_ck, 'omap_hwmod: %s: omap_hwmod_register returned', ep15_rx,
  sys_ck, AA6_24XX_USB2_RCV, 'pandora::sd2', pm_debug, gp timer, AE5_34XX_GPIO143,
  func 2, AD9_2430_USB0HS_DATA3, csi2_96m_fck, iva2_clkdm, emu_pwrdm, ep12_tx, func_96m_ck,
  AE6_2430_USB0HS_DATA1, ep14_rx, dpll1_fck, gpt12_fck, right, AA4_242X_GPIO15, per_pwrdm,
  vmmc regulator missing\n, U8_34XX_GPIO54_DOWN, 'WARNING: GPTIMER12 can only use
    the', dss2_fck, V14_24XX_GPIO117, rm_ick, aes1_ick, ep3_rx, cannot reset.\n, gpio5_fck,
  '*** Unable to set MPU rate\n', ep12_rx, W9_3430_USB1HS_PHY_D4, neon_clkdm, func_48m_ck,
  L8_34XX_GPIO63, dss_96m_fck, usb_l4_ick, mmchs_fck, wdt2_fck, vmmc_aux, OCP, '%s:
    failed to initialize frequency']
mach-orion5x: ['net2big: failed to setup SATA0 blue LED GPIO\n', 'Orion: Applying
    5281 D0 WFI workaround.\n', 'info:amber', 'DNS-323: Timeout accessing PHY, assuming
    rev B1\n', Marvell Orion-VoIP GE Reference Design, HP Media Vault mv2120, 'DNS-323:
    Failed to read MAC address\n', 'tsp2_init: failed to get RTC IRQ\n', PCI Int1,
  Marvell Orion-NAS Reference Design, qnap_ts209_pci_preinit failed, 'mv2120:red:health',
  Power-on Switch, Request PCI Memory resource failed\n, Netgear WNR854T, 'mv2120:blue:health',
  uImage, 'net2big:blue:power', 'ts409:red:sata2', Linksys WRT350N v2, Linux Kernel,
  Applying Orion-1/Orion-NAS PCIe config, 'DNS-323: Timeout reading PHY, assuming
    rev B1\n', 'net2big: power up SATA hard disks\n', db88f5281_pci_preinit failed
    to, 'mv2120:led:bright', USB Copy Button, Marvell Orion5x (Flattened Device Tree),
  blue LED blink, 'net2big: failed to setup SATA0 power GPIO\n', m25p64, U-Boot Config,
  LaCie 2Big Network, SATA power request, 'net2big: failed to setup SATA1 power GPIO\n',
  SYS_READY, 'Orion ID: %s. TCLK=%d.\n', Marvell Orion-2 Development Board, s35390a,
  SATA0 blue LED control, 'net2big:red:sata0', 'power:blue:bottom', 'wrt350nv2:green:usb',
  'qnap_ts409_init: failed to get RTC IRQ\n', 'TS-78xx FPGA: was 0x%.6x/%.2x but now
    0x%.6x/%.2x\n', KuroBox Pro, orion_wdt, db88f5281_pci_preinit failed to gpio_request
    %d\n, 'ts409:red:sata3', mv64xxx_i2c.0, PCI Memory Space, lang, 'marvell,orion-crypto',
  MTD1, rtc-m48t86, D-Link DNS-323, 'wrt350nv2:orange:power', unrecognised FPGA revision
    0x%.2x\n, SATA1 power status, 'net2big: failed to configure power-off GPIO\n',
  orion_spi.0, read transaction workaround\n, power-off, 'marvell,orion-wdt', PCI
    IntB, dns323c-fan, '>%s: Error : NAK or Illegal Data', NAS Config, 'left:amber',
  'd2net: Flash write are not yet supported.\n', Marvell Orion-NAS Reference Design
    (Flattened Device Tree), 'DNS-323: Identifying board ... \n', Failed to ioremap
    db88f5281_7seg\n, 'net2big:red:sata1', tsx09-common.h, 'RTC could not be registered:
    %d\n', 'NAND could not be registered: %d\n', lan3, qnap_ts209_pci_preinit failed
    to gpio_request, ts78xx-fpga.h, 'net2big: failed to setup SATA power request GPIO\n',
  'maxtor,shared-storage-2', 'net2big: failed to setup SATA1 blue LED GPIO\n', Buffalo
    Linkstation LS-HGL, QNAP TS-109/TS-209, 'marvell,rd-88f5182-nas', 'DNS-323: Triggering
    power-off...\n', Clearing invalid memory bank %dKB@0x%08x\n, Marvell Orion, borked\n,
  FPGA magic/rev mismatch\n, 'DNS-323: 5182 found, board is B1 or C1, checking PHY...\n',
  'mv2120: failed to setup power-off GPIO\n', to set_irq_type pin %d\n, SATA0 power
    status, 'net2big: Flash writing is not yet supported.\n', set_irq_type pin %d\n,
  'net2big:red:power', cpu0, 'mv2120:red:sata0', rd88f5182_pci_preinit failed to gpio_request
    %d\n, Marvell Orion5x Flattened Device Tree, Reset Button, Request PCIe Memory
    resource failed\n, QNAP TS-409, Buffalo Linkstation Pro/Live, Power Button, 'marvell,orion5x-88f5182-mbus',
  'FPGA borked, you must powercycle ASAP\n', rs5c372b, '>%s: receive failed.\n', Full512kb,
  orion_nand, rs5c372a, lan4, Power Led Enable, Buffalo Linkstation Mini (Flattened
    Device Tree), 'mv2120:red:sata1', 'wrt350nv2:green:wireless', WPS Button, 'd2net:red:fail',
  'marvell,mv64xxx-i2c', g760a, 'FPGA magic=0x%.6x, rev=0x%.2x\n', 'ts409:red:sata1',
  offline, 'qnap_ts209_init: failed to get RTC IRQ\n', lan1, LaCie d2 Network / Big
    Disk Network (Flattened Device Tree), POWEROFF, PCI IntA, m41t80, PCI Int2, 'DNS-323:
    Unknown PHY ID 0x%04x, assuming rev B1\n', wan, mbr, qnap_ts209_pci_preinit failed
    to, 'Received data[%02x, %02x, %02x, %02x]', Buffalo/Revogear Kurobox Pro, tsp2_pci_preinit
    failed to, '>%s: Checksum Error :', Received\n, recovery, Power LED blink stop,
  orion5x.h, 'tsx09: found ethernet mac address %pM\n', ds1339, 'func:blue:top', rd88f5182_pci_preinit
    failed to request gpio %d\n, 'DNS-323: failed to setup power-off GPIO\n', 'marvell,orion-sata',
  'mv2120:led:dimmed', SATA1 blue LED control, 'marvell,orion5x-88f5181-mbus', 'marvell,orion5x-88f5281-mbus',
  timeriomem_rng, 'net2big: failed to setup power LED blink GPIO\n', 'DNS-323: Found
    ethernet MAC address: %pM\n', Power-auto Switch, 'wrt350nv2:green:power', 'marvell,orion5x',
  sata_mv.0, m25p80, Function Button, 'marvell,orion5x-88f6183-mbus', 'rd88f5182:cpu',
  'wrt350nv2:green:security', pcie_setup unable to alloc resources, Maxtor Shared
    Storage II (Flattened Device Tree), Marvell Orion-1-90 AP GE Reference Design,
  Power rocker switch (on|auto), mv_crypto, 'ts409:red:sata4', 'DNS-323: Identified
    HW revision %c1\n', '%s: triggering power-off...\n', 'MPP setup: unknown orion5x
    variant', 'marvell,orion-spi', lan2, Technologic Systems TS-78xx, rd88f5182_pci_preinit
    failed to, Technologic Systems TS-78xx SBC, 'alarm:red', MTD2, db88f5281_pci_preinit
    failed, 'DNS-323: 5181 found, board is A1\n', 'power:blue', 'd2net:blue:sata',
  RootFS1, Marvell Orion-VoIP FXO Reference Design, 'RNG could not be registered:
    %d\n', 'right:amber', RootFS2, Buffalo Terastation Pro II/Live, '%s: finished\n',
  tsp2_pci_preinit failed, 'd2net: failed to configure blue LED blink GPIO\n', extra,
  'DNS-323: Ethernet PHY ID 0x%x\n', gpio_request %d\n, pci_setup unable to alloc
    resources, Front Push Button, Power rocker switch (auto|off), PCIe Memory Space]
mach-oxnas: [Support OX820 Based Products, 'oxsemi,ox820-sys-ctrl', Support OX810SE
    Based Products, Oxford Semiconductor OXNAS Family SoCs, 'arm,arm11mp-gic', 'oxsemi,ox820-smp']
mach-picoxcell: [Picochip picoXcell, Picochip PicoXcell, 'picochip,pc3x3', 'picochip,pc3x2',
  'snps,dw-apb-wdg']
mach-pnx4008: [PNX4008-I2C]
mach-prima2: ['sirf,marco-rsc', 'sirf,prima2-pwrc', 'sirf,prima2', 'sirf,atlas7-clkc',
  unable to map rtc iobrg registers\n, CSR SiRFSoC ATLAS7 ARM Cortex A7 Platform,
  'sirf,prima2-rtciobg', CSR SiRF atlas6/primaII/Marco/Polo Specific Features, sirfsoc-memc,
  CSR SiRF atlas6/primaII/Atlas7 Specific Features, Generic MARCO (Flattened Device
    Tree), Zhiwu Song <zhiwu.song@csr.com>, sirfsoc_rstc, 'sirf,prima2-memc', CSR
    SiRFSoC PRIMA2 ARM Cortex A9 Platform, 'sirf,prima2-rstc', unable to map rstc
    cpu registers\n, 'sirf,marco-rstc', unable to find compatible sirf pwrc node in
    dtb\n, 'sirf,atlas7', sirfsoc-rtciobrg, Generic ATLAS6 (Flattened Device Tree),
  Barry Song <baohua.song@csr.com>, 'sirf,marco', 'sirf,marco-rtciobg', CSR SiRF,
  'Zhiwu Song <zhiwu.song@csr.com>,', CSR SiRFSoC MARCO ARM Cortex A9 Platform, Generic
    ATLAS7 (Flattened Device Tree), CSR SiRFSoC ATLAS6 ARM Cortex A9 Platform, unable
    to map memc registers\n, Generic PRIMA2 (Flattened Device Tree), CSR SiRFprimaII
    rtc io bridge, 'sirf,atlas6', unable to find base address of pwrc node in dtb\n]
mach-pxa: ['00', '%s: PXA320 not supported\n', 'mcr p14, 0, %0, c7, c0, 0', pxa2xx-regs.h,
  You can't include both PXA25x and PXA27x UDC support, '%s: PXA300/PXA310 not supported\n']
mach-qcom: ['Failed to set CPU boot address, disabling SMP\n', Enable support for
    MSM8974, 'mcr p15, 0, %0, c7, c6, 1', Qualcomm Support, Enable support for MDM9615,
  scm.h, 'qcom,acc', 'qcom,saw', '%s: can''t find node\n', 'qcom,ipq8062', Qualcomm
    (Flattened Device Tree), 'qcom,msm8660-surf', 'qcom,apq8064', 'qcom,kpss-acc-v2',
  scm-boot.h, next-level-cache, 'qcom,ipq8064', Enable support for MSM8960, 'qcom,msm8960-cdp',
  "smc\t#0\t@ switch to secure world\\n", Enable support for MSM8X60, 'qcom,apq8084',
  'qcom,apq8074-dragonboard', 'qcom,kpss-acc-v1', 'qcom,gcc-msm8660']
mach-rda: [RDA Micro SoCs]
mach-realview: [Support ARM1136J(F)-S Tile, ARM Ltd. RealView family, 'arm,realview-pba8',
  Support ARM1176JZ(F)-S Tile, 'arm,realview-pbx', Support RealView(R) Platform Baseboard
    for Cortex(tm)-A8 platform, 'arm,realview-pb1176', Support RealView(R) Platform
    Baseboard Explore for Cortex-A9, Support Multicore Cortex-A9 Tile, Unknown RealView
    platform, 'PLATSMP: No SCU remap\n', Support RealView(R) Platform Baseboard for
    ARM11MPCore, SPARSEMEM not available with REALVIEW_HIGH_PHYS_OFFSET, 'arm,realview-eb-syscon',
  ARM RealView Machine (Device Tree Support), NR_IRQS not defined by the board-specific
    files, Support RealView(R) Emulation Baseboard, Support RealView(R) Platform Baseboard
    for ARM1176JZF-S, 'PLATSMP: No syscon match\n', 'PLATSMP: No syscon regmap\n',
  'arm,realview-pbx-syscon', 'mrc p15, 0, %0, c0, c0, 5', Support ARM11MPCore Tile,
  'arm,realview-smp', 'arm,realview-pb11mp', 'arm,realview-pb11mp-syscon', 'PLATSMP:
    No SCU base address\n', DEBUG_LL_UART_OFFSET already defined to a different value,
  'arm,realview-eb', 'SCU: %d cores detected\n']
mach-rockchip: ['rockchip,rk3288-pmu', 'rockchip,rk3288-grf', '%s: could not read
    power domain state\n', Rockchip Cortex-A9 (Device Tree), 'rockchip,rk3188', '%s:
    Suspend finish failed\n', Failed to find PMU node\n, '%s: could not map pmu registers\n',
  '%s: regmap init failed\n', '%s: could not find grf regmap\n', 'rockchip,rv1108',
  'rockchip: could not map timer7 registers\n', '%s: could not map sram registers\n',
  Rockchip (Device Tree), 'rockchip,rk3288-pmu-sram', '%s: could not update power
    domain\n', '%s: could not find sgrf regmap\n', '%s: could not get address for
    node %pOF\n', '%s: could not get address for node %s\n', 'mrc p15, 1, %0, c9,
    c0, 2', '%s: could not find pmu dt node\n', 'rockchip,pmu', '%s: matches init
    error %d\n', '%s: could not find pmu regmap\n', 'rockchip,rk3066-pmu', '%s: cpu
    %d outside maximum number of cpus %d\n', 'rockchip,rk3228', '%s: could not get
    reset control for core %d\n', 'rockchip,rk3066-smp-sram', 'rockchip,rk3066-smp',
  'rockchip,rk3288-sgrf', 'rockchip,rk3036-smp', '%s: could not map bootram base\n',
  'rockchip,rk3066a', '%s: Failed to suspend\n', '%s: could not get bootram phy addr\n',
  '%s: reserved block with size 0x%x is to small for trampoline size 0x%x\n', 'rockchip,rk3066b',
  rockchip-pmu, '%s: sram or pmu missing for cpu boot\n', '%s: could not find sram
    dt node\n', 'mrc p15, 1, %0, c9, c0, 2\n', Rockchip RK2928 and RK3xxx SOCs, '%s:
    could not find bootram dt node\n', 'rockchip,rk3288', 'rockchip,rk2928']
mach-rpc: ["addeq\t%0, %0, %3\\n\\t", "ldr\t%0, [%1, %2]\t@ inwc", "tst\t%2, #0x80000000\\\
    n\\t", "str\t%0, [%1, %2]\t@ outwc", "strb\t%1, [%0, %2, lsl #2]\t@ outb", "str\t\
    %1, [%0, %2, lsl #2]\t@ outw", <4M of mem\n, "%1, [%0, %2, lsl #2]\t@ in", "str\t\
    %1, [%0, %2, lsl #2]\t@ outl", "mov\t%0, %4\\n\\t"]
mach-s3c2400: []
mach-s3c2410: [08_OCT_2004, 2440-dsc, gpioj, regs-sdi.h, 'mrc p15, 0, %0, c1, c0,
    0', leds-gpio.h]
mach-s3c2412: ['%s: cannot find arm clock\n', zimage, 'Warning: USB bus clock not
    at 48MHz\n', s3c2412-spi, '%s(%d)\n', WM8750, '%s: armclk %lu, hclk %lu, armdiv
    %d, hdiv %d, dvs %d\n', spi_s3c24xx_gpio, usb-bus-gadget, '%s: cannot find xtal
    clock\n', SMDK2413, s3c2412-lcd, '%s: parent %s\n', '%s: want f=%lu, arm=%lu,
    h=%lu, p=%lu\n', 'S3C2412: upll %s, %ld.%03ld MHz, usb-bus %ld.%03ld MHz\n', failed
    to parse mtdset=%s\n, Allow access to bootloader partitions in MTD, s3c2412-core,
  spare, '%s: cannot find fclk clock\n', 'S3C2412: Initialising architecture\n', '%s:
    pdiv %d\n', '%s: div %08lx => %08lx\n', NAND, usbsrc, mtdset=, root (ro), env,
  JIVE, i2sclk, S3C2413, flash, '%s: setting refresh 0x%08lx\n', VMSTMS, '%s: cannot
    find hclk clock\n', 'S3C2412: DVS is %s\n', erefclk, mrefclk, '%s: fclk=%lu, armclk=%lu,
    hclk_max=%lu\n', s3c2412-uart, VSTMS, urefclk, usysclk, lis302dl, using default.,
  cramfs, jive-pm, s3c2412-sdi, VGG2432A4, SMDK2412, RFS, S3C2412 Machines, 'Unknown
    mtd set %ld specified,', kernel (ro), '%s: refresh %u ns, hclk %lu\n', 'S3C2412:
    core %ld.%03ld MHz, memory %ld.%03ld MHz, peripheral %ld.%03ld MHz\n', Logitech
    Jive, s3c2412-cfsdi, yaffs, '%s: fclk %ld MHz, assuming 266MHz capable part\n',
  UBoot Config]
mach-s3c2440: ['S3C2440: Failed to get parent clocks\n', s3c2440-sdi, ",.gpio\t\t\
    = S3C2410_GPB(7),.flags\t\t= S3C24XX_LEDF_ACTLOW | S3C24XX_LEDF_TRISTATE,.def_trigger\t\
    =", /boot, ', 0x50),.platform_data = &at24c08,},};static struct platform_device
    *mini2440_devices[] __initdata = {&s3c_device_usb,&s3c_device_wdt,&s3c_device_i2c0,&s3c_device_rtc,&s3c_device_usbgadget,&mini2440_device_eth,&mini2440_led1,&mini2440_led2,&mini2440_led3,&mini2440_led4,&mini2440_button_device,&s3c_device_nand,&s3c_device_sdi,&s3c_device_iis,&mini2440_audio,};static
    void __init mini2440_map_io(void){s3c24xx_init_io(mini2440_iodesc, ARRAY_SIZE(mini2440_iodesc));s3c24xx_init_clocks(12000000);s3c24xx_init_uarts(mini2440_uartcfgs,
    ARRAY_SIZE(mini2440_uartcfgs));s3c_device_nand.dev.platform_data = &mini2440_nand_info;s3c_device_sdi.dev.platform_data
    = &mini2440_mmc_cfg;}static char mini2440_features_str[12] __initdata =', ', f);}
    else {int li = f - ''0'';if (li >= ARRAY_SIZE(mini2440_lcd_cfg))printk(KERN_INFO',
  ",};static struct s3c24xx_led_platdata mini2440_led3_pdata __initdata = {.name\t\
    \t=", Whole Flash, pclk, upll, ', li,mini2440_lcd_cfg[li].width,mini2440_lcd_cfg[li].height);elseprintk(',
  AT2440EVB, ', li,mini2440_lcd_cfg[li].width,mini2440_lcd_cfg[li].height);printk(',
  SMDK2440, ",.size\t= SZ_256K,.offset\t= 0,},[1] = {.name\t=", ",.id\t\t= 5,.dev\t\
    \t= {.platform_data\t= &mini2440_led_backlight_pdata,},};static struct s3c24xx_uda134x_platform_data\
    \ mini2440_audio_pins __initdata = {.l3_clk = S3C2410_GPB(4),.l3_mode = S3C2410_GPB(2),.l3_data\
    \ = S3C2410_GPB(3),.model = UDA134X_UDA1341};static struct platform_device mini2440_audio\
    \ __initdata = {.name\t\t=", Internal, 'S3C2440: Initialising architecture\n',
  ",.nr_chips\t= 1,.nr_partitions\t= ARRAY_SIZE(mini2440_default_nand_part),.partitions\t\
    = mini2440_default_nand_part,.flash_bbt \t= 1, /* we use u-boot to create a BBT\
    \ */},};static struct s3c2410_platform_nand mini2440_nand_info __initdata = {.tacls\t\
    \t= 0,.twrph0\t\t= 25,.twrph1\t\t= 15,.nr_sets\t= ARRAY_SIZE(mini2440_nand_sets),.sets\t\
    \t= mini2440_nand_sets,.ignore_unset_ecc = 1,};static struct resource mini2440_dm9k_resource[]\
    \ __initdata = {[0] = {.start = MACH_MINI2440_DM9K_BASE,.end   = MACH_MINI2440_DM9K_BASE\
    \ + 3,.flags = IORESOURCE_MEM},[1] = {.start = MACH_MINI2440_DM9K_BASE + 4,.end\
    \   = MACH_MINI2440_DM9K_BASE + 7,.flags = IORESOURCE_MEM},[2] = {.start = IRQ_EINT7,.end\
    \   = IRQ_EINT7,.flags = IORESOURCE_IRQ | IORESOURCE_IRQ_HIGHEDGE,}};static struct\
    \ dm9000_plat_data mini2440_dm9k_pdata __initdata = {.flags\t\t= (DM9000_PLATF_16BITONLY\
    \ | DM9000_PLATF_NO_EEPROM),};static struct platform_device mini2440_device_eth\
    \ __initdata = {.name\t\t=", uclk, ANUBIS-B detected (revision %d)\n, user2, ",.active_low\t\
    = 1,},#if 0{.gpio\t\t= S3C2410_GPG(11),\t/* K6 */.code\t\t= KEY_F6,.desc\t\t=",
  chip0, ",.id\t\t= 1,.dev\t\t= {.platform_data\t= &mini2440_led1_pdata,},};static\
    \ struct platform_device mini2440_led2 __initdata = {.name\t\t=", ",.gpio\t\t\
    = S3C2410_GPG(4),.def_trigger\t=", 'S3C2440: IRQ Support\n', ",.id\t\t= -1,.num_resources\t\
    = ARRAY_SIZE(mini2440_dm9k_resource),.resource\t= mini2440_dm9k_resource,.dev\t\
    \t= {.platform_data\t= &mini2440_dm9k_pdata,},};static struct gpio_keys_button\
    \ mini2440_buttons[] __initdata = {{.gpio\t\t= S3C2410_GPG(0),\t\t/* K1 */.code\t\
    \t= KEY_F1,.desc\t\t=", IPAQ-RX3715, ",.gpio\t\t= S3C2410_GPB(8),.flags\t\t= S3C24XX_LEDF_ACTLOW\
    \ | S3C24XX_LEDF_TRISTATE,.def_trigger\t=", HP iPAQ rx3715, Root, ",};static struct\
    \ s3c24xx_led_platdata mini2440_led_backlight_pdata __initdata = {.name\t\t=",
  MINI2440 development board, ",.active_low\t= 1,},{.gpio\t\t= S3C2410_GPG(6),\t\t\
    /* K4 */.code\t\t= KEY_POWER,.desc\t\t=", ",.active_low\t= 1,},{.gpio\t\t= S3C2410_GPG(7),\t\
    \t/* K5 */.code\t\t= KEY_F5,.desc\t\t=", S3C2440 Machines, ");s3c24xx_fb_set_platdata(&mini2440_fb_info);}s3c24xx_udc_set_platdata(&mini2440_udc_cfg);s3c_i2c0_set_platdata(NULL);i2c_register_board_info(0,\
    \ mini2440_i2c_devs,ARRAY_SIZE(mini2440_i2c_devs));platform_add_devices(mini2440_devices,\
    \ ARRAY_SIZE(mini2440_devices));if (features.count)\t/* the optional features\
    \ */platform_add_devices(features.optional, features.count);}MACHINE_START(MINI2440,",
  ', f);else {features->optional[features->count++] =&s3c_device_lcd;features->lcd_index
    = li;}}features->done |= FEATURE_SCREEN;break;case ''b'':if (features->done &
    FEATURE_BACKLIGHT)printk(KERN_INFO', NexVision - Nexcoder 2440, ",.size\t= 0x00500000,.offset\t\
    = SZ_256K + SZ_128K,},[3] = {.name\t=", ",};static struct s3c24xx_led_platdata\
    \ mini2440_led2_pdata __initdata = {.name\t\t=", 'osiris_nand: selecting slot
    %d (set %p,%p)\n', ',mini2440_features_str);mini2440_parse_features(&features,
    mini2440_features_str);s3c2410_gpio_cfgpin(S3C2410_GPC(0), S3C2410_GPC0_LEND);s3c2410_gpio_setpin(S3C2410_GPG(4),
    1);s3c2410_gpio_cfgpin(S3C2410_GPG(4), S3C2410_GPIO_OUTPUT);s3c2410_gpio_pullup(S3C2410_GPB(1),
    0);s3c2410_gpio_setpin(S3C2410_GPB(1), 0);s3c2410_gpio_cfgpin(S3C2410_GPB(1),
    S3C2410_GPIO_INPUT);s3c2410_gpio_cfgpin(S3C2410_GPC(5), S3C2410_GPIO_OUTPUT);for
    (i = 0; i < ARRAY_SIZE(mini2440_buttons); i++) {s3c2410_gpio_pullup(mini2440_buttons[i].gpio,
    0);s3c2410_gpio_cfgpin(mini2440_buttons[i].gpio,S3C2410_GPIO_INPUT);}if (features.lcd_index
    != -1) {int li;mini2440_fb_info.displays =&mini2440_lcd_cfg[features.lcd_index];printk(KERN_INFO',
  ', f);break;case ''c'':if (features->done & FEATURE_CAMERA)printk(KERN_INFO', ',
    (c) 2005 Simtec Electronics', ';static int __init mini2440_features_setup(char
    *str){if (str)strlcpy(mini2440_features_str, str, sizeof(mini2440_features_str));return
    1;}__setup(', ",.id\t\t= 2,.dev\t\t= {.platform_data\t= &mini2440_led2_pdata,},};static\
    \ struct platform_device mini2440_led3 __initdata = {.name\t\t=", 'anubis_nand:
    selecting slot %d (set %p,%p)\n', ",.offset\t= SZ_256K + SZ_128K + 0x00500000,.size\t\
    = MTDPART_SIZ_FULL,},};static struct s3c2410_nand_set mini2440_nand_sets[] __initdata\
    \ = {[0] = {.name\t\t=", sm501, ",};static struct platform_device mini2440_led1\
    \ __initdata = {.name\t\t=", );for (li = 0; li < ARRAY_SIZE(mini2440_lcd_cfg);
    li++)if (li == features.lcd_index)printk(, tps65011, ",.id\t\t= 3,.dev\t\t= {.platform_data\t\
    = &mini2440_led3_pdata,},};static struct platform_device mini2440_led4 __initdata\
    \ = {.name\t\t=", ",.id\t\t= 4,.dev\t\t= {.platform_data\t= &mini2440_led4_pdata,},};static\
    \ struct platform_device mini2440_led_backlight __initdata = {.name\t\t=", Simtec-Anubis,
  SMDK2440 with S3C2440 CPU module, 'osiris_nand: ctrl0 now %02x\n', "TFT + touchscreen\
    \ */_LCD_DECLARE(7,\t\t\t/* The 3.5 is quite fast */240, 21, 38, 6, \t/* x timing\
    \ */320, 4, 4, 2,\t\t/* y timing */60),\t\t\t/* refresh rate */.lcdcon5\t= (S3C2410_LCDCON5_FRM565\
    \ |S3C2410_LCDCON5_INVVLINE |S3C2410_LCDCON5_INVVFRAME |S3C2410_LCDCON5_INVVDEN\
    \ |S3C2410_LCDCON5_PWREN),},[1] = { /* mini2440 + 7", ",.active_low\t= 1,},#endif};static\
    \ struct gpio_keys_platform_data mini2440_button_data __initdata = {.buttons\t\
    = mini2440_buttons,.nbuttons\t= ARRAY_SIZE(mini2440_buttons),};static struct platform_device\
    \ mini2440_button_device __initdata = {.name\t\t=", ",.active_low\t= 1,},{.gpio\t\
    \t= S3C2410_GPG(5),\t\t/* K3 */.code\t\t= KEY_F3,.desc\t\t=", External, ",.id\t\
    \t= -1,.dev\t\t= {.platform_data\t= &mini2440_button_data,}};static struct s3c24xx_led_platdata\
    \ mini2440_led1_pdata __initdata = {.name\t\t=", mach-osiris, ", mini2440_features_setup);#define\
    \ FEATURE_SCREEN (1 << 0)#define FEATURE_BACKLIGHT (1 << 1)#define FEATURE_TOUCH\
    \ (1 << 2)#define FEATURE_CAMERA (1 << 3)struct mini2440_features_t {int count;int\
    \ done;int lcd_index;struct platform_device *optional[8];};static void mini2440_parse_features(struct\
    \ mini2440_features_t * features,const char * features_str ){const char * fp =\
    \ features_str;features->count = 0;features->done = 0;features->lcd_index = -1;while\
    \ (*fp) {char f = *fp++;switch (f) {case '0'...'9':\t/* tft screen */if (features->done\
    \ & FEATURE_SCREEN) {printk(KERN_INFO", camif, ', f);elsefeatures->optional[features->count++]
    =&s3c_device_camif;features->done |= FEATURE_CAMERA;break;}}}static void __init
    mini2440_init(void){struct mini2440_features_t features = { 0 };int i;printk(KERN_INFO',
  Avantech AT2440EVB development board, ax88796, OSIRIS-B detected (revision %d)\n,
  ",.gpio\t\t= S3C2410_GPB(5),.flags\t\t= S3C24XX_LEDF_ACTLOW | S3C24XX_LEDF_TRISTATE,.def_trigger\t\
    =", ",};static struct s3c24xx_led_platdata mini2440_led4_pdata __initdata = {.name\t\
    \t=", Simtec IM2440D20 (OSIRIS) module, chip1, osiris-pcmcia, ",.active_low\t\
    = 1,},{.gpio\t\t= S3C2410_GPG(3),\t\t/* K2 */.code\t\t= KEY_F2,.desc\t\t=", Simtec
    Electronics ANUBIS, NexVision NEXCODER 2440 Light Board, 'anubis_nand: ctrl1 now
    %02x\n', ",.size\t= SZ_128K,.offset\t= SZ_256K,},[2] = {.name\t=", or 7, ', f);else
    {features->optional[features->count++] =&mini2440_led_backlight;}features->done
    |= FEATURE_BACKLIGHT;break;case ''t'':printk(KERN_INFO', Simtec-OSIRIS, "runs\
    \ slower */800, 40, 40, 48, \t/* x timing */480, 29, 3, 3,\t\t/* y timing */50),\t\
    \t\t/* refresh rate */.lcdcon5\t= (S3C2410_LCDCON5_FRM565 |S3C2410_LCDCON5_INVVLINE\
    \ |S3C2410_LCDCON5_INVVFRAME |S3C2410_LCDCON5_PWREN),},[2] = {_LCD_DECLARE(10,1024,\
    \ 1, 2, 2,\t\t/* y timing */768, 200, 16, 16, \t/* x timing */24),\t/* refresh\
    \ rate, maximum stable,tested with the FPGA shield */.lcdcon5\t= (S3C2410_LCDCON5_FRM565\
    \ |S3C2410_LCDCON5_HWSWP),},};#define S3C2410_GPCCON_MASK(x)\t(3 << ((x) * 2))#define\
    \ S3C2410_GPDCON_MASK(x)\t(3 << ((x) * 2))static struct s3c2410fb_mach_info mini2440_fb_info\
    \ __initdata = {.displays\t = &mini2440_lcd_cfg[0], /* not constant! see init\
    \ */.num_displays\t = 1,.default_display = 0,.gpcup\t\t= (0xf << 1) | (0x3f <<\
    \ 10),.gpccon\t\t= (S3C2410_GPC1_VCLK   | S3C2410_GPC2_VLINE |S3C2410_GPC3_VFRAME\
    \ | S3C2410_GPC4_VM |S3C2410_GPC10_VD2   | S3C2410_GPC11_VD3 |S3C2410_GPC12_VD4\
    \   | S3C2410_GPC13_VD5 |S3C2410_GPC14_VD6   | S3C2410_GPC15_VD7),.gpccon_mask\t\
    = (S3C2410_GPCCON_MASK(1)  | S3C2410_GPCCON_MASK(2)  |S3C2410_GPCCON_MASK(3) \
    \ | S3C2410_GPCCON_MASK(4)  |S3C2410_GPCCON_MASK(10) | S3C2410_GPCCON_MASK(11)\
    \ |S3C2410_GPCCON_MASK(12) | S3C2410_GPCCON_MASK(13) |S3C2410_GPCCON_MASK(14)\
    \ | S3C2410_GPCCON_MASK(15)),.gpdup\t\t= (0x3f << 2) | (0x3f << 10),.gpdcon\t\t\
    = (S3C2410_GPD2_VD10  | S3C2410_GPD3_VD11 |S3C2410_GPD4_VD12  | S3C2410_GPD5_VD13\
    \ |S3C2410_GPD6_VD14  | S3C2410_GPD7_VD15 |S3C2410_GPD10_VD18 | S3C2410_GPD11_VD19\
    \ |S3C2410_GPD12_VD20 | S3C2410_GPD13_VD21 |S3C2410_GPD14_VD22 | S3C2410_GPD15_VD23),.gpdcon_mask\t\
    = (S3C2410_GPDCON_MASK(2)  | S3C2410_GPDCON_MASK(3) |S3C2410_GPDCON_MASK(4)  |\
    \ S3C2410_GPDCON_MASK(5) |S3C2410_GPDCON_MASK(6)  | S3C2410_GPDCON_MASK(7) |S3C2410_GPDCON_MASK(10)\
    \ | S3C2410_GPDCON_MASK(11)|S3C2410_GPDCON_MASK(12) | S3C2410_GPDCON_MASK(13)|S3C2410_GPDCON_MASK(14)\
    \ | S3C2410_GPDCON_MASK(15)),};static struct s3c24xx_mci_pdata mini2440_mmc_cfg\
    \ __initdata = {.gpio_detect   = S3C2410_GPG(8),.gpio_wprotect = S3C2410_GPH(8),.set_power\
    \     = NULL,.ocr_avail     = MMC_VDD_32_33|MMC_VDD_33_34,};static struct mtd_partition\
    \ mini2440_default_nand_part[] __initdata = {[0] = {.name\t=", mtd-flash, ",.id\t\
    \t= 0,.dev\t\t= {.platform_data\t= &mini2440_audio_pins,},};static struct at24_platform_data\
    \ at24c08 = {.byte_len\t= SZ_8K / 8,.page_size\t= 16,};static struct i2c_board_info\
    \ mini2440_i2c_devs[] __initdata = {{I2C_BOARD_INFO(", user1, ",.gpio\t\t= S3C2410_GPB(6),.flags\t\
    \t= S3C24XX_LEDF_ACTLOW | S3C24XX_LEDF_TRISTATE,.def_trigger\t="]
mach-s3c2442: []
mach-s3c2443: [ssmc, hsmmc-if, armdiv, s3c2440-uart, i2s-if, S3C2443 Machines, display-if,
  'S3C2443: mpll %s %ld.%03ld MHz, cpu %ld.%03ld MHz, mem %ld.%03ld MHz, pclk %ld.%03ld
    MHz\n', 'clock %s: parent %s\n', 'S3C2443: IRQ Support\n', usb-bus-host-parent,
  hsspi, mpllref, 'S3C2443: epll %s %ld.%03ld MHz, usb-bus %ld.%03ld MHz\n', i2s-ext,
  s3c2443-core, uart3, esysclk, 'Warning: USB host bus not at 48MHz\n', SMDK2443,
  i2s-eplldiv, hsmmc-div, epllref, prediv, 'S3C2443: Initialising architecture\n',
  cfc]
mach-s3c24a0: []
mach-s3c24xx: [IRQ %d asserted at resume\n, 'post sleep: IRQs 0x%08x, 0x%08x\n', regs-irq.h]
mach-s3c6400: []
mach-s3c6410: [s3c2440-i2c, pwm-backlight, NCP, '%s: CTRL 2=%08x, 3=%08x\n', panel
    power, 'left:blue', PVDD_ALIVE, vddarm, 'S3C6410: Initialising architecture\n',
  SMDK6410 MMC/SD slot setup, Use channel 1 only, PVDD_INT/PVDD_PLL, s3c6410-core,
  lcd backlight enable, uboot-env2, PVDD_MEM, PVDD_OTG, PVDD_ARM, LCD backlight, 'right:red',
  Airgoo-HMT, Use channel 0 only, 'right:green', 'right:blue', PVDD_HI/PVDD_EXT/PVDD_SYS/PVCCM2MTV,
  LCD power, PVDD_LCD, PVDD_OTGI/HPVDD/AVDD, s3c6400-nand, SMDK6410, wm8580, platform-lcd,
  usb power, A&W6410, Airgoo HMT, 24c128, mmc_bus, '%s: initialising clocks\n', Support
    Wolfson Microelectronics 1190-EV1 PMIC card, uboot-env1]
mach-s3c64xx: [uart1_tx, i2s2_rx, uart0_tx, i2s2_tx, sec_tx, ac97_out, uart2_tx, sec_rx,
  pcm0_tx, i2s0_tx, uart3_tx, uart2_rx, spi1_tx, uart0_rx, uart1_rx, i2s0_rx, i2s1_rx,
  pcm0_rx, ac97_in, spi1_rx, ucon change %04x => %04x (save=%04x)\n, uart3_rx, i2s1_tx,
  ac97_mic, spi0_tx, spi0_rx, pcm1_tx, pcm1_rx]
mach-s5pc100: []
mach-s5pv210: ['samsung,s5pv210-clock', Samsung S5PV210/S5PC110, 'samsung,s5pc110',
  '%s: No wake-up sources!\n', 'mcr p15, 0, %0, c7, c10, 4\n\t', 'samsung,s5pv210',
  '%s: wakeup masks: %08x,%08x\n', '1:\n\t', '%s: wakeup stat: %08x\n', '%s: suspending
    the system...\n', '%s: resuming the system...\n', Samsung S5PC110/S5PV210-based
    board, .align 5\n\t, s5pv210-cpufreq, '%s: Aborting sleep\n', 'mcr p15, 0, %0,
    c7, c10, 5\n\t', b 1f\n\t]
mach-sa1100: [include <mach/hardware.h> instead, bitfield.h, SA-1101.h, off button,
  SA-1100.h]
mach-shark: []
mach-shmobile: [Generic SH73A0 (Flattened Device Tree), PLL, rcar-gen2.h, BSC, set
    SBSC operating frequency, 'IRQ2 is asserted, installing regulator quirk\n', auto
    ZQ calibration control, Detected %s\n, 'renesas,r8a7793', 'dlg,da9063l', 'renesas,r8a7740',
  target LPDDR2 device settings, SUB/USBClk, 'DRAM initialization code:', Invalid
    smp-sram region\n, auto-refreshing control, i2c error %d\n, RWT Setting, issue
    reset command to LPDDR2 device, extal, 'problem yielded the following:', 'renesas,r7s9210',
  RWDT, 'mrc     p15, 0, %0, c1, c0, 1\n', Generic RZ/G1 (Flattened Device Tree),
  wait >= 10 (or 1) us (docs inconsistent), initialize DDR interface, 'renesas,gose',
  'mrc     p15, 0, %0, c1, c0, 0\n', 'renesas,r8a7792', published by the Free Software
    Foundation., 'mcr     p15, 0, %0, c1, c0, 0\n', 'upstream u-boot writes to SDMRA1A
    for both SBSC 1 and 2, which does', temperature sensor control, Generic Emma Mobile
    EV2 (Flattened Device Tree), Copyright (C) 2013 Ulrich Hecht, (C) Copyright 2010
    Renesas Solutions Corp, wait >= 100 ns, Generic R8A7778 (Flattened Device Tree),
  a corrupt image to DRAM., it under the terms of the GNU General Public License version
    2 as, clocks, FRQCR, Generic R7S9210 (Flattened Device Tree), enable DLL oscillation
    in DDRPHY, 'Failed to get smp-sram address: %d\n', Adapted from u-boot KZM9G support
    code., It has been observed that the system would most often hang while, 'renesas,r8a7743-cpg-mssr',
  SCIF0 - Serial port for earlyprintk, MRW ZS initialization calibration command,
  'renesas,r8a7794', the DRAM controller. Such an invalidation should not be necessary
    at, Generic R-Car Gen2 (Flattened Device Tree), 'mcr     p15, 0, %0, c1, c0, 1\n',
  'renesas,r8a7790-cpg-mssr', mach/sdhi-sh7372.h, 'renesas,smp-sram', 'renesas,r8a7793-cpg-mssr',
  Setup SCIF4 / workaround, at the minimal snippet of code necessary to avoid the
    DRAM stability, mach/head-kzm9g.txt, 'dlg,da9063', set SBSC operational, 'renesas,apmu',
  'renesas,r8a7743', 'IRQ2 is not asserted, removing quirk\n', CPG, 'renesas,r8a7778',
  KZM9G low-level initialization routine., Generic R8A7740 (Flattened Device Tree),
  'mrc    p15, 0, %0, c1, c0, 0\n', mach/head-mackerel.txt, 'renesas,koelsch', 'dlg,da9210',
  'renesas,porter', Generic R7S72100 (Flattened Device Tree), GNU General Public License
    for more details., HPB Semaphore Control Registers, Renesas ARM SoCs, unsupported
    CPU., sh73a0.h, partner-jet-setup.txt, 'renesas,r8a7779', 'renesas,sh73a0', 'renesas,r8a77470',
  'bic     %0, %0, %1\n', 'renesas,r8a73a4', clock-frequency, 'renesas,r7s72100',
  'renesas,r8a7745', apmu ioremap %d %d %pr\n, '%s: IRQ2 is not asserted, not installing
    quirk\n', 'orr     %0, %0, %1\n', wait >= 200 us, r8a7779.h, cpus, 'renesas,lager',
  emev2.h, 'arm,cortex-a7', not seem to make a lot of sense..., Kuninori Morimoto
    <kuninori.morimoto.gx@renesas.com>, SBSC1, This program is free software; you
    can redistribute it and/or modify, 'renesas,r8a7790', Generic R8A7779 (Flattened
    Device Tree), 'renesas,r8a7744-cpg-mssr', clock-names, clearing %s@0x%02x interrupts\n,
  drive CKE high, Secure control register, 'renesas,rcar-gen2-cpg-clocks', Generic
    R8A73A4 (Flattened Device Tree), GPIO Setting, 'arm/shmobile-scu:prepare', wait
    >= 1 us, 'renesas,r8a7791-cpg-mssr', 'renesas,emev2', 'renesas,r8a7791', MERCHANTABILITY
    or FITNESS FOR A PARTICULAR PURPOSE.  See the, but WITHOUT ANY WARRANTY; without
    even the implied warranty of, 'mcr p15, 0, %0, c14, c0, 0', 'This problem does
    not occur in u-boot, and the reason is that', specify operating mode in LPDDR2,
  unsupported board., 'decompressing the kernel, and if it didn''t it would always
    write', 'This program is distributed in the hope that it will be useful,', 'this
    point, and attempts at removing parts of the routine to arrive', u-boot performs
    an additional cache invalidation after setting up, Change CPGA setting, 'Register
    definitions:', '%s: %ld, IRQC_MONITOR = 0x%x\n', Magic to avoid hangs and corruption
    on DRAM writes., 'orr     %0, %0, %2\n', mach/mmc-mackerel.h, 'renesas,stout',
  'renesas,r8a7744']
mach-socfpga: [Unable to find socfpga-l2-ecc in dtb\n, 'altr,sdr-ctl', 'altr,socfpga-a10-smp',
  Unable to find socfpga-a10-l2-ecc in dtb\n, Unable to map OCRAM ecc regs.\n, 'SOCFPGA:
    sys-mgr is not initialized\n', Suspend to RAM on SOCFPGA, 'ECC: cannot init OCRAM
    PORTA memory\n', Early printk initialized\n, cpu1-start-addr, could not copy function
    to ocram, 'altr,rst-mgr', 'altr,socfpga-ocram-ecc', '%s: unable to alloc ocram!\n',
  System Manager not mapped for L2 ECC\n, 'altr,sys-mgr', Altera SOCFPGA Arria10,
  'SMP: Need cpu1-start-addr in device tree.\n', Unable to find L2 ECC mapping in
    dtb\n, 'altr,socfpga-arria10', Altera SOCFPGA family, Unable to find socfpga-a10-ocram-ecc\n,
  Unable to find socfpga-ocram-ecc\n, 'altr,socfpga-a10-l2-ecc', '%s: failed to find
    ocram device!\n', Altera SOCFPGA, '%s: ocram pool unavailable!\n', '%s self-refresh
    loops request=%d exit=%d\n', 'altr,socfpga', '%s: Unable to find mmio-sram in
    dtb\n', 'altr,socfpga-smp', SoCFPGA initialized for DDR self-refresh during suspend.\n,
  'altr,socfpga-a10-ocram-ecc', Unable to map OCRAM ECC block\n, 'socfpga: no. of
    cores (%d) greater than configured', '%s: __arm_ioremap_exec failed!\n', 'altr,socfpga-l2-ecc']
mach-spear: []
mach-sti: [STiH415 STMicroelectronics Consumer Electronics family, 'CPU %d: missing
    or invalid cpu-release-addr', 'st,stih416', 'st,stih415', STMicroelectronics Consumer
    Electronics SOCs, 'st,stih407', STiH415/416 SoC with Flattened Device Tree, STiH416
    STMicroelectronics Consumer Electronics family, 'st,stih418', STi SoC with Flattened
    Device Tree, 'st,stih410', STiH407 STMicroelectronics Consumer Electronics family]
mach-stm32: [STMicroelectronics STM32F429, STMicroelectronics STM32F746, STMicroelectronics
    STM32 family, 'st,stm32mp157', 'st,stm32f746', 'st,stm32h743', STMicroelectronics
    STM32F469, STMicroelectronics STM32H743, 'st,stm32f429', STM32 (Device Tree Support),
  STMicroelectronics STM32MP157, 'st,stm32f769', 'st,stm32f469', STMicroelectronics
    STM32F769]
mach-stmp378x: []
mach-stmp37xx: []
mach-sunxi: ['%s: failed to map PRCM registers\n', Allwinner sun8i (A23) Family, Allwinner
    sun8i Family SoCs support, Missing A31 PRCM node in the device tree\n, 'allwinner,sun8i-a33',
  Allwinner sun8i Family, Allwinner A83t board, 'allwinner,sun6i-a31s', Allwinner
    SoCs, Allwinner A31 (sun6i) SoCs support, 'allwinner,sun5i-a10s', '%s: CCI-400
    not available\n', Allwinner A23 (sun8i) SoCs support, 'allwinner,sun9i-a80-smp',
  'allwinner,sun8i-a83t', Allwinner suniv Family, Couldn't map A31 PRCM registers\n,
  'allwinner,sun6i-a31-cpuconfig', power clamp for cluster %u cpu %u already open\n,
  'allwinner,sun8i-v3s', 'nextthing,gr8', Allwinner A10s / A13 (sun5i) SoCs support,
  '%s: cluster %u cpu %u powerdown: %d\n', 'allwinner,sun8i-a83t-r-cpucfg', 'allwinner,sun8i-a83t-cpucfg',
  'allwinner,sun6i-a31-prcm', Couldn't map A23 PRCM registers\n, "mcr\tp15, 1, %0,\
    \ c15, c0, 3\\n", Missing A23 PRCM node in the device tree\n, enable-method, Allwinner
    sun9i Family, Allwinner A20 (sun7i) SoCs support, 'allwinner,sun5i-a13', '%s:
    Couldn''t get CPU cluster %u core %u device node\n', '%s: assert cluster reset\n',
  Allwinner ARMv5 F-series (suniv) SoCs support, '%s: gate cluster power\n', 'allwinner,sun8i-a83t-smp',
  sunxi-mc-smp, 'allwinner,sun9i-a80-prcm', Allwinner A1X (Device Tree), '%s: Secure
    SRAM not available\n', '%s: failed to map CPUCFG registers: %d\n', Allwinner sun7i
    (A20) Family, Allwinner (sun9i) SoCs support, '%s: CPUCFG not available\n', Missing
    A23 CPU config node in the device tree\n, 'allwinner,sun8i-a23', Allwinner A10
    (sun4i) SoCs support, 'allwinner,sun8i-h2-plus', 'allwinner,sun5i-r8', 'allwinner,sun8i-h3',
  'allwinner,sun8i-r40', Allwinner sun6i (A31) Family, 'allwinner,sun9i-a80-smp-sram',
  'allwinner,sun8i-a23-cpuconfig', Couldn't map A23 CPU config registers\n, 'allwinner,sun6i-a31',
  isb\n, '%s: failed to map secure SRAM\n', Allwinner sun4i/sun5i Families, sunxi
    multi cluster SMP support installed\n, '%s: PRCM not available\n', '%s: aborting
    due to a power up request\n', '%s: RCPUCFG not available\n', 'allwinner,sun9i-a80',
  '%s: failed to configure boot cluster: %d\n', Missing A31 CPU config node in the
    device tree\n, 'allwinner,sun9i-a80-cpucfg', 'allwinner,suniv-f1c100s', '%s: failed
    to map R-CPUCFG registers\n', Couldn't map A31 CPU config registers\n, 'allwinner,sun8i-a83t-r-ccu',
  '%s: cluster %u cpu %u\n', 'allwinner,sun4i-a10', 'allwinner,sun7i-a20', 'allwinner,sun8i-a23-prcm',
  '%s: boot CPU is out of bounds!\n']
mach-tango: [cpu %d failed to die\n, Sigma Designs Tango4 (SMP87xx), 'sigma,tango4-smp',
  smc.h, Sigma Tango DT, 'sigma,tango4']
mach-tegra: ['nvidia,tegra114', LP1, 'nvidia,tegra114-flowctrl', wifi_rfkill, Entering
    suspend state %s\n, tegra_idle, Tegra, 'nvidia,tegra20-ictlr', 'Disabling cpuidle
    LP2 state, since PCIe IRQs are in use\n', LP2, name, 'arm,cortex-a15-gic', self-refresh
    -- LP0/LP1 unavailable\n, 'nvidia,tegra20', irammap.h, shutdown, 'compal,paz00',
  tegra-gpio, reset.h, sleep.h, type, 'nvidia,tegra30', .text.head, 'Cannot set CPU
    reset handler: %d\n', flowctrl.h, 'nvidia,tegra20-flowctrl', Too many (%d) interrupt
    controllers found. Maximum is %d., Enable support for Tegra20 family, 'nvidia,tegra124-flowctrl',
  Enable support for Tegra124 family, WFI, Enable AHB driver for NVIDIA Tegra SoCs,
  cpuidle.h, NVIDIA Tegra, 'nvidia,tegra30-flowctrl', 'nvidia,tegra30-ictlr', 'nvidia,tegra124',
  LP0, '%s: unable to allocate memory for SDRAM', wlan, Enable support for Tegra30
    family, CPU power gated, iomap.h, 'Outdated DT detected, suspend/resume will NOT
    work\n', NVIDIA Tegra SoC (Flattened Device Tree), powered-down, hotplug is not
    yet initialized\n, rfkill_gpio, board.h, ax, Enable support for Tegra114 family,
  tegra20-cpufreq]
mach-u300: [in 8bit mode\n, 'stericsson,pinctrl-u300', 14 bytes garbage with spi_read()
    in 8bit mode\n, 'Simple test 9: SUCCESS!\n', 'Simple test 10: write %d bytes with
    spi_write(),', pinctrl-u300, regulator not available to shut down system\n, 'Simple
    test 10: SUCCESS!\n', 'Simple test 5 step 2: FAILURE: spi_read()', could not find
    syscon node\n, loop test complete\n, 'Simple test 3: FAILURE: failed with status
    %d', 'Simple test 9: FAILURE: failed with status %d', 'Simple test 4: write 8
    bytes with spi_write(), read 8', Platform configured for BS335, DB3200, 'Simple
    test 8: FAILURE: spi_write_then_read()', status EIO)\n, 'Simple test 5 step 1:
    FAILURE: spi_write()', in 16bit mode (full FIFO)\n, 'Siple test 1: FAILURE: spi_write_then_read',
  'U300: setting up board power\n', 'stericsson,s365', 'RESET: shutting down/rebooting
    system\n', PIO APP GPIO 11, device_create_file looptest failure.\n, stu300.1,
  'Simple test 4 step 1: SUCCESS!\n', syscon, U300, (chip ID 0x%04x)\n, emif1, stu300.0,
  succeeded but it was expected to fail!\n, 'U300: no syscon node\n', 'Simple test
    3: write 14 bytes, read back 14 bytes garbage', 'Simple test 7: SUCCESS! (expected
    failure with', fsmc-nand, 'st,ddci2c', /syscon@c0011000, pl172, 'U300: could not
    locate syscon regmap\n', (probably FIFO overrun)\n, 'Simple test 10 step 1: SUCCESS!\n',
  could not remap syscon\n, 'Simple test 5: SUCCESS!\n', DB3250, 'Simple test 4 step
    1: FAILURE: spi_write()', PIO MS INS, 'Simple test 10 step 1: FAILURE: spi_write()',
  'Simple test 2: FAILURE: spi_write_then_read()', Linus Walleij, 'Simple test 9:
    write 14 bytes, read back 14 bytes garbage', could not enable vana15\n, 'Simple
    test 2: write 8 bytes, read back 8 bytes garbage', 'Simple test 6 step 2: FAILURE:
    spi_read()', 'U300: disable system controller pull-up\n', 'Simple test 4 step
    2: FAILURE: spi_read()', 'Simple test 6: SUCCESS!\n', in 8bit mode (full FIFO)\n,
  'Simple test 6: write %d bytes with spi_write(),', SSP/SPI dummy chip, Initializing
    U300 system on %s baseband chip, intcon, 'Simple test 6 step 1: SUCCESS!\n', 'Simple
    test 8: SUCCESS!\n', rtc-coh901331, 'Simple test 6 step 1: FAILURE: spi_write()',
  'Simple test 3: SUCCESS!\n', vana15, failed with status %d\n, read %d bytes garbage
    with spi_read() in 16bit mode\n, 'Simple test 10 step 2: FAILURE: spi_read()',
  'stericsson,gpio-coh901', ST-Ericsson U300 Series, Debug support for U300, 'Simple
    test 7: write 0xAA byte, read back garbage byte', in 16bit bus mode\n, in 16bit
    mode (see if we overflow FIFO)\n, 'stericsson,u300', spi-dummy, in 8bit mode (see
    if we overflow FIFO)\n, 'Simple test 1: SUCCESS!\n', 'stericsson,coh901331', 'arm,pl022-dummy',
  DB3100, DB3150, read %d bytes garbage with spi_read() in 8bit mode\n, 'Simple test
    4 step 2: SUCCESS!\n', s365-board, 'with DB3350 but %s detected, expect problems!',
  failed with status %d (probably FIFO overrun)\n, u300-gpio, could not get vana15,
  coh901318, DB3000, probing dummy SPI device\n, emif0, 'stericsson,fsmc-nand', coh901327_wdog,
  'Simple test 5 step 1: SUCCESS!\n', pl022, DB3350 P2x, bytes garbage with spi_read()
    in 8bit mode\n, 'stericsson,coh901327', semi, u300-regs.h, 'Simple test 5: write
    14 bytes with spi_write(), read', Linus Walleij <linus.walleij@stericsson.com>,
  'Siple test 7: FAILURE: spi_write_then_read', DB3210, U300 S335/B335 (Device Tree),
  removing dummy SPI device\n, 'Simple test 8: write 8 bytes, read back 8 bytes garbage',
  DB3350 P1x, 'Simple test 1: write 0xAA byte, read back garbage byte', 'Simple test
    2: SUCCESS!\n', PL022 SSP/SPI DUMMY Linux driver, 'stericsson,coh901318']
mach-uniphier: [Socionext UniPhier SoCs]
mach-ux500: [vdd, could not find PRCMU base resource\n, smsc911x.0, v-SD-STM, vddcsi1v2,
  dsilink.1, vamic2, id.h, V-AMIC2, VAPE, mmio_camera, 2-0018, V-AUX6, 'stericsson,db8500',
  samsung_s6d16d0.0, V-CSI-DSI, ab8500-codec.0, vcc, ab8500-ext-supply3, V-INTCORE,
  'arm,cortex-a9-gic', '[%#010x]\n', could not remap PRCMU for PM functions\n, 2-005c,
  spi8.0, ab8500-ext-supply1, 'st-ericsson,u9500', ux500-msp-i2s.2, av8100_hdmi.3,
  'stericsson,ux500-msp-i2s', could not remap GIC dist base for PM functions\n, 'stericsson,ux500-pm-domains',
  Early Drop, 3-0029, cryp1, simple-bus, ST-Ericsson Ux5x0 platform (Device Tree Support),
  ab8500-ext-supply2, 'stericsson,ux500-cryp', vdd33a, v-ape, No backupram base address\n,
  Unable to identify SoC\n, V-ADC, mcde_disp_sony_acx424akp.0, 3-004b, 'st-ericsson,u8500',
  'st-ericsson,u8540', vddulpivio18, v%d.%d, 2-0019, V-USB, 'ste,dbx500-backupram',
  dsilink.2, 2-0029, 'arm,cortex-a9-pmu', Standard\n, ST-Ericsson U8500 Series, No
    backupram remap\n, vcc-N2158, V-AUX8, ste-dma40-db8500.h, V-TVOUT, ab8500-charger.0,
  'stericsson,ux500-hash', ux500-msp-i2s.3, 'stericsson,db8500-prcmu-timer-4', vdd1,
  V-NFC-SE, vintdclassint, vaud, samsung_s6d16d0.1, V-AUD, EN-3V3, 2-001e, hash1,
  DB%4x, '%02xnm\n', ab8500-gpadc.0, b2r2_core, No SCU base address\n, 'stericsson,db8500-prcmu',
  sdi4, mcde_tv_ab8500.4, stm, ux500-msp-i2s.1, 'U8500 Development platform, HREFv60
    version', V-AMIC1, 'stericsson,snd-soc-mop500', db8500-prcmu, 'st-ericsson,u9540',
  abx500-clk.0, v-aux8, '%08x%08x%08x%08x%08x', pm_domains.h, board-mop500-regulators.h,
  ab8500-usb.0, ab8500-denc.0, db8500-regs.h, vinvsim, V-DMIC, setup.h, vaux12v5,
  dsilink.0, vddadc, V-AUX5, Ux500 UART to use for low-level debug, v-intcore, sim-detect.0,
  vcpin, vddi, avdd, 'ste,dbx500-smp', gpio-keys.0, b2r2_1_core, ux500, V-eMMC1, board-mop500.h,
  mcde, U8500 Snowball platform, sdi0, 3-005c, V-MMC-SD, 2-0068, 'U8500 Development
    platform, MOP500 versions', ux500-msp-i2s.0, vtvout, vaudio-hf, No SCU remap\n,
  vdmic, vdddsi1v2, 3-005d, ab8500-acc-det.0, V-DISPLAY, snd-soc-mop500.0, vamic1]
mach-versatile: ['arm,versatile-ab', 'arm,versatile-pb', 'fpga:05', 'arm,versatile-pci',
  ARM-Versatile (Device Tree Support), ARM Ltd. Versatile family, 'fpga:0b', Not plugged
    into PCI backplane!\n, 'arm,core-module-versatile']
mach-vexpress: ['%s: PCFGREG[0x%X] = 0x%08X, mask = 0x%X\n', failed to get cpu%d device\n,
  failed to register cpu%d clock\n, vexpress-spc-cpufreq, spc.h, Enable A5 and A9
    only errata work-arounds, 'arm,mps2', 'arm,rtsm,dcscb', vexpress-spc, ARM Ltd.
    Versatile Express family, MPS2 (Device Tree Support), 'arm,vexpress-scc,v2p-ca15_a7',
  'vexpress-spc:', Missing cpu device node!, ARM-Versatile Express, cci-control-port,
  failed to register cpu%d clock lookup\n, failed to initialise cpu%d opp table\n,
  Dual Cluster System Control Block (DCSCB) support, IRQ %d request failed\n, "cmp\t\
    r0, #1 \\n", '%s: cpu %u cluster %u\n', VExpress DCSCB support installed\n, "bxne\t\
    lr \\n", Invalid IRQ %d\n, TC2 power management initialized\n, Versatile Express
    Serial Power Controller (SPC), 'arm,vexpress', failed to add opp %lu %lu\n, failed
    to build OPP table\n, "b\tcci_enable_port_for_self", Versatile Express TC2 power
    management, '%s(cpu=%u, cluster=%u): RESET_CTRL = 0x%08X\n']
mach-vt8500: ['wm,wm8505-fb', 'wm,wm8650-gpio', 'via,vt8500-pmc', 'via,vt8500', '%s:ioremap(power_off)
    failed\n', VIA/Wondermedia SoC (Device Tree Support), WonderMedia WM8850, 'wm,wm8850',
  'wm,wm8505-gpio', 'wm,wm8750', 'via,vt8500-fb', '%s:of_iomap(pmc) failed\n', WonderMedia
    WM8750, '%s: Could not remap GPIO mux\n', '%s: ioremap(legacy_gpio_mux) failed\n',
  'wm,wm8650', '%s: PMC Hibernation register could not be remapped, not enabling power
    off!\n', 'wm,wm8505', VIA/Wondermedia 85xx and WM8650, 'via,vt8500-gpio', '%s:
    of_iomap(gpio_mux) failed\n']
mach-w90x900: []
mach-zx: ["bic\t%0, %0, %3\\n", gpu_domain, "mcr\tp15, 0, %1, c7, c5, 0\\n", 'zte,zx296702',
  r2d_domain, '%s: failed to map aonsysctrl\n', zx-powerdomain, '%s: failed to map
    scu\n', '*** cpu1 poweroff timeout\n', 'Error: %s %s fail\n', 'zte,zx296702-pcu',
  ZTE ZX family, '%s: failed to find sysctrl node\n', vou_domain, 'zte,zx-bus-matrix',
  'zte,zx296702-smp', 'zte,sysctrl', "bic\t%0, %0, %2\\n", ZTE ZX296702 (Device Tree),
  ioremap fail.\n, decppu_domain, "mcr\tp15, 0, %1, c7, c10, 4\\n"]
mach-zynq: ['%s: Unable to map I/O memory\n', '%s: Unable to map DDRC IO memory.\n',
  'xlnx,zynq-slcr', BOOTUP jump vectors not accessible\n, 'xlnx,zynq-ddrc-a05', '%s:
    no slcr node found\n', 'Can''t start CPU%d: Wrong starting address %x\n', cpuidle-zynq,
  'orr  r12, r12, #1\n', '%s mapped to %p\n', Xilinx Zynq, 'xlnx,zynq-devcfg-1.0',
  '%pOFn mapped to %p\n', '%s: failed to find zynq-slcr\n', '%s: no devcfg node found\n',
  Xilinx Zynq ARM Cortex A9 Platform, r12, Xilinx Zynq Platform, 0x%x, 'xlnx,zynq-7000',
  '%s: no compatible node found for ''%s''\n', 'mrc  p15, 0, r12, c15, c0, 0\n', 'mcr  p15,
    0, r12, c15, c0, 0\n', cpufreq-dt]
