EESchema-LIBRARY Version 2.3
#encoding utf-8
#
# STM32F303RDTx
#
DEF STM32F303RDTx U 0 40 Y Y 1 L N
F0 "U" -5100 1925 50 H V L BNN
F1 "STM32F303RDTx" 5100 1925 50 H V R BNN
F2 "LQFP64" 5100 1875 50 H I R TNN
F3 "" 0 0 50 H I C CNN
ALIAS STM32F303RETx
DRAW
S -5100 -1900 5100 1900 0 1 10 f
X VBAT 1 -5200 1200 100 R 50 50 1 1 W
X PC13/RTC_OUT_ALARM/RTC_OUT_CALIB/RTC_TAMP1/RTC_TS/SYS_WKUP2/TIM1_CH1N 2 -5200 -1400 100 R 50 50 1 1 B
X PC14/RCC_OSC32_IN 3 -5200 -1500 100 R 50 50 1 1 B
X PC15/ADC1_EXTI15/ADC2_EXTI15/ADC3_EXTI15/ADC4_EXTI15/RCC_OSC32_OUT 4 -5200 -1600 100 R 50 50 1 1 B
X PF0/I2C2_SDA/I2S2_WS/RCC_OSC_IN/SPI2_NSS/TIM1_CH3N 5 -5200 400 100 R 50 50 1 1 I
X PF1/I2C2_SCL/I2S2_CK/RCC_OSC_OUT/SPI2_SCK 6 -5200 300 100 R 50 50 1 1 I
X NRST 7 -5200 1600 100 R 50 50 1 1 I
X PC0/ADC1_IN6/ADC2_IN6/COMP7_INM/TIM1_CH1 8 -5200 -100 100 R 50 50 1 1 B
X PC1/ADC1_IN7/ADC2_IN7/COMP7_INP/TIM1_CH2 9 -5200 -200 100 R 50 50 1 1 B
X PC2/ADC1_IN8/ADC2_IN8/ADC3_EXTI2/ADC4_EXTI2/COMP7_OUT/TIM1_CH3 10 -5200 -300 100 R 50 50 1 1 B
X ADC2_IN1/COMP1_INM/COMP2_INM/COMP3_INM/COMP4_INM/COMP5_INM/COMP6_INM/COMP7_INM/DAC1_OUT1/I2S3_WS/OPAMP4_VINP/OPAMP4_VINP_SEC/SPI1_NSS/SPI3_NSS/TIM3_CH2/TSC_G2_IO1/USART2_CK/PA4 20 5200 1200 100 L 50 50 1 1 B
X ADC1_EXTI11/ADC1_IN14/ADC2_EXTI11/ADC2_IN14/COMP6_INP/OPAMP4_VINP/OPAMP4_VINP_SEC/TIM2_CH4/TSC_G6_IO1/USART3_RX/PB11 30 5200 -1200 100 L 50 50 1 1 B
X PC9/DAC1_EXTI9/I2C3_SDA/I2S_CKIN/TIM3_CH4/TIM8_BKIN2/TIM8_CH4 40 -5200 -1000 100 R 50 50 1 1 B
X ADC1_EXTI15/ADC2_EXTI15/ADC3_EXTI15/ADC4_EXTI15/I2C1_SCL/I2S3_WS/SPI1_NSS/SPI3_NSS/SYS_JTDI/TIM1_BKIN/TIM2_CH1/TIM2_ETR/TIM8_CH1/TSC_SYNC/USART2_RX/PA15 50 5200 100 100 L 50 50 1 1 B
X BOOT0 60 -5200 1400 100 R 50 50 1 1 I
X PC3/ADC1_IN9/ADC2_IN9/TIM1_BKIN2/TIM1_CH4 11 -5200 -400 100 R 50 50 1 1 B
X ADC2_IN2/COMP1_INM/COMP2_INM/COMP3_INM/COMP4_INM/COMP5_INM/COMP6_INM/COMP7_INM/DAC1_OUT2/OPAMP1_VINP/OPAMP1_VINP_SEC/OPAMP2_VINM/OPAMP2_VINM_SEC/OPAMP3_VINP/OPAMP3_VINP_SEC/SPI1_SCK/TIM2_CH1/TIM2_ETR/TSC_G2_IO2/PA5 21 5200 1100 100 L 50 50 1 1 B
X VSS 31 -100 -2000 100 U 50 50 1 1 W
X COMP3_OUT/I2C2_SMBA/I2C3_SCL/I2S2_MCK/RCC_MCO/TIM1_CH1/TIM4_ETR/USART1_CK/PA8 41 5200 800 100 L 50 50 1 1 B
X PC10/I2S3_CK/SPI3_SCK/TIM8_CH1N/UART4_TX/USART3_TX 51 -5200 -1100 100 R 50 50 1 1 B
X CAN_RX/COMP1_OUT/I2C1_SCL/TIM16_CH1/TIM1_BKIN/TIM4_CH3/TIM8_CH2/TSC_SYNC/USART3_RX/PB8 61 5200 -900 100 L 50 50 1 1 B
X VSSA 12 200 -2000 100 U 50 50 1 1 W
X ADC2_IN3/COMP1_OUT/OPAMP2_VOUT/SPI1_MISO/TIM16_CH1/TIM1_BKIN/TIM3_CH1/TIM8_BKIN/TSC_G2_IO3/PA6 22 5200 1000 100 L 50 50 1 1 B
X VDD 32 -100 2000 100 D 50 50 1 1 W
X COMP5_OUT/DAC1_EXTI9/I2C2_SCL/I2C3_SMBA/I2S3_MCK/TIM15_BKIN/TIM1_CH2/TIM2_CH3/TSC_G4_IO1/USART1_TX/PA9 42 5200 700 100 L 50 50 1 1 B
X PC11/ADC1_EXTI11/ADC2_EXTI11/I2S3_ext_SD/SPI3_MISO/TIM8_CH2N/UART4_RX/USART3_RX 52 -5200 -1200 100 R 50 50 1 1 B
X CAN_TX/COMP2_OUT/DAC1_EXTI9/I2C1_SDA/IR_OUT/TIM17_CH1/TIM4_CH4/TIM8_CH3/USART3_TX/PB9 62 5200 -1000 100 L 50 50 1 1 B
X VDDA 13 200 2000 100 D 50 50 1 1 W
X ADC2_IN4/COMP2_INP/OPAMP1_VINP/OPAMP1_VINP_SEC/OPAMP2_VINP/OPAMP2_VINP_SEC/SPI1_MOSI/TIM17_CH1/TIM1_CH1N/TIM3_CH2/TIM8_CH1N/TSC_G2_IO4/PA7 23 5200 900 100 L 50 50 1 1 B
X ADC4_IN3/COMP3_INM/I2C2_SMBA/I2S2_WS/OPAMP4_VOUT/SPI2_NSS/TIM1_BKIN/TSC_G6_IO2/USART3_CK/PB12 33 5200 -1300 100 L 50 50 1 1 B
X COMP6_OUT/I2C2_SDA/I2S2_ext_SD/SPI2_MISO/TIM17_BKIN/TIM1_CH3/TIM2_CH4/TIM8_BKIN/TSC_G4_IO2/USART1_RX/PA10 43 5200 600 100 L 50 50 1 1 B
X PC12/I2S3_SD/SPI3_MOSI/TIM8_CH3N/UART5_TX/USART3_CK 53 -5200 -1300 100 R 50 50 1 1 B
X VSS 63 100 -2000 100 U 50 50 1 1 W
X ADC1_IN1/COMP1_INM/COMP1_OUT/RTC_TAMP2/SYS_WKUP1/TIM2_CH1/TIM2_ETR/TIM8_BKIN/TIM8_ETR/TSC_G1_IO1/USART2_CTS/PA0 14 5200 1600 100 L 50 50 1 1 B
X PC4/ADC2_IN5/TIM1_ETR/USART1_TX 24 -5200 -500 100 R 50 50 1 1 B
X ADC3_IN5/COMP5_INP/I2S2_CK/OPAMP3_VINP/OPAMP3_VINP_SEC/OPAMP4_VINP/OPAMP4_VINP_SEC/SPI2_SCK/TIM1_CH1N/TSC_G6_IO3/USART3_CTS/PB13 34 5200 -1400 100 L 50 50 1 1 B
X ADC1_EXTI11/ADC2_EXTI11/CAN_RX/COMP1_OUT/I2S2_SD/SPI2_MOSI/TIM1_BKIN2/TIM1_CH1N/TIM1_CH4/TIM4_CH1/USART1_CTS/USB_DM/PA11 44 5200 500 100 L 50 50 1 1 B
X PD2/ADC3_EXTI2/ADC4_EXTI2/TIM3_ETR/TIM8_BKIN/UART5_RX 54 -5200 100 100 R 50 50 1 1 B
X VDD 64 100 2000 100 D 50 50 1 1 W
X ADC1_IN2/COMP1_INP/OPAMP1_VINP/OPAMP1_VINP_SEC/OPAMP3_VINP/OPAMP3_VINP_SEC/RTC_REFIN/TIM15_CH1N/TIM2_CH2/TSC_G1_IO2/USART2_DE/USART2_RTS/PA1 15 5200 1500 100 L 50 50 1 1 B
X PC5/ADC2_IN11/OPAMP1_VINM/OPAMP1_VINM_SEC/OPAMP2_VINM/OPAMP2_VINM_SEC/TIM15_BKIN/TSC_G3_IO1/USART1_RX 25 -5200 -600 100 R 50 50 1 1 B
X ADC4_IN4/COMP3_INP/I2S2_ext_SD/OPAMP2_VINP/OPAMP2_VINP_SEC/SPI2_MISO/TIM15_CH1/TIM1_CH2N/TSC_G6_IO4/USART3_DE/USART3_RTS/PB14 35 5200 -1500 100 L 50 50 1 1 B
X CAN_TX/COMP2_OUT/I2S_CKIN/TIM16_CH1/TIM1_CH2N/TIM1_ETR/TIM4_CH2/USART1_DE/USART1_RTS/USB_DP/PA12 45 5200 400 100 L 50 50 1 1 B
X I2S3_CK/SPI1_SCK/SPI3_SCK/SYS_JTDO-TRACESWO/TIM2_CH2/TIM3_ETR/TIM4_ETR/TIM8_CH1N/TSC_G5_IO1/USART2_TX/PB3 55 5200 -400 100 L 50 50 1 1 B
X ADC1_IN3/ADC3_EXTI2/ADC4_EXTI2/COMP2_INM/COMP2_OUT/OPAMP1_VOUT/TIM15_CH1/TIM2_CH3/TSC_G1_IO3/USART2_TX/PA2 16 5200 1400 100 L 50 50 1 1 B
X ADC3_IN12/COMP4_INP/OPAMP2_VINP/OPAMP2_VINP_SEC/OPAMP3_VINP/OPAMP3_VINP_SEC/TIM1_CH2N/TIM3_CH3/TIM8_CH2N/TSC_G3_IO2/PB0 26 5200 -100 100 L 50 50 1 1 B
X ADC1_EXTI15/ADC2_EXTI15/ADC3_EXTI15/ADC4_EXTI15/ADC4_IN5/COMP6_INM/I2S2_SD/RTC_REFIN/SPI2_MOSI/TIM15_CH1N/TIM15_CH2/TIM1_CH3N/PB15 36 5200 -1600 100 L 50 50 1 1 B
X IR_OUT/SYS_JTMS-SWDIO/TIM16_CH1N/TIM4_CH3/TSC_G4_IO3/USART3_CTS/PA13 46 5200 300 100 L 50 50 1 1 B
X I2S3_ext_SD/SPI1_MISO/SPI3_MISO/SYS_NJTRST/TIM16_CH1/TIM17_BKIN/TIM3_CH1/TIM8_CH2N/TSC_G5_IO2/USART2_RX/PB4 56 5200 -500 100 L 50 50 1 1 B
X ADC1_IN4/OPAMP1_VINM/OPAMP1_VINM_SEC/OPAMP1_VINP/OPAMP1_VINP_SEC/TIM15_CH2/TIM2_CH4/TSC_G1_IO4/USART2_RX/PA3 17 5200 1300 100 L 50 50 1 1 B
X ADC3_IN1/COMP4_OUT/OPAMP3_VOUT/TIM1_CH3N/TIM3_CH4/TIM8_CH3N/TSC_G3_IO3/PB1 27 5200 -200 100 L 50 50 1 1 B
X PC6/COMP6_OUT/I2S2_MCK/TIM3_CH1/TIM8_CH1 37 -5200 -700 100 R 50 50 1 1 B
X VSS 47 0 -2000 100 U 50 50 1 1 W
X I2C1_SMBA/I2C3_SDA/I2S3_SD/SPI1_MOSI/SPI3_MOSI/TIM16_BKIN/TIM17_CH1/TIM3_CH2/TIM8_CH3N/USART2_CK/PB5 57 5200 -600 100 L 50 50 1 1 B
X VSS 18 -200 -2000 100 U 50 50 1 1 W
X ADC2_IN12/ADC3_EXTI2/ADC4_EXTI2/COMP4_INM/OPAMP3_VINM/OPAMP3_VINM_SEC/TSC_G3_IO4/PB2 28 5200 -300 100 L 50 50 1 1 B
X PC7/COMP5_OUT/I2S3_MCK/TIM3_CH2/TIM8_CH2 38 -5200 -800 100 R 50 50 1 1 B
X VDD 48 0 2000 100 D 50 50 1 1 W
X I2C1_SCL/TIM16_CH1N/TIM4_CH1/TIM8_BKIN2/TIM8_CH1/TIM8_ETR/TSC_G5_IO3/USART1_TX/PB6 58 5200 -700 100 L 50 50 1 1 B
X VDD 19 -200 2000 100 D 50 50 1 1 W
X COMP5_INM/OPAMP3_VINM/OPAMP3_VINM_SEC/OPAMP4_VINM/OPAMP4_VINM_SEC/TIM2_CH3/TSC_SYNC/USART3_TX/PB10 29 5200 -1100 100 L 50 50 1 1 B
X PC8/COMP3_OUT/TIM3_CH3/TIM8_CH3 39 -5200 -900 100 R 50 50 1 1 B
X I2C1_SDA/SYS_JTCK-SWCLK/TIM1_BKIN/TIM8_CH2/TSC_G4_IO4/USART2_TX/PA14 49 5200 200 100 L 50 50 1 1 B
X I2C1_SDA/TIM17_CH1N/TIM3_CH4/TIM4_CH2/TIM8_BKIN/TSC_G5_IO4/USART1_RX/PB7 59 5200 -800 100 L 50 50 1 1 B
ENDDRAW
ENDDEF
#
#End Library
