INFO: [VRFC 10-163] Analyzing VHDL file "C:/fpga_course_logtel_2025/internet_tutorials/VGA_from_youtube/VGA_from_youtube.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/fpga_course_logtel_2025/internet_tutorials/VGA_from_youtube/VGA_from_youtube.ip_user_files/bd/design_1/ip/design_1_top_0_0/sim/design_1_top_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_top_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/fpga_course_logtel_2025/internet_tutorials/VGA_from_youtube/VGA_from_youtube.ip_user_files/bd/design_1/ip/design_1_clock_devider_0_0/sim/design_1_clock_devider_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_clock_devider_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/fpga_course_logtel_2025/internet_tutorials/VGA_from_youtube/VGA_from_youtube.ip_user_files/bd/design_1/sim/design_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/fpga_course_logtel_2025/internet_tutorials/VGA_from_youtube/VGA_from_youtube.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/fpga_course_logtel_2025/internet_tutorials/VGA_from_youtube/VGA_from_youtube.srcs/sim_1/imports/new/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench'
