/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az152-412
+ date
Fri May  7 00:04:08 UTC 2021
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
+ date +%s
+ export CACTUS_STARTTIME=1620345848
+ [ 1 = 1 ]
+ [ 0 -eq 0 ]
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.9.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.9.0
Compile date:      May 06 2021 (23:56:49)
Run date:          May 07 2021 (00:04:08+0000)
Run host:          fv-az152-412.1qpxsn0as3ie3ibwwwuve00aba.cx.internal.cloudapp.net (pid=101061)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.1.0, API version 0x20100
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az152-412
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7121240KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=ca81841b-b717-df45-99a7-ada302455937, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/, OSName=Linux, OSRelease=5.4.0-1046-azure, OSVersion="#48-Ubuntu SMP Tue Apr 13 07:18:42 UTC 2021", HostName=fv-az152-412, Architecture=x86_64, hwlocVersion=2.1.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7121240KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=63, CPUModel="Intel(R) Xeon(R) CPU E5-2673 v3 @ 2.40GHz", CPUStepping=2)
    L3Cache L#0: (P#-1, size=30720KB, linesize=64, ways=20, Inclusive=1)
      L2Cache L#0: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#0: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#1: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-1} P#{0-1}
    OpenMP thread 1: PU set L#{0-1} P#{0-1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 262144 linesize 64 associativity 8 stride 32768, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 31457280 linesize 64 associativity 20 stride 1572864, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00306341 sec
      iterations=10000000... time=0.028466 sec
      iterations=100000000... time=0.285312 sec
      iterations=400000000... time=1.11743 sec
      iterations=400000000... time=0.841931 sec
      result: 2.90385 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00309441 sec
      iterations=10000000... time=0.0306041 sec
      iterations=100000000... time=0.309532 sec
      iterations=400000000... time=1.23192 sec
      result: 10.3903 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00183821 sec
      iterations=10000000... time=0.0188838 sec
      iterations=100000000... time=0.187544 sec
      iterations=600000000... time=1.16453 sec
      result: 8.2437 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000152301 sec
      iterations=10000... time=0.00143751 sec
      iterations=100000... time=0.01434 sec
      iterations=1000000... time=0.141301 sec
      iterations=8000000... time=1.16372 sec
      result: 1.45464 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=0.000463102 sec
      iterations=10000... time=0.00496732 sec
      iterations=100000... time=0.0461783 sec
      iterations=1000000... time=0.459023 sec
      iterations=2000000... time=0.912925 sec
      iterations=4000000... time=1.84934 sec
      result: 4.62335 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=6e-07 sec
      iterations=10... time=2.8e-06 sec
      iterations=100... time=2.62e-05 sec
      iterations=1000... time=0.000301002 sec
      iterations=10000... time=0.00317981 sec
      iterations=100000... time=0.0281085 sec
      iterations=1000000... time=0.288784 sec
      iterations=4000000... time=1.10733 sec
      result: 88.7757 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=6.2e-06 sec
      iterations=10... time=4.69e-05 sec
      iterations=100... time=0.000461902 sec
      iterations=1000... time=0.00487172 sec
      iterations=10000... time=0.0497333 sec
      iterations=100000... time=0.498484 sec
      iterations=200000... time=0.991139 sec
      iterations=400000... time=2.0075 sec
      result: 39.1747 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=3.6e-06 sec
      iterations=10000... time=2.84e-05 sec
      iterations=100000... time=0.000273601 sec
      iterations=1000000... time=0.00278371 sec
      iterations=10000000... time=0.0288306 sec
      iterations=100000000... time=0.300528 sec
      iterations=400000000... time=1.15995 sec
      result: 0.362484 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=1.83e-05 sec
      iterations=10000... time=0.000158201 sec
      iterations=100000... time=0.00173651 sec
      iterations=1000000... time=0.0171612 sec
      iterations=10000000... time=0.178 sec
      iterations=60000000... time=1.04228 sec
      result: 2.17143 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=6e-07 sec
      iterations=10... time=5.5e-06 sec
      iterations=100... time=5.4401e-05 sec
      iterations=1000... time=0.000555902 sec
      iterations=10000... time=0.00545572 sec
      iterations=100000... time=0.055489 sec
      iterations=1000000... time=0.561775 sec
      iterations=2000000... time=1.11054 sec
      result: 44.2597 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=7.7e-06 sec
      iterations=10... time=7.62e-05 sec
      iterations=100... time=0.000811004 sec
      iterations=1000... time=0.00762243 sec
      iterations=10000... time=0.0783349 sec
      iterations=100000... time=0.76674 sec
      iterations=200000... time=1.53291 sec
      result: 25.6517 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=2.7e-05 sec
      iterations=10... time=0.000200201 sec
      iterations=100... time=0.00231041 sec
      iterations=1000... time=0.0204432 sec
      iterations=10000... time=0.202876 sec
      iterations=50000... time=1.03499 sec
      result: 0.083479 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*23^3 grid points, 1*194672 bytes):
      iterations=1... time=0.0001141 sec
      iterations=10... time=0.000708103 sec
      iterations=100... time=0.00705203 sec
      iterations=1000... time=0.0713283 sec
      iterations=10000... time=0.72101 sec
      iterations=20000... time=1.47012 sec
      result: 0.165524 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*114^3 grid points, 1*23704704 bytes):
      iterations=1... time=0.00393212 sec
      iterations=10... time=0.0386921 sec
      iterations=100... time=0.386078 sec
      iterations=300... time=1.14632 sec
      result: 0.38773 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00290156 sec
      iterations=10000000... time=0.0287934 sec
      iterations=100000000... time=0.286937 sec
      iterations=400000000... time=1.16128 sec
      iterations=400000000... time=0.878924 sec
      result: 2.8333 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00310356 sec
      iterations=10000000... time=0.0318883 sec
      iterations=100000000... time=0.317408 sec
      iterations=300000000... time=0.965029 sec
      iterations=600000000... time=1.91598 sec
      result: 10.021 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00201876 sec
      iterations=10000000... time=0.0186882 sec
      iterations=100000000... time=0.190756 sec
      iterations=600000000... time=1.19061 sec
      result: 8.0631 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000138951 sec
      iterations=10000... time=0.00148436 sec
      iterations=100000... time=0.0155148 sec
      iterations=1000000... time=0.152454 sec
      iterations=7000000... time=1.07746 sec
      result: 1.53923 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=0.000495152 sec
      iterations=10000... time=0.00616588 sec
      iterations=100000... time=0.052936 sec
      iterations=1000000... time=0.488664 sec
      iterations=2000000... time=0.976229 sec
      iterations=4000000... time=1.91049 sec
      result: 4.77623 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=7e-07 sec
      iterations=10... time=3.15e-06 sec
      iterations=100... time=2.8e-05 sec
      iterations=1000... time=0.000295452 sec
      iterations=10000... time=0.00276276 sec
      iterations=100000... time=0.0283664 sec
      iterations=1000000... time=0.28798 sec
      iterations=4000000... time=1.16451 sec
      result: 84.4168 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=6.8e-06 sec
      iterations=10... time=5.13e-05 sec
      iterations=100... time=0.000499752 sec
      iterations=1000... time=0.00488227 sec
      iterations=10000... time=0.0503152 sec
      iterations=100000... time=0.489035 sec
      iterations=200000... time=0.974551 sec
      iterations=400000... time=1.97923 sec
      result: 39.7342 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=3.9e-06 sec
      iterations=10000... time=2.815e-05 sec
      iterations=100000... time=0.000310651 sec
      iterations=1000000... time=0.00312191 sec
      iterations=10000000... time=0.0292973 sec
      iterations=100000000... time=0.300925 sec
      iterations=400000000... time=1.17781 sec
      result: 0.368065 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=1.815e-05 sec
      iterations=10000... time=0.00015795 sec
      iterations=100000... time=0.00173376 sec
      iterations=1000000... time=0.0172315 sec
      iterations=10000000... time=0.176351 sec
      iterations=60000000... time=1.07584 sec
      result: 2.24134 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=7.5e-07 sec
      iterations=10... time=4.25e-06 sec
      iterations=100... time=6.5151e-05 sec
      iterations=1000... time=0.000455802 sec
      iterations=10000... time=0.00440307 sec
      iterations=100000... time=0.0438935 sec
      iterations=1000000... time=0.439742 sec
      iterations=3000000... time=1.34993 sec
      result: 54.6162 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=7.85e-06 sec
      iterations=10... time=9.185e-05 sec
      iterations=100... time=0.000858254 sec
      iterations=1000... time=0.00846704 sec
      iterations=10000... time=0.0787767 sec
      iterations=100000... time=0.820116 sec
      iterations=200000... time=1.61025 sec
      result: 24.4196 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=5.2e-06 sec
      iterations=10... time=6.13e-05 sec
      iterations=100... time=0.000243351 sec
      iterations=1000... time=0.00252416 sec
      iterations=10000... time=0.0249596 sec
      iterations=100000... time=0.251435 sec
      iterations=400000... time=1.02063 sec
      result: 0.285707 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*18^3 grid points, 2*93312 bytes):
      iterations=1... time=2.25e-05 sec
      iterations=10... time=0.000124451 sec
      iterations=100... time=0.00125071 sec
      iterations=1000... time=0.0124917 sec
      iterations=10000... time=0.122193 sec
      iterations=90000... time=1.10494 sec
      result: 0.475028 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*114^3 grid points, 1*23704704 bytes):
      iterations=1... time=0.00101135 sec
      iterations=10... time=0.0105024 sec
      iterations=100... time=0.105762 sec
      iterations=1000... time=1.04148 sec
      result: 1.42254 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Fri May  7 00:05:07 UTC 2021
+ echo Done.
Done.
  Elapsed time: 59.7 s
