// Seed: 304067003
module module_0;
  final $display(id_1);
  id_2(
      -1
  );
endmodule
module module_1 (
    input  tri1  id_0,
    input  tri   id_1,
    id_8,
    input  wor   id_2,
    input  logic id_3,
    input  uwire id_4,
    input  wor   id_5,
    output logic id_6
);
  final id_6 <= id_3;
  always return id_2;
  wire id_9;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri0 id_0
);
  uwire id_2 = 1;
  module_0 modCall_1 ();
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  localparam id_11 = 1;
  wire id_12;
  assign id_4[1'b0] = id_8#(.id_9(id_9 * id_12)) | -1;
  integer id_13 = id_6(1) - id_10;
  module_0 modCall_1 ();
  parameter id_14 = 1;
  wire id_15, id_16, id_17;
  initial begin : LABEL_0
    force id_11 = id_10;
  end
endmodule
