Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx9-2-ftg256

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/ise/hardware/ISEProjects/sdram_vga_test/ipcore_dir/chip_pll.v" into library work
Parsing module <chip_pll>.
Analyzing Verilog file "/home/ise/hardware/ISEProjects/sdram_vga_test/ipcore_dir/fifo.v" into library work
Parsing module <fifo>.
Analyzing Verilog file "/home/ise/hardware/ISEProjects/sdram_vga_test/top.v" into library work
Parsing verilog file "../../HDL/computer/sdram/sdram_core.v" included at line 3.
Parsing module <sdram_core>.
Parsing verilog file "../../HDL/computer/graphics/drawunit.v" included at line 4.
Parsing verilog file "../../HDL/computer/graphics/drawrect.v" included at line 3.
Parsing module <drawrect>.
Parsing module <drawunit>.
Parsing verilog file "../../HDL/computer/io/frame_fifo_read.v" included at line 5.
Parsing module <frame_fifo_read>.
Parsing verilog file "../../HDL/computer/io/video_timing_data.v" included at line 6.
Parsing verilog file "../../HDL/computer/io/color_bar.v" included at line 30.
Parsing verilog file "../../HDL/computer/io/video_define.v" included at line 32.
Parsing module <color_bar>.
Parsing module <video_timing_data>.
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top>.

Elaborating module <chip_pll>.

Elaborating module <IBUFG>.

Elaborating module <PLL_BASE(BANDWIDTH="OPTIMIZED",CLK_FEEDBACK="CLKFBOUT",COMPENSATION="SYSTEM_SYNCHRONOUS",DIVCLK_DIVIDE=1,CLKFBOUT_MULT=8,CLKFBOUT_PHASE=0.0,CLKOUT0_DIVIDE=4,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT1_DIVIDE=4,CLKOUT1_PHASE=90.0,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT2_DIVIDE=16,CLKOUT2_PHASE=0.0,CLKOUT2_DUTY_CYCLE=0.5,CLKIN_PERIOD=20.0,REF_JITTER=0.01)>.
WARNING:HDLCompiler:1127 - "/home/ise/hardware/ISEProjects/sdram_vga_test/ipcore_dir/chip_pll.v" Line 124: Assignment to clkout3_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/hardware/ISEProjects/sdram_vga_test/ipcore_dir/chip_pll.v" Line 125: Assignment to clkout4_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/hardware/ISEProjects/sdram_vga_test/ipcore_dir/chip_pll.v" Line 126: Assignment to clkout5_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ise/hardware/ISEProjects/sdram_vga_test/ipcore_dir/chip_pll.v" Line 127: Assignment to locked_unused ignored, since the identifier is never used

Elaborating module <BUFG>.

Elaborating module <drawunit>.

Elaborating module <drawrect>.
WARNING:HDLCompiler:413 - "../../HDL/computer/graphics/drawrect.v" Line 81: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "../../HDL/computer/graphics/drawrect.v" Line 85: Result of 11-bit expression is truncated to fit in 10-bit target.

Elaborating module <video_timing_data>.

Elaborating module <color_bar>.
WARNING:HDLCompiler:1127 - "/home/ise/hardware/ISEProjects/sdram_vga_test/top.v" Line 113: Assignment to vout_data ignored, since the identifier is never used

Elaborating module <fifo>.
WARNING:HDLCompiler:1499 - "/home/ise/hardware/ISEProjects/sdram_vga_test/ipcore_dir/fifo.v" Line 39: Empty module <fifo> remains a black box.

Elaborating module <frame_fifo_read(MEM_DATA_BITS=10'b010000,ADDR_BITS=10'b011000,BUSRT_BITS=10'b01010,BURST_SIZE=256'b010000000,FIFO_DEPTH=10'b1000000000)>.

Elaborating module <sdram_core>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/ise/hardware/ISEProjects/sdram_vga_test/top.v".
INFO:Xst:3210 - "/home/ise/hardware/ISEProjects/sdram_vga_test/top.v" line 69: Output port <done> of the instance <du_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/hardware/ISEProjects/sdram_vga_test/top.v" line 69: Output port <ack> of the instance <du_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/hardware/ISEProjects/sdram_vga_test/top.v" line 101: Output port <vout_data> of the instance <vtd_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/hardware/ISEProjects/sdram_vga_test/top.v" line 124: Output port <rd_data_count> of the instance <fifo_i0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/hardware/ISEProjects/sdram_vga_test/top.v" line 124: Output port <full> of the instance <fifo_i0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/hardware/ISEProjects/sdram_vga_test/top.v" line 124: Output port <empty> of the instance <fifo_i0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/hardware/ISEProjects/sdram_vga_test/top.v" line 147: Output port <read_finish> of the instance <frame_fifo_read_m0> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <commit>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <top> synthesized.

Synthesizing Unit <chip_pll>.
    Related source file is "/home/ise/hardware/ISEProjects/sdram_vga_test/ipcore_dir/chip_pll.v".
    Summary:
	no macro.
Unit <chip_pll> synthesized.

Synthesizing Unit <drawunit>.
    Related source file is "/home/ise/hardware/HDL/computer/graphics/drawunit.v".
    Found 2-bit register for signal <prev_state>.
    Found 2-bit register for signal <state>.
    Found 8-bit register for signal <command_r>.
    Found 256-bit register for signal <data_r>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 4                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_n (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred 266 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <drawunit> synthesized.

Synthesizing Unit <drawrect>.
    Related source file is "/home/ise/hardware/HDL/computer/graphics/drawrect.v".
        BURST_BITS = 10'b0000001010
        SCREEN_WIDTH = 10'b1010000000
        SCREEN_HEIGHT = 10'b0111100000
        MAX_WRITE_BURST_LEN = 10'b0010000000
        BIT_SIZE = 10'b0000001010
    Found 10-bit register for signal <delta_x>.
    Found 10-bit register for signal <delta_y>.
    Found 2-bit register for signal <state>.
    Found 1-bit register for signal <done_r>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 6                                              |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_n (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit adder for signal <current_x> created at line 45.
    Found 10-bit adder for signal <current_y> created at line 46.
    Found 10-bit adder for signal <x_pixel[9]_width[9]_add_4_OUT> created at line 48.
    Found 10-bit adder for signal <y_pixel[9]_height[9]_add_8_OUT> created at line 49.
    Found 10-bit adder for signal <delta_x[9]_GND_7_o_add_18_OUT> created at line 81.
    Found 10-bit adder for signal <delta_y[9]_GND_7_o_add_20_OUT> created at line 85.
    Found 21-bit adder for signal <n0111[20:0]> created at line 97.
    Found 10x10-bit multiplier for signal <current_y[9]_PWR_7_o_MuLt_38_OUT> created at line 97.
    Found 10-bit comparator greater for signal <x_pixel[9]_PWR_7_o_LessThan_4_o> created at line 48
    Found 10-bit comparator greater for signal <y_pixel[9]_GND_7_o_LessThan_8_o> created at line 49
    Found 10-bit comparator greater for signal <n0013> created at line 72
    Found 10-bit comparator greater for signal <current_x[9]_x_limit[9]_LessThan_18_o> created at line 80
    Found 10-bit comparator greater for signal <width[9]_GND_7_o_LessThan_43_o> created at line 100
    Summary:
	inferred   1 Multiplier(s).
	inferred   7 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred  15 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <drawrect> synthesized.

Synthesizing Unit <video_timing_data>.
    Related source file is "/home/ise/hardware/HDL/computer/io/video_timing_data.v".
        DATA_WIDTH = 16
INFO:Xst:3210 - "/home/ise/hardware/HDL/computer/io/video_timing_data.v" line 104: Output port <rgb_r> of the instance <color_bar_m0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/hardware/HDL/computer/io/video_timing_data.v" line 104: Output port <rgb_g> of the instance <color_bar_m0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/hardware/HDL/computer/io/video_timing_data.v" line 104: Output port <rgb_b> of the instance <color_bar_m0> is unconnected or connected to loadless signal.
    Found 16-bit register for signal <vout_data_r>.
    Found 1-bit register for signal <video_vs_d0>.
    Found 1-bit register for signal <video_de_d0>.
    Found 1-bit register for signal <read_req>.
    Found 1-bit register for signal <video_hs_d0>.
    Found 1-bit register for signal <video_hs_d1>.
    Found 1-bit register for signal <video_vs_d1>.
    Found 1-bit register for signal <video_de_d1>.
    Summary:
	inferred  23 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <video_timing_data> synthesized.

Synthesizing Unit <color_bar>.
    Related source file is "/home/ise/hardware/HDL/computer/io/color_bar.v".
        H_ACTIVE = 16'b0000001010000000
        H_FP = 16'b0000000000010000
        H_SYNC = 16'b0000000001100000
        H_BP = 16'b0000000000110000
        V_ACTIVE = 16'b0000000111100000
        V_FP = 16'b0000000000001010
        V_SYNC = 16'b0000000000000010
        V_BP = 16'b0000000000100001
        HS_POL = 1'b0
        VS_POL = 1'b0
        H_TOTAL = 16'b0000001100100000
        V_TOTAL = 16'b0000001000001101
        WHITE_R = 8'b11111111
        WHITE_G = 8'b11111111
        WHITE_B = 8'b11111111
        YELLOW_R = 8'b11111111
        YELLOW_G = 8'b11111111
        YELLOW_B = 8'b00000000
        CYAN_R = 8'b00000000
        CYAN_G = 8'b11111111
        CYAN_B = 8'b11111111
        GREEN_R = 8'b00000000
        GREEN_G = 8'b11111111
        GREEN_B = 8'b00000000
        MAGENTA_R = 8'b11111111
        MAGENTA_G = 8'b00000000
        MAGENTA_B = 8'b11111111
        RED_R = 8'b11111111
        RED_G = 8'b00000000
        RED_B = 8'b00000000
        BLUE_R = 8'b00000000
        BLUE_G = 8'b00000000
        BLUE_B = 8'b11111111
        BLACK_R = 8'b00000000
        BLACK_G = 8'b00000000
        BLACK_B = 8'b00000000
    Found 12-bit register for signal <h_cnt>.
    Found 12-bit register for signal <active_x>.
    Found 12-bit register for signal <v_cnt>.
    Found 8-bit register for signal <rgb_r_reg>.
    Found 8-bit register for signal <rgb_g_reg>.
    Found 8-bit register for signal <rgb_b_reg>.
    Found 1-bit register for signal <vs_reg_d0>.
    Found 1-bit register for signal <video_active_d0>.
    Found 1-bit register for signal <hs_reg>.
    Found 1-bit register for signal <h_active>.
    Found 1-bit register for signal <vs_reg>.
    Found 1-bit register for signal <v_active>.
    Found 1-bit register for signal <hs_reg_d0>.
    Found 12-bit subtractor for signal <h_cnt[11]_GND_10_o_sub_12_OUT> created at line 220.
    Found 12-bit adder for signal <h_cnt[11]_GND_10_o_add_6_OUT> created at line 212.
    Found 12-bit adder for signal <v_cnt[11]_GND_10_o_add_17_OUT> created at line 233.
    Found 12-bit comparator greater for signal <n0015> created at line 219
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  67 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  21 Multiplexer(s).
Unit <color_bar> synthesized.

Synthesizing Unit <frame_fifo_read>.
    Related source file is "/home/ise/hardware/HDL/computer/io/frame_fifo_read.v".
        MEM_DATA_BITS = 10'b0000010000
        ADDR_BITS = 10'b0000011000
        BUSRT_BITS = 10'b0000001010
        FIFO_DEPTH = 10'b1000000000
        BURST_SIZE = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000
    Register <read_len_d0_dummy_dummy_dummy> equivalent to <read_len_d0> has been removed
    Register <read_len_d0_dummy_dummy> equivalent to <read_len_d0> has been removed
    Register <read_len_d0_dummy> equivalent to <read_len_d0> has been removed
    Found 19-bit register for signal <read_len_d1>.
    Found 24-bit register for signal <read_len_latch>.
    Found 24-bit register for signal <rd_burst_addr>.
    Found 24-bit register for signal <read_cnt>.
    Found 4-bit register for signal <state>.
    Found 10-bit register for signal <rd_burst_len>.
    Found 1-bit register for signal <read_req_d1>.
    Found 1-bit register for signal <read_req_d2>.
    Found 1-bit register for signal <rd_burst_req>.
    Found 1-bit register for signal <fifo_aclr>.
    Found 1-bit register for signal <read_req_ack>.
    Found 1-bit register for signal <read_req_d0>.
    Found 1-bit register for signal <read_len_d0>.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 13                                             |
    | Inputs             | 4                                              |
    | Outputs            | 9                                              |
    | Clock              | mem_clk (rising_edge)                          |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 24-bit adder for signal <read_cnt[23]_GND_12_o_add_28_OUT> created at line 186.
    Found 24-bit adder for signal <rd_burst_addr[23]_GND_12_o_add_29_OUT> created at line 188.
    Found 16-bit comparator greater for signal <wr_data_count[15]_GND_12_o_LessThan_23_o> created at line 169
    Found 24-bit comparator greater for signal <read_cnt[23]_read_len_latch[23]_LessThan_35_o> created at line 200
    WARNING:Xst:2404 -  FFs/Latches <read_len_d0<23:19>> (without init value) have a constant value of 0 in block <frame_fifo_read>.
    WARNING:Xst:2404 -  FFs/Latches <read_len_d0<17:16>> (without init value) have a constant value of 0 in block <frame_fifo_read>.
    WARNING:Xst:2404 -  FFs/Latches <read_len_d0<14:14>> (without init value) have a constant value of 0 in block <frame_fifo_read>.
    WARNING:Xst:2404 -  FFs/Latches <read_len_d0<12:1>> (without init value) have a constant value of 0 in block <frame_fifo_read>.
    WARNING:Xst:2404 -  FFs/Latches <read_len_d1<23:19>> (without init value) have a constant value of 0 in block <frame_fifo_read>.
    WARNING:Xst:2404 -  FFs/Latches <read_addr_index_d0<1:0>> (without init value) have a constant value of 0 in block <frame_fifo_read>.
    WARNING:Xst:2404 -  FFs/Latches <read_addr_index_d1<1:0>> (without init value) have a constant value of 0 in block <frame_fifo_read>.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 108 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <frame_fifo_read> synthesized.

Synthesizing Unit <sdram_core>.
    Related source file is "/home/ise/hardware/HDL/computer/sdram/sdram_core.v".
        T_RP = 4
        T_RC = 6
        T_MRD = 6
        T_RCD = 2
        T_WR = 3
        CASn = 3
        SDR_BA_WIDTH = 2
        SDR_ROW_WIDTH = 13
        SDR_COL_WIDTH = 9
        SDR_DQ_WIDTH = 16
        SDR_DQM_WIDTH = 2
        APP_ADDR_WIDTH = 24
        APP_BURST_WIDTH = 10
    Found 13-bit register for signal <sdram_addr_r>.
    Found 15-bit register for signal <cnt_200us>.
    Found 11-bit register for signal <cnt_7p5us>.
    Found 5-bit register for signal <state>.
    Found 10-bit register for signal <cnt_clk_r>.
    Found 16-bit register for signal <sdr_dq_out>.
    Found 16-bit register for signal <sdr_dq_in>.
    Found 1-bit register for signal <wr_burst_data_req_d1>.
    Found 1-bit register for signal <rd_burst_data_valid_d0>.
    Found 1-bit register for signal <rd_burst_data_valid_d1>.
    Found 1-bit register for signal <sdram_ref_req>.
    Found 1-bit register for signal <sdr_dq_oe>.
    Found 1-bit register for signal <wr_burst_data_req_d0>.
    Found 1-bit register for signal <sdram_cas_n>.
    Found 1-bit register for signal <sdram_ras_n>.
    Found 1-bit register for signal <sdram_we_n>.
    Found 2-bit register for signal <sdram_ba_r>.
    Found 1-bit register for signal <read_flag>.
    Found finite state machine <FSM_3> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 23                                             |
    | Transitions        | 39                                             |
    | Inputs             | 12                                             |
    | Outputs            | 14                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 11-bit subtractor for signal <GND_13_o_GND_13_o_sub_6_OUT> created at line 101.
    Found 11-bit subtractor for signal <GND_13_o_GND_13_o_sub_12_OUT> created at line 104.
    Found 10-bit subtractor for signal <wr_burst_len[9]_GND_13_o_sub_60_OUT> created at line 271.
    Found 11-bit adder for signal <_n0238> created at line 102.
    Found 15-bit adder for signal <cnt_200us[14]_GND_13_o_add_24_OUT> created at line 144.
    Found 11-bit adder for signal <cnt_7p5us[10]_GND_13_o_add_30_OUT> created at line 157.
    Found 10-bit adder for signal <rd_burst_len[9]_GND_13_o_add_63_OUT> created at line 273.
    Found 10-bit adder for signal <cnt_clk_r[9]_GND_13_o_add_66_OUT> created at line 283.
    Found 1-bit tristate buffer for signal <sdram_dq<15>> created at line 131
    Found 1-bit tristate buffer for signal <sdram_dq<14>> created at line 131
    Found 1-bit tristate buffer for signal <sdram_dq<13>> created at line 131
    Found 1-bit tristate buffer for signal <sdram_dq<12>> created at line 131
    Found 1-bit tristate buffer for signal <sdram_dq<11>> created at line 131
    Found 1-bit tristate buffer for signal <sdram_dq<10>> created at line 131
    Found 1-bit tristate buffer for signal <sdram_dq<9>> created at line 131
    Found 1-bit tristate buffer for signal <sdram_dq<8>> created at line 131
    Found 1-bit tristate buffer for signal <sdram_dq<7>> created at line 131
    Found 1-bit tristate buffer for signal <sdram_dq<6>> created at line 131
    Found 1-bit tristate buffer for signal <sdram_dq<5>> created at line 131
    Found 1-bit tristate buffer for signal <sdram_dq<4>> created at line 131
    Found 1-bit tristate buffer for signal <sdram_dq<3>> created at line 131
    Found 1-bit tristate buffer for signal <sdram_dq<2>> created at line 131
    Found 1-bit tristate buffer for signal <sdram_dq<1>> created at line 131
    Found 1-bit tristate buffer for signal <sdram_dq<0>> created at line 131
    Found 32-bit comparator equal for signal <end_rdburst> created at line 101
    Found 32-bit comparator equal for signal <end_twrite> created at line 104
    Found 15-bit comparator greater for signal <cnt_200us[14]_PWR_13_o_LessThan_24_o> created at line 143
    Found 11-bit comparator greater for signal <cnt_7p5us[10]_GND_13_o_LessThan_30_o> created at line 156
    Found 10-bit comparator greater for signal <cnt_clk_r[9]_wr_burst_len[9]_LessThan_61_o> created at line 271
    Found 10-bit comparator lessequal for signal <n0092> created at line 273
    Found 10-bit comparator greater for signal <cnt_clk_r[9]_rd_burst_len[9]_LessThan_65_o> created at line 273
    Found 11-bit comparator equal for signal <end_tread> created at line 102
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred  93 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred  41 Multiplexer(s).
	inferred  16 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <sdram_core> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 10x10-bit multiplier                                  : 1
# Adders/Subtractors                                   : 20
 10-bit adder                                          : 8
 10-bit subtractor                                     : 1
 11-bit adder                                          : 2
 11-bit subtractor                                     : 2
 12-bit adder                                          : 2
 12-bit subtractor                                     : 1
 15-bit adder                                          : 1
 21-bit adder                                          : 1
 24-bit adder                                          : 2
# Registers                                            : 57
 1-bit register                                        : 33
 10-bit register                                       : 4
 11-bit register                                       : 1
 12-bit register                                       : 3
 13-bit register                                       : 1
 15-bit register                                       : 1
 16-bit register                                       : 3
 19-bit register                                       : 1
 2-bit register                                        : 2
 24-bit register                                       : 3
 256-bit register                                      : 1
 8-bit register                                        : 4
# Comparators                                          : 16
 10-bit comparator greater                             : 7
 10-bit comparator lessequal                           : 1
 11-bit comparator equal                               : 1
 11-bit comparator greater                             : 1
 12-bit comparator greater                             : 1
 15-bit comparator greater                             : 1
 16-bit comparator greater                             : 1
 24-bit comparator greater                             : 1
 32-bit comparator equal                               : 2
# Multiplexers                                         : 89
 1-bit 2-to-1 multiplexer                              : 34
 10-bit 2-to-1 multiplexer                             : 15
 11-bit 2-to-1 multiplexer                             : 1
 12-bit 2-to-1 multiplexer                             : 2
 13-bit 2-to-1 multiplexer                             : 7
 16-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 7
 22-bit 2-to-1 multiplexer                             : 1
 24-bit 2-to-1 multiplexer                             : 3
 8-bit 2-to-1 multiplexer                              : 17
# Tristates                                            : 16
 1-bit tristate buffer                                 : 16
# FSMs                                                 : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/fifo.ngc>.
Loading core <fifo> for timing and area information for instance <fifo_i0>.
INFO:Xst:2261 - The FF/Latch <command_r_0> in Unit <du_0> is equivalent to the following 20 FFs/Latches, which will be removed : <data_r_2> <data_r_5> <data_r_6> <data_r_12> <data_r_15> <data_r_16> <data_r_22> <data_r_25> <data_r_26> <data_r_32> <data_r_35> <data_r_36> <data_r_44> <data_r_45> <data_r_46> <data_r_47> <data_r_48> <data_r_49> <data_r_50> <data_r_51> 
INFO:Xst:2261 - The FF/Latch <command_r_1> in Unit <du_0> is equivalent to the following 42 FFs/Latches, which will be removed : <command_r_2> <command_r_3> <command_r_4> <command_r_5> <command_r_6> <command_r_7> <data_r_0> <data_r_1> <data_r_3> <data_r_4> <data_r_7> <data_r_8> <data_r_9> <data_r_10> <data_r_11> <data_r_13> <data_r_14> <data_r_17> <data_r_18> <data_r_19> <data_r_20> <data_r_21> <data_r_23> <data_r_24> <data_r_27> <data_r_28> <data_r_29> <data_r_30> <data_r_31> <data_r_33> <data_r_34> <data_r_37> <data_r_38> <data_r_39> <data_r_40> <data_r_41> <data_r_42> <data_r_43> <data_r_52> <data_r_53> <data_r_54> <data_r_55> 
INFO:Xst:2261 - The FF/Latch <read_len_d1_0> in Unit <frame_fifo_read_m0> is equivalent to the following 14 FFs/Latches, which will be removed : <read_len_d1_1> <read_len_d1_2> <read_len_d1_3> <read_len_d1_4> <read_len_d1_5> <read_len_d1_6> <read_len_d1_7> <read_len_d1_8> <read_len_d1_9> <read_len_d1_10> <read_len_d1_11> <read_len_d1_14> <read_len_d1_16> <read_len_d1_17> 
INFO:Xst:2261 - The FF/Latch <read_len_latch_19> in Unit <frame_fifo_read_m0> is equivalent to the following 4 FFs/Latches, which will be removed : <read_len_latch_20> <read_len_latch_21> <read_len_latch_22> <read_len_latch_23> 
INFO:Xst:2261 - The FF/Latch <rd_burst_len_0> in Unit <frame_fifo_read_m0> is equivalent to the following 8 FFs/Latches, which will be removed : <rd_burst_len_1> <rd_burst_len_2> <rd_burst_len_3> <rd_burst_len_4> <rd_burst_len_5> <rd_burst_len_6> <rd_burst_len_8> <rd_burst_len_9> 
INFO:Xst:2261 - The FF/Latch <read_len_d1_12> in Unit <frame_fifo_read_m0> is equivalent to the following 3 FFs/Latches, which will be removed : <read_len_d1_13> <read_len_d1_15> <read_len_d1_18> 
WARNING:Xst:1710 - FF/Latch <read_len_latch_19> (without init value) has a constant value of 0 in block <frame_fifo_read_m0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <read_len_d1_0> (without init value) has a constant value of 0 in block <frame_fifo_read_m0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <command_r_1> (without init value) has a constant value of 0 in block <du_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rd_burst_len_0> (without init value) has a constant value of 0 in block <frame_fifo_read_m0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_latch_0> (without init value) has a constant value of 0 in block <frame_fifo_read_m0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_latch_1> (without init value) has a constant value of 0 in block <frame_fifo_read_m0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_latch_2> (without init value) has a constant value of 0 in block <frame_fifo_read_m0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_latch_3> (without init value) has a constant value of 0 in block <frame_fifo_read_m0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_latch_4> (without init value) has a constant value of 0 in block <frame_fifo_read_m0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_latch_5> (without init value) has a constant value of 0 in block <frame_fifo_read_m0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_latch_6> (without init value) has a constant value of 0 in block <frame_fifo_read_m0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_latch_7> (without init value) has a constant value of 0 in block <frame_fifo_read_m0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_latch_8> (without init value) has a constant value of 0 in block <frame_fifo_read_m0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_latch_9> (without init value) has a constant value of 0 in block <frame_fifo_read_m0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_latch_10> (without init value) has a constant value of 0 in block <frame_fifo_read_m0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_latch_11> (without init value) has a constant value of 0 in block <frame_fifo_read_m0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_latch_14> (without init value) has a constant value of 0 in block <frame_fifo_read_m0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_latch_16> (without init value) has a constant value of 0 in block <frame_fifo_read_m0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_latch_17> (without init value) has a constant value of 0 in block <frame_fifo_read_m0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <data_r_56> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_57> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_58> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_59> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_60> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_61> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_62> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_63> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_64> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_65> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_66> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_67> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_68> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_69> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_70> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_71> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_72> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_73> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_74> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_75> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_76> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_77> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_78> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_79> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_80> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_81> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_82> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_83> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_84> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_85> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_86> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_87> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_88> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_89> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_90> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_91> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_92> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_93> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_94> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_95> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_96> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_97> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_98> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_99> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_100> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_101> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_102> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_103> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_104> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_105> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_106> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_107> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_108> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_109> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_110> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_111> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_112> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_113> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_114> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_115> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_116> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_117> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_118> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_119> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_120> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_121> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_122> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_123> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_124> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_125> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_126> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_127> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_128> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_129> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_130> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_131> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_132> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_133> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_134> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_135> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_136> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_137> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_138> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_139> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_140> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_141> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_142> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_143> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_144> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_145> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_146> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_147> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_148> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_149> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_150> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_151> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_152> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_153> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_154> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_155> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_156> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_157> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_158> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_159> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_160> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_161> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_162> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_163> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_164> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_165> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_166> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_167> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_168> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_169> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_170> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_171> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_172> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_173> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_174> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_175> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_176> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_177> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_178> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_179> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_180> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_181> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_182> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_183> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_184> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_185> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_186> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_187> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_188> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_189> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_190> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_191> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_192> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_193> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_194> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_195> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_196> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_197> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_198> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_199> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_200> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_201> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_202> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_203> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_204> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_205> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_206> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_207> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_208> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_209> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_210> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_211> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_212> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_213> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_214> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_215> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_216> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_217> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_218> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_219> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_220> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_221> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_222> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_223> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_224> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_225> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_226> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_227> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_228> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_229> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_230> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_231> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_232> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_233> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_234> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_235> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_236> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_237> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_238> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_239> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_240> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_241> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_242> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_243> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_244> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_245> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_246> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_247> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_248> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_249> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_250> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_251> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_252> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_253> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_254> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2677 - Node <data_r_255> of sequential type is unconnected in block <du_0>.
WARNING:Xst:2404 -  FFs/Latches <command_r<7:1>> (without init value) have a constant value of 0 in block <drawunit>.
WARNING:Xst:2404 -  FFs/Latches <data_r<255:52>> (without init value) have a constant value of 0 in block <drawunit>.
WARNING:Xst:2404 -  FFs/Latches <read_len_latch<23:19>> (without init value) have a constant value of 0 in block <frame_fifo_read>.
WARNING:Xst:2404 -  FFs/Latches <rd_burst_len<9:8>> (without init value) have a constant value of 0 in block <frame_fifo_read>.

Synthesizing (advanced) Unit <color_bar>.
The following registers are absorbed into counter <h_cnt>: 1 register on signal <h_cnt>.
The following registers are absorbed into counter <v_cnt>: 1 register on signal <v_cnt>.
Unit <color_bar> synthesized (advanced).

Synthesizing (advanced) Unit <drawrect>.
	Multiplier <Mmult_current_y[9]_PWR_7_o_MuLt_38_OUT> in block <drawrect> and adder/subtractor <Madd_n0111[20:0]> in block <drawrect> are combined into a MAC<Maddsub_current_y[9]_PWR_7_o_MuLt_38_OUT>.
Unit <drawrect> synthesized (advanced).

Synthesizing (advanced) Unit <sdram_core>.
The following registers are absorbed into counter <cnt_7p5us>: 1 register on signal <cnt_7p5us>.
The following registers are absorbed into counter <cnt_clk_r>: 1 register on signal <cnt_clk_r>.
The following registers are absorbed into counter <cnt_200us>: 1 register on signal <cnt_200us>.
Unit <sdram_core> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# MACs                                                 : 1
 10x10-to-21-bit MAC                                   : 1
# Adders/Subtractors                                   : 14
 10-bit adder                                          : 7
 10-bit subtractor                                     : 1
 11-bit adder                                          : 1
 11-bit subtractor                                     : 2
 12-bit subtractor                                     : 1
 24-bit adder                                          : 2
# Counters                                             : 5
 10-bit up counter                                     : 1
 11-bit up counter                                     : 1
 12-bit up counter                                     : 2
 15-bit up counter                                     : 1
# Registers                                            : 301
 Flip-Flops                                            : 301
# Comparators                                          : 16
 10-bit comparator greater                             : 7
 10-bit comparator lessequal                           : 1
 11-bit comparator equal                               : 1
 11-bit comparator greater                             : 1
 12-bit comparator greater                             : 1
 15-bit comparator greater                             : 1
 16-bit comparator greater                             : 1
 24-bit comparator greater                             : 1
 32-bit comparator equal                               : 2
# Multiplexers                                         : 86
 1-bit 2-to-1 multiplexer                              : 36
 10-bit 2-to-1 multiplexer                             : 14
 13-bit 2-to-1 multiplexer                             : 7
 16-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 6
 22-bit 2-to-1 multiplexer                             : 1
 24-bit 2-to-1 multiplexer                             : 3
 8-bit 2-to-1 multiplexer                              : 17
# FSMs                                                 : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <data_r_43> (without init value) has a constant value of 0 in block <drawunit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_r_42> (without init value) has a constant value of 0 in block <drawunit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_r_41> (without init value) has a constant value of 0 in block <drawunit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_r_40> (without init value) has a constant value of 0 in block <drawunit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_r_39> (without init value) has a constant value of 0 in block <drawunit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_r_38> (without init value) has a constant value of 0 in block <drawunit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_r_37> (without init value) has a constant value of 0 in block <drawunit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_r_34> (without init value) has a constant value of 0 in block <drawunit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_r_33> (without init value) has a constant value of 0 in block <drawunit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_r_31> (without init value) has a constant value of 0 in block <drawunit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_r_30> (without init value) has a constant value of 0 in block <drawunit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_r_29> (without init value) has a constant value of 0 in block <drawunit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_r_28> (without init value) has a constant value of 0 in block <drawunit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_r_27> (without init value) has a constant value of 0 in block <drawunit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_r_24> (without init value) has a constant value of 0 in block <drawunit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_r_23> (without init value) has a constant value of 0 in block <drawunit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_r_21> (without init value) has a constant value of 0 in block <drawunit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_r_20> (without init value) has a constant value of 0 in block <drawunit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_r_19> (without init value) has a constant value of 0 in block <drawunit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_r_18> (without init value) has a constant value of 0 in block <drawunit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_r_17> (without init value) has a constant value of 0 in block <drawunit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_r_14> (without init value) has a constant value of 0 in block <drawunit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_r_13> (without init value) has a constant value of 0 in block <drawunit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_r_11> (without init value) has a constant value of 0 in block <drawunit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_r_10> (without init value) has a constant value of 0 in block <drawunit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_r_9> (without init value) has a constant value of 0 in block <drawunit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_r_8> (without init value) has a constant value of 0 in block <drawunit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_r_7> (without init value) has a constant value of 0 in block <drawunit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_r_4> (without init value) has a constant value of 0 in block <drawunit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_r_3> (without init value) has a constant value of 0 in block <drawunit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_r_1> (without init value) has a constant value of 0 in block <drawunit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_r_0> (without init value) has a constant value of 0 in block <drawunit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <read_len_d1_17> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_d1_16> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_d1_14> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_d1_11> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_d1_10> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_d1_9> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_d1_8> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_d1_7> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_d1_6> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_d1_5> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_d1_4> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_burst_len_0> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_burst_len_1> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_burst_len_2> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_burst_len_3> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_burst_len_4> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_burst_len_5> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_burst_len_6> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_d1_0> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_d1_1> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_d1_2> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_d1_3> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_latch_17> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_latch_16> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_latch_14> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_latch_11> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_latch_10> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_latch_9> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_latch_8> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_latch_7> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_latch_6> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_latch_5> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_latch_4> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_latch_3> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_latch_2> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_latch_1> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_latch_0> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <command_r> in Unit <drawunit> is equivalent to the following 20 FFs/Latches, which will be removed : <data_r_2> <data_r_5> <data_r_6> <data_r_12> <data_r_15> <data_r_16> <data_r_22> <data_r_25> <data_r_26> <data_r_32> <data_r_35> <data_r_36> <data_r_44> <data_r_45> <data_r_46> <data_r_47> <data_r_48> <data_r_49> <data_r_50> <data_r_51> 
INFO:Xst:2261 - The FF/Latch <read_len_d1_12> in Unit <frame_fifo_read> is equivalent to the following 3 FFs/Latches, which will be removed : <read_len_d1_13> <read_len_d1_15> <read_len_d1_18> 
INFO:Xst:2261 - The FF/Latch <read_len_latch_12> in Unit <frame_fifo_read> is equivalent to the following 3 FFs/Latches, which will be removed : <read_len_latch_13> <read_len_latch_15> <read_len_latch_18> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <du_0/FSM_0> on signal <state[1:1]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00    | 0
 01    | 1
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <du_0/dr_0/FSM_1> on signal <state[1:1]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00    | 0
 01    | 1
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <frame_fifo_read_m0/FSM_2> on signal <state[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0000  | 000
 0001  | 001
 0010  | 010
 0011  | 011
 0100  | 100
 0101  | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <sdram_core_0/FSM_3> on signal <state[1:5]> with user encoding.
-------------------
 State | Encoding
-------------------
 00000 | 00000
 00001 | 00001
 00010 | 00010
 00011 | 00011
 00100 | 00100
 00101 | 00101
 00110 | 00110
 00111 | 00111
 01000 | 01000
 01001 | 01001
 01010 | 01010
 01011 | 01011
 10101 | 10101
 01100 | 01100
 10000 | 10000
 01101 | 01101
 01110 | 01110
 01111 | 01111
 10011 | 10011
 10001 | 10001
 10010 | 10010
 10100 | 10100
 10110 | 10110
-------------------
WARNING:Xst:1710 - FF/Latch <rd_burst_addr_0> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_burst_addr_1> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_burst_addr_2> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_burst_addr_3> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_burst_addr_4> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_burst_addr_5> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_burst_addr_6> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <read_cnt_0> of sequential type is unconnected in block <frame_fifo_read>.
WARNING:Xst:2677 - Node <read_cnt_1> of sequential type is unconnected in block <frame_fifo_read>.
WARNING:Xst:2677 - Node <read_cnt_2> of sequential type is unconnected in block <frame_fifo_read>.
WARNING:Xst:2677 - Node <read_cnt_3> of sequential type is unconnected in block <frame_fifo_read>.
WARNING:Xst:2677 - Node <read_cnt_4> of sequential type is unconnected in block <frame_fifo_read>.
WARNING:Xst:2677 - Node <read_cnt_5> of sequential type is unconnected in block <frame_fifo_read>.
WARNING:Xst:2677 - Node <read_cnt_6> of sequential type is unconnected in block <frame_fifo_read>.
INFO:Xst:1901 - Instance pll_0/pll_base_inst in unit pll_0/pll_base_inst of type PLL_BASE has been replaced by PLL_ADV
INFO:Xst:2261 - The FF/Latch <rgb_r_reg_0> in Unit <color_bar> is equivalent to the following 7 FFs/Latches, which will be removed : <rgb_r_reg_1> <rgb_r_reg_2> <rgb_r_reg_3> <rgb_r_reg_4> <rgb_r_reg_5> <rgb_r_reg_6> <rgb_r_reg_7> 
INFO:Xst:2261 - The FF/Latch <rgb_b_reg_0> in Unit <color_bar> is equivalent to the following 7 FFs/Latches, which will be removed : <rgb_b_reg_1> <rgb_b_reg_2> <rgb_b_reg_3> <rgb_b_reg_4> <rgb_b_reg_5> <rgb_b_reg_6> <rgb_b_reg_7> 
INFO:Xst:2261 - The FF/Latch <rgb_g_reg_0> in Unit <color_bar> is equivalent to the following 7 FFs/Latches, which will be removed : <rgb_g_reg_1> <rgb_g_reg_2> <rgb_g_reg_3> <rgb_g_reg_4> <rgb_g_reg_5> <rgb_g_reg_6> <rgb_g_reg_7> 

Optimizing unit <top> ...

Optimizing unit <drawunit> ...
WARNING:Xst:1710 - FF/Latch <prev_state_1> (without init value) has a constant value of 0 in block <drawunit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <prev_state_1> (without init value) has a constant value of 0 in block <drawunit>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <drawrect> ...

Optimizing unit <frame_fifo_read> ...

Optimizing unit <video_timing_data> ...

Optimizing unit <color_bar> ...
WARNING:Xst:1710 - FF/Latch <sdram_core_0/sdr_dq_out_15> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sdram_core_0/sdr_dq_out_14> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sdram_core_0/sdr_dq_out_13> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sdram_core_0/sdr_dq_out_12> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sdram_core_0/sdr_dq_out_3> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sdram_core_0/sdr_dq_out_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sdram_core_0/sdr_dq_out_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sdram_core_0/sdr_dq_out_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <du_0/prev_state_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <vtd_0/vout_data_r_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <vtd_0/vout_data_r_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <vtd_0/vout_data_r_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <vtd_0/vout_data_r_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <vtd_0/vout_data_r_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <vtd_0/vout_data_r_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <vtd_0/vout_data_r_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <vtd_0/vout_data_r_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <vtd_0/vout_data_r_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <vtd_0/vout_data_r_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <vtd_0/vout_data_r_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <vtd_0/vout_data_r_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <vtd_0/vout_data_r_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <vtd_0/vout_data_r_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <vtd_0/vout_data_r_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <vtd_0/vout_data_r_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <vtd_0/color_bar_m0/rgb_b_reg_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <vtd_0/color_bar_m0/rgb_r_reg_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <vtd_0/color_bar_m0/rgb_g_reg_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <vtd_0/color_bar_m0/active_x_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <vtd_0/color_bar_m0/active_x_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <vtd_0/color_bar_m0/active_x_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <vtd_0/color_bar_m0/active_x_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <vtd_0/color_bar_m0/active_x_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <vtd_0/color_bar_m0/active_x_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <vtd_0/color_bar_m0/active_x_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <vtd_0/color_bar_m0/active_x_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <vtd_0/color_bar_m0/active_x_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <vtd_0/color_bar_m0/active_x_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <vtd_0/color_bar_m0/active_x_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <vtd_0/color_bar_m0/active_x_0> of sequential type is unconnected in block <top>.
WARNING:Xst:1710 - FF/Latch <du_0/dr_0/delta_y_9> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <du_0/dr_0/delta_y_8> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <du_0/dr_0/delta_y_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <du_0/dr_0/delta_x_9> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <du_0/dr_0/delta_x_8> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <du_0/dr_0/delta_x_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <sdram_core_0/sdr_dq_out_11> in Unit <top> is equivalent to the following 7 FFs/Latches, which will be removed : <sdram_core_0/sdr_dq_out_10> <sdram_core_0/sdr_dq_out_9> <sdram_core_0/sdr_dq_out_8> <sdram_core_0/sdr_dq_out_7> <sdram_core_0/sdr_dq_out_6> <sdram_core_0/sdr_dq_out_5> <sdram_core_0/sdr_dq_out_4> 
INFO:Xst:2261 - The FF/Latch <frame_fifo_read_m0/fifo_aclr> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <frame_fifo_read_m0/read_req_ack> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 9.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <fifo_i0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo_i0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo_i0> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo_i0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <fifo_i0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <fifo_i0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo_i0> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo_i0> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
FlipFlop du_0/command_r has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 187
 Flip-Flops                                            : 187

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 771
#      GND                         : 3
#      INV                         : 12
#      LUT1                        : 68
#      LUT2                        : 115
#      LUT3                        : 47
#      LUT4                        : 64
#      LUT5                        : 47
#      LUT6                        : 142
#      MUXCY                       : 132
#      MUXF7                       : 27
#      VCC                         : 2
#      XORCY                       : 112
# FlipFlops/Latches                : 337
#      FD                          : 4
#      FDC                         : 179
#      FDCE                        : 115
#      FDE                         : 3
#      FDP                         : 33
#      FDPE                        : 2
#      FDSE                        : 1
# RAMS                             : 1
#      RAMB8BWER                   : 1
# Clock Buffers                    : 4
#      BUFG                        : 4
# IO Buffers                       : 60
#      IBUF                        : 2
#      IBUFG                       : 1
#      IOBUF                       : 16
#      OBUF                        : 41
# DSPs                             : 1
#      DSP48A1                     : 1
# Others                           : 1
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9ftg256-2 


Slice Logic Utilization: 
 Number of Slice Registers:             337  out of  11440     2%  
 Number of Slice LUTs:                  495  out of   5720     8%  
    Number used as Logic:               495  out of   5720     8%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    609
   Number with an unused Flip Flop:     272  out of    609    44%  
   Number with an unused LUT:           114  out of    609    18%  
   Number of fully used LUT-FF pairs:   223  out of    609    36%  
   Number of unique control sets:        23

IO Utilization: 
 Number of IOs:                          60
 Number of bonded IOBs:                  60  out of    186    32%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of     32     3%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                4  out of     16    25%  
 Number of DSP48A1s:                      1  out of     16     6%  
 Number of PLL_ADVs:                      1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
pll_0/pll_base_inst/CLKOUT1        | BUFG                   | 230   |
pll_0/pll_base_inst/CLKOUT2        | BUFG                   | 109   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 9.314ns (Maximum Frequency: 107.365MHz)
   Minimum input arrival time before clock: 5.278ns
   Maximum output required time after clock: 5.554ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'pll_0/pll_base_inst/CLKOUT1'
  Clock period: 9.314ns (frequency: 107.365MHz)
  Total number of paths / destination ports: 13651 / 395
-------------------------------------------------------------------------
Delay:               9.314ns (Levels of Logic = 4)
  Source:            du_0/dr_0/delta_y_2 (FF)
  Destination:       sdram_core_0/sdram_addr_r_5 (FF)
  Source Clock:      pll_0/pll_base_inst/CLKOUT1 rising
  Destination Clock: pll_0/pll_base_inst/CLKOUT1 rising

  Data Path: du_0/dr_0/delta_y_2 to sdram_core_0/sdram_addr_r_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             11   0.525   1.315  du_0/dr_0/delta_y_2 (du_0/dr_0/delta_y_2)
     LUT6:I2->O            1   0.254   0.681  du_0/dr_0/Madd_current_y_xor<6>11 (du_0/dr_0/current_y<6>)
     DSP48A1:B6->P14       1   5.145   0.910  du_0/dr_0/Maddsub_current_y[9]_PWR_7_o_MuLt_38_OUT (du_0/dr_addr<14>)
     LUT5:I2->O            1   0.235   0.000  sdram_core_0/Mmux_state[4]_PWR_13_o_wide_mux_91_OUT153_G (N145)
     MUXF7:I1->O           1   0.175   0.000  sdram_core_0/Mmux_state[4]_PWR_13_o_wide_mux_91_OUT153 (sdram_core_0/state[4]_PWR_13_o_wide_mux_91_OUT<5>)
     FDP:D                     0.074          sdram_core_0/sdram_addr_r_5
    ----------------------------------------
    Total                      9.314ns (6.408ns logic, 2.906ns route)
                                       (68.8% logic, 31.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'pll_0/pll_base_inst/CLKOUT2'
  Clock period: 6.915ns (frequency: 144.613MHz)
  Total number of paths / destination ports: 1148 / 203
-------------------------------------------------------------------------
Delay:               6.915ns (Levels of Logic = 4)
  Source:            vtd_0/color_bar_m0/h_cnt_3 (FF)
  Destination:       vtd_0/color_bar_m0/vs_reg (FF)
  Source Clock:      pll_0/pll_base_inst/CLKOUT2 rising
  Destination Clock: pll_0/pll_base_inst/CLKOUT2 rising

  Data Path: vtd_0/color_bar_m0/h_cnt_3 to vtd_0/color_bar_m0/vs_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.525   1.002  vtd_0/color_bar_m0/h_cnt_3 (vtd_0/color_bar_m0/h_cnt_3)
     LUT4:I0->O            2   0.254   1.156  vtd_0/color_bar_m0/_n0255_inv21 (vtd_0/color_bar_m0/_n0255_inv2)
     LUT5:I0->O           14   0.254   1.557  vtd_0/color_bar_m0/GND_10_o_GND_10_o_equal_16_o<11>11 (vtd_0/color_bar_m0/GND_10_o_GND_10_o_equal_16_o<11>1)
     LUT5:I0->O           15   0.254   1.585  vtd_0/color_bar_m0/GND_10_o_GND_10_o_equal_16_o<11>2 (vtd_0/color_bar_m0/GND_10_o_GND_10_o_equal_16_o)
     LUT6:I1->O            1   0.254   0.000  vtd_0/color_bar_m0/vs_reg_rstpot (vtd_0/color_bar_m0/vs_reg_rstpot)
     FDC:D                     0.074          vtd_0/color_bar_m0/vs_reg
    ----------------------------------------
    Total                      6.915ns (1.615ns logic, 5.300ns route)
                                       (23.4% logic, 76.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'pll_0/pll_base_inst/CLKOUT1'
  Total number of paths / destination ports: 166 / 166
-------------------------------------------------------------------------
Offset:              5.278ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       sdram_core_0/cnt_200us_14 (FF)
  Destination Clock: pll_0/pll_base_inst/CLKOUT1 rising

  Data Path: rst_n to sdram_core_0/cnt_200us_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.328   0.840  rst_n_IBUF (rst_n_IBUF)
     INV:I->O            182   0.255   2.396  rst_n_INV_29_o1_INV_0 (du_0/dr_0/rst_n_inv)
     FDC:CLR                   0.459          du_0/dr_0/delta_x_0
    ----------------------------------------
    Total                      5.278ns (2.042ns logic, 3.236ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'pll_0/pll_base_inst/CLKOUT2'
  Total number of paths / destination ports: 38 / 38
-------------------------------------------------------------------------
Offset:              5.278ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       vtd_0/video_hs_d0 (FF)
  Destination Clock: pll_0/pll_base_inst/CLKOUT2 rising

  Data Path: rst_n to vtd_0/video_hs_d0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.328   0.840  rst_n_IBUF (rst_n_IBUF)
     INV:I->O            182   0.255   2.396  rst_n_INV_29_o1_INV_0 (du_0/dr_0/rst_n_inv)
     FDC:CLR                   0.459          vtd_0/video_vs_d0
    ----------------------------------------
    Total                      5.278ns (2.042ns logic, 3.236ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'pll_0/pll_base_inst/CLKOUT2'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              4.444ns (Levels of Logic = 1)
  Source:            vtd_0/video_de_d1 (FF)
  Destination:       r<4> (PAD)
  Source Clock:      pll_0/pll_base_inst/CLKOUT2 rising

  Data Path: vtd_0/video_de_d1 to r<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             10   0.525   1.007  vtd_0/video_de_d1 (vtd_0/video_de_d1)
     OBUF:I->O                 2.912          r_4_OBUF (r<4>)
    ----------------------------------------
    Total                      4.444ns (3.437ns logic, 1.007ns route)
                                       (77.3% logic, 22.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'pll_0/pll_base_inst/CLKOUT1'
  Total number of paths / destination ports: 42 / 34
-------------------------------------------------------------------------
Offset:              5.554ns (Levels of Logic = 2)
  Source:            sdram_core_0/sdr_dq_oe (FF)
  Destination:       sdram_dq<15> (PAD)
  Source Clock:      pll_0/pll_base_inst/CLKOUT1 rising

  Data Path: sdram_core_0/sdr_dq_oe to sdram_dq<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.525   0.681  sdram_core_0/sdr_dq_oe (sdram_core_0/sdr_dq_oe)
     INV:I->O             16   0.255   1.181  sdram_core_0/sdr_dq_oe_inv1_INV_0 (sdram_core_0/sdr_dq_oe_inv)
     IOBUF:T->IO               2.912          sdram_dq_15_IOBUF (sdram_dq<15>)
    ----------------------------------------
    Total                      5.554ns (3.692ns logic, 1.862ns route)
                                       (66.5% logic, 33.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock pll_0/pll_base_inst/CLKOUT1
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
pll_0/pll_base_inst/CLKOUT1|    9.314|         |         |         |
pll_0/pll_base_inst/CLKOUT2|    1.324|         |         |         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock pll_0/pll_base_inst/CLKOUT2
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
pll_0/pll_base_inst/CLKOUT1|    2.073|         |         |         |
pll_0/pll_base_inst/CLKOUT2|    6.915|         |         |         |
---------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 23.00 secs
Total CPU time to Xst completion: 21.13 secs
 
--> 


Total memory usage is 490176 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  369 (   0 filtered)
Number of infos    :   33 (   0 filtered)

