#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Jul  4 18:36:01 2025
# Process ID         : 75848
# Current directory  : /home/abhishek-revoor/Desktop/VERILOG/or_gate/or_gate.runs/synth_1
# Command line       : vivado -log or_gate.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source or_gate.tcl
# Log file           : /home/abhishek-revoor/Desktop/VERILOG/or_gate/or_gate.runs/synth_1/or_gate.vds
# Journal file       : /home/abhishek-revoor/Desktop/VERILOG/or_gate/or_gate.runs/synth_1/vivado.jou
# Running On         : abhishek-revoor-PC
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.2 LTS
# Processor Detail   : Intel(R) Core(TM) i5-8400 CPU @ 2.80GHz
# CPU Frequency      : 3800.002 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 6
# Host memory        : 16701 MB
# Swap memory        : 4294 MB
# Total Virtual      : 20996 MB
# Available Virtual  : 13871 MB
#-----------------------------------------------------------
source or_gate.tcl -notrace
Command: synth_design -top or_gate -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 75946
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1748.781 ; gain = 359.859 ; free physical = 4267 ; free virtual = 12251
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'or_gate' [/home/abhishek-revoor/Desktop/VERILOG/or_gate/or_gate.srcs/sources_1/new/or_gate.v:23]
INFO: [Synth 8-6155] done synthesizing module 'or_gate' (0#1) [/home/abhishek-revoor/Desktop/VERILOG/or_gate/or_gate.srcs/sources_1/new/or_gate.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1818.750 ; gain = 429.828 ; free physical = 4172 ; free virtual = 12160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1836.562 ; gain = 447.641 ; free physical = 4180 ; free virtual = 12168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1844.566 ; gain = 455.645 ; free physical = 4180 ; free virtual = 12168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1853.473 ; gain = 464.551 ; free physical = 4177 ; free virtual = 12167
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1953.410 ; gain = 564.488 ; free physical = 4010 ; free virtual = 12042
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1968.285 ; gain = 579.363 ; free physical = 4010 ; free virtual = 12041
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1968.285 ; gain = 579.363 ; free physical = 4002 ; free virtual = 12033
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2120.098 ; gain = 731.176 ; free physical = 3498 ; free virtual = 11522
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2120.098 ; gain = 731.176 ; free physical = 3498 ; free virtual = 11522
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2120.098 ; gain = 731.176 ; free physical = 3498 ; free virtual = 11522
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2120.098 ; gain = 731.176 ; free physical = 3498 ; free virtual = 11522
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2120.098 ; gain = 731.176 ; free physical = 3498 ; free virtual = 11522
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2120.098 ; gain = 731.176 ; free physical = 3498 ; free virtual = 11522
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
|2     |IBUF |     2|
|3     |OBUF |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     4|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2120.098 ; gain = 731.176 ; free physical = 3498 ; free virtual = 11522
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2120.098 ; gain = 731.176 ; free physical = 3490 ; free virtual = 11514
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2120.105 ; gain = 731.176 ; free physical = 3490 ; free virtual = 11514
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2133.973 ; gain = 0.000 ; free physical = 3427 ; free virtual = 11452
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2226.566 ; gain = 0.000 ; free physical = 3219 ; free virtual = 11252
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 64ebb5f1
INFO: [Common 17-83] Releasing license: Synthesis
12 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2226.566 ; gain = 837.648 ; free physical = 3211 ; free virtual = 11244
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1431.558; main = 1431.558; forked = 266.247
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 2804.758; main = 2226.570; forked = 942.375
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2250.578 ; gain = 0.000 ; free physical = 3211 ; free virtual = 11244
INFO: [Common 17-1381] The checkpoint '/home/abhishek-revoor/Desktop/VERILOG/or_gate/or_gate.runs/synth_1/or_gate.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file or_gate_utilization_synth.rpt -pb or_gate_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jul  4 18:36:23 2025...
