// Seed: 857375041
`timescale 1ps / 1ps
module module_0 (
    input id_0
    , id_4,
    input logic id_1,
    output logic id_2,
    input id_3
);
  type_8(
      1, 1
  ); type_9(
      id_1 & id_0, 1, ""
  );
  logic id_5 = 1;
endmodule
