Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Nov 28 17:32:10 2020
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    23 |
|    Minimum number of control sets                        |    23 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    23 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |    13 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              19 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              47 |           13 |
| Yes          | No                    | No                     |               8 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             155 |           39 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------+--------------------+------------------+----------------+
|  Clock Signal  |             Enable Signal             |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+----------------+---------------------------------------+--------------------+------------------+----------------+
|  clk_IBUF_BUFG | u_SPI/MISO8_out                       | DebugSlaveSel_OBUF |                1 |              1 |
|  clk_IBUF_BUFG | u_SPI/SPI_OutSixteenCount             | DebugSlaveSel_OBUF |                1 |              4 |
|  clk_IBUF_BUFG | u_SPI/SPI_InInstructionSixteenCounter | DebugSlaveSel_OBUF |                2 |              4 |
|  clk_IBUF_BUFG |                                       | reset_OBUF         |                3 |              7 |
|  clk_IBUF_BUFG | u_SPI/SPI_Data[7]_i_1_n_0             |                    |                2 |              8 |
|  clk_IBUF_BUFG | u_SPI/Reg_WrEn_reg_0[0]               | reset_OBUF         |                2 |              8 |
|  clk_IBUF_BUFG | u_SPI/Reg_WrEn_reg_1[0]               | reset_OBUF         |                3 |              8 |
|  clk_IBUF_BUFG | u_SPI/Reg_WrEn_reg_2[0]               | reset_OBUF         |                2 |              8 |
|  clk_IBUF_BUFG | u_SPI/Reg_WrEn_reg_3[0]               | reset_OBUF         |                1 |              8 |
|  clk_IBUF_BUFG | u_SPI/Reg_WrEn_reg_4[0]               | reset_OBUF         |                2 |              8 |
|  clk_IBUF_BUFG | u_SPI/E[0]                            | reset_OBUF         |                3 |              8 |
|  clk_IBUF_BUFG | u_SPI/SPI_Params_reg[0]_1[0]          | reset_OBUF         |                4 |              8 |
|  clk_IBUF_BUFG | u_SPI/SPI_Params_reg[2]_2[0]          | reset_OBUF         |                2 |              8 |
|  clk_IBUF_BUFG | u_SPI/SPI_Params_reg[1]_0[0]          | reset_OBUF         |                1 |              8 |
|  clk_IBUF_BUFG | u_SPI/SPI_Params_reg[2]_0[0]          | reset_OBUF         |                2 |              8 |
|  clk_IBUF_BUFG | u_SPI/SPI_Params_reg[2]_1[0]          | reset_OBUF         |                2 |              8 |
|  clk_IBUF_BUFG | u_SPI/SPI_Params_reg[0]_2[0]          | reset_OBUF         |                2 |              8 |
|  clk_IBUF_BUFG | u_SPI/new_instruction_strobe          | DebugSlaveSel_OBUF |                3 |             16 |
|  clk_IBUF_BUFG | u_SPI/SPI_Params_reg[0]_0[0]          | reset_OBUF         |                3 |             16 |
|  clk_IBUF_BUFG | u_Buffer_FIFO/u_FIFO_RAM/FIFO_InXFC   |                    |                2 |             16 |
|  clk_IBUF_BUFG | u_SPI/SlaveSel[0]                     | reset_OBUF         |                3 |             18 |
|  clk_IBUF_BUFG |                                       |                    |                8 |             19 |
|  clk_IBUF_BUFG |                                       | DebugSlaveSel_OBUF |               10 |             40 |
+----------------+---------------------------------------+--------------------+------------------+----------------+


