    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; I2C_SCB
I2C_SCB__CTRL EQU CYREG_SCB0_CTRL
I2C_SCB__EZ_DATA0 EQU CYREG_SCB0_EZ_DATA0
I2C_SCB__EZ_DATA1 EQU CYREG_SCB0_EZ_DATA1
I2C_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
I2C_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
I2C_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
I2C_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
I2C_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
I2C_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
I2C_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
I2C_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
I2C_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
I2C_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
I2C_SCB__EZ_DATA2 EQU CYREG_SCB0_EZ_DATA2
I2C_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
I2C_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
I2C_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
I2C_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
I2C_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
I2C_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
I2C_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
I2C_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
I2C_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
I2C_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
I2C_SCB__EZ_DATA3 EQU CYREG_SCB0_EZ_DATA3
I2C_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
I2C_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
I2C_SCB__EZ_DATA4 EQU CYREG_SCB0_EZ_DATA4
I2C_SCB__EZ_DATA5 EQU CYREG_SCB0_EZ_DATA5
I2C_SCB__EZ_DATA6 EQU CYREG_SCB0_EZ_DATA6
I2C_SCB__EZ_DATA7 EQU CYREG_SCB0_EZ_DATA7
I2C_SCB__EZ_DATA8 EQU CYREG_SCB0_EZ_DATA8
I2C_SCB__EZ_DATA9 EQU CYREG_SCB0_EZ_DATA9
I2C_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
I2C_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
I2C_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
I2C_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
I2C_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
I2C_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
I2C_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
I2C_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
I2C_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
I2C_SCB__INTR_M EQU CYREG_SCB0_INTR_M
I2C_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
I2C_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
I2C_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
I2C_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
I2C_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
I2C_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
I2C_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
I2C_SCB__INTR_S EQU CYREG_SCB0_INTR_S
I2C_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
I2C_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
I2C_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
I2C_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
I2C_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
I2C_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
I2C_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
I2C_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
I2C_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
I2C_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
I2C_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
I2C_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
I2C_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
I2C_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
I2C_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
I2C_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
I2C_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
I2C_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
I2C_SCB__SS0_POSISTION EQU 0
I2C_SCB__SS1_POSISTION EQU 1
I2C_SCB__SS2_POSISTION EQU 2
I2C_SCB__SS3_POSISTION EQU 3
I2C_SCB__STATUS EQU CYREG_SCB0_STATUS
I2C_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
I2C_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
I2C_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
I2C_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
I2C_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
I2C_SCB__UART_FLOW_CTRL EQU CYREG_SCB0_UART_FLOW_CTRL
I2C_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
I2C_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
I2C_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL

; I2C_SCB_IRQ
I2C_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
I2C_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
I2C_SCB_IRQ__INTC_MASK EQU 0x100
I2C_SCB_IRQ__INTC_NUMBER EQU 8
I2C_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC0
I2C_SCB_IRQ__INTC_PRIOR_NUM EQU 3
I2C_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
I2C_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
I2C_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; I2C_SCBCLK
I2C_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL2
I2C_SCBCLK__DIV_ID EQU 0x00000042
I2C_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL2
I2C_SCBCLK__PA_DIV_ID EQU 0x000000FF

; I2C_scl
I2C_scl__0__DR EQU CYREG_GPIO_PRT4_DR
I2C_scl__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
I2C_scl__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
I2C_scl__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
I2C_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
I2C_scl__0__HSIOM_MASK EQU 0x0000000F
I2C_scl__0__HSIOM_SHIFT EQU 0
I2C_scl__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
I2C_scl__0__INTR EQU CYREG_GPIO_PRT4_INTR
I2C_scl__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
I2C_scl__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
I2C_scl__0__MASK EQU 0x01
I2C_scl__0__PC EQU CYREG_GPIO_PRT4_PC
I2C_scl__0__PC2 EQU CYREG_GPIO_PRT4_PC2
I2C_scl__0__PORT EQU 4
I2C_scl__0__PS EQU CYREG_GPIO_PRT4_PS
I2C_scl__0__SHIFT EQU 0
I2C_scl__DR EQU CYREG_GPIO_PRT4_DR
I2C_scl__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
I2C_scl__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
I2C_scl__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
I2C_scl__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
I2C_scl__INTR EQU CYREG_GPIO_PRT4_INTR
I2C_scl__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
I2C_scl__INTSTAT EQU CYREG_GPIO_PRT4_INTR
I2C_scl__MASK EQU 0x01
I2C_scl__PC EQU CYREG_GPIO_PRT4_PC
I2C_scl__PC2 EQU CYREG_GPIO_PRT4_PC2
I2C_scl__PORT EQU 4
I2C_scl__PS EQU CYREG_GPIO_PRT4_PS
I2C_scl__SHIFT EQU 0

; I2C_sda
I2C_sda__0__DR EQU CYREG_GPIO_PRT4_DR
I2C_sda__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
I2C_sda__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
I2C_sda__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
I2C_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
I2C_sda__0__HSIOM_MASK EQU 0x000000F0
I2C_sda__0__HSIOM_SHIFT EQU 4
I2C_sda__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
I2C_sda__0__INTR EQU CYREG_GPIO_PRT4_INTR
I2C_sda__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
I2C_sda__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
I2C_sda__0__MASK EQU 0x02
I2C_sda__0__PC EQU CYREG_GPIO_PRT4_PC
I2C_sda__0__PC2 EQU CYREG_GPIO_PRT4_PC2
I2C_sda__0__PORT EQU 4
I2C_sda__0__PS EQU CYREG_GPIO_PRT4_PS
I2C_sda__0__SHIFT EQU 1
I2C_sda__DR EQU CYREG_GPIO_PRT4_DR
I2C_sda__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
I2C_sda__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
I2C_sda__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
I2C_sda__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
I2C_sda__INTR EQU CYREG_GPIO_PRT4_INTR
I2C_sda__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
I2C_sda__INTSTAT EQU CYREG_GPIO_PRT4_INTR
I2C_sda__MASK EQU 0x02
I2C_sda__PC EQU CYREG_GPIO_PRT4_PC
I2C_sda__PC2 EQU CYREG_GPIO_PRT4_PC2
I2C_sda__PORT EQU 4
I2C_sda__PS EQU CYREG_GPIO_PRT4_PS
I2C_sda__SHIFT EQU 1

; Pin_1
Pin_1__0__DR EQU CYREG_GPIO_PRT4_DR
Pin_1__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
Pin_1__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
Pin_1__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
Pin_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
Pin_1__0__HSIOM_MASK EQU 0x00F00000
Pin_1__0__HSIOM_SHIFT EQU 20
Pin_1__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
Pin_1__0__INTR EQU CYREG_GPIO_PRT4_INTR
Pin_1__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
Pin_1__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
Pin_1__0__MASK EQU 0x20
Pin_1__0__PC EQU CYREG_GPIO_PRT4_PC
Pin_1__0__PC2 EQU CYREG_GPIO_PRT4_PC2
Pin_1__0__PORT EQU 4
Pin_1__0__PS EQU CYREG_GPIO_PRT4_PS
Pin_1__0__SHIFT EQU 5
Pin_1__DR EQU CYREG_GPIO_PRT4_DR
Pin_1__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
Pin_1__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
Pin_1__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
Pin_1__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
Pin_1__INTR EQU CYREG_GPIO_PRT4_INTR
Pin_1__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
Pin_1__INTSTAT EQU CYREG_GPIO_PRT4_INTR
Pin_1__MASK EQU 0x20
Pin_1__PC EQU CYREG_GPIO_PRT4_PC
Pin_1__PC2 EQU CYREG_GPIO_PRT4_PC2
Pin_1__PORT EQU 4
Pin_1__PS EQU CYREG_GPIO_PRT4_PS
Pin_1__SHIFT EQU 5

; Pin_2
Pin_2__0__DR EQU CYREG_GPIO_PRT4_DR
Pin_2__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
Pin_2__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
Pin_2__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
Pin_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
Pin_2__0__HSIOM_MASK EQU 0x0F000000
Pin_2__0__HSIOM_SHIFT EQU 24
Pin_2__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
Pin_2__0__INTR EQU CYREG_GPIO_PRT4_INTR
Pin_2__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
Pin_2__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
Pin_2__0__MASK EQU 0x40
Pin_2__0__PC EQU CYREG_GPIO_PRT4_PC
Pin_2__0__PC2 EQU CYREG_GPIO_PRT4_PC2
Pin_2__0__PORT EQU 4
Pin_2__0__PS EQU CYREG_GPIO_PRT4_PS
Pin_2__0__SHIFT EQU 6
Pin_2__DR EQU CYREG_GPIO_PRT4_DR
Pin_2__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
Pin_2__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
Pin_2__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
Pin_2__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
Pin_2__INTR EQU CYREG_GPIO_PRT4_INTR
Pin_2__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
Pin_2__INTSTAT EQU CYREG_GPIO_PRT4_INTR
Pin_2__MASK EQU 0x40
Pin_2__PC EQU CYREG_GPIO_PRT4_PC
Pin_2__PC2 EQU CYREG_GPIO_PRT4_PC2
Pin_2__PORT EQU 4
Pin_2__PS EQU CYREG_GPIO_PRT4_PS
Pin_2__SHIFT EQU 6

; Enc1CW
Enc1CW__0__DR EQU CYREG_GPIO_PRT1_DR
Enc1CW__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Enc1CW__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Enc1CW__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Enc1CW__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Enc1CW__0__HSIOM_MASK EQU 0x000F0000
Enc1CW__0__HSIOM_SHIFT EQU 16
Enc1CW__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Enc1CW__0__INTR EQU CYREG_GPIO_PRT1_INTR
Enc1CW__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Enc1CW__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Enc1CW__0__MASK EQU 0x10
Enc1CW__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Enc1CW__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Enc1CW__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Enc1CW__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Enc1CW__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Enc1CW__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Enc1CW__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Enc1CW__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Enc1CW__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Enc1CW__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Enc1CW__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Enc1CW__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Enc1CW__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Enc1CW__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Enc1CW__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Enc1CW__0__PC EQU CYREG_GPIO_PRT1_PC
Enc1CW__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Enc1CW__0__PORT EQU 1
Enc1CW__0__PS EQU CYREG_GPIO_PRT1_PS
Enc1CW__0__SHIFT EQU 4
Enc1CW__DR EQU CYREG_GPIO_PRT1_DR
Enc1CW__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Enc1CW__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Enc1CW__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Enc1CW__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Enc1CW__INTR EQU CYREG_GPIO_PRT1_INTR
Enc1CW__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Enc1CW__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Enc1CW__MASK EQU 0x10
Enc1CW__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Enc1CW__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Enc1CW__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Enc1CW__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Enc1CW__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Enc1CW__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Enc1CW__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Enc1CW__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Enc1CW__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Enc1CW__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Enc1CW__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Enc1CW__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Enc1CW__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Enc1CW__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Enc1CW__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Enc1CW__PC EQU CYREG_GPIO_PRT1_PC
Enc1CW__PC2 EQU CYREG_GPIO_PRT1_PC2
Enc1CW__PORT EQU 1
Enc1CW__PS EQU CYREG_GPIO_PRT1_PS
Enc1CW__SHIFT EQU 4

; Enc2CW
Enc2CW__0__DR EQU CYREG_GPIO_PRT1_DR
Enc2CW__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Enc2CW__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Enc2CW__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Enc2CW__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Enc2CW__0__HSIOM_MASK EQU 0xF0000000
Enc2CW__0__HSIOM_SHIFT EQU 28
Enc2CW__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Enc2CW__0__INTR EQU CYREG_GPIO_PRT1_INTR
Enc2CW__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Enc2CW__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Enc2CW__0__MASK EQU 0x80
Enc2CW__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Enc2CW__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Enc2CW__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Enc2CW__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Enc2CW__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Enc2CW__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Enc2CW__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Enc2CW__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Enc2CW__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Enc2CW__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Enc2CW__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Enc2CW__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Enc2CW__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Enc2CW__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Enc2CW__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Enc2CW__0__PC EQU CYREG_GPIO_PRT1_PC
Enc2CW__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Enc2CW__0__PORT EQU 1
Enc2CW__0__PS EQU CYREG_GPIO_PRT1_PS
Enc2CW__0__SHIFT EQU 7
Enc2CW__DR EQU CYREG_GPIO_PRT1_DR
Enc2CW__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Enc2CW__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Enc2CW__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Enc2CW__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Enc2CW__INTR EQU CYREG_GPIO_PRT1_INTR
Enc2CW__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Enc2CW__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Enc2CW__MASK EQU 0x80
Enc2CW__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Enc2CW__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Enc2CW__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Enc2CW__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Enc2CW__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Enc2CW__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Enc2CW__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Enc2CW__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Enc2CW__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Enc2CW__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Enc2CW__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Enc2CW__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Enc2CW__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Enc2CW__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Enc2CW__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Enc2CW__PC EQU CYREG_GPIO_PRT1_PC
Enc2CW__PC2 EQU CYREG_GPIO_PRT1_PC2
Enc2CW__PORT EQU 1
Enc2CW__PS EQU CYREG_GPIO_PRT1_PS
Enc2CW__SHIFT EQU 7

; Enc3CW
Enc3CW__0__DR EQU CYREG_GPIO_PRT2_DR
Enc3CW__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Enc3CW__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Enc3CW__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Enc3CW__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Enc3CW__0__HSIOM_MASK EQU 0x000000F0
Enc3CW__0__HSIOM_SHIFT EQU 4
Enc3CW__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Enc3CW__0__INTR EQU CYREG_GPIO_PRT2_INTR
Enc3CW__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Enc3CW__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Enc3CW__0__MASK EQU 0x02
Enc3CW__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Enc3CW__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Enc3CW__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Enc3CW__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Enc3CW__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Enc3CW__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Enc3CW__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Enc3CW__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Enc3CW__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Enc3CW__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Enc3CW__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Enc3CW__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Enc3CW__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Enc3CW__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Enc3CW__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Enc3CW__0__PC EQU CYREG_GPIO_PRT2_PC
Enc3CW__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Enc3CW__0__PORT EQU 2
Enc3CW__0__PS EQU CYREG_GPIO_PRT2_PS
Enc3CW__0__SHIFT EQU 1
Enc3CW__DR EQU CYREG_GPIO_PRT2_DR
Enc3CW__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Enc3CW__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Enc3CW__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Enc3CW__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Enc3CW__INTR EQU CYREG_GPIO_PRT2_INTR
Enc3CW__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Enc3CW__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Enc3CW__MASK EQU 0x02
Enc3CW__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Enc3CW__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Enc3CW__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Enc3CW__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Enc3CW__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Enc3CW__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Enc3CW__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Enc3CW__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Enc3CW__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Enc3CW__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Enc3CW__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Enc3CW__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Enc3CW__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Enc3CW__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Enc3CW__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Enc3CW__PC EQU CYREG_GPIO_PRT2_PC
Enc3CW__PC2 EQU CYREG_GPIO_PRT2_PC2
Enc3CW__PORT EQU 2
Enc3CW__PS EQU CYREG_GPIO_PRT2_PS
Enc3CW__SHIFT EQU 1

; Enc4CW
Enc4CW__0__DR EQU CYREG_GPIO_PRT2_DR
Enc4CW__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Enc4CW__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Enc4CW__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Enc4CW__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Enc4CW__0__HSIOM_MASK EQU 0x0000F000
Enc4CW__0__HSIOM_SHIFT EQU 12
Enc4CW__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Enc4CW__0__INTR EQU CYREG_GPIO_PRT2_INTR
Enc4CW__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Enc4CW__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Enc4CW__0__MASK EQU 0x08
Enc4CW__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Enc4CW__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Enc4CW__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Enc4CW__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Enc4CW__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Enc4CW__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Enc4CW__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Enc4CW__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Enc4CW__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Enc4CW__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Enc4CW__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Enc4CW__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Enc4CW__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Enc4CW__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Enc4CW__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Enc4CW__0__PC EQU CYREG_GPIO_PRT2_PC
Enc4CW__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Enc4CW__0__PORT EQU 2
Enc4CW__0__PS EQU CYREG_GPIO_PRT2_PS
Enc4CW__0__SHIFT EQU 3
Enc4CW__DR EQU CYREG_GPIO_PRT2_DR
Enc4CW__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Enc4CW__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Enc4CW__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Enc4CW__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Enc4CW__INTR EQU CYREG_GPIO_PRT2_INTR
Enc4CW__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Enc4CW__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Enc4CW__MASK EQU 0x08
Enc4CW__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Enc4CW__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Enc4CW__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Enc4CW__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Enc4CW__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Enc4CW__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Enc4CW__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Enc4CW__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Enc4CW__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Enc4CW__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Enc4CW__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Enc4CW__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Enc4CW__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Enc4CW__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Enc4CW__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Enc4CW__PC EQU CYREG_GPIO_PRT2_PC
Enc4CW__PC2 EQU CYREG_GPIO_PRT2_PC2
Enc4CW__PORT EQU 2
Enc4CW__PS EQU CYREG_GPIO_PRT2_PS
Enc4CW__SHIFT EQU 3

; QuadD1_cy_m0s8_tcpwm_1
QuadD1_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT1_CC
QuadD1_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT1_CC_BUFF
QuadD1_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT1_COUNTER
QuadD1_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT1_CTRL
QuadD1_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT1_INTR
QuadD1_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT1_INTR_MASK
QuadD1_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT1_INTR_MASKED
QuadD1_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT1_INTR_SET
QuadD1_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT1_PERIOD
QuadD1_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT1_PERIOD_BUFF
QuadD1_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT1_STATUS
QuadD1_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
QuadD1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x02
QuadD1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 1
QuadD1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x200
QuadD1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 9
QuadD1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x2000000
QuadD1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 25
QuadD1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x20000
QuadD1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 17
QuadD1_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
QuadD1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x02
QuadD1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 1
QuadD1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
QuadD1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x02
QuadD1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 1
QuadD1_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 1
QuadD1_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT1_TR_CTRL0
QuadD1_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT1_TR_CTRL1
QuadD1_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT1_TR_CTRL2

; QuadD2_cy_m0s8_tcpwm_1
QuadD2_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT2_CC
QuadD2_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT2_CC_BUFF
QuadD2_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT2_COUNTER
QuadD2_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT2_CTRL
QuadD2_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT2_INTR
QuadD2_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT2_INTR_MASK
QuadD2_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT2_INTR_MASKED
QuadD2_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT2_INTR_SET
QuadD2_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT2_PERIOD
QuadD2_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT2_PERIOD_BUFF
QuadD2_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT2_STATUS
QuadD2_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
QuadD2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x04
QuadD2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 2
QuadD2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x400
QuadD2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 10
QuadD2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x4000000
QuadD2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 26
QuadD2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x40000
QuadD2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 18
QuadD2_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
QuadD2_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x04
QuadD2_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 2
QuadD2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
QuadD2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x04
QuadD2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 2
QuadD2_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 2
QuadD2_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT2_TR_CTRL0
QuadD2_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT2_TR_CTRL1
QuadD2_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT2_TR_CTRL2

; QuadD3_cy_m0s8_tcpwm_1
QuadD3_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
QuadD3_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
QuadD3_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
QuadD3_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
QuadD3_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
QuadD3_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
QuadD3_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
QuadD3_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
QuadD3_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
QuadD3_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
QuadD3_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
QuadD3_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
QuadD3_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
QuadD3_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
QuadD3_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
QuadD3_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
QuadD3_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
QuadD3_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
QuadD3_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
QuadD3_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
QuadD3_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
QuadD3_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
QuadD3_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
QuadD3_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
QuadD3_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
QuadD3_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
QuadD3_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
QuadD3_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
QuadD3_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
QuadD3_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

; QuadD4_cy_m0s8_tcpwm_1
QuadD4_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT3_CC
QuadD4_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT3_CC_BUFF
QuadD4_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT3_COUNTER
QuadD4_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT3_CTRL
QuadD4_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT3_INTR
QuadD4_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT3_INTR_MASK
QuadD4_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT3_INTR_MASKED
QuadD4_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT3_INTR_SET
QuadD4_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT3_PERIOD
QuadD4_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT3_PERIOD_BUFF
QuadD4_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT3_STATUS
QuadD4_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
QuadD4_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x08
QuadD4_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 3
QuadD4_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x800
QuadD4_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 11
QuadD4_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x8000000
QuadD4_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 27
QuadD4_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x80000
QuadD4_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 19
QuadD4_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
QuadD4_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x08
QuadD4_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 3
QuadD4_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
QuadD4_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x08
QuadD4_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 3
QuadD4_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 3
QuadD4_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT3_TR_CTRL0
QuadD4_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT3_TR_CTRL1
QuadD4_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT3_TR_CTRL2

; Clock_2
Clock_2__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL14
Clock_2__DIV_ID EQU 0x00000043
Clock_2__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL3
Clock_2__PA_DIV_ID EQU 0x000000FF

; Enc1CCW
Enc1CCW__0__DR EQU CYREG_GPIO_PRT1_DR
Enc1CCW__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Enc1CCW__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Enc1CCW__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Enc1CCW__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Enc1CCW__0__HSIOM_MASK EQU 0x00F00000
Enc1CCW__0__HSIOM_SHIFT EQU 20
Enc1CCW__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Enc1CCW__0__INTR EQU CYREG_GPIO_PRT1_INTR
Enc1CCW__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Enc1CCW__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Enc1CCW__0__MASK EQU 0x20
Enc1CCW__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Enc1CCW__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Enc1CCW__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Enc1CCW__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Enc1CCW__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Enc1CCW__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Enc1CCW__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Enc1CCW__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Enc1CCW__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Enc1CCW__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Enc1CCW__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Enc1CCW__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Enc1CCW__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Enc1CCW__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Enc1CCW__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Enc1CCW__0__PC EQU CYREG_GPIO_PRT1_PC
Enc1CCW__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Enc1CCW__0__PORT EQU 1
Enc1CCW__0__PS EQU CYREG_GPIO_PRT1_PS
Enc1CCW__0__SHIFT EQU 5
Enc1CCW__DR EQU CYREG_GPIO_PRT1_DR
Enc1CCW__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Enc1CCW__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Enc1CCW__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Enc1CCW__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Enc1CCW__INTR EQU CYREG_GPIO_PRT1_INTR
Enc1CCW__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Enc1CCW__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Enc1CCW__MASK EQU 0x20
Enc1CCW__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Enc1CCW__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Enc1CCW__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Enc1CCW__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Enc1CCW__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Enc1CCW__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Enc1CCW__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Enc1CCW__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Enc1CCW__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Enc1CCW__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Enc1CCW__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Enc1CCW__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Enc1CCW__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Enc1CCW__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Enc1CCW__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Enc1CCW__PC EQU CYREG_GPIO_PRT1_PC
Enc1CCW__PC2 EQU CYREG_GPIO_PRT1_PC2
Enc1CCW__PORT EQU 1
Enc1CCW__PS EQU CYREG_GPIO_PRT1_PS
Enc1CCW__SHIFT EQU 5

; Enc2CCW
Enc2CCW__0__DR EQU CYREG_GPIO_PRT1_DR
Enc2CCW__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Enc2CCW__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Enc2CCW__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Enc2CCW__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Enc2CCW__0__HSIOM_MASK EQU 0x0F000000
Enc2CCW__0__HSIOM_SHIFT EQU 24
Enc2CCW__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Enc2CCW__0__INTR EQU CYREG_GPIO_PRT1_INTR
Enc2CCW__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Enc2CCW__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Enc2CCW__0__MASK EQU 0x40
Enc2CCW__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Enc2CCW__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Enc2CCW__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Enc2CCW__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Enc2CCW__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Enc2CCW__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Enc2CCW__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Enc2CCW__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Enc2CCW__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Enc2CCW__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Enc2CCW__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Enc2CCW__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Enc2CCW__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Enc2CCW__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Enc2CCW__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Enc2CCW__0__PC EQU CYREG_GPIO_PRT1_PC
Enc2CCW__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Enc2CCW__0__PORT EQU 1
Enc2CCW__0__PS EQU CYREG_GPIO_PRT1_PS
Enc2CCW__0__SHIFT EQU 6
Enc2CCW__DR EQU CYREG_GPIO_PRT1_DR
Enc2CCW__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Enc2CCW__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Enc2CCW__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Enc2CCW__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Enc2CCW__INTR EQU CYREG_GPIO_PRT1_INTR
Enc2CCW__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Enc2CCW__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Enc2CCW__MASK EQU 0x40
Enc2CCW__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Enc2CCW__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Enc2CCW__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Enc2CCW__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Enc2CCW__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Enc2CCW__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Enc2CCW__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Enc2CCW__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Enc2CCW__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Enc2CCW__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Enc2CCW__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Enc2CCW__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Enc2CCW__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Enc2CCW__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Enc2CCW__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Enc2CCW__PC EQU CYREG_GPIO_PRT1_PC
Enc2CCW__PC2 EQU CYREG_GPIO_PRT1_PC2
Enc2CCW__PORT EQU 1
Enc2CCW__PS EQU CYREG_GPIO_PRT1_PS
Enc2CCW__SHIFT EQU 6

; Enc3CCW
Enc3CCW__0__DR EQU CYREG_GPIO_PRT2_DR
Enc3CCW__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Enc3CCW__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Enc3CCW__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Enc3CCW__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Enc3CCW__0__HSIOM_MASK EQU 0x0000000F
Enc3CCW__0__HSIOM_SHIFT EQU 0
Enc3CCW__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Enc3CCW__0__INTR EQU CYREG_GPIO_PRT2_INTR
Enc3CCW__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Enc3CCW__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Enc3CCW__0__MASK EQU 0x01
Enc3CCW__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Enc3CCW__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Enc3CCW__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Enc3CCW__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Enc3CCW__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Enc3CCW__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Enc3CCW__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Enc3CCW__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Enc3CCW__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Enc3CCW__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Enc3CCW__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Enc3CCW__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Enc3CCW__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Enc3CCW__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Enc3CCW__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Enc3CCW__0__PC EQU CYREG_GPIO_PRT2_PC
Enc3CCW__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Enc3CCW__0__PORT EQU 2
Enc3CCW__0__PS EQU CYREG_GPIO_PRT2_PS
Enc3CCW__0__SHIFT EQU 0
Enc3CCW__DR EQU CYREG_GPIO_PRT2_DR
Enc3CCW__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Enc3CCW__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Enc3CCW__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Enc3CCW__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Enc3CCW__INTR EQU CYREG_GPIO_PRT2_INTR
Enc3CCW__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Enc3CCW__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Enc3CCW__MASK EQU 0x01
Enc3CCW__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Enc3CCW__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Enc3CCW__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Enc3CCW__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Enc3CCW__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Enc3CCW__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Enc3CCW__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Enc3CCW__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Enc3CCW__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Enc3CCW__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Enc3CCW__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Enc3CCW__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Enc3CCW__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Enc3CCW__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Enc3CCW__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Enc3CCW__PC EQU CYREG_GPIO_PRT2_PC
Enc3CCW__PC2 EQU CYREG_GPIO_PRT2_PC2
Enc3CCW__PORT EQU 2
Enc3CCW__PS EQU CYREG_GPIO_PRT2_PS
Enc3CCW__SHIFT EQU 0

; Enc4CCW
Enc4CCW__0__DR EQU CYREG_GPIO_PRT2_DR
Enc4CCW__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Enc4CCW__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Enc4CCW__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Enc4CCW__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Enc4CCW__0__HSIOM_MASK EQU 0x00000F00
Enc4CCW__0__HSIOM_SHIFT EQU 8
Enc4CCW__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Enc4CCW__0__INTR EQU CYREG_GPIO_PRT2_INTR
Enc4CCW__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Enc4CCW__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Enc4CCW__0__MASK EQU 0x04
Enc4CCW__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Enc4CCW__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Enc4CCW__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Enc4CCW__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Enc4CCW__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Enc4CCW__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Enc4CCW__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Enc4CCW__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Enc4CCW__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Enc4CCW__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Enc4CCW__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Enc4CCW__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Enc4CCW__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Enc4CCW__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Enc4CCW__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Enc4CCW__0__PC EQU CYREG_GPIO_PRT2_PC
Enc4CCW__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Enc4CCW__0__PORT EQU 2
Enc4CCW__0__PS EQU CYREG_GPIO_PRT2_PS
Enc4CCW__0__SHIFT EQU 2
Enc4CCW__DR EQU CYREG_GPIO_PRT2_DR
Enc4CCW__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Enc4CCW__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Enc4CCW__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Enc4CCW__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Enc4CCW__INTR EQU CYREG_GPIO_PRT2_INTR
Enc4CCW__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Enc4CCW__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Enc4CCW__MASK EQU 0x04
Enc4CCW__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Enc4CCW__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Enc4CCW__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Enc4CCW__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Enc4CCW__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Enc4CCW__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Enc4CCW__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Enc4CCW__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Enc4CCW__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Enc4CCW__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Enc4CCW__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Enc4CCW__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Enc4CCW__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Enc4CCW__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Enc4CCW__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Enc4CCW__PC EQU CYREG_GPIO_PRT2_PC
Enc4CCW__PC2 EQU CYREG_GPIO_PRT2_PC2
Enc4CCW__PORT EQU 2
Enc4CCW__PS EQU CYREG_GPIO_PRT2_PS
Enc4CCW__SHIFT EQU 2

; CapSense_Cmod
CapSense_Cmod__0__DR EQU CYREG_GPIO_PRT4_DR
CapSense_Cmod__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_Cmod__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_Cmod__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_Cmod__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
CapSense_Cmod__0__HSIOM_MASK EQU 0x00000F00
CapSense_Cmod__0__HSIOM_SHIFT EQU 8
CapSense_Cmod__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__0__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__0__MASK EQU 0x04
CapSense_Cmod__0__PC EQU CYREG_GPIO_PRT4_PC
CapSense_Cmod__0__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_Cmod__0__PORT EQU 4
CapSense_Cmod__0__PS EQU CYREG_GPIO_PRT4_PS
CapSense_Cmod__0__SHIFT EQU 2
CapSense_Cmod__Cmod__DR EQU CYREG_GPIO_PRT4_DR
CapSense_Cmod__Cmod__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_Cmod__Cmod__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_Cmod__Cmod__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_Cmod__Cmod__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__Cmod__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__Cmod__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__Cmod__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__Cmod__MASK EQU 0x04
CapSense_Cmod__Cmod__PC EQU CYREG_GPIO_PRT4_PC
CapSense_Cmod__Cmod__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_Cmod__Cmod__PORT EQU 4
CapSense_Cmod__Cmod__PS EQU CYREG_GPIO_PRT4_PS
CapSense_Cmod__Cmod__SHIFT EQU 2
CapSense_Cmod__DR EQU CYREG_GPIO_PRT4_DR
CapSense_Cmod__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_Cmod__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_Cmod__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_Cmod__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_Cmod__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_Cmod__MASK EQU 0x04
CapSense_Cmod__PC EQU CYREG_GPIO_PRT4_PC
CapSense_Cmod__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_Cmod__PORT EQU 4
CapSense_Cmod__PS EQU CYREG_GPIO_PRT4_PS
CapSense_Cmod__SHIFT EQU 2

; CapSense_CSD_FFB
CapSense_CSD_FFB__CSD_CONFIG EQU CYREG_CSD0_CONFIG
CapSense_CSD_FFB__CSD_COUNTER EQU CYREG_CSD0_COUNTER
CapSense_CSD_FFB__CSD_ID EQU CYREG_CSD0_ID
CapSense_CSD_FFB__CSD_INTR EQU CYREG_CSD0_INTR
CapSense_CSD_FFB__CSD_INTR_SET EQU CYREG_CSD0_INTR_SET
CapSense_CSD_FFB__CSD_NUMBER EQU 0
CapSense_CSD_FFB__CSD_PWM EQU CYREG_CSD0_PWM
CapSense_CSD_FFB__CSD_STATUS EQU CYREG_CSD0_STATUS

; CapSense_IDAC1_cy_psoc4_idac
CapSense_IDAC1_cy_psoc4_idac__CONTROL EQU CYREG_CSD0_CONFIG
CapSense_IDAC1_cy_psoc4_idac__CSD_IDAC EQU CYREG_CSD0_IDAC
CapSense_IDAC1_cy_psoc4_idac__CSD_IDAC_SHIFT EQU 0
CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM1 EQU CYREG_CSD0_TRIM1
CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM1_SHIFT EQU 0
CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM2 EQU CYREG_CSD0_TRIM2
CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM2_SHIFT EQU 0
CapSense_IDAC1_cy_psoc4_idac__IDAC_NUMBER EQU 1
CapSense_IDAC1_cy_psoc4_idac__POLARITY EQU CYREG_CSD0_CONFIG
CapSense_IDAC1_cy_psoc4_idac__POLARITY_SHIFT EQU 16

; CapSense_IDAC2_cy_psoc4_idac
CapSense_IDAC2_cy_psoc4_idac__CONTROL EQU CYREG_CSD0_CONFIG
CapSense_IDAC2_cy_psoc4_idac__CSD_IDAC EQU CYREG_CSD0_IDAC
CapSense_IDAC2_cy_psoc4_idac__CSD_IDAC_SHIFT EQU 16
CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM1 EQU CYREG_CSD0_TRIM1
CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM1_SHIFT EQU 4
CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM2 EQU CYREG_CSD0_TRIM2
CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM2_SHIFT EQU 4
CapSense_IDAC2_cy_psoc4_idac__IDAC_NUMBER EQU 2
CapSense_IDAC2_cy_psoc4_idac__POLARITY EQU CYREG_CSD0_CONFIG
CapSense_IDAC2_cy_psoc4_idac__POLARITY_SHIFT EQU 17

; CapSense_ISR
CapSense_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
CapSense_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
CapSense_ISR__INTC_MASK EQU 0x20000
CapSense_ISR__INTC_NUMBER EQU 17
CapSense_ISR__INTC_PRIOR_MASK EQU 0xC000
CapSense_ISR__INTC_PRIOR_NUM EQU 3
CapSense_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
CapSense_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
CapSense_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; CapSense_SampleClk
CapSense_SampleClk__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL7
CapSense_SampleClk__DIV_ID EQU 0x00000040
CapSense_SampleClk__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
CapSense_SampleClk__PA_DIV_ID EQU 0x000000FF

; CapSense_SenseClk
CapSense_SenseClk__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL6
CapSense_SenseClk__DIV_ID EQU 0x00000041
CapSense_SenseClk__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
CapSense_SenseClk__PA_DIV_ID EQU 0x000000FF

; CapSense_Sns
CapSense_Sns__0__DR EQU CYREG_GPIO_PRT0_DR
CapSense_Sns__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_Sns__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_Sns__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_Sns__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
CapSense_Sns__0__HSIOM_MASK EQU 0x0000000F
CapSense_Sns__0__HSIOM_SHIFT EQU 0
CapSense_Sns__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__0__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__0__MASK EQU 0x01
CapSense_Sns__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
CapSense_Sns__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
CapSense_Sns__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
CapSense_Sns__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
CapSense_Sns__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
CapSense_Sns__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
CapSense_Sns__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
CapSense_Sns__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
CapSense_Sns__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
CapSense_Sns__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
CapSense_Sns__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
CapSense_Sns__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
CapSense_Sns__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
CapSense_Sns__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
CapSense_Sns__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
CapSense_Sns__0__PC EQU CYREG_GPIO_PRT0_PC
CapSense_Sns__0__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_Sns__0__PORT EQU 0
CapSense_Sns__0__PS EQU CYREG_GPIO_PRT0_PS
CapSense_Sns__0__SHIFT EQU 0
CapSense_Sns__1__DR EQU CYREG_GPIO_PRT0_DR
CapSense_Sns__1__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_Sns__1__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_Sns__1__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_Sns__1__HSIOM EQU CYREG_HSIOM_PORT_SEL0
CapSense_Sns__1__HSIOM_MASK EQU 0x000000F0
CapSense_Sns__1__HSIOM_SHIFT EQU 4
CapSense_Sns__1__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__1__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__1__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__1__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__1__MASK EQU 0x02
CapSense_Sns__1__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
CapSense_Sns__1__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
CapSense_Sns__1__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
CapSense_Sns__1__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
CapSense_Sns__1__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
CapSense_Sns__1__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
CapSense_Sns__1__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
CapSense_Sns__1__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
CapSense_Sns__1__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
CapSense_Sns__1__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
CapSense_Sns__1__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
CapSense_Sns__1__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
CapSense_Sns__1__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
CapSense_Sns__1__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
CapSense_Sns__1__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
CapSense_Sns__1__PC EQU CYREG_GPIO_PRT0_PC
CapSense_Sns__1__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_Sns__1__PORT EQU 0
CapSense_Sns__1__PS EQU CYREG_GPIO_PRT0_PS
CapSense_Sns__1__SHIFT EQU 1
CapSense_Sns__10__DR EQU CYREG_GPIO_PRT1_DR
CapSense_Sns__10__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
CapSense_Sns__10__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
CapSense_Sns__10__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
CapSense_Sns__10__HSIOM EQU CYREG_HSIOM_PORT_SEL1
CapSense_Sns__10__HSIOM_MASK EQU 0x00000F00
CapSense_Sns__10__HSIOM_SHIFT EQU 8
CapSense_Sns__10__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Sns__10__INTR EQU CYREG_GPIO_PRT1_INTR
CapSense_Sns__10__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Sns__10__INTSTAT EQU CYREG_GPIO_PRT1_INTR
CapSense_Sns__10__MASK EQU 0x04
CapSense_Sns__10__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CapSense_Sns__10__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CapSense_Sns__10__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CapSense_Sns__10__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CapSense_Sns__10__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CapSense_Sns__10__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CapSense_Sns__10__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CapSense_Sns__10__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CapSense_Sns__10__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CapSense_Sns__10__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CapSense_Sns__10__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CapSense_Sns__10__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CapSense_Sns__10__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CapSense_Sns__10__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CapSense_Sns__10__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CapSense_Sns__10__PC EQU CYREG_GPIO_PRT1_PC
CapSense_Sns__10__PC2 EQU CYREG_GPIO_PRT1_PC2
CapSense_Sns__10__PORT EQU 1
CapSense_Sns__10__PS EQU CYREG_GPIO_PRT1_PS
CapSense_Sns__10__SHIFT EQU 2
CapSense_Sns__11__DR EQU CYREG_GPIO_PRT1_DR
CapSense_Sns__11__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
CapSense_Sns__11__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
CapSense_Sns__11__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
CapSense_Sns__11__HSIOM EQU CYREG_HSIOM_PORT_SEL1
CapSense_Sns__11__HSIOM_MASK EQU 0x0000F000
CapSense_Sns__11__HSIOM_SHIFT EQU 12
CapSense_Sns__11__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Sns__11__INTR EQU CYREG_GPIO_PRT1_INTR
CapSense_Sns__11__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Sns__11__INTSTAT EQU CYREG_GPIO_PRT1_INTR
CapSense_Sns__11__MASK EQU 0x08
CapSense_Sns__11__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CapSense_Sns__11__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CapSense_Sns__11__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CapSense_Sns__11__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CapSense_Sns__11__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CapSense_Sns__11__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CapSense_Sns__11__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CapSense_Sns__11__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CapSense_Sns__11__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CapSense_Sns__11__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CapSense_Sns__11__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CapSense_Sns__11__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CapSense_Sns__11__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CapSense_Sns__11__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CapSense_Sns__11__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CapSense_Sns__11__PC EQU CYREG_GPIO_PRT1_PC
CapSense_Sns__11__PC2 EQU CYREG_GPIO_PRT1_PC2
CapSense_Sns__11__PORT EQU 1
CapSense_Sns__11__PS EQU CYREG_GPIO_PRT1_PS
CapSense_Sns__11__SHIFT EQU 3
CapSense_Sns__2__DR EQU CYREG_GPIO_PRT0_DR
CapSense_Sns__2__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_Sns__2__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_Sns__2__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_Sns__2__HSIOM EQU CYREG_HSIOM_PORT_SEL0
CapSense_Sns__2__HSIOM_MASK EQU 0x00000F00
CapSense_Sns__2__HSIOM_SHIFT EQU 8
CapSense_Sns__2__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__2__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__2__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__2__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__2__MASK EQU 0x04
CapSense_Sns__2__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
CapSense_Sns__2__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
CapSense_Sns__2__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
CapSense_Sns__2__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
CapSense_Sns__2__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
CapSense_Sns__2__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
CapSense_Sns__2__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
CapSense_Sns__2__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
CapSense_Sns__2__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
CapSense_Sns__2__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
CapSense_Sns__2__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
CapSense_Sns__2__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
CapSense_Sns__2__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
CapSense_Sns__2__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
CapSense_Sns__2__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
CapSense_Sns__2__PC EQU CYREG_GPIO_PRT0_PC
CapSense_Sns__2__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_Sns__2__PORT EQU 0
CapSense_Sns__2__PS EQU CYREG_GPIO_PRT0_PS
CapSense_Sns__2__SHIFT EQU 2
CapSense_Sns__3__DR EQU CYREG_GPIO_PRT0_DR
CapSense_Sns__3__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_Sns__3__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_Sns__3__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_Sns__3__HSIOM EQU CYREG_HSIOM_PORT_SEL0
CapSense_Sns__3__HSIOM_MASK EQU 0x0000F000
CapSense_Sns__3__HSIOM_SHIFT EQU 12
CapSense_Sns__3__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__3__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__3__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__3__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__3__MASK EQU 0x08
CapSense_Sns__3__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
CapSense_Sns__3__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
CapSense_Sns__3__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
CapSense_Sns__3__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
CapSense_Sns__3__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
CapSense_Sns__3__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
CapSense_Sns__3__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
CapSense_Sns__3__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
CapSense_Sns__3__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
CapSense_Sns__3__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
CapSense_Sns__3__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
CapSense_Sns__3__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
CapSense_Sns__3__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
CapSense_Sns__3__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
CapSense_Sns__3__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
CapSense_Sns__3__PC EQU CYREG_GPIO_PRT0_PC
CapSense_Sns__3__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_Sns__3__PORT EQU 0
CapSense_Sns__3__PS EQU CYREG_GPIO_PRT0_PS
CapSense_Sns__3__SHIFT EQU 3
CapSense_Sns__4__DR EQU CYREG_GPIO_PRT0_DR
CapSense_Sns__4__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_Sns__4__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_Sns__4__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_Sns__4__HSIOM EQU CYREG_HSIOM_PORT_SEL0
CapSense_Sns__4__HSIOM_MASK EQU 0x000F0000
CapSense_Sns__4__HSIOM_SHIFT EQU 16
CapSense_Sns__4__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__4__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__4__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__4__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__4__MASK EQU 0x10
CapSense_Sns__4__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
CapSense_Sns__4__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
CapSense_Sns__4__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
CapSense_Sns__4__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
CapSense_Sns__4__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
CapSense_Sns__4__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
CapSense_Sns__4__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
CapSense_Sns__4__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
CapSense_Sns__4__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
CapSense_Sns__4__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
CapSense_Sns__4__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
CapSense_Sns__4__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
CapSense_Sns__4__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
CapSense_Sns__4__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
CapSense_Sns__4__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
CapSense_Sns__4__PC EQU CYREG_GPIO_PRT0_PC
CapSense_Sns__4__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_Sns__4__PORT EQU 0
CapSense_Sns__4__PS EQU CYREG_GPIO_PRT0_PS
CapSense_Sns__4__SHIFT EQU 4
CapSense_Sns__5__DR EQU CYREG_GPIO_PRT0_DR
CapSense_Sns__5__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_Sns__5__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_Sns__5__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_Sns__5__HSIOM EQU CYREG_HSIOM_PORT_SEL0
CapSense_Sns__5__HSIOM_MASK EQU 0x00F00000
CapSense_Sns__5__HSIOM_SHIFT EQU 20
CapSense_Sns__5__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__5__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__5__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__5__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__5__MASK EQU 0x20
CapSense_Sns__5__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
CapSense_Sns__5__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
CapSense_Sns__5__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
CapSense_Sns__5__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
CapSense_Sns__5__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
CapSense_Sns__5__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
CapSense_Sns__5__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
CapSense_Sns__5__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
CapSense_Sns__5__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
CapSense_Sns__5__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
CapSense_Sns__5__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
CapSense_Sns__5__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
CapSense_Sns__5__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
CapSense_Sns__5__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
CapSense_Sns__5__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
CapSense_Sns__5__PC EQU CYREG_GPIO_PRT0_PC
CapSense_Sns__5__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_Sns__5__PORT EQU 0
CapSense_Sns__5__PS EQU CYREG_GPIO_PRT0_PS
CapSense_Sns__5__SHIFT EQU 5
CapSense_Sns__6__DR EQU CYREG_GPIO_PRT0_DR
CapSense_Sns__6__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_Sns__6__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_Sns__6__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_Sns__6__HSIOM EQU CYREG_HSIOM_PORT_SEL0
CapSense_Sns__6__HSIOM_MASK EQU 0x0F000000
CapSense_Sns__6__HSIOM_SHIFT EQU 24
CapSense_Sns__6__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__6__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__6__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__6__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__6__MASK EQU 0x40
CapSense_Sns__6__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
CapSense_Sns__6__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
CapSense_Sns__6__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
CapSense_Sns__6__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
CapSense_Sns__6__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
CapSense_Sns__6__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
CapSense_Sns__6__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
CapSense_Sns__6__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
CapSense_Sns__6__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
CapSense_Sns__6__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
CapSense_Sns__6__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
CapSense_Sns__6__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
CapSense_Sns__6__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
CapSense_Sns__6__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
CapSense_Sns__6__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
CapSense_Sns__6__PC EQU CYREG_GPIO_PRT0_PC
CapSense_Sns__6__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_Sns__6__PORT EQU 0
CapSense_Sns__6__PS EQU CYREG_GPIO_PRT0_PS
CapSense_Sns__6__SHIFT EQU 6
CapSense_Sns__7__DR EQU CYREG_GPIO_PRT0_DR
CapSense_Sns__7__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_Sns__7__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_Sns__7__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_Sns__7__HSIOM EQU CYREG_HSIOM_PORT_SEL0
CapSense_Sns__7__HSIOM_MASK EQU 0xF0000000
CapSense_Sns__7__HSIOM_SHIFT EQU 28
CapSense_Sns__7__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__7__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__7__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__7__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__7__MASK EQU 0x80
CapSense_Sns__7__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
CapSense_Sns__7__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
CapSense_Sns__7__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
CapSense_Sns__7__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
CapSense_Sns__7__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
CapSense_Sns__7__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
CapSense_Sns__7__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
CapSense_Sns__7__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
CapSense_Sns__7__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
CapSense_Sns__7__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
CapSense_Sns__7__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
CapSense_Sns__7__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
CapSense_Sns__7__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
CapSense_Sns__7__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
CapSense_Sns__7__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
CapSense_Sns__7__PC EQU CYREG_GPIO_PRT0_PC
CapSense_Sns__7__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_Sns__7__PORT EQU 0
CapSense_Sns__7__PS EQU CYREG_GPIO_PRT0_PS
CapSense_Sns__7__SHIFT EQU 7
CapSense_Sns__8__DR EQU CYREG_GPIO_PRT1_DR
CapSense_Sns__8__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
CapSense_Sns__8__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
CapSense_Sns__8__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
CapSense_Sns__8__HSIOM EQU CYREG_HSIOM_PORT_SEL1
CapSense_Sns__8__HSIOM_MASK EQU 0x0000000F
CapSense_Sns__8__HSIOM_SHIFT EQU 0
CapSense_Sns__8__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Sns__8__INTR EQU CYREG_GPIO_PRT1_INTR
CapSense_Sns__8__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Sns__8__INTSTAT EQU CYREG_GPIO_PRT1_INTR
CapSense_Sns__8__MASK EQU 0x01
CapSense_Sns__8__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CapSense_Sns__8__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CapSense_Sns__8__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CapSense_Sns__8__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CapSense_Sns__8__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CapSense_Sns__8__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CapSense_Sns__8__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CapSense_Sns__8__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CapSense_Sns__8__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CapSense_Sns__8__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CapSense_Sns__8__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CapSense_Sns__8__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CapSense_Sns__8__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CapSense_Sns__8__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CapSense_Sns__8__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CapSense_Sns__8__PC EQU CYREG_GPIO_PRT1_PC
CapSense_Sns__8__PC2 EQU CYREG_GPIO_PRT1_PC2
CapSense_Sns__8__PORT EQU 1
CapSense_Sns__8__PS EQU CYREG_GPIO_PRT1_PS
CapSense_Sns__8__SHIFT EQU 0
CapSense_Sns__9__DR EQU CYREG_GPIO_PRT1_DR
CapSense_Sns__9__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
CapSense_Sns__9__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
CapSense_Sns__9__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
CapSense_Sns__9__HSIOM EQU CYREG_HSIOM_PORT_SEL1
CapSense_Sns__9__HSIOM_MASK EQU 0x000000F0
CapSense_Sns__9__HSIOM_SHIFT EQU 4
CapSense_Sns__9__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Sns__9__INTR EQU CYREG_GPIO_PRT1_INTR
CapSense_Sns__9__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Sns__9__INTSTAT EQU CYREG_GPIO_PRT1_INTR
CapSense_Sns__9__MASK EQU 0x02
CapSense_Sns__9__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CapSense_Sns__9__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CapSense_Sns__9__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CapSense_Sns__9__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CapSense_Sns__9__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CapSense_Sns__9__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CapSense_Sns__9__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CapSense_Sns__9__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CapSense_Sns__9__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CapSense_Sns__9__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CapSense_Sns__9__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CapSense_Sns__9__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CapSense_Sns__9__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CapSense_Sns__9__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CapSense_Sns__9__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CapSense_Sns__9__PC EQU CYREG_GPIO_PRT1_PC
CapSense_Sns__9__PC2 EQU CYREG_GPIO_PRT1_PC2
CapSense_Sns__9__PORT EQU 1
CapSense_Sns__9__PS EQU CYREG_GPIO_PRT1_PS
CapSense_Sns__9__SHIFT EQU 1
CapSense_Sns__Button1__BTN__DR EQU CYREG_GPIO_PRT0_DR
CapSense_Sns__Button1__BTN__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_Sns__Button1__BTN__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_Sns__Button1__BTN__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_Sns__Button1__BTN__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__Button1__BTN__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__Button1__BTN__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__Button1__BTN__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__Button1__BTN__MASK EQU 0x01
CapSense_Sns__Button1__BTN__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
CapSense_Sns__Button1__BTN__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
CapSense_Sns__Button1__BTN__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
CapSense_Sns__Button1__BTN__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
CapSense_Sns__Button1__BTN__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
CapSense_Sns__Button1__BTN__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
CapSense_Sns__Button1__BTN__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
CapSense_Sns__Button1__BTN__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
CapSense_Sns__Button1__BTN__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
CapSense_Sns__Button1__BTN__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
CapSense_Sns__Button1__BTN__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
CapSense_Sns__Button1__BTN__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
CapSense_Sns__Button1__BTN__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
CapSense_Sns__Button1__BTN__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
CapSense_Sns__Button1__BTN__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
CapSense_Sns__Button1__BTN__PC EQU CYREG_GPIO_PRT0_PC
CapSense_Sns__Button1__BTN__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_Sns__Button1__BTN__PORT EQU 0
CapSense_Sns__Button1__BTN__PS EQU CYREG_GPIO_PRT0_PS
CapSense_Sns__Button1__BTN__SHIFT EQU 0
CapSense_Sns__Button10__BTN__DR EQU CYREG_GPIO_PRT1_DR
CapSense_Sns__Button10__BTN__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
CapSense_Sns__Button10__BTN__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
CapSense_Sns__Button10__BTN__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
CapSense_Sns__Button10__BTN__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Sns__Button10__BTN__INTR EQU CYREG_GPIO_PRT1_INTR
CapSense_Sns__Button10__BTN__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Sns__Button10__BTN__INTSTAT EQU CYREG_GPIO_PRT1_INTR
CapSense_Sns__Button10__BTN__MASK EQU 0x02
CapSense_Sns__Button10__BTN__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CapSense_Sns__Button10__BTN__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CapSense_Sns__Button10__BTN__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CapSense_Sns__Button10__BTN__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CapSense_Sns__Button10__BTN__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CapSense_Sns__Button10__BTN__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CapSense_Sns__Button10__BTN__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CapSense_Sns__Button10__BTN__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CapSense_Sns__Button10__BTN__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CapSense_Sns__Button10__BTN__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CapSense_Sns__Button10__BTN__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CapSense_Sns__Button10__BTN__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CapSense_Sns__Button10__BTN__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CapSense_Sns__Button10__BTN__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CapSense_Sns__Button10__BTN__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CapSense_Sns__Button10__BTN__PC EQU CYREG_GPIO_PRT1_PC
CapSense_Sns__Button10__BTN__PC2 EQU CYREG_GPIO_PRT1_PC2
CapSense_Sns__Button10__BTN__PORT EQU 1
CapSense_Sns__Button10__BTN__PS EQU CYREG_GPIO_PRT1_PS
CapSense_Sns__Button10__BTN__SHIFT EQU 1
CapSense_Sns__Button11__BTN__DR EQU CYREG_GPIO_PRT1_DR
CapSense_Sns__Button11__BTN__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
CapSense_Sns__Button11__BTN__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
CapSense_Sns__Button11__BTN__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
CapSense_Sns__Button11__BTN__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Sns__Button11__BTN__INTR EQU CYREG_GPIO_PRT1_INTR
CapSense_Sns__Button11__BTN__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Sns__Button11__BTN__INTSTAT EQU CYREG_GPIO_PRT1_INTR
CapSense_Sns__Button11__BTN__MASK EQU 0x04
CapSense_Sns__Button11__BTN__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CapSense_Sns__Button11__BTN__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CapSense_Sns__Button11__BTN__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CapSense_Sns__Button11__BTN__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CapSense_Sns__Button11__BTN__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CapSense_Sns__Button11__BTN__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CapSense_Sns__Button11__BTN__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CapSense_Sns__Button11__BTN__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CapSense_Sns__Button11__BTN__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CapSense_Sns__Button11__BTN__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CapSense_Sns__Button11__BTN__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CapSense_Sns__Button11__BTN__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CapSense_Sns__Button11__BTN__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CapSense_Sns__Button11__BTN__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CapSense_Sns__Button11__BTN__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CapSense_Sns__Button11__BTN__PC EQU CYREG_GPIO_PRT1_PC
CapSense_Sns__Button11__BTN__PC2 EQU CYREG_GPIO_PRT1_PC2
CapSense_Sns__Button11__BTN__PORT EQU 1
CapSense_Sns__Button11__BTN__PS EQU CYREG_GPIO_PRT1_PS
CapSense_Sns__Button11__BTN__SHIFT EQU 2
CapSense_Sns__Button12__BTN__DR EQU CYREG_GPIO_PRT1_DR
CapSense_Sns__Button12__BTN__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
CapSense_Sns__Button12__BTN__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
CapSense_Sns__Button12__BTN__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
CapSense_Sns__Button12__BTN__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Sns__Button12__BTN__INTR EQU CYREG_GPIO_PRT1_INTR
CapSense_Sns__Button12__BTN__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Sns__Button12__BTN__INTSTAT EQU CYREG_GPIO_PRT1_INTR
CapSense_Sns__Button12__BTN__MASK EQU 0x08
CapSense_Sns__Button12__BTN__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CapSense_Sns__Button12__BTN__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CapSense_Sns__Button12__BTN__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CapSense_Sns__Button12__BTN__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CapSense_Sns__Button12__BTN__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CapSense_Sns__Button12__BTN__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CapSense_Sns__Button12__BTN__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CapSense_Sns__Button12__BTN__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CapSense_Sns__Button12__BTN__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CapSense_Sns__Button12__BTN__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CapSense_Sns__Button12__BTN__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CapSense_Sns__Button12__BTN__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CapSense_Sns__Button12__BTN__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CapSense_Sns__Button12__BTN__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CapSense_Sns__Button12__BTN__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CapSense_Sns__Button12__BTN__PC EQU CYREG_GPIO_PRT1_PC
CapSense_Sns__Button12__BTN__PC2 EQU CYREG_GPIO_PRT1_PC2
CapSense_Sns__Button12__BTN__PORT EQU 1
CapSense_Sns__Button12__BTN__PS EQU CYREG_GPIO_PRT1_PS
CapSense_Sns__Button12__BTN__SHIFT EQU 3
CapSense_Sns__Button2__BTN__DR EQU CYREG_GPIO_PRT0_DR
CapSense_Sns__Button2__BTN__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_Sns__Button2__BTN__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_Sns__Button2__BTN__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_Sns__Button2__BTN__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__Button2__BTN__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__Button2__BTN__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__Button2__BTN__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__Button2__BTN__MASK EQU 0x02
CapSense_Sns__Button2__BTN__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
CapSense_Sns__Button2__BTN__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
CapSense_Sns__Button2__BTN__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
CapSense_Sns__Button2__BTN__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
CapSense_Sns__Button2__BTN__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
CapSense_Sns__Button2__BTN__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
CapSense_Sns__Button2__BTN__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
CapSense_Sns__Button2__BTN__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
CapSense_Sns__Button2__BTN__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
CapSense_Sns__Button2__BTN__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
CapSense_Sns__Button2__BTN__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
CapSense_Sns__Button2__BTN__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
CapSense_Sns__Button2__BTN__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
CapSense_Sns__Button2__BTN__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
CapSense_Sns__Button2__BTN__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
CapSense_Sns__Button2__BTN__PC EQU CYREG_GPIO_PRT0_PC
CapSense_Sns__Button2__BTN__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_Sns__Button2__BTN__PORT EQU 0
CapSense_Sns__Button2__BTN__PS EQU CYREG_GPIO_PRT0_PS
CapSense_Sns__Button2__BTN__SHIFT EQU 1
CapSense_Sns__Button3__BTN__DR EQU CYREG_GPIO_PRT0_DR
CapSense_Sns__Button3__BTN__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_Sns__Button3__BTN__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_Sns__Button3__BTN__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_Sns__Button3__BTN__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__Button3__BTN__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__Button3__BTN__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__Button3__BTN__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__Button3__BTN__MASK EQU 0x04
CapSense_Sns__Button3__BTN__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
CapSense_Sns__Button3__BTN__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
CapSense_Sns__Button3__BTN__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
CapSense_Sns__Button3__BTN__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
CapSense_Sns__Button3__BTN__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
CapSense_Sns__Button3__BTN__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
CapSense_Sns__Button3__BTN__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
CapSense_Sns__Button3__BTN__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
CapSense_Sns__Button3__BTN__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
CapSense_Sns__Button3__BTN__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
CapSense_Sns__Button3__BTN__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
CapSense_Sns__Button3__BTN__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
CapSense_Sns__Button3__BTN__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
CapSense_Sns__Button3__BTN__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
CapSense_Sns__Button3__BTN__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
CapSense_Sns__Button3__BTN__PC EQU CYREG_GPIO_PRT0_PC
CapSense_Sns__Button3__BTN__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_Sns__Button3__BTN__PORT EQU 0
CapSense_Sns__Button3__BTN__PS EQU CYREG_GPIO_PRT0_PS
CapSense_Sns__Button3__BTN__SHIFT EQU 2
CapSense_Sns__Button4__BTN__DR EQU CYREG_GPIO_PRT0_DR
CapSense_Sns__Button4__BTN__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_Sns__Button4__BTN__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_Sns__Button4__BTN__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_Sns__Button4__BTN__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__Button4__BTN__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__Button4__BTN__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__Button4__BTN__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__Button4__BTN__MASK EQU 0x08
CapSense_Sns__Button4__BTN__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
CapSense_Sns__Button4__BTN__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
CapSense_Sns__Button4__BTN__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
CapSense_Sns__Button4__BTN__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
CapSense_Sns__Button4__BTN__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
CapSense_Sns__Button4__BTN__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
CapSense_Sns__Button4__BTN__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
CapSense_Sns__Button4__BTN__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
CapSense_Sns__Button4__BTN__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
CapSense_Sns__Button4__BTN__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
CapSense_Sns__Button4__BTN__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
CapSense_Sns__Button4__BTN__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
CapSense_Sns__Button4__BTN__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
CapSense_Sns__Button4__BTN__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
CapSense_Sns__Button4__BTN__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
CapSense_Sns__Button4__BTN__PC EQU CYREG_GPIO_PRT0_PC
CapSense_Sns__Button4__BTN__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_Sns__Button4__BTN__PORT EQU 0
CapSense_Sns__Button4__BTN__PS EQU CYREG_GPIO_PRT0_PS
CapSense_Sns__Button4__BTN__SHIFT EQU 3
CapSense_Sns__Button5__BTN__DR EQU CYREG_GPIO_PRT0_DR
CapSense_Sns__Button5__BTN__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_Sns__Button5__BTN__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_Sns__Button5__BTN__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_Sns__Button5__BTN__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__Button5__BTN__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__Button5__BTN__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__Button5__BTN__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__Button5__BTN__MASK EQU 0x10
CapSense_Sns__Button5__BTN__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
CapSense_Sns__Button5__BTN__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
CapSense_Sns__Button5__BTN__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
CapSense_Sns__Button5__BTN__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
CapSense_Sns__Button5__BTN__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
CapSense_Sns__Button5__BTN__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
CapSense_Sns__Button5__BTN__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
CapSense_Sns__Button5__BTN__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
CapSense_Sns__Button5__BTN__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
CapSense_Sns__Button5__BTN__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
CapSense_Sns__Button5__BTN__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
CapSense_Sns__Button5__BTN__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
CapSense_Sns__Button5__BTN__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
CapSense_Sns__Button5__BTN__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
CapSense_Sns__Button5__BTN__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
CapSense_Sns__Button5__BTN__PC EQU CYREG_GPIO_PRT0_PC
CapSense_Sns__Button5__BTN__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_Sns__Button5__BTN__PORT EQU 0
CapSense_Sns__Button5__BTN__PS EQU CYREG_GPIO_PRT0_PS
CapSense_Sns__Button5__BTN__SHIFT EQU 4
CapSense_Sns__Button6__BTN__DR EQU CYREG_GPIO_PRT0_DR
CapSense_Sns__Button6__BTN__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_Sns__Button6__BTN__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_Sns__Button6__BTN__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_Sns__Button6__BTN__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__Button6__BTN__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__Button6__BTN__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__Button6__BTN__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__Button6__BTN__MASK EQU 0x20
CapSense_Sns__Button6__BTN__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
CapSense_Sns__Button6__BTN__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
CapSense_Sns__Button6__BTN__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
CapSense_Sns__Button6__BTN__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
CapSense_Sns__Button6__BTN__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
CapSense_Sns__Button6__BTN__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
CapSense_Sns__Button6__BTN__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
CapSense_Sns__Button6__BTN__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
CapSense_Sns__Button6__BTN__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
CapSense_Sns__Button6__BTN__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
CapSense_Sns__Button6__BTN__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
CapSense_Sns__Button6__BTN__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
CapSense_Sns__Button6__BTN__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
CapSense_Sns__Button6__BTN__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
CapSense_Sns__Button6__BTN__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
CapSense_Sns__Button6__BTN__PC EQU CYREG_GPIO_PRT0_PC
CapSense_Sns__Button6__BTN__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_Sns__Button6__BTN__PORT EQU 0
CapSense_Sns__Button6__BTN__PS EQU CYREG_GPIO_PRT0_PS
CapSense_Sns__Button6__BTN__SHIFT EQU 5
CapSense_Sns__Button7__BTN__DR EQU CYREG_GPIO_PRT0_DR
CapSense_Sns__Button7__BTN__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_Sns__Button7__BTN__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_Sns__Button7__BTN__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_Sns__Button7__BTN__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__Button7__BTN__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__Button7__BTN__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__Button7__BTN__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__Button7__BTN__MASK EQU 0x40
CapSense_Sns__Button7__BTN__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
CapSense_Sns__Button7__BTN__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
CapSense_Sns__Button7__BTN__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
CapSense_Sns__Button7__BTN__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
CapSense_Sns__Button7__BTN__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
CapSense_Sns__Button7__BTN__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
CapSense_Sns__Button7__BTN__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
CapSense_Sns__Button7__BTN__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
CapSense_Sns__Button7__BTN__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
CapSense_Sns__Button7__BTN__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
CapSense_Sns__Button7__BTN__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
CapSense_Sns__Button7__BTN__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
CapSense_Sns__Button7__BTN__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
CapSense_Sns__Button7__BTN__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
CapSense_Sns__Button7__BTN__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
CapSense_Sns__Button7__BTN__PC EQU CYREG_GPIO_PRT0_PC
CapSense_Sns__Button7__BTN__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_Sns__Button7__BTN__PORT EQU 0
CapSense_Sns__Button7__BTN__PS EQU CYREG_GPIO_PRT0_PS
CapSense_Sns__Button7__BTN__SHIFT EQU 6
CapSense_Sns__Button8__BTN__DR EQU CYREG_GPIO_PRT0_DR
CapSense_Sns__Button8__BTN__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_Sns__Button8__BTN__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_Sns__Button8__BTN__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_Sns__Button8__BTN__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__Button8__BTN__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__Button8__BTN__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_Sns__Button8__BTN__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_Sns__Button8__BTN__MASK EQU 0x80
CapSense_Sns__Button8__BTN__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
CapSense_Sns__Button8__BTN__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
CapSense_Sns__Button8__BTN__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
CapSense_Sns__Button8__BTN__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
CapSense_Sns__Button8__BTN__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
CapSense_Sns__Button8__BTN__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
CapSense_Sns__Button8__BTN__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
CapSense_Sns__Button8__BTN__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
CapSense_Sns__Button8__BTN__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
CapSense_Sns__Button8__BTN__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
CapSense_Sns__Button8__BTN__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
CapSense_Sns__Button8__BTN__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
CapSense_Sns__Button8__BTN__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
CapSense_Sns__Button8__BTN__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
CapSense_Sns__Button8__BTN__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
CapSense_Sns__Button8__BTN__PC EQU CYREG_GPIO_PRT0_PC
CapSense_Sns__Button8__BTN__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_Sns__Button8__BTN__PORT EQU 0
CapSense_Sns__Button8__BTN__PS EQU CYREG_GPIO_PRT0_PS
CapSense_Sns__Button8__BTN__SHIFT EQU 7
CapSense_Sns__Button9__BTN__DR EQU CYREG_GPIO_PRT1_DR
CapSense_Sns__Button9__BTN__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
CapSense_Sns__Button9__BTN__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
CapSense_Sns__Button9__BTN__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
CapSense_Sns__Button9__BTN__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Sns__Button9__BTN__INTR EQU CYREG_GPIO_PRT1_INTR
CapSense_Sns__Button9__BTN__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Sns__Button9__BTN__INTSTAT EQU CYREG_GPIO_PRT1_INTR
CapSense_Sns__Button9__BTN__MASK EQU 0x01
CapSense_Sns__Button9__BTN__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CapSense_Sns__Button9__BTN__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CapSense_Sns__Button9__BTN__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CapSense_Sns__Button9__BTN__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CapSense_Sns__Button9__BTN__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CapSense_Sns__Button9__BTN__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CapSense_Sns__Button9__BTN__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CapSense_Sns__Button9__BTN__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CapSense_Sns__Button9__BTN__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CapSense_Sns__Button9__BTN__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CapSense_Sns__Button9__BTN__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CapSense_Sns__Button9__BTN__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CapSense_Sns__Button9__BTN__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CapSense_Sns__Button9__BTN__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CapSense_Sns__Button9__BTN__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CapSense_Sns__Button9__BTN__PC EQU CYREG_GPIO_PRT1_PC
CapSense_Sns__Button9__BTN__PC2 EQU CYREG_GPIO_PRT1_PC2
CapSense_Sns__Button9__BTN__PORT EQU 1
CapSense_Sns__Button9__BTN__PS EQU CYREG_GPIO_PRT1_PS
CapSense_Sns__Button9__BTN__SHIFT EQU 0

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_GEN4 EQU 2
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 12
CYDEV_CHIP_DIE_PSOC4A EQU 5
CYDEV_CHIP_DIE_PSOC5LP EQU 11
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x112D11A1
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 5
CYDEV_CHIP_MEMBER_4C EQU 9
CYDEV_CHIP_MEMBER_4D EQU 3
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 6
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4L EQU 8
CYDEV_CHIP_MEMBER_4M EQU 7
CYDEV_CHIP_MEMBER_5A EQU 11
CYDEV_CHIP_MEMBER_5B EQU 10
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4M
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_GEN4_ES EQU 17
CYDEV_CHIP_REV_GEN4_ES2 EQU 33
CYDEV_CHIP_REV_GEN4_PRODUCTION EQU 17
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4M_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_DMA_CHANNELS_AVAILABLE EQU 8
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_INTR_NUMBER_DMA EQU 13
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA EQU 5
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD EQU 5
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO EQU 5
CYDEV_VDDIO_MV EQU 5000
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_m0s8can_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_m0s8wco_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
DMA_CHANNELS_USED__MASK EQU 0
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
