Analysis & Synthesis Status : Successful - Tue Feb 26 16:05:18 2013
Quartus II Version : 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition
Revision Name : deslocador_uc
Top-level Entity Name : deslocador_uc
Family : Stratix II
Logic utilization : N/A
    Combinational ALUTs : 2
    Dedicated logic registers : 2
Total registers : 2
Total pins : 5
Total virtual pins : 0
Total block memory bits : 0
DSP block 9-bit elements : 0
Total PLLs : 0
Total DLLs : 0
