   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 6
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"can_dev.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.bss.can_enabled,"aw",%nobits
  21              	can_enabled:
  22 0000 00       		.space	1
  23              		.section	.text.can_dev_get_reg_ptr,"ax",%progbits
  24              		.align	1
  25              		.p2align 4,,15
  26              		.global	can_dev_get_reg_ptr
  27              		.syntax unified
  28              		.thumb
  29              		.thumb_func
  31              	can_dev_get_reg_ptr:
  32              	.LFB416:
  33              		.file 1 "Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c"
   1:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** /****************************************************************************
   2:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  *
   3:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * Copyright (c) 2022 STMicroelectronics - All Rights Reserved
   4:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  *
   5:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * License terms: STMicroelectronics Proprietary in accordance with licensing
   6:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * terms SLA0098 at www.st.com.
   7:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  *
   8:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * THIS SOFTWARE IS DISTRIBUTED "AS IS," AND ALL WARRANTIES ARE DISCLAIMED,
   9:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * INCLUDING MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.
  10:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  *
  11:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  *****************************************************************************/
  12:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** /**
  13:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * @file    can_dev.c
  14:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * @brief   CAN specific device source file.
  15:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  *
  16:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * @addtogroup DRIVERS
  17:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * @addtogroup COMMS
  18:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * @ingroup DRIVERS
  19:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * @addtogroup CAN
  20:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * @ingroup COMMS
  21:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * @{
  22:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  */
  23:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
  24:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** #include <can.h>
  25:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** #include <can_private.h>
  26:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** #include <clock.h>
  27:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** #include <irq.h>
  28:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** #include <platform.h>
  29:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
  30:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** /*===========================================================================*/
  31:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** /* Module local definitions.                                                 */
  32:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** /*===========================================================================*/
  33:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
  34:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** /*===========================================================================*/
  35:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** /* Module exported variables.                                                */
  36:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** /*===========================================================================*/
  37:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
  38:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** /*===========================================================================*/
  39:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** /* Module local types.                                                       */
  40:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** /*===========================================================================*/
  41:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
  42:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** /*===========================================================================*/
  43:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** /* Module local variables.                                                   */
  44:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** /*===========================================================================*/
  45:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
  46:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** static uint8_t can_enabled = 0U;
  47:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
  48:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** /*===========================================================================*/
  49:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** /* Local function prototypes                                                 */
  50:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** /*===========================================================================*/
  51:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
  52:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** /*===========================================================================*/
  53:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** /* Module local functions.                                                   */
  54:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** /*===========================================================================*/
  55:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
  56:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** /*===========================================================================*/
  57:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** /* Module exported functions.                                                */
  58:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** /*===========================================================================*/
  59:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
  60:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** /**
  61:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * @brief   Returns pointer to the CAN register block.
  62:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  *
  63:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * @param[in] cdp       pointer to a @p can_driver_t structure
  64:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * @return              pointer to the CAN register block.
  65:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  *
  66:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * @notapi
  67:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  */
  68:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** FDCAN_TypeDef *can_dev_get_reg_ptr(can_driver_t *cdp) {
  34              		.loc 1 68 55
  35              		.cfi_startproc
  36              		@ args = 0, pretend = 0, frame = 16
  37              		@ frame_needed = 0, uses_anonymous_args = 0
  38              		@ link register save eliminated.
  39 0000 84B0     		sub	sp, sp, #16
  40              		.cfi_def_cfa_offset 16
  41 0002 0190     		str	r0, [sp, #4]
  69:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
  70:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     FDCAN_TypeDef *can;
  71:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
  72:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     if (cdp == &DRV_CAN1) {
  42              		.loc 1 72 8
  43 0004 019B     		ldr	r3, [sp, #4]
  44 0006 0D4A     		ldr	r2, .L7
  45 0008 9342     		cmp	r3, r2
  46 000a 02D1     		bne	.L2
  73:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****         can = FDCAN1;
  47              		.loc 1 73 13
  48 000c 0C4B     		ldr	r3, .L7+4
  49 000e 0393     		str	r3, [sp, #12]
  50 0010 0FE0     		b	.L3
  51              	.L2:
  74:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     } else if (cdp == &DRV_CAN2) {
  52              		.loc 1 74 15
  53 0012 019B     		ldr	r3, [sp, #4]
  54 0014 0B4A     		ldr	r2, .L7+8
  55 0016 9342     		cmp	r3, r2
  56 0018 02D1     		bne	.L4
  75:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****         can = FDCAN2;
  57              		.loc 1 75 13
  58 001a 0B4B     		ldr	r3, .L7+12
  59 001c 0393     		str	r3, [sp, #12]
  60 001e 08E0     		b	.L3
  61              	.L4:
  76:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     } else if (cdp == &DRV_CAN3) {
  62              		.loc 1 76 15
  63 0020 019B     		ldr	r3, [sp, #4]
  64 0022 0A4A     		ldr	r2, .L7+16
  65 0024 9342     		cmp	r3, r2
  66 0026 02D1     		bne	.L5
  77:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****         can = FDCAN3;
  67              		.loc 1 77 13
  68 0028 094B     		ldr	r3, .L7+20
  69 002a 0393     		str	r3, [sp, #12]
  70 002c 01E0     		b	.L3
  71              	.L5:
  78:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     } else {
  79:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****         can = FDCAN4;
  72              		.loc 1 79 13
  73 002e 094B     		ldr	r3, .L7+24
  74 0030 0393     		str	r3, [sp, #12]
  75              	.L3:
  80:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     }
  81:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
  82:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     return can;
  76              		.loc 1 82 12
  77 0032 039B     		ldr	r3, [sp, #12]
  83:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** }
  78              		.loc 1 83 1
  79 0034 1846     		mov	r0, r3
  80 0036 04B0     		add	sp, sp, #16
  81              		.cfi_def_cfa_offset 0
  82              		@ sp needed
  83 0038 7047     		bx	lr
  84              	.L8:
  85 003a 00BF     		.align	2
  86              	.L7:
  87 003c 00000000 		.word	DRV_CAN1
  88 0040 00A00042 		.word	1107337216
  89 0044 00000000 		.word	DRV_CAN2
  90 0048 00A80042 		.word	1107339264
  91 004c 00000000 		.word	DRV_CAN3
  92 0050 00B00042 		.word	1107341312
  93 0054 00B80042 		.word	1107343360
  94              		.cfi_endproc
  95              	.LFE416:
  97              		.section	.text.can_dev_get_clock,"ax",%progbits
  98              		.align	1
  99              		.p2align 4,,15
 100              		.global	can_dev_get_clock
 101              		.syntax unified
 102              		.thumb
 103              		.thumb_func
 105              	can_dev_get_clock:
 106              	.LFB417:
  84:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
  85:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** /**
  86:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * @brief   Returns value of CAN clock.
  87:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  *
  88:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * @param[in] cdp       pointer to a @p can_driver_t structure
  89:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * @return              CAN clock.
  90:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  *
  91:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * @notapi
  92:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  */
  93:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** uint32_t can_dev_get_clock(can_driver_t *cdp) {
 107              		.loc 1 93 47
 108              		.cfi_startproc
 109              		@ args = 0, pretend = 0, frame = 8
 110              		@ frame_needed = 0, uses_anonymous_args = 0
 111              		@ link register save eliminated.
 112 0000 82B0     		sub	sp, sp, #8
 113              		.cfi_def_cfa_offset 8
 114 0002 0190     		str	r0, [sp, #4]
  94:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
  95:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     (void)cdp;
  96:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
  97:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     return CLOCK_FDCANCLK;
 115              		.loc 1 97 12
 116 0004 014B     		ldr	r3, .L11
  98:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** }
 117              		.loc 1 98 1
 118 0006 1846     		mov	r0, r3
 119 0008 02B0     		add	sp, sp, #8
 120              		.cfi_def_cfa_offset 0
 121              		@ sp needed
 122 000a 7047     		bx	lr
 123              	.L12:
 124              		.align	2
 125              	.L11:
 126 000c 005A6202 		.word	40000000
 127              		.cfi_endproc
 128              	.LFE417:
 130              		.section	.text.can_dev_clock_enable,"ax",%progbits
 131              		.align	1
 132              		.p2align 4,,15
 133              		.global	can_dev_clock_enable
 134              		.syntax unified
 135              		.thumb
 136              		.thumb_func
 138              	can_dev_clock_enable:
 139              	.LFB418:
  99:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
 100:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** /**
 101:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * @brief   Enables CAN clock.
 102:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  *
 103:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * @param[in] cdp       pointer to a @p can_driver_t structure
 104:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  *
 105:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * @notapi
 106:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  */
 107:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** void can_dev_clock_enable(can_driver_t *cdp) {
 140              		.loc 1 107 46
 141              		.cfi_startproc
 142              		@ args = 0, pretend = 0, frame = 48
 143              		@ frame_needed = 0, uses_anonymous_args = 0
 144              		@ link register save eliminated.
 145 0000 8CB0     		sub	sp, sp, #48
 146              		.cfi_def_cfa_offset 48
 147 0002 0190     		str	r0, [sp, #4]
 108:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
 109:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     /* In order to use the CAN module, all CAN instances must be enabled.*/
 110:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     /* Enable clocks of all CAN instances only if no other instance has been
 111:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****        already enabled.*/
 112:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     if(can_enabled == 0U) {
 148              		.loc 1 112 20
 149 0004 CD4B     		ldr	r3, .L35
 150 0006 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 151              		.loc 1 112 7
 152 0008 002B     		cmp	r3, #0
 153 000a 40F06881 		bne	.L14
 154 000e 0123     		movs	r3, #1
 155 0010 8DF80F30 		strb	r3, [sp, #15]
 156 0014 9DF80F30 		ldrb	r3, [sp, #15]
 157 0018 8DF80E30 		strb	r3, [sp, #14]
 158 001c 4FF48073 		mov	r3, #256
 159 0020 0293     		str	r3, [sp, #8]
 160              	.LBB62:
 161              	.LBB63:
 162              	.LBB64:
 163              	.LBB65:
 164              		.file 2 "d:\\project\\9388\\e1\\2023_7_27\\sr5e1_l9388_freeosek\\modules\\platform\\clock\\include
   1:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /****************************************************************************
   2:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
   3:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * Copyright (c) 2022 STMicroelectronics - All Rights Reserved
   4:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
   5:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * License terms: STMicroelectronics Proprietary in accordance with licensing
   6:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * terms SLA0098 at www.st.com.
   7:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
   8:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * THIS SOFTWARE IS DISTRIBUTED "AS IS," AND ALL WARRANTIES ARE DISCLAIMED,
   9:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * INCLUDING MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.
  10:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
  11:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *****************************************************************************/
  12:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
  13:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @file    clock.h
  14:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   SR5E1 clock subsystem header file.
  15:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
  16:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @addtogroup PLATFORM
  17:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @addtogroup CLOCK
  18:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @ingroup PLATFORM
  19:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @{
  20:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
  21:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
  22:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #ifndef _CLOCK_H_
  23:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define _CLOCK_H_
  24:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
  25:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #include <clock_cfg.h>
  26:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #include <platform.h>
  27:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #include <typedefs.h>
  28:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
  29:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /*===========================================================================*/
  30:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /* Module constants.                                                         */
  31:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /*===========================================================================*/
  32:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
  33:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
  34:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @name    RCC CFGR register
  35:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @{
  36:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
  37:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SW_MASK               (3UL << 0U)
  38:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SW_IRCOSC             (4UL << 0U) /* Internal 16 MHz   */
  39:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SW_XOSC               (5UL << 0U) /* External 4-40 MHz */
  40:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SW_PLL0PHI            (6UL << 0U)
  41:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SW_PLL1PHI            (7UL << 0U)
  42:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
  43:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SYSPRE_MASK           (511UL << 8U)
  44:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SYSPRE_FIELD(n)       (((uint32_t)(n)) << 8U)
  45:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
  46:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_MCOSEL_MASK           (15UL << 20U)
  47:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_MCOSEL_NOCLOCK        (0UL << 20U)
  48:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_MCOSEL_LSI            (8UL << 20U)
  49:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_MCOSEL_IRCOSC         (9UL << 20U)
  50:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_MCOSEL_XOSC           (10UL << 20U)
  51:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_MCOSEL_PLL0PHI        (11UL << 20U)
  52:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_MCOSEL_PLL1PHI        (12UL << 20U)
  53:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
  54:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_MCOPRE_MASK           (63UL << 24U)
  55:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_MCOPRE_FIELD(n)       (((uint32_t)(n)) << 24U)
  56:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /** @} */
  57:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
  58:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
  59:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @name    RCC PLLCFGR register
  60:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @{
  61:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
  62:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0SRC_MASK          (3UL << 0U)
  63:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0SRC_NOCLOCK       (0UL << 0U)
  64:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0SRC_IRCOSC        (2UL << 0U)
  65:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0SRC_XOSC          (3UL << 0U)
  66:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
  67:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL1SRC_MASK          (3UL << 8U)
  68:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL1SRC_NOCLOCK       (0UL << 8U)
  69:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL1SRC_PLL0PHI1      (2UL << 8U)
  70:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL1SRC_XOSC          (3UL << 8U)
  71:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /** @} */
  72:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
  73:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
  74:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @name    RCC CCIPR1 register
  75:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @{
  76:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
  77:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_UARTSEL_MASK          (7UL << 0U)
  78:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_UARTSEL_NOCLOCK       (0UL << 0U)
  79:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_UARTSEL_IRCOSC        (4UL << 0U)
  80:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_UARTSEL_XOSC          (5UL << 0U)
  81:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_UARTSEL_PLL0PHI       (6UL << 0U)
  82:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_UARTSEL_LSI           (7UL << 0U)
  83:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
  84:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_I2CSEL_MASK           (7UL << 4U)
  85:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_I2CSEL_NOCLOCK        (0UL << 4U)
  86:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_I2CSEL_IRCOSC         (4UL << 4U)
  87:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_I2CSEL_XOSC           (5UL << 4U)
  88:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_I2CSEL_PLL0PHI        (6UL << 4U)
  89:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
  90:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SPISEL_MASK           (7UL << 8U)
  91:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SPISEL_NOCLOCK        (0UL << 8U)
  92:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SPISEL_IRCOSC         (4UL << 8U)
  93:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SPISEL_XOSC           (5UL << 8U)
  94:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SPISEL_PLL0PHI        (6UL << 8U)
  95:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SPISEL_I2S_CKIN       (7UL << 8U)
  96:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
  97:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_FDCANSEL_MASK         (7UL << 12U)
  98:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_FDCANSEL_NOCLOCK      (0UL << 12U)
  99:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_FDCANSEL_XOSC         (4UL << 12U)
 100:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_FDCANSEL_PLL0PHI      (5UL << 12U)
 101:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 102:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_ADCSEL_MASK           (7UL << 16U)
 103:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_ADCSEL_NOCLOCK        (0UL << 16U)
 104:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_ADCSEL_XOSC           (4UL << 16U)
 105:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_ADCSEL_PLL0PHI        (5UL << 16U)
 106:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_ADCSEL_PLL1PHI        (6UL << 16U)
 107:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 108:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SDADCSEL_MASK         (7UL << 20U)
 109:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SDADCSEL_NOCLOCK      (0UL << 20U)
 110:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SDADCSEL_XOSC         (4UL << 20U)
 111:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SDADCSEL_PLL0PHI      (5UL << 20U)
 112:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SDADCSEL_PLL1PHI      (6UL << 20U)
 113:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /** @} */
 114:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 115:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
 116:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @name    RCC CCIPR2 register
 117:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @{
 118:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
 119:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_UARTPRE_MASK          (31U << 0U)
 120:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_UARTPRE_FIELD(n)      (((uint32_t)(n)) << 0U)
 121:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 122:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_I2CPRE_MASK           (31U << 5U)
 123:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_I2CPRE_FIELD(n)       (((uint32_t)(n)) << 5U)
 124:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 125:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SPIPRE_MASK           (31U << 10U)
 126:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SPIPRE_FIELD(n)       (((uint32_t)(n)) << 10U)
 127:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 128:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_FDCANPRE_MASK         (31U << 15U)
 129:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_FDCANPRE_FIELD(n)     (((uint32_t)(n)) << 15U)
 130:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 131:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_ADCPRE_MASK           (63U << 20U)
 132:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_ADCPRE_FIELD(n)       (((uint32_t)(n)) << 20U)
 133:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 134:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SDADCPRE_MASK         (63U << 26U)
 135:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SDADCPRE_FIELD(n)     (((uint32_t)(n)) << 26U)
 136:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /** @} */
 137:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 138:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
 139:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @name    RCC LSCFGR register
 140:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @{
 141:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
 142:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_RTCSEL_MASK           (3UL << 9U)
 143:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_RTCSEL_NOCLOCK        (0UL << 9U)
 144:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_RTCSEL_LSI            (2UL << 9U)  /* LSI after LSIPRE prescaler division */
 145:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_RTCSEL_XOSC           (3UL << 9U)  /* XOSC divided by 32 */
 146:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 147:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_LSIPRE_MASK           (31UL << 0U)
 148:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_LSIPRE_FIELD(n)       (((uint32_t)(n)) << 0U)
 149:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /** @} */
 150:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 151:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
 152:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @name    PLLDIG PLL0DV register
 153:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @{
 154:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
 155:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0MFD_MASK          (127UL << 0U)
 156:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0MFD_FIELD(n)      (((uint32_t)(n)) << 0U)
 157:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 158:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0PREDIV_MASK       (7UL << 12U)
 159:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0PREDIV_FIELD(n)   (((uint32_t)(n)) << 12U)
 160:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 161:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0RFDPHI_MASK       (63UL << 16U)
 162:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0RFDPHI_FIELD(n)   (((uint32_t)(n)) << 16U)
 163:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 164:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0RFDPHI1_MASK      (15UL << 27U)
 165:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0RFDPHI1_FIELD(n)  (((uint32_t)(n)) << 27U)
 166:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /** @} */
 167:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 168:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
 169:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @name    PLLDIG PLL1DV register
 170:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @{
 171:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
 172:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL1MFD_MASK          (127UL << 0U)
 173:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL1MFD_FIELD(n)      (((uint32_t)(n)) << 0U)
 174:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 175:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL1RFDPHI_MASK       (63U << 16U)
 176:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL1RFDPHI_FIELD(n)   (((uint32_t)(n)) << 16U)
 177:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /** @} */
 178:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 179:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
 180:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @name    NVMPC PFCR1 register
 181:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @{
 182:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
 183:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 184:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_NVMCCBFEN_MASK        (1UL << 0U)
 185:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_NVMCCBFEN_FIELD(n)    (((uint32_t)(n)) << 0U)
 186:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 187:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_NVMDCBFEN_MASK        (1UL << 1U)
 188:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_NVMDCBFEN_FIELD(n)    ((n) << 1U)
 189:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 190:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_NVMRWSC_MASK          (1FUL << 8U)
 191:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_NVMRWSC_FIELD(n)      (((uint32_t)(n)) << 8U)
 192:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 193:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_NVMAPC_MASK           (7UL << 13U)
 194:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_NVMAPC_FIELD(n)       (((uint32_t)(n)) << 13U)
 195:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /** @} */
 196:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 197:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
 198:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @name    Internal oscillators
 199:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @{
 200:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
 201:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_IRCOSCCLK             16000000UL
 202:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_LSICLK                1000000UL
 203:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /** @} */
 204:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 205:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /*===========================================================================*/
 206:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /* Module pre-compile time settings.                                         */
 207:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /*===========================================================================*/
 208:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 209:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /*===========================================================================*/
 210:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /* Derived constants and error checks.                                       */
 211:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /*===========================================================================*/
 212:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 213:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /* Configuration file checks.*/
 214:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(SR5E1xxx_CLOCKCONF)
 215:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "SR5E1xxx_CLOCKCONF not defined in clock_cfg.h"
 216:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 217:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 218:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_SMP_MODE) || defined(__DOXYGEN__)
 219:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_SMP_MODE not defined in clock_cfg.h"
 220:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 221:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 222:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_XOSC_ENABLED) || defined(__DOXYGEN__)
 223:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_XOSC_ENABLED not defined in clock_cfg.h"
 224:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 225:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 226:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_LSI_ENABLED) || defined(__DOXYGEN__)
 227:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_LSI_ENABLED not defined in clock_cfg.h"
 228:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 229:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 230:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_XOSCCLK)
 231:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_XOSCCLK not defined in clock_cfg.h"
 232:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 233:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 234:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_XOSC_BYPASS)
 235:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_XOSC_BYPASS not defined in clock_cfg.h"
 236:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 237:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 238:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_PLL0SRC) || defined(__DOXYGEN__)
 239:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_PLL0SRC not defined in clock_cfg.h"
 240:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 241:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 242:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_PLL0MFD_VALUE) || defined(__DOXYGEN__)
 243:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_PLL0MFD_VALUE not defined in clock_cfg.h"
 244:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 245:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 246:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_PLL0PREDIV_VALUE) || defined(__DOXYGEN__)
 247:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_PLL0PREDIV_VALUE not defined in clock_cfg.h"
 248:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 249:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 250:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_PLL0RFDPHI_VALUE) || defined(__DOXYGEN__)
 251:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_PLL0RFDPHI_VALUE not defined in clock_cfg.h"
 252:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 253:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 254:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_PLL0RFDPHI1_VALUE) || defined(__DOXYGEN__)
 255:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_PLL0RFDPHI1_VALUE not defined in clock_cfg.h"
 256:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 257:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 258:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_PLL1SRC) || defined(__DOXYGEN__)
 259:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_PLL1SRC not defined in clock_cfg.h"
 260:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 261:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 262:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_PLL1MFD_VALUE) || defined(__DOXYGEN__)
 263:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_PLL1MFD_VALUE not defined in clock_cfg.h"
 264:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 265:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 266:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_PLL1RFDPHI_VALUE) || defined(__DOXYGEN__)
 267:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_PLL1RFDPHI_VALUE not defined in clock_cfg.h"
 268:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 269:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 270:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_SW) || defined(__DOXYGEN__)
 271:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_SW not defined in clock_cfg.h"
 272:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 273:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 274:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_SYSPRE_VALUE) || defined(__DOXYGEN__)
 275:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_SYSPRE_VALUE not defined in clock_cfg.h"
 276:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 277:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 278:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_UARTSEL) || defined(__DOXYGEN__)
 279:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_UARTSEL not defined in clock_cfg.h"
 280:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 281:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 282:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_I2CSEL) || defined(__DOXYGEN__)
 283:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_I2CSEL not defined in clock_cfg.h"
 284:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 285:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 286:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_SPISEL) || defined(__DOXYGEN__)
 287:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_SPISEL not defined in clock_cfg.h"
 288:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 289:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 290:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_FDCANSEL) || defined(__DOXYGEN__)
 291:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_FDCANSEL not defined in clock_cfg.h"
 292:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 293:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 294:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_ADCSEL) || defined(__DOXYGEN__)
 295:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_ADCSEL not defined in clock_cfg.h"
 296:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 297:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 298:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_SDADCSEL) || defined(__DOXYGEN__)
 299:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_SDADCSEL not defined in clock_cfg.h"
 300:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 301:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 302:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_MCOSEL) || defined(__DOXYGEN__)
 303:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_MCOSEL not defined in clock_cfg.h"
 304:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 305:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 306:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_RTCSEL) || defined(__DOXYGEN__)
 307:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_RTCSEL not defined in clock_cfg.h"
 308:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 309:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 310:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_UARTPRE_VALUE) || defined(__DOXYGEN__)
 311:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_UARTPRE_VALUE not defined in clock_cfg.h"
 312:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 313:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 314:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_I2CPRE_VALUE) || defined(__DOXYGEN__)
 315:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_I2CPRE_VALUE not defined in clock_cfg.h"
 316:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 317:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 318:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_SPIPRE_VALUE) || defined(__DOXYGEN__)
 319:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_SPIPRE_VALUE not defined in clock_cfg.h"
 320:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 321:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 322:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_FDCANPRE_VALUE) || defined(__DOXYGEN__)
 323:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_FDCANPRE_VALUE not defined in clock_cfg.h"
 324:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 325:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 326:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_ADCPRE_VALUE) || defined(__DOXYGEN__)
 327:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_ADCPRE_VALUE not defined in clock_cfg.h"
 328:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 329:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 330:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_SDADCPRE_VALUE) || defined(__DOXYGEN__)
 331:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_SDADCPRE_VALUE not defined in clock_cfg.h"
 332:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 333:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 334:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_MCOPRE_VALUE) || defined(__DOXYGEN__)
 335:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_MCOPRE_VALUE not defined in clock_cfg.h"
 336:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 337:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 338:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_LSIPRE_VALUE) || defined(__DOXYGEN__)
 339:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_LSIPRE_VALUE not defined in clock_cfg.h"
 340:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 341:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 342:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /* If SPISEL = I2S_CKIN, the value of I2S clock on the CKIN pin must be
 343:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****    specified in the clock configuration file.*/
 344:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_SPISEL == CLOCK_SPISEL_I2S_CKIN)
 345:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !defined(CLOCK_CFG_I2S_CKIN) || defined(__DOXYGEN__)
 346:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_I2S_CKIN not defined in clock_cfg.h"
 347:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 348:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 349:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 350:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /* Clock Limits */
 351:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SYSCLK_MAX            300000000UL
 352:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 353:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_XOSCCLK_MAX           40000000UL
 354:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_XOSCCLK_BYP_MAX       100000000UL
 355:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_XOSCCLK_MIN           4000000UL
 356:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_XOSCCLK_BYP_MIN       4000000UL
 357:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 358:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0IN_MAX            56000000UL
 359:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0IN_MIN            8000000UL
 360:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0VCO_MAX           1400000000UL
 361:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0VCO_MIN           600000000UL
 362:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0PHI_MAX           700000000UL
 363:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0PHI_MIN           4762000UL
 364:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0PHI1_MAX          175000000UL
 365:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0PHI1_MIN          20000000UL
 366:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL1IN_MAX            87500000UL
 367:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL1IN_MIN            37500000UL
 368:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL1VCO_MAX           1400000000UL
 369:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL1VCO_MIN           600000000UL
 370:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL1PHI_MAX           700000000UL
 371:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL1PHI_MIN           4762000UL
 372:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 373:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_UARTCLK_MAX           100000000UL
 374:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_I2CCLK_MAX            100000000UL
 375:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SPICLK_MS_SPI1_4_MAX  50000000UL
 376:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SPICLK_MS_SPI2_3_MAX  37500000UL
 377:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SPICLK_SL_MAX         50000000UL
 378:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_I2SCLK_MAX            100000000UL
 379:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_FDCANCLK_MAX          80000000UL
 380:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_ADCCLK_MAX            37500000UL
 381:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SDADCCLK_MAX          16000000UL
 382:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 383:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /*Checks on XOSC.*/
 384:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_XOSC_ENABLED
 385:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 386:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_XOSCCLK == 0U
 387:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_XOSCCLK is zero in clock_cfg.h"
 388:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #else /* CLOCK_CFG_XOSCCLK != 0 */
 389:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_XOSC_BYPASS
 390:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 391:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_XOSCCLK < CLOCK_XOSCCLK_BYP_MIN) ||                          \
 392:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     (CLOCK_CFG_XOSCCLK > CLOCK_XOSCCLK_BYP_MAX)
 393:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "out of limits  CLOCK_XOSCCLK value"
 394:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 395:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 396:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #else /* !CLOCK_CFG_XOSC_BYPASS */
 397:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 398:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_XOSCCLK < CLOCK_XOSCCLK_MIN) ||                              \
 399:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     (CLOCK_CFG_XOSCCLK > CLOCK_XOSCCLK_MAX)
 400:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "out of limits  CLOCK_XOSCCLK value"
 401:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 402:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 403:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif /* !CLOCK_CFG_XOSC_BYPASS */
 404:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif /* CLOCK_CFG_XOSCCLK != 0 */
 405:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 406:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #else /* !CLOCK_CFG_XOSC_ENABLED */
 407:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 408:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SW == CLOCK_SW_XOSC
 409:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_SW requires XOSC"
 410:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 411:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 412:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_SW == CLOCK_SW_PLL0PHI) &&                                   \
 413:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     (CLOCK_CFG_PLL0SRC == CLOCK_PLL0SRC_XOSC)
 414:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_SW or CLOCK_CFG_PLL0SRC require XOSC"
 415:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 416:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 417:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_SW == CLOCK_SW_PLL1PHI) &&                                   \
 418:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     (CLOCK_CFG_PLL1SRC == CLOCK_PLL1SRC_XOSC)
 419:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_SW or CLOCK_CFG_PLL1SRC require XOSC"
 420:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 421:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 422:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_SW == CLOCK_SW_PLL1PHI) &&                                   \
 423:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     (CLOCK_CFG_PLL1SRC == CLOCK_PLL1SRC_PLL0PHI1) &&                        \
 424:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     (CLOCK_CFG_PLL0SRC == CLOCK_PLL0SRC_XOSC)
 425:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_SW or CLOCK_CFG_PLL1SRC require XOSC"
 426:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 427:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 428:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_MCOSEL == CLOCK_MCOSEL_XOSC) ||                              \
 429:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     ((CLOCK_CFG_MCOSEL == CLOCK_MCOSEL_PLL0PHI) &&                          \
 430:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****      (CLOCK_CFG_PLL0SRC == CLOCK_PLL0SRC_XOSC)) ||                          \
 431:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     ((CLOCK_CFG_MCOSEL == CLOCK_MCOSEL_PLL1PHI) &&                          \
 432:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****      (CLOCK_CFG_PLL1SRC == CLOCK_PLL1SRC_XOSC)) 
 433:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_MCOSEL requires XOSC"
 434:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 435:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 436:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_UARTSEL == CLOCK_UARTSEL_XOSC) ||                            \
 437:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     ((CLOCK_CFG_UARTSEL == CLOCK_UARTSEL_PLL0PHI) &&                        \
 438:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****      (CLOCK_CFG_PLL0SRC == CLOCK_PLL0SRC_XOSC))
 439:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_UARTSEL requires XOSC"
 440:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 441:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 442:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_I2CSEL == CLOCK_I2CSEL_XOSC) ||                              \
 443:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     ((CLOCK_CFG_I2CSEL == CLOCK_I2CSEL_PLL0PHI) &&                          \
 444:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****      (CLOCK_CFG_PLL0SRC == CLOCK_PLL0SRC_XOSC))
 445:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_I2CSEL requires XOSC"
 446:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 447:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 448:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_SPISEL == CLOCK_SPISEL_XOSC) ||                              \
 449:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     ((CLOCK_CFG_SPISEL == CLOCK_SPISEL_PLL0PHI) &&                          \
 450:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****      (CLOCK_CFG_PLL0SRC == CLOCK_PLL0SRC_XOSC))
 451:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_SPISEL requires XOSC"
 452:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 453:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 454:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_FDCANSEL == CLOCK_FDCANSEL_XOSC) ||                          \
 455:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     ((CLOCK_CFG_FDCANSEL == CLOCK_FDCANSEL_PLL0PHI) &&                      \
 456:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****      (CLOCK_CFG_PLL0SRC == CLOCK_PLL0SRC_XOSC))
 457:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_FDCANSEL requires XOSC"
 458:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 459:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 460:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_ADCSEL == CLOCK_ADCSEL_XOSC) ||                              \
 461:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     ((CLOCK_CFG_ADCSEL == CLOCK_ADCSEL_PLL0PHI) &&                          \
 462:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****      (CLOCK_CFG_PLL0SRC == CLOCK_PLL0SRC_XOSC)) ||                          \
 463:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     ((CLOCK_CFG_ADCSEL == CLOCK_ADCSEL_PLL1PHI) &&                          \
 464:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****      (CLOCK_CFG_PLL1SRC == CLOCK_PLL1SRC_XOSC)) 
 465:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_ADCSEL requires XOSC"
 466:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 467:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 468:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_SDADCSEL == CLOCK_SDADCSEL_XOSC) ||                          \
 469:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     ((CLOCK_CFG_SDADCSEL == CLOCK_SDADCSEL_PLL0PHI) &&                      \
 470:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****      (CLOCK_CFG_PLL0SRC == CLOCK_PLL0SRC_XOSC)) ||                          \
 471:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     ((CLOCK_CFG_SDADCSEL == CLOCK_SDADCSEL_PLL1PHI) &&                      \
 472:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****      (CLOCK_CFG_PLL1SRC == CLOCK_PLL1SRC_XOSC)) 
 473:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_SDADCSEL requires XOSC"
 474:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 475:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 476:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_RTCSEL == CLOCK_RTCSEL_XOSCDIV
 477:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_RTCSEL requires XOSC"
 478:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 479:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 480:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif /* CLOCK_CFG_XOSC_ENABLED */
 481:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 482:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /*
 483:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * LSI related checks.
 484:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
 485:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !CLOCK_CFG_LSI_ENABLED
 486:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 487:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_UARTSEL == CLOCK_UARTSEL_LSI
 488:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_UARTSEL requires LSI"
 489:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 490:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 491:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_MCOSEL == CLOCK_MCOSEL_LSI
 492:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_MCOSEL requires LSI"
 493:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 494:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 495:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_RTCSEL == CLOCK_RTCSEL_LSI
 496:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "CLOCK_CFG_RTCSEL requires LSI"
 497:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 498:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 499:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif /* !CLOCK_CFG_LSI_ENABLED */
 500:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 501:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /* PLL0 enable check.*/
 502:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_SW == CLOCK_SW_PLL0PHI) ||                                   \
 503:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     (CLOCK_CFG_PLL1SRC == CLOCK_PLL1SRC_PLL0PHI1) ||                        \
 504:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     (CLOCK_CFG_MCOSEL == CLOCK_MCOSEL_PLL0PHI) ||                           \
 505:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     (CLOCK_CFG_UARTSEL == CLOCK_UARTSEL_PLL0PHI) ||                         \
 506:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     (CLOCK_CFG_I2CSEL == CLOCK_I2CSEL_PLL0PHI) ||                           \
 507:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     (CLOCK_CFG_SPISEL == CLOCK_SPISEL_PLL0PHI) ||                           \
 508:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     (CLOCK_CFG_FDCANSEL == CLOCK_FDCANSEL_PLL0PHI) ||                       \
 509:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     (CLOCK_CFG_ADCSEL == CLOCK_ADCSEL_PLL0PHI) ||                           \
 510:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     (CLOCK_CFG_SDADCSEL == CLOCK_SDADCSEL_PLL0PHI)
 511:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_ACTIVATE_PLL0         TRUE
 512:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #else
 513:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_ACTIVATE_PLL0         FALSE
 514:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 515:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 516:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /* PLL0 fields.*/
 517:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !((CLOCK_CFG_PLL0MFD_VALUE >= 8U) && (CLOCK_CFG_PLL0MFD_VALUE <= 127U))
 518:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_PLL0MFD_VALUE value in clock_cfg.h"
 519:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 520:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 521:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !((CLOCK_CFG_PLL0PREDIV_VALUE >= 0U) && (CLOCK_CFG_PLL0PREDIV_VALUE <= 7U))
 522:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_PLL0PREDIV_VALUE value in clock_cfg.h"
 523:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 524:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 525:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !((CLOCK_CFG_PLL0RFDPHI_VALUE >= 1U) && (CLOCK_CFG_PLL0RFDPHI_VALUE <= 63U))
 526:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_PLL0RFDPHI_VALUE value in clock_cfg.h"
 527:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 528:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 529:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !((CLOCK_CFG_PLL0RFDPHI1_VALUE >= 4U) && (CLOCK_CFG_PLL0RFDPHI1_VALUE <= 15U))
 530:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_PLL0RFDPHI1_VALUE value in clock_cfg.h"
 531:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 532:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 533:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /* PLL0 input clock.*/
 534:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_PLL0SRC == CLOCK_PLL0SRC_XOSC) || defined(__DOXYGEN__)
 535:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0IN                CLOCK_CFG_XOSCCLK
 536:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 537:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_PLL0SRC == CLOCK_PLL0SRC_IRCOSC
 538:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0IN                CLOCK_IRCOSCCLK
 539:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 540:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_PLL0SRC == CLOCK_PLL0SRC_NOCLOCK
 541:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0IN                0U
 542:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 543:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #else
 544:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_PLL0SRC value in clock_cfg.h"
 545:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 546:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 547:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_PLL0IN == 0U) && (CLOCK_ACTIVATE_PLL0 == TRUE)
 548:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "no PLL input clock"
 549:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 550:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 551:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if ((CLOCK_PLL0IN != 0U) && (CLOCK_ACTIVATE_PLL0 == TRUE)) &&              \
 552:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     ((CLOCK_PLL0IN < CLOCK_PLL0IN_MIN) || (CLOCK_PLL0IN > CLOCK_PLL0IN_MAX))
 553:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "out of limits CLOCK_PLL0IN value"
 554:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 555:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 556:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /* PLL0 VCO clock.*/
 557:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_PLL0PREDIV_VALUE == 0U)
 558:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0VCO               0U
 559:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #else
 560:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0VCO                                                       \
 561:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****   ((2U * CLOCK_CFG_PLL0MFD_VALUE * CLOCK_PLL0IN) / CLOCK_CFG_PLL0PREDIV_VALUE)
 562:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 563:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 564:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_PLL0VCO != 0U) && (CLOCK_ACTIVATE_PLL0 == TRUE) &&               \
 565:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     ((CLOCK_PLL0VCO < CLOCK_PLL0VCO_MIN) || (CLOCK_PLL0VCO > CLOCK_PLL0VCO_MAX))
 566:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "out of limits CLOCK_PLL0VCO value"
 567:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 568:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 569:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /* PLL0 output clocks.*/
 570:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0PHI                                                       \
 571:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****   ((CLOCK_PLL0VCO / CLOCK_CFG_PLL0RFDPHI_VALUE) / 2U)
 572:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 573:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_ACTIVATE_PLL0 == TRUE) &&                                        \
 574:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     ((CLOCK_PLL0PHI < CLOCK_PLL0PHI_MIN) || (CLOCK_PLL0PHI > CLOCK_PLL0PHI_MAX))
 575:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "out of limits CLOCK_PLL0PHI value"
 576:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 577:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 578:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL0PHI1                                                      \
 579:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****   ((CLOCK_PLL0VCO / CLOCK_CFG_PLL0RFDPHI1_VALUE) / 2U)
 580:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 581:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_ACTIVATE_PLL0 == TRUE) &&                                        \
 582:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     ((CLOCK_PLL0PHI1 < CLOCK_PLL0PHI1_MIN) || (CLOCK_PLL0PHI1 > CLOCK_PLL0PHI1_MAX))
 583:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "out of limits CLOCK_PLL0PHI1 value"
 584:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 585:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 586:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /* PLL1 enable check.*/
 587:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_SW == CLOCK_SW_PLL1PHI) ||                                   \
 588:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     (CLOCK_CFG_MCOSEL == CLOCK_MCOSEL_PLL1PHI) ||                           \
 589:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     (CLOCK_CFG_ADCSEL == CLOCK_ADCSEL_PLL1PHI) ||                           \
 590:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     (CLOCK_CFG_SDADCSEL == CLOCK_SDADCSEL_PLL1PHI)
 591:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_ACTIVATE_PLL1         TRUE
 592:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #else
 593:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_ACTIVATE_PLL1         FALSE
 594:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 595:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 596:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /* PLL1 fields.*/
 597:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !((CLOCK_CFG_PLL1MFD_VALUE >= 16U) && (CLOCK_CFG_PLL1MFD_VALUE <= 34U))
 598:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_PLL1MFD_VALUE value in clock_cfg.h"
 599:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 600:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 601:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if !((CLOCK_CFG_PLL1RFDPHI_VALUE >= 1U) && (CLOCK_CFG_PLL1RFDPHI_VALUE <= 63U))
 602:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_PLL1RFDPHI_VALUE value in clock_cfg.h"
 603:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 604:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 605:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /* PLL1 input clock.*/
 606:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_PLL1SRC == CLOCK_PLL1SRC_PLL0PHI1) || defined(__DOXYGEN__)
 607:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL1IN                CLOCK_PLL0PHI1
 608:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 609:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_PLL1SRC == CLOCK_PLL1SRC_XOSC
 610:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL1IN                CLOCK_CFG_XOSCCLK
 611:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 612:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_PLL1SRC == CLOCK_PLL1SRC_NOCLOCK
 613:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL1IN                0U
 614:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 615:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #else
 616:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_PLL1SRC value in clock_cfg.h"
 617:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 618:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 619:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_PLL1IN == 0U && CLOCK_ACTIVATE_PLL1 == TRUE)
 620:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "no PLL input clock"
 621:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 622:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 623:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if ((CLOCK_PLL1IN != 0U) && (CLOCK_ACTIVATE_PLL1 == TRUE)) &&              \
 624:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     ((CLOCK_PLL1IN < CLOCK_PLL1IN_MIN) || (CLOCK_PLL1IN > CLOCK_PLL1IN_MAX))
 625:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "out of limits CLOCK_PLL1IN value"
 626:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 627:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 628:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /* PLL1 VCO clock.*/
 629:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL1VCO                                                       \
 630:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****   (CLOCK_PLL1IN * CLOCK_CFG_PLL1MFD_VALUE)
 631:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 632:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_ACTIVATE_PLL1 == TRUE) &&                                        \
 633:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     ((CLOCK_PLL1VCO < CLOCK_PLL1VCO_MIN) || (CLOCK_PLL1VCO > CLOCK_PLL1VCO_MAX))
 634:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "out of limits CLOCK_PLL1VCO value"
 635:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 636:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 637:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /* PLL1 output clock.*/
 638:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PLL1PHI                                                       \
 639:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****   ((CLOCK_PLL1VCO / CLOCK_CFG_PLL1RFDPHI_VALUE) / 2U)
 640:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 641:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_ACTIVATE_PLL1 == TRUE) &&                                        \
 642:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     ((CLOCK_PLL1PHI < CLOCK_PLL1PHI_MIN) || (CLOCK_PLL1PHI > CLOCK_PLL1PHI_MAX))
 643:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "out of limits CLOCK_PLL1PHI value"
 644:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 645:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 646:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /* SYSCLK source.*/
 647:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_SW == CLOCK_SW_IRCOSC) || defined(__DOXYGEN__)
 648:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SYSCLK                CLOCK_IRCOSCCLK
 649:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 650:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif (CLOCK_CFG_SW == CLOCK_SW_XOSC)
 651:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SYSCLK                CLOCK_CFG_XOSCCLK
 652:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 653:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif (CLOCK_CFG_SW == CLOCK_SW_PLL0PHI)
 654:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SYSCLK                CLOCK_PLL0PHI
 655:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 656:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif (CLOCK_CFG_SW == CLOCK_SW_PLL1PHI)
 657:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SYSCLK                CLOCK_PLL1PHI
 658:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 659:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #else
 660:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_SW value in clock_cfg.h"
 661:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 662:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 663:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /* SYSCLK check.*/
 664:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_SYSCLK > CLOCK_SYSCLK_MAX
 665:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "out of limits CLOCK_SYSCLK value"
 666:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 667:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 668:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /* SYSCLKDIV source.*/
 669:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if ((CLOCK_CFG_SYSPRE_VALUE >= 0U) && (CLOCK_CFG_SYSPRE_VALUE <= 511U))
 670:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define  CLOCK_SYSCLKDIV             (CLOCK_SYSCLK / (CLOCK_CFG_SYSPRE_VALUE + 1U))
 671:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #else
 672:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_SYSPRE_VALUE value in clock_cfg.h"
 673:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 674:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 675:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /* APB1 frequency.*/
 676:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PCLK1                 (CLOCK_SYSCLKDIV / 4U)
 677:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 678:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /* APB2 frequency.*/
 679:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_PCLK2                 (CLOCK_SYSCLKDIV / 2U)
 680:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 681:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
 682:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   TIM clock.
 683:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
 684:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_TIMCLK1               (CLOCK_PCLK2 * 2U)
 685:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_TIMCLK2               (CLOCK_PCLK1 * 2U)
 686:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_TIMCLK3               (CLOCK_PCLK1 * 2U)
 687:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_TIMCLK4               (CLOCK_PCLK2 * 2U)
 688:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_TIMCLK5               (CLOCK_PCLK2 * 2U)
 689:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_TIMCLK6               (CLOCK_PCLK1 * 2U)
 690:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_TIMCLK7               (CLOCK_PCLK1 * 2U)
 691:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_TIMCLK8               (CLOCK_PCLK2 * 2U)
 692:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_TIMCLK15              (CLOCK_PCLK2 * 2U)
 693:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_TIMCLK16              (CLOCK_PCLK2 * 2U)
 694:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_TIMTSCLK              (CLOCK_PCLK1 * 2U)
 695:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 696:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
 697:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   MCO divider clock frequency.
 698:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
 699:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_MCOSEL == CLOCK_MCOSEL_NOCLOCK) || defined(__DOXYGEN__)
 700:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_MCODIVCLK             0U
 701:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 702:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_MCOSEL == CLOCK_MCOSEL_LSI
 703:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_MCODIVCLK             CLOCK_LSICLK
 704:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 705:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_MCOSEL == CLOCK_MCOSEL_IRCOSC
 706:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_MCODIVCLK             CLOCK_IRCOSCCLK
 707:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 708:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_MCOSEL == CLOCK_MCOSEL_XOSC
 709:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_MCODIVCLK             CLOCK_CFG_XOSCCLK
 710:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 711:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_MCOSEL == CLOCK_MCOSEL_PLL0PHI
 712:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_MCODIVCLK             CLOCK_PLL0PHI
 713:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 714:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_MCOSEL == CLOCK_MCOSEL_PLL1PHI
 715:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_MCODIVCLK             CLOCK_PLL1PHI
 716:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 717:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #else
 718:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_MCOSEL value in clock_cfg.h"
 719:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 720:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 721:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
 722:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   MCO output pin clock frequency.
 723:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
 724:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_MCOPRE_VALUE == 0U)
 725:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_MCOCLK                CLOCK_MCODIVCLK
 726:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif ((CLOCK_CFG_MCOPRE_VALUE > 0U) && (CLOCK_CFG_MCOPRE_VALUE <= 63U))
 727:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_MCOCLK                (CLOCK_MCODIVCLK / (2U * CLOCK_CFG_MCOPRE_VALUE))
 728:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #else
 729:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_MCOPRE_VALUE value in clock_cfg.h"
 730:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 731:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 732:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
 733:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   RTC clock.
 734:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
 735:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_LSIPRE_VALUE == 0U)
 736:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_LSIDIVCLK             CLOCK_LSICLK
 737:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif ((CLOCK_CFG_LSIPRE_VALUE > 0U) && (CLOCK_CFG_LSIPRE_VALUE <= 31U))
 738:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_LSIDIVCLK             (CLOCK_LSICLK / (2U * CLOCK_CFG_LSIPRE_VALUE))
 739:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #else
 740:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_LSIPRE_VALUE value in clock_cfg.h"
 741:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 742:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 743:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_RTCSEL == CLOCK_RTCSEL_NOCLOCK) || defined(__DOXYGEN__)
 744:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_RTCSELCLK             0U
 745:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 746:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_RTCSEL == CLOCK_RTCSEL_LSI
 747:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_RTCSELCLK             CLOCK_LSIDIVCLK
 748:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 749:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_RTCSEL == CLOCK_RTCSEL_XOSC
 750:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_RTCSELCLK             CLOCK_CFG_XOSCCLK
 751:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 752:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #else
 753:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_RTCSEL value in clock_cfg.h"
 754:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 755:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 756:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
 757:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   UART clock.
 758:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
 759:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_UARTSEL == CLOCK_UARTSEL_NOCLOCK) || defined(__DOXYGEN__)
 760:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_UARTSELCLK            0U
 761:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 762:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_UARTSEL == CLOCK_UARTSEL_IRCOSC
 763:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_UARTSELCLK            CLOCK_IRCOSCCLK
 764:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 765:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_UARTSEL == CLOCK_UARTSEL_XOSC
 766:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_UARTSELCLK            CLOCK_CFG_XOSCCLK
 767:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 768:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_UARTSEL == CLOCK_UARTSEL_PLL0PHI
 769:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_UARTSELCLK            CLOCK_PLL0PHI
 770:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 771:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_UARTSEL == CLOCK_UARTSEL_LSI
 772:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_UARTSELCLK            CLOCK_LSICLK
 773:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 774:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #else
 775:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_UARTSEL value in clock_cfg.h"
 776:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 777:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 778:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if ((CLOCK_CFG_UARTPRE_VALUE >= 0U) && (CLOCK_CFG_UARTPRE_VALUE <= 31U))
 779:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_UARTCLK               (CLOCK_UARTSELCLK / (CLOCK_CFG_UARTPRE_VALUE + 1U))
 780:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #else
 781:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_UARTPRE_VALUE value in clock_cfg.h"
 782:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 783:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 784:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_UARTCLK > CLOCK_UARTCLK_MAX
 785:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "out of limits CLOCK_UARTCLK value"
 786:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 787:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 788:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_UART1CLK              CLOCK_UARTCLK
 789:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_UART2CLK              CLOCK_UARTCLK
 790:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_UART3CLK              CLOCK_UARTCLK
 791:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 792:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
 793:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   I2C clock.
 794:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
 795:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_I2CSEL == CLOCK_I2CSEL_NOCLOCK) || defined(__DOXYGEN__)
 796:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_I2CSELCLK             0U
 797:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 798:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_I2CSEL == CLOCK_I2CSEL_IRCOSC
 799:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_I2CSELCLK             CLOCK_IRCOSCCLK
 800:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 801:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_I2CSEL == CLOCK_I2CSEL_XOSC
 802:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_I2CSELCLK             CLOCK_CFG_XOSCCLK
 803:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 804:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_I2CSEL == CLOCK_I2CSEL_PLL0PHI
 805:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_I2CSELCLK             CLOCK_PLL0PHI
 806:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 807:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #else
 808:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_I2CSEL value in clock_cfg.h"
 809:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 810:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 811:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if ((CLOCK_CFG_I2CPRE_VALUE >= 0U) && (CLOCK_CFG_I2CPRE_VALUE <= 31U))
 812:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_I2CCLK                (CLOCK_I2CSELCLK / (CLOCK_CFG_I2CPRE_VALUE + 1U))
 813:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #else
 814:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_I2CPRE_VALUE value in clock_cfg.h"
 815:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 816:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 817:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_I2CCLK > CLOCK_I2CCLK_MAX
 818:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "out of limits CLOCK_I2CCLK value"
 819:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 820:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 821:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
 822:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   SPI/I2S clock.
 823:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
 824:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_SPISEL == CLOCK_SPISEL_NOCLOCK) || defined(__DOXYGEN__)
 825:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SPISELCLK             0U
 826:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 827:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_SPISEL == CLOCK_SPISEL_IRCOSC
 828:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SPISELCLK             CLOCK_IRCOSCCLK
 829:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 830:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_SPISEL == CLOCK_SPISEL_XOSC
 831:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SPISELCLK             CLOCK_CFG_XOSCCLK
 832:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 833:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_SPISEL == CLOCK_SPISEL_PLL0PHI
 834:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SPISELCLK             CLOCK_PLL0PHI
 835:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 836:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_SPISEL == CLOCK_SPISEL_I2S_CKIN
 837:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SPISELCLK             CLOCK_CFG_I2S_CKIN
 838:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 839:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #else
 840:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_SPISEL value in clock_cfg.h"
 841:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 842:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 843:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if ((CLOCK_CFG_SPIPRE_VALUE >= 0U) && (CLOCK_CFG_SPIPRE_VALUE <= 31U))
 844:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SPICLK                (CLOCK_SPISELCLK / (CLOCK_CFG_SPIPRE_VALUE + 1U))
 845:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #else
 846:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_SPIPRE_VALUE value in clock_cfg.h"
 847:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 848:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 849:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SPI1CLK               CLOCK_PCLK2
 850:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SPI2CLK               CLOCK_PCLK1
 851:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SPI3CLK               CLOCK_PCLK1
 852:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SPI4CLK               CLOCK_PCLK2
 853:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_I2S2CLK               CLOCK_SPICLK
 854:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_I2S3CLK               CLOCK_SPICLK
 855:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 856:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
 857:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   FDCAN clock.
 858:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
 859:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_FDCANSEL == CLOCK_FDCANSEL_NOCLOCK) || defined(__DOXYGEN__)
 860:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_FDCANSELCLK           0U
 861:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 862:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_FDCANSEL == CLOCK_FDCANSEL_XOSC
 863:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_FDCANSELCLK           CLOCK_CFG_XOSCCLK
 864:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 865:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_FDCANSEL == CLOCK_FDCANSEL_PLL0PHI
 866:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_FDCANSELCLK           CLOCK_PLL0PHI
 867:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 868:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #else
 869:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_FDCANSEL value in clock_cfg.h"
 870:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 871:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 872:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if ((CLOCK_CFG_FDCANPRE_VALUE >= 0U) && (CLOCK_CFG_FDCANPRE_VALUE <= 31U))
 873:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_FDCANCLK              (CLOCK_FDCANSELCLK / (CLOCK_CFG_FDCANPRE_VALUE + 1U))
 874:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #else
 875:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_FDCANPRE_VALUE value in clock_cfg.h"
 876:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 877:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 878:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_FDCANCLK > CLOCK_FDCANCLK_MAX
 879:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "out of limits CLOCK_FDCANCLK value"
 880:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 881:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 882:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
 883:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   ADC clock.
 884:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
 885:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_ADCSEL == CLOCK_ADCSEL_NOCLOCK) || defined(__DOXYGEN__)
 886:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_ADCSELCLK             0U
 887:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 888:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_ADCSEL == CLOCK_ADCSEL_XOSC
 889:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_ADCSELCLK             CLOCK_CFG_XOSCCLK
 890:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 891:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_ADCSEL == CLOCK_ADCSEL_PLL0PHI
 892:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_ADCSELCLK             CLOCK_PLL0PHI
 893:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 894:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_ADCSEL == CLOCK_ADCSEL_PLL1PHI
 895:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_ADCSELCLK             CLOCK_PLL1PHI
 896:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 897:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #else
 898:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_ADCSEL value in clock_cfg.h"
 899:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 900:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /* The range of values of ADCPRE must be verified */
 901:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_ADCPRE_VALUE == 0U)
 902:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_ADCCLK                CLOCK_ADCSELCLK
 903:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif ((CLOCK_CFG_ADCPRE_VALUE > 0U) && (CLOCK_CFG_ADCPRE_VALUE <= 63U))
 904:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_ADCCLK                (CLOCK_ADCSELCLK / (2U * CLOCK_CFG_ADCPRE_VALUE))
 905:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #else
 906:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_ADCPRE_VALUE value in clock_cfg.h"
 907:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 908:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 909:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_ADC12CLK              CLOCK_ADCCLK
 910:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_ADC345CLK             CLOCK_ADCCLK
 911:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 912:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
 913:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   SDADC clock.
 914:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
 915:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_SDADCSEL == CLOCK_SDADCSEL_NOCLOCK) || defined(__DOXYGEN__)
 916:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SDADCSELCLK           0U
 917:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 918:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_SDADCSEL == CLOCK_SDADCSEL_XOSC
 919:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SDADCSELCLK           CLOCK_CFG_XOSCCLK
 920:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 921:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_SDADCSEL == CLOCK_SDADCSEL_PLL0PHI
 922:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SDADCSELCLK           CLOCK_PLL0PHI
 923:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 924:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif CLOCK_CFG_SDADCSEL == CLOCK_SDADCSEL_PLL1PHI
 925:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SDADCSELCLK           CLOCK_PLL1PHI
 926:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 927:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #else
 928:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_SDADCSEL value in clock_cfg.h"
 929:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 930:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /* The range of values of SDADCPRE must be verified */
 931:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_CFG_SDADCPRE_VALUE == 0U)
 932:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SDADCCLK              CLOCK_SDADCSELCLK
 933:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif ((CLOCK_CFG_SDADCPRE_VALUE > 0U) && (CLOCK_CFG_SDADCPRE_VALUE <= 63U))
 934:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_SDADCCLK              (CLOCK_SDADCSELCLK / (2U * CLOCK_CFG_SDADCPRE_VALUE))
 935:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #else
 936:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "invalid CLOCK_CFG_SDADCPRE_VALUE value in clock_cfg.h"
 937:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 938:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 939:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_SDADCCLK > CLOCK_SDADCCLK_MAX
 940:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #error "out of limits CLOCK_SDADCCLK value"
 941:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 942:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 943:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /* Flash wait state (APC = 0) settings.*/
 944:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if (CLOCK_SYSCLKDIV <= 136000000UL) || defined(__DOXYGEN__)
 945:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_NVMRWSC_VALUE         3U /* 0 < core frequency < 136MHz  */
 946:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 947:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif (CLOCK_SYSCLKDIV <= 170000000UL)
 948:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_NVMRWSC_VALUE         4U /* 136MHz < core_freq <= 170MHz */
 949:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 950:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif (CLOCK_SYSCLKDIV <= 204000000UL)
 951:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_NVMRWSC_VALUE         5U /* 170MHz < core_freq <= 204MHz */
 952:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 953:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif (CLOCK_SYSCLKDIV <= 238000000UL)
 954:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_NVMRWSC_VALUE         6U /* 204MHz < core_freq <= 238MHz */
 955:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 956:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #elif (CLOCK_SYSCLKDIV <= 273000000UL)
 957:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_NVMRWSC_VALUE         7U /* 238MHz < core_freq <= 273MHz */
 958:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 959:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #else
 960:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #define CLOCK_NVMRWSC_VALUE         8U /* 273MHz < core_freq <= 307MHz */
 961:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 962:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 963:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 964:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /*===========================================================================*/
 965:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /* Module data structures and types.                                         */
 966:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /*===========================================================================*/
 967:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 968:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /*===========================================================================*/
 969:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /* Module macros.                                                            */
 970:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /*===========================================================================*/
 971:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 972:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /*===========================================================================*/
 973:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /* External declarations.                                                    */
 974:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /*===========================================================================*/
 975:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 976:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
 977:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   CMSIS system core clock variable.
 978:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
 979:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** extern uint32_t SystemCoreClock;
 980:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 981:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #ifdef __cplusplus
 982:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** extern "C" {
 983:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 984:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 985:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
 986:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Initializes clock
 987:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
 988:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
 989:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
 990:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** void clock_init(void);
 991:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 992:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #ifdef __cplusplus
 993:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
 994:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 995:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 996:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /*===========================================================================*/
 997:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /* Module inline functions.                                                  */
 998:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /*===========================================================================*/
 999:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1000:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1001:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables AHB1 peripherals clock [Low Word]
1002:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1003:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
1004:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
1005:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral clock to be enabled
1006:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @return              value of register AHB1LENR after the update
1007:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1008:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1009:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1010:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE uint32_t clock_enable_AHB1L(bool smode, uint32_t m) {
1011:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1012:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->AHB1LENR |= m;
1013:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     if (smode) {
1014:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C1_AHB1LSMENR |= m;
1015:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1016:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C2_AHB1LSMENR |= m;
1017:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
1018:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     }
1019:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     else {
1020:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C1_AHB1LSMENR &= ~m;
1021:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1022:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C2_AHB1LSMENR &= ~m;
1023:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
1024:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     }
1025:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1026:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return RCC->AHB1LENR;
1027:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1028:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1029:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1030:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables AHB1 peripherals clock [Low Word]
1031:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1032:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral clock to be disabled
1033:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @return              value of register AHB1LENR after the update
1034:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1035:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1036:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1037:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE uint32_t clock_disable_AHB1L(uint32_t m) {
1038:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1039:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->AHB1LENR &= ~m;
1040:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C1_AHB1LSMENR &= ~m;
1041:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1042:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C2_AHB1LSMENR &= ~m;
1043:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
1044:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1045:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return RCC->AHB1LENR;
1046:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1047:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1048:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1049:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if AHB1 peripheral clock [Low Word] is enabled
1050:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1051:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral clock to be checked
1052:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1053:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1054:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1055:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_AHB1L(uint32_t m) {
1056:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1057:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return (((RCC->AHB1LENR & m) == m) ? true : false);
1058:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1059:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1060:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1061:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets AHB1 peripherals [Low Word]
1062:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1063:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral to reset
1064:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1065:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1066:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1067:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_AHB1L(uint32_t m) {
1068:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1069:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->AHB1LRSTR |= m;
1070:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->AHB1LRSTR &= ~m;
1071:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     (void)RCC->AHB1LRSTR;
1072:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1073:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1074:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1075:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables AHB1 peripherals clock [High Word]
1076:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1077:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
1078:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
1079:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral clock to be enabled
1080:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @return              value of register AHB1HENR after the update
1081:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1082:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1083:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1084:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE uint32_t clock_enable_AHB1H(bool smode, uint32_t m) {
1085:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1086:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->AHB1HENR |= m;
1087:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     if (smode) {
1088:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C1_AHB1HSMENR |= m;
1089:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1090:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C2_AHB1HSMENR |= m;
1091:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
1092:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     }
1093:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     else {
1094:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C1_AHB1HSMENR &= ~m;
1095:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1096:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C2_AHB1HSMENR &= ~m;
1097:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
1098:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     }
1099:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1100:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return RCC->AHB1HENR;
1101:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1102:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1103:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1104:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables AHB1 peripherals clock [High Word]
1105:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1106:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral clock to be disabled
1107:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @return              value of register AHB1HENR after the update
1108:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1109:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1110:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1111:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE uint32_t clock_disable_AHB1H(uint32_t m) {
1112:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1113:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->AHB1HENR &= ~m;
1114:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C1_AHB1HSMENR &= ~m;
1115:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1116:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C2_AHB1HSMENR &= ~m;
1117:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
1118:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1119:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return RCC->AHB1HENR;
1120:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1121:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1122:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1123:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if AHB1 peripheral clock [High Word] is enabled
1124:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1125:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral clock to be checked
1126:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1127:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1128:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1129:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_AHB1H(uint32_t m) {
1130:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1131:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return (((RCC->AHB1HENR & m) == m) ? true : false);
1132:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1133:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1134:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1135:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets AHB1 peripherals [High Word]
1136:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1137:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral to reset
1138:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1139:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1140:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1141:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_AHB1H(uint32_t m) {
1142:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1143:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->AHB1HRSTR |= m;
1144:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->AHB1HRSTR &= ~m;
1145:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     (void)RCC->AHB1HRSTR;
1146:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1147:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1148:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1149:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables AHB2 peripherals clock [Low Word]
1150:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1151:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
1152:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
1153:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral clock to be enabled
1154:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @return              value of register AHB2LENR after the update
1155:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1156:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1157:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1158:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE uint32_t clock_enable_AHB2L(bool smode, uint32_t m) {
1159:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1160:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->AHB2LENR |= m;
1161:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     if (smode) {
1162:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C1_AHB2LSMENR |= m;
1163:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1164:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C2_AHB2LSMENR |= m;
1165:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
1166:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     }
1167:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     else {
1168:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C1_AHB2LSMENR &= ~m;
1169:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1170:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C2_AHB2LSMENR &= ~m;
1171:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
1172:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     }
1173:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1174:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return RCC->AHB2LENR;
1175:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1176:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1177:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1178:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables AHB2 peripherals clock [Low Word]
1179:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1180:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral clock to be disabled
1181:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @return              value of register AHB2LENR after the update
1182:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1183:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1184:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1185:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE uint32_t clock_disable_AHB2L(uint32_t m) {
1186:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1187:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->AHB2LENR &= ~m;
1188:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C1_AHB2LSMENR &= ~m;
1189:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1190:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C2_AHB2LSMENR &= ~m;
1191:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
1192:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1193:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return RCC->AHB2LENR;
1194:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1195:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1196:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1197:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if AHB2 peripheral clock [Low Word] is enabled
1198:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1199:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral clock to be checked
1200:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1201:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1202:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1203:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_AHB2L(uint32_t m) {
1204:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1205:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return (((RCC->AHB2LENR & m) == m) ? true : false);
1206:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1207:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1208:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1209:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets AHB2 peripherals [Low Word]
1210:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1211:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral to reset
1212:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1213:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1214:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1215:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_AHB2L(uint32_t m) {
1216:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1217:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->AHB2LRSTR |= m;
1218:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->AHB2LRSTR &= ~m;
1219:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     (void)RCC->AHB2LRSTR;
1220:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1221:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1222:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1223:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables AHB2 peripherals clock [High Word]
1224:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1225:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
1226:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
1227:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral clock to be enabled
1228:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @return              value of register AHB2HENR after the update
1229:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1230:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1231:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1232:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE uint32_t clock_enable_AHB2H(bool smode, uint32_t m) {
1233:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1234:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->AHB2HENR |= m;
1235:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     if (smode) {
1236:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C1_AHB2HSMENR |= m;
1237:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1238:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C2_AHB2HSMENR |= m;
1239:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
1240:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     }
1241:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     else {
1242:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C1_AHB2HSMENR &= ~m;
1243:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1244:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C2_AHB2HSMENR &= ~m;
1245:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
1246:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     }
1247:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1248:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return RCC->AHB2HENR;
1249:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1250:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1251:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1252:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables AHB2 peripherals clock [High Word]
1253:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1254:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral clock to be disabled
1255:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @return              value of register AHB2HENR after the update
1256:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1257:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1258:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1259:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE uint32_t clock_disable_AHB2H(uint32_t m) {
1260:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1261:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->AHB2HENR &= ~m;
1262:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C1_AHB2HSMENR &= ~m;
1263:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1264:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C2_AHB2HSMENR &= ~m;
1265:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
1266:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1267:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return RCC->AHB2HENR;
1268:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1269:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1270:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1271:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if AHB2 peripheral clock [High Word] is enabled
1272:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1273:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral clock to be checked
1274:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1275:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1276:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1277:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_AHB2H(uint32_t m) {
1278:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1279:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return (((RCC->AHB2HENR & m) == m) ? true : false);
1280:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1281:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1282:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1283:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets AHB2 peripherals [High Word]
1284:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1285:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral to reset
1286:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1287:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1288:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1289:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_AHB2H(uint32_t m) {
1290:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1291:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->AHB2HRSTR |= m;
1292:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->AHB2HRSTR &= ~m;
1293:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     (void)RCC->AHB2HRSTR;
1294:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1295:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1296:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1297:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables APB1 peripherals clock [Low Word]
1298:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1299:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
1300:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
1301:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral clock to be enabled
1302:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @return              value of register APB1LENR after the update
1303:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1304:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1305:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1306:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE uint32_t clock_enable_APB1L(bool smode, uint32_t m) {
1307:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1308:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->APB1LENR |= m;
1309:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     if (smode) {
1310:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C1_APB1LSMENR |= m;
1311:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1312:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C2_APB1LSMENR |= m;
1313:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
1314:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     }
1315:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     else {
1316:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C1_APB1LSMENR &= ~m;
1317:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1318:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C2_APB1LSMENR &= ~m;
1319:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
1320:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     }
1321:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1322:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return RCC->APB1LENR;
1323:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1324:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1325:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1326:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables APB1 peripherals clock [Low Word]
1327:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1328:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral clock to be disabled
1329:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @return              value of register APB1LENR after the update
1330:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1331:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1332:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1333:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE uint32_t clock_disable_APB1L(uint32_t m) {
1334:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1335:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->APB1LENR &= ~m;
1336:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C1_APB1LSMENR &= ~m;
1337:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1338:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C2_APB1LSMENR &= ~m;
1339:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
1340:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1341:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return RCC->APB1LENR;
1342:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1343:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1344:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1345:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if APB1 peripheral clock [Low Word] is enabled
1346:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1347:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral clock to be checked
1348:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1349:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1350:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1351:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_APB1L(uint32_t m) {
1352:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1353:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return (((RCC->APB1LENR & m) == m) ? true : false);
1354:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1355:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1356:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1357:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets APB1 peripherals [Low Word]
1358:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1359:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral to reset
1360:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1361:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1362:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1363:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_APB1L(uint32_t m) {
1364:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1365:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->APB1LRSTR |= m;
1366:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->APB1LRSTR &= ~m;
1367:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     (void)RCC->APB1LRSTR;
1368:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1369:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1370:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1371:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables APB2 peripherals clock [Low Word]
1372:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1373:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
1374:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
1375:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral clock to be enabled
1376:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @return              value of register APB2LENR after the update
1377:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1378:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1379:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1380:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE uint32_t clock_enable_APB2L(bool smode, uint32_t m) {
1381:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1382:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->APB2LENR |= m;
1383:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     if (smode) {
1384:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C1_APB2LSMENR |= m;
1385:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1386:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C2_APB2LSMENR |= m;
1387:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
1388:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     }
1389:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     else {
1390:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C1_APB2LSMENR &= ~m;
1391:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1392:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C2_APB2LSMENR &= ~m;
1393:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
1394:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     }
1395:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1396:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return RCC->APB2LENR;
1397:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1398:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1399:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1400:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables APB2 peripherals clock [Low Word]
1401:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1402:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral clock to be disabled
1403:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @return              value of register APB2LENR after the update
1404:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1405:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1406:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1407:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE uint32_t clock_disable_APB2L(uint32_t m) {
1408:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1409:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->APB2LENR &= ~m;
1410:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C1_APB2LSMENR &= ~m;
1411:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1412:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C2_APB2LSMENR &= ~m;
1413:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
1414:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1415:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return RCC->APB2LENR;
1416:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1417:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1418:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1419:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if APB2 peripheral clock [Low Word] is enabled
1420:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1421:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral clock to be checked
1422:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1423:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1424:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1425:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_APB2L(uint32_t m) {
1426:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1427:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return (((RCC->APB2LENR & m) == m) ? true : false);
1428:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1429:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1430:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1431:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets APB2 peripherals [Low Word]
1432:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1433:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral to reset
1434:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1435:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1436:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1437:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_APB2L(uint32_t m) {
1438:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1439:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->APB2LRSTR |= m;
1440:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->APB2LRSTR &= ~m;
1441:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     (void)RCC->APB2LRSTR;
1442:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1443:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1444:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1445:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables APB2 peripherals clock [High Word]
1446:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1447:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
1448:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
1449:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral clock to be enabled
1450:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @return              value of register APB2HENR after the update
1451:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1452:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1453:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1454:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE uint32_t clock_enable_APB2H(bool smode, uint32_t m) {
1455:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1456:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->APB2HENR |= m;
 165              		.loc 2 1456 19
 166 0022 4FF08843 		mov	r3, #1140850688
 167 0026 D3F88C20 		ldr	r2, [r3, #140]
 168 002a 4FF08841 		mov	r1, #1140850688
 169 002e 029B     		ldr	r3, [sp, #8]
 170 0030 1343     		orrs	r3, r3, r2
 171 0032 C1F88C30 		str	r3, [r1, #140]
1457:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     if (smode) {
 172              		.loc 2 1457 8
 173 0036 9DF80E30 		ldrb	r3, [sp, #14]	@ zero_extendqisi2
 174 003a 002B     		cmp	r3, #0
 175 003c 14D0     		beq	.L15
1458:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C1_APB2HSMENR |= m;
 176              		.loc 2 1458 28
 177 003e 4FF08843 		mov	r3, #1140850688
 178 0042 D3F8AC20 		ldr	r2, [r3, #172]
 179 0046 4FF08841 		mov	r1, #1140850688
 180 004a 029B     		ldr	r3, [sp, #8]
 181 004c 1343     		orrs	r3, r3, r2
 182 004e C1F8AC30 		str	r3, [r1, #172]
1459:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1460:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C2_APB2HSMENR |= m;
 183              		.loc 2 1460 28
 184 0052 4FF08843 		mov	r3, #1140850688
 185 0056 D3F8CC20 		ldr	r2, [r3, #204]
 186 005a 4FF08841 		mov	r1, #1140850688
 187 005e 029B     		ldr	r3, [sp, #8]
 188 0060 1343     		orrs	r3, r3, r2
 189 0062 C1F8CC30 		str	r3, [r1, #204]
 190 0066 15E0     		b	.L16
 191              	.L15:
1461:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
1462:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     }
1463:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     else {
1464:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C1_APB2HSMENR &= ~m;
 192              		.loc 2 1464 28
 193 0068 4FF08843 		mov	r3, #1140850688
 194 006c D3F8AC20 		ldr	r2, [r3, #172]
 195              		.loc 2 1464 31
 196 0070 029B     		ldr	r3, [sp, #8]
 197 0072 DB43     		mvns	r3, r3
 198              		.loc 2 1464 28
 199 0074 4FF08841 		mov	r1, #1140850688
 200 0078 1340     		ands	r3, r3, r2
 201 007a C1F8AC30 		str	r3, [r1, #172]
1465:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1466:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C2_APB2HSMENR &= ~m;
 202              		.loc 2 1466 28
 203 007e 4FF08843 		mov	r3, #1140850688
 204 0082 D3F8CC20 		ldr	r2, [r3, #204]
 205              		.loc 2 1466 31
 206 0086 029B     		ldr	r3, [sp, #8]
 207 0088 DB43     		mvns	r3, r3
 208              		.loc 2 1466 28
 209 008a 4FF08841 		mov	r1, #1140850688
 210 008e 1340     		ands	r3, r3, r2
 211 0090 C1F8CC30 		str	r3, [r1, #204]
 212              	.L16:
1467:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
1468:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     }
1469:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1470:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return RCC->APB2HENR;
 213              		.loc 2 1470 15
 214 0094 4FF08843 		mov	r3, #1140850688
 215 0098 D3F88C30 		ldr	r3, [r3, #140]
 216              	.LBE65:
 217              	.LBE64:
1471:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1472:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1473:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1474:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables APB2 peripherals clock [High Word]
1475:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1476:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral clock to be disabled
1477:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @return              value of register APB2HENR after the update
1478:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1479:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1480:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1481:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE uint32_t clock_disable_APB2H(uint32_t m) {
1482:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1483:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->APB2HENR &= ~m;
1484:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C1_APB2HSMENR &= ~m;
1485:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
1486:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C2_APB2HSMENR &= ~m;
1487:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
1488:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1489:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return RCC->APB2HENR;
1490:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1491:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1492:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1493:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if APB2 peripheral clock [High Word] is enabled
1494:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1495:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral clock to be checked
1496:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1497:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1498:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1499:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_APB2H(uint32_t m) {
1500:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1501:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return (((RCC->APB2HENR & m) == m) ? true : false);
1502:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1503:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1504:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1505:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets APB2 peripherals [High Word]
1506:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1507:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] m         peripheral to reset
1508:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1509:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1510:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1511:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_APB2H(uint32_t m) {
1512:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1513:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->APB2HRSTR |= m;
1514:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->APB2HRSTR &= ~m;
1515:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     (void)RCC->APB2HRSTR;
1516:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1517:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1518:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1519:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables DMA1 clock
1520:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1521:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
1522:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
1523:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1524:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1525:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1526:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_DMA1(bool smode) {
1527:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1528:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_AHB2L(smode, RCC_AHB2LENR_DMA1);
1529:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1530:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1531:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1532:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables DMA1 clock
1533:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1534:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1535:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1536:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_DMA1(void) {
1537:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1538:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_AHB2L(RCC_AHB2LENR_DMA1);
1539:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1540:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1541:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1542:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if DMA1 clock is enabled
1543:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1544:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1545:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1546:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_DMA1(void) {
1547:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1548:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_AHB2L(RCC_AHB2LENR_DMA1);
1549:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1550:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1551:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1552:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets DMA1
1553:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1554:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1555:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1556:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_DMA1(void) {
1557:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1558:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_reset_AHB2L(RCC_AHB2LRSTR_DMA1);
1559:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1560:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1561:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1562:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables DMA2 clock
1563:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1564:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
1565:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
1566:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1567:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1568:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1569:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_DMA2(bool smode) {
1570:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1571:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_AHB1L(smode, RCC_AHB1LENR_DMA2);
1572:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1573:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1574:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1575:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables DMA2 clock
1576:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1577:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1578:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1579:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_DMA2(void) {
1580:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1581:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_AHB1L(RCC_AHB1LENR_DMA2);
1582:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1583:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1584:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1585:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if DMA2 clock is enabled
1586:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1587:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1588:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1589:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_DMA2(void) {
1590:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1591:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_AHB1L(RCC_AHB1LENR_DMA2);
1592:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1593:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1594:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1595:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets DMA2
1596:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1597:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1598:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1599:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_DMA2(void) {
1600:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1601:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_reset_AHB1L(RCC_AHB1LRSTR_DMA2);
1602:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1603:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1604:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1605:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables DMAMUX1 clock
1606:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1607:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
1608:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
1609:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1610:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1611:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1612:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_DMAMUX1(bool smode) {
1613:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1614:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_AHB2L(smode, RCC_AHB2LENR_DMAMUX1);
1615:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1616:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1617:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1618:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables DMAMUX1 clock
1619:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1620:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1621:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1622:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_DMAMUX1(void) {
1623:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1624:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_AHB2L(RCC_AHB2LENR_DMAMUX1);
1625:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1626:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1627:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1628:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if DMAMUX1 clock is enabled
1629:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1630:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1631:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1632:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_DMAMUX1(void) {
1633:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1634:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_AHB2L(RCC_AHB2LENR_DMAMUX1);
1635:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1636:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1637:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1638:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets DMAMUX1
1639:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1640:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1641:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1642:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_DMAMUX1(void) {
1643:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1644:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_reset_AHB2L(RCC_AHB2LRSTR_DMAMUX1);
1645:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1646:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1647:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1648:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables CORDIC clock
1649:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1650:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
1651:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
1652:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1653:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1654:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1655:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_CORDIC(bool smode) {
1656:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1657:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_AHB1L(smode, RCC_AHB1LENR_CORDIC);
1658:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1659:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1660:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1661:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables CORDIC clock
1662:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1663:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1664:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1665:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_CORDIC(void) {
1666:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1667:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_AHB1L(RCC_AHB1LENR_CORDIC);
1668:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1669:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1670:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1671:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if CORDIC clock is enabled
1672:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1673:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1674:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1675:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_CORDIC(void) {
1676:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1677:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_AHB1L(RCC_AHB1LENR_CORDIC);
1678:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1679:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1680:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1681:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets CORDIC
1682:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1683:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1684:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1685:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_CORDIC(void) {
1686:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1687:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_reset_AHB1L(RCC_AHB1LRSTR_CORDIC);
1688:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1689:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1690:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1691:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables CRC clock
1692:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1693:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
1694:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
1695:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1696:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1697:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1698:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_CRC(bool smode) {
1699:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1700:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_AHB1L(smode, RCC_AHB1LENR_CRC);
1701:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1702:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1703:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1704:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables CRC clock
1705:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1706:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1707:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1708:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_CRC(void) {
1709:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1710:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_AHB1L(RCC_AHB1LENR_CRC);
1711:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1712:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1713:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1714:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if CRC clock is enabled
1715:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1716:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1717:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1718:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_CRC(void) {
1719:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1720:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_AHB1L(RCC_AHB1LENR_CRC);
1721:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1722:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1723:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1724:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets CRC
1725:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1726:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1727:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1728:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_CRC(void) {
1729:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1730:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_reset_AHB1L(RCC_AHB1LRSTR_CRC);
1731:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1732:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1733:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1734:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables HSEM clock
1735:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1736:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
1737:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
1738:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1739:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1740:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1741:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_HSEM(bool smode) {
1742:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1743:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_AHB1L(smode, RCC_AHB1LENR_HSEM);
1744:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1745:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1746:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1747:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables HSEM clock
1748:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1749:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1750:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1751:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_HSEM(void) {
1752:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1753:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_AHB1L(RCC_AHB1LENR_HSEM);
1754:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1755:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1756:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1757:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if HSEM clock is enabled
1758:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1759:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1760:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1761:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_HSEM(void) {
1762:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1763:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_AHB1L(RCC_AHB1LENR_HSEM);
1764:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1765:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1766:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1767:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets HSEM
1768:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1769:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1770:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1771:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_HSEM(void) {
1772:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1773:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_reset_AHB1L(RCC_AHB1LRSTR_HSEM);
1774:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1775:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1776:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1777:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables ADC12 clock
1778:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1779:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
1780:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
1781:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1782:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1783:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1784:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_ADC12(bool smode) {
1785:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1786:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_AHB2H(smode, RCC_AHB2HENR_ADC1_ADC2);
1787:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1788:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1789:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1790:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables ADC12 clock
1791:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1792:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1793:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1794:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_ADC12(void) {
1795:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1796:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_AHB2H(RCC_AHB2HENR_ADC1_ADC2);
1797:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1798:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1799:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1800:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if ADC12 clock is enabled
1801:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1802:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1803:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1804:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_ADC12(void) {
1805:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1806:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_AHB2H(RCC_AHB2HENR_ADC1_ADC2);
1807:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1808:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1809:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1810:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets ADC12
1811:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1812:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1813:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1814:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_ADC12(void) {
1815:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1816:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_reset_AHB2H(RCC_AHB2HRSTR_ADC1_ADC2);
1817:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1818:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1819:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1820:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables ADC345 clock
1821:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1822:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
1823:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
1824:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1825:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1826:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1827:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_ADC345(bool smode) {
1828:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1829:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_AHB1H(smode, RCC_AHB1HENR_ADC3_ADC4_ADC5);
1830:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1831:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1832:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1833:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables ADC345 clock
1834:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1835:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1836:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1837:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_ADC345(void) {
1838:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1839:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_AHB1H(RCC_AHB1HENR_ADC3_ADC4_ADC5);
1840:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1841:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1842:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1843:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if ADC345 clock is enabled
1844:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1845:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1846:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1847:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_ADC345(void) {
1848:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1849:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_AHB1H(RCC_AHB1HENR_ADC3_ADC4_ADC5);
1850:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1851:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1852:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1853:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets ADC345
1854:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1855:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1856:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1857:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_ADC345(void) {
1858:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1859:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_reset_AHB1H(RCC_AHB1HRSTR_ADC3_ADC4_ADC5);
1860:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1861:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1862:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1863:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables GPIOA clock
1864:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1865:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
1866:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
1867:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1868:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1869:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1870:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_GPIOA(bool smode) {
1871:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1872:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_AHB2L(smode, RCC_AHB2LENR_GPIOA);
1873:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1874:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1875:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1876:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables GPIOA clock
1877:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1878:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1879:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1880:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_GPIOA(void) {
1881:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1882:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_AHB2L(RCC_AHB2LENR_GPIOA);
1883:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1884:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1885:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1886:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if GPIOA clock is enabled
1887:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1888:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1889:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1890:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_GPIOA(void) {
1891:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1892:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_AHB2L(RCC_AHB2LENR_GPIOA);
1893:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1894:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1895:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1896:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets GPIOA
1897:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1898:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1899:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1900:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_GPIOA(void) {
1901:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1902:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_reset_AHB2L(RCC_AHB2LRSTR_GPIOA);
1903:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1904:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1905:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1906:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables GPIOB clock
1907:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1908:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
1909:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
1910:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1911:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1912:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1913:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_GPIOB(bool smode) {
1914:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1915:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_AHB2L(smode, RCC_AHB2LENR_GPIOB);
1916:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1917:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1918:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1919:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables GPIOB clock
1920:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1921:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1922:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1923:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_GPIOB(void) {
1924:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1925:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_AHB2L(RCC_AHB2LENR_GPIOB);
1926:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1927:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1928:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1929:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if GPIOB clock is enabled
1930:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1931:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1932:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1933:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_GPIOB(void) {
1934:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1935:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_AHB2L(RCC_AHB2LENR_GPIOB);
1936:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1937:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1938:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1939:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets GPIOB
1940:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1941:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1942:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1943:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_GPIOB(void) {
1944:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1945:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_reset_AHB2L(RCC_AHB2LRSTR_GPIOB);
1946:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1947:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1948:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1949:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables GPIOC clock
1950:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1951:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
1952:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
1953:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1954:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1955:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1956:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_GPIOC(bool smode) {
1957:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1958:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_AHB2L(smode, RCC_AHB2LENR_GPIOC);
1959:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1960:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1961:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1962:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables GPIOC clock
1963:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1964:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1965:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1966:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_GPIOC(void) {
1967:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1968:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_AHB2L(RCC_AHB2LENR_GPIOC);
1969:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1970:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1971:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1972:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if GPIOC clock is enabled
1973:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1974:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1975:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1976:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_GPIOC(void) {
1977:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1978:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_AHB2L(RCC_AHB2LENR_GPIOC);
1979:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1980:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1981:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1982:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets GPIOC
1983:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1984:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1985:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1986:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_GPIOC(void) {
1987:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1988:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_reset_AHB2L(RCC_AHB2LRSTR_GPIOC);
1989:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
1990:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
1991:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
1992:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables GPIOD clock
1993:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1994:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
1995:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
1996:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
1997:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
1998:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
1999:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_GPIOD(bool smode) {
2000:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2001:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_AHB2L(smode, RCC_AHB2LENR_GPIOD);
2002:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2003:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2004:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2005:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables GPIOD clock
2006:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2007:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2008:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2009:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_GPIOD(void) {
2010:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2011:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_AHB2L(RCC_AHB2LENR_GPIOD);
2012:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2013:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2014:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2015:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if GPIOD clock is enabled
2016:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2017:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2018:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2019:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_GPIOD(void) {
2020:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2021:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_AHB2L(RCC_AHB2LENR_GPIOD);
2022:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2023:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  
2024:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2025:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets GPIOD
2026:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2027:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2028:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2029:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_GPIOD(void) {
2030:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2031:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_reset_AHB2L(RCC_AHB2LRSTR_GPIOD);
2032:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2033:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2034:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2035:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables GPIOE clock
2036:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2037:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
2038:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
2039:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2040:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2041:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2042:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_GPIOE(bool smode) {
2043:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2044:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_AHB2L(smode, RCC_AHB2LENR_GPIOE);
2045:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2046:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2047:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2048:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables GPIOE clock
2049:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2050:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2051:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2052:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_GPIOE(void) {
2053:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2054:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_AHB2L(RCC_AHB2LENR_GPIOE);
2055:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2056:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2057:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2058:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if GPIOE clock is enabled
2059:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2060:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2061:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2062:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_GPIOE(void) {
2063:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2064:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_AHB2L(RCC_AHB2LENR_GPIOE);
2065:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2066:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2067:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2068:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets GPIOE
2069:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2070:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2071:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2072:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_GPIOE(void) {
2073:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2074:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_reset_AHB2L(RCC_AHB2LRSTR_GPIOE);
2075:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2076:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2077:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2078:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables GPIOF clock
2079:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2080:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
2081:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
2082:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2083:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2084:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2085:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_GPIOF(bool smode) {
2086:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2087:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_AHB2L(smode, RCC_AHB2LENR_GPIOF);
2088:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2089:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2090:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2091:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables GPIOF clock
2092:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2093:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2094:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2095:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_GPIOF(void) {
2096:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2097:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_AHB2L(RCC_AHB2LENR_GPIOF);
2098:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2099:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2100:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2101:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if GPIOF clock is enabled
2102:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2103:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2104:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2105:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_GPIOF(void) {
2106:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2107:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_AHB2L(RCC_AHB2LENR_GPIOF);
2108:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2109:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2110:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2111:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets GPIOF
2112:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2113:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2114:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2115:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_GPIOF(void) {
2116:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2117:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_reset_AHB2L(RCC_AHB2LRSTR_GPIOF);
2118:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2119:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2120:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2121:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables GPIOG clock
2122:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2123:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
2124:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
2125:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2126:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2127:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2128:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_GPIOG(bool smode) {
2129:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2130:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_AHB2L(smode, RCC_AHB2LENR_GPIOG);
2131:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2132:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2133:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2134:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables GPIOG clock
2135:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2136:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2137:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2138:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_GPIOG(void) {
2139:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2140:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_AHB2L(RCC_AHB2LENR_GPIOG);
2141:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2142:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2143:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2144:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if GPIOG clock is enabled
2145:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2146:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2147:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2148:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_GPIOG(void) {
2149:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2150:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_AHB2L(RCC_AHB2LENR_GPIOG);
2151:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2152:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2153:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2154:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets GPIOG
2155:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2156:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2157:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2158:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_GPIOG(void) {
2159:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2160:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_reset_AHB2L(RCC_AHB2LRSTR_GPIOG);
2161:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2162:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2163:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2164:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables GPIOH clock
2165:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2166:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
2167:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
2168:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2169:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2170:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2171:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_GPIOH(bool smode) {
2172:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2173:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_AHB2L(smode, RCC_AHB2LENR_GPIOH);
2174:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2175:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2176:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2177:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables GPIOH clock
2178:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2179:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2180:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2181:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_GPIOH(void) {
2182:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2183:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_AHB2L(RCC_AHB2LENR_GPIOH);
2184:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2185:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2186:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2187:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if GPIOH clock is enabled
2188:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2189:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2190:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2191:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_GPIOH(void) {
2192:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2193:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_AHB2L(RCC_AHB2LENR_GPIOH);
2194:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2195:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2196:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2197:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets GPIOH
2198:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2199:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2200:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2201:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_GPIOH(void) {
2202:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2203:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_reset_AHB2L(RCC_AHB2LRSTR_GPIOH);
2204:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2205:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2206:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2207:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables GPIOI clock
2208:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2209:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
2210:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
2211:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2212:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2213:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2214:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_GPIOI(bool smode) {
2215:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2216:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_AHB2L(smode, RCC_AHB2LENR_GPIOI);
2217:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2218:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2219:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2220:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables GPIOI clock
2221:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2222:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2223:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2224:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_GPIOI(void) {
2225:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2226:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_AHB2L(RCC_AHB2LENR_GPIOI);
2227:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2228:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2229:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2230:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if GPIOI clock is enabled
2231:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2232:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2233:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2234:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_GPIOI(void) {
2235:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2236:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_AHB2L(RCC_AHB2LENR_GPIOI);
2237:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2238:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2239:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2240:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets GPIOI
2241:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2242:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2243:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2244:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_GPIOI(void) {
2245:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2246:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_reset_AHB2L(RCC_AHB2LRSTR_GPIOI);
2247:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2248:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2249:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2250:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables BDAC1 clock
2251:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2252:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
2253:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
2254:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2255:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2256:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2257:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_BDAC1(bool smode) {
2258:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2259:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_AHB2H(smode, RCC_AHB2HENR_BDAC1);
2260:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2261:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2262:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2263:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables BDAC1 clock
2264:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2265:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2266:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2267:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_BDAC1(void) {
2268:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2269:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_AHB2H(RCC_AHB2HENR_BDAC1);
2270:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2271:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2272:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2273:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if BDAC1 clock is enabled
2274:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2275:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2276:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2277:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_BDAC1(void) {
2278:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2279:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_AHB2H(RCC_AHB2HENR_BDAC1);
2280:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2281:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2282:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2283:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets BDAC1
2284:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2285:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2286:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2287:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_BDAC1(void) {
2288:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2289:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_reset_AHB2H(RCC_AHB2HRSTR_BDAC1);
2290:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2291:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2292:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2293:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables DAC1 clock
2294:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2295:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
2296:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
2297:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2298:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2299:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2300:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_DAC1(bool smode) {
2301:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2302:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_AHB2H(smode, RCC_AHB2HENR_DAC1);
2303:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2304:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2305:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2306:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables DAC1 clock
2307:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2308:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2309:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2310:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_DAC1(void) {
2311:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2312:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_AHB2H(RCC_AHB2HENR_DAC1);
2313:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2314:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2315:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2316:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if DAC1 clock is enabled
2317:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2318:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2319:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2320:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_DAC1(void) {
2321:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2322:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_AHB2H(RCC_AHB2HENR_DAC1);
2323:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2324:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2325:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2326:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets DAC1
2327:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2328:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2329:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2330:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_DAC1(void) {
2331:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2332:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_reset_AHB2H(RCC_AHB2HRSTR_DAC1);
2333:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2334:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2335:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2336:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables DAC2 clock
2337:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2338:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
2339:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
2340:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2341:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2342:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2343:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_DAC2(bool smode) {
2344:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2345:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_AHB2H(smode, RCC_AHB2HENR_DAC2);
2346:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2347:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2348:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2349:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables DAC2 clock
2350:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2351:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2352:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2353:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_DAC2(void) {
2354:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2355:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_AHB2H(RCC_AHB2HENR_DAC2);
2356:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2357:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2358:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2359:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if DAC2 clock is enabled
2360:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2361:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2362:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2363:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_DAC2(void) {
2364:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2365:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_AHB2H(RCC_AHB2HENR_DAC2);
2366:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2367:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2368:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2369:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets DAC2
2370:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2371:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2372:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2373:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_DAC2(void) {
2374:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2375:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_reset_AHB2H(RCC_AHB2HRSTR_DAC2);
2376:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2377:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2378:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2379:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables DAC3 clock
2380:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2381:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
2382:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
2383:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2384:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2385:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2386:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_DAC3(bool smode) {
2387:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2388:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_AHB1H(smode, RCC_AHB1HENR_DAC3);
2389:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2390:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2391:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2392:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables DAC3 clock
2393:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2394:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2395:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2396:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_DAC3(void) {
2397:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2398:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_AHB1H(RCC_AHB1HENR_DAC3);
2399:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2400:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2401:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2402:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if DAC3 clock is enabled
2403:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2404:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2405:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2406:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_DAC3(void) {
2407:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2408:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_AHB1H(RCC_AHB1HENR_DAC3);
2409:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2410:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2411:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2412:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets DAC3
2413:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2414:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2415:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2416:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_DAC3(void) {
2417:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2418:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_reset_AHB1H(RCC_AHB1HRSTR_DAC3);
2419:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2420:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2421:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2422:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables DAC4 clock
2423:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2424:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
2425:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
2426:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2427:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2428:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2429:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_DAC4(bool smode) {
2430:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2431:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_AHB1H(smode, RCC_AHB1HENR_DAC4);
2432:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2433:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2434:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2435:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables DAC4 clock
2436:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2437:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2438:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2439:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_DAC4(void) {
2440:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2441:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_AHB1H(RCC_AHB1HENR_DAC4);
2442:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2443:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2444:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2445:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if DAC4 clock is enabled
2446:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2447:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2448:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2449:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_DAC4(void) {
2450:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2451:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_AHB1H(RCC_AHB1HENR_DAC4);
2452:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2453:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2454:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2455:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets DAC4
2456:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2457:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2458:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2459:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_DAC4(void) {
2460:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2461:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_reset_AHB1H(RCC_AHB1HRSTR_DAC4);
2462:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2463:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2464:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2465:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables COMP1 clock
2466:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2467:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
2468:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
2469:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2470:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2471:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2472:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_COMP1(bool smode) {
2473:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2474:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_AHB2H(smode, RCC_AHB2HENR_COMP1_DIG);
2475:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2476:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2477:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2478:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables COMP1 clock
2479:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2480:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2481:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2482:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_COMP1(void) {
2483:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2484:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_AHB2H(RCC_AHB2HENR_COMP1_DIG);
2485:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2486:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2487:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2488:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if COMP1 clock is enabled
2489:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2490:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2491:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2492:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_COMP1(void) {
2493:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2494:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_AHB2H(RCC_AHB2HENR_COMP1_DIG);
2495:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2496:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2497:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2498:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets COMP1
2499:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2500:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2501:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2502:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_COMP1(void) {
2503:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2504:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_reset_AHB2H(RCC_AHB2HRSTR_COMP1_DIG);
2505:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2506:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2507:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2508:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables COMP2 clock
2509:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2510:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
2511:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
2512:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2513:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2514:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2515:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_COMP2(bool smode) {
2516:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2517:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_AHB1H(smode, RCC_AHB1HENR_COMP2_DIG);
2518:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2519:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2520:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2521:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables COMP2 clock
2522:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2523:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2524:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2525:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_COMP2(void) {
2526:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2527:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_AHB1H(RCC_AHB1HENR_COMP2_DIG);
2528:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2529:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2530:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2531:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if COMP2 clock is enabled
2532:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2533:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2534:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2535:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_COMP2(void) {
2536:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2537:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_AHB1H(RCC_AHB1HENR_COMP2_DIG);
2538:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2539:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2540:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2541:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets COMP2
2542:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2543:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2544:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2545:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_COMP2(void) {
2546:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2547:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_reset_AHB1H(RCC_AHB1HRSTR_COMP2_DIG);
2548:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2549:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2550:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2551:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables HRTIM1 clock
2552:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2553:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
2554:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
2555:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2556:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2557:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2558:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_HRTIM1(bool smode) {
2559:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2560:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_AHB1H(smode, RCC_AHB1HENR_HRTIMER1);
2561:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2562:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2563:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2564:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables HRTIM1 clock
2565:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2566:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2567:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2568:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_HRTIM1(void) {
2569:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2570:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_AHB1H(RCC_AHB1HENR_HRTIMER1);
2571:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2572:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2573:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2574:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if HRTIM1 clock is enabled
2575:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2576:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2577:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2578:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_HRTIM1(void) {
2579:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2580:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_AHB1H(RCC_AHB1HENR_HRTIMER1);
2581:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2582:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2583:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2584:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets HRTIM1
2585:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2586:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2587:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2588:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_HRTIM1(void) {
2589:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2590:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_reset_AHB1H(RCC_AHB1HRSTR_HRTIMER1);
2591:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2592:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2593:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2594:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables HRTIM2 clock
2595:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2596:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
2597:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
2598:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2599:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2600:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2601:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_HRTIM2(bool smode) {
2602:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2603:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_AHB1H(smode, RCC_AHB1HENR_HRTIMER2);
2604:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2605:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2606:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2607:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables HRTIM2 clock
2608:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2609:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2610:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2611:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_HRTIM2(void) {
2612:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2613:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_AHB1H(RCC_AHB1HENR_HRTIMER2);
2614:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2615:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2616:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2617:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if HRTIM2 clock is enabled
2618:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2619:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2620:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2621:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_HRTIM2(void) {
2622:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2623:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_AHB1H(RCC_AHB1HENR_HRTIMER2);
2624:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2625:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2626:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2627:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets HRTIM2
2628:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2629:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2630:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2631:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_HRTIM2(void) {
2632:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2633:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_reset_AHB1H(RCC_AHB1HRSTR_HRTIMER2);
2634:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2635:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2636:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2637:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables WWDG1 clock
2638:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2639:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
2640:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
2641:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2642:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2643:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2644:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_WWDG1(bool smode) {
2645:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2646:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_APB1L(smode, RCC_APB1LENR_WWDG1);
2647:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2648:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2649:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2650:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables WWDG1 clock
2651:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2652:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2653:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2654:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_WWDG1(void) {
2655:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2656:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_APB1L(RCC_APB1LENR_WWDG1);
2657:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2658:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2659:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2660:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if WWDG1 clock is enabled
2661:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2662:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2663:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2664:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_WWDG1(void) {
2665:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2666:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_APB1L(RCC_APB1LENR_WWDG1);
2667:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2668:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2669:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2670:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets WWDG1
2671:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2672:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2673:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2674:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_WWDG1(void) {
2675:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2676:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_reset_APB1L(RCC_APB1LRSTR_WWDG1);
2677:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2678:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2679:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2680:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables WWDG2 clock
2681:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2682:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
2683:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
2684:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2685:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2686:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2687:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_WWDG2(bool smode) {
2688:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2689:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_APB1L(smode, RCC_APB1LENR_WWDG2);
2690:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2691:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2692:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2693:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables WWDG2 clock
2694:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2695:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2696:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2697:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_WWDG2(void) {
2698:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2699:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_APB1L(RCC_APB1LENR_WWDG2);
2700:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2701:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2702:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2703:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if WWDG2 clock is enabled
2704:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2705:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2706:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2707:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_WWDG2(void) {
2708:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2709:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_APB1L(RCC_APB1LENR_WWDG2);
2710:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2711:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2712:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2713:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets WWDG2
2714:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2715:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2716:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2717:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_WWDG2(void) {
2718:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2719:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_reset_APB1L(RCC_APB1LRSTR_WWDG2);
2720:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2721:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2722:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2723:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables IWDG1 clock
2724:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2725:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
2726:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
2727:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2728:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2729:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2730:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_IWDG1(bool smode) {
2731:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2732:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_APB1L(smode, RCC_APB1LENR_IWDG1);
2733:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2734:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2735:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2736:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables IWDG1 clock
2737:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2738:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2739:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2740:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_IWDG1(void) {
2741:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2742:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_APB1L(RCC_APB1LENR_IWDG1);
2743:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2744:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2745:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2746:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if IWDG1 clock is enabled
2747:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2748:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2749:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2750:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_IWDG1(void) {
2751:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2752:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_APB1L(RCC_APB1LENR_IWDG1);
2753:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2754:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2755:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2756:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets IWDG1
2757:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2758:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2759:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2760:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_IWDG1(void) {
2761:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2762:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_reset_APB1L(RCC_APB1LRSTR_IWDG1);
2763:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2764:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2765:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2766:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables IWDG2 clock
2767:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2768:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
2769:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
2770:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2771:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2772:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2773:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_IWDG2(bool smode) {
2774:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2775:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_APB1L(smode, RCC_APB1LENR_IWDG2);
2776:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2777:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2778:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2779:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables IWDG2 clock
2780:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2781:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2782:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2783:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_IWDG2(void) {
2784:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2785:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_APB1L(RCC_APB1LENR_IWDG2);
2786:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2787:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2788:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2789:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if IWDG2 clock is enabled
2790:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2791:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2792:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2793:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_IWDG2(void) {
2794:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2795:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_APB1L(RCC_APB1LENR_IWDG2);
2796:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2797:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2798:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2799:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets IWDG2
2800:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2801:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2802:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2803:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_IWDG2(void) {
2804:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2805:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_reset_APB1L(RCC_APB1LRSTR_IWDG2);
2806:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2807:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2808:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2809:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables I2C1 clock
2810:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2811:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
2812:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
2813:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2814:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2815:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2816:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_I2C1(bool smode) {
2817:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2818:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_APB1L(smode, RCC_APB1LENR_I2C1);
2819:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2820:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2821:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2822:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables I2C1 clock
2823:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2824:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2825:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2826:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_I2C1(void) {
2827:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2828:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_APB1L(RCC_APB1LENR_I2C1);
2829:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2830:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2831:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2832:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if I2C1 clock is enabled
2833:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2834:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2835:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2836:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_I2C1(void) {
2837:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2838:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_APB1L(RCC_APB1LENR_I2C1);
2839:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2840:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2841:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2842:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables I2C2 clock
2843:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2844:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
2845:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
2846:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2847:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2848:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2849:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_I2C2(bool smode) {
2850:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2851:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_APB1L(smode, RCC_APB1LENR_I2C2);
2852:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2853:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2854:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2855:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables I2C2 clock
2856:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2857:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2858:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2859:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_I2C2(void) {
2860:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2861:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_APB1L(RCC_APB1LENR_I2C2);
2862:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2863:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2864:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2865:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if I2C2 clock is enabled
2866:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2867:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2868:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2869:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_I2C2(void) {
2870:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2871:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_APB1L(RCC_APB1LENR_I2C2);
2872:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2873:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2874:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2875:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables SPI1 clock
2876:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2877:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
2878:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
2879:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2880:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2881:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2882:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_SPI1(bool smode) {
2883:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2884:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_APB2L(smode, RCC_APB2LENR_SPI1);
2885:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2886:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2887:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2888:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables SPI1 clock
2889:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2890:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2891:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2892:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_SPI1(void) {
2893:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2894:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_APB2L(RCC_APB2LENR_SPI1);
2895:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2896:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2897:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2898:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if SPI1 clock is enabled
2899:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2900:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2901:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2902:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_SPI1(void) {
2903:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2904:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_APB2L(RCC_APB2LENR_SPI1);
2905:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2906:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2907:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2908:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets SPI1
2909:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2910:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2911:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2912:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_SPI1(void) {
2913:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2914:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_reset_APB2L(RCC_APB2LRSTR_SPI1);
2915:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2916:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2917:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2918:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables SPI2 clock
2919:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2920:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
2921:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
2922:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2923:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2924:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2925:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_SPI2(bool smode) {
2926:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2927:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_APB1L(smode, RCC_APB1LENR_SPI2);
2928:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2929:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2930:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2931:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables SPI2 clock
2932:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2933:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2934:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2935:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_SPI2(void) {
2936:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2937:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_APB1L(RCC_APB1LENR_SPI2);
2938:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2939:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2940:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2941:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if SPI2 clock is enabled
2942:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2943:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2944:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2945:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_SPI2(void) {
2946:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2947:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_APB1L(RCC_APB1LENR_SPI2);
2948:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2949:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2950:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2951:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets SPI2
2952:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2953:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2954:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2955:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_SPI2(void) {
2956:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2957:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_reset_APB1L(RCC_APB1LRSTR_SPI2);
2958:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2959:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2960:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2961:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables SPI3 clock
2962:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2963:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
2964:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
2965:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2966:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2967:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2968:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_SPI3(bool smode) {
2969:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2970:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_APB1L(smode, RCC_APB1LENR_SPI3);
2971:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2972:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2973:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2974:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables SPI3 clock
2975:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2976:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2977:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2978:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_SPI3(void) {
2979:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2980:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_APB1L(RCC_APB1LENR_SPI3);
2981:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2982:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2983:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2984:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if SPI3 clock is enabled
2985:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2986:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2987:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2988:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_SPI3(void) {
2989:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2990:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_APB1L(RCC_APB1LENR_SPI3);
2991:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
2992:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
2993:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
2994:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets SPI3
2995:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
2996:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
2997:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
2998:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_SPI3(void) {
2999:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3000:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_reset_APB1L(RCC_APB1LRSTR_SPI3);
3001:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
3002:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3003:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
3004:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables SPI4 clock
3005:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3006:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
3007:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
3008:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3009:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
3010:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
3011:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_SPI4(bool smode) {
3012:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3013:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_APB2L(smode, RCC_APB2LENR_SPI4);
3014:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
3015:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3016:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
3017:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables SPI4 clock
3018:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3019:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
3020:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
3021:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_SPI4(void) {
3022:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3023:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_APB2L(RCC_APB2LENR_SPI4);
3024:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
3025:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3026:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
3027:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if SPI4 clock is enabled
3028:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3029:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
3030:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
3031:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_SPI4(void) {
3032:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3033:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_APB2L(RCC_APB2LENR_SPI4);
3034:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
3035:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3036:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
3037:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets SPI4
3038:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3039:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
3040:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
3041:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_SPI4(void) {
3042:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3043:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_reset_APB2L(RCC_APB2LRSTR_SPI4);
3044:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
3045:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3046:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
3047:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables TIM1 clock
3048:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3049:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
3050:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
3051:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3052:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
3053:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
3054:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_TIM1(bool smode) {
3055:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3056:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_APB2L(smode, RCC_APB2LENR_TIM1_PWM);
3057:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
3058:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3059:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
3060:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables TIM1 clock
3061:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3062:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
3063:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
3064:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_TIM1(void) {
3065:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3066:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_APB2L(RCC_APB2LENR_TIM1_PWM);
3067:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
3068:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3069:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
3070:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if TIM1 clock is enabled
3071:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3072:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
3073:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
3074:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_TIM1(void) {
3075:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3076:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_APB2L(RCC_APB2LENR_TIM1_PWM);
3077:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
3078:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3079:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
3080:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets TIM1
3081:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3082:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
3083:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
3084:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_TIM1(void) {
3085:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3086:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_reset_APB2L(RCC_APB2LRSTR_TIM1_PWM);
3087:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
3088:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3089:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
3090:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables TIM2 clock
3091:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3092:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
3093:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
3094:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3095:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
3096:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
3097:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_TIM2(bool smode) {
3098:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3099:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_APB1L(smode, RCC_APB1LENR_TIM2);
3100:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
3101:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3102:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
3103:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables TIM2 clock
3104:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3105:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
3106:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
3107:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_TIM2(void) {
3108:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3109:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_APB1L(RCC_APB1LENR_TIM2);
3110:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
3111:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3112:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
3113:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if TIM2 clock is enabled
3114:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3115:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
3116:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
3117:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_TIM2(void) {
3118:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3119:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_APB1L(RCC_APB1LENR_TIM2);
3120:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
3121:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3122:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
3123:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets TIM2
3124:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3125:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
3126:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
3127:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_TIM2(void) {
3128:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3129:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_reset_APB1L(RCC_APB1LRSTR_TIM2);
3130:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
3131:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3132:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
3133:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables TIM3 clock
3134:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3135:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
3136:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
3137:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3138:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
3139:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
3140:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_TIM3(bool smode) {
3141:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3142:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_APB1L(smode, RCC_APB1LENR_TIM3);
3143:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
3144:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3145:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
3146:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables TIM3 clock
3147:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3148:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
3149:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
3150:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_TIM3(void) {
3151:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3152:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_APB1L(RCC_APB1LENR_TIM3);
3153:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
3154:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3155:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
3156:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if TIM3 clock is enabled
3157:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3158:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
3159:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
3160:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_TIM3(void) {
3161:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3162:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_APB1L(RCC_APB1LENR_TIM3);
3163:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
3164:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3165:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
3166:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets TIM3
3167:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3168:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
3169:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
3170:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_TIM3(void) {
3171:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3172:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_reset_APB1L(RCC_APB1LRSTR_TIM3);
3173:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
3174:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3175:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
3176:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables TIM4 clock
3177:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3178:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
3179:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
3180:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3181:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
3182:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
3183:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_TIM4(bool smode) {
3184:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3185:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_APB2L(smode, RCC_APB2LENR_TIM4);
3186:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
3187:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3188:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
3189:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables TIM4 clock
3190:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3191:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
3192:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
3193:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_TIM4(void) {
3194:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3195:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_APB2L(RCC_APB2LENR_TIM4);
3196:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
3197:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3198:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
3199:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if TIM4 clock is enabled
3200:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3201:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
3202:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
3203:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_TIM4(void) {
3204:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3205:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_APB2L(RCC_APB2LENR_TIM4);
3206:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
3207:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3208:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
3209:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets TIM4
3210:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3211:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
3212:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
3213:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_TIM4(void) {
3214:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3215:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_reset_APB2L(RCC_APB2LRSTR_TIM4);
3216:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
3217:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3218:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
3219:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables TIM5 clock
3220:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3221:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
3222:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
3223:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3224:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
3225:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
3226:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_TIM5(bool smode) {
3227:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3228:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_APB2L(smode, RCC_APB2LENR_TIM5);
3229:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
3230:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3231:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
3232:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables TIM5 clock
3233:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3234:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
3235:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
3236:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_TIM5(void) {
3237:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3238:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_APB2L(RCC_APB2LENR_TIM5);
3239:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
3240:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3241:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
3242:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if TIM5 clock is enabled
3243:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3244:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
3245:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
3246:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_TIM5(void) {
3247:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3248:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_APB2L(RCC_APB2LENR_TIM5);
3249:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
3250:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3251:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
3252:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets TIM5
3253:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3254:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
3255:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
3256:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_TIM5(void) {
3257:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3258:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_reset_APB2L(RCC_APB2LRSTR_TIM5);
3259:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
3260:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3261:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
3262:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables TIM6 clock
3263:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3264:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
3265:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
3266:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3267:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
3268:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
3269:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_TIM6(bool smode) {
3270:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3271:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_APB1L(smode, RCC_APB1LENR_TIM6);
3272:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
3273:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3274:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
3275:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables TIM6 clock
3276:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3277:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
3278:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
3279:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_TIM6(void) {
3280:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3281:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_APB1L(RCC_APB1LENR_TIM6);
3282:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
3283:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3284:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
3285:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if TIM6 clock is enabled
3286:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3287:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
3288:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
3289:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_TIM6(void) {
3290:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3291:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_APB1L(RCC_APB1LENR_TIM6);
3292:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
3293:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3294:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
3295:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets TIM6
3296:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3297:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
3298:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
3299:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_TIM6(void) {
3300:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3301:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_reset_APB1L(RCC_APB1LRSTR_TIM6);
3302:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
3303:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3304:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
3305:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables TIM7 clock
3306:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3307:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
3308:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
3309:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3310:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
3311:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
3312:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_TIM7(bool smode) {
3313:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3314:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_APB1L(smode, RCC_APB1LENR_TIM7);
3315:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
3316:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3317:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
3318:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables TIM7 clock
3319:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3320:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
3321:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
3322:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_TIM7(void) {
3323:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3324:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_APB1L(RCC_APB1LENR_TIM7);
3325:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
3326:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3327:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
3328:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if TIM7 clock is enabled
3329:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3330:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
3331:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
3332:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_TIM7(void) {
3333:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3334:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_APB1L(RCC_APB1LENR_TIM7);
3335:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
3336:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3337:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
3338:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets TIM7
3339:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3340:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
3341:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
3342:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_TIM7(void) {
3343:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3344:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_reset_APB1L(RCC_APB1LRSTR_TIM7);
3345:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
3346:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3347:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
3348:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables TIM8 clock
3349:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3350:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
3351:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
3352:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3353:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
3354:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
3355:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_TIM8(bool smode) {
3356:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3357:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_APB2L(smode, RCC_APB2LENR_TIM8_PWM);
3358:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
3359:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3360:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
3361:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables TIM8 clock
3362:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3363:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
3364:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
3365:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_TIM8(void) {
3366:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3367:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_APB2L(RCC_APB2LENR_TIM8_PWM);
3368:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
3369:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3370:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
3371:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if TIM8 clock is enabled
3372:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3373:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
3374:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
3375:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_TIM8(void) {
3376:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3377:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_APB2L(RCC_APB2LENR_TIM8_PWM);
3378:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
3379:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3380:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
3381:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets TIM8
3382:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3383:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
3384:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
3385:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_TIM8(void) {
3386:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3387:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_reset_APB2L(RCC_APB2LRSTR_TIM8_PWM);
3388:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
3389:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3390:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
3391:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables TIM15 clock
3392:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3393:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
3394:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
3395:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3396:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
3397:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
3398:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_TIM15(bool smode) {
3399:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3400:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_APB2L(smode, RCC_APB2LENR_TIM15);
3401:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
3402:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3403:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
3404:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables TIM15 clock
3405:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3406:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
3407:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
3408:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_TIM15(void) {
3409:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3410:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_APB2L(RCC_APB2LENR_TIM15);
3411:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
3412:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3413:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
3414:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if TIM15 clock is enabled
3415:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3416:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
3417:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
3418:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_TIM15(void) {
3419:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3420:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_APB2L(RCC_APB2LENR_TIM15);
3421:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
3422:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3423:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
3424:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets TIM15
3425:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3426:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
3427:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
3428:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_TIM15(void) {
3429:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3430:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_reset_APB2L(RCC_APB2LRSTR_TIM15);
3431:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
3432:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3433:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
3434:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables TIM16 clock
3435:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3436:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
3437:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
3438:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3439:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
3440:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
3441:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_TIM16(bool smode) {
3442:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3443:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_APB2L(smode, RCC_APB2LENR_TIM16);
3444:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
3445:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3446:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
3447:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables TIM16 clock
3448:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3449:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
3450:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
3451:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_TIM16(void) {
3452:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3453:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_APB2L(RCC_APB2LENR_TIM16);
3454:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
3455:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3456:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
3457:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if TIM16 clock is enabled
3458:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3459:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
3460:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
3461:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_TIM16(void) {
3462:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3463:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_APB2L(RCC_APB2LENR_TIM16);
3464:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
3465:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3466:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
3467:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets TIM16
3468:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3469:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
3470:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
3471:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_TIM16(void) {
3472:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3473:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_reset_APB2L(RCC_APB2LRSTR_TIM16);
3474:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
3475:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3476:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
3477:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables UART1 clock
3478:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3479:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
3480:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
3481:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3482:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
3483:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
3484:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_UART1(bool smode) {
3485:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3486:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_APB2L(smode, RCC_APB2LENR_UART1);
3487:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
3488:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3489:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
3490:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables UART1 clock
3491:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3492:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
3493:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
3494:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_UART1(void) {
3495:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3496:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_APB2L(RCC_APB2LENR_UART1);
3497:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
3498:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3499:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
3500:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if UART1 clock is enabled
3501:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3502:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
3503:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
3504:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_UART1(void) {
3505:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3506:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_APB2L(RCC_APB2LENR_UART1);
3507:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
3508:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3509:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
3510:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets UART1
3511:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3512:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
3513:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
3514:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_UART1(void) {
3515:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3516:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_reset_APB2L(RCC_APB2LRSTR_UART1);
3517:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
3518:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3519:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
3520:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables UART2 clock
3521:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3522:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
3523:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
3524:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3525:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
3526:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
3527:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_UART2(bool smode) {
3528:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3529:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_APB1L(smode, RCC_APB1LENR_UART2);
3530:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
3531:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3532:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
3533:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables UART2 clock
3534:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3535:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
3536:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
3537:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_UART2(void) {
3538:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3539:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_APB1L(RCC_APB1LENR_UART2);
3540:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
3541:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3542:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
3543:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if UART2 clock is enabled
3544:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3545:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
3546:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
3547:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_UART2(void) {
3548:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3549:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_APB1L(RCC_APB1LENR_UART2);
3550:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
3551:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3552:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
3553:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets UART2
3554:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3555:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
3556:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
3557:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_UART2(void) {
3558:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3559:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_reset_APB1L(RCC_APB1LRSTR_UART2);
3560:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
3561:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3562:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
3563:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables UART3 clock
3564:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3565:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
3566:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
3567:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3568:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
3569:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
3570:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_UART3(bool smode) {
3571:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3572:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_APB1L(smode, RCC_APB1LENR_UART3);
3573:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
3574:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3575:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
3576:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables UART3 clock
3577:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3578:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
3579:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
3580:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_UART3(void) {
3581:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3582:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_APB1L(RCC_APB1LENR_UART3);
3583:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
3584:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3585:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
3586:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if UART3 clock is enabled
3587:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3588:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
3589:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
3590:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_UART3(void) {
3591:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3592:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_APB1L(RCC_APB1LENR_UART3);
3593:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
3594:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3595:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
3596:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets UART3
3597:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3598:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
3599:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
3600:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_UART3(void) {
3601:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3602:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_reset_APB1L(RCC_APB1LRSTR_UART3);
3603:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
3604:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3605:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
3606:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables SDADC1 clock
3607:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3608:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
3609:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
3610:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3611:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
3612:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
3613:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_SDADC1(bool smode) {
3614:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3615:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_APB2H(smode, RCC_APB2HENR_SD_ADC1);
3616:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
3617:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3618:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
3619:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables SDADC1 clock
3620:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3621:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
3622:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
3623:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_SDADC1(void) {
3624:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3625:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_APB2H(RCC_APB2HENR_SD_ADC1);
3626:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
3627:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3628:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
3629:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if SDADC1 clock is enabled
3630:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3631:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
3632:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
3633:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_SDADC1(void) {
3634:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3635:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_APB2H(RCC_APB2HENR_SD_ADC1);
3636:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
3637:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3638:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
3639:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets SDADC1
3640:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3641:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
3642:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
3643:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_SDADC1(void) {
3644:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3645:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_reset_APB2H(RCC_APB2HRSTR_SD_ADC1);
3646:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
3647:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3648:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
3649:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables SDADC2 clock
3650:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3651:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
3652:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
3653:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3654:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
3655:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
3656:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_SDADC2(bool smode) {
3657:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3658:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_APB2H(smode, RCC_APB2HENR_SD_ADC2);
3659:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
3660:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3661:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
3662:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables SDADC2 clock
3663:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3664:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
3665:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
3666:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_SDADC2(void) {
3667:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3668:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_APB2H(RCC_APB2HENR_SD_ADC2);
3669:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
3670:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3671:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
3672:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if SDADC2 clock is enabled
3673:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3674:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
3675:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
3676:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_SDADC2(void) {
3677:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3678:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_APB2H(RCC_APB2HENR_SD_ADC2);
3679:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
3680:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3681:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
3682:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets SDADC2
3683:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3684:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
3685:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
3686:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_SDADC2(void) {
3687:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3688:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_reset_APB2H(RCC_APB2HRSTR_SD_ADC2);
3689:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
3690:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3691:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
3692:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables FDCAN1 clock
3693:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3694:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
3695:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
3696:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3697:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
3698:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
3699:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_FDCAN1(bool smode) {
3700:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3701:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_APB2H(smode, RCC_APB2HENR_FDCAN1);
3702:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
 218              		.loc 2 3702 1
 219 009c 00BF     		nop
 220 009e 0123     		movs	r3, #1
 221 00a0 8DF81730 		strb	r3, [sp, #23]
 222 00a4 9DF81730 		ldrb	r3, [sp, #23]
 223 00a8 8DF81630 		strb	r3, [sp, #22]
 224 00ac 4FF48063 		mov	r3, #1024
 225 00b0 0493     		str	r3, [sp, #16]
 226              	.LBE63:
 227              	.LBE62:
 228              	.LBB66:
 229              	.LBB67:
 230              	.LBB68:
 231              	.LBB69:
1456:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     if (smode) {
 232              		.loc 2 1456 19
 233 00b2 4FF08843 		mov	r3, #1140850688
 234 00b6 D3F88C20 		ldr	r2, [r3, #140]
 235 00ba 4FF08841 		mov	r1, #1140850688
 236 00be 049B     		ldr	r3, [sp, #16]
 237 00c0 1343     		orrs	r3, r3, r2
 238 00c2 C1F88C30 		str	r3, [r1, #140]
1457:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C1_APB2HSMENR |= m;
 239              		.loc 2 1457 8
 240 00c6 9DF81630 		ldrb	r3, [sp, #22]	@ zero_extendqisi2
 241 00ca 002B     		cmp	r3, #0
 242 00cc 14D0     		beq	.L18
1458:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
 243              		.loc 2 1458 28
 244 00ce 4FF08843 		mov	r3, #1140850688
 245 00d2 D3F8AC20 		ldr	r2, [r3, #172]
 246 00d6 4FF08841 		mov	r1, #1140850688
 247 00da 049B     		ldr	r3, [sp, #16]
 248 00dc 1343     		orrs	r3, r3, r2
 249 00de C1F8AC30 		str	r3, [r1, #172]
1460:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 250              		.loc 2 1460 28
 251 00e2 4FF08843 		mov	r3, #1140850688
 252 00e6 D3F8CC20 		ldr	r2, [r3, #204]
 253 00ea 4FF08841 		mov	r1, #1140850688
 254 00ee 049B     		ldr	r3, [sp, #16]
 255 00f0 1343     		orrs	r3, r3, r2
 256 00f2 C1F8CC30 		str	r3, [r1, #204]
 257 00f6 15E0     		b	.L19
 258              	.L18:
1464:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
 259              		.loc 2 1464 28
 260 00f8 4FF08843 		mov	r3, #1140850688
 261 00fc D3F8AC20 		ldr	r2, [r3, #172]
1464:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
 262              		.loc 2 1464 31
 263 0100 049B     		ldr	r3, [sp, #16]
 264 0102 DB43     		mvns	r3, r3
1464:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
 265              		.loc 2 1464 28
 266 0104 4FF08841 		mov	r1, #1140850688
 267 0108 1340     		ands	r3, r3, r2
 268 010a C1F8AC30 		str	r3, [r1, #172]
1466:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 269              		.loc 2 1466 28
 270 010e 4FF08843 		mov	r3, #1140850688
 271 0112 D3F8CC20 		ldr	r2, [r3, #204]
1466:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 272              		.loc 2 1466 31
 273 0116 049B     		ldr	r3, [sp, #16]
 274 0118 DB43     		mvns	r3, r3
1466:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 275              		.loc 2 1466 28
 276 011a 4FF08841 		mov	r1, #1140850688
 277 011e 1340     		ands	r3, r3, r2
 278 0120 C1F8CC30 		str	r3, [r1, #204]
 279              	.L19:
1470:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
 280              		.loc 2 1470 15
 281 0124 4FF08843 		mov	r3, #1140850688
 282 0128 D3F88C30 		ldr	r3, [r3, #140]
 283              	.LBE69:
 284              	.LBE68:
3703:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3704:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
3705:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables FDCAN1 clock
3706:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3707:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
3708:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
3709:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_FDCAN1(void) {
3710:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3711:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_APB2H(RCC_APB2HENR_FDCAN1);
3712:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
3713:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3714:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
3715:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if FDCAN1 clock is enabled
3716:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3717:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
3718:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
3719:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_FDCAN1(void) {
3720:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3721:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_APB2H(RCC_APB2HENR_FDCAN1);
3722:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
3723:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3724:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
3725:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets FDCAN1
3726:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3727:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
3728:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
3729:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_FDCAN1(void) {
3730:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3731:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_reset_APB2H(RCC_APB2HRSTR_FDCAN1);
3732:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
3733:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3734:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
3735:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables FDCAN2 clock
3736:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3737:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
3738:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
3739:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3740:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
3741:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
3742:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_FDCAN2(bool smode) {
3743:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3744:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_APB2H(smode, RCC_APB2HENR_FDCAN2);
3745:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
 285              		.loc 2 3745 1
 286 012c 00BF     		nop
 287 012e 0123     		movs	r3, #1
 288 0130 8DF81F30 		strb	r3, [sp, #31]
 289 0134 9DF81F30 		ldrb	r3, [sp, #31]
 290 0138 8DF81E30 		strb	r3, [sp, #30]
 291 013c 4FF48053 		mov	r3, #4096
 292 0140 0693     		str	r3, [sp, #24]
 293              	.LBE67:
 294              	.LBE66:
 295              	.LBB70:
 296              	.LBB71:
 297              	.LBB72:
 298              	.LBB73:
1456:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     if (smode) {
 299              		.loc 2 1456 19
 300 0142 4FF08843 		mov	r3, #1140850688
 301 0146 D3F88C20 		ldr	r2, [r3, #140]
 302 014a 4FF08841 		mov	r1, #1140850688
 303 014e 069B     		ldr	r3, [sp, #24]
 304 0150 1343     		orrs	r3, r3, r2
 305 0152 C1F88C30 		str	r3, [r1, #140]
1457:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C1_APB2HSMENR |= m;
 306              		.loc 2 1457 8
 307 0156 9DF81E30 		ldrb	r3, [sp, #30]	@ zero_extendqisi2
 308 015a 002B     		cmp	r3, #0
 309 015c 14D0     		beq	.L21
1458:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
 310              		.loc 2 1458 28
 311 015e 4FF08843 		mov	r3, #1140850688
 312 0162 D3F8AC20 		ldr	r2, [r3, #172]
 313 0166 4FF08841 		mov	r1, #1140850688
 314 016a 069B     		ldr	r3, [sp, #24]
 315 016c 1343     		orrs	r3, r3, r2
 316 016e C1F8AC30 		str	r3, [r1, #172]
1460:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 317              		.loc 2 1460 28
 318 0172 4FF08843 		mov	r3, #1140850688
 319 0176 D3F8CC20 		ldr	r2, [r3, #204]
 320 017a 4FF08841 		mov	r1, #1140850688
 321 017e 069B     		ldr	r3, [sp, #24]
 322 0180 1343     		orrs	r3, r3, r2
 323 0182 C1F8CC30 		str	r3, [r1, #204]
 324 0186 15E0     		b	.L22
 325              	.L21:
1464:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
 326              		.loc 2 1464 28
 327 0188 4FF08843 		mov	r3, #1140850688
 328 018c D3F8AC20 		ldr	r2, [r3, #172]
1464:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
 329              		.loc 2 1464 31
 330 0190 069B     		ldr	r3, [sp, #24]
 331 0192 DB43     		mvns	r3, r3
1464:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
 332              		.loc 2 1464 28
 333 0194 4FF08841 		mov	r1, #1140850688
 334 0198 1340     		ands	r3, r3, r2
 335 019a C1F8AC30 		str	r3, [r1, #172]
1466:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 336              		.loc 2 1466 28
 337 019e 4FF08843 		mov	r3, #1140850688
 338 01a2 D3F8CC20 		ldr	r2, [r3, #204]
1466:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 339              		.loc 2 1466 31
 340 01a6 069B     		ldr	r3, [sp, #24]
 341 01a8 DB43     		mvns	r3, r3
1466:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 342              		.loc 2 1466 28
 343 01aa 4FF08841 		mov	r1, #1140850688
 344 01ae 1340     		ands	r3, r3, r2
 345 01b0 C1F8CC30 		str	r3, [r1, #204]
 346              	.L22:
1470:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
 347              		.loc 2 1470 15
 348 01b4 4FF08843 		mov	r3, #1140850688
 349 01b8 D3F88C30 		ldr	r3, [r3, #140]
 350              	.LBE73:
 351              	.LBE72:
3746:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3747:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
3748:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables FDCAN2 clock
3749:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3750:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
3751:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
3752:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_FDCAN2(void) {
3753:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3754:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_APB2H(RCC_APB2HENR_FDCAN2);
3755:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
3756:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3757:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
3758:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if FDCAN2 clock is enabled
3759:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3760:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
3761:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
3762:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_FDCAN2(void) {
3763:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3764:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_APB2H(RCC_APB2HENR_FDCAN2);
3765:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
3766:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3767:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
3768:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets FDCAN2
3769:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3770:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
3771:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
3772:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_FDCAN2(void) {
3773:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3774:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_reset_APB2H(RCC_APB2HRSTR_FDCAN2);
3775:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
3776:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3777:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
3778:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables FDCAN3 clock
3779:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3780:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
3781:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
3782:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3783:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
3784:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
3785:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_FDCAN3(bool smode) {
3786:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3787:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_APB2H(smode, RCC_APB2HENR_FDCAN3);
3788:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
 352              		.loc 2 3788 1
 353 01bc 00BF     		nop
 354 01be 0123     		movs	r3, #1
 355 01c0 8DF82730 		strb	r3, [sp, #39]
 356 01c4 9DF82730 		ldrb	r3, [sp, #39]
 357 01c8 8DF82630 		strb	r3, [sp, #38]
 358 01cc 4FF48043 		mov	r3, #16384
 359 01d0 0893     		str	r3, [sp, #32]
 360              	.LBE71:
 361              	.LBE70:
 362              	.LBB74:
 363              	.LBB75:
 364              	.LBB76:
 365              	.LBB77:
1456:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     if (smode) {
 366              		.loc 2 1456 19
 367 01d2 4FF08843 		mov	r3, #1140850688
 368 01d6 D3F88C20 		ldr	r2, [r3, #140]
 369 01da 4FF08841 		mov	r1, #1140850688
 370 01de 089B     		ldr	r3, [sp, #32]
 371 01e0 1343     		orrs	r3, r3, r2
 372 01e2 C1F88C30 		str	r3, [r1, #140]
1457:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C1_APB2HSMENR |= m;
 373              		.loc 2 1457 8
 374 01e6 9DF82630 		ldrb	r3, [sp, #38]	@ zero_extendqisi2
 375 01ea 002B     		cmp	r3, #0
 376 01ec 14D0     		beq	.L24
1458:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
 377              		.loc 2 1458 28
 378 01ee 4FF08843 		mov	r3, #1140850688
 379 01f2 D3F8AC20 		ldr	r2, [r3, #172]
 380 01f6 4FF08841 		mov	r1, #1140850688
 381 01fa 089B     		ldr	r3, [sp, #32]
 382 01fc 1343     		orrs	r3, r3, r2
 383 01fe C1F8AC30 		str	r3, [r1, #172]
1460:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 384              		.loc 2 1460 28
 385 0202 4FF08843 		mov	r3, #1140850688
 386 0206 D3F8CC20 		ldr	r2, [r3, #204]
 387 020a 4FF08841 		mov	r1, #1140850688
 388 020e 089B     		ldr	r3, [sp, #32]
 389 0210 1343     		orrs	r3, r3, r2
 390 0212 C1F8CC30 		str	r3, [r1, #204]
 391 0216 15E0     		b	.L25
 392              	.L24:
1464:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
 393              		.loc 2 1464 28
 394 0218 4FF08843 		mov	r3, #1140850688
 395 021c D3F8AC20 		ldr	r2, [r3, #172]
1464:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
 396              		.loc 2 1464 31
 397 0220 089B     		ldr	r3, [sp, #32]
 398 0222 DB43     		mvns	r3, r3
1464:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
 399              		.loc 2 1464 28
 400 0224 4FF08841 		mov	r1, #1140850688
 401 0228 1340     		ands	r3, r3, r2
 402 022a C1F8AC30 		str	r3, [r1, #172]
1466:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 403              		.loc 2 1466 28
 404 022e 4FF08843 		mov	r3, #1140850688
 405 0232 D3F8CC20 		ldr	r2, [r3, #204]
1466:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 406              		.loc 2 1466 31
 407 0236 089B     		ldr	r3, [sp, #32]
 408 0238 DB43     		mvns	r3, r3
1466:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 409              		.loc 2 1466 28
 410 023a 4FF08841 		mov	r1, #1140850688
 411 023e 1340     		ands	r3, r3, r2
 412 0240 C1F8CC30 		str	r3, [r1, #204]
 413              	.L25:
1470:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
 414              		.loc 2 1470 15
 415 0244 4FF08843 		mov	r3, #1140850688
 416 0248 D3F88C30 		ldr	r3, [r3, #140]
 417              	.LBE77:
 418              	.LBE76:
3789:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3790:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
3791:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables FDCAN3 clock
3792:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3793:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
3794:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
3795:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_FDCAN3(void) {
3796:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3797:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_APB2H(RCC_APB2HENR_FDCAN3);
3798:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
3799:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3800:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
3801:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if FDCAN3 clock is enabled
3802:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3803:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
3804:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
3805:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_FDCAN3(void) {
3806:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3807:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_APB2H(RCC_APB2HENR_FDCAN3);
3808:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
3809:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3810:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
3811:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets FDCAN3
3812:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3813:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
3814:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
3815:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_FDCAN3(void) {
3816:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3817:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_reset_APB2H(RCC_APB2HRSTR_FDCAN3);
3818:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
3819:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3820:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
3821:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables FDCAN4 clock
3822:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3823:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
3824:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
3825:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3826:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
3827:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
3828:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_FDCAN4(bool smode) {
3829:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3830:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_APB2H(smode, RCC_APB2HENR_FDCAN4);
3831:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
 419              		.loc 2 3831 1
 420 024c 00BF     		nop
 421 024e 0123     		movs	r3, #1
 422 0250 8DF82F30 		strb	r3, [sp, #47]
 423 0254 9DF82F30 		ldrb	r3, [sp, #47]
 424 0258 8DF82E30 		strb	r3, [sp, #46]
 425 025c 4FF48033 		mov	r3, #65536
 426 0260 0A93     		str	r3, [sp, #40]
 427              	.LBE75:
 428              	.LBE74:
 429              	.LBB78:
 430              	.LBB79:
 431              	.LBB80:
 432              	.LBB81:
1456:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     if (smode) {
 433              		.loc 2 1456 19
 434 0262 4FF08843 		mov	r3, #1140850688
 435 0266 D3F88C20 		ldr	r2, [r3, #140]
 436 026a 4FF08841 		mov	r1, #1140850688
 437 026e 0A9B     		ldr	r3, [sp, #40]
 438 0270 1343     		orrs	r3, r3, r2
 439 0272 C1F88C30 		str	r3, [r1, #140]
1457:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****         RCC->C1_APB2HSMENR |= m;
 440              		.loc 2 1457 8
 441 0276 9DF82E30 		ldrb	r3, [sp, #46]	@ zero_extendqisi2
 442 027a 002B     		cmp	r3, #0
 443 027c 14D0     		beq	.L27
1458:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
 444              		.loc 2 1458 28
 445 027e 4FF08843 		mov	r3, #1140850688
 446 0282 D3F8AC20 		ldr	r2, [r3, #172]
 447 0286 4FF08841 		mov	r1, #1140850688
 448 028a 0A9B     		ldr	r3, [sp, #40]
 449 028c 1343     		orrs	r3, r3, r2
 450 028e C1F8AC30 		str	r3, [r1, #172]
1460:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 451              		.loc 2 1460 28
 452 0292 4FF08843 		mov	r3, #1140850688
 453 0296 D3F8CC20 		ldr	r2, [r3, #204]
 454 029a 4FF08841 		mov	r1, #1140850688
 455 029e 0A9B     		ldr	r3, [sp, #40]
 456 02a0 1343     		orrs	r3, r3, r2
 457 02a2 C1F8CC30 		str	r3, [r1, #204]
 458 02a6 15E0     		b	.L28
 459              	.L27:
1464:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
 460              		.loc 2 1464 28
 461 02a8 4FF08843 		mov	r3, #1140850688
 462 02ac D3F8AC20 		ldr	r2, [r3, #172]
1464:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
 463              		.loc 2 1464 31
 464 02b0 0A9B     		ldr	r3, [sp, #40]
 465 02b2 DB43     		mvns	r3, r3
1464:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
 466              		.loc 2 1464 28
 467 02b4 4FF08841 		mov	r1, #1140850688
 468 02b8 1340     		ands	r3, r3, r2
 469 02ba C1F8AC30 		str	r3, [r1, #172]
1466:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 470              		.loc 2 1466 28
 471 02be 4FF08843 		mov	r3, #1140850688
 472 02c2 D3F8CC20 		ldr	r2, [r3, #204]
1466:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 473              		.loc 2 1466 31
 474 02c6 0A9B     		ldr	r3, [sp, #40]
 475 02c8 DB43     		mvns	r3, r3
1466:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 476              		.loc 2 1466 28
 477 02ca 4FF08841 		mov	r1, #1140850688
 478 02ce 1340     		ands	r3, r3, r2
 479 02d0 C1F8CC30 		str	r3, [r1, #204]
 480              	.L28:
1470:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
 481              		.loc 2 1470 15
 482 02d4 4FF08843 		mov	r3, #1140850688
 483 02d8 D3F88C30 		ldr	r3, [r3, #140]
 484              	.LBE81:
 485              	.LBE80:
3832:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3833:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
3834:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables FDCAN4 clock
3835:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3836:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
3837:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
3838:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_FDCAN4(void) {
3839:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3840:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_APB2H(RCC_APB2HENR_FDCAN4);
3841:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
3842:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3843:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
3844:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Checks if FDCAN4 clock is enabled
3845:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3846:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
3847:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
3848:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE bool is_clock_enable_FDCAN4(void) {
3849:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3850:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     return is_clock_enable_APB2H(RCC_APB2HENR_FDCAN4);
3851:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
3852:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3853:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
3854:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Resets FDCAN4
3855:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3856:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
3857:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
3858:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_reset_FDCAN4(void) {
3859:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3860:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_reset_APB2H(RCC_APB2HRSTR_FDCAN4);
3861:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
3862:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3863:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
3864:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Enables FDCAN MRAM clock
3865:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3866:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @param[in] smode     sleep mode (if true, peripheral clock is enabled in
3867:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *                      sleep mode)
3868:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3869:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
3870:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
3871:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_enable_FDCAN_MRAM(bool smode) {
3872:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3873:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_enable_APB2H(smode, RCC_APB2HENR_FDCAN_MRAM);
3874:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
 486              		.loc 2 3874 1
 487 02dc 00BF     		nop
 488              	.L14:
 489              	.LBE79:
 490              	.LBE78:
 113:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****         clock_enable_FDCAN1(true);
 114:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****         clock_enable_FDCAN2(true);
 115:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****         clock_enable_FDCAN3(true);
 116:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****         clock_enable_FDCAN4(true);
 117:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****         clock_enable_FDCAN_MRAM(true);
 118:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     }
 119:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
 120:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     /* Update the mask of enabled CAN instances.*/
 121:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     if (cdp == &DRV_CAN1) {
 491              		.loc 1 121 8
 492 02de 019B     		ldr	r3, [sp, #4]
 493 02e0 174A     		ldr	r2, .L35+4
 494 02e2 9342     		cmp	r3, r2
 495 02e4 07D1     		bne	.L30
 122:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****         can_enabled |= (1U << 0U);
 496              		.loc 1 122 21
 497 02e6 154B     		ldr	r3, .L35
 498 02e8 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 499 02ea 43F00103 		orr	r3, r3, #1
 500 02ee DAB2     		uxtb	r2, r3
 501 02f0 124B     		ldr	r3, .L35
 502 02f2 1A70     		strb	r2, [r3]
 123:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     } else if (cdp == &DRV_CAN2) {
 124:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****         can_enabled |= (1U << 1U);
 125:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     } else if (cdp == &DRV_CAN3) {
 126:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****         can_enabled |= (1U << 2U);
 127:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     } else {
 128:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****         can_enabled |= (1U << 3U);
 129:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     }
 130:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
 131:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** }
 503              		.loc 1 131 1
 504 02f4 1EE0     		b	.L34
 505              	.L30:
 123:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     } else if (cdp == &DRV_CAN2) {
 506              		.loc 1 123 15
 507 02f6 019B     		ldr	r3, [sp, #4]
 508 02f8 124A     		ldr	r2, .L35+8
 509 02fa 9342     		cmp	r3, r2
 510 02fc 07D1     		bne	.L32
 124:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     } else if (cdp == &DRV_CAN3) {
 511              		.loc 1 124 21
 512 02fe 0F4B     		ldr	r3, .L35
 513 0300 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 514 0302 43F00203 		orr	r3, r3, #2
 515 0306 DAB2     		uxtb	r2, r3
 516 0308 0C4B     		ldr	r3, .L35
 517 030a 1A70     		strb	r2, [r3]
 518              		.loc 1 131 1
 519 030c 12E0     		b	.L34
 520              	.L32:
 125:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****         can_enabled |= (1U << 2U);
 521              		.loc 1 125 15
 522 030e 019B     		ldr	r3, [sp, #4]
 523 0310 0D4A     		ldr	r2, .L35+12
 524 0312 9342     		cmp	r3, r2
 525 0314 07D1     		bne	.L33
 126:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     } else {
 526              		.loc 1 126 21
 527 0316 094B     		ldr	r3, .L35
 528 0318 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 529 031a 43F00403 		orr	r3, r3, #4
 530 031e DAB2     		uxtb	r2, r3
 531 0320 064B     		ldr	r3, .L35
 532 0322 1A70     		strb	r2, [r3]
 533              		.loc 1 131 1
 534 0324 06E0     		b	.L34
 535              	.L33:
 128:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     }
 536              		.loc 1 128 21
 537 0326 054B     		ldr	r3, .L35
 538 0328 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 539 032a 43F00803 		orr	r3, r3, #8
 540 032e DAB2     		uxtb	r2, r3
 541 0330 024B     		ldr	r3, .L35
 542 0332 1A70     		strb	r2, [r3]
 543              	.L34:
 544              		.loc 1 131 1
 545 0334 00BF     		nop
 546 0336 0CB0     		add	sp, sp, #48
 547              		.cfi_def_cfa_offset 0
 548              		@ sp needed
 549 0338 7047     		bx	lr
 550              	.L36:
 551 033a 00BF     		.align	2
 552              	.L35:
 553 033c 00000000 		.word	can_enabled
 554 0340 00000000 		.word	DRV_CAN1
 555 0344 00000000 		.word	DRV_CAN2
 556 0348 00000000 		.word	DRV_CAN3
 557              		.cfi_endproc
 558              	.LFE418:
 560              		.section	.text.can_dev_clock_disable,"ax",%progbits
 561              		.align	1
 562              		.p2align 4,,15
 563              		.global	can_dev_clock_disable
 564              		.syntax unified
 565              		.thumb
 566              		.thumb_func
 568              	can_dev_clock_disable:
 569              	.LFB419:
 132:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
 133:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** /**
 134:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * @brief   Disables CAN clock.
 135:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  *
 136:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * @param[in] cdp       pointer to a @p can_driver_t structure
 137:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  *
 138:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * @notapi
 139:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  */
 140:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** void can_dev_clock_disable(can_driver_t *cdp) {
 570              		.loc 1 140 47
 571              		.cfi_startproc
 572              		@ args = 0, pretend = 0, frame = 32
 573              		@ frame_needed = 0, uses_anonymous_args = 0
 574              		@ link register save eliminated.
 575 0000 88B0     		sub	sp, sp, #32
 576              		.cfi_def_cfa_offset 32
 577 0002 0190     		str	r0, [sp, #4]
 141:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
 142:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     /* Update the mask of enabled CAN instances.*/
 143:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     if (cdp == &DRV_CAN1) {
 578              		.loc 1 143 8
 579 0004 019B     		ldr	r3, [sp, #4]
 580 0006 7F4A     		ldr	r2, .L49
 581 0008 9342     		cmp	r3, r2
 582 000a 07D1     		bne	.L38
 144:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****         can_enabled &= ~(1U << 0U);
 583              		.loc 1 144 21
 584 000c 7E4B     		ldr	r3, .L49+4
 585 000e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 586 0010 23F00103 		bic	r3, r3, #1
 587 0014 DAB2     		uxtb	r2, r3
 588 0016 7C4B     		ldr	r3, .L49+4
 589 0018 1A70     		strb	r2, [r3]
 590 001a 1EE0     		b	.L39
 591              	.L38:
 145:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     } else if (cdp == &DRV_CAN2) {
 592              		.loc 1 145 15
 593 001c 019B     		ldr	r3, [sp, #4]
 594 001e 7B4A     		ldr	r2, .L49+8
 595 0020 9342     		cmp	r3, r2
 596 0022 07D1     		bne	.L40
 146:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****         can_enabled &= ~(1U << 1U);
 597              		.loc 1 146 21
 598 0024 784B     		ldr	r3, .L49+4
 599 0026 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 600 0028 23F00203 		bic	r3, r3, #2
 601 002c DAB2     		uxtb	r2, r3
 602 002e 764B     		ldr	r3, .L49+4
 603 0030 1A70     		strb	r2, [r3]
 604 0032 12E0     		b	.L39
 605              	.L40:
 147:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     } else if (cdp == &DRV_CAN3) {
 606              		.loc 1 147 15
 607 0034 019B     		ldr	r3, [sp, #4]
 608 0036 764A     		ldr	r2, .L49+12
 609 0038 9342     		cmp	r3, r2
 610 003a 07D1     		bne	.L41
 148:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****         can_enabled &= ~(1U << 2U);
 611              		.loc 1 148 21
 612 003c 724B     		ldr	r3, .L49+4
 613 003e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 614 0040 23F00403 		bic	r3, r3, #4
 615 0044 DAB2     		uxtb	r2, r3
 616 0046 704B     		ldr	r3, .L49+4
 617 0048 1A70     		strb	r2, [r3]
 618 004a 06E0     		b	.L39
 619              	.L41:
 149:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     } else {
 150:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****         can_enabled &= ~(1U << 3U);
 620              		.loc 1 150 21
 621 004c 6E4B     		ldr	r3, .L49+4
 622 004e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 623 0050 23F00803 		bic	r3, r3, #8
 624 0054 DAB2     		uxtb	r2, r3
 625 0056 6C4B     		ldr	r3, .L49+4
 626 0058 1A70     		strb	r2, [r3]
 627              	.L39:
 151:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     }
 152:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
 153:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     /* Disable clocks of all CAN instances only if no other instance is still
 154:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****        enabled.*/
 155:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     if(can_enabled == 0U) {
 628              		.loc 1 155 20
 629 005a 6B4B     		ldr	r3, .L49+4
 630 005c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 631              		.loc 1 155 7
 632 005e 002B     		cmp	r3, #0
 633 0060 40F0CD80 		bne	.L48
 634 0064 4FF48073 		mov	r3, #256
 635 0068 0393     		str	r3, [sp, #12]
 636              	.LBB82:
 637              	.LBB83:
 638              	.LBB84:
 639              	.LBB85:
1483:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C1_APB2HSMENR &= ~m;
 640              		.loc 2 1483 19
 641 006a 4FF08843 		mov	r3, #1140850688
 642 006e D3F88C20 		ldr	r2, [r3, #140]
1483:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C1_APB2HSMENR &= ~m;
 643              		.loc 2 1483 22
 644 0072 039B     		ldr	r3, [sp, #12]
 645 0074 DB43     		mvns	r3, r3
1483:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C1_APB2HSMENR &= ~m;
 646              		.loc 2 1483 19
 647 0076 4FF08841 		mov	r1, #1140850688
 648 007a 1340     		ands	r3, r3, r2
 649 007c C1F88C30 		str	r3, [r1, #140]
1484:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
 650              		.loc 2 1484 24
 651 0080 4FF08843 		mov	r3, #1140850688
 652 0084 D3F8AC20 		ldr	r2, [r3, #172]
1484:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
 653              		.loc 2 1484 27
 654 0088 039B     		ldr	r3, [sp, #12]
 655 008a DB43     		mvns	r3, r3
1484:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
 656              		.loc 2 1484 24
 657 008c 4FF08841 		mov	r1, #1140850688
 658 0090 1340     		ands	r3, r3, r2
 659 0092 C1F8AC30 		str	r3, [r1, #172]
1486:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 660              		.loc 2 1486 24
 661 0096 4FF08843 		mov	r3, #1140850688
 662 009a D3F8CC20 		ldr	r2, [r3, #204]
1486:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 663              		.loc 2 1486 27
 664 009e 039B     		ldr	r3, [sp, #12]
 665 00a0 DB43     		mvns	r3, r3
1486:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 666              		.loc 2 1486 24
 667 00a2 4FF08841 		mov	r1, #1140850688
 668 00a6 1340     		ands	r3, r3, r2
 669 00a8 C1F8CC30 		str	r3, [r1, #204]
1489:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
 670              		.loc 2 1489 15
 671 00ac 4FF08843 		mov	r3, #1140850688
 672 00b0 D3F88C30 		ldr	r3, [r3, #140]
 673              	.LBE85:
 674              	.LBE84:
3712:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 675              		.loc 2 3712 1
 676 00b4 00BF     		nop
 677 00b6 4FF48063 		mov	r3, #1024
 678 00ba 0493     		str	r3, [sp, #16]
 679              	.LBE83:
 680              	.LBE82:
 681              	.LBB86:
 682              	.LBB87:
 683              	.LBB88:
 684              	.LBB89:
1483:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C1_APB2HSMENR &= ~m;
 685              		.loc 2 1483 19
 686 00bc 4FF08843 		mov	r3, #1140850688
 687 00c0 D3F88C20 		ldr	r2, [r3, #140]
1483:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C1_APB2HSMENR &= ~m;
 688              		.loc 2 1483 22
 689 00c4 049B     		ldr	r3, [sp, #16]
 690 00c6 DB43     		mvns	r3, r3
1483:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C1_APB2HSMENR &= ~m;
 691              		.loc 2 1483 19
 692 00c8 4FF08841 		mov	r1, #1140850688
 693 00cc 1340     		ands	r3, r3, r2
 694 00ce C1F88C30 		str	r3, [r1, #140]
1484:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
 695              		.loc 2 1484 24
 696 00d2 4FF08843 		mov	r3, #1140850688
 697 00d6 D3F8AC20 		ldr	r2, [r3, #172]
1484:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
 698              		.loc 2 1484 27
 699 00da 049B     		ldr	r3, [sp, #16]
 700 00dc DB43     		mvns	r3, r3
1484:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
 701              		.loc 2 1484 24
 702 00de 4FF08841 		mov	r1, #1140850688
 703 00e2 1340     		ands	r3, r3, r2
 704 00e4 C1F8AC30 		str	r3, [r1, #172]
1486:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 705              		.loc 2 1486 24
 706 00e8 4FF08843 		mov	r3, #1140850688
 707 00ec D3F8CC20 		ldr	r2, [r3, #204]
1486:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 708              		.loc 2 1486 27
 709 00f0 049B     		ldr	r3, [sp, #16]
 710 00f2 DB43     		mvns	r3, r3
1486:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 711              		.loc 2 1486 24
 712 00f4 4FF08841 		mov	r1, #1140850688
 713 00f8 1340     		ands	r3, r3, r2
 714 00fa C1F8CC30 		str	r3, [r1, #204]
1489:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
 715              		.loc 2 1489 15
 716 00fe 4FF08843 		mov	r3, #1140850688
 717 0102 D3F88C30 		ldr	r3, [r3, #140]
 718              	.LBE89:
 719              	.LBE88:
3755:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 720              		.loc 2 3755 1
 721 0106 00BF     		nop
 722 0108 4FF48053 		mov	r3, #4096
 723 010c 0593     		str	r3, [sp, #20]
 724              	.LBE87:
 725              	.LBE86:
 726              	.LBB90:
 727              	.LBB91:
 728              	.LBB92:
 729              	.LBB93:
1483:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C1_APB2HSMENR &= ~m;
 730              		.loc 2 1483 19
 731 010e 4FF08843 		mov	r3, #1140850688
 732 0112 D3F88C20 		ldr	r2, [r3, #140]
1483:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C1_APB2HSMENR &= ~m;
 733              		.loc 2 1483 22
 734 0116 059B     		ldr	r3, [sp, #20]
 735 0118 DB43     		mvns	r3, r3
1483:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C1_APB2HSMENR &= ~m;
 736              		.loc 2 1483 19
 737 011a 4FF08841 		mov	r1, #1140850688
 738 011e 1340     		ands	r3, r3, r2
 739 0120 C1F88C30 		str	r3, [r1, #140]
1484:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
 740              		.loc 2 1484 24
 741 0124 4FF08843 		mov	r3, #1140850688
 742 0128 D3F8AC20 		ldr	r2, [r3, #172]
1484:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
 743              		.loc 2 1484 27
 744 012c 059B     		ldr	r3, [sp, #20]
 745 012e DB43     		mvns	r3, r3
1484:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
 746              		.loc 2 1484 24
 747 0130 4FF08841 		mov	r1, #1140850688
 748 0134 1340     		ands	r3, r3, r2
 749 0136 C1F8AC30 		str	r3, [r1, #172]
1486:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 750              		.loc 2 1486 24
 751 013a 4FF08843 		mov	r3, #1140850688
 752 013e D3F8CC20 		ldr	r2, [r3, #204]
1486:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 753              		.loc 2 1486 27
 754 0142 059B     		ldr	r3, [sp, #20]
 755 0144 DB43     		mvns	r3, r3
1486:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 756              		.loc 2 1486 24
 757 0146 4FF08841 		mov	r1, #1140850688
 758 014a 1340     		ands	r3, r3, r2
 759 014c C1F8CC30 		str	r3, [r1, #204]
1489:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
 760              		.loc 2 1489 15
 761 0150 4FF08843 		mov	r3, #1140850688
 762 0154 D3F88C30 		ldr	r3, [r3, #140]
 763              	.LBE93:
 764              	.LBE92:
3798:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 765              		.loc 2 3798 1
 766 0158 00BF     		nop
 767 015a 4FF48043 		mov	r3, #16384
 768 015e 0693     		str	r3, [sp, #24]
 769              	.LBE91:
 770              	.LBE90:
 771              	.LBB94:
 772              	.LBB95:
 773              	.LBB96:
 774              	.LBB97:
1483:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C1_APB2HSMENR &= ~m;
 775              		.loc 2 1483 19
 776 0160 4FF08843 		mov	r3, #1140850688
 777 0164 D3F88C20 		ldr	r2, [r3, #140]
1483:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C1_APB2HSMENR &= ~m;
 778              		.loc 2 1483 22
 779 0168 069B     		ldr	r3, [sp, #24]
 780 016a DB43     		mvns	r3, r3
1483:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C1_APB2HSMENR &= ~m;
 781              		.loc 2 1483 19
 782 016c 4FF08841 		mov	r1, #1140850688
 783 0170 1340     		ands	r3, r3, r2
 784 0172 C1F88C30 		str	r3, [r1, #140]
1484:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
 785              		.loc 2 1484 24
 786 0176 4FF08843 		mov	r3, #1140850688
 787 017a D3F8AC20 		ldr	r2, [r3, #172]
1484:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
 788              		.loc 2 1484 27
 789 017e 069B     		ldr	r3, [sp, #24]
 790 0180 DB43     		mvns	r3, r3
1484:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
 791              		.loc 2 1484 24
 792 0182 4FF08841 		mov	r1, #1140850688
 793 0186 1340     		ands	r3, r3, r2
 794 0188 C1F8AC30 		str	r3, [r1, #172]
1486:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 795              		.loc 2 1486 24
 796 018c 4FF08843 		mov	r3, #1140850688
 797 0190 D3F8CC20 		ldr	r2, [r3, #204]
1486:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 798              		.loc 2 1486 27
 799 0194 069B     		ldr	r3, [sp, #24]
 800 0196 DB43     		mvns	r3, r3
1486:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 801              		.loc 2 1486 24
 802 0198 4FF08841 		mov	r1, #1140850688
 803 019c 1340     		ands	r3, r3, r2
 804 019e C1F8CC30 		str	r3, [r1, #204]
1489:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
 805              		.loc 2 1489 15
 806 01a2 4FF08843 		mov	r3, #1140850688
 807 01a6 D3F88C30 		ldr	r3, [r3, #140]
 808              	.LBE97:
 809              	.LBE96:
3841:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
 810              		.loc 2 3841 1
 811 01aa 00BF     		nop
 812 01ac 4FF48033 		mov	r3, #65536
 813 01b0 0793     		str	r3, [sp, #28]
 814              	.LBE95:
 815              	.LBE94:
 816              	.LBB98:
 817              	.LBB99:
 818              	.LBB100:
 819              	.LBB101:
1483:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C1_APB2HSMENR &= ~m;
 820              		.loc 2 1483 19
 821 01b2 4FF08843 		mov	r3, #1140850688
 822 01b6 D3F88C20 		ldr	r2, [r3, #140]
1483:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C1_APB2HSMENR &= ~m;
 823              		.loc 2 1483 22
 824 01ba 079B     		ldr	r3, [sp, #28]
 825 01bc DB43     		mvns	r3, r3
1483:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     RCC->C1_APB2HSMENR &= ~m;
 826              		.loc 2 1483 19
 827 01be 4FF08841 		mov	r1, #1140850688
 828 01c2 1340     		ands	r3, r3, r2
 829 01c4 C1F88C30 		str	r3, [r1, #140]
1484:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
 830              		.loc 2 1484 24
 831 01c8 4FF08843 		mov	r3, #1140850688
 832 01cc D3F8AC20 		ldr	r2, [r3, #172]
1484:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
 833              		.loc 2 1484 27
 834 01d0 079B     		ldr	r3, [sp, #28]
 835 01d2 DB43     		mvns	r3, r3
1484:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #if CLOCK_CFG_SMP_MODE == TRUE
 836              		.loc 2 1484 24
 837 01d4 4FF08841 		mov	r1, #1140850688
 838 01d8 1340     		ands	r3, r3, r2
 839 01da C1F8AC30 		str	r3, [r1, #172]
1486:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 840              		.loc 2 1486 24
 841 01de 4FF08843 		mov	r3, #1140850688
 842 01e2 D3F8CC20 		ldr	r2, [r3, #204]
1486:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 843              		.loc 2 1486 27
 844 01e6 079B     		ldr	r3, [sp, #28]
 845 01e8 DB43     		mvns	r3, r3
1486:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** #endif
 846              		.loc 2 1486 24
 847 01ea 4FF08841 		mov	r1, #1140850688
 848 01ee 1340     		ands	r3, r3, r2
 849 01f0 C1F8CC30 		str	r3, [r1, #204]
1489:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
 850              		.loc 2 1489 15
 851 01f4 4FF08843 		mov	r3, #1140850688
 852 01f8 D3F88C30 		ldr	r3, [r3, #140]
 853              	.LBE101:
 854              	.LBE100:
3875:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3876:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** /**
3877:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @brief   Disables FDCAN MRAM clock
3878:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  *
3879:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  * @api
3880:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****  */
3881:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** __STATIC_FORCEINLINE void clock_disable_FDCAN_MRAM(void) {
3882:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** 
3883:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h ****     clock_disable_APB2H(RCC_APB2HENR_FDCAN_MRAM);
3884:d:\project\9388\e1\2023_7_27\sr5e1_l9388_freeosek\modules\platform\clock\include\sr5e1\clock.h **** }
 855              		.loc 2 3884 1
 856 01fc 00BF     		nop
 857              	.L48:
 858              	.LBE99:
 859              	.LBE98:
 156:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****         clock_disable_FDCAN1();
 157:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****         clock_disable_FDCAN2();
 158:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****         clock_disable_FDCAN3();
 159:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****         clock_disable_FDCAN4();
 160:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****         clock_disable_FDCAN_MRAM();
 161:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     }
 162:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** }
 860              		.loc 1 162 1
 861 01fe 00BF     		nop
 862 0200 08B0     		add	sp, sp, #32
 863              		.cfi_def_cfa_offset 0
 864              		@ sp needed
 865 0202 7047     		bx	lr
 866              	.L50:
 867              		.align	2
 868              	.L49:
 869 0204 00000000 		.word	DRV_CAN1
 870 0208 00000000 		.word	can_enabled
 871 020c 00000000 		.word	DRV_CAN2
 872 0210 00000000 		.word	DRV_CAN3
 873              		.cfi_endproc
 874              	.LFE419:
 876              		.section	.text.can_dev_get_dma_tx_trigger,"ax",%progbits
 877              		.align	1
 878              		.p2align 4,,15
 879              		.global	can_dev_get_dma_tx_trigger
 880              		.syntax unified
 881              		.thumb
 882              		.thumb_func
 884              	can_dev_get_dma_tx_trigger:
 885              	.LFB420:
 163:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
 164:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** /**
 165:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * @brief   Returns CAN DMA TX trigger.
 166:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  *
 167:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * @param[in] cdp       pointer to a @p can_driver_t structure
 168:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * @return              DMA TX trigger.
 169:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  *
 170:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * @notapi
 171:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  */
 172:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** uint32_t can_dev_get_dma_tx_trigger(can_driver_t *cdp) {
 886              		.loc 1 172 56
 887              		.cfi_startproc
 888              		@ args = 0, pretend = 0, frame = 16
 889              		@ frame_needed = 0, uses_anonymous_args = 0
 890              		@ link register save eliminated.
 891 0000 84B0     		sub	sp, sp, #16
 892              		.cfi_def_cfa_offset 16
 893 0002 0190     		str	r0, [sp, #4]
 173:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
 174:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     uint32_t dma_tx_trigger;
 175:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
 176:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     if (cdp == &DRV_CAN1) {
 894              		.loc 1 176 8
 895 0004 019B     		ldr	r3, [sp, #4]
 896 0006 0D4A     		ldr	r2, .L57
 897 0008 9342     		cmp	r3, r2
 898 000a 02D1     		bne	.L52
 177:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****         dma_tx_trigger = DMAMUX1_CAN_SUB_1_DMU_1_TX;
 899              		.loc 1 177 24
 900 000c 8223     		movs	r3, #130
 901 000e 0393     		str	r3, [sp, #12]
 902 0010 0FE0     		b	.L53
 903              	.L52:
 178:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     } else if (cdp == &DRV_CAN2) {
 904              		.loc 1 178 15
 905 0012 019B     		ldr	r3, [sp, #4]
 906 0014 0A4A     		ldr	r2, .L57+4
 907 0016 9342     		cmp	r3, r2
 908 0018 02D1     		bne	.L54
 179:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****         dma_tx_trigger = DMAMUX1_CAN_SUB_1_DMU_2_TX;
 909              		.loc 1 179 24
 910 001a 8623     		movs	r3, #134
 911 001c 0393     		str	r3, [sp, #12]
 912 001e 08E0     		b	.L53
 913              	.L54:
 180:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     } else if (cdp == &DRV_CAN3) {
 914              		.loc 1 180 15
 915 0020 019B     		ldr	r3, [sp, #4]
 916 0022 084A     		ldr	r2, .L57+8
 917 0024 9342     		cmp	r3, r2
 918 0026 02D1     		bne	.L55
 181:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****         dma_tx_trigger = DMAMUX1_CAN_SUB_1_DMU_3_TX;
 919              		.loc 1 181 24
 920 0028 8A23     		movs	r3, #138
 921 002a 0393     		str	r3, [sp, #12]
 922 002c 01E0     		b	.L53
 923              	.L55:
 182:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     } else {
 183:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****         dma_tx_trigger = DMAMUX1_CAN_SUB_1_DMU_4_TX;
 924              		.loc 1 183 24
 925 002e 8E23     		movs	r3, #142
 926 0030 0393     		str	r3, [sp, #12]
 927              	.L53:
 184:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     }
 185:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
 186:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     return dma_tx_trigger;
 928              		.loc 1 186 12
 929 0032 039B     		ldr	r3, [sp, #12]
 187:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** }
 930              		.loc 1 187 1
 931 0034 1846     		mov	r0, r3
 932 0036 04B0     		add	sp, sp, #16
 933              		.cfi_def_cfa_offset 0
 934              		@ sp needed
 935 0038 7047     		bx	lr
 936              	.L58:
 937 003a 00BF     		.align	2
 938              	.L57:
 939 003c 00000000 		.word	DRV_CAN1
 940 0040 00000000 		.word	DRV_CAN2
 941 0044 00000000 		.word	DRV_CAN3
 942              		.cfi_endproc
 943              	.LFE420:
 945              		.section	.text.can_dev_get_dma_rx0_trigger,"ax",%progbits
 946              		.align	1
 947              		.p2align 4,,15
 948              		.global	can_dev_get_dma_rx0_trigger
 949              		.syntax unified
 950              		.thumb
 951              		.thumb_func
 953              	can_dev_get_dma_rx0_trigger:
 954              	.LFB421:
 188:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
 189:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** /**
 190:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * @brief   Returns CAN DMA RX0 trigger.
 191:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  *
 192:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * @param[in] cdp       pointer to a @p can_driver_t structure
 193:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * @return              DMA RX0 trigger.
 194:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  *
 195:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * @notapi
 196:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  */
 197:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** uint32_t can_dev_get_dma_rx0_trigger(can_driver_t *cdp) {
 955              		.loc 1 197 57
 956              		.cfi_startproc
 957              		@ args = 0, pretend = 0, frame = 16
 958              		@ frame_needed = 0, uses_anonymous_args = 0
 959              		@ link register save eliminated.
 960 0000 84B0     		sub	sp, sp, #16
 961              		.cfi_def_cfa_offset 16
 962 0002 0190     		str	r0, [sp, #4]
 198:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
 199:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     uint32_t dma_rx0_trigger;
 200:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
 201:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     if (cdp == &DRV_CAN1) {
 963              		.loc 1 201 8
 964 0004 019B     		ldr	r3, [sp, #4]
 965 0006 0D4A     		ldr	r2, .L65
 966 0008 9342     		cmp	r3, r2
 967 000a 02D1     		bne	.L60
 202:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****         dma_rx0_trigger = DMAMUX1_CAN_SUB_1_DMU_1_RX0;
 968              		.loc 1 202 25
 969 000c 8423     		movs	r3, #132
 970 000e 0393     		str	r3, [sp, #12]
 971 0010 0FE0     		b	.L61
 972              	.L60:
 203:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     } else if (cdp == &DRV_CAN2) {
 973              		.loc 1 203 15
 974 0012 019B     		ldr	r3, [sp, #4]
 975 0014 0A4A     		ldr	r2, .L65+4
 976 0016 9342     		cmp	r3, r2
 977 0018 02D1     		bne	.L62
 204:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****         dma_rx0_trigger = DMAMUX1_CAN_SUB_1_DMU_2_RX0;
 978              		.loc 1 204 25
 979 001a 8823     		movs	r3, #136
 980 001c 0393     		str	r3, [sp, #12]
 981 001e 08E0     		b	.L61
 982              	.L62:
 205:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     } else if (cdp == &DRV_CAN3) {
 983              		.loc 1 205 15
 984 0020 019B     		ldr	r3, [sp, #4]
 985 0022 084A     		ldr	r2, .L65+8
 986 0024 9342     		cmp	r3, r2
 987 0026 02D1     		bne	.L63
 206:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****         dma_rx0_trigger = DMAMUX1_CAN_SUB_1_DMU_3_RX0;
 988              		.loc 1 206 25
 989 0028 8C23     		movs	r3, #140
 990 002a 0393     		str	r3, [sp, #12]
 991 002c 01E0     		b	.L61
 992              	.L63:
 207:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     } else {
 208:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****         dma_rx0_trigger = DMAMUX1_CAN_SUB_1_DMU_4_RX0;
 993              		.loc 1 208 25
 994 002e 9023     		movs	r3, #144
 995 0030 0393     		str	r3, [sp, #12]
 996              	.L61:
 209:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     }
 210:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
 211:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     return dma_rx0_trigger;
 997              		.loc 1 211 12
 998 0032 039B     		ldr	r3, [sp, #12]
 212:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** }
 999              		.loc 1 212 1
 1000 0034 1846     		mov	r0, r3
 1001 0036 04B0     		add	sp, sp, #16
 1002              		.cfi_def_cfa_offset 0
 1003              		@ sp needed
 1004 0038 7047     		bx	lr
 1005              	.L66:
 1006 003a 00BF     		.align	2
 1007              	.L65:
 1008 003c 00000000 		.word	DRV_CAN1
 1009 0040 00000000 		.word	DRV_CAN2
 1010 0044 00000000 		.word	DRV_CAN3
 1011              		.cfi_endproc
 1012              	.LFE421:
 1014              		.section	.text.can_dev_get_dma_rx1_trigger,"ax",%progbits
 1015              		.align	1
 1016              		.p2align 4,,15
 1017              		.global	can_dev_get_dma_rx1_trigger
 1018              		.syntax unified
 1019              		.thumb
 1020              		.thumb_func
 1022              	can_dev_get_dma_rx1_trigger:
 1023              	.LFB422:
 213:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
 214:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** /**
 215:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * @brief   Returns CAN DMA RX1 trigger.
 216:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  *
 217:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * @param[in] cdp       pointer to a @p can_driver_t structure
 218:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * @return              DMA RX1 trigger.
 219:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  *
 220:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * @notapi
 221:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  */
 222:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** uint32_t can_dev_get_dma_rx1_trigger(can_driver_t *cdp) {
 1024              		.loc 1 222 57
 1025              		.cfi_startproc
 1026              		@ args = 0, pretend = 0, frame = 16
 1027              		@ frame_needed = 0, uses_anonymous_args = 0
 1028              		@ link register save eliminated.
 1029 0000 84B0     		sub	sp, sp, #16
 1030              		.cfi_def_cfa_offset 16
 1031 0002 0190     		str	r0, [sp, #4]
 223:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
 224:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     uint32_t dma_rx1_trigger;
 225:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
 226:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     if (cdp == &DRV_CAN1) {
 1032              		.loc 1 226 8
 1033 0004 019B     		ldr	r3, [sp, #4]
 1034 0006 0D4A     		ldr	r2, .L73
 1035 0008 9342     		cmp	r3, r2
 1036 000a 02D1     		bne	.L68
 227:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****         dma_rx1_trigger = DMAMUX1_CAN_SUB_1_DMU_1_RX1;
 1037              		.loc 1 227 25
 1038 000c 8523     		movs	r3, #133
 1039 000e 0393     		str	r3, [sp, #12]
 1040 0010 0FE0     		b	.L69
 1041              	.L68:
 228:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     } else if (cdp == &DRV_CAN2) {
 1042              		.loc 1 228 15
 1043 0012 019B     		ldr	r3, [sp, #4]
 1044 0014 0A4A     		ldr	r2, .L73+4
 1045 0016 9342     		cmp	r3, r2
 1046 0018 02D1     		bne	.L70
 229:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****         dma_rx1_trigger = DMAMUX1_CAN_SUB_1_DMU_2_RX1;
 1047              		.loc 1 229 25
 1048 001a 8923     		movs	r3, #137
 1049 001c 0393     		str	r3, [sp, #12]
 1050 001e 08E0     		b	.L69
 1051              	.L70:
 230:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     } else if (cdp == &DRV_CAN3) {
 1052              		.loc 1 230 15
 1053 0020 019B     		ldr	r3, [sp, #4]
 1054 0022 084A     		ldr	r2, .L73+8
 1055 0024 9342     		cmp	r3, r2
 1056 0026 02D1     		bne	.L71
 231:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****         dma_rx1_trigger = DMAMUX1_CAN_SUB_1_DMU_3_RX1;
 1057              		.loc 1 231 25
 1058 0028 8D23     		movs	r3, #141
 1059 002a 0393     		str	r3, [sp, #12]
 1060 002c 01E0     		b	.L69
 1061              	.L71:
 232:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     } else {
 233:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****         dma_rx1_trigger = DMAMUX1_CAN_SUB_1_DMU_4_RX1;
 1062              		.loc 1 233 25
 1063 002e 9123     		movs	r3, #145
 1064 0030 0393     		str	r3, [sp, #12]
 1065              	.L69:
 234:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     }
 235:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
 236:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     return dma_rx1_trigger;
 1066              		.loc 1 236 12
 1067 0032 039B     		ldr	r3, [sp, #12]
 237:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** }
 1068              		.loc 1 237 1
 1069 0034 1846     		mov	r0, r3
 1070 0036 04B0     		add	sp, sp, #16
 1071              		.cfi_def_cfa_offset 0
 1072              		@ sp needed
 1073 0038 7047     		bx	lr
 1074              	.L74:
 1075 003a 00BF     		.align	2
 1076              	.L73:
 1077 003c 00000000 		.word	DRV_CAN1
 1078 0040 00000000 		.word	DRV_CAN2
 1079 0044 00000000 		.word	DRV_CAN3
 1080              		.cfi_endproc
 1081              	.LFE422:
 1083              		.section	.text.can_dev_get_line0_vector,"ax",%progbits
 1084              		.align	1
 1085              		.p2align 4,,15
 1086              		.global	can_dev_get_line0_vector
 1087              		.syntax unified
 1088              		.thumb
 1089              		.thumb_func
 1091              	can_dev_get_line0_vector:
 1092              	.LFB423:
 238:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
 239:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** /**
 240:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * @brief   Returns CAN LINE0 interrupt vector.
 241:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  *
 242:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * @param[in] cdp       pointer to a @p can_driver_t structure
 243:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * @return              CAN line0 interrupt vector
 244:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  *
 245:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * @notapi
 246:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  */
 247:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** IRQn_Type can_dev_get_line0_vector(can_driver_t *cdp) {
 1093              		.loc 1 247 55
 1094              		.cfi_startproc
 1095              		@ args = 0, pretend = 0, frame = 16
 1096              		@ frame_needed = 0, uses_anonymous_args = 0
 1097              		@ link register save eliminated.
 1098 0000 84B0     		sub	sp, sp, #16
 1099              		.cfi_def_cfa_offset 16
 1100 0002 0190     		str	r0, [sp, #4]
 248:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
 249:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     IRQn_Type vector;
 250:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
 251:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     if (cdp == &DRV_CAN1) {
 1101              		.loc 1 251 8
 1102 0004 019B     		ldr	r3, [sp, #4]
 1103 0006 0F4A     		ldr	r2, .L81
 1104 0008 9342     		cmp	r3, r2
 1105 000a 03D1     		bne	.L76
 252:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****         vector = IRQ_CAN1_LINE0_VECTOR;
 1106              		.loc 1 252 16
 1107 000c 5423     		movs	r3, #84
 1108 000e ADF80E30 		strh	r3, [sp, #14]	@ movhi
 1109 0012 12E0     		b	.L77
 1110              	.L76:
 253:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     } else if (cdp == &DRV_CAN2) {
 1111              		.loc 1 253 15
 1112 0014 019B     		ldr	r3, [sp, #4]
 1113 0016 0C4A     		ldr	r2, .L81+4
 1114 0018 9342     		cmp	r3, r2
 1115 001a 03D1     		bne	.L78
 254:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****         vector = IRQ_CAN2_LINE0_VECTOR;
 1116              		.loc 1 254 16
 1117 001c 5723     		movs	r3, #87
 1118 001e ADF80E30 		strh	r3, [sp, #14]	@ movhi
 1119 0022 0AE0     		b	.L77
 1120              	.L78:
 255:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     } else if (cdp == &DRV_CAN3) {
 1121              		.loc 1 255 15
 1122 0024 019B     		ldr	r3, [sp, #4]
 1123 0026 094A     		ldr	r2, .L81+8
 1124 0028 9342     		cmp	r3, r2
 1125 002a 03D1     		bne	.L79
 256:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****         vector = IRQ_CAN3_LINE0_VECTOR;
 1126              		.loc 1 256 16
 1127 002c 5A23     		movs	r3, #90
 1128 002e ADF80E30 		strh	r3, [sp, #14]	@ movhi
 1129 0032 02E0     		b	.L77
 1130              	.L79:
 257:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     } else {
 258:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****         vector = IRQ_CAN4_LINE0_VECTOR;
 1131              		.loc 1 258 16
 1132 0034 5D23     		movs	r3, #93
 1133 0036 ADF80E30 		strh	r3, [sp, #14]	@ movhi
 1134              	.L77:
 259:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     }
 260:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
 261:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     return vector;
 1135              		.loc 1 261 12
 1136 003a BDF90E30 		ldrsh	r3, [sp, #14]
 262:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** }
 1137              		.loc 1 262 1
 1138 003e 1846     		mov	r0, r3
 1139 0040 04B0     		add	sp, sp, #16
 1140              		.cfi_def_cfa_offset 0
 1141              		@ sp needed
 1142 0042 7047     		bx	lr
 1143              	.L82:
 1144              		.align	2
 1145              	.L81:
 1146 0044 00000000 		.word	DRV_CAN1
 1147 0048 00000000 		.word	DRV_CAN2
 1148 004c 00000000 		.word	DRV_CAN3
 1149              		.cfi_endproc
 1150              	.LFE423:
 1152              		.section	.text.can_dev_get_line1_vector,"ax",%progbits
 1153              		.align	1
 1154              		.p2align 4,,15
 1155              		.global	can_dev_get_line1_vector
 1156              		.syntax unified
 1157              		.thumb
 1158              		.thumb_func
 1160              	can_dev_get_line1_vector:
 1161              	.LFB424:
 263:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
 264:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** /**
 265:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * @brief   Returns CAN LINE1 interrupt vector.
 266:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  *
 267:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * @param[in] cdp       pointer to a @p can_driver_t structure
 268:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * @return              CAN line1 interrupt vector
 269:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  *
 270:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * @notapi
 271:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  */
 272:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** IRQn_Type can_dev_get_line1_vector(can_driver_t *cdp) {
 1162              		.loc 1 272 55
 1163              		.cfi_startproc
 1164              		@ args = 0, pretend = 0, frame = 16
 1165              		@ frame_needed = 0, uses_anonymous_args = 0
 1166              		@ link register save eliminated.
 1167 0000 84B0     		sub	sp, sp, #16
 1168              		.cfi_def_cfa_offset 16
 1169 0002 0190     		str	r0, [sp, #4]
 273:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
 274:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     IRQn_Type vector;
 275:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
 276:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     if (cdp == &DRV_CAN1) {
 1170              		.loc 1 276 8
 1171 0004 019B     		ldr	r3, [sp, #4]
 1172 0006 0F4A     		ldr	r2, .L89
 1173 0008 9342     		cmp	r3, r2
 1174 000a 03D1     		bne	.L84
 277:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****         vector = IRQ_CAN1_LINE1_VECTOR;
 1175              		.loc 1 277 16
 1176 000c 5523     		movs	r3, #85
 1177 000e ADF80E30 		strh	r3, [sp, #14]	@ movhi
 1178 0012 12E0     		b	.L85
 1179              	.L84:
 278:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     } else if (cdp == &DRV_CAN2) {
 1180              		.loc 1 278 15
 1181 0014 019B     		ldr	r3, [sp, #4]
 1182 0016 0C4A     		ldr	r2, .L89+4
 1183 0018 9342     		cmp	r3, r2
 1184 001a 03D1     		bne	.L86
 279:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****         vector = IRQ_CAN2_LINE1_VECTOR;
 1185              		.loc 1 279 16
 1186 001c 5823     		movs	r3, #88
 1187 001e ADF80E30 		strh	r3, [sp, #14]	@ movhi
 1188 0022 0AE0     		b	.L85
 1189              	.L86:
 280:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     } else if (cdp == &DRV_CAN3) {
 1190              		.loc 1 280 15
 1191 0024 019B     		ldr	r3, [sp, #4]
 1192 0026 094A     		ldr	r2, .L89+8
 1193 0028 9342     		cmp	r3, r2
 1194 002a 03D1     		bne	.L87
 281:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****         vector = IRQ_CAN3_LINE1_VECTOR;
 1195              		.loc 1 281 16
 1196 002c 5B23     		movs	r3, #91
 1197 002e ADF80E30 		strh	r3, [sp, #14]	@ movhi
 1198 0032 02E0     		b	.L85
 1199              	.L87:
 282:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     } else {
 283:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****         vector = IRQ_CAN4_LINE1_VECTOR;
 1200              		.loc 1 283 16
 1201 0034 5E23     		movs	r3, #94
 1202 0036 ADF80E30 		strh	r3, [sp, #14]	@ movhi
 1203              	.L85:
 284:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     }
 285:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
 286:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     return vector;
 1204              		.loc 1 286 12
 1205 003a BDF90E30 		ldrsh	r3, [sp, #14]
 287:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** }
 1206              		.loc 1 287 1
 1207 003e 1846     		mov	r0, r3
 1208 0040 04B0     		add	sp, sp, #16
 1209              		.cfi_def_cfa_offset 0
 1210              		@ sp needed
 1211 0042 7047     		bx	lr
 1212              	.L90:
 1213              		.align	2
 1214              	.L89:
 1215 0044 00000000 		.word	DRV_CAN1
 1216 0048 00000000 		.word	DRV_CAN2
 1217 004c 00000000 		.word	DRV_CAN3
 1218              		.cfi_endproc
 1219              	.LFE424:
 1221              		.section	.text.can_dev_get_dmu_vector,"ax",%progbits
 1222              		.align	1
 1223              		.p2align 4,,15
 1224              		.global	can_dev_get_dmu_vector
 1225              		.syntax unified
 1226              		.thumb
 1227              		.thumb_func
 1229              	can_dev_get_dmu_vector:
 1230              	.LFB425:
 288:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
 289:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** /**
 290:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * @brief   Returns CAN DMU interrupt vector.
 291:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  *
 292:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * @param[in] cdp       pointer to a @p can_driver_t structure
 293:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * @return              CAN line1 interrupt vector
 294:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  *
 295:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * @notapi
 296:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  */
 297:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** IRQn_Type can_dev_get_dmu_vector(can_driver_t *cdp) {
 1231              		.loc 1 297 53
 1232              		.cfi_startproc
 1233              		@ args = 0, pretend = 0, frame = 16
 1234              		@ frame_needed = 0, uses_anonymous_args = 0
 1235              		@ link register save eliminated.
 1236 0000 84B0     		sub	sp, sp, #16
 1237              		.cfi_def_cfa_offset 16
 1238 0002 0190     		str	r0, [sp, #4]
 298:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
 299:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     IRQn_Type vector;
 300:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
 301:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     if (cdp == &DRV_CAN1) {
 1239              		.loc 1 301 8
 1240 0004 019B     		ldr	r3, [sp, #4]
 1241 0006 0F4A     		ldr	r2, .L97
 1242 0008 9342     		cmp	r3, r2
 1243 000a 03D1     		bne	.L92
 302:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****         vector = IRQ_CAN1_DMU_VECTOR;
 1244              		.loc 1 302 16
 1245 000c 5623     		movs	r3, #86
 1246 000e ADF80E30 		strh	r3, [sp, #14]	@ movhi
 1247 0012 12E0     		b	.L93
 1248              	.L92:
 303:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     } else if (cdp == &DRV_CAN2) {
 1249              		.loc 1 303 15
 1250 0014 019B     		ldr	r3, [sp, #4]
 1251 0016 0C4A     		ldr	r2, .L97+4
 1252 0018 9342     		cmp	r3, r2
 1253 001a 03D1     		bne	.L94
 304:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****         vector = IRQ_CAN2_DMU_VECTOR;
 1254              		.loc 1 304 16
 1255 001c 5923     		movs	r3, #89
 1256 001e ADF80E30 		strh	r3, [sp, #14]	@ movhi
 1257 0022 0AE0     		b	.L93
 1258              	.L94:
 305:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     } else if (cdp == &DRV_CAN3) {
 1259              		.loc 1 305 15
 1260 0024 019B     		ldr	r3, [sp, #4]
 1261 0026 094A     		ldr	r2, .L97+8
 1262 0028 9342     		cmp	r3, r2
 1263 002a 03D1     		bne	.L95
 306:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****         vector = IRQ_CAN3_DMU_VECTOR;
 1264              		.loc 1 306 16
 1265 002c 5C23     		movs	r3, #92
 1266 002e ADF80E30 		strh	r3, [sp, #14]	@ movhi
 1267 0032 02E0     		b	.L93
 1268              	.L95:
 307:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     } else {
 308:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****         vector = IRQ_CAN4_DMU_VECTOR;
 1269              		.loc 1 308 16
 1270 0034 5F23     		movs	r3, #95
 1271 0036 ADF80E30 		strh	r3, [sp, #14]	@ movhi
 1272              	.L93:
 309:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     }
 310:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
 311:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     return vector;
 1273              		.loc 1 311 12
 1274 003a BDF90E30 		ldrsh	r3, [sp, #14]
 312:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** }
 1275              		.loc 1 312 1
 1276 003e 1846     		mov	r0, r3
 1277 0040 04B0     		add	sp, sp, #16
 1278              		.cfi_def_cfa_offset 0
 1279              		@ sp needed
 1280 0042 7047     		bx	lr
 1281              	.L98:
 1282              		.align	2
 1283              	.L97:
 1284 0044 00000000 		.word	DRV_CAN1
 1285 0048 00000000 		.word	DRV_CAN2
 1286 004c 00000000 		.word	DRV_CAN3
 1287              		.cfi_endproc
 1288              	.LFE425:
 1290              		.section	.text.can_dev_get_msg_ram_address,"ax",%progbits
 1291              		.align	1
 1292              		.p2align 4,,15
 1293              		.global	can_dev_get_msg_ram_address
 1294              		.syntax unified
 1295              		.thumb
 1296              		.thumb_func
 1298              	can_dev_get_msg_ram_address:
 1299              	.LFB426:
 313:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
 314:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** /**
 315:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * @brief   Returns submodule shared RAM start address.
 316:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  *
 317:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * @param[in] cdp       pointer to a @p can_driver_t structure
 318:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * @return              ssubmodule shared RAM start address.
 319:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  *
 320:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * @notapi
 321:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  */
 322:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** uint32_t can_dev_get_msg_ram_address(can_driver_t *cdp) {
 1300              		.loc 1 322 57
 1301              		.cfi_startproc
 1302              		@ args = 0, pretend = 0, frame = 8
 1303              		@ frame_needed = 0, uses_anonymous_args = 0
 1304              		@ link register save eliminated.
 1305 0000 82B0     		sub	sp, sp, #8
 1306              		.cfi_def_cfa_offset 8
 1307 0002 0190     		str	r0, [sp, #4]
 323:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
 324:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     (void)cdp;
 325:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     return (uint32_t)(SRAMCAN_BASE);
 1308              		.loc 1 325 12
 1309 0004 014B     		ldr	r3, .L101
 326:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** }
 1310              		.loc 1 326 1
 1311 0006 1846     		mov	r0, r3
 1312 0008 02B0     		add	sp, sp, #8
 1313              		.cfi_def_cfa_offset 0
 1314              		@ sp needed
 1315 000a 7047     		bx	lr
 1316              	.L102:
 1317              		.align	2
 1318              	.L101:
 1319 000c 00C00042 		.word	1107345408
 1320              		.cfi_endproc
 1321              	.LFE426:
 1323              		.section	.text.can_dev_get_msg_ram_size,"ax",%progbits
 1324              		.align	1
 1325              		.p2align 4,,15
 1326              		.global	can_dev_get_msg_ram_size
 1327              		.syntax unified
 1328              		.thumb
 1329              		.thumb_func
 1331              	can_dev_get_msg_ram_size:
 1332              	.LFB427:
 327:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
 328:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** /**
 329:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * @brief   Returns submodule shared RAM size.
 330:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  *
 331:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * @param[in] cdp       pointer to a @p can_driver_t structure
 332:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * @return              ssubmodule shared RAM size.
 333:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  *
 334:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * @notapi
 335:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  */
 336:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** uint32_t can_dev_get_msg_ram_size(can_driver_t *cdp) {
 1333              		.loc 1 336 54
 1334              		.cfi_startproc
 1335              		@ args = 0, pretend = 0, frame = 8
 1336              		@ frame_needed = 0, uses_anonymous_args = 0
 1337              		@ link register save eliminated.
 1338 0000 82B0     		sub	sp, sp, #8
 1339              		.cfi_def_cfa_offset 8
 1340 0002 0190     		str	r0, [sp, #4]
 337:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
 338:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     (void)cdp;
 339:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     return (uint32_t)(CAN_SUB_SRAM_SIZE);
 1341              		.loc 1 339 12
 1342 0004 4FF48043 		mov	r3, #16384
 340:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** }
 1343              		.loc 1 340 1
 1344 0008 1846     		mov	r0, r3
 1345 000a 02B0     		add	sp, sp, #8
 1346              		.cfi_def_cfa_offset 0
 1347              		@ sp needed
 1348 000c 7047     		bx	lr
 1349              		.cfi_endproc
 1350              	.LFE427:
 1352 000e 00BF     		.section	.text.can_dev_get_ram_start,"ax",%progbits
 1353              		.align	1
 1354              		.p2align 4,,15
 1355              		.global	can_dev_get_ram_start
 1356              		.syntax unified
 1357              		.thumb
 1358              		.thumb_func
 1360              	can_dev_get_ram_start:
 1361              	.LFB428:
 341:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
 342:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** /**
 343:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * @brief   Returns CAN shared RAM base address reserved to CAN instance.
 344:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * @note    By default the submodule shared RAM is divided between all CAN
 345:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  *          instances within the submodule.
 346:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  *
 347:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * @param[in] cdp       pointer to a @p can_driver_t structure
 348:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * @return              shared RAM base address reserved to CAN driver.
 349:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  *
 350:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * @notapi
 351:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  */
 352:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** uint32_t can_dev_get_ram_start(can_driver_t *cdp) {
 1362              		.loc 1 352 51
 1363              		.cfi_startproc
 1364              		@ args = 0, pretend = 0, frame = 16
 1365              		@ frame_needed = 0, uses_anonymous_args = 0
 1366 0000 00B5     		push	{lr}
 1367              		.cfi_def_cfa_offset 4
 1368              		.cfi_offset 14, -4
 1369 0002 85B0     		sub	sp, sp, #20
 1370              		.cfi_def_cfa_offset 24
 1371 0004 0190     		str	r0, [sp, #4]
 353:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
 354:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     uint32_t ram_address = can_dev_get_msg_ram_address(cdp);
 1372              		.loc 1 354 28
 1373 0006 0198     		ldr	r0, [sp, #4]
 1374 0008 FFF7FEFF 		bl	can_dev_get_msg_ram_address
 1375 000c 0390     		str	r0, [sp, #12]
 355:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     uint32_t ram_size    = can_dev_get_msg_ram_size(cdp) / 4U;
 1376              		.loc 1 355 28
 1377 000e 0198     		ldr	r0, [sp, #4]
 1378 0010 FFF7FEFF 		bl	can_dev_get_msg_ram_size
 1379 0014 0346     		mov	r3, r0
 1380              		.loc 1 355 14
 1381 0016 9B08     		lsrs	r3, r3, #2
 1382 0018 0293     		str	r3, [sp, #8]
 356:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
 357:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     if (cdp == &DRV_CAN1) {
 1383              		.loc 1 357 8
 1384 001a 019B     		ldr	r3, [sp, #4]
 1385 001c 0F4A     		ldr	r2, .L110
 1386 001e 9342     		cmp	r3, r2
 1387 0020 01D1     		bne	.L106
 358:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****         return ram_address;
 1388              		.loc 1 358 16
 1389 0022 039B     		ldr	r3, [sp, #12]
 1390 0024 16E0     		b	.L107
 1391              	.L106:
 359:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     } else if (cdp == &DRV_CAN2) {
 1392              		.loc 1 359 15
 1393 0026 019B     		ldr	r3, [sp, #4]
 1394 0028 0D4A     		ldr	r2, .L110+4
 1395 002a 9342     		cmp	r3, r2
 1396 002c 03D1     		bne	.L108
 360:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****         return ram_address + ram_size;
 1397              		.loc 1 360 28
 1398 002e 039A     		ldr	r2, [sp, #12]
 1399 0030 029B     		ldr	r3, [sp, #8]
 1400 0032 1344     		add	r3, r3, r2
 1401 0034 0EE0     		b	.L107
 1402              	.L108:
 361:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     } else if (cdp == &DRV_CAN3) {
 1403              		.loc 1 361 15
 1404 0036 019B     		ldr	r3, [sp, #4]
 1405 0038 0A4A     		ldr	r2, .L110+8
 1406 003a 9342     		cmp	r3, r2
 1407 003c 04D1     		bne	.L109
 362:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****         return ram_address + 2U * ram_size;
 1408              		.loc 1 362 33
 1409 003e 029B     		ldr	r3, [sp, #8]
 1410 0040 5A00     		lsls	r2, r3, #1
 1411              		.loc 1 362 28
 1412 0042 039B     		ldr	r3, [sp, #12]
 1413 0044 1344     		add	r3, r3, r2
 1414 0046 05E0     		b	.L107
 1415              	.L109:
 363:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     } else {
 364:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****         return ram_address + 3U * ram_size;
 1416              		.loc 1 364 33
 1417 0048 029A     		ldr	r2, [sp, #8]
 1418 004a 1346     		mov	r3, r2
 1419 004c 5B00     		lsls	r3, r3, #1
 1420 004e 1A44     		add	r2, r2, r3
 1421              		.loc 1 364 28
 1422 0050 039B     		ldr	r3, [sp, #12]
 1423 0052 1344     		add	r3, r3, r2
 1424              	.L107:
 365:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     }
 366:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** }
 1425              		.loc 1 366 1
 1426 0054 1846     		mov	r0, r3
 1427 0056 05B0     		add	sp, sp, #20
 1428              		.cfi_def_cfa_offset 4
 1429              		@ sp needed
 1430 0058 5DF804FB 		ldr	pc, [sp], #4
 1431              	.L111:
 1432              		.align	2
 1433              	.L110:
 1434 005c 00000000 		.word	DRV_CAN1
 1435 0060 00000000 		.word	DRV_CAN2
 1436 0064 00000000 		.word	DRV_CAN3
 1437              		.cfi_endproc
 1438              	.LFE428:
 1440              		.section	.text.can_dev_get_ram_size,"ax",%progbits
 1441              		.align	1
 1442              		.p2align 4,,15
 1443              		.global	can_dev_get_ram_size
 1444              		.syntax unified
 1445              		.thumb
 1446              		.thumb_func
 1448              	can_dev_get_ram_size:
 1449              	.LFB429:
 367:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
 368:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** /**
 369:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * @brief   Returns CAN shared RAM size reserved to CAN instance.
 370:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * @note    By default the submodule shared RAM is divided between all CAN
 371:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  *          instances within the submodule.
 372:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  *
 373:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * @param[in] cdp       pointer to a @p can_driver_t structure
 374:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * @return              shared RAM base address reserved to CAN driver.
 375:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  *
 376:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * @notapi
 377:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  */
 378:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** uint32_t can_dev_get_ram_size(can_driver_t *cdp) {
 1450              		.loc 1 378 50
 1451              		.cfi_startproc
 1452              		@ args = 0, pretend = 0, frame = 8
 1453              		@ frame_needed = 0, uses_anonymous_args = 0
 1454 0000 00B5     		push	{lr}
 1455              		.cfi_def_cfa_offset 4
 1456              		.cfi_offset 14, -4
 1457 0002 83B0     		sub	sp, sp, #12
 1458              		.cfi_def_cfa_offset 16
 1459 0004 0190     		str	r0, [sp, #4]
 379:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
 380:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     (void)cdp;
 381:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     return (can_dev_get_msg_ram_size(cdp) / 4U);
 1460              		.loc 1 381 13
 1461 0006 0198     		ldr	r0, [sp, #4]
 1462 0008 FFF7FEFF 		bl	can_dev_get_msg_ram_size
 1463 000c 0346     		mov	r3, r0
 1464              		.loc 1 381 43
 1465 000e 9B08     		lsrs	r3, r3, #2
 382:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** }
 1466              		.loc 1 382 1
 1467 0010 1846     		mov	r0, r3
 1468 0012 03B0     		add	sp, sp, #12
 1469              		.cfi_def_cfa_offset 4
 1470              		@ sp needed
 1471 0014 5DF804FB 		ldr	pc, [sp], #4
 1472              		.cfi_endproc
 1473              	.LFE429:
 1475              		.section	.text.Vector190,"ax",%progbits
 1476              		.align	1
 1477              		.p2align 4,,15
 1478              		.global	Vector190
 1479              		.syntax unified
 1480              		.thumb
 1481              		.thumb_func
 1483              	Vector190:
 1484              	.LFB430:
 383:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
 384:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** /**
 385:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * @brief   FDCAN1 interrupt handler for Line 0.
 386:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  *
 387:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * @isr
 388:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  */
 389:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** IRQ_HANDLER(IRQ_CAN1_LINE0_HANDLER)
 390:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** {
 1485              		.loc 1 390 1
 1486              		.cfi_startproc
 1487              		@ args = 0, pretend = 0, frame = 0
 1488              		@ frame_needed = 0, uses_anonymous_args = 0
 1489 0000 08B5     		push	{r3, lr}
 1490              		.cfi_def_cfa_offset 8
 1491              		.cfi_offset 3, -8
 1492              		.cfi_offset 14, -4
 391:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     IRQ_PROLOGUE();
 392:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
 393:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     __can_serve_interrupt(&DRV_CAN1, CAN_IRQ_LINE0);
 1493              		.loc 1 393 5
 1494 0002 0021     		movs	r1, #0
 1495 0004 0248     		ldr	r0, .L115
 1496 0006 FFF7FEFF 		bl	__can_serve_interrupt
 394:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
 395:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     IRQ_EPILOGUE();
 396:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** }
 1497              		.loc 1 396 1
 1498 000a 00BF     		nop
 1499 000c 08BD     		pop	{r3, pc}
 1500              	.L116:
 1501 000e 00BF     		.align	2
 1502              	.L115:
 1503 0010 00000000 		.word	DRV_CAN1
 1504              		.cfi_endproc
 1505              	.LFE430:
 1507              		.section	.text.Vector194,"ax",%progbits
 1508              		.align	1
 1509              		.p2align 4,,15
 1510              		.global	Vector194
 1511              		.syntax unified
 1512              		.thumb
 1513              		.thumb_func
 1515              	Vector194:
 1516              	.LFB431:
 397:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
 398:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** /**
 399:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * @brief   FDCAN1 interrupt handler for Line 1.
 400:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  *
 401:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * @isr
 402:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  */
 403:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** IRQ_HANDLER(IRQ_CAN1_LINE1_HANDLER)
 404:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** {
 1517              		.loc 1 404 1
 1518              		.cfi_startproc
 1519              		@ args = 0, pretend = 0, frame = 0
 1520              		@ frame_needed = 0, uses_anonymous_args = 0
 1521 0000 08B5     		push	{r3, lr}
 1522              		.cfi_def_cfa_offset 8
 1523              		.cfi_offset 3, -8
 1524              		.cfi_offset 14, -4
 405:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     IRQ_PROLOGUE();
 406:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
 407:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     __can_serve_interrupt(&DRV_CAN1, CAN_IRQ_LINE1);
 1525              		.loc 1 407 5
 1526 0002 0121     		movs	r1, #1
 1527 0004 0248     		ldr	r0, .L118
 1528 0006 FFF7FEFF 		bl	__can_serve_interrupt
 408:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
 409:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     IRQ_EPILOGUE();
 410:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** }
 1529              		.loc 1 410 1
 1530 000a 00BF     		nop
 1531 000c 08BD     		pop	{r3, pc}
 1532              	.L119:
 1533 000e 00BF     		.align	2
 1534              	.L118:
 1535 0010 00000000 		.word	DRV_CAN1
 1536              		.cfi_endproc
 1537              	.LFE431:
 1539              		.section	.text.Vector198,"ax",%progbits
 1540              		.align	1
 1541              		.p2align 4,,15
 1542              		.global	Vector198
 1543              		.syntax unified
 1544              		.thumb
 1545              		.thumb_func
 1547              	Vector198:
 1548              	.LFB432:
 411:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
 412:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** /**
 413:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * @brief   FDCAN1 interrupt handler for DMU.
 414:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  *
 415:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * @isr
 416:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  */
 417:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** IRQ_HANDLER(IRQ_CAN1_DMU_HANDLER)
 418:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** {
 1549              		.loc 1 418 1
 1550              		.cfi_startproc
 1551              		@ args = 0, pretend = 0, frame = 0
 1552              		@ frame_needed = 0, uses_anonymous_args = 0
 1553 0000 08B5     		push	{r3, lr}
 1554              		.cfi_def_cfa_offset 8
 1555              		.cfi_offset 3, -8
 1556              		.cfi_offset 14, -4
 419:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     IRQ_PROLOGUE();
 420:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
 421:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     __can_serve_dmu_interrupt(&DRV_CAN1);
 1557              		.loc 1 421 5
 1558 0002 0248     		ldr	r0, .L121
 1559 0004 FFF7FEFF 		bl	__can_serve_dmu_interrupt
 422:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
 423:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     IRQ_EPILOGUE();
 424:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** }
 1560              		.loc 1 424 1
 1561 0008 00BF     		nop
 1562 000a 08BD     		pop	{r3, pc}
 1563              	.L122:
 1564              		.align	2
 1565              	.L121:
 1566 000c 00000000 		.word	DRV_CAN1
 1567              		.cfi_endproc
 1568              	.LFE432:
 1570              		.section	.text.Vector19C,"ax",%progbits
 1571              		.align	1
 1572              		.p2align 4,,15
 1573              		.global	Vector19C
 1574              		.syntax unified
 1575              		.thumb
 1576              		.thumb_func
 1578              	Vector19C:
 1579              	.LFB433:
 425:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
 426:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** /**
 427:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * @brief   FDCAN2 interrupt handler for Line 0.
 428:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  *
 429:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * @isr
 430:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  */
 431:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** IRQ_HANDLER(IRQ_CAN2_LINE0_HANDLER)
 432:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** {
 1580              		.loc 1 432 1
 1581              		.cfi_startproc
 1582              		@ args = 0, pretend = 0, frame = 0
 1583              		@ frame_needed = 0, uses_anonymous_args = 0
 1584 0000 08B5     		push	{r3, lr}
 1585              		.cfi_def_cfa_offset 8
 1586              		.cfi_offset 3, -8
 1587              		.cfi_offset 14, -4
 433:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     IRQ_PROLOGUE();
 434:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
 435:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     __can_serve_interrupt(&DRV_CAN2, CAN_IRQ_LINE0);
 1588              		.loc 1 435 5
 1589 0002 0021     		movs	r1, #0
 1590 0004 0248     		ldr	r0, .L124
 1591 0006 FFF7FEFF 		bl	__can_serve_interrupt
 436:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
 437:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     IRQ_EPILOGUE();
 438:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** }
 1592              		.loc 1 438 1
 1593 000a 00BF     		nop
 1594 000c 08BD     		pop	{r3, pc}
 1595              	.L125:
 1596 000e 00BF     		.align	2
 1597              	.L124:
 1598 0010 00000000 		.word	DRV_CAN2
 1599              		.cfi_endproc
 1600              	.LFE433:
 1602              		.section	.text.Vector1A0,"ax",%progbits
 1603              		.align	1
 1604              		.p2align 4,,15
 1605              		.global	Vector1A0
 1606              		.syntax unified
 1607              		.thumb
 1608              		.thumb_func
 1610              	Vector1A0:
 1611              	.LFB434:
 439:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
 440:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** /**
 441:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * @brief   FDCAN2 interrupt handler for Line 1.
 442:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  *
 443:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * @isr
 444:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  */
 445:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** IRQ_HANDLER(IRQ_CAN2_LINE1_HANDLER)
 446:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** {
 1612              		.loc 1 446 1
 1613              		.cfi_startproc
 1614              		@ args = 0, pretend = 0, frame = 0
 1615              		@ frame_needed = 0, uses_anonymous_args = 0
 1616 0000 08B5     		push	{r3, lr}
 1617              		.cfi_def_cfa_offset 8
 1618              		.cfi_offset 3, -8
 1619              		.cfi_offset 14, -4
 447:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     IRQ_PROLOGUE();
 448:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
 449:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     __can_serve_interrupt(&DRV_CAN2, CAN_IRQ_LINE1);
 1620              		.loc 1 449 5
 1621 0002 0121     		movs	r1, #1
 1622 0004 0248     		ldr	r0, .L127
 1623 0006 FFF7FEFF 		bl	__can_serve_interrupt
 450:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
 451:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     IRQ_EPILOGUE();
 452:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** }
 1624              		.loc 1 452 1
 1625 000a 00BF     		nop
 1626 000c 08BD     		pop	{r3, pc}
 1627              	.L128:
 1628 000e 00BF     		.align	2
 1629              	.L127:
 1630 0010 00000000 		.word	DRV_CAN2
 1631              		.cfi_endproc
 1632              	.LFE434:
 1634              		.section	.text.Vector1A4,"ax",%progbits
 1635              		.align	1
 1636              		.p2align 4,,15
 1637              		.global	Vector1A4
 1638              		.syntax unified
 1639              		.thumb
 1640              		.thumb_func
 1642              	Vector1A4:
 1643              	.LFB435:
 453:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
 454:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** /**
 455:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * @brief   FDCAN2 interrupt handler for DMU.
 456:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  *
 457:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * @isr
 458:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  */
 459:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** IRQ_HANDLER(IRQ_CAN2_DMU_HANDLER)
 460:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** {
 1644              		.loc 1 460 1
 1645              		.cfi_startproc
 1646              		@ args = 0, pretend = 0, frame = 0
 1647              		@ frame_needed = 0, uses_anonymous_args = 0
 1648 0000 08B5     		push	{r3, lr}
 1649              		.cfi_def_cfa_offset 8
 1650              		.cfi_offset 3, -8
 1651              		.cfi_offset 14, -4
 461:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     IRQ_PROLOGUE();
 462:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
 463:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     __can_serve_dmu_interrupt(&DRV_CAN2);
 1652              		.loc 1 463 5
 1653 0002 0248     		ldr	r0, .L130
 1654 0004 FFF7FEFF 		bl	__can_serve_dmu_interrupt
 464:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
 465:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     IRQ_EPILOGUE();
 466:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** }
 1655              		.loc 1 466 1
 1656 0008 00BF     		nop
 1657 000a 08BD     		pop	{r3, pc}
 1658              	.L131:
 1659              		.align	2
 1660              	.L130:
 1661 000c 00000000 		.word	DRV_CAN2
 1662              		.cfi_endproc
 1663              	.LFE435:
 1665              		.section	.text.Vector1A8,"ax",%progbits
 1666              		.align	1
 1667              		.p2align 4,,15
 1668              		.global	Vector1A8
 1669              		.syntax unified
 1670              		.thumb
 1671              		.thumb_func
 1673              	Vector1A8:
 1674              	.LFB436:
 467:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
 468:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** /**
 469:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * @brief   FDCAN3 interrupt handler for Line 0.
 470:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  *
 471:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * @isr
 472:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  */
 473:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** IRQ_HANDLER(IRQ_CAN3_LINE0_HANDLER)
 474:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** {
 1675              		.loc 1 474 1
 1676              		.cfi_startproc
 1677              		@ args = 0, pretend = 0, frame = 0
 1678              		@ frame_needed = 0, uses_anonymous_args = 0
 1679 0000 08B5     		push	{r3, lr}
 1680              		.cfi_def_cfa_offset 8
 1681              		.cfi_offset 3, -8
 1682              		.cfi_offset 14, -4
 475:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     IRQ_PROLOGUE();
 476:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
 477:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     __can_serve_interrupt(&DRV_CAN3, CAN_IRQ_LINE0);
 1683              		.loc 1 477 5
 1684 0002 0021     		movs	r1, #0
 1685 0004 0248     		ldr	r0, .L133
 1686 0006 FFF7FEFF 		bl	__can_serve_interrupt
 478:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
 479:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     IRQ_EPILOGUE();
 480:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** }
 1687              		.loc 1 480 1
 1688 000a 00BF     		nop
 1689 000c 08BD     		pop	{r3, pc}
 1690              	.L134:
 1691 000e 00BF     		.align	2
 1692              	.L133:
 1693 0010 00000000 		.word	DRV_CAN3
 1694              		.cfi_endproc
 1695              	.LFE436:
 1697              		.section	.text.Vector1AC,"ax",%progbits
 1698              		.align	1
 1699              		.p2align 4,,15
 1700              		.global	Vector1AC
 1701              		.syntax unified
 1702              		.thumb
 1703              		.thumb_func
 1705              	Vector1AC:
 1706              	.LFB437:
 481:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
 482:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** /**
 483:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * @brief   FDCAN3 interrupt handler for Line 1.
 484:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  *
 485:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * @isr
 486:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  */
 487:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** IRQ_HANDLER(IRQ_CAN3_LINE1_HANDLER)
 488:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** {
 1707              		.loc 1 488 1
 1708              		.cfi_startproc
 1709              		@ args = 0, pretend = 0, frame = 0
 1710              		@ frame_needed = 0, uses_anonymous_args = 0
 1711 0000 08B5     		push	{r3, lr}
 1712              		.cfi_def_cfa_offset 8
 1713              		.cfi_offset 3, -8
 1714              		.cfi_offset 14, -4
 489:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     IRQ_PROLOGUE();
 490:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
 491:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     __can_serve_interrupt(&DRV_CAN3, CAN_IRQ_LINE1);
 1715              		.loc 1 491 5
 1716 0002 0121     		movs	r1, #1
 1717 0004 0248     		ldr	r0, .L136
 1718 0006 FFF7FEFF 		bl	__can_serve_interrupt
 492:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
 493:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     IRQ_EPILOGUE();
 494:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** }
 1719              		.loc 1 494 1
 1720 000a 00BF     		nop
 1721 000c 08BD     		pop	{r3, pc}
 1722              	.L137:
 1723 000e 00BF     		.align	2
 1724              	.L136:
 1725 0010 00000000 		.word	DRV_CAN3
 1726              		.cfi_endproc
 1727              	.LFE437:
 1729              		.section	.text.Vector1B0,"ax",%progbits
 1730              		.align	1
 1731              		.p2align 4,,15
 1732              		.global	Vector1B0
 1733              		.syntax unified
 1734              		.thumb
 1735              		.thumb_func
 1737              	Vector1B0:
 1738              	.LFB438:
 495:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
 496:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** /**
 497:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * @brief   FDCAN3 interrupt handler for DMU.
 498:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  *
 499:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * @isr
 500:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  */
 501:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** IRQ_HANDLER(IRQ_CAN3_DMU_HANDLER)
 502:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** {
 1739              		.loc 1 502 1
 1740              		.cfi_startproc
 1741              		@ args = 0, pretend = 0, frame = 0
 1742              		@ frame_needed = 0, uses_anonymous_args = 0
 1743 0000 08B5     		push	{r3, lr}
 1744              		.cfi_def_cfa_offset 8
 1745              		.cfi_offset 3, -8
 1746              		.cfi_offset 14, -4
 503:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     IRQ_PROLOGUE();
 504:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
 505:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     __can_serve_dmu_interrupt(&DRV_CAN3);
 1747              		.loc 1 505 5
 1748 0002 0248     		ldr	r0, .L139
 1749 0004 FFF7FEFF 		bl	__can_serve_dmu_interrupt
 506:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
 507:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     IRQ_EPILOGUE();
 508:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** }
 1750              		.loc 1 508 1
 1751 0008 00BF     		nop
 1752 000a 08BD     		pop	{r3, pc}
 1753              	.L140:
 1754              		.align	2
 1755              	.L139:
 1756 000c 00000000 		.word	DRV_CAN3
 1757              		.cfi_endproc
 1758              	.LFE438:
 1760              		.section	.text.Vector1B4,"ax",%progbits
 1761              		.align	1
 1762              		.p2align 4,,15
 1763              		.global	Vector1B4
 1764              		.syntax unified
 1765              		.thumb
 1766              		.thumb_func
 1768              	Vector1B4:
 1769              	.LFB439:
 509:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
 510:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** /**
 511:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * @brief   FDCAN4 interrupt handler for Line 0.
 512:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  *
 513:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * @isr
 514:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  */
 515:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** IRQ_HANDLER(IRQ_CAN4_LINE0_HANDLER)
 516:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** {
 1770              		.loc 1 516 1
 1771              		.cfi_startproc
 1772              		@ args = 0, pretend = 0, frame = 0
 1773              		@ frame_needed = 0, uses_anonymous_args = 0
 1774 0000 08B5     		push	{r3, lr}
 1775              		.cfi_def_cfa_offset 8
 1776              		.cfi_offset 3, -8
 1777              		.cfi_offset 14, -4
 517:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     IRQ_PROLOGUE();
 518:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
 519:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     __can_serve_interrupt(&DRV_CAN4, CAN_IRQ_LINE0);
 1778              		.loc 1 519 5
 1779 0002 0021     		movs	r1, #0
 1780 0004 0248     		ldr	r0, .L142
 1781 0006 FFF7FEFF 		bl	__can_serve_interrupt
 520:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
 521:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     IRQ_EPILOGUE();
 522:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** }
 1782              		.loc 1 522 1
 1783 000a 00BF     		nop
 1784 000c 08BD     		pop	{r3, pc}
 1785              	.L143:
 1786 000e 00BF     		.align	2
 1787              	.L142:
 1788 0010 00000000 		.word	DRV_CAN4
 1789              		.cfi_endproc
 1790              	.LFE439:
 1792              		.section	.text.Vector1B8,"ax",%progbits
 1793              		.align	1
 1794              		.p2align 4,,15
 1795              		.global	Vector1B8
 1796              		.syntax unified
 1797              		.thumb
 1798              		.thumb_func
 1800              	Vector1B8:
 1801              	.LFB440:
 523:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
 524:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** /**
 525:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * @brief   FDCAN4 interrupt handler for Line 1.
 526:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  *
 527:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * @isr
 528:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  */
 529:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** IRQ_HANDLER(IRQ_CAN4_LINE1_HANDLER)
 530:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** {
 1802              		.loc 1 530 1
 1803              		.cfi_startproc
 1804              		@ args = 0, pretend = 0, frame = 0
 1805              		@ frame_needed = 0, uses_anonymous_args = 0
 1806 0000 08B5     		push	{r3, lr}
 1807              		.cfi_def_cfa_offset 8
 1808              		.cfi_offset 3, -8
 1809              		.cfi_offset 14, -4
 531:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     IRQ_PROLOGUE();
 532:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
 533:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     __can_serve_interrupt(&DRV_CAN4, CAN_IRQ_LINE1);
 1810              		.loc 1 533 5
 1811 0002 0121     		movs	r1, #1
 1812 0004 0248     		ldr	r0, .L145
 1813 0006 FFF7FEFF 		bl	__can_serve_interrupt
 534:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
 535:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     IRQ_EPILOGUE();
 536:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** }
 1814              		.loc 1 536 1
 1815 000a 00BF     		nop
 1816 000c 08BD     		pop	{r3, pc}
 1817              	.L146:
 1818 000e 00BF     		.align	2
 1819              	.L145:
 1820 0010 00000000 		.word	DRV_CAN4
 1821              		.cfi_endproc
 1822              	.LFE440:
 1824              		.section	.text.Vector1BC,"ax",%progbits
 1825              		.align	1
 1826              		.p2align 4,,15
 1827              		.global	Vector1BC
 1828              		.syntax unified
 1829              		.thumb
 1830              		.thumb_func
 1832              	Vector1BC:
 1833              	.LFB441:
 537:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
 538:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** /**
 539:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * @brief   FDCAN4 interrupt handler for DMU.
 540:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  *
 541:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  * @isr
 542:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****  */
 543:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** IRQ_HANDLER(IRQ_CAN4_DMU_HANDLER)
 544:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** {
 1834              		.loc 1 544 1
 1835              		.cfi_startproc
 1836              		@ args = 0, pretend = 0, frame = 0
 1837              		@ frame_needed = 0, uses_anonymous_args = 0
 1838 0000 08B5     		push	{r3, lr}
 1839              		.cfi_def_cfa_offset 8
 1840              		.cfi_offset 3, -8
 1841              		.cfi_offset 14, -4
 545:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     IRQ_PROLOGUE();
 546:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
 547:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     __can_serve_dmu_interrupt(&DRV_CAN4);
 1842              		.loc 1 547 5
 1843 0002 0248     		ldr	r0, .L148
 1844 0004 FFF7FEFF 		bl	__can_serve_dmu_interrupt
 548:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** 
 549:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c ****     IRQ_EPILOGUE();
 550:Modules/Drivers/Comms/CAN/src/sr5e1/can_dev.c **** }
 1845              		.loc 1 550 1
 1846 0008 00BF     		nop
 1847 000a 08BD     		pop	{r3, pc}
 1848              	.L149:
 1849              		.align	2
 1850              	.L148:
 1851 000c 00000000 		.word	DRV_CAN4
 1852              		.cfi_endproc
 1853              	.LFE441:
 1855              		.text
 1856              	.Letext0:
 1857              		.file 3 "d:\\project\\9388\\e1\\2023_7_27\\sr5e1_l9388_freeosek\\tools\\toolchain\\arm\\mingw64_nt
 1858              		.file 4 "d:\\project\\9388\\e1\\2023_7_27\\sr5e1_l9388_freeosek\\tools\\toolchain\\arm\\mingw64_nt
 1859              		.file 5 "d:\\project\\9388\\e1\\2023_7_27\\sr5e1_l9388_freeosek\\modules\\drivers\\comms\\can\\inc
 1860              		.file 6 "d:\\project\\9388\\e1\\2023_7_27\\sr5e1_l9388_freeosek\\modules\\drivers\\comms\\can\\inc
 1861              		.file 7 "d:\\project\\9388\\e1\\2023_7_27\\sr5e1_l9388_freeosek\\modules\\drivers\\comms\\can\\inc
 1862              		.file 8 "d:\\project\\9388\\e1\\2023_7_27\\sr5e1_l9388_freeosek\\modules\\platform\\cmsis\\core\\i
 1863              		.file 9 "d:\\project\\9388\\e1\\2023_7_27\\sr5e1_l9388_freeosek\\modules\\platform\\mcu\\include\\
 1864              		.file 10 "d:\\project\\9388\\e1\\2023_7_27\\sr5e1_l9388_freeosek\\modules\\platform\\mcu\\include\
 1865              		.file 11 "d:\\project\\9388\\e1\\2023_7_27\\sr5e1_l9388_freeosek\\modules\\platform\\mcu\\include\
 1866              		.file 12 "d:\\project\\9388\\e1\\2023_7_27\\sr5e1_l9388_freeosek\\modules\\platform\\mcu\\include\
 1867              		.file 13 "d:\\project\\9388\\e1\\2023_7_27\\sr5e1_l9388_freeosek\\modules\\drivers\\system\\dma\\i
DEFINED SYMBOLS
                            *ABS*:00000000 can_dev.c
C:\Users\AAA\AppData\Local\Temp\ccrXdR2D.s:21     .bss.can_enabled:00000000 can_enabled
C:\Users\AAA\AppData\Local\Temp\ccrXdR2D.s:22     .bss.can_enabled:00000000 $d
C:\Users\AAA\AppData\Local\Temp\ccrXdR2D.s:24     .text.can_dev_get_reg_ptr:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccrXdR2D.s:31     .text.can_dev_get_reg_ptr:00000000 can_dev_get_reg_ptr
C:\Users\AAA\AppData\Local\Temp\ccrXdR2D.s:87     .text.can_dev_get_reg_ptr:0000003c $d
C:\Users\AAA\AppData\Local\Temp\ccrXdR2D.s:98     .text.can_dev_get_clock:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccrXdR2D.s:105    .text.can_dev_get_clock:00000000 can_dev_get_clock
C:\Users\AAA\AppData\Local\Temp\ccrXdR2D.s:126    .text.can_dev_get_clock:0000000c $d
C:\Users\AAA\AppData\Local\Temp\ccrXdR2D.s:131    .text.can_dev_clock_enable:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccrXdR2D.s:138    .text.can_dev_clock_enable:00000000 can_dev_clock_enable
C:\Users\AAA\AppData\Local\Temp\ccrXdR2D.s:553    .text.can_dev_clock_enable:0000033c $d
C:\Users\AAA\AppData\Local\Temp\ccrXdR2D.s:561    .text.can_dev_clock_disable:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccrXdR2D.s:568    .text.can_dev_clock_disable:00000000 can_dev_clock_disable
C:\Users\AAA\AppData\Local\Temp\ccrXdR2D.s:869    .text.can_dev_clock_disable:00000204 $d
C:\Users\AAA\AppData\Local\Temp\ccrXdR2D.s:877    .text.can_dev_get_dma_tx_trigger:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccrXdR2D.s:884    .text.can_dev_get_dma_tx_trigger:00000000 can_dev_get_dma_tx_trigger
C:\Users\AAA\AppData\Local\Temp\ccrXdR2D.s:939    .text.can_dev_get_dma_tx_trigger:0000003c $d
C:\Users\AAA\AppData\Local\Temp\ccrXdR2D.s:946    .text.can_dev_get_dma_rx0_trigger:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccrXdR2D.s:953    .text.can_dev_get_dma_rx0_trigger:00000000 can_dev_get_dma_rx0_trigger
C:\Users\AAA\AppData\Local\Temp\ccrXdR2D.s:1008   .text.can_dev_get_dma_rx0_trigger:0000003c $d
C:\Users\AAA\AppData\Local\Temp\ccrXdR2D.s:1015   .text.can_dev_get_dma_rx1_trigger:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccrXdR2D.s:1022   .text.can_dev_get_dma_rx1_trigger:00000000 can_dev_get_dma_rx1_trigger
C:\Users\AAA\AppData\Local\Temp\ccrXdR2D.s:1077   .text.can_dev_get_dma_rx1_trigger:0000003c $d
C:\Users\AAA\AppData\Local\Temp\ccrXdR2D.s:1084   .text.can_dev_get_line0_vector:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccrXdR2D.s:1091   .text.can_dev_get_line0_vector:00000000 can_dev_get_line0_vector
C:\Users\AAA\AppData\Local\Temp\ccrXdR2D.s:1146   .text.can_dev_get_line0_vector:00000044 $d
C:\Users\AAA\AppData\Local\Temp\ccrXdR2D.s:1153   .text.can_dev_get_line1_vector:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccrXdR2D.s:1160   .text.can_dev_get_line1_vector:00000000 can_dev_get_line1_vector
C:\Users\AAA\AppData\Local\Temp\ccrXdR2D.s:1215   .text.can_dev_get_line1_vector:00000044 $d
C:\Users\AAA\AppData\Local\Temp\ccrXdR2D.s:1222   .text.can_dev_get_dmu_vector:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccrXdR2D.s:1229   .text.can_dev_get_dmu_vector:00000000 can_dev_get_dmu_vector
C:\Users\AAA\AppData\Local\Temp\ccrXdR2D.s:1284   .text.can_dev_get_dmu_vector:00000044 $d
C:\Users\AAA\AppData\Local\Temp\ccrXdR2D.s:1291   .text.can_dev_get_msg_ram_address:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccrXdR2D.s:1298   .text.can_dev_get_msg_ram_address:00000000 can_dev_get_msg_ram_address
C:\Users\AAA\AppData\Local\Temp\ccrXdR2D.s:1319   .text.can_dev_get_msg_ram_address:0000000c $d
C:\Users\AAA\AppData\Local\Temp\ccrXdR2D.s:1324   .text.can_dev_get_msg_ram_size:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccrXdR2D.s:1331   .text.can_dev_get_msg_ram_size:00000000 can_dev_get_msg_ram_size
C:\Users\AAA\AppData\Local\Temp\ccrXdR2D.s:1353   .text.can_dev_get_ram_start:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccrXdR2D.s:1360   .text.can_dev_get_ram_start:00000000 can_dev_get_ram_start
C:\Users\AAA\AppData\Local\Temp\ccrXdR2D.s:1434   .text.can_dev_get_ram_start:0000005c $d
C:\Users\AAA\AppData\Local\Temp\ccrXdR2D.s:1441   .text.can_dev_get_ram_size:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccrXdR2D.s:1448   .text.can_dev_get_ram_size:00000000 can_dev_get_ram_size
C:\Users\AAA\AppData\Local\Temp\ccrXdR2D.s:1476   .text.Vector190:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccrXdR2D.s:1483   .text.Vector190:00000000 Vector190
C:\Users\AAA\AppData\Local\Temp\ccrXdR2D.s:1503   .text.Vector190:00000010 $d
C:\Users\AAA\AppData\Local\Temp\ccrXdR2D.s:1508   .text.Vector194:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccrXdR2D.s:1515   .text.Vector194:00000000 Vector194
C:\Users\AAA\AppData\Local\Temp\ccrXdR2D.s:1535   .text.Vector194:00000010 $d
C:\Users\AAA\AppData\Local\Temp\ccrXdR2D.s:1540   .text.Vector198:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccrXdR2D.s:1547   .text.Vector198:00000000 Vector198
C:\Users\AAA\AppData\Local\Temp\ccrXdR2D.s:1566   .text.Vector198:0000000c $d
C:\Users\AAA\AppData\Local\Temp\ccrXdR2D.s:1571   .text.Vector19C:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccrXdR2D.s:1578   .text.Vector19C:00000000 Vector19C
C:\Users\AAA\AppData\Local\Temp\ccrXdR2D.s:1598   .text.Vector19C:00000010 $d
C:\Users\AAA\AppData\Local\Temp\ccrXdR2D.s:1603   .text.Vector1A0:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccrXdR2D.s:1610   .text.Vector1A0:00000000 Vector1A0
C:\Users\AAA\AppData\Local\Temp\ccrXdR2D.s:1630   .text.Vector1A0:00000010 $d
C:\Users\AAA\AppData\Local\Temp\ccrXdR2D.s:1635   .text.Vector1A4:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccrXdR2D.s:1642   .text.Vector1A4:00000000 Vector1A4
C:\Users\AAA\AppData\Local\Temp\ccrXdR2D.s:1661   .text.Vector1A4:0000000c $d
C:\Users\AAA\AppData\Local\Temp\ccrXdR2D.s:1666   .text.Vector1A8:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccrXdR2D.s:1673   .text.Vector1A8:00000000 Vector1A8
C:\Users\AAA\AppData\Local\Temp\ccrXdR2D.s:1693   .text.Vector1A8:00000010 $d
C:\Users\AAA\AppData\Local\Temp\ccrXdR2D.s:1698   .text.Vector1AC:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccrXdR2D.s:1705   .text.Vector1AC:00000000 Vector1AC
C:\Users\AAA\AppData\Local\Temp\ccrXdR2D.s:1725   .text.Vector1AC:00000010 $d
C:\Users\AAA\AppData\Local\Temp\ccrXdR2D.s:1730   .text.Vector1B0:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccrXdR2D.s:1737   .text.Vector1B0:00000000 Vector1B0
C:\Users\AAA\AppData\Local\Temp\ccrXdR2D.s:1756   .text.Vector1B0:0000000c $d
C:\Users\AAA\AppData\Local\Temp\ccrXdR2D.s:1761   .text.Vector1B4:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccrXdR2D.s:1768   .text.Vector1B4:00000000 Vector1B4
C:\Users\AAA\AppData\Local\Temp\ccrXdR2D.s:1788   .text.Vector1B4:00000010 $d
C:\Users\AAA\AppData\Local\Temp\ccrXdR2D.s:1793   .text.Vector1B8:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccrXdR2D.s:1800   .text.Vector1B8:00000000 Vector1B8
C:\Users\AAA\AppData\Local\Temp\ccrXdR2D.s:1820   .text.Vector1B8:00000010 $d
C:\Users\AAA\AppData\Local\Temp\ccrXdR2D.s:1825   .text.Vector1BC:00000000 $t
C:\Users\AAA\AppData\Local\Temp\ccrXdR2D.s:1832   .text.Vector1BC:00000000 Vector1BC
C:\Users\AAA\AppData\Local\Temp\ccrXdR2D.s:1851   .text.Vector1BC:0000000c $d
                           .group:00000000 wm4.0.a614e68b47a8f647caa7e8088949ad9c
                           .group:00000000 wm4.stdbool.h.29.07dce69c3b78884144b7f7bd19483461
                           .group:00000000 wm4.stddef.h.39.27677723d43e5b5a7afdf8d798429f1d
                           .group:00000000 wm4._newlib_version.h.4.bfdf54b0af045d4a71376ae00f63a22c
                           .group:00000000 wm4.features.h.33.5bd1eea2d80518b50f7af0b5ce6750e0
                           .group:00000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:00000000 wm4._intsup.h.10.48bafbb683905c4daa4565a85aeeb264
                           .group:00000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:00000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:00000000 wm4.typedefs.h.36.07fe3956b4e751037cfee70edcd0b397
                           .group:00000000 wm4.can.h.37.20d2c93708c87fafa4ee9684669d0fb9
                           .group:00000000 wm4.dmamux.h.25.337aea179f6dbcc87c52aae26d38f76e
                           .group:00000000 wm4.clock_cfg.h.23.3c8ba5c0347398a4587362787f86fe62
                           .group:00000000 wm4.sr5e1xx.h.22.568547583bf3c00ded67adadc0110f08
                           .group:00000000 wm4.cmsis_version.h.32.0f826810625204eca22a19868bdc7586
                           .group:00000000 wm4.core_cm7.h.66.a4062db891274e2143912fc0bd7e55e3
                           .group:00000000 wm4.cmsis_gcc.h.26.498d0ad17a45fc9ef20fdc01caf02259
                           .group:00000000 wm4.core_cm7.h.305.f28cb27b64654b9b703ea60dbab0003d
                           .group:00000000 wm4.mpu_armv7.h.32.83326921a797fa9d6f70449916b4b839
                           .group:00000000 wm4.cachel1_armv7.h.32.abd77761a989e008b0c60891114a33c7
                           .group:00000000 wm4.core_cm7.h.2376.07b7b0525701732543280b71e0cd2400
                           .group:00000000 wm4.SR5E1_ADC.h.14.21608e6aff125ba995dd767d6d8dc311
                           .group:00000000 wm4.SR5E1_CEM.h.14.01fe5742c8f1ae35b1f3af05932f702e
                           .group:00000000 wm4.SR5E1_CMU.h.14.2617b38b159abe38028862394531e06d
                           .group:00000000 wm4.SR5E1_COMP.h.14.4b6fdfe4f5f7fd9bedf3a99b98bdf4cd
                           .group:00000000 wm4.SR5E1_CORDIC.h.14.354fbf7c9eaf6963d38eaa25cf28ffe8
                           .group:00000000 wm4.SR5E1_CRC.h.14.270685b4f0bb89cdb48054af5fe3c4ef
                           .group:00000000 wm4.SR5E1_DAC.h.14.8c26a0ff04b0cfeb55306cc3f22187b8
                           .group:00000000 wm4.SR5E1_DBGMCU.h.14.427df893d53a8044654f017ba01c25ed
                           .group:00000000 wm4.SR5E1_DMA.h.14.a7f9a92f844b40a86965798c2e64240b
                           .group:00000000 wm4.SR5E1_DMAMUX.h.14.471b3b4dfd4d41515f1df49493698866
                           .group:00000000 wm4.SR5E1_EXTI.h.14.a325ea3fe89cd84894660551c33241ea
                           .group:00000000 wm4.SR5E1_FCCU.h.14.0ebf0f0f36e079d28613ad2c80e17e23
                           .group:00000000 wm4.SR5E1_FDCAN.h.14.ac57101fad5dbc798bfb93f34c899de7
                           .group:00000000 wm4.SR5E1_FLASH_REG_ITF.h.14.d23d1d44923f9b20b8c8fdb51d66aefd
                           .group:00000000 wm4.SR5E1_GPIO.h.14.1c84071e130d7c64b62470ab0e18a1f1
                           .group:00000000 wm4.SR5E1_HRTIM.h.24.03932387d2522e6bd5c772a4edaf2f5d
                           .group:00000000 wm4.SR5E1_HSEM.h.14.cbe70eee519f01b16452c3f8c99d8df1
                           .group:00000000 wm4.SR5E1_I2C.h.14.350ba3e0f4fd57828457efa80135c36c
                           .group:00000000 wm4.SR5E1_IWDG.h.14.20b7c5f05cf7ae94464c360d7af3660d
                           .group:00000000 wm4.SR5E1_NVM_CTRL.h.14.5f442617f0628d4f16258f211c614ef9
                           .group:00000000 wm4.SR5E1_PLLDIG.h.14.bd87a8e6917eee17dae2f312c8e5fa53
                           .group:00000000 wm4.SR5E1_PMC_DIG.h.14.6b7406ff48d7bcd1e53033a370604200
                           .group:00000000 wm4.SR5E1_RCC.h.14.56734803c71534de286e793a53649740
                           .group:00000000 wm4.SR5E1_RTC.h.14.47037cbc7d8175dbf2be1dc0bb955e3f
                           .group:00000000 wm4.SR5E1_SD_ADC.h.14.552b97d0b8f3c1fd4df6d8964b2f1a80
                           .group:00000000 wm4.SR5E1_SPI.h.14.42d52112e540f85ade4d9135f8b87d72
                           .group:00000000 wm4.SR5E1_SSCM.h.14.8e6a2ad0ce5fca422fc3d69939b6125b
                           .group:00000000 wm4.SR5E1_SYSCFG.h.14.02b969490118ce4069914b5e94f7ca65
                           .group:00000000 wm4.SR5E1_TDM.h.14.a40ed7928cad243a57fd233fccf01ad2
                           .group:00000000 wm4.SR5E1_TIM.h.14.05b8efc5395873619642d61a4b0b5a54
                           .group:00000000 wm4.SR5E1_UART.h.14.eec3ab82b02b3bdb3de500483675b83f
                           .group:00000000 wm4.SR5E1_WWDG.h.14.59b45efc70e442cc6ef03702aad4ad88
                           .group:00000000 wm4.irq_numbers.h.38.b76ee9208c5ae3feb2392b512990cf71
                           .group:00000000 wm4.regs.h.23.38915225b13378a72a9bf21e632c378b
                           .group:00000000 wm4.clock.h.37.c942461032b5a15e2a4133c6666f70ce
                           .group:00000000 wm4.irq.h.37.78714f25754c8b09d1428599101f6cc7
                           .group:00000000 wm4.dma.h.40.f77dd217a06ceba13a3cfdd4102a73c1

UNDEFINED SYMBOLS
DRV_CAN1
DRV_CAN2
DRV_CAN3
__can_serve_interrupt
__can_serve_dmu_interrupt
DRV_CAN4
