ISim log file
Running: D:\Computation-2\Work_Folder_Mips\mMips\mmips_3_LAB2_path\workspace\testbench_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb D:/Computation-2/Work_Folder_Mips/mMips/mmips_3_LAB2_path/workspace/testbench_isim_beh.wdb 
ISim P.28xd (signature 0xa0883be4)
----------------------------------------------------------------------
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@tuelicense.campus.tue.nl'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING: File "D:/Computation-2/Work_Folder_Mips/mMips/mmips_3_LAB2_path/verilog/mmips.v" Line 261.  For instance mMIPS/forward1/, width 2 of formal port sel is not equal to width 1 of actual signal bus_sel_forwarding1.
WARNING: File "D:/Computation-2/Work_Folder_Mips/mMips/mmips_3_LAB2_path/verilog/mmips.v" Line 262.  For instance mMIPS/forward1/, width 32 of formal port out is not equal to width 1 of actual signal bus_forwarding1_out.
WARNING: File "D:/Computation-2/Work_Folder_Mips/mMips/mmips_3_LAB2_path/verilog/mmips.v" Line 270.  For instance mMIPS/forward2/, width 2 of formal port sel is not equal to width 1 of actual signal bus_sel_forwarding2.
WARNING: File "D:/Computation-2/Work_Folder_Mips/mMips/mmips_3_LAB2_path/verilog/mmips.v" Line 271.  For instance mMIPS/forward2/, width 32 of formal port out is not equal to width 1 of actual signal bus_forwarding2_out.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run all
Finished in      481254 cycles

Stopped at time : 48125501 ns : File "D:/Computation-2/Work_Folder_Mips/mMips/mmips_3_LAB2_path/verilog/testbench.v" Line 132
# run all
Finished in      481254 cycles

Stopped at time : 48125551 ns : File "D:/Computation-2/Work_Folder_Mips/mMips/mmips_3_LAB2_path/verilog/testbench.v" Line 132
