; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mtriple=thumbv8.1m.main -mattr=+mve -verify-machineinstrs -o - %s | FileCheck --check-prefix=LE %s
; RUN: llc -mtriple=thumbebv8.1m.main -mattr=+mve -verify-machineinstrs -o - %s | FileCheck --check-prefix=BE %s

define arm_aapcs_vfpcc <8 x i16> @test_vmovlbq_s8(<16 x i8> %a) {
; LE-LABEL: test_vmovlbq_s8:
; LE:       @ %bb.0: @ %entry
; LE-NEXT:    vmovlb.s8 q0, q0
; LE-NEXT:    bx lr
;
; BE-LABEL: test_vmovlbq_s8:
; BE:       @ %bb.0: @ %entry
; BE-NEXT:    vrev64.8 q1, q0
; BE-NEXT:    vmovlb.s8 q1, q1
; BE-NEXT:    vrev64.16 q0, q1
; BE-NEXT:    bx lr
entry:
  %0 = shufflevector <16 x i8> %a, <16 x i8> undef, <8 x i32> <i32 0, i32 2, i32 4, i32 6, i32 8, i32 10, i32 12, i32 14>
  %1 = sext <8 x i8> %0 to <8 x i16>
  ret <8 x i16> %1
}

define arm_aapcs_vfpcc <4 x i32> @test_vmovlbq_s16(<8 x i16> %a) {
; LE-LABEL: test_vmovlbq_s16:
; LE:       @ %bb.0: @ %entry
; LE-NEXT:    vmovlb.s16 q0, q0
; LE-NEXT:    bx lr
;
; BE-LABEL: test_vmovlbq_s16:
; BE:       @ %bb.0: @ %entry
; BE-NEXT:    vrev64.16 q1, q0
; BE-NEXT:    vmovlb.s16 q1, q1
; BE-NEXT:    vrev64.32 q0, q1
; BE-NEXT:    bx lr
entry:
  %0 = shufflevector <8 x i16> %a, <8 x i16> undef, <4 x i32> <i32 0, i32 2, i32 4, i32 6>
  %1 = sext <4 x i16> %0 to <4 x i32>
  ret <4 x i32> %1
}

define arm_aapcs_vfpcc <8 x i16> @test_vmovlbq_u8(<16 x i8> %a) {
; LE-LABEL: test_vmovlbq_u8:
; LE:       @ %bb.0: @ %entry
; LE-NEXT:    vmovlb.u8 q0, q0
; LE-NEXT:    bx lr
;
; BE-LABEL: test_vmovlbq_u8:
; BE:       @ %bb.0: @ %entry
; BE-NEXT:    vrev64.8 q1, q0
; BE-NEXT:    vmovlb.u8 q1, q1
; BE-NEXT:    vrev64.16 q0, q1
; BE-NEXT:    bx lr
entry:
  %0 = shufflevector <16 x i8> %a, <16 x i8> undef, <8 x i32> <i32 0, i32 2, i32 4, i32 6, i32 8, i32 10, i32 12, i32 14>
  %1 = zext <8 x i8> %0 to <8 x i16>
  ret <8 x i16> %1
}

define arm_aapcs_vfpcc <4 x i32> @test_vmovlbq_u16(<8 x i16> %a) {
; LE-LABEL: test_vmovlbq_u16:
; LE:       @ %bb.0: @ %entry
; LE-NEXT:    vmovlb.u16 q0, q0
; LE-NEXT:    bx lr
;
; BE-LABEL: test_vmovlbq_u16:
; BE:       @ %bb.0: @ %entry
; BE-NEXT:    vrev64.16 q1, q0
; BE-NEXT:    vmovlb.u16 q1, q1
; BE-NEXT:    vrev64.32 q0, q1
; BE-NEXT:    bx lr
entry:
  %0 = shufflevector <8 x i16> %a, <8 x i16> undef, <4 x i32> <i32 0, i32 2, i32 4, i32 6>
  %1 = zext <4 x i16> %0 to <4 x i32>
  ret <4 x i32> %1
}

define arm_aapcs_vfpcc <8 x i16> @test_vmovltq_s8(<16 x i8> %a) {
; LE-LABEL: test_vmovltq_s8:
; LE:       @ %bb.0: @ %entry
; LE-NEXT:    vmovlt.s8 q0, q0
; LE-NEXT:    bx lr
;
; BE-LABEL: test_vmovltq_s8:
; BE:       @ %bb.0: @ %entry
; BE-NEXT:    vrev64.8 q1, q0
; BE-NEXT:    vmovlt.s8 q1, q1
; BE-NEXT:    vrev64.16 q0, q1
; BE-NEXT:    bx lr
entry:
  %0 = shufflevector <16 x i8> %a, <16 x i8> undef, <8 x i32> <i32 1, i32 3, i32 5, i32 7, i32 9, i32 11, i32 13, i32 15>
  %1 = sext <8 x i8> %0 to <8 x i16>
  ret <8 x i16> %1
}

define arm_aapcs_vfpcc <4 x i32> @test_vmovltq_s16(<8 x i16> %a) {
; LE-LABEL: test_vmovltq_s16:
; LE:       @ %bb.0: @ %entry
; LE-NEXT:    vmovlt.s16 q0, q0
; LE-NEXT:    bx lr
;
; BE-LABEL: test_vmovltq_s16:
; BE:       @ %bb.0: @ %entry
; BE-NEXT:    vrev64.16 q1, q0
; BE-NEXT:    vmovlt.s16 q1, q1
; BE-NEXT:    vrev64.32 q0, q1
; BE-NEXT:    bx lr
entry:
  %0 = shufflevector <8 x i16> %a, <8 x i16> undef, <4 x i32> <i32 1, i32 3, i32 5, i32 7>
  %1 = sext <4 x i16> %0 to <4 x i32>
  ret <4 x i32> %1
}

define arm_aapcs_vfpcc <8 x i16> @test_vmovltq_u8(<16 x i8> %a) {
; LE-LABEL: test_vmovltq_u8:
; LE:       @ %bb.0: @ %entry
; LE-NEXT:    vmovlt.u8 q0, q0
; LE-NEXT:    bx lr
;
; BE-LABEL: test_vmovltq_u8:
; BE:       @ %bb.0: @ %entry
; BE-NEXT:    vrev64.8 q1, q0
; BE-NEXT:    vmovlt.u8 q1, q1
; BE-NEXT:    vrev64.16 q0, q1
; BE-NEXT:    bx lr
entry:
  %0 = shufflevector <16 x i8> %a, <16 x i8> undef, <8 x i32> <i32 1, i32 3, i32 5, i32 7, i32 9, i32 11, i32 13, i32 15>
  %1 = zext <8 x i8> %0 to <8 x i16>
  ret <8 x i16> %1
}

define arm_aapcs_vfpcc <4 x i32> @test_vmovltq_u16(<8 x i16> %a) {
; LE-LABEL: test_vmovltq_u16:
; LE:       @ %bb.0: @ %entry
; LE-NEXT:    vmovlt.u16 q0, q0
; LE-NEXT:    bx lr
;
; BE-LABEL: test_vmovltq_u16:
; BE:       @ %bb.0: @ %entry
; BE-NEXT:    vrev64.16 q1, q0
; BE-NEXT:    vmovlt.u16 q1, q1
; BE-NEXT:    vrev64.32 q0, q1
; BE-NEXT:    bx lr
entry:
  %0 = shufflevector <8 x i16> %a, <8 x i16> undef, <4 x i32> <i32 1, i32 3, i32 5, i32 7>
  %1 = zext <4 x i16> %0 to <4 x i32>
  ret <4 x i32> %1
}
