module fifo # (
	parameter LENGTH = 8,
				 DATA_LEN = 8,
				 ADDR_LEN = 8
) (
	input                   clk,
	input                   rst,
	
	input                   push,
	input  [DATA_LEN - 1:0] indata,
	
	input                   pop,
	output [DATA_LEN - 1:0] outdata,
	
	output                  empty,
	output                  full
);



endmodule
	