[06/20 18:38:29      0s] 
[06/20 18:38:29      0s] Cadence Innovus(TM) Implementation System.
[06/20 18:38:29      0s] Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
[06/20 18:38:29      0s] 
[06/20 18:38:29      0s] Version:	v17.12-s095_1, built Thu Nov 9 12:10:01 PST 2017
[06/20 18:38:29      0s] Options:	
[06/20 18:38:29      0s] Date:		Wed Jun 20 18:38:29 2018
[06/20 18:38:29      0s] Host:		enicsw08 (x86_64 w/Linux 2.6.32-696.6.3.el6.x86_64) (8cores*32cpus*Intel(R) Xeon(R) CPU E5-2667 v4 @ 3.20GHz 25600KB)
[06/20 18:38:29      0s] OS:		CentOS release 6.9 (Final)
[06/20 18:38:29      0s] 
[06/20 18:38:29      0s] License:
[06/20 18:38:29      0s] 		invs	Innovus Implementation System	17.1	checkout succeeded
[06/20 18:38:29      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[06/20 18:38:39      9s] @(#)CDS: Innovus v17.12-s095_1 (64bit) 11/09/2017 12:10 (Linux 2.6.18-194.el5)
[06/20 18:38:39      9s] @(#)CDS: NanoRoute 17.12-s095_1 NR171102-1913/17_12-UB (database version 2.30, 405.7.1) {superthreading v1.44}
[06/20 18:38:39      9s] @(#)CDS: AAE 17.12-s040 (64bit) 11/09/2017 (Linux 2.6.18-194.el5)
[06/20 18:38:39      9s] @(#)CDS: CTE 17.12-s036_1 () Nov  2 2017 09:33:40 ( )
[06/20 18:38:39      9s] @(#)CDS: SYNTECH 17.12-s012_1 () Oct 31 2017 04:30:11 ( )
[06/20 18:38:39      9s] @(#)CDS: CPE v17.12-s076
[06/20 18:38:39      9s] @(#)CDS: IQRC/TQRC 16.1.1-s220 (64bit) Fri Aug  4 09:53:48 PDT 2017 (Linux 2.6.18-194.el5)
[06/20 18:38:39      9s] @(#)CDS: OA 22.50-p063 Fri Feb  3 19:45:13 2017
[06/20 18:38:39      9s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[06/20 18:38:39      9s] @(#)CDS: RCDB 11.10
[06/20 18:38:39      9s] --- Running on enicsw08 (x86_64 w/Linux 2.6.32-696.6.3.el6.x86_64) (8cores*32cpus*Intel(R) Xeon(R) CPU E5-2667 v4 @ 3.20GHz 25600KB) ---
[06/20 18:38:39      9s] Create and set the environment variable TMPDIR to /tmp/770459.1.all.q/innovus_temp_89703_enicsw08_marinbh_0TsQHh.

[06/20 18:38:39      9s] The soft stacksize limit is either up to the hard limit or larger than 0.2%RAM. No change is needed.
[06/20 18:38:39      9s] 
[06/20 18:38:39      9s] **INFO:  MMMC transition support version v31-84 
[06/20 18:38:39      9s] 
[06/20 18:38:39      9s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[06/20 18:38:39      9s] <CMD> suppressMessage ENCEXT-2799
[06/20 18:38:39      9s] <CMD> getVersion
[06/20 18:38:40      9s] <CMD> getDrawView
[06/20 18:38:40      9s] <CMD> loadWorkspace -name Physical
[06/20 18:38:40      9s] <CMD> win
[06/20 18:38:47     10s] <CMD> setDesignMode -process 65
[06/20 18:38:47     10s] Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[06/20 18:38:47     10s] 	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
[06/20 18:38:47     10s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[06/20 18:38:47     10s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[06/20 18:38:47     10s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[06/20 18:38:47     10s] Updating process node dependent CCOpt properties for the 65nm process node.
[06/20 18:38:47     10s] <CMD> setNanoRouteMode -quiet -routeWithViaInPin true
[06/20 18:38:47     10s] <CMD> set init_gnd_net gnd
[06/20 18:38:47     10s] <CMD> set init_pwr_net vdd
[06/20 18:38:47     10s] <CMD> set init_lef_file {/data/tsmc/65LP//dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//arm_tech/r2p0/lef/1p9m_6x2z/sc12_tech.lef /data/tsmc/65LP//dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc12_base_rvt/r0p0/lef/sc12_cln65lp_base_rvt.lef}
[06/20 18:38:47     10s] <CMD> set init_verilog ../../export/scm65.post_py.v
[06/20 18:38:47     10s] <CMD> set init_mmmc_file ../scm65.mmmc
[06/20 18:38:47     10s] <CMD> suppressMessage ENCLF-200
[06/20 18:38:47     10s] <CMD> suppressMessage TECHLIB-436
[06/20 18:38:47     10s] <CMD> suppressMessage TECHLIB-302
[06/20 18:38:47     10s] <CMD> suppressMessage ENCLF-58
[06/20 18:38:47     10s] <CMD> suppressMessage LEFPARS-2001
[06/20 18:38:47     10s] <CMD> suppressMessage ENCTS-282
[06/20 18:38:47     10s] <CMD> set init_design_uniquify 1
[06/20 18:38:48     10s] <CMD> init_design
[06/20 18:38:48     10s] #% Begin Load MMMC data ... (date=06/20 18:38:48, mem=469.2M)
[06/20 18:38:48     10s] #% End Load MMMC data ... (date=06/20 18:38:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=469.3M, current mem=469.3M)
[06/20 18:38:48     10s] 
[06/20 18:38:48     10s] Loading LEF file /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/arm_tech/r2p0/lef/1p9m_6x2z/sc12_tech.lef ...
[06/20 18:38:48     10s] 
[06/20 18:38:48     10s] Loading LEF file /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lef/sc12_cln65lp_base_rvt.lef ...
[06/20 18:38:48     10s] Set DBUPerIGU to M2 pitch 400.
[06/20 18:38:48     10s] **WARN: (EMS-42):	Message (IMPLF-200) has been suppressed from output.
[06/20 18:38:48     10s] 
[06/20 18:38:48     10s] viaInitial starts at Wed Jun 20 18:38:48 2018
viaInitial ends at Wed Jun 20 18:38:48 2018
Loading view definition file from ../scm65.mmmc
[06/20 18:38:48     10s] Reading wc_libset timing library '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib' ...
[06/20 18:38:49     10s] **ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib, Line 313034)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib, Line 313028)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib, Line 313385)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib, Line 313379)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib, Line 313736)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib, Line 313730)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib, Line 314087)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib, Line 314081)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib, Line 314438)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib, Line 314432)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib, Line 314789)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib, Line 314783)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib, Line 315140)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib, Line 315134)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib, Line 315491)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib, Line 315485)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib, Line 315842)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib, Line 315836)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib, Line 1023019)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib, Line 1023013)
Message <TECHLIB-1318> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[06/20 18:38:50     12s] Read 950 cells in library 'sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c' 
[06/20 18:38:50     12s] Reading bc_libset timing library '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ff_typical_min_1p32v_m40c.lib' ...
[06/20 18:38:52     13s] Read 950 cells in library 'sc12_cln65lp_base_rvt_ff_typical_min_1p32v_m40c' 
[06/20 18:38:52     13s] *** End library_loading (cpu=0.06min, real=0.07min, mem=69.9M, fe_cpu=0.23min, fe_real=0.38min, fe_mem=537.7M) ***
[06/20 18:38:52     13s] #% Begin Load netlist data ... (date=06/20 18:38:52, mem=659.7M)
[06/20 18:38:52     13s] *** Begin netlist parsing (mem=537.7M) ***
[06/20 18:38:52     13s] Created 950 new cells from 2 timing libraries.
[06/20 18:38:52     13s] Reading netlist ...
[06/20 18:38:52     13s] Backslashed names will retain backslash and a trailing blank character.
[06/20 18:38:52     13s] Reading verilog netlist '../../export/scm65.post_py.v'
[06/20 18:38:52     13s] 
[06/20 18:38:52     13s] *** Memory Usage v#1 (Current mem = 537.660M, initial mem = 167.637M) ***
[06/20 18:38:52     13s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=537.7M) ***
[06/20 18:38:52     13s] #% End Load netlist data ... (date=06/20 18:38:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=659.7M, current mem=538.9M)
[06/20 18:38:52     13s] Ignoring unreferenced cell PreDecoder_4_16.
[06/20 18:38:52     13s] Ignoring unreferenced cell PreDecoder_3_8.
[06/20 18:38:52     13s] Warning: The top level cell is ambiguous.
[06/20 18:38:52     13s] Setting top level cell to be scm65.
[06/20 18:38:52     14s] Hooked 1900 DB cells to tlib cells.
[06/20 18:38:52     14s] Starting recursive module instantiation check.
[06/20 18:38:52     14s] No recursion found.
[06/20 18:38:52     14s] Building hierarchical netlist for Cell scm65 ...
[06/20 18:38:52     14s] *** Netlist is NOT unique.
[06/20 18:38:52     14s] ** info: there are 1928 modules.
[06/20 18:38:52     14s] ** info: there are 1009 stdCell insts.
[06/20 18:38:52     14s] 
[06/20 18:38:52     14s] *** Memory Usage v#1 (Current mem = 585.633M, initial mem = 167.637M) ***
[06/20 18:38:52     14s] Set Default Net Delay as 1000 ps.
[06/20 18:38:52     14s] Set Default Net Load as 0.5 pF. 
[06/20 18:38:52     14s] Set Default Input Pin Transition as 0.1 ps.
[06/20 18:38:52     14s] Extraction setup Delayed 
[06/20 18:38:52     14s] *Info: initialize multi-corner CTS.
[06/20 18:38:52     14s] Reading timing constraints file '../scm65.sdc' ...
[06/20 18:38:52     14s] Current (total cpu=0:00:14.6, real=0:00:23.0, peak res=730.3M, current mem=730.3M)
[06/20 18:38:52     14s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'MemoryLatch_reg*/Q*' (File ../scm65.sdc, Line 31).
[06/20 18:38:52     14s] 
[06/20 18:38:52     14s] **ERROR: (TCLCMD-917):	Cannot find 'pins' that match 'MemoryLatch_reg*/Q*' (File ../scm65.sdc, Line 31).

**ERROR: (TCLNL-305):	set_multicycle_path: empty list of pins passed (File ../scm65.sdc, Line 31).

**ERROR: (TCLCMD-1170):	Invalid path description specified for command set_multicycle_path (File ../scm65.sdc, Line 31).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'MemoryLatch_reg*/Q*' (File ../scm65.sdc, Line 32).
[06/20 18:38:52     14s] 
[06/20 18:38:52     14s] **ERROR: (TCLCMD-917):	Cannot find 'pins' that match 'MemoryLatch_reg*/Q*' (File ../scm65.sdc, Line 32).

**ERROR: (TCLNL-305):	set_multicycle_path: empty list of pins passed (File ../scm65.sdc, Line 32).

**ERROR: (TCLCMD-1170):	Invalid path description specified for command set_multicycle_path (File ../scm65.sdc, Line 32).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '*DGWClkLeftNet*' (File ../scm65.sdc, Line 50).
[06/20 18:38:52     14s] 
[06/20 18:38:52     14s] **ERROR: (TCLCMD-917):	Cannot find 'instances, nets, modules, or cells' that match '*DGWClkLeftNet*' (File ../scm65.sdc, Line 50).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '*DGWClkNetToBuff*' (File ../scm65.sdc, Line 50).
[06/20 18:38:52     14s] 
[06/20 18:38:52     14s] **ERROR: (TCLCMD-917):	Cannot find 'instances, nets, modules, or cells' that match '*DGWClkNetToBuff*' (File ../scm65.sdc, Line 50).

INFO (CTE): Reading of timing constraints file ../scm65.sdc completed, with 4 Warnings and 8 Errors.
[06/20 18:38:52     14s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=732.6M, current mem=732.6M)
[06/20 18:38:52     14s] Current (total cpu=0:00:14.6, real=0:00:23.0, peak res=732.6M, current mem=732.6M)
[06/20 18:38:52     14s] Creating Cell Server ...(0, 1, 1, 1)
[06/20 18:38:53     14s] Summary for sequential cells identification: 
[06/20 18:38:53     14s]   Identified SBFF number: 148
[06/20 18:38:53     14s]   Identified MBFF number: 0
[06/20 18:38:53     14s]   Identified SB Latch number: 0
[06/20 18:38:53     14s]   Identified MB Latch number: 0
[06/20 18:38:53     14s]   Not identified SBFF number: 0
[06/20 18:38:53     14s]   Not identified MBFF number: 0
[06/20 18:38:53     14s]   Not identified SB Latch number: 0
[06/20 18:38:53     14s]   Not identified MB Latch number: 0
[06/20 18:38:53     14s]   Number of sequential cells which are not FFs: 106
[06/20 18:38:53     14s] Total number of combinational cells: 687
[06/20 18:38:53     14s] Total number of sequential cells: 254
[06/20 18:38:53     14s] Total number of tristate cells: 9
[06/20 18:38:53     14s] Total number of level shifter cells: 0
[06/20 18:38:53     14s] Total number of power gating cells: 0
[06/20 18:38:53     14s] Total number of isolation cells: 0
[06/20 18:38:53     14s] Total number of power switch cells: 0
[06/20 18:38:53     14s] Total number of pulse generator cells: 0
[06/20 18:38:53     14s] Total number of always on buffers: 0
[06/20 18:38:53     14s] Total number of retention cells: 0
[06/20 18:38:53     14s] List of usable buffers: BUFH_X0P8M_A12TR BUFH_X0P7M_A12TR BUFH_X11M_A12TR BUFH_X13M_A12TR BUFH_X16M_A12TR BUFH_X1M_A12TR BUFH_X1P2M_A12TR BUFH_X1P7M_A12TR BUFH_X1P4M_A12TR BUFH_X2M_A12TR BUFH_X3M_A12TR BUFH_X2P5M_A12TR BUFH_X3P5M_A12TR BUFH_X4M_A12TR BUFH_X5M_A12TR BUFH_X6M_A12TR BUFH_X7P5M_A12TR BUFH_X9M_A12TR BUF_X0P7B_A12TR BUF_X0P7M_A12TR BUF_X0P8M_A12TR BUF_X0P8B_A12TR BUF_X11M_A12TR BUF_X11B_A12TR BUF_X13M_A12TR BUF_X13B_A12TR BUF_X16B_A12TR BUF_X16M_A12TR BUF_X1M_A12TR BUF_X1B_A12TR BUF_X1P2B_A12TR BUF_X1P2M_A12TR BUF_X1P4B_A12TR BUF_X1P4M_A12TR BUF_X1P7B_A12TR BUF_X1P7M_A12TR BUF_X2M_A12TR BUF_X2B_A12TR BUF_X2P5B_A12TR BUF_X2P5M_A12TR BUF_X3M_A12TR BUF_X3B_A12TR BUF_X3P5M_A12TR BUF_X3P5B_A12TR BUF_X4B_A12TR BUF_X4M_A12TR BUF_X5M_A12TR BUF_X5B_A12TR BUF_X6M_A12TR BUF_X6B_A12TR BUF_X7P5M_A12TR BUF_X7P5B_A12TR BUF_X9B_A12TR BUF_X9M_A12TR DLY2_X2M_A12TR DLY2_X4M_A12TR
[06/20 18:38:53     14s] Total number of usable buffers: 56
[06/20 18:38:53     14s] List of unusable buffers: FRICG_X0P5B_A12TR FRICG_X0P6B_A12TR FRICG_X0P8B_A12TR FRICG_X0P7B_A12TR FRICG_X11B_A12TR FRICG_X13B_A12TR FRICG_X16B_A12TR FRICG_X1B_A12TR FRICG_X1P2B_A12TR FRICG_X1P4B_A12TR FRICG_X2B_A12TR FRICG_X1P7B_A12TR FRICG_X3B_A12TR FRICG_X2P5B_A12TR FRICG_X4B_A12TR FRICG_X3P5B_A12TR FRICG_X5B_A12TR FRICG_X6B_A12TR FRICG_X7P5B_A12TR FRICG_X9B_A12TR
[06/20 18:38:53     14s] Total number of unusable buffers: 20
[06/20 18:38:53     14s] List of usable inverters: INV_X0P5B_A12TR INV_X0P5M_A12TR INV_X0P6B_A12TR INV_X0P6M_A12TR INV_X0P7B_A12TR INV_X0P7M_A12TR INV_X0P8M_A12TR INV_X0P8B_A12TR INV_X11M_A12TR INV_X11B_A12TR INV_X13M_A12TR INV_X13B_A12TR INV_X16B_A12TR INV_X16M_A12TR INV_X1M_A12TR INV_X1B_A12TR INV_X1P2B_A12TR INV_X1P2M_A12TR INV_X1P4B_A12TR INV_X1P4M_A12TR INV_X1P7B_A12TR INV_X1P7M_A12TR INV_X2M_A12TR INV_X2B_A12TR INV_X2P5B_A12TR INV_X2P5M_A12TR INV_X3M_A12TR INV_X3B_A12TR INV_X3P5B_A12TR INV_X3P5M_A12TR INV_X4M_A12TR INV_X4B_A12TR INV_X5M_A12TR INV_X5B_A12TR INV_X6M_A12TR INV_X6B_A12TR INV_X7P5M_A12TR INV_X7P5B_A12TR INV_X9M_A12TR INV_X9B_A12TR
[06/20 18:38:53     14s] Total number of usable inverters: 40
[06/20 18:38:53     14s] List of unusable inverters:
[06/20 18:38:53     14s] Total number of unusable inverters: 0
[06/20 18:38:53     14s] List of identified usable delay cells: DLY2_X1M_A12TR DLY2_X0P5M_A12TR DLY4_X0P5M_A12TR DLY4_X1M_A12TR DLY4_X2M_A12TR DLY4_X4M_A12TR
[06/20 18:38:53     14s] Total number of identified usable delay cells: 6
[06/20 18:38:53     14s] List of identified unusable delay cells:
[06/20 18:38:53     14s] Total number of identified unusable delay cells: 0
[06/20 18:38:53     14s] Creating Cell Server, finished. 
[06/20 18:38:53     14s] 
[06/20 18:38:53     14s] Deleting Cell Server ...
[06/20 18:38:53     14s] **WARN: (IMPSYC-2):	Timing information is not defined for cell WELLANTENNATIEPW2_A12TR; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[06/20 18:38:53     14s] Type 'man IMPSYC-2' for more detail.
[06/20 18:38:53     14s] Patterns Extraction called explicitly through PreRoutePatternsIfNeeded call 
[06/20 18:38:53     14s] Extraction setup Started 
[06/20 18:38:53     14s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[06/20 18:38:53     14s] **WARN: (EMS-42):	Message (IMPEXT-6202) has been suppressed from output.
[06/20 18:38:53     14s] Reading Capacitance Table File /data/tsmc/65LP//dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//arm_tech/r2p0/cadence_captable/1p9m_6x2z/rcworst.captbl ...
[06/20 18:38:53     14s] Cap table was created using Encounter 08.10-s372_1.
[06/20 18:38:53     14s] Process name: cln65lp_1p09m+alrdl_rcworst.
[06/20 18:38:53     14s] Reading Capacitance Table File /data/tsmc/65LP//dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//arm_tech/r2p0/cadence_captable/1p9m_6x2z/rcbest.captbl ...
[06/20 18:38:53     14s] Cap table was created using Encounter 08.10-s372_1.
[06/20 18:38:53     14s] Process name: cln65lp_1p09m+alrdl_rcbest.
[06/20 18:38:53     14s] Importing multi-corner RC tables ... 
[06/20 18:38:53     14s] Summary of Active RC-Corners : 
[06/20 18:38:53     14s]  
[06/20 18:38:53     14s]  Analysis View: wc_analysis_view
[06/20 18:38:53     14s]     RC-Corner Name        : wc_rc_corner
[06/20 18:38:53     14s]     RC-Corner Index       : 0
[06/20 18:38:53     14s]     RC-Corner Temperature : 125 Celsius
[06/20 18:38:53     14s]     RC-Corner Cap Table   : '/data/tsmc/65LP//dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//arm_tech/r2p0/cadence_captable/1p9m_6x2z/rcworst.captbl'
[06/20 18:38:53     14s]     RC-Corner PreRoute Res Factor         : 1
[06/20 18:38:53     14s]     RC-Corner PreRoute Cap Factor         : 1
[06/20 18:38:53     14s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[06/20 18:38:53     14s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[06/20 18:38:53     14s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[06/20 18:38:53     14s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[06/20 18:38:53     14s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[06/20 18:38:53     14s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[06/20 18:38:53     14s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[06/20 18:38:53     14s]     RC-Corner Technology file: '/data/tsmc/65LP//pdk/Assura/lvs_rcx/qrcTechFile'
[06/20 18:38:53     14s]  
[06/20 18:38:53     14s]  Analysis View: bc_analysis_view
[06/20 18:38:53     14s]     RC-Corner Name        : bc_rc_corner
[06/20 18:38:53     14s]     RC-Corner Index       : 1
[06/20 18:38:53     14s]     RC-Corner Temperature : -40 Celsius
[06/20 18:38:53     14s]     RC-Corner Cap Table   : '/data/tsmc/65LP//dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//arm_tech/r2p0/cadence_captable/1p9m_6x2z/rcbest.captbl'
[06/20 18:38:53     14s]     RC-Corner PreRoute Res Factor         : 1
[06/20 18:38:53     14s]     RC-Corner PreRoute Cap Factor         : 1
[06/20 18:38:53     14s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[06/20 18:38:53     14s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[06/20 18:38:53     14s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[06/20 18:38:53     14s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[06/20 18:38:53     14s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[06/20 18:38:53     14s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[06/20 18:38:53     14s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[06/20 18:38:53     14s]     RC-Corner Technology file: '/data/tsmc/65LP//pdk/Assura/lvs_rcx/qrcTechFile'
[06/20 18:38:53     14s] Technology file '/data/tsmc/65LP//pdk/Assura/lvs_rcx/qrcTechFile' associated with first view 'wc_analysis_view' will be used as the primary corner for the multi-corner extraction.
[06/20 18:38:53     15s] The lower process node is set using setDesignMode and the technology file for tQuantus extraction specified. Therefore, the default value for PostRoute extraction mode's effortLevel(-effortLeveloption of the setExtractRCMode) changed from 'low' to 'medium'.
[06/20 18:38:53     15s] 
[06/20 18:38:53     15s] *** Summary of all messages that are not suppressed in this session:
[06/20 18:38:53     15s] Severity  ID               Count  Summary                                  
[06/20 18:38:53     15s] WARNING   IMPSYC-2             1  Timing information is not defined for ce...
[06/20 18:38:53     15s] WARNING   TCLCMD-513           4  The software could not find a matching o...
[06/20 18:38:53     15s] ERROR     TCLCMD-917           4  Cannot find '%s' that match '%s'         
[06/20 18:38:53     15s] ERROR     TCLCMD-1170          2  Invalid path description specified for c...
[06/20 18:38:53     15s] ERROR     TCLNL-305            2  %s: empty list of pins passed            
[06/20 18:38:53     15s] ERROR     TECHLIB-1318        20  All the table values in the '%s' group a...
[06/20 18:38:53     15s] *** Message Summary: 5 warning(s), 28 error(s)
[06/20 18:38:53     15s] 
[06/20 18:39:05     15s] <CMD> freeDesign
[06/20 18:39:05     15s] -process 90
[06/20 18:39:05     15s] Resetting process node dependent CCOpt properties.
[06/20 18:39:05     15s] Reset to color id 0 for MidGap_DGWCLK (MidGap_DGWCLK) and all their descendants.
[06/20 18:39:05     15s] Reset to color id 0 for bitslice_0 (bitslice) and all their descendants.
[06/20 18:39:05     15s] Reset to color id 0 for bitslice_1 (bitslice_odd) and all their descendants.
[06/20 18:39:05     15s] Reset to color id 0 for bitslice_10 (bitslice_SPC_1) and all their descendants.
[06/20 18:39:05     15s] Reset to color id 0 for bitslice_11 (bitslice_odd_SPC_1) and all their descendants.
[06/20 18:39:05     15s] Reset to color id 0 for bitslice_12 (bitslice_SPC_2) and all their descendants.
[06/20 18:39:05     15s] Reset to color id 0 for bitslice_13 (bitslice_odd_SPC_2) and all their descendants.
[06/20 18:39:05     15s] Reset to color id 0 for bitslice_14 (bitslice_SPC_3) and all their descendants.
[06/20 18:39:05     15s] Reset to color id 0 for bitslice_15 (bitslice_odd_SPC_3) and all their descendants.
[06/20 18:39:05     15s] Reset to color id 0 for bitslice_2 (bitslice_SPC_4) and all their descendants.
[06/20 18:39:05     15s] Reset to color id 0 for bitslice_3 (bitslice_odd_SPC_4) and all their descendants.
[06/20 18:39:05     15s] Reset to color id 0 for bitslice_4 (bitslice_SPC_5) and all their descendants.
[06/20 18:39:05     15s] Reset to color id 0 for bitslice_5 (bitslice_odd_SPC_5) and all their descendants.
[06/20 18:39:05     15s] Reset to color id 0 for bitslice_6 (bitslice_SPC_6) and all their descendants.
[06/20 18:39:05     15s] Reset to color id 0 for bitslice_7 (bitslice_odd_SPC_6) and all their descendants.
[06/20 18:39:05     15s] Reset to color id 0 for bitslice_8 (bitslice_SPC_7) and all their descendants.
[06/20 18:39:05     15s] Reset to color id 0 for bitslice_9 (bitslice_odd_SPC_7) and all their descendants.
[06/20 18:39:05     15s] Reset to color id 0 for read_decoder (row_decoder) and all their descendants.
[06/20 18:39:05     15s] Reset to color id 0 for rwlBuff_strip_0 (rwlBuff_strip) and all their descendants.
[06/20 18:39:05     15s] Reset to color id 0 for rwlBuff_strip_1 (rwlBuff_strip_SPC_1) and all their descendants.
[06/20 18:39:05     15s] Reset to color id 0 for rwlBuff_strip_2 (rwlBuff_strip_SPC_2) and all their descendants.
[06/20 18:39:05     15s] Reset to color id 0 for rwlBuff_strip_3 (rwlBuff_strip_SPC_3) and all their descendants.
[06/20 18:39:05     15s] Reset to color id 0 for welltap_strip_0 (welltap_strip) and all their descendants.
[06/20 18:39:05     15s] Reset to color id 0 for welltap_strip_1 (welltap_strip_SPC_1) and all their descendants.
[06/20 18:39:05     15s] Reset to color id 0 for welltap_strip_2 (welltap_strip_SPC_2) and all their descendants.
[06/20 18:39:05     15s] Reset to color id 0 for write_decoder (row_decoder_SPC_1) and all their descendants.
[06/20 18:39:05     15s] Free PSO.
[06/20 18:39:05     15s] Reset cap table.
[06/20 18:39:05     15s] Cleaning up the current multi-corner RC extraction setup.
[06/20 18:39:05     15s] Resetting process node dependent CCOpt properties.
[06/20 18:39:05     15s] **WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[06/20 18:39:05     15s] Set DBUPerIGU to 1000.
[06/20 18:39:05     15s] Set net toggle Scale Factor to 1.00
[06/20 18:39:05     15s] Set Shrink Factor to 1.00000
[06/20 18:39:05     15s] Set net toggle Scale Factor to 1.00
[06/20 18:39:05     15s] Set Shrink Factor to 1.00000
[06/20 18:39:05     15s] Set net toggle Scale Factor to 1.00
[06/20 18:39:05     15s] Set Shrink Factor to 1.00000
[06/20 18:39:05     15s] 
[06/20 18:39:05     15s] *** Memory Usage v#1 (Current mem = 579.211M, initial mem = 167.637M) ***
[06/20 18:39:05     15s] 
[06/20 18:39:05     15s] 
[06/20 18:39:05     15s] Info (SM2C): Status of key globals:
[06/20 18:39:05     15s] 	 MMMC-by-default flow     : 1
[06/20 18:39:05     15s] 	 Default MMMC objs envvar : 0
[06/20 18:39:05     15s] 	 Data portability         : 0
[06/20 18:39:05     15s] 	 MMMC PV Emulation        : 0
[06/20 18:39:05     15s] 	 MMMC debug               : 0
[06/20 18:39:05     15s] 	 Init_Design flow         : 1
[06/20 18:39:05     15s] 
[06/20 18:39:05     15s] 
[06/20 18:39:05     15s] 	 CTE SM2C global          : false
[06/20 18:39:05     15s] 	 Reporting view filter    : false
[06/20 18:39:14     16s] <CMD> setDesignMode -process 65
[06/20 18:39:14     16s] Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[06/20 18:39:14     16s] 	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
[06/20 18:39:14     16s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[06/20 18:39:14     16s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[06/20 18:39:14     16s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[06/20 18:39:14     16s] Updating process node dependent CCOpt properties for the 65nm process node.
[06/20 18:39:14     16s] <CMD> setNanoRouteMode -quiet -routeWithViaInPin true
[06/20 18:39:14     16s] <CMD> set init_gnd_net gnd
[06/20 18:39:14     16s] <CMD> set init_pwr_net vdd
[06/20 18:39:14     16s] <CMD> set init_lef_file {/data/tsmc/65LP//dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//arm_tech/r2p0/lef/1p9m_6x2z/sc12_tech.lef /data/tsmc/65LP//dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc12_base_rvt/r0p0/lef/sc12_cln65lp_base_rvt.lef}
[06/20 18:39:14     16s] <CMD> set init_verilog ../../export/scm65.post_py.v
[06/20 18:39:14     16s] <CMD> set init_mmmc_file ../scm65.mmmc
[06/20 18:39:14     16s] <CMD> suppressMessage ENCLF-200
[06/20 18:39:14     16s] <CMD> suppressMessage TECHLIB-436
[06/20 18:39:14     16s] <CMD> suppressMessage TECHLIB-302
[06/20 18:39:14     16s] <CMD> suppressMessage ENCLF-58
[06/20 18:39:14     16s] <CMD> suppressMessage LEFPARS-2001
[06/20 18:39:14     16s] <CMD> suppressMessage ENCTS-282
[06/20 18:39:14     16s] <CMD> set init_design_uniquify 1
[06/20 18:39:15     16s] <CMD> init_design
[06/20 18:39:15     16s] #% Begin Load MMMC data ... (date=06/20 18:39:15, mem=788.9M)
[06/20 18:39:15     16s] #% End Load MMMC data ... (date=06/20 18:39:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=788.9M, current mem=584.1M)
[06/20 18:39:15     16s] 
[06/20 18:39:15     16s] Loading LEF file /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/arm_tech/r2p0/lef/1p9m_6x2z/sc12_tech.lef ...
[06/20 18:39:15     16s] 
[06/20 18:39:15     16s] Loading LEF file /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lef/sc12_cln65lp_base_rvt.lef ...
[06/20 18:39:15     16s] Set DBUPerIGU to M2 pitch 400.
[06/20 18:39:15     16s] 
[06/20 18:39:15     16s] viaInitial starts at Wed Jun 20 18:39:15 2018
viaInitial ends at Wed Jun 20 18:39:15 2018
Loading view definition file from ../scm65.mmmc
[06/20 18:39:15     16s] Reading wc_libset timing library '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib' ...
[06/20 18:39:17     18s] Read 950 cells in library 'sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c' 
[06/20 18:39:17     18s] Reading bc_libset timing library '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ff_typical_min_1p32v_m40c.lib' ...
[06/20 18:39:19     20s] Read 950 cells in library 'sc12_cln65lp_base_rvt_ff_typical_min_1p32v_m40c' 
[06/20 18:39:19     20s] *** End library_loading (cpu=0.06min, real=0.07min, mem=15.0M, fe_cpu=0.34min, fe_real=0.83min, fe_mem=594.2M) ***
[06/20 18:39:19     20s] #% Begin Load netlist data ... (date=06/20 18:39:19, mem=557.4M)
[06/20 18:39:19     20s] *** Begin netlist parsing (mem=594.2M) ***
[06/20 18:39:19     20s] Created 950 new cells from 2 timing libraries.
[06/20 18:39:19     20s] Reading netlist ...
[06/20 18:39:19     20s] Backslashed names will retain backslash and a trailing blank character.
[06/20 18:39:19     20s] Reading verilog netlist '../../export/scm65.post_py.v'
[06/20 18:39:19     20s] 
[06/20 18:39:19     20s] *** Memory Usage v#1 (Current mem = 594.211M, initial mem = 167.637M) ***
[06/20 18:39:19     20s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=594.2M) ***
[06/20 18:39:19     20s] #% End Load netlist data ... (date=06/20 18:39:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=581.5M, current mem=581.5M)
[06/20 18:39:19     20s] Ignoring unreferenced cell PreDecoder_4_16.
[06/20 18:39:19     20s] Ignoring unreferenced cell PreDecoder_3_8.
[06/20 18:39:19     20s] Warning: The top level cell is ambiguous.
[06/20 18:39:19     20s] Setting top level cell to be scm65.
[06/20 18:39:19     20s] Hooked 1900 DB cells to tlib cells.
[06/20 18:39:19     20s] Starting recursive module instantiation check.
[06/20 18:39:19     20s] No recursion found.
[06/20 18:39:19     20s] Building hierarchical netlist for Cell scm65 ...
[06/20 18:39:19     20s] *** Netlist is NOT unique.
[06/20 18:39:19     20s] ** info: there are 1928 modules.
[06/20 18:39:19     20s] ** info: there are 1009 stdCell insts.
[06/20 18:39:19     20s] 
[06/20 18:39:19     20s] *** Memory Usage v#1 (Current mem = 616.125M, initial mem = 167.637M) ***
[06/20 18:39:19     20s] *info: set bottom ioPad orient R0
[06/20 18:39:19     20s] Set Default Net Delay as 1000 ps.
[06/20 18:39:19     20s] Set Default Net Load as 0.5 pF. 
[06/20 18:39:19     20s] Set Default Input Pin Transition as 0.1 ps.
[06/20 18:39:19     20s] **WARN: analysis view bc_analysis_view not found, use default_view_setup
[06/20 18:39:19     20s] **WARN: analysis view wc_analysis_view not found, use default_view_setup
[06/20 18:39:19     20s] Extraction setup Started 
[06/20 18:39:19     20s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[06/20 18:39:19     20s] Reading Capacitance Table File /data/tsmc/65LP//dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//arm_tech/r2p0/cadence_captable/1p9m_6x2z/rcworst.captbl ...
[06/20 18:39:19     20s] Cap table was created using Encounter 08.10-s372_1.
[06/20 18:39:19     20s] Process name: cln65lp_1p09m+alrdl_rcworst.
[06/20 18:39:19     20s] Reading Capacitance Table File /data/tsmc/65LP//dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//arm_tech/r2p0/cadence_captable/1p9m_6x2z/rcbest.captbl ...
[06/20 18:39:19     20s] Cap table was created using Encounter 08.10-s372_1.
[06/20 18:39:19     20s] Process name: cln65lp_1p09m+alrdl_rcbest.
[06/20 18:39:19     20s] Importing multi-corner RC tables ... 
[06/20 18:39:19     20s] Summary of Active RC-Corners : 
[06/20 18:39:19     20s]  
[06/20 18:39:19     20s]  Analysis View: wc_analysis_view
[06/20 18:39:19     20s]     RC-Corner Name        : wc_rc_corner
[06/20 18:39:19     20s]     RC-Corner Index       : 0
[06/20 18:39:19     20s]     RC-Corner Temperature : 125 Celsius
[06/20 18:39:19     20s]     RC-Corner Cap Table   : '/data/tsmc/65LP//dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//arm_tech/r2p0/cadence_captable/1p9m_6x2z/rcworst.captbl'
[06/20 18:39:19     20s]     RC-Corner PreRoute Res Factor         : 1
[06/20 18:39:19     20s]     RC-Corner PreRoute Cap Factor         : 1
[06/20 18:39:19     20s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[06/20 18:39:19     20s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[06/20 18:39:19     20s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[06/20 18:39:19     20s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[06/20 18:39:19     20s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[06/20 18:39:19     20s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[06/20 18:39:19     20s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[06/20 18:39:19     20s]     RC-Corner Technology file: '/data/tsmc/65LP//pdk/Assura/lvs_rcx/qrcTechFile'
[06/20 18:39:19     20s]  
[06/20 18:39:19     20s]  Analysis View: bc_analysis_view
[06/20 18:39:19     20s]     RC-Corner Name        : bc_rc_corner
[06/20 18:39:19     20s]     RC-Corner Index       : 1
[06/20 18:39:19     20s]     RC-Corner Temperature : -40 Celsius
[06/20 18:39:19     20s]     RC-Corner Cap Table   : '/data/tsmc/65LP//dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//arm_tech/r2p0/cadence_captable/1p9m_6x2z/rcbest.captbl'
[06/20 18:39:19     20s]     RC-Corner PreRoute Res Factor         : 1
[06/20 18:39:19     20s]     RC-Corner PreRoute Cap Factor         : 1
[06/20 18:39:19     20s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[06/20 18:39:19     20s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[06/20 18:39:19     20s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[06/20 18:39:19     20s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[06/20 18:39:19     20s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[06/20 18:39:19     20s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[06/20 18:39:19     20s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[06/20 18:39:19     20s]     RC-Corner Technology file: '/data/tsmc/65LP//pdk/Assura/lvs_rcx/qrcTechFile'
[06/20 18:39:19     20s] Technology file '/data/tsmc/65LP//pdk/Assura/lvs_rcx/qrcTechFile' associated with first view 'wc_analysis_view' will be used as the primary corner for the multi-corner extraction.
[06/20 18:39:20     21s] The lower process node is set using setDesignMode and the technology file for tQuantus extraction specified. Therefore, the default value for PostRoute extraction mode's effortLevel(-effortLeveloption of the setExtractRCMode) changed from 'low' to 'medium'.
[06/20 18:39:20     21s] *Info: initialize multi-corner CTS.
[06/20 18:39:20     21s] Reading timing constraints file '../scm65.sdc' ...
[06/20 18:39:20     21s] Current (total cpu=0:00:21.2, real=0:00:51.0, peak res=790.2M, current mem=790.2M)
[06/20 18:39:20     21s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'MemoryLatch_reg*/Q*' (File ../scm65.sdc, Line 31).
[06/20 18:39:20     21s] 
[06/20 18:39:20     21s] **ERROR: (TCLCMD-917):	Cannot find 'pins' that match 'MemoryLatch_reg*/Q*' (File ../scm65.sdc, Line 31).

**ERROR: (TCLNL-305):	set_multicycle_path: empty list of pins passed (File ../scm65.sdc, Line 31).

**ERROR: (TCLCMD-1170):	Invalid path description specified for command set_multicycle_path (File ../scm65.sdc, Line 31).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'MemoryLatch_reg*/Q*' (File ../scm65.sdc, Line 32).
[06/20 18:39:20     21s] 
[06/20 18:39:20     21s] **ERROR: (TCLCMD-917):	Cannot find 'pins' that match 'MemoryLatch_reg*/Q*' (File ../scm65.sdc, Line 32).

**ERROR: (TCLNL-305):	set_multicycle_path: empty list of pins passed (File ../scm65.sdc, Line 32).

**ERROR: (TCLCMD-1170):	Invalid path description specified for command set_multicycle_path (File ../scm65.sdc, Line 32).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '*DGWClkLeftNet*' (File ../scm65.sdc, Line 50).
[06/20 18:39:20     21s] 
[06/20 18:39:20     21s] **ERROR: (TCLCMD-917):	Cannot find 'instances, nets, modules, or cells' that match '*DGWClkLeftNet*' (File ../scm65.sdc, Line 50).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '*DGWClkNetToBuff*' (File ../scm65.sdc, Line 50).
[06/20 18:39:20     21s] 
[06/20 18:39:20     21s] **ERROR: (TCLCMD-917):	Cannot find 'instances, nets, modules, or cells' that match '*DGWClkNetToBuff*' (File ../scm65.sdc, Line 50).

INFO (CTE): Reading of timing constraints file ../scm65.sdc completed, with 4 Warnings and 8 Errors.
[06/20 18:39:20     21s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=799.6M, current mem=799.6M)
[06/20 18:39:20     21s] Current (total cpu=0:00:21.2, real=0:00:51.0, peak res=799.6M, current mem=799.6M)
[06/20 18:39:20     21s] Creating Cell Server ...(0, 1, 1, 1)
[06/20 18:39:20     21s] Summary for sequential cells identification: 
[06/20 18:39:20     21s]   Identified SBFF number: 148
[06/20 18:39:20     21s]   Identified MBFF number: 0
[06/20 18:39:20     21s]   Identified SB Latch number: 0
[06/20 18:39:20     21s]   Identified MB Latch number: 0
[06/20 18:39:20     21s]   Not identified SBFF number: 0
[06/20 18:39:20     21s]   Not identified MBFF number: 0
[06/20 18:39:20     21s]   Not identified SB Latch number: 0
[06/20 18:39:20     21s]   Not identified MB Latch number: 0
[06/20 18:39:20     21s]   Number of sequential cells which are not FFs: 106
[06/20 18:39:20     21s] Total number of combinational cells: 687
[06/20 18:39:20     21s] Total number of sequential cells: 254
[06/20 18:39:20     21s] Total number of tristate cells: 9
[06/20 18:39:20     21s] Total number of level shifter cells: 0
[06/20 18:39:20     21s] Total number of power gating cells: 0
[06/20 18:39:20     21s] Total number of isolation cells: 0
[06/20 18:39:20     21s] Total number of power switch cells: 0
[06/20 18:39:20     21s] Total number of pulse generator cells: 0
[06/20 18:39:20     21s] Total number of always on buffers: 0
[06/20 18:39:20     21s] Total number of retention cells: 0
[06/20 18:39:20     21s] List of usable buffers: BUFH_X0P8M_A12TR BUFH_X0P7M_A12TR BUFH_X11M_A12TR BUFH_X13M_A12TR BUFH_X16M_A12TR BUFH_X1M_A12TR BUFH_X1P2M_A12TR BUFH_X1P7M_A12TR BUFH_X1P4M_A12TR BUFH_X2M_A12TR BUFH_X3M_A12TR BUFH_X2P5M_A12TR BUFH_X3P5M_A12TR BUFH_X4M_A12TR BUFH_X5M_A12TR BUFH_X6M_A12TR BUFH_X7P5M_A12TR BUFH_X9M_A12TR BUF_X0P7B_A12TR BUF_X0P7M_A12TR BUF_X0P8M_A12TR BUF_X0P8B_A12TR BUF_X11M_A12TR BUF_X11B_A12TR BUF_X13M_A12TR BUF_X13B_A12TR BUF_X16B_A12TR BUF_X16M_A12TR BUF_X1M_A12TR BUF_X1B_A12TR BUF_X1P2B_A12TR BUF_X1P2M_A12TR BUF_X1P4B_A12TR BUF_X1P4M_A12TR BUF_X1P7B_A12TR BUF_X1P7M_A12TR BUF_X2M_A12TR BUF_X2B_A12TR BUF_X2P5B_A12TR BUF_X2P5M_A12TR BUF_X3M_A12TR BUF_X3B_A12TR BUF_X3P5M_A12TR BUF_X3P5B_A12TR BUF_X4B_A12TR BUF_X4M_A12TR BUF_X5M_A12TR BUF_X5B_A12TR BUF_X6M_A12TR BUF_X6B_A12TR BUF_X7P5M_A12TR BUF_X7P5B_A12TR BUF_X9B_A12TR BUF_X9M_A12TR DLY2_X2M_A12TR DLY2_X4M_A12TR
[06/20 18:39:20     21s] Total number of usable buffers: 56
[06/20 18:39:20     21s] List of unusable buffers: FRICG_X0P5B_A12TR FRICG_X0P6B_A12TR FRICG_X0P8B_A12TR FRICG_X0P7B_A12TR FRICG_X11B_A12TR FRICG_X13B_A12TR FRICG_X16B_A12TR FRICG_X1B_A12TR FRICG_X1P2B_A12TR FRICG_X1P4B_A12TR FRICG_X2B_A12TR FRICG_X1P7B_A12TR FRICG_X3B_A12TR FRICG_X2P5B_A12TR FRICG_X4B_A12TR FRICG_X3P5B_A12TR FRICG_X5B_A12TR FRICG_X6B_A12TR FRICG_X7P5B_A12TR FRICG_X9B_A12TR
[06/20 18:39:20     21s] Total number of unusable buffers: 20
[06/20 18:39:20     21s] List of usable inverters: INV_X0P5B_A12TR INV_X0P5M_A12TR INV_X0P6B_A12TR INV_X0P6M_A12TR INV_X0P7B_A12TR INV_X0P7M_A12TR INV_X0P8M_A12TR INV_X0P8B_A12TR INV_X11M_A12TR INV_X11B_A12TR INV_X13M_A12TR INV_X13B_A12TR INV_X16B_A12TR INV_X16M_A12TR INV_X1M_A12TR INV_X1B_A12TR INV_X1P2B_A12TR INV_X1P2M_A12TR INV_X1P4B_A12TR INV_X1P4M_A12TR INV_X1P7B_A12TR INV_X1P7M_A12TR INV_X2M_A12TR INV_X2B_A12TR INV_X2P5B_A12TR INV_X2P5M_A12TR INV_X3M_A12TR INV_X3B_A12TR INV_X3P5B_A12TR INV_X3P5M_A12TR INV_X4M_A12TR INV_X4B_A12TR INV_X5M_A12TR INV_X5B_A12TR INV_X6M_A12TR INV_X6B_A12TR INV_X7P5M_A12TR INV_X7P5B_A12TR INV_X9M_A12TR INV_X9B_A12TR
[06/20 18:39:20     21s] Total number of usable inverters: 40
[06/20 18:39:20     21s] List of unusable inverters:
[06/20 18:39:20     21s] Total number of unusable inverters: 0
[06/20 18:39:20     21s] List of identified usable delay cells: DLY2_X1M_A12TR DLY2_X0P5M_A12TR DLY4_X0P5M_A12TR DLY4_X1M_A12TR DLY4_X2M_A12TR DLY4_X4M_A12TR
[06/20 18:39:20     21s] Total number of identified usable delay cells: 6
[06/20 18:39:20     21s] List of identified unusable delay cells:
[06/20 18:39:20     21s] Total number of identified unusable delay cells: 0
[06/20 18:39:20     21s] Creating Cell Server, finished. 
[06/20 18:39:20     21s] 
[06/20 18:39:20     21s] Deleting Cell Server ...
[06/20 18:39:20     21s] **WARN: (IMPSYC-2):	Timing information is not defined for cell WELLANTENNATIEPW2_A12TR; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[06/20 18:39:20     21s] Type 'man IMPSYC-2' for more detail.
[06/20 18:39:20     21s] 
[06/20 18:39:20     21s] *** Summary of all messages that are not suppressed in this session:
[06/20 18:39:20     21s] Severity  ID               Count  Summary                                  
[06/20 18:39:20     21s] WARNING   IMPSYC-2             1  Timing information is not defined for ce...
[06/20 18:39:20     21s] WARNING   TCLCMD-513           4  The software could not find a matching o...
[06/20 18:39:20     21s] ERROR     TCLCMD-917           4  Cannot find '%s' that match '%s'         
[06/20 18:39:20     21s] ERROR     TCLCMD-1170          2  Invalid path description specified for c...
[06/20 18:39:20     21s] ERROR     TCLNL-305            2  %s: empty list of pins passed            
[06/20 18:39:20     21s] *** Message Summary: 5 warning(s), 8 error(s)
[06/20 18:39:20     21s] 
[06/20 18:39:26     21s] <CMD> freeDesign
[06/20 18:39:26     21s] -process 90
[06/20 18:39:26     21s] Resetting process node dependent CCOpt properties.
[06/20 18:39:26     21s] Reset to color id 0 for MidGap_DGWCLK (MidGap_DGWCLK) and all their descendants.
[06/20 18:39:26     21s] Reset to color id 0 for bitslice_0 (bitslice) and all their descendants.
[06/20 18:39:26     21s] Reset to color id 0 for bitslice_1 (bitslice_odd) and all their descendants.
[06/20 18:39:26     21s] Reset to color id 0 for bitslice_10 (bitslice_SPC_1) and all their descendants.
[06/20 18:39:26     21s] Reset to color id 0 for bitslice_11 (bitslice_odd_SPC_1) and all their descendants.
[06/20 18:39:26     21s] Reset to color id 0 for bitslice_12 (bitslice_SPC_2) and all their descendants.
[06/20 18:39:26     21s] Reset to color id 0 for bitslice_13 (bitslice_odd_SPC_2) and all their descendants.
[06/20 18:39:26     21s] Reset to color id 0 for bitslice_14 (bitslice_SPC_3) and all their descendants.
[06/20 18:39:26     21s] Reset to color id 0 for bitslice_15 (bitslice_odd_SPC_3) and all their descendants.
[06/20 18:39:26     21s] Reset to color id 0 for bitslice_2 (bitslice_SPC_4) and all their descendants.
[06/20 18:39:26     21s] Reset to color id 0 for bitslice_3 (bitslice_odd_SPC_4) and all their descendants.
[06/20 18:39:26     21s] Reset to color id 0 for bitslice_4 (bitslice_SPC_5) and all their descendants.
[06/20 18:39:26     21s] Reset to color id 0 for bitslice_5 (bitslice_odd_SPC_5) and all their descendants.
[06/20 18:39:26     21s] Reset to color id 0 for bitslice_6 (bitslice_SPC_6) and all their descendants.
[06/20 18:39:26     21s] Reset to color id 0 for bitslice_7 (bitslice_odd_SPC_6) and all their descendants.
[06/20 18:39:26     21s] Reset to color id 0 for bitslice_8 (bitslice_SPC_7) and all their descendants.
[06/20 18:39:26     21s] Reset to color id 0 for bitslice_9 (bitslice_odd_SPC_7) and all their descendants.
[06/20 18:39:26     21s] Reset to color id 0 for read_decoder (row_decoder) and all their descendants.
[06/20 18:39:26     21s] Reset to color id 0 for rwlBuff_strip_0 (rwlBuff_strip) and all their descendants.
[06/20 18:39:26     21s] Reset to color id 0 for rwlBuff_strip_1 (rwlBuff_strip_SPC_1) and all their descendants.
[06/20 18:39:26     21s] Reset to color id 0 for rwlBuff_strip_2 (rwlBuff_strip_SPC_2) and all their descendants.
[06/20 18:39:26     21s] Reset to color id 0 for rwlBuff_strip_3 (rwlBuff_strip_SPC_3) and all their descendants.
[06/20 18:39:26     21s] Reset to color id 0 for welltap_strip_0 (welltap_strip) and all their descendants.
[06/20 18:39:26     21s] Reset to color id 0 for welltap_strip_1 (welltap_strip_SPC_1) and all their descendants.
[06/20 18:39:26     21s] Reset to color id 0 for welltap_strip_2 (welltap_strip_SPC_2) and all their descendants.
[06/20 18:39:26     21s] Reset to color id 0 for write_decoder (row_decoder_SPC_1) and all their descendants.
[06/20 18:39:26     21s] Free PSO.
[06/20 18:39:26     21s] Reset cap table.
[06/20 18:39:26     21s] Cleaning up the current multi-corner RC extraction setup.
[06/20 18:39:26     21s] Resetting process node dependent CCOpt properties.
[06/20 18:39:26     21s] **WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[06/20 18:39:27     21s] Set DBUPerIGU to 1000.
[06/20 18:39:27     21s] Set net toggle Scale Factor to 1.00
[06/20 18:39:27     21s] Set Shrink Factor to 1.00000
[06/20 18:39:27     21s] Set net toggle Scale Factor to 1.00
[06/20 18:39:27     21s] Set Shrink Factor to 1.00000
[06/20 18:39:27     21s] Set net toggle Scale Factor to 1.00
[06/20 18:39:27     21s] Set Shrink Factor to 1.00000
[06/20 18:39:27     21s] 
[06/20 18:39:27     21s] *** Memory Usage v#1 (Current mem = 590.344M, initial mem = 167.637M) ***
[06/20 18:39:27     21s] 
[06/20 18:39:27     21s] 
[06/20 18:39:27     21s] Info (SM2C): Status of key globals:
[06/20 18:39:27     21s] 	 MMMC-by-default flow     : 1
[06/20 18:39:27     21s] 	 Default MMMC objs envvar : 0
[06/20 18:39:27     21s] 	 Data portability         : 0
[06/20 18:39:27     21s] 	 MMMC PV Emulation        : 0
[06/20 18:39:27     21s] 	 MMMC debug               : 0
[06/20 18:39:27     21s] 	 Init_Design flow         : 1
[06/20 18:39:27     21s] 
[06/20 18:39:27     21s] 
[06/20 18:39:27     21s] 	 CTE SM2C global          : false
[06/20 18:39:27     21s] 	 Reporting view filter    : false
[06/20 18:39:29     21s] <CMD> init_design
[06/20 18:39:29     21s] **ERROR: (IMPIMEX-3):	There is no verilog netlist found in init_verilog. The variable is either not specified or specified incorrectly. Check the location of Verilog file in the global file.

[06/20 18:39:33     22s] <CMD> setDesignMode -process 65
[06/20 18:39:33     22s] Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[06/20 18:39:33     22s] 	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
[06/20 18:39:33     22s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[06/20 18:39:33     22s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[06/20 18:39:33     22s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[06/20 18:39:33     22s] Updating process node dependent CCOpt properties for the 65nm process node.
[06/20 18:39:33     22s] <CMD> setNanoRouteMode -quiet -routeWithViaInPin true
[06/20 18:39:33     22s] <CMD> set init_gnd_net gnd
[06/20 18:39:33     22s] <CMD> set init_pwr_net vdd
[06/20 18:39:33     22s] <CMD> set init_lef_file {/data/tsmc/65LP//dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//arm_tech/r2p0/lef/1p9m_6x2z/sc12_tech.lef /data/tsmc/65LP//dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc12_base_rvt/r0p0/lef/sc12_cln65lp_base_rvt.lef}
[06/20 18:39:33     22s] <CMD> set init_verilog ../../export/scm65.post_py.v
[06/20 18:39:33     22s] <CMD> set init_mmmc_file ../scm65.mmmc
[06/20 18:39:33     22s] <CMD> suppressMessage ENCLF-200
[06/20 18:39:33     22s] <CMD> suppressMessage TECHLIB-436
[06/20 18:39:33     22s] <CMD> suppressMessage TECHLIB-302
[06/20 18:39:33     22s] <CMD> suppressMessage ENCLF-58
[06/20 18:39:33     22s] <CMD> suppressMessage LEFPARS-2001
[06/20 18:39:33     22s] <CMD> suppressMessage ENCTS-282
[06/20 18:39:33     22s] <CMD> set init_design_uniquify 1
[06/20 18:39:34     22s] <CMD> init_design
[06/20 18:39:34     22s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/20 18:39:34     22s] #% Begin Load MMMC data ... (date=06/20 18:39:34, mem=599.9M)
[06/20 18:39:34     22s] #% End Load MMMC data ... (date=06/20 18:39:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=599.9M, current mem=599.9M)
[06/20 18:39:34     22s] 
[06/20 18:39:34     22s] Loading LEF file /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/arm_tech/r2p0/lef/1p9m_6x2z/sc12_tech.lef ...
[06/20 18:39:34     22s] 
[06/20 18:39:34     22s] Loading LEF file /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lef/sc12_cln65lp_base_rvt.lef ...
[06/20 18:39:34     22s] Set DBUPerIGU to M2 pitch 400.
[06/20 18:39:34     22s] 
[06/20 18:39:34     22s] viaInitial starts at Wed Jun 20 18:39:34 2018
viaInitial ends at Wed Jun 20 18:39:34 2018
Loading view definition file from ../scm65.mmmc
[06/20 18:39:34     22s] Reading wc_libset timing library '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib' ...
[06/20 18:39:36     24s] Read 950 cells in library 'sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c' 
[06/20 18:39:36     24s] Reading bc_libset timing library '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ff_typical_min_1p32v_m40c.lib' ...
[06/20 18:39:38     26s] Read 950 cells in library 'sc12_cln65lp_base_rvt_ff_typical_min_1p32v_m40c' 
[06/20 18:39:38     26s] *** End library_loading (cpu=0.06min, real=0.07min, mem=17.0M, fe_cpu=0.43min, fe_real=1.15min, fe_mem=610.4M) ***
[06/20 18:39:38     26s] #% Begin Load netlist data ... (date=06/20 18:39:38, mem=569.9M)
[06/20 18:39:38     26s] *** Begin netlist parsing (mem=610.4M) ***
[06/20 18:39:38     26s] Created 950 new cells from 2 timing libraries.
[06/20 18:39:38     26s] Reading netlist ...
[06/20 18:39:38     26s] Backslashed names will retain backslash and a trailing blank character.
[06/20 18:39:38     26s] Reading verilog netlist '../../export/scm65.post_py.v'
[06/20 18:39:38     26s] 
[06/20 18:39:38     26s] *** Memory Usage v#1 (Current mem = 610.445M, initial mem = 167.637M) ***
[06/20 18:39:38     26s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=610.4M) ***
[06/20 18:39:38     26s] #% End Load netlist data ... (date=06/20 18:39:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=595.4M, current mem=595.4M)
[06/20 18:39:38     26s] Ignoring unreferenced cell PreDecoder_4_16.
[06/20 18:39:38     26s] Ignoring unreferenced cell PreDecoder_3_8.
[06/20 18:39:38     26s] Warning: The top level cell is ambiguous.
[06/20 18:39:38     26s] Setting top level cell to be scm65.
[06/20 18:39:38     26s] Hooked 1900 DB cells to tlib cells.
[06/20 18:39:38     26s] Starting recursive module instantiation check.
[06/20 18:39:38     26s] No recursion found.
[06/20 18:39:38     26s] Building hierarchical netlist for Cell scm65 ...
[06/20 18:39:38     26s] *** Netlist is NOT unique.
[06/20 18:39:38     26s] ** info: there are 1928 modules.
[06/20 18:39:38     26s] ** info: there are 1009 stdCell insts.
[06/20 18:39:38     26s] 
[06/20 18:39:38     26s] *** Memory Usage v#1 (Current mem = 630.359M, initial mem = 167.637M) ***
[06/20 18:39:38     26s] *info: set bottom ioPad orient R0
[06/20 18:39:38     26s] Set Default Net Delay as 1000 ps.
[06/20 18:39:38     26s] Set Default Net Load as 0.5 pF. 
[06/20 18:39:38     26s] Set Default Input Pin Transition as 0.1 ps.
[06/20 18:39:39     26s] **WARN: analysis view bc_analysis_view not found, use default_view_setup
[06/20 18:39:39     26s] **WARN: analysis view wc_analysis_view not found, use default_view_setup
[06/20 18:39:39     26s] **WARN: analysis view bc_analysis_view not found, use default_view_setup
[06/20 18:39:39     26s] **WARN: analysis view wc_analysis_view not found, use default_view_setup
[06/20 18:39:39     26s] Extraction setup Started 
[06/20 18:39:39     26s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[06/20 18:39:39     26s] Reading Capacitance Table File /data/tsmc/65LP//dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//arm_tech/r2p0/cadence_captable/1p9m_6x2z/rcworst.captbl ...
[06/20 18:39:39     26s] Cap table was created using Encounter 08.10-s372_1.
[06/20 18:39:39     26s] Process name: cln65lp_1p09m+alrdl_rcworst.
[06/20 18:39:39     26s] Reading Capacitance Table File /data/tsmc/65LP//dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//arm_tech/r2p0/cadence_captable/1p9m_6x2z/rcbest.captbl ...
[06/20 18:39:39     26s] Cap table was created using Encounter 08.10-s372_1.
[06/20 18:39:39     26s] Process name: cln65lp_1p09m+alrdl_rcbest.
[06/20 18:39:39     26s] Importing multi-corner RC tables ... 
[06/20 18:39:39     26s] Summary of Active RC-Corners : 
[06/20 18:39:39     26s]  
[06/20 18:39:39     26s]  Analysis View: wc_analysis_view
[06/20 18:39:39     26s]     RC-Corner Name        : wc_rc_corner
[06/20 18:39:39     26s]     RC-Corner Index       : 0
[06/20 18:39:39     26s]     RC-Corner Temperature : 125 Celsius
[06/20 18:39:39     26s]     RC-Corner Cap Table   : '/data/tsmc/65LP//dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//arm_tech/r2p0/cadence_captable/1p9m_6x2z/rcworst.captbl'
[06/20 18:39:39     26s]     RC-Corner PreRoute Res Factor         : 1
[06/20 18:39:39     26s]     RC-Corner PreRoute Cap Factor         : 1
[06/20 18:39:39     26s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[06/20 18:39:39     26s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[06/20 18:39:39     26s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[06/20 18:39:39     26s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[06/20 18:39:39     26s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[06/20 18:39:39     26s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[06/20 18:39:39     26s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[06/20 18:39:39     26s]     RC-Corner Technology file: '/data/tsmc/65LP//pdk/Assura/lvs_rcx/qrcTechFile'
[06/20 18:39:39     26s]  
[06/20 18:39:39     26s]  Analysis View: bc_analysis_view
[06/20 18:39:39     26s]     RC-Corner Name        : bc_rc_corner
[06/20 18:39:39     26s]     RC-Corner Index       : 1
[06/20 18:39:39     26s]     RC-Corner Temperature : -40 Celsius
[06/20 18:39:39     26s]     RC-Corner Cap Table   : '/data/tsmc/65LP//dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//arm_tech/r2p0/cadence_captable/1p9m_6x2z/rcbest.captbl'
[06/20 18:39:39     26s]     RC-Corner PreRoute Res Factor         : 1
[06/20 18:39:39     26s]     RC-Corner PreRoute Cap Factor         : 1
[06/20 18:39:39     26s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[06/20 18:39:39     26s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[06/20 18:39:39     26s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[06/20 18:39:39     26s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[06/20 18:39:39     26s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[06/20 18:39:39     26s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[06/20 18:39:39     26s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[06/20 18:39:39     26s]     RC-Corner Technology file: '/data/tsmc/65LP//pdk/Assura/lvs_rcx/qrcTechFile'
[06/20 18:39:39     26s] Technology file '/data/tsmc/65LP//pdk/Assura/lvs_rcx/qrcTechFile' associated with first view 'wc_analysis_view' will be used as the primary corner for the multi-corner extraction.
[06/20 18:39:39     26s] The lower process node is set using setDesignMode and the technology file for tQuantus extraction specified. Therefore, the default value for PostRoute extraction mode's effortLevel(-effortLeveloption of the setExtractRCMode) changed from 'low' to 'medium'.
[06/20 18:39:39     26s] *Info: initialize multi-corner CTS.
[06/20 18:39:39     27s] Reading timing constraints file '../scm65.sdc' ...
[06/20 18:39:39     27s] Current (total cpu=0:00:27.1, real=0:01:10, peak res=809.4M, current mem=798.7M)
[06/20 18:39:39     27s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'MemoryLatch_reg*/Q*' (File ../scm65.sdc, Line 31).
[06/20 18:39:39     27s] 
[06/20 18:39:39     27s] **ERROR: (TCLCMD-917):	Cannot find 'pins' that match 'MemoryLatch_reg*/Q*' (File ../scm65.sdc, Line 31).

**ERROR: (TCLNL-305):	set_multicycle_path: empty list of pins passed (File ../scm65.sdc, Line 31).

**ERROR: (TCLCMD-1170):	Invalid path description specified for command set_multicycle_path (File ../scm65.sdc, Line 31).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'MemoryLatch_reg*/Q*' (File ../scm65.sdc, Line 32).
[06/20 18:39:39     27s] 
[06/20 18:39:39     27s] **ERROR: (TCLCMD-917):	Cannot find 'pins' that match 'MemoryLatch_reg*/Q*' (File ../scm65.sdc, Line 32).

**ERROR: (TCLNL-305):	set_multicycle_path: empty list of pins passed (File ../scm65.sdc, Line 32).

**ERROR: (TCLCMD-1170):	Invalid path description specified for command set_multicycle_path (File ../scm65.sdc, Line 32).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '*DGWClkLeftNet*' (File ../scm65.sdc, Line 50).
[06/20 18:39:39     27s] 
[06/20 18:39:39     27s] **ERROR: (TCLCMD-917):	Cannot find 'instances, nets, modules, or cells' that match '*DGWClkLeftNet*' (File ../scm65.sdc, Line 50).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '*DGWClkNetToBuff*' (File ../scm65.sdc, Line 50).
[06/20 18:39:39     27s] 
[06/20 18:39:39     27s] **ERROR: (TCLCMD-917):	Cannot find 'instances, nets, modules, or cells' that match '*DGWClkNetToBuff*' (File ../scm65.sdc, Line 50).

INFO (CTE): Reading of timing constraints file ../scm65.sdc completed, with 4 Warnings and 8 Errors.
[06/20 18:39:39     27s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=808.1M, current mem=808.1M)
[06/20 18:39:39     27s] Current (total cpu=0:00:27.1, real=0:01:10, peak res=809.4M, current mem=808.1M)
[06/20 18:39:39     27s] Creating Cell Server ...(0, 1, 1, 1)
[06/20 18:39:39     27s] Summary for sequential cells identification: 
[06/20 18:39:39     27s]   Identified SBFF number: 148
[06/20 18:39:39     27s]   Identified MBFF number: 0
[06/20 18:39:39     27s]   Identified SB Latch number: 0
[06/20 18:39:39     27s]   Identified MB Latch number: 0
[06/20 18:39:39     27s]   Not identified SBFF number: 0
[06/20 18:39:39     27s]   Not identified MBFF number: 0
[06/20 18:39:39     27s]   Not identified SB Latch number: 0
[06/20 18:39:39     27s]   Not identified MB Latch number: 0
[06/20 18:39:39     27s]   Number of sequential cells which are not FFs: 106
[06/20 18:39:39     27s] Total number of combinational cells: 687
[06/20 18:39:39     27s] Total number of sequential cells: 254
[06/20 18:39:39     27s] Total number of tristate cells: 9
[06/20 18:39:39     27s] Total number of level shifter cells: 0
[06/20 18:39:39     27s] Total number of power gating cells: 0
[06/20 18:39:39     27s] Total number of isolation cells: 0
[06/20 18:39:39     27s] Total number of power switch cells: 0
[06/20 18:39:39     27s] Total number of pulse generator cells: 0
[06/20 18:39:39     27s] Total number of always on buffers: 0
[06/20 18:39:39     27s] Total number of retention cells: 0
[06/20 18:39:39     27s] List of usable buffers: BUFH_X0P8M_A12TR BUFH_X0P7M_A12TR BUFH_X11M_A12TR BUFH_X13M_A12TR BUFH_X16M_A12TR BUFH_X1M_A12TR BUFH_X1P2M_A12TR BUFH_X1P7M_A12TR BUFH_X1P4M_A12TR BUFH_X2M_A12TR BUFH_X3M_A12TR BUFH_X2P5M_A12TR BUFH_X3P5M_A12TR BUFH_X4M_A12TR BUFH_X5M_A12TR BUFH_X6M_A12TR BUFH_X7P5M_A12TR BUFH_X9M_A12TR BUF_X0P7B_A12TR BUF_X0P7M_A12TR BUF_X0P8M_A12TR BUF_X0P8B_A12TR BUF_X11M_A12TR BUF_X11B_A12TR BUF_X13M_A12TR BUF_X13B_A12TR BUF_X16B_A12TR BUF_X16M_A12TR BUF_X1M_A12TR BUF_X1B_A12TR BUF_X1P2B_A12TR BUF_X1P2M_A12TR BUF_X1P4B_A12TR BUF_X1P4M_A12TR BUF_X1P7B_A12TR BUF_X1P7M_A12TR BUF_X2M_A12TR BUF_X2B_A12TR BUF_X2P5B_A12TR BUF_X2P5M_A12TR BUF_X3M_A12TR BUF_X3B_A12TR BUF_X3P5M_A12TR BUF_X3P5B_A12TR BUF_X4B_A12TR BUF_X4M_A12TR BUF_X5M_A12TR BUF_X5B_A12TR BUF_X6M_A12TR BUF_X6B_A12TR BUF_X7P5M_A12TR BUF_X7P5B_A12TR BUF_X9B_A12TR BUF_X9M_A12TR DLY2_X2M_A12TR DLY2_X4M_A12TR
[06/20 18:39:39     27s] Total number of usable buffers: 56
[06/20 18:39:39     27s] List of unusable buffers: FRICG_X0P5B_A12TR FRICG_X0P6B_A12TR FRICG_X0P8B_A12TR FRICG_X0P7B_A12TR FRICG_X11B_A12TR FRICG_X13B_A12TR FRICG_X16B_A12TR FRICG_X1B_A12TR FRICG_X1P2B_A12TR FRICG_X1P4B_A12TR FRICG_X2B_A12TR FRICG_X1P7B_A12TR FRICG_X3B_A12TR FRICG_X2P5B_A12TR FRICG_X4B_A12TR FRICG_X3P5B_A12TR FRICG_X5B_A12TR FRICG_X6B_A12TR FRICG_X7P5B_A12TR FRICG_X9B_A12TR
[06/20 18:39:39     27s] Total number of unusable buffers: 20
[06/20 18:39:39     27s] List of usable inverters: INV_X0P5B_A12TR INV_X0P5M_A12TR INV_X0P6B_A12TR INV_X0P6M_A12TR INV_X0P7B_A12TR INV_X0P7M_A12TR INV_X0P8M_A12TR INV_X0P8B_A12TR INV_X11M_A12TR INV_X11B_A12TR INV_X13M_A12TR INV_X13B_A12TR INV_X16B_A12TR INV_X16M_A12TR INV_X1M_A12TR INV_X1B_A12TR INV_X1P2B_A12TR INV_X1P2M_A12TR INV_X1P4B_A12TR INV_X1P4M_A12TR INV_X1P7B_A12TR INV_X1P7M_A12TR INV_X2M_A12TR INV_X2B_A12TR INV_X2P5B_A12TR INV_X2P5M_A12TR INV_X3M_A12TR INV_X3B_A12TR INV_X3P5B_A12TR INV_X3P5M_A12TR INV_X4M_A12TR INV_X4B_A12TR INV_X5M_A12TR INV_X5B_A12TR INV_X6M_A12TR INV_X6B_A12TR INV_X7P5M_A12TR INV_X7P5B_A12TR INV_X9M_A12TR INV_X9B_A12TR
[06/20 18:39:39     27s] Total number of usable inverters: 40
[06/20 18:39:39     27s] List of unusable inverters:
[06/20 18:39:39     27s] Total number of unusable inverters: 0
[06/20 18:39:39     27s] List of identified usable delay cells: DLY2_X1M_A12TR DLY2_X0P5M_A12TR DLY4_X0P5M_A12TR DLY4_X1M_A12TR DLY4_X2M_A12TR DLY4_X4M_A12TR
[06/20 18:39:39     27s] Total number of identified usable delay cells: 6
[06/20 18:39:39     27s] List of identified unusable delay cells:
[06/20 18:39:39     27s] Total number of identified unusable delay cells: 0
[06/20 18:39:39     27s] Creating Cell Server, finished. 
[06/20 18:39:39     27s] 
[06/20 18:39:39     27s] Deleting Cell Server ...
[06/20 18:39:39     27s] **WARN: (IMPSYC-2):	Timing information is not defined for cell WELLANTENNATIEPW2_A12TR; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[06/20 18:39:39     27s] Type 'man IMPSYC-2' for more detail.
[06/20 18:39:39     27s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/20 18:39:51     27s] **INFO(SUSPEND): The current script is stopped at 'suspend' command. Type 'resume' to continue.
[06/20 18:40:01     27s] <CMD> floorPlan -site sc12_cln65lp -adjustToSite -s 79.8 43.2 0 0 0 0
[06/20 18:40:01     27s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_14/MemoryLatch_reg_13 71.4 36.0
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_14/MemoryLatch_reg_11 71.4 31.2
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_14/MemoryLatch_reg_14 71.4 38.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_14/MemoryLatch_reg_2 71.4 9.6
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_14/MemoryLatch_reg_8 71.4 24.0
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_14/MemoryLatch_reg_3 71.4 12.0
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_14/MemoryLatch_reg_7 71.4 21.6
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_14/MemoryLatch_reg_5 71.4 16.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_14/MemoryLatch_reg_1 71.4 7.2
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_14/GDIN_reg 71.4 0.0 -placed
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_14/MemoryLatch_reg_9 71.4 26.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_14/MemoryLatch_reg_10 71.4 28.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_14/MemoryLatch_reg_12 71.4 33.6
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_14/MemoryLatch_reg_0 71.4 4.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_14/MemoryLatch_reg_4 71.4 14.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_14/MemoryLatch_reg_15 71.4 40.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_14/MemoryLatch_reg_6 71.4 19.2
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_14/read_mux/level_2_5 74.6 28.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_14/read_mux/level_2_4 74.6 24.0
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_14/read_mux/level_1_3 73.8 12.0
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_14/read_mux/level_1_0 73.8 4.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_14/read_mux/level_3_2 74.6 26.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_14/read_mux/level_3_0 74.6 7.2
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_14/read_mux/level_2_1 74.6 9.6
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_14/read_mux/level_3_3 74.6 36.0
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_14/read_mux/level_2_2 74.6 14.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_14/read_mux/level_4_0 74.6 12.0
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_14/read_mux/level_2_7 74.6 38.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_14/read_mux/level_2_0 74.6 4.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_14/read_mux/level_1_11 73.8 31.2
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_14/read_mux/level_1_15 73.8 40.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_14/read_mux/level_3_1 74.6 16.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_14/read_mux/level_2_3 74.6 19.2
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_14/read_mux/level_1_10 73.8 28.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_14/read_mux/level_1_13 73.8 36.0
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_14/read_mux/inv_out 74.6 40.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_14/read_mux/level_1_5 73.8 16.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_14/read_mux/level_1_7 73.8 21.6
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_14/read_mux/level_1_12 73.8 33.6
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_14/read_mux/level_1_9 73.8 26.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_14/read_mux/level_1_1 73.8 7.2
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_14/read_mux/level_1_4 73.8 14.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_14/read_mux/level_5_0 74.6 21.6
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_14/read_mux/level_1_8 73.8 24.0
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_14/read_mux/level_1_2 73.8 9.6
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_14/read_mux/level_1_6 73.8 19.2
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_14/read_mux/level_1_14 73.8 38.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_14/read_mux/level_4_1 74.6 31.2
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_14/read_mux/level_2_6 74.6 33.6
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_15/MemoryLatch_reg_0 75.4 4.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_15/MemoryLatch_reg_14 75.4 38.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_15/MemoryLatch_reg_2 75.4 9.6
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_15/MemoryLatch_reg_8 75.4 24.0
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_15/MemoryLatch_reg_3 75.4 12.0
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_15/MemoryLatch_reg_7 75.4 21.6
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_15/MemoryLatch_reg_6 75.4 19.2
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_15/MemoryLatch_reg_5 75.4 16.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_15/MemoryLatch_reg_1 75.4 7.2
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_15/MemoryLatch_reg_13 75.4 36.0
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_15/MemoryLatch_reg_9 75.4 26.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_15/MemoryLatch_reg_10 75.4 28.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_15/MemoryLatch_reg_12 75.4 33.6
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_15/GDIN_reg 75.0 2.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_15/MemoryLatch_reg_4 75.4 14.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_15/MemoryLatch_reg_15 75.4 40.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_15/MemoryLatch_reg_11 75.4 31.2
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_15/read_mux/level_2_5 78.6 28.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_15/read_mux/level_2_4 78.6 24.0
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_15/read_mux/level_1_3 77.8 12.0
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_15/read_mux/inv_out 78.6 40.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_15/read_mux/level_3_2 78.6 26.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_15/read_mux/level_1_0 77.8 4.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_15/read_mux/level_2_1 78.6 9.6
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_15/read_mux/level_1_2 77.8 9.6
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_15/read_mux/level_2_2 78.6 14.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_15/read_mux/level_1_9 77.8 26.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_15/read_mux/level_2_7 78.6 38.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_15/read_mux/level_2_0 78.6 4.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_15/read_mux/level_1_11 77.8 31.2
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_15/read_mux/level_1_13 77.8 36.0
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_15/read_mux/level_3_1 78.6 16.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_15/read_mux/level_2_3 78.6 19.2
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_15/read_mux/level_1_10 77.8 28.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_15/read_mux/level_1_15 77.8 40.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_15/read_mux/level_1_5 77.8 16.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_15/read_mux/level_1_7 77.8 21.6
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_15/read_mux/level_3_0 78.6 7.2
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_15/read_mux/level_4_0 78.6 12.0
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_15/read_mux/level_5_0 78.6 21.6
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_15/read_mux/level_1_1 77.8 7.2
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_15/read_mux/level_1_4 77.8 14.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_15/read_mux/level_1_12 77.8 33.6
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_15/read_mux/level_1_8 77.8 24.0
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_15/read_mux/level_3_3 78.6 36.0
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_15/read_mux/level_1_6 77.8 19.2
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_15/read_mux/level_1_14 77.8 38.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_15/read_mux/level_4_1 78.6 31.2
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_15/read_mux/level_2_6 78.6 33.6
[06/20 18:40:01     27s] <CMD> placeInstance welltap_strip_2/welltap_4 79.4 9.6
[06/20 18:40:01     27s] <CMD> placeInstance welltap_strip_2/welltap_0 79.4 0.0
[06/20 18:40:01     27s] <CMD> placeInstance welltap_strip_2/welltap_2 79.4 4.8
[06/20 18:40:01     27s] <CMD> placeInstance welltap_strip_2/welltap_7 79.4 16.8
[06/20 18:40:01     27s] <CMD> placeInstance welltap_strip_2/welltap_10 79.4 24.0
[06/20 18:40:01     27s] <CMD> placeInstance welltap_strip_2/welltap_13 79.4 31.2
[06/20 18:40:01     27s] <CMD> placeInstance welltap_strip_2/welltap_1 79.4 2.4
[06/20 18:40:01     27s] <CMD> placeInstance welltap_strip_2/welltap_16 79.4 38.4
[06/20 18:40:01     27s] <CMD> placeInstance welltap_strip_2/welltap_11 79.4 26.4
[06/20 18:40:01     27s] <CMD> placeInstance welltap_strip_2/welltap_9 79.4 21.6
[06/20 18:40:01     27s] <CMD> placeInstance welltap_strip_2/welltap_6 79.4 14.4
[06/20 18:40:01     27s] <CMD> placeInstance welltap_strip_2/welltap_12 79.4 28.8
[06/20 18:40:01     27s] <CMD> placeInstance welltap_strip_2/welltap_15 79.4 36.0
[06/20 18:40:01     27s] <CMD> placeInstance welltap_strip_2/welltap_5 79.4 12.0
[06/20 18:40:01     27s] <CMD> placeInstance welltap_strip_2/welltap_3 79.4 7.2
[06/20 18:40:01     27s] <CMD> placeInstance welltap_strip_2/welltap_14 79.4 33.6
[06/20 18:40:01     27s] <CMD> placeInstance welltap_strip_2/welltap_8 79.4 19.2
[06/20 18:40:01     27s] <CMD> placeInstance welltap_strip_2/welltap_17 79.4 40.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_12/MemoryLatch_reg_13 63.4 36.0
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_12/MemoryLatch_reg_11 63.4 31.2
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_12/MemoryLatch_reg_14 63.4 38.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_12/MemoryLatch_reg_2 63.4 9.6
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_12/MemoryLatch_reg_8 63.4 24.0
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_12/MemoryLatch_reg_3 63.4 12.0
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_12/MemoryLatch_reg_7 63.4 21.6
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_12/MemoryLatch_reg_5 63.4 16.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_12/MemoryLatch_reg_1 63.4 7.2
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_12/GDIN_reg 63.4 0.0 -placed
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_12/MemoryLatch_reg_9 63.4 26.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_12/MemoryLatch_reg_10 63.4 28.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_12/MemoryLatch_reg_12 63.4 33.6
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_12/MemoryLatch_reg_0 63.4 4.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_12/MemoryLatch_reg_4 63.4 14.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_12/MemoryLatch_reg_15 63.4 40.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_12/MemoryLatch_reg_6 63.4 19.2
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_12/read_mux/level_2_5 66.6 28.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_12/read_mux/level_2_4 66.6 24.0
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_12/read_mux/level_1_3 65.8 12.0
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_12/read_mux/level_1_0 65.8 4.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_12/read_mux/level_3_2 66.6 26.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_12/read_mux/level_3_0 66.6 7.2
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_12/read_mux/level_2_1 66.6 9.6
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_12/read_mux/level_3_3 66.6 36.0
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_12/read_mux/level_2_2 66.6 14.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_12/read_mux/level_4_0 66.6 12.0
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_12/read_mux/level_2_7 66.6 38.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_12/read_mux/level_2_0 66.6 4.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_12/read_mux/level_1_11 65.8 31.2
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_12/read_mux/level_1_15 65.8 40.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_12/read_mux/level_3_1 66.6 16.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_12/read_mux/level_2_3 66.6 19.2
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_12/read_mux/level_1_10 65.8 28.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_12/read_mux/level_1_13 65.8 36.0
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_12/read_mux/inv_out 66.6 40.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_12/read_mux/level_1_5 65.8 16.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_12/read_mux/level_1_7 65.8 21.6
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_12/read_mux/level_1_12 65.8 33.6
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_12/read_mux/level_1_9 65.8 26.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_12/read_mux/level_1_1 65.8 7.2
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_12/read_mux/level_1_4 65.8 14.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_12/read_mux/level_5_0 66.6 21.6
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_12/read_mux/level_1_8 65.8 24.0
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_12/read_mux/level_1_2 65.8 9.6
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_12/read_mux/level_1_6 65.8 19.2
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_12/read_mux/level_1_14 65.8 38.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_12/read_mux/level_4_1 66.6 31.2
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_12/read_mux/level_2_6 66.6 33.6
[06/20 18:40:01     27s] <CMD> placeInstance rwlBuff_strip_1/rwlBuff_2 34.0 9.6
[06/20 18:40:01     27s] <CMD> placeInstance rwlBuff_strip_1/rwlBuff_11 34.0 31.2
[06/20 18:40:01     27s] <CMD> placeInstance rwlBuff_strip_1/rwlBuff_6 34.0 19.2
[06/20 18:40:01     27s] <CMD> placeInstance rwlBuff_strip_1/rwlBuff_5 34.0 16.8
[06/20 18:40:01     27s] <CMD> placeInstance rwlBuff_strip_1/rwlBuff_3 34.0 12.0
[06/20 18:40:01     27s] <CMD> placeInstance rwlBuff_strip_1/rwlBuff_14 34.0 38.4
[06/20 18:40:01     27s] <CMD> placeInstance rwlBuff_strip_1/rwlBuff_0 34.0 4.8
[06/20 18:40:01     27s] <CMD> placeInstance rwlBuff_strip_1/rwlBuff_8 34.0 24.0
[06/20 18:40:01     27s] <CMD> placeInstance rwlBuff_strip_1/rwlBuff_13 34.0 36.0
[06/20 18:40:01     27s] <CMD> placeInstance rwlBuff_strip_1/rwlBuff_12 34.0 33.6
[06/20 18:40:01     27s] <CMD> placeInstance rwlBuff_strip_1/rwlBuff_7 34.0 21.6
[06/20 18:40:01     27s] <CMD> placeInstance rwlBuff_strip_1/rwlBuff_10 34.0 28.8
[06/20 18:40:01     27s] <CMD> placeInstance rwlBuff_strip_1/rwlBuff_1 34.0 7.2
[06/20 18:40:01     27s] <CMD> placeInstance rwlBuff_strip_1/rwlBuff_15 34.0 40.8
[06/20 18:40:01     27s] <CMD> placeInstance rwlBuff_strip_1/rwlBuff_4 34.0 14.4
[06/20 18:40:01     27s] <CMD> placeInstance rwlBuff_strip_1/rwlBuff_9 34.0 26.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_4/MemoryLatch_reg_13 18.0 36.0
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_4/MemoryLatch_reg_11 18.0 31.2
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_4/MemoryLatch_reg_14 18.0 38.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_4/MemoryLatch_reg_2 18.0 9.6
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_4/MemoryLatch_reg_8 18.0 24.0
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_4/MemoryLatch_reg_3 18.0 12.0
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_4/MemoryLatch_reg_7 18.0 21.6
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_4/MemoryLatch_reg_5 18.0 16.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_4/MemoryLatch_reg_1 18.0 7.2
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_4/GDIN_reg 18.0 0.0 -placed
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_4/MemoryLatch_reg_9 18.0 26.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_4/MemoryLatch_reg_10 18.0 28.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_4/MemoryLatch_reg_12 18.0 33.6
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_4/MemoryLatch_reg_0 18.0 4.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_4/MemoryLatch_reg_4 18.0 14.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_4/MemoryLatch_reg_15 18.0 40.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_4/MemoryLatch_reg_6 18.0 19.2
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_4/read_mux/level_2_5 21.2 28.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_4/read_mux/level_2_4 21.2 24.0
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_4/read_mux/level_1_3 20.4 12.0
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_4/read_mux/level_1_0 20.4 4.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_4/read_mux/level_3_2 21.2 26.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_4/read_mux/level_3_0 21.2 7.2
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_4/read_mux/level_2_1 21.2 9.6
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_4/read_mux/level_3_3 21.2 36.0
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_4/read_mux/level_2_2 21.2 14.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_4/read_mux/level_4_0 21.2 12.0
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_4/read_mux/level_2_7 21.2 38.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_4/read_mux/level_2_0 21.2 4.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_4/read_mux/level_1_11 20.4 31.2
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_4/read_mux/level_1_15 20.4 40.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_4/read_mux/level_3_1 21.2 16.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_4/read_mux/level_2_3 21.2 19.2
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_4/read_mux/level_1_10 20.4 28.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_4/read_mux/level_1_13 20.4 36.0
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_4/read_mux/inv_out 21.2 40.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_4/read_mux/level_1_5 20.4 16.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_4/read_mux/level_1_7 20.4 21.6
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_4/read_mux/level_1_12 20.4 33.6
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_4/read_mux/level_1_9 20.4 26.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_4/read_mux/level_1_1 20.4 7.2
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_4/read_mux/level_1_4 20.4 14.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_4/read_mux/level_5_0 21.2 21.6
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_4/read_mux/level_1_8 20.4 24.0
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_4/read_mux/level_1_2 20.4 9.6
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_4/read_mux/level_1_6 20.4 19.2
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_4/read_mux/level_1_14 20.4 38.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_4/read_mux/level_4_1 21.2 31.2
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_4/read_mux/level_2_6 21.2 33.6
[06/20 18:40:01     27s] <CMD> placeInstance write_decoder/PostDec_05 43.0 14.4
[06/20 18:40:01     27s] <CMD> placeInstance write_decoder/PostDec_01 43.0 4.8
[06/20 18:40:01     27s] <CMD> placeInstance write_decoder/PostDec_09 43.0 24.0
[06/20 18:40:01     27s] <CMD> placeInstance write_decoder/PostDec_13 43.0 33.6
[06/20 18:40:01     27s] <CMD> placeInstance write_decoder/PostDec_10 43.0 26.4
[06/20 18:40:01     27s] <CMD> placeInstance write_decoder/PreDec_1/NAND2_3 46.2 2.4 -placed
[06/20 18:40:01     27s] <CMD> placeInstance write_decoder/PreDec_1/NAND2_1 43.8 2.4 -placed
[06/20 18:40:01     27s] <CMD> placeInstance write_decoder/PreDec_1/NAND2_0 42.6 2.4 -placed
[06/20 18:40:01     27s] <CMD> placeInstance write_decoder/PreDec_1/in_1_not 42.0 2.4 -placed
[06/20 18:40:01     27s] <CMD> placeInstance write_decoder/PreDec_1/NAND2_2 45.0 2.4 -placed
[06/20 18:40:01     27s] <CMD> placeInstance write_decoder/PreDec_1/in_0_not 41.4 2.4 -placed
[06/20 18:40:01     27s] <CMD> placeInstance write_decoder/PostDec_02 43.0 7.2
[06/20 18:40:01     27s] <CMD> placeInstance write_decoder/PostDec_12 43.0 31.2
[06/20 18:40:01     27s] <CMD> placeInstance write_decoder/PostDec_04 43.0 12.0
[06/20 18:40:01     27s] <CMD> placeInstance write_decoder/PreDec_0/NAND2_3 46.2 0.0 -placed
[06/20 18:40:01     27s] <CMD> placeInstance write_decoder/PreDec_0/NAND2_1 43.8 0.0 -placed
[06/20 18:40:01     27s] <CMD> placeInstance write_decoder/PreDec_0/NAND2_0 42.6 0.0 -placed
[06/20 18:40:01     27s] <CMD> placeInstance write_decoder/PreDec_0/in_1_not 42.0 0.0 -placed
[06/20 18:40:01     27s] <CMD> placeInstance write_decoder/PreDec_0/NAND2_2 45.0 0.0 -placed
[06/20 18:40:01     27s] <CMD> placeInstance write_decoder/PreDec_0/in_0_not 41.4 0.0 -placed
[06/20 18:40:01     27s] <CMD> placeInstance write_decoder/PostDec_06 43.0 16.8
[06/20 18:40:01     27s] <CMD> placeInstance write_decoder/PostDec_11 43.0 28.8
[06/20 18:40:01     27s] <CMD> placeInstance write_decoder/PostDec_15 43.0 38.4
[06/20 18:40:01     27s] <CMD> placeInstance write_decoder/PostDec_14 43.0 36.0
[06/20 18:40:01     27s] <CMD> placeInstance write_decoder/PostDec_00 43.0 2.4
[06/20 18:40:01     27s] <CMD> placeInstance write_decoder/PostDec_03 43.0 9.6
[06/20 18:40:01     27s] <CMD> placeInstance write_decoder/PostDec_08 43.0 21.6
[06/20 18:40:01     27s] <CMD> placeInstance write_decoder/PostDec_07 43.0 19.2
[06/20 18:40:01     27s] <CMD> placeInstance rwlBuff_strip_0/rwlBuff_2 16.4 9.6
[06/20 18:40:01     27s] <CMD> placeInstance rwlBuff_strip_0/rwlBuff_11 16.4 31.2
[06/20 18:40:01     27s] <CMD> placeInstance rwlBuff_strip_0/rwlBuff_6 16.4 19.2
[06/20 18:40:01     27s] <CMD> placeInstance rwlBuff_strip_0/rwlBuff_5 16.4 16.8
[06/20 18:40:01     27s] <CMD> placeInstance rwlBuff_strip_0/rwlBuff_3 16.4 12.0
[06/20 18:40:01     27s] <CMD> placeInstance rwlBuff_strip_0/rwlBuff_14 16.4 38.4
[06/20 18:40:01     27s] <CMD> placeInstance rwlBuff_strip_0/rwlBuff_0 16.4 4.8
[06/20 18:40:01     27s] <CMD> placeInstance rwlBuff_strip_0/rwlBuff_8 16.4 24.0
[06/20 18:40:01     27s] <CMD> placeInstance rwlBuff_strip_0/rwlBuff_13 16.4 36.0
[06/20 18:40:01     27s] <CMD> placeInstance rwlBuff_strip_0/rwlBuff_12 16.4 33.6
[06/20 18:40:01     27s] <CMD> placeInstance rwlBuff_strip_0/rwlBuff_7 16.4 21.6
[06/20 18:40:01     27s] <CMD> placeInstance rwlBuff_strip_0/rwlBuff_10 16.4 28.8
[06/20 18:40:01     27s] <CMD> placeInstance rwlBuff_strip_0/rwlBuff_1 16.4 7.2
[06/20 18:40:01     27s] <CMD> placeInstance rwlBuff_strip_0/rwlBuff_15 16.4 40.8
[06/20 18:40:01     27s] <CMD> placeInstance rwlBuff_strip_0/rwlBuff_4 16.4 14.4
[06/20 18:40:01     27s] <CMD> placeInstance rwlBuff_strip_0/rwlBuff_9 16.4 26.4
[06/20 18:40:01     27s] <CMD> placeInstance welltap_strip_1/welltap_4 49.4 9.6
[06/20 18:40:01     27s] <CMD> placeInstance welltap_strip_1/welltap_0 49.4 0.0
[06/20 18:40:01     27s] <CMD> placeInstance welltap_strip_1/welltap_2 49.4 4.8
[06/20 18:40:01     27s] <CMD> placeInstance welltap_strip_1/welltap_7 49.4 16.8
[06/20 18:40:01     27s] <CMD> placeInstance welltap_strip_1/welltap_10 49.4 24.0
[06/20 18:40:01     27s] <CMD> placeInstance welltap_strip_1/welltap_13 49.4 31.2
[06/20 18:40:01     27s] <CMD> placeInstance welltap_strip_1/welltap_1 49.4 2.4
[06/20 18:40:01     27s] <CMD> placeInstance welltap_strip_1/welltap_16 49.4 38.4
[06/20 18:40:01     27s] <CMD> placeInstance welltap_strip_1/welltap_11 49.4 26.4
[06/20 18:40:01     27s] <CMD> placeInstance welltap_strip_1/welltap_9 49.4 21.6
[06/20 18:40:01     27s] <CMD> placeInstance welltap_strip_1/welltap_6 49.4 14.4
[06/20 18:40:01     27s] <CMD> placeInstance welltap_strip_1/welltap_12 49.4 28.8
[06/20 18:40:01     27s] <CMD> placeInstance welltap_strip_1/welltap_15 49.4 36.0
[06/20 18:40:01     27s] <CMD> placeInstance welltap_strip_1/welltap_5 49.4 12.0
[06/20 18:40:01     27s] <CMD> placeInstance welltap_strip_1/welltap_3 49.4 7.2
[06/20 18:40:01     27s] <CMD> placeInstance welltap_strip_1/welltap_14 49.4 33.6
[06/20 18:40:01     27s] <CMD> placeInstance welltap_strip_1/welltap_8 49.4 19.2
[06/20 18:40:01     27s] <CMD> placeInstance welltap_strip_1/welltap_17 49.4 40.8
[06/20 18:40:01     27s] <CMD> placeInstance welltap_strip_0/welltap_4 0.0 9.6
[06/20 18:40:01     27s] <CMD> placeInstance welltap_strip_0/welltap_0 0.0 0.0
[06/20 18:40:01     27s] <CMD> placeInstance welltap_strip_0/welltap_2 0.0 4.8
[06/20 18:40:01     27s] <CMD> placeInstance welltap_strip_0/welltap_7 0.0 16.8
[06/20 18:40:01     27s] <CMD> placeInstance welltap_strip_0/welltap_10 0.0 24.0
[06/20 18:40:01     27s] <CMD> placeInstance welltap_strip_0/welltap_13 0.0 31.2
[06/20 18:40:01     27s] <CMD> placeInstance welltap_strip_0/welltap_1 0.0 2.4
[06/20 18:40:01     27s] <CMD> placeInstance welltap_strip_0/welltap_16 0.0 38.4
[06/20 18:40:01     27s] <CMD> placeInstance welltap_strip_0/welltap_11 0.0 26.4
[06/20 18:40:01     27s] <CMD> placeInstance welltap_strip_0/welltap_9 0.0 21.6
[06/20 18:40:01     27s] <CMD> placeInstance welltap_strip_0/welltap_6 0.0 14.4
[06/20 18:40:01     27s] <CMD> placeInstance welltap_strip_0/welltap_12 0.0 28.8
[06/20 18:40:01     27s] <CMD> placeInstance welltap_strip_0/welltap_15 0.0 36.0
[06/20 18:40:01     27s] <CMD> placeInstance welltap_strip_0/welltap_5 0.0 12.0
[06/20 18:40:01     27s] <CMD> placeInstance welltap_strip_0/welltap_3 0.0 7.2
[06/20 18:40:01     27s] <CMD> placeInstance welltap_strip_0/welltap_14 0.0 33.6
[06/20 18:40:01     27s] <CMD> placeInstance welltap_strip_0/welltap_8 0.0 19.2
[06/20 18:40:01     27s] <CMD> placeInstance welltap_strip_0/welltap_17 0.0 40.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_10/MemoryLatch_reg_13 53.8 36.0
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_10/MemoryLatch_reg_11 53.8 31.2
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_10/MemoryLatch_reg_14 53.8 38.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_10/MemoryLatch_reg_2 53.8 9.6
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_10/MemoryLatch_reg_8 53.8 24.0
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_10/MemoryLatch_reg_3 53.8 12.0
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_10/MemoryLatch_reg_7 53.8 21.6
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_10/MemoryLatch_reg_5 53.8 16.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_10/MemoryLatch_reg_1 53.8 7.2
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_10/GDIN_reg 53.8 0.0 -placed
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_10/MemoryLatch_reg_9 53.8 26.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_10/MemoryLatch_reg_10 53.8 28.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_10/MemoryLatch_reg_12 53.8 33.6
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_10/MemoryLatch_reg_0 53.8 4.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_10/MemoryLatch_reg_4 53.8 14.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_10/MemoryLatch_reg_15 53.8 40.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_10/MemoryLatch_reg_6 53.8 19.2
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_10/read_mux/level_2_5 57.0 28.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_10/read_mux/level_2_4 57.0 24.0
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_10/read_mux/level_1_3 56.2 12.0
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_10/read_mux/level_1_0 56.2 4.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_10/read_mux/level_3_2 57.0 26.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_10/read_mux/level_3_0 57.0 7.2
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_10/read_mux/level_2_1 57.0 9.6
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_10/read_mux/level_3_3 57.0 36.0
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_10/read_mux/level_2_2 57.0 14.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_10/read_mux/level_4_0 57.0 12.0
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_10/read_mux/level_2_7 57.0 38.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_10/read_mux/level_2_0 57.0 4.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_10/read_mux/level_1_11 56.2 31.2
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_10/read_mux/level_1_15 56.2 40.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_10/read_mux/level_3_1 57.0 16.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_10/read_mux/level_2_3 57.0 19.2
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_10/read_mux/level_1_10 56.2 28.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_10/read_mux/level_1_13 56.2 36.0
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_10/read_mux/inv_out 57.0 40.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_10/read_mux/level_1_5 56.2 16.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_10/read_mux/level_1_7 56.2 21.6
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_10/read_mux/level_1_12 56.2 33.6
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_10/read_mux/level_1_9 56.2 26.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_10/read_mux/level_1_1 56.2 7.2
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_10/read_mux/level_1_4 56.2 14.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_10/read_mux/level_5_0 57.0 21.6
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_10/read_mux/level_1_8 56.2 24.0
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_10/read_mux/level_1_2 56.2 9.6
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_10/read_mux/level_1_6 56.2 19.2
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_10/read_mux/level_1_14 56.2 38.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_10/read_mux/level_4_1 57.0 31.2
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_10/read_mux/level_2_6 57.0 33.6
[06/20 18:40:01     27s] <CMD> placeInstance GWCLK_gate 38.0 2.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_2/MemoryLatch_reg_13 8.4 36.0
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_2/MemoryLatch_reg_11 8.4 31.2
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_2/MemoryLatch_reg_14 8.4 38.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_2/MemoryLatch_reg_2 8.4 9.6
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_2/MemoryLatch_reg_8 8.4 24.0
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_2/MemoryLatch_reg_3 8.4 12.0
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_2/MemoryLatch_reg_7 8.4 21.6
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_2/MemoryLatch_reg_5 8.4 16.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_2/MemoryLatch_reg_1 8.4 7.2
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_2/GDIN_reg 8.4 0.0 -placed
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_2/MemoryLatch_reg_9 8.4 26.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_2/MemoryLatch_reg_10 8.4 28.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_2/MemoryLatch_reg_12 8.4 33.6
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_2/MemoryLatch_reg_0 8.4 4.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_2/MemoryLatch_reg_4 8.4 14.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_2/MemoryLatch_reg_15 8.4 40.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_2/MemoryLatch_reg_6 8.4 19.2
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_2/read_mux/level_2_5 11.6 28.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_2/read_mux/level_2_4 11.6 24.0
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_2/read_mux/level_1_3 10.8 12.0
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_2/read_mux/level_1_0 10.8 4.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_2/read_mux/level_3_2 11.6 26.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_2/read_mux/level_3_0 11.6 7.2
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_2/read_mux/level_2_1 11.6 9.6
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_2/read_mux/level_3_3 11.6 36.0
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_2/read_mux/level_2_2 11.6 14.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_2/read_mux/level_4_0 11.6 12.0
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_2/read_mux/level_2_7 11.6 38.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_2/read_mux/level_2_0 11.6 4.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_2/read_mux/level_1_11 10.8 31.2
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_2/read_mux/level_1_15 10.8 40.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_2/read_mux/level_3_1 11.6 16.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_2/read_mux/level_2_3 11.6 19.2
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_2/read_mux/level_1_10 10.8 28.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_2/read_mux/level_1_13 10.8 36.0
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_2/read_mux/inv_out 11.6 40.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_2/read_mux/level_1_5 10.8 16.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_2/read_mux/level_1_7 10.8 21.6
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_2/read_mux/level_1_12 10.8 33.6
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_2/read_mux/level_1_9 10.8 26.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_2/read_mux/level_1_1 10.8 7.2
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_2/read_mux/level_1_4 10.8 14.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_2/read_mux/level_5_0 11.6 21.6
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_2/read_mux/level_1_8 10.8 24.0
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_2/read_mux/level_1_2 10.8 9.6
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_2/read_mux/level_1_6 10.8 19.2
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_2/read_mux/level_1_14 10.8 38.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_2/read_mux/level_4_1 11.6 31.2
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_2/read_mux/level_2_6 11.6 33.6
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_3/MemoryLatch_reg_0 12.4 4.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_3/MemoryLatch_reg_14 12.4 38.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_3/MemoryLatch_reg_2 12.4 9.6
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_3/MemoryLatch_reg_8 12.4 24.0
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_3/MemoryLatch_reg_3 12.4 12.0
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_3/MemoryLatch_reg_7 12.4 21.6
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_3/MemoryLatch_reg_6 12.4 19.2
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_3/MemoryLatch_reg_5 12.4 16.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_3/MemoryLatch_reg_1 12.4 7.2
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_3/MemoryLatch_reg_13 12.4 36.0
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_3/MemoryLatch_reg_9 12.4 26.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_3/MemoryLatch_reg_10 12.4 28.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_3/MemoryLatch_reg_12 12.4 33.6
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_3/GDIN_reg 12.0 2.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_3/MemoryLatch_reg_4 12.4 14.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_3/MemoryLatch_reg_15 12.4 40.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_3/MemoryLatch_reg_11 12.4 31.2
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_3/read_mux/level_2_5 15.6 28.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_3/read_mux/level_2_4 15.6 24.0
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_3/read_mux/level_1_3 14.8 12.0
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_3/read_mux/inv_out 15.6 40.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_3/read_mux/level_3_2 15.6 26.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_3/read_mux/level_1_0 14.8 4.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_3/read_mux/level_2_1 15.6 9.6
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_3/read_mux/level_1_2 14.8 9.6
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_3/read_mux/level_2_2 15.6 14.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_3/read_mux/level_1_9 14.8 26.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_3/read_mux/level_2_7 15.6 38.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_3/read_mux/level_2_0 15.6 4.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_3/read_mux/level_1_11 14.8 31.2
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_3/read_mux/level_1_13 14.8 36.0
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_3/read_mux/level_3_1 15.6 16.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_3/read_mux/level_2_3 15.6 19.2
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_3/read_mux/level_1_10 14.8 28.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_3/read_mux/level_1_15 14.8 40.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_3/read_mux/level_1_5 14.8 16.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_3/read_mux/level_1_7 14.8 21.6
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_3/read_mux/level_3_0 15.6 7.2
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_3/read_mux/level_4_0 15.6 12.0
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_3/read_mux/level_5_0 15.6 21.6
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_3/read_mux/level_1_1 14.8 7.2
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_3/read_mux/level_1_4 14.8 14.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_3/read_mux/level_1_12 14.8 33.6
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_3/read_mux/level_1_8 14.8 24.0
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_3/read_mux/level_3_3 15.6 36.0
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_3/read_mux/level_1_6 14.8 19.2
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_3/read_mux/level_1_14 14.8 38.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_3/read_mux/level_4_1 15.6 31.2
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_3/read_mux/level_2_6 15.6 33.6
[06/20 18:40:01     27s] <CMD> placeInstance rwlBuff_strip_2/rwlBuff_2 43.8 9.6
[06/20 18:40:01     27s] <CMD> placeInstance rwlBuff_strip_2/rwlBuff_11 43.8 31.2
[06/20 18:40:01     27s] <CMD> placeInstance rwlBuff_strip_2/rwlBuff_6 43.8 19.2
[06/20 18:40:01     27s] <CMD> placeInstance rwlBuff_strip_2/rwlBuff_5 43.8 16.8
[06/20 18:40:01     27s] <CMD> placeInstance rwlBuff_strip_2/rwlBuff_3 43.8 12.0
[06/20 18:40:01     27s] <CMD> placeInstance rwlBuff_strip_2/rwlBuff_14 43.8 38.4
[06/20 18:40:01     27s] <CMD> placeInstance rwlBuff_strip_2/rwlBuff_0 43.8 4.8
[06/20 18:40:01     27s] <CMD> placeInstance rwlBuff_strip_2/rwlBuff_8 43.8 24.0
[06/20 18:40:01     27s] <CMD> placeInstance rwlBuff_strip_2/rwlBuff_13 43.8 36.0
[06/20 18:40:01     27s] <CMD> placeInstance rwlBuff_strip_2/rwlBuff_12 43.8 33.6
[06/20 18:40:01     27s] <CMD> placeInstance rwlBuff_strip_2/rwlBuff_7 43.8 21.6
[06/20 18:40:01     27s] <CMD> placeInstance rwlBuff_strip_2/rwlBuff_10 43.8 28.8
[06/20 18:40:01     27s] <CMD> placeInstance rwlBuff_strip_2/rwlBuff_1 43.8 7.2
[06/20 18:40:01     27s] <CMD> placeInstance rwlBuff_strip_2/rwlBuff_15 43.8 40.8
[06/20 18:40:01     27s] <CMD> placeInstance rwlBuff_strip_2/rwlBuff_4 43.8 14.4
[06/20 18:40:01     27s] <CMD> placeInstance rwlBuff_strip_2/rwlBuff_9 43.8 26.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_7/MemoryLatch_reg_0 30.0 4.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_7/MemoryLatch_reg_14 30.0 38.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_7/MemoryLatch_reg_2 30.0 9.6
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_7/MemoryLatch_reg_8 30.0 24.0
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_7/MemoryLatch_reg_3 30.0 12.0
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_7/MemoryLatch_reg_7 30.0 21.6
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_7/MemoryLatch_reg_6 30.0 19.2
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_7/MemoryLatch_reg_5 30.0 16.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_7/MemoryLatch_reg_1 30.0 7.2
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_7/MemoryLatch_reg_13 30.0 36.0
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_7/MemoryLatch_reg_9 30.0 26.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_7/MemoryLatch_reg_10 30.0 28.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_7/MemoryLatch_reg_12 30.0 33.6
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_7/GDIN_reg 29.6 2.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_7/MemoryLatch_reg_4 30.0 14.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_7/MemoryLatch_reg_15 30.0 40.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_7/MemoryLatch_reg_11 30.0 31.2
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_7/read_mux/level_2_5 33.2 28.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_7/read_mux/level_2_4 33.2 24.0
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_7/read_mux/level_1_3 32.4 12.0
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_7/read_mux/inv_out 33.2 40.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_7/read_mux/level_3_2 33.2 26.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_7/read_mux/level_1_0 32.4 4.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_7/read_mux/level_2_1 33.2 9.6
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_7/read_mux/level_1_2 32.4 9.6
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_7/read_mux/level_2_2 33.2 14.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_7/read_mux/level_1_9 32.4 26.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_7/read_mux/level_2_7 33.2 38.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_7/read_mux/level_2_0 33.2 4.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_7/read_mux/level_1_11 32.4 31.2
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_7/read_mux/level_1_13 32.4 36.0
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_7/read_mux/level_3_1 33.2 16.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_7/read_mux/level_2_3 33.2 19.2
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_7/read_mux/level_1_10 32.4 28.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_7/read_mux/level_1_15 32.4 40.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_7/read_mux/level_1_5 32.4 16.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_7/read_mux/level_1_7 32.4 21.6
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_7/read_mux/level_3_0 33.2 7.2
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_7/read_mux/level_4_0 33.2 12.0
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_7/read_mux/level_5_0 33.2 21.6
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_7/read_mux/level_1_1 32.4 7.2
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_7/read_mux/level_1_4 32.4 14.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_7/read_mux/level_1_12 32.4 33.6
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_7/read_mux/level_1_8 32.4 24.0
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_7/read_mux/level_3_3 33.2 36.0
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_7/read_mux/level_1_6 32.4 19.2
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_7/read_mux/level_1_14 32.4 38.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_7/read_mux/level_4_1 33.2 31.2
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_7/read_mux/level_2_6 33.2 33.6
[06/20 18:40:01     27s] <CMD> placeInstance GRCLK_gate 38.0 4.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_11/MemoryLatch_reg_0 57.8 4.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_11/MemoryLatch_reg_14 57.8 38.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_11/MemoryLatch_reg_2 57.8 9.6
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_11/MemoryLatch_reg_8 57.8 24.0
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_11/MemoryLatch_reg_3 57.8 12.0
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_11/MemoryLatch_reg_7 57.8 21.6
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_11/MemoryLatch_reg_6 57.8 19.2
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_11/MemoryLatch_reg_5 57.8 16.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_11/MemoryLatch_reg_1 57.8 7.2
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_11/MemoryLatch_reg_13 57.8 36.0
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_11/MemoryLatch_reg_9 57.8 26.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_11/MemoryLatch_reg_10 57.8 28.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_11/MemoryLatch_reg_12 57.8 33.6
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_11/GDIN_reg 57.4 2.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_11/MemoryLatch_reg_4 57.8 14.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_11/MemoryLatch_reg_15 57.8 40.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_11/MemoryLatch_reg_11 57.8 31.2
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_11/read_mux/level_2_5 61.0 28.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_11/read_mux/level_2_4 61.0 24.0
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_11/read_mux/level_1_3 60.2 12.0
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_11/read_mux/inv_out 61.0 40.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_11/read_mux/level_3_2 61.0 26.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_11/read_mux/level_1_0 60.2 4.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_11/read_mux/level_2_1 61.0 9.6
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_11/read_mux/level_1_2 60.2 9.6
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_11/read_mux/level_2_2 61.0 14.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_11/read_mux/level_1_9 60.2 26.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_11/read_mux/level_2_7 61.0 38.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_11/read_mux/level_2_0 61.0 4.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_11/read_mux/level_1_11 60.2 31.2
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_11/read_mux/level_1_13 60.2 36.0
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_11/read_mux/level_3_1 61.0 16.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_11/read_mux/level_2_3 61.0 19.2
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_11/read_mux/level_1_10 60.2 28.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_11/read_mux/level_1_15 60.2 40.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_11/read_mux/level_1_5 60.2 16.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_11/read_mux/level_1_7 60.2 21.6
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_11/read_mux/level_3_0 61.0 7.2
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_11/read_mux/level_4_0 61.0 12.0
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_11/read_mux/level_5_0 61.0 21.6
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_11/read_mux/level_1_1 60.2 7.2
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_11/read_mux/level_1_4 60.2 14.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_11/read_mux/level_1_12 60.2 33.6
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_11/read_mux/level_1_8 60.2 24.0
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_11/read_mux/level_3_3 61.0 36.0
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_11/read_mux/level_1_6 60.2 19.2
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_11/read_mux/level_1_14 60.2 38.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_11/read_mux/level_4_1 61.0 31.2
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_11/read_mux/level_2_6 61.0 33.6
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_6/MemoryLatch_reg_13 26.0 36.0
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_6/MemoryLatch_reg_11 26.0 31.2
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_6/MemoryLatch_reg_14 26.0 38.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_6/MemoryLatch_reg_2 26.0 9.6
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_6/MemoryLatch_reg_8 26.0 24.0
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_6/MemoryLatch_reg_3 26.0 12.0
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_6/MemoryLatch_reg_7 26.0 21.6
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_6/MemoryLatch_reg_5 26.0 16.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_6/MemoryLatch_reg_1 26.0 7.2
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_6/GDIN_reg 26.0 0.0 -placed
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_6/MemoryLatch_reg_9 26.0 26.4
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_6/MemoryLatch_reg_10 26.0 28.8
[06/20 18:40:01     27s] <CMD> placeInstance bitslice_6/MemoryLatch_reg_12 26.0 33.6
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_6/MemoryLatch_reg_0 26.0 4.8
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_6/MemoryLatch_reg_4 26.0 14.4
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_6/MemoryLatch_reg_15 26.0 40.8
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_6/MemoryLatch_reg_6 26.0 19.2
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_6/read_mux/level_2_5 29.2 28.8
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_6/read_mux/level_2_4 29.2 24.0
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_6/read_mux/level_1_3 28.4 12.0
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_6/read_mux/level_1_0 28.4 4.8
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_6/read_mux/level_3_2 29.2 26.4
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_6/read_mux/level_3_0 29.2 7.2
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_6/read_mux/level_2_1 29.2 9.6
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_6/read_mux/level_3_3 29.2 36.0
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_6/read_mux/level_2_2 29.2 14.4
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_6/read_mux/level_4_0 29.2 12.0
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_6/read_mux/level_2_7 29.2 38.4
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_6/read_mux/level_2_0 29.2 4.8
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_6/read_mux/level_1_11 28.4 31.2
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_6/read_mux/level_1_15 28.4 40.8
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_6/read_mux/level_3_1 29.2 16.8
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_6/read_mux/level_2_3 29.2 19.2
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_6/read_mux/level_1_10 28.4 28.8
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_6/read_mux/level_1_13 28.4 36.0
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_6/read_mux/inv_out 29.2 40.8
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_6/read_mux/level_1_5 28.4 16.8
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_6/read_mux/level_1_7 28.4 21.6
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_6/read_mux/level_1_12 28.4 33.6
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_6/read_mux/level_1_9 28.4 26.4
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_6/read_mux/level_1_1 28.4 7.2
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_6/read_mux/level_1_4 28.4 14.4
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_6/read_mux/level_5_0 29.2 21.6
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_6/read_mux/level_1_8 28.4 24.0
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_6/read_mux/level_1_2 28.4 9.6
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_6/read_mux/level_1_6 28.4 19.2
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_6/read_mux/level_1_14 28.4 38.4
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_6/read_mux/level_4_1 29.2 31.2
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_6/read_mux/level_2_6 29.2 33.6
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_8/MemoryLatch_reg_13 45.4 36.0
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_8/MemoryLatch_reg_11 45.4 31.2
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_8/MemoryLatch_reg_14 45.4 38.4
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_8/MemoryLatch_reg_2 45.4 9.6
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_8/MemoryLatch_reg_8 45.4 24.0
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_8/MemoryLatch_reg_3 45.4 12.0
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_8/MemoryLatch_reg_7 45.4 21.6
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_8/MemoryLatch_reg_5 45.4 16.8
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_8/MemoryLatch_reg_1 45.4 7.2
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_8/GDIN_reg 45.4 0.0 -placed
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_8/MemoryLatch_reg_9 45.4 26.4
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_8/MemoryLatch_reg_10 45.4 28.8
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_8/MemoryLatch_reg_12 45.4 33.6
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_8/MemoryLatch_reg_0 45.4 4.8
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_8/MemoryLatch_reg_4 45.4 14.4
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_8/MemoryLatch_reg_15 45.4 40.8
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_8/MemoryLatch_reg_6 45.4 19.2
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_8/read_mux/level_2_5 48.6 28.8
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_8/read_mux/level_2_4 48.6 24.0
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_8/read_mux/level_1_3 47.8 12.0
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_8/read_mux/level_1_0 47.8 4.8
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_8/read_mux/level_3_2 48.6 26.4
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_8/read_mux/level_3_0 48.6 7.2
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_8/read_mux/level_2_1 48.6 9.6
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_8/read_mux/level_3_3 48.6 36.0
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_8/read_mux/level_2_2 48.6 14.4
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_8/read_mux/level_4_0 48.6 12.0
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_8/read_mux/level_2_7 48.6 38.4
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_8/read_mux/level_2_0 48.6 4.8
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_8/read_mux/level_1_11 47.8 31.2
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_8/read_mux/level_1_15 47.8 40.8
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_8/read_mux/level_3_1 48.6 16.8
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_8/read_mux/level_2_3 48.6 19.2
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_8/read_mux/level_1_10 47.8 28.8
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_8/read_mux/level_1_13 47.8 36.0
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_8/read_mux/inv_out 48.6 40.8
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_8/read_mux/level_1_5 47.8 16.8
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_8/read_mux/level_1_7 47.8 21.6
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_8/read_mux/level_1_12 47.8 33.6
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_8/read_mux/level_1_9 47.8 26.4
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_8/read_mux/level_1_1 47.8 7.2
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_8/read_mux/level_1_4 47.8 14.4
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_8/read_mux/level_5_0 48.6 21.6
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_8/read_mux/level_1_8 47.8 24.0
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_8/read_mux/level_1_2 47.8 9.6
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_8/read_mux/level_1_6 47.8 19.2
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_8/read_mux/level_1_14 47.8 38.4
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_8/read_mux/level_4_1 48.6 31.2
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_8/read_mux/level_2_6 48.6 33.6
[06/20 18:40:01     28s] <CMD> placeInstance read_decoder/PostDec_05 35.6 14.4
[06/20 18:40:01     28s] <CMD> placeInstance read_decoder/PostDec_01 35.6 4.8
[06/20 18:40:01     28s] <CMD> placeInstance read_decoder/PostDec_09 35.6 24.0
[06/20 18:40:01     28s] <CMD> placeInstance read_decoder/PostDec_13 35.6 33.6
[06/20 18:40:01     28s] <CMD> placeInstance read_decoder/PostDec_10 35.6 26.4
[06/20 18:40:01     28s] <CMD> placeInstance read_decoder/PreDec_1/NAND2_3 38.8 2.4 -placed
[06/20 18:40:01     28s] <CMD> placeInstance read_decoder/PreDec_1/NAND2_1 36.4 2.4 -placed
[06/20 18:40:01     28s] <CMD> placeInstance read_decoder/PreDec_1/NAND2_0 35.2 2.4 -placed
[06/20 18:40:01     28s] <CMD> placeInstance read_decoder/PreDec_1/in_1_not 34.6 2.4 -placed
[06/20 18:40:01     28s] <CMD> placeInstance read_decoder/PreDec_1/NAND2_2 37.6 2.4 -placed
[06/20 18:40:01     28s] <CMD> placeInstance read_decoder/PreDec_1/in_0_not 34.0 2.4 -placed
[06/20 18:40:01     28s] <CMD> placeInstance read_decoder/PostDec_02 35.6 7.2
[06/20 18:40:01     28s] <CMD> placeInstance read_decoder/PostDec_12 35.6 31.2
[06/20 18:40:01     28s] <CMD> placeInstance read_decoder/PostDec_04 35.6 12.0
[06/20 18:40:01     28s] <CMD> placeInstance read_decoder/PreDec_0/NAND2_3 38.8 0.0 -placed
[06/20 18:40:01     28s] <CMD> placeInstance read_decoder/PreDec_0/NAND2_1 36.4 0.0 -placed
[06/20 18:40:01     28s] <CMD> placeInstance read_decoder/PreDec_0/NAND2_0 35.2 0.0 -placed
[06/20 18:40:01     28s] <CMD> placeInstance read_decoder/PreDec_0/in_1_not 34.6 0.0 -placed
[06/20 18:40:01     28s] <CMD> placeInstance read_decoder/PreDec_0/NAND2_2 37.6 0.0 -placed
[06/20 18:40:01     28s] <CMD> placeInstance read_decoder/PreDec_0/in_0_not 34.0 0.0 -placed
[06/20 18:40:01     28s] <CMD> placeInstance read_decoder/PostDec_06 35.6 16.8
[06/20 18:40:01     28s] <CMD> placeInstance read_decoder/PostDec_11 35.6 28.8
[06/20 18:40:01     28s] <CMD> placeInstance read_decoder/PostDec_15 35.6 38.4
[06/20 18:40:01     28s] <CMD> placeInstance read_decoder/PostDec_14 35.6 36.0
[06/20 18:40:01     28s] <CMD> placeInstance read_decoder/PostDec_00 35.6 2.4
[06/20 18:40:01     28s] <CMD> placeInstance read_decoder/PostDec_03 35.6 9.6
[06/20 18:40:01     28s] <CMD> placeInstance read_decoder/PostDec_08 35.6 21.6
[06/20 18:40:01     28s] <CMD> placeInstance read_decoder/PostDec_07 35.6 19.2
[06/20 18:40:01     28s] <CMD> placeInstance GDINCLK_gate 38.0 0.0
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_5/MemoryLatch_reg_0 22.0 4.8
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_5/MemoryLatch_reg_14 22.0 38.4
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_5/MemoryLatch_reg_2 22.0 9.6
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_5/MemoryLatch_reg_8 22.0 24.0
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_5/MemoryLatch_reg_3 22.0 12.0
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_5/MemoryLatch_reg_7 22.0 21.6
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_5/MemoryLatch_reg_6 22.0 19.2
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_5/MemoryLatch_reg_5 22.0 16.8
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_5/MemoryLatch_reg_1 22.0 7.2
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_5/MemoryLatch_reg_13 22.0 36.0
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_5/MemoryLatch_reg_9 22.0 26.4
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_5/MemoryLatch_reg_10 22.0 28.8
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_5/MemoryLatch_reg_12 22.0 33.6
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_5/GDIN_reg 21.6 2.4
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_5/MemoryLatch_reg_4 22.0 14.4
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_5/MemoryLatch_reg_15 22.0 40.8
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_5/MemoryLatch_reg_11 22.0 31.2
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_5/read_mux/level_2_5 25.2 28.8
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_5/read_mux/level_2_4 25.2 24.0
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_5/read_mux/level_1_3 24.4 12.0
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_5/read_mux/inv_out 25.2 40.8
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_5/read_mux/level_3_2 25.2 26.4
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_5/read_mux/level_1_0 24.4 4.8
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_5/read_mux/level_2_1 25.2 9.6
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_5/read_mux/level_1_2 24.4 9.6
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_5/read_mux/level_2_2 25.2 14.4
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_5/read_mux/level_1_9 24.4 26.4
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_5/read_mux/level_2_7 25.2 38.4
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_5/read_mux/level_2_0 25.2 4.8
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_5/read_mux/level_1_11 24.4 31.2
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_5/read_mux/level_1_13 24.4 36.0
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_5/read_mux/level_3_1 25.2 16.8
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_5/read_mux/level_2_3 25.2 19.2
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_5/read_mux/level_1_10 24.4 28.8
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_5/read_mux/level_1_15 24.4 40.8
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_5/read_mux/level_1_5 24.4 16.8
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_5/read_mux/level_1_7 24.4 21.6
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_5/read_mux/level_3_0 25.2 7.2
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_5/read_mux/level_4_0 25.2 12.0
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_5/read_mux/level_5_0 25.2 21.6
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_5/read_mux/level_1_1 24.4 7.2
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_5/read_mux/level_1_4 24.4 14.4
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_5/read_mux/level_1_12 24.4 33.6
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_5/read_mux/level_1_8 24.4 24.0
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_5/read_mux/level_3_3 25.2 36.0
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_5/read_mux/level_1_6 24.4 19.2
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_5/read_mux/level_1_14 24.4 38.4
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_5/read_mux/level_4_1 25.2 31.2
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_5/read_mux/level_2_6 25.2 33.6
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_0/MemoryLatch_reg_13 0.4 36.0
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_0/MemoryLatch_reg_11 0.4 31.2
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_0/MemoryLatch_reg_14 0.4 38.4
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_0/MemoryLatch_reg_2 0.4 9.6
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_0/MemoryLatch_reg_8 0.4 24.0
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_0/MemoryLatch_reg_3 0.4 12.0
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_0/MemoryLatch_reg_7 0.4 21.6
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_0/MemoryLatch_reg_5 0.4 16.8
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_0/MemoryLatch_reg_1 0.4 7.2
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_0/GDIN_reg 0.4 0.0 -placed
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_0/MemoryLatch_reg_9 0.4 26.4
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_0/MemoryLatch_reg_10 0.4 28.8
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_0/MemoryLatch_reg_12 0.4 33.6
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_0/MemoryLatch_reg_0 0.4 4.8
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_0/MemoryLatch_reg_4 0.4 14.4
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_0/MemoryLatch_reg_15 0.4 40.8
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_0/MemoryLatch_reg_6 0.4 19.2
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_0/read_mux/level_2_5 3.6 28.8
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_0/read_mux/level_2_4 3.6 24.0
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_0/read_mux/level_1_3 2.8 12.0
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_0/read_mux/level_1_0 2.8 4.8
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_0/read_mux/level_3_2 3.6 26.4
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_0/read_mux/level_3_0 3.6 7.2
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_0/read_mux/level_2_1 3.6 9.6
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_0/read_mux/level_3_3 3.6 36.0
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_0/read_mux/level_2_2 3.6 14.4
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_0/read_mux/level_4_0 3.6 12.0
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_0/read_mux/level_2_7 3.6 38.4
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_0/read_mux/level_2_0 3.6 4.8
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_0/read_mux/level_1_11 2.8 31.2
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_0/read_mux/level_1_15 2.8 40.8
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_0/read_mux/level_3_1 3.6 16.8
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_0/read_mux/level_2_3 3.6 19.2
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_0/read_mux/level_1_10 2.8 28.8
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_0/read_mux/level_1_13 2.8 36.0
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_0/read_mux/inv_out 3.6 40.8
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_0/read_mux/level_1_5 2.8 16.8
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_0/read_mux/level_1_7 2.8 21.6
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_0/read_mux/level_1_12 2.8 33.6
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_0/read_mux/level_1_9 2.8 26.4
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_0/read_mux/level_1_1 2.8 7.2
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_0/read_mux/level_1_4 2.8 14.4
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_0/read_mux/level_5_0 3.6 21.6
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_0/read_mux/level_1_8 2.8 24.0
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_0/read_mux/level_1_2 2.8 9.6
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_0/read_mux/level_1_6 2.8 19.2
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_0/read_mux/level_1_14 2.8 38.4
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_0/read_mux/level_4_1 3.6 31.2
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_0/read_mux/level_2_6 3.6 33.6
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_1/MemoryLatch_reg_0 4.4 4.8
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_1/MemoryLatch_reg_14 4.4 38.4
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_1/MemoryLatch_reg_2 4.4 9.6
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_1/MemoryLatch_reg_8 4.4 24.0
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_1/MemoryLatch_reg_3 4.4 12.0
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_1/MemoryLatch_reg_7 4.4 21.6
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_1/MemoryLatch_reg_6 4.4 19.2
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_1/MemoryLatch_reg_5 4.4 16.8
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_1/MemoryLatch_reg_1 4.4 7.2
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_1/MemoryLatch_reg_13 4.4 36.0
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_1/MemoryLatch_reg_9 4.4 26.4
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_1/MemoryLatch_reg_10 4.4 28.8
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_1/MemoryLatch_reg_12 4.4 33.6
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_1/GDIN_reg 4.0 2.4
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_1/MemoryLatch_reg_4 4.4 14.4
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_1/MemoryLatch_reg_15 4.4 40.8
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_1/MemoryLatch_reg_11 4.4 31.2
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_1/read_mux/level_2_5 7.6 28.8
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_1/read_mux/level_2_4 7.6 24.0
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_1/read_mux/level_1_3 6.8 12.0
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_1/read_mux/inv_out 7.6 40.8
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_1/read_mux/level_3_2 7.6 26.4
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_1/read_mux/level_1_0 6.8 4.8
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_1/read_mux/level_2_1 7.6 9.6
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_1/read_mux/level_1_2 6.8 9.6
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_1/read_mux/level_2_2 7.6 14.4
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_1/read_mux/level_1_9 6.8 26.4
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_1/read_mux/level_2_7 7.6 38.4
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_1/read_mux/level_2_0 7.6 4.8
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_1/read_mux/level_1_11 6.8 31.2
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_1/read_mux/level_1_13 6.8 36.0
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_1/read_mux/level_3_1 7.6 16.8
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_1/read_mux/level_2_3 7.6 19.2
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_1/read_mux/level_1_10 6.8 28.8
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_1/read_mux/level_1_15 6.8 40.8
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_1/read_mux/level_1_5 6.8 16.8
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_1/read_mux/level_1_7 6.8 21.6
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_1/read_mux/level_3_0 7.6 7.2
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_1/read_mux/level_4_0 7.6 12.0
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_1/read_mux/level_5_0 7.6 21.6
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_1/read_mux/level_1_1 6.8 7.2
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_1/read_mux/level_1_4 6.8 14.4
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_1/read_mux/level_1_12 6.8 33.6
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_1/read_mux/level_1_8 6.8 24.0
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_1/read_mux/level_3_3 7.6 36.0
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_1/read_mux/level_1_6 6.8 19.2
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_1/read_mux/level_1_14 6.8 38.4
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_1/read_mux/level_4_1 7.6 31.2
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_1/read_mux/level_2_6 7.6 33.6
[06/20 18:40:01     28s] <CMD> placeInstance rwlBuff_strip_3/rwlBuff_2 61.8 9.6
[06/20 18:40:01     28s] <CMD> placeInstance rwlBuff_strip_3/rwlBuff_11 61.8 31.2
[06/20 18:40:01     28s] <CMD> placeInstance rwlBuff_strip_3/rwlBuff_6 61.8 19.2
[06/20 18:40:01     28s] <CMD> placeInstance rwlBuff_strip_3/rwlBuff_5 61.8 16.8
[06/20 18:40:01     28s] <CMD> placeInstance rwlBuff_strip_3/rwlBuff_3 61.8 12.0
[06/20 18:40:01     28s] <CMD> placeInstance rwlBuff_strip_3/rwlBuff_14 61.8 38.4
[06/20 18:40:01     28s] <CMD> placeInstance rwlBuff_strip_3/rwlBuff_0 61.8 4.8
[06/20 18:40:01     28s] <CMD> placeInstance rwlBuff_strip_3/rwlBuff_8 61.8 24.0
[06/20 18:40:01     28s] <CMD> placeInstance rwlBuff_strip_3/rwlBuff_13 61.8 36.0
[06/20 18:40:01     28s] <CMD> placeInstance rwlBuff_strip_3/rwlBuff_12 61.8 33.6
[06/20 18:40:01     28s] <CMD> placeInstance rwlBuff_strip_3/rwlBuff_7 61.8 21.6
[06/20 18:40:01     28s] <CMD> placeInstance rwlBuff_strip_3/rwlBuff_10 61.8 28.8
[06/20 18:40:01     28s] <CMD> placeInstance rwlBuff_strip_3/rwlBuff_1 61.8 7.2
[06/20 18:40:01     28s] <CMD> placeInstance rwlBuff_strip_3/rwlBuff_15 61.8 40.8
[06/20 18:40:01     28s] <CMD> placeInstance rwlBuff_strip_3/rwlBuff_4 61.8 14.4
[06/20 18:40:01     28s] <CMD> placeInstance rwlBuff_strip_3/rwlBuff_9 61.8 26.4
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_9/MemoryLatch_reg_0 49.8 4.8
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_9/MemoryLatch_reg_14 49.8 38.4
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_9/MemoryLatch_reg_2 49.8 9.6
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_9/MemoryLatch_reg_8 49.8 24.0
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_9/MemoryLatch_reg_3 49.8 12.0
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_9/MemoryLatch_reg_7 49.8 21.6
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_9/MemoryLatch_reg_6 49.8 19.2
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_9/MemoryLatch_reg_5 49.8 16.8
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_9/MemoryLatch_reg_1 49.8 7.2
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_9/MemoryLatch_reg_13 49.8 36.0
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_9/MemoryLatch_reg_9 49.8 26.4
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_9/MemoryLatch_reg_10 49.8 28.8
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_9/MemoryLatch_reg_12 49.8 33.6
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_9/GDIN_reg 49.4 2.4
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_9/MemoryLatch_reg_4 49.8 14.4
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_9/MemoryLatch_reg_15 49.8 40.8
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_9/MemoryLatch_reg_11 49.8 31.2
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_9/read_mux/level_2_5 53.0 28.8
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_9/read_mux/level_2_4 53.0 24.0
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_9/read_mux/level_1_3 52.2 12.0
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_9/read_mux/inv_out 53.0 40.8
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_9/read_mux/level_3_2 53.0 26.4
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_9/read_mux/level_1_0 52.2 4.8
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_9/read_mux/level_2_1 53.0 9.6
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_9/read_mux/level_1_2 52.2 9.6
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_9/read_mux/level_2_2 53.0 14.4
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_9/read_mux/level_1_9 52.2 26.4
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_9/read_mux/level_2_7 53.0 38.4
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_9/read_mux/level_2_0 53.0 4.8
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_9/read_mux/level_1_11 52.2 31.2
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_9/read_mux/level_1_13 52.2 36.0
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_9/read_mux/level_3_1 53.0 16.8
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_9/read_mux/level_2_3 53.0 19.2
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_9/read_mux/level_1_10 52.2 28.8
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_9/read_mux/level_1_15 52.2 40.8
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_9/read_mux/level_1_5 52.2 16.8
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_9/read_mux/level_1_7 52.2 21.6
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_9/read_mux/level_3_0 53.0 7.2
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_9/read_mux/level_4_0 53.0 12.0
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_9/read_mux/level_5_0 53.0 21.6
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_9/read_mux/level_1_1 52.2 7.2
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_9/read_mux/level_1_4 52.2 14.4
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_9/read_mux/level_1_12 52.2 33.6
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_9/read_mux/level_1_8 52.2 24.0
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_9/read_mux/level_3_3 53.0 36.0
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_9/read_mux/level_1_6 52.2 19.2
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_9/read_mux/level_1_14 52.2 38.4
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_9/read_mux/level_4_1 53.0 31.2
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_9/read_mux/level_2_6 53.0 33.6
[06/20 18:40:01     28s] <CMD> placeInstance MidGap_DGWCLK/DGWClkRightBuff_10 41.4 28.8
[06/20 18:40:01     28s] <CMD> placeInstance MidGap_DGWCLK/DGWClkLeftBuff_1 36.4 7.2
[06/20 18:40:01     28s] <CMD> placeInstance MidGap_DGWCLK/DGWClkRightBuff_13 41.4 36.0
[06/20 18:40:01     28s] <CMD> placeInstance MidGap_DGWCLK/DGWClkLeftBuff_7 36.4 21.6
[06/20 18:40:01     28s] <CMD> placeInstance MidGap_DGWCLK/DGWCLK_gate_8 38.0 24.0
[06/20 18:40:01     28s] <CMD> placeInstance MidGap_DGWCLK/DGWClkRightBuff_9 41.4 26.4
[06/20 18:40:01     28s] <CMD> placeInstance MidGap_DGWCLK/DGWClkLeftBuff_14 36.4 38.4
[06/20 18:40:01     28s] <CMD> placeInstance MidGap_DGWCLK/DGWCLK_gate_1 38.0 7.2
[06/20 18:40:01     28s] <CMD> placeInstance MidGap_DGWCLK/DGWClkLeftBuff_0 36.4 4.8
[06/20 18:40:01     28s] <CMD> placeInstance MidGap_DGWCLK/DGWClkLeftBuff_3 36.4 12.0
[06/20 18:40:01     28s] <CMD> placeInstance MidGap_DGWCLK/DGWClkLeftBuff_11 36.4 31.2
[06/20 18:40:01     28s] <CMD> placeInstance MidGap_DGWCLK/DGWCLK_gate_5 38.0 16.8
[06/20 18:40:01     28s] <CMD> placeInstance MidGap_DGWCLK/DGWCLK_gate_2 38.0 9.6
[06/20 18:40:01     28s] <CMD> placeInstance MidGap_DGWCLK/DGWClkRightBuff_6 41.4 19.2
[06/20 18:40:01     28s] <CMD> placeInstance MidGap_DGWCLK/DGWClkRightBuff_15 41.4 40.8
[06/20 18:40:01     28s] <CMD> placeInstance MidGap_DGWCLK/DGWClkRightBuff_0 41.4 4.8
[06/20 18:40:01     28s] <CMD> placeInstance MidGap_DGWCLK/DGWCLK_gate_15 38.0 40.8
[06/20 18:40:01     28s] <CMD> placeInstance MidGap_DGWCLK/DGWCLK_gate_9 38.0 26.4
[06/20 18:40:01     28s] <CMD> placeInstance MidGap_DGWCLK/DGWClkLeftBuff_8 36.4 24.0
[06/20 18:40:01     28s] <CMD> placeInstance MidGap_DGWCLK/DGWCLK_gate_10 38.0 28.8
[06/20 18:40:01     28s] <CMD> placeInstance MidGap_DGWCLK/DGWCLK_gate_6 38.0 19.2
[06/20 18:40:01     28s] <CMD> placeInstance MidGap_DGWCLK/DGWClkRightBuff_14 41.4 38.4
[06/20 18:40:01     28s] <CMD> placeInstance MidGap_DGWCLK/DGWClkRightBuff_7 41.4 21.6
[06/20 18:40:01     28s] <CMD> placeInstance MidGap_DGWCLK/DGWClkRightBuff_12 41.4 33.6
[06/20 18:40:01     28s] <CMD> placeInstance MidGap_DGWCLK/DGWClkLeftBuff_4 36.4 14.4
[06/20 18:40:01     28s] <CMD> placeInstance MidGap_DGWCLK/DGWClkLeftBuff_9 36.4 26.4
[06/20 18:40:01     28s] <CMD> placeInstance MidGap_DGWCLK/DGWClkLeftBuff_6 36.4 19.2
[06/20 18:40:01     28s] <CMD> placeInstance MidGap_DGWCLK/DGWClkRightBuff_4 41.4 14.4
[06/20 18:40:01     28s] <CMD> placeInstance MidGap_DGWCLK/DGWClkLeftBuff_13 36.4 36.0
[06/20 18:40:01     28s] <CMD> placeInstance MidGap_DGWCLK/DGWCLK_gate_4 38.0 14.4
[06/20 18:40:01     28s] <CMD> placeInstance MidGap_DGWCLK/DGWClkRightBuff_1 41.4 7.2
[06/20 18:40:01     28s] <CMD> placeInstance MidGap_DGWCLK/DGWClkLeftBuff_5 36.4 16.8
[06/20 18:40:01     28s] <CMD> placeInstance MidGap_DGWCLK/DGWClkRightBuff_11 41.4 31.2
[06/20 18:40:01     28s] <CMD> placeInstance MidGap_DGWCLK/DGWClkRightBuff_2 41.4 9.6
[06/20 18:40:01     28s] <CMD> placeInstance MidGap_DGWCLK/DGWCLK_gate_11 38.0 31.2
[06/20 18:40:01     28s] <CMD> placeInstance MidGap_DGWCLK/DGWCLK_gate_12 38.0 33.6
[06/20 18:40:01     28s] <CMD> placeInstance MidGap_DGWCLK/DGWCLK_gate_0 38.0 4.8
[06/20 18:40:01     28s] <CMD> placeInstance MidGap_DGWCLK/DGWClkLeftBuff_2 36.4 9.6
[06/20 18:40:01     28s] <CMD> placeInstance MidGap_DGWCLK/DGWCLK_gate_3 38.0 12.0
[06/20 18:40:01     28s] <CMD> placeInstance MidGap_DGWCLK/DGWCLK_gate_14 38.0 38.4
[06/20 18:40:01     28s] <CMD> placeInstance MidGap_DGWCLK/DGWClkLeftBuff_12 36.4 33.6
[06/20 18:40:01     28s] <CMD> placeInstance MidGap_DGWCLK/DGWCLK_gate_13 38.0 36.0
[06/20 18:40:01     28s] <CMD> placeInstance MidGap_DGWCLK/DGWClkRightBuff_3 41.4 12.0
[06/20 18:40:01     28s] <CMD> placeInstance MidGap_DGWCLK/DGWClkRightBuff_8 41.4 24.0
[06/20 18:40:01     28s] <CMD> placeInstance MidGap_DGWCLK/DGWCLK_gate_7 38.0 21.6
[06/20 18:40:01     28s] <CMD> placeInstance MidGap_DGWCLK/DGWClkRightBuff_5 41.4 16.8
[06/20 18:40:01     28s] <CMD> placeInstance MidGap_DGWCLK/DGWClkLeftBuff_15 36.4 40.8
[06/20 18:40:01     28s] <CMD> placeInstance MidGap_DGWCLK/DGWClkLeftBuff_10 36.4 28.8
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_13/MemoryLatch_reg_0 67.4 4.8
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_13/MemoryLatch_reg_14 67.4 38.4
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_13/MemoryLatch_reg_2 67.4 9.6
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_13/MemoryLatch_reg_8 67.4 24.0
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_13/MemoryLatch_reg_3 67.4 12.0
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_13/MemoryLatch_reg_7 67.4 21.6
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_13/MemoryLatch_reg_6 67.4 19.2
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_13/MemoryLatch_reg_5 67.4 16.8
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_13/MemoryLatch_reg_1 67.4 7.2
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_13/MemoryLatch_reg_13 67.4 36.0
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_13/MemoryLatch_reg_9 67.4 26.4
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_13/MemoryLatch_reg_10 67.4 28.8
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_13/MemoryLatch_reg_12 67.4 33.6
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_13/GDIN_reg 67.0 2.4
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_13/MemoryLatch_reg_4 67.4 14.4
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_13/MemoryLatch_reg_15 67.4 40.8
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_13/MemoryLatch_reg_11 67.4 31.2
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_13/read_mux/level_2_5 70.6 28.8
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_13/read_mux/level_2_4 70.6 24.0
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_13/read_mux/level_1_3 69.8 12.0
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_13/read_mux/inv_out 70.6 40.8
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_13/read_mux/level_3_2 70.6 26.4
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_13/read_mux/level_1_0 69.8 4.8
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_13/read_mux/level_2_1 70.6 9.6
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_13/read_mux/level_1_2 69.8 9.6
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_13/read_mux/level_2_2 70.6 14.4
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_13/read_mux/level_1_9 69.8 26.4
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_13/read_mux/level_2_7 70.6 38.4
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_13/read_mux/level_2_0 70.6 4.8
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_13/read_mux/level_1_11 69.8 31.2
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_13/read_mux/level_1_13 69.8 36.0
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_13/read_mux/level_3_1 70.6 16.8
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_13/read_mux/level_2_3 70.6 19.2
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_13/read_mux/level_1_10 69.8 28.8
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_13/read_mux/level_1_15 69.8 40.8
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_13/read_mux/level_1_5 69.8 16.8
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_13/read_mux/level_1_7 69.8 21.6
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_13/read_mux/level_3_0 70.6 7.2
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_13/read_mux/level_4_0 70.6 12.0
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_13/read_mux/level_5_0 70.6 21.6
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_13/read_mux/level_1_1 69.8 7.2
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_13/read_mux/level_1_4 69.8 14.4
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_13/read_mux/level_1_12 69.8 33.6
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_13/read_mux/level_1_8 69.8 24.0
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_13/read_mux/level_3_3 70.6 36.0
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_13/read_mux/level_1_6 69.8 19.2
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_13/read_mux/level_1_14 69.8 38.4
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_13/read_mux/level_4_1 70.6 31.2
[06/20 18:40:01     28s] <CMD> placeInstance bitslice_13/read_mux/level_2_6 70.6 33.6
[06/20 18:40:01     28s] <CMD> editPin -pin CLK -layer 2 -side BOTTOM -assign 40.1 4.8 -snap TRACK -fixOverlap
[06/20 18:40:01     28s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[06/20 18:40:01     28s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[06/20 18:40:02     28s] editPin : finished (cpu = 0:00:00.5 real = 0:00:01.0, mem = 832.4M).
[06/20 18:40:02     28s] <CMD> editPin -pin {DIN[0]} -layer 2 -side BOTTOM -assign 3.9 0.0 -snap TRACK -fixOverlap
[06/20 18:40:02     28s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[06/20 18:40:02     28s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[06/20 18:40:02     28s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 832.4M).
[06/20 18:40:02     28s] <CMD> editPin -pin {DIN[10]} -layer 2 -side BOTTOM -assign 57.3 0.0 -snap TRACK -fixOverlap
[06/20 18:40:02     28s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[06/20 18:40:02     28s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[06/20 18:40:02     28s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 832.4M).
[06/20 18:40:02     28s] <CMD> editPin -pin {DIN[11]} -layer 2 -side BOTTOM -assign 60.9 0.0 -snap TRACK -fixOverlap
[06/20 18:40:02     28s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[06/20 18:40:02     28s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[06/20 18:40:02     28s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 832.4M).
[06/20 18:40:02     28s] <CMD> editPin -pin {DIN[12]} -layer 2 -side BOTTOM -assign 66.9 0.0 -snap TRACK -fixOverlap
[06/20 18:40:02     28s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[06/20 18:40:02     28s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[06/20 18:40:02     28s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 832.4M).
[06/20 18:40:02     28s] <CMD> editPin -pin {DIN[13]} -layer 2 -side BOTTOM -assign 70.5 0.0 -snap TRACK -fixOverlap
[06/20 18:40:02     28s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[06/20 18:40:02     28s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[06/20 18:40:02     28s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 832.4M).
[06/20 18:40:02     28s] <CMD> editPin -pin {DIN[14]} -layer 2 -side BOTTOM -assign 74.9 0.0 -snap TRACK -fixOverlap
[06/20 18:40:02     28s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[06/20 18:40:02     28s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[06/20 18:40:02     28s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 832.4M).
[06/20 18:40:02     28s] <CMD> editPin -pin {DIN[15]} -layer 2 -side BOTTOM -assign 78.5 0.0 -snap TRACK -fixOverlap
[06/20 18:40:02     28s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[06/20 18:40:02     28s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[06/20 18:40:02     28s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 832.4M).
[06/20 18:40:02     28s] <CMD> editPin -pin {DIN[1]} -layer 2 -side BOTTOM -assign 7.5 0.0 -snap TRACK -fixOverlap
[06/20 18:40:02     28s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[06/20 18:40:02     28s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[06/20 18:40:02     28s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 832.4M).
[06/20 18:40:02     28s] <CMD> editPin -pin {DIN[2]} -layer 2 -side BOTTOM -assign 11.9 0.0 -snap TRACK -fixOverlap
[06/20 18:40:02     28s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[06/20 18:40:02     28s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[06/20 18:40:02     28s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 832.4M).
[06/20 18:40:02     28s] <CMD> editPin -pin {DIN[3]} -layer 2 -side BOTTOM -assign 15.5 0.0 -snap TRACK -fixOverlap
[06/20 18:40:02     28s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[06/20 18:40:02     28s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[06/20 18:40:02     28s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 832.4M).
[06/20 18:40:02     28s] <CMD> editPin -pin {DIN[4]} -layer 2 -side BOTTOM -assign 21.5 0.0 -snap TRACK -fixOverlap
[06/20 18:40:02     28s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[06/20 18:40:02     28s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[06/20 18:40:02     28s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 832.4M).
[06/20 18:40:02     28s] <CMD> editPin -pin {DIN[5]} -layer 2 -side BOTTOM -assign 25.1 0.0 -snap TRACK -fixOverlap
[06/20 18:40:02     28s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[06/20 18:40:02     28s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[06/20 18:40:02     28s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 832.4M).
[06/20 18:40:02     28s] <CMD> editPin -pin {DIN[6]} -layer 2 -side BOTTOM -assign 29.5 0.0 -snap TRACK -fixOverlap
[06/20 18:40:02     28s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[06/20 18:40:02     28s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[06/20 18:40:02     28s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 832.4M).
[06/20 18:40:02     28s] <CMD> editPin -pin {DIN[7]} -layer 2 -side BOTTOM -assign 33.1 0.0 -snap TRACK -fixOverlap
[06/20 18:40:02     28s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[06/20 18:40:02     28s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[06/20 18:40:02     28s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 832.4M).
[06/20 18:40:02     28s] <CMD> editPin -pin {DIN[8]} -layer 2 -side BOTTOM -assign 48.9 0.0 -snap TRACK -fixOverlap
[06/20 18:40:02     28s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[06/20 18:40:02     28s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[06/20 18:40:02     28s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 832.4M).
[06/20 18:40:02     28s] <CMD> editPin -pin {DIN[9]} -layer 2 -side BOTTOM -assign 52.9 0.0 -snap TRACK -fixOverlap
[06/20 18:40:02     28s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[06/20 18:40:02     28s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[06/20 18:40:02     28s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 832.4M).
[06/20 18:40:02     28s] <CMD> editPin -pin {DOUT[0]} -layer 2 -side TOP -assign 4.1 0.0 -snap TRACK -fixOverlap
[06/20 18:40:02     28s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[06/20 18:40:02     28s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[06/20 18:40:02     28s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 832.4M).
[06/20 18:40:02     28s] <CMD> editPin -pin {DOUT[10]} -layer 2 -side TOP -assign 57.5 0.0 -snap TRACK -fixOverlap
[06/20 18:40:02     28s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[06/20 18:40:02     28s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[06/20 18:40:02     28s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 832.4M).
[06/20 18:40:02     28s] <CMD> editPin -pin {DOUT[11]} -layer 2 -side TOP -assign 61.5 0.0 -snap TRACK -fixOverlap
[06/20 18:40:02     28s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[06/20 18:40:02     28s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[06/20 18:40:02     28s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 832.4M).
[06/20 18:40:02     28s] <CMD> editPin -pin {DOUT[12]} -layer 2 -side TOP -assign 67.1 0.0 -snap TRACK -fixOverlap
[06/20 18:40:02     28s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[06/20 18:40:02     28s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[06/20 18:40:02     28s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 832.4M).
[06/20 18:40:02     28s] <CMD> editPin -pin {DOUT[13]} -layer 2 -side TOP -assign 71.1 0.0 -snap TRACK -fixOverlap
[06/20 18:40:02     28s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[06/20 18:40:02     28s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[06/20 18:40:02     28s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 832.4M).
[06/20 18:40:02     28s] <CMD> editPin -pin {DOUT[14]} -layer 2 -side TOP -assign 75.1 0.0 -snap TRACK -fixOverlap
[06/20 18:40:02     28s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[06/20 18:40:02     28s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[06/20 18:40:02     28s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 832.4M).
[06/20 18:40:02     28s] <CMD> editPin -pin {DOUT[15]} -layer 2 -side TOP -assign 79.1 0.0 -snap TRACK -fixOverlap
[06/20 18:40:02     28s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[06/20 18:40:02     28s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[06/20 18:40:02     28s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 832.4M).
[06/20 18:40:02     28s] <CMD> editPin -pin {DOUT[1]} -layer 2 -side TOP -assign 8.1 0.0 -snap TRACK -fixOverlap
[06/20 18:40:02     28s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[06/20 18:40:02     28s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[06/20 18:40:02     28s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 832.4M).
[06/20 18:40:02     28s] <CMD> editPin -pin {DOUT[2]} -layer 2 -side TOP -assign 12.1 0.0 -snap TRACK -fixOverlap
[06/20 18:40:02     28s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[06/20 18:40:02     28s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[06/20 18:40:02     28s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 832.4M).
[06/20 18:40:02     28s] <CMD> editPin -pin {DOUT[3]} -layer 2 -side TOP -assign 16.1 0.0 -snap TRACK -fixOverlap
[06/20 18:40:02     28s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[06/20 18:40:02     28s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[06/20 18:40:02     28s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 832.4M).
[06/20 18:40:02     28s] <CMD> editPin -pin {DOUT[4]} -layer 2 -side TOP -assign 21.7 0.0 -snap TRACK -fixOverlap
[06/20 18:40:02     28s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[06/20 18:40:02     28s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[06/20 18:40:02     28s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 832.4M).
[06/20 18:40:02     28s] <CMD> editPin -pin {DOUT[5]} -layer 2 -side TOP -assign 25.7 0.0 -snap TRACK -fixOverlap
[06/20 18:40:02     28s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[06/20 18:40:02     28s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[06/20 18:40:02     28s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 832.4M).
[06/20 18:40:02     28s] <CMD> editPin -pin {DOUT[6]} -layer 2 -side TOP -assign 29.7 0.0 -snap TRACK -fixOverlap
[06/20 18:40:02     28s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[06/20 18:40:02     28s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[06/20 18:40:02     28s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 832.4M).
[06/20 18:40:02     28s] <CMD> editPin -pin {DOUT[7]} -layer 2 -side TOP -assign 33.7 0.0 -snap TRACK -fixOverlap
[06/20 18:40:02     28s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[06/20 18:40:02     28s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[06/20 18:40:02     28s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 832.4M).
[06/20 18:40:02     28s] <CMD> editPin -pin {DOUT[8]} -layer 2 -side TOP -assign 49.1 0.0 -snap TRACK -fixOverlap
[06/20 18:40:02     28s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[06/20 18:40:02     28s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[06/20 18:40:02     28s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 832.4M).
[06/20 18:40:02     28s] <CMD> editPin -pin {DOUT[9]} -layer 2 -side TOP -assign 53.5 0.0 -snap TRACK -fixOverlap
[06/20 18:40:02     28s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[06/20 18:40:02     28s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[06/20 18:40:02     28s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 832.4M).
[06/20 18:40:02     28s] <CMD> editPin -pin {RADDR[0]} -layer 2 -side BOTTOM -assign 35.8 0.0 -snap TRACK -fixOverlap
[06/20 18:40:02     28s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[06/20 18:40:02     28s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[06/20 18:40:02     28s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 832.4M).
[06/20 18:40:02     28s] <CMD> editPin -pin {RADDR[1]} -layer 2 -side BOTTOM -assign 36.2 0.0 -snap TRACK -fixOverlap
[06/20 18:40:02     28s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[06/20 18:40:02     28s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[06/20 18:40:02     28s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 833.4M).
[06/20 18:40:02     28s] <CMD> editPin -pin {RADDR[2]} -layer 2 -side BOTTOM -assign 36.6 0.0 -snap TRACK -fixOverlap
[06/20 18:40:02     28s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[06/20 18:40:02     28s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[06/20 18:40:02     28s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 833.4M).
[06/20 18:40:02     28s] <CMD> editPin -pin {RADDR[3]} -layer 2 -side BOTTOM -assign 37.0 0.0 -snap TRACK -fixOverlap
[06/20 18:40:02     28s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[06/20 18:40:02     28s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[06/20 18:40:02     28s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 833.4M).
[06/20 18:40:02     28s] <CMD> editPin -pin RE -layer 2 -side BOTTOM -assign 37.4 0.0 -snap TRACK -fixOverlap
[06/20 18:40:02     28s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[06/20 18:40:02     28s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[06/20 18:40:02     28s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 833.4M).
[06/20 18:40:02     28s] <CMD> editPin -pin SE -layer 2 -side TOP -assign 40.1 4.8 -snap TRACK -fixOverlap
[06/20 18:40:02     28s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[06/20 18:40:02     28s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[06/20 18:40:02     28s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 833.4M).
[06/20 18:40:02     28s] <CMD> editPin -pin {WADDR[0]} -layer 2 -side BOTTOM -assign 43.2 0.0 -snap TRACK -fixOverlap
[06/20 18:40:02     28s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[06/20 18:40:02     28s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[06/20 18:40:02     28s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 833.4M).
[06/20 18:40:02     28s] <CMD> editPin -pin {WADDR[1]} -layer 2 -side BOTTOM -assign 43.6 0.0 -snap TRACK -fixOverlap
[06/20 18:40:02     28s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[06/20 18:40:02     28s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[06/20 18:40:02     28s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 833.4M).
[06/20 18:40:02     28s] <CMD> editPin -pin {WADDR[2]} -layer 2 -side BOTTOM -assign 44.0 0.0 -snap TRACK -fixOverlap
[06/20 18:40:02     28s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[06/20 18:40:02     28s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[06/20 18:40:02     28s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 833.4M).
[06/20 18:40:02     28s] <CMD> editPin -pin {WADDR[3]} -layer 2 -side BOTTOM -assign 44.4 0.0 -snap TRACK -fixOverlap
[06/20 18:40:02     28s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[06/20 18:40:02     28s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[06/20 18:40:02     28s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 833.4M).
[06/20 18:40:02     28s] <CMD> editPin -pin WE -layer 2 -side BOTTOM -assign 38.4 0.0 -snap TRACK -fixOverlap
[06/20 18:40:02     28s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[06/20 18:40:02     28s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[06/20 18:40:02     28s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 833.4M).
[06/20 18:40:43     29s] <CMD> floorPlan -site sc12_cln65lp -adjustToSite -s 79.8 43.2 0 0 0 0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_14/MemoryLatch_reg_13 71.4 36.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_14/MemoryLatch_reg_11 71.4 31.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_14/MemoryLatch_reg_14 71.4 38.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_14/MemoryLatch_reg_2 71.4 9.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_14/MemoryLatch_reg_8 71.4 24.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_14/MemoryLatch_reg_3 71.4 12.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_14/MemoryLatch_reg_7 71.4 21.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_14/MemoryLatch_reg_5 71.4 16.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_14/MemoryLatch_reg_1 71.4 7.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_14/GDIN_reg 71.4 0.0 -placed
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_14/MemoryLatch_reg_9 71.4 26.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_14/MemoryLatch_reg_10 71.4 28.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_14/MemoryLatch_reg_12 71.4 33.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_14/MemoryLatch_reg_0 71.4 4.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_14/MemoryLatch_reg_4 71.4 14.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_14/MemoryLatch_reg_15 71.4 40.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_14/MemoryLatch_reg_6 71.4 19.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_14/read_mux/level_2_5 74.6 28.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_14/read_mux/level_2_4 74.6 24.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_14/read_mux/level_1_3 73.8 12.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_14/read_mux/level_1_0 73.8 4.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_14/read_mux/level_3_2 74.6 26.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_14/read_mux/level_3_0 74.6 7.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_14/read_mux/level_2_1 74.6 9.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_14/read_mux/level_3_3 74.6 36.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_14/read_mux/level_2_2 74.6 14.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_14/read_mux/level_4_0 74.6 12.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_14/read_mux/level_2_7 74.6 38.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_14/read_mux/level_2_0 74.6 4.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_14/read_mux/level_1_11 73.8 31.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_14/read_mux/level_1_15 73.8 40.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_14/read_mux/level_3_1 74.6 16.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_14/read_mux/level_2_3 74.6 19.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_14/read_mux/level_1_10 73.8 28.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_14/read_mux/level_1_13 73.8 36.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_14/read_mux/inv_out 74.6 40.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_14/read_mux/level_1_5 73.8 16.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_14/read_mux/level_1_7 73.8 21.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_14/read_mux/level_1_12 73.8 33.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_14/read_mux/level_1_9 73.8 26.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_14/read_mux/level_1_1 73.8 7.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_14/read_mux/level_1_4 73.8 14.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_14/read_mux/level_5_0 74.6 21.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_14/read_mux/level_1_8 73.8 24.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_14/read_mux/level_1_2 73.8 9.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_14/read_mux/level_1_6 73.8 19.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_14/read_mux/level_1_14 73.8 38.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_14/read_mux/level_4_1 74.6 31.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_14/read_mux/level_2_6 74.6 33.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_15/MemoryLatch_reg_0 75.4 4.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_15/MemoryLatch_reg_14 75.4 38.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_15/MemoryLatch_reg_2 75.4 9.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_15/MemoryLatch_reg_8 75.4 24.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_15/MemoryLatch_reg_3 75.4 12.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_15/MemoryLatch_reg_7 75.4 21.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_15/MemoryLatch_reg_6 75.4 19.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_15/MemoryLatch_reg_5 75.4 16.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_15/MemoryLatch_reg_1 75.4 7.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_15/MemoryLatch_reg_13 75.4 36.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_15/MemoryLatch_reg_9 75.4 26.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_15/MemoryLatch_reg_10 75.4 28.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_15/MemoryLatch_reg_12 75.4 33.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_15/GDIN_reg 75.0 2.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_15/MemoryLatch_reg_4 75.4 14.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_15/MemoryLatch_reg_15 75.4 40.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_15/MemoryLatch_reg_11 75.4 31.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_15/read_mux/level_2_5 78.6 28.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_15/read_mux/level_2_4 78.6 24.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_15/read_mux/level_1_3 77.8 12.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_15/read_mux/inv_out 78.6 40.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_15/read_mux/level_3_2 78.6 26.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_15/read_mux/level_1_0 77.8 4.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_15/read_mux/level_2_1 78.6 9.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_15/read_mux/level_1_2 77.8 9.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_15/read_mux/level_2_2 78.6 14.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_15/read_mux/level_1_9 77.8 26.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_15/read_mux/level_2_7 78.6 38.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_15/read_mux/level_2_0 78.6 4.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_15/read_mux/level_1_11 77.8 31.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_15/read_mux/level_1_13 77.8 36.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_15/read_mux/level_3_1 78.6 16.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_15/read_mux/level_2_3 78.6 19.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_15/read_mux/level_1_10 77.8 28.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_15/read_mux/level_1_15 77.8 40.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_15/read_mux/level_1_5 77.8 16.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_15/read_mux/level_1_7 77.8 21.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_15/read_mux/level_3_0 78.6 7.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_15/read_mux/level_4_0 78.6 12.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_15/read_mux/level_5_0 78.6 21.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_15/read_mux/level_1_1 77.8 7.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_15/read_mux/level_1_4 77.8 14.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_15/read_mux/level_1_12 77.8 33.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_15/read_mux/level_1_8 77.8 24.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_15/read_mux/level_3_3 78.6 36.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_15/read_mux/level_1_6 77.8 19.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_15/read_mux/level_1_14 77.8 38.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_15/read_mux/level_4_1 78.6 31.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_15/read_mux/level_2_6 78.6 33.6
[06/20 18:40:43     29s] <CMD> placeInstance welltap_strip_2/welltap_4 79.4 9.6
[06/20 18:40:43     29s] <CMD> placeInstance welltap_strip_2/welltap_0 79.4 0.0
[06/20 18:40:43     29s] <CMD> placeInstance welltap_strip_2/welltap_2 79.4 4.8
[06/20 18:40:43     29s] <CMD> placeInstance welltap_strip_2/welltap_7 79.4 16.8
[06/20 18:40:43     29s] <CMD> placeInstance welltap_strip_2/welltap_10 79.4 24.0
[06/20 18:40:43     29s] <CMD> placeInstance welltap_strip_2/welltap_13 79.4 31.2
[06/20 18:40:43     29s] <CMD> placeInstance welltap_strip_2/welltap_1 79.4 2.4
[06/20 18:40:43     29s] <CMD> placeInstance welltap_strip_2/welltap_16 79.4 38.4
[06/20 18:40:43     29s] <CMD> placeInstance welltap_strip_2/welltap_11 79.4 26.4
[06/20 18:40:43     29s] <CMD> placeInstance welltap_strip_2/welltap_9 79.4 21.6
[06/20 18:40:43     29s] <CMD> placeInstance welltap_strip_2/welltap_6 79.4 14.4
[06/20 18:40:43     29s] <CMD> placeInstance welltap_strip_2/welltap_12 79.4 28.8
[06/20 18:40:43     29s] <CMD> placeInstance welltap_strip_2/welltap_15 79.4 36.0
[06/20 18:40:43     29s] <CMD> placeInstance welltap_strip_2/welltap_5 79.4 12.0
[06/20 18:40:43     29s] <CMD> placeInstance welltap_strip_2/welltap_3 79.4 7.2
[06/20 18:40:43     29s] <CMD> placeInstance welltap_strip_2/welltap_14 79.4 33.6
[06/20 18:40:43     29s] <CMD> placeInstance welltap_strip_2/welltap_8 79.4 19.2
[06/20 18:40:43     29s] <CMD> placeInstance welltap_strip_2/welltap_17 79.4 40.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_12/MemoryLatch_reg_13 63.4 36.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_12/MemoryLatch_reg_11 63.4 31.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_12/MemoryLatch_reg_14 63.4 38.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_12/MemoryLatch_reg_2 63.4 9.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_12/MemoryLatch_reg_8 63.4 24.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_12/MemoryLatch_reg_3 63.4 12.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_12/MemoryLatch_reg_7 63.4 21.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_12/MemoryLatch_reg_5 63.4 16.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_12/MemoryLatch_reg_1 63.4 7.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_12/GDIN_reg 63.4 0.0 -placed
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_12/MemoryLatch_reg_9 63.4 26.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_12/MemoryLatch_reg_10 63.4 28.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_12/MemoryLatch_reg_12 63.4 33.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_12/MemoryLatch_reg_0 63.4 4.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_12/MemoryLatch_reg_4 63.4 14.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_12/MemoryLatch_reg_15 63.4 40.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_12/MemoryLatch_reg_6 63.4 19.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_12/read_mux/level_2_5 66.6 28.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_12/read_mux/level_2_4 66.6 24.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_12/read_mux/level_1_3 65.8 12.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_12/read_mux/level_1_0 65.8 4.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_12/read_mux/level_3_2 66.6 26.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_12/read_mux/level_3_0 66.6 7.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_12/read_mux/level_2_1 66.6 9.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_12/read_mux/level_3_3 66.6 36.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_12/read_mux/level_2_2 66.6 14.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_12/read_mux/level_4_0 66.6 12.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_12/read_mux/level_2_7 66.6 38.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_12/read_mux/level_2_0 66.6 4.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_12/read_mux/level_1_11 65.8 31.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_12/read_mux/level_1_15 65.8 40.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_12/read_mux/level_3_1 66.6 16.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_12/read_mux/level_2_3 66.6 19.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_12/read_mux/level_1_10 65.8 28.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_12/read_mux/level_1_13 65.8 36.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_12/read_mux/inv_out 66.6 40.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_12/read_mux/level_1_5 65.8 16.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_12/read_mux/level_1_7 65.8 21.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_12/read_mux/level_1_12 65.8 33.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_12/read_mux/level_1_9 65.8 26.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_12/read_mux/level_1_1 65.8 7.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_12/read_mux/level_1_4 65.8 14.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_12/read_mux/level_5_0 66.6 21.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_12/read_mux/level_1_8 65.8 24.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_12/read_mux/level_1_2 65.8 9.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_12/read_mux/level_1_6 65.8 19.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_12/read_mux/level_1_14 65.8 38.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_12/read_mux/level_4_1 66.6 31.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_12/read_mux/level_2_6 66.6 33.6
[06/20 18:40:43     29s] <CMD> placeInstance rwlBuff_strip_1/rwlBuff_2 34.0 9.6
[06/20 18:40:43     29s] <CMD> placeInstance rwlBuff_strip_1/rwlBuff_11 34.0 31.2
[06/20 18:40:43     29s] <CMD> placeInstance rwlBuff_strip_1/rwlBuff_6 34.0 19.2
[06/20 18:40:43     29s] <CMD> placeInstance rwlBuff_strip_1/rwlBuff_5 34.0 16.8
[06/20 18:40:43     29s] <CMD> placeInstance rwlBuff_strip_1/rwlBuff_3 34.0 12.0
[06/20 18:40:43     29s] <CMD> placeInstance rwlBuff_strip_1/rwlBuff_14 34.0 38.4
[06/20 18:40:43     29s] <CMD> placeInstance rwlBuff_strip_1/rwlBuff_0 34.0 4.8
[06/20 18:40:43     29s] <CMD> placeInstance rwlBuff_strip_1/rwlBuff_8 34.0 24.0
[06/20 18:40:43     29s] <CMD> placeInstance rwlBuff_strip_1/rwlBuff_13 34.0 36.0
[06/20 18:40:43     29s] <CMD> placeInstance rwlBuff_strip_1/rwlBuff_12 34.0 33.6
[06/20 18:40:43     29s] <CMD> placeInstance rwlBuff_strip_1/rwlBuff_7 34.0 21.6
[06/20 18:40:43     29s] <CMD> placeInstance rwlBuff_strip_1/rwlBuff_10 34.0 28.8
[06/20 18:40:43     29s] <CMD> placeInstance rwlBuff_strip_1/rwlBuff_1 34.0 7.2
[06/20 18:40:43     29s] <CMD> placeInstance rwlBuff_strip_1/rwlBuff_15 34.0 40.8
[06/20 18:40:43     29s] <CMD> placeInstance rwlBuff_strip_1/rwlBuff_4 34.0 14.4
[06/20 18:40:43     29s] <CMD> placeInstance rwlBuff_strip_1/rwlBuff_9 34.0 26.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_4/MemoryLatch_reg_13 18.0 36.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_4/MemoryLatch_reg_11 18.0 31.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_4/MemoryLatch_reg_14 18.0 38.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_4/MemoryLatch_reg_2 18.0 9.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_4/MemoryLatch_reg_8 18.0 24.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_4/MemoryLatch_reg_3 18.0 12.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_4/MemoryLatch_reg_7 18.0 21.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_4/MemoryLatch_reg_5 18.0 16.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_4/MemoryLatch_reg_1 18.0 7.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_4/GDIN_reg 18.0 0.0 -placed
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_4/MemoryLatch_reg_9 18.0 26.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_4/MemoryLatch_reg_10 18.0 28.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_4/MemoryLatch_reg_12 18.0 33.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_4/MemoryLatch_reg_0 18.0 4.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_4/MemoryLatch_reg_4 18.0 14.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_4/MemoryLatch_reg_15 18.0 40.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_4/MemoryLatch_reg_6 18.0 19.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_4/read_mux/level_2_5 21.2 28.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_4/read_mux/level_2_4 21.2 24.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_4/read_mux/level_1_3 20.4 12.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_4/read_mux/level_1_0 20.4 4.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_4/read_mux/level_3_2 21.2 26.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_4/read_mux/level_3_0 21.2 7.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_4/read_mux/level_2_1 21.2 9.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_4/read_mux/level_3_3 21.2 36.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_4/read_mux/level_2_2 21.2 14.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_4/read_mux/level_4_0 21.2 12.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_4/read_mux/level_2_7 21.2 38.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_4/read_mux/level_2_0 21.2 4.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_4/read_mux/level_1_11 20.4 31.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_4/read_mux/level_1_15 20.4 40.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_4/read_mux/level_3_1 21.2 16.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_4/read_mux/level_2_3 21.2 19.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_4/read_mux/level_1_10 20.4 28.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_4/read_mux/level_1_13 20.4 36.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_4/read_mux/inv_out 21.2 40.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_4/read_mux/level_1_5 20.4 16.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_4/read_mux/level_1_7 20.4 21.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_4/read_mux/level_1_12 20.4 33.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_4/read_mux/level_1_9 20.4 26.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_4/read_mux/level_1_1 20.4 7.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_4/read_mux/level_1_4 20.4 14.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_4/read_mux/level_5_0 21.2 21.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_4/read_mux/level_1_8 20.4 24.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_4/read_mux/level_1_2 20.4 9.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_4/read_mux/level_1_6 20.4 19.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_4/read_mux/level_1_14 20.4 38.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_4/read_mux/level_4_1 21.2 31.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_4/read_mux/level_2_6 21.2 33.6
[06/20 18:40:43     29s] <CMD> placeInstance write_decoder/PostDec_05 43.0 14.4
[06/20 18:40:43     29s] <CMD> placeInstance write_decoder/PostDec_01 43.0 4.8
[06/20 18:40:43     29s] <CMD> placeInstance write_decoder/PostDec_09 43.0 24.0
[06/20 18:40:43     29s] <CMD> placeInstance write_decoder/PostDec_13 43.0 33.6
[06/20 18:40:43     29s] <CMD> placeInstance write_decoder/PostDec_10 43.0 26.4
[06/20 18:40:43     29s] <CMD> placeInstance write_decoder/PreDec_1/NAND2_3 46.2 2.4 -placed
[06/20 18:40:43     29s] <CMD> placeInstance write_decoder/PreDec_1/NAND2_1 43.8 2.4 -placed
[06/20 18:40:43     29s] <CMD> placeInstance write_decoder/PreDec_1/NAND2_0 42.6 2.4 -placed
[06/20 18:40:43     29s] <CMD> placeInstance write_decoder/PreDec_1/in_1_not 42.0 2.4 -placed
[06/20 18:40:43     29s] <CMD> placeInstance write_decoder/PreDec_1/NAND2_2 45.0 2.4 -placed
[06/20 18:40:43     29s] <CMD> placeInstance write_decoder/PreDec_1/in_0_not 41.4 2.4 -placed
[06/20 18:40:43     29s] <CMD> placeInstance write_decoder/PostDec_02 43.0 7.2
[06/20 18:40:43     29s] <CMD> placeInstance write_decoder/PostDec_12 43.0 31.2
[06/20 18:40:43     29s] <CMD> placeInstance write_decoder/PostDec_04 43.0 12.0
[06/20 18:40:43     29s] <CMD> placeInstance write_decoder/PreDec_0/NAND2_3 46.2 0.0 -placed
[06/20 18:40:43     29s] <CMD> placeInstance write_decoder/PreDec_0/NAND2_1 43.8 0.0 -placed
[06/20 18:40:43     29s] <CMD> placeInstance write_decoder/PreDec_0/NAND2_0 42.6 0.0 -placed
[06/20 18:40:43     29s] <CMD> placeInstance write_decoder/PreDec_0/in_1_not 42.0 0.0 -placed
[06/20 18:40:43     29s] <CMD> placeInstance write_decoder/PreDec_0/NAND2_2 45.0 0.0 -placed
[06/20 18:40:43     29s] <CMD> placeInstance write_decoder/PreDec_0/in_0_not 41.4 0.0 -placed
[06/20 18:40:43     29s] <CMD> placeInstance write_decoder/PostDec_06 43.0 16.8
[06/20 18:40:43     29s] <CMD> placeInstance write_decoder/PostDec_11 43.0 28.8
[06/20 18:40:43     29s] <CMD> placeInstance write_decoder/PostDec_15 43.0 38.4
[06/20 18:40:43     29s] <CMD> placeInstance write_decoder/PostDec_14 43.0 36.0
[06/20 18:40:43     29s] <CMD> placeInstance write_decoder/PostDec_00 43.0 2.4
[06/20 18:40:43     29s] <CMD> placeInstance write_decoder/PostDec_03 43.0 9.6
[06/20 18:40:43     29s] <CMD> placeInstance write_decoder/PostDec_08 43.0 21.6
[06/20 18:40:43     29s] <CMD> placeInstance write_decoder/PostDec_07 43.0 19.2
[06/20 18:40:43     29s] <CMD> placeInstance rwlBuff_strip_0/rwlBuff_2 16.4 9.6
[06/20 18:40:43     29s] <CMD> placeInstance rwlBuff_strip_0/rwlBuff_11 16.4 31.2
[06/20 18:40:43     29s] <CMD> placeInstance rwlBuff_strip_0/rwlBuff_6 16.4 19.2
[06/20 18:40:43     29s] <CMD> placeInstance rwlBuff_strip_0/rwlBuff_5 16.4 16.8
[06/20 18:40:43     29s] <CMD> placeInstance rwlBuff_strip_0/rwlBuff_3 16.4 12.0
[06/20 18:40:43     29s] <CMD> placeInstance rwlBuff_strip_0/rwlBuff_14 16.4 38.4
[06/20 18:40:43     29s] <CMD> placeInstance rwlBuff_strip_0/rwlBuff_0 16.4 4.8
[06/20 18:40:43     29s] <CMD> placeInstance rwlBuff_strip_0/rwlBuff_8 16.4 24.0
[06/20 18:40:43     29s] <CMD> placeInstance rwlBuff_strip_0/rwlBuff_13 16.4 36.0
[06/20 18:40:43     29s] <CMD> placeInstance rwlBuff_strip_0/rwlBuff_12 16.4 33.6
[06/20 18:40:43     29s] <CMD> placeInstance rwlBuff_strip_0/rwlBuff_7 16.4 21.6
[06/20 18:40:43     29s] <CMD> placeInstance rwlBuff_strip_0/rwlBuff_10 16.4 28.8
[06/20 18:40:43     29s] <CMD> placeInstance rwlBuff_strip_0/rwlBuff_1 16.4 7.2
[06/20 18:40:43     29s] <CMD> placeInstance rwlBuff_strip_0/rwlBuff_15 16.4 40.8
[06/20 18:40:43     29s] <CMD> placeInstance rwlBuff_strip_0/rwlBuff_4 16.4 14.4
[06/20 18:40:43     29s] <CMD> placeInstance rwlBuff_strip_0/rwlBuff_9 16.4 26.4
[06/20 18:40:43     29s] <CMD> placeInstance welltap_strip_1/welltap_4 49.4 9.6
[06/20 18:40:43     29s] <CMD> placeInstance welltap_strip_1/welltap_0 49.4 0.0
[06/20 18:40:43     29s] <CMD> placeInstance welltap_strip_1/welltap_2 49.4 4.8
[06/20 18:40:43     29s] <CMD> placeInstance welltap_strip_1/welltap_7 49.4 16.8
[06/20 18:40:43     29s] <CMD> placeInstance welltap_strip_1/welltap_10 49.4 24.0
[06/20 18:40:43     29s] <CMD> placeInstance welltap_strip_1/welltap_13 49.4 31.2
[06/20 18:40:43     29s] <CMD> placeInstance welltap_strip_1/welltap_1 49.4 2.4
[06/20 18:40:43     29s] <CMD> placeInstance welltap_strip_1/welltap_16 49.4 38.4
[06/20 18:40:43     29s] <CMD> placeInstance welltap_strip_1/welltap_11 49.4 26.4
[06/20 18:40:43     29s] <CMD> placeInstance welltap_strip_1/welltap_9 49.4 21.6
[06/20 18:40:43     29s] <CMD> placeInstance welltap_strip_1/welltap_6 49.4 14.4
[06/20 18:40:43     29s] <CMD> placeInstance welltap_strip_1/welltap_12 49.4 28.8
[06/20 18:40:43     29s] <CMD> placeInstance welltap_strip_1/welltap_15 49.4 36.0
[06/20 18:40:43     29s] <CMD> placeInstance welltap_strip_1/welltap_5 49.4 12.0
[06/20 18:40:43     29s] <CMD> placeInstance welltap_strip_1/welltap_3 49.4 7.2
[06/20 18:40:43     29s] <CMD> placeInstance welltap_strip_1/welltap_14 49.4 33.6
[06/20 18:40:43     29s] <CMD> placeInstance welltap_strip_1/welltap_8 49.4 19.2
[06/20 18:40:43     29s] <CMD> placeInstance welltap_strip_1/welltap_17 49.4 40.8
[06/20 18:40:43     29s] <CMD> placeInstance welltap_strip_0/welltap_4 0.0 9.6
[06/20 18:40:43     29s] <CMD> placeInstance welltap_strip_0/welltap_0 0.0 0.0
[06/20 18:40:43     29s] <CMD> placeInstance welltap_strip_0/welltap_2 0.0 4.8
[06/20 18:40:43     29s] <CMD> placeInstance welltap_strip_0/welltap_7 0.0 16.8
[06/20 18:40:43     29s] <CMD> placeInstance welltap_strip_0/welltap_10 0.0 24.0
[06/20 18:40:43     29s] <CMD> placeInstance welltap_strip_0/welltap_13 0.0 31.2
[06/20 18:40:43     29s] <CMD> placeInstance welltap_strip_0/welltap_1 0.0 2.4
[06/20 18:40:43     29s] <CMD> placeInstance welltap_strip_0/welltap_16 0.0 38.4
[06/20 18:40:43     29s] <CMD> placeInstance welltap_strip_0/welltap_11 0.0 26.4
[06/20 18:40:43     29s] <CMD> placeInstance welltap_strip_0/welltap_9 0.0 21.6
[06/20 18:40:43     29s] <CMD> placeInstance welltap_strip_0/welltap_6 0.0 14.4
[06/20 18:40:43     29s] <CMD> placeInstance welltap_strip_0/welltap_12 0.0 28.8
[06/20 18:40:43     29s] <CMD> placeInstance welltap_strip_0/welltap_15 0.0 36.0
[06/20 18:40:43     29s] <CMD> placeInstance welltap_strip_0/welltap_5 0.0 12.0
[06/20 18:40:43     29s] <CMD> placeInstance welltap_strip_0/welltap_3 0.0 7.2
[06/20 18:40:43     29s] <CMD> placeInstance welltap_strip_0/welltap_14 0.0 33.6
[06/20 18:40:43     29s] <CMD> placeInstance welltap_strip_0/welltap_8 0.0 19.2
[06/20 18:40:43     29s] <CMD> placeInstance welltap_strip_0/welltap_17 0.0 40.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_10/MemoryLatch_reg_13 53.8 36.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_10/MemoryLatch_reg_11 53.8 31.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_10/MemoryLatch_reg_14 53.8 38.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_10/MemoryLatch_reg_2 53.8 9.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_10/MemoryLatch_reg_8 53.8 24.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_10/MemoryLatch_reg_3 53.8 12.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_10/MemoryLatch_reg_7 53.8 21.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_10/MemoryLatch_reg_5 53.8 16.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_10/MemoryLatch_reg_1 53.8 7.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_10/GDIN_reg 53.8 0.0 -placed
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_10/MemoryLatch_reg_9 53.8 26.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_10/MemoryLatch_reg_10 53.8 28.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_10/MemoryLatch_reg_12 53.8 33.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_10/MemoryLatch_reg_0 53.8 4.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_10/MemoryLatch_reg_4 53.8 14.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_10/MemoryLatch_reg_15 53.8 40.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_10/MemoryLatch_reg_6 53.8 19.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_10/read_mux/level_2_5 57.0 28.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_10/read_mux/level_2_4 57.0 24.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_10/read_mux/level_1_3 56.2 12.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_10/read_mux/level_1_0 56.2 4.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_10/read_mux/level_3_2 57.0 26.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_10/read_mux/level_3_0 57.0 7.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_10/read_mux/level_2_1 57.0 9.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_10/read_mux/level_3_3 57.0 36.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_10/read_mux/level_2_2 57.0 14.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_10/read_mux/level_4_0 57.0 12.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_10/read_mux/level_2_7 57.0 38.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_10/read_mux/level_2_0 57.0 4.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_10/read_mux/level_1_11 56.2 31.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_10/read_mux/level_1_15 56.2 40.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_10/read_mux/level_3_1 57.0 16.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_10/read_mux/level_2_3 57.0 19.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_10/read_mux/level_1_10 56.2 28.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_10/read_mux/level_1_13 56.2 36.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_10/read_mux/inv_out 57.0 40.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_10/read_mux/level_1_5 56.2 16.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_10/read_mux/level_1_7 56.2 21.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_10/read_mux/level_1_12 56.2 33.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_10/read_mux/level_1_9 56.2 26.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_10/read_mux/level_1_1 56.2 7.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_10/read_mux/level_1_4 56.2 14.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_10/read_mux/level_5_0 57.0 21.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_10/read_mux/level_1_8 56.2 24.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_10/read_mux/level_1_2 56.2 9.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_10/read_mux/level_1_6 56.2 19.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_10/read_mux/level_1_14 56.2 38.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_10/read_mux/level_4_1 57.0 31.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_10/read_mux/level_2_6 57.0 33.6
[06/20 18:40:43     29s] <CMD> placeInstance GWCLK_gate 38.0 2.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_2/MemoryLatch_reg_13 8.4 36.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_2/MemoryLatch_reg_11 8.4 31.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_2/MemoryLatch_reg_14 8.4 38.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_2/MemoryLatch_reg_2 8.4 9.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_2/MemoryLatch_reg_8 8.4 24.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_2/MemoryLatch_reg_3 8.4 12.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_2/MemoryLatch_reg_7 8.4 21.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_2/MemoryLatch_reg_5 8.4 16.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_2/MemoryLatch_reg_1 8.4 7.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_2/GDIN_reg 8.4 0.0 -placed
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_2/MemoryLatch_reg_9 8.4 26.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_2/MemoryLatch_reg_10 8.4 28.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_2/MemoryLatch_reg_12 8.4 33.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_2/MemoryLatch_reg_0 8.4 4.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_2/MemoryLatch_reg_4 8.4 14.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_2/MemoryLatch_reg_15 8.4 40.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_2/MemoryLatch_reg_6 8.4 19.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_2/read_mux/level_2_5 11.6 28.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_2/read_mux/level_2_4 11.6 24.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_2/read_mux/level_1_3 10.8 12.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_2/read_mux/level_1_0 10.8 4.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_2/read_mux/level_3_2 11.6 26.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_2/read_mux/level_3_0 11.6 7.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_2/read_mux/level_2_1 11.6 9.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_2/read_mux/level_3_3 11.6 36.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_2/read_mux/level_2_2 11.6 14.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_2/read_mux/level_4_0 11.6 12.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_2/read_mux/level_2_7 11.6 38.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_2/read_mux/level_2_0 11.6 4.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_2/read_mux/level_1_11 10.8 31.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_2/read_mux/level_1_15 10.8 40.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_2/read_mux/level_3_1 11.6 16.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_2/read_mux/level_2_3 11.6 19.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_2/read_mux/level_1_10 10.8 28.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_2/read_mux/level_1_13 10.8 36.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_2/read_mux/inv_out 11.6 40.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_2/read_mux/level_1_5 10.8 16.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_2/read_mux/level_1_7 10.8 21.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_2/read_mux/level_1_12 10.8 33.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_2/read_mux/level_1_9 10.8 26.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_2/read_mux/level_1_1 10.8 7.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_2/read_mux/level_1_4 10.8 14.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_2/read_mux/level_5_0 11.6 21.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_2/read_mux/level_1_8 10.8 24.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_2/read_mux/level_1_2 10.8 9.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_2/read_mux/level_1_6 10.8 19.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_2/read_mux/level_1_14 10.8 38.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_2/read_mux/level_4_1 11.6 31.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_2/read_mux/level_2_6 11.6 33.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_3/MemoryLatch_reg_0 12.4 4.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_3/MemoryLatch_reg_14 12.4 38.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_3/MemoryLatch_reg_2 12.4 9.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_3/MemoryLatch_reg_8 12.4 24.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_3/MemoryLatch_reg_3 12.4 12.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_3/MemoryLatch_reg_7 12.4 21.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_3/MemoryLatch_reg_6 12.4 19.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_3/MemoryLatch_reg_5 12.4 16.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_3/MemoryLatch_reg_1 12.4 7.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_3/MemoryLatch_reg_13 12.4 36.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_3/MemoryLatch_reg_9 12.4 26.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_3/MemoryLatch_reg_10 12.4 28.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_3/MemoryLatch_reg_12 12.4 33.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_3/GDIN_reg 12.0 2.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_3/MemoryLatch_reg_4 12.4 14.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_3/MemoryLatch_reg_15 12.4 40.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_3/MemoryLatch_reg_11 12.4 31.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_3/read_mux/level_2_5 15.6 28.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_3/read_mux/level_2_4 15.6 24.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_3/read_mux/level_1_3 14.8 12.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_3/read_mux/inv_out 15.6 40.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_3/read_mux/level_3_2 15.6 26.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_3/read_mux/level_1_0 14.8 4.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_3/read_mux/level_2_1 15.6 9.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_3/read_mux/level_1_2 14.8 9.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_3/read_mux/level_2_2 15.6 14.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_3/read_mux/level_1_9 14.8 26.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_3/read_mux/level_2_7 15.6 38.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_3/read_mux/level_2_0 15.6 4.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_3/read_mux/level_1_11 14.8 31.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_3/read_mux/level_1_13 14.8 36.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_3/read_mux/level_3_1 15.6 16.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_3/read_mux/level_2_3 15.6 19.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_3/read_mux/level_1_10 14.8 28.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_3/read_mux/level_1_15 14.8 40.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_3/read_mux/level_1_5 14.8 16.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_3/read_mux/level_1_7 14.8 21.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_3/read_mux/level_3_0 15.6 7.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_3/read_mux/level_4_0 15.6 12.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_3/read_mux/level_5_0 15.6 21.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_3/read_mux/level_1_1 14.8 7.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_3/read_mux/level_1_4 14.8 14.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_3/read_mux/level_1_12 14.8 33.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_3/read_mux/level_1_8 14.8 24.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_3/read_mux/level_3_3 15.6 36.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_3/read_mux/level_1_6 14.8 19.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_3/read_mux/level_1_14 14.8 38.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_3/read_mux/level_4_1 15.6 31.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_3/read_mux/level_2_6 15.6 33.6
[06/20 18:40:43     29s] <CMD> placeInstance rwlBuff_strip_2/rwlBuff_2 43.8 9.6
[06/20 18:40:43     29s] <CMD> placeInstance rwlBuff_strip_2/rwlBuff_11 43.8 31.2
[06/20 18:40:43     29s] <CMD> placeInstance rwlBuff_strip_2/rwlBuff_6 43.8 19.2
[06/20 18:40:43     29s] <CMD> placeInstance rwlBuff_strip_2/rwlBuff_5 43.8 16.8
[06/20 18:40:43     29s] <CMD> placeInstance rwlBuff_strip_2/rwlBuff_3 43.8 12.0
[06/20 18:40:43     29s] <CMD> placeInstance rwlBuff_strip_2/rwlBuff_14 43.8 38.4
[06/20 18:40:43     29s] <CMD> placeInstance rwlBuff_strip_2/rwlBuff_0 43.8 4.8
[06/20 18:40:43     29s] <CMD> placeInstance rwlBuff_strip_2/rwlBuff_8 43.8 24.0
[06/20 18:40:43     29s] <CMD> placeInstance rwlBuff_strip_2/rwlBuff_13 43.8 36.0
[06/20 18:40:43     29s] <CMD> placeInstance rwlBuff_strip_2/rwlBuff_12 43.8 33.6
[06/20 18:40:43     29s] <CMD> placeInstance rwlBuff_strip_2/rwlBuff_7 43.8 21.6
[06/20 18:40:43     29s] <CMD> placeInstance rwlBuff_strip_2/rwlBuff_10 43.8 28.8
[06/20 18:40:43     29s] <CMD> placeInstance rwlBuff_strip_2/rwlBuff_1 43.8 7.2
[06/20 18:40:43     29s] <CMD> placeInstance rwlBuff_strip_2/rwlBuff_15 43.8 40.8
[06/20 18:40:43     29s] <CMD> placeInstance rwlBuff_strip_2/rwlBuff_4 43.8 14.4
[06/20 18:40:43     29s] <CMD> placeInstance rwlBuff_strip_2/rwlBuff_9 43.8 26.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_7/MemoryLatch_reg_0 30.0 4.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_7/MemoryLatch_reg_14 30.0 38.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_7/MemoryLatch_reg_2 30.0 9.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_7/MemoryLatch_reg_8 30.0 24.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_7/MemoryLatch_reg_3 30.0 12.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_7/MemoryLatch_reg_7 30.0 21.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_7/MemoryLatch_reg_6 30.0 19.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_7/MemoryLatch_reg_5 30.0 16.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_7/MemoryLatch_reg_1 30.0 7.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_7/MemoryLatch_reg_13 30.0 36.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_7/MemoryLatch_reg_9 30.0 26.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_7/MemoryLatch_reg_10 30.0 28.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_7/MemoryLatch_reg_12 30.0 33.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_7/GDIN_reg 29.6 2.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_7/MemoryLatch_reg_4 30.0 14.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_7/MemoryLatch_reg_15 30.0 40.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_7/MemoryLatch_reg_11 30.0 31.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_7/read_mux/level_2_5 33.2 28.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_7/read_mux/level_2_4 33.2 24.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_7/read_mux/level_1_3 32.4 12.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_7/read_mux/inv_out 33.2 40.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_7/read_mux/level_3_2 33.2 26.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_7/read_mux/level_1_0 32.4 4.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_7/read_mux/level_2_1 33.2 9.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_7/read_mux/level_1_2 32.4 9.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_7/read_mux/level_2_2 33.2 14.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_7/read_mux/level_1_9 32.4 26.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_7/read_mux/level_2_7 33.2 38.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_7/read_mux/level_2_0 33.2 4.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_7/read_mux/level_1_11 32.4 31.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_7/read_mux/level_1_13 32.4 36.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_7/read_mux/level_3_1 33.2 16.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_7/read_mux/level_2_3 33.2 19.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_7/read_mux/level_1_10 32.4 28.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_7/read_mux/level_1_15 32.4 40.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_7/read_mux/level_1_5 32.4 16.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_7/read_mux/level_1_7 32.4 21.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_7/read_mux/level_3_0 33.2 7.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_7/read_mux/level_4_0 33.2 12.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_7/read_mux/level_5_0 33.2 21.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_7/read_mux/level_1_1 32.4 7.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_7/read_mux/level_1_4 32.4 14.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_7/read_mux/level_1_12 32.4 33.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_7/read_mux/level_1_8 32.4 24.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_7/read_mux/level_3_3 33.2 36.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_7/read_mux/level_1_6 32.4 19.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_7/read_mux/level_1_14 32.4 38.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_7/read_mux/level_4_1 33.2 31.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_7/read_mux/level_2_6 33.2 33.6
[06/20 18:40:43     29s] <CMD> placeInstance GRCLK_gate 38.0 4.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_11/MemoryLatch_reg_0 57.8 4.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_11/MemoryLatch_reg_14 57.8 38.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_11/MemoryLatch_reg_2 57.8 9.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_11/MemoryLatch_reg_8 57.8 24.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_11/MemoryLatch_reg_3 57.8 12.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_11/MemoryLatch_reg_7 57.8 21.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_11/MemoryLatch_reg_6 57.8 19.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_11/MemoryLatch_reg_5 57.8 16.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_11/MemoryLatch_reg_1 57.8 7.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_11/MemoryLatch_reg_13 57.8 36.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_11/MemoryLatch_reg_9 57.8 26.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_11/MemoryLatch_reg_10 57.8 28.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_11/MemoryLatch_reg_12 57.8 33.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_11/GDIN_reg 57.4 2.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_11/MemoryLatch_reg_4 57.8 14.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_11/MemoryLatch_reg_15 57.8 40.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_11/MemoryLatch_reg_11 57.8 31.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_11/read_mux/level_2_5 61.0 28.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_11/read_mux/level_2_4 61.0 24.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_11/read_mux/level_1_3 60.2 12.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_11/read_mux/inv_out 61.0 40.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_11/read_mux/level_3_2 61.0 26.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_11/read_mux/level_1_0 60.2 4.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_11/read_mux/level_2_1 61.0 9.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_11/read_mux/level_1_2 60.2 9.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_11/read_mux/level_2_2 61.0 14.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_11/read_mux/level_1_9 60.2 26.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_11/read_mux/level_2_7 61.0 38.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_11/read_mux/level_2_0 61.0 4.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_11/read_mux/level_1_11 60.2 31.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_11/read_mux/level_1_13 60.2 36.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_11/read_mux/level_3_1 61.0 16.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_11/read_mux/level_2_3 61.0 19.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_11/read_mux/level_1_10 60.2 28.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_11/read_mux/level_1_15 60.2 40.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_11/read_mux/level_1_5 60.2 16.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_11/read_mux/level_1_7 60.2 21.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_11/read_mux/level_3_0 61.0 7.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_11/read_mux/level_4_0 61.0 12.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_11/read_mux/level_5_0 61.0 21.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_11/read_mux/level_1_1 60.2 7.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_11/read_mux/level_1_4 60.2 14.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_11/read_mux/level_1_12 60.2 33.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_11/read_mux/level_1_8 60.2 24.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_11/read_mux/level_3_3 61.0 36.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_11/read_mux/level_1_6 60.2 19.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_11/read_mux/level_1_14 60.2 38.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_11/read_mux/level_4_1 61.0 31.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_11/read_mux/level_2_6 61.0 33.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_6/MemoryLatch_reg_13 26.0 36.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_6/MemoryLatch_reg_11 26.0 31.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_6/MemoryLatch_reg_14 26.0 38.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_6/MemoryLatch_reg_2 26.0 9.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_6/MemoryLatch_reg_8 26.0 24.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_6/MemoryLatch_reg_3 26.0 12.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_6/MemoryLatch_reg_7 26.0 21.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_6/MemoryLatch_reg_5 26.0 16.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_6/MemoryLatch_reg_1 26.0 7.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_6/GDIN_reg 26.0 0.0 -placed
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_6/MemoryLatch_reg_9 26.0 26.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_6/MemoryLatch_reg_10 26.0 28.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_6/MemoryLatch_reg_12 26.0 33.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_6/MemoryLatch_reg_0 26.0 4.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_6/MemoryLatch_reg_4 26.0 14.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_6/MemoryLatch_reg_15 26.0 40.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_6/MemoryLatch_reg_6 26.0 19.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_6/read_mux/level_2_5 29.2 28.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_6/read_mux/level_2_4 29.2 24.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_6/read_mux/level_1_3 28.4 12.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_6/read_mux/level_1_0 28.4 4.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_6/read_mux/level_3_2 29.2 26.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_6/read_mux/level_3_0 29.2 7.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_6/read_mux/level_2_1 29.2 9.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_6/read_mux/level_3_3 29.2 36.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_6/read_mux/level_2_2 29.2 14.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_6/read_mux/level_4_0 29.2 12.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_6/read_mux/level_2_7 29.2 38.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_6/read_mux/level_2_0 29.2 4.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_6/read_mux/level_1_11 28.4 31.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_6/read_mux/level_1_15 28.4 40.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_6/read_mux/level_3_1 29.2 16.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_6/read_mux/level_2_3 29.2 19.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_6/read_mux/level_1_10 28.4 28.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_6/read_mux/level_1_13 28.4 36.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_6/read_mux/inv_out 29.2 40.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_6/read_mux/level_1_5 28.4 16.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_6/read_mux/level_1_7 28.4 21.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_6/read_mux/level_1_12 28.4 33.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_6/read_mux/level_1_9 28.4 26.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_6/read_mux/level_1_1 28.4 7.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_6/read_mux/level_1_4 28.4 14.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_6/read_mux/level_5_0 29.2 21.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_6/read_mux/level_1_8 28.4 24.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_6/read_mux/level_1_2 28.4 9.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_6/read_mux/level_1_6 28.4 19.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_6/read_mux/level_1_14 28.4 38.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_6/read_mux/level_4_1 29.2 31.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_6/read_mux/level_2_6 29.2 33.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_8/MemoryLatch_reg_13 45.4 36.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_8/MemoryLatch_reg_11 45.4 31.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_8/MemoryLatch_reg_14 45.4 38.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_8/MemoryLatch_reg_2 45.4 9.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_8/MemoryLatch_reg_8 45.4 24.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_8/MemoryLatch_reg_3 45.4 12.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_8/MemoryLatch_reg_7 45.4 21.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_8/MemoryLatch_reg_5 45.4 16.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_8/MemoryLatch_reg_1 45.4 7.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_8/GDIN_reg 45.4 0.0 -placed
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_8/MemoryLatch_reg_9 45.4 26.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_8/MemoryLatch_reg_10 45.4 28.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_8/MemoryLatch_reg_12 45.4 33.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_8/MemoryLatch_reg_0 45.4 4.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_8/MemoryLatch_reg_4 45.4 14.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_8/MemoryLatch_reg_15 45.4 40.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_8/MemoryLatch_reg_6 45.4 19.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_8/read_mux/level_2_5 48.6 28.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_8/read_mux/level_2_4 48.6 24.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_8/read_mux/level_1_3 47.8 12.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_8/read_mux/level_1_0 47.8 4.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_8/read_mux/level_3_2 48.6 26.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_8/read_mux/level_3_0 48.6 7.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_8/read_mux/level_2_1 48.6 9.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_8/read_mux/level_3_3 48.6 36.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_8/read_mux/level_2_2 48.6 14.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_8/read_mux/level_4_0 48.6 12.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_8/read_mux/level_2_7 48.6 38.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_8/read_mux/level_2_0 48.6 4.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_8/read_mux/level_1_11 47.8 31.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_8/read_mux/level_1_15 47.8 40.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_8/read_mux/level_3_1 48.6 16.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_8/read_mux/level_2_3 48.6 19.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_8/read_mux/level_1_10 47.8 28.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_8/read_mux/level_1_13 47.8 36.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_8/read_mux/inv_out 48.6 40.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_8/read_mux/level_1_5 47.8 16.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_8/read_mux/level_1_7 47.8 21.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_8/read_mux/level_1_12 47.8 33.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_8/read_mux/level_1_9 47.8 26.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_8/read_mux/level_1_1 47.8 7.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_8/read_mux/level_1_4 47.8 14.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_8/read_mux/level_5_0 48.6 21.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_8/read_mux/level_1_8 47.8 24.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_8/read_mux/level_1_2 47.8 9.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_8/read_mux/level_1_6 47.8 19.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_8/read_mux/level_1_14 47.8 38.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_8/read_mux/level_4_1 48.6 31.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_8/read_mux/level_2_6 48.6 33.6
[06/20 18:40:43     29s] <CMD> placeInstance read_decoder/PostDec_05 35.6 14.4
[06/20 18:40:43     29s] <CMD> placeInstance read_decoder/PostDec_01 35.6 4.8
[06/20 18:40:43     29s] <CMD> placeInstance read_decoder/PostDec_09 35.6 24.0
[06/20 18:40:43     29s] <CMD> placeInstance read_decoder/PostDec_13 35.6 33.6
[06/20 18:40:43     29s] <CMD> placeInstance read_decoder/PostDec_10 35.6 26.4
[06/20 18:40:43     29s] <CMD> placeInstance read_decoder/PreDec_1/NAND2_3 38.8 2.4 -placed
[06/20 18:40:43     29s] <CMD> placeInstance read_decoder/PreDec_1/NAND2_1 36.4 2.4 -placed
[06/20 18:40:43     29s] <CMD> placeInstance read_decoder/PreDec_1/NAND2_0 35.2 2.4 -placed
[06/20 18:40:43     29s] <CMD> placeInstance read_decoder/PreDec_1/in_1_not 34.6 2.4 -placed
[06/20 18:40:43     29s] <CMD> placeInstance read_decoder/PreDec_1/NAND2_2 37.6 2.4 -placed
[06/20 18:40:43     29s] <CMD> placeInstance read_decoder/PreDec_1/in_0_not 34.0 2.4 -placed
[06/20 18:40:43     29s] <CMD> placeInstance read_decoder/PostDec_02 35.6 7.2
[06/20 18:40:43     29s] <CMD> placeInstance read_decoder/PostDec_12 35.6 31.2
[06/20 18:40:43     29s] <CMD> placeInstance read_decoder/PostDec_04 35.6 12.0
[06/20 18:40:43     29s] <CMD> placeInstance read_decoder/PreDec_0/NAND2_3 38.8 0.0 -placed
[06/20 18:40:43     29s] <CMD> placeInstance read_decoder/PreDec_0/NAND2_1 36.4 0.0 -placed
[06/20 18:40:43     29s] <CMD> placeInstance read_decoder/PreDec_0/NAND2_0 35.2 0.0 -placed
[06/20 18:40:43     29s] <CMD> placeInstance read_decoder/PreDec_0/in_1_not 34.6 0.0 -placed
[06/20 18:40:43     29s] <CMD> placeInstance read_decoder/PreDec_0/NAND2_2 37.6 0.0 -placed
[06/20 18:40:43     29s] <CMD> placeInstance read_decoder/PreDec_0/in_0_not 34.0 0.0 -placed
[06/20 18:40:43     29s] <CMD> placeInstance read_decoder/PostDec_06 35.6 16.8
[06/20 18:40:43     29s] <CMD> placeInstance read_decoder/PostDec_11 35.6 28.8
[06/20 18:40:43     29s] <CMD> placeInstance read_decoder/PostDec_15 35.6 38.4
[06/20 18:40:43     29s] <CMD> placeInstance read_decoder/PostDec_14 35.6 36.0
[06/20 18:40:43     29s] <CMD> placeInstance read_decoder/PostDec_00 35.6 2.4
[06/20 18:40:43     29s] <CMD> placeInstance read_decoder/PostDec_03 35.6 9.6
[06/20 18:40:43     29s] <CMD> placeInstance read_decoder/PostDec_08 35.6 21.6
[06/20 18:40:43     29s] <CMD> placeInstance read_decoder/PostDec_07 35.6 19.2
[06/20 18:40:43     29s] <CMD> placeInstance GDINCLK_gate 38.0 0.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_5/MemoryLatch_reg_0 22.0 4.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_5/MemoryLatch_reg_14 22.0 38.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_5/MemoryLatch_reg_2 22.0 9.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_5/MemoryLatch_reg_8 22.0 24.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_5/MemoryLatch_reg_3 22.0 12.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_5/MemoryLatch_reg_7 22.0 21.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_5/MemoryLatch_reg_6 22.0 19.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_5/MemoryLatch_reg_5 22.0 16.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_5/MemoryLatch_reg_1 22.0 7.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_5/MemoryLatch_reg_13 22.0 36.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_5/MemoryLatch_reg_9 22.0 26.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_5/MemoryLatch_reg_10 22.0 28.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_5/MemoryLatch_reg_12 22.0 33.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_5/GDIN_reg 21.6 2.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_5/MemoryLatch_reg_4 22.0 14.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_5/MemoryLatch_reg_15 22.0 40.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_5/MemoryLatch_reg_11 22.0 31.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_5/read_mux/level_2_5 25.2 28.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_5/read_mux/level_2_4 25.2 24.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_5/read_mux/level_1_3 24.4 12.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_5/read_mux/inv_out 25.2 40.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_5/read_mux/level_3_2 25.2 26.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_5/read_mux/level_1_0 24.4 4.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_5/read_mux/level_2_1 25.2 9.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_5/read_mux/level_1_2 24.4 9.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_5/read_mux/level_2_2 25.2 14.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_5/read_mux/level_1_9 24.4 26.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_5/read_mux/level_2_7 25.2 38.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_5/read_mux/level_2_0 25.2 4.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_5/read_mux/level_1_11 24.4 31.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_5/read_mux/level_1_13 24.4 36.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_5/read_mux/level_3_1 25.2 16.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_5/read_mux/level_2_3 25.2 19.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_5/read_mux/level_1_10 24.4 28.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_5/read_mux/level_1_15 24.4 40.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_5/read_mux/level_1_5 24.4 16.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_5/read_mux/level_1_7 24.4 21.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_5/read_mux/level_3_0 25.2 7.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_5/read_mux/level_4_0 25.2 12.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_5/read_mux/level_5_0 25.2 21.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_5/read_mux/level_1_1 24.4 7.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_5/read_mux/level_1_4 24.4 14.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_5/read_mux/level_1_12 24.4 33.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_5/read_mux/level_1_8 24.4 24.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_5/read_mux/level_3_3 25.2 36.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_5/read_mux/level_1_6 24.4 19.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_5/read_mux/level_1_14 24.4 38.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_5/read_mux/level_4_1 25.2 31.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_5/read_mux/level_2_6 25.2 33.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_0/MemoryLatch_reg_13 0.4 36.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_0/MemoryLatch_reg_11 0.4 31.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_0/MemoryLatch_reg_14 0.4 38.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_0/MemoryLatch_reg_2 0.4 9.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_0/MemoryLatch_reg_8 0.4 24.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_0/MemoryLatch_reg_3 0.4 12.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_0/MemoryLatch_reg_7 0.4 21.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_0/MemoryLatch_reg_5 0.4 16.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_0/MemoryLatch_reg_1 0.4 7.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_0/GDIN_reg 0.4 0.0 -placed
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_0/MemoryLatch_reg_9 0.4 26.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_0/MemoryLatch_reg_10 0.4 28.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_0/MemoryLatch_reg_12 0.4 33.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_0/MemoryLatch_reg_0 0.4 4.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_0/MemoryLatch_reg_4 0.4 14.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_0/MemoryLatch_reg_15 0.4 40.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_0/MemoryLatch_reg_6 0.4 19.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_0/read_mux/level_2_5 3.6 28.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_0/read_mux/level_2_4 3.6 24.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_0/read_mux/level_1_3 2.8 12.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_0/read_mux/level_1_0 2.8 4.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_0/read_mux/level_3_2 3.6 26.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_0/read_mux/level_3_0 3.6 7.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_0/read_mux/level_2_1 3.6 9.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_0/read_mux/level_3_3 3.6 36.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_0/read_mux/level_2_2 3.6 14.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_0/read_mux/level_4_0 3.6 12.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_0/read_mux/level_2_7 3.6 38.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_0/read_mux/level_2_0 3.6 4.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_0/read_mux/level_1_11 2.8 31.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_0/read_mux/level_1_15 2.8 40.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_0/read_mux/level_3_1 3.6 16.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_0/read_mux/level_2_3 3.6 19.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_0/read_mux/level_1_10 2.8 28.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_0/read_mux/level_1_13 2.8 36.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_0/read_mux/inv_out 3.6 40.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_0/read_mux/level_1_5 2.8 16.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_0/read_mux/level_1_7 2.8 21.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_0/read_mux/level_1_12 2.8 33.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_0/read_mux/level_1_9 2.8 26.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_0/read_mux/level_1_1 2.8 7.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_0/read_mux/level_1_4 2.8 14.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_0/read_mux/level_5_0 3.6 21.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_0/read_mux/level_1_8 2.8 24.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_0/read_mux/level_1_2 2.8 9.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_0/read_mux/level_1_6 2.8 19.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_0/read_mux/level_1_14 2.8 38.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_0/read_mux/level_4_1 3.6 31.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_0/read_mux/level_2_6 3.6 33.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_1/MemoryLatch_reg_0 4.4 4.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_1/MemoryLatch_reg_14 4.4 38.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_1/MemoryLatch_reg_2 4.4 9.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_1/MemoryLatch_reg_8 4.4 24.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_1/MemoryLatch_reg_3 4.4 12.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_1/MemoryLatch_reg_7 4.4 21.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_1/MemoryLatch_reg_6 4.4 19.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_1/MemoryLatch_reg_5 4.4 16.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_1/MemoryLatch_reg_1 4.4 7.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_1/MemoryLatch_reg_13 4.4 36.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_1/MemoryLatch_reg_9 4.4 26.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_1/MemoryLatch_reg_10 4.4 28.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_1/MemoryLatch_reg_12 4.4 33.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_1/GDIN_reg 4.0 2.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_1/MemoryLatch_reg_4 4.4 14.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_1/MemoryLatch_reg_15 4.4 40.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_1/MemoryLatch_reg_11 4.4 31.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_1/read_mux/level_2_5 7.6 28.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_1/read_mux/level_2_4 7.6 24.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_1/read_mux/level_1_3 6.8 12.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_1/read_mux/inv_out 7.6 40.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_1/read_mux/level_3_2 7.6 26.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_1/read_mux/level_1_0 6.8 4.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_1/read_mux/level_2_1 7.6 9.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_1/read_mux/level_1_2 6.8 9.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_1/read_mux/level_2_2 7.6 14.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_1/read_mux/level_1_9 6.8 26.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_1/read_mux/level_2_7 7.6 38.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_1/read_mux/level_2_0 7.6 4.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_1/read_mux/level_1_11 6.8 31.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_1/read_mux/level_1_13 6.8 36.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_1/read_mux/level_3_1 7.6 16.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_1/read_mux/level_2_3 7.6 19.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_1/read_mux/level_1_10 6.8 28.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_1/read_mux/level_1_15 6.8 40.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_1/read_mux/level_1_5 6.8 16.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_1/read_mux/level_1_7 6.8 21.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_1/read_mux/level_3_0 7.6 7.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_1/read_mux/level_4_0 7.6 12.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_1/read_mux/level_5_0 7.6 21.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_1/read_mux/level_1_1 6.8 7.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_1/read_mux/level_1_4 6.8 14.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_1/read_mux/level_1_12 6.8 33.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_1/read_mux/level_1_8 6.8 24.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_1/read_mux/level_3_3 7.6 36.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_1/read_mux/level_1_6 6.8 19.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_1/read_mux/level_1_14 6.8 38.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_1/read_mux/level_4_1 7.6 31.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_1/read_mux/level_2_6 7.6 33.6
[06/20 18:40:43     29s] <CMD> placeInstance rwlBuff_strip_3/rwlBuff_2 61.8 9.6
[06/20 18:40:43     29s] <CMD> placeInstance rwlBuff_strip_3/rwlBuff_11 61.8 31.2
[06/20 18:40:43     29s] <CMD> placeInstance rwlBuff_strip_3/rwlBuff_6 61.8 19.2
[06/20 18:40:43     29s] <CMD> placeInstance rwlBuff_strip_3/rwlBuff_5 61.8 16.8
[06/20 18:40:43     29s] <CMD> placeInstance rwlBuff_strip_3/rwlBuff_3 61.8 12.0
[06/20 18:40:43     29s] <CMD> placeInstance rwlBuff_strip_3/rwlBuff_14 61.8 38.4
[06/20 18:40:43     29s] <CMD> placeInstance rwlBuff_strip_3/rwlBuff_0 61.8 4.8
[06/20 18:40:43     29s] <CMD> placeInstance rwlBuff_strip_3/rwlBuff_8 61.8 24.0
[06/20 18:40:43     29s] <CMD> placeInstance rwlBuff_strip_3/rwlBuff_13 61.8 36.0
[06/20 18:40:43     29s] <CMD> placeInstance rwlBuff_strip_3/rwlBuff_12 61.8 33.6
[06/20 18:40:43     29s] <CMD> placeInstance rwlBuff_strip_3/rwlBuff_7 61.8 21.6
[06/20 18:40:43     29s] <CMD> placeInstance rwlBuff_strip_3/rwlBuff_10 61.8 28.8
[06/20 18:40:43     29s] <CMD> placeInstance rwlBuff_strip_3/rwlBuff_1 61.8 7.2
[06/20 18:40:43     29s] <CMD> placeInstance rwlBuff_strip_3/rwlBuff_15 61.8 40.8
[06/20 18:40:43     29s] <CMD> placeInstance rwlBuff_strip_3/rwlBuff_4 61.8 14.4
[06/20 18:40:43     29s] <CMD> placeInstance rwlBuff_strip_3/rwlBuff_9 61.8 26.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_9/MemoryLatch_reg_0 49.8 4.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_9/MemoryLatch_reg_14 49.8 38.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_9/MemoryLatch_reg_2 49.8 9.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_9/MemoryLatch_reg_8 49.8 24.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_9/MemoryLatch_reg_3 49.8 12.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_9/MemoryLatch_reg_7 49.8 21.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_9/MemoryLatch_reg_6 49.8 19.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_9/MemoryLatch_reg_5 49.8 16.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_9/MemoryLatch_reg_1 49.8 7.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_9/MemoryLatch_reg_13 49.8 36.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_9/MemoryLatch_reg_9 49.8 26.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_9/MemoryLatch_reg_10 49.8 28.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_9/MemoryLatch_reg_12 49.8 33.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_9/GDIN_reg 49.4 2.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_9/MemoryLatch_reg_4 49.8 14.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_9/MemoryLatch_reg_15 49.8 40.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_9/MemoryLatch_reg_11 49.8 31.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_9/read_mux/level_2_5 53.0 28.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_9/read_mux/level_2_4 53.0 24.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_9/read_mux/level_1_3 52.2 12.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_9/read_mux/inv_out 53.0 40.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_9/read_mux/level_3_2 53.0 26.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_9/read_mux/level_1_0 52.2 4.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_9/read_mux/level_2_1 53.0 9.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_9/read_mux/level_1_2 52.2 9.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_9/read_mux/level_2_2 53.0 14.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_9/read_mux/level_1_9 52.2 26.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_9/read_mux/level_2_7 53.0 38.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_9/read_mux/level_2_0 53.0 4.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_9/read_mux/level_1_11 52.2 31.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_9/read_mux/level_1_13 52.2 36.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_9/read_mux/level_3_1 53.0 16.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_9/read_mux/level_2_3 53.0 19.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_9/read_mux/level_1_10 52.2 28.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_9/read_mux/level_1_15 52.2 40.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_9/read_mux/level_1_5 52.2 16.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_9/read_mux/level_1_7 52.2 21.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_9/read_mux/level_3_0 53.0 7.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_9/read_mux/level_4_0 53.0 12.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_9/read_mux/level_5_0 53.0 21.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_9/read_mux/level_1_1 52.2 7.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_9/read_mux/level_1_4 52.2 14.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_9/read_mux/level_1_12 52.2 33.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_9/read_mux/level_1_8 52.2 24.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_9/read_mux/level_3_3 53.0 36.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_9/read_mux/level_1_6 52.2 19.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_9/read_mux/level_1_14 52.2 38.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_9/read_mux/level_4_1 53.0 31.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_9/read_mux/level_2_6 53.0 33.6
[06/20 18:40:43     29s] <CMD> placeInstance MidGap_DGWCLK/DGWClkRightBuff_10 41.4 28.8
[06/20 18:40:43     29s] <CMD> placeInstance MidGap_DGWCLK/DGWClkLeftBuff_1 36.4 7.2
[06/20 18:40:43     29s] <CMD> placeInstance MidGap_DGWCLK/DGWClkRightBuff_13 41.4 36.0
[06/20 18:40:43     29s] <CMD> placeInstance MidGap_DGWCLK/DGWClkLeftBuff_7 36.4 21.6
[06/20 18:40:43     29s] <CMD> placeInstance MidGap_DGWCLK/DGWCLK_gate_8 38.0 24.0
[06/20 18:40:43     29s] <CMD> placeInstance MidGap_DGWCLK/DGWClkRightBuff_9 41.4 26.4
[06/20 18:40:43     29s] <CMD> placeInstance MidGap_DGWCLK/DGWClkLeftBuff_14 36.4 38.4
[06/20 18:40:43     29s] <CMD> placeInstance MidGap_DGWCLK/DGWCLK_gate_1 38.0 7.2
[06/20 18:40:43     29s] <CMD> placeInstance MidGap_DGWCLK/DGWClkLeftBuff_0 36.4 4.8
[06/20 18:40:43     29s] <CMD> placeInstance MidGap_DGWCLK/DGWClkLeftBuff_3 36.4 12.0
[06/20 18:40:43     29s] <CMD> placeInstance MidGap_DGWCLK/DGWClkLeftBuff_11 36.4 31.2
[06/20 18:40:43     29s] <CMD> placeInstance MidGap_DGWCLK/DGWCLK_gate_5 38.0 16.8
[06/20 18:40:43     29s] <CMD> placeInstance MidGap_DGWCLK/DGWCLK_gate_2 38.0 9.6
[06/20 18:40:43     29s] <CMD> placeInstance MidGap_DGWCLK/DGWClkRightBuff_6 41.4 19.2
[06/20 18:40:43     29s] <CMD> placeInstance MidGap_DGWCLK/DGWClkRightBuff_15 41.4 40.8
[06/20 18:40:43     29s] <CMD> placeInstance MidGap_DGWCLK/DGWClkRightBuff_0 41.4 4.8
[06/20 18:40:43     29s] <CMD> placeInstance MidGap_DGWCLK/DGWCLK_gate_15 38.0 40.8
[06/20 18:40:43     29s] <CMD> placeInstance MidGap_DGWCLK/DGWCLK_gate_9 38.0 26.4
[06/20 18:40:43     29s] <CMD> placeInstance MidGap_DGWCLK/DGWClkLeftBuff_8 36.4 24.0
[06/20 18:40:43     29s] <CMD> placeInstance MidGap_DGWCLK/DGWCLK_gate_10 38.0 28.8
[06/20 18:40:43     29s] <CMD> placeInstance MidGap_DGWCLK/DGWCLK_gate_6 38.0 19.2
[06/20 18:40:43     29s] <CMD> placeInstance MidGap_DGWCLK/DGWClkRightBuff_14 41.4 38.4
[06/20 18:40:43     29s] <CMD> placeInstance MidGap_DGWCLK/DGWClkRightBuff_7 41.4 21.6
[06/20 18:40:43     29s] <CMD> placeInstance MidGap_DGWCLK/DGWClkRightBuff_12 41.4 33.6
[06/20 18:40:43     29s] <CMD> placeInstance MidGap_DGWCLK/DGWClkLeftBuff_4 36.4 14.4
[06/20 18:40:43     29s] <CMD> placeInstance MidGap_DGWCLK/DGWClkLeftBuff_9 36.4 26.4
[06/20 18:40:43     29s] <CMD> placeInstance MidGap_DGWCLK/DGWClkLeftBuff_6 36.4 19.2
[06/20 18:40:43     29s] <CMD> placeInstance MidGap_DGWCLK/DGWClkRightBuff_4 41.4 14.4
[06/20 18:40:43     29s] <CMD> placeInstance MidGap_DGWCLK/DGWClkLeftBuff_13 36.4 36.0
[06/20 18:40:43     29s] <CMD> placeInstance MidGap_DGWCLK/DGWCLK_gate_4 38.0 14.4
[06/20 18:40:43     29s] <CMD> placeInstance MidGap_DGWCLK/DGWClkRightBuff_1 41.4 7.2
[06/20 18:40:43     29s] <CMD> placeInstance MidGap_DGWCLK/DGWClkLeftBuff_5 36.4 16.8
[06/20 18:40:43     29s] <CMD> placeInstance MidGap_DGWCLK/DGWClkRightBuff_11 41.4 31.2
[06/20 18:40:43     29s] <CMD> placeInstance MidGap_DGWCLK/DGWClkRightBuff_2 41.4 9.6
[06/20 18:40:43     29s] <CMD> placeInstance MidGap_DGWCLK/DGWCLK_gate_11 38.0 31.2
[06/20 18:40:43     29s] <CMD> placeInstance MidGap_DGWCLK/DGWCLK_gate_12 38.0 33.6
[06/20 18:40:43     29s] <CMD> placeInstance MidGap_DGWCLK/DGWCLK_gate_0 38.0 4.8
[06/20 18:40:43     29s] <CMD> placeInstance MidGap_DGWCLK/DGWClkLeftBuff_2 36.4 9.6
[06/20 18:40:43     29s] <CMD> placeInstance MidGap_DGWCLK/DGWCLK_gate_3 38.0 12.0
[06/20 18:40:43     29s] <CMD> placeInstance MidGap_DGWCLK/DGWCLK_gate_14 38.0 38.4
[06/20 18:40:43     29s] <CMD> placeInstance MidGap_DGWCLK/DGWClkLeftBuff_12 36.4 33.6
[06/20 18:40:43     29s] <CMD> placeInstance MidGap_DGWCLK/DGWCLK_gate_13 38.0 36.0
[06/20 18:40:43     29s] <CMD> placeInstance MidGap_DGWCLK/DGWClkRightBuff_3 41.4 12.0
[06/20 18:40:43     29s] <CMD> placeInstance MidGap_DGWCLK/DGWClkRightBuff_8 41.4 24.0
[06/20 18:40:43     29s] <CMD> placeInstance MidGap_DGWCLK/DGWCLK_gate_7 38.0 21.6
[06/20 18:40:43     29s] <CMD> placeInstance MidGap_DGWCLK/DGWClkRightBuff_5 41.4 16.8
[06/20 18:40:43     29s] <CMD> placeInstance MidGap_DGWCLK/DGWClkLeftBuff_15 36.4 40.8
[06/20 18:40:43     29s] <CMD> placeInstance MidGap_DGWCLK/DGWClkLeftBuff_10 36.4 28.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_13/MemoryLatch_reg_0 67.4 4.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_13/MemoryLatch_reg_14 67.4 38.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_13/MemoryLatch_reg_2 67.4 9.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_13/MemoryLatch_reg_8 67.4 24.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_13/MemoryLatch_reg_3 67.4 12.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_13/MemoryLatch_reg_7 67.4 21.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_13/MemoryLatch_reg_6 67.4 19.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_13/MemoryLatch_reg_5 67.4 16.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_13/MemoryLatch_reg_1 67.4 7.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_13/MemoryLatch_reg_13 67.4 36.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_13/MemoryLatch_reg_9 67.4 26.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_13/MemoryLatch_reg_10 67.4 28.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_13/MemoryLatch_reg_12 67.4 33.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_13/GDIN_reg 67.0 2.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_13/MemoryLatch_reg_4 67.4 14.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_13/MemoryLatch_reg_15 67.4 40.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_13/MemoryLatch_reg_11 67.4 31.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_13/read_mux/level_2_5 70.6 28.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_13/read_mux/level_2_4 70.6 24.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_13/read_mux/level_1_3 69.8 12.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_13/read_mux/inv_out 70.6 40.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_13/read_mux/level_3_2 70.6 26.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_13/read_mux/level_1_0 69.8 4.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_13/read_mux/level_2_1 70.6 9.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_13/read_mux/level_1_2 69.8 9.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_13/read_mux/level_2_2 70.6 14.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_13/read_mux/level_1_9 69.8 26.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_13/read_mux/level_2_7 70.6 38.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_13/read_mux/level_2_0 70.6 4.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_13/read_mux/level_1_11 69.8 31.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_13/read_mux/level_1_13 69.8 36.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_13/read_mux/level_3_1 70.6 16.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_13/read_mux/level_2_3 70.6 19.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_13/read_mux/level_1_10 69.8 28.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_13/read_mux/level_1_15 69.8 40.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_13/read_mux/level_1_5 69.8 16.8
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_13/read_mux/level_1_7 69.8 21.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_13/read_mux/level_3_0 70.6 7.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_13/read_mux/level_4_0 70.6 12.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_13/read_mux/level_5_0 70.6 21.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_13/read_mux/level_1_1 69.8 7.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_13/read_mux/level_1_4 69.8 14.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_13/read_mux/level_1_12 69.8 33.6
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_13/read_mux/level_1_8 69.8 24.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_13/read_mux/level_3_3 70.6 36.0
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_13/read_mux/level_1_6 69.8 19.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_13/read_mux/level_1_14 69.8 38.4
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_13/read_mux/level_4_1 70.6 31.2
[06/20 18:40:43     29s] <CMD> placeInstance bitslice_13/read_mux/level_2_6 70.6 33.6
[06/20 18:40:43     29s] <CMD> editPin -pin CLK -layer 2 -side BOTTOM -assign 40.1 4.8 -snap TRACK -fixOverlap
[06/20 18:40:43     29s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[06/20 18:40:43     29s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[06/20 18:40:43     29s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 837.4M).
[06/20 18:40:43     29s] <CMD> editPin -pin {DIN[0]} -layer 2 -side BOTTOM -assign 3.9 0.0 -snap TRACK -fixOverlap
[06/20 18:40:43     29s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[06/20 18:40:43     29s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[06/20 18:40:43     29s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 837.4M).
[06/20 18:40:43     29s] <CMD> editPin -pin {DIN[10]} -layer 2 -side BOTTOM -assign 57.3 0.0 -snap TRACK -fixOverlap
[06/20 18:40:43     29s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[06/20 18:40:43     29s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[06/20 18:40:43     29s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 837.4M).
[06/20 18:40:43     29s] <CMD> editPin -pin {DIN[11]} -layer 2 -side BOTTOM -assign 60.9 0.0 -snap TRACK -fixOverlap
[06/20 18:40:43     29s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[06/20 18:40:43     29s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[06/20 18:40:43     29s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 837.4M).
[06/20 18:40:43     29s] <CMD> editPin -pin {DIN[12]} -layer 2 -side BOTTOM -assign 66.9 0.0 -snap TRACK -fixOverlap
[06/20 18:40:43     29s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[06/20 18:40:43     29s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[06/20 18:40:43     29s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 837.4M).
[06/20 18:40:43     29s] <CMD> editPin -pin {DIN[13]} -layer 2 -side BOTTOM -assign 70.5 0.0 -snap TRACK -fixOverlap
[06/20 18:40:43     29s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[06/20 18:40:43     29s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[06/20 18:40:43     29s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 837.4M).
[06/20 18:40:43     29s] <CMD> editPin -pin {DIN[14]} -layer 2 -side BOTTOM -assign 74.9 0.0 -snap TRACK -fixOverlap
[06/20 18:40:43     29s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[06/20 18:40:43     29s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[06/20 18:40:43     29s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 837.4M).
[06/20 18:40:43     29s] <CMD> editPin -pin {DIN[15]} -layer 2 -side BOTTOM -assign 78.5 0.0 -snap TRACK -fixOverlap
[06/20 18:40:43     29s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[06/20 18:40:43     29s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[06/20 18:40:43     29s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 837.4M).
[06/20 18:40:43     29s] <CMD> editPin -pin {DIN[1]} -layer 2 -side BOTTOM -assign 7.5 0.0 -snap TRACK -fixOverlap
[06/20 18:40:43     29s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[06/20 18:40:43     29s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[06/20 18:40:43     30s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 837.4M).
[06/20 18:40:43     30s] <CMD> editPin -pin {DIN[2]} -layer 2 -side BOTTOM -assign 11.9 0.0 -snap TRACK -fixOverlap
[06/20 18:40:43     30s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[06/20 18:40:43     30s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[06/20 18:40:44     30s] editPin : finished (cpu = 0:00:00.0 real = 0:00:01.0, mem = 837.4M).
[06/20 18:40:44     30s] <CMD> editPin -pin {DIN[3]} -layer 2 -side BOTTOM -assign 15.5 0.0 -snap TRACK -fixOverlap
[06/20 18:40:44     30s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[06/20 18:40:44     30s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[06/20 18:40:44     30s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 837.4M).
[06/20 18:40:44     30s] <CMD> editPin -pin {DIN[4]} -layer 2 -side BOTTOM -assign 21.5 0.0 -snap TRACK -fixOverlap
[06/20 18:40:44     30s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[06/20 18:40:44     30s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[06/20 18:40:44     30s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 837.4M).
[06/20 18:40:44     30s] <CMD> editPin -pin {DIN[5]} -layer 2 -side BOTTOM -assign 25.1 0.0 -snap TRACK -fixOverlap
[06/20 18:40:44     30s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[06/20 18:40:44     30s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[06/20 18:40:44     30s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 837.4M).
[06/20 18:40:44     30s] <CMD> editPin -pin {DIN[6]} -layer 2 -side BOTTOM -assign 29.5 0.0 -snap TRACK -fixOverlap
[06/20 18:40:44     30s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[06/20 18:40:44     30s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[06/20 18:40:44     30s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 837.4M).
[06/20 18:40:44     30s] <CMD> editPin -pin {DIN[7]} -layer 2 -side BOTTOM -assign 33.1 0.0 -snap TRACK -fixOverlap
[06/20 18:40:44     30s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[06/20 18:40:44     30s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[06/20 18:40:44     30s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 837.4M).
[06/20 18:40:44     30s] <CMD> editPin -pin {DIN[8]} -layer 2 -side BOTTOM -assign 48.9 0.0 -snap TRACK -fixOverlap
[06/20 18:40:44     30s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[06/20 18:40:44     30s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[06/20 18:40:44     30s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 837.4M).
[06/20 18:40:44     30s] <CMD> editPin -pin {DIN[9]} -layer 2 -side BOTTOM -assign 52.9 0.0 -snap TRACK -fixOverlap
[06/20 18:40:44     30s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[06/20 18:40:44     30s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[06/20 18:40:44     30s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 837.4M).
[06/20 18:40:44     30s] <CMD> editPin -pin {DOUT[0]} -layer 2 -side TOP -assign 4.1 0.0 -snap TRACK -fixOverlap
[06/20 18:40:44     30s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[06/20 18:40:44     30s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[06/20 18:40:44     30s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 837.4M).
[06/20 18:40:44     30s] <CMD> editPin -pin {DOUT[10]} -layer 2 -side TOP -assign 57.5 0.0 -snap TRACK -fixOverlap
[06/20 18:40:44     30s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[06/20 18:40:44     30s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[06/20 18:40:44     30s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 837.4M).
[06/20 18:40:44     30s] <CMD> editPin -pin {DOUT[11]} -layer 2 -side TOP -assign 61.5 0.0 -snap TRACK -fixOverlap
[06/20 18:40:44     30s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[06/20 18:40:44     30s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[06/20 18:40:44     30s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 837.4M).
[06/20 18:40:44     30s] <CMD> editPin -pin {DOUT[12]} -layer 2 -side TOP -assign 67.1 0.0 -snap TRACK -fixOverlap
[06/20 18:40:44     30s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[06/20 18:40:44     30s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[06/20 18:40:44     30s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 837.4M).
[06/20 18:40:44     30s] <CMD> editPin -pin {DOUT[13]} -layer 2 -side TOP -assign 71.1 0.0 -snap TRACK -fixOverlap
[06/20 18:40:44     30s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[06/20 18:40:44     30s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[06/20 18:40:44     30s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 837.4M).
[06/20 18:40:44     30s] <CMD> editPin -pin {DOUT[14]} -layer 2 -side TOP -assign 75.1 0.0 -snap TRACK -fixOverlap
[06/20 18:40:44     30s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[06/20 18:40:44     30s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[06/20 18:40:44     30s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 837.4M).
[06/20 18:40:44     30s] <CMD> editPin -pin {DOUT[15]} -layer 2 -side TOP -assign 79.1 0.0 -snap TRACK -fixOverlap
[06/20 18:40:44     30s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[06/20 18:40:44     30s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[06/20 18:40:44     30s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 837.4M).
[06/20 18:40:44     30s] <CMD> editPin -pin {DOUT[1]} -layer 2 -side TOP -assign 8.1 0.0 -snap TRACK -fixOverlap
[06/20 18:40:44     30s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[06/20 18:40:44     30s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[06/20 18:40:44     30s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 837.4M).
[06/20 18:40:44     30s] <CMD> editPin -pin {DOUT[2]} -layer 2 -side TOP -assign 12.1 0.0 -snap TRACK -fixOverlap
[06/20 18:40:44     30s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[06/20 18:40:44     30s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[06/20 18:40:44     30s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 837.4M).
[06/20 18:40:44     30s] <CMD> editPin -pin {DOUT[3]} -layer 2 -side TOP -assign 16.1 0.0 -snap TRACK -fixOverlap
[06/20 18:40:44     30s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[06/20 18:40:44     30s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[06/20 18:40:44     30s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 837.4M).
[06/20 18:40:44     30s] <CMD> editPin -pin {DOUT[4]} -layer 2 -side TOP -assign 21.7 0.0 -snap TRACK -fixOverlap
[06/20 18:40:44     30s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[06/20 18:40:44     30s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[06/20 18:40:44     30s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 837.4M).
[06/20 18:40:44     30s] <CMD> editPin -pin {DOUT[5]} -layer 2 -side TOP -assign 25.7 0.0 -snap TRACK -fixOverlap
[06/20 18:40:44     30s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[06/20 18:40:44     30s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[06/20 18:40:44     30s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 837.4M).
[06/20 18:40:44     30s] <CMD> editPin -pin {DOUT[6]} -layer 2 -side TOP -assign 29.7 0.0 -snap TRACK -fixOverlap
[06/20 18:40:44     30s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[06/20 18:40:44     30s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[06/20 18:40:44     30s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 837.4M).
[06/20 18:40:44     30s] <CMD> editPin -pin {DOUT[7]} -layer 2 -side TOP -assign 33.7 0.0 -snap TRACK -fixOverlap
[06/20 18:40:44     30s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[06/20 18:40:44     30s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[06/20 18:40:44     30s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 837.4M).
[06/20 18:40:44     30s] <CMD> editPin -pin {DOUT[8]} -layer 2 -side TOP -assign 49.1 0.0 -snap TRACK -fixOverlap
[06/20 18:40:44     30s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[06/20 18:40:44     30s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[06/20 18:40:44     30s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 837.4M).
[06/20 18:40:44     30s] <CMD> editPin -pin {DOUT[9]} -layer 2 -side TOP -assign 53.5 0.0 -snap TRACK -fixOverlap
[06/20 18:40:44     30s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[06/20 18:40:44     30s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[06/20 18:40:44     30s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 837.4M).
[06/20 18:40:44     30s] <CMD> editPin -pin {RADDR[0]} -layer 2 -side BOTTOM -assign 35.8 0.0 -snap TRACK -fixOverlap
[06/20 18:40:44     30s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[06/20 18:40:44     30s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[06/20 18:40:44     30s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 837.4M).
[06/20 18:40:44     30s] <CMD> editPin -pin {RADDR[1]} -layer 2 -side BOTTOM -assign 36.2 0.0 -snap TRACK -fixOverlap
[06/20 18:40:44     30s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[06/20 18:40:44     30s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[06/20 18:40:44     30s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 837.4M).
[06/20 18:40:44     30s] <CMD> editPin -pin {RADDR[2]} -layer 2 -side BOTTOM -assign 36.6 0.0 -snap TRACK -fixOverlap
[06/20 18:40:44     30s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[06/20 18:40:44     30s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[06/20 18:40:44     30s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 837.4M).
[06/20 18:40:44     30s] <CMD> editPin -pin {RADDR[3]} -layer 2 -side BOTTOM -assign 37.0 0.0 -snap TRACK -fixOverlap
[06/20 18:40:44     30s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[06/20 18:40:44     30s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[06/20 18:40:44     30s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 837.4M).
[06/20 18:40:44     30s] <CMD> editPin -pin RE -layer 2 -side BOTTOM -assign 37.4 0.0 -snap TRACK -fixOverlap
[06/20 18:40:44     30s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[06/20 18:40:44     30s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[06/20 18:40:44     30s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 837.4M).
[06/20 18:40:44     30s] <CMD> editPin -pin SE -layer 2 -side TOP -assign 40.1 4.8 -snap TRACK -fixOverlap
[06/20 18:40:44     30s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[06/20 18:40:44     30s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[06/20 18:40:44     30s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 837.4M).
[06/20 18:40:44     30s] <CMD> editPin -pin {WADDR[0]} -layer 2 -side BOTTOM -assign 43.2 0.0 -snap TRACK -fixOverlap
[06/20 18:40:44     30s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[06/20 18:40:44     30s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[06/20 18:40:44     30s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 837.4M).
[06/20 18:40:44     30s] <CMD> editPin -pin {WADDR[1]} -layer 2 -side BOTTOM -assign 43.6 0.0 -snap TRACK -fixOverlap
[06/20 18:40:44     30s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[06/20 18:40:44     30s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[06/20 18:40:44     30s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 837.4M).
[06/20 18:40:44     30s] <CMD> editPin -pin {WADDR[2]} -layer 2 -side BOTTOM -assign 44.0 0.0 -snap TRACK -fixOverlap
[06/20 18:40:44     30s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[06/20 18:40:44     30s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[06/20 18:40:44     30s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 837.4M).
[06/20 18:40:44     30s] <CMD> editPin -pin {WADDR[3]} -layer 2 -side BOTTOM -assign 44.4 0.0 -snap TRACK -fixOverlap
[06/20 18:40:44     30s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[06/20 18:40:44     30s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[06/20 18:40:44     30s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 837.4M).
[06/20 18:40:44     30s] <CMD> editPin -pin WE -layer 2 -side BOTTOM -assign 38.4 0.0 -snap TRACK -fixOverlap
[06/20 18:40:44     30s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[06/20 18:40:44     30s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[06/20 18:40:44     30s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 837.4M).
[06/20 18:40:54     30s] <CMD> checkPlace
[06/20 18:40:54     30s] #spOpts: N=65 
[06/20 18:40:54     30s] Core basic site is sc12_cln65lp
[06/20 18:40:54     30s] Estimated cell power/ground rail width = 0.300 um
[06/20 18:40:54     30s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/20 18:40:54     30s] Mark StBox On SiteArr starts
[06/20 18:40:54     30s] Mark StBox On SiteArr ends
[06/20 18:40:54     30s] spiAuditVddOnBottomForRows for llg="default" starts
[06/20 18:40:54     30s] spiAuditVddOnBottomForRows ends
[06/20 18:40:54     30s] Begin checking placement ... (start mem=837.4M, init mem=843.4M)
[06/20 18:40:54     30s] Overlapping with other instance:	18
[06/20 18:40:54     30s] *info: Placed = 1009           (Fixed = 977)
[06/20 18:40:54     30s] *info: Unplaced = 0           
[06/20 18:40:54     30s] Placement Density:44.44%(127/285)
[06/20 18:40:54     30s] Placement Density (including fixed std cells):95.42%(3298/3456)
[06/20 18:40:54     30s] Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=843.4M)
[06/20 18:41:23     31s] <CMD> fit
[06/20 18:41:32     31s] <CMD> clearDrc
[06/20 18:41:44     32s] <CMD> panPage 0 -1
[06/20 18:41:44     32s] <CMD> panPage 0 -1
[06/20 18:41:45     32s] <CMD> panPage 0 -1
[06/20 18:41:45     32s] <CMD> panPage 0 -1
[06/20 18:41:45     32s] <CMD> panPage 0 -1
[06/20 18:41:45     32s] <CMD> panPage 0 -1
[06/20 18:41:45     32s] <CMD> panPage 0 -1
[06/20 18:41:45     32s] <CMD> panPage 0 -1
[06/20 18:41:45     32s] <CMD> panPage 0 -1
[06/20 18:41:45     32s] <CMD> panPage 0 -1
[06/20 18:41:45     32s] <CMD> panPage 0 -1
[06/20 18:41:45     32s] <CMD> panPage 0 -1
[06/20 18:41:45     32s] <CMD> panPage 0 -1
[06/20 18:41:45     32s] <CMD> panPage 0 -1
[06/20 18:41:45     32s] <CMD> panPage 0 -1
[06/20 18:41:46     32s] <CMD> panPage 0 -1
[06/20 18:41:46     32s] <CMD> panPage 0 1
[06/20 18:41:46     32s] <CMD> panPage 0 1
[06/20 18:41:46     32s] <CMD> panPage 0 1
[06/20 18:41:48     32s] <CMD> panPage 0 1
[06/20 18:41:49     32s] <CMD> panPage 0 1
[06/20 18:41:49     32s] <CMD> panPage 0 1
[06/20 18:41:49     32s] <CMD> panPage 0 1
[06/20 18:41:49     32s] <CMD> panPage 0 1
[06/20 18:41:49     32s] <CMD> panPage 0 1
[06/20 18:41:49     32s] <CMD> panPage 0 1
[06/20 18:41:49     32s] <CMD> panPage 0 1
[06/20 18:41:49     32s] <CMD> panPage 0 1
[06/20 18:41:49     32s] <CMD> panPage 0 1
[06/20 18:41:49     32s] <CMD> panPage 0 1
[06/20 18:41:49     32s] <CMD> panPage 0 1
[06/20 18:41:49     32s] <CMD> panPage 0 1
[06/20 18:41:49     32s] <CMD> panPage 0 1
[06/20 18:41:49     32s] <CMD> panPage 0 1
[06/20 18:41:49     32s] <CMD> panPage 0 1
[06/20 18:41:49     32s] <CMD> panPage 0 1
[06/20 18:41:49     32s] <CMD> panPage 0 1
[06/20 18:41:49     32s] <CMD> panPage 0 1
[06/20 18:41:50     32s] <CMD> panPage 0 -1
[06/20 18:41:50     32s] <CMD> panPage 0 -1
[06/20 18:41:50     32s] <CMD> panPage 0 -1
[06/20 18:41:50     32s] <CMD> panPage 0 -1
[06/20 18:41:56     32s] <CMD> panPage 0 -1
[06/20 18:41:58     32s] <CMD> panPage 0 1
[06/20 18:41:58     32s] <CMD> panPage 0 1
[06/20 18:41:58     33s] <CMD> panPage 0 1
[06/20 18:41:59     33s] <CMD> panPage 0 1
[06/20 18:42:00     33s] <CMD> panPage 0 -1
[06/20 18:42:01     33s] <CMD> selectInst read_decoder/PostDec_10
[06/20 18:42:01     33s] Set RLRP Inst: read_decoder/PostDec_10
[06/20 18:42:01     33s] <CMD> panPage 0 -1
[06/20 18:42:01     33s] Set RLRP Inst: read_decoder/PostDec_10
[06/20 18:42:01     33s] <CMD> panPage 0 -1
[06/20 18:42:01     33s] Set RLRP Inst: read_decoder/PostDec_10
[06/20 18:42:02     33s] <CMD> panPage 0 -1
[06/20 18:42:02     33s] Set RLRP Inst: read_decoder/PostDec_10
[06/20 18:42:02     33s] <CMD> panPage 0 -1
[06/20 18:42:02     33s] Set RLRP Inst: read_decoder/PostDec_10
[06/20 18:42:04     33s] Set RLRP Inst: read_decoder/PostDec_10
[06/20 18:42:04     33s] Set RLRP Inst: read_decoder/PostDec_10
[06/20 18:42:05     33s] Set RLRP Inst: read_decoder/PostDec_10
[06/20 18:42:06     33s] <CMD> deselectAll
[06/20 18:42:06     33s] <CMD> selectInst read_decoder/PostDec_01
[06/20 18:42:06     33s] Set RLRP Inst: read_decoder/PostDec_01
[06/20 18:42:06     33s] Set RLRP Inst: read_decoder/PostDec_01
[06/20 18:42:07     33s] Set RLRP Inst: read_decoder/PostDec_01
[06/20 18:42:07     33s] Set RLRP Inst: read_decoder/PostDec_01
[06/20 18:42:08     33s] Set RLRP Inst: read_decoder/PostDec_01
[06/20 18:42:08     33s] Set RLRP Inst: read_decoder/PostDec_01
[06/20 18:42:09     33s] Set RLRP Inst: read_decoder/PostDec_01
[06/20 18:42:10     33s] Set RLRP Inst: read_decoder/PostDec_01
[06/20 18:42:10     33s] Set RLRP Inst: read_decoder/PostDec_01
[06/20 18:42:10     33s] Set RLRP Inst: read_decoder/PostDec_01
[06/20 18:42:11     33s] <CMD> deselectAll
[06/20 18:42:13     33s] <CMD> fit
[06/20 18:42:15     33s] <CMD> get_visible_nets
[06/20 18:42:29     34s] <CMD> fit
[06/20 18:42:34     34s] <CMD> fit
[06/20 18:42:35     34s] <CMD> fit
[06/24 12:57:12  11213s] <CMD> fit
[06/24 12:57:15  11213s] <CMD> selectInst bitslice_2/MemoryLatch_reg_7
[06/24 12:57:17  11213s] Set RLRP Inst: bitslice_2/MemoryLatch_reg_7
[06/24 12:57:17  11213s] Set RLRP Inst: bitslice_2/MemoryLatch_reg_7
[06/24 12:57:18  11213s] Set RLRP Inst: bitslice_2/MemoryLatch_reg_7
[06/24 12:57:19  11213s] <CMD> fit
[06/24 12:57:19  11213s] Set RLRP Inst: bitslice_2/MemoryLatch_reg_7
[06/24 12:57:20  11213s] <CMD> deselectAll
[06/24 13:19:30  11250s] 
[06/24 13:19:30  11250s] *** Memory Usage v#1 (Current mem = 950.230M, initial mem = 167.637M) ***
[06/24 13:19:30  11250s] 
[06/24 13:19:30  11250s] *** Summary of all messages that are not suppressed in this session:
[06/24 13:19:30  11250s] Severity  ID               Count  Summary                                  
[06/24 13:19:30  11250s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[06/24 13:19:30  11250s] ERROR     IMPSYT-6729          1  %s                                       
[06/24 13:19:30  11250s] WARNING   IMPSYC-2             3  Timing information is not defined for ce...
[06/24 13:19:30  11250s] WARNING   IMPCK-8086           2  The command %s is obsolete and will be r...
[06/24 13:19:30  11250s] ERROR     IMPIMEX-3            1  There is no verilog netlist found in ini...
[06/24 13:19:30  11250s] WARNING   TCLCMD-513          12  The software could not find a matching o...
[06/24 13:19:30  11250s] ERROR     TCLCMD-917          12  Cannot find '%s' that match '%s'         
[06/24 13:19:30  11250s] ERROR     TCLCMD-1170          6  Invalid path description specified for c...
[06/24 13:19:30  11250s] ERROR     TCLNL-305            6  %s: empty list of pins passed            
[06/24 13:19:30  11250s] ERROR     TECHLIB-1318        20  All the table values in the '%s' group a...
[06/24 13:19:30  11250s] *** Message Summary: 18 warning(s), 46 error(s)
[06/24 13:19:30  11250s] 
[06/24 13:19:30  11250s] --- Ending "Innovus" (totcpu=3:07:30, real=90:41:01, mem=950.2M) ---
