<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml gpmc_test_top.twx gpmc_test_top.ncd -o gpmc_test_top.twr
gpmc_test_top.pcf

</twCmdLine><twDesign>gpmc_test_top.ncd</twDesign><twDesignPath>gpmc_test_top.ncd</twDesignPath><twPCF>gpmc_test_top.pcf</twPCF><twPcfPath>gpmc_test_top.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="fgg676"><twDevName>xc6slx150t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_GIGE_RX_CLK = PERIOD TIMEGRP &quot;GIGE_RX_CLK&quot; 8 ns HIGH 50%;</twConstName><twItemCnt>4834</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1088</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.208</twMinPer></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_0 (SLICE_X0Y43.CE), 3 paths
</twPathRptBanner><twPathRpt anchorID="6"><twConstPath anchorID="7" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.792</twSlack><twSrc BELType="FF">UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl1</twSrc><twDest BELType="FF">UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_0</twDest><twTotPathDel>4.906</twTotPathDel><twClkSkew dest = "0.534" src = "2.801">2.267</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl1</twSrc><twDest BELType='FF'>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>ILOGIC_X0Y24.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UDP_1GbE_inst/Rx_clk</twSrcClk><twPathDel><twSite>ILOGIC_X0Y24.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">1.778</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl1</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y40.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.802</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl1</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y40.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl2</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/_n0061_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y43.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.753</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/_n0061_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y43.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD&lt;3&gt;</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_0</twBEL></twPathDel><twLogDel>2.351</twLogDel><twRouteDel>2.555</twRouteDel><twTotDel>4.906</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">UDP_1GbE_inst/Rx_clk</twDestClk><twPctLog>47.9</twPctLog><twPctRoute>52.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.015</twSlack><twSrc BELType="FF">UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl2</twSrc><twDest BELType="FF">UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_0</twDest><twTotPathDel>2.683</twTotPathDel><twClkSkew dest = "0.534" src = "0.801">0.267</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl2</twSrc><twDest BELType='FF'>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UDP_1GbE_inst/Rx_clk</twSrcClk><twPathDel><twSite>SLICE_X1Y40.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl2</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl2</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y40.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.927</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y40.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl2</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/_n0061_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y43.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.753</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/_n0061_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y43.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD&lt;3&gt;</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_0</twBEL></twPathDel><twLogDel>1.003</twLogDel><twRouteDel>1.680</twRouteDel><twTotDel>2.683</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">UDP_1GbE_inst/Rx_clk</twDestClk><twPctLog>37.4</twPctLog><twPctRoute>62.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.313</twSlack><twSrc BELType="FF">UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_odd_data_ptr</twSrc><twDest BELType="FF">UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_0</twDest><twTotPathDel>2.385</twTotPathDel><twClkSkew dest = "0.534" src = "0.801">0.267</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_odd_data_ptr</twSrc><twDest BELType='FF'>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UDP_1GbE_inst/Rx_clk</twSrcClk><twPathDel><twSite>SLICE_X1Y40.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl2</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_odd_data_ptr</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y40.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_odd_data_ptr</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y40.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl2</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/_n0061_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y43.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.753</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/_n0061_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y43.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD&lt;3&gt;</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_0</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>1.294</twRouteDel><twTotDel>2.385</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">UDP_1GbE_inst/Rx_clk</twDestClk><twPctLog>45.7</twPctLog><twPctRoute>54.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_4 (SLICE_X0Y44.CE), 3 paths
</twPathRptBanner><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.801</twSlack><twSrc BELType="FF">UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl1</twSrc><twDest BELType="FF">UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_4</twDest><twTotPathDel>4.884</twTotPathDel><twClkSkew dest = "0.521" src = "2.801">2.280</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl1</twSrc><twDest BELType='FF'>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>ILOGIC_X0Y24.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UDP_1GbE_inst/Rx_clk</twSrcClk><twPathDel><twSite>ILOGIC_X0Y24.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">1.778</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl1</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y40.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.802</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl1</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y40.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl2</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/_n0061_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y44.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.731</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/_n0061_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y44.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD&lt;6&gt;</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_4</twBEL></twPathDel><twLogDel>2.351</twLogDel><twRouteDel>2.533</twRouteDel><twTotDel>4.884</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">UDP_1GbE_inst/Rx_clk</twDestClk><twPctLog>48.1</twPctLog><twPctRoute>51.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.024</twSlack><twSrc BELType="FF">UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl2</twSrc><twDest BELType="FF">UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_4</twDest><twTotPathDel>2.661</twTotPathDel><twClkSkew dest = "0.521" src = "0.801">0.280</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl2</twSrc><twDest BELType='FF'>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UDP_1GbE_inst/Rx_clk</twSrcClk><twPathDel><twSite>SLICE_X1Y40.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl2</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl2</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y40.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.927</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y40.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl2</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/_n0061_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y44.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.731</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/_n0061_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y44.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD&lt;6&gt;</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_4</twBEL></twPathDel><twLogDel>1.003</twLogDel><twRouteDel>1.658</twRouteDel><twTotDel>2.661</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">UDP_1GbE_inst/Rx_clk</twDestClk><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.322</twSlack><twSrc BELType="FF">UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_odd_data_ptr</twSrc><twDest BELType="FF">UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_4</twDest><twTotPathDel>2.363</twTotPathDel><twClkSkew dest = "0.521" src = "0.801">0.280</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_odd_data_ptr</twSrc><twDest BELType='FF'>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UDP_1GbE_inst/Rx_clk</twSrcClk><twPathDel><twSite>SLICE_X1Y40.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl2</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_odd_data_ptr</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y40.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_odd_data_ptr</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y40.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl2</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/_n0061_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y44.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.731</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/_n0061_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y44.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD&lt;6&gt;</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_4</twBEL></twPathDel><twLogDel>1.091</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>2.363</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">UDP_1GbE_inst/Rx_clk</twDestClk><twPctLog>46.2</twPctLog><twPctRoute>53.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_5 (SLICE_X0Y44.CE), 3 paths
</twPathRptBanner><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.808</twSlack><twSrc BELType="FF">UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl1</twSrc><twDest BELType="FF">UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_5</twDest><twTotPathDel>4.877</twTotPathDel><twClkSkew dest = "0.521" src = "2.801">2.280</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl1</twSrc><twDest BELType='FF'>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>ILOGIC_X0Y24.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UDP_1GbE_inst/Rx_clk</twSrcClk><twPathDel><twSite>ILOGIC_X0Y24.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">1.778</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl1</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y40.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.802</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl1</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y40.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl2</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/_n0061_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y44.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.731</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/_n0061_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y44.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD&lt;6&gt;</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_5</twBEL></twPathDel><twLogDel>2.344</twLogDel><twRouteDel>2.533</twRouteDel><twTotDel>4.877</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">UDP_1GbE_inst/Rx_clk</twDestClk><twPctLog>48.1</twPctLog><twPctRoute>51.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.031</twSlack><twSrc BELType="FF">UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl2</twSrc><twDest BELType="FF">UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_5</twDest><twTotPathDel>2.654</twTotPathDel><twClkSkew dest = "0.521" src = "0.801">0.280</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl2</twSrc><twDest BELType='FF'>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UDP_1GbE_inst/Rx_clk</twSrcClk><twPathDel><twSite>SLICE_X1Y40.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl2</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl2</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y40.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.927</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl2</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y40.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl2</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/_n0061_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y44.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.731</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/_n0061_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y44.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD&lt;6&gt;</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_5</twBEL></twPathDel><twLogDel>0.996</twLogDel><twRouteDel>1.658</twRouteDel><twTotDel>2.654</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">UDP_1GbE_inst/Rx_clk</twDestClk><twPctLog>37.5</twPctLog><twPctRoute>62.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.329</twSlack><twSrc BELType="FF">UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_odd_data_ptr</twSrc><twDest BELType="FF">UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_5</twDest><twTotPathDel>2.356</twTotPathDel><twClkSkew dest = "0.521" src = "0.801">0.280</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_odd_data_ptr</twSrc><twDest BELType='FF'>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">UDP_1GbE_inst/Rx_clk</twSrcClk><twPathDel><twSite>SLICE_X1Y40.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl2</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_odd_data_ptr</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y40.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_odd_data_ptr</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y40.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/Rx_dv_dl2</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/_n0061_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y44.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.731</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/_n0061_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y44.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD&lt;6&gt;</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_Phy_int/MRxD_5</twBEL></twPathDel><twLogDel>1.084</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>2.356</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">UDP_1GbE_inst/Rx_clk</twDestClk><twPctLog>46.0</twPctLog><twPctRoute>54.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_GIGE_RX_CLK = PERIOD TIMEGRP &quot;GIGE_RX_CLK&quot; 8 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Add_rd_ungray_1 (SLICE_X4Y58.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.378</twSlack><twSrc BELType="FF">UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Add_rd_gray_dl1_5</twSrc><twDest BELType="FF">UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Add_rd_ungray_1</twDest><twTotPathDel>0.380</twTotPathDel><twClkSkew dest = "0.036" src = "0.034">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Add_rd_gray_dl1_5</twSrc><twDest BELType='FF'>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Add_rd_ungray_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X5Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">UDP_1GbE_inst/Ethernet_MAC_top/MAC_rx_clk_div</twSrcClk><twPathDel><twSite>SLICE_X5Y58.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Add_rd_gray_dl1&lt;7&gt;</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Add_rd_gray_dl1_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y58.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.061</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Add_rd_gray_dl1&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y58.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Add_rd_ungray&lt;4&gt;</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Add_rd_gray_dl1[8]_Add_rd_gray_dl1[1]_XOR_100_o1</twBEL><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Add_rd_ungray_1</twBEL></twPathDel><twLogDel>0.319</twLogDel><twRouteDel>0.061</twRouteDel><twTotDel>0.380</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">UDP_1GbE_inst/Ethernet_MAC_top/MAC_rx_clk_div</twDestClk><twPctLog>83.9</twPctLog><twPctRoute>16.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_ctrl/Pause_current_0 (SLICE_X4Y37.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.408</twSlack><twSrc BELType="FF">UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_ctrl/Pause_current_0</twSrc><twDest BELType="FF">UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_ctrl/Pause_current_0</twDest><twTotPathDel>0.408</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_ctrl/Pause_current_0</twSrc><twDest BELType='FF'>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_ctrl/Pause_current_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">UDP_1GbE_inst/Ethernet_MAC_top/MAC_rx_clk_div</twSrcClk><twPathDel><twSite>SLICE_X4Y37.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_ctrl/Pause_current&lt;0&gt;</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_ctrl/Pause_current_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y37.CX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.102</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_ctrl/Pause_current&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y37.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.106</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_ctrl/Pause_current&lt;0&gt;</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_ctrl/Mmux_Pause_next112</twBEL><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_ctrl/Pause_current_0</twBEL></twPathDel><twLogDel>0.306</twLogDel><twRouteDel>0.102</twRouteDel><twTotDel>0.408</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">UDP_1GbE_inst/Ethernet_MAC_top/MAC_rx_clk_div</twDestClk><twPctLog>75.0</twPctLog><twPctRoute>25.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Add_wr_jump (SLICE_X4Y52.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.414</twSlack><twSrc BELType="FF">UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Add_wr_jump</twSrc><twDest BELType="FF">UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Add_wr_jump</twDest><twTotPathDel>0.414</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Add_wr_jump</twSrc><twDest BELType='FF'>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Add_wr_jump</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">UDP_1GbE_inst/Ethernet_MAC_top/MAC_rx_clk_div</twSrcClk><twPathDel><twSite>SLICE_X4Y52.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Add_wr_jump</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Add_wr_jump</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y52.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.024</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Add_wr_jump</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y52.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Add_wr_jump</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Add_wr_jump_rstpot</twBEL><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Add_wr_jump</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.024</twRouteDel><twTotDel>0.414</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">UDP_1GbE_inst/Ethernet_MAC_top/MAC_rx_clk_div</twDestClk><twPctLog>94.2</twPctLog><twPctRoute>5.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="30"><twPinLimitBanner>Component Switching Limit Checks: TS_GIGE_RX_CLK = PERIOD TIMEGRP &quot;GIGE_RX_CLK&quot; 8 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="31" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="4.430" period="8.000" constraintValue="8.000" deviceLimit="3.570" freqLimit="280.112" physResource="UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/U_duram/U_RAMB16_S36_S36/CLKA" logResource="UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/U_duram/U_RAMB16_S36_S36/CLKA" locationPin="RAMB16_X1Y28.CLKA" clockNet="UDP_1GbE_inst/Ethernet_MAC_top/MAC_rx_clk_div"/><twPinLimit anchorID="32" type="MINPERIOD" name="Tbcper_I" slack="5.334" period="8.000" constraintValue="8.000" deviceLimit="2.666" freqLimit="375.094" physResource="UDP_1GbE_inst/Ethernet_MAC_top/U_Clk_ctrl/U_0_CLK_SWITCH/U_BUFGMUX/I0" logResource="UDP_1GbE_inst/Ethernet_MAC_top/U_Clk_ctrl/U_0_CLK_SWITCH/U_BUFGMUX/I0" locationPin="BUFGMUX_X2Y12.I0" clockNet="UDP_1GbE_inst/Ethernet_MAC_top/U_Clk_ctrl/U_0_CLK_DIV2/OUT"/><twPinLimit anchorID="33" type="MINPERIOD" name="Tbcper_I" slack="5.334" period="8.000" constraintValue="8.000" deviceLimit="2.666" freqLimit="375.094" physResource="UDP_1GbE_inst/Ethernet_MAC_top/U_Clk_ctrl/U_0_CLK_SWITCH/U_BUFGMUX/I1" logResource="UDP_1GbE_inst/Ethernet_MAC_top/U_Clk_ctrl/U_0_CLK_SWITCH/U_BUFGMUX/I1" locationPin="BUFGMUX_X2Y12.I1" clockNet="UDP_1GbE_inst/Rx_clk"/></twPinLimitRpt></twConst><twConst anchorID="34" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_GIGE_MDC = PERIOD TIMEGRP &quot;GIGE_MDC&quot; 2.5 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="35"><twPinLimitBanner>Component Switching Limit Checks: TS_GIGE_MDC = PERIOD TIMEGRP &quot;GIGE_MDC&quot; 2.5 MHz HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="36" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_sys_clk = PERIOD TIMEGRP &quot;TM_sys_clk&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>2971</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>99</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">99</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>209</twEndPtCnt><twPathErrCnt>99</twPathErrCnt><twMinPer>9.590</twMinPer></twConstHead><twPathRptBanner iPaths="35" iCriticalPaths="1" sType="EndPoint">Paths for end point tx_delay_cnt_31 (SLICE_X48Y92.SR), 35 paths
</twPathRptBanner><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.410</twSlack><twSrc BELType="FF">UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_FF/Tx_mac_wa</twSrc><twDest BELType="FF">tx_delay_cnt_31</twDest><twTotPathDel>14.552</twTotPathDel><twClkSkew dest = "8.747" src = "3.473">-5.274</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.180" fPhaseErr="0.215" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.312</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_FF/Tx_mac_wa</twSrc><twDest BELType='FF'>tx_delay_cnt_31</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X36Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100mhz</twSrcClk><twPathDel><twSite>SLICE_X36Y56.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>UDP_1GbE_inst/Tx_mac_wa</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_FF/Tx_mac_wa</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y79.B4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">9.876</twDelInfo><twComp>UDP_1GbE_inst/Tx_mac_wa</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y79.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>Mmux_GND_7_o_GND_7_o_MUX_3975_o11</twComp><twBEL>GND_7_o_GND_7_o_MUX_3975_o5</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y79.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>GND_7_o_GND_7_o_MUX_3975_o5</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>udp_tx_pkt_vld_r</twComp><twBEL>GND_7_o_GND_7_o_MUX_3975_o7</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y92.SR</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">2.320</twDelInfo><twComp>GND_7_o_GND_7_o_MUX_3975_o</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y92.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>tx_delay_cnt&lt;31&gt;</twComp><twBEL>tx_delay_cnt_31</twBEL></twPathDel><twLogDel>1.586</twLogDel><twRouteDel>12.966</twRouteDel><twTotDel>14.552</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_100MHz</twDestClk><twPctLog>10.9</twPctLog><twPctRoute>89.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.205</twSlack><twSrc BELType="FF">tx_delay_cnt_9</twSrc><twDest BELType="FF">tx_delay_cnt_31</twDest><twTotPathDel>6.009</twTotPathDel><twClkSkew dest = "0.296" src = "1.047">0.751</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tx_delay_cnt_9</twSrc><twDest BELType='FF'>tx_delay_cnt_31</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X48Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_100MHz</twSrcClk><twPathDel><twSite>SLICE_X48Y87.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>tx_delay_cnt&lt;11&gt;</twComp><twBEL>tx_delay_cnt_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y87.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.006</twDelInfo><twComp>tx_delay_cnt&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y87.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>GND_7_o_GND_7_o_MUX_3975_o2</twComp><twBEL>GND_7_o_GND_7_o_MUX_3975_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y79.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.175</twDelInfo><twComp>GND_7_o_GND_7_o_MUX_3975_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>udp_tx_pkt_vld_r</twComp><twBEL>GND_7_o_GND_7_o_MUX_3975_o7</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y92.SR</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">2.320</twDelInfo><twComp>GND_7_o_GND_7_o_MUX_3975_o</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y92.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>tx_delay_cnt&lt;31&gt;</twComp><twBEL>tx_delay_cnt_31</twBEL></twPathDel><twLogDel>1.508</twLogDel><twRouteDel>4.501</twRouteDel><twTotDel>6.009</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_100MHz</twDestClk><twPctLog>25.1</twPctLog><twPctRoute>74.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.315</twSlack><twSrc BELType="FF">tx_delay_cnt_8</twSrc><twDest BELType="FF">tx_delay_cnt_31</twDest><twTotPathDel>5.899</twTotPathDel><twClkSkew dest = "0.296" src = "1.047">0.751</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tx_delay_cnt_8</twSrc><twDest BELType='FF'>tx_delay_cnt_31</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X48Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_100MHz</twSrcClk><twPathDel><twSite>SLICE_X48Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>tx_delay_cnt&lt;11&gt;</twComp><twBEL>tx_delay_cnt_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y87.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.896</twDelInfo><twComp>tx_delay_cnt&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y87.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>GND_7_o_GND_7_o_MUX_3975_o2</twComp><twBEL>GND_7_o_GND_7_o_MUX_3975_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y79.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.175</twDelInfo><twComp>GND_7_o_GND_7_o_MUX_3975_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>udp_tx_pkt_vld_r</twComp><twBEL>GND_7_o_GND_7_o_MUX_3975_o7</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y92.SR</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">2.320</twDelInfo><twComp>GND_7_o_GND_7_o_MUX_3975_o</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y92.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>tx_delay_cnt&lt;31&gt;</twComp><twBEL>tx_delay_cnt_31</twBEL></twPathDel><twLogDel>1.508</twLogDel><twRouteDel>4.391</twRouteDel><twTotDel>5.899</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_100MHz</twDestClk><twPctLog>25.6</twPctLog><twPctRoute>74.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="35" iCriticalPaths="1" sType="EndPoint">Paths for end point tx_delay_cnt_30 (SLICE_X48Y92.SR), 35 paths
</twPathRptBanner><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.419</twSlack><twSrc BELType="FF">UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_FF/Tx_mac_wa</twSrc><twDest BELType="FF">tx_delay_cnt_30</twDest><twTotPathDel>14.543</twTotPathDel><twClkSkew dest = "8.747" src = "3.473">-5.274</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.180" fPhaseErr="0.215" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.312</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_FF/Tx_mac_wa</twSrc><twDest BELType='FF'>tx_delay_cnt_30</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X36Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100mhz</twSrcClk><twPathDel><twSite>SLICE_X36Y56.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>UDP_1GbE_inst/Tx_mac_wa</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_FF/Tx_mac_wa</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y79.B4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">9.876</twDelInfo><twComp>UDP_1GbE_inst/Tx_mac_wa</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y79.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>Mmux_GND_7_o_GND_7_o_MUX_3975_o11</twComp><twBEL>GND_7_o_GND_7_o_MUX_3975_o5</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y79.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>GND_7_o_GND_7_o_MUX_3975_o5</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>udp_tx_pkt_vld_r</twComp><twBEL>GND_7_o_GND_7_o_MUX_3975_o7</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y92.SR</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">2.320</twDelInfo><twComp>GND_7_o_GND_7_o_MUX_3975_o</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y92.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>tx_delay_cnt&lt;31&gt;</twComp><twBEL>tx_delay_cnt_30</twBEL></twPathDel><twLogDel>1.577</twLogDel><twRouteDel>12.966</twRouteDel><twTotDel>14.543</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_100MHz</twDestClk><twPctLog>10.8</twPctLog><twPctRoute>89.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.214</twSlack><twSrc BELType="FF">tx_delay_cnt_9</twSrc><twDest BELType="FF">tx_delay_cnt_30</twDest><twTotPathDel>6.000</twTotPathDel><twClkSkew dest = "0.296" src = "1.047">0.751</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tx_delay_cnt_9</twSrc><twDest BELType='FF'>tx_delay_cnt_30</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X48Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_100MHz</twSrcClk><twPathDel><twSite>SLICE_X48Y87.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>tx_delay_cnt&lt;11&gt;</twComp><twBEL>tx_delay_cnt_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y87.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.006</twDelInfo><twComp>tx_delay_cnt&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y87.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>GND_7_o_GND_7_o_MUX_3975_o2</twComp><twBEL>GND_7_o_GND_7_o_MUX_3975_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y79.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.175</twDelInfo><twComp>GND_7_o_GND_7_o_MUX_3975_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>udp_tx_pkt_vld_r</twComp><twBEL>GND_7_o_GND_7_o_MUX_3975_o7</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y92.SR</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">2.320</twDelInfo><twComp>GND_7_o_GND_7_o_MUX_3975_o</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y92.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>tx_delay_cnt&lt;31&gt;</twComp><twBEL>tx_delay_cnt_30</twBEL></twPathDel><twLogDel>1.499</twLogDel><twRouteDel>4.501</twRouteDel><twTotDel>6.000</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_100MHz</twDestClk><twPctLog>25.0</twPctLog><twPctRoute>75.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.324</twSlack><twSrc BELType="FF">tx_delay_cnt_8</twSrc><twDest BELType="FF">tx_delay_cnt_30</twDest><twTotPathDel>5.890</twTotPathDel><twClkSkew dest = "0.296" src = "1.047">0.751</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tx_delay_cnt_8</twSrc><twDest BELType='FF'>tx_delay_cnt_30</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X48Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_100MHz</twSrcClk><twPathDel><twSite>SLICE_X48Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>tx_delay_cnt&lt;11&gt;</twComp><twBEL>tx_delay_cnt_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y87.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.896</twDelInfo><twComp>tx_delay_cnt&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y87.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>GND_7_o_GND_7_o_MUX_3975_o2</twComp><twBEL>GND_7_o_GND_7_o_MUX_3975_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y79.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.175</twDelInfo><twComp>GND_7_o_GND_7_o_MUX_3975_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>udp_tx_pkt_vld_r</twComp><twBEL>GND_7_o_GND_7_o_MUX_3975_o7</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y92.SR</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">2.320</twDelInfo><twComp>GND_7_o_GND_7_o_MUX_3975_o</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y92.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>tx_delay_cnt&lt;31&gt;</twComp><twBEL>tx_delay_cnt_30</twBEL></twPathDel><twLogDel>1.499</twLogDel><twRouteDel>4.391</twRouteDel><twTotDel>5.890</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_100MHz</twDestClk><twPctLog>25.4</twPctLog><twPctRoute>74.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="35" iCriticalPaths="1" sType="EndPoint">Paths for end point tx_delay_cnt_29 (SLICE_X48Y92.SR), 35 paths
</twPathRptBanner><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.430</twSlack><twSrc BELType="FF">UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_FF/Tx_mac_wa</twSrc><twDest BELType="FF">tx_delay_cnt_29</twDest><twTotPathDel>14.532</twTotPathDel><twClkSkew dest = "8.747" src = "3.473">-5.274</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.180" fPhaseErr="0.215" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.312</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_FF/Tx_mac_wa</twSrc><twDest BELType='FF'>tx_delay_cnt_29</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X36Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100mhz</twSrcClk><twPathDel><twSite>SLICE_X36Y56.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>UDP_1GbE_inst/Tx_mac_wa</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_FF/Tx_mac_wa</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y79.B4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">9.876</twDelInfo><twComp>UDP_1GbE_inst/Tx_mac_wa</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y79.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>Mmux_GND_7_o_GND_7_o_MUX_3975_o11</twComp><twBEL>GND_7_o_GND_7_o_MUX_3975_o5</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y79.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>GND_7_o_GND_7_o_MUX_3975_o5</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>udp_tx_pkt_vld_r</twComp><twBEL>GND_7_o_GND_7_o_MUX_3975_o7</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y92.SR</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">2.320</twDelInfo><twComp>GND_7_o_GND_7_o_MUX_3975_o</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y92.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>tx_delay_cnt&lt;31&gt;</twComp><twBEL>tx_delay_cnt_29</twBEL></twPathDel><twLogDel>1.566</twLogDel><twRouteDel>12.966</twRouteDel><twTotDel>14.532</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_100MHz</twDestClk><twPctLog>10.8</twPctLog><twPctRoute>89.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.225</twSlack><twSrc BELType="FF">tx_delay_cnt_9</twSrc><twDest BELType="FF">tx_delay_cnt_29</twDest><twTotPathDel>5.989</twTotPathDel><twClkSkew dest = "0.296" src = "1.047">0.751</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tx_delay_cnt_9</twSrc><twDest BELType='FF'>tx_delay_cnt_29</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X48Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_100MHz</twSrcClk><twPathDel><twSite>SLICE_X48Y87.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>tx_delay_cnt&lt;11&gt;</twComp><twBEL>tx_delay_cnt_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y87.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.006</twDelInfo><twComp>tx_delay_cnt&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y87.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>GND_7_o_GND_7_o_MUX_3975_o2</twComp><twBEL>GND_7_o_GND_7_o_MUX_3975_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y79.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.175</twDelInfo><twComp>GND_7_o_GND_7_o_MUX_3975_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>udp_tx_pkt_vld_r</twComp><twBEL>GND_7_o_GND_7_o_MUX_3975_o7</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y92.SR</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">2.320</twDelInfo><twComp>GND_7_o_GND_7_o_MUX_3975_o</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y92.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>tx_delay_cnt&lt;31&gt;</twComp><twBEL>tx_delay_cnt_29</twBEL></twPathDel><twLogDel>1.488</twLogDel><twRouteDel>4.501</twRouteDel><twTotDel>5.989</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_100MHz</twDestClk><twPctLog>24.8</twPctLog><twPctRoute>75.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.335</twSlack><twSrc BELType="FF">tx_delay_cnt_8</twSrc><twDest BELType="FF">tx_delay_cnt_29</twDest><twTotPathDel>5.879</twTotPathDel><twClkSkew dest = "0.296" src = "1.047">0.751</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>tx_delay_cnt_8</twSrc><twDest BELType='FF'>tx_delay_cnt_29</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X48Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_100MHz</twSrcClk><twPathDel><twSite>SLICE_X48Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>tx_delay_cnt&lt;11&gt;</twComp><twBEL>tx_delay_cnt_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y87.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.896</twDelInfo><twComp>tx_delay_cnt&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y87.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>GND_7_o_GND_7_o_MUX_3975_o2</twComp><twBEL>GND_7_o_GND_7_o_MUX_3975_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y79.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.175</twDelInfo><twComp>GND_7_o_GND_7_o_MUX_3975_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>udp_tx_pkt_vld_r</twComp><twBEL>GND_7_o_GND_7_o_MUX_3975_o7</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y92.SR</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">2.320</twDelInfo><twComp>GND_7_o_GND_7_o_MUX_3975_o</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y92.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>tx_delay_cnt&lt;31&gt;</twComp><twBEL>tx_delay_cnt_29</twBEL></twPathDel><twLogDel>1.488</twLogDel><twRouteDel>4.391</twRouteDel><twTotDel>5.879</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_100MHz</twDestClk><twPctLog>25.3</twPctLog><twPctRoute>74.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_sys_clk = PERIOD TIMEGRP &quot;TM_sys_clk&quot; 10 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="1" sType="EndPoint">Paths for end point tx_delay_cnt_1 (SLICE_X48Y85.CE), 3 paths
</twPathRptBanner><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>-5.313</twSlack><twSrc BELType="FF">UDP_1GbE_inst/state_ethernet_FSM_FFd2</twSrc><twDest BELType="FF">tx_delay_cnt_1</twDest><twTotPathDel>2.135</twTotPathDel><twClkSkew dest = "10.157" src = "3.021">-7.136</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.180" fPhaseErr="0.215" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.312</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UDP_1GbE_inst/state_ethernet_FSM_FFd2</twSrc><twDest BELType='FF'>tx_delay_cnt_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100mhz</twSrcClk><twPathDel><twSite>SLICE_X47Y78.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>UDP_1GbE_inst/state_ethernet_FSM_FFd2</twComp><twBEL>UDP_1GbE_inst/state_ethernet_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y79.B2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.962</twDelInfo><twComp>UDP_1GbE_inst/state_ethernet_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y79.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>Mmux_GND_7_o_GND_7_o_MUX_3975_o11</twComp><twBEL>Mmux_GND_7_o_GND_7_o_MUX_3975_o111</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y85.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.916</twDelInfo><twComp>Mmux_GND_7_o_GND_7_o_MUX_3975_o11</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y85.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.392</twDelInfo><twComp>tx_delay_cnt&lt;3&gt;</twComp><twBEL>tx_delay_cnt_1</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>1.878</twRouteDel><twTotDel>2.135</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_100MHz</twDestClk><twPctLog>12.0</twPctLog><twPctRoute>88.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.195</twSlack><twSrc BELType="FF">udp_send_flag</twSrc><twDest BELType="FF">tx_delay_cnt_1</twDest><twTotPathDel>0.911</twTotPathDel><twClkSkew dest = "0.269" src = "0.553">0.284</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>udp_send_flag</twSrc><twDest BELType='FF'>tx_delay_cnt_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_100MHz</twSrcClk><twPathDel><twSite>SLICE_X48Y79.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.266</twDelInfo><twComp>udp_tx_pkt_vld_r</twComp><twBEL>udp_send_flag</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y79.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>udp_send_flag</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y79.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>Mmux_GND_7_o_GND_7_o_MUX_3975_o11</twComp><twBEL>Mmux_GND_7_o_GND_7_o_MUX_3975_o111</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y85.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.425</twDelInfo><twComp>Mmux_GND_7_o_GND_7_o_MUX_3975_o11</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y85.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.102</twDelInfo><twComp>tx_delay_cnt&lt;3&gt;</twComp><twBEL>tx_delay_cnt_1</twBEL></twPathDel><twLogDel>0.320</twLogDel><twRouteDel>0.591</twRouteDel><twTotDel>0.911</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_100MHz</twDestClk><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.290</twSlack><twSrc BELType="FF">UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_FF/Tx_mac_wa</twSrc><twDest BELType="FF">tx_delay_cnt_1</twDest><twTotPathDel>6.007</twTotPathDel><twClkSkew dest = "5.720" src = "1.315">-4.405</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.180" fPhaseErr="0.215" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.312</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_FF/Tx_mac_wa</twSrc><twDest BELType='FF'>tx_delay_cnt_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X36Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100mhz</twSrcClk><twPathDel><twSite>SLICE_X36Y56.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>UDP_1GbE_inst/Tx_mac_wa</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_FF/Tx_mac_wa</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y79.B4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">5.294</twDelInfo><twComp>UDP_1GbE_inst/Tx_mac_wa</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y79.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>Mmux_GND_7_o_GND_7_o_MUX_3975_o11</twComp><twBEL>Mmux_GND_7_o_GND_7_o_MUX_3975_o111</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y85.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.425</twDelInfo><twComp>Mmux_GND_7_o_GND_7_o_MUX_3975_o11</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y85.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.102</twDelInfo><twComp>tx_delay_cnt&lt;3&gt;</twComp><twBEL>tx_delay_cnt_1</twBEL></twPathDel><twLogDel>0.288</twLogDel><twRouteDel>5.719</twRouteDel><twTotDel>6.007</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_100MHz</twDestClk><twPctLog>4.8</twPctLog><twPctRoute>95.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="1" sType="EndPoint">Paths for end point tx_delay_cnt_3 (SLICE_X48Y85.CE), 3 paths
</twPathRptBanner><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>-5.301</twSlack><twSrc BELType="FF">UDP_1GbE_inst/state_ethernet_FSM_FFd2</twSrc><twDest BELType="FF">tx_delay_cnt_3</twDest><twTotPathDel>2.147</twTotPathDel><twClkSkew dest = "10.157" src = "3.021">-7.136</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.180" fPhaseErr="0.215" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.312</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UDP_1GbE_inst/state_ethernet_FSM_FFd2</twSrc><twDest BELType='FF'>tx_delay_cnt_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100mhz</twSrcClk><twPathDel><twSite>SLICE_X47Y78.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>UDP_1GbE_inst/state_ethernet_FSM_FFd2</twComp><twBEL>UDP_1GbE_inst/state_ethernet_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y79.B2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.962</twDelInfo><twComp>UDP_1GbE_inst/state_ethernet_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y79.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>Mmux_GND_7_o_GND_7_o_MUX_3975_o11</twComp><twBEL>Mmux_GND_7_o_GND_7_o_MUX_3975_o111</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y85.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.916</twDelInfo><twComp>Mmux_GND_7_o_GND_7_o_MUX_3975_o11</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y85.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.380</twDelInfo><twComp>tx_delay_cnt&lt;3&gt;</twComp><twBEL>tx_delay_cnt_3</twBEL></twPathDel><twLogDel>0.269</twLogDel><twRouteDel>1.878</twRouteDel><twTotDel>2.147</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_100MHz</twDestClk><twPctLog>12.5</twPctLog><twPctRoute>87.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.189</twSlack><twSrc BELType="FF">udp_send_flag</twSrc><twDest BELType="FF">tx_delay_cnt_3</twDest><twTotPathDel>0.905</twTotPathDel><twClkSkew dest = "0.269" src = "0.553">0.284</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>udp_send_flag</twSrc><twDest BELType='FF'>tx_delay_cnt_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_100MHz</twSrcClk><twPathDel><twSite>SLICE_X48Y79.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.266</twDelInfo><twComp>udp_tx_pkt_vld_r</twComp><twBEL>udp_send_flag</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y79.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>udp_send_flag</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y79.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>Mmux_GND_7_o_GND_7_o_MUX_3975_o11</twComp><twBEL>Mmux_GND_7_o_GND_7_o_MUX_3975_o111</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y85.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.425</twDelInfo><twComp>Mmux_GND_7_o_GND_7_o_MUX_3975_o11</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y85.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.108</twDelInfo><twComp>tx_delay_cnt&lt;3&gt;</twComp><twBEL>tx_delay_cnt_3</twBEL></twPathDel><twLogDel>0.314</twLogDel><twRouteDel>0.591</twRouteDel><twTotDel>0.905</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_100MHz</twDestClk><twPctLog>34.7</twPctLog><twPctRoute>65.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.284</twSlack><twSrc BELType="FF">UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_FF/Tx_mac_wa</twSrc><twDest BELType="FF">tx_delay_cnt_3</twDest><twTotPathDel>6.001</twTotPathDel><twClkSkew dest = "5.720" src = "1.315">-4.405</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.180" fPhaseErr="0.215" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.312</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_FF/Tx_mac_wa</twSrc><twDest BELType='FF'>tx_delay_cnt_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X36Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100mhz</twSrcClk><twPathDel><twSite>SLICE_X36Y56.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>UDP_1GbE_inst/Tx_mac_wa</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_FF/Tx_mac_wa</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y79.B4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">5.294</twDelInfo><twComp>UDP_1GbE_inst/Tx_mac_wa</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y79.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>Mmux_GND_7_o_GND_7_o_MUX_3975_o11</twComp><twBEL>Mmux_GND_7_o_GND_7_o_MUX_3975_o111</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y85.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.425</twDelInfo><twComp>Mmux_GND_7_o_GND_7_o_MUX_3975_o11</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y85.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.108</twDelInfo><twComp>tx_delay_cnt&lt;3&gt;</twComp><twBEL>tx_delay_cnt_3</twBEL></twPathDel><twLogDel>0.282</twLogDel><twRouteDel>5.719</twRouteDel><twTotDel>6.001</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_100MHz</twDestClk><twPctLog>4.7</twPctLog><twPctRoute>95.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="1" sType="EndPoint">Paths for end point tx_delay_cnt_2 (SLICE_X48Y85.CE), 3 paths
</twPathRptBanner><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>-5.298</twSlack><twSrc BELType="FF">UDP_1GbE_inst/state_ethernet_FSM_FFd2</twSrc><twDest BELType="FF">tx_delay_cnt_2</twDest><twTotPathDel>2.150</twTotPathDel><twClkSkew dest = "10.157" src = "3.021">-7.136</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.180" fPhaseErr="0.215" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.312</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UDP_1GbE_inst/state_ethernet_FSM_FFd2</twSrc><twDest BELType='FF'>tx_delay_cnt_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100mhz</twSrcClk><twPathDel><twSite>SLICE_X47Y78.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>UDP_1GbE_inst/state_ethernet_FSM_FFd2</twComp><twBEL>UDP_1GbE_inst/state_ethernet_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y79.B2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.962</twDelInfo><twComp>UDP_1GbE_inst/state_ethernet_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y79.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>Mmux_GND_7_o_GND_7_o_MUX_3975_o11</twComp><twBEL>Mmux_GND_7_o_GND_7_o_MUX_3975_o111</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y85.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.916</twDelInfo><twComp>Mmux_GND_7_o_GND_7_o_MUX_3975_o11</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y85.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.377</twDelInfo><twComp>tx_delay_cnt&lt;3&gt;</twComp><twBEL>tx_delay_cnt_2</twBEL></twPathDel><twLogDel>0.272</twLogDel><twRouteDel>1.878</twRouteDel><twTotDel>2.150</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_100MHz</twDestClk><twPctLog>12.7</twPctLog><twPctRoute>87.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.193</twSlack><twSrc BELType="FF">udp_send_flag</twSrc><twDest BELType="FF">tx_delay_cnt_2</twDest><twTotPathDel>0.909</twTotPathDel><twClkSkew dest = "0.269" src = "0.553">0.284</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>udp_send_flag</twSrc><twDest BELType='FF'>tx_delay_cnt_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X48Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_100MHz</twSrcClk><twPathDel><twSite>SLICE_X48Y79.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.266</twDelInfo><twComp>udp_tx_pkt_vld_r</twComp><twBEL>udp_send_flag</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y79.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>udp_send_flag</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y79.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>Mmux_GND_7_o_GND_7_o_MUX_3975_o11</twComp><twBEL>Mmux_GND_7_o_GND_7_o_MUX_3975_o111</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y85.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.425</twDelInfo><twComp>Mmux_GND_7_o_GND_7_o_MUX_3975_o11</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y85.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.104</twDelInfo><twComp>tx_delay_cnt&lt;3&gt;</twComp><twBEL>tx_delay_cnt_2</twBEL></twPathDel><twLogDel>0.318</twLogDel><twRouteDel>0.591</twRouteDel><twTotDel>0.909</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_100MHz</twDestClk><twPctLog>35.0</twPctLog><twPctRoute>65.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.288</twSlack><twSrc BELType="FF">UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_FF/Tx_mac_wa</twSrc><twDest BELType="FF">tx_delay_cnt_2</twDest><twTotPathDel>6.005</twTotPathDel><twClkSkew dest = "5.720" src = "1.315">-4.405</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.180" fPhaseErr="0.215" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.312</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_FF/Tx_mac_wa</twSrc><twDest BELType='FF'>tx_delay_cnt_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X36Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100mhz</twSrcClk><twPathDel><twSite>SLICE_X36Y56.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>UDP_1GbE_inst/Tx_mac_wa</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_FF/Tx_mac_wa</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y79.B4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">5.294</twDelInfo><twComp>UDP_1GbE_inst/Tx_mac_wa</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y79.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>Mmux_GND_7_o_GND_7_o_MUX_3975_o11</twComp><twBEL>Mmux_GND_7_o_GND_7_o_MUX_3975_o111</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y85.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.425</twDelInfo><twComp>Mmux_GND_7_o_GND_7_o_MUX_3975_o11</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y85.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.104</twDelInfo><twComp>tx_delay_cnt&lt;3&gt;</twComp><twBEL>tx_delay_cnt_2</twBEL></twPathDel><twLogDel>0.286</twLogDel><twRouteDel>5.719</twRouteDel><twTotDel>6.005</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_100MHz</twDestClk><twPctLog>4.8</twPctLog><twPctRoute>95.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="73"><twPinLimitBanner>Component Switching Limit Checks: TS_sys_clk = PERIOD TIMEGRP &quot;TM_sys_clk&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="74" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="clk_manager_inst/dcm_inst/pll_base_inst/PLL_ADV/CLKIN1" logResource="clk_manager_inst/dcm_inst/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y2.CLKIN2" clockNet="clk_manager_inst/dcm_inst/clkin1"/><twPinLimit anchorID="75" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="clk_manager_inst/dcm_inst/pll_base_inst/PLL_ADV/CLKIN1" logResource="clk_manager_inst/dcm_inst/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y2.CLKIN2" clockNet="clk_manager_inst/dcm_inst/clkin1"/><twPinLimit anchorID="76" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="6.948" period="8.000" constraintValue="8.000" deviceLimit="1.052" freqLimit="950.570" physResource="clk_manager_inst/dcm_inst/pll_base_inst/PLL_ADV/CLKOUT0" logResource="clk_manager_inst/dcm_inst/pll_base_inst/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y2.CLKOUT0" clockNet="clk_manager_inst/dcm_inst/clkout0"/></twPinLimitRpt></twConst><twConst anchorID="77" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">TS_sys_clk_ext = PERIOD TIMEGRP &quot;TM_sys_clk_ext&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>10190</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>782</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.162</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point l_band_freq_10 (SLICE_X65Y85.CE), 2 paths
</twPathRptBanner><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.838</twSlack><twSrc BELType="FF">pol_mode_2</twSrc><twDest BELType="FF">l_band_freq_10</twDest><twTotPathDel>7.155</twTotPathDel><twClkSkew dest = "0.119" src = "2.091">1.972</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pol_mode_2</twSrc><twDest BELType='FF'>l_band_freq_10</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_100MHz_ext</twSrcClk><twPathDel><twSite>SLICE_X53Y104.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>pol_mode&lt;2&gt;</twComp><twBEL>pol_mode_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y98.B4</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">2.947</twDelInfo><twComp>pol_mode&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_n0589_inv</twComp><twBEL>_n0589_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y85.CE</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">3.111</twDelInfo><twComp>_n0589_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y85.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>l_band_freq&lt;10&gt;</twComp><twBEL>l_band_freq_10</twBEL></twPathDel><twLogDel>1.097</twLogDel><twRouteDel>6.058</twRouteDel><twTotDel>7.155</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_100MHz_ext</twDestClk><twPctLog>15.3</twPctLog><twPctRoute>84.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.370</twSlack><twSrc BELType="FF">pol_mode_1</twSrc><twDest BELType="FF">l_band_freq_10</twDest><twTotPathDel>6.623</twTotPathDel><twClkSkew dest = "0.119" src = "2.091">1.972</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pol_mode_1</twSrc><twDest BELType='FF'>l_band_freq_10</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_100MHz_ext</twSrcClk><twPathDel><twSite>SLICE_X53Y104.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>pol_mode&lt;2&gt;</twComp><twBEL>pol_mode_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y98.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.415</twDelInfo><twComp>pol_mode&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_n0589_inv</twComp><twBEL>_n0589_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y85.CE</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">3.111</twDelInfo><twComp>_n0589_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y85.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>l_band_freq&lt;10&gt;</twComp><twBEL>l_band_freq_10</twBEL></twPathDel><twLogDel>1.097</twLogDel><twRouteDel>5.526</twRouteDel><twTotDel>6.623</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_100MHz_ext</twDestClk><twPctLog>16.6</twPctLog><twPctRoute>83.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point x_band_freq_9 (SLICE_X65Y85.CE), 2 paths
</twPathRptBanner><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.841</twSlack><twSrc BELType="FF">pol_mode_2</twSrc><twDest BELType="FF">x_band_freq_9</twDest><twTotPathDel>7.152</twTotPathDel><twClkSkew dest = "0.119" src = "2.091">1.972</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pol_mode_2</twSrc><twDest BELType='FF'>x_band_freq_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_100MHz_ext</twSrcClk><twPathDel><twSite>SLICE_X53Y104.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>pol_mode&lt;2&gt;</twComp><twBEL>pol_mode_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y98.B4</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">2.947</twDelInfo><twComp>pol_mode&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_n0589_inv</twComp><twBEL>_n0589_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y85.CE</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">3.111</twDelInfo><twComp>_n0589_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y85.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>l_band_freq&lt;10&gt;</twComp><twBEL>x_band_freq_9</twBEL></twPathDel><twLogDel>1.094</twLogDel><twRouteDel>6.058</twRouteDel><twTotDel>7.152</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_100MHz_ext</twDestClk><twPctLog>15.3</twPctLog><twPctRoute>84.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.373</twSlack><twSrc BELType="FF">pol_mode_1</twSrc><twDest BELType="FF">x_band_freq_9</twDest><twTotPathDel>6.620</twTotPathDel><twClkSkew dest = "0.119" src = "2.091">1.972</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pol_mode_1</twSrc><twDest BELType='FF'>x_band_freq_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_100MHz_ext</twSrcClk><twPathDel><twSite>SLICE_X53Y104.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>pol_mode&lt;2&gt;</twComp><twBEL>pol_mode_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y98.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.415</twDelInfo><twComp>pol_mode&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_n0589_inv</twComp><twBEL>_n0589_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y85.CE</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">3.111</twDelInfo><twComp>_n0589_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y85.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>l_band_freq&lt;10&gt;</twComp><twBEL>x_band_freq_9</twBEL></twPathDel><twLogDel>1.094</twLogDel><twRouteDel>5.526</twRouteDel><twTotDel>6.620</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_100MHz_ext</twDestClk><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point x_band_freq_10 (SLICE_X65Y85.CE), 2 paths
</twPathRptBanner><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.841</twSlack><twSrc BELType="FF">pol_mode_2</twSrc><twDest BELType="FF">x_band_freq_10</twDest><twTotPathDel>7.152</twTotPathDel><twClkSkew dest = "0.119" src = "2.091">1.972</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pol_mode_2</twSrc><twDest BELType='FF'>x_band_freq_10</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_100MHz_ext</twSrcClk><twPathDel><twSite>SLICE_X53Y104.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>pol_mode&lt;2&gt;</twComp><twBEL>pol_mode_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y98.B4</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">2.947</twDelInfo><twComp>pol_mode&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_n0589_inv</twComp><twBEL>_n0589_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y85.CE</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">3.111</twDelInfo><twComp>_n0589_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y85.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>l_band_freq&lt;10&gt;</twComp><twBEL>x_band_freq_10</twBEL></twPathDel><twLogDel>1.094</twLogDel><twRouteDel>6.058</twRouteDel><twTotDel>7.152</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_100MHz_ext</twDestClk><twPctLog>15.3</twPctLog><twPctRoute>84.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.373</twSlack><twSrc BELType="FF">pol_mode_1</twSrc><twDest BELType="FF">x_band_freq_10</twDest><twTotPathDel>6.620</twTotPathDel><twClkSkew dest = "0.119" src = "2.091">1.972</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>pol_mode_1</twSrc><twDest BELType='FF'>x_band_freq_10</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_100MHz_ext</twSrcClk><twPathDel><twSite>SLICE_X53Y104.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>pol_mode&lt;2&gt;</twComp><twBEL>pol_mode_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y98.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.415</twDelInfo><twComp>pol_mode&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>_n0589_inv</twComp><twBEL>_n0589_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y85.CE</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">3.111</twDelInfo><twComp>_n0589_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y85.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>l_band_freq&lt;10&gt;</twComp><twBEL>x_band_freq_10</twBEL></twPathDel><twLogDel>1.094</twLogDel><twRouteDel>5.526</twRouteDel><twTotDel>6.620</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_100MHz_ext</twDestClk><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_sys_clk_ext = PERIOD TIMEGRP &quot;TM_sys_clk_ext&quot; 10 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point MB_15 (SLICE_X84Y114.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.271</twSlack><twSrc BELType="FF">PC_7</twSrc><twDest BELType="FF">MB_15</twDest><twTotPathDel>1.518</twTotPathDel><twClkSkew dest = "1.752" src = "0.505">-1.247</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>PC_7</twSrc><twDest BELType='FF'>MB_15</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X67Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_100MHz_ext</twSrcClk><twPathDel><twSite>SLICE_X67Y105.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>PC&lt;7&gt;</twComp><twBEL>PC_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y114.D5</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twFalling">1.189</twDelInfo><twComp>PC&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X84Y114.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.131</twDelInfo><twComp>MB&lt;14&gt;</twComp><twBEL>inst_LPM_MUX3111</twBEL><twBEL>MB_15</twBEL></twPathDel><twLogDel>0.329</twLogDel><twRouteDel>1.189</twRouteDel><twTotDel>1.518</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_100MHz_ext</twDestClk><twPctLog>21.7</twPctLog><twPctRoute>78.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pol_8 (SLICE_X1Y118.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="92"><twConstPath anchorID="93" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.277</twSlack><twSrc BELType="FF">pol_mode_2</twSrc><twDest BELType="FF">pol_8</twDest><twTotPathDel>2.836</twTotPathDel><twClkSkew dest = "2.811" src = "0.252">-2.559</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>pol_mode_2</twSrc><twDest BELType='FF'>pol_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X53Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_100MHz_ext</twSrcClk><twPathDel><twSite>SLICE_X53Y104.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>pol_mode&lt;2&gt;</twComp><twBEL>pol_mode_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y118.DX</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twFalling">2.579</twDelInfo><twComp>pol_mode&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X1Y118.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>pol&lt;8&gt;</twComp><twBEL>pol_8</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>2.579</twRouteDel><twTotDel>2.836</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_100MHz_ext</twDestClk><twPctLog>9.1</twPctLog><twPctRoute>90.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="28" iCriticalPaths="0" sType="EndPoint">Paths for end point M_28 (SLICE_X62Y113.CIN), 28 paths
</twPathRptBanner><twPathRpt anchorID="94"><twConstPath anchorID="95" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.317</twSlack><twSrc BELType="FF">M_18</twSrc><twDest BELType="FF">M_28</twDest><twTotPathDel>0.652</twTotPathDel><twClkSkew dest = "0.335" src = "0.000">-0.335</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>M_18</twSrc><twDest BELType='FF'>M_28</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X62Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_100MHz_ext</twSrcClk><twPathDel><twSite>SLICE_X62Y110.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>M&lt;19&gt;</twComp><twBEL>M_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y110.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.069</twDelInfo><twComp>M&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y110.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>M&lt;19&gt;</twComp><twBEL>M&lt;18&gt;_rt</twBEL><twBEL>Mcount_M_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y111.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>Mcount_M_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y111.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.032</twDelInfo><twComp>M&lt;23&gt;</twComp><twBEL>Mcount_M_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y112.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>Mcount_M_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y112.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twFalling">0.032</twDelInfo><twComp>M&lt;27&gt;</twComp><twBEL>Mcount_M_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y113.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>Mcount_M_cy&lt;27&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X62Y113.CLK</twSite><twDelType>Tckcin</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>M&lt;31&gt;</twComp><twBEL>Mcount_M_xor&lt;31&gt;</twBEL><twBEL>M_28</twBEL></twPathDel><twLogDel>0.580</twLogDel><twRouteDel>0.072</twRouteDel><twTotDel>0.652</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_100MHz_ext</twDestClk><twPctLog>89.0</twPctLog><twPctRoute>11.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="96"><twConstPath anchorID="97" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.334</twSlack><twSrc BELType="FF">M_10</twSrc><twDest BELType="FF">M_28</twDest><twTotPathDel>0.718</twTotPathDel><twClkSkew dest = "0.615" src = "0.231">-0.384</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>M_10</twSrc><twDest BELType='FF'>M_28</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X62Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_100MHz_ext</twSrcClk><twPathDel><twSite>SLICE_X62Y108.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>M&lt;11&gt;</twComp><twBEL>M_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y108.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.069</twDelInfo><twComp>M&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y108.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>M&lt;11&gt;</twComp><twBEL>M&lt;10&gt;_rt</twBEL><twBEL>Mcount_M_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y109.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>Mcount_M_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y109.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.032</twDelInfo><twComp>M&lt;15&gt;</twComp><twBEL>Mcount_M_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y110.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>Mcount_M_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y110.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.032</twDelInfo><twComp>M&lt;19&gt;</twComp><twBEL>Mcount_M_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y111.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>Mcount_M_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y111.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.032</twDelInfo><twComp>M&lt;23&gt;</twComp><twBEL>Mcount_M_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y112.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>Mcount_M_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y112.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twFalling">0.032</twDelInfo><twComp>M&lt;27&gt;</twComp><twBEL>Mcount_M_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y113.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>Mcount_M_cy&lt;27&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X62Y113.CLK</twSite><twDelType>Tckcin</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>M&lt;31&gt;</twComp><twBEL>Mcount_M_xor&lt;31&gt;</twBEL><twBEL>M_28</twBEL></twPathDel><twLogDel>0.644</twLogDel><twRouteDel>0.074</twRouteDel><twTotDel>0.718</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_100MHz_ext</twDestClk><twPctLog>89.7</twPctLog><twPctRoute>10.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="98"><twConstPath anchorID="99" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.342</twSlack><twSrc BELType="FF">M_23</twSrc><twDest BELType="FF">M_28</twDest><twTotPathDel>0.563</twTotPathDel><twClkSkew dest = "0.221" src = "0.000">-0.221</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>M_23</twSrc><twDest BELType='FF'>M_28</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X62Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_100MHz_ext</twSrcClk><twPathDel><twSite>SLICE_X62Y111.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>M&lt;23&gt;</twComp><twBEL>M_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y111.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>M&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y111.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.181</twDelInfo><twComp>M&lt;23&gt;</twComp><twBEL>M&lt;23&gt;_rt</twBEL><twBEL>Mcount_M_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y112.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>Mcount_M_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y112.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twFalling">0.032</twDelInfo><twComp>M&lt;27&gt;</twComp><twBEL>Mcount_M_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y113.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.001</twDelInfo><twComp>Mcount_M_cy&lt;27&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X62Y113.CLK</twSite><twDelType>Tckcin</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>M&lt;31&gt;</twComp><twBEL>Mcount_M_xor&lt;31&gt;</twBEL><twBEL>M_28</twBEL></twPathDel><twLogDel>0.534</twLogDel><twRouteDel>0.029</twRouteDel><twTotDel>0.563</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sys_clk_100MHz_ext</twDestClk><twPctLog>94.8</twPctLog><twPctRoute>5.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="100"><twPinLimitBanner>Component Switching Limit Checks: TS_sys_clk_ext = PERIOD TIMEGRP &quot;TM_sys_clk_ext&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="101" type="MINPERIOD" name="Tockper" slack="7.751" period="10.000" constraintValue="10.000" deviceLimit="2.249" freqLimit="444.642" physResource="MBsig/CLK0" logResource="MBsig/CK0" locationPin="OLOGIC_X0Y103.CLK0" clockNet="sys_clk_100MHz_ext"/><twPinLimit anchorID="102" type="MINPERIOD" name="Tockper" slack="7.751" period="10.000" constraintValue="10.000" deviceLimit="2.249" freqLimit="444.642" physResource="Dsig/CLK0" logResource="Dsig/CK0" locationPin="OLOGIC_X0Y102.CLK0" clockNet="sys_clk_100MHz_ext"/><twPinLimit anchorID="103" type="MINPERIOD" name="Tockper" slack="7.751" period="10.000" constraintValue="10.000" deviceLimit="2.249" freqLimit="444.642" physResource="Psig/CLK0" logResource="Psig/CK0" locationPin="OLOGIC_X0Y105.CLK0" clockNet="sys_clk_100MHz_ext"/></twPinLimitRpt></twConst><twConst anchorID="104" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_clk_manager_inst_dcm_inst_clkout1 = PERIOD TIMEGRP         &quot;clk_manager_inst_dcm_inst_clkout1&quot; TS_sys_clk HIGH 50%;</twConstName><twItemCnt>79771</twItemCnt><twErrCntSetup>34</twErrCntSetup><twErrCntEndPt>34</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>7180</twEndPtCnt><twPathErrCnt>34</twPathErrCnt><twMinPer>24.925</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_0_Tx_RMON_addr_gen/Pkt_err_type_rmon_dl1_1 (SLICE_X43Y39.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="105"><twConstPath anchorID="106" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.985</twSlack><twSrc BELType="FF">UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/Tx_pkt_err_type_rmon_1</twSrc><twDest BELType="FF">UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_0_Tx_RMON_addr_gen/Pkt_err_type_rmon_dl1_1</twDest><twTotPathDel>1.313</twTotPathDel><twClkSkew dest = "2.099" src = "5.554">3.455</twClkSkew><twDelConst>2.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.180" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.217</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/Tx_pkt_err_type_rmon_1</twSrc><twDest BELType='FF'>UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_0_Tx_RMON_addr_gen/Pkt_err_type_rmon_dl1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X42Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">UDP_1GbE_inst/Ethernet_MAC_top/MAC_tx_clk_div</twSrcClk><twPathDel><twSite>SLICE_X42Y39.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/Tx_pkt_err_type_rmon&lt;1&gt;</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/Tx_pkt_err_type_rmon_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y39.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/Tx_pkt_err_type_rmon&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y39.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_0_Tx_RMON_addr_gen/Pkt_err_type_rmon_dl1&lt;2&gt;</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_0_Tx_RMON_addr_gen/Pkt_err_type_rmon_dl1_1</twBEL></twPathDel><twLogDel>0.590</twLogDel><twRouteDel>0.723</twRouteDel><twTotDel>1.313</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100mhz</twDestClk><twPctLog>44.9</twPctLog><twPctRoute>55.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_0_Tx_RMON_addr_gen/Pkt_length_rmon_dl1_13 (SLICE_X29Y36.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="107"><twConstPath anchorID="108" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.949</twSlack><twSrc BELType="FF">UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/Tx_pkt_length_rmon_13</twSrc><twDest BELType="FF">UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_0_Tx_RMON_addr_gen/Pkt_length_rmon_dl1_13</twDest><twTotPathDel>1.278</twTotPathDel><twClkSkew dest = "2.107" src = "5.561">3.454</twClkSkew><twDelConst>2.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.180" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.217</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/Tx_pkt_length_rmon_13</twSrc><twDest BELType='FF'>UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_0_Tx_RMON_addr_gen/Pkt_length_rmon_dl1_13</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">UDP_1GbE_inst/Ethernet_MAC_top/MAC_tx_clk_div</twSrcClk><twPathDel><twSite>SLICE_X28Y36.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/Tx_pkt_length_rmon&lt;15&gt;</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/Tx_pkt_length_rmon_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y36.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/Tx_pkt_length_rmon&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y36.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_0_Tx_RMON_addr_gen/Pkt_length_rmon_dl1&lt;11&gt;</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/Tx_pkt_length_rmon&lt;13&gt;_rt</twBEL><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_0_Tx_RMON_addr_gen/Pkt_length_rmon_dl1_13</twBEL></twPathDel><twLogDel>0.740</twLogDel><twRouteDel>0.538</twRouteDel><twTotDel>1.278</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100mhz</twDestClk><twPctLog>57.9</twPctLog><twPctRoute>42.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_0_Tx_RMON_addr_gen/Pkt_type_rmon_dl1_1 (SLICE_X29Y32.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="109"><twConstPath anchorID="110" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.916</twSlack><twSrc BELType="FF">UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/Tx_pkt_type_rmon_1</twSrc><twDest BELType="FF">UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_0_Tx_RMON_addr_gen/Pkt_type_rmon_dl1_1</twDest><twTotPathDel>1.245</twTotPathDel><twClkSkew dest = "2.113" src = "5.567">3.454</twClkSkew><twDelConst>2.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.180" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.217</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/Tx_pkt_type_rmon_1</twSrc><twDest BELType='FF'>UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_0_Tx_RMON_addr_gen/Pkt_type_rmon_dl1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">UDP_1GbE_inst/Ethernet_MAC_top/MAC_tx_clk_div</twSrcClk><twPathDel><twSite>SLICE_X28Y32.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/Tx_pkt_type_rmon&lt;2&gt;</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/Tx_pkt_type_rmon_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y32.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.655</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_ctrl/Tx_pkt_type_rmon&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y32.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_0_Tx_RMON_addr_gen/Pkt_length_rmon_dl1&lt;3&gt;</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_RMON/U_0_Tx_RMON_addr_gen/Pkt_type_rmon_dl1_1</twBEL></twPathDel><twLogDel>0.590</twLogDel><twRouteDel>0.655</twRouteDel><twTotDel>1.245</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100mhz</twDestClk><twPctLog>47.4</twPctLog><twPctRoute>52.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk_manager_inst_dcm_inst_clkout1 = PERIOD TIMEGRP
        &quot;clk_manager_inst_dcm_inst_clkout1&quot; TS_sys_clk HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point UDP_1GbE_inst/ila0_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[70].u_ramb18/U_RAMB18 (RAMB16_X1Y52.DIB0), 1 path
</twPathRptBanner><twPathRpt anchorID="111"><twConstPath anchorID="112" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.303</twSlack><twSrc BELType="FF">UDP_1GbE_inst/ila0_inst/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[279].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">UDP_1GbE_inst/ila0_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[70].u_ramb18/U_RAMB18</twDest><twTotPathDel>0.306</twTotPathDel><twClkSkew dest = "0.069" src = "0.066">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>UDP_1GbE_inst/ila0_inst/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[279].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>UDP_1GbE_inst/ila0_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[70].u_ramb18/U_RAMB18</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100mhz</twSrcClk><twPathDel><twSite>SLICE_X26Y105.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>UDP_1GbE_inst/ila0_inst/U0/I_YES_D.U_ILA/iDATA&lt;279&gt;</twComp><twBEL>UDP_1GbE_inst/ila0_inst/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[279].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y52.DIB0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.125</twDelInfo><twComp>UDP_1GbE_inst/ila0_inst/U0/I_YES_D.U_ILA/iDATA&lt;279&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y52.CLKB</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>UDP_1GbE_inst/ila0_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[70].u_ramb18/U_RAMB18</twComp><twBEL>UDP_1GbE_inst/ila0_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[70].u_ramb18/U_RAMB18</twBEL></twPathDel><twLogDel>0.181</twLogDel><twRouteDel>0.125</twRouteDel><twTotDel>0.306</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100mhz</twDestClk><twPctLog>59.2</twPctLog><twPctRoute>40.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point UDP_1GbE_inst/ila0_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[70].u_ramb18/U_RAMB18 (RAMB16_X1Y52.DIB2), 1 path
</twPathRptBanner><twPathRpt anchorID="113"><twConstPath anchorID="114" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.303</twSlack><twSrc BELType="FF">UDP_1GbE_inst/ila0_inst/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[281].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">UDP_1GbE_inst/ila0_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[70].u_ramb18/U_RAMB18</twDest><twTotPathDel>0.306</twTotPathDel><twClkSkew dest = "0.069" src = "0.066">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>UDP_1GbE_inst/ila0_inst/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[281].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>UDP_1GbE_inst/ila0_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[70].u_ramb18/U_RAMB18</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100mhz</twSrcClk><twPathDel><twSite>SLICE_X26Y105.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>UDP_1GbE_inst/ila0_inst/U0/I_YES_D.U_ILA/iDATA&lt;279&gt;</twComp><twBEL>UDP_1GbE_inst/ila0_inst/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[281].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y52.DIB2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.125</twDelInfo><twComp>UDP_1GbE_inst/ila0_inst/U0/I_YES_D.U_ILA/iDATA&lt;281&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y52.CLKB</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>UDP_1GbE_inst/ila0_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[70].u_ramb18/U_RAMB18</twComp><twBEL>UDP_1GbE_inst/ila0_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[70].u_ramb18/U_RAMB18</twBEL></twPathDel><twLogDel>0.181</twLogDel><twRouteDel>0.125</twRouteDel><twTotDel>0.306</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100mhz</twDestClk><twPctLog>59.2</twPctLog><twPctRoute>40.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point UDP_1GbE_inst/ila0_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[70].u_ramb18/U_RAMB18 (RAMB16_X1Y52.DIB3), 1 path
</twPathRptBanner><twPathRpt anchorID="115"><twConstPath anchorID="116" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.303</twSlack><twSrc BELType="FF">UDP_1GbE_inst/ila0_inst/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[282].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">UDP_1GbE_inst/ila0_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[70].u_ramb18/U_RAMB18</twDest><twTotPathDel>0.306</twTotPathDel><twClkSkew dest = "0.069" src = "0.066">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>UDP_1GbE_inst/ila0_inst/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[282].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>UDP_1GbE_inst/ila0_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[70].u_ramb18/U_RAMB18</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100mhz</twSrcClk><twPathDel><twSite>SLICE_X26Y105.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>UDP_1GbE_inst/ila0_inst/U0/I_YES_D.U_ILA/iDATA&lt;279&gt;</twComp><twBEL>UDP_1GbE_inst/ila0_inst/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[282].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y52.DIB3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.125</twDelInfo><twComp>UDP_1GbE_inst/ila0_inst/U0/I_YES_D.U_ILA/iDATA&lt;282&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y52.CLKB</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>UDP_1GbE_inst/ila0_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[70].u_ramb18/U_RAMB18</twComp><twBEL>UDP_1GbE_inst/ila0_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[70].u_ramb18/U_RAMB18</twBEL></twPathDel><twLogDel>0.181</twLogDel><twRouteDel>0.125</twRouteDel><twTotDel>0.306</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100mhz</twDestClk><twPctLog>59.2</twPctLog><twPctRoute>40.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="117"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_manager_inst_dcm_inst_clkout1 = PERIOD TIMEGRP
        &quot;clk_manager_inst_dcm_inst_clkout1&quot; TS_sys_clk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="118" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="UDP_1GbE_inst/ila0_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[70].u_ramb18/U_RAMB18/CLKB" logResource="UDP_1GbE_inst/ila0_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[70].u_ramb18/U_RAMB18/CLKB" locationPin="RAMB16_X1Y52.CLKB" clockNet="clk_100mhz"/><twPinLimit anchorID="119" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="UDP_1GbE_inst/ila0_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[62].u_ramb18/U_RAMB18/CLKB" logResource="UDP_1GbE_inst/ila0_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[62].u_ramb18/U_RAMB18/CLKB" locationPin="RAMB16_X5Y44.CLKB" clockNet="clk_100mhz"/><twPinLimit anchorID="120" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="UDP_1GbE_inst/ila0_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[54].u_ramb18/U_RAMB18/CLKB" logResource="UDP_1GbE_inst/ila0_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[54].u_ramb18/U_RAMB18/CLKB" locationPin="RAMB16_X5Y8.CLKB" clockNet="clk_100mhz"/></twPinLimitRpt></twConst><twConst anchorID="121" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_clk_manager_inst_dcm_inst_clkout0 = PERIOD TIMEGRP         &quot;clk_manager_inst_dcm_inst_clkout0&quot; TS_sys_clk / 1.25 HIGH 50%;</twConstName><twItemCnt>22887</twItemCnt><twErrCntSetup>3</twErrCntSetup><twErrCntEndPt>3</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2321</twEndPtCnt><twPathErrCnt>3</twPathErrCnt><twMinPer>9.200</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point UDP_1GbE_inst/ila1_inst/U0/I_DQ.G_DW[19].U_DQ (SLICE_X37Y62.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="122"><twConstPath anchorID="123" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.300</twSlack><twSrc BELType="FF">UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_FF/Tx_mac_wa</twSrc><twDest BELType="FF">UDP_1GbE_inst/ila1_inst/U0/I_DQ.G_DW[19].U_DQ</twDest><twTotPathDel>1.673</twTotPathDel><twClkSkew dest = "2.102" src = "2.512">0.410</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.180" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.217</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_FF/Tx_mac_wa</twSrc><twDest BELType='FF'>UDP_1GbE_inst/ila1_inst/U0/I_DQ.G_DW[19].U_DQ</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X36Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">clk_100mhz</twSrcClk><twPathDel><twSite>SLICE_X36Y56.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>UDP_1GbE_inst/Tx_mac_wa</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_FF/Tx_mac_wa</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y62.DX</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.034</twDelInfo><twComp>UDP_1GbE_inst/Tx_mac_wa</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y62.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>UDP_1GbE_inst/ila1_inst/U0/iDATA&lt;19&gt;</twComp><twBEL>UDP_1GbE_inst/ila1_inst/U0/I_DQ.G_DW[19].U_DQ</twBEL></twPathDel><twLogDel>0.639</twLogDel><twRouteDel>1.034</twRouteDel><twTotDel>1.673</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">clk_125mhz</twDestClk><twPctLog>38.2</twPctLog><twPctRoute>61.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point UDP_1GbE_inst/ila1_inst/U0/I_DQ.G_DW[20].U_DQ (SLICE_X22Y61.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="124"><twConstPath anchorID="125" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.204</twSlack><twSrc BELType="FF">UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Rx_mac_ra</twSrc><twDest BELType="FF">UDP_1GbE_inst/ila1_inst/U0/I_DQ.G_DW[20].U_DQ</twDest><twTotPathDel>1.575</twTotPathDel><twClkSkew dest = "2.105" src = "2.517">0.412</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.180" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.217</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Rx_mac_ra</twSrc><twDest BELType='FF'>UDP_1GbE_inst/ila1_inst/U0/I_DQ.G_DW[20].U_DQ</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X18Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">clk_100mhz</twSrcClk><twPathDel><twSite>SLICE_X18Y56.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>UDP_1GbE_inst/Rx_mac_ra</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Rx_mac_ra</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y61.AX</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">0.965</twDelInfo><twComp>UDP_1GbE_inst/Rx_mac_ra</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y61.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>UDP_1GbE_inst/ila1_inst/U0/iDATA&lt;23&gt;</twComp><twBEL>UDP_1GbE_inst/ila1_inst/U0/I_DQ.G_DW[20].U_DQ</twBEL></twPathDel><twLogDel>0.610</twLogDel><twRouteDel>0.965</twRouteDel><twTotDel>1.575</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">clk_125mhz</twDestClk><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point UDP_1GbE_inst/ila1_inst/U0/I_DQ.G_DW[25].U_DQ (SLICE_X19Y69.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="126"><twConstPath anchorID="127" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.157</twSlack><twSrc BELType="FF">UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Rx_mac_pa</twSrc><twDest BELType="FF">UDP_1GbE_inst/ila1_inst/U0/I_DQ.G_DW[25].U_DQ</twDest><twTotPathDel>1.595</twTotPathDel><twClkSkew dest = "2.181" src = "2.526">0.345</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.180" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.217</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Rx_mac_pa</twSrc><twDest BELType='FF'>UDP_1GbE_inst/ila1_inst/U0/I_DQ.G_DW[25].U_DQ</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X18Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">clk_100mhz</twSrcClk><twPathDel><twSite>SLICE_X18Y60.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>UDP_1GbE_inst/Rx_mac_pa</twComp><twBEL>UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_rx/U_MAC_rx_FF/Rx_mac_pa</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y69.BX</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.956</twDelInfo><twComp>UDP_1GbE_inst/Rx_mac_pa</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y69.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>UDP_1GbE_inst/ila1_inst/U0/iDATA&lt;28&gt;</twComp><twBEL>UDP_1GbE_inst/ila1_inst/U0/I_DQ.G_DW[25].U_DQ</twBEL></twPathDel><twLogDel>0.639</twLogDel><twRouteDel>0.956</twRouteDel><twTotDel>1.595</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">clk_125mhz</twDestClk><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk_manager_inst_dcm_inst_clkout0 = PERIOD TIMEGRP
        &quot;clk_manager_inst_dcm_inst_clkout0&quot; TS_sys_clk / 1.25 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18 (RAMB16_X1Y34.DIB6), 1 path
</twPathRptBanner><twPathRpt anchorID="128"><twConstPath anchorID="129" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.302</twSlack><twSrc BELType="FF">UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[23].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18</twDest><twTotPathDel>0.306</twTotPathDel><twClkSkew dest = "0.072" src = "0.068">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[23].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125mhz</twSrcClk><twPathDel><twSite>SLICE_X26Y69.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/iDATA&lt;21&gt;</twComp><twBEL>UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[23].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y34.DIB6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.125</twDelInfo><twComp>UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/iDATA&lt;23&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y34.CLKB</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18</twComp><twBEL>UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18</twBEL></twPathDel><twLogDel>0.181</twLogDel><twRouteDel>0.125</twRouteDel><twTotDel>0.306</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125mhz</twDestClk><twPctLog>59.2</twPctLog><twPctRoute>40.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[8].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X2Y64.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="130"><twConstPath anchorID="131" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.316</twSlack><twSrc BELType="FF">UDP_1GbE_inst/ila1_inst/U0/I_DQ.G_DW[8].U_DQ</twSrc><twDest BELType="FF">UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[8].I_SRLT_NE_0.DLY9/SRL16E</twDest><twTotPathDel>0.323</twTotPathDel><twClkSkew dest = "0.088" src = "0.081">-0.007</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>UDP_1GbE_inst/ila1_inst/U0/I_DQ.G_DW[8].U_DQ</twSrc><twDest BELType='FF'>UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[8].I_SRLT_NE_0.DLY9/SRL16E</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X1Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125mhz</twSrcClk><twPathDel><twSite>SLICE_X1Y64.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>UDP_1GbE_inst/ila1_inst/U0/iDATA&lt;11&gt;</twComp><twBEL>UDP_1GbE_inst/ila1_inst/U0/I_DQ.G_DW[8].U_DQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y64.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.225</twDelInfo><twComp>UDP_1GbE_inst/ila1_inst/U0/iDATA&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X2Y64.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.100</twDelInfo><twComp>UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/iDATA&lt;12&gt;</twComp><twBEL>UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[8].I_SRLT_NE_0.DLY9/SRL16E</twBEL></twPathDel><twLogDel>0.098</twLogDel><twRouteDel>0.225</twRouteDel><twTotDel>0.323</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125mhz</twDestClk><twPctLog>30.3</twPctLog><twPctRoute>69.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT (SLICE_X39Y86.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="132"><twConstPath anchorID="133" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.329</twSlack><twSrc BELType="FF">UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1</twSrc><twDest BELType="FF">UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT</twDest><twTotPathDel>0.331</twTotPathDel><twClkSkew dest = "0.033" src = "0.031">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1</twSrc><twDest BELType='FF'>UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X38Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk_125mhz</twSrcClk><twPathDel><twSite>SLICE_X38Y86.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDIN&lt;1&gt;</twComp><twBEL>UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y86.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.262</twDelInfo><twComp>UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDIN&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X39Y86.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.131</twDelInfo><twComp>UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDOUT</twComp><twBEL>UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT</twBEL></twPathDel><twLogDel>0.069</twLogDel><twRouteDel>0.262</twRouteDel><twTotDel>0.331</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk_125mhz</twDestClk><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="134"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_manager_inst_dcm_inst_clkout0 = PERIOD TIMEGRP
        &quot;clk_manager_inst_dcm_inst_clkout0&quot; TS_sys_clk / 1.25 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="135" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="4.430" period="8.000" constraintValue="8.000" deviceLimit="3.570" freqLimit="280.112" physResource="UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKB" logResource="UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKB" locationPin="RAMB16_X0Y34.CLKB" clockNet="clk_125mhz"/><twPinLimit anchorID="136" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="4.430" period="8.000" constraintValue="8.000" deviceLimit="3.570" freqLimit="280.112" physResource="UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_FF/U_duram/U_RAMB16_S36_S36/CLKB" logResource="UDP_1GbE_inst/Ethernet_MAC_top/U_MAC_tx/U_MAC_tx_FF/U_duram/U_RAMB16_S36_S36/CLKB" locationPin="RAMB16_X2Y24.CLKB" clockNet="UDP_1GbE_inst/Ethernet_MAC_top/MAC_tx_clk_div"/><twPinLimit anchorID="137" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="4.430" period="8.000" constraintValue="8.000" deviceLimit="3.570" freqLimit="280.112" physResource="UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKB" logResource="UDP_1GbE_inst/ila1_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKB" locationPin="RAMB16_X1Y32.CLKB" clockNet="clk_125mhz"/></twPinLimitRpt></twConst><twConstRollupTable uID="3" anchorID="138"><twConstRollup name="TS_sys_clk" fullName="TS_sys_clk = PERIOD TIMEGRP &quot;TM_sys_clk&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="9.590" actualRollup="24.925" errors="99" errorRollup="37" items="2971" itemsRollup="102658"/><twConstRollup name="TS_clk_manager_inst_dcm_inst_clkout1" fullName="TS_clk_manager_inst_dcm_inst_clkout1 = PERIOD TIMEGRP         &quot;clk_manager_inst_dcm_inst_clkout1&quot; TS_sys_clk HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="24.925" actualRollup="N/A" errors="34" errorRollup="0" items="79771" itemsRollup="0"/><twConstRollup name="TS_clk_manager_inst_dcm_inst_clkout0" fullName="TS_clk_manager_inst_dcm_inst_clkout0 = PERIOD TIMEGRP         &quot;clk_manager_inst_dcm_inst_clkout0&quot; TS_sys_clk / 1.25 HIGH 50%;" type="child" depth="1" requirement="8.000" prefType="period" actual="9.200" actualRollup="N/A" errors="3" errorRollup="0" items="22887" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="139">3</twUnmetConstCnt><twDataSheet anchorID="140" twNameLen="15"><twClk2SUList anchorID="141" twDestWidth="11"><twDest>GIGE_RX_CLK</twDest><twClk2SU><twSrc>GIGE_RX_CLK</twSrc><twRiseRise>7.208</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="142" twDestWidth="9"><twDest>sys_clk_N</twDest><twClk2SU><twSrc>sys_clk_N</twSrc><twRiseRise>9.982</twRiseRise><twRiseFall>4.598</twRiseFall><twFallFall>7.295</twFallFall></twClk2SU><twClk2SU><twSrc>sys_clk_P</twSrc><twRiseRise>9.982</twRiseRise><twRiseFall>4.598</twRiseFall><twFallFall>7.295</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="143" twDestWidth="9"><twDest>sys_clk_P</twDest><twClk2SU><twSrc>sys_clk_N</twSrc><twRiseRise>9.982</twRiseRise><twRiseFall>4.598</twRiseFall><twFallFall>7.295</twFallFall></twClk2SU><twClk2SU><twSrc>sys_clk_P</twSrc><twRiseRise>9.982</twRiseRise><twRiseFall>4.598</twRiseFall><twFallFall>7.295</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="144" twDestWidth="11"><twDest>sys_clk_ext</twDest><twClk2SU><twSrc>sys_clk_ext</twSrc><twRiseRise>9.162</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="145"><twErrCnt>136</twErrCnt><twScore>486928</twScore><twSetupScore>94954</twSetupScore><twHoldScore>391974</twHoldScore><twConstCov><twPathCnt>120653</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>13898</twConnCnt></twConstCov><twStats anchorID="146"><twMinPer>24.925</twMinPer><twFootnote number="1" /><twMaxFreq>40.120</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Mon Mar 27 12:36:04 2017 </twTimestamp></twFoot><twClientInfo anchorID="147"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 635 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
