

================================================================
== Vitis HLS Report for 'aes256_encrypt_ecb_Pipeline_ecb1'
================================================================
* Date:           Mon Oct  6 15:08:35 2025

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.921 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       19|       19|  0.190 us|  0.190 us|   19|   19|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- ecb1    |       17|       17|         3|          1|          1|    16|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|   29867|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      18|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      45|    -|
|Register         |        -|     -|     807|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     807|   29930|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2060|  2800|  607200|  303600|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|       9|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------+--------------+---------+----+---+----+-----+
    |     Instance    |    Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------+--------------+---------+----+---+----+-----+
    |mux_21_8_1_1_U1  |mux_21_8_1_1  |        0|   0|  0|   9|    0|
    |mux_21_8_1_1_U2  |mux_21_8_1_1  |        0|   0|  0|   9|    0|
    +-----------------+--------------+---------+----+---+----+-----+
    |Total            |              |        0|   0|  0|  18|    0|
    +-----------------+--------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+------+------------+------------+
    |      Variable Name     | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+------+------------+------------+
    |add_ln182_fu_222_p2     |         +|   0|  0|    14|           6|           2|
    |and_ln183_1_fu_401_p2   |       and|   0|  0|   512|         512|         512|
    |and_ln183_2_fu_466_p2   |       and|   0|  0|   768|         768|         768|
    |and_ln183_3_fu_472_p2   |       and|   0|  0|   512|         512|         512|
    |and_ln183_4_fu_572_p2   |       and|   0|  0|   768|         768|         768|
    |and_ln183_5_fu_642_p2   |       and|   0|  0|   768|         768|         768|
    |and_ln183_6_fu_578_p2   |       and|   0|  0|   519|         519|         519|
    |and_ln183_7_fu_648_p2   |       and|   0|  0|   519|         519|         519|
    |and_ln183_fu_395_p2     |       and|   0|  0|   768|         768|         768|
    |lshr_ln183_1_fu_273_p2  |      lshr|   0|  0|    35|          16|          16|
    |lshr_ln183_2_fu_300_p2  |      lshr|   0|  0|    35|          16|          16|
    |lshr_ln183_3_fu_314_p2  |      lshr|   0|  0|    35|          16|          16|
    |lshr_ln183_fu_259_p2    |      lshr|   0|  0|    35|          16|          16|
    |or_ln183_2_fu_210_p2    |        or|   0|  0|     3|           3|           1|
    |or_ln183_3_fu_512_p2    |        or|   0|  0|     8|           8|           4|
    |or_ln183_4_fu_588_p2    |        or|   0|  0|   768|         768|         768|
    |or_ln183_6_fu_460_p2    |        or|   0|  0|   512|         512|         512|
    |or_ln183_7_fu_478_p2    |        or|   0|  0|   512|         512|         512|
    |or_ln183_8_fu_636_p2    |        or|   0|  0|   519|         519|         519|
    |or_ln183_9_fu_654_p2    |        or|   0|  0|   519|         519|         519|
    |or_ln183_fu_411_p2      |        or|   0|  0|   768|         768|         768|
    |shl_ln183_1_fu_369_p2   |       shl|   0|  0|  2171|         768|         768|
    |shl_ln183_2_fu_430_p2   |       shl|   0|  0|  2171|           8|         512|
    |shl_ln183_3_fu_440_p2   |       shl|   0|  0|  2171|         512|         512|
    |shl_ln183_4_fu_530_p2   |       shl|   0|  0|  2171|           8|         768|
    |shl_ln183_5_fu_542_p2   |       shl|   0|  0|  2171|         768|         768|
    |shl_ln183_6_fu_606_p2   |       shl|   0|  0|  2171|           8|         519|
    |shl_ln183_7_fu_616_p2   |       shl|   0|  0|  2171|         519|         519|
    |shl_ln183_fu_357_p2     |       shl|   0|  0|  2171|           8|         768|
    |ap_enable_pp0           |       xor|   0|  0|     2|           1|           2|
    |xor_ln183_1_fu_446_p2   |       xor|   0|  0|   513|         513|           2|
    |xor_ln183_2_fu_552_p2   |       xor|   0|  0|   768|         768|           2|
    |xor_ln183_3_fu_622_p2   |       xor|   0|  0|   520|         520|           2|
    |xor_ln183_4_fu_385_p2   |       xor|   0|  0|   512|         512|           2|
    |xor_ln183_5_fu_558_p2   |       xor|   0|  0|   519|         519|           2|
    |xor_ln183_fu_379_p2     |       xor|   0|  0|   768|         768|           2|
    +------------------------+----------+----+---+------+------------+------------+
    |Total                   |          |   0|  0| 29867|       15013|       13951|
    +------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_3     |   9|          2|    6|         12|
    |empty_fu_112             |   9|          2|  768|       1536|
    |i_fu_108                 |   9|          2|    6|         12|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|  782|       1564|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |    1|   0|    1|          0|
    |empty_fu_112                      |  768|   0|  768|          0|
    |i_3_reg_702                       |    6|   0|    6|          0|
    |i_fu_108                          |    6|   0|    6|          0|
    |tmp_63_reg_733                    |    8|   0|    8|          0|
    |tmp_66_reg_746                    |    8|   0|    8|          0|
    |tmp_reg_709                       |    1|   0|    1|          0|
    |trunc_ln183_2_reg_739             |    5|   0|    5|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             |  807|   0|  807|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+--------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  aes256_encrypt_ecb_Pipeline_ecb1|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  aes256_encrypt_ecb_Pipeline_ecb1|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  aes256_encrypt_ecb_Pipeline_ecb1|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  aes256_encrypt_ecb_Pipeline_ecb1|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  aes256_encrypt_ecb_Pipeline_ecb1|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  aes256_encrypt_ecb_Pipeline_ecb1|  return value|
|ctx_load      |   in|  768|     ap_none|                          ctx_load|        scalar|
|k_0_address0  |  out|    3|   ap_memory|                               k_0|         array|
|k_0_ce0       |  out|    1|   ap_memory|                               k_0|         array|
|k_0_q0        |   in|   16|   ap_memory|                               k_0|         array|
|k_0_address1  |  out|    3|   ap_memory|                               k_0|         array|
|k_0_ce1       |  out|    1|   ap_memory|                               k_0|         array|
|k_0_q1        |   in|   16|   ap_memory|                               k_0|         array|
|k_1_address0  |  out|    3|   ap_memory|                               k_1|         array|
|k_1_ce0       |  out|    1|   ap_memory|                               k_1|         array|
|k_1_q0        |   in|   16|   ap_memory|                               k_1|         array|
|k_1_address1  |  out|    3|   ap_memory|                               k_1|         array|
|k_1_ce1       |  out|    1|   ap_memory|                               k_1|         array|
|k_1_q1        |   in|   16|   ap_memory|                               k_1|         array|
|p_out         |  out|  768|      ap_vld|                             p_out|       pointer|
|p_out_ap_vld  |  out|    1|      ap_vld|                             p_out|       pointer|
+--------------+-----+-----+------------+----------------------------------+--------------+

