=====
SETUP
0.044
17.954
17.998
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_color_bus/n1472_s2
7.858
8.413
u_v9958/u_v9958_core/u_vdp_text12/n74_s1
9.110
9.665
u_v9958/u_v9958_core/u_vdp_text12/n74_s0
10.092
10.545
u_v9958/u_v9958_core/u_vdp_text12/n967_s0
10.971
11.526
u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_2_s0
12.494
13.049
u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_2_s
13.049
13.152
u_v9958/u_v9958_core/u_vdp_color_decoder/n217_s8
14.113
14.575
u_v9958/u_v9958_core/u_vdp_color_decoder/n217_s3
14.577
15.030
u_v9958/u_v9958_core/u_vdp_color_decoder/n218_s5
15.961
16.510
u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s2
16.684
17.137
u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s0
17.384
17.954
u_v9958/u_v9958_core/u_vdp_color_decoder/ff_palette_address_0_s0
17.954
=====
SETUP
0.110
17.888
17.998
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_color_bus/n1472_s2
7.858
8.413
u_v9958/u_v9958_core/u_vdp_text12/n74_s1
9.110
9.665
u_v9958/u_v9958_core/u_vdp_text12/n74_s0
10.092
10.545
u_v9958/u_v9958_core/u_vdp_text12/n967_s0
10.971
11.526
u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_2_s0
12.494
13.049
u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_2_s
13.049
13.152
u_v9958/u_v9958_core/u_vdp_color_decoder/n217_s8
14.113
14.575
u_v9958/u_v9958_core/u_vdp_color_decoder/n217_s3
14.577
15.030
u_v9958/u_v9958_core/u_vdp_color_decoder/n218_s5
15.961
16.510
u_v9958/u_v9958_core/u_vdp_color_decoder/n218_s16
16.684
17.254
u_v9958/u_v9958_core/u_vdp_color_decoder/n218_s0
17.426
17.888
u_v9958/u_v9958_core/u_vdp_color_decoder/ff_palette_address_1_s0
17.888
=====
SETUP
0.256
17.742
17.998
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_color_bus/n1472_s2
7.858
8.413
u_v9958/u_v9958_core/u_vdp_text12/n74_s1
9.110
9.665
u_v9958/u_v9958_core/u_vdp_text12/n74_s0
10.092
10.545
u_v9958/u_v9958_core/u_vdp_text12/n967_s0
10.971
11.526
u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_2_s0
12.494
13.049
u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_2_s
13.049
13.152
u_v9958/u_v9958_core/u_vdp_color_decoder/n217_s8
14.113
14.575
u_v9958/u_v9958_core/u_vdp_color_decoder/n217_s3
14.577
15.030
u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s7
15.833
16.204
u_v9958/u_v9958_core/u_vdp_color_decoder/n217_s4
16.378
16.749
u_v9958/u_v9958_core/u_vdp_color_decoder/n216_s2
17.172
17.742
u_v9958/u_v9958_core/u_vdp_color_decoder/ff_palette_address_3_s0
17.742
=====
SETUP
0.277
17.721
17.998
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_color_bus/n1472_s2
7.858
8.413
u_v9958/u_v9958_core/u_vdp_text12/n74_s1
9.110
9.665
u_v9958/u_v9958_core/u_vdp_text12/n74_s0
10.092
10.545
u_v9958/u_v9958_core/u_vdp_text12/n967_s0
10.971
11.526
u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_2_s0
12.494
13.049
u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_2_s
13.049
13.152
u_v9958/u_v9958_core/u_vdp_color_decoder/n217_s8
14.113
14.575
u_v9958/u_v9958_core/u_vdp_color_decoder/n217_s3
14.577
15.030
u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s7
15.833
16.204
u_v9958/u_v9958_core/u_vdp_color_decoder/n217_s4
16.378
16.749
u_v9958/u_v9958_core/u_vdp_color_decoder/n217_s2
17.172
17.721
u_v9958/u_v9958_core/u_vdp_color_decoder/ff_palette_address_2_s0
17.721
=====
SETUP
0.381
17.617
17.998
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_sprite/w_read_color_address_9_s2
7.578
8.133
u_v9958/u_v9958_core/u_vdp_command/n311_s2
9.099
9.654
u_v9958/u_v9958_core/u_vdp_command/n311_s0
10.325
10.880
u_v9958/u_v9958_core/u_vdp_command/n705_s0
11.728
12.277
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.277
12.312
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.312
12.347
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.347
12.382
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.382
12.417
u_v9958/u_v9958_core/u_vdp_command/ff_s2_bd_s8
13.577
13.948
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
14.608
15.178
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
15.180
15.735
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.395
16.857
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_8_s0
17.617
=====
SETUP
0.409
17.588
17.998
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_sprite/w_read_color_address_9_s2
7.578
8.133
u_v9958/u_v9958_core/u_vdp_command/n311_s2
9.099
9.654
u_v9958/u_v9958_core/u_vdp_command/n311_s0
10.325
10.880
u_v9958/u_v9958_core/u_vdp_command/n705_s0
11.728
12.277
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.277
12.312
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.312
12.347
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.347
12.382
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.382
12.417
u_v9958/u_v9958_core/u_vdp_command/ff_s2_bd_s8
13.577
13.948
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
14.608
15.178
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
15.180
15.735
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.395
16.857
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_2_s0
17.588
=====
SETUP
0.409
17.588
17.998
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_sprite/w_read_color_address_9_s2
7.578
8.133
u_v9958/u_v9958_core/u_vdp_command/n311_s2
9.099
9.654
u_v9958/u_v9958_core/u_vdp_command/n311_s0
10.325
10.880
u_v9958/u_v9958_core/u_vdp_command/n705_s0
11.728
12.277
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.277
12.312
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.312
12.347
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.347
12.382
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.382
12.417
u_v9958/u_v9958_core/u_vdp_command/ff_s2_bd_s8
13.577
13.948
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
14.608
15.178
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
15.180
15.735
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.395
16.857
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_7_s0
17.588
=====
SETUP
0.419
17.579
17.998
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_sprite/w_read_color_address_9_s2
7.578
8.133
u_v9958/u_v9958_core/u_vdp_command/n311_s2
9.099
9.654
u_v9958/u_v9958_core/u_vdp_command/n311_s0
10.325
10.880
u_v9958/u_v9958_core/u_vdp_command/n705_s0
11.728
12.277
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.277
12.312
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.312
12.347
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.347
12.382
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.382
12.417
u_v9958/u_v9958_core/u_vdp_command/ff_s2_bd_s8
13.577
13.948
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
14.608
15.178
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
15.180
15.735
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.395
16.857
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_5_s0
17.579
=====
SETUP
0.422
17.576
17.998
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_sprite/w_read_color_address_9_s2
7.578
8.133
u_v9958/u_v9958_core/u_vdp_command/n311_s2
9.099
9.654
u_v9958/u_v9958_core/u_vdp_command/n311_s0
10.325
10.880
u_v9958/u_v9958_core/u_vdp_command/n705_s0
11.728
12.277
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.277
12.312
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.312
12.347
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.347
12.382
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.382
12.417
u_v9958/u_v9958_core/u_vdp_command/ff_s2_bd_s8
13.577
13.948
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
14.608
15.178
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
15.180
15.735
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.395
16.857
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_1_s0
17.576
=====
SETUP
0.422
17.576
17.998
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_sprite/w_read_color_address_9_s2
7.578
8.133
u_v9958/u_v9958_core/u_vdp_command/n311_s2
9.099
9.654
u_v9958/u_v9958_core/u_vdp_command/n311_s0
10.325
10.880
u_v9958/u_v9958_core/u_vdp_command/n705_s0
11.728
12.277
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.277
12.312
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.312
12.347
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.347
12.382
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.382
12.417
u_v9958/u_v9958_core/u_vdp_command/ff_s2_bd_s8
13.577
13.948
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
14.608
15.178
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
15.180
15.735
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.395
16.857
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_6_s0
17.576
=====
SETUP
0.422
17.576
17.998
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_sprite/w_read_color_address_9_s2
7.578
8.133
u_v9958/u_v9958_core/u_vdp_command/n311_s2
9.099
9.654
u_v9958/u_v9958_core/u_vdp_command/n311_s0
10.325
10.880
u_v9958/u_v9958_core/u_vdp_command/n705_s0
11.728
12.277
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.277
12.312
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.312
12.347
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.347
12.382
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.382
12.417
u_v9958/u_v9958_core/u_vdp_command/ff_s2_bd_s8
13.577
13.948
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
14.608
15.178
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
15.180
15.735
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.395
16.857
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s0
17.576
=====
SETUP
0.454
17.544
17.998
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_sprite/w_read_color_address_9_s2
7.578
8.133
u_v9958/u_v9958_core/u_vdp_command/n311_s2
9.099
9.654
u_v9958/u_v9958_core/u_vdp_command/n311_s0
10.325
10.880
u_v9958/u_v9958_core/u_vdp_command/n705_s0
11.728
12.277
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.277
12.312
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.312
12.347
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.347
12.382
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.382
12.417
u_v9958/u_v9958_core/u_vdp_command/ff_s2_bd_s8
13.577
13.948
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
14.608
15.178
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
15.180
15.735
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.395
16.857
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_3_s0
17.544
=====
SETUP
0.562
17.436
17.998
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_sprite/w_read_color_address_9_s2
7.578
8.133
u_v9958/u_v9958_core/u_vdp_command/n311_s2
9.099
9.654
u_v9958/u_v9958_core/u_vdp_command/n311_s0
10.325
10.880
u_v9958/u_v9958_core/u_vdp_command/n705_s0
11.728
12.277
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.277
12.312
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.312
12.347
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.347
12.382
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.382
12.417
u_v9958/u_v9958_core/u_vdp_command/ff_s2_bd_s8
13.577
13.948
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
14.608
15.178
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
15.180
15.735
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.395
16.857
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_0_s0
17.436
=====
SETUP
0.562
17.436
17.998
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_sprite/w_read_color_address_9_s2
7.578
8.133
u_v9958/u_v9958_core/u_vdp_command/n311_s2
9.099
9.654
u_v9958/u_v9958_core/u_vdp_command/n311_s0
10.325
10.880
u_v9958/u_v9958_core/u_vdp_command/n705_s0
11.728
12.277
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.277
12.312
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.312
12.347
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.347
12.382
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.382
12.417
u_v9958/u_v9958_core/u_vdp_command/ff_s2_bd_s8
13.577
13.948
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
14.608
15.178
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
15.180
15.735
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.395
16.857
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_4_s0
17.436
=====
SETUP
0.996
17.001
17.998
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_sprite/w_read_color_address_9_s2
7.578
8.133
u_v9958/u_v9958_core/u_vdp_command/n311_s2
9.099
9.654
u_v9958/u_v9958_core/u_vdp_command/n311_s0
10.325
10.880
u_v9958/u_v9958_core/u_vdp_command/n705_s0
11.728
12.277
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.277
12.312
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.312
12.347
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.347
12.382
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.382
12.417
u_v9958/u_v9958_core/u_vdp_command/ff_s2_bd_s8
13.577
13.948
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
14.608
15.178
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
15.180
15.735
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s5
16.395
16.857
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s0
17.001
=====
SETUP
1.433
16.565
17.998
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_sprite/w_read_color_address_9_s2
7.578
8.133
u_v9958/u_v9958_core/u_vdp_command/n311_s2
9.099
9.654
u_v9958/u_v9958_core/u_vdp_command/n311_s0
10.325
10.880
u_v9958/u_v9958_core/u_vdp_command/n705_s0
11.728
12.277
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.277
12.312
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.312
12.347
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.347
12.382
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.382
12.417
u_v9958/u_v9958_core/u_vdp_command/ff_s2_bd_s8
13.577
13.948
u_v9958/u_v9958_core/u_vdp_command/n1790_s10
14.516
15.086
u_v9958/u_v9958_core/u_vdp_command/n1790_s9
15.087
15.540
u_v9958/u_v9958_core/u_vdp_command/n1790_s7
16.103
16.565
u_v9958/u_v9958_core/u_vdp_command/ff_state_0_s0
16.565
=====
SETUP
2.127
15.871
17.998
u_sdram/ff_sdr_read_data_8_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_0_s
8.121
8.574
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_0_s
9.823
10.194
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_1_s
10.194
10.229
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
10.229
10.264
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
10.264
10.734
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s4
10.909
11.371
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s3
11.372
11.927
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s5
12.345
12.900
u_v9958/u_v9958_core/u_vdp_sprite/ff_sp_overmap_s4
13.317
13.887
u_v9958/u_v9958_core/u_vdp_sprite/ff_sp_overmap_s2
14.060
14.615
u_v9958/u_v9958_core/u_vdp_sprite/ff_sp_overmap_num_4_s3
14.868
15.330
u_v9958/u_v9958_core/u_vdp_sprite/ff_sp_overmap_num_4_s0
15.871
=====
SETUP
2.350
15.648
17.998
u_sdram/ff_sdr_read_data_12_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_4_s
8.023
8.578
u_v9958/u_v9958_core/u_vdp_sprite/ff_sp_overmap_s6
9.988
10.537
u_v9958/u_v9958_core/u_vdp_sprite/ff_sp_overmap_s5
10.538
11.093
u_v9958/u_v9958_core/u_vdp_sprite/ff_sp_overmap_s3
11.992
12.547
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1
13.045
13.562
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4
14.227
14.776
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_1_s0
15.648
=====
SETUP
2.350
15.648
17.998
u_sdram/ff_sdr_read_data_12_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_4_s
8.023
8.578
u_v9958/u_v9958_core/u_vdp_sprite/ff_sp_overmap_s6
9.988
10.537
u_v9958/u_v9958_core/u_vdp_sprite/ff_sp_overmap_s5
10.538
11.093
u_v9958/u_v9958_core/u_vdp_sprite/ff_sp_overmap_s3
11.992
12.547
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1
13.045
13.562
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4
14.227
14.776
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_2_s0
15.648
=====
SETUP
2.350
15.648
17.998
u_sdram/ff_sdr_read_data_12_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_4_s
8.023
8.578
u_v9958/u_v9958_core/u_vdp_sprite/ff_sp_overmap_s6
9.988
10.537
u_v9958/u_v9958_core/u_vdp_sprite/ff_sp_overmap_s5
10.538
11.093
u_v9958/u_v9958_core/u_vdp_sprite/ff_sp_overmap_s3
11.992
12.547
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s1
13.045
13.562
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4
14.227
14.776
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s0
15.648
=====
SETUP
2.366
15.632
17.998
u_v9958/u_v9958_core/u_vdp_command/ff_reg_wr_ack_s2
6.391
6.623
u_v9958/u_v9958_core/u_vdp_command/n3494_s1
8.974
9.529
u_v9958/u_v9958_core/u_vdp_command/ff_r46_cmr_7_s6
10.749
11.202
u_v9958/u_v9958_core/u_vdp_command/ff_r46_cmr_7_s3
12.133
12.688
u_v9958/u_v9958_core/u_vdp_command/w_current_vdp_command_c_7_s0
13.641
14.012
u_v9958/u_v9958_core/u_vdp_wait_control/c_wait_table_505_c_wait_table_505_0_1_s
15.632
=====
SETUP
2.399
15.599
17.998
u_v9958/u_v9958_core/u_vdp_command/ff_reg_wr_ack_s2
6.391
6.623
u_v9958/u_v9958_core/u_vdp_command/n3494_s1
8.974
9.529
u_v9958/u_v9958_core/u_vdp_command/ff_r46_cmr_7_s6
10.749
11.202
u_v9958/u_v9958_core/u_vdp_command/ff_r46_cmr_7_s3
12.133
12.688
u_v9958/u_v9958_core/u_vdp_command/w_current_vdp_command_c_7_s0
13.641
14.012
u_v9958/u_v9958_core/u_vdp_wait_control/c_wait_table_505_c_wait_table_505_0_0_s
15.599
=====
SETUP
2.403
15.595
17.998
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0
6.391
6.623
u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
7.306
7.823
u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s4
8.615
9.170
u_v9958/u_v9958_core/u_vdp_command/n189_s2
10.460
10.922
u_v9958/u_v9958_core/u_vdp_command/n216_s0
10.925
11.442
u_v9958/u_v9958_core/u_vdp_command/n723_s
12.615
12.986
u_v9958/u_v9958_core/u_vdp_command/n722_s
12.986
13.022
u_v9958/u_v9958_core/u_vdp_command/n721_s
13.022
13.057
u_v9958/u_v9958_core/u_vdp_command/n720_s
13.057
13.092
u_v9958/u_v9958_core/u_vdp_command/n719_s
13.092
13.127
u_v9958/u_v9958_core/u_vdp_command/n718_s
13.127
13.162
u_v9958/u_v9958_core/u_vdp_command/n717_s
13.162
13.632
u_v9958/u_v9958_core/u_vdp_command/n1555_s28
14.272
14.643
u_v9958/u_v9958_core/u_vdp_command/n1555_s26
15.133
15.595
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_8_s0
15.595
=====
SETUP
2.451
15.547
17.998
u_v9958/u_v9958_core/u_vdp_command/ff_reg_wr_ack_s2
6.391
6.623
u_v9958/u_v9958_core/u_vdp_command/n3494_s1
8.974
9.529
u_v9958/u_v9958_core/u_vdp_command/ff_r46_cmr_7_s6
10.749
11.202
u_v9958/u_v9958_core/u_vdp_command/ff_r46_cmr_7_s3
12.133
12.688
u_v9958/u_v9958_core/u_vdp_command/w_current_vdp_command_c_4_s0
13.399
13.770
u_v9958/u_v9958_core/u_vdp_wait_control/c_wait_table_505_c_wait_table_505_0_1_s
15.547
=====
SETUP
2.467
15.531
17.998
u_v9958/u_v9958_core/u_vdp_command/ff_reg_wr_ack_s2
6.391
6.623
u_v9958/u_v9958_core/u_vdp_command/n3494_s1
8.974
9.529
u_v9958/u_v9958_core/u_vdp_command/ff_r46_cmr_7_s6
10.749
11.202
u_v9958/u_v9958_core/u_vdp_command/ff_r46_cmr_7_s3
12.133
12.688
u_v9958/u_v9958_core/u_vdp_command/w_current_vdp_command_c_7_s0
13.641
14.012
u_v9958/u_v9958_core/u_vdp_wait_control/c_wait_table_505_c_wait_table_505_0_3_s
15.531
=====
HOLD
0.060
5.832
5.772
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_we_s0
5.631
5.832
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
5.832
=====
HOLD
0.060
5.832
5.772
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_we_s0
5.631
5.832
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
5.832
=====
HOLD
0.060
5.832
5.772
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_we_s0
5.631
5.832
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.832
=====
HOLD
0.060
5.832
5.772
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_we_s0
5.631
5.832
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.832
=====
HOLD
0.060
5.832
5.772
u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_we_s0
5.631
5.832
u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_block_ram_ff_block_ram_0_0_s
5.832
=====
HOLD
0.215
6.094
5.880
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_1_s0
5.631
5.833
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.094
=====
HOLD
0.225
6.105
5.880
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_g_2_s0
5.631
5.833
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s
6.105
=====
HOLD
0.225
6.105
5.880
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_5_s0
5.631
5.833
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.105
=====
HOLD
0.225
6.105
5.880
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_4_s0
5.631
5.833
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.105
=====
HOLD
0.227
6.106
5.880
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_11_s0
5.631
5.833
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
6.106
=====
HOLD
0.241
6.120
5.880
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_3_s0
5.631
5.833
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.120
=====
HOLD
0.313
5.953
5.641
u_v9958/u_v9958_core/u_vdp_sprite/ff_info_color_1_s0
5.631
5.832
u_v9958/u_v9958_core/u_vdp_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_0_s
5.953
=====
HOLD
0.313
5.953
5.641
u_v9958/u_v9958_core/u_vdp_sprite/ff_info_ic_s0
5.631
5.832
u_v9958/u_v9958_core/u_vdp_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_0_s
5.953
=====
HOLD
0.315
5.956
5.641
u_v9958/u_v9958_core/u_vdp_sprite/ff_info_color_2_s0
5.631
5.833
u_v9958/u_v9958_core/u_vdp_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_1_s
5.956
=====
HOLD
0.337
6.216
5.880
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_14_s0
5.631
5.833
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.216
=====
HOLD
0.337
6.216
5.880
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_5_s0
5.631
5.833
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.216
=====
HOLD
0.337
6.216
5.880
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_3_s0
5.631
5.833
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.216
=====
HOLD
0.340
6.219
5.880
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_11_s0
5.631
5.832
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.219
=====
HOLD
0.340
6.219
5.880
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_0_s0
5.631
5.832
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.219
=====
HOLD
0.344
6.093
5.749
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_address_7_s0
5.631
5.833
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.093
=====
HOLD
0.347
6.227
5.880
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_4_s0
5.631
5.833
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
6.227
=====
HOLD
0.349
6.228
5.880
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_3_s0
5.631
5.833
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
6.228
=====
HOLD
0.350
6.229
5.880
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_6_s0
5.631
5.833
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.229
=====
HOLD
0.351
6.231
5.880
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_4_s0
5.631
5.833
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.231
=====
HOLD
0.351
6.231
5.880
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_r_4_s0
5.631
5.833
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s
6.231
