// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _fpgaconvnet_ip_HH_
#define _fpgaconvnet_ip_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "Block_proc.h"
#include "fpgaconvnet_ip_ctrl_s_axi.h"
#include "fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi.h"
#include "fpgaconvnet_ip_fpgaconvnet_port_in_m_axi.h"
#include "fpgaconvnet_ip_fpgaconvnet_port_out_m_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_CTRL_ADDR_WIDTH = 6,
         unsigned int C_S_AXI_CTRL_DATA_WIDTH = 32,
         unsigned int C_M_AXI_FPGACONVNET_PORT_WR_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_FPGACONVNET_PORT_WR_ID_WIDTH = 1,
         unsigned int C_M_AXI_FPGACONVNET_PORT_WR_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_FPGACONVNET_PORT_WR_DATA_WIDTH = 64,
         unsigned int C_M_AXI_FPGACONVNET_PORT_WR_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_FPGACONVNET_PORT_WR_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_FPGACONVNET_PORT_WR_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_FPGACONVNET_PORT_WR_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_FPGACONVNET_PORT_IN_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_FPGACONVNET_PORT_IN_ID_WIDTH = 1,
         unsigned int C_M_AXI_FPGACONVNET_PORT_IN_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_FPGACONVNET_PORT_IN_DATA_WIDTH = 64,
         unsigned int C_M_AXI_FPGACONVNET_PORT_IN_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_FPGACONVNET_PORT_IN_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_FPGACONVNET_PORT_IN_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_FPGACONVNET_PORT_IN_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_FPGACONVNET_PORT_OUT_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_FPGACONVNET_PORT_OUT_ID_WIDTH = 1,
         unsigned int C_M_AXI_FPGACONVNET_PORT_OUT_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_FPGACONVNET_PORT_OUT_DATA_WIDTH = 64,
         unsigned int C_M_AXI_FPGACONVNET_PORT_OUT_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_FPGACONVNET_PORT_OUT_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_FPGACONVNET_PORT_OUT_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_FPGACONVNET_PORT_OUT_BUSER_WIDTH = 1>
struct fpgaconvnet_ip : public sc_module {
    // Port declarations 155
    sc_in< sc_logic > s_axi_ctrl_AWVALID;
    sc_out< sc_logic > s_axi_ctrl_AWREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_ADDR_WIDTH> > s_axi_ctrl_AWADDR;
    sc_in< sc_logic > s_axi_ctrl_WVALID;
    sc_out< sc_logic > s_axi_ctrl_WREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_DATA_WIDTH> > s_axi_ctrl_WDATA;
    sc_in< sc_uint<C_S_AXI_CTRL_DATA_WIDTH/8> > s_axi_ctrl_WSTRB;
    sc_in< sc_logic > s_axi_ctrl_ARVALID;
    sc_out< sc_logic > s_axi_ctrl_ARREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_ADDR_WIDTH> > s_axi_ctrl_ARADDR;
    sc_out< sc_logic > s_axi_ctrl_RVALID;
    sc_in< sc_logic > s_axi_ctrl_RREADY;
    sc_out< sc_uint<C_S_AXI_CTRL_DATA_WIDTH> > s_axi_ctrl_RDATA;
    sc_out< sc_lv<2> > s_axi_ctrl_RRESP;
    sc_out< sc_logic > s_axi_ctrl_BVALID;
    sc_in< sc_logic > s_axi_ctrl_BREADY;
    sc_out< sc_lv<2> > s_axi_ctrl_BRESP;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_logic > interrupt;
    sc_out< sc_logic > m_axi_fpgaconvnet_port_wr_AWVALID;
    sc_in< sc_logic > m_axi_fpgaconvnet_port_wr_AWREADY;
    sc_out< sc_uint<C_M_AXI_FPGACONVNET_PORT_WR_ADDR_WIDTH> > m_axi_fpgaconvnet_port_wr_AWADDR;
    sc_out< sc_uint<C_M_AXI_FPGACONVNET_PORT_WR_ID_WIDTH> > m_axi_fpgaconvnet_port_wr_AWID;
    sc_out< sc_lv<8> > m_axi_fpgaconvnet_port_wr_AWLEN;
    sc_out< sc_lv<3> > m_axi_fpgaconvnet_port_wr_AWSIZE;
    sc_out< sc_lv<2> > m_axi_fpgaconvnet_port_wr_AWBURST;
    sc_out< sc_lv<2> > m_axi_fpgaconvnet_port_wr_AWLOCK;
    sc_out< sc_lv<4> > m_axi_fpgaconvnet_port_wr_AWCACHE;
    sc_out< sc_lv<3> > m_axi_fpgaconvnet_port_wr_AWPROT;
    sc_out< sc_lv<4> > m_axi_fpgaconvnet_port_wr_AWQOS;
    sc_out< sc_lv<4> > m_axi_fpgaconvnet_port_wr_AWREGION;
    sc_out< sc_uint<C_M_AXI_FPGACONVNET_PORT_WR_AWUSER_WIDTH> > m_axi_fpgaconvnet_port_wr_AWUSER;
    sc_out< sc_logic > m_axi_fpgaconvnet_port_wr_WVALID;
    sc_in< sc_logic > m_axi_fpgaconvnet_port_wr_WREADY;
    sc_out< sc_uint<C_M_AXI_FPGACONVNET_PORT_WR_DATA_WIDTH> > m_axi_fpgaconvnet_port_wr_WDATA;
    sc_out< sc_uint<C_M_AXI_FPGACONVNET_PORT_WR_DATA_WIDTH/8> > m_axi_fpgaconvnet_port_wr_WSTRB;
    sc_out< sc_logic > m_axi_fpgaconvnet_port_wr_WLAST;
    sc_out< sc_uint<C_M_AXI_FPGACONVNET_PORT_WR_ID_WIDTH> > m_axi_fpgaconvnet_port_wr_WID;
    sc_out< sc_uint<C_M_AXI_FPGACONVNET_PORT_WR_WUSER_WIDTH> > m_axi_fpgaconvnet_port_wr_WUSER;
    sc_out< sc_logic > m_axi_fpgaconvnet_port_wr_ARVALID;
    sc_in< sc_logic > m_axi_fpgaconvnet_port_wr_ARREADY;
    sc_out< sc_uint<C_M_AXI_FPGACONVNET_PORT_WR_ADDR_WIDTH> > m_axi_fpgaconvnet_port_wr_ARADDR;
    sc_out< sc_uint<C_M_AXI_FPGACONVNET_PORT_WR_ID_WIDTH> > m_axi_fpgaconvnet_port_wr_ARID;
    sc_out< sc_lv<8> > m_axi_fpgaconvnet_port_wr_ARLEN;
    sc_out< sc_lv<3> > m_axi_fpgaconvnet_port_wr_ARSIZE;
    sc_out< sc_lv<2> > m_axi_fpgaconvnet_port_wr_ARBURST;
    sc_out< sc_lv<2> > m_axi_fpgaconvnet_port_wr_ARLOCK;
    sc_out< sc_lv<4> > m_axi_fpgaconvnet_port_wr_ARCACHE;
    sc_out< sc_lv<3> > m_axi_fpgaconvnet_port_wr_ARPROT;
    sc_out< sc_lv<4> > m_axi_fpgaconvnet_port_wr_ARQOS;
    sc_out< sc_lv<4> > m_axi_fpgaconvnet_port_wr_ARREGION;
    sc_out< sc_uint<C_M_AXI_FPGACONVNET_PORT_WR_ARUSER_WIDTH> > m_axi_fpgaconvnet_port_wr_ARUSER;
    sc_in< sc_logic > m_axi_fpgaconvnet_port_wr_RVALID;
    sc_out< sc_logic > m_axi_fpgaconvnet_port_wr_RREADY;
    sc_in< sc_uint<C_M_AXI_FPGACONVNET_PORT_WR_DATA_WIDTH> > m_axi_fpgaconvnet_port_wr_RDATA;
    sc_in< sc_logic > m_axi_fpgaconvnet_port_wr_RLAST;
    sc_in< sc_uint<C_M_AXI_FPGACONVNET_PORT_WR_ID_WIDTH> > m_axi_fpgaconvnet_port_wr_RID;
    sc_in< sc_uint<C_M_AXI_FPGACONVNET_PORT_WR_RUSER_WIDTH> > m_axi_fpgaconvnet_port_wr_RUSER;
    sc_in< sc_lv<2> > m_axi_fpgaconvnet_port_wr_RRESP;
    sc_in< sc_logic > m_axi_fpgaconvnet_port_wr_BVALID;
    sc_out< sc_logic > m_axi_fpgaconvnet_port_wr_BREADY;
    sc_in< sc_lv<2> > m_axi_fpgaconvnet_port_wr_BRESP;
    sc_in< sc_uint<C_M_AXI_FPGACONVNET_PORT_WR_ID_WIDTH> > m_axi_fpgaconvnet_port_wr_BID;
    sc_in< sc_uint<C_M_AXI_FPGACONVNET_PORT_WR_BUSER_WIDTH> > m_axi_fpgaconvnet_port_wr_BUSER;
    sc_out< sc_logic > m_axi_fpgaconvnet_port_in_AWVALID;
    sc_in< sc_logic > m_axi_fpgaconvnet_port_in_AWREADY;
    sc_out< sc_uint<C_M_AXI_FPGACONVNET_PORT_IN_ADDR_WIDTH> > m_axi_fpgaconvnet_port_in_AWADDR;
    sc_out< sc_uint<C_M_AXI_FPGACONVNET_PORT_IN_ID_WIDTH> > m_axi_fpgaconvnet_port_in_AWID;
    sc_out< sc_lv<8> > m_axi_fpgaconvnet_port_in_AWLEN;
    sc_out< sc_lv<3> > m_axi_fpgaconvnet_port_in_AWSIZE;
    sc_out< sc_lv<2> > m_axi_fpgaconvnet_port_in_AWBURST;
    sc_out< sc_lv<2> > m_axi_fpgaconvnet_port_in_AWLOCK;
    sc_out< sc_lv<4> > m_axi_fpgaconvnet_port_in_AWCACHE;
    sc_out< sc_lv<3> > m_axi_fpgaconvnet_port_in_AWPROT;
    sc_out< sc_lv<4> > m_axi_fpgaconvnet_port_in_AWQOS;
    sc_out< sc_lv<4> > m_axi_fpgaconvnet_port_in_AWREGION;
    sc_out< sc_uint<C_M_AXI_FPGACONVNET_PORT_IN_AWUSER_WIDTH> > m_axi_fpgaconvnet_port_in_AWUSER;
    sc_out< sc_logic > m_axi_fpgaconvnet_port_in_WVALID;
    sc_in< sc_logic > m_axi_fpgaconvnet_port_in_WREADY;
    sc_out< sc_uint<C_M_AXI_FPGACONVNET_PORT_IN_DATA_WIDTH> > m_axi_fpgaconvnet_port_in_WDATA;
    sc_out< sc_uint<C_M_AXI_FPGACONVNET_PORT_IN_DATA_WIDTH/8> > m_axi_fpgaconvnet_port_in_WSTRB;
    sc_out< sc_logic > m_axi_fpgaconvnet_port_in_WLAST;
    sc_out< sc_uint<C_M_AXI_FPGACONVNET_PORT_IN_ID_WIDTH> > m_axi_fpgaconvnet_port_in_WID;
    sc_out< sc_uint<C_M_AXI_FPGACONVNET_PORT_IN_WUSER_WIDTH> > m_axi_fpgaconvnet_port_in_WUSER;
    sc_out< sc_logic > m_axi_fpgaconvnet_port_in_ARVALID;
    sc_in< sc_logic > m_axi_fpgaconvnet_port_in_ARREADY;
    sc_out< sc_uint<C_M_AXI_FPGACONVNET_PORT_IN_ADDR_WIDTH> > m_axi_fpgaconvnet_port_in_ARADDR;
    sc_out< sc_uint<C_M_AXI_FPGACONVNET_PORT_IN_ID_WIDTH> > m_axi_fpgaconvnet_port_in_ARID;
    sc_out< sc_lv<8> > m_axi_fpgaconvnet_port_in_ARLEN;
    sc_out< sc_lv<3> > m_axi_fpgaconvnet_port_in_ARSIZE;
    sc_out< sc_lv<2> > m_axi_fpgaconvnet_port_in_ARBURST;
    sc_out< sc_lv<2> > m_axi_fpgaconvnet_port_in_ARLOCK;
    sc_out< sc_lv<4> > m_axi_fpgaconvnet_port_in_ARCACHE;
    sc_out< sc_lv<3> > m_axi_fpgaconvnet_port_in_ARPROT;
    sc_out< sc_lv<4> > m_axi_fpgaconvnet_port_in_ARQOS;
    sc_out< sc_lv<4> > m_axi_fpgaconvnet_port_in_ARREGION;
    sc_out< sc_uint<C_M_AXI_FPGACONVNET_PORT_IN_ARUSER_WIDTH> > m_axi_fpgaconvnet_port_in_ARUSER;
    sc_in< sc_logic > m_axi_fpgaconvnet_port_in_RVALID;
    sc_out< sc_logic > m_axi_fpgaconvnet_port_in_RREADY;
    sc_in< sc_uint<C_M_AXI_FPGACONVNET_PORT_IN_DATA_WIDTH> > m_axi_fpgaconvnet_port_in_RDATA;
    sc_in< sc_logic > m_axi_fpgaconvnet_port_in_RLAST;
    sc_in< sc_uint<C_M_AXI_FPGACONVNET_PORT_IN_ID_WIDTH> > m_axi_fpgaconvnet_port_in_RID;
    sc_in< sc_uint<C_M_AXI_FPGACONVNET_PORT_IN_RUSER_WIDTH> > m_axi_fpgaconvnet_port_in_RUSER;
    sc_in< sc_lv<2> > m_axi_fpgaconvnet_port_in_RRESP;
    sc_in< sc_logic > m_axi_fpgaconvnet_port_in_BVALID;
    sc_out< sc_logic > m_axi_fpgaconvnet_port_in_BREADY;
    sc_in< sc_lv<2> > m_axi_fpgaconvnet_port_in_BRESP;
    sc_in< sc_uint<C_M_AXI_FPGACONVNET_PORT_IN_ID_WIDTH> > m_axi_fpgaconvnet_port_in_BID;
    sc_in< sc_uint<C_M_AXI_FPGACONVNET_PORT_IN_BUSER_WIDTH> > m_axi_fpgaconvnet_port_in_BUSER;
    sc_out< sc_logic > m_axi_fpgaconvnet_port_out_AWVALID;
    sc_in< sc_logic > m_axi_fpgaconvnet_port_out_AWREADY;
    sc_out< sc_uint<C_M_AXI_FPGACONVNET_PORT_OUT_ADDR_WIDTH> > m_axi_fpgaconvnet_port_out_AWADDR;
    sc_out< sc_uint<C_M_AXI_FPGACONVNET_PORT_OUT_ID_WIDTH> > m_axi_fpgaconvnet_port_out_AWID;
    sc_out< sc_lv<8> > m_axi_fpgaconvnet_port_out_AWLEN;
    sc_out< sc_lv<3> > m_axi_fpgaconvnet_port_out_AWSIZE;
    sc_out< sc_lv<2> > m_axi_fpgaconvnet_port_out_AWBURST;
    sc_out< sc_lv<2> > m_axi_fpgaconvnet_port_out_AWLOCK;
    sc_out< sc_lv<4> > m_axi_fpgaconvnet_port_out_AWCACHE;
    sc_out< sc_lv<3> > m_axi_fpgaconvnet_port_out_AWPROT;
    sc_out< sc_lv<4> > m_axi_fpgaconvnet_port_out_AWQOS;
    sc_out< sc_lv<4> > m_axi_fpgaconvnet_port_out_AWREGION;
    sc_out< sc_uint<C_M_AXI_FPGACONVNET_PORT_OUT_AWUSER_WIDTH> > m_axi_fpgaconvnet_port_out_AWUSER;
    sc_out< sc_logic > m_axi_fpgaconvnet_port_out_WVALID;
    sc_in< sc_logic > m_axi_fpgaconvnet_port_out_WREADY;
    sc_out< sc_uint<C_M_AXI_FPGACONVNET_PORT_OUT_DATA_WIDTH> > m_axi_fpgaconvnet_port_out_WDATA;
    sc_out< sc_uint<C_M_AXI_FPGACONVNET_PORT_OUT_DATA_WIDTH/8> > m_axi_fpgaconvnet_port_out_WSTRB;
    sc_out< sc_logic > m_axi_fpgaconvnet_port_out_WLAST;
    sc_out< sc_uint<C_M_AXI_FPGACONVNET_PORT_OUT_ID_WIDTH> > m_axi_fpgaconvnet_port_out_WID;
    sc_out< sc_uint<C_M_AXI_FPGACONVNET_PORT_OUT_WUSER_WIDTH> > m_axi_fpgaconvnet_port_out_WUSER;
    sc_out< sc_logic > m_axi_fpgaconvnet_port_out_ARVALID;
    sc_in< sc_logic > m_axi_fpgaconvnet_port_out_ARREADY;
    sc_out< sc_uint<C_M_AXI_FPGACONVNET_PORT_OUT_ADDR_WIDTH> > m_axi_fpgaconvnet_port_out_ARADDR;
    sc_out< sc_uint<C_M_AXI_FPGACONVNET_PORT_OUT_ID_WIDTH> > m_axi_fpgaconvnet_port_out_ARID;
    sc_out< sc_lv<8> > m_axi_fpgaconvnet_port_out_ARLEN;
    sc_out< sc_lv<3> > m_axi_fpgaconvnet_port_out_ARSIZE;
    sc_out< sc_lv<2> > m_axi_fpgaconvnet_port_out_ARBURST;
    sc_out< sc_lv<2> > m_axi_fpgaconvnet_port_out_ARLOCK;
    sc_out< sc_lv<4> > m_axi_fpgaconvnet_port_out_ARCACHE;
    sc_out< sc_lv<3> > m_axi_fpgaconvnet_port_out_ARPROT;
    sc_out< sc_lv<4> > m_axi_fpgaconvnet_port_out_ARQOS;
    sc_out< sc_lv<4> > m_axi_fpgaconvnet_port_out_ARREGION;
    sc_out< sc_uint<C_M_AXI_FPGACONVNET_PORT_OUT_ARUSER_WIDTH> > m_axi_fpgaconvnet_port_out_ARUSER;
    sc_in< sc_logic > m_axi_fpgaconvnet_port_out_RVALID;
    sc_out< sc_logic > m_axi_fpgaconvnet_port_out_RREADY;
    sc_in< sc_uint<C_M_AXI_FPGACONVNET_PORT_OUT_DATA_WIDTH> > m_axi_fpgaconvnet_port_out_RDATA;
    sc_in< sc_logic > m_axi_fpgaconvnet_port_out_RLAST;
    sc_in< sc_uint<C_M_AXI_FPGACONVNET_PORT_OUT_ID_WIDTH> > m_axi_fpgaconvnet_port_out_RID;
    sc_in< sc_uint<C_M_AXI_FPGACONVNET_PORT_OUT_RUSER_WIDTH> > m_axi_fpgaconvnet_port_out_RUSER;
    sc_in< sc_lv<2> > m_axi_fpgaconvnet_port_out_RRESP;
    sc_in< sc_logic > m_axi_fpgaconvnet_port_out_BVALID;
    sc_out< sc_logic > m_axi_fpgaconvnet_port_out_BREADY;
    sc_in< sc_lv<2> > m_axi_fpgaconvnet_port_out_BRESP;
    sc_in< sc_uint<C_M_AXI_FPGACONVNET_PORT_OUT_ID_WIDTH> > m_axi_fpgaconvnet_port_out_BID;
    sc_in< sc_uint<C_M_AXI_FPGACONVNET_PORT_OUT_BUSER_WIDTH> > m_axi_fpgaconvnet_port_out_BUSER;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_logic > ap_var_for_const1;
    sc_signal< sc_lv<32> > ap_var_for_const2;
    sc_signal< sc_lv<1> > ap_var_for_const3;
    sc_signal< sc_lv<3> > ap_var_for_const4;
    sc_signal< sc_lv<2> > ap_var_for_const5;
    sc_signal< sc_lv<4> > ap_var_for_const6;
    sc_signal< sc_lv<64> > ap_var_for_const7;
    sc_signal< sc_lv<8> > ap_var_for_const8;


    // Module declarations
    fpgaconvnet_ip(sc_module_name name);
    SC_HAS_PROCESS(fpgaconvnet_ip);

    ~fpgaconvnet_ip();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    fpgaconvnet_ip_ctrl_s_axi<C_S_AXI_CTRL_ADDR_WIDTH,C_S_AXI_CTRL_DATA_WIDTH>* fpgaconvnet_ip_ctrl_s_axi_U;
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi<0,64,32,5,1,1,256,256,C_M_AXI_FPGACONVNET_PORT_WR_ID_WIDTH,C_M_AXI_FPGACONVNET_PORT_WR_ADDR_WIDTH,C_M_AXI_FPGACONVNET_PORT_WR_DATA_WIDTH,C_M_AXI_FPGACONVNET_PORT_WR_AWUSER_WIDTH,C_M_AXI_FPGACONVNET_PORT_WR_ARUSER_WIDTH,C_M_AXI_FPGACONVNET_PORT_WR_WUSER_WIDTH,C_M_AXI_FPGACONVNET_PORT_WR_RUSER_WIDTH,C_M_AXI_FPGACONVNET_PORT_WR_BUSER_WIDTH,C_M_AXI_FPGACONVNET_PORT_WR_USER_VALUE,C_M_AXI_FPGACONVNET_PORT_WR_PROT_VALUE,C_M_AXI_FPGACONVNET_PORT_WR_CACHE_VALUE>* fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U;
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi<0,64,32,5,1,1,256,256,C_M_AXI_FPGACONVNET_PORT_IN_ID_WIDTH,C_M_AXI_FPGACONVNET_PORT_IN_ADDR_WIDTH,C_M_AXI_FPGACONVNET_PORT_IN_DATA_WIDTH,C_M_AXI_FPGACONVNET_PORT_IN_AWUSER_WIDTH,C_M_AXI_FPGACONVNET_PORT_IN_ARUSER_WIDTH,C_M_AXI_FPGACONVNET_PORT_IN_WUSER_WIDTH,C_M_AXI_FPGACONVNET_PORT_IN_RUSER_WIDTH,C_M_AXI_FPGACONVNET_PORT_IN_BUSER_WIDTH,C_M_AXI_FPGACONVNET_PORT_IN_USER_VALUE,C_M_AXI_FPGACONVNET_PORT_IN_PROT_VALUE,C_M_AXI_FPGACONVNET_PORT_IN_CACHE_VALUE>* fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U;
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi<0,64,32,5,1,1,256,256,C_M_AXI_FPGACONVNET_PORT_OUT_ID_WIDTH,C_M_AXI_FPGACONVNET_PORT_OUT_ADDR_WIDTH,C_M_AXI_FPGACONVNET_PORT_OUT_DATA_WIDTH,C_M_AXI_FPGACONVNET_PORT_OUT_AWUSER_WIDTH,C_M_AXI_FPGACONVNET_PORT_OUT_ARUSER_WIDTH,C_M_AXI_FPGACONVNET_PORT_OUT_WUSER_WIDTH,C_M_AXI_FPGACONVNET_PORT_OUT_RUSER_WIDTH,C_M_AXI_FPGACONVNET_PORT_OUT_BUSER_WIDTH,C_M_AXI_FPGACONVNET_PORT_OUT_USER_VALUE,C_M_AXI_FPGACONVNET_PORT_OUT_PROT_VALUE,C_M_AXI_FPGACONVNET_PORT_OUT_CACHE_VALUE>* fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U;
    Block_proc* Block_proc_U0;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<32> > mode;
    sc_signal< sc_lv<32> > weights_reloading_index;
    sc_signal< sc_lv<32> > fpgaconvnet_wr_0_V;
    sc_signal< sc_lv<32> > fpgaconvnet_in_0_V;
    sc_signal< sc_lv<32> > fpgaconvnet_out_0_V;
    sc_signal< sc_logic > fpgaconvnet_port_wr_AWREADY;
    sc_signal< sc_logic > fpgaconvnet_port_wr_WREADY;
    sc_signal< sc_logic > fpgaconvnet_port_wr_ARREADY;
    sc_signal< sc_logic > fpgaconvnet_port_wr_RVALID;
    sc_signal< sc_lv<64> > fpgaconvnet_port_wr_RDATA;
    sc_signal< sc_logic > fpgaconvnet_port_wr_RLAST;
    sc_signal< sc_lv<1> > fpgaconvnet_port_wr_RID;
    sc_signal< sc_lv<1> > fpgaconvnet_port_wr_RUSER;
    sc_signal< sc_lv<2> > fpgaconvnet_port_wr_RRESP;
    sc_signal< sc_logic > fpgaconvnet_port_wr_BVALID;
    sc_signal< sc_lv<2> > fpgaconvnet_port_wr_BRESP;
    sc_signal< sc_lv<1> > fpgaconvnet_port_wr_BID;
    sc_signal< sc_lv<1> > fpgaconvnet_port_wr_BUSER;
    sc_signal< sc_logic > fpgaconvnet_port_in_AWREADY;
    sc_signal< sc_logic > fpgaconvnet_port_in_WREADY;
    sc_signal< sc_logic > fpgaconvnet_port_in_ARREADY;
    sc_signal< sc_logic > fpgaconvnet_port_in_RVALID;
    sc_signal< sc_lv<64> > fpgaconvnet_port_in_RDATA;
    sc_signal< sc_logic > fpgaconvnet_port_in_RLAST;
    sc_signal< sc_lv<1> > fpgaconvnet_port_in_RID;
    sc_signal< sc_lv<1> > fpgaconvnet_port_in_RUSER;
    sc_signal< sc_lv<2> > fpgaconvnet_port_in_RRESP;
    sc_signal< sc_logic > fpgaconvnet_port_in_BVALID;
    sc_signal< sc_lv<2> > fpgaconvnet_port_in_BRESP;
    sc_signal< sc_lv<1> > fpgaconvnet_port_in_BID;
    sc_signal< sc_lv<1> > fpgaconvnet_port_in_BUSER;
    sc_signal< sc_logic > fpgaconvnet_port_out_AWREADY;
    sc_signal< sc_logic > fpgaconvnet_port_out_WREADY;
    sc_signal< sc_logic > fpgaconvnet_port_out_ARREADY;
    sc_signal< sc_logic > fpgaconvnet_port_out_RVALID;
    sc_signal< sc_lv<64> > fpgaconvnet_port_out_RDATA;
    sc_signal< sc_logic > fpgaconvnet_port_out_RLAST;
    sc_signal< sc_lv<1> > fpgaconvnet_port_out_RID;
    sc_signal< sc_lv<1> > fpgaconvnet_port_out_RUSER;
    sc_signal< sc_lv<2> > fpgaconvnet_port_out_RRESP;
    sc_signal< sc_logic > fpgaconvnet_port_out_BVALID;
    sc_signal< sc_lv<2> > fpgaconvnet_port_out_BRESP;
    sc_signal< sc_lv<1> > fpgaconvnet_port_out_BID;
    sc_signal< sc_lv<1> > fpgaconvnet_port_out_BUSER;
    sc_signal< sc_logic > Block_proc_U0_ap_start;
    sc_signal< sc_logic > Block_proc_U0_ap_done;
    sc_signal< sc_logic > Block_proc_U0_ap_continue;
    sc_signal< sc_logic > Block_proc_U0_ap_idle;
    sc_signal< sc_logic > Block_proc_U0_ap_ready;
    sc_signal< sc_logic > Block_proc_U0_m_axi_fpgaconvnet_in_0_V_AWVALID;
    sc_signal< sc_lv<32> > Block_proc_U0_m_axi_fpgaconvnet_in_0_V_AWADDR;
    sc_signal< sc_lv<1> > Block_proc_U0_m_axi_fpgaconvnet_in_0_V_AWID;
    sc_signal< sc_lv<32> > Block_proc_U0_m_axi_fpgaconvnet_in_0_V_AWLEN;
    sc_signal< sc_lv<3> > Block_proc_U0_m_axi_fpgaconvnet_in_0_V_AWSIZE;
    sc_signal< sc_lv<2> > Block_proc_U0_m_axi_fpgaconvnet_in_0_V_AWBURST;
    sc_signal< sc_lv<2> > Block_proc_U0_m_axi_fpgaconvnet_in_0_V_AWLOCK;
    sc_signal< sc_lv<4> > Block_proc_U0_m_axi_fpgaconvnet_in_0_V_AWCACHE;
    sc_signal< sc_lv<3> > Block_proc_U0_m_axi_fpgaconvnet_in_0_V_AWPROT;
    sc_signal< sc_lv<4> > Block_proc_U0_m_axi_fpgaconvnet_in_0_V_AWQOS;
    sc_signal< sc_lv<4> > Block_proc_U0_m_axi_fpgaconvnet_in_0_V_AWREGION;
    sc_signal< sc_lv<1> > Block_proc_U0_m_axi_fpgaconvnet_in_0_V_AWUSER;
    sc_signal< sc_logic > Block_proc_U0_m_axi_fpgaconvnet_in_0_V_WVALID;
    sc_signal< sc_lv<64> > Block_proc_U0_m_axi_fpgaconvnet_in_0_V_WDATA;
    sc_signal< sc_lv<8> > Block_proc_U0_m_axi_fpgaconvnet_in_0_V_WSTRB;
    sc_signal< sc_logic > Block_proc_U0_m_axi_fpgaconvnet_in_0_V_WLAST;
    sc_signal< sc_lv<1> > Block_proc_U0_m_axi_fpgaconvnet_in_0_V_WID;
    sc_signal< sc_lv<1> > Block_proc_U0_m_axi_fpgaconvnet_in_0_V_WUSER;
    sc_signal< sc_logic > Block_proc_U0_m_axi_fpgaconvnet_in_0_V_ARVALID;
    sc_signal< sc_lv<32> > Block_proc_U0_m_axi_fpgaconvnet_in_0_V_ARADDR;
    sc_signal< sc_lv<1> > Block_proc_U0_m_axi_fpgaconvnet_in_0_V_ARID;
    sc_signal< sc_lv<32> > Block_proc_U0_m_axi_fpgaconvnet_in_0_V_ARLEN;
    sc_signal< sc_lv<3> > Block_proc_U0_m_axi_fpgaconvnet_in_0_V_ARSIZE;
    sc_signal< sc_lv<2> > Block_proc_U0_m_axi_fpgaconvnet_in_0_V_ARBURST;
    sc_signal< sc_lv<2> > Block_proc_U0_m_axi_fpgaconvnet_in_0_V_ARLOCK;
    sc_signal< sc_lv<4> > Block_proc_U0_m_axi_fpgaconvnet_in_0_V_ARCACHE;
    sc_signal< sc_lv<3> > Block_proc_U0_m_axi_fpgaconvnet_in_0_V_ARPROT;
    sc_signal< sc_lv<4> > Block_proc_U0_m_axi_fpgaconvnet_in_0_V_ARQOS;
    sc_signal< sc_lv<4> > Block_proc_U0_m_axi_fpgaconvnet_in_0_V_ARREGION;
    sc_signal< sc_lv<1> > Block_proc_U0_m_axi_fpgaconvnet_in_0_V_ARUSER;
    sc_signal< sc_logic > Block_proc_U0_m_axi_fpgaconvnet_in_0_V_RREADY;
    sc_signal< sc_logic > Block_proc_U0_m_axi_fpgaconvnet_in_0_V_BREADY;
    sc_signal< sc_logic > Block_proc_U0_m_axi_fpgaconvnet_out_0_V_AWVALID;
    sc_signal< sc_lv<32> > Block_proc_U0_m_axi_fpgaconvnet_out_0_V_AWADDR;
    sc_signal< sc_lv<1> > Block_proc_U0_m_axi_fpgaconvnet_out_0_V_AWID;
    sc_signal< sc_lv<32> > Block_proc_U0_m_axi_fpgaconvnet_out_0_V_AWLEN;
    sc_signal< sc_lv<3> > Block_proc_U0_m_axi_fpgaconvnet_out_0_V_AWSIZE;
    sc_signal< sc_lv<2> > Block_proc_U0_m_axi_fpgaconvnet_out_0_V_AWBURST;
    sc_signal< sc_lv<2> > Block_proc_U0_m_axi_fpgaconvnet_out_0_V_AWLOCK;
    sc_signal< sc_lv<4> > Block_proc_U0_m_axi_fpgaconvnet_out_0_V_AWCACHE;
    sc_signal< sc_lv<3> > Block_proc_U0_m_axi_fpgaconvnet_out_0_V_AWPROT;
    sc_signal< sc_lv<4> > Block_proc_U0_m_axi_fpgaconvnet_out_0_V_AWQOS;
    sc_signal< sc_lv<4> > Block_proc_U0_m_axi_fpgaconvnet_out_0_V_AWREGION;
    sc_signal< sc_lv<1> > Block_proc_U0_m_axi_fpgaconvnet_out_0_V_AWUSER;
    sc_signal< sc_logic > Block_proc_U0_m_axi_fpgaconvnet_out_0_V_WVALID;
    sc_signal< sc_lv<64> > Block_proc_U0_m_axi_fpgaconvnet_out_0_V_WDATA;
    sc_signal< sc_lv<8> > Block_proc_U0_m_axi_fpgaconvnet_out_0_V_WSTRB;
    sc_signal< sc_logic > Block_proc_U0_m_axi_fpgaconvnet_out_0_V_WLAST;
    sc_signal< sc_lv<1> > Block_proc_U0_m_axi_fpgaconvnet_out_0_V_WID;
    sc_signal< sc_lv<1> > Block_proc_U0_m_axi_fpgaconvnet_out_0_V_WUSER;
    sc_signal< sc_logic > Block_proc_U0_m_axi_fpgaconvnet_out_0_V_ARVALID;
    sc_signal< sc_lv<32> > Block_proc_U0_m_axi_fpgaconvnet_out_0_V_ARADDR;
    sc_signal< sc_lv<1> > Block_proc_U0_m_axi_fpgaconvnet_out_0_V_ARID;
    sc_signal< sc_lv<32> > Block_proc_U0_m_axi_fpgaconvnet_out_0_V_ARLEN;
    sc_signal< sc_lv<3> > Block_proc_U0_m_axi_fpgaconvnet_out_0_V_ARSIZE;
    sc_signal< sc_lv<2> > Block_proc_U0_m_axi_fpgaconvnet_out_0_V_ARBURST;
    sc_signal< sc_lv<2> > Block_proc_U0_m_axi_fpgaconvnet_out_0_V_ARLOCK;
    sc_signal< sc_lv<4> > Block_proc_U0_m_axi_fpgaconvnet_out_0_V_ARCACHE;
    sc_signal< sc_lv<3> > Block_proc_U0_m_axi_fpgaconvnet_out_0_V_ARPROT;
    sc_signal< sc_lv<4> > Block_proc_U0_m_axi_fpgaconvnet_out_0_V_ARQOS;
    sc_signal< sc_lv<4> > Block_proc_U0_m_axi_fpgaconvnet_out_0_V_ARREGION;
    sc_signal< sc_lv<1> > Block_proc_U0_m_axi_fpgaconvnet_out_0_V_ARUSER;
    sc_signal< sc_logic > Block_proc_U0_m_axi_fpgaconvnet_out_0_V_RREADY;
    sc_signal< sc_logic > Block_proc_U0_m_axi_fpgaconvnet_out_0_V_BREADY;
    sc_signal< sc_logic > Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_AWVALID;
    sc_signal< sc_lv<32> > Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_AWADDR;
    sc_signal< sc_lv<1> > Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_AWID;
    sc_signal< sc_lv<32> > Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_AWLEN;
    sc_signal< sc_lv<3> > Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_AWSIZE;
    sc_signal< sc_lv<2> > Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_AWBURST;
    sc_signal< sc_lv<2> > Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_AWLOCK;
    sc_signal< sc_lv<4> > Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_AWCACHE;
    sc_signal< sc_lv<3> > Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_AWPROT;
    sc_signal< sc_lv<4> > Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_AWQOS;
    sc_signal< sc_lv<4> > Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_AWREGION;
    sc_signal< sc_lv<1> > Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_AWUSER;
    sc_signal< sc_logic > Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_WVALID;
    sc_signal< sc_lv<64> > Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_WDATA;
    sc_signal< sc_lv<8> > Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_WSTRB;
    sc_signal< sc_logic > Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_WLAST;
    sc_signal< sc_lv<1> > Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_WID;
    sc_signal< sc_lv<1> > Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_WUSER;
    sc_signal< sc_logic > Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_ARVALID;
    sc_signal< sc_lv<32> > Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_ARADDR;
    sc_signal< sc_lv<1> > Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_ARID;
    sc_signal< sc_lv<32> > Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_ARLEN;
    sc_signal< sc_lv<3> > Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_ARSIZE;
    sc_signal< sc_lv<2> > Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_ARBURST;
    sc_signal< sc_lv<2> > Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_ARLOCK;
    sc_signal< sc_lv<4> > Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_ARCACHE;
    sc_signal< sc_lv<3> > Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_ARPROT;
    sc_signal< sc_lv<4> > Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_ARQOS;
    sc_signal< sc_lv<4> > Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_ARREGION;
    sc_signal< sc_lv<1> > Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_ARUSER;
    sc_signal< sc_logic > Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_RREADY;
    sc_signal< sc_logic > Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_BREADY;
    sc_signal< sc_logic > ap_sync_continue;
    sc_signal< sc_logic > ap_sync_done;
    sc_signal< sc_logic > ap_sync_ready;
    sc_signal< sc_logic > Block_proc_U0_start_full_n;
    sc_signal< sc_logic > Block_proc_U0_start_write;
    static const int C_S_AXI_DATA_WIDTH;
    static const int C_S_AXI_WSTRB_WIDTH;
    static const int C_S_AXI_ADDR_WIDTH;
    static const sc_logic ap_const_logic_1;
    static const int C_M_AXI_FPGACONVNET_PORT_WR_USER_VALUE;
    static const int C_M_AXI_FPGACONVNET_PORT_WR_PROT_VALUE;
    static const int C_M_AXI_FPGACONVNET_PORT_WR_CACHE_VALUE;
    static const int C_M_AXI_ID_WIDTH;
    static const int C_M_AXI_ADDR_WIDTH;
    static const int C_M_AXI_DATA_WIDTH;
    static const int C_M_AXI_WSTRB_WIDTH;
    static const int C_M_AXI_AWUSER_WIDTH;
    static const int C_M_AXI_ARUSER_WIDTH;
    static const int C_M_AXI_WUSER_WIDTH;
    static const int C_M_AXI_RUSER_WIDTH;
    static const int C_M_AXI_BUSER_WIDTH;
    static const int C_M_AXI_FPGACONVNET_PORT_IN_USER_VALUE;
    static const int C_M_AXI_FPGACONVNET_PORT_IN_PROT_VALUE;
    static const int C_M_AXI_FPGACONVNET_PORT_IN_CACHE_VALUE;
    static const int C_M_AXI_FPGACONVNET_PORT_OUT_USER_VALUE;
    static const int C_M_AXI_FPGACONVNET_PORT_OUT_PROT_VALUE;
    static const int C_M_AXI_FPGACONVNET_PORT_OUT_CACHE_VALUE;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<64> ap_const_lv64_1;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<8> ap_const_lv8_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const6();
    void thread_ap_var_for_const7();
    void thread_ap_var_for_const8();
    void thread_Block_proc_U0_ap_continue();
    void thread_Block_proc_U0_ap_start();
    void thread_Block_proc_U0_start_full_n();
    void thread_Block_proc_U0_start_write();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_ap_sync_continue();
    void thread_ap_sync_done();
    void thread_ap_sync_ready();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
