<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://iverilog.icarus.com/" target="_blank">icarus</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
should_fail: 0
tags: hdlconv
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/*
top_module: 
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p700.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p700.sv</a>
time_elapsed: 0.011s
</pre>
<pre class="log">

<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p700.sv.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p700.sv:17</a>: error: Port c (1) of module complex_ports is not declared within module.
<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p700.sv.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p700.sv:17</a>: error: Port d (1) of module complex_ports is not declared within module.
<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p700.sv.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p700.sv:17</a>: error: Port f (2) of module complex_ports is not declared within module.
<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p700.sv.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p700.sv:17</a>: error: no wire/reg c in module complex_ports.
<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p700.sv.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p700.sv:17</a>: error: no wire/reg d in module complex_ports.
<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p700.sv.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p700.sv:17</a>: error: no wire/reg f in module complex_ports.
<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p700.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p700.sv:23</a>: error: Port i (1) of module same_port is not declared within module.
<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p700.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p700.sv:23</a>: error: Port i (2) of module same_port is not declared within module.
<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p700.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p700.sv:23</a>: error: no wire/reg i in module same_port.
<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p700.sv.html#l-23" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p700.sv:23</a>: error: no wire/reg i in module same_port.
<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p700.sv.html#l-20" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p700.sv:20</a>: error: Port a[&#39;sd7:&#39;sd4] (1) of module split_ports is not declared within module.
<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p700.sv.html#l-20" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p700.sv:20</a>: error: Port a[&#39;sd3:&#39;sd0] (2) of module split_ports is not declared within module.
<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p700.sv.html#l-20" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p700.sv:20</a>: error: no wire/reg a[&#39;sd7:&#39;sd4] in module split_ports.
<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p700.sv.html#l-20" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p700.sv:20</a>: error: no wire/reg a[&#39;sd3:&#39;sd0] in module split_ports.
14 error(s) during elaboration.

</pre>
</body>