Item(by='kllrnohj', descendants=None, kids=[25838387], score=None, time=1611079294, title=None, item_type='comment', url=None, parent=25835859, text='&gt; weaknesses of x86 and CISC in general<p>&quot;RISC&quot; and &quot;CISC&quot; distinctions are murky, but modern ARM is really a CISC design these days. ARM is not at all in a &quot;an instruction only does one simple thing, period&quot; mode of operation anymore. It&#x27;s grown instructions like  &quot;FJCVTZS&quot;, &quot;AESE&quot;, and &quot;SHA256H&quot;<p>If anything CISC has overwhelmingly and clearly won the debate. RISC is dead &amp; buried, at least in any high-performance product segment (TBD how RISC-V ends up fairing here).<p>It&#x27;s largely &quot;just&quot; the lack of variable length instructions that helps the M1 fly (M1 under Rosetta 2 runs with the same x86 memory model, after all, and is still quite fast).')