library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
 
entity Unidade_Controle is

  port (
	 i_Clk		: in  std_logic;
	 i_Flag 		: in  std_logic;
    i_A		 	: in signed(31 downto 0);
	 i_B 			: in  std_logic;
	 o_A			: out std_logic;
	 o_B		 	: out signed(31 downto 0);
	 o_Clock		: out signed(31 downto 0);

    );
end entity Unidade_Controle;

begin
  
  p_Unidade_Controle : process (i_Clk) is
  variable calculo 	: std_logic	:= '1';
  variable count		: integer	:= 0;
  begin
	
	if (i_Clk = '1' and i_Clk'event) then
		
		if (i_Flag = '1') then
			calculo := '1';
		end if;
		
		if (calculo = '1') then
			if (i = 0) then
				o_Flag_Mult <= '1';
				o_Mult_A		<= I;
				o_Mult_B		<= dt;
				o_Flag_Div 	<= '1';
				o_Div_A		<= D;
				o_Div_B		<= dt;
				o_Flag_Conv <= 1;
				o_Conv		<= i_Error_At;
			elsif() then
			
			contador = contador + 1;
		end if;
		
		
	end if;
  
  end process p_Unidade_Controle; 
end architecture RTL;