Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date             : Sun Oct 13 14:31:50 2024
| Host             : george-MacBookPro running 64-bit Ubuntu 22.04.5 LTS
| Command          : report_power -file top_wrapper_power_routed.rpt -pb top_wrapper_power_summary_routed.pb -rpx top_wrapper_power_routed.rpx
| Design           : top_wrapper
| Device           : xc7z020clg484-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.987        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 2.788        |
| Device Static (W)        | 0.199        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 50.5         |
| Junction Temperature (C) | 59.5         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.144 |       23 |       --- |             --- |
| Slice Logic              |     0.055 |    58896 |       --- |             --- |
|   LUT as Logic           |     0.048 |    20086 |     53200 |           37.76 |
|   Register               |     0.003 |    27404 |    106400 |           25.76 |
|   CARRY4                 |     0.003 |      997 |     13300 |            7.50 |
|   LUT as Distributed RAM |    <0.001 |      406 |     17400 |            2.33 |
|   LUT as Shift Register  |    <0.001 |     1583 |     17400 |            9.10 |
|   F7/F8 Muxes            |    <0.001 |      246 |     53200 |            0.46 |
|   Others                 |     0.000 |     2866 |       --- |             --- |
| Signals                  |     0.082 |    41894 |       --- |             --- |
| Block RAM                |     0.052 |     62.5 |       140 |           44.64 |
| MMCM                     |     0.348 |        3 |         4 |           75.00 |
| PLL                      |     0.095 |        1 |         4 |           25.00 |
| I/O                      |     0.644 |      108 |       200 |           54.00 |
| PS7                      |     1.368 |        1 |       --- |             --- |
| Static Power             |     0.199 |          |           |                 |
| Total                    |     2.987 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.376 |       0.345 |      0.031 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.334 |       0.313 |      0.021 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.281 |       0.280 |      0.001 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.012 |       0.003 |      0.008 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.801 |       0.751 |      0.050 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.037 |       0.027 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.356 |       0.354 |      0.002 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       1.800 |     0.004 |       0.003 |      0.001 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.005 |       0.004 |      0.001 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                                                                                                                                                                                                                 | Constraint (ns) |
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| badc_spi_clk_peripherals_inst_1_clk_wiz_0_0                                                | top_i/peripherals_0/clk_wiz_0/inst/badc_spi_clk_peripherals_inst_1_clk_wiz_0_0                                                                                                                                                                         |           100.0 |
| clk_fpga_0                                                                                 | top_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                                                                                                              |             5.0 |
| clk_fpga_0                                                                                 | top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]                                                                                                                                                                                                 |             5.0 |
| clkfb_i                                                                                    | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/bd_1ef9_mipi_dphy_0_0_clock_module_tx_i/inst/clkfb_out                                           |             5.0 |
| clkfbout_peripherals_inst_1_clk_wiz_0_0                                                    | top_i/peripherals_0/clk_wiz_0/inst/clkfbout_peripherals_inst_1_clk_wiz_0_0                                                                                                                                                                             |            50.0 |
| clkfbout_sensor_inst_0_clk_wiz_0_0                                                         | top_i/sensor_0/clk_wiz_0/inst/clkfbout_sensor_inst_0_clk_wiz_0_0                                                                                                                                                                                       |             4.0 |
| clkfbout_top_clk_wiz_0_1                                                                   | top_i/clk_wiz_0/inst/clkfbout_top_clk_wiz_0_1                                                                                                                                                                                                          |             5.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TCK                                                                                                                                                                                      |            33.0 |
| ddr_clk_p_i_0_0                                                                            | ddr_clk_p_i_0_0                                                                                                                                                                                                                                        |             4.0 |
| delay_clk_top_clk_wiz_0_1                                                                  | top_i/clk_wiz_0/inst/delay_clk_top_clk_wiz_0_1                                                                                                                                                                                                         |             5.0 |
| disp_spi_clk_peripherals_inst_1_clk_wiz_0_0                                                | top_i/peripherals_0/clk_wiz_0/inst/disp_spi_clk_peripherals_inst_1_clk_wiz_0_0                                                                                                                                                                         |            50.0 |
| div_clk_w                                                                                  | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                                                                  |             8.0 |
| eth_clk_top_clk_wiz_0_1                                                                    | top_i/clk_wiz_0/inst/eth_clk_top_clk_wiz_0_1                                                                                                                                                                                                           |            40.0 |
| master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i_n_4                              | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/oserdes_clkdiv_out                                                                               |             8.0 |
| mmcm_clk_out2_bd_1ef9_mipi_dphy_0_0_clock_module_tx                                        | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/bd_1ef9_mipi_dphy_0_0_clock_module_tx_i/inst/mmcm_clk_out2_bd_1ef9_mipi_dphy_0_0_clock_module_tx |            50.0 |
| par_clk_sensor_inst_0_clk_wiz_0_0                                                          | top_i/sensor_0/clk_wiz_0/inst/par_clk_sensor_inst_0_clk_wiz_0_0                                                                                                                                                                                        |            24.0 |
| sensor_clk_top_clk_wiz_0_1                                                                 | top_i/clk_wiz_0/inst/sensor_clk_top_clk_wiz_0_1                                                                                                                                                                                                        |            20.0 |
| ser_clk_sensor_inst_0_clk_wiz_0_0                                                          | top_i/sensor_0/clk_wiz_0/inst/ser_clk_sensor_inst_0_clk_wiz_0_0                                                                                                                                                                                        |             4.0 |
| serial_clk                                                                                 | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/bd_1ef9_mipi_dphy_0_0_clock_module_tx_i/inst/mmcm_clk_out0                                       |             2.0 |
| serial_clk90                                                                               | top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/bd_1ef9_mipi_dphy_0_0_clock_module_tx_i/inst/mmcm_clk_out1                                       |             2.0 |
| usb_clk_top_clk_wiz_0_1                                                                    | top_i/clk_wiz_0/inst/usb_clk_top_clk_wiz_0_1                                                                                                                                                                                                           |            83.3 |
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| top_wrapper                 |     2.788 |
|   dbg_hub                   |     0.002 |
|     inst                    |     0.002 |
|       BSCANID.u_xsdbm_id    |     0.002 |
|   top_i                     |     2.776 |
|     axi_interconnect_0      |     0.005 |
|       s00_couplers          |     0.005 |
|     axi_interconnect_1      |     0.059 |
|       m00_couplers          |     0.008 |
|       m01_couplers          |     0.007 |
|       m02_couplers          |     0.006 |
|       m03_couplers          |     0.006 |
|       m04_couplers          |     0.007 |
|       m05_couplers          |     0.007 |
|       xbar                  |     0.017 |
|     axi_interconnect_2      |     0.006 |
|       s00_couplers          |     0.006 |
|     axi_timer_0             |     0.007 |
|       U0                    |     0.007 |
|     axi_vdma_0              |     0.032 |
|       U0                    |     0.032 |
|     clk_wiz_0               |     0.118 |
|       inst                  |     0.118 |
|     mipi_dsi_tx_subsystem_0 |     0.239 |
|       inst                  |     0.239 |
|     peripherals_0           |     0.115 |
|       axi_gpio_0            |     0.002 |
|       axi_interconnect_0    |     0.001 |
|       axi_quad_spi_badc     |     0.004 |
|       axi_quad_spi_disp     |     0.007 |
|       axi_register_slice_0  |     0.001 |
|       axi_uartlite_esp      |     0.001 |
|       axi_uartlite_pmc      |     0.001 |
|       clk_wiz_0             |     0.096 |
|     processing_system7_0    |     1.374 |
|       inst                  |     1.374 |
|     sensor_0                |     0.821 |
|       axi_dma_0             |     0.034 |
|       axi_gpio_0            |     0.001 |
|       axis_data_fifo_0      |     0.023 |
|       clk_wiz_0             |     0.150 |
|       gmax0505_streamer_0   |     0.589 |
|       ila_0                 |     0.023 |
+-----------------------------+-----------+


