INFO: [VRFC 10-163] Analyzing VHDL file "/home/simone/iitcam_verilog/iitcam_verilog.srcs/sources_1/new/ram_mixed.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ram_mixed
