Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Fri Jul  4 04:38:23 2025
| Host         : james running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    30          
TIMING-18  Warning           Missing input or output delay  40          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (30)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (76)
5. checking no_input_delay (14)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (30)
-------------------------
 There are 30 register/latch pins with no clock driven by root clock pin: u_clk_div/clk_1khz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (76)
-------------------------------------------------
 There are 76 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.931        0.000                      0                  301        0.134        0.000                      0                  301        4.500        0.000                       0                   204  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.931        0.000                      0                  301        0.134        0.000                      0                  301        4.500        0.000                       0                   204  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.931ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.931ns  (required time - arrival time)
  Source:                 delay_counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r1_pattern_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.717ns  (logic 1.918ns (24.854%)  route 5.799ns (75.146%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.564     5.085    clk_IBUF_BUFG
    SLICE_X40Y10         FDCE                                         r  delay_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y10         FDCE (Prop_fdce_C_Q)         0.419     5.504 f  delay_counter_reg[23]/Q
                         net (fo=3, routed)           1.001     6.506    delay_counter[23]
    SLICE_X40Y10         LUT4 (Prop_lut4_I0_O)        0.297     6.803 r  FSM_sequential_state[2]_i_10/O
                         net (fo=4, routed)           1.041     7.844    FSM_sequential_state[2]_i_10_n_0
    SLICE_X39Y8          LUT5 (Prop_lut5_I1_O)        0.152     7.996 r  FSM_sequential_state[0]_i_7/O
                         net (fo=3, routed)           0.334     8.330    FSM_sequential_state[0]_i_7_n_0
    SLICE_X38Y10         LUT5 (Prop_lut5_I0_O)        0.326     8.656 r  FSM_sequential_state[0]_i_5/O
                         net (fo=10, routed)          0.491     9.147    u_db_right/FSM_sequential_state_reg[0]_6
    SLICE_X37Y9          LUT6 (Prop_lut6_I4_O)        0.124     9.271 r  u_db_right/current_round[0]_i_3/O
                         net (fo=1, routed)           0.433     9.704    u_db_right/current_round[0]_i_3_n_0
    SLICE_X37Y9          LUT6 (Prop_lut6_I0_O)        0.124     9.828 r  u_db_right/current_round[0]_i_2/O
                         net (fo=11, routed)          1.030    10.858    u_db_right/FSM_sequential_state_reg[1]_0
    SLICE_X43Y7          LUT2 (Prop_lut2_I1_O)        0.150    11.008 f  u_db_right/r1_pattern[7]_i_2/O
                         net (fo=8, routed)           0.821    11.829    u_db_right/r1_pattern[7]_i_2_n_0
    SLICE_X36Y8          LUT5 (Prop_lut5_I3_O)        0.326    12.155 r  u_db_right/r1_pattern[7]_i_1/O
                         net (fo=8, routed)           0.647    12.802    r1_pattern
    SLICE_X32Y8          FDRE                                         r  r1_pattern_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.444    14.785    clk_IBUF_BUFG
    SLICE_X32Y8          FDRE                                         r  r1_pattern_reg[0]/C
                         clock pessimism              0.188    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X32Y8          FDRE (Setup_fdre_C_CE)      -0.205    14.733    r1_pattern_reg[0]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                         -12.802    
  -------------------------------------------------------------------
                         slack                                  1.931    

Slack (MET) :             1.931ns  (required time - arrival time)
  Source:                 delay_counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r1_pattern_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.717ns  (logic 1.918ns (24.854%)  route 5.799ns (75.146%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.564     5.085    clk_IBUF_BUFG
    SLICE_X40Y10         FDCE                                         r  delay_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y10         FDCE (Prop_fdce_C_Q)         0.419     5.504 f  delay_counter_reg[23]/Q
                         net (fo=3, routed)           1.001     6.506    delay_counter[23]
    SLICE_X40Y10         LUT4 (Prop_lut4_I0_O)        0.297     6.803 r  FSM_sequential_state[2]_i_10/O
                         net (fo=4, routed)           1.041     7.844    FSM_sequential_state[2]_i_10_n_0
    SLICE_X39Y8          LUT5 (Prop_lut5_I1_O)        0.152     7.996 r  FSM_sequential_state[0]_i_7/O
                         net (fo=3, routed)           0.334     8.330    FSM_sequential_state[0]_i_7_n_0
    SLICE_X38Y10         LUT5 (Prop_lut5_I0_O)        0.326     8.656 r  FSM_sequential_state[0]_i_5/O
                         net (fo=10, routed)          0.491     9.147    u_db_right/FSM_sequential_state_reg[0]_6
    SLICE_X37Y9          LUT6 (Prop_lut6_I4_O)        0.124     9.271 r  u_db_right/current_round[0]_i_3/O
                         net (fo=1, routed)           0.433     9.704    u_db_right/current_round[0]_i_3_n_0
    SLICE_X37Y9          LUT6 (Prop_lut6_I0_O)        0.124     9.828 r  u_db_right/current_round[0]_i_2/O
                         net (fo=11, routed)          1.030    10.858    u_db_right/FSM_sequential_state_reg[1]_0
    SLICE_X43Y7          LUT2 (Prop_lut2_I1_O)        0.150    11.008 f  u_db_right/r1_pattern[7]_i_2/O
                         net (fo=8, routed)           0.821    11.829    u_db_right/r1_pattern[7]_i_2_n_0
    SLICE_X36Y8          LUT5 (Prop_lut5_I3_O)        0.326    12.155 r  u_db_right/r1_pattern[7]_i_1/O
                         net (fo=8, routed)           0.647    12.802    r1_pattern
    SLICE_X32Y8          FDRE                                         r  r1_pattern_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.444    14.785    clk_IBUF_BUFG
    SLICE_X32Y8          FDRE                                         r  r1_pattern_reg[1]/C
                         clock pessimism              0.188    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X32Y8          FDRE (Setup_fdre_C_CE)      -0.205    14.733    r1_pattern_reg[1]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                         -12.802    
  -------------------------------------------------------------------
                         slack                                  1.931    

Slack (MET) :             1.931ns  (required time - arrival time)
  Source:                 delay_counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r1_pattern_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.717ns  (logic 1.918ns (24.854%)  route 5.799ns (75.146%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.564     5.085    clk_IBUF_BUFG
    SLICE_X40Y10         FDCE                                         r  delay_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y10         FDCE (Prop_fdce_C_Q)         0.419     5.504 f  delay_counter_reg[23]/Q
                         net (fo=3, routed)           1.001     6.506    delay_counter[23]
    SLICE_X40Y10         LUT4 (Prop_lut4_I0_O)        0.297     6.803 r  FSM_sequential_state[2]_i_10/O
                         net (fo=4, routed)           1.041     7.844    FSM_sequential_state[2]_i_10_n_0
    SLICE_X39Y8          LUT5 (Prop_lut5_I1_O)        0.152     7.996 r  FSM_sequential_state[0]_i_7/O
                         net (fo=3, routed)           0.334     8.330    FSM_sequential_state[0]_i_7_n_0
    SLICE_X38Y10         LUT5 (Prop_lut5_I0_O)        0.326     8.656 r  FSM_sequential_state[0]_i_5/O
                         net (fo=10, routed)          0.491     9.147    u_db_right/FSM_sequential_state_reg[0]_6
    SLICE_X37Y9          LUT6 (Prop_lut6_I4_O)        0.124     9.271 r  u_db_right/current_round[0]_i_3/O
                         net (fo=1, routed)           0.433     9.704    u_db_right/current_round[0]_i_3_n_0
    SLICE_X37Y9          LUT6 (Prop_lut6_I0_O)        0.124     9.828 r  u_db_right/current_round[0]_i_2/O
                         net (fo=11, routed)          1.030    10.858    u_db_right/FSM_sequential_state_reg[1]_0
    SLICE_X43Y7          LUT2 (Prop_lut2_I1_O)        0.150    11.008 f  u_db_right/r1_pattern[7]_i_2/O
                         net (fo=8, routed)           0.821    11.829    u_db_right/r1_pattern[7]_i_2_n_0
    SLICE_X36Y8          LUT5 (Prop_lut5_I3_O)        0.326    12.155 r  u_db_right/r1_pattern[7]_i_1/O
                         net (fo=8, routed)           0.647    12.802    r1_pattern
    SLICE_X32Y8          FDRE                                         r  r1_pattern_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.444    14.785    clk_IBUF_BUFG
    SLICE_X32Y8          FDRE                                         r  r1_pattern_reg[2]/C
                         clock pessimism              0.188    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X32Y8          FDRE (Setup_fdre_C_CE)      -0.205    14.733    r1_pattern_reg[2]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                         -12.802    
  -------------------------------------------------------------------
                         slack                                  1.931    

Slack (MET) :             1.931ns  (required time - arrival time)
  Source:                 delay_counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r1_pattern_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.717ns  (logic 1.918ns (24.854%)  route 5.799ns (75.146%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.564     5.085    clk_IBUF_BUFG
    SLICE_X40Y10         FDCE                                         r  delay_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y10         FDCE (Prop_fdce_C_Q)         0.419     5.504 f  delay_counter_reg[23]/Q
                         net (fo=3, routed)           1.001     6.506    delay_counter[23]
    SLICE_X40Y10         LUT4 (Prop_lut4_I0_O)        0.297     6.803 r  FSM_sequential_state[2]_i_10/O
                         net (fo=4, routed)           1.041     7.844    FSM_sequential_state[2]_i_10_n_0
    SLICE_X39Y8          LUT5 (Prop_lut5_I1_O)        0.152     7.996 r  FSM_sequential_state[0]_i_7/O
                         net (fo=3, routed)           0.334     8.330    FSM_sequential_state[0]_i_7_n_0
    SLICE_X38Y10         LUT5 (Prop_lut5_I0_O)        0.326     8.656 r  FSM_sequential_state[0]_i_5/O
                         net (fo=10, routed)          0.491     9.147    u_db_right/FSM_sequential_state_reg[0]_6
    SLICE_X37Y9          LUT6 (Prop_lut6_I4_O)        0.124     9.271 r  u_db_right/current_round[0]_i_3/O
                         net (fo=1, routed)           0.433     9.704    u_db_right/current_round[0]_i_3_n_0
    SLICE_X37Y9          LUT6 (Prop_lut6_I0_O)        0.124     9.828 r  u_db_right/current_round[0]_i_2/O
                         net (fo=11, routed)          1.030    10.858    u_db_right/FSM_sequential_state_reg[1]_0
    SLICE_X43Y7          LUT2 (Prop_lut2_I1_O)        0.150    11.008 f  u_db_right/r1_pattern[7]_i_2/O
                         net (fo=8, routed)           0.821    11.829    u_db_right/r1_pattern[7]_i_2_n_0
    SLICE_X36Y8          LUT5 (Prop_lut5_I3_O)        0.326    12.155 r  u_db_right/r1_pattern[7]_i_1/O
                         net (fo=8, routed)           0.647    12.802    r1_pattern
    SLICE_X32Y8          FDRE                                         r  r1_pattern_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.444    14.785    clk_IBUF_BUFG
    SLICE_X32Y8          FDRE                                         r  r1_pattern_reg[3]/C
                         clock pessimism              0.188    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X32Y8          FDRE (Setup_fdre_C_CE)      -0.205    14.733    r1_pattern_reg[3]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                         -12.802    
  -------------------------------------------------------------------
                         slack                                  1.931    

Slack (MET) :             1.931ns  (required time - arrival time)
  Source:                 delay_counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r1_pattern_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.717ns  (logic 1.918ns (24.854%)  route 5.799ns (75.146%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.564     5.085    clk_IBUF_BUFG
    SLICE_X40Y10         FDCE                                         r  delay_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y10         FDCE (Prop_fdce_C_Q)         0.419     5.504 f  delay_counter_reg[23]/Q
                         net (fo=3, routed)           1.001     6.506    delay_counter[23]
    SLICE_X40Y10         LUT4 (Prop_lut4_I0_O)        0.297     6.803 r  FSM_sequential_state[2]_i_10/O
                         net (fo=4, routed)           1.041     7.844    FSM_sequential_state[2]_i_10_n_0
    SLICE_X39Y8          LUT5 (Prop_lut5_I1_O)        0.152     7.996 r  FSM_sequential_state[0]_i_7/O
                         net (fo=3, routed)           0.334     8.330    FSM_sequential_state[0]_i_7_n_0
    SLICE_X38Y10         LUT5 (Prop_lut5_I0_O)        0.326     8.656 r  FSM_sequential_state[0]_i_5/O
                         net (fo=10, routed)          0.491     9.147    u_db_right/FSM_sequential_state_reg[0]_6
    SLICE_X37Y9          LUT6 (Prop_lut6_I4_O)        0.124     9.271 r  u_db_right/current_round[0]_i_3/O
                         net (fo=1, routed)           0.433     9.704    u_db_right/current_round[0]_i_3_n_0
    SLICE_X37Y9          LUT6 (Prop_lut6_I0_O)        0.124     9.828 r  u_db_right/current_round[0]_i_2/O
                         net (fo=11, routed)          1.030    10.858    u_db_right/FSM_sequential_state_reg[1]_0
    SLICE_X43Y7          LUT2 (Prop_lut2_I1_O)        0.150    11.008 f  u_db_right/r1_pattern[7]_i_2/O
                         net (fo=8, routed)           0.821    11.829    u_db_right/r1_pattern[7]_i_2_n_0
    SLICE_X36Y8          LUT5 (Prop_lut5_I3_O)        0.326    12.155 r  u_db_right/r1_pattern[7]_i_1/O
                         net (fo=8, routed)           0.647    12.802    r1_pattern
    SLICE_X32Y8          FDRE                                         r  r1_pattern_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.444    14.785    clk_IBUF_BUFG
    SLICE_X32Y8          FDRE                                         r  r1_pattern_reg[5]/C
                         clock pessimism              0.188    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X32Y8          FDRE (Setup_fdre_C_CE)      -0.205    14.733    r1_pattern_reg[5]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                         -12.802    
  -------------------------------------------------------------------
                         slack                                  1.931    

Slack (MET) :             1.931ns  (required time - arrival time)
  Source:                 delay_counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r1_pattern_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.717ns  (logic 1.918ns (24.854%)  route 5.799ns (75.146%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.564     5.085    clk_IBUF_BUFG
    SLICE_X40Y10         FDCE                                         r  delay_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y10         FDCE (Prop_fdce_C_Q)         0.419     5.504 f  delay_counter_reg[23]/Q
                         net (fo=3, routed)           1.001     6.506    delay_counter[23]
    SLICE_X40Y10         LUT4 (Prop_lut4_I0_O)        0.297     6.803 r  FSM_sequential_state[2]_i_10/O
                         net (fo=4, routed)           1.041     7.844    FSM_sequential_state[2]_i_10_n_0
    SLICE_X39Y8          LUT5 (Prop_lut5_I1_O)        0.152     7.996 r  FSM_sequential_state[0]_i_7/O
                         net (fo=3, routed)           0.334     8.330    FSM_sequential_state[0]_i_7_n_0
    SLICE_X38Y10         LUT5 (Prop_lut5_I0_O)        0.326     8.656 r  FSM_sequential_state[0]_i_5/O
                         net (fo=10, routed)          0.491     9.147    u_db_right/FSM_sequential_state_reg[0]_6
    SLICE_X37Y9          LUT6 (Prop_lut6_I4_O)        0.124     9.271 r  u_db_right/current_round[0]_i_3/O
                         net (fo=1, routed)           0.433     9.704    u_db_right/current_round[0]_i_3_n_0
    SLICE_X37Y9          LUT6 (Prop_lut6_I0_O)        0.124     9.828 r  u_db_right/current_round[0]_i_2/O
                         net (fo=11, routed)          1.030    10.858    u_db_right/FSM_sequential_state_reg[1]_0
    SLICE_X43Y7          LUT2 (Prop_lut2_I1_O)        0.150    11.008 f  u_db_right/r1_pattern[7]_i_2/O
                         net (fo=8, routed)           0.821    11.829    u_db_right/r1_pattern[7]_i_2_n_0
    SLICE_X36Y8          LUT5 (Prop_lut5_I3_O)        0.326    12.155 r  u_db_right/r1_pattern[7]_i_1/O
                         net (fo=8, routed)           0.647    12.802    r1_pattern
    SLICE_X32Y8          FDRE                                         r  r1_pattern_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.444    14.785    clk_IBUF_BUFG
    SLICE_X32Y8          FDRE                                         r  r1_pattern_reg[6]/C
                         clock pessimism              0.188    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X32Y8          FDRE (Setup_fdre_C_CE)      -0.205    14.733    r1_pattern_reg[6]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                         -12.802    
  -------------------------------------------------------------------
                         slack                                  1.931    

Slack (MET) :             1.931ns  (required time - arrival time)
  Source:                 delay_counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r1_pattern_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.717ns  (logic 1.918ns (24.854%)  route 5.799ns (75.146%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.564     5.085    clk_IBUF_BUFG
    SLICE_X40Y10         FDCE                                         r  delay_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y10         FDCE (Prop_fdce_C_Q)         0.419     5.504 f  delay_counter_reg[23]/Q
                         net (fo=3, routed)           1.001     6.506    delay_counter[23]
    SLICE_X40Y10         LUT4 (Prop_lut4_I0_O)        0.297     6.803 r  FSM_sequential_state[2]_i_10/O
                         net (fo=4, routed)           1.041     7.844    FSM_sequential_state[2]_i_10_n_0
    SLICE_X39Y8          LUT5 (Prop_lut5_I1_O)        0.152     7.996 r  FSM_sequential_state[0]_i_7/O
                         net (fo=3, routed)           0.334     8.330    FSM_sequential_state[0]_i_7_n_0
    SLICE_X38Y10         LUT5 (Prop_lut5_I0_O)        0.326     8.656 r  FSM_sequential_state[0]_i_5/O
                         net (fo=10, routed)          0.491     9.147    u_db_right/FSM_sequential_state_reg[0]_6
    SLICE_X37Y9          LUT6 (Prop_lut6_I4_O)        0.124     9.271 r  u_db_right/current_round[0]_i_3/O
                         net (fo=1, routed)           0.433     9.704    u_db_right/current_round[0]_i_3_n_0
    SLICE_X37Y9          LUT6 (Prop_lut6_I0_O)        0.124     9.828 r  u_db_right/current_round[0]_i_2/O
                         net (fo=11, routed)          1.030    10.858    u_db_right/FSM_sequential_state_reg[1]_0
    SLICE_X43Y7          LUT2 (Prop_lut2_I1_O)        0.150    11.008 f  u_db_right/r1_pattern[7]_i_2/O
                         net (fo=8, routed)           0.821    11.829    u_db_right/r1_pattern[7]_i_2_n_0
    SLICE_X36Y8          LUT5 (Prop_lut5_I3_O)        0.326    12.155 r  u_db_right/r1_pattern[7]_i_1/O
                         net (fo=8, routed)           0.647    12.802    r1_pattern
    SLICE_X32Y8          FDRE                                         r  r1_pattern_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.444    14.785    clk_IBUF_BUFG
    SLICE_X32Y8          FDRE                                         r  r1_pattern_reg[7]/C
                         clock pessimism              0.188    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X32Y8          FDRE (Setup_fdre_C_CE)      -0.205    14.733    r1_pattern_reg[7]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                         -12.802    
  -------------------------------------------------------------------
                         slack                                  1.931    

Slack (MET) :             2.135ns  (required time - arrival time)
  Source:                 delay_counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r1_pattern_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.548ns  (logic 1.918ns (25.410%)  route 5.630ns (74.590%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.564     5.085    clk_IBUF_BUFG
    SLICE_X40Y10         FDCE                                         r  delay_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y10         FDCE (Prop_fdce_C_Q)         0.419     5.504 f  delay_counter_reg[23]/Q
                         net (fo=3, routed)           1.001     6.506    delay_counter[23]
    SLICE_X40Y10         LUT4 (Prop_lut4_I0_O)        0.297     6.803 r  FSM_sequential_state[2]_i_10/O
                         net (fo=4, routed)           1.041     7.844    FSM_sequential_state[2]_i_10_n_0
    SLICE_X39Y8          LUT5 (Prop_lut5_I1_O)        0.152     7.996 r  FSM_sequential_state[0]_i_7/O
                         net (fo=3, routed)           0.334     8.330    FSM_sequential_state[0]_i_7_n_0
    SLICE_X38Y10         LUT5 (Prop_lut5_I0_O)        0.326     8.656 r  FSM_sequential_state[0]_i_5/O
                         net (fo=10, routed)          0.491     9.147    u_db_right/FSM_sequential_state_reg[0]_6
    SLICE_X37Y9          LUT6 (Prop_lut6_I4_O)        0.124     9.271 r  u_db_right/current_round[0]_i_3/O
                         net (fo=1, routed)           0.433     9.704    u_db_right/current_round[0]_i_3_n_0
    SLICE_X37Y9          LUT6 (Prop_lut6_I0_O)        0.124     9.828 r  u_db_right/current_round[0]_i_2/O
                         net (fo=11, routed)          1.030    10.858    u_db_right/FSM_sequential_state_reg[1]_0
    SLICE_X43Y7          LUT2 (Prop_lut2_I1_O)        0.150    11.008 f  u_db_right/r1_pattern[7]_i_2/O
                         net (fo=8, routed)           0.821    11.829    u_db_right/r1_pattern[7]_i_2_n_0
    SLICE_X36Y8          LUT5 (Prop_lut5_I3_O)        0.326    12.155 r  u_db_right/r1_pattern[7]_i_1/O
                         net (fo=8, routed)           0.478    12.633    r1_pattern
    SLICE_X34Y8          FDRE                                         r  r1_pattern_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.443    14.784    clk_IBUF_BUFG
    SLICE_X34Y8          FDRE                                         r  r1_pattern_reg[4]/C
                         clock pessimism              0.188    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X34Y8          FDRE (Setup_fdre_C_CE)      -0.169    14.768    r1_pattern_reg[4]
  -------------------------------------------------------------------
                         required time                         14.768    
                         arrival time                         -12.633    
  -------------------------------------------------------------------
                         slack                                  2.135    

Slack (MET) :             2.232ns  (required time - arrival time)
  Source:                 delay_counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            round_timer_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.489ns  (logic 1.918ns (25.612%)  route 5.571ns (74.388%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.564     5.085    clk_IBUF_BUFG
    SLICE_X40Y10         FDCE                                         r  delay_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y10         FDCE (Prop_fdce_C_Q)         0.419     5.504 f  delay_counter_reg[23]/Q
                         net (fo=3, routed)           1.001     6.506    delay_counter[23]
    SLICE_X40Y10         LUT4 (Prop_lut4_I0_O)        0.297     6.803 r  FSM_sequential_state[2]_i_10/O
                         net (fo=4, routed)           1.041     7.844    FSM_sequential_state[2]_i_10_n_0
    SLICE_X39Y8          LUT5 (Prop_lut5_I1_O)        0.152     7.996 r  FSM_sequential_state[0]_i_7/O
                         net (fo=3, routed)           0.334     8.330    FSM_sequential_state[0]_i_7_n_0
    SLICE_X38Y10         LUT5 (Prop_lut5_I0_O)        0.326     8.656 r  FSM_sequential_state[0]_i_5/O
                         net (fo=10, routed)          0.491     9.147    u_db_right/FSM_sequential_state_reg[0]_6
    SLICE_X37Y9          LUT6 (Prop_lut6_I4_O)        0.124     9.271 r  u_db_right/current_round[0]_i_3/O
                         net (fo=1, routed)           0.433     9.704    u_db_right/current_round[0]_i_3_n_0
    SLICE_X37Y9          LUT6 (Prop_lut6_I0_O)        0.124     9.828 r  u_db_right/current_round[0]_i_2/O
                         net (fo=11, routed)          1.030    10.858    u_db_right/FSM_sequential_state_reg[1]_0
    SLICE_X43Y7          LUT2 (Prop_lut2_I1_O)        0.150    11.008 f  u_db_right/r1_pattern[7]_i_2/O
                         net (fo=8, routed)           0.583    11.591    u_db_right/r1_pattern[7]_i_2_n_0
    SLICE_X42Y8          LUT6 (Prop_lut6_I3_O)        0.326    11.917 r  u_db_right/round_timer[5]_i_1/O
                         net (fo=6, routed)           0.657    12.574    sel
    SLICE_X44Y11         FDCE                                         r  round_timer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.445    14.786    clk_IBUF_BUFG
    SLICE_X44Y11         FDCE                                         r  round_timer_reg[0]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X44Y11         FDCE (Setup_fdce_C_CE)      -0.205    14.806    round_timer_reg[0]
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                         -12.574    
  -------------------------------------------------------------------
                         slack                                  2.232    

Slack (MET) :             2.232ns  (required time - arrival time)
  Source:                 delay_counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            round_timer_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.489ns  (logic 1.918ns (25.612%)  route 5.571ns (74.388%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.564     5.085    clk_IBUF_BUFG
    SLICE_X40Y10         FDCE                                         r  delay_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y10         FDCE (Prop_fdce_C_Q)         0.419     5.504 f  delay_counter_reg[23]/Q
                         net (fo=3, routed)           1.001     6.506    delay_counter[23]
    SLICE_X40Y10         LUT4 (Prop_lut4_I0_O)        0.297     6.803 r  FSM_sequential_state[2]_i_10/O
                         net (fo=4, routed)           1.041     7.844    FSM_sequential_state[2]_i_10_n_0
    SLICE_X39Y8          LUT5 (Prop_lut5_I1_O)        0.152     7.996 r  FSM_sequential_state[0]_i_7/O
                         net (fo=3, routed)           0.334     8.330    FSM_sequential_state[0]_i_7_n_0
    SLICE_X38Y10         LUT5 (Prop_lut5_I0_O)        0.326     8.656 r  FSM_sequential_state[0]_i_5/O
                         net (fo=10, routed)          0.491     9.147    u_db_right/FSM_sequential_state_reg[0]_6
    SLICE_X37Y9          LUT6 (Prop_lut6_I4_O)        0.124     9.271 r  u_db_right/current_round[0]_i_3/O
                         net (fo=1, routed)           0.433     9.704    u_db_right/current_round[0]_i_3_n_0
    SLICE_X37Y9          LUT6 (Prop_lut6_I0_O)        0.124     9.828 r  u_db_right/current_round[0]_i_2/O
                         net (fo=11, routed)          1.030    10.858    u_db_right/FSM_sequential_state_reg[1]_0
    SLICE_X43Y7          LUT2 (Prop_lut2_I1_O)        0.150    11.008 f  u_db_right/r1_pattern[7]_i_2/O
                         net (fo=8, routed)           0.583    11.591    u_db_right/r1_pattern[7]_i_2_n_0
    SLICE_X42Y8          LUT6 (Prop_lut6_I3_O)        0.326    11.917 r  u_db_right/round_timer[5]_i_1/O
                         net (fo=6, routed)           0.657    12.574    sel
    SLICE_X44Y11         FDCE                                         r  round_timer_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.445    14.786    clk_IBUF_BUFG
    SLICE_X44Y11         FDCE                                         r  round_timer_reg[1]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X44Y11         FDCE (Setup_fdce_C_CE)      -0.205    14.806    round_timer_reg[1]
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                         -12.574    
  -------------------------------------------------------------------
                         slack                                  2.232    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 u_lfsr8/lfsr_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_lfsr8/lfsr_reg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.562     1.445    u_lfsr8/CLK
    SLICE_X33Y8          FDPE                                         r  u_lfsr8/lfsr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDPE (Prop_fdpe_C_Q)         0.141     1.586 r  u_lfsr8/lfsr_reg_reg[0]/Q
                         net (fo=3, routed)           0.068     1.654    u_lfsr8/Q[0]
    SLICE_X33Y8          FDPE                                         r  u_lfsr8/lfsr_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.831     1.958    u_lfsr8/CLK
    SLICE_X33Y8          FDPE                                         r  u_lfsr8/lfsr_reg_reg[1]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X33Y8          FDPE (Hold_fdpe_C_D)         0.075     1.520    u_lfsr8/lfsr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.654    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 u_lfsr8/lfsr_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r1_pattern_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.141ns (66.657%)  route 0.071ns (33.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.562     1.445    u_lfsr8/CLK
    SLICE_X33Y8          FDPE                                         r  u_lfsr8/lfsr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDPE (Prop_fdpe_C_Q)         0.141     1.586 r  u_lfsr8/lfsr_reg_reg[2]/Q
                         net (fo=3, routed)           0.071     1.657    lfsr_reg[2]
    SLICE_X32Y8          FDRE                                         r  r1_pattern_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X32Y8          FDRE                                         r  r1_pattern_reg[2]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X32Y8          FDRE (Hold_fdre_C_D)         0.047     1.505    r1_pattern_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 r3_pattern_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.184ns (33.494%)  route 0.365ns (66.506%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.563     1.446    clk_IBUF_BUFG
    SLICE_X33Y6          FDRE                                         r  r3_pattern_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y6          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  r3_pattern_reg[8]/Q
                         net (fo=5, routed)           0.365     1.952    r3_pattern_reg_n_0_[8]
    SLICE_X38Y6          LUT5 (Prop_lut5_I0_O)        0.043     1.995 r  led_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.995    led_reg[9]
    SLICE_X38Y6          FDCE                                         r  led_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.832     1.959    clk_IBUF_BUFG
    SLICE_X38Y6          FDCE                                         r  led_reg_reg[9]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X38Y6          FDCE (Hold_fdce_C_D)         0.133     1.843    led_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 u_lfsr8/lfsr_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2_initial_leds_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.144%)  route 0.110ns (43.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.562     1.445    u_lfsr8/CLK
    SLICE_X33Y8          FDPE                                         r  u_lfsr8/lfsr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDPE (Prop_fdpe_C_Q)         0.141     1.586 r  u_lfsr8/lfsr_reg_reg[0]/Q
                         net (fo=3, routed)           0.110     1.696    lfsr_reg[0]
    SLICE_X31Y7          FDRE                                         r  r2_initial_leds_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X31Y7          FDRE                                         r  r2_initial_leds_reg[0]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X31Y7          FDRE (Hold_fdre_C_D)         0.070     1.531    r2_initial_leds_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 r1_pattern_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.667%)  route 0.121ns (39.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X32Y8          FDRE                                         r  r1_pattern_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  r1_pattern_reg[1]/Q
                         net (fo=3, routed)           0.121     1.707    r1_pattern_reg_n_0_[1]
    SLICE_X30Y7          LUT6 (Prop_lut6_I3_O)        0.045     1.752 r  led_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.752    led_reg[1]
    SLICE_X30Y7          FDCE                                         r  led_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X30Y7          FDCE                                         r  led_reg_reg[1]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X30Y7          FDCE (Hold_fdce_C_D)         0.121     1.582    led_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 u_lfsr14/lfsr_reg_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r3_pattern_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.562     1.445    u_lfsr14/CLK
    SLICE_X35Y5          FDPE                                         r  u_lfsr14/lfsr_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y5          FDPE (Prop_fdpe_C_Q)         0.141     1.586 r  u_lfsr14/lfsr_reg_reg[13]/Q
                         net (fo=2, routed)           0.124     1.710    u_lfsr14_n_0
    SLICE_X35Y6          FDRE                                         r  r3_pattern_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X35Y6          FDRE                                         r  r3_pattern_reg[13]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X35Y6          FDRE (Hold_fdre_C_D)         0.072     1.533    r3_pattern_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 u_lfsr14/lfsr_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r3_pattern_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.459%)  route 0.128ns (47.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.563     1.446    u_lfsr14/CLK
    SLICE_X32Y5          FDPE                                         r  u_lfsr14/lfsr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDPE (Prop_fdpe_C_Q)         0.141     1.587 r  u_lfsr14/lfsr_reg_reg[2]/Q
                         net (fo=2, routed)           0.128     1.715    u_lfsr14_n_11
    SLICE_X33Y6          FDRE                                         r  r3_pattern_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.832     1.959    clk_IBUF_BUFG
    SLICE_X33Y6          FDRE                                         r  r3_pattern_reg[2]/C
                         clock pessimism             -0.497     1.462    
    SLICE_X33Y6          FDRE (Hold_fdre_C_D)         0.070     1.532    r3_pattern_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 u_lfsr14/lfsr_reg_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r3_pattern_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.562     1.445    u_lfsr14/CLK
    SLICE_X35Y5          FDPE                                         r  u_lfsr14/lfsr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y5          FDPE (Prop_fdpe_C_Q)         0.141     1.586 r  u_lfsr14/lfsr_reg_reg[11]/Q
                         net (fo=2, routed)           0.124     1.710    u_lfsr14_n_2
    SLICE_X35Y6          FDRE                                         r  r3_pattern_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X35Y6          FDRE                                         r  r3_pattern_reg[11]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X35Y6          FDRE (Hold_fdre_C_D)         0.066     1.527    r3_pattern_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 u_lfsr14/lfsr_reg_reg[12]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r3_pattern_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.841%)  route 0.136ns (49.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.562     1.445    u_lfsr14/CLK
    SLICE_X35Y5          FDPE                                         r  u_lfsr14/lfsr_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y5          FDPE (Prop_fdpe_C_Q)         0.141     1.586 r  u_lfsr14/lfsr_reg_reg[12]/Q
                         net (fo=3, routed)           0.136     1.722    u_lfsr14_n_1
    SLICE_X35Y6          FDRE                                         r  r3_pattern_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X35Y6          FDRE                                         r  r3_pattern_reg[12]/C
                         clock pessimism             -0.497     1.461    
    SLICE_X35Y6          FDRE (Hold_fdre_C_D)         0.070     1.531    r3_pattern_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 u_lfsr8/lfsr_reg_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_lfsr8/lfsr_reg_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.345%)  route 0.128ns (47.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.562     1.445    u_lfsr8/CLK
    SLICE_X33Y8          FDPE                                         r  u_lfsr8/lfsr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDPE (Prop_fdpe_C_Q)         0.141     1.586 r  u_lfsr8/lfsr_reg_reg[4]/Q
                         net (fo=4, routed)           0.128     1.714    u_lfsr8/Q[4]
    SLICE_X33Y8          FDPE                                         r  u_lfsr8/lfsr_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.831     1.958    u_lfsr8/CLK
    SLICE_X33Y8          FDPE                                         r  u_lfsr8/lfsr_reg_reg[5]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X33Y8          FDPE (Hold_fdpe_C_D)         0.071     1.516    u_lfsr8/lfsr_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y7    FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y9    FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y9    FSM_sequential_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y9    FSM_sequential_state_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y9    current_round_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y7    current_round_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X39Y6    delay_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y7    delay_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X40Y7    delay_counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y7    FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y7    FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y9    FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y9    FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y9    FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y9    FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y9    FSM_sequential_state_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y9    FSM_sequential_state_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y9    current_round_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y9    current_round_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y7    FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y7    FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y9    FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y9    FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y9    FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y9    FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y9    FSM_sequential_state_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y9    FSM_sequential_state_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y9    current_round_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y9    current_round_reg[0]/C



