<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>no-OS: drivers/axi_core/jesd204/axi_adxcvr.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">no-OS
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_14bc92f4b96c8519b376567118ac28b3.html">drivers</a></li><li class="navelem"><a class="el" href="dir_b149ab1ccab96ed12cd84b06194c8551.html">axi_core</a></li><li class="navelem"><a class="el" href="dir_f060a0c703bb28a4bf7cfe3f07cf4cf9.html">jesd204</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">axi_adxcvr.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="axi__adxcvr_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/***************************************************************************/</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#ifndef AXI_ADXCVR_H_</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define AXI_ADXCVR_H_</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160; </div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">/***************************** Include Files **********************************/</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#include &lt;stdbool.h&gt;</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="xilinx__transceiver_8h.html">xilinx_transceiver.h</a>&quot;</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160; </div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">/********************** Macros and Types Declarations *************************/</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160; </div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">// Selection of PLL reference clock source to drive the RXOUTCLK</span></div>
<div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="axi__adxcvr_8h.html#afcf5c78c13bf92eb4f05378ef6353342">   54</a></span>&#160;<span class="preprocessor">#define ADXCVR_SYS_CLK_CPLL         0x00</span></div>
<div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="axi__adxcvr_8h.html#af08a0b14033443c10abcaf9917f5836a">   55</a></span>&#160;<span class="preprocessor">#define ADXCVR_SYS_CLK_QPLL1        0x02</span></div>
<div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="axi__adxcvr_8h.html#ad73be730323e6428be8d9011fc7f8bbd">   56</a></span>&#160;<span class="preprocessor">#define ADXCVR_SYS_CLK_QPLL0        0x03</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160; </div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">// adi,out-clk-select</span></div>
<div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="axi__adxcvr_8h.html#a4295ab3ce2d428fc476eac0ca143d851">   59</a></span>&#160;<span class="preprocessor">#define ADXCVR_OUTCLK_PCS       1</span></div>
<div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="axi__adxcvr_8h.html#a4f530e3ac2841d155268af8a0e689ed8">   60</a></span>&#160;<span class="preprocessor">#define ADXCVR_OUTCLK_PMA       2</span></div>
<div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="axi__adxcvr_8h.html#a7be86388e02cd8b68a8b5bd4ce0e5821">   61</a></span>&#160;<span class="preprocessor">#define ADXCVR_REFCLK       3</span></div>
<div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="axi__adxcvr_8h.html#ae3209ba606b91273860687451a2c57de">   62</a></span>&#160;<span class="preprocessor">#define ADXCVR_REFCLK_DIV2  4</span></div>
<div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="axi__adxcvr_8h.html#a371fa4a4e85151bfec11b825648271e5">   63</a></span>&#160;<span class="preprocessor">#define ADXCVR_PROGDIV_CLK  5 </span><span class="comment">/* GTHE3, GTHE4, GTYE4 only */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160; </div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="keyword">struct </span><a class="code" href="structadxcvr.html">adxcvr</a> {</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code" href="structadxcvr.html#a02bbdee99c3b5b340825d37f700aacf0">name</a>;</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    uint32_t <a class="code" href="structadxcvr.html#a3764fe81492e63c76ca817a5557974d3">base</a>;</div>
<div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="structadxcvr.html#a188bbe5d06fbcfdf38ca950fed3c8c10">   75</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structadxcvr.html#a188bbe5d06fbcfdf38ca950fed3c8c10">cpll_enable</a>;</div>
<div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="structadxcvr.html#a643d96fd3f6be002f2774cd6f4a23de3">   77</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structadxcvr.html#a643d96fd3f6be002f2774cd6f4a23de3">qpll_enable</a>;</div>
<div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="structadxcvr.html#a8cf83a2c1697f6461bd9aebb5a61e557">   79</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structadxcvr.html#a8cf83a2c1697f6461bd9aebb5a61e557">tx_enable</a>;</div>
<div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="structadxcvr.html#af4e162b5928b222e1c33dca9d4141baf">   81</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structadxcvr.html#af4e162b5928b222e1c33dca9d4141baf">lpm_enable</a>;</div>
<div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="structadxcvr.html#a7a6cd5c2a849663c4e948ae330490b9d">   83</a></span>&#160;    uint32_t <a class="code" href="structadxcvr.html#a7a6cd5c2a849663c4e948ae330490b9d">num_lanes</a>;</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    uint32_t <a class="code" href="structadxcvr.html#a3232034e6d375c93135b989ecbd12bfe">lane_rate_khz</a>;</div>
<div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="structadxcvr.html#a4785dbe7c48395140e68facb0f48319e">   87</a></span>&#160;    uint32_t <a class="code" href="structadxcvr.html#a4785dbe7c48395140e68facb0f48319e">ref_rate_khz</a>;</div>
<div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="structadxcvr.html#ae8dc1310a1f73c76924630dede5af756">   91</a></span>&#160;    uint32_t <a class="code" href="structadxcvr.html#ae8dc1310a1f73c76924630dede5af756">sys_clk_sel</a>;</div>
<div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="structadxcvr.html#a47ffda5809c932f3d58d669118be5dbd">   95</a></span>&#160;    uint32_t <a class="code" href="structadxcvr.html#a47ffda5809c932f3d58d669118be5dbd">out_clk_sel</a>;</div>
<div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="structadxcvr.html#acddfe09bea9d83363985b07b328fb9ad">   97</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="structxilinx__xcvr.html">xilinx_xcvr</a> <a class="code" href="structadxcvr.html#acddfe09bea9d83363985b07b328fb9ad">xlx_xcvr</a>;</div>
<div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="structadxcvr.html#ae96b42adb5108e219939c457001311f7">   99</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="structno__os__clk__desc.html">no_os_clk_desc</a> *<a class="code" href="structadxcvr.html#ae96b42adb5108e219939c457001311f7">clk_out</a>;</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;};</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160; </div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="keyword">struct </span><a class="code" href="structadxcvr__init.html">adxcvr_init</a> {</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code" href="structadxcvr__init.html#a257a399cdb506004d6f74b030da84a13">name</a>;</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    uint32_t <a class="code" href="structadxcvr__init.html#ad641319a404fcbb32875f8e3fcfe2105">base</a>;</div>
<div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="structadxcvr__init.html#a43a0a7f49b4ea48693b75e70dca4b5c8">  115</a></span>&#160;    uint32_t <a class="code" href="structadxcvr__init.html#a43a0a7f49b4ea48693b75e70dca4b5c8">sys_clk_sel</a>;</div>
<div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="structadxcvr__init.html#a5540f503f6b233085a64d593b6fee572">  119</a></span>&#160;    uint32_t <a class="code" href="structadxcvr__init.html#a5540f503f6b233085a64d593b6fee572">out_clk_sel</a>;</div>
<div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="structadxcvr__init.html#ae74f579c9508496e3f89a5d121712713">  121</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structadxcvr__init.html#ae74f579c9508496e3f89a5d121712713">lpm_enable</a>;</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    uint32_t <a class="code" href="structadxcvr__init.html#a177accfcbd54a74c09f6ff2f1389f0bc">lane_rate_khz</a>;</div>
<div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="structadxcvr__init.html#a967e0534f81a78cc57ae6e91135a2132">  125</a></span>&#160;    uint32_t <a class="code" href="structadxcvr__init.html#a967e0534f81a78cc57ae6e91135a2132">ref_rate_khz</a>;</div>
<div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="structadxcvr__init.html#aa32d3b2487a00fb99a77d55140800e4a">  127</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structadxcvr__init.html#aa32d3b2487a00fb99a77d55140800e4a">export_no_os_clk</a>;</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;};</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160; </div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="keyword">extern</span> <span class="keyword">const</span> <span class="keyword">struct </span><a class="code" href="structno__os__clk__platform__ops.html">no_os_clk_platform_ops</a> <a class="code" href="axi__adxcvr_8h.html#a6f39186614b9ce887873448798309764">adxcvr_clk_ops</a>;</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160; </div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">/************************ Functions Declarations ******************************/</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="keywordtype">int</span> <a class="code" href="axi__adxcvr_8h.html#a8d899f5b5004a4f001e45d725c0469f0">adxcvr_drp_read</a>(<span class="keyword">struct</span> <a class="code" href="structadxcvr.html">adxcvr</a> *xcvr,</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;            <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> drp_port,</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;            <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> reg,</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;            <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> *val);</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="keywordtype">int</span> <a class="code" href="axi__adxcvr_8h.html#aced69997b25476d0e77f8e3f99e40995">adxcvr_drp_write</a>(<span class="keyword">struct</span> <a class="code" href="structadxcvr.html">adxcvr</a> *xcvr,</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;             <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> drp_port,</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;             <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> reg,</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;             <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> val);</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;int32_t <a class="code" href="axi__adxcvr_8h.html#af6a658580a8c19c4a625c6d5aa890867">adxcvr_status_error</a>(<span class="keyword">struct</span> <a class="code" href="structadxcvr.html">adxcvr</a> *xcvr);</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="keywordtype">int</span> <a class="code" href="axi__adxcvr_8h.html#a508bce6b00ea4fb0e316517b9c6dd0f9">adxcvr_clk_enable</a>(<span class="keyword">struct</span> <a class="code" href="structadxcvr.html">adxcvr</a> *xcvr);</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="keywordtype">int</span> <a class="code" href="axi__adxcvr_8h.html#a149984176c30c12dad5c193f4746fcb5">adxcvr_clk_disable</a>(<span class="keyword">struct</span> <a class="code" href="structadxcvr.html">adxcvr</a> *xcvr);</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;int32_t <a class="code" href="axi__adxcvr_8h.html#a67ef0bb38e4648e42b5cfa3a7991c49c">adxcvr_init</a>(<span class="keyword">struct</span> <a class="code" href="structadxcvr.html">adxcvr</a> **ad_xcvr,</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;            <span class="keyword">const</span> <span class="keyword">struct</span> <a class="code" href="structadxcvr__init.html">adxcvr_init</a> *<a class="code" href="structno__os__clk__platform__ops.html#ae5b97f6923a765e67cf343c10f1a240a">init</a>);</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;int32_t <a class="code" href="axi__adxcvr_8h.html#a7f4f4a12cb87f35ef72ae825f3dcb267">adxcvr_remove</a>(<span class="keyword">struct</span> <a class="code" href="structadxcvr.html">adxcvr</a> *xcvr);</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="keywordtype">int</span> <a class="code" href="axi__adxcvr_8h.html#ae6efea7789d43e5765aa9c3f4464efba">adxcvr_clk_set_rate</a>(<span class="keyword">struct</span> <a class="code" href="structadxcvr.html">adxcvr</a> *xcvr,</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;            <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> rate,</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;            <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> parent_rate);</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;int32_t <a class="code" href="axi__adxcvr_8h.html#af2df58c2897d8348a94f9dee27987080">adxcvr_write</a>(<span class="keyword">struct</span> <a class="code" href="structadxcvr.html">adxcvr</a> *xcvr, uint32_t reg_addr, uint32_t reg_val);</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;int32_t <a class="code" href="axi__adxcvr_8h.html#a567620a3ac2be9f36703f39ef3981a7b">adxcvr_read</a>(<span class="keyword">struct</span> <a class="code" href="structadxcvr.html">adxcvr</a> *xcvr, uint32_t reg_addr, uint32_t *reg_val);</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#endif</span></div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="aaxi__adxcvr_8c_html_a508bce6b00ea4fb0e316517b9c6dd0f9"><div class="ttname"><a href="axi__adxcvr_8c.html#a508bce6b00ea4fb0e316517b9c6dd0f9">adxcvr_clk_enable</a></div><div class="ttdeci">int adxcvr_clk_enable(struct adxcvr *xcvr)</div><div class="ttdoc">AXI ADXCVR Clock Enable.</div><div class="ttdef"><b>Definition:</b> axi_adxcvr.c:485</div></div>
<div class="ttc" id="astructxilinx__xcvr_html_a5f26f032d936526f79e33152790c50d8"><div class="ttname"><a href="structxilinx__xcvr.html#a5f26f032d936526f79e33152790c50d8">xilinx_xcvr::speed_grade</a></div><div class="ttdeci">enum axi_fpga_speed_grade speed_grade</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:180</div></div>
<div class="ttc" id="aclk__axi__clkgen_8c_html_ac70bfa573f2e8823fcf6f36b975286e9"><div class="ttname"><a href="clk__axi__clkgen_8c.html#ac70bfa573f2e8823fcf6f36b975286e9">AXI_INFO_FPGA_DEV_PACKAGE</a></div><div class="ttdeci">#define AXI_INFO_FPGA_DEV_PACKAGE(info)</div><div class="ttdef"><b>Definition:</b> clk_axi_clkgen.c:73</div></div>
<div class="ttc" id="aad413x_8c_html_ab5627d8d8b095c198e2523c44ca380ac"><div class="ttname"><a href="ad413x_8c.html#ab5627d8d8b095c198e2523c44ca380ac">timeout</a></div><div class="ttdeci">uint32_t timeout</div><div class="ttdef"><b>Definition:</b> ad413x.c:55</div></div>
<div class="ttc" id="ano__os__alloc_8h_html"><div class="ttname"><a href="no__os__alloc_8h.html">no_os_alloc.h</a></div></div>
<div class="ttc" id="astructadxcvr_html_a3232034e6d375c93135b989ecbd12bfe"><div class="ttname"><a href="structadxcvr.html#a3232034e6d375c93135b989ecbd12bfe">adxcvr::lane_rate_khz</a></div><div class="ttdeci">uint32_t lane_rate_khz</div><div class="ttdef"><b>Definition:</b> altera_adxcvr.h:103</div></div>
<div class="ttc" id="astructadxcvr__init_html_aa32d3b2487a00fb99a77d55140800e4a"><div class="ttname"><a href="structadxcvr__init.html#aa32d3b2487a00fb99a77d55140800e4a">adxcvr_init::export_no_os_clk</a></div><div class="ttdeci">bool export_no_os_clk</div><div class="ttdef"><b>Definition:</b> axi_adxcvr.h:127</div></div>
<div class="ttc" id="aaxi__sysid_8h_html_ae94029aa53705d95c822204cfc084f9b"><div class="ttname"><a href="axi__sysid_8h.html#ae94029aa53705d95c822204cfc084f9b">AXI_PCORE_VER_MAJOR</a></div><div class="ttdeci">#define AXI_PCORE_VER_MAJOR(version)</div><div class="ttdef"><b>Definition:</b> axi_sysid.h:65</div></div>
<div class="ttc" id="axilinx__transceiver_8h_html"><div class="ttname"><a href="xilinx__transceiver_8h.html">xilinx_transceiver.h</a></div><div class="ttdoc">Driver for the Xilinx High-speed transceiver dynamic reconfiguration.</div></div>
<div class="ttc" id="aaxi__adxcvr_8h_html_a7f4f4a12cb87f35ef72ae825f3dcb267"><div class="ttname"><a href="axi__adxcvr_8h.html#a7f4f4a12cb87f35ef72ae825f3dcb267">adxcvr_remove</a></div><div class="ttdeci">int32_t adxcvr_remove(struct adxcvr *xcvr)</div><div class="ttdoc">adxcvr_remove</div><div class="ttdef"><b>Definition:</b> altera_adxcvr.c:495</div></div>
<div class="ttc" id="astructadxcvr_html_a02bbdee99c3b5b340825d37f700aacf0"><div class="ttname"><a href="structadxcvr.html#a02bbdee99c3b5b340825d37f700aacf0">adxcvr::name</a></div><div class="ttdeci">const char * name</div><div class="ttdef"><b>Definition:</b> altera_adxcvr.h:96</div></div>
<div class="ttc" id="axilinx__transceiver_8c_html_ae40f2e3055fb45f601189c7b0f2bb433"><div class="ttname"><a href="xilinx__transceiver_8c.html#ae40f2e3055fb45f601189c7b0f2bb433">xilinx_xcvr_calc_qpll_config</a></div><div class="ttdeci">int xilinx_xcvr_calc_qpll_config(struct xilinx_xcvr *xcvr, uint32_t sys_clk_sel, uint32_t refclk_khz, uint32_t lane_rate_khz, struct xilinx_xcvr_qpll_config *conf, uint32_t *out_div)</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:674</div></div>
<div class="ttc" id="astructadxcvr_html_a643d96fd3f6be002f2774cd6f4a23de3"><div class="ttname"><a href="structadxcvr.html#a643d96fd3f6be002f2774cd6f4a23de3">adxcvr::qpll_enable</a></div><div class="ttdeci">bool qpll_enable</div><div class="ttdef"><b>Definition:</b> axi_adxcvr.h:77</div></div>
<div class="ttc" id="aaxi__adxcvr_8c_html_a6f39186614b9ce887873448798309764"><div class="ttname"><a href="axi__adxcvr_8c.html#a6f39186614b9ce887873448798309764">adxcvr_clk_ops</a></div><div class="ttdeci">const struct no_os_clk_platform_ops adxcvr_clk_ops</div><div class="ttdoc">adxcvr clock ops</div><div class="ttdef"><b>Definition:</b> axi_adxcvr.c:761</div></div>
<div class="ttc" id="astructno__os__clk__init__param_html_acc429f9430b615e5f2d75b977f584f5b"><div class="ttname"><a href="structno__os__clk__init__param.html#acc429f9430b615e5f2d75b977f584f5b">no_os_clk_init_param::platform_ops</a></div><div class="ttdeci">const struct no_os_clk_platform_ops * platform_ops</div><div class="ttdef"><b>Definition:</b> no_os_clk.h:56</div></div>
<div class="ttc" id="aaxi__adxcvr_8h_html_ae6efea7789d43e5765aa9c3f4464efba"><div class="ttname"><a href="axi__adxcvr_8h.html#ae6efea7789d43e5765aa9c3f4464efba">adxcvr_clk_set_rate</a></div><div class="ttdeci">int adxcvr_clk_set_rate(struct adxcvr *xcvr, unsigned long rate, unsigned long parent_rate)</div><div class="ttdoc">AXI ADXCVR Clock Set Rate.</div><div class="ttdef"><b>Definition:</b> axi_adxcvr.c:315</div></div>
<div class="ttc" id="aaxi__adxcvr_8c_html_af6a658580a8c19c4a625c6d5aa890867"><div class="ttname"><a href="axi__adxcvr_8c.html#af6a658580a8c19c4a625c6d5aa890867">adxcvr_status_error</a></div><div class="ttdeci">int32_t adxcvr_status_error(struct adxcvr *xcvr)</div><div class="ttdoc">AXI ADXCVR Status Read.</div><div class="ttdef"><b>Definition:</b> axi_adxcvr.c:439</div></div>
<div class="ttc" id="astructxilinx__xcvr_html_a09381817dce93346307d503ef6a1274e"><div class="ttname"><a href="structxilinx__xcvr.html#a09381817dce93346307d503ef6a1274e">xilinx_xcvr::family</a></div><div class="ttdeci">enum axi_fpga_family family</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:179</div></div>
<div class="ttc" id="aaxi__adxcvr_8c_html_adeca966c61781e363f1e3eb7f00eabb9"><div class="ttname"><a href="axi__adxcvr_8c.html#adeca966c61781e363f1e3eb7f00eabb9">ADXCVR_DRP_PORT_ADDR_COMMON</a></div><div class="ttdeci">#define ADXCVR_DRP_PORT_ADDR_COMMON</div><div class="ttdef"><b>Definition:</b> axi_adxcvr.c:90</div></div>
<div class="ttc" id="astructadxcvr_html"><div class="ttname"><a href="structadxcvr.html">adxcvr</a></div><div class="ttdoc">ADI JESD204B/C AXI_ADXCVR Highspeed Transceiver Device structure.</div><div class="ttdef"><b>Definition:</b> altera_adxcvr.h:95</div></div>
<div class="ttc" id="aaxi__adxcvr_8h_html_aced69997b25476d0e77f8e3f99e40995"><div class="ttname"><a href="axi__adxcvr_8h.html#aced69997b25476d0e77f8e3f99e40995">adxcvr_drp_write</a></div><div class="ttdeci">int adxcvr_drp_write(struct adxcvr *xcvr, unsigned int drp_port, unsigned int reg, unsigned int val)</div><div class="ttdoc">AXI ADXCVR DPR Port Write.</div><div class="ttdef"><b>Definition:</b> axi_adxcvr.c:205</div></div>
<div class="ttc" id="astructadxcvr_html_a4785dbe7c48395140e68facb0f48319e"><div class="ttname"><a href="structadxcvr.html#a4785dbe7c48395140e68facb0f48319e">adxcvr::ref_rate_khz</a></div><div class="ttdeci">uint32_t ref_rate_khz</div><div class="ttdef"><b>Definition:</b> axi_adxcvr.h:87</div></div>
<div class="ttc" id="aaxi__adxcvr_8h_html_a371fa4a4e85151bfec11b825648271e5"><div class="ttname"><a href="axi__adxcvr_8h.html#a371fa4a4e85151bfec11b825648271e5">ADXCVR_PROGDIV_CLK</a></div><div class="ttdeci">#define ADXCVR_PROGDIV_CLK</div><div class="ttdef"><b>Definition:</b> axi_adxcvr.h:63</div></div>
<div class="ttc" id="ano__os__print__log_8h_html_a20fb654fd804a66c9a428c649d17e517"><div class="ttname"><a href="no__os__print__log_8h.html#a20fb654fd804a66c9a428c649d17e517">pr_err</a></div><div class="ttdeci">#define pr_err(fmt, args...)</div><div class="ttdef"><b>Definition:</b> no_os_print_log.h:94</div></div>
<div class="ttc" id="ano__os__delay_8h_html"><div class="ttname"><a href="no__os__delay_8h.html">no_os_delay.h</a></div><div class="ttdoc">Header file of Delay functions.</div></div>
<div class="ttc" id="aaxi__adxcvr_8c_html_a7342d94735d8d03add7a439c3de46862"><div class="ttname"><a href="axi__adxcvr_8c.html#a7342d94735d8d03add7a439c3de46862">ADXCVR_REG_DRP_SEL</a></div><div class="ttdeci">#define ADXCVR_REG_DRP_SEL(x)</div><div class="ttdef"><b>Definition:</b> axi_adxcvr.c:79</div></div>
<div class="ttc" id="aaxi__adxcvr_8c_html_a2b2528df005171f67ee8c94ad4264749"><div class="ttname"><a href="axi__adxcvr_8c.html#a2b2528df005171f67ee8c94ad4264749">ADXCVR_BUFSTATUS_RST</a></div><div class="ttdeci">#define ADXCVR_BUFSTATUS_RST</div><div class="ttdef"><b>Definition:</b> axi_adxcvr.c:61</div></div>
<div class="ttc" id="aaxi__adxcvr_8c_html_a04f5c55deb84f759b3d76fcf207efd1a"><div class="ttname"><a href="axi__adxcvr_8c.html#a04f5c55deb84f759b3d76fcf207efd1a">adxcvr_no_os_clk_set_rate</a></div><div class="ttdeci">int32_t adxcvr_no_os_clk_set_rate(struct no_os_clk_desc *desc, uint64_t rate)</div><div class="ttdef"><b>Definition:</b> axi_adxcvr.c:748</div></div>
<div class="ttc" id="axilinx__transceiver_8h_html_a230be4da00f58b9969990a69f98c32a9ac49ac530c07987187042490770eb4a9a"><div class="ttname"><a href="xilinx__transceiver_8h.html#a230be4da00f58b9969990a69f98c32a9ac49ac530c07987187042490770eb4a9a">XILINX_XCVR_LEGACY_TYPE_S7_GTX2</a></div><div class="ttdeci">@ XILINX_XCVR_LEGACY_TYPE_S7_GTX2</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:87</div></div>
<div class="ttc" id="astructno__os__clk__init__param_html_a926c81bbf949b8be9fcce86426c9cc22"><div class="ttname"><a href="structno__os__clk__init__param.html#a926c81bbf949b8be9fcce86426c9cc22">no_os_clk_init_param::name</a></div><div class="ttdeci">const char * name</div><div class="ttdef"><b>Definition:</b> no_os_clk.h:52</div></div>
<div class="ttc" id="ano__os__print__log_8h_html_a3f2f22f4f9c600f6c3757c8e37572486"><div class="ttname"><a href="no__os__print__log_8h.html#a3f2f22f4f9c600f6c3757c8e37572486">pr_info</a></div><div class="ttdeci">#define pr_info(fmt, args...)</div><div class="ttdef"><b>Definition:</b> no_os_print_log.h:121</div></div>
<div class="ttc" id="astructadxcvr_html_a3764fe81492e63c76ca817a5557974d3"><div class="ttname"><a href="structadxcvr.html#a3764fe81492e63c76ca817a5557974d3">adxcvr::base</a></div><div class="ttdeci">uint32_t base</div><div class="ttdef"><b>Definition:</b> altera_adxcvr.h:97</div></div>
<div class="ttc" id="ano__os__clk_8h_html_a050122058b9079ab21ad3e0f6864b3cb"><div class="ttname"><a href="no__os__clk_8h.html#a050122058b9079ab21ad3e0f6864b3cb">no_os_clk_init</a></div><div class="ttdeci">int32_t no_os_clk_init(struct no_os_clk_desc **desc, const struct no_os_clk_init_param *param)</div></div>
<div class="ttc" id="astructxilinx__xcvr_html_a69aaec2fa735db5ac93fe09b723e95b0"><div class="ttname"><a href="structxilinx__xcvr.html#a69aaec2fa735db5ac93fe09b723e95b0">xilinx_xcvr::type</a></div><div class="ttdeci">enum xilinx_xcvr_type type</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:173</div></div>
<div class="ttc" id="aaxi__adxcvr_8c_html_a149984176c30c12dad5c193f4746fcb5"><div class="ttname"><a href="axi__adxcvr_8c.html#a149984176c30c12dad5c193f4746fcb5">adxcvr_clk_disable</a></div><div class="ttdeci">int adxcvr_clk_disable(struct adxcvr *xcvr)</div><div class="ttdoc">AXI ADXCVR Clock Disable.</div><div class="ttdef"><b>Definition:</b> axi_adxcvr.c:535</div></div>
<div class="ttc" id="astructxilinx__xcvr_html_a78252d313ff70bcf5f9a43746aef2053"><div class="ttname"><a href="structxilinx__xcvr.html#a78252d313ff70bcf5f9a43746aef2053">xilinx_xcvr::ad_xcvr</a></div><div class="ttdeci">struct adxcvr * ad_xcvr</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:176</div></div>
<div class="ttc" id="aaxi__adxcvr_8c_html_a437ae3babeecaf23b830b8bbf15812bb"><div class="ttname"><a href="axi__adxcvr_8c.html#a437ae3babeecaf23b830b8bbf15812bb">ADXCVR_BUFSTATUS_UNDERFLOW</a></div><div class="ttdeci">#define ADXCVR_BUFSTATUS_UNDERFLOW</div><div class="ttdef"><b>Definition:</b> axi_adxcvr.c:65</div></div>
<div class="ttc" id="axilinx__transceiver_8h_html_a95309b8474019633688429a05739911cab21cfaf55f9b19ccd0b32ab29b5d361d"><div class="ttname"><a href="xilinx__transceiver_8h.html#a95309b8474019633688429a05739911cab21cfaf55f9b19ccd0b32ab29b5d361d">XILINX_XCVR_TYPE_US_GTY4</a></div><div class="ttdeci">@ XILINX_XCVR_TYPE_US_GTY4</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:79</div></div>
<div class="ttc" id="ano__os__print__log_8h_html"><div class="ttname"><a href="no__os__print__log_8h.html">no_os_print_log.h</a></div><div class="ttdoc">Print messages helpers.</div></div>
<div class="ttc" id="axilinx__transceiver_8c_html_ab26fbad05695bf5751885eb3b3944257"><div class="ttname"><a href="xilinx__transceiver_8c.html#ab26fbad05695bf5751885eb3b3944257">xilinx_xcvr_calc_cpll_config</a></div><div class="ttdeci">int xilinx_xcvr_calc_cpll_config(struct xilinx_xcvr *xcvr, uint32_t refclk_khz, uint32_t lane_rate_khz, struct xilinx_xcvr_cpll_config *conf, uint32_t *out_div)</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:545</div></div>
<div class="ttc" id="axilinx__transceiver_8h_html_a43ba7573e2a886445166e4f16cab7f86a3a3b231c092709d1e4eb8e685af25a95"><div class="ttname"><a href="xilinx__transceiver_8h.html#a43ba7573e2a886445166e4f16cab7f86a3a3b231c092709d1e4eb8e685af25a95">PM_200</a></div><div class="ttdeci">@ PM_200</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:98</div></div>
<div class="ttc" id="astructxilinx__xcvr_html_a3fd8a9f8462aee9cf8fb9379bc9232a1"><div class="ttname"><a href="structxilinx__xcvr.html#a3fd8a9f8462aee9cf8fb9379bc9232a1">xilinx_xcvr::version</a></div><div class="ttdeci">uint32_t version</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:177</div></div>
<div class="ttc" id="aaxi__adxcvr_8c_html_a6e9179f1e7bbfc99edb9779976c5c28c"><div class="ttname"><a href="axi__adxcvr_8c.html#a6e9179f1e7bbfc99edb9779976c5c28c">ADXCVR_204C</a></div><div class="ttdeci">#define ADXCVR_204C</div><div class="ttdef"><b>Definition:</b> axi_adxcvr.c:77</div></div>
<div class="ttc" id="axilinx__transceiver_8c_html_ac8696906f8592f1a1d669dde3e55c3c4"><div class="ttname"><a href="xilinx__transceiver_8c.html#ac8696906f8592f1a1d669dde3e55c3c4">xilinx_xcvr_configure_cdr</a></div><div class="ttdeci">int xilinx_xcvr_configure_cdr(struct xilinx_xcvr *xcvr, uint32_t drp_port, uint32_t lane_rate, uint32_t out_div, bool lpm_enable)</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:363</div></div>
<div class="ttc" id="ano__os__axi__io_8h_html"><div class="ttname"><a href="no__os__axi__io_8h.html">no_os_axi_io.h</a></div><div class="ttdoc">Header file of AXI IO.</div></div>
<div class="ttc" id="ano__os__alloc_8h_html_a6e1b9f9ee395a428220b77993e09fd4b"><div class="ttname"><a href="no__os__alloc_8h.html#a6e1b9f9ee395a428220b77993e09fd4b">no_os_calloc</a></div><div class="ttdeci">void * no_os_calloc(size_t nitems, size_t size)</div><div class="ttdoc">Allocate memory and return a pointer to it, set memory to 0.</div><div class="ttdef"><b>Definition:</b> chibios_alloc.c:60</div></div>
<div class="ttc" id="astructadxcvr__init_html_ae74f579c9508496e3f89a5d121712713"><div class="ttname"><a href="structadxcvr__init.html#ae74f579c9508496e3f89a5d121712713">adxcvr_init::lpm_enable</a></div><div class="ttdeci">bool lpm_enable</div><div class="ttdef"><b>Definition:</b> axi_adxcvr.h:121</div></div>
<div class="ttc" id="aaxi__adxcvr_8c_html_a828e6f410c15a61510d373ce093f2713"><div class="ttname"><a href="axi__adxcvr_8c.html#a828e6f410c15a61510d373ce093f2713">ADXCVR_OUTCLK_SEL</a></div><div class="ttdeci">#define ADXCVR_OUTCLK_SEL(x)</div><div class="ttdef"><b>Definition:</b> axi_adxcvr.c:72</div></div>
<div class="ttc" id="axilinx__transceiver_8c_html_a4dfe999f8f6bed543f804f3719a369cf"><div class="ttname"><a href="xilinx__transceiver_8c.html#a4dfe999f8f6bed543f804f3719a369cf">xilinx_xcvr_write_prog_div</a></div><div class="ttdeci">int xilinx_xcvr_write_prog_div(struct xilinx_xcvr *xcvr, uint32_t drp_port, int32_t rx_prog_div, int32_t tx_prog_div)</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:1869</div></div>
<div class="ttc" id="astructxilinx__xcvr__drp__ops_html"><div class="ttname"><a href="structxilinx__xcvr__drp__ops.html">xilinx_xcvr_drp_ops</a></div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:191</div></div>
<div class="ttc" id="aaxi__adxcvr_8c_html_a67ef0bb38e4648e42b5cfa3a7991c49c"><div class="ttname"><a href="axi__adxcvr_8c.html#a67ef0bb38e4648e42b5cfa3a7991c49c">adxcvr_init</a></div><div class="ttdeci">int32_t adxcvr_init(struct adxcvr **ad_xcvr, const struct adxcvr_init *init)</div><div class="ttdoc">AXI ADXCVR Device Initialization.</div><div class="ttdef"><b>Definition:</b> axi_adxcvr.c:568</div></div>
<div class="ttc" id="ano__os__clk_8h_html"><div class="ttname"><a href="no__os__clk_8h.html">no_os_clk.h</a></div><div class="ttdoc">Header file of Clock Driver.</div></div>
<div class="ttc" id="aaxi__adxcvr_8h_html_af6a658580a8c19c4a625c6d5aa890867"><div class="ttname"><a href="axi__adxcvr_8h.html#af6a658580a8c19c4a625c6d5aa890867">adxcvr_status_error</a></div><div class="ttdeci">int32_t adxcvr_status_error(struct adxcvr *xcvr)</div><div class="ttdoc">AXI ADXCVR Status Read.</div><div class="ttdef"><b>Definition:</b> axi_adxcvr.c:439</div></div>
<div class="ttc" id="ano__os__delay_8h_html_aa86f6721c09eeef0e8cddf25b4678df8"><div class="ttname"><a href="no__os__delay_8h.html#aa86f6721c09eeef0e8cddf25b4678df8">no_os_mdelay</a></div><div class="ttdeci">void no_os_mdelay(uint32_t msecs)</div><div class="ttdoc">Wait until msecs milliseconds passed.</div><div class="ttdef"><b>Definition:</b> aducm3029_delay.c:132</div></div>
<div class="ttc" id="astructxilinx__xcvr_html_abde300c87a023633f283ccb018c6fa3c"><div class="ttname"><a href="structxilinx__xcvr.html#abde300c87a023633f283ccb018c6fa3c">xilinx_xcvr::refclk_ppm</a></div><div class="ttdeci">enum xilinx_xcvr_refclk_ppm refclk_ppm</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:174</div></div>
<div class="ttc" id="astructxilinx__xcvr_html_aa4619700280980a3bb0ccbf667b78cad"><div class="ttname"><a href="structxilinx__xcvr.html#aa4619700280980a3bb0ccbf667b78cad">xilinx_xcvr::tech</a></div><div class="ttdeci">enum axi_fgpa_technology tech</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:178</div></div>
<div class="ttc" id="aclk__axi__clkgen_8c_html_a989f2f00281a35a69f0082b1cd81889a"><div class="ttname"><a href="clk__axi__clkgen_8c.html#a989f2f00281a35a69f0082b1cd81889a">AXI_REG_FPGA_INFO</a></div><div class="ttdeci">#define AXI_REG_FPGA_INFO</div><div class="ttdef"><b>Definition:</b> clk_axi_clkgen.c:67</div></div>
<div class="ttc" id="aaxi__adxcvr_8h_html"><div class="ttname"><a href="axi__adxcvr_8h.html">axi_adxcvr.h</a></div><div class="ttdoc">Driver for the ADI AXI-ADXCVR Module.</div></div>
<div class="ttc" id="axilinx__transceiver_8c_html_aef135caf3def390eb92092e620cad9ef"><div class="ttname"><a href="xilinx__transceiver_8c.html#aef135caf3def390eb92092e620cad9ef">xilinx_xcvr_qpll_calc_lane_rate</a></div><div class="ttdeci">int xilinx_xcvr_qpll_calc_lane_rate(struct xilinx_xcvr *xcvr, uint32_t refclk_hz, const struct xilinx_xcvr_qpll_config *conf, uint32_t out_div)</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:1476</div></div>
<div class="ttc" id="ano__os__error_8h_html"><div class="ttname"><a href="no__os__error_8h.html">no_os_error.h</a></div><div class="ttdoc">Error codes definition.</div></div>
<div class="ttc" id="aaxi__adxcvr_8c_html_ac4cac1cc45dd9b751a7e7ef5221cd640"><div class="ttname"><a href="axi__adxcvr_8c.html#ac4cac1cc45dd9b751a7e7ef5221cd640">ADXCVR_DRP_CTRL_ADDR</a></div><div class="ttdeci">#define ADXCVR_DRP_CTRL_ADDR(x)</div><div class="ttdef"><b>Definition:</b> axi_adxcvr.c:83</div></div>
<div class="ttc" id="ano__os__print__log_8h_html_a8c240ec1e0a937a8ac9839db0207dc69"><div class="ttname"><a href="no__os__print__log_8h.html#a8c240ec1e0a937a8ac9839db0207dc69">pr_debug</a></div><div class="ttdeci">#define pr_debug(fmt, args...)</div><div class="ttdef"><b>Definition:</b> no_os_print_log.h:135</div></div>
<div class="ttc" id="astructadxcvr_html_ae8dc1310a1f73c76924630dede5af756"><div class="ttname"><a href="structadxcvr.html#ae8dc1310a1f73c76924630dede5af756">adxcvr::sys_clk_sel</a></div><div class="ttdeci">uint32_t sys_clk_sel</div><div class="ttdef"><b>Definition:</b> axi_adxcvr.h:91</div></div>
<div class="ttc" id="astructadxcvr_html_a7a6cd5c2a849663c4e948ae330490b9d"><div class="ttname"><a href="structadxcvr.html#a7a6cd5c2a849663c4e948ae330490b9d">adxcvr::num_lanes</a></div><div class="ttdeci">uint32_t num_lanes</div><div class="ttdef"><b>Definition:</b> axi_adxcvr.h:83</div></div>
<div class="ttc" id="aaxi__adxcvr_8c_html_aaaa24bbac12bca1b92cd01e7e8343f13"><div class="ttname"><a href="axi__adxcvr_8c.html#aaaa24bbac12bca1b92cd01e7e8343f13">ADXCVR_DRP_STATUS_BUSY</a></div><div class="ttdeci">#define ADXCVR_DRP_STATUS_BUSY</div><div class="ttdef"><b>Definition:</b> axi_adxcvr.c:87</div></div>
<div class="ttc" id="axilinx__transceiver_8c_html_a5030d2e39bd1a460fc60f6a73e41f65b"><div class="ttname"><a href="xilinx__transceiver_8c.html#a5030d2e39bd1a460fc60f6a73e41f65b">xilinx_xcvr_read_out_div</a></div><div class="ttdeci">int xilinx_xcvr_read_out_div(struct xilinx_xcvr *xcvr, uint32_t drp_port, uint32_t *rx_out_div, uint32_t *tx_out_div)</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:1566</div></div>
<div class="ttc" id="axilinx__transceiver_8h_html_a230be4da00f58b9969990a69f98c32a9a1317a478469bff685f94d111cd87efc7"><div class="ttname"><a href="xilinx__transceiver_8h.html#a230be4da00f58b9969990a69f98c32a9a1317a478469bff685f94d111cd87efc7">XILINX_XCVR_LEGACY_TYPE_US_GTH3</a></div><div class="ttdeci">@ XILINX_XCVR_LEGACY_TYPE_US_GTH3</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:88</div></div>
<div class="ttc" id="aaxi__adxcvr_8h_html_af2df58c2897d8348a94f9dee27987080"><div class="ttname"><a href="axi__adxcvr_8h.html#af2df58c2897d8348a94f9dee27987080">adxcvr_write</a></div><div class="ttdeci">int32_t adxcvr_write(struct adxcvr *xcvr, uint32_t reg_addr, uint32_t reg_val)</div><div class="ttdoc">adxcvr_write</div><div class="ttdef"><b>Definition:</b> altera_adxcvr.c:88</div></div>
<div class="ttc" id="aaxi__adxcvr_8c_html_a95953cb03a2a6cffae96b78658b1e8f2"><div class="ttname"><a href="axi__adxcvr_8c.html#a95953cb03a2a6cffae96b78658b1e8f2">adxcvr_no_os_clk_disable</a></div><div class="ttdeci">int32_t adxcvr_no_os_clk_disable(struct no_os_clk_desc *desc)</div><div class="ttdef"><b>Definition:</b> axi_adxcvr.c:711</div></div>
<div class="ttc" id="aaxi__adxcvr_8c_html_a7f4f4a12cb87f35ef72ae825f3dcb267"><div class="ttname"><a href="axi__adxcvr_8c.html#a7f4f4a12cb87f35ef72ae825f3dcb267">adxcvr_remove</a></div><div class="ttdeci">int32_t adxcvr_remove(struct adxcvr *xcvr)</div><div class="ttdoc">Free resoulces allocated for AXI_ADXCVR.</div><div class="ttdef"><b>Definition:</b> axi_adxcvr.c:693</div></div>
<div class="ttc" id="aaxi__adxcvr_8c_html_aca5b9d061a0f881e34f1c336bb63e0a7"><div class="ttname"><a href="axi__adxcvr_8c.html#aca5b9d061a0f881e34f1c336bb63e0a7">ADXCVR_REG_DRP_CTRL</a></div><div class="ttdeci">#define ADXCVR_REG_DRP_CTRL(x)</div><div class="ttdef"><b>Definition:</b> axi_adxcvr.c:81</div></div>
<div class="ttc" id="astructno__os__clk__desc_html"><div class="ttname"><a href="structno__os__clk__desc.html">no_os_clk_desc</a></div><div class="ttdoc">Structure holding CLK descriptor.</div><div class="ttdef"><b>Definition:</b> no_os_clk.h:81</div></div>
<div class="ttc" id="aclk__axi__clkgen_8c_html_adcc5f6a654c86a5dd7fe1b3d580fd8d4"><div class="ttname"><a href="clk__axi__clkgen_8c.html#adcc5f6a654c86a5dd7fe1b3d580fd8d4">AXI_REG_VERSION</a></div><div class="ttdeci">#define AXI_REG_VERSION</div><div class="ttdef"><b>Definition:</b> clk_axi_clkgen.c:62</div></div>
<div class="ttc" id="astructxilinx__xcvr_html_ac629f730047707ab93531c81e369a313"><div class="ttname"><a href="structxilinx__xcvr.html#ac629f730047707ab93531c81e369a313">xilinx_xcvr::dev_package</a></div><div class="ttdeci">enum axi_fpga_dev_pack dev_package</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:181</div></div>
<div class="ttc" id="astructadxcvr__init_html"><div class="ttname"><a href="structadxcvr__init.html">adxcvr_init</a></div><div class="ttdef"><b>Definition:</b> altera_adxcvr.h:108</div></div>
<div class="ttc" id="axilinx__transceiver_8c_html_a3c60823c3072f5c2659d11cc46fe5cd9"><div class="ttname"><a href="xilinx__transceiver_8c.html#a3c60823c3072f5c2659d11cc46fe5cd9">xilinx_xcvr_qpll_write_config</a></div><div class="ttdeci">int xilinx_xcvr_qpll_write_config(struct xilinx_xcvr *xcvr, uint32_t sys_clk_sel, uint32_t drp_port, const struct xilinx_xcvr_qpll_config *conf)</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:1448</div></div>
<div class="ttc" id="aaxi__adxcvr_8c_html_abf179bb11aab499301c50d91b8c6a066"><div class="ttname"><a href="axi__adxcvr_8c.html#abf179bb11aab499301c50d91b8c6a066">ADXCVR_DRP_CTRL_WDATA</a></div><div class="ttdeci">#define ADXCVR_DRP_CTRL_WDATA(x)</div><div class="ttdef"><b>Definition:</b> axi_adxcvr.c:84</div></div>
<div class="ttc" id="astructadxcvr__init_html_a257a399cdb506004d6f74b030da84a13"><div class="ttname"><a href="structadxcvr__init.html#a257a399cdb506004d6f74b030da84a13">adxcvr_init::name</a></div><div class="ttdeci">const char * name</div><div class="ttdef"><b>Definition:</b> altera_adxcvr.h:109</div></div>
<div class="ttc" id="aaxi__adxcvr_8h_html_a567620a3ac2be9f36703f39ef3981a7b"><div class="ttname"><a href="axi__adxcvr_8h.html#a567620a3ac2be9f36703f39ef3981a7b">adxcvr_read</a></div><div class="ttdeci">int32_t adxcvr_read(struct adxcvr *xcvr, uint32_t reg_addr, uint32_t *reg_val)</div><div class="ttdoc">adxcvr_read</div><div class="ttdef"><b>Definition:</b> altera_adxcvr.c:100</div></div>
<div class="ttc" id="ano__os__axi__io_8h_html_a9d7b9f79ca6bfc1436eba5c22c8b7058"><div class="ttname"><a href="no__os__axi__io_8h.html#a9d7b9f79ca6bfc1436eba5c22c8b7058">no_os_axi_io_read</a></div><div class="ttdeci">int32_t no_os_axi_io_read(uint32_t base, uint32_t offset, uint32_t *data)</div><div class="ttdoc">AXI IO Altera specific read function.</div><div class="ttdef"><b>Definition:</b> altera_axi_io.c:59</div></div>
<div class="ttc" id="astructno__os__clk__init__param_html_ae341e2afcd64a8e231519ecaaf2e4bde"><div class="ttname"><a href="structno__os__clk__init__param.html#ae341e2afcd64a8e231519ecaaf2e4bde">no_os_clk_init_param::dev_desc</a></div><div class="ttdeci">void * dev_desc</div><div class="ttdef"><b>Definition:</b> no_os_clk.h:58</div></div>
<div class="ttc" id="astructadxcvr__init_html_a5540f503f6b233085a64d593b6fee572"><div class="ttname"><a href="structadxcvr__init.html#a5540f503f6b233085a64d593b6fee572">adxcvr_init::out_clk_sel</a></div><div class="ttdeci">uint32_t out_clk_sel</div><div class="ttdef"><b>Definition:</b> axi_adxcvr.h:119</div></div>
<div class="ttc" id="aaxi__adxcvr_8c_html_a3a7674a46652f3406d4a199e4f119d63"><div class="ttname"><a href="axi__adxcvr_8c.html#a3a7674a46652f3406d4a199e4f119d63">ADXCVR_SYSCLK_SEL</a></div><div class="ttdeci">#define ADXCVR_SYSCLK_SEL(x)</div><div class="ttdef"><b>Definition:</b> axi_adxcvr.c:71</div></div>
<div class="ttc" id="aaxi__adxcvr_8h_html_a67ef0bb38e4648e42b5cfa3a7991c49c"><div class="ttname"><a href="axi__adxcvr_8h.html#a67ef0bb38e4648e42b5cfa3a7991c49c">adxcvr_init</a></div><div class="ttdeci">int32_t adxcvr_init(struct adxcvr **ad_xcvr, const struct adxcvr_init *init)</div><div class="ttdoc">adxcvr_init</div><div class="ttdef"><b>Definition:</b> altera_adxcvr.c:444</div></div>
<div class="ttc" id="astructadxcvr__init_html_ad641319a404fcbb32875f8e3fcfe2105"><div class="ttname"><a href="structadxcvr__init.html#ad641319a404fcbb32875f8e3fcfe2105">adxcvr_init::base</a></div><div class="ttdeci">uint32_t base</div><div class="ttdef"><b>Definition:</b> altera_adxcvr.h:110</div></div>
<div class="ttc" id="aaxi__adxcvr_8h_html_a508bce6b00ea4fb0e316517b9c6dd0f9"><div class="ttname"><a href="axi__adxcvr_8h.html#a508bce6b00ea4fb0e316517b9c6dd0f9">adxcvr_clk_enable</a></div><div class="ttdeci">int adxcvr_clk_enable(struct adxcvr *xcvr)</div><div class="ttdoc">AXI ADXCVR Clock Enable.</div><div class="ttdef"><b>Definition:</b> axi_adxcvr.c:485</div></div>
<div class="ttc" id="astructno__os__clk__init__param_html"><div class="ttname"><a href="structno__os__clk__init__param.html">no_os_clk_init_param</a></div><div class="ttdef"><b>Definition:</b> no_os_clk.h:50</div></div>
<div class="ttc" id="aaxi__adxcvr_8h_html_a8d899f5b5004a4f001e45d725c0469f0"><div class="ttname"><a href="axi__adxcvr_8h.html#a8d899f5b5004a4f001e45d725c0469f0">adxcvr_drp_read</a></div><div class="ttdeci">int adxcvr_drp_read(struct adxcvr *xcvr, unsigned int drp_port, unsigned int reg, unsigned int *val)</div><div class="ttdoc">AXI ADXCVR DPR Port Read.</div><div class="ttdef"><b>Definition:</b> axi_adxcvr.c:170</div></div>
<div class="ttc" id="aaxi__adxcvr_8c_html_a2c559c4f93068e940cf780481be1d147"><div class="ttname"><a href="axi__adxcvr_8c.html#a2c559c4f93068e940cf780481be1d147">ADXCVR_DRP_PORT_ADDR_CHANNEL</a></div><div class="ttdeci">#define ADXCVR_DRP_PORT_ADDR_CHANNEL</div><div class="ttdef"><b>Definition:</b> axi_adxcvr.c:91</div></div>
<div class="ttc" id="aaxi__adxcvr_8c_html_a32cf9657d258ef0794e9c9e5c2d9337c"><div class="ttname"><a href="axi__adxcvr_8c.html#a32cf9657d258ef0794e9c9e5c2d9337c">adxcvr_no_os_clk_enable</a></div><div class="ttdeci">int32_t adxcvr_no_os_clk_enable(struct no_os_clk_desc *desc)</div><div class="ttdef"><b>Definition:</b> axi_adxcvr.c:701</div></div>
<div class="ttc" id="astructxilinx__xcvr_html_a376e061675feb98daea81803cf11f45b"><div class="ttname"><a href="structxilinx__xcvr.html#a376e061675feb98daea81803cf11f45b">xilinx_xcvr::encoding</a></div><div class="ttdeci">uint32_t encoding</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:175</div></div>
<div class="ttc" id="aclk__axi__clkgen_8c_html_a73e227487a3028b121024ddc60a6e64a"><div class="ttname"><a href="clk__axi__clkgen_8c.html#a73e227487a3028b121024ddc60a6e64a">AXI_REG_FPGA_VOLTAGE</a></div><div class="ttdeci">#define AXI_REG_FPGA_VOLTAGE</div><div class="ttdef"><b>Definition:</b> clk_axi_clkgen.c:68</div></div>
<div class="ttc" id="aaxi__adxcvr_8c_html_a4019d6716932669cbaecb8c834f1143a"><div class="ttname"><a href="axi__adxcvr_8c.html#a4019d6716932669cbaecb8c834f1143a">ADXCVR_REG_CONTROL</a></div><div class="ttdeci">#define ADXCVR_REG_CONTROL</div><div class="ttdef"><b>Definition:</b> axi_adxcvr.c:68</div></div>
<div class="ttc" id="astructadxcvr_html_acddfe09bea9d83363985b07b328fb9ad"><div class="ttname"><a href="structadxcvr.html#acddfe09bea9d83363985b07b328fb9ad">adxcvr::xlx_xcvr</a></div><div class="ttdeci">struct xilinx_xcvr xlx_xcvr</div><div class="ttdef"><b>Definition:</b> axi_adxcvr.h:97</div></div>
<div class="ttc" id="aaxi__adxcvr_8c_html_aeaff1b6a3123dbd9513e4b9107f14535"><div class="ttname"><a href="axi__adxcvr_8c.html#aeaff1b6a3123dbd9513e4b9107f14535">ADXCVR_REG_SYNTH</a></div><div class="ttdeci">#define ADXCVR_REG_SYNTH</div><div class="ttdef"><b>Definition:</b> axi_adxcvr.c:74</div></div>
<div class="ttc" id="astructxilinx__xcvr__drp__ops_html_a0e0876db397d53b03d6f8eb44d181a77"><div class="ttname"><a href="structxilinx__xcvr__drp__ops.html#a0e0876db397d53b03d6f8eb44d181a77">xilinx_xcvr_drp_ops::read</a></div><div class="ttdeci">int(* read)(struct adxcvr *xcvr, unsigned int drp_port, unsigned int reg, unsigned int *val)</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:194</div></div>
<div class="ttc" id="aaxi__adxcvr_8h_html_a149984176c30c12dad5c193f4746fcb5"><div class="ttname"><a href="axi__adxcvr_8h.html#a149984176c30c12dad5c193f4746fcb5">adxcvr_clk_disable</a></div><div class="ttdeci">int adxcvr_clk_disable(struct adxcvr *xcvr)</div><div class="ttdoc">AXI ADXCVR Clock Disable.</div><div class="ttdef"><b>Definition:</b> axi_adxcvr.c:535</div></div>
<div class="ttc" id="aaxi__adxcvr_8c_html_a7254cbaed6b21bb3594e3b3ab0614a5c"><div class="ttname"><a href="axi__adxcvr_8c.html#a7254cbaed6b21bb3594e3b3ab0614a5c">ADXCVR_REG_RESETN</a></div><div class="ttdeci">#define ADXCVR_REG_RESETN</div><div class="ttdef"><b>Definition:</b> axi_adxcvr.c:59</div></div>
<div class="ttc" id="axilinx__transceiver_8h_html_ae1546774360274c97072664b90a5f4a9"><div class="ttname"><a href="xilinx__transceiver_8h.html#ae1546774360274c97072664b90a5f4a9">ENC_66B64B</a></div><div class="ttdeci">#define ENC_66B64B</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:274</div></div>
<div class="ttc" id="axilinx__transceiver_8h_html_a95309b8474019633688429a05739911ca6fc645ad3c88f60fd4921c3880eeaf1e"><div class="ttname"><a href="xilinx__transceiver_8h.html#a95309b8474019633688429a05739911ca6fc645ad3c88f60fd4921c3880eeaf1e">XILINX_XCVR_TYPE_US_GTH3</a></div><div class="ttdeci">@ XILINX_XCVR_TYPE_US_GTH3</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:77</div></div>
<div class="ttc" id="axilinx__transceiver_8c_html_ac7f36c8ef83fdae0b5278ba0297d6f90"><div class="ttname"><a href="xilinx__transceiver_8c.html#ac7f36c8ef83fdae0b5278ba0297d6f90">xilinx_xcvr_qpll_read_config</a></div><div class="ttdeci">int xilinx_xcvr_qpll_read_config(struct xilinx_xcvr *xcvr, uint32_t drp_port, uint32_t sys_clk_sel, struct xilinx_xcvr_qpll_config *conf)</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:1266</div></div>
<div class="ttc" id="astructadxcvr__init_html_a967e0534f81a78cc57ae6e91135a2132"><div class="ttname"><a href="structadxcvr__init.html#a967e0534f81a78cc57ae6e91135a2132">adxcvr_init::ref_rate_khz</a></div><div class="ttdeci">uint32_t ref_rate_khz</div><div class="ttdef"><b>Definition:</b> axi_adxcvr.h:125</div></div>
<div class="ttc" id="astructxilinx__xcvr__cpll__config_html"><div class="ttname"><a href="structxilinx__xcvr__cpll__config.html">xilinx_xcvr_cpll_config</a></div><div class="ttdoc">Structure holding CPLL configuration.</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:255</div></div>
<div class="ttc" id="axilinx__transceiver_8c_html_a22eb29ee4aa66d7e868746472208a287"><div class="ttname"><a href="xilinx__transceiver_8c.html#a22eb29ee4aa66d7e868746472208a287">xilinx_xcvr_write_rx_clk25_div</a></div><div class="ttdeci">int xilinx_xcvr_write_rx_clk25_div(struct xilinx_xcvr *xcvr, uint32_t drp_port, uint32_t div)</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:2019</div></div>
<div class="ttc" id="astructadxcvr__init_html_a177accfcbd54a74c09f6ff2f1389f0bc"><div class="ttname"><a href="structadxcvr__init.html#a177accfcbd54a74c09f6ff2f1389f0bc">adxcvr_init::lane_rate_khz</a></div><div class="ttdeci">uint32_t lane_rate_khz</div><div class="ttdef"><b>Definition:</b> altera_adxcvr.h:113</div></div>
<div class="ttc" id="axilinx__transceiver_8c_html_a1a09e5e79892d50615df84ca48581560"><div class="ttname"><a href="xilinx__transceiver_8c.html#a1a09e5e79892d50615df84ca48581560">xilinx_xcvr_write_out_div</a></div><div class="ttdeci">int xilinx_xcvr_write_out_div(struct xilinx_xcvr *xcvr, uint32_t drp_port, int32_t rx_out_div, int32_t tx_out_div)</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:1679</div></div>
<div class="ttc" id="aaxi__adxcvr_8c_html_a567620a3ac2be9f36703f39ef3981a7b"><div class="ttname"><a href="axi__adxcvr_8c.html#a567620a3ac2be9f36703f39ef3981a7b">adxcvr_read</a></div><div class="ttdeci">int32_t adxcvr_read(struct adxcvr *xcvr, uint32_t reg_addr, uint32_t *reg_val)</div><div class="ttdoc">AXI ADXCVR Read.</div><div class="ttdef"><b>Definition:</b> axi_adxcvr.c:128</div></div>
<div class="ttc" id="ano__os__alloc_8h_html_a77a0bbe66f9f737c8880e9bb6aa26dde"><div class="ttname"><a href="no__os__alloc_8h.html#a77a0bbe66f9f737c8880e9bb6aa26dde">no_os_free</a></div><div class="ttdeci">void no_os_free(void *ptr)</div><div class="ttdoc">Deallocate memory previously allocated by a call to no_os_calloc or no_os_malloc.</div><div class="ttdef"><b>Definition:</b> chibios_alloc.c:75</div></div>
<div class="ttc" id="aaxi__adxcvr_8h_html_afcf5c78c13bf92eb4f05378ef6353342"><div class="ttname"><a href="axi__adxcvr_8h.html#afcf5c78c13bf92eb4f05378ef6353342">ADXCVR_SYS_CLK_CPLL</a></div><div class="ttdeci">#define ADXCVR_SYS_CLK_CPLL</div><div class="ttdef"><b>Definition:</b> axi_adxcvr.h:54</div></div>
<div class="ttc" id="aaxi__adxcvr_8c_html_ae6efea7789d43e5765aa9c3f4464efba"><div class="ttname"><a href="axi__adxcvr_8c.html#ae6efea7789d43e5765aa9c3f4464efba">adxcvr_clk_set_rate</a></div><div class="ttdeci">int adxcvr_clk_set_rate(struct adxcvr *xcvr, unsigned long rate, unsigned long parent_rate)</div><div class="ttdoc">AXI ADXCVR Clock Set Rate.</div><div class="ttdef"><b>Definition:</b> axi_adxcvr.c:315</div></div>
<div class="ttc" id="astructxilinx__xcvr_html_aea45de3d0efe52a9bee20a7608d5d626"><div class="ttname"><a href="structxilinx__xcvr.html#aea45de3d0efe52a9bee20a7608d5d626">xilinx_xcvr::voltage</a></div><div class="ttdeci">uint32_t voltage</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:182</div></div>
<div class="ttc" id="astructno__os__clk__platform__ops_html"><div class="ttname"><a href="structno__os__clk__platform__ops.html">no_os_clk_platform_ops</a></div><div class="ttdoc">Structure holding CLK function pointers that point to the platform specific function.</div><div class="ttdef"><b>Definition:</b> no_os_clk.h:97</div></div>
<div class="ttc" id="astructno__os__clk__platform__ops_html_ae5b97f6923a765e67cf343c10f1a240a"><div class="ttname"><a href="structno__os__clk__platform__ops.html#ae5b97f6923a765e67cf343c10f1a240a">no_os_clk_platform_ops::init</a></div><div class="ttdeci">int(* init)(struct no_os_clk_desc **, const struct no_os_clk_init_param *)</div><div class="ttdef"><b>Definition:</b> no_os_clk.h:99</div></div>
<div class="ttc" id="axilinx__transceiver_8c_html_a73116345fd630fbd28de51c8813ac664"><div class="ttname"><a href="xilinx__transceiver_8c.html#a73116345fd630fbd28de51c8813ac664">xilinx_xcvr_cpll_calc_lane_rate</a></div><div class="ttdeci">int xilinx_xcvr_cpll_calc_lane_rate(struct xilinx_xcvr *xcvr, uint32_t refclk_hz, const struct xilinx_xcvr_cpll_config *conf, uint32_t out_div)</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:1102</div></div>
<div class="ttc" id="aaxi__adxcvr_8c_html_a667625a045b21528513dab91e1dd6dd1"><div class="ttname"><a href="axi__adxcvr_8c.html#a667625a045b21528513dab91e1dd6dd1">ADXCVR_STATUS</a></div><div class="ttdeci">#define ADXCVR_STATUS</div><div class="ttdef"><b>Definition:</b> axi_adxcvr.c:64</div></div>
<div class="ttc" id="axilinx__transceiver_8c_html_a4233a21407eb085a8b98e19dcb3e7756"><div class="ttname"><a href="xilinx__transceiver_8c.html#a4233a21407eb085a8b98e19dcb3e7756">xilinx_xcvr_write_prog_div_rate</a></div><div class="ttdeci">int xilinx_xcvr_write_prog_div_rate(struct xilinx_xcvr *xcvr, uint32_t drp_port, int32_t rx_rate, int32_t tx_rate)</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:1948</div></div>
<div class="ttc" id="ano__os__delay_8h_html_a057492191394b226f4731ef8a76a50a7"><div class="ttname"><a href="no__os__delay_8h.html#a057492191394b226f4731ef8a76a50a7">no_os_udelay</a></div><div class="ttdeci">void no_os_udelay(uint32_t usecs)</div><div class="ttdoc">Wait until usecs microseconds passed.</div><div class="ttdef"><b>Definition:</b> aducm3029_delay.c:120</div></div>
<div class="ttc" id="aaxi__adxcvr_8c_html_a8d899f5b5004a4f001e45d725c0469f0"><div class="ttname"><a href="axi__adxcvr_8c.html#a8d899f5b5004a4f001e45d725c0469f0">adxcvr_drp_read</a></div><div class="ttdeci">int adxcvr_drp_read(struct adxcvr *xcvr, unsigned int drp_port, unsigned int reg, unsigned int *val)</div><div class="ttdoc">AXI ADXCVR DPR Port Read.</div><div class="ttdef"><b>Definition:</b> axi_adxcvr.c:170</div></div>
<div class="ttc" id="awrapper_8h_html_a070d2ce7b6bb7e5c05602aa8c308d0c4"><div class="ttname"><a href="wrapper_8h.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a></div><div class="ttdeci">#define NULL</div><div class="ttdef"><b>Definition:</b> wrapper.h:64</div></div>
<div class="ttc" id="aaxi__adxcvr_8c_html_a43c01dd3e782dbdf3d48330a342ce680"><div class="ttname"><a href="axi__adxcvr_8c.html#a43c01dd3e782dbdf3d48330a342ce680">ADXCVR_LINK_MODE</a></div><div class="ttdeci">#define ADXCVR_LINK_MODE(x)</div><div class="ttdef"><b>Definition:</b> axi_adxcvr.c:75</div></div>
<div class="ttc" id="astructadxcvr_html_a47ffda5809c932f3d58d669118be5dbd"><div class="ttname"><a href="structadxcvr.html#a47ffda5809c932f3d58d669118be5dbd">adxcvr::out_clk_sel</a></div><div class="ttdeci">uint32_t out_clk_sel</div><div class="ttdef"><b>Definition:</b> axi_adxcvr.h:95</div></div>
<div class="ttc" id="astructxilinx__xcvr_html"><div class="ttname"><a href="structxilinx__xcvr.html">xilinx_xcvr</a></div><div class="ttdoc">xilinx_xcvr parameters structure.</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:172</div></div>
<div class="ttc" id="aaxi__adxcvr_8c_html_a42f1971023fb8e5169f9d8e2c1e923f1"><div class="ttname"><a href="axi__adxcvr_8c.html#a42f1971023fb8e5169f9d8e2c1e923f1">ADXCVR_REG_STATUS</a></div><div class="ttdeci">#define ADXCVR_REG_STATUS</div><div class="ttdef"><b>Definition:</b> axi_adxcvr.c:63</div></div>
<div class="ttc" id="astructno__os__clk__desc_html_a879dc04b9b6d4eb7cf493839ddff00b2"><div class="ttname"><a href="structno__os__clk__desc.html#a879dc04b9b6d4eb7cf493839ddff00b2">no_os_clk_desc::dev_desc</a></div><div class="ttdeci">void * dev_desc</div><div class="ttdef"><b>Definition:</b> no_os_clk.h:89</div></div>
<div class="ttc" id="aaxi__adxcvr_8c_html_ac0973ec7688e6869e846bd972585317f"><div class="ttname"><a href="axi__adxcvr_8c.html#ac0973ec7688e6869e846bd972585317f">adxcvr_no_os_clk_recalc_rate</a></div><div class="ttdeci">int32_t adxcvr_no_os_clk_recalc_rate(struct no_os_clk_desc *desc, uint64_t *rate)</div><div class="ttdef"><b>Definition:</b> axi_adxcvr.c:721</div></div>
<div class="ttc" id="aaxi__adxcvr_8c_html_adbff927c9dff8c8ee6ea81e2f3d3accf"><div class="ttname"><a href="axi__adxcvr_8c.html#adbff927c9dff8c8ee6ea81e2f3d3accf">ADXCVR_BUFSTATUS_OVERFLOW</a></div><div class="ttdeci">#define ADXCVR_BUFSTATUS_OVERFLOW</div><div class="ttdef"><b>Definition:</b> axi_adxcvr.c:66</div></div>
<div class="ttc" id="astructno__os__clk__platform__ops_html_a06ad2dfbc4c6ca37c90a2f6dea7fc4fe"><div class="ttname"><a href="structno__os__clk__platform__ops.html#a06ad2dfbc4c6ca37c90a2f6dea7fc4fe">no_os_clk_platform_ops::clk_enable</a></div><div class="ttdeci">int(* clk_enable)(struct no_os_clk_desc *)</div><div class="ttdef"><b>Definition:</b> no_os_clk.h:101</div></div>
<div class="ttc" id="axilinx__transceiver_8c_html_a56710788c7a0273417da36bfc617e947"><div class="ttname"><a href="xilinx__transceiver_8c.html#a56710788c7a0273417da36bfc617e947">xilinx_xcvr_configure_lpm_dfe_mode</a></div><div class="ttdeci">int xilinx_xcvr_configure_lpm_dfe_mode(struct xilinx_xcvr *xcvr, uint32_t drp_port, bool lpm)</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:390</div></div>
<div class="ttc" id="aaxi__adxcvr_8c_html_a668e40c5bb0132d4a0341218eedb9903"><div class="ttname"><a href="axi__adxcvr_8c.html#a668e40c5bb0132d4a0341218eedb9903">ADXCVR_DRP_PORT_COMMON</a></div><div class="ttdeci">#define ADXCVR_DRP_PORT_COMMON(x)</div><div class="ttdef"><b>Definition:</b> axi_adxcvr.c:93</div></div>
<div class="ttc" id="ano__os__axi__io_8h_html_abc659fe8bbdbb93d7f76886a95e0bd89"><div class="ttname"><a href="no__os__axi__io_8h.html#abc659fe8bbdbb93d7f76886a95e0bd89">no_os_axi_io_write</a></div><div class="ttdeci">int32_t no_os_axi_io_write(uint32_t base, uint32_t offset, uint32_t data)</div><div class="ttdoc">AXI IO Altera specific write function.</div><div class="ttdef"><b>Definition:</b> altera_axi_io.c:73</div></div>
<div class="ttc" id="astructxilinx__xcvr__qpll__config_html"><div class="ttname"><a href="structxilinx__xcvr__qpll__config.html">xilinx_xcvr_qpll_config</a></div><div class="ttdoc">Structure holding QPLL configuration.</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:265</div></div>
<div class="ttc" id="aaxi__adxcvr_8c_html_ab322444185f9155bb26be7d1c84f1714"><div class="ttname"><a href="axi__adxcvr_8c.html#ab322444185f9155bb26be7d1c84f1714">ADXCVR_REG_DRP_STATUS</a></div><div class="ttdeci">#define ADXCVR_REG_DRP_STATUS(x)</div><div class="ttdef"><b>Definition:</b> axi_adxcvr.c:86</div></div>
<div class="ttc" id="aclk__axi__clkgen_8c_html_aad43b30917fce3df6e66e58837a5e04d"><div class="ttname"><a href="clk__axi__clkgen_8c.html#aad43b30917fce3df6e66e58837a5e04d">AXI_INFO_FPGA_TECH</a></div><div class="ttdeci">#define AXI_INFO_FPGA_TECH(info)</div><div class="ttdef"><b>Definition:</b> clk_axi_clkgen.c:70</div></div>
<div class="ttc" id="astructadxcvr__init_html_a43a0a7f49b4ea48693b75e70dca4b5c8"><div class="ttname"><a href="structadxcvr__init.html#a43a0a7f49b4ea48693b75e70dca4b5c8">adxcvr_init::sys_clk_sel</a></div><div class="ttdeci">uint32_t sys_clk_sel</div><div class="ttdef"><b>Definition:</b> axi_adxcvr.h:115</div></div>
<div class="ttc" id="aaxi__adxcvr_8c_html_a346746ba49113aeb7cb32aa92909cb27"><div class="ttname"><a href="axi__adxcvr_8c.html#a346746ba49113aeb7cb32aa92909cb27">adxcvr_no_os_clk_round_rate</a></div><div class="ttdeci">int32_t adxcvr_no_os_clk_round_rate(struct no_os_clk_desc *desc, uint64_t rate, uint64_t *rounded_rate)</div><div class="ttdef"><b>Definition:</b> axi_adxcvr.c:734</div></div>
<div class="ttc" id="astructclk__ops_html_aede92ff54e11e4d8d5a76f743e3ff307"><div class="ttname"><a href="structclk__ops.html#aede92ff54e11e4d8d5a76f743e3ff307">clk_ops::recalc_rate</a></div><div class="ttdeci">unsigned long(* recalc_rate)(struct adxcvr *xcvr, unsigned long parent_rate)</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:241</div></div>
<div class="ttc" id="astructadxcvr_html_a8cf83a2c1697f6461bd9aebb5a61e557"><div class="ttname"><a href="structadxcvr.html#a8cf83a2c1697f6461bd9aebb5a61e557">adxcvr::tx_enable</a></div><div class="ttdeci">bool tx_enable</div><div class="ttdef"><b>Definition:</b> axi_adxcvr.h:79</div></div>
<div class="ttc" id="astructadxcvr_html_ae96b42adb5108e219939c457001311f7"><div class="ttname"><a href="structadxcvr.html#ae96b42adb5108e219939c457001311f7">adxcvr::clk_out</a></div><div class="ttdeci">struct no_os_clk_desc * clk_out</div><div class="ttdef"><b>Definition:</b> axi_adxcvr.h:99</div></div>
<div class="ttc" id="astructclk__ops_html"><div class="ttname"><a href="structclk__ops.html">clk_ops</a></div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:238</div></div>
<div class="ttc" id="aaxi__adxcvr_8c_html_af2df58c2897d8348a94f9dee27987080"><div class="ttname"><a href="axi__adxcvr_8c.html#af2df58c2897d8348a94f9dee27987080">adxcvr_write</a></div><div class="ttdeci">int32_t adxcvr_write(struct adxcvr *xcvr, uint32_t reg_addr, uint32_t reg_val)</div><div class="ttdoc">AXI ADXCVR Write.</div><div class="ttdef"><b>Definition:</b> axi_adxcvr.c:112</div></div>
<div class="ttc" id="aaxi__adxcvr_8c_html_abe91f1811adeb250edb925d86853ba54"><div class="ttname"><a href="axi__adxcvr_8c.html#abe91f1811adeb250edb925d86853ba54">ADXCVR_DRP_STATUS_RDATA</a></div><div class="ttdeci">#define ADXCVR_DRP_STATUS_RDATA(x)</div><div class="ttdef"><b>Definition:</b> axi_adxcvr.c:88</div></div>
<div class="ttc" id="ano__os__util_8h_html"><div class="ttname"><a href="no__os__util_8h.html">no_os_util.h</a></div><div class="ttdoc">Header file of utility functions.</div></div>
<div class="ttc" id="axilinx__transceiver_8h_html_a230be4da00f58b9969990a69f98c32a9aaaf9e1f1ba7bd1623c8dc857d62f698f"><div class="ttname"><a href="xilinx__transceiver_8h.html#a230be4da00f58b9969990a69f98c32a9aaaf9e1f1ba7bd1623c8dc857d62f698f">XILINX_XCVR_LEGACY_TYPE_US_GTY4</a></div><div class="ttdeci">@ XILINX_XCVR_LEGACY_TYPE_US_GTY4</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:90</div></div>
<div class="ttc" id="aaxi__adxcvr_8c_html_a1c4673e85efd63e11006c05f5ca53ecd"><div class="ttname"><a href="axi__adxcvr_8c.html#a1c4673e85efd63e11006c05f5ca53ecd">adxcvr_drp_wait_idle</a></div><div class="ttdeci">int32_t adxcvr_drp_wait_idle(struct adxcvr *xcvr, uint32_t drp_addr)</div><div class="ttdoc">Read AXI ADXCVR DRP status.</div><div class="ttdef"><b>Definition:</b> axi_adxcvr.c:143</div></div>
<div class="ttc" id="aaxi__adxcvr_8c_html_a59d5b60ff4202f5298e6fca6d4afbe06"><div class="ttname"><a href="axi__adxcvr_8c.html#a59d5b60ff4202f5298e6fca6d4afbe06">ADI_AXI_PCORE_VER</a></div><div class="ttdeci">#define ADI_AXI_PCORE_VER(major, minor, patch)</div><div class="ttdef"><b>Definition:</b> axi_adxcvr.c:98</div></div>
<div class="ttc" id="aaxi__adxcvr_8c_html_ae3375fff600e1dfaa4a918f5d8747361"><div class="ttname"><a href="axi__adxcvr_8c.html#ae3375fff600e1dfaa4a918f5d8747361">ADXCVR_DRP_PORT_CHANNEL</a></div><div class="ttdeci">#define ADXCVR_DRP_PORT_CHANNEL(x)</div><div class="ttdef"><b>Definition:</b> axi_adxcvr.c:94</div></div>
<div class="ttc" id="axilinx__transceiver_8h_html_a95309b8474019633688429a05739911cac51601b300141c872235794ea5879b41"><div class="ttname"><a href="xilinx__transceiver_8h.html#a95309b8474019633688429a05739911cac51601b300141c872235794ea5879b41">XILINX_XCVR_TYPE_US_GTH4</a></div><div class="ttdeci">@ XILINX_XCVR_TYPE_US_GTH4</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:78</div></div>
<div class="ttc" id="astructadxcvr_html_a188bbe5d06fbcfdf38ca950fed3c8c10"><div class="ttname"><a href="structadxcvr.html#a188bbe5d06fbcfdf38ca950fed3c8c10">adxcvr::cpll_enable</a></div><div class="ttdeci">bool cpll_enable</div><div class="ttdef"><b>Definition:</b> axi_adxcvr.h:75</div></div>
<div class="ttc" id="axilinx__transceiver_8h_html_a230be4da00f58b9969990a69f98c32a9a03e43c80e04dbc02b6bf951a83689f3c"><div class="ttname"><a href="xilinx__transceiver_8h.html#a230be4da00f58b9969990a69f98c32a9a03e43c80e04dbc02b6bf951a83689f3c">XILINX_XCVR_LEGACY_TYPE_US_GTH4</a></div><div class="ttdeci">@ XILINX_XCVR_LEGACY_TYPE_US_GTH4</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:89</div></div>
<div class="ttc" id="axilinx__transceiver_8c_html_a63f1a76decbe4996b80d57fd1f3cfb88"><div class="ttname"><a href="xilinx__transceiver_8c.html#a63f1a76decbe4996b80d57fd1f3cfb88">xilinx_xcvr_write_tx_clk25_div</a></div><div class="ttdeci">int xilinx_xcvr_write_tx_clk25_div(struct xilinx_xcvr *xcvr, uint32_t drp_port, uint32_t div)</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:2061</div></div>
<div class="ttc" id="aaxi__adxcvr_8c_html_a6c247e46d93f57bb1ac1ddcbc1cd2bce"><div class="ttname"><a href="axi__adxcvr_8c.html#a6c247e46d93f57bb1ac1ddcbc1cd2bce">ADXCVR_LPM_DFE_N</a></div><div class="ttdeci">#define ADXCVR_LPM_DFE_N</div><div class="ttdef"><b>Definition:</b> axi_adxcvr.c:69</div></div>
<div class="ttc" id="aaxi__adxcvr_8c_html_aced69997b25476d0e77f8e3f99e40995"><div class="ttname"><a href="axi__adxcvr_8c.html#aced69997b25476d0e77f8e3f99e40995">adxcvr_drp_write</a></div><div class="ttdeci">int adxcvr_drp_write(struct adxcvr *xcvr, unsigned int drp_port, unsigned int reg, unsigned int val)</div><div class="ttdoc">AXI ADXCVR DPR Port Write.</div><div class="ttdef"><b>Definition:</b> axi_adxcvr.c:205</div></div>
<div class="ttc" id="axilinx__transceiver_8h_html_ac69cd27ece6fe8c26318d027e3d5cb8f"><div class="ttname"><a href="xilinx__transceiver_8h.html#ac69cd27ece6fe8c26318d027e3d5cb8f">ENC_8B10B</a></div><div class="ttdeci">#define ENC_8B10B</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:273</div></div>
<div class="ttc" id="aaxi__adxcvr_8h_html_a6f39186614b9ce887873448798309764"><div class="ttname"><a href="axi__adxcvr_8h.html#a6f39186614b9ce887873448798309764">adxcvr_clk_ops</a></div><div class="ttdeci">const struct no_os_clk_platform_ops adxcvr_clk_ops</div><div class="ttdoc">adxcvr clock ops</div><div class="ttdef"><b>Definition:</b> axi_adxcvr.c:761</div></div>
<div class="ttc" id="aclk__axi__clkgen_8c_html_afa4e78d84b3c3d6609246dc2b2e29f53"><div class="ttname"><a href="clk__axi__clkgen_8c.html#afa4e78d84b3c3d6609246dc2b2e29f53">AXI_INFO_FPGA_FAMILY</a></div><div class="ttdeci">#define AXI_INFO_FPGA_FAMILY(info)</div><div class="ttdef"><b>Definition:</b> clk_axi_clkgen.c:71</div></div>
<div class="ttc" id="axilinx__transceiver_8c_html_a5c43d7789e0817ec1ca3c358603a192f"><div class="ttname"><a href="xilinx__transceiver_8c.html#a5c43d7789e0817ec1ca3c358603a192f">xilinx_xcvr_cpll_write_config</a></div><div class="ttdeci">int xilinx_xcvr_cpll_write_config(struct xilinx_xcvr *xcvr, uint32_t drp_port, const struct xilinx_xcvr_cpll_config *conf)</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:1076</div></div>
<div class="ttc" id="ano__os__util_8h_html_a55944b9815dee82190d5d9285a2836f1"><div class="ttname"><a href="no__os__util_8h.html#a55944b9815dee82190d5d9285a2836f1">NO_OS_DIV_ROUND_CLOSEST</a></div><div class="ttdeci">#define NO_OS_DIV_ROUND_CLOSEST(x, y)</div><div class="ttdef"><b>Definition:</b> no_os_util.h:58</div></div>
<div class="ttc" id="aclk__axi__clkgen_8c_html_abc2af438940b59ecf45110e78d0fad0b"><div class="ttname"><a href="clk__axi__clkgen_8c.html#abc2af438940b59ecf45110e78d0fad0b">AXI_INFO_FPGA_VOLTAGE</a></div><div class="ttdeci">#define AXI_INFO_FPGA_VOLTAGE(val)</div><div class="ttdef"><b>Definition:</b> clk_axi_clkgen.c:74</div></div>
<div class="ttc" id="axilinx__transceiver_8c_html_a2d4565a1795a2575f5edb957e13dcd2c"><div class="ttname"><a href="xilinx__transceiver_8c.html#a2d4565a1795a2575f5edb957e13dcd2c">xilinx_xcvr_cpll_read_config</a></div><div class="ttdeci">int xilinx_xcvr_cpll_read_config(struct xilinx_xcvr *xcvr, uint32_t drp_port, struct xilinx_xcvr_cpll_config *conf)</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.c:921</div></div>
<div class="ttc" id="aclk__axi__clkgen_8c_html_a5bd184041bc9dcf6882af985883fa698"><div class="ttname"><a href="clk__axi__clkgen_8c.html#a5bd184041bc9dcf6882af985883fa698">AXI_INFO_FPGA_SPEED_GRADE</a></div><div class="ttdeci">#define AXI_INFO_FPGA_SPEED_GRADE(info)</div><div class="ttdef"><b>Definition:</b> clk_axi_clkgen.c:72</div></div>
<div class="ttc" id="astructadxcvr_html_af4e162b5928b222e1c33dca9d4141baf"><div class="ttname"><a href="structadxcvr.html#af4e162b5928b222e1c33dca9d4141baf">adxcvr::lpm_enable</a></div><div class="ttdeci">bool lpm_enable</div><div class="ttdef"><b>Definition:</b> axi_adxcvr.h:81</div></div>
<div class="ttc" id="aaxi__adxcvr_8c_html_a1a83443536c6b6ef2c13c6cd97c39d6b"><div class="ttname"><a href="axi__adxcvr_8c.html#a1a83443536c6b6ef2c13c6cd97c39d6b">ADXCVR_RESETN</a></div><div class="ttdeci">#define ADXCVR_RESETN</div><div class="ttdef"><b>Definition:</b> axi_adxcvr.c:60</div></div>
<div class="ttc" id="axilinx__transceiver_8h_html_a95309b8474019633688429a05739911ca84fe07db1ec84b4c3454340fcf5ee5fc"><div class="ttname"><a href="xilinx__transceiver_8h.html#a95309b8474019633688429a05739911ca84fe07db1ec84b4c3454340fcf5ee5fc">XILINX_XCVR_TYPE_S7_GTX2</a></div><div class="ttdeci">@ XILINX_XCVR_TYPE_S7_GTX2</div><div class="ttdef"><b>Definition:</b> xilinx_transceiver.h:76</div></div>
<div class="ttc" id="aaxi__adxcvr_8c_html_aab39f1d3a40bcf1da011d274b3f3aafe"><div class="ttname"><a href="axi__adxcvr_8c.html#aab39f1d3a40bcf1da011d274b3f3aafe">ADXCVR_DRP_CTRL_WR</a></div><div class="ttdeci">#define ADXCVR_DRP_CTRL_WR</div><div class="ttdef"><b>Definition:</b> axi_adxcvr.c:82</div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
