Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3.1 (win64) Build 2489853 Tue Mar 26 04:20:25 MDT 2019
| Date             : Tue May 28 13:40:21 2019
| Host             : W7-PC running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file stargate_top_power_routed.rpt -pb stargate_top_power_summary_routed.pb -rpx stargate_top_power_routed.rpx
| Design           : stargate_top
| Device           : xc7a35tftg256-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 48.743 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 48.235                           |
| Device Static (W)        | 0.508                            |
| Effective TJA (C/W)      | 4.9                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |    15.322 |     4340 |       --- |             --- |
|   LUT as Logic           |    14.769 |     2756 |     20800 |           13.25 |
|   CARRY4                 |     0.237 |       62 |      8150 |            0.76 |
|   Register               |     0.209 |      907 |     41600 |            2.18 |
|   BUFG                   |     0.052 |        5 |        32 |           15.63 |
|   F7/F8 Muxes            |     0.030 |       36 |     32600 |            0.11 |
|   LUT as Distributed RAM |     0.025 |       16 |      9600 |            0.17 |
|   Others                 |     0.000 |       43 |       --- |             --- |
| Signals                  |    17.414 |     3809 |       --- |             --- |
| Block RAM                |     3.713 |       35 |        50 |           70.00 |
| MMCM                     |     4.108 |        1 |         5 |           20.00 |
| I/O                      |     7.678 |       42 |       170 |           24.71 |
| Static Power             |     0.508 |          |           |                 |
| Total                    |    48.743 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    36.553 |      36.201 |      0.352 |
| Vccaux    |       1.800 |     2.594 |       2.541 |      0.053 |
| Vcco33    |       3.300 |     2.167 |       2.166 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.332 |       0.311 |      0.021 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------+-----------+
| Name                            | Power (W) |
+---------------------------------+-----------+
| stargate_top                    |    48.235 |
|   el_multiboot                  |     0.395 |
|     el_multiboot                |     0.395 |
|   keyb                          |     0.063 |
|     ps2                         |     0.042 |
|   pm                            |    35.159 |
|     audio                       |     7.293 |
|       cpu_prog_rom              |     0.563 |
|       cpu_ram                   |     0.299 |
|       main_cpu                  |     6.338 |
|       pia                       |     0.093 |
|     color_table_reg_r1_0_15_0_5 |     0.009 |
|     color_table_reg_r1_0_15_6_7 |     0.003 |
|     color_table_reg_r2_0_15_0_5 |     0.009 |
|     color_table_reg_r2_0_15_6_7 |     0.003 |
|     cpu_video_addr_decoder      |     0.451 |
|     dac                         |     0.049 |
|     debounce                    |     0.396 |
|     inst_RAM                    |     1.748 |
|       cmos_ram                  |     0.219 |
|       cpu_video_high            |     0.768 |
|       cpu_video_low             |     0.762 |
|     inst_ROM                    |     2.400 |
|       cpu_prog_rom              |     2.400 |
|     inst_blitter                |     1.959 |
|     inst_cpu09                  |    18.046 |
|     inst_pia_rom                |     0.074 |
|     inst_pia_widget             |     0.041 |
|     video_scan_addr_decoder     |     0.155 |
+---------------------------------+-----------+


