INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_LDPC_Out_top -prj LDPC_Out.prj --initfile C:/Xilinx/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s LDPC_Out 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dougo/LDPC_Out/solution1/sim/verilog/AESL_automem_mem_out0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_mem_out0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dougo/LDPC_Out/solution1/sim/verilog/AESL_automem_mem_out1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_mem_out1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dougo/LDPC_Out/solution1/sim/verilog/AESL_automem_mem_out2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_mem_out2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dougo/LDPC_Out/solution1/sim/verilog/AESL_automem_mem_out3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_mem_out3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dougo/LDPC_Out/solution1/sim/verilog/AESL_automem_mem_out4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_mem_out4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dougo/LDPC_Out/solution1/sim/verilog/AESL_automem_mem_out5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_mem_out5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dougo/LDPC_Out/solution1/sim/verilog/AESL_automem_mem_out6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_mem_out6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dougo/LDPC_Out/solution1/sim/verilog/AESL_automem_mem_out7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_mem_out7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dougo/LDPC_Out/solution1/sim/verilog/LDPC_Out.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_LDPC_Out_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dougo/LDPC_Out/solution1/sim/verilog/LDPC_Out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LDPC_Out
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LDPC_Out
Compiling module xil_defaultlib.AESL_automem_mem_out0
Compiling module xil_defaultlib.AESL_automem_mem_out1
Compiling module xil_defaultlib.AESL_automem_mem_out2
Compiling module xil_defaultlib.AESL_automem_mem_out3
Compiling module xil_defaultlib.AESL_automem_mem_out4
Compiling module xil_defaultlib.AESL_automem_mem_out5
Compiling module xil_defaultlib.AESL_automem_mem_out6
Compiling module xil_defaultlib.AESL_automem_mem_out7
Compiling module xil_defaultlib.apatb_LDPC_Out_top
Built simulation snapshot LDPC_Out
