<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RUR_NatsuRobo2022: C:/stm32/workspace/NatsuRobo2022/Sugoroku/lib/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_tim.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RUR_NatsuRobo2022
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_414748e41037e74ddb9551ca5eeaf77a.html">NatsuRobo2022</a></li><li class="navelem"><a class="el" href="dir_e8400f7ba17cec6ba04b9ed800c6a70d.html">Sugoroku</a></li><li class="navelem"><a class="el" href="dir_efaa1192ba9feabeb1f2c2d54a007975.html">lib</a></li><li class="navelem"><a class="el" href="dir_3c0a9bf22cb82149662be5730f37751e.html">STM32F4xx_StdPeriph_Driver</a></li><li class="navelem"><a class="el" href="dir_85129cd0b4a922475d03bbe787856d92.html">src</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">stm32f4xx_tim.c</div></div>
</div><!--header-->
<div class="contents">
<a href="stm32f4xx__tim_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="comment">/* Includes ------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="preprocessor">#include &quot;<a class="code" href="stm32f4xx__tim_8h.html">stm32f4xx_tim.h</a>&quot;</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="preprocessor">#include &quot;<a class="code" href="stm32f4xx__rcc_8h.html">stm32f4xx_rcc.h</a>&quot;</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span> </div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="comment">/* Private typedef -----------------------------------------------------------*/</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment">/* Private define ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span> </div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="comment">/* ---------------------- TIM registers bit mask ------------------------ */</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="group___t_i_m.html#ga705d4e8fca08b32bfd20592dea164447">  135</a></span><span class="preprocessor">#define SMCR_ETR_MASK      ((uint16_t)0x00FF) </span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="group___t_i_m.html#ga110aacc88d798c51d324cb360c62c538">  136</a></span><span class="preprocessor">#define CCMR_OFFSET        ((uint16_t)0x0018)</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="group___t_i_m.html#gac721c0fff405ca1dc4bfe9c84868e928">  137</a></span><span class="preprocessor">#define CCER_CCE_SET       ((uint16_t)0x0001)  </span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="group___t_i_m.html#ga82e4fa29e85adee9247914e00323fe34">  138</a></span><span class="preprocessor">#define CCER_CCNE_SET      ((uint16_t)0x0004) </span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="group___t_i_m.html#ga56a11432b4408650479f5c19dbbafbc8">  139</a></span><span class="preprocessor">#define CCMR_OC13M_MASK    ((uint16_t)0xFF8F)</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="group___t_i_m.html#gabd4e5a88e8b7c9dbd068bbfd9f0e6ed2">  140</a></span><span class="preprocessor">#define CCMR_OC24M_MASK    ((uint16_t)0x8FFF) </span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span> </div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="comment">/* Private macro -------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="comment">/* Private variables ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="comment">/* Private function prototypes -----------------------------------------------*/</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="keyword">static</span> <span class="keywordtype">void</span> TI1_Config(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,</div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>                       uint16_t TIM_ICFilter);</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="keyword">static</span> <span class="keywordtype">void</span> TI2_Config(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,</div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span>                       uint16_t TIM_ICFilter);</div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="keyword">static</span> <span class="keywordtype">void</span> TI3_Config(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,</div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span>                       uint16_t TIM_ICFilter);</div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="keyword">static</span> <span class="keywordtype">void</span> TI4_Config(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,</div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>                       uint16_t TIM_ICFilter);</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span> </div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="comment">/* Private functions ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span> </div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno"><a class="line" href="group___t_i_m.html#ga1659cc0ce503ac151568e0c7c02b1ba5">  200</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___group1.html#ga1659cc0ce503ac151568e0c7c02b1ba5">TIM_DeInit</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx)</div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>{</div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___exported__constants.html#ga71710da28a59c007a1d2ddee18a5ffcc">IS_TIM_ALL_PERIPH</a>(TIMx)); </div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span> </div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>  <span class="keywordflow">if</span> (TIMx == <a class="code hl_define" href="group___peripheral__declaration.html#ga2e87451fea8dc9380056d3cfc5ed81fb">TIM1</a>)</div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span>  {</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>    <a class="code hl_function" href="group___r_c_c.html#gad94553850ac07106a27ee85fec37efdf">RCC_APB2PeriphResetCmd</a>(<a class="code hl_define" href="group___r_c_c___a_p_b2___peripherals.html#ga0d9babf212897db0b3aa852f8a71160b">RCC_APB2Periph_TIM1</a>, <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a>);</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span>    <a class="code hl_function" href="group___r_c_c.html#gad94553850ac07106a27ee85fec37efdf">RCC_APB2PeriphResetCmd</a>(<a class="code hl_define" href="group___r_c_c___a_p_b2___peripherals.html#ga0d9babf212897db0b3aa852f8a71160b">RCC_APB2Periph_TIM1</a>, <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>);  </div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span>  } </div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TIMx == <a class="code hl_define" href="group___peripheral__declaration.html#ga3cfac9f2e43673f790f8668d48b4b92b">TIM2</a>) </div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span>  {     </div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span>    <a class="code hl_function" href="group___r_c_c.html#gab197ae4369c10b92640a733b40ed2801">RCC_APB1PeriphResetCmd</a>(<a class="code hl_define" href="group___r_c_c___a_p_b1___peripherals.html#ga742bab2f04cebe587574b53f7107aeaf">RCC_APB1Periph_TIM2</a>, <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a>);</div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span>    <a class="code hl_function" href="group___r_c_c.html#gab197ae4369c10b92640a733b40ed2801">RCC_APB1PeriphResetCmd</a>(<a class="code hl_define" href="group___r_c_c___a_p_b1___peripherals.html#ga742bab2f04cebe587574b53f7107aeaf">RCC_APB1Periph_TIM2</a>, <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>);</div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span>  }  </div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TIMx == <a class="code hl_define" href="group___peripheral__declaration.html#ga61ee4c391385607d7af432b63905fcc9">TIM3</a>)</div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>  { </div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>    <a class="code hl_function" href="group___r_c_c.html#gab197ae4369c10b92640a733b40ed2801">RCC_APB1PeriphResetCmd</a>(<a class="code hl_define" href="group___r_c_c___a_p_b1___peripherals.html#gad4454f63a511a256e55aad55c03beb76">RCC_APB1Periph_TIM3</a>, <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a>);</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span>    <a class="code hl_function" href="group___r_c_c.html#gab197ae4369c10b92640a733b40ed2801">RCC_APB1PeriphResetCmd</a>(<a class="code hl_define" href="group___r_c_c___a_p_b1___peripherals.html#gad4454f63a511a256e55aad55c03beb76">RCC_APB1Periph_TIM3</a>, <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>);</div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>  }  </div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TIMx == <a class="code hl_define" href="group___peripheral__declaration.html#ga91a09bad8bdc7a1cb3d85cf49c94c8ec">TIM4</a>)</div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span>  { </div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>    <a class="code hl_function" href="group___r_c_c.html#gab197ae4369c10b92640a733b40ed2801">RCC_APB1PeriphResetCmd</a>(<a class="code hl_define" href="group___r_c_c___a_p_b1___peripherals.html#ga80f9f3720804a97210b723696bd94d83">RCC_APB1Periph_TIM4</a>, <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a>);</div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>    <a class="code hl_function" href="group___r_c_c.html#gab197ae4369c10b92640a733b40ed2801">RCC_APB1PeriphResetCmd</a>(<a class="code hl_define" href="group___r_c_c___a_p_b1___peripherals.html#ga80f9f3720804a97210b723696bd94d83">RCC_APB1Periph_TIM4</a>, <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>);</div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span>  }  </div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TIMx == <a class="code hl_define" href="group___peripheral__declaration.html#ga5125ff6a23a2ed66e2e19bd196128c14">TIM5</a>)</div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>  {      </div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span>    <a class="code hl_function" href="group___r_c_c.html#gab197ae4369c10b92640a733b40ed2801">RCC_APB1PeriphResetCmd</a>(<a class="code hl_define" href="group___r_c_c___a_p_b1___peripherals.html#ga4905c26000a571fa01fc057fe31d254a">RCC_APB1Periph_TIM5</a>, <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a>);</div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span>    <a class="code hl_function" href="group___r_c_c.html#gab197ae4369c10b92640a733b40ed2801">RCC_APB1PeriphResetCmd</a>(<a class="code hl_define" href="group___r_c_c___a_p_b1___peripherals.html#ga4905c26000a571fa01fc057fe31d254a">RCC_APB1Periph_TIM5</a>, <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>);</div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span>  }  </div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TIMx == <a class="code hl_define" href="group___peripheral__declaration.html#gac7b4ed55f9201b498b38c962cca97314">TIM6</a>)  </div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span>  {    </div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span>    <a class="code hl_function" href="group___r_c_c.html#gab197ae4369c10b92640a733b40ed2801">RCC_APB1PeriphResetCmd</a>(<a class="code hl_define" href="group___r_c_c___a_p_b1___peripherals.html#ga4974e8b8f11d54fbc0bac1988ff6254c">RCC_APB1Periph_TIM6</a>, <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a>);</div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>    <a class="code hl_function" href="group___r_c_c.html#gab197ae4369c10b92640a733b40ed2801">RCC_APB1PeriphResetCmd</a>(<a class="code hl_define" href="group___r_c_c___a_p_b1___peripherals.html#ga4974e8b8f11d54fbc0bac1988ff6254c">RCC_APB1Periph_TIM6</a>, <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>);</div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span>  }  </div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TIMx == <a class="code hl_define" href="group___peripheral__declaration.html#ga49267c49946fd61db6af8b49bcf16394">TIM7</a>)</div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>  {      </div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span>    <a class="code hl_function" href="group___r_c_c.html#gab197ae4369c10b92640a733b40ed2801">RCC_APB1PeriphResetCmd</a>(<a class="code hl_define" href="group___r_c_c___a_p_b1___peripherals.html#ga9415b0c46db5318bdee3f868c16b8d35">RCC_APB1Periph_TIM7</a>, <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a>);</div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>    <a class="code hl_function" href="group___r_c_c.html#gab197ae4369c10b92640a733b40ed2801">RCC_APB1PeriphResetCmd</a>(<a class="code hl_define" href="group___r_c_c___a_p_b1___peripherals.html#ga9415b0c46db5318bdee3f868c16b8d35">RCC_APB1Periph_TIM7</a>, <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>);</div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>  }  </div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TIMx == <a class="code hl_define" href="group___peripheral__declaration.html#ga9a3660400b17735e91331f256095810e">TIM8</a>)</div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>  {      </div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span>    <a class="code hl_function" href="group___r_c_c.html#gad94553850ac07106a27ee85fec37efdf">RCC_APB2PeriphResetCmd</a>(<a class="code hl_define" href="group___r_c_c___a_p_b2___peripherals.html#gac951d41a08140a7d38a4faff8dd1e03e">RCC_APB2Periph_TIM8</a>, <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a>);</div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span>    <a class="code hl_function" href="group___r_c_c.html#gad94553850ac07106a27ee85fec37efdf">RCC_APB2PeriphResetCmd</a>(<a class="code hl_define" href="group___r_c_c___a_p_b2___peripherals.html#gac951d41a08140a7d38a4faff8dd1e03e">RCC_APB2Periph_TIM8</a>, <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>);  </div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span>  }  </div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TIMx == <a class="code hl_define" href="group___peripheral__declaration.html#gaf52b4b4c36110a0addfa98059f54a50e">TIM9</a>)</div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span>  {      </div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span>    <a class="code hl_function" href="group___r_c_c.html#gad94553850ac07106a27ee85fec37efdf">RCC_APB2PeriphResetCmd</a>(<a class="code hl_define" href="group___r_c_c___a_p_b2___peripherals.html#ga24d0145dc172bc27ed580770cf15e4d9">RCC_APB2Periph_TIM9</a>, <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a>);</div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span>    <a class="code hl_function" href="group___r_c_c.html#gad94553850ac07106a27ee85fec37efdf">RCC_APB2PeriphResetCmd</a>(<a class="code hl_define" href="group___r_c_c___a_p_b2___peripherals.html#ga24d0145dc172bc27ed580770cf15e4d9">RCC_APB2Periph_TIM9</a>, <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>);  </div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span>   }  </div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TIMx == <a class="code hl_define" href="group___peripheral__declaration.html#ga46b2ad3f5f506f0f8df0d2ec3e767267">TIM10</a>)</div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span>  {      </div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span>    <a class="code hl_function" href="group___r_c_c.html#gad94553850ac07106a27ee85fec37efdf">RCC_APB2PeriphResetCmd</a>(<a class="code hl_define" href="group___r_c_c___a_p_b2___peripherals.html#ga75069120ecbe86920b39c2b75c909438">RCC_APB2Periph_TIM10</a>, <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a>);</div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span>    <a class="code hl_function" href="group___r_c_c.html#gad94553850ac07106a27ee85fec37efdf">RCC_APB2PeriphResetCmd</a>(<a class="code hl_define" href="group___r_c_c___a_p_b2___peripherals.html#ga75069120ecbe86920b39c2b75c909438">RCC_APB2Periph_TIM10</a>, <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>);  </div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>  }  </div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TIMx == <a class="code hl_define" href="group___peripheral__declaration.html#gacfd11ef966c7165f57e2cebe0abc71ad">TIM11</a>) </div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span>  {     </div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span>    <a class="code hl_function" href="group___r_c_c.html#gad94553850ac07106a27ee85fec37efdf">RCC_APB2PeriphResetCmd</a>(<a class="code hl_define" href="group___r_c_c___a_p_b2___peripherals.html#gaba591104f4e31b1e8ce98c269035850f">RCC_APB2Periph_TIM11</a>, <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a>);</div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span>    <a class="code hl_function" href="group___r_c_c.html#gad94553850ac07106a27ee85fec37efdf">RCC_APB2PeriphResetCmd</a>(<a class="code hl_define" href="group___r_c_c___a_p_b2___peripherals.html#gaba591104f4e31b1e8ce98c269035850f">RCC_APB2Periph_TIM11</a>, <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>);  </div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>  }  </div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TIMx == <a class="code hl_define" href="group___peripheral__declaration.html#ga2397f8a0f8e7aa10cf8e8c049e431e53">TIM12</a>)</div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span>  {      </div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span>    <a class="code hl_function" href="group___r_c_c.html#gab197ae4369c10b92640a733b40ed2801">RCC_APB1PeriphResetCmd</a>(<a class="code hl_define" href="group___r_c_c___a_p_b1___peripherals.html#ga0a4ec40233160ca20adaa571073e7bcd">RCC_APB1Periph_TIM12</a>, <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a>);</div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span>    <a class="code hl_function" href="group___r_c_c.html#gab197ae4369c10b92640a733b40ed2801">RCC_APB1PeriphResetCmd</a>(<a class="code hl_define" href="group___r_c_c___a_p_b1___peripherals.html#ga0a4ec40233160ca20adaa571073e7bcd">RCC_APB1Periph_TIM12</a>, <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>);  </div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span>  }  </div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TIMx == <a class="code hl_define" href="group___peripheral__declaration.html#ga5a959a833074d59bf6cc7fb437c65b18">TIM13</a>) </div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span>  {       </div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span>    <a class="code hl_function" href="group___r_c_c.html#gab197ae4369c10b92640a733b40ed2801">RCC_APB1PeriphResetCmd</a>(<a class="code hl_define" href="group___r_c_c___a_p_b1___peripherals.html#ga34397b722f46f31e898136fb51a7523a">RCC_APB1Periph_TIM13</a>, <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a>);</div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span>    <a class="code hl_function" href="group___r_c_c.html#gab197ae4369c10b92640a733b40ed2801">RCC_APB1PeriphResetCmd</a>(<a class="code hl_define" href="group___r_c_c___a_p_b1___peripherals.html#ga34397b722f46f31e898136fb51a7523a">RCC_APB1Periph_TIM13</a>, <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>);  </div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span>  }  </div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span>  { </div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span>    <span class="keywordflow">if</span> (TIMx == <a class="code hl_define" href="group___peripheral__declaration.html#ga2dd30f46fad69dd73e1d8941a43daffe">TIM14</a>) </div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span>    {     </div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>      <a class="code hl_function" href="group___r_c_c.html#gab197ae4369c10b92640a733b40ed2801">RCC_APB1PeriphResetCmd</a>(<a class="code hl_define" href="group___r_c_c___a_p_b1___peripherals.html#ga7100c45768eea1484f6fd519b53e287d">RCC_APB1Periph_TIM14</a>, <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a>);</div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span>      <a class="code hl_function" href="group___r_c_c.html#gab197ae4369c10b92640a733b40ed2801">RCC_APB1PeriphResetCmd</a>(<a class="code hl_define" href="group___r_c_c___a_p_b1___peripherals.html#ga7100c45768eea1484f6fd519b53e287d">RCC_APB1Periph_TIM14</a>, <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>); </div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span>    }   </div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span>  }</div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span>}</div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span> </div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno"><a class="line" href="group___t_i_m.html#ga83fd58c9416802d9638bbe1715c98932">  288</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___group1.html#ga83fd58c9416802d9638bbe1715c98932">TIM_TimeBaseInit</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code hl_struct" href="struct_t_i_m___time_base_init_type_def.html">TIM_TimeBaseInitTypeDef</a>* TIM_TimeBaseInitStruct)</div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span>{</div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span>  uint16_t tmpcr1 = 0;</div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span> </div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___exported__constants.html#ga71710da28a59c007a1d2ddee18a5ffcc">IS_TIM_ALL_PERIPH</a>(TIMx)); </div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___counter___mode.html#ga9543fec190793e800d5d1b1b853636f5">IS_TIM_COUNTER_MODE</a>(TIM_TimeBaseInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___time_base_init_type_def.html#a0de4138cd939566bc667f21df089e195">TIM_CounterMode</a>));</div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___clock___division___c_k_d.html#ga9298ec9ad2d578a4c54e6c0dd4c03946">IS_TIM_CKD_DIV</a>(TIM_TimeBaseInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___time_base_init_type_def.html#ab473f51adaa9474702e454fc8c24a407">TIM_ClockDivision</a>));</div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span> </div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span>  tmpcr1 = TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga410988826004fdd21d55071215144ba9">CR1</a>;  </div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span> </div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span>  <span class="keywordflow">if</span>((TIMx == <a class="code hl_define" href="group___peripheral__declaration.html#ga2e87451fea8dc9380056d3cfc5ed81fb">TIM1</a>) || (TIMx == <a class="code hl_define" href="group___peripheral__declaration.html#ga9a3660400b17735e91331f256095810e">TIM8</a>)||</div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span>     (TIMx == <a class="code hl_define" href="group___peripheral__declaration.html#ga3cfac9f2e43673f790f8668d48b4b92b">TIM2</a>) || (TIMx == <a class="code hl_define" href="group___peripheral__declaration.html#ga61ee4c391385607d7af432b63905fcc9">TIM3</a>)||</div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span>     (TIMx == <a class="code hl_define" href="group___peripheral__declaration.html#ga91a09bad8bdc7a1cb3d85cf49c94c8ec">TIM4</a>) || (TIMx == <a class="code hl_define" href="group___peripheral__declaration.html#ga5125ff6a23a2ed66e2e19bd196128c14">TIM5</a>)) </div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span>  {</div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span>    <span class="comment">/* Select the Counter Mode */</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span>    tmpcr1 &amp;= (uint16_t)(~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacea10770904af189f3aaeb97b45722aa">TIM_CR1_DIR</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga352b3c389bde13dd6049de0afdd874f1">TIM_CR1_CMS</a>));</div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span>    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___time_base_init_type_def.html#a0de4138cd939566bc667f21df089e195">TIM_CounterMode</a>;</div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span>  }</div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span> </div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span>  <span class="keywordflow">if</span>((TIMx != <a class="code hl_define" href="group___peripheral__declaration.html#gac7b4ed55f9201b498b38c962cca97314">TIM6</a>) &amp;&amp; (TIMx != <a class="code hl_define" href="group___peripheral__declaration.html#ga49267c49946fd61db6af8b49bcf16394">TIM7</a>))</div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span>  {</div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span>    <span class="comment">/* Set the clock division */</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span>    tmpcr1 &amp;=  (uint16_t)(~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacacc4ff7e5b75fd2e4e6b672ccd33a72">TIM_CR1_CKD</a>);</div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span>    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___time_base_init_type_def.html#ab473f51adaa9474702e454fc8c24a407">TIM_ClockDivision</a>;</div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span>  }</div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span> </div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga410988826004fdd21d55071215144ba9">CR1</a> = tmpcr1;</div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span> </div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span>  <span class="comment">/* Set the Autoreload value */</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga6a42766a6ca3c7fe10a810ebd6b9d627">ARR</a> = TIM_TimeBaseInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___time_base_init_type_def.html#a06a7f47b1ced6fa2227ec98a86eb391f">TIM_Period</a> ;</div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span> </div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span>  <span class="comment">/* Set the Prescaler value */</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#gad58e05db30d309608402a69d87c36505">PSC</a> = TIM_TimeBaseInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___time_base_init_type_def.html#a6d3c8632780db819b2eb811e71ce251e">TIM_Prescaler</a>;</div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span>    </div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span>  <span class="keywordflow">if</span> ((TIMx == <a class="code hl_define" href="group___peripheral__declaration.html#ga2e87451fea8dc9380056d3cfc5ed81fb">TIM1</a>) || (TIMx == <a class="code hl_define" href="group___peripheral__declaration.html#ga9a3660400b17735e91331f256095810e">TIM8</a>))  </div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span>  {</div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span>    <span class="comment">/* Set the Repetition Counter value */</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span>    TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#gaa6957ece6ee709031ab5241d6019fcce">RCR</a> = TIM_TimeBaseInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___time_base_init_type_def.html#a81648259851390e090e1f507dfea7de8">TIM_RepetitionCounter</a>;</div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span>  }</div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span> </div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span>  <span class="comment">/* Generate an update event to reload the Prescaler </span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><span class="comment">     and the repetition counter(only for TIM1 and TIM8) value immediately */</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga724fd21b7131fb9ac78c1b661dee3a8d">EGR</a> = <a class="code hl_define" href="group___t_i_m___prescaler___reload___mode.html#ga9ba55481ccdcb64268b7b9f2095bfc17">TIM_PSCReloadMode_Immediate</a>;          </div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span>}</div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span> </div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno"><a class="line" href="group___t_i_m.html#ga1556a0b9a5d53506875fd7de0cbc6b1f">  340</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___group1.html#ga1556a0b9a5d53506875fd7de0cbc6b1f">TIM_TimeBaseStructInit</a>(<a class="code hl_struct" href="struct_t_i_m___time_base_init_type_def.html">TIM_TimeBaseInitTypeDef</a>* TIM_TimeBaseInitStruct)</div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span>{</div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span>  <span class="comment">/* Set the default configuration */</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span>  TIM_TimeBaseInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___time_base_init_type_def.html#a06a7f47b1ced6fa2227ec98a86eb391f">TIM_Period</a> = 0xFFFFFFFF;</div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span>  TIM_TimeBaseInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___time_base_init_type_def.html#a6d3c8632780db819b2eb811e71ce251e">TIM_Prescaler</a> = 0x0000;</div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span>  TIM_TimeBaseInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___time_base_init_type_def.html#ab473f51adaa9474702e454fc8c24a407">TIM_ClockDivision</a> = <a class="code hl_define" href="group___t_i_m___clock___division___c_k_d.html#ga88691a07b3976791977d280045b3c850">TIM_CKD_DIV1</a>;</div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span>  TIM_TimeBaseInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___time_base_init_type_def.html#a0de4138cd939566bc667f21df089e195">TIM_CounterMode</a> = <a class="code hl_define" href="group___t_i_m___counter___mode.html#gaf4cd3ce74af3122507b77c8f6e79c832">TIM_CounterMode_Up</a>;</div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span>  TIM_TimeBaseInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___time_base_init_type_def.html#a81648259851390e090e1f507dfea7de8">TIM_RepetitionCounter</a> = 0x0000;</div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span>}</div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span> </div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno"><a class="line" href="group___t_i_m.html#ga45c6fd9041baf7f64c121e0172f305c7">  360</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___group1.html#ga45c6fd9041baf7f64c121e0172f305c7">TIM_PrescalerConfig</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t Prescaler, uint16_t TIM_PSCReloadMode)</div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span>{</div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___exported__constants.html#ga71710da28a59c007a1d2ddee18a5ffcc">IS_TIM_ALL_PERIPH</a>(TIMx));</div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___prescaler___reload___mode.html#ga156317fc6b2c1f6f2e1da9dfa555ecf4">IS_TIM_PRESCALER_RELOAD</a>(TIM_PSCReloadMode));</div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span>  <span class="comment">/* Set the Prescaler value */</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#gad58e05db30d309608402a69d87c36505">PSC</a> = Prescaler;</div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span>  <span class="comment">/* Set or reset the UG Bit */</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga724fd21b7131fb9ac78c1b661dee3a8d">EGR</a> = TIM_PSCReloadMode;</div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span>}</div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span> </div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno"><a class="line" href="group___t_i_m.html#ga93941c1db20bf3794f377307df90a67b">  383</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___group1.html#ga93941c1db20bf3794f377307df90a67b">TIM_CounterModeConfig</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_CounterMode)</div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span>{</div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span>  uint16_t tmpcr1 = 0;</div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span> </div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx));</div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___counter___mode.html#ga9543fec190793e800d5d1b1b853636f5">IS_TIM_COUNTER_MODE</a>(TIM_CounterMode));</div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span> </div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span>  tmpcr1 = TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga410988826004fdd21d55071215144ba9">CR1</a>;</div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span> </div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span>  <span class="comment">/* Reset the CMS and DIR Bits */</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span>  tmpcr1 &amp;= (uint16_t)~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacea10770904af189f3aaeb97b45722aa">TIM_CR1_DIR</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga352b3c389bde13dd6049de0afdd874f1">TIM_CR1_CMS</a>);</div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span> </div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span>  <span class="comment">/* Set the Counter Mode */</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span>  tmpcr1 |= TIM_CounterMode;</div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span> </div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span>  <span class="comment">/* Write to TIMx CR1 register */</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga410988826004fdd21d55071215144ba9">CR1</a> = tmpcr1;</div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span>}</div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span> </div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno"><a class="line" href="group___t_i_m.html#ga18173e7955a85d5c2598c643eada2692">  409</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___group1.html#ga18173e7955a85d5c2598c643eada2692">TIM_SetCounter</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint32_t Counter)</div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span>{</div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span>   <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___exported__constants.html#ga71710da28a59c007a1d2ddee18a5ffcc">IS_TIM_ALL_PERIPH</a>(TIMx));</div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span> </div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span>  <span class="comment">/* Set the Counter Register value */</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga6fdd2a7fb88d28670b472aaac0d9d262">CNT</a> = Counter;</div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span>}</div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span> </div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno"><a class="line" href="group___t_i_m.html#gad6a388d498c7f299d00a9d0871943041">  424</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___group1.html#gad6a388d498c7f299d00a9d0871943041">TIM_SetAutoreload</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint32_t Autoreload)</div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span>{</div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___exported__constants.html#ga71710da28a59c007a1d2ddee18a5ffcc">IS_TIM_ALL_PERIPH</a>(TIMx));</div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span>  </div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span>  <span class="comment">/* Set the Autoreload Register value */</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga6a42766a6ca3c7fe10a810ebd6b9d627">ARR</a> = Autoreload;</div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span>}</div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span> </div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno"><a class="line" href="group___t_i_m.html#ga53607976e0866ab424e294cda9f6036e">  438</a></span>uint32_t <a class="code hl_function" href="group___t_i_m___group1.html#ga53607976e0866ab424e294cda9f6036e">TIM_GetCounter</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx)</div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span>{</div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___exported__constants.html#ga71710da28a59c007a1d2ddee18a5ffcc">IS_TIM_ALL_PERIPH</a>(TIMx));</div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span> </div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span>  <span class="comment">/* Get the Counter Register value */</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span>  <span class="keywordflow">return</span> TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga6fdd2a7fb88d28670b472aaac0d9d262">CNT</a>;</div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span>}</div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span> </div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno"><a class="line" href="group___t_i_m.html#ga427eb6e533480e02a27cd0ca876183d6">  452</a></span>uint16_t <a class="code hl_function" href="group___t_i_m___group1.html#ga427eb6e533480e02a27cd0ca876183d6">TIM_GetPrescaler</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx)</div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span>{</div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___exported__constants.html#ga71710da28a59c007a1d2ddee18a5ffcc">IS_TIM_ALL_PERIPH</a>(TIMx));</div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span> </div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span>  <span class="comment">/* Get the Prescaler Register value */</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span>  <span class="keywordflow">return</span> TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#gad58e05db30d309608402a69d87c36505">PSC</a>;</div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span>}</div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span> </div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno"><a class="line" href="group___t_i_m.html#gace2384dd33e849a054f61b8e1fc7e7c3">  468</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___group1.html#gace2384dd33e849a054f61b8e1fc7e7c3">TIM_UpdateDisableConfig</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code hl_enumeration" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span>{</div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___exported__constants.html#ga71710da28a59c007a1d2ddee18a5ffcc">IS_TIM_ALL_PERIPH</a>(TIMx));</div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span> </div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span>  <span class="keywordflow">if</span> (NewState != <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span>  {</div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span>    <span class="comment">/* Set the Update Disable Bit */</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span>    TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga410988826004fdd21d55071215144ba9">CR1</a> |= <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa4f2a9f0cf7b60e3c623af451f141f3c">TIM_CR1_UDIS</a>;</div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span>  }</div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span>  {</div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span>    <span class="comment">/* Reset the Update Disable Bit */</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span>    TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga410988826004fdd21d55071215144ba9">CR1</a> &amp;= (uint16_t)~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa4f2a9f0cf7b60e3c623af451f141f3c">TIM_CR1_UDIS</a>;</div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span>  }</div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span>}</div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span> </div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno"><a class="line" href="group___t_i_m.html#ga1d7a8f952e209de142499e67a653fc1f">  497</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___group1.html#ga1d7a8f952e209de142499e67a653fc1f">TIM_UpdateRequestConfig</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_UpdateSource)</div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span>{</div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___exported__constants.html#ga71710da28a59c007a1d2ddee18a5ffcc">IS_TIM_ALL_PERIPH</a>(TIMx));</div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___update___source.html#ga7c916798d8f5f4a828afadceb5d38a95">IS_TIM_UPDATE_SOURCE</a>(TIM_UpdateSource));</div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span> </div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span>  <span class="keywordflow">if</span> (TIM_UpdateSource != <a class="code hl_define" href="group___t_i_m___update___source.html#ga32c67bc3f8211a2c7b44ee9fe1523875">TIM_UpdateSource_Global</a>)</div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span>  {</div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span>    <span class="comment">/* Set the URS Bit */</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span>    TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga410988826004fdd21d55071215144ba9">CR1</a> |= <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga06c997c2c23e8bef7ca07579762c113b">TIM_CR1_URS</a>;</div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span>  }</div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span>  {</div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span>    <span class="comment">/* Reset the URS Bit */</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span>    TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga410988826004fdd21d55071215144ba9">CR1</a> &amp;= (uint16_t)~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga06c997c2c23e8bef7ca07579762c113b">TIM_CR1_URS</a>;</div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span>  }</div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span>}</div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span> </div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno"><a class="line" href="group___t_i_m.html#ga42b44b9fc2b0798d733720dd6bac1ac0">  522</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___group1.html#ga42b44b9fc2b0798d733720dd6bac1ac0">TIM_ARRPreloadConfig</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code hl_enumeration" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span>{</div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___exported__constants.html#ga71710da28a59c007a1d2ddee18a5ffcc">IS_TIM_ALL_PERIPH</a>(TIMx));</div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span> </div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span>  <span class="keywordflow">if</span> (NewState != <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span>  {</div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span>    <span class="comment">/* Set the ARR Preload Bit */</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span>    TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga410988826004fdd21d55071215144ba9">CR1</a> |= <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd">TIM_CR1_ARPE</a>;</div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span>  }</div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span>  {</div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span>    <span class="comment">/* Reset the ARR Preload Bit */</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span>    TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga410988826004fdd21d55071215144ba9">CR1</a> &amp;= (uint16_t)~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd">TIM_CR1_ARPE</a>;</div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span>  }</div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span>}</div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span> </div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno"><a class="line" href="group___t_i_m.html#gadd2cca5fac6c1291dc4339098d5c9562">  549</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___group1.html#gadd2cca5fac6c1291dc4339098d5c9562">TIM_SelectOnePulseMode</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_OPMode)</div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span>{</div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___exported__constants.html#ga71710da28a59c007a1d2ddee18a5ffcc">IS_TIM_ALL_PERIPH</a>(TIMx));</div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___one___pulse___mode.html#ga3f4a4305b4feacb4322eb4a358e54637">IS_TIM_OPM_MODE</a>(TIM_OPMode));</div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span> </div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span>  <span class="comment">/* Reset the OPM Bit */</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga410988826004fdd21d55071215144ba9">CR1</a> &amp;= (uint16_t)~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6d3d1488296350af6d36fbbf71905d29">TIM_CR1_OPM</a>;</div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span> </div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span>  <span class="comment">/* Configure the OPM Mode */</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga410988826004fdd21d55071215144ba9">CR1</a> |= TIM_OPMode;</div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span>}</div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span> </div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno"><a class="line" href="group___t_i_m.html#ga20ef804dc32c723662d11ee7da3baab2">  572</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___group1.html#ga20ef804dc32c723662d11ee7da3baab2">TIM_SetClockDivision</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_CKD)</div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span>{</div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___exported__constants.html#ga1abea04e3837b7683d8e8dc33441677f">IS_TIM_LIST1_PERIPH</a>(TIMx));</div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___clock___division___c_k_d.html#ga9298ec9ad2d578a4c54e6c0dd4c03946">IS_TIM_CKD_DIV</a>(TIM_CKD));</div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span> </div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span>  <span class="comment">/* Reset the CKD Bits */</span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga410988826004fdd21d55071215144ba9">CR1</a> &amp;= (uint16_t)(~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacacc4ff7e5b75fd2e4e6b672ccd33a72">TIM_CR1_CKD</a>);</div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span> </div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span>  <span class="comment">/* Set the CKD value */</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga410988826004fdd21d55071215144ba9">CR1</a> |= TIM_CKD;</div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span>}</div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span> </div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno"><a class="line" href="group___t_i_m.html#ga2bdc275bcbd2ce9d1ba632e6c89896b7">  592</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___group1.html#ga2bdc275bcbd2ce9d1ba632e6c89896b7">TIM_Cmd</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code hl_enumeration" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span>{</div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___exported__constants.html#ga71710da28a59c007a1d2ddee18a5ffcc">IS_TIM_ALL_PERIPH</a>(TIMx)); </div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span>  </div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span>  <span class="keywordflow">if</span> (NewState != <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span>  {</div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span>    <span class="comment">/* Enable the TIM Counter */</span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span>    TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga410988826004fdd21d55071215144ba9">CR1</a> |= <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga93d86355e5e3b399ed45e1ca83abed2a">TIM_CR1_CEN</a>;</div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span>  }</div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span>  {</div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span>    <span class="comment">/* Disable the TIM Counter */</span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span>    TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga410988826004fdd21d55071215144ba9">CR1</a> &amp;= (uint16_t)~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga93d86355e5e3b399ed45e1ca83abed2a">TIM_CR1_CEN</a>;</div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span>  }</div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span>}</div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno"><a class="line" href="group___t_i_m.html#gafcdb6ff00158862aef7fed5e7a554a3e">  673</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___group2.html#gafcdb6ff00158862aef7fed5e7a554a3e">TIM_OC1Init</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code hl_struct" href="struct_t_i_m___o_c_init_type_def.html">TIM_OCInitTypeDef</a>* TIM_OCInitStruct)</div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span>{</div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span>  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;</div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span>   </div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___exported__constants.html#ga1abea04e3837b7683d8e8dc33441677f">IS_TIM_LIST1_PERIPH</a>(TIMx)); </div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___output___compare__and___p_w_m__modes.html#ga93d898976e236c135bfd02a0c213c8ec">IS_TIM_OC_MODE</a>(TIM_OCInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___o_c_init_type_def.html#ad4338ed2415b0d6d19589bf72b7ba3b0">TIM_OCMode</a>));</div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___output___compare___state.html#ga5848617f830d2de688eaff50ed279679">IS_TIM_OUTPUT_STATE</a>(TIM_OCInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___o_c_init_type_def.html#a2baca9c02d214d3125635a74e8d9aee4">TIM_OutputState</a>));</div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___output___compare___polarity.html#ga1c2ee68d587d4f48d935c82fe4c3fe1e">IS_TIM_OC_POLARITY</a>(TIM_OCInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___o_c_init_type_def.html#a9ed3e2de4700d008729a916d8ba78486">TIM_OCPolarity</a>));   </div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span> </div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span>  <span class="comment">/* Disable the Channel 1: Reset the CC1E Bit */</span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga2a7ebf9d3041dc20da591668d916f5bc">CCER</a> &amp;= (uint16_t)~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3f494b9881e7b97bb2d79f7ad4e79937">TIM_CCER_CC1E</a>;</div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span>  </div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span>  <span class="comment">/* Get the TIMx CCER register value */</span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span>  tmpccer = TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga2a7ebf9d3041dc20da591668d916f5bc">CCER</a>;</div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span>  <span class="comment">/* Get the TIMx CR2 register value */</span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span>  tmpcr2 =  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga954eb69fd4e2e6b43ba6c80986f691d8">CR2</a>;</div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span>  </div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span>  <span class="comment">/* Get the TIMx CCMR1 register value */</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span>  tmpccmrx = TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga9094f9bb312461d2fc1499f5f8d91c64">CCMR1</a>;</div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span>    </div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span>  <span class="comment">/* Reset the Output Compare Mode Bits */</span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span>  tmpccmrx &amp;= (uint16_t)~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6ddb3dc889733e71d812baa3873cb13b">TIM_CCMR1_OC1M</a>;</div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span>  tmpccmrx &amp;= (uint16_t)~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a>;</div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span>  <span class="comment">/* Select the Output Compare Mode */</span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span>  tmpccmrx |= TIM_OCInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___o_c_init_type_def.html#ad4338ed2415b0d6d19589bf72b7ba3b0">TIM_OCMode</a>;</div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span>  </div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span>  <span class="comment">/* Reset the Output Polarity level */</span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span>  tmpccer &amp;= (uint16_t)~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a>;</div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span>  <span class="comment">/* Set the Output Compare Polarity */</span></div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span>  tmpccer |= TIM_OCInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___o_c_init_type_def.html#a9ed3e2de4700d008729a916d8ba78486">TIM_OCPolarity</a>;</div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span>  </div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span>  <span class="comment">/* Set the Output State */</span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span>  tmpccer |= TIM_OCInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___o_c_init_type_def.html#a2baca9c02d214d3125635a74e8d9aee4">TIM_OutputState</a>;</div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span>    </div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span>  <span class="keywordflow">if</span>((TIMx == <a class="code hl_define" href="group___peripheral__declaration.html#ga2e87451fea8dc9380056d3cfc5ed81fb">TIM1</a>) || (TIMx == <a class="code hl_define" href="group___peripheral__declaration.html#ga9a3660400b17735e91331f256095810e">TIM8</a>))</div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span>  {</div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span>    <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___output___compare___n___state.html#ga81e27a982d9707f699451f30314c4274">IS_TIM_OUTPUTN_STATE</a>(TIM_OCInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___o_c_init_type_def.html#a933904d2f892d0b945a908b9257fe869">TIM_OutputNState</a>));</div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span>    <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___output___compare___n___polarity.html#gad7385dee1d2b6ce0daf23ceaac4439cd">IS_TIM_OCN_POLARITY</a>(TIM_OCInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___o_c_init_type_def.html#a3e47e672810747302c9d0626ae2ccb17">TIM_OCNPolarity</a>));</div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span>    <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___output___compare___n___idle___state.html#ga0987091d1d03ba2db065efb66eff3951">IS_TIM_OCNIDLE_STATE</a>(TIM_OCInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___o_c_init_type_def.html#a6cbbe6eb87c2ab49e4d68fa9703ce949">TIM_OCNIdleState</a>));</div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span>    <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___output___compare___idle___state.html#ga69c62dcc15f9d39108b19b64205d689e">IS_TIM_OCIDLE_STATE</a>(TIM_OCInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___o_c_init_type_def.html#a2a28f2d62339e06caef12816e04a8f55">TIM_OCIdleState</a>));</div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span>    </div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span>    <span class="comment">/* Reset the Output N Polarity level */</span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span>    tmpccer &amp;= (uint16_t)~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a>;</div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span>    <span class="comment">/* Set the Output N Polarity */</span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span>    tmpccer |= TIM_OCInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___o_c_init_type_def.html#a3e47e672810747302c9d0626ae2ccb17">TIM_OCNPolarity</a>;</div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span>    <span class="comment">/* Reset the Output N State */</span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span>    tmpccer &amp;= (uint16_t)~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga813056b3f90a13c4432aeba55f28957e">TIM_CCER_CC1NE</a>;</div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span>    </div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span>    <span class="comment">/* Set the Output N State */</span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span>    tmpccer |= TIM_OCInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___o_c_init_type_def.html#a933904d2f892d0b945a908b9257fe869">TIM_OutputNState</a>;</div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span>    <span class="comment">/* Reset the Output Compare and Output Compare N IDLE State */</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span>    tmpcr2 &amp;= (uint16_t)~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga31b26bf058f88d771c33aff85ec89358">TIM_CR2_OIS1</a>;</div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span>    tmpcr2 &amp;= (uint16_t)~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae61f8d54923999fffb6db381e81f2b69">TIM_CR2_OIS1N</a>;</div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span>    <span class="comment">/* Set the Output Idle state */</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span>    tmpcr2 |= TIM_OCInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___o_c_init_type_def.html#a2a28f2d62339e06caef12816e04a8f55">TIM_OCIdleState</a>;</div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span>    <span class="comment">/* Set the Output N Idle state */</span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span>    tmpcr2 |= TIM_OCInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___o_c_init_type_def.html#a6cbbe6eb87c2ab49e4d68fa9703ce949">TIM_OCNIdleState</a>;</div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span>  }</div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span>  <span class="comment">/* Write to TIMx CR2 */</span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga954eb69fd4e2e6b43ba6c80986f691d8">CR2</a> = tmpcr2;</div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span>  </div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span>  <span class="comment">/* Write to TIMx CCMR1 */</span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga9094f9bb312461d2fc1499f5f8d91c64">CCMR1</a> = tmpccmrx;</div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span>  </div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span>  <span class="comment">/* Set the Capture Compare Register value */</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga0dd9c06729a5eb6179c6d0d60faca7ed">CCR1</a> = TIM_OCInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___o_c_init_type_def.html#ab4a2620c38029b136be560041173375d">TIM_Pulse</a>;</div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span>  </div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span>  <span class="comment">/* Write to TIMx CCER */</span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga2a7ebf9d3041dc20da591668d916f5bc">CCER</a> = tmpccer;</div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span>}</div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span> </div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno"><a class="line" href="group___t_i_m.html#ga2017455121d910d6ff63ac6f219842c5">  754</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___group2.html#ga2017455121d910d6ff63ac6f219842c5">TIM_OC2Init</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code hl_struct" href="struct_t_i_m___o_c_init_type_def.html">TIM_OCInitTypeDef</a>* TIM_OCInitStruct)</div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span>{</div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span>  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;</div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span>   </div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___exported__constants.html#ga3c489ac3294f0d8f2ec097da909bc8e0">IS_TIM_LIST2_PERIPH</a>(TIMx)); </div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___output___compare__and___p_w_m__modes.html#ga93d898976e236c135bfd02a0c213c8ec">IS_TIM_OC_MODE</a>(TIM_OCInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___o_c_init_type_def.html#ad4338ed2415b0d6d19589bf72b7ba3b0">TIM_OCMode</a>));</div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___output___compare___state.html#ga5848617f830d2de688eaff50ed279679">IS_TIM_OUTPUT_STATE</a>(TIM_OCInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___o_c_init_type_def.html#a2baca9c02d214d3125635a74e8d9aee4">TIM_OutputState</a>));</div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___output___compare___polarity.html#ga1c2ee68d587d4f48d935c82fe4c3fe1e">IS_TIM_OC_POLARITY</a>(TIM_OCInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___o_c_init_type_def.html#a9ed3e2de4700d008729a916d8ba78486">TIM_OCPolarity</a>));   </div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span> </div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span>  <span class="comment">/* Disable the Channel 2: Reset the CC2E Bit */</span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga2a7ebf9d3041dc20da591668d916f5bc">CCER</a> &amp;= (uint16_t)~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga76392a4d63674cd0db0a55762458f16c">TIM_CCER_CC2E</a>;</div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span>  </div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span>  <span class="comment">/* Get the TIMx CCER register value */</span>  </div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span>  tmpccer = TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga2a7ebf9d3041dc20da591668d916f5bc">CCER</a>;</div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span>  <span class="comment">/* Get the TIMx CR2 register value */</span></div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span>  tmpcr2 =  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga954eb69fd4e2e6b43ba6c80986f691d8">CR2</a>;</div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span>  </div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span>  <span class="comment">/* Get the TIMx CCMR1 register value */</span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span>  tmpccmrx = TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga9094f9bb312461d2fc1499f5f8d91c64">CCMR1</a>;</div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span>    </div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span>  <span class="comment">/* Reset the Output Compare mode and Capture/Compare selection Bits */</span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span>  tmpccmrx &amp;= (uint16_t)~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2326bafe64ba2ebdde908d66219eaa6f">TIM_CCMR1_OC2M</a>;</div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span>  tmpccmrx &amp;= (uint16_t)~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacdb0986b78bea5b53ea61e4ddd667cbf">TIM_CCMR1_CC2S</a>;</div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span>  </div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span>  <span class="comment">/* Select the Output Compare Mode */</span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span>  tmpccmrx |= (uint16_t)(TIM_OCInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___o_c_init_type_def.html#ad4338ed2415b0d6d19589bf72b7ba3b0">TIM_OCMode</a> &lt;&lt; 8);</div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span>  </div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span>  <span class="comment">/* Reset the Output Polarity level */</span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span>  tmpccer &amp;= (uint16_t)~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3136c6e776c6066509d298b6a9b34912">TIM_CCER_CC2P</a>;</div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span>  <span class="comment">/* Set the Output Compare Polarity */</span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span>  tmpccer |= (uint16_t)(TIM_OCInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___o_c_init_type_def.html#a9ed3e2de4700d008729a916d8ba78486">TIM_OCPolarity</a> &lt;&lt; 4);</div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span>  </div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span>  <span class="comment">/* Set the Output State */</span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span>  tmpccer |= (uint16_t)(TIM_OCInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___o_c_init_type_def.html#a2baca9c02d214d3125635a74e8d9aee4">TIM_OutputState</a> &lt;&lt; 4);</div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span>    </div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span>  <span class="keywordflow">if</span>((TIMx == <a class="code hl_define" href="group___peripheral__declaration.html#ga2e87451fea8dc9380056d3cfc5ed81fb">TIM1</a>) || (TIMx == <a class="code hl_define" href="group___peripheral__declaration.html#ga9a3660400b17735e91331f256095810e">TIM8</a>))</div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span>  {</div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span>    <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___output___compare___n___state.html#ga81e27a982d9707f699451f30314c4274">IS_TIM_OUTPUTN_STATE</a>(TIM_OCInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___o_c_init_type_def.html#a933904d2f892d0b945a908b9257fe869">TIM_OutputNState</a>));</div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span>    <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___output___compare___n___polarity.html#gad7385dee1d2b6ce0daf23ceaac4439cd">IS_TIM_OCN_POLARITY</a>(TIM_OCInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___o_c_init_type_def.html#a3e47e672810747302c9d0626ae2ccb17">TIM_OCNPolarity</a>));</div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span>    <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___output___compare___n___idle___state.html#ga0987091d1d03ba2db065efb66eff3951">IS_TIM_OCNIDLE_STATE</a>(TIM_OCInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___o_c_init_type_def.html#a6cbbe6eb87c2ab49e4d68fa9703ce949">TIM_OCNIdleState</a>));</div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span>    <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___output___compare___idle___state.html#ga69c62dcc15f9d39108b19b64205d689e">IS_TIM_OCIDLE_STATE</a>(TIM_OCInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___o_c_init_type_def.html#a2a28f2d62339e06caef12816e04a8f55">TIM_OCIdleState</a>));</div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span>    </div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span>    <span class="comment">/* Reset the Output N Polarity level */</span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span>    tmpccer &amp;= (uint16_t)~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga387de559d8b16b16f3934fddd2aa969f">TIM_CCER_CC2NP</a>;</div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span>    <span class="comment">/* Set the Output N Polarity */</span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span>    tmpccer |= (uint16_t)(TIM_OCInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___o_c_init_type_def.html#a3e47e672810747302c9d0626ae2ccb17">TIM_OCNPolarity</a> &lt;&lt; 4);</div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span>    <span class="comment">/* Reset the Output N State */</span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span>    tmpccer &amp;= (uint16_t)~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6a784649120eddec31998f34323d4156">TIM_CCER_CC2NE</a>;</div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span>    </div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span>    <span class="comment">/* Set the Output N State */</span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span>    tmpccer |= (uint16_t)(TIM_OCInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___o_c_init_type_def.html#a933904d2f892d0b945a908b9257fe869">TIM_OutputNState</a> &lt;&lt; 4);</div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span>    <span class="comment">/* Reset the Output Compare and Output Compare N IDLE State */</span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span>    tmpcr2 &amp;= (uint16_t)~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga61467648a433bd887683b9a4760021fa">TIM_CR2_OIS2</a>;</div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span>    tmpcr2 &amp;= (uint16_t)~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga769146db660b832f3ef26f892b567bd4">TIM_CR2_OIS2N</a>;</div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span>    <span class="comment">/* Set the Output Idle state */</span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span>    tmpcr2 |= (uint16_t)(TIM_OCInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___o_c_init_type_def.html#a2a28f2d62339e06caef12816e04a8f55">TIM_OCIdleState</a> &lt;&lt; 2);</div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span>    <span class="comment">/* Set the Output N Idle state */</span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span>    tmpcr2 |= (uint16_t)(TIM_OCInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___o_c_init_type_def.html#a6cbbe6eb87c2ab49e4d68fa9703ce949">TIM_OCNIdleState</a> &lt;&lt; 2);</div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span>  }</div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span>  <span class="comment">/* Write to TIMx CR2 */</span></div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga954eb69fd4e2e6b43ba6c80986f691d8">CR2</a> = tmpcr2;</div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span>  </div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span>  <span class="comment">/* Write to TIMx CCMR1 */</span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga9094f9bb312461d2fc1499f5f8d91c64">CCMR1</a> = tmpccmrx;</div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span>  </div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span>  <span class="comment">/* Set the Capture Compare Register value */</span></div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga4d1171e9a61538424b8ef1f2571986d0">CCR2</a> = TIM_OCInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___o_c_init_type_def.html#ab4a2620c38029b136be560041173375d">TIM_Pulse</a>;</div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span>  </div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span>  <span class="comment">/* Write to TIMx CCER */</span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga2a7ebf9d3041dc20da591668d916f5bc">CCER</a> = tmpccer;</div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span>}</div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span> </div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno"><a class="line" href="group___t_i_m.html#ga90d4a358d4e6d4c5ed17dc1d6beb5f30">  835</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___group2.html#ga90d4a358d4e6d4c5ed17dc1d6beb5f30">TIM_OC3Init</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code hl_struct" href="struct_t_i_m___o_c_init_type_def.html">TIM_OCInitTypeDef</a>* TIM_OCInitStruct)</div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span>{</div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span>  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;</div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span>   </div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx)); </div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___output___compare__and___p_w_m__modes.html#ga93d898976e236c135bfd02a0c213c8ec">IS_TIM_OC_MODE</a>(TIM_OCInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___o_c_init_type_def.html#ad4338ed2415b0d6d19589bf72b7ba3b0">TIM_OCMode</a>));</div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___output___compare___state.html#ga5848617f830d2de688eaff50ed279679">IS_TIM_OUTPUT_STATE</a>(TIM_OCInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___o_c_init_type_def.html#a2baca9c02d214d3125635a74e8d9aee4">TIM_OutputState</a>));</div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___output___compare___polarity.html#ga1c2ee68d587d4f48d935c82fe4c3fe1e">IS_TIM_OC_POLARITY</a>(TIM_OCInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___o_c_init_type_def.html#a9ed3e2de4700d008729a916d8ba78486">TIM_OCPolarity</a>));   </div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span> </div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span>  <span class="comment">/* Disable the Channel 3: Reset the CC2E Bit */</span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga2a7ebf9d3041dc20da591668d916f5bc">CCER</a> &amp;= (uint16_t)~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1da114e666b61f09cf25f50cdaa7f81f">TIM_CCER_CC3E</a>;</div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span>  </div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span>  <span class="comment">/* Get the TIMx CCER register value */</span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span>  tmpccer = TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga2a7ebf9d3041dc20da591668d916f5bc">CCER</a>;</div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span>  <span class="comment">/* Get the TIMx CR2 register value */</span></div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span>  tmpcr2 =  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga954eb69fd4e2e6b43ba6c80986f691d8">CR2</a>;</div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span>  </div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span>  <span class="comment">/* Get the TIMx CCMR2 register value */</span></div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span>  tmpccmrx = TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga22bb9f39aae46365d3ec3c5973f90039">CCMR2</a>;</div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span>    </div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span>  <span class="comment">/* Reset the Output Compare mode and Capture/Compare selection Bits */</span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span>  tmpccmrx &amp;= (uint16_t)~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga52095cae524adb237339bfee92e8168a">TIM_CCMR2_OC3M</a>;</div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span>  tmpccmrx &amp;= (uint16_t)~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2eabcc7e322b02c9c406b3ff70308260">TIM_CCMR2_CC3S</a>;  </div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span>  <span class="comment">/* Select the Output Compare Mode */</span></div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span>  tmpccmrx |= TIM_OCInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___o_c_init_type_def.html#ad4338ed2415b0d6d19589bf72b7ba3b0">TIM_OCMode</a>;</div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span>  </div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span>  <span class="comment">/* Reset the Output Polarity level */</span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno">  863</span>  tmpccer &amp;= (uint16_t)~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6220a5cd34c7a7a39e10c854aa00d2e5">TIM_CCER_CC3P</a>;</div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span>  <span class="comment">/* Set the Output Compare Polarity */</span></div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span>  tmpccer |= (uint16_t)(TIM_OCInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___o_c_init_type_def.html#a9ed3e2de4700d008729a916d8ba78486">TIM_OCPolarity</a> &lt;&lt; 8);</div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span>  </div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span>  <span class="comment">/* Set the Output State */</span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span>  tmpccer |= (uint16_t)(TIM_OCInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___o_c_init_type_def.html#a2baca9c02d214d3125635a74e8d9aee4">TIM_OutputState</a> &lt;&lt; 8);</div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span>    </div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span>  <span class="keywordflow">if</span>((TIMx == <a class="code hl_define" href="group___peripheral__declaration.html#ga2e87451fea8dc9380056d3cfc5ed81fb">TIM1</a>) || (TIMx == <a class="code hl_define" href="group___peripheral__declaration.html#ga9a3660400b17735e91331f256095810e">TIM8</a>))</div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span>  {</div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span>    <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___output___compare___n___state.html#ga81e27a982d9707f699451f30314c4274">IS_TIM_OUTPUTN_STATE</a>(TIM_OCInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___o_c_init_type_def.html#a933904d2f892d0b945a908b9257fe869">TIM_OutputNState</a>));</div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span>    <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___output___compare___n___polarity.html#gad7385dee1d2b6ce0daf23ceaac4439cd">IS_TIM_OCN_POLARITY</a>(TIM_OCInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___o_c_init_type_def.html#a3e47e672810747302c9d0626ae2ccb17">TIM_OCNPolarity</a>));</div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span>    <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___output___compare___n___idle___state.html#ga0987091d1d03ba2db065efb66eff3951">IS_TIM_OCNIDLE_STATE</a>(TIM_OCInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___o_c_init_type_def.html#a6cbbe6eb87c2ab49e4d68fa9703ce949">TIM_OCNIdleState</a>));</div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span>    <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___output___compare___idle___state.html#ga69c62dcc15f9d39108b19b64205d689e">IS_TIM_OCIDLE_STATE</a>(TIM_OCInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___o_c_init_type_def.html#a2a28f2d62339e06caef12816e04a8f55">TIM_OCIdleState</a>));</div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span>    </div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span>    <span class="comment">/* Reset the Output N Polarity level */</span></div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span>    tmpccer &amp;= (uint16_t)~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4029686d3307111d3f9f4400e29e4521">TIM_CCER_CC3NP</a>;</div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span>    <span class="comment">/* Set the Output N Polarity */</span></div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span>    tmpccer |= (uint16_t)(TIM_OCInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___o_c_init_type_def.html#a3e47e672810747302c9d0626ae2ccb17">TIM_OCNPolarity</a> &lt;&lt; 8);</div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span>    <span class="comment">/* Reset the Output N State */</span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span>    tmpccer &amp;= (uint16_t)~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad46cce61d3bd83b64257ba75e54ee1aa">TIM_CCER_CC3NE</a>;</div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span>    </div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span>    <span class="comment">/* Set the Output N State */</span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span>    tmpccer |= (uint16_t)(TIM_OCInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___o_c_init_type_def.html#a933904d2f892d0b945a908b9257fe869">TIM_OutputNState</a> &lt;&lt; 8);</div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span>    <span class="comment">/* Reset the Output Compare and Output Compare N IDLE State */</span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno">  887</span>    tmpcr2 &amp;= (uint16_t)~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad974d7c91edf6f1bd47e892b3b6f7565">TIM_CR2_OIS3</a>;</div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span>    tmpcr2 &amp;= (uint16_t)~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga20fb9b62a7e8d114fbd180abd9f8ceae">TIM_CR2_OIS3N</a>;</div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span>    <span class="comment">/* Set the Output Idle state */</span></div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span>    tmpcr2 |= (uint16_t)(TIM_OCInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___o_c_init_type_def.html#a2a28f2d62339e06caef12816e04a8f55">TIM_OCIdleState</a> &lt;&lt; 4);</div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span>    <span class="comment">/* Set the Output N Idle state */</span></div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span>    tmpcr2 |= (uint16_t)(TIM_OCInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___o_c_init_type_def.html#a6cbbe6eb87c2ab49e4d68fa9703ce949">TIM_OCNIdleState</a> &lt;&lt; 4);</div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span>  }</div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span>  <span class="comment">/* Write to TIMx CR2 */</span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga954eb69fd4e2e6b43ba6c80986f691d8">CR2</a> = tmpcr2;</div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span>  </div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span>  <span class="comment">/* Write to TIMx CCMR2 */</span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga22bb9f39aae46365d3ec3c5973f90039">CCMR2</a> = tmpccmrx;</div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span>  </div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span>  <span class="comment">/* Set the Capture Compare Register value */</span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#gac83441bfb8d0287080dcbd945a272a74">CCR3</a> = TIM_OCInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___o_c_init_type_def.html#ab4a2620c38029b136be560041173375d">TIM_Pulse</a>;</div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span>  </div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span>  <span class="comment">/* Write to TIMx CCER */</span></div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga2a7ebf9d3041dc20da591668d916f5bc">CCER</a> = tmpccer;</div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span>}</div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span> </div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno"><a class="line" href="group___t_i_m.html#ga64571ebbb58cac39a9e760050175f11c">  915</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___group2.html#ga64571ebbb58cac39a9e760050175f11c">TIM_OC4Init</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code hl_struct" href="struct_t_i_m___o_c_init_type_def.html">TIM_OCInitTypeDef</a>* TIM_OCInitStruct)</div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span>{</div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span>  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;</div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span>   </div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx)); </div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___output___compare__and___p_w_m__modes.html#ga93d898976e236c135bfd02a0c213c8ec">IS_TIM_OC_MODE</a>(TIM_OCInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___o_c_init_type_def.html#ad4338ed2415b0d6d19589bf72b7ba3b0">TIM_OCMode</a>));</div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___output___compare___state.html#ga5848617f830d2de688eaff50ed279679">IS_TIM_OUTPUT_STATE</a>(TIM_OCInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___o_c_init_type_def.html#a2baca9c02d214d3125635a74e8d9aee4">TIM_OutputState</a>));</div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___output___compare___polarity.html#ga1c2ee68d587d4f48d935c82fe4c3fe1e">IS_TIM_OC_POLARITY</a>(TIM_OCInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___o_c_init_type_def.html#a9ed3e2de4700d008729a916d8ba78486">TIM_OCPolarity</a>));   </div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span> </div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span>  <span class="comment">/* Disable the Channel 4: Reset the CC4E Bit */</span></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga2a7ebf9d3041dc20da591668d916f5bc">CCER</a> &amp;= (uint16_t)~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga940b041ab5975311f42f26d314a4b621">TIM_CCER_CC4E</a>;</div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span>  </div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span>  <span class="comment">/* Get the TIMx CCER register value */</span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span>  tmpccer = TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga2a7ebf9d3041dc20da591668d916f5bc">CCER</a>;</div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span>  <span class="comment">/* Get the TIMx CR2 register value */</span></div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span>  tmpcr2 =  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga954eb69fd4e2e6b43ba6c80986f691d8">CR2</a>;</div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span>  </div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span>  <span class="comment">/* Get the TIMx CCMR2 register value */</span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span>  tmpccmrx = TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga22bb9f39aae46365d3ec3c5973f90039">CCMR2</a>;</div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span>    </div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span>  <span class="comment">/* Reset the Output Compare mode and Capture/Compare selection Bits */</span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span>  tmpccmrx &amp;= (uint16_t)~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacbed61ff3ba57c7fe6d3386ce3b7af2b">TIM_CCMR2_OC4M</a>;</div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span>  tmpccmrx &amp;= (uint16_t)~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga294e216b50edd1c2f891143e1f971048">TIM_CCMR2_CC4S</a>;</div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span>  </div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span>  <span class="comment">/* Select the Output Compare Mode */</span></div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span>  tmpccmrx |= (uint16_t)(TIM_OCInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___o_c_init_type_def.html#ad4338ed2415b0d6d19589bf72b7ba3b0">TIM_OCMode</a> &lt;&lt; 8);</div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span>  </div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span>  <span class="comment">/* Reset the Output Polarity level */</span></div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span>  tmpccer &amp;= (uint16_t)~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3faf23dc47e1b0877352d7f5a00f72e1">TIM_CCER_CC4P</a>;</div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span>  <span class="comment">/* Set the Output Compare Polarity */</span></div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span>  tmpccer |= (uint16_t)(TIM_OCInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___o_c_init_type_def.html#a9ed3e2de4700d008729a916d8ba78486">TIM_OCPolarity</a> &lt;&lt; 12);</div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span>  </div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span>  <span class="comment">/* Set the Output State */</span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span>  tmpccer |= (uint16_t)(TIM_OCInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___o_c_init_type_def.html#a2baca9c02d214d3125635a74e8d9aee4">TIM_OutputState</a> &lt;&lt; 12);</div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span>  </div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span>  <span class="keywordflow">if</span>((TIMx == <a class="code hl_define" href="group___peripheral__declaration.html#ga2e87451fea8dc9380056d3cfc5ed81fb">TIM1</a>) || (TIMx == <a class="code hl_define" href="group___peripheral__declaration.html#ga9a3660400b17735e91331f256095810e">TIM8</a>))</div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span>  {</div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span>    <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___output___compare___idle___state.html#ga69c62dcc15f9d39108b19b64205d689e">IS_TIM_OCIDLE_STATE</a>(TIM_OCInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___o_c_init_type_def.html#a2a28f2d62339e06caef12816e04a8f55">TIM_OCIdleState</a>));</div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span>    <span class="comment">/* Reset the Output Compare IDLE State */</span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span>    tmpcr2 &amp;=(uint16_t) ~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad644f2f4b26e46587abedc8d3164e56e">TIM_CR2_OIS4</a>;</div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span>    <span class="comment">/* Set the Output Idle state */</span></div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span>    tmpcr2 |= (uint16_t)(TIM_OCInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___o_c_init_type_def.html#a2a28f2d62339e06caef12816e04a8f55">TIM_OCIdleState</a> &lt;&lt; 6);</div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span>  }</div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span>  <span class="comment">/* Write to TIMx CR2 */</span></div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga954eb69fd4e2e6b43ba6c80986f691d8">CR2</a> = tmpcr2;</div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span>  </div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span>  <span class="comment">/* Write to TIMx CCMR2 */</span>  </div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga22bb9f39aae46365d3ec3c5973f90039">CCMR2</a> = tmpccmrx;</div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span>    </div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span>  <span class="comment">/* Set the Capture Compare Register value */</span></div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno">  966</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga5ba381c3f312fdf5e0b4119641b3b0aa">CCR4</a> = TIM_OCInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___o_c_init_type_def.html#ab4a2620c38029b136be560041173375d">TIM_Pulse</a>;</div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno">  967</span>  </div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span>  <span class="comment">/* Write to TIMx CCER */</span></div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga2a7ebf9d3041dc20da591668d916f5bc">CCER</a> = tmpccer;</div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span>}</div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span> </div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno"><a class="line" href="group___t_i_m.html#ga394683c78ae02837882e36014e11643e">  978</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___group2.html#ga394683c78ae02837882e36014e11643e">TIM_OCStructInit</a>(<a class="code hl_struct" href="struct_t_i_m___o_c_init_type_def.html">TIM_OCInitTypeDef</a>* TIM_OCInitStruct)</div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span>{</div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span>  <span class="comment">/* Set the default configuration */</span></div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno">  981</span>  TIM_OCInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___o_c_init_type_def.html#ad4338ed2415b0d6d19589bf72b7ba3b0">TIM_OCMode</a> = <a class="code hl_define" href="group___t_i_m___output___compare__and___p_w_m__modes.html#ga54d5745fade3b2f8ea1325e7447ca760">TIM_OCMode_Timing</a>;</div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span>  TIM_OCInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___o_c_init_type_def.html#a2baca9c02d214d3125635a74e8d9aee4">TIM_OutputState</a> = <a class="code hl_define" href="group___t_i_m___output___compare___state.html#ga4ad0f484cfa16b5190654da8278940d0">TIM_OutputState_Disable</a>;</div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno">  983</span>  TIM_OCInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___o_c_init_type_def.html#a933904d2f892d0b945a908b9257fe869">TIM_OutputNState</a> = <a class="code hl_define" href="group___t_i_m___output___compare___n___state.html#gade8506a50fd6ba58273e9da81f6b0b54">TIM_OutputNState_Disable</a>;</div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span>  TIM_OCInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___o_c_init_type_def.html#ab4a2620c38029b136be560041173375d">TIM_Pulse</a> = 0x00000000;</div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span>  TIM_OCInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___o_c_init_type_def.html#a9ed3e2de4700d008729a916d8ba78486">TIM_OCPolarity</a> = <a class="code hl_define" href="group___t_i_m___output___compare___polarity.html#gaba2f2de6fd722b8973e0eddeb8644022">TIM_OCPolarity_High</a>;</div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span>  TIM_OCInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___o_c_init_type_def.html#a3e47e672810747302c9d0626ae2ccb17">TIM_OCNPolarity</a> = <a class="code hl_define" href="group___t_i_m___output___compare___polarity.html#gaba2f2de6fd722b8973e0eddeb8644022">TIM_OCPolarity_High</a>;</div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span>  TIM_OCInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___o_c_init_type_def.html#a2a28f2d62339e06caef12816e04a8f55">TIM_OCIdleState</a> = <a class="code hl_define" href="group___t_i_m___output___compare___idle___state.html#gace5465bc9e90ba7862b3af9e6cc9b97e">TIM_OCIdleState_Reset</a>;</div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span>  TIM_OCInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___o_c_init_type_def.html#a6cbbe6eb87c2ab49e4d68fa9703ce949">TIM_OCNIdleState</a> = <a class="code hl_define" href="group___t_i_m___output___compare___n___idle___state.html#ga329a32820cdba0af9c4b7a04177e8fdd">TIM_OCNIdleState_Reset</a>;</div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span>}</div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span> </div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"><a class="line" href="group___t_i_m.html#ga83ea0af5a7c1af521236ce5e4d2c42b0"> 1014</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___group2.html#ga83ea0af5a7c1af521236ce5e4d2c42b0">TIM_SelectOCxM</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_Channel, uint16_t TIM_OCMode)</div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span>{</div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span>  uint32_t tmp = 0;</div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span>  uint16_t tmp1 = 0;</div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span> </div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"> 1019</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___exported__constants.html#ga1abea04e3837b7683d8e8dc33441677f">IS_TIM_LIST1_PERIPH</a>(TIMx));</div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___channel.html#gae9721e3731e5fd983c83a9c1d32ef03d">IS_TIM_CHANNEL</a>(TIM_Channel));</div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___output___compare__and___p_w_m__modes.html#ga45f530dd241d3b0787b5c2d62cd1b98f">IS_TIM_OCM</a>(TIM_OCMode));</div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span> </div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span>  tmp = (uint32_t) TIMx;</div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span>  tmp += <a class="code hl_define" href="group___t_i_m.html#ga110aacc88d798c51d324cb360c62c538">CCMR_OFFSET</a>;</div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span> </div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span>  tmp1 = <a class="code hl_define" href="group___t_i_m.html#gac721c0fff405ca1dc4bfe9c84868e928">CCER_CCE_SET</a> &lt;&lt; (uint16_t)TIM_Channel;</div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"> 1028</span> </div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span>  <span class="comment">/* Disable the Channel: Reset the CCxE Bit */</span></div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga2a7ebf9d3041dc20da591668d916f5bc">CCER</a> &amp;= (uint16_t) ~tmp1;</div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span> </div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span>  <span class="keywordflow">if</span>((TIM_Channel == <a class="code hl_define" href="group___t_i_m___channel.html#ga69ea7f558f02c63dd1082d784d2449bd">TIM_Channel_1</a>) ||(TIM_Channel == <a class="code hl_define" href="group___t_i_m___channel.html#ga012711b19e8c91f6f352801a3dc0bcc9">TIM_Channel_3</a>))</div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span>  {</div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span>    tmp += (TIM_Channel&gt;&gt;1);</div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span> </div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span>    <span class="comment">/* Reset the OCxM bits in the CCMRx register */</span></div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span>    *(<a class="code hl_define" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) tmp &amp;= <a class="code hl_define" href="group___t_i_m.html#ga56a11432b4408650479f5c19dbbafbc8">CCMR_OC13M_MASK</a>;</div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"> 1038</span>   </div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"> 1039</span>    <span class="comment">/* Configure the OCxM bits in the CCMRx register */</span></div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span>    *(<a class="code hl_define" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) tmp |= TIM_OCMode;</div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span>  }</div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span>  {</div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span>    tmp += (uint16_t)(TIM_Channel - (uint16_t)4)&gt;&gt; (uint16_t)1;</div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span> </div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span>    <span class="comment">/* Reset the OCxM bits in the CCMRx register */</span></div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"> 1047</span>    *(<a class="code hl_define" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) tmp &amp;= <a class="code hl_define" href="group___t_i_m.html#gabd4e5a88e8b7c9dbd068bbfd9f0e6ed2">CCMR_OC24M_MASK</a>;</div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"> 1048</span>    </div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"> 1049</span>    <span class="comment">/* Configure the OCxM bits in the CCMRx register */</span></div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"> 1050</span>    *(<a class="code hl_define" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) tmp |= (uint16_t)(TIM_OCMode &lt;&lt; 8);</div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span>  }</div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span>}</div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"> 1053</span> </div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"><a class="line" href="group___t_i_m.html#ga48631e66c32bb905946664f4722b2546"> 1060</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___group2.html#ga48631e66c32bb905946664f4722b2546">TIM_SetCompare1</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint32_t Compare1)</div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"> 1061</span>{</div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"> 1062</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"> 1063</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___exported__constants.html#ga1abea04e3837b7683d8e8dc33441677f">IS_TIM_LIST1_PERIPH</a>(TIMx));</div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span> </div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"> 1065</span>  <span class="comment">/* Set the Capture Compare1 Register value */</span></div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga0dd9c06729a5eb6179c6d0d60faca7ed">CCR1</a> = Compare1;</div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span>}</div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span> </div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"><a class="line" href="group___t_i_m.html#ga3de36754f3ba5d46b9ef2bf8e77575c7"> 1076</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___group2.html#ga3de36754f3ba5d46b9ef2bf8e77575c7">TIM_SetCompare2</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint32_t Compare2)</div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"> 1077</span>{</div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"> 1078</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"> 1079</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___exported__constants.html#ga3c489ac3294f0d8f2ec097da909bc8e0">IS_TIM_LIST2_PERIPH</a>(TIMx));</div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"> 1080</span> </div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"> 1081</span>  <span class="comment">/* Set the Capture Compare2 Register value */</span></div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"> 1082</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga4d1171e9a61538424b8ef1f2571986d0">CCR2</a> = Compare2;</div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"> 1083</span>}</div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"> 1084</span> </div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"><a class="line" href="group___t_i_m.html#gac372fbbbbc20329802659dd6c6b4e051"> 1091</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___group2.html#gac372fbbbbc20329802659dd6c6b4e051">TIM_SetCompare3</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint32_t Compare3)</div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span>{</div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"> 1093</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"> 1094</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx));</div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"> 1095</span> </div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"> 1096</span>  <span class="comment">/* Set the Capture Compare3 Register value */</span></div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"> 1097</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#gac83441bfb8d0287080dcbd945a272a74">CCR3</a> = Compare3;</div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"> 1098</span>}</div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"> 1099</span> </div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"><a class="line" href="group___t_i_m.html#ga99ba6c2afa87a239c9d32a49762b4245"> 1106</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___group2.html#ga99ba6c2afa87a239c9d32a49762b4245">TIM_SetCompare4</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint32_t Compare4)</div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"> 1107</span>{</div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"> 1108</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"> 1109</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx));</div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"> 1110</span> </div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"> 1111</span>  <span class="comment">/* Set the Capture Compare4 Register value */</span></div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"> 1112</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga5ba381c3f312fdf5e0b4119641b3b0aa">CCR4</a> = Compare4;</div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"> 1113</span>}</div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"> 1114</span> </div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"><a class="line" href="group___t_i_m.html#ga4f58c12e6493a0d8b9555c9097b831d6"> 1124</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___group2.html#ga4f58c12e6493a0d8b9555c9097b831d6">TIM_ForcedOC1Config</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_ForcedAction)</div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"> 1125</span>{</div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"> 1126</span>  uint16_t tmpccmr1 = 0;</div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"> 1127</span> </div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"> 1128</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"> 1129</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___exported__constants.html#ga1abea04e3837b7683d8e8dc33441677f">IS_TIM_LIST1_PERIPH</a>(TIMx));</div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"> 1130</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___forced___action.html#gaa2cb16f281d32c95ab974dc5157bfa63">IS_TIM_FORCED_ACTION</a>(TIM_ForcedAction));</div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"> 1131</span>  tmpccmr1 = TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga9094f9bb312461d2fc1499f5f8d91c64">CCMR1</a>;</div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"> 1132</span> </div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"> 1133</span>  <span class="comment">/* Reset the OC1M Bits */</span></div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"> 1134</span>  tmpccmr1 &amp;= (uint16_t)~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6ddb3dc889733e71d812baa3873cb13b">TIM_CCMR1_OC1M</a>;</div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"> 1135</span> </div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"> 1136</span>  <span class="comment">/* Configure The Forced output Mode */</span></div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"> 1137</span>  tmpccmr1 |= TIM_ForcedAction;</div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"> 1138</span> </div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"> 1139</span>  <span class="comment">/* Write to TIMx CCMR1 register */</span></div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"> 1140</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga9094f9bb312461d2fc1499f5f8d91c64">CCMR1</a> = tmpccmr1;</div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"> 1141</span>}</div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"> 1142</span> </div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"><a class="line" href="group___t_i_m.html#ga3d2902b6fbab8dd55cd531055ffcc63d"> 1153</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___group2.html#ga3d2902b6fbab8dd55cd531055ffcc63d">TIM_ForcedOC2Config</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_ForcedAction)</div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"> 1154</span>{</div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"> 1155</span>  uint16_t tmpccmr1 = 0;</div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"> 1156</span> </div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"> 1157</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"> 1158</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___exported__constants.html#ga3c489ac3294f0d8f2ec097da909bc8e0">IS_TIM_LIST2_PERIPH</a>(TIMx));</div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"> 1159</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___forced___action.html#gaa2cb16f281d32c95ab974dc5157bfa63">IS_TIM_FORCED_ACTION</a>(TIM_ForcedAction));</div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"> 1160</span>  tmpccmr1 = TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga9094f9bb312461d2fc1499f5f8d91c64">CCMR1</a>;</div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"> 1161</span> </div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"> 1162</span>  <span class="comment">/* Reset the OC2M Bits */</span></div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"> 1163</span>  tmpccmr1 &amp;= (uint16_t)~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2326bafe64ba2ebdde908d66219eaa6f">TIM_CCMR1_OC2M</a>;</div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"> 1164</span> </div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"> 1165</span>  <span class="comment">/* Configure The Forced output Mode */</span></div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"> 1166</span>  tmpccmr1 |= (uint16_t)(TIM_ForcedAction &lt;&lt; 8);</div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"> 1167</span> </div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"> 1168</span>  <span class="comment">/* Write to TIMx CCMR1 register */</span></div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"> 1169</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga9094f9bb312461d2fc1499f5f8d91c64">CCMR1</a> = tmpccmr1;</div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"> 1170</span>}</div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"> 1171</span> </div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"><a class="line" href="group___t_i_m.html#ga920b0fb4ca44fceffd1c3e441feebd8f"> 1181</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___group2.html#ga920b0fb4ca44fceffd1c3e441feebd8f">TIM_ForcedOC3Config</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_ForcedAction)</div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"> 1182</span>{</div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"> 1183</span>  uint16_t tmpccmr2 = 0;</div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"> 1184</span> </div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"> 1185</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"> 1186</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx));</div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"> 1187</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___forced___action.html#gaa2cb16f281d32c95ab974dc5157bfa63">IS_TIM_FORCED_ACTION</a>(TIM_ForcedAction));</div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"> 1188</span> </div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"> 1189</span>  tmpccmr2 = TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga22bb9f39aae46365d3ec3c5973f90039">CCMR2</a>;</div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"> 1190</span> </div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"> 1191</span>  <span class="comment">/* Reset the OC1M Bits */</span></div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"> 1192</span>  tmpccmr2 &amp;= (uint16_t)~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga52095cae524adb237339bfee92e8168a">TIM_CCMR2_OC3M</a>;</div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"> 1193</span> </div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"> 1194</span>  <span class="comment">/* Configure The Forced output Mode */</span></div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"> 1195</span>  tmpccmr2 |= TIM_ForcedAction;</div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"> 1196</span> </div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"> 1197</span>  <span class="comment">/* Write to TIMx CCMR2 register */</span></div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"> 1198</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga22bb9f39aae46365d3ec3c5973f90039">CCMR2</a> = tmpccmr2;</div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"> 1199</span>}</div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"> 1200</span> </div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"><a class="line" href="group___t_i_m.html#gaf0a0bbe74251e56d4b835d20b0a3aa63"> 1210</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___group2.html#gaf0a0bbe74251e56d4b835d20b0a3aa63">TIM_ForcedOC4Config</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_ForcedAction)</div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"> 1211</span>{</div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"> 1212</span>  uint16_t tmpccmr2 = 0;</div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"> 1213</span> </div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"> 1214</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"> 1215</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx));</div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"> 1216</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___forced___action.html#gaa2cb16f281d32c95ab974dc5157bfa63">IS_TIM_FORCED_ACTION</a>(TIM_ForcedAction));</div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"> 1217</span>  tmpccmr2 = TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga22bb9f39aae46365d3ec3c5973f90039">CCMR2</a>;</div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"> 1218</span> </div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"> 1219</span>  <span class="comment">/* Reset the OC2M Bits */</span></div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"> 1220</span>  tmpccmr2 &amp;= (uint16_t)~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacbed61ff3ba57c7fe6d3386ce3b7af2b">TIM_CCMR2_OC4M</a>;</div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"> 1221</span> </div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"> 1222</span>  <span class="comment">/* Configure The Forced output Mode */</span></div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"> 1223</span>  tmpccmr2 |= (uint16_t)(TIM_ForcedAction &lt;&lt; 8);</div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"> 1224</span> </div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"> 1225</span>  <span class="comment">/* Write to TIMx CCMR2 register */</span></div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"> 1226</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga22bb9f39aae46365d3ec3c5973f90039">CCMR2</a> = tmpccmr2;</div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"> 1227</span>}</div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"> 1228</span> </div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"><a class="line" href="group___t_i_m.html#ga60e6c29ad8f919bef616cf8e3306dd64"> 1238</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___group2.html#ga60e6c29ad8f919bef616cf8e3306dd64">TIM_OC1PreloadConfig</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_OCPreload)</div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"> 1239</span>{</div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"> 1240</span>  uint16_t tmpccmr1 = 0;</div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"> 1241</span> </div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"> 1242</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"> 1243</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___exported__constants.html#ga1abea04e3837b7683d8e8dc33441677f">IS_TIM_LIST1_PERIPH</a>(TIMx));</div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"> 1244</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___output___compare___preload___state.html#ga48cc07c5e87b5fd7549b7668f1598ab5">IS_TIM_OCPRELOAD_STATE</a>(TIM_OCPreload));</div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"> 1245</span> </div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"> 1246</span>  tmpccmr1 = TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga9094f9bb312461d2fc1499f5f8d91c64">CCMR1</a>;</div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"> 1247</span> </div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"> 1248</span>  <span class="comment">/* Reset the OC1PE Bit */</span></div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"> 1249</span>  tmpccmr1 &amp;= (uint16_t)(~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1aa54ddf87a4b339881a8d5368ec80eb">TIM_CCMR1_OC1PE</a>);</div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"> 1250</span> </div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"> 1251</span>  <span class="comment">/* Enable or Disable the Output Compare Preload feature */</span></div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"> 1252</span>  tmpccmr1 |= TIM_OCPreload;</div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"> 1253</span> </div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"> 1254</span>  <span class="comment">/* Write to TIMx CCMR1 register */</span></div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"> 1255</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga9094f9bb312461d2fc1499f5f8d91c64">CCMR1</a> = tmpccmr1;</div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"> 1256</span>}</div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"> 1257</span> </div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"><a class="line" href="group___t_i_m.html#ga75b4614c6dd2cd52f2c5becdb6590c10"> 1268</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___group2.html#ga75b4614c6dd2cd52f2c5becdb6590c10">TIM_OC2PreloadConfig</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_OCPreload)</div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"> 1269</span>{</div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"> 1270</span>  uint16_t tmpccmr1 = 0;</div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"> 1271</span> </div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"> 1272</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"> 1273</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___exported__constants.html#ga3c489ac3294f0d8f2ec097da909bc8e0">IS_TIM_LIST2_PERIPH</a>(TIMx));</div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"> 1274</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___output___compare___preload___state.html#ga48cc07c5e87b5fd7549b7668f1598ab5">IS_TIM_OCPRELOAD_STATE</a>(TIM_OCPreload));</div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"> 1275</span> </div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"> 1276</span>  tmpccmr1 = TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga9094f9bb312461d2fc1499f5f8d91c64">CCMR1</a>;</div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"> 1277</span> </div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"> 1278</span>  <span class="comment">/* Reset the OC2PE Bit */</span></div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"> 1279</span>  tmpccmr1 &amp;= (uint16_t)(~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gabddbf508732039730125ab3e87e9d370">TIM_CCMR1_OC2PE</a>);</div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"> 1280</span> </div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"> 1281</span>  <span class="comment">/* Enable or Disable the Output Compare Preload feature */</span></div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"> 1282</span>  tmpccmr1 |= (uint16_t)(TIM_OCPreload &lt;&lt; 8);</div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"> 1283</span> </div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"> 1284</span>  <span class="comment">/* Write to TIMx CCMR1 register */</span></div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"> 1285</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga9094f9bb312461d2fc1499f5f8d91c64">CCMR1</a> = tmpccmr1;</div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"> 1286</span>}</div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"> 1287</span> </div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"><a class="line" href="group___t_i_m.html#ga8b2391685a519e60e596b7d596f86f09"> 1297</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___group2.html#ga8b2391685a519e60e596b7d596f86f09">TIM_OC3PreloadConfig</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_OCPreload)</div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"> 1298</span>{</div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"> 1299</span>  uint16_t tmpccmr2 = 0;</div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"> 1300</span> </div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"> 1301</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"> 1302</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx));</div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"> 1303</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___output___compare___preload___state.html#ga48cc07c5e87b5fd7549b7668f1598ab5">IS_TIM_OCPRELOAD_STATE</a>(TIM_OCPreload));</div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"> 1304</span> </div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"> 1305</span>  tmpccmr2 = TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga22bb9f39aae46365d3ec3c5973f90039">CCMR2</a>;</div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"> 1306</span> </div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"> 1307</span>  <span class="comment">/* Reset the OC3PE Bit */</span></div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"> 1308</span>  tmpccmr2 &amp;= (uint16_t)(~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga276fd2250d2b085b73ef51cb4c099d24">TIM_CCMR2_OC3PE</a>);</div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"> 1309</span> </div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"> 1310</span>  <span class="comment">/* Enable or Disable the Output Compare Preload feature */</span></div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"> 1311</span>  tmpccmr2 |= TIM_OCPreload;</div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"> 1312</span> </div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"> 1313</span>  <span class="comment">/* Write to TIMx CCMR2 register */</span></div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"> 1314</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga22bb9f39aae46365d3ec3c5973f90039">CCMR2</a> = tmpccmr2;</div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"> 1315</span>}</div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"> 1316</span> </div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"><a class="line" href="group___t_i_m.html#ga8bf4dfb35ff0c7b494dd96579f50b1ec"> 1326</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___group2.html#ga8bf4dfb35ff0c7b494dd96579f50b1ec">TIM_OC4PreloadConfig</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_OCPreload)</div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"> 1327</span>{</div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"> 1328</span>  uint16_t tmpccmr2 = 0;</div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"> 1329</span> </div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"> 1330</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"> 1331</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx));</div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"> 1332</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___output___compare___preload___state.html#ga48cc07c5e87b5fd7549b7668f1598ab5">IS_TIM_OCPRELOAD_STATE</a>(TIM_OCPreload));</div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"> 1333</span> </div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"> 1334</span>  tmpccmr2 = TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga22bb9f39aae46365d3ec3c5973f90039">CCMR2</a>;</div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"> 1335</span> </div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"> 1336</span>  <span class="comment">/* Reset the OC4PE Bit */</span></div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"> 1337</span>  tmpccmr2 &amp;= (uint16_t)(~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3e951cd3f6593e321cf79b662a1deaaa">TIM_CCMR2_OC4PE</a>);</div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"> 1338</span> </div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"> 1339</span>  <span class="comment">/* Enable or Disable the Output Compare Preload feature */</span></div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"> 1340</span>  tmpccmr2 |= (uint16_t)(TIM_OCPreload &lt;&lt; 8);</div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"> 1341</span> </div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"> 1342</span>  <span class="comment">/* Write to TIMx CCMR2 register */</span></div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"> 1343</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga22bb9f39aae46365d3ec3c5973f90039">CCMR2</a> = tmpccmr2;</div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"> 1344</span>}</div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"> 1345</span> </div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"><a class="line" href="group___t_i_m.html#gaec82031ca62f31f5483195c09752a83a"> 1355</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___group2.html#gaec82031ca62f31f5483195c09752a83a">TIM_OC1FastConfig</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_OCFast)</div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"> 1356</span>{</div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"> 1357</span>  uint16_t tmpccmr1 = 0;</div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"> 1358</span> </div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"> 1359</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"> 1360</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___exported__constants.html#ga1abea04e3837b7683d8e8dc33441677f">IS_TIM_LIST1_PERIPH</a>(TIMx));</div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"> 1361</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___output___compare___fast___state.html#ga65ad85cb4ba48660e8f519a1f6c298d2">IS_TIM_OCFAST_STATE</a>(TIM_OCFast));</div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"> 1362</span> </div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"> 1363</span>  <span class="comment">/* Get the TIMx CCMR1 register value */</span></div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"> 1364</span>  tmpccmr1 = TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga9094f9bb312461d2fc1499f5f8d91c64">CCMR1</a>;</div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"> 1365</span> </div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"> 1366</span>  <span class="comment">/* Reset the OC1FE Bit */</span></div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"> 1367</span>  tmpccmr1 &amp;= (uint16_t)~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab9c5878e85ce02c22d8a374deebd1b6e">TIM_CCMR1_OC1FE</a>;</div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"> 1368</span> </div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"> 1369</span>  <span class="comment">/* Enable or Disable the Output Compare Fast Bit */</span></div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"> 1370</span>  tmpccmr1 |= TIM_OCFast;</div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"> 1371</span> </div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"> 1372</span>  <span class="comment">/* Write to TIMx CCMR1 */</span></div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"> 1373</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga9094f9bb312461d2fc1499f5f8d91c64">CCMR1</a> = tmpccmr1;</div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"> 1374</span>}</div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"> 1375</span> </div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"><a class="line" href="group___t_i_m.html#ga413359c87f46c69f1ffe2dc8fb3a65e7"> 1386</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___group2.html#ga413359c87f46c69f1ffe2dc8fb3a65e7">TIM_OC2FastConfig</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_OCFast)</div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"> 1387</span>{</div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"> 1388</span>  uint16_t tmpccmr1 = 0;</div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"> 1389</span> </div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"> 1390</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"> 1391</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___exported__constants.html#ga3c489ac3294f0d8f2ec097da909bc8e0">IS_TIM_LIST2_PERIPH</a>(TIMx));</div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"> 1392</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___output___compare___fast___state.html#ga65ad85cb4ba48660e8f519a1f6c298d2">IS_TIM_OCFAST_STATE</a>(TIM_OCFast));</div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"> 1393</span> </div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"> 1394</span>  <span class="comment">/* Get the TIMx CCMR1 register value */</span></div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"> 1395</span>  tmpccmr1 = TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga9094f9bb312461d2fc1499f5f8d91c64">CCMR1</a>;</div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"> 1396</span> </div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"> 1397</span>  <span class="comment">/* Reset the OC2FE Bit */</span></div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"> 1398</span>  tmpccmr1 &amp;= (uint16_t)(~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3bf610cf77c3c6c936ce7c4f85992e6c">TIM_CCMR1_OC2FE</a>);</div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"> 1399</span> </div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"> 1400</span>  <span class="comment">/* Enable or Disable the Output Compare Fast Bit */</span></div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"> 1401</span>  tmpccmr1 |= (uint16_t)(TIM_OCFast &lt;&lt; 8);</div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"> 1402</span> </div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"> 1403</span>  <span class="comment">/* Write to TIMx CCMR1 */</span></div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"> 1404</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga9094f9bb312461d2fc1499f5f8d91c64">CCMR1</a> = tmpccmr1;</div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"> 1405</span>}</div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"> 1406</span> </div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"><a class="line" href="group___t_i_m.html#gab2f3698e6e56bd9b0a4be7056ba789e1"> 1416</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___group2.html#gab2f3698e6e56bd9b0a4be7056ba789e1">TIM_OC3FastConfig</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_OCFast)</div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"> 1417</span>{</div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"> 1418</span>  uint16_t tmpccmr2 = 0;</div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"> 1419</span>  </div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"> 1420</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"> 1421</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx));</div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"> 1422</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___output___compare___fast___state.html#ga65ad85cb4ba48660e8f519a1f6c298d2">IS_TIM_OCFAST_STATE</a>(TIM_OCFast));</div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"> 1423</span> </div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"> 1424</span>  <span class="comment">/* Get the TIMx CCMR2 register value */</span></div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"> 1425</span>  tmpccmr2 = TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga22bb9f39aae46365d3ec3c5973f90039">CCMR2</a>;</div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"> 1426</span> </div>
<div class="line"><a id="l01427" name="l01427"></a><span class="lineno"> 1427</span>  <span class="comment">/* Reset the OC3FE Bit */</span></div>
<div class="line"><a id="l01428" name="l01428"></a><span class="lineno"> 1428</span>  tmpccmr2 &amp;= (uint16_t)~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae6d8d2847058747ce23a648668ce4dba">TIM_CCMR2_OC3FE</a>;</div>
<div class="line"><a id="l01429" name="l01429"></a><span class="lineno"> 1429</span> </div>
<div class="line"><a id="l01430" name="l01430"></a><span class="lineno"> 1430</span>  <span class="comment">/* Enable or Disable the Output Compare Fast Bit */</span></div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"> 1431</span>  tmpccmr2 |= TIM_OCFast;</div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"> 1432</span> </div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"> 1433</span>  <span class="comment">/* Write to TIMx CCMR2 */</span></div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"> 1434</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga22bb9f39aae46365d3ec3c5973f90039">CCMR2</a> = tmpccmr2;</div>
<div class="line"><a id="l01435" name="l01435"></a><span class="lineno"> 1435</span>}</div>
<div class="line"><a id="l01436" name="l01436"></a><span class="lineno"> 1436</span> </div>
<div class="line"><a id="l01446" name="l01446"></a><span class="lineno"><a class="line" href="group___t_i_m.html#ga58279a04e8ea5333f1079d3cce8dde12"> 1446</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___group2.html#ga58279a04e8ea5333f1079d3cce8dde12">TIM_OC4FastConfig</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_OCFast)</div>
<div class="line"><a id="l01447" name="l01447"></a><span class="lineno"> 1447</span>{</div>
<div class="line"><a id="l01448" name="l01448"></a><span class="lineno"> 1448</span>  uint16_t tmpccmr2 = 0;</div>
<div class="line"><a id="l01449" name="l01449"></a><span class="lineno"> 1449</span> </div>
<div class="line"><a id="l01450" name="l01450"></a><span class="lineno"> 1450</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01451" name="l01451"></a><span class="lineno"> 1451</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx));</div>
<div class="line"><a id="l01452" name="l01452"></a><span class="lineno"> 1452</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___output___compare___fast___state.html#ga65ad85cb4ba48660e8f519a1f6c298d2">IS_TIM_OCFAST_STATE</a>(TIM_OCFast));</div>
<div class="line"><a id="l01453" name="l01453"></a><span class="lineno"> 1453</span> </div>
<div class="line"><a id="l01454" name="l01454"></a><span class="lineno"> 1454</span>  <span class="comment">/* Get the TIMx CCMR2 register value */</span></div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"> 1455</span>  tmpccmr2 = TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga22bb9f39aae46365d3ec3c5973f90039">CCMR2</a>;</div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"> 1456</span> </div>
<div class="line"><a id="l01457" name="l01457"></a><span class="lineno"> 1457</span>  <span class="comment">/* Reset the OC4FE Bit */</span></div>
<div class="line"><a id="l01458" name="l01458"></a><span class="lineno"> 1458</span>  tmpccmr2 &amp;= (uint16_t)(~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga70dc197250c2699d470aea1a7a42ad57">TIM_CCMR2_OC4FE</a>);</div>
<div class="line"><a id="l01459" name="l01459"></a><span class="lineno"> 1459</span> </div>
<div class="line"><a id="l01460" name="l01460"></a><span class="lineno"> 1460</span>  <span class="comment">/* Enable or Disable the Output Compare Fast Bit */</span></div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"> 1461</span>  tmpccmr2 |= (uint16_t)(TIM_OCFast &lt;&lt; 8);</div>
<div class="line"><a id="l01462" name="l01462"></a><span class="lineno"> 1462</span> </div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"> 1463</span>  <span class="comment">/* Write to TIMx CCMR2 */</span></div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"> 1464</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga22bb9f39aae46365d3ec3c5973f90039">CCMR2</a> = tmpccmr2;</div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"> 1465</span>}</div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"> 1466</span> </div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"><a class="line" href="group___t_i_m.html#ga34e926cd8a99cfcc7480b2d6de5118b6"> 1476</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___group2.html#ga34e926cd8a99cfcc7480b2d6de5118b6">TIM_ClearOC1Ref</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_OCClear)</div>
<div class="line"><a id="l01477" name="l01477"></a><span class="lineno"> 1477</span>{</div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"> 1478</span>  uint16_t tmpccmr1 = 0;</div>
<div class="line"><a id="l01479" name="l01479"></a><span class="lineno"> 1479</span> </div>
<div class="line"><a id="l01480" name="l01480"></a><span class="lineno"> 1480</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01481" name="l01481"></a><span class="lineno"> 1481</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___exported__constants.html#ga1abea04e3837b7683d8e8dc33441677f">IS_TIM_LIST1_PERIPH</a>(TIMx));</div>
<div class="line"><a id="l01482" name="l01482"></a><span class="lineno"> 1482</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___output___compare___clear___state.html#ga5297586b42da9263ac4f767c83202fed">IS_TIM_OCCLEAR_STATE</a>(TIM_OCClear));</div>
<div class="line"><a id="l01483" name="l01483"></a><span class="lineno"> 1483</span> </div>
<div class="line"><a id="l01484" name="l01484"></a><span class="lineno"> 1484</span>  tmpccmr1 = TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga9094f9bb312461d2fc1499f5f8d91c64">CCMR1</a>;</div>
<div class="line"><a id="l01485" name="l01485"></a><span class="lineno"> 1485</span> </div>
<div class="line"><a id="l01486" name="l01486"></a><span class="lineno"> 1486</span>  <span class="comment">/* Reset the OC1CE Bit */</span></div>
<div class="line"><a id="l01487" name="l01487"></a><span class="lineno"> 1487</span>  tmpccmr1 &amp;= (uint16_t)~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8f44c50cf9928d2afab014e2ca29baba">TIM_CCMR1_OC1CE</a>;</div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"> 1488</span> </div>
<div class="line"><a id="l01489" name="l01489"></a><span class="lineno"> 1489</span>  <span class="comment">/* Enable or Disable the Output Compare Clear Bit */</span></div>
<div class="line"><a id="l01490" name="l01490"></a><span class="lineno"> 1490</span>  tmpccmr1 |= TIM_OCClear;</div>
<div class="line"><a id="l01491" name="l01491"></a><span class="lineno"> 1491</span> </div>
<div class="line"><a id="l01492" name="l01492"></a><span class="lineno"> 1492</span>  <span class="comment">/* Write to TIMx CCMR1 register */</span></div>
<div class="line"><a id="l01493" name="l01493"></a><span class="lineno"> 1493</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga9094f9bb312461d2fc1499f5f8d91c64">CCMR1</a> = tmpccmr1;</div>
<div class="line"><a id="l01494" name="l01494"></a><span class="lineno"> 1494</span>}</div>
<div class="line"><a id="l01495" name="l01495"></a><span class="lineno"> 1495</span> </div>
<div class="line"><a id="l01506" name="l01506"></a><span class="lineno"><a class="line" href="group___t_i_m.html#gac474ebc815d24c8a589969e0c68b27b0"> 1506</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___group2.html#gac474ebc815d24c8a589969e0c68b27b0">TIM_ClearOC2Ref</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_OCClear)</div>
<div class="line"><a id="l01507" name="l01507"></a><span class="lineno"> 1507</span>{</div>
<div class="line"><a id="l01508" name="l01508"></a><span class="lineno"> 1508</span>  uint16_t tmpccmr1 = 0;</div>
<div class="line"><a id="l01509" name="l01509"></a><span class="lineno"> 1509</span> </div>
<div class="line"><a id="l01510" name="l01510"></a><span class="lineno"> 1510</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01511" name="l01511"></a><span class="lineno"> 1511</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___exported__constants.html#ga3c489ac3294f0d8f2ec097da909bc8e0">IS_TIM_LIST2_PERIPH</a>(TIMx));</div>
<div class="line"><a id="l01512" name="l01512"></a><span class="lineno"> 1512</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___output___compare___clear___state.html#ga5297586b42da9263ac4f767c83202fed">IS_TIM_OCCLEAR_STATE</a>(TIM_OCClear));</div>
<div class="line"><a id="l01513" name="l01513"></a><span class="lineno"> 1513</span> </div>
<div class="line"><a id="l01514" name="l01514"></a><span class="lineno"> 1514</span>  tmpccmr1 = TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga9094f9bb312461d2fc1499f5f8d91c64">CCMR1</a>;</div>
<div class="line"><a id="l01515" name="l01515"></a><span class="lineno"> 1515</span> </div>
<div class="line"><a id="l01516" name="l01516"></a><span class="lineno"> 1516</span>  <span class="comment">/* Reset the OC2CE Bit */</span></div>
<div class="line"><a id="l01517" name="l01517"></a><span class="lineno"> 1517</span>  tmpccmr1 &amp;= (uint16_t)~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga19a8dd4ea04d262ec4e97b5c7a8677a5">TIM_CCMR1_OC2CE</a>;</div>
<div class="line"><a id="l01518" name="l01518"></a><span class="lineno"> 1518</span> </div>
<div class="line"><a id="l01519" name="l01519"></a><span class="lineno"> 1519</span>  <span class="comment">/* Enable or Disable the Output Compare Clear Bit */</span></div>
<div class="line"><a id="l01520" name="l01520"></a><span class="lineno"> 1520</span>  tmpccmr1 |= (uint16_t)(TIM_OCClear &lt;&lt; 8);</div>
<div class="line"><a id="l01521" name="l01521"></a><span class="lineno"> 1521</span> </div>
<div class="line"><a id="l01522" name="l01522"></a><span class="lineno"> 1522</span>  <span class="comment">/* Write to TIMx CCMR1 register */</span></div>
<div class="line"><a id="l01523" name="l01523"></a><span class="lineno"> 1523</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga9094f9bb312461d2fc1499f5f8d91c64">CCMR1</a> = tmpccmr1;</div>
<div class="line"><a id="l01524" name="l01524"></a><span class="lineno"> 1524</span>}</div>
<div class="line"><a id="l01525" name="l01525"></a><span class="lineno"> 1525</span> </div>
<div class="line"><a id="l01535" name="l01535"></a><span class="lineno"><a class="line" href="group___t_i_m.html#ga0bd9476a14bd346c319945ec4fa2bc67"> 1535</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___group2.html#ga0bd9476a14bd346c319945ec4fa2bc67">TIM_ClearOC3Ref</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_OCClear)</div>
<div class="line"><a id="l01536" name="l01536"></a><span class="lineno"> 1536</span>{</div>
<div class="line"><a id="l01537" name="l01537"></a><span class="lineno"> 1537</span>  uint16_t tmpccmr2 = 0;</div>
<div class="line"><a id="l01538" name="l01538"></a><span class="lineno"> 1538</span> </div>
<div class="line"><a id="l01539" name="l01539"></a><span class="lineno"> 1539</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01540" name="l01540"></a><span class="lineno"> 1540</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx));</div>
<div class="line"><a id="l01541" name="l01541"></a><span class="lineno"> 1541</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___output___compare___clear___state.html#ga5297586b42da9263ac4f767c83202fed">IS_TIM_OCCLEAR_STATE</a>(TIM_OCClear));</div>
<div class="line"><a id="l01542" name="l01542"></a><span class="lineno"> 1542</span> </div>
<div class="line"><a id="l01543" name="l01543"></a><span class="lineno"> 1543</span>  tmpccmr2 = TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga22bb9f39aae46365d3ec3c5973f90039">CCMR2</a>;</div>
<div class="line"><a id="l01544" name="l01544"></a><span class="lineno"> 1544</span> </div>
<div class="line"><a id="l01545" name="l01545"></a><span class="lineno"> 1545</span>  <span class="comment">/* Reset the OC3CE Bit */</span></div>
<div class="line"><a id="l01546" name="l01546"></a><span class="lineno"> 1546</span>  tmpccmr2 &amp;= (uint16_t)~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4209d414df704ce96c54abb2ea2df66a">TIM_CCMR2_OC3CE</a>;</div>
<div class="line"><a id="l01547" name="l01547"></a><span class="lineno"> 1547</span> </div>
<div class="line"><a id="l01548" name="l01548"></a><span class="lineno"> 1548</span>  <span class="comment">/* Enable or Disable the Output Compare Clear Bit */</span></div>
<div class="line"><a id="l01549" name="l01549"></a><span class="lineno"> 1549</span>  tmpccmr2 |= TIM_OCClear;</div>
<div class="line"><a id="l01550" name="l01550"></a><span class="lineno"> 1550</span> </div>
<div class="line"><a id="l01551" name="l01551"></a><span class="lineno"> 1551</span>  <span class="comment">/* Write to TIMx CCMR2 register */</span></div>
<div class="line"><a id="l01552" name="l01552"></a><span class="lineno"> 1552</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga22bb9f39aae46365d3ec3c5973f90039">CCMR2</a> = tmpccmr2;</div>
<div class="line"><a id="l01553" name="l01553"></a><span class="lineno"> 1553</span>}</div>
<div class="line"><a id="l01554" name="l01554"></a><span class="lineno"> 1554</span> </div>
<div class="line"><a id="l01564" name="l01564"></a><span class="lineno"><a class="line" href="group___t_i_m.html#gaeee5fa66b26e7c6f71850272dc3028f3"> 1564</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___group2.html#gaeee5fa66b26e7c6f71850272dc3028f3">TIM_ClearOC4Ref</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_OCClear)</div>
<div class="line"><a id="l01565" name="l01565"></a><span class="lineno"> 1565</span>{</div>
<div class="line"><a id="l01566" name="l01566"></a><span class="lineno"> 1566</span>  uint16_t tmpccmr2 = 0;</div>
<div class="line"><a id="l01567" name="l01567"></a><span class="lineno"> 1567</span> </div>
<div class="line"><a id="l01568" name="l01568"></a><span class="lineno"> 1568</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01569" name="l01569"></a><span class="lineno"> 1569</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx));</div>
<div class="line"><a id="l01570" name="l01570"></a><span class="lineno"> 1570</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___output___compare___clear___state.html#ga5297586b42da9263ac4f767c83202fed">IS_TIM_OCCLEAR_STATE</a>(TIM_OCClear));</div>
<div class="line"><a id="l01571" name="l01571"></a><span class="lineno"> 1571</span> </div>
<div class="line"><a id="l01572" name="l01572"></a><span class="lineno"> 1572</span>  tmpccmr2 = TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga22bb9f39aae46365d3ec3c5973f90039">CCMR2</a>;</div>
<div class="line"><a id="l01573" name="l01573"></a><span class="lineno"> 1573</span> </div>
<div class="line"><a id="l01574" name="l01574"></a><span class="lineno"> 1574</span>  <span class="comment">/* Reset the OC4CE Bit */</span></div>
<div class="line"><a id="l01575" name="l01575"></a><span class="lineno"> 1575</span>  tmpccmr2 &amp;= (uint16_t)~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1447dfe94bdd234382bb1f43307ea5c3">TIM_CCMR2_OC4CE</a>;</div>
<div class="line"><a id="l01576" name="l01576"></a><span class="lineno"> 1576</span> </div>
<div class="line"><a id="l01577" name="l01577"></a><span class="lineno"> 1577</span>  <span class="comment">/* Enable or Disable the Output Compare Clear Bit */</span></div>
<div class="line"><a id="l01578" name="l01578"></a><span class="lineno"> 1578</span>  tmpccmr2 |= (uint16_t)(TIM_OCClear &lt;&lt; 8);</div>
<div class="line"><a id="l01579" name="l01579"></a><span class="lineno"> 1579</span> </div>
<div class="line"><a id="l01580" name="l01580"></a><span class="lineno"> 1580</span>  <span class="comment">/* Write to TIMx CCMR2 register */</span></div>
<div class="line"><a id="l01581" name="l01581"></a><span class="lineno"> 1581</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga22bb9f39aae46365d3ec3c5973f90039">CCMR2</a> = tmpccmr2;</div>
<div class="line"><a id="l01582" name="l01582"></a><span class="lineno"> 1582</span>}</div>
<div class="line"><a id="l01583" name="l01583"></a><span class="lineno"> 1583</span> </div>
<div class="line"><a id="l01593" name="l01593"></a><span class="lineno"><a class="line" href="group___t_i_m.html#ga03878f78163485c8a3508cff2111c297"> 1593</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___group2.html#ga03878f78163485c8a3508cff2111c297">TIM_OC1PolarityConfig</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_OCPolarity)</div>
<div class="line"><a id="l01594" name="l01594"></a><span class="lineno"> 1594</span>{</div>
<div class="line"><a id="l01595" name="l01595"></a><span class="lineno"> 1595</span>  uint16_t tmpccer = 0;</div>
<div class="line"><a id="l01596" name="l01596"></a><span class="lineno"> 1596</span> </div>
<div class="line"><a id="l01597" name="l01597"></a><span class="lineno"> 1597</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01598" name="l01598"></a><span class="lineno"> 1598</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___exported__constants.html#ga1abea04e3837b7683d8e8dc33441677f">IS_TIM_LIST1_PERIPH</a>(TIMx));</div>
<div class="line"><a id="l01599" name="l01599"></a><span class="lineno"> 1599</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___output___compare___polarity.html#ga1c2ee68d587d4f48d935c82fe4c3fe1e">IS_TIM_OC_POLARITY</a>(TIM_OCPolarity));</div>
<div class="line"><a id="l01600" name="l01600"></a><span class="lineno"> 1600</span> </div>
<div class="line"><a id="l01601" name="l01601"></a><span class="lineno"> 1601</span>  tmpccer = TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga2a7ebf9d3041dc20da591668d916f5bc">CCER</a>;</div>
<div class="line"><a id="l01602" name="l01602"></a><span class="lineno"> 1602</span> </div>
<div class="line"><a id="l01603" name="l01603"></a><span class="lineno"> 1603</span>  <span class="comment">/* Set or Reset the CC1P Bit */</span></div>
<div class="line"><a id="l01604" name="l01604"></a><span class="lineno"> 1604</span>  tmpccer &amp;= (uint16_t)(~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a>);</div>
<div class="line"><a id="l01605" name="l01605"></a><span class="lineno"> 1605</span>  tmpccer |= TIM_OCPolarity;</div>
<div class="line"><a id="l01606" name="l01606"></a><span class="lineno"> 1606</span> </div>
<div class="line"><a id="l01607" name="l01607"></a><span class="lineno"> 1607</span>  <span class="comment">/* Write to TIMx CCER register */</span></div>
<div class="line"><a id="l01608" name="l01608"></a><span class="lineno"> 1608</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga2a7ebf9d3041dc20da591668d916f5bc">CCER</a> = tmpccer;</div>
<div class="line"><a id="l01609" name="l01609"></a><span class="lineno"> 1609</span>}</div>
<div class="line"><a id="l01610" name="l01610"></a><span class="lineno"> 1610</span> </div>
<div class="line"><a id="l01620" name="l01620"></a><span class="lineno"><a class="line" href="group___t_i_m.html#ga3cb91578e7dd34ea7d09862482960445"> 1620</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___group2.html#ga3cb91578e7dd34ea7d09862482960445">TIM_OC1NPolarityConfig</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_OCNPolarity)</div>
<div class="line"><a id="l01621" name="l01621"></a><span class="lineno"> 1621</span>{</div>
<div class="line"><a id="l01622" name="l01622"></a><span class="lineno"> 1622</span>  uint16_t tmpccer = 0;</div>
<div class="line"><a id="l01623" name="l01623"></a><span class="lineno"> 1623</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01624" name="l01624"></a><span class="lineno"> 1624</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___exported__constants.html#ga9c2699fd3d0c0901f8ac706c3d2dfe10">IS_TIM_LIST4_PERIPH</a>(TIMx));</div>
<div class="line"><a id="l01625" name="l01625"></a><span class="lineno"> 1625</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___output___compare___n___polarity.html#gad7385dee1d2b6ce0daf23ceaac4439cd">IS_TIM_OCN_POLARITY</a>(TIM_OCNPolarity));</div>
<div class="line"><a id="l01626" name="l01626"></a><span class="lineno"> 1626</span>   </div>
<div class="line"><a id="l01627" name="l01627"></a><span class="lineno"> 1627</span>  tmpccer = TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga2a7ebf9d3041dc20da591668d916f5bc">CCER</a>;</div>
<div class="line"><a id="l01628" name="l01628"></a><span class="lineno"> 1628</span> </div>
<div class="line"><a id="l01629" name="l01629"></a><span class="lineno"> 1629</span>  <span class="comment">/* Set or Reset the CC1NP Bit */</span></div>
<div class="line"><a id="l01630" name="l01630"></a><span class="lineno"> 1630</span>  tmpccer &amp;= (uint16_t)~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a>;</div>
<div class="line"><a id="l01631" name="l01631"></a><span class="lineno"> 1631</span>  tmpccer |= TIM_OCNPolarity;</div>
<div class="line"><a id="l01632" name="l01632"></a><span class="lineno"> 1632</span> </div>
<div class="line"><a id="l01633" name="l01633"></a><span class="lineno"> 1633</span>  <span class="comment">/* Write to TIMx CCER register */</span></div>
<div class="line"><a id="l01634" name="l01634"></a><span class="lineno"> 1634</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga2a7ebf9d3041dc20da591668d916f5bc">CCER</a> = tmpccer;</div>
<div class="line"><a id="l01635" name="l01635"></a><span class="lineno"> 1635</span>}</div>
<div class="line"><a id="l01636" name="l01636"></a><span class="lineno"> 1636</span> </div>
<div class="line"><a id="l01647" name="l01647"></a><span class="lineno"><a class="line" href="group___t_i_m.html#ga6831cacaac1ef50291af94db94450797"> 1647</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___group2.html#ga6831cacaac1ef50291af94db94450797">TIM_OC2PolarityConfig</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_OCPolarity)</div>
<div class="line"><a id="l01648" name="l01648"></a><span class="lineno"> 1648</span>{</div>
<div class="line"><a id="l01649" name="l01649"></a><span class="lineno"> 1649</span>  uint16_t tmpccer = 0;</div>
<div class="line"><a id="l01650" name="l01650"></a><span class="lineno"> 1650</span> </div>
<div class="line"><a id="l01651" name="l01651"></a><span class="lineno"> 1651</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01652" name="l01652"></a><span class="lineno"> 1652</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___exported__constants.html#ga3c489ac3294f0d8f2ec097da909bc8e0">IS_TIM_LIST2_PERIPH</a>(TIMx));</div>
<div class="line"><a id="l01653" name="l01653"></a><span class="lineno"> 1653</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___output___compare___polarity.html#ga1c2ee68d587d4f48d935c82fe4c3fe1e">IS_TIM_OC_POLARITY</a>(TIM_OCPolarity));</div>
<div class="line"><a id="l01654" name="l01654"></a><span class="lineno"> 1654</span> </div>
<div class="line"><a id="l01655" name="l01655"></a><span class="lineno"> 1655</span>  tmpccer = TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga2a7ebf9d3041dc20da591668d916f5bc">CCER</a>;</div>
<div class="line"><a id="l01656" name="l01656"></a><span class="lineno"> 1656</span> </div>
<div class="line"><a id="l01657" name="l01657"></a><span class="lineno"> 1657</span>  <span class="comment">/* Set or Reset the CC2P Bit */</span></div>
<div class="line"><a id="l01658" name="l01658"></a><span class="lineno"> 1658</span>  tmpccer &amp;= (uint16_t)(~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3136c6e776c6066509d298b6a9b34912">TIM_CCER_CC2P</a>);</div>
<div class="line"><a id="l01659" name="l01659"></a><span class="lineno"> 1659</span>  tmpccer |= (uint16_t)(TIM_OCPolarity &lt;&lt; 4);</div>
<div class="line"><a id="l01660" name="l01660"></a><span class="lineno"> 1660</span> </div>
<div class="line"><a id="l01661" name="l01661"></a><span class="lineno"> 1661</span>  <span class="comment">/* Write to TIMx CCER register */</span></div>
<div class="line"><a id="l01662" name="l01662"></a><span class="lineno"> 1662</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga2a7ebf9d3041dc20da591668d916f5bc">CCER</a> = tmpccer;</div>
<div class="line"><a id="l01663" name="l01663"></a><span class="lineno"> 1663</span>}</div>
<div class="line"><a id="l01664" name="l01664"></a><span class="lineno"> 1664</span> </div>
<div class="line"><a id="l01674" name="l01674"></a><span class="lineno"><a class="line" href="group___t_i_m.html#ga2fa6ea3a89f446b52b4e699272b70cad"> 1674</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___group2.html#ga2fa6ea3a89f446b52b4e699272b70cad">TIM_OC2NPolarityConfig</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_OCNPolarity)</div>
<div class="line"><a id="l01675" name="l01675"></a><span class="lineno"> 1675</span>{</div>
<div class="line"><a id="l01676" name="l01676"></a><span class="lineno"> 1676</span>  uint16_t tmpccer = 0;</div>
<div class="line"><a id="l01677" name="l01677"></a><span class="lineno"> 1677</span> </div>
<div class="line"><a id="l01678" name="l01678"></a><span class="lineno"> 1678</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01679" name="l01679"></a><span class="lineno"> 1679</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___exported__constants.html#ga9c2699fd3d0c0901f8ac706c3d2dfe10">IS_TIM_LIST4_PERIPH</a>(TIMx));</div>
<div class="line"><a id="l01680" name="l01680"></a><span class="lineno"> 1680</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___output___compare___n___polarity.html#gad7385dee1d2b6ce0daf23ceaac4439cd">IS_TIM_OCN_POLARITY</a>(TIM_OCNPolarity));</div>
<div class="line"><a id="l01681" name="l01681"></a><span class="lineno"> 1681</span>  </div>
<div class="line"><a id="l01682" name="l01682"></a><span class="lineno"> 1682</span>  tmpccer = TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga2a7ebf9d3041dc20da591668d916f5bc">CCER</a>;</div>
<div class="line"><a id="l01683" name="l01683"></a><span class="lineno"> 1683</span> </div>
<div class="line"><a id="l01684" name="l01684"></a><span class="lineno"> 1684</span>  <span class="comment">/* Set or Reset the CC2NP Bit */</span></div>
<div class="line"><a id="l01685" name="l01685"></a><span class="lineno"> 1685</span>  tmpccer &amp;= (uint16_t)~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga387de559d8b16b16f3934fddd2aa969f">TIM_CCER_CC2NP</a>;</div>
<div class="line"><a id="l01686" name="l01686"></a><span class="lineno"> 1686</span>  tmpccer |= (uint16_t)(TIM_OCNPolarity &lt;&lt; 4);</div>
<div class="line"><a id="l01687" name="l01687"></a><span class="lineno"> 1687</span> </div>
<div class="line"><a id="l01688" name="l01688"></a><span class="lineno"> 1688</span>  <span class="comment">/* Write to TIMx CCER register */</span></div>
<div class="line"><a id="l01689" name="l01689"></a><span class="lineno"> 1689</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga2a7ebf9d3041dc20da591668d916f5bc">CCER</a> = tmpccer;</div>
<div class="line"><a id="l01690" name="l01690"></a><span class="lineno"> 1690</span>}</div>
<div class="line"><a id="l01691" name="l01691"></a><span class="lineno"> 1691</span> </div>
<div class="line"><a id="l01701" name="l01701"></a><span class="lineno"><a class="line" href="group___t_i_m.html#ga1ef43b03fe666495e80aac9741ae7ab0"> 1701</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___group2.html#ga1ef43b03fe666495e80aac9741ae7ab0">TIM_OC3PolarityConfig</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_OCPolarity)</div>
<div class="line"><a id="l01702" name="l01702"></a><span class="lineno"> 1702</span>{</div>
<div class="line"><a id="l01703" name="l01703"></a><span class="lineno"> 1703</span>  uint16_t tmpccer = 0;</div>
<div class="line"><a id="l01704" name="l01704"></a><span class="lineno"> 1704</span> </div>
<div class="line"><a id="l01705" name="l01705"></a><span class="lineno"> 1705</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01706" name="l01706"></a><span class="lineno"> 1706</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx));</div>
<div class="line"><a id="l01707" name="l01707"></a><span class="lineno"> 1707</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___output___compare___polarity.html#ga1c2ee68d587d4f48d935c82fe4c3fe1e">IS_TIM_OC_POLARITY</a>(TIM_OCPolarity));</div>
<div class="line"><a id="l01708" name="l01708"></a><span class="lineno"> 1708</span> </div>
<div class="line"><a id="l01709" name="l01709"></a><span class="lineno"> 1709</span>  tmpccer = TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga2a7ebf9d3041dc20da591668d916f5bc">CCER</a>;</div>
<div class="line"><a id="l01710" name="l01710"></a><span class="lineno"> 1710</span> </div>
<div class="line"><a id="l01711" name="l01711"></a><span class="lineno"> 1711</span>  <span class="comment">/* Set or Reset the CC3P Bit */</span></div>
<div class="line"><a id="l01712" name="l01712"></a><span class="lineno"> 1712</span>  tmpccer &amp;= (uint16_t)~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6220a5cd34c7a7a39e10c854aa00d2e5">TIM_CCER_CC3P</a>;</div>
<div class="line"><a id="l01713" name="l01713"></a><span class="lineno"> 1713</span>  tmpccer |= (uint16_t)(TIM_OCPolarity &lt;&lt; 8);</div>
<div class="line"><a id="l01714" name="l01714"></a><span class="lineno"> 1714</span> </div>
<div class="line"><a id="l01715" name="l01715"></a><span class="lineno"> 1715</span>  <span class="comment">/* Write to TIMx CCER register */</span></div>
<div class="line"><a id="l01716" name="l01716"></a><span class="lineno"> 1716</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga2a7ebf9d3041dc20da591668d916f5bc">CCER</a> = tmpccer;</div>
<div class="line"><a id="l01717" name="l01717"></a><span class="lineno"> 1717</span>}</div>
<div class="line"><a id="l01718" name="l01718"></a><span class="lineno"> 1718</span> </div>
<div class="line"><a id="l01728" name="l01728"></a><span class="lineno"><a class="line" href="group___t_i_m.html#gac710acc5b682e892584fc6f089f61dc2"> 1728</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___group2.html#gac710acc5b682e892584fc6f089f61dc2">TIM_OC3NPolarityConfig</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_OCNPolarity)</div>
<div class="line"><a id="l01729" name="l01729"></a><span class="lineno"> 1729</span>{</div>
<div class="line"><a id="l01730" name="l01730"></a><span class="lineno"> 1730</span>  uint16_t tmpccer = 0;</div>
<div class="line"><a id="l01731" name="l01731"></a><span class="lineno"> 1731</span> </div>
<div class="line"><a id="l01732" name="l01732"></a><span class="lineno"> 1732</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01733" name="l01733"></a><span class="lineno"> 1733</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___exported__constants.html#ga9c2699fd3d0c0901f8ac706c3d2dfe10">IS_TIM_LIST4_PERIPH</a>(TIMx));</div>
<div class="line"><a id="l01734" name="l01734"></a><span class="lineno"> 1734</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___output___compare___n___polarity.html#gad7385dee1d2b6ce0daf23ceaac4439cd">IS_TIM_OCN_POLARITY</a>(TIM_OCNPolarity));</div>
<div class="line"><a id="l01735" name="l01735"></a><span class="lineno"> 1735</span>    </div>
<div class="line"><a id="l01736" name="l01736"></a><span class="lineno"> 1736</span>  tmpccer = TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga2a7ebf9d3041dc20da591668d916f5bc">CCER</a>;</div>
<div class="line"><a id="l01737" name="l01737"></a><span class="lineno"> 1737</span> </div>
<div class="line"><a id="l01738" name="l01738"></a><span class="lineno"> 1738</span>  <span class="comment">/* Set or Reset the CC3NP Bit */</span></div>
<div class="line"><a id="l01739" name="l01739"></a><span class="lineno"> 1739</span>  tmpccer &amp;= (uint16_t)~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4029686d3307111d3f9f4400e29e4521">TIM_CCER_CC3NP</a>;</div>
<div class="line"><a id="l01740" name="l01740"></a><span class="lineno"> 1740</span>  tmpccer |= (uint16_t)(TIM_OCNPolarity &lt;&lt; 8);</div>
<div class="line"><a id="l01741" name="l01741"></a><span class="lineno"> 1741</span> </div>
<div class="line"><a id="l01742" name="l01742"></a><span class="lineno"> 1742</span>  <span class="comment">/* Write to TIMx CCER register */</span></div>
<div class="line"><a id="l01743" name="l01743"></a><span class="lineno"> 1743</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga2a7ebf9d3041dc20da591668d916f5bc">CCER</a> = tmpccer;</div>
<div class="line"><a id="l01744" name="l01744"></a><span class="lineno"> 1744</span>}</div>
<div class="line"><a id="l01745" name="l01745"></a><span class="lineno"> 1745</span> </div>
<div class="line"><a id="l01755" name="l01755"></a><span class="lineno"><a class="line" href="group___t_i_m.html#gad678410f7c7244f83daad93ce9d1056e"> 1755</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___group2.html#gad678410f7c7244f83daad93ce9d1056e">TIM_OC4PolarityConfig</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_OCPolarity)</div>
<div class="line"><a id="l01756" name="l01756"></a><span class="lineno"> 1756</span>{</div>
<div class="line"><a id="l01757" name="l01757"></a><span class="lineno"> 1757</span>  uint16_t tmpccer = 0;</div>
<div class="line"><a id="l01758" name="l01758"></a><span class="lineno"> 1758</span> </div>
<div class="line"><a id="l01759" name="l01759"></a><span class="lineno"> 1759</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01760" name="l01760"></a><span class="lineno"> 1760</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx));</div>
<div class="line"><a id="l01761" name="l01761"></a><span class="lineno"> 1761</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___output___compare___polarity.html#ga1c2ee68d587d4f48d935c82fe4c3fe1e">IS_TIM_OC_POLARITY</a>(TIM_OCPolarity));</div>
<div class="line"><a id="l01762" name="l01762"></a><span class="lineno"> 1762</span> </div>
<div class="line"><a id="l01763" name="l01763"></a><span class="lineno"> 1763</span>  tmpccer = TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga2a7ebf9d3041dc20da591668d916f5bc">CCER</a>;</div>
<div class="line"><a id="l01764" name="l01764"></a><span class="lineno"> 1764</span> </div>
<div class="line"><a id="l01765" name="l01765"></a><span class="lineno"> 1765</span>  <span class="comment">/* Set or Reset the CC4P Bit */</span></div>
<div class="line"><a id="l01766" name="l01766"></a><span class="lineno"> 1766</span>  tmpccer &amp;= (uint16_t)~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3faf23dc47e1b0877352d7f5a00f72e1">TIM_CCER_CC4P</a>;</div>
<div class="line"><a id="l01767" name="l01767"></a><span class="lineno"> 1767</span>  tmpccer |= (uint16_t)(TIM_OCPolarity &lt;&lt; 12);</div>
<div class="line"><a id="l01768" name="l01768"></a><span class="lineno"> 1768</span> </div>
<div class="line"><a id="l01769" name="l01769"></a><span class="lineno"> 1769</span>  <span class="comment">/* Write to TIMx CCER register */</span></div>
<div class="line"><a id="l01770" name="l01770"></a><span class="lineno"> 1770</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga2a7ebf9d3041dc20da591668d916f5bc">CCER</a> = tmpccer;</div>
<div class="line"><a id="l01771" name="l01771"></a><span class="lineno"> 1771</span>}</div>
<div class="line"><a id="l01772" name="l01772"></a><span class="lineno"> 1772</span> </div>
<div class="line"><a id="l01786" name="l01786"></a><span class="lineno"><a class="line" href="group___t_i_m.html#ga3ecc4647d9ede261beb5e0535cf29ebb"> 1786</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___group2.html#ga3ecc4647d9ede261beb5e0535cf29ebb">TIM_CCxCmd</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCx)</div>
<div class="line"><a id="l01787" name="l01787"></a><span class="lineno"> 1787</span>{</div>
<div class="line"><a id="l01788" name="l01788"></a><span class="lineno"> 1788</span>  uint16_t tmp = 0;</div>
<div class="line"><a id="l01789" name="l01789"></a><span class="lineno"> 1789</span> </div>
<div class="line"><a id="l01790" name="l01790"></a><span class="lineno"> 1790</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01791" name="l01791"></a><span class="lineno"> 1791</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___exported__constants.html#ga1abea04e3837b7683d8e8dc33441677f">IS_TIM_LIST1_PERIPH</a>(TIMx)); </div>
<div class="line"><a id="l01792" name="l01792"></a><span class="lineno"> 1792</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___channel.html#gae9721e3731e5fd983c83a9c1d32ef03d">IS_TIM_CHANNEL</a>(TIM_Channel));</div>
<div class="line"><a id="l01793" name="l01793"></a><span class="lineno"> 1793</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___capture___compare___state.html#ga5b7461e8c9c25f6fa082118c95b02ba1">IS_TIM_CCX</a>(TIM_CCx));</div>
<div class="line"><a id="l01794" name="l01794"></a><span class="lineno"> 1794</span> </div>
<div class="line"><a id="l01795" name="l01795"></a><span class="lineno"> 1795</span>  tmp = <a class="code hl_define" href="group___t_i_m.html#gac721c0fff405ca1dc4bfe9c84868e928">CCER_CCE_SET</a> &lt;&lt; TIM_Channel;</div>
<div class="line"><a id="l01796" name="l01796"></a><span class="lineno"> 1796</span> </div>
<div class="line"><a id="l01797" name="l01797"></a><span class="lineno"> 1797</span>  <span class="comment">/* Reset the CCxE Bit */</span></div>
<div class="line"><a id="l01798" name="l01798"></a><span class="lineno"> 1798</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga2a7ebf9d3041dc20da591668d916f5bc">CCER</a> &amp;= (uint16_t)~ tmp;</div>
<div class="line"><a id="l01799" name="l01799"></a><span class="lineno"> 1799</span> </div>
<div class="line"><a id="l01800" name="l01800"></a><span class="lineno"> 1800</span>  <span class="comment">/* Set or reset the CCxE Bit */</span> </div>
<div class="line"><a id="l01801" name="l01801"></a><span class="lineno"> 1801</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga2a7ebf9d3041dc20da591668d916f5bc">CCER</a> |=  (uint16_t)(TIM_CCx &lt;&lt; TIM_Channel);</div>
<div class="line"><a id="l01802" name="l01802"></a><span class="lineno"> 1802</span>}</div>
<div class="line"><a id="l01803" name="l01803"></a><span class="lineno"> 1803</span> </div>
<div class="line"><a id="l01816" name="l01816"></a><span class="lineno"><a class="line" href="group___t_i_m.html#ga304ff7c8a1615498da749bf2507e9f2b"> 1816</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___group2.html#ga304ff7c8a1615498da749bf2507e9f2b">TIM_CCxNCmd</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCxN)</div>
<div class="line"><a id="l01817" name="l01817"></a><span class="lineno"> 1817</span>{</div>
<div class="line"><a id="l01818" name="l01818"></a><span class="lineno"> 1818</span>  uint16_t tmp = 0;</div>
<div class="line"><a id="l01819" name="l01819"></a><span class="lineno"> 1819</span> </div>
<div class="line"><a id="l01820" name="l01820"></a><span class="lineno"> 1820</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01821" name="l01821"></a><span class="lineno"> 1821</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___exported__constants.html#ga9c2699fd3d0c0901f8ac706c3d2dfe10">IS_TIM_LIST4_PERIPH</a>(TIMx));</div>
<div class="line"><a id="l01822" name="l01822"></a><span class="lineno"> 1822</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___channel.html#ga6f44459b7dfc4138bbc2c3795311c48c">IS_TIM_COMPLEMENTARY_CHANNEL</a>(TIM_Channel));</div>
<div class="line"><a id="l01823" name="l01823"></a><span class="lineno"> 1823</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___capture___compare___n___state.html#gad5a9f961e44c8d7c24066ac37ec79cbc">IS_TIM_CCXN</a>(TIM_CCxN));</div>
<div class="line"><a id="l01824" name="l01824"></a><span class="lineno"> 1824</span> </div>
<div class="line"><a id="l01825" name="l01825"></a><span class="lineno"> 1825</span>  tmp = <a class="code hl_define" href="group___t_i_m.html#ga82e4fa29e85adee9247914e00323fe34">CCER_CCNE_SET</a> &lt;&lt; TIM_Channel;</div>
<div class="line"><a id="l01826" name="l01826"></a><span class="lineno"> 1826</span> </div>
<div class="line"><a id="l01827" name="l01827"></a><span class="lineno"> 1827</span>  <span class="comment">/* Reset the CCxNE Bit */</span></div>
<div class="line"><a id="l01828" name="l01828"></a><span class="lineno"> 1828</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga2a7ebf9d3041dc20da591668d916f5bc">CCER</a> &amp;= (uint16_t) ~tmp;</div>
<div class="line"><a id="l01829" name="l01829"></a><span class="lineno"> 1829</span> </div>
<div class="line"><a id="l01830" name="l01830"></a><span class="lineno"> 1830</span>  <span class="comment">/* Set or reset the CCxNE Bit */</span> </div>
<div class="line"><a id="l01831" name="l01831"></a><span class="lineno"> 1831</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga2a7ebf9d3041dc20da591668d916f5bc">CCER</a> |=  (uint16_t)(TIM_CCxN &lt;&lt; TIM_Channel);</div>
<div class="line"><a id="l01832" name="l01832"></a><span class="lineno"> 1832</span>}</div>
<div class="line"><a id="l01900" name="l01900"></a><span class="lineno"><a class="line" href="group___t_i_m.html#ga9e6a153dd6552e4e1188eba227316f7f"> 1900</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___group3.html#ga9e6a153dd6552e4e1188eba227316f7f">TIM_ICInit</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code hl_struct" href="struct_t_i_m___i_c_init_type_def.html">TIM_ICInitTypeDef</a>* TIM_ICInitStruct)</div>
<div class="line"><a id="l01901" name="l01901"></a><span class="lineno"> 1901</span>{</div>
<div class="line"><a id="l01902" name="l01902"></a><span class="lineno"> 1902</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01903" name="l01903"></a><span class="lineno"> 1903</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___exported__constants.html#ga1abea04e3837b7683d8e8dc33441677f">IS_TIM_LIST1_PERIPH</a>(TIMx));</div>
<div class="line"><a id="l01904" name="l01904"></a><span class="lineno"> 1904</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___input___capture___polarity.html#ga6aff2fe442fd9662a0bb8731134cda89">IS_TIM_IC_POLARITY</a>(TIM_ICInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___i_c_init_type_def.html#a234c284efc36c0cc15a2ed0fb4435557">TIM_ICPolarity</a>));</div>
<div class="line"><a id="l01905" name="l01905"></a><span class="lineno"> 1905</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___input___capture___selection.html#ga623d8592109f4702829ae7fc3806bcb8">IS_TIM_IC_SELECTION</a>(TIM_ICInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___i_c_init_type_def.html#a00b9a72e895a43dc18c69c96a149f080">TIM_ICSelection</a>));</div>
<div class="line"><a id="l01906" name="l01906"></a><span class="lineno"> 1906</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___input___capture___prescaler.html#ga91d219d7a210eb0a4bb49d72bda6b321">IS_TIM_IC_PRESCALER</a>(TIM_ICInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___i_c_init_type_def.html#ac61c7fc999ace295ac81b304cabd61e0">TIM_ICPrescaler</a>));</div>
<div class="line"><a id="l01907" name="l01907"></a><span class="lineno"> 1907</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___input___capture___filer___value.html#ga19ecc5fc2e1ce1697c3dbbb9809ca243">IS_TIM_IC_FILTER</a>(TIM_ICInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___i_c_init_type_def.html#a72539caa6e965e4fa89e3b21b188cf26">TIM_ICFilter</a>));</div>
<div class="line"><a id="l01908" name="l01908"></a><span class="lineno"> 1908</span>  </div>
<div class="line"><a id="l01909" name="l01909"></a><span class="lineno"> 1909</span>  <span class="keywordflow">if</span> (TIM_ICInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___i_c_init_type_def.html#ab9404ee3d95aaa7a478ed99562c736d2">TIM_Channel</a> == <a class="code hl_define" href="group___t_i_m___channel.html#ga69ea7f558f02c63dd1082d784d2449bd">TIM_Channel_1</a>)</div>
<div class="line"><a id="l01910" name="l01910"></a><span class="lineno"> 1910</span>  {</div>
<div class="line"><a id="l01911" name="l01911"></a><span class="lineno"> 1911</span>    <span class="comment">/* TI1 Configuration */</span></div>
<div class="line"><a id="l01912" name="l01912"></a><span class="lineno"> 1912</span>    TI1_Config(TIMx, TIM_ICInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___i_c_init_type_def.html#a234c284efc36c0cc15a2ed0fb4435557">TIM_ICPolarity</a>,</div>
<div class="line"><a id="l01913" name="l01913"></a><span class="lineno"> 1913</span>               TIM_ICInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___i_c_init_type_def.html#a00b9a72e895a43dc18c69c96a149f080">TIM_ICSelection</a>,</div>
<div class="line"><a id="l01914" name="l01914"></a><span class="lineno"> 1914</span>               TIM_ICInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___i_c_init_type_def.html#a72539caa6e965e4fa89e3b21b188cf26">TIM_ICFilter</a>);</div>
<div class="line"><a id="l01915" name="l01915"></a><span class="lineno"> 1915</span>    <span class="comment">/* Set the Input Capture Prescaler value */</span></div>
<div class="line"><a id="l01916" name="l01916"></a><span class="lineno"> 1916</span>    <a class="code hl_function" href="group___t_i_m___group3.html#gaf0f684dea88e222de9689d8ed0ca8805">TIM_SetIC1Prescaler</a>(TIMx, TIM_ICInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___i_c_init_type_def.html#ac61c7fc999ace295ac81b304cabd61e0">TIM_ICPrescaler</a>);</div>
<div class="line"><a id="l01917" name="l01917"></a><span class="lineno"> 1917</span>  }</div>
<div class="line"><a id="l01918" name="l01918"></a><span class="lineno"> 1918</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TIM_ICInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___i_c_init_type_def.html#ab9404ee3d95aaa7a478ed99562c736d2">TIM_Channel</a> == <a class="code hl_define" href="group___t_i_m___channel.html#ga03d7da8269a87a560f68985b4bd80931">TIM_Channel_2</a>)</div>
<div class="line"><a id="l01919" name="l01919"></a><span class="lineno"> 1919</span>  {</div>
<div class="line"><a id="l01920" name="l01920"></a><span class="lineno"> 1920</span>    <span class="comment">/* TI2 Configuration */</span></div>
<div class="line"><a id="l01921" name="l01921"></a><span class="lineno"> 1921</span>    <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___exported__constants.html#ga3c489ac3294f0d8f2ec097da909bc8e0">IS_TIM_LIST2_PERIPH</a>(TIMx));</div>
<div class="line"><a id="l01922" name="l01922"></a><span class="lineno"> 1922</span>    TI2_Config(TIMx, TIM_ICInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___i_c_init_type_def.html#a234c284efc36c0cc15a2ed0fb4435557">TIM_ICPolarity</a>,</div>
<div class="line"><a id="l01923" name="l01923"></a><span class="lineno"> 1923</span>               TIM_ICInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___i_c_init_type_def.html#a00b9a72e895a43dc18c69c96a149f080">TIM_ICSelection</a>,</div>
<div class="line"><a id="l01924" name="l01924"></a><span class="lineno"> 1924</span>               TIM_ICInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___i_c_init_type_def.html#a72539caa6e965e4fa89e3b21b188cf26">TIM_ICFilter</a>);</div>
<div class="line"><a id="l01925" name="l01925"></a><span class="lineno"> 1925</span>    <span class="comment">/* Set the Input Capture Prescaler value */</span></div>
<div class="line"><a id="l01926" name="l01926"></a><span class="lineno"> 1926</span>    <a class="code hl_function" href="group___t_i_m___group3.html#ga3cc4869b5fe73271808512c89322a325">TIM_SetIC2Prescaler</a>(TIMx, TIM_ICInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___i_c_init_type_def.html#ac61c7fc999ace295ac81b304cabd61e0">TIM_ICPrescaler</a>);</div>
<div class="line"><a id="l01927" name="l01927"></a><span class="lineno"> 1927</span>  }</div>
<div class="line"><a id="l01928" name="l01928"></a><span class="lineno"> 1928</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TIM_ICInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___i_c_init_type_def.html#ab9404ee3d95aaa7a478ed99562c736d2">TIM_Channel</a> == <a class="code hl_define" href="group___t_i_m___channel.html#ga012711b19e8c91f6f352801a3dc0bcc9">TIM_Channel_3</a>)</div>
<div class="line"><a id="l01929" name="l01929"></a><span class="lineno"> 1929</span>  {</div>
<div class="line"><a id="l01930" name="l01930"></a><span class="lineno"> 1930</span>    <span class="comment">/* TI3 Configuration */</span></div>
<div class="line"><a id="l01931" name="l01931"></a><span class="lineno"> 1931</span>    <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx));</div>
<div class="line"><a id="l01932" name="l01932"></a><span class="lineno"> 1932</span>    TI3_Config(TIMx,  TIM_ICInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___i_c_init_type_def.html#a234c284efc36c0cc15a2ed0fb4435557">TIM_ICPolarity</a>,</div>
<div class="line"><a id="l01933" name="l01933"></a><span class="lineno"> 1933</span>               TIM_ICInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___i_c_init_type_def.html#a00b9a72e895a43dc18c69c96a149f080">TIM_ICSelection</a>,</div>
<div class="line"><a id="l01934" name="l01934"></a><span class="lineno"> 1934</span>               TIM_ICInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___i_c_init_type_def.html#a72539caa6e965e4fa89e3b21b188cf26">TIM_ICFilter</a>);</div>
<div class="line"><a id="l01935" name="l01935"></a><span class="lineno"> 1935</span>    <span class="comment">/* Set the Input Capture Prescaler value */</span></div>
<div class="line"><a id="l01936" name="l01936"></a><span class="lineno"> 1936</span>    <a class="code hl_function" href="group___t_i_m___group3.html#ga76f906383b8132ebe00dffadb70cf7f9">TIM_SetIC3Prescaler</a>(TIMx, TIM_ICInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___i_c_init_type_def.html#ac61c7fc999ace295ac81b304cabd61e0">TIM_ICPrescaler</a>);</div>
<div class="line"><a id="l01937" name="l01937"></a><span class="lineno"> 1937</span>  }</div>
<div class="line"><a id="l01938" name="l01938"></a><span class="lineno"> 1938</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01939" name="l01939"></a><span class="lineno"> 1939</span>  {</div>
<div class="line"><a id="l01940" name="l01940"></a><span class="lineno"> 1940</span>    <span class="comment">/* TI4 Configuration */</span></div>
<div class="line"><a id="l01941" name="l01941"></a><span class="lineno"> 1941</span>    <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx));</div>
<div class="line"><a id="l01942" name="l01942"></a><span class="lineno"> 1942</span>    TI4_Config(TIMx, TIM_ICInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___i_c_init_type_def.html#a234c284efc36c0cc15a2ed0fb4435557">TIM_ICPolarity</a>,</div>
<div class="line"><a id="l01943" name="l01943"></a><span class="lineno"> 1943</span>               TIM_ICInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___i_c_init_type_def.html#a00b9a72e895a43dc18c69c96a149f080">TIM_ICSelection</a>,</div>
<div class="line"><a id="l01944" name="l01944"></a><span class="lineno"> 1944</span>               TIM_ICInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___i_c_init_type_def.html#a72539caa6e965e4fa89e3b21b188cf26">TIM_ICFilter</a>);</div>
<div class="line"><a id="l01945" name="l01945"></a><span class="lineno"> 1945</span>    <span class="comment">/* Set the Input Capture Prescaler value */</span></div>
<div class="line"><a id="l01946" name="l01946"></a><span class="lineno"> 1946</span>    <a class="code hl_function" href="group___t_i_m___group3.html#ga0f2c784271356d6b64b8c0da64dbdbc2">TIM_SetIC4Prescaler</a>(TIMx, TIM_ICInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___i_c_init_type_def.html#ac61c7fc999ace295ac81b304cabd61e0">TIM_ICPrescaler</a>);</div>
<div class="line"><a id="l01947" name="l01947"></a><span class="lineno"> 1947</span>  }</div>
<div class="line"><a id="l01948" name="l01948"></a><span class="lineno"> 1948</span>}</div>
<div class="line"><a id="l01949" name="l01949"></a><span class="lineno"> 1949</span> </div>
<div class="line"><a id="l01956" name="l01956"></a><span class="lineno"><a class="line" href="group___t_i_m.html#ga5005dac8e4e8a4c7fc2a0ef05b77cc50"> 1956</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___group3.html#ga5005dac8e4e8a4c7fc2a0ef05b77cc50">TIM_ICStructInit</a>(<a class="code hl_struct" href="struct_t_i_m___i_c_init_type_def.html">TIM_ICInitTypeDef</a>* TIM_ICInitStruct)</div>
<div class="line"><a id="l01957" name="l01957"></a><span class="lineno"> 1957</span>{</div>
<div class="line"><a id="l01958" name="l01958"></a><span class="lineno"> 1958</span>  <span class="comment">/* Set the default configuration */</span></div>
<div class="line"><a id="l01959" name="l01959"></a><span class="lineno"> 1959</span>  TIM_ICInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___i_c_init_type_def.html#ab9404ee3d95aaa7a478ed99562c736d2">TIM_Channel</a> = <a class="code hl_define" href="group___t_i_m___channel.html#ga69ea7f558f02c63dd1082d784d2449bd">TIM_Channel_1</a>;</div>
<div class="line"><a id="l01960" name="l01960"></a><span class="lineno"> 1960</span>  TIM_ICInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___i_c_init_type_def.html#a234c284efc36c0cc15a2ed0fb4435557">TIM_ICPolarity</a> = <a class="code hl_define" href="group___t_i_m___input___capture___polarity.html#gabe598596b7dbcac446a4918105fa95a6">TIM_ICPolarity_Rising</a>;</div>
<div class="line"><a id="l01961" name="l01961"></a><span class="lineno"> 1961</span>  TIM_ICInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___i_c_init_type_def.html#a00b9a72e895a43dc18c69c96a149f080">TIM_ICSelection</a> = <a class="code hl_define" href="group___t_i_m___input___capture___selection.html#ga3d38876044457b7faefe951d367ac8c3">TIM_ICSelection_DirectTI</a>;</div>
<div class="line"><a id="l01962" name="l01962"></a><span class="lineno"> 1962</span>  TIM_ICInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___i_c_init_type_def.html#ac61c7fc999ace295ac81b304cabd61e0">TIM_ICPrescaler</a> = <a class="code hl_define" href="group___t_i_m___input___capture___prescaler.html#ga8acb44abe3147d883685c1f9f1ce410e">TIM_ICPSC_DIV1</a>;</div>
<div class="line"><a id="l01963" name="l01963"></a><span class="lineno"> 1963</span>  TIM_ICInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___i_c_init_type_def.html#a72539caa6e965e4fa89e3b21b188cf26">TIM_ICFilter</a> = 0x00;</div>
<div class="line"><a id="l01964" name="l01964"></a><span class="lineno"> 1964</span>}</div>
<div class="line"><a id="l01965" name="l01965"></a><span class="lineno"> 1965</span> </div>
<div class="line"><a id="l01975" name="l01975"></a><span class="lineno"><a class="line" href="group___t_i_m.html#gaa71f9296556310f85628d6c748a06475"> 1975</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___group3.html#gaa71f9296556310f85628d6c748a06475">TIM_PWMIConfig</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code hl_struct" href="struct_t_i_m___i_c_init_type_def.html">TIM_ICInitTypeDef</a>* TIM_ICInitStruct)</div>
<div class="line"><a id="l01976" name="l01976"></a><span class="lineno"> 1976</span>{</div>
<div class="line"><a id="l01977" name="l01977"></a><span class="lineno"> 1977</span>  uint16_t icoppositepolarity = <a class="code hl_define" href="group___t_i_m___input___capture___polarity.html#gabe598596b7dbcac446a4918105fa95a6">TIM_ICPolarity_Rising</a>;</div>
<div class="line"><a id="l01978" name="l01978"></a><span class="lineno"> 1978</span>  uint16_t icoppositeselection = <a class="code hl_define" href="group___t_i_m___input___capture___selection.html#ga3d38876044457b7faefe951d367ac8c3">TIM_ICSelection_DirectTI</a>;</div>
<div class="line"><a id="l01979" name="l01979"></a><span class="lineno"> 1979</span> </div>
<div class="line"><a id="l01980" name="l01980"></a><span class="lineno"> 1980</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01981" name="l01981"></a><span class="lineno"> 1981</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___exported__constants.html#ga3c489ac3294f0d8f2ec097da909bc8e0">IS_TIM_LIST2_PERIPH</a>(TIMx));</div>
<div class="line"><a id="l01982" name="l01982"></a><span class="lineno"> 1982</span> </div>
<div class="line"><a id="l01983" name="l01983"></a><span class="lineno"> 1983</span>  <span class="comment">/* Select the Opposite Input Polarity */</span></div>
<div class="line"><a id="l01984" name="l01984"></a><span class="lineno"> 1984</span>  <span class="keywordflow">if</span> (TIM_ICInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___i_c_init_type_def.html#a234c284efc36c0cc15a2ed0fb4435557">TIM_ICPolarity</a> == <a class="code hl_define" href="group___t_i_m___input___capture___polarity.html#gabe598596b7dbcac446a4918105fa95a6">TIM_ICPolarity_Rising</a>)</div>
<div class="line"><a id="l01985" name="l01985"></a><span class="lineno"> 1985</span>  {</div>
<div class="line"><a id="l01986" name="l01986"></a><span class="lineno"> 1986</span>    icoppositepolarity = <a class="code hl_define" href="group___t_i_m___input___capture___polarity.html#ga70c6f5ed30a236bac4c690928e742243">TIM_ICPolarity_Falling</a>;</div>
<div class="line"><a id="l01987" name="l01987"></a><span class="lineno"> 1987</span>  }</div>
<div class="line"><a id="l01988" name="l01988"></a><span class="lineno"> 1988</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01989" name="l01989"></a><span class="lineno"> 1989</span>  {</div>
<div class="line"><a id="l01990" name="l01990"></a><span class="lineno"> 1990</span>    icoppositepolarity = <a class="code hl_define" href="group___t_i_m___input___capture___polarity.html#gabe598596b7dbcac446a4918105fa95a6">TIM_ICPolarity_Rising</a>;</div>
<div class="line"><a id="l01991" name="l01991"></a><span class="lineno"> 1991</span>  }</div>
<div class="line"><a id="l01992" name="l01992"></a><span class="lineno"> 1992</span>  <span class="comment">/* Select the Opposite Input */</span></div>
<div class="line"><a id="l01993" name="l01993"></a><span class="lineno"> 1993</span>  <span class="keywordflow">if</span> (TIM_ICInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___i_c_init_type_def.html#a00b9a72e895a43dc18c69c96a149f080">TIM_ICSelection</a> == <a class="code hl_define" href="group___t_i_m___input___capture___selection.html#ga3d38876044457b7faefe951d367ac8c3">TIM_ICSelection_DirectTI</a>)</div>
<div class="line"><a id="l01994" name="l01994"></a><span class="lineno"> 1994</span>  {</div>
<div class="line"><a id="l01995" name="l01995"></a><span class="lineno"> 1995</span>    icoppositeselection = <a class="code hl_define" href="group___t_i_m___input___capture___selection.html#ga2289b684133ac0b81ddfcd860d01b144">TIM_ICSelection_IndirectTI</a>;</div>
<div class="line"><a id="l01996" name="l01996"></a><span class="lineno"> 1996</span>  }</div>
<div class="line"><a id="l01997" name="l01997"></a><span class="lineno"> 1997</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01998" name="l01998"></a><span class="lineno"> 1998</span>  {</div>
<div class="line"><a id="l01999" name="l01999"></a><span class="lineno"> 1999</span>    icoppositeselection = <a class="code hl_define" href="group___t_i_m___input___capture___selection.html#ga3d38876044457b7faefe951d367ac8c3">TIM_ICSelection_DirectTI</a>;</div>
<div class="line"><a id="l02000" name="l02000"></a><span class="lineno"> 2000</span>  }</div>
<div class="line"><a id="l02001" name="l02001"></a><span class="lineno"> 2001</span>  <span class="keywordflow">if</span> (TIM_ICInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___i_c_init_type_def.html#ab9404ee3d95aaa7a478ed99562c736d2">TIM_Channel</a> == <a class="code hl_define" href="group___t_i_m___channel.html#ga69ea7f558f02c63dd1082d784d2449bd">TIM_Channel_1</a>)</div>
<div class="line"><a id="l02002" name="l02002"></a><span class="lineno"> 2002</span>  {</div>
<div class="line"><a id="l02003" name="l02003"></a><span class="lineno"> 2003</span>    <span class="comment">/* TI1 Configuration */</span></div>
<div class="line"><a id="l02004" name="l02004"></a><span class="lineno"> 2004</span>    TI1_Config(TIMx, TIM_ICInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___i_c_init_type_def.html#a234c284efc36c0cc15a2ed0fb4435557">TIM_ICPolarity</a>, TIM_ICInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___i_c_init_type_def.html#a00b9a72e895a43dc18c69c96a149f080">TIM_ICSelection</a>,</div>
<div class="line"><a id="l02005" name="l02005"></a><span class="lineno"> 2005</span>               TIM_ICInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___i_c_init_type_def.html#a72539caa6e965e4fa89e3b21b188cf26">TIM_ICFilter</a>);</div>
<div class="line"><a id="l02006" name="l02006"></a><span class="lineno"> 2006</span>    <span class="comment">/* Set the Input Capture Prescaler value */</span></div>
<div class="line"><a id="l02007" name="l02007"></a><span class="lineno"> 2007</span>    <a class="code hl_function" href="group___t_i_m___group3.html#gaf0f684dea88e222de9689d8ed0ca8805">TIM_SetIC1Prescaler</a>(TIMx, TIM_ICInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___i_c_init_type_def.html#ac61c7fc999ace295ac81b304cabd61e0">TIM_ICPrescaler</a>);</div>
<div class="line"><a id="l02008" name="l02008"></a><span class="lineno"> 2008</span>    <span class="comment">/* TI2 Configuration */</span></div>
<div class="line"><a id="l02009" name="l02009"></a><span class="lineno"> 2009</span>    TI2_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___i_c_init_type_def.html#a72539caa6e965e4fa89e3b21b188cf26">TIM_ICFilter</a>);</div>
<div class="line"><a id="l02010" name="l02010"></a><span class="lineno"> 2010</span>    <span class="comment">/* Set the Input Capture Prescaler value */</span></div>
<div class="line"><a id="l02011" name="l02011"></a><span class="lineno"> 2011</span>    <a class="code hl_function" href="group___t_i_m___group3.html#ga3cc4869b5fe73271808512c89322a325">TIM_SetIC2Prescaler</a>(TIMx, TIM_ICInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___i_c_init_type_def.html#ac61c7fc999ace295ac81b304cabd61e0">TIM_ICPrescaler</a>);</div>
<div class="line"><a id="l02012" name="l02012"></a><span class="lineno"> 2012</span>  }</div>
<div class="line"><a id="l02013" name="l02013"></a><span class="lineno"> 2013</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02014" name="l02014"></a><span class="lineno"> 2014</span>  { </div>
<div class="line"><a id="l02015" name="l02015"></a><span class="lineno"> 2015</span>    <span class="comment">/* TI2 Configuration */</span></div>
<div class="line"><a id="l02016" name="l02016"></a><span class="lineno"> 2016</span>    TI2_Config(TIMx, TIM_ICInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___i_c_init_type_def.html#a234c284efc36c0cc15a2ed0fb4435557">TIM_ICPolarity</a>, TIM_ICInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___i_c_init_type_def.html#a00b9a72e895a43dc18c69c96a149f080">TIM_ICSelection</a>,</div>
<div class="line"><a id="l02017" name="l02017"></a><span class="lineno"> 2017</span>               TIM_ICInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___i_c_init_type_def.html#a72539caa6e965e4fa89e3b21b188cf26">TIM_ICFilter</a>);</div>
<div class="line"><a id="l02018" name="l02018"></a><span class="lineno"> 2018</span>    <span class="comment">/* Set the Input Capture Prescaler value */</span></div>
<div class="line"><a id="l02019" name="l02019"></a><span class="lineno"> 2019</span>    <a class="code hl_function" href="group___t_i_m___group3.html#ga3cc4869b5fe73271808512c89322a325">TIM_SetIC2Prescaler</a>(TIMx, TIM_ICInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___i_c_init_type_def.html#ac61c7fc999ace295ac81b304cabd61e0">TIM_ICPrescaler</a>);</div>
<div class="line"><a id="l02020" name="l02020"></a><span class="lineno"> 2020</span>    <span class="comment">/* TI1 Configuration */</span></div>
<div class="line"><a id="l02021" name="l02021"></a><span class="lineno"> 2021</span>    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___i_c_init_type_def.html#a72539caa6e965e4fa89e3b21b188cf26">TIM_ICFilter</a>);</div>
<div class="line"><a id="l02022" name="l02022"></a><span class="lineno"> 2022</span>    <span class="comment">/* Set the Input Capture Prescaler value */</span></div>
<div class="line"><a id="l02023" name="l02023"></a><span class="lineno"> 2023</span>    <a class="code hl_function" href="group___t_i_m___group3.html#gaf0f684dea88e222de9689d8ed0ca8805">TIM_SetIC1Prescaler</a>(TIMx, TIM_ICInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___i_c_init_type_def.html#ac61c7fc999ace295ac81b304cabd61e0">TIM_ICPrescaler</a>);</div>
<div class="line"><a id="l02024" name="l02024"></a><span class="lineno"> 2024</span>  }</div>
<div class="line"><a id="l02025" name="l02025"></a><span class="lineno"> 2025</span>}</div>
<div class="line"><a id="l02026" name="l02026"></a><span class="lineno"> 2026</span> </div>
<div class="line"><a id="l02032" name="l02032"></a><span class="lineno"><a class="line" href="group___t_i_m.html#ga6bd39ca543305ff0cd06fce0f678d94d"> 2032</a></span>uint32_t <a class="code hl_function" href="group___t_i_m___group3.html#ga6bd39ca543305ff0cd06fce0f678d94d">TIM_GetCapture1</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx)</div>
<div class="line"><a id="l02033" name="l02033"></a><span class="lineno"> 2033</span>{</div>
<div class="line"><a id="l02034" name="l02034"></a><span class="lineno"> 2034</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l02035" name="l02035"></a><span class="lineno"> 2035</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___exported__constants.html#ga1abea04e3837b7683d8e8dc33441677f">IS_TIM_LIST1_PERIPH</a>(TIMx));</div>
<div class="line"><a id="l02036" name="l02036"></a><span class="lineno"> 2036</span> </div>
<div class="line"><a id="l02037" name="l02037"></a><span class="lineno"> 2037</span>  <span class="comment">/* Get the Capture 1 Register value */</span></div>
<div class="line"><a id="l02038" name="l02038"></a><span class="lineno"> 2038</span>  <span class="keywordflow">return</span> TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga0dd9c06729a5eb6179c6d0d60faca7ed">CCR1</a>;</div>
<div class="line"><a id="l02039" name="l02039"></a><span class="lineno"> 2039</span>}</div>
<div class="line"><a id="l02040" name="l02040"></a><span class="lineno"> 2040</span> </div>
<div class="line"><a id="l02047" name="l02047"></a><span class="lineno"><a class="line" href="group___t_i_m.html#ga2524cb5db14e388fb7f20c99fb3d58a5"> 2047</a></span>uint32_t <a class="code hl_function" href="group___t_i_m___group3.html#ga2524cb5db14e388fb7f20c99fb3d58a5">TIM_GetCapture2</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx)</div>
<div class="line"><a id="l02048" name="l02048"></a><span class="lineno"> 2048</span>{</div>
<div class="line"><a id="l02049" name="l02049"></a><span class="lineno"> 2049</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l02050" name="l02050"></a><span class="lineno"> 2050</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___exported__constants.html#ga3c489ac3294f0d8f2ec097da909bc8e0">IS_TIM_LIST2_PERIPH</a>(TIMx));</div>
<div class="line"><a id="l02051" name="l02051"></a><span class="lineno"> 2051</span> </div>
<div class="line"><a id="l02052" name="l02052"></a><span class="lineno"> 2052</span>  <span class="comment">/* Get the Capture 2 Register value */</span></div>
<div class="line"><a id="l02053" name="l02053"></a><span class="lineno"> 2053</span>  <span class="keywordflow">return</span> TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga4d1171e9a61538424b8ef1f2571986d0">CCR2</a>;</div>
<div class="line"><a id="l02054" name="l02054"></a><span class="lineno"> 2054</span>}</div>
<div class="line"><a id="l02055" name="l02055"></a><span class="lineno"> 2055</span> </div>
<div class="line"><a id="l02061" name="l02061"></a><span class="lineno"><a class="line" href="group___t_i_m.html#ga71ee9ce2c535ec0fb3fac5f9119221f7"> 2061</a></span>uint32_t <a class="code hl_function" href="group___t_i_m___group3.html#ga71ee9ce2c535ec0fb3fac5f9119221f7">TIM_GetCapture3</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx)</div>
<div class="line"><a id="l02062" name="l02062"></a><span class="lineno"> 2062</span>{</div>
<div class="line"><a id="l02063" name="l02063"></a><span class="lineno"> 2063</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l02064" name="l02064"></a><span class="lineno"> 2064</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx)); </div>
<div class="line"><a id="l02065" name="l02065"></a><span class="lineno"> 2065</span> </div>
<div class="line"><a id="l02066" name="l02066"></a><span class="lineno"> 2066</span>  <span class="comment">/* Get the Capture 3 Register value */</span></div>
<div class="line"><a id="l02067" name="l02067"></a><span class="lineno"> 2067</span>  <span class="keywordflow">return</span> TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#gac83441bfb8d0287080dcbd945a272a74">CCR3</a>;</div>
<div class="line"><a id="l02068" name="l02068"></a><span class="lineno"> 2068</span>}</div>
<div class="line"><a id="l02069" name="l02069"></a><span class="lineno"> 2069</span> </div>
<div class="line"><a id="l02075" name="l02075"></a><span class="lineno"><a class="line" href="group___t_i_m.html#ga420b022cbc71ac603b5dd4922687abb1"> 2075</a></span>uint32_t <a class="code hl_function" href="group___t_i_m___group3.html#ga420b022cbc71ac603b5dd4922687abb1">TIM_GetCapture4</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx)</div>
<div class="line"><a id="l02076" name="l02076"></a><span class="lineno"> 2076</span>{</div>
<div class="line"><a id="l02077" name="l02077"></a><span class="lineno"> 2077</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l02078" name="l02078"></a><span class="lineno"> 2078</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx));</div>
<div class="line"><a id="l02079" name="l02079"></a><span class="lineno"> 2079</span> </div>
<div class="line"><a id="l02080" name="l02080"></a><span class="lineno"> 2080</span>  <span class="comment">/* Get the Capture 4 Register value */</span></div>
<div class="line"><a id="l02081" name="l02081"></a><span class="lineno"> 2081</span>  <span class="keywordflow">return</span> TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga5ba381c3f312fdf5e0b4119641b3b0aa">CCR4</a>;</div>
<div class="line"><a id="l02082" name="l02082"></a><span class="lineno"> 2082</span>}</div>
<div class="line"><a id="l02083" name="l02083"></a><span class="lineno"> 2083</span> </div>
<div class="line"><a id="l02095" name="l02095"></a><span class="lineno"><a class="line" href="group___t_i_m.html#gaf0f684dea88e222de9689d8ed0ca8805"> 2095</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___group3.html#gaf0f684dea88e222de9689d8ed0ca8805">TIM_SetIC1Prescaler</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_ICPSC)</div>
<div class="line"><a id="l02096" name="l02096"></a><span class="lineno"> 2096</span>{</div>
<div class="line"><a id="l02097" name="l02097"></a><span class="lineno"> 2097</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l02098" name="l02098"></a><span class="lineno"> 2098</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___exported__constants.html#ga1abea04e3837b7683d8e8dc33441677f">IS_TIM_LIST1_PERIPH</a>(TIMx));</div>
<div class="line"><a id="l02099" name="l02099"></a><span class="lineno"> 2099</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___input___capture___prescaler.html#ga91d219d7a210eb0a4bb49d72bda6b321">IS_TIM_IC_PRESCALER</a>(TIM_ICPSC));</div>
<div class="line"><a id="l02100" name="l02100"></a><span class="lineno"> 2100</span> </div>
<div class="line"><a id="l02101" name="l02101"></a><span class="lineno"> 2101</span>  <span class="comment">/* Reset the IC1PSC Bits */</span></div>
<div class="line"><a id="l02102" name="l02102"></a><span class="lineno"> 2102</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga9094f9bb312461d2fc1499f5f8d91c64">CCMR1</a> &amp;= (uint16_t)~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab46b7186665f5308cd2ca52acfb63e72">TIM_CCMR1_IC1PSC</a>;</div>
<div class="line"><a id="l02103" name="l02103"></a><span class="lineno"> 2103</span> </div>
<div class="line"><a id="l02104" name="l02104"></a><span class="lineno"> 2104</span>  <span class="comment">/* Set the IC1PSC value */</span></div>
<div class="line"><a id="l02105" name="l02105"></a><span class="lineno"> 2105</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga9094f9bb312461d2fc1499f5f8d91c64">CCMR1</a> |= TIM_ICPSC;</div>
<div class="line"><a id="l02106" name="l02106"></a><span class="lineno"> 2106</span>}</div>
<div class="line"><a id="l02107" name="l02107"></a><span class="lineno"> 2107</span> </div>
<div class="line"><a id="l02120" name="l02120"></a><span class="lineno"><a class="line" href="group___t_i_m.html#ga3cc4869b5fe73271808512c89322a325"> 2120</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___group3.html#ga3cc4869b5fe73271808512c89322a325">TIM_SetIC2Prescaler</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_ICPSC)</div>
<div class="line"><a id="l02121" name="l02121"></a><span class="lineno"> 2121</span>{</div>
<div class="line"><a id="l02122" name="l02122"></a><span class="lineno"> 2122</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l02123" name="l02123"></a><span class="lineno"> 2123</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___exported__constants.html#ga3c489ac3294f0d8f2ec097da909bc8e0">IS_TIM_LIST2_PERIPH</a>(TIMx));</div>
<div class="line"><a id="l02124" name="l02124"></a><span class="lineno"> 2124</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___input___capture___prescaler.html#ga91d219d7a210eb0a4bb49d72bda6b321">IS_TIM_IC_PRESCALER</a>(TIM_ICPSC));</div>
<div class="line"><a id="l02125" name="l02125"></a><span class="lineno"> 2125</span> </div>
<div class="line"><a id="l02126" name="l02126"></a><span class="lineno"> 2126</span>  <span class="comment">/* Reset the IC2PSC Bits */</span></div>
<div class="line"><a id="l02127" name="l02127"></a><span class="lineno"> 2127</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga9094f9bb312461d2fc1499f5f8d91c64">CCMR1</a> &amp;= (uint16_t)~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5e8e704f9ce5742f45e15e3b3126aa9d">TIM_CCMR1_IC2PSC</a>;</div>
<div class="line"><a id="l02128" name="l02128"></a><span class="lineno"> 2128</span> </div>
<div class="line"><a id="l02129" name="l02129"></a><span class="lineno"> 2129</span>  <span class="comment">/* Set the IC2PSC value */</span></div>
<div class="line"><a id="l02130" name="l02130"></a><span class="lineno"> 2130</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga9094f9bb312461d2fc1499f5f8d91c64">CCMR1</a> |= (uint16_t)(TIM_ICPSC &lt;&lt; 8);</div>
<div class="line"><a id="l02131" name="l02131"></a><span class="lineno"> 2131</span>}</div>
<div class="line"><a id="l02132" name="l02132"></a><span class="lineno"> 2132</span> </div>
<div class="line"><a id="l02144" name="l02144"></a><span class="lineno"><a class="line" href="group___t_i_m.html#ga76f906383b8132ebe00dffadb70cf7f9"> 2144</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___group3.html#ga76f906383b8132ebe00dffadb70cf7f9">TIM_SetIC3Prescaler</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_ICPSC)</div>
<div class="line"><a id="l02145" name="l02145"></a><span class="lineno"> 2145</span>{</div>
<div class="line"><a id="l02146" name="l02146"></a><span class="lineno"> 2146</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l02147" name="l02147"></a><span class="lineno"> 2147</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx));</div>
<div class="line"><a id="l02148" name="l02148"></a><span class="lineno"> 2148</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___input___capture___prescaler.html#ga91d219d7a210eb0a4bb49d72bda6b321">IS_TIM_IC_PRESCALER</a>(TIM_ICPSC));</div>
<div class="line"><a id="l02149" name="l02149"></a><span class="lineno"> 2149</span> </div>
<div class="line"><a id="l02150" name="l02150"></a><span class="lineno"> 2150</span>  <span class="comment">/* Reset the IC3PSC Bits */</span></div>
<div class="line"><a id="l02151" name="l02151"></a><span class="lineno"> 2151</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga22bb9f39aae46365d3ec3c5973f90039">CCMR2</a> &amp;= (uint16_t)~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafc3d11f2e968752bc9ec7131c986c3a6">TIM_CCMR2_IC3PSC</a>;</div>
<div class="line"><a id="l02152" name="l02152"></a><span class="lineno"> 2152</span> </div>
<div class="line"><a id="l02153" name="l02153"></a><span class="lineno"> 2153</span>  <span class="comment">/* Set the IC3PSC value */</span></div>
<div class="line"><a id="l02154" name="l02154"></a><span class="lineno"> 2154</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga22bb9f39aae46365d3ec3c5973f90039">CCMR2</a> |= TIM_ICPSC;</div>
<div class="line"><a id="l02155" name="l02155"></a><span class="lineno"> 2155</span>}</div>
<div class="line"><a id="l02156" name="l02156"></a><span class="lineno"> 2156</span> </div>
<div class="line"><a id="l02168" name="l02168"></a><span class="lineno"><a class="line" href="group___t_i_m.html#ga0f2c784271356d6b64b8c0da64dbdbc2"> 2168</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___group3.html#ga0f2c784271356d6b64b8c0da64dbdbc2">TIM_SetIC4Prescaler</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_ICPSC)</div>
<div class="line"><a id="l02169" name="l02169"></a><span class="lineno"> 2169</span>{  </div>
<div class="line"><a id="l02170" name="l02170"></a><span class="lineno"> 2170</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l02171" name="l02171"></a><span class="lineno"> 2171</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx));</div>
<div class="line"><a id="l02172" name="l02172"></a><span class="lineno"> 2172</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___input___capture___prescaler.html#ga91d219d7a210eb0a4bb49d72bda6b321">IS_TIM_IC_PRESCALER</a>(TIM_ICPSC));</div>
<div class="line"><a id="l02173" name="l02173"></a><span class="lineno"> 2173</span> </div>
<div class="line"><a id="l02174" name="l02174"></a><span class="lineno"> 2174</span>  <span class="comment">/* Reset the IC4PSC Bits */</span></div>
<div class="line"><a id="l02175" name="l02175"></a><span class="lineno"> 2175</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga22bb9f39aae46365d3ec3c5973f90039">CCMR2</a> &amp;= (uint16_t)~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6fd7591e2de10272f7fafb08cdd1b7b0">TIM_CCMR2_IC4PSC</a>;</div>
<div class="line"><a id="l02176" name="l02176"></a><span class="lineno"> 2176</span> </div>
<div class="line"><a id="l02177" name="l02177"></a><span class="lineno"> 2177</span>  <span class="comment">/* Set the IC4PSC value */</span></div>
<div class="line"><a id="l02178" name="l02178"></a><span class="lineno"> 2178</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga22bb9f39aae46365d3ec3c5973f90039">CCMR2</a> |= (uint16_t)(TIM_ICPSC &lt;&lt; 8);</div>
<div class="line"><a id="l02179" name="l02179"></a><span class="lineno"> 2179</span>}</div>
<div class="line"><a id="l02221" name="l02221"></a><span class="lineno"><a class="line" href="group___t_i_m.html#ga3df4ba3f0727f63ce621e2b2e6035d4f"> 2221</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___group4.html#ga3df4ba3f0727f63ce621e2b2e6035d4f">TIM_BDTRConfig</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code hl_struct" href="struct_t_i_m___b_d_t_r_init_type_def.html">TIM_BDTRInitTypeDef</a> *TIM_BDTRInitStruct)</div>
<div class="line"><a id="l02222" name="l02222"></a><span class="lineno"> 2222</span>{</div>
<div class="line"><a id="l02223" name="l02223"></a><span class="lineno"> 2223</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l02224" name="l02224"></a><span class="lineno"> 2224</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___exported__constants.html#ga9c2699fd3d0c0901f8ac706c3d2dfe10">IS_TIM_LIST4_PERIPH</a>(TIMx));</div>
<div class="line"><a id="l02225" name="l02225"></a><span class="lineno"> 2225</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___o_s_s_r___off___state___selection__for___run__mode__state.html#ga48b4f15f6346e28087edbb9af2ba4f63">IS_TIM_OSSR_STATE</a>(TIM_BDTRInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___b_d_t_r_init_type_def.html#a8f34ad7bc4764bd3ff372cadde468072">TIM_OSSRState</a>));</div>
<div class="line"><a id="l02226" name="l02226"></a><span class="lineno"> 2226</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___o_s_s_i___off___state___selection__for___idle__mode__state.html#gad24fc8836152903b408239284cecfab1">IS_TIM_OSSI_STATE</a>(TIM_BDTRInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___b_d_t_r_init_type_def.html#ad8891e3739a7db8a45343d4e2f9d2824">TIM_OSSIState</a>));</div>
<div class="line"><a id="l02227" name="l02227"></a><span class="lineno"> 2227</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___lock__level.html#gacf5e70717f6d13af301331bb043f5d48">IS_TIM_LOCK_LEVEL</a>(TIM_BDTRInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___b_d_t_r_init_type_def.html#aa5296a7b194d25b16899f6a98da01f03">TIM_LOCKLevel</a>));</div>
<div class="line"><a id="l02228" name="l02228"></a><span class="lineno"> 2228</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___break___input__enable__disable.html#ga29dd5484bdc69a467387bd8059b69f0e">IS_TIM_BREAK_STATE</a>(TIM_BDTRInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___b_d_t_r_init_type_def.html#a9fcf20632d0377727476a98f7183be56">TIM_Break</a>));</div>
<div class="line"><a id="l02229" name="l02229"></a><span class="lineno"> 2229</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___break___polarity.html#gaa29e33e74c5ff10972357ddd3f47f078">IS_TIM_BREAK_POLARITY</a>(TIM_BDTRInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___b_d_t_r_init_type_def.html#a5731e4e786b66f35cfe4798d6157619e">TIM_BreakPolarity</a>));</div>
<div class="line"><a id="l02230" name="l02230"></a><span class="lineno"> 2230</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___a_o_e___bit___set___reset.html#gaabce6b8865d80929bf69c6c3c7780846">IS_TIM_AUTOMATIC_OUTPUT_STATE</a>(TIM_BDTRInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___b_d_t_r_init_type_def.html#a6c056e29af67fd8a32919104ea48eea2">TIM_AutomaticOutput</a>));</div>
<div class="line"><a id="l02231" name="l02231"></a><span class="lineno"> 2231</span> </div>
<div class="line"><a id="l02232" name="l02232"></a><span class="lineno"> 2232</span>  <span class="comment">/* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,</span></div>
<div class="line"><a id="l02233" name="l02233"></a><span class="lineno"> 2233</span><span class="comment">     the OSSI State, the dead time value and the Automatic Output Enable Bit */</span></div>
<div class="line"><a id="l02234" name="l02234"></a><span class="lineno"> 2234</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga32bbedb8b418359c6873375ec949cf8b">BDTR</a> = (uint32_t)TIM_BDTRInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___b_d_t_r_init_type_def.html#a8f34ad7bc4764bd3ff372cadde468072">TIM_OSSRState</a> | TIM_BDTRInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___b_d_t_r_init_type_def.html#ad8891e3739a7db8a45343d4e2f9d2824">TIM_OSSIState</a> |</div>
<div class="line"><a id="l02235" name="l02235"></a><span class="lineno"> 2235</span>             TIM_BDTRInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___b_d_t_r_init_type_def.html#aa5296a7b194d25b16899f6a98da01f03">TIM_LOCKLevel</a> | TIM_BDTRInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___b_d_t_r_init_type_def.html#a01ccbaffccdb3068b8a60c912579b1a2">TIM_DeadTime</a> |</div>
<div class="line"><a id="l02236" name="l02236"></a><span class="lineno"> 2236</span>             TIM_BDTRInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___b_d_t_r_init_type_def.html#a9fcf20632d0377727476a98f7183be56">TIM_Break</a> | TIM_BDTRInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___b_d_t_r_init_type_def.html#a5731e4e786b66f35cfe4798d6157619e">TIM_BreakPolarity</a> |</div>
<div class="line"><a id="l02237" name="l02237"></a><span class="lineno"> 2237</span>             TIM_BDTRInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___b_d_t_r_init_type_def.html#a6c056e29af67fd8a32919104ea48eea2">TIM_AutomaticOutput</a>;</div>
<div class="line"><a id="l02238" name="l02238"></a><span class="lineno"> 2238</span>}</div>
<div class="line"><a id="l02239" name="l02239"></a><span class="lineno"> 2239</span> </div>
<div class="line"><a id="l02246" name="l02246"></a><span class="lineno"><a class="line" href="group___t_i_m.html#gaea0f49938cda8ae0738162194798afc6"> 2246</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___group4.html#gaea0f49938cda8ae0738162194798afc6">TIM_BDTRStructInit</a>(<a class="code hl_struct" href="struct_t_i_m___b_d_t_r_init_type_def.html">TIM_BDTRInitTypeDef</a>* TIM_BDTRInitStruct)</div>
<div class="line"><a id="l02247" name="l02247"></a><span class="lineno"> 2247</span>{</div>
<div class="line"><a id="l02248" name="l02248"></a><span class="lineno"> 2248</span>  <span class="comment">/* Set the default configuration */</span></div>
<div class="line"><a id="l02249" name="l02249"></a><span class="lineno"> 2249</span>  TIM_BDTRInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___b_d_t_r_init_type_def.html#a8f34ad7bc4764bd3ff372cadde468072">TIM_OSSRState</a> = <a class="code hl_define" href="group___t_i_m___o_s_s_r___off___state___selection__for___run__mode__state.html#ga766dfd8b3c32ec1b8b446f0e2dbe7b97">TIM_OSSRState_Disable</a>;</div>
<div class="line"><a id="l02250" name="l02250"></a><span class="lineno"> 2250</span>  TIM_BDTRInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___b_d_t_r_init_type_def.html#ad8891e3739a7db8a45343d4e2f9d2824">TIM_OSSIState</a> = <a class="code hl_define" href="group___t_i_m___o_s_s_i___off___state___selection__for___idle__mode__state.html#gae1962736fd5cad82e97a5814ef6758bd">TIM_OSSIState_Disable</a>;</div>
<div class="line"><a id="l02251" name="l02251"></a><span class="lineno"> 2251</span>  TIM_BDTRInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___b_d_t_r_init_type_def.html#aa5296a7b194d25b16899f6a98da01f03">TIM_LOCKLevel</a> = <a class="code hl_define" href="group___t_i_m___lock__level.html#ga84d318c62d3e5dfe7082610d03e11f2f">TIM_LOCKLevel_OFF</a>;</div>
<div class="line"><a id="l02252" name="l02252"></a><span class="lineno"> 2252</span>  TIM_BDTRInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___b_d_t_r_init_type_def.html#a01ccbaffccdb3068b8a60c912579b1a2">TIM_DeadTime</a> = 0x00;</div>
<div class="line"><a id="l02253" name="l02253"></a><span class="lineno"> 2253</span>  TIM_BDTRInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___b_d_t_r_init_type_def.html#a9fcf20632d0377727476a98f7183be56">TIM_Break</a> = <a class="code hl_define" href="group___t_i_m___break___input__enable__disable.html#ga31ba16dd70ad4d99adc911f7bf6662e5">TIM_Break_Disable</a>;</div>
<div class="line"><a id="l02254" name="l02254"></a><span class="lineno"> 2254</span>  TIM_BDTRInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___b_d_t_r_init_type_def.html#a5731e4e786b66f35cfe4798d6157619e">TIM_BreakPolarity</a> = <a class="code hl_define" href="group___t_i_m___break___polarity.html#ga565656ca81d17f9a1807afe3971dff6e">TIM_BreakPolarity_Low</a>;</div>
<div class="line"><a id="l02255" name="l02255"></a><span class="lineno"> 2255</span>  TIM_BDTRInitStruct-&gt;<a class="code hl_variable" href="struct_t_i_m___b_d_t_r_init_type_def.html#a6c056e29af67fd8a32919104ea48eea2">TIM_AutomaticOutput</a> = <a class="code hl_define" href="group___t_i_m___a_o_e___bit___set___reset.html#ga0f80ba4fbadd434bc82ca63e904ace41">TIM_AutomaticOutput_Disable</a>;</div>
<div class="line"><a id="l02256" name="l02256"></a><span class="lineno"> 2256</span>}</div>
<div class="line"><a id="l02257" name="l02257"></a><span class="lineno"> 2257</span> </div>
<div class="line"><a id="l02265" name="l02265"></a><span class="lineno"><a class="line" href="group___t_i_m.html#ga3e59ebced2ab8e0b817c460f1670e97d"> 2265</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___group4.html#ga3e59ebced2ab8e0b817c460f1670e97d">TIM_CtrlPWMOutputs</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code hl_enumeration" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div>
<div class="line"><a id="l02266" name="l02266"></a><span class="lineno"> 2266</span>{</div>
<div class="line"><a id="l02267" name="l02267"></a><span class="lineno"> 2267</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l02268" name="l02268"></a><span class="lineno"> 2268</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___exported__constants.html#ga9c2699fd3d0c0901f8ac706c3d2dfe10">IS_TIM_LIST4_PERIPH</a>(TIMx));</div>
<div class="line"><a id="l02269" name="l02269"></a><span class="lineno"> 2269</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div>
<div class="line"><a id="l02270" name="l02270"></a><span class="lineno"> 2270</span> </div>
<div class="line"><a id="l02271" name="l02271"></a><span class="lineno"> 2271</span>  <span class="keywordflow">if</span> (NewState != <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div>
<div class="line"><a id="l02272" name="l02272"></a><span class="lineno"> 2272</span>  {</div>
<div class="line"><a id="l02273" name="l02273"></a><span class="lineno"> 2273</span>    <span class="comment">/* Enable the TIM Main Output */</span></div>
<div class="line"><a id="l02274" name="l02274"></a><span class="lineno"> 2274</span>    TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga32bbedb8b418359c6873375ec949cf8b">BDTR</a> |= <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga277a096614829feba2d0a4fbb7d3dffc">TIM_BDTR_MOE</a>;</div>
<div class="line"><a id="l02275" name="l02275"></a><span class="lineno"> 2275</span>  }</div>
<div class="line"><a id="l02276" name="l02276"></a><span class="lineno"> 2276</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02277" name="l02277"></a><span class="lineno"> 2277</span>  {</div>
<div class="line"><a id="l02278" name="l02278"></a><span class="lineno"> 2278</span>    <span class="comment">/* Disable the TIM Main Output */</span></div>
<div class="line"><a id="l02279" name="l02279"></a><span class="lineno"> 2279</span>    TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga32bbedb8b418359c6873375ec949cf8b">BDTR</a> &amp;= (uint16_t)~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga277a096614829feba2d0a4fbb7d3dffc">TIM_BDTR_MOE</a>;</div>
<div class="line"><a id="l02280" name="l02280"></a><span class="lineno"> 2280</span>  }  </div>
<div class="line"><a id="l02281" name="l02281"></a><span class="lineno"> 2281</span>}</div>
<div class="line"><a id="l02282" name="l02282"></a><span class="lineno"> 2282</span> </div>
<div class="line"><a id="l02290" name="l02290"></a><span class="lineno"><a class="line" href="group___t_i_m.html#gaff2e7f9959b1b36e830df028c14accc8"> 2290</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___group4.html#gaff2e7f9959b1b36e830df028c14accc8">TIM_SelectCOM</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code hl_enumeration" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div>
<div class="line"><a id="l02291" name="l02291"></a><span class="lineno"> 2291</span>{</div>
<div class="line"><a id="l02292" name="l02292"></a><span class="lineno"> 2292</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l02293" name="l02293"></a><span class="lineno"> 2293</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___exported__constants.html#ga9c2699fd3d0c0901f8ac706c3d2dfe10">IS_TIM_LIST4_PERIPH</a>(TIMx));</div>
<div class="line"><a id="l02294" name="l02294"></a><span class="lineno"> 2294</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div>
<div class="line"><a id="l02295" name="l02295"></a><span class="lineno"> 2295</span> </div>
<div class="line"><a id="l02296" name="l02296"></a><span class="lineno"> 2296</span>  <span class="keywordflow">if</span> (NewState != <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div>
<div class="line"><a id="l02297" name="l02297"></a><span class="lineno"> 2297</span>  {</div>
<div class="line"><a id="l02298" name="l02298"></a><span class="lineno"> 2298</span>    <span class="comment">/* Set the COM Bit */</span></div>
<div class="line"><a id="l02299" name="l02299"></a><span class="lineno"> 2299</span>    TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga954eb69fd4e2e6b43ba6c80986f691d8">CR2</a> |= <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf0328c1339b2b1633ef7a8db4c02d0d5">TIM_CR2_CCUS</a>;</div>
<div class="line"><a id="l02300" name="l02300"></a><span class="lineno"> 2300</span>  }</div>
<div class="line"><a id="l02301" name="l02301"></a><span class="lineno"> 2301</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02302" name="l02302"></a><span class="lineno"> 2302</span>  {</div>
<div class="line"><a id="l02303" name="l02303"></a><span class="lineno"> 2303</span>    <span class="comment">/* Reset the COM Bit */</span></div>
<div class="line"><a id="l02304" name="l02304"></a><span class="lineno"> 2304</span>    TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga954eb69fd4e2e6b43ba6c80986f691d8">CR2</a> &amp;= (uint16_t)~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf0328c1339b2b1633ef7a8db4c02d0d5">TIM_CR2_CCUS</a>;</div>
<div class="line"><a id="l02305" name="l02305"></a><span class="lineno"> 2305</span>  }</div>
<div class="line"><a id="l02306" name="l02306"></a><span class="lineno"> 2306</span>}</div>
<div class="line"><a id="l02307" name="l02307"></a><span class="lineno"> 2307</span> </div>
<div class="line"><a id="l02315" name="l02315"></a><span class="lineno"><a class="line" href="group___t_i_m.html#ga0a935254e44312b1d78e8684a58db3c1"> 2315</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___group4.html#ga0a935254e44312b1d78e8684a58db3c1">TIM_CCPreloadControl</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code hl_enumeration" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div>
<div class="line"><a id="l02316" name="l02316"></a><span class="lineno"> 2316</span>{ </div>
<div class="line"><a id="l02317" name="l02317"></a><span class="lineno"> 2317</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l02318" name="l02318"></a><span class="lineno"> 2318</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___exported__constants.html#ga9c2699fd3d0c0901f8ac706c3d2dfe10">IS_TIM_LIST4_PERIPH</a>(TIMx));</div>
<div class="line"><a id="l02319" name="l02319"></a><span class="lineno"> 2319</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div>
<div class="line"><a id="l02320" name="l02320"></a><span class="lineno"> 2320</span>  <span class="keywordflow">if</span> (NewState != <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div>
<div class="line"><a id="l02321" name="l02321"></a><span class="lineno"> 2321</span>  {</div>
<div class="line"><a id="l02322" name="l02322"></a><span class="lineno"> 2322</span>    <span class="comment">/* Set the CCPC Bit */</span></div>
<div class="line"><a id="l02323" name="l02323"></a><span class="lineno"> 2323</span>    TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga954eb69fd4e2e6b43ba6c80986f691d8">CR2</a> |= <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaae22c9c1197107d6fa629f419a29541e">TIM_CR2_CCPC</a>;</div>
<div class="line"><a id="l02324" name="l02324"></a><span class="lineno"> 2324</span>  }</div>
<div class="line"><a id="l02325" name="l02325"></a><span class="lineno"> 2325</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02326" name="l02326"></a><span class="lineno"> 2326</span>  {</div>
<div class="line"><a id="l02327" name="l02327"></a><span class="lineno"> 2327</span>    <span class="comment">/* Reset the CCPC Bit */</span></div>
<div class="line"><a id="l02328" name="l02328"></a><span class="lineno"> 2328</span>    TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga954eb69fd4e2e6b43ba6c80986f691d8">CR2</a> &amp;= (uint16_t)~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaae22c9c1197107d6fa629f419a29541e">TIM_CR2_CCPC</a>;</div>
<div class="line"><a id="l02329" name="l02329"></a><span class="lineno"> 2329</span>  }</div>
<div class="line"><a id="l02330" name="l02330"></a><span class="lineno"> 2330</span>}</div>
<div class="line"><a id="l02372" name="l02372"></a><span class="lineno"><a class="line" href="group___t_i_m.html#ga70e3d6c09d55ee69002e154c85cd40e4"> 2372</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___group5.html#ga70e3d6c09d55ee69002e154c85cd40e4">TIM_ITConfig</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_IT, <a class="code hl_enumeration" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div>
<div class="line"><a id="l02373" name="l02373"></a><span class="lineno"> 2373</span>{  </div>
<div class="line"><a id="l02374" name="l02374"></a><span class="lineno"> 2374</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l02375" name="l02375"></a><span class="lineno"> 2375</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___exported__constants.html#ga71710da28a59c007a1d2ddee18a5ffcc">IS_TIM_ALL_PERIPH</a>(TIMx));</div>
<div class="line"><a id="l02376" name="l02376"></a><span class="lineno"> 2376</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m__interrupt__sources.html#ga14fce0f8dbe0925e45b415b34bd162c9">IS_TIM_IT</a>(TIM_IT));</div>
<div class="line"><a id="l02377" name="l02377"></a><span class="lineno"> 2377</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div>
<div class="line"><a id="l02378" name="l02378"></a><span class="lineno"> 2378</span>  </div>
<div class="line"><a id="l02379" name="l02379"></a><span class="lineno"> 2379</span>  <span class="keywordflow">if</span> (NewState != <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div>
<div class="line"><a id="l02380" name="l02380"></a><span class="lineno"> 2380</span>  {</div>
<div class="line"><a id="l02381" name="l02381"></a><span class="lineno"> 2381</span>    <span class="comment">/* Enable the Interrupt sources */</span></div>
<div class="line"><a id="l02382" name="l02382"></a><span class="lineno"> 2382</span>    TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga25b145e57a694bb384eee08fcd107c3a">DIER</a> |= TIM_IT;</div>
<div class="line"><a id="l02383" name="l02383"></a><span class="lineno"> 2383</span>  }</div>
<div class="line"><a id="l02384" name="l02384"></a><span class="lineno"> 2384</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02385" name="l02385"></a><span class="lineno"> 2385</span>  {</div>
<div class="line"><a id="l02386" name="l02386"></a><span class="lineno"> 2386</span>    <span class="comment">/* Disable the Interrupt sources */</span></div>
<div class="line"><a id="l02387" name="l02387"></a><span class="lineno"> 2387</span>    TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga25b145e57a694bb384eee08fcd107c3a">DIER</a> &amp;= (uint16_t)~TIM_IT;</div>
<div class="line"><a id="l02388" name="l02388"></a><span class="lineno"> 2388</span>  }</div>
<div class="line"><a id="l02389" name="l02389"></a><span class="lineno"> 2389</span>}</div>
<div class="line"><a id="l02390" name="l02390"></a><span class="lineno"> 2390</span> </div>
<div class="line"><a id="l02410" name="l02410"></a><span class="lineno"><a class="line" href="group___t_i_m.html#ga38bd4ffda920dd4f7655a0a2c6100a6e"> 2410</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___group5.html#ga38bd4ffda920dd4f7655a0a2c6100a6e">TIM_GenerateEvent</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_EventSource)</div>
<div class="line"><a id="l02411" name="l02411"></a><span class="lineno"> 2411</span>{ </div>
<div class="line"><a id="l02412" name="l02412"></a><span class="lineno"> 2412</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l02413" name="l02413"></a><span class="lineno"> 2413</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___exported__constants.html#ga71710da28a59c007a1d2ddee18a5ffcc">IS_TIM_ALL_PERIPH</a>(TIMx));</div>
<div class="line"><a id="l02414" name="l02414"></a><span class="lineno"> 2414</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___event___source.html#ga4ac88c3e43c8250114ea81a6e052d58a">IS_TIM_EVENT_SOURCE</a>(TIM_EventSource));</div>
<div class="line"><a id="l02415" name="l02415"></a><span class="lineno"> 2415</span> </div>
<div class="line"><a id="l02416" name="l02416"></a><span class="lineno"> 2416</span>  <span class="comment">/* Set the event sources */</span></div>
<div class="line"><a id="l02417" name="l02417"></a><span class="lineno"> 2417</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga724fd21b7131fb9ac78c1b661dee3a8d">EGR</a> = TIM_EventSource;</div>
<div class="line"><a id="l02418" name="l02418"></a><span class="lineno"> 2418</span>}</div>
<div class="line"><a id="l02419" name="l02419"></a><span class="lineno"> 2419</span> </div>
<div class="line"><a id="l02443" name="l02443"></a><span class="lineno"><a class="line" href="group___t_i_m.html#ga0adcbbd5e838ec8642e7a9b80075f41f"> 2443</a></span><a class="code hl_enumeration" href="group___exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a> <a class="code hl_function" href="group___t_i_m___group5.html#ga0adcbbd5e838ec8642e7a9b80075f41f">TIM_GetFlagStatus</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_FLAG)</div>
<div class="line"><a id="l02444" name="l02444"></a><span class="lineno"> 2444</span>{ </div>
<div class="line"><a id="l02445" name="l02445"></a><span class="lineno"> 2445</span>  <a class="code hl_typedef" href="group___exported__types.html#ga39d4411201fb731279ad5a409b2b80d7">ITStatus</a> bitstatus = <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;  </div>
<div class="line"><a id="l02446" name="l02446"></a><span class="lineno"> 2446</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l02447" name="l02447"></a><span class="lineno"> 2447</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___exported__constants.html#ga71710da28a59c007a1d2ddee18a5ffcc">IS_TIM_ALL_PERIPH</a>(TIMx));</div>
<div class="line"><a id="l02448" name="l02448"></a><span class="lineno"> 2448</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___flags.html#ga6406de8131ae53ee29740c3e8627b098">IS_TIM_GET_FLAG</a>(TIM_FLAG));</div>
<div class="line"><a id="l02449" name="l02449"></a><span class="lineno"> 2449</span> </div>
<div class="line"><a id="l02450" name="l02450"></a><span class="lineno"> 2450</span>  </div>
<div class="line"><a id="l02451" name="l02451"></a><span class="lineno"> 2451</span>  <span class="keywordflow">if</span> ((TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#gaf686e22c1792dc59dfeffe451d47cf13">SR</a> &amp; TIM_FLAG) != (uint16_t)<a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</div>
<div class="line"><a id="l02452" name="l02452"></a><span class="lineno"> 2452</span>  {</div>
<div class="line"><a id="l02453" name="l02453"></a><span class="lineno"> 2453</span>    bitstatus = <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a>;</div>
<div class="line"><a id="l02454" name="l02454"></a><span class="lineno"> 2454</span>  }</div>
<div class="line"><a id="l02455" name="l02455"></a><span class="lineno"> 2455</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02456" name="l02456"></a><span class="lineno"> 2456</span>  {</div>
<div class="line"><a id="l02457" name="l02457"></a><span class="lineno"> 2457</span>    bitstatus = <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;</div>
<div class="line"><a id="l02458" name="l02458"></a><span class="lineno"> 2458</span>  }</div>
<div class="line"><a id="l02459" name="l02459"></a><span class="lineno"> 2459</span>  <span class="keywordflow">return</span> bitstatus;</div>
<div class="line"><a id="l02460" name="l02460"></a><span class="lineno"> 2460</span>}</div>
<div class="line"><a id="l02461" name="l02461"></a><span class="lineno"> 2461</span> </div>
<div class="line"><a id="l02485" name="l02485"></a><span class="lineno"><a class="line" href="group___t_i_m.html#ga46568c7b254941dc53e785342d60baf3"> 2485</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___group5.html#ga46568c7b254941dc53e785342d60baf3">TIM_ClearFlag</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_FLAG)</div>
<div class="line"><a id="l02486" name="l02486"></a><span class="lineno"> 2486</span>{  </div>
<div class="line"><a id="l02487" name="l02487"></a><span class="lineno"> 2487</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l02488" name="l02488"></a><span class="lineno"> 2488</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___exported__constants.html#ga71710da28a59c007a1d2ddee18a5ffcc">IS_TIM_ALL_PERIPH</a>(TIMx));</div>
<div class="line"><a id="l02489" name="l02489"></a><span class="lineno"> 2489</span>   </div>
<div class="line"><a id="l02490" name="l02490"></a><span class="lineno"> 2490</span>  <span class="comment">/* Clear the flags */</span></div>
<div class="line"><a id="l02491" name="l02491"></a><span class="lineno"> 2491</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#gaf686e22c1792dc59dfeffe451d47cf13">SR</a> = (uint16_t)~TIM_FLAG;</div>
<div class="line"><a id="l02492" name="l02492"></a><span class="lineno"> 2492</span>}</div>
<div class="line"><a id="l02493" name="l02493"></a><span class="lineno"> 2493</span> </div>
<div class="line"><a id="l02513" name="l02513"></a><span class="lineno"><a class="line" href="group___t_i_m.html#ga0827a0b411707304f76d33050727c24d"> 2513</a></span><a class="code hl_typedef" href="group___exported__types.html#ga39d4411201fb731279ad5a409b2b80d7">ITStatus</a> <a class="code hl_function" href="group___t_i_m___group5.html#ga0827a0b411707304f76d33050727c24d">TIM_GetITStatus</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_IT)</div>
<div class="line"><a id="l02514" name="l02514"></a><span class="lineno"> 2514</span>{</div>
<div class="line"><a id="l02515" name="l02515"></a><span class="lineno"> 2515</span>  <a class="code hl_typedef" href="group___exported__types.html#ga39d4411201fb731279ad5a409b2b80d7">ITStatus</a> bitstatus = <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;  </div>
<div class="line"><a id="l02516" name="l02516"></a><span class="lineno"> 2516</span>  uint16_t itstatus = 0x0, itenable = 0x0;</div>
<div class="line"><a id="l02517" name="l02517"></a><span class="lineno"> 2517</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l02518" name="l02518"></a><span class="lineno"> 2518</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___exported__constants.html#ga71710da28a59c007a1d2ddee18a5ffcc">IS_TIM_ALL_PERIPH</a>(TIMx));</div>
<div class="line"><a id="l02519" name="l02519"></a><span class="lineno"> 2519</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m__interrupt__sources.html#ga38e9d740c8d4ed8fcaced73816c124e6">IS_TIM_GET_IT</a>(TIM_IT));</div>
<div class="line"><a id="l02520" name="l02520"></a><span class="lineno"> 2520</span>   </div>
<div class="line"><a id="l02521" name="l02521"></a><span class="lineno"> 2521</span>  itstatus = TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#gaf686e22c1792dc59dfeffe451d47cf13">SR</a> &amp; TIM_IT;</div>
<div class="line"><a id="l02522" name="l02522"></a><span class="lineno"> 2522</span>  </div>
<div class="line"><a id="l02523" name="l02523"></a><span class="lineno"> 2523</span>  itenable = TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga25b145e57a694bb384eee08fcd107c3a">DIER</a> &amp; TIM_IT;</div>
<div class="line"><a id="l02524" name="l02524"></a><span class="lineno"> 2524</span>  <span class="keywordflow">if</span> ((itstatus != (uint16_t)<a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>) &amp;&amp; (itenable != (uint16_t)<a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>))</div>
<div class="line"><a id="l02525" name="l02525"></a><span class="lineno"> 2525</span>  {</div>
<div class="line"><a id="l02526" name="l02526"></a><span class="lineno"> 2526</span>    bitstatus = <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a>;</div>
<div class="line"><a id="l02527" name="l02527"></a><span class="lineno"> 2527</span>  }</div>
<div class="line"><a id="l02528" name="l02528"></a><span class="lineno"> 2528</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02529" name="l02529"></a><span class="lineno"> 2529</span>  {</div>
<div class="line"><a id="l02530" name="l02530"></a><span class="lineno"> 2530</span>    bitstatus = <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;</div>
<div class="line"><a id="l02531" name="l02531"></a><span class="lineno"> 2531</span>  }</div>
<div class="line"><a id="l02532" name="l02532"></a><span class="lineno"> 2532</span>  <span class="keywordflow">return</span> bitstatus;</div>
<div class="line"><a id="l02533" name="l02533"></a><span class="lineno"> 2533</span>}</div>
<div class="line"><a id="l02534" name="l02534"></a><span class="lineno"> 2534</span> </div>
<div class="line"><a id="l02554" name="l02554"></a><span class="lineno"><a class="line" href="group___t_i_m.html#ga9eb1e95af71ed380f51a2c6d585cc5d6"> 2554</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___group5.html#ga9eb1e95af71ed380f51a2c6d585cc5d6">TIM_ClearITPendingBit</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_IT)</div>
<div class="line"><a id="l02555" name="l02555"></a><span class="lineno"> 2555</span>{</div>
<div class="line"><a id="l02556" name="l02556"></a><span class="lineno"> 2556</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l02557" name="l02557"></a><span class="lineno"> 2557</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___exported__constants.html#ga71710da28a59c007a1d2ddee18a5ffcc">IS_TIM_ALL_PERIPH</a>(TIMx));</div>
<div class="line"><a id="l02558" name="l02558"></a><span class="lineno"> 2558</span> </div>
<div class="line"><a id="l02559" name="l02559"></a><span class="lineno"> 2559</span>  <span class="comment">/* Clear the IT pending Bit */</span></div>
<div class="line"><a id="l02560" name="l02560"></a><span class="lineno"> 2560</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#gaf686e22c1792dc59dfeffe451d47cf13">SR</a> = (uint16_t)~TIM_IT;</div>
<div class="line"><a id="l02561" name="l02561"></a><span class="lineno"> 2561</span>}</div>
<div class="line"><a id="l02562" name="l02562"></a><span class="lineno"> 2562</span> </div>
<div class="line"><a id="l02591" name="l02591"></a><span class="lineno"><a class="line" href="group___t_i_m.html#gad7156f84c436c8ac92cd789611826d09"> 2591</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___group5.html#gad7156f84c436c8ac92cd789611826d09">TIM_DMAConfig</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_DMABase, uint16_t TIM_DMABurstLength)</div>
<div class="line"><a id="l02592" name="l02592"></a><span class="lineno"> 2592</span>{</div>
<div class="line"><a id="l02593" name="l02593"></a><span class="lineno"> 2593</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l02594" name="l02594"></a><span class="lineno"> 2594</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx));</div>
<div class="line"><a id="l02595" name="l02595"></a><span class="lineno"> 2595</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___d_m_a___base__address.html#gaf565551f2619b1368fed7ef1ba7414de">IS_TIM_DMA_BASE</a>(TIM_DMABase)); </div>
<div class="line"><a id="l02596" name="l02596"></a><span class="lineno"> 2596</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___d_m_a___burst___length.html#gafd09cf0887b01a15101ba7dd6e2b4ba7">IS_TIM_DMA_LENGTH</a>(TIM_DMABurstLength));</div>
<div class="line"><a id="l02597" name="l02597"></a><span class="lineno"> 2597</span> </div>
<div class="line"><a id="l02598" name="l02598"></a><span class="lineno"> 2598</span>  <span class="comment">/* Set the DMA Base and the DMA Burst Length */</span></div>
<div class="line"><a id="l02599" name="l02599"></a><span class="lineno"> 2599</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#gad3186a43824621f049e7eff37c88ad4e">DCR</a> = TIM_DMABase | TIM_DMABurstLength;</div>
<div class="line"><a id="l02600" name="l02600"></a><span class="lineno"> 2600</span>}</div>
<div class="line"><a id="l02601" name="l02601"></a><span class="lineno"> 2601</span> </div>
<div class="line"><a id="l02618" name="l02618"></a><span class="lineno"><a class="line" href="group___t_i_m.html#ga24700389cfa3ea9b42234933b23f1399"> 2618</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___group5.html#ga24700389cfa3ea9b42234933b23f1399">TIM_DMACmd</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_DMASource, <a class="code hl_enumeration" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div>
<div class="line"><a id="l02619" name="l02619"></a><span class="lineno"> 2619</span>{ </div>
<div class="line"><a id="l02620" name="l02620"></a><span class="lineno"> 2620</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l02621" name="l02621"></a><span class="lineno"> 2621</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___exported__constants.html#ga90232c3966a578fbd9be2b228f225cb4">IS_TIM_LIST5_PERIPH</a>(TIMx)); </div>
<div class="line"><a id="l02622" name="l02622"></a><span class="lineno"> 2622</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___d_m_a__sources.html#gafb9cb1995ea4cd37db6032d80a49cd47">IS_TIM_DMA_SOURCE</a>(TIM_DMASource));</div>
<div class="line"><a id="l02623" name="l02623"></a><span class="lineno"> 2623</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div>
<div class="line"><a id="l02624" name="l02624"></a><span class="lineno"> 2624</span>  </div>
<div class="line"><a id="l02625" name="l02625"></a><span class="lineno"> 2625</span>  <span class="keywordflow">if</span> (NewState != <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div>
<div class="line"><a id="l02626" name="l02626"></a><span class="lineno"> 2626</span>  {</div>
<div class="line"><a id="l02627" name="l02627"></a><span class="lineno"> 2627</span>    <span class="comment">/* Enable the DMA sources */</span></div>
<div class="line"><a id="l02628" name="l02628"></a><span class="lineno"> 2628</span>    TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga25b145e57a694bb384eee08fcd107c3a">DIER</a> |= TIM_DMASource; </div>
<div class="line"><a id="l02629" name="l02629"></a><span class="lineno"> 2629</span>  }</div>
<div class="line"><a id="l02630" name="l02630"></a><span class="lineno"> 2630</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02631" name="l02631"></a><span class="lineno"> 2631</span>  {</div>
<div class="line"><a id="l02632" name="l02632"></a><span class="lineno"> 2632</span>    <span class="comment">/* Disable the DMA sources */</span></div>
<div class="line"><a id="l02633" name="l02633"></a><span class="lineno"> 2633</span>    TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga25b145e57a694bb384eee08fcd107c3a">DIER</a> &amp;= (uint16_t)~TIM_DMASource;</div>
<div class="line"><a id="l02634" name="l02634"></a><span class="lineno"> 2634</span>  }</div>
<div class="line"><a id="l02635" name="l02635"></a><span class="lineno"> 2635</span>}</div>
<div class="line"><a id="l02636" name="l02636"></a><span class="lineno"> 2636</span> </div>
<div class="line"><a id="l02644" name="l02644"></a><span class="lineno"><a class="line" href="group___t_i_m.html#ga5273cb65acb885fe7982827b1c6b7d75"> 2644</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___group5.html#ga5273cb65acb885fe7982827b1c6b7d75">TIM_SelectCCDMA</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code hl_enumeration" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div>
<div class="line"><a id="l02645" name="l02645"></a><span class="lineno"> 2645</span>{</div>
<div class="line"><a id="l02646" name="l02646"></a><span class="lineno"> 2646</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l02647" name="l02647"></a><span class="lineno"> 2647</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx));</div>
<div class="line"><a id="l02648" name="l02648"></a><span class="lineno"> 2648</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div>
<div class="line"><a id="l02649" name="l02649"></a><span class="lineno"> 2649</span> </div>
<div class="line"><a id="l02650" name="l02650"></a><span class="lineno"> 2650</span>  <span class="keywordflow">if</span> (NewState != <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div>
<div class="line"><a id="l02651" name="l02651"></a><span class="lineno"> 2651</span>  {</div>
<div class="line"><a id="l02652" name="l02652"></a><span class="lineno"> 2652</span>    <span class="comment">/* Set the CCDS Bit */</span></div>
<div class="line"><a id="l02653" name="l02653"></a><span class="lineno"> 2653</span>    TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga954eb69fd4e2e6b43ba6c80986f691d8">CR2</a> |= <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gade656832d3ec303a2a7a422638dd560e">TIM_CR2_CCDS</a>;</div>
<div class="line"><a id="l02654" name="l02654"></a><span class="lineno"> 2654</span>  }</div>
<div class="line"><a id="l02655" name="l02655"></a><span class="lineno"> 2655</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02656" name="l02656"></a><span class="lineno"> 2656</span>  {</div>
<div class="line"><a id="l02657" name="l02657"></a><span class="lineno"> 2657</span>    <span class="comment">/* Reset the CCDS Bit */</span></div>
<div class="line"><a id="l02658" name="l02658"></a><span class="lineno"> 2658</span>    TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga954eb69fd4e2e6b43ba6c80986f691d8">CR2</a> &amp;= (uint16_t)~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gade656832d3ec303a2a7a422638dd560e">TIM_CR2_CCDS</a>;</div>
<div class="line"><a id="l02659" name="l02659"></a><span class="lineno"> 2659</span>  }</div>
<div class="line"><a id="l02660" name="l02660"></a><span class="lineno"> 2660</span>}</div>
<div class="line"><a id="l02683" name="l02683"></a><span class="lineno"><a class="line" href="group___t_i_m.html#ga2394f0221709c0659874f9a4184cf86e"> 2683</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___group6.html#ga2394f0221709c0659874f9a4184cf86e">TIM_InternalClockConfig</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx)</div>
<div class="line"><a id="l02684" name="l02684"></a><span class="lineno"> 2684</span>{</div>
<div class="line"><a id="l02685" name="l02685"></a><span class="lineno"> 2685</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l02686" name="l02686"></a><span class="lineno"> 2686</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___exported__constants.html#ga3c489ac3294f0d8f2ec097da909bc8e0">IS_TIM_LIST2_PERIPH</a>(TIMx));</div>
<div class="line"><a id="l02687" name="l02687"></a><span class="lineno"> 2687</span> </div>
<div class="line"><a id="l02688" name="l02688"></a><span class="lineno"> 2688</span>  <span class="comment">/* Disable slave mode to clock the prescaler directly with the internal clock */</span></div>
<div class="line"><a id="l02689" name="l02689"></a><span class="lineno"> 2689</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga476012f1b4567ffc21ded0b5fd50985e">SMCR</a> &amp;=  (uint16_t)~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae92349731a6107e0f3a251b44a67c7ea">TIM_SMCR_SMS</a>;</div>
<div class="line"><a id="l02690" name="l02690"></a><span class="lineno"> 2690</span>}</div>
<div class="line"><a id="l02691" name="l02691"></a><span class="lineno"> 2691</span> </div>
<div class="line"><a id="l02704" name="l02704"></a><span class="lineno"><a class="line" href="group___t_i_m.html#gabef227d21d9e121e6a4ec5ab6223f5a9"> 2704</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___group6.html#gabef227d21d9e121e6a4ec5ab6223f5a9">TIM_ITRxExternalClockConfig</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_InputTriggerSource)</div>
<div class="line"><a id="l02705" name="l02705"></a><span class="lineno"> 2705</span>{</div>
<div class="line"><a id="l02706" name="l02706"></a><span class="lineno"> 2706</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l02707" name="l02707"></a><span class="lineno"> 2707</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___exported__constants.html#ga3c489ac3294f0d8f2ec097da909bc8e0">IS_TIM_LIST2_PERIPH</a>(TIMx));</div>
<div class="line"><a id="l02708" name="l02708"></a><span class="lineno"> 2708</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___internal___trigger___selection.html#ga1ce6c387021e2fdaf3fa3d7cd3eae962">IS_TIM_INTERNAL_TRIGGER_SELECTION</a>(TIM_InputTriggerSource));</div>
<div class="line"><a id="l02709" name="l02709"></a><span class="lineno"> 2709</span> </div>
<div class="line"><a id="l02710" name="l02710"></a><span class="lineno"> 2710</span>  <span class="comment">/* Select the Internal Trigger */</span></div>
<div class="line"><a id="l02711" name="l02711"></a><span class="lineno"> 2711</span>  <a class="code hl_function" href="group___t_i_m___group7.html#ga4252583c6ae8a73d6fc66f7e951dbc35">TIM_SelectInputTrigger</a>(TIMx, TIM_InputTriggerSource);</div>
<div class="line"><a id="l02712" name="l02712"></a><span class="lineno"> 2712</span> </div>
<div class="line"><a id="l02713" name="l02713"></a><span class="lineno"> 2713</span>  <span class="comment">/* Select the External clock mode1 */</span></div>
<div class="line"><a id="l02714" name="l02714"></a><span class="lineno"> 2714</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga476012f1b4567ffc21ded0b5fd50985e">SMCR</a> |= <a class="code hl_define" href="group___t_i_m___slave___mode.html#ga34427a693157ab177fead9871185bd35">TIM_SlaveMode_External1</a>;</div>
<div class="line"><a id="l02715" name="l02715"></a><span class="lineno"> 2715</span>}</div>
<div class="line"><a id="l02716" name="l02716"></a><span class="lineno"> 2716</span> </div>
<div class="line"><a id="l02734" name="l02734"></a><span class="lineno"><a class="line" href="group___t_i_m.html#gaf460e7d9c9969044e364130e209937fc"> 2734</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___group6.html#gaf460e7d9c9969044e364130e209937fc">TIM_TIxExternalClockConfig</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_TIxExternalCLKSource,</div>
<div class="line"><a id="l02735" name="l02735"></a><span class="lineno"> 2735</span>                                uint16_t TIM_ICPolarity, uint16_t ICFilter)</div>
<div class="line"><a id="l02736" name="l02736"></a><span class="lineno"> 2736</span>{</div>
<div class="line"><a id="l02737" name="l02737"></a><span class="lineno"> 2737</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l02738" name="l02738"></a><span class="lineno"> 2738</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___exported__constants.html#ga1abea04e3837b7683d8e8dc33441677f">IS_TIM_LIST1_PERIPH</a>(TIMx));</div>
<div class="line"><a id="l02739" name="l02739"></a><span class="lineno"> 2739</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___input___capture___polarity.html#ga6aff2fe442fd9662a0bb8731134cda89">IS_TIM_IC_POLARITY</a>(TIM_ICPolarity));</div>
<div class="line"><a id="l02740" name="l02740"></a><span class="lineno"> 2740</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___input___capture___filer___value.html#ga19ecc5fc2e1ce1697c3dbbb9809ca243">IS_TIM_IC_FILTER</a>(ICFilter));</div>
<div class="line"><a id="l02741" name="l02741"></a><span class="lineno"> 2741</span> </div>
<div class="line"><a id="l02742" name="l02742"></a><span class="lineno"> 2742</span>  <span class="comment">/* Configure the Timer Input Clock Source */</span></div>
<div class="line"><a id="l02743" name="l02743"></a><span class="lineno"> 2743</span>  <span class="keywordflow">if</span> (TIM_TIxExternalCLKSource == <a class="code hl_define" href="group___t_i_m___t_ix___external___clock___source.html#gafa3c6345a7e1c3668b2e7e4d61a79491">TIM_TIxExternalCLK1Source_TI2</a>)</div>
<div class="line"><a id="l02744" name="l02744"></a><span class="lineno"> 2744</span>  {</div>
<div class="line"><a id="l02745" name="l02745"></a><span class="lineno"> 2745</span>    TI2_Config(TIMx, TIM_ICPolarity, <a class="code hl_define" href="group___t_i_m___input___capture___selection.html#ga3d38876044457b7faefe951d367ac8c3">TIM_ICSelection_DirectTI</a>, ICFilter);</div>
<div class="line"><a id="l02746" name="l02746"></a><span class="lineno"> 2746</span>  }</div>
<div class="line"><a id="l02747" name="l02747"></a><span class="lineno"> 2747</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02748" name="l02748"></a><span class="lineno"> 2748</span>  {</div>
<div class="line"><a id="l02749" name="l02749"></a><span class="lineno"> 2749</span>    TI1_Config(TIMx, TIM_ICPolarity, <a class="code hl_define" href="group___t_i_m___input___capture___selection.html#ga3d38876044457b7faefe951d367ac8c3">TIM_ICSelection_DirectTI</a>, ICFilter);</div>
<div class="line"><a id="l02750" name="l02750"></a><span class="lineno"> 2750</span>  }</div>
<div class="line"><a id="l02751" name="l02751"></a><span class="lineno"> 2751</span>  <span class="comment">/* Select the Trigger source */</span></div>
<div class="line"><a id="l02752" name="l02752"></a><span class="lineno"> 2752</span>  <a class="code hl_function" href="group___t_i_m___group7.html#ga4252583c6ae8a73d6fc66f7e951dbc35">TIM_SelectInputTrigger</a>(TIMx, TIM_TIxExternalCLKSource);</div>
<div class="line"><a id="l02753" name="l02753"></a><span class="lineno"> 2753</span>  <span class="comment">/* Select the External clock mode1 */</span></div>
<div class="line"><a id="l02754" name="l02754"></a><span class="lineno"> 2754</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga476012f1b4567ffc21ded0b5fd50985e">SMCR</a> |= <a class="code hl_define" href="group___t_i_m___slave___mode.html#ga34427a693157ab177fead9871185bd35">TIM_SlaveMode_External1</a>;</div>
<div class="line"><a id="l02755" name="l02755"></a><span class="lineno"> 2755</span>}</div>
<div class="line"><a id="l02756" name="l02756"></a><span class="lineno"> 2756</span> </div>
<div class="line"><a id="l02774" name="l02774"></a><span class="lineno"><a class="line" href="group___t_i_m.html#ga47c05638b93aabcd641dbc8859e1b2df"> 2774</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___group6.html#ga47c05638b93aabcd641dbc8859e1b2df">TIM_ETRClockMode1Config</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_ExtTRGPrescaler,</div>
<div class="line"><a id="l02775" name="l02775"></a><span class="lineno"> 2775</span>                            uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)</div>
<div class="line"><a id="l02776" name="l02776"></a><span class="lineno"> 2776</span>{</div>
<div class="line"><a id="l02777" name="l02777"></a><span class="lineno"> 2777</span>  uint16_t tmpsmcr = 0;</div>
<div class="line"><a id="l02778" name="l02778"></a><span class="lineno"> 2778</span> </div>
<div class="line"><a id="l02779" name="l02779"></a><span class="lineno"> 2779</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l02780" name="l02780"></a><span class="lineno"> 2780</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx));</div>
<div class="line"><a id="l02781" name="l02781"></a><span class="lineno"> 2781</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___external___trigger___prescaler.html#ga615587e6aae397d9fe8166004e7324f2">IS_TIM_EXT_PRESCALER</a>(TIM_ExtTRGPrescaler));</div>
<div class="line"><a id="l02782" name="l02782"></a><span class="lineno"> 2782</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___external___trigger___polarity.html#ga489ea1fed28375dec49cf1b8dfac47ca">IS_TIM_EXT_POLARITY</a>(TIM_ExtTRGPolarity));</div>
<div class="line"><a id="l02783" name="l02783"></a><span class="lineno"> 2783</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___external___trigger___filter.html#ga500df0646edcf07316a55a652502ca87">IS_TIM_EXT_FILTER</a>(ExtTRGFilter));</div>
<div class="line"><a id="l02784" name="l02784"></a><span class="lineno"> 2784</span>  <span class="comment">/* Configure the ETR Clock source */</span></div>
<div class="line"><a id="l02785" name="l02785"></a><span class="lineno"> 2785</span>  <a class="code hl_function" href="group___t_i_m___group7.html#ga8bdde400b7a30f3e747fe8e4962c0abe">TIM_ETRConfig</a>(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);</div>
<div class="line"><a id="l02786" name="l02786"></a><span class="lineno"> 2786</span>  </div>
<div class="line"><a id="l02787" name="l02787"></a><span class="lineno"> 2787</span>  <span class="comment">/* Get the TIMx SMCR register value */</span></div>
<div class="line"><a id="l02788" name="l02788"></a><span class="lineno"> 2788</span>  tmpsmcr = TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga476012f1b4567ffc21ded0b5fd50985e">SMCR</a>;</div>
<div class="line"><a id="l02789" name="l02789"></a><span class="lineno"> 2789</span> </div>
<div class="line"><a id="l02790" name="l02790"></a><span class="lineno"> 2790</span>  <span class="comment">/* Reset the SMS Bits */</span></div>
<div class="line"><a id="l02791" name="l02791"></a><span class="lineno"> 2791</span>  tmpsmcr &amp;= (uint16_t)~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae92349731a6107e0f3a251b44a67c7ea">TIM_SMCR_SMS</a>;</div>
<div class="line"><a id="l02792" name="l02792"></a><span class="lineno"> 2792</span> </div>
<div class="line"><a id="l02793" name="l02793"></a><span class="lineno"> 2793</span>  <span class="comment">/* Select the External clock mode1 */</span></div>
<div class="line"><a id="l02794" name="l02794"></a><span class="lineno"> 2794</span>  tmpsmcr |= <a class="code hl_define" href="group___t_i_m___slave___mode.html#ga34427a693157ab177fead9871185bd35">TIM_SlaveMode_External1</a>;</div>
<div class="line"><a id="l02795" name="l02795"></a><span class="lineno"> 2795</span> </div>
<div class="line"><a id="l02796" name="l02796"></a><span class="lineno"> 2796</span>  <span class="comment">/* Select the Trigger selection : ETRF */</span></div>
<div class="line"><a id="l02797" name="l02797"></a><span class="lineno"> 2797</span>  tmpsmcr &amp;= (uint16_t)~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8680e719bca2b672d850504220ae51fc">TIM_SMCR_TS</a>;</div>
<div class="line"><a id="l02798" name="l02798"></a><span class="lineno"> 2798</span>  tmpsmcr |= <a class="code hl_define" href="group___t_i_m___internal___trigger___selection.html#gaece08e02e056613a882aa7ff0a6ccc2d">TIM_TS_ETRF</a>;</div>
<div class="line"><a id="l02799" name="l02799"></a><span class="lineno"> 2799</span> </div>
<div class="line"><a id="l02800" name="l02800"></a><span class="lineno"> 2800</span>  <span class="comment">/* Write to TIMx SMCR */</span></div>
<div class="line"><a id="l02801" name="l02801"></a><span class="lineno"> 2801</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga476012f1b4567ffc21ded0b5fd50985e">SMCR</a> = tmpsmcr;</div>
<div class="line"><a id="l02802" name="l02802"></a><span class="lineno"> 2802</span>}</div>
<div class="line"><a id="l02803" name="l02803"></a><span class="lineno"> 2803</span> </div>
<div class="line"><a id="l02821" name="l02821"></a><span class="lineno"><a class="line" href="group___t_i_m.html#ga0a9cbcbab32326cbbdaf4c111f59ec20"> 2821</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___group6.html#ga0a9cbcbab32326cbbdaf4c111f59ec20">TIM_ETRClockMode2Config</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_ExtTRGPrescaler, </div>
<div class="line"><a id="l02822" name="l02822"></a><span class="lineno"> 2822</span>                             uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)</div>
<div class="line"><a id="l02823" name="l02823"></a><span class="lineno"> 2823</span>{</div>
<div class="line"><a id="l02824" name="l02824"></a><span class="lineno"> 2824</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l02825" name="l02825"></a><span class="lineno"> 2825</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx));</div>
<div class="line"><a id="l02826" name="l02826"></a><span class="lineno"> 2826</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___external___trigger___prescaler.html#ga615587e6aae397d9fe8166004e7324f2">IS_TIM_EXT_PRESCALER</a>(TIM_ExtTRGPrescaler));</div>
<div class="line"><a id="l02827" name="l02827"></a><span class="lineno"> 2827</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___external___trigger___polarity.html#ga489ea1fed28375dec49cf1b8dfac47ca">IS_TIM_EXT_POLARITY</a>(TIM_ExtTRGPolarity));</div>
<div class="line"><a id="l02828" name="l02828"></a><span class="lineno"> 2828</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___external___trigger___filter.html#ga500df0646edcf07316a55a652502ca87">IS_TIM_EXT_FILTER</a>(ExtTRGFilter));</div>
<div class="line"><a id="l02829" name="l02829"></a><span class="lineno"> 2829</span> </div>
<div class="line"><a id="l02830" name="l02830"></a><span class="lineno"> 2830</span>  <span class="comment">/* Configure the ETR Clock source */</span></div>
<div class="line"><a id="l02831" name="l02831"></a><span class="lineno"> 2831</span>  <a class="code hl_function" href="group___t_i_m___group7.html#ga8bdde400b7a30f3e747fe8e4962c0abe">TIM_ETRConfig</a>(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);</div>
<div class="line"><a id="l02832" name="l02832"></a><span class="lineno"> 2832</span> </div>
<div class="line"><a id="l02833" name="l02833"></a><span class="lineno"> 2833</span>  <span class="comment">/* Enable the External clock mode2 */</span></div>
<div class="line"><a id="l02834" name="l02834"></a><span class="lineno"> 2834</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga476012f1b4567ffc21ded0b5fd50985e">SMCR</a> |= <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga331a1d5f39d5f47b5409054e693fc651">TIM_SMCR_ECE</a>;</div>
<div class="line"><a id="l02835" name="l02835"></a><span class="lineno"> 2835</span>}</div>
<div class="line"><a id="l02892" name="l02892"></a><span class="lineno"><a class="line" href="group___t_i_m.html#ga4252583c6ae8a73d6fc66f7e951dbc35"> 2892</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___group7.html#ga4252583c6ae8a73d6fc66f7e951dbc35">TIM_SelectInputTrigger</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_InputTriggerSource)</div>
<div class="line"><a id="l02893" name="l02893"></a><span class="lineno"> 2893</span>{</div>
<div class="line"><a id="l02894" name="l02894"></a><span class="lineno"> 2894</span>  uint16_t tmpsmcr = 0;</div>
<div class="line"><a id="l02895" name="l02895"></a><span class="lineno"> 2895</span> </div>
<div class="line"><a id="l02896" name="l02896"></a><span class="lineno"> 2896</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l02897" name="l02897"></a><span class="lineno"> 2897</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___exported__constants.html#ga1abea04e3837b7683d8e8dc33441677f">IS_TIM_LIST1_PERIPH</a>(TIMx)); </div>
<div class="line"><a id="l02898" name="l02898"></a><span class="lineno"> 2898</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___internal___trigger___selection.html#ga36e47cf625c695a368a68280e950dfbc">IS_TIM_TRIGGER_SELECTION</a>(TIM_InputTriggerSource));</div>
<div class="line"><a id="l02899" name="l02899"></a><span class="lineno"> 2899</span> </div>
<div class="line"><a id="l02900" name="l02900"></a><span class="lineno"> 2900</span>  <span class="comment">/* Get the TIMx SMCR register value */</span></div>
<div class="line"><a id="l02901" name="l02901"></a><span class="lineno"> 2901</span>  tmpsmcr = TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga476012f1b4567ffc21ded0b5fd50985e">SMCR</a>;</div>
<div class="line"><a id="l02902" name="l02902"></a><span class="lineno"> 2902</span> </div>
<div class="line"><a id="l02903" name="l02903"></a><span class="lineno"> 2903</span>  <span class="comment">/* Reset the TS Bits */</span></div>
<div class="line"><a id="l02904" name="l02904"></a><span class="lineno"> 2904</span>  tmpsmcr &amp;= (uint16_t)~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8680e719bca2b672d850504220ae51fc">TIM_SMCR_TS</a>;</div>
<div class="line"><a id="l02905" name="l02905"></a><span class="lineno"> 2905</span> </div>
<div class="line"><a id="l02906" name="l02906"></a><span class="lineno"> 2906</span>  <span class="comment">/* Set the Input Trigger source */</span></div>
<div class="line"><a id="l02907" name="l02907"></a><span class="lineno"> 2907</span>  tmpsmcr |= TIM_InputTriggerSource;</div>
<div class="line"><a id="l02908" name="l02908"></a><span class="lineno"> 2908</span> </div>
<div class="line"><a id="l02909" name="l02909"></a><span class="lineno"> 2909</span>  <span class="comment">/* Write to TIMx SMCR */</span></div>
<div class="line"><a id="l02910" name="l02910"></a><span class="lineno"> 2910</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga476012f1b4567ffc21ded0b5fd50985e">SMCR</a> = tmpsmcr;</div>
<div class="line"><a id="l02911" name="l02911"></a><span class="lineno"> 2911</span>}</div>
<div class="line"><a id="l02912" name="l02912"></a><span class="lineno"> 2912</span> </div>
<div class="line"><a id="l02935" name="l02935"></a><span class="lineno"><a class="line" href="group___t_i_m.html#ga28745aaa549e2067e42c19569209e6c6"> 2935</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___group7.html#ga28745aaa549e2067e42c19569209e6c6">TIM_SelectOutputTrigger</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_TRGOSource)</div>
<div class="line"><a id="l02936" name="l02936"></a><span class="lineno"> 2936</span>{</div>
<div class="line"><a id="l02937" name="l02937"></a><span class="lineno"> 2937</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l02938" name="l02938"></a><span class="lineno"> 2938</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___exported__constants.html#ga90232c3966a578fbd9be2b228f225cb4">IS_TIM_LIST5_PERIPH</a>(TIMx));</div>
<div class="line"><a id="l02939" name="l02939"></a><span class="lineno"> 2939</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___trigger___output___source.html#gadf4e4e0422bd9c108b184884781d2d46">IS_TIM_TRGO_SOURCE</a>(TIM_TRGOSource));</div>
<div class="line"><a id="l02940" name="l02940"></a><span class="lineno"> 2940</span> </div>
<div class="line"><a id="l02941" name="l02941"></a><span class="lineno"> 2941</span>  <span class="comment">/* Reset the MMS Bits */</span></div>
<div class="line"><a id="l02942" name="l02942"></a><span class="lineno"> 2942</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga954eb69fd4e2e6b43ba6c80986f691d8">CR2</a> &amp;= (uint16_t)~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaaa6987d980e5c4c71c7d0faa1eb97a45">TIM_CR2_MMS</a>;</div>
<div class="line"><a id="l02943" name="l02943"></a><span class="lineno"> 2943</span>  <span class="comment">/* Select the TRGO source */</span></div>
<div class="line"><a id="l02944" name="l02944"></a><span class="lineno"> 2944</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga954eb69fd4e2e6b43ba6c80986f691d8">CR2</a> |=  TIM_TRGOSource;</div>
<div class="line"><a id="l02945" name="l02945"></a><span class="lineno"> 2945</span>}</div>
<div class="line"><a id="l02946" name="l02946"></a><span class="lineno"> 2946</span> </div>
<div class="line"><a id="l02959" name="l02959"></a><span class="lineno"><a class="line" href="group___t_i_m.html#ga2f19ce1d90990691cf037e419ba08003"> 2959</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___group7.html#ga2f19ce1d90990691cf037e419ba08003">TIM_SelectSlaveMode</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_SlaveMode)</div>
<div class="line"><a id="l02960" name="l02960"></a><span class="lineno"> 2960</span>{</div>
<div class="line"><a id="l02961" name="l02961"></a><span class="lineno"> 2961</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l02962" name="l02962"></a><span class="lineno"> 2962</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___exported__constants.html#ga3c489ac3294f0d8f2ec097da909bc8e0">IS_TIM_LIST2_PERIPH</a>(TIMx));</div>
<div class="line"><a id="l02963" name="l02963"></a><span class="lineno"> 2963</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___slave___mode.html#ga7f0e666bc968c56df7f1f6c2465c89fb">IS_TIM_SLAVE_MODE</a>(TIM_SlaveMode));</div>
<div class="line"><a id="l02964" name="l02964"></a><span class="lineno"> 2964</span> </div>
<div class="line"><a id="l02965" name="l02965"></a><span class="lineno"> 2965</span>  <span class="comment">/* Reset the SMS Bits */</span></div>
<div class="line"><a id="l02966" name="l02966"></a><span class="lineno"> 2966</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga476012f1b4567ffc21ded0b5fd50985e">SMCR</a> &amp;= (uint16_t)~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae92349731a6107e0f3a251b44a67c7ea">TIM_SMCR_SMS</a>;</div>
<div class="line"><a id="l02967" name="l02967"></a><span class="lineno"> 2967</span> </div>
<div class="line"><a id="l02968" name="l02968"></a><span class="lineno"> 2968</span>  <span class="comment">/* Select the Slave Mode */</span></div>
<div class="line"><a id="l02969" name="l02969"></a><span class="lineno"> 2969</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga476012f1b4567ffc21ded0b5fd50985e">SMCR</a> |= TIM_SlaveMode;</div>
<div class="line"><a id="l02970" name="l02970"></a><span class="lineno"> 2970</span>}</div>
<div class="line"><a id="l02971" name="l02971"></a><span class="lineno"> 2971</span> </div>
<div class="line"><a id="l02982" name="l02982"></a><span class="lineno"><a class="line" href="group___t_i_m.html#ga4dcc3d11b670c381d0ff9cb7e9fd01e2"> 2982</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___group7.html#ga4dcc3d11b670c381d0ff9cb7e9fd01e2">TIM_SelectMasterSlaveMode</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_MasterSlaveMode)</div>
<div class="line"><a id="l02983" name="l02983"></a><span class="lineno"> 2983</span>{</div>
<div class="line"><a id="l02984" name="l02984"></a><span class="lineno"> 2984</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l02985" name="l02985"></a><span class="lineno"> 2985</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___exported__constants.html#ga3c489ac3294f0d8f2ec097da909bc8e0">IS_TIM_LIST2_PERIPH</a>(TIMx));</div>
<div class="line"><a id="l02986" name="l02986"></a><span class="lineno"> 2986</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___master___slave___mode.html#ga53146701cf287a0eca43b9232dffac60">IS_TIM_MSM_STATE</a>(TIM_MasterSlaveMode));</div>
<div class="line"><a id="l02987" name="l02987"></a><span class="lineno"> 2987</span> </div>
<div class="line"><a id="l02988" name="l02988"></a><span class="lineno"> 2988</span>  <span class="comment">/* Reset the MSM Bit */</span></div>
<div class="line"><a id="l02989" name="l02989"></a><span class="lineno"> 2989</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga476012f1b4567ffc21ded0b5fd50985e">SMCR</a> &amp;= (uint16_t)~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga52101db4ca2c7b3003f1b16a49b2032c">TIM_SMCR_MSM</a>;</div>
<div class="line"><a id="l02990" name="l02990"></a><span class="lineno"> 2990</span>  </div>
<div class="line"><a id="l02991" name="l02991"></a><span class="lineno"> 2991</span>  <span class="comment">/* Set or Reset the MSM Bit */</span></div>
<div class="line"><a id="l02992" name="l02992"></a><span class="lineno"> 2992</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga476012f1b4567ffc21ded0b5fd50985e">SMCR</a> |= TIM_MasterSlaveMode;</div>
<div class="line"><a id="l02993" name="l02993"></a><span class="lineno"> 2993</span>}</div>
<div class="line"><a id="l02994" name="l02994"></a><span class="lineno"> 2994</span> </div>
<div class="line"><a id="l03012" name="l03012"></a><span class="lineno"><a class="line" href="group___t_i_m.html#ga8bdde400b7a30f3e747fe8e4962c0abe"> 3012</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___group7.html#ga8bdde400b7a30f3e747fe8e4962c0abe">TIM_ETRConfig</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_ExtTRGPrescaler,</div>
<div class="line"><a id="l03013" name="l03013"></a><span class="lineno"> 3013</span>                   uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)</div>
<div class="line"><a id="l03014" name="l03014"></a><span class="lineno"> 3014</span>{</div>
<div class="line"><a id="l03015" name="l03015"></a><span class="lineno"> 3015</span>  uint16_t tmpsmcr = 0;</div>
<div class="line"><a id="l03016" name="l03016"></a><span class="lineno"> 3016</span> </div>
<div class="line"><a id="l03017" name="l03017"></a><span class="lineno"> 3017</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l03018" name="l03018"></a><span class="lineno"> 3018</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx));</div>
<div class="line"><a id="l03019" name="l03019"></a><span class="lineno"> 3019</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___external___trigger___prescaler.html#ga615587e6aae397d9fe8166004e7324f2">IS_TIM_EXT_PRESCALER</a>(TIM_ExtTRGPrescaler));</div>
<div class="line"><a id="l03020" name="l03020"></a><span class="lineno"> 3020</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___external___trigger___polarity.html#ga489ea1fed28375dec49cf1b8dfac47ca">IS_TIM_EXT_POLARITY</a>(TIM_ExtTRGPolarity));</div>
<div class="line"><a id="l03021" name="l03021"></a><span class="lineno"> 3021</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___external___trigger___filter.html#ga500df0646edcf07316a55a652502ca87">IS_TIM_EXT_FILTER</a>(ExtTRGFilter));</div>
<div class="line"><a id="l03022" name="l03022"></a><span class="lineno"> 3022</span> </div>
<div class="line"><a id="l03023" name="l03023"></a><span class="lineno"> 3023</span>  tmpsmcr = TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga476012f1b4567ffc21ded0b5fd50985e">SMCR</a>;</div>
<div class="line"><a id="l03024" name="l03024"></a><span class="lineno"> 3024</span> </div>
<div class="line"><a id="l03025" name="l03025"></a><span class="lineno"> 3025</span>  <span class="comment">/* Reset the ETR Bits */</span></div>
<div class="line"><a id="l03026" name="l03026"></a><span class="lineno"> 3026</span>  tmpsmcr &amp;= <a class="code hl_define" href="group___t_i_m.html#ga705d4e8fca08b32bfd20592dea164447">SMCR_ETR_MASK</a>;</div>
<div class="line"><a id="l03027" name="l03027"></a><span class="lineno"> 3027</span> </div>
<div class="line"><a id="l03028" name="l03028"></a><span class="lineno"> 3028</span>  <span class="comment">/* Set the Prescaler, the Filter value and the Polarity */</span></div>
<div class="line"><a id="l03029" name="l03029"></a><span class="lineno"> 3029</span>  tmpsmcr |= (uint16_t)(TIM_ExtTRGPrescaler | (uint16_t)(TIM_ExtTRGPolarity | (uint16_t)(ExtTRGFilter &lt;&lt; (uint16_t)8)));</div>
<div class="line"><a id="l03030" name="l03030"></a><span class="lineno"> 3030</span> </div>
<div class="line"><a id="l03031" name="l03031"></a><span class="lineno"> 3031</span>  <span class="comment">/* Write to TIMx SMCR */</span></div>
<div class="line"><a id="l03032" name="l03032"></a><span class="lineno"> 3032</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga476012f1b4567ffc21ded0b5fd50985e">SMCR</a> = tmpsmcr;</div>
<div class="line"><a id="l03033" name="l03033"></a><span class="lineno"> 3033</span>}</div>
<div class="line"><a id="l03070" name="l03070"></a><span class="lineno"><a class="line" href="group___t_i_m.html#ga0fc7e76c47a3bd1ba1ebc71427832b51"> 3070</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___group8.html#ga0fc7e76c47a3bd1ba1ebc71427832b51">TIM_EncoderInterfaceConfig</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_EncoderMode,</div>
<div class="line"><a id="l03071" name="l03071"></a><span class="lineno"> 3071</span>                                uint16_t TIM_IC1Polarity, uint16_t TIM_IC2Polarity)</div>
<div class="line"><a id="l03072" name="l03072"></a><span class="lineno"> 3072</span>{</div>
<div class="line"><a id="l03073" name="l03073"></a><span class="lineno"> 3073</span>  uint16_t tmpsmcr = 0;</div>
<div class="line"><a id="l03074" name="l03074"></a><span class="lineno"> 3074</span>  uint16_t tmpccmr1 = 0;</div>
<div class="line"><a id="l03075" name="l03075"></a><span class="lineno"> 3075</span>  uint16_t tmpccer = 0;</div>
<div class="line"><a id="l03076" name="l03076"></a><span class="lineno"> 3076</span>    </div>
<div class="line"><a id="l03077" name="l03077"></a><span class="lineno"> 3077</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l03078" name="l03078"></a><span class="lineno"> 3078</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___exported__constants.html#ga3c489ac3294f0d8f2ec097da909bc8e0">IS_TIM_LIST2_PERIPH</a>(TIMx));</div>
<div class="line"><a id="l03079" name="l03079"></a><span class="lineno"> 3079</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___encoder___mode.html#ga9dd5baa6b2a44e0f25068a650cbfdd1b">IS_TIM_ENCODER_MODE</a>(TIM_EncoderMode));</div>
<div class="line"><a id="l03080" name="l03080"></a><span class="lineno"> 3080</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___input___capture___polarity.html#ga6aff2fe442fd9662a0bb8731134cda89">IS_TIM_IC_POLARITY</a>(TIM_IC1Polarity));</div>
<div class="line"><a id="l03081" name="l03081"></a><span class="lineno"> 3081</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___input___capture___polarity.html#ga6aff2fe442fd9662a0bb8731134cda89">IS_TIM_IC_POLARITY</a>(TIM_IC2Polarity));</div>
<div class="line"><a id="l03082" name="l03082"></a><span class="lineno"> 3082</span> </div>
<div class="line"><a id="l03083" name="l03083"></a><span class="lineno"> 3083</span>  <span class="comment">/* Get the TIMx SMCR register value */</span></div>
<div class="line"><a id="l03084" name="l03084"></a><span class="lineno"> 3084</span>  tmpsmcr = TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga476012f1b4567ffc21ded0b5fd50985e">SMCR</a>;</div>
<div class="line"><a id="l03085" name="l03085"></a><span class="lineno"> 3085</span> </div>
<div class="line"><a id="l03086" name="l03086"></a><span class="lineno"> 3086</span>  <span class="comment">/* Get the TIMx CCMR1 register value */</span></div>
<div class="line"><a id="l03087" name="l03087"></a><span class="lineno"> 3087</span>  tmpccmr1 = TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga9094f9bb312461d2fc1499f5f8d91c64">CCMR1</a>;</div>
<div class="line"><a id="l03088" name="l03088"></a><span class="lineno"> 3088</span> </div>
<div class="line"><a id="l03089" name="l03089"></a><span class="lineno"> 3089</span>  <span class="comment">/* Get the TIMx CCER register value */</span></div>
<div class="line"><a id="l03090" name="l03090"></a><span class="lineno"> 3090</span>  tmpccer = TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga2a7ebf9d3041dc20da591668d916f5bc">CCER</a>;</div>
<div class="line"><a id="l03091" name="l03091"></a><span class="lineno"> 3091</span> </div>
<div class="line"><a id="l03092" name="l03092"></a><span class="lineno"> 3092</span>  <span class="comment">/* Set the encoder Mode */</span></div>
<div class="line"><a id="l03093" name="l03093"></a><span class="lineno"> 3093</span>  tmpsmcr &amp;= (uint16_t)~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae92349731a6107e0f3a251b44a67c7ea">TIM_SMCR_SMS</a>;</div>
<div class="line"><a id="l03094" name="l03094"></a><span class="lineno"> 3094</span>  tmpsmcr |= TIM_EncoderMode;</div>
<div class="line"><a id="l03095" name="l03095"></a><span class="lineno"> 3095</span> </div>
<div class="line"><a id="l03096" name="l03096"></a><span class="lineno"> 3096</span>  <span class="comment">/* Select the Capture Compare 1 and the Capture Compare 2 as input */</span></div>
<div class="line"><a id="l03097" name="l03097"></a><span class="lineno"> 3097</span>  tmpccmr1 &amp;= ((uint16_t)~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a>) &amp; ((uint16_t)~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacdb0986b78bea5b53ea61e4ddd667cbf">TIM_CCMR1_CC2S</a>);</div>
<div class="line"><a id="l03098" name="l03098"></a><span class="lineno"> 3098</span>  tmpccmr1 |= <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1e4968b5500d58d1aebce888da31eb5d">TIM_CCMR1_CC1S_0</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga52bb0e50c11c35dcf42aeff7f1c22874">TIM_CCMR1_CC2S_0</a>;</div>
<div class="line"><a id="l03099" name="l03099"></a><span class="lineno"> 3099</span> </div>
<div class="line"><a id="l03100" name="l03100"></a><span class="lineno"> 3100</span>  <span class="comment">/* Set the TI1 and the TI2 Polarities */</span></div>
<div class="line"><a id="l03101" name="l03101"></a><span class="lineno"> 3101</span>  tmpccer &amp;= ((uint16_t)~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a>) &amp; ((uint16_t)~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3136c6e776c6066509d298b6a9b34912">TIM_CCER_CC2P</a>);</div>
<div class="line"><a id="l03102" name="l03102"></a><span class="lineno"> 3102</span>  tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity &lt;&lt; (uint16_t)4));</div>
<div class="line"><a id="l03103" name="l03103"></a><span class="lineno"> 3103</span> </div>
<div class="line"><a id="l03104" name="l03104"></a><span class="lineno"> 3104</span>  <span class="comment">/* Write to TIMx SMCR */</span></div>
<div class="line"><a id="l03105" name="l03105"></a><span class="lineno"> 3105</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga476012f1b4567ffc21ded0b5fd50985e">SMCR</a> = tmpsmcr;</div>
<div class="line"><a id="l03106" name="l03106"></a><span class="lineno"> 3106</span> </div>
<div class="line"><a id="l03107" name="l03107"></a><span class="lineno"> 3107</span>  <span class="comment">/* Write to TIMx CCMR1 */</span></div>
<div class="line"><a id="l03108" name="l03108"></a><span class="lineno"> 3108</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga9094f9bb312461d2fc1499f5f8d91c64">CCMR1</a> = tmpccmr1;</div>
<div class="line"><a id="l03109" name="l03109"></a><span class="lineno"> 3109</span> </div>
<div class="line"><a id="l03110" name="l03110"></a><span class="lineno"> 3110</span>  <span class="comment">/* Write to TIMx CCER */</span></div>
<div class="line"><a id="l03111" name="l03111"></a><span class="lineno"> 3111</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga2a7ebf9d3041dc20da591668d916f5bc">CCER</a> = tmpccer;</div>
<div class="line"><a id="l03112" name="l03112"></a><span class="lineno"> 3112</span>}</div>
<div class="line"><a id="l03113" name="l03113"></a><span class="lineno"> 3113</span> </div>
<div class="line"><a id="l03122" name="l03122"></a><span class="lineno"><a class="line" href="group___t_i_m.html#ga42c2d1025a3937c9d9f38631af86ffa4"> 3122</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___group8.html#ga42c2d1025a3937c9d9f38631af86ffa4">TIM_SelectHallSensor</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code hl_enumeration" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div>
<div class="line"><a id="l03123" name="l03123"></a><span class="lineno"> 3123</span>{</div>
<div class="line"><a id="l03124" name="l03124"></a><span class="lineno"> 3124</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l03125" name="l03125"></a><span class="lineno"> 3125</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___exported__constants.html#ga3c489ac3294f0d8f2ec097da909bc8e0">IS_TIM_LIST2_PERIPH</a>(TIMx));</div>
<div class="line"><a id="l03126" name="l03126"></a><span class="lineno"> 3126</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div>
<div class="line"><a id="l03127" name="l03127"></a><span class="lineno"> 3127</span> </div>
<div class="line"><a id="l03128" name="l03128"></a><span class="lineno"> 3128</span>  <span class="keywordflow">if</span> (NewState != <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div>
<div class="line"><a id="l03129" name="l03129"></a><span class="lineno"> 3129</span>  {</div>
<div class="line"><a id="l03130" name="l03130"></a><span class="lineno"> 3130</span>    <span class="comment">/* Set the TI1S Bit */</span></div>
<div class="line"><a id="l03131" name="l03131"></a><span class="lineno"> 3131</span>    TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga954eb69fd4e2e6b43ba6c80986f691d8">CR2</a> |= <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad07504497b70af628fa1aee8fe7ef63c">TIM_CR2_TI1S</a>;</div>
<div class="line"><a id="l03132" name="l03132"></a><span class="lineno"> 3132</span>  }</div>
<div class="line"><a id="l03133" name="l03133"></a><span class="lineno"> 3133</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l03134" name="l03134"></a><span class="lineno"> 3134</span>  {</div>
<div class="line"><a id="l03135" name="l03135"></a><span class="lineno"> 3135</span>    <span class="comment">/* Reset the TI1S Bit */</span></div>
<div class="line"><a id="l03136" name="l03136"></a><span class="lineno"> 3136</span>    TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga954eb69fd4e2e6b43ba6c80986f691d8">CR2</a> &amp;= (uint16_t)~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad07504497b70af628fa1aee8fe7ef63c">TIM_CR2_TI1S</a>;</div>
<div class="line"><a id="l03137" name="l03137"></a><span class="lineno"> 3137</span>  }</div>
<div class="line"><a id="l03138" name="l03138"></a><span class="lineno"> 3138</span>}</div>
<div class="line"><a id="l03173" name="l03173"></a><span class="lineno"><a class="line" href="group___t_i_m.html#ga08ffb6f2bfa96b6fbcbb8d8001cb8ba9"> 3173</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___t_i_m___group9.html#ga08ffb6f2bfa96b6fbcbb8d8001cb8ba9">TIM_RemapConfig</a>(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_Remap)</div>
<div class="line"><a id="l03174" name="l03174"></a><span class="lineno"> 3174</span>{</div>
<div class="line"><a id="l03175" name="l03175"></a><span class="lineno"> 3175</span> <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l03176" name="l03176"></a><span class="lineno"> 3176</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___exported__constants.html#ga9449f429a84af2291f431b990361e639">IS_TIM_LIST6_PERIPH</a>(TIMx));</div>
<div class="line"><a id="l03177" name="l03177"></a><span class="lineno"> 3177</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___t_i_m___remap.html#ga7faab73212e996d8b49555d3ad5be965">IS_TIM_REMAP</a>(TIM_Remap));</div>
<div class="line"><a id="l03178" name="l03178"></a><span class="lineno"> 3178</span> </div>
<div class="line"><a id="l03179" name="l03179"></a><span class="lineno"> 3179</span>  <span class="comment">/* Set the Timer remapping configuration */</span></div>
<div class="line"><a id="l03180" name="l03180"></a><span class="lineno"> 3180</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga145760563b46fcdeedddf7c92ee68d61">OR</a> =  TIM_Remap;</div>
<div class="line"><a id="l03181" name="l03181"></a><span class="lineno"> 3181</span>}</div>
<div class="line"><a id="l03204" name="l03204"></a><span class="lineno"> 3204</span><span class="keyword">static</span> <span class="keywordtype">void</span> TI1_Config(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,</div>
<div class="line"><a id="l03205" name="l03205"></a><span class="lineno"> 3205</span>                       uint16_t TIM_ICFilter)</div>
<div class="line"><a id="l03206" name="l03206"></a><span class="lineno"> 3206</span>{</div>
<div class="line"><a id="l03207" name="l03207"></a><span class="lineno"> 3207</span>  uint16_t tmpccmr1 = 0, tmpccer = 0;</div>
<div class="line"><a id="l03208" name="l03208"></a><span class="lineno"> 3208</span> </div>
<div class="line"><a id="l03209" name="l03209"></a><span class="lineno"> 3209</span>  <span class="comment">/* Disable the Channel 1: Reset the CC1E Bit */</span></div>
<div class="line"><a id="l03210" name="l03210"></a><span class="lineno"> 3210</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga2a7ebf9d3041dc20da591668d916f5bc">CCER</a> &amp;= (uint16_t)~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3f494b9881e7b97bb2d79f7ad4e79937">TIM_CCER_CC1E</a>;</div>
<div class="line"><a id="l03211" name="l03211"></a><span class="lineno"> 3211</span>  tmpccmr1 = TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga9094f9bb312461d2fc1499f5f8d91c64">CCMR1</a>;</div>
<div class="line"><a id="l03212" name="l03212"></a><span class="lineno"> 3212</span>  tmpccer = TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga2a7ebf9d3041dc20da591668d916f5bc">CCER</a>;</div>
<div class="line"><a id="l03213" name="l03213"></a><span class="lineno"> 3213</span> </div>
<div class="line"><a id="l03214" name="l03214"></a><span class="lineno"> 3214</span>  <span class="comment">/* Select the Input and set the filter */</span></div>
<div class="line"><a id="l03215" name="l03215"></a><span class="lineno"> 3215</span>  tmpccmr1 &amp;= ((uint16_t)~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a>) &amp; ((uint16_t)~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab0ee123675d8b8f98b5a6eeeccf37912">TIM_CCMR1_IC1F</a>);</div>
<div class="line"><a id="l03216" name="l03216"></a><span class="lineno"> 3216</span>  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter &lt;&lt; (uint16_t)4));</div>
<div class="line"><a id="l03217" name="l03217"></a><span class="lineno"> 3217</span> </div>
<div class="line"><a id="l03218" name="l03218"></a><span class="lineno"> 3218</span>  <span class="comment">/* Select the Polarity and set the CC1E Bit */</span></div>
<div class="line"><a id="l03219" name="l03219"></a><span class="lineno"> 3219</span>  tmpccer &amp;= (uint16_t)~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a>);</div>
<div class="line"><a id="l03220" name="l03220"></a><span class="lineno"> 3220</span>  tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3f494b9881e7b97bb2d79f7ad4e79937">TIM_CCER_CC1E</a>);</div>
<div class="line"><a id="l03221" name="l03221"></a><span class="lineno"> 3221</span> </div>
<div class="line"><a id="l03222" name="l03222"></a><span class="lineno"> 3222</span>  <span class="comment">/* Write to TIMx CCMR1 and CCER registers */</span></div>
<div class="line"><a id="l03223" name="l03223"></a><span class="lineno"> 3223</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga9094f9bb312461d2fc1499f5f8d91c64">CCMR1</a> = tmpccmr1;</div>
<div class="line"><a id="l03224" name="l03224"></a><span class="lineno"> 3224</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga2a7ebf9d3041dc20da591668d916f5bc">CCER</a> = tmpccer;</div>
<div class="line"><a id="l03225" name="l03225"></a><span class="lineno"> 3225</span>}</div>
<div class="line"><a id="l03226" name="l03226"></a><span class="lineno"> 3226</span> </div>
<div class="line"><a id="l03245" name="l03245"></a><span class="lineno"> 3245</span><span class="keyword">static</span> <span class="keywordtype">void</span> TI2_Config(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,</div>
<div class="line"><a id="l03246" name="l03246"></a><span class="lineno"> 3246</span>                       uint16_t TIM_ICFilter)</div>
<div class="line"><a id="l03247" name="l03247"></a><span class="lineno"> 3247</span>{</div>
<div class="line"><a id="l03248" name="l03248"></a><span class="lineno"> 3248</span>  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;</div>
<div class="line"><a id="l03249" name="l03249"></a><span class="lineno"> 3249</span> </div>
<div class="line"><a id="l03250" name="l03250"></a><span class="lineno"> 3250</span>  <span class="comment">/* Disable the Channel 2: Reset the CC2E Bit */</span></div>
<div class="line"><a id="l03251" name="l03251"></a><span class="lineno"> 3251</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga2a7ebf9d3041dc20da591668d916f5bc">CCER</a> &amp;= (uint16_t)~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga76392a4d63674cd0db0a55762458f16c">TIM_CCER_CC2E</a>;</div>
<div class="line"><a id="l03252" name="l03252"></a><span class="lineno"> 3252</span>  tmpccmr1 = TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga9094f9bb312461d2fc1499f5f8d91c64">CCMR1</a>;</div>
<div class="line"><a id="l03253" name="l03253"></a><span class="lineno"> 3253</span>  tmpccer = TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga2a7ebf9d3041dc20da591668d916f5bc">CCER</a>;</div>
<div class="line"><a id="l03254" name="l03254"></a><span class="lineno"> 3254</span>  tmp = (uint16_t)(TIM_ICPolarity &lt;&lt; 4);</div>
<div class="line"><a id="l03255" name="l03255"></a><span class="lineno"> 3255</span> </div>
<div class="line"><a id="l03256" name="l03256"></a><span class="lineno"> 3256</span>  <span class="comment">/* Select the Input and set the filter */</span></div>
<div class="line"><a id="l03257" name="l03257"></a><span class="lineno"> 3257</span>  tmpccmr1 &amp;= ((uint16_t)~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacdb0986b78bea5b53ea61e4ddd667cbf">TIM_CCMR1_CC2S</a>) &amp; ((uint16_t)~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2b942752d686c23323880ff576e7dffb">TIM_CCMR1_IC2F</a>);</div>
<div class="line"><a id="l03258" name="l03258"></a><span class="lineno"> 3258</span>  tmpccmr1 |= (uint16_t)(TIM_ICFilter &lt;&lt; 12);</div>
<div class="line"><a id="l03259" name="l03259"></a><span class="lineno"> 3259</span>  tmpccmr1 |= (uint16_t)(TIM_ICSelection &lt;&lt; 8);</div>
<div class="line"><a id="l03260" name="l03260"></a><span class="lineno"> 3260</span> </div>
<div class="line"><a id="l03261" name="l03261"></a><span class="lineno"> 3261</span>  <span class="comment">/* Select the Polarity and set the CC2E Bit */</span></div>
<div class="line"><a id="l03262" name="l03262"></a><span class="lineno"> 3262</span>  tmpccer &amp;= (uint16_t)~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3136c6e776c6066509d298b6a9b34912">TIM_CCER_CC2P</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga387de559d8b16b16f3934fddd2aa969f">TIM_CCER_CC2NP</a>);</div>
<div class="line"><a id="l03263" name="l03263"></a><span class="lineno"> 3263</span>  tmpccer |=  (uint16_t)(tmp | (uint16_t)<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga76392a4d63674cd0db0a55762458f16c">TIM_CCER_CC2E</a>);</div>
<div class="line"><a id="l03264" name="l03264"></a><span class="lineno"> 3264</span> </div>
<div class="line"><a id="l03265" name="l03265"></a><span class="lineno"> 3265</span>  <span class="comment">/* Write to TIMx CCMR1 and CCER registers */</span></div>
<div class="line"><a id="l03266" name="l03266"></a><span class="lineno"> 3266</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga9094f9bb312461d2fc1499f5f8d91c64">CCMR1</a> = tmpccmr1 ;</div>
<div class="line"><a id="l03267" name="l03267"></a><span class="lineno"> 3267</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga2a7ebf9d3041dc20da591668d916f5bc">CCER</a> = tmpccer;</div>
<div class="line"><a id="l03268" name="l03268"></a><span class="lineno"> 3268</span>}</div>
<div class="line"><a id="l03269" name="l03269"></a><span class="lineno"> 3269</span> </div>
<div class="line"><a id="l03287" name="l03287"></a><span class="lineno"> 3287</span><span class="keyword">static</span> <span class="keywordtype">void</span> TI3_Config(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,</div>
<div class="line"><a id="l03288" name="l03288"></a><span class="lineno"> 3288</span>                       uint16_t TIM_ICFilter)</div>
<div class="line"><a id="l03289" name="l03289"></a><span class="lineno"> 3289</span>{</div>
<div class="line"><a id="l03290" name="l03290"></a><span class="lineno"> 3290</span>  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;</div>
<div class="line"><a id="l03291" name="l03291"></a><span class="lineno"> 3291</span> </div>
<div class="line"><a id="l03292" name="l03292"></a><span class="lineno"> 3292</span>  <span class="comment">/* Disable the Channel 3: Reset the CC3E Bit */</span></div>
<div class="line"><a id="l03293" name="l03293"></a><span class="lineno"> 3293</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga2a7ebf9d3041dc20da591668d916f5bc">CCER</a> &amp;= (uint16_t)~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1da114e666b61f09cf25f50cdaa7f81f">TIM_CCER_CC3E</a>;</div>
<div class="line"><a id="l03294" name="l03294"></a><span class="lineno"> 3294</span>  tmpccmr2 = TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga22bb9f39aae46365d3ec3c5973f90039">CCMR2</a>;</div>
<div class="line"><a id="l03295" name="l03295"></a><span class="lineno"> 3295</span>  tmpccer = TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga2a7ebf9d3041dc20da591668d916f5bc">CCER</a>;</div>
<div class="line"><a id="l03296" name="l03296"></a><span class="lineno"> 3296</span>  tmp = (uint16_t)(TIM_ICPolarity &lt;&lt; 8);</div>
<div class="line"><a id="l03297" name="l03297"></a><span class="lineno"> 3297</span> </div>
<div class="line"><a id="l03298" name="l03298"></a><span class="lineno"> 3298</span>  <span class="comment">/* Select the Input and set the filter */</span></div>
<div class="line"><a id="l03299" name="l03299"></a><span class="lineno"> 3299</span>  tmpccmr2 &amp;= ((uint16_t)~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a>) &amp; ((uint16_t)~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad218af6bd1de72891e1b85d582b766cd">TIM_CCMR2_IC3F</a>);</div>
<div class="line"><a id="l03300" name="l03300"></a><span class="lineno"> 3300</span>  tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter &lt;&lt; (uint16_t)4));</div>
<div class="line"><a id="l03301" name="l03301"></a><span class="lineno"> 3301</span> </div>
<div class="line"><a id="l03302" name="l03302"></a><span class="lineno"> 3302</span>  <span class="comment">/* Select the Polarity and set the CC3E Bit */</span></div>
<div class="line"><a id="l03303" name="l03303"></a><span class="lineno"> 3303</span>  tmpccer &amp;= (uint16_t)~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6220a5cd34c7a7a39e10c854aa00d2e5">TIM_CCER_CC3P</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4029686d3307111d3f9f4400e29e4521">TIM_CCER_CC3NP</a>);</div>
<div class="line"><a id="l03304" name="l03304"></a><span class="lineno"> 3304</span>  tmpccer |= (uint16_t)(tmp | (uint16_t)<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1da114e666b61f09cf25f50cdaa7f81f">TIM_CCER_CC3E</a>);</div>
<div class="line"><a id="l03305" name="l03305"></a><span class="lineno"> 3305</span> </div>
<div class="line"><a id="l03306" name="l03306"></a><span class="lineno"> 3306</span>  <span class="comment">/* Write to TIMx CCMR2 and CCER registers */</span></div>
<div class="line"><a id="l03307" name="l03307"></a><span class="lineno"> 3307</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga22bb9f39aae46365d3ec3c5973f90039">CCMR2</a> = tmpccmr2;</div>
<div class="line"><a id="l03308" name="l03308"></a><span class="lineno"> 3308</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga2a7ebf9d3041dc20da591668d916f5bc">CCER</a> = tmpccer;</div>
<div class="line"><a id="l03309" name="l03309"></a><span class="lineno"> 3309</span>}</div>
<div class="line"><a id="l03310" name="l03310"></a><span class="lineno"> 3310</span> </div>
<div class="line"><a id="l03328" name="l03328"></a><span class="lineno"> 3328</span><span class="keyword">static</span> <span class="keywordtype">void</span> TI4_Config(<a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,</div>
<div class="line"><a id="l03329" name="l03329"></a><span class="lineno"> 3329</span>                       uint16_t TIM_ICFilter)</div>
<div class="line"><a id="l03330" name="l03330"></a><span class="lineno"> 3330</span>{</div>
<div class="line"><a id="l03331" name="l03331"></a><span class="lineno"> 3331</span>  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;</div>
<div class="line"><a id="l03332" name="l03332"></a><span class="lineno"> 3332</span> </div>
<div class="line"><a id="l03333" name="l03333"></a><span class="lineno"> 3333</span>  <span class="comment">/* Disable the Channel 4: Reset the CC4E Bit */</span></div>
<div class="line"><a id="l03334" name="l03334"></a><span class="lineno"> 3334</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga2a7ebf9d3041dc20da591668d916f5bc">CCER</a> &amp;= (uint16_t)~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga940b041ab5975311f42f26d314a4b621">TIM_CCER_CC4E</a>;</div>
<div class="line"><a id="l03335" name="l03335"></a><span class="lineno"> 3335</span>  tmpccmr2 = TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga22bb9f39aae46365d3ec3c5973f90039">CCMR2</a>;</div>
<div class="line"><a id="l03336" name="l03336"></a><span class="lineno"> 3336</span>  tmpccer = TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga2a7ebf9d3041dc20da591668d916f5bc">CCER</a>;</div>
<div class="line"><a id="l03337" name="l03337"></a><span class="lineno"> 3337</span>  tmp = (uint16_t)(TIM_ICPolarity &lt;&lt; 12);</div>
<div class="line"><a id="l03338" name="l03338"></a><span class="lineno"> 3338</span> </div>
<div class="line"><a id="l03339" name="l03339"></a><span class="lineno"> 3339</span>  <span class="comment">/* Select the Input and set the filter */</span></div>
<div class="line"><a id="l03340" name="l03340"></a><span class="lineno"> 3340</span>  tmpccmr2 &amp;= ((uint16_t)~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacdb0986b78bea5b53ea61e4ddd667cbf">TIM_CCMR1_CC2S</a>) &amp; ((uint16_t)~<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2b942752d686c23323880ff576e7dffb">TIM_CCMR1_IC2F</a>);</div>
<div class="line"><a id="l03341" name="l03341"></a><span class="lineno"> 3341</span>  tmpccmr2 |= (uint16_t)(TIM_ICSelection &lt;&lt; 8);</div>
<div class="line"><a id="l03342" name="l03342"></a><span class="lineno"> 3342</span>  tmpccmr2 |= (uint16_t)(TIM_ICFilter &lt;&lt; 12);</div>
<div class="line"><a id="l03343" name="l03343"></a><span class="lineno"> 3343</span> </div>
<div class="line"><a id="l03344" name="l03344"></a><span class="lineno"> 3344</span>  <span class="comment">/* Select the Polarity and set the CC4E Bit */</span></div>
<div class="line"><a id="l03345" name="l03345"></a><span class="lineno"> 3345</span>  tmpccer &amp;= (uint16_t)~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3faf23dc47e1b0877352d7f5a00f72e1">TIM_CCER_CC4P</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga41b88bff3f38cec0617ce66fa5aef260">TIM_CCER_CC4NP</a>);</div>
<div class="line"><a id="l03346" name="l03346"></a><span class="lineno"> 3346</span>  tmpccer |= (uint16_t)(tmp | (uint16_t)<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga940b041ab5975311f42f26d314a4b621">TIM_CCER_CC4E</a>);</div>
<div class="line"><a id="l03347" name="l03347"></a><span class="lineno"> 3347</span> </div>
<div class="line"><a id="l03348" name="l03348"></a><span class="lineno"> 3348</span>  <span class="comment">/* Write to TIMx CCMR2 and CCER registers */</span></div>
<div class="line"><a id="l03349" name="l03349"></a><span class="lineno"> 3349</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga22bb9f39aae46365d3ec3c5973f90039">CCMR2</a> = tmpccmr2;</div>
<div class="line"><a id="l03350" name="l03350"></a><span class="lineno"> 3350</span>  TIMx-&gt;<a class="code hl_variable" href="group___c_m_s_i_s.html#ga2a7ebf9d3041dc20da591668d916f5bc">CCER</a> = tmpccer ;</div>
<div class="line"><a id="l03351" name="l03351"></a><span class="lineno"> 3351</span>}</div>
<div class="line"><a id="l03352" name="l03352"></a><span class="lineno"> 3352</span> </div>
<div class="line"><a id="l03365" name="l03365"></a><span class="lineno"> 3365</span><span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div>
<div class="ttc" id="acore__cm0_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00198">core_cm0.h:198</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga0dd9c06729a5eb6179c6d0d60faca7ed"><div class="ttname"><a href="group___c_m_s_i_s.html#ga0dd9c06729a5eb6179c6d0d60faca7ed">TIM_TypeDef::CCR1</a></div><div class="ttdeci">__IO uint32_t CCR1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01798">stm32f4xx.h:1798</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga145760563b46fcdeedddf7c92ee68d61"><div class="ttname"><a href="group___c_m_s_i_s.html#ga145760563b46fcdeedddf7c92ee68d61">TIM_TypeDef::OR</a></div><div class="ttdeci">__IO uint16_t OR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01808">stm32f4xx.h:1808</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga22bb9f39aae46365d3ec3c5973f90039"><div class="ttname"><a href="group___c_m_s_i_s.html#ga22bb9f39aae46365d3ec3c5973f90039">TIM_TypeDef::CCMR2</a></div><div class="ttdeci">__IO uint16_t CCMR2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01788">stm32f4xx.h:1788</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga25b145e57a694bb384eee08fcd107c3a"><div class="ttname"><a href="group___c_m_s_i_s.html#ga25b145e57a694bb384eee08fcd107c3a">TIM_TypeDef::DIER</a></div><div class="ttdeci">__IO uint16_t DIER</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01780">stm32f4xx.h:1780</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga2a7ebf9d3041dc20da591668d916f5bc"><div class="ttname"><a href="group___c_m_s_i_s.html#ga2a7ebf9d3041dc20da591668d916f5bc">TIM_TypeDef::CCER</a></div><div class="ttdeci">__IO uint16_t CCER</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01790">stm32f4xx.h:1790</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga32bbedb8b418359c6873375ec949cf8b"><div class="ttname"><a href="group___c_m_s_i_s.html#ga32bbedb8b418359c6873375ec949cf8b">TIM_TypeDef::BDTR</a></div><div class="ttdeci">__IO uint16_t BDTR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01802">stm32f4xx.h:1802</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga410988826004fdd21d55071215144ba9"><div class="ttname"><a href="group___c_m_s_i_s.html#ga410988826004fdd21d55071215144ba9">TIM_TypeDef::CR1</a></div><div class="ttdeci">__IO uint16_t CR1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01774">stm32f4xx.h:1774</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga476012f1b4567ffc21ded0b5fd50985e"><div class="ttname"><a href="group___c_m_s_i_s.html#ga476012f1b4567ffc21ded0b5fd50985e">TIM_TypeDef::SMCR</a></div><div class="ttdeci">__IO uint16_t SMCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01778">stm32f4xx.h:1778</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga4d1171e9a61538424b8ef1f2571986d0"><div class="ttname"><a href="group___c_m_s_i_s.html#ga4d1171e9a61538424b8ef1f2571986d0">TIM_TypeDef::CCR2</a></div><div class="ttdeci">__IO uint32_t CCR2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01799">stm32f4xx.h:1799</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga5ba381c3f312fdf5e0b4119641b3b0aa"><div class="ttname"><a href="group___c_m_s_i_s.html#ga5ba381c3f312fdf5e0b4119641b3b0aa">TIM_TypeDef::CCR4</a></div><div class="ttdeci">__IO uint32_t CCR4</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01801">stm32f4xx.h:1801</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga6a42766a6ca3c7fe10a810ebd6b9d627"><div class="ttname"><a href="group___c_m_s_i_s.html#ga6a42766a6ca3c7fe10a810ebd6b9d627">TIM_TypeDef::ARR</a></div><div class="ttdeci">__IO uint32_t ARR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01795">stm32f4xx.h:1795</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga6fdd2a7fb88d28670b472aaac0d9d262"><div class="ttname"><a href="group___c_m_s_i_s.html#ga6fdd2a7fb88d28670b472aaac0d9d262">TIM_TypeDef::CNT</a></div><div class="ttdeci">__IO uint32_t CNT</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01792">stm32f4xx.h:1792</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga724fd21b7131fb9ac78c1b661dee3a8d"><div class="ttname"><a href="group___c_m_s_i_s.html#ga724fd21b7131fb9ac78c1b661dee3a8d">TIM_TypeDef::EGR</a></div><div class="ttdeci">__IO uint16_t EGR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01784">stm32f4xx.h:1784</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga9094f9bb312461d2fc1499f5f8d91c64"><div class="ttname"><a href="group___c_m_s_i_s.html#ga9094f9bb312461d2fc1499f5f8d91c64">TIM_TypeDef::CCMR1</a></div><div class="ttdeci">__IO uint16_t CCMR1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01786">stm32f4xx.h:1786</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_ga954eb69fd4e2e6b43ba6c80986f691d8"><div class="ttname"><a href="group___c_m_s_i_s.html#ga954eb69fd4e2e6b43ba6c80986f691d8">TIM_TypeDef::CR2</a></div><div class="ttdeci">__IO uint16_t CR2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01776">stm32f4xx.h:1776</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gaa6957ece6ee709031ab5241d6019fcce"><div class="ttname"><a href="group___c_m_s_i_s.html#gaa6957ece6ee709031ab5241d6019fcce">TIM_TypeDef::RCR</a></div><div class="ttdeci">__IO uint16_t RCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01796">stm32f4xx.h:1796</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gac83441bfb8d0287080dcbd945a272a74"><div class="ttname"><a href="group___c_m_s_i_s.html#gac83441bfb8d0287080dcbd945a272a74">TIM_TypeDef::CCR3</a></div><div class="ttdeci">__IO uint32_t CCR3</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01800">stm32f4xx.h:1800</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gad3186a43824621f049e7eff37c88ad4e"><div class="ttname"><a href="group___c_m_s_i_s.html#gad3186a43824621f049e7eff37c88ad4e">TIM_TypeDef::DCR</a></div><div class="ttdeci">__IO uint16_t DCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01804">stm32f4xx.h:1804</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gad58e05db30d309608402a69d87c36505"><div class="ttname"><a href="group___c_m_s_i_s.html#gad58e05db30d309608402a69d87c36505">TIM_TypeDef::PSC</a></div><div class="ttdeci">__IO uint16_t PSC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01793">stm32f4xx.h:1793</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s_html_gaf686e22c1792dc59dfeffe451d47cf13"><div class="ttname"><a href="group___c_m_s_i_s.html#gaf686e22c1792dc59dfeffe451d47cf13">TIM_TypeDef::SR</a></div><div class="ttdeci">__IO uint16_t SR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01782">stm32f4xx.h:1782</a></div></div>
<div class="ttc" id="agroup___exported__types_html_ga39d4411201fb731279ad5a409b2b80d7"><div class="ttname"><a href="group___exported__types.html#ga39d4411201fb731279ad5a409b2b80d7">ITStatus</a></div><div class="ttdeci">enum FlagStatus ITStatus</div></div>
<div class="ttc" id="agroup___exported__types_html_ga89136caac2e14c55151f527ac02daaff"><div class="ttname"><a href="group___exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a></div><div class="ttdeci">FlagStatus</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00775">stm32f4xx.h:775</a></div></div>
<div class="ttc" id="agroup___exported__types_html_gac9a7e9a35d2513ec15c3b537aaa4fba1"><div class="ttname"><a href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a></div><div class="ttdeci">FunctionalState</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00777">stm32f4xx.h:777</a></div></div>
<div class="ttc" id="agroup___exported__types_html_gaffaf7c3f537d7a3370b1bbdda67a2bf6"><div class="ttname"><a href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a></div><div class="ttdeci">#define IS_FUNCTIONAL_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00778">stm32f4xx.h:778</a></div></div>
<div class="ttc" id="agroup___exported__types_html_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05"><div class="ttname"><a href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a></div><div class="ttdeci">@ RESET</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00775">stm32f4xx.h:775</a></div></div>
<div class="ttc" id="agroup___exported__types_html_gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792"><div class="ttname"><a href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a></div><div class="ttdeci">@ SET</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00775">stm32f4xx.h:775</a></div></div>
<div class="ttc" id="agroup___exported__types_html_ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf"><div class="ttname"><a href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a></div><div class="ttdeci">@ ENABLE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00777">stm32f4xx.h:777</a></div></div>
<div class="ttc" id="agroup___exported__types_html_ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d"><div class="ttname"><a href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a></div><div class="ttdeci">@ DISABLE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00777">stm32f4xx.h:777</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga06c997c2c23e8bef7ca07579762c113b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga06c997c2c23e8bef7ca07579762c113b">TIM_CR1_URS</a></div><div class="ttdeci">#define TIM_CR1_URS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l10803">stm32f4xx.h:10803</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0ca0aedba14241caff739afb3c3ee291"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a></div><div class="ttdeci">#define TIM_CCER_CC1P</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l11007">stm32f4xx.h:11007</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1447dfe94bdd234382bb1f43307ea5c3"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1447dfe94bdd234382bb1f43307ea5c3">TIM_CCMR2_OC4CE</a></div><div class="ttdeci">#define TIM_CCMR2_OC4CE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l10981">stm32f4xx.h:10981</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga19a8dd4ea04d262ec4e97b5c7a8677a5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga19a8dd4ea04d262ec4e97b5c7a8677a5">TIM_CCMR1_OC2CE</a></div><div class="ttdeci">#define TIM_CCMR1_OC2CE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l10930">stm32f4xx.h:10930</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1aa54ddf87a4b339881a8d5368ec80eb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1aa54ddf87a4b339881a8d5368ec80eb">TIM_CCMR1_OC1PE</a></div><div class="ttdeci">#define TIM_CCMR1_OC1PE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l10909">stm32f4xx.h:10909</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1da114e666b61f09cf25f50cdaa7f81f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1da114e666b61f09cf25f50cdaa7f81f">TIM_CCER_CC3E</a></div><div class="ttdeci">#define TIM_CCER_CC3E</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l11014">stm32f4xx.h:11014</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1e4968b5500d58d1aebce888da31eb5d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1e4968b5500d58d1aebce888da31eb5d">TIM_CCMR1_CC1S_0</a></div><div class="ttdeci">#define TIM_CCMR1_CC1S_0</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l10905">stm32f4xx.h:10905</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga20fb9b62a7e8d114fbd180abd9f8ceae"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga20fb9b62a7e8d114fbd180abd9f8ceae">TIM_CR2_OIS3N</a></div><div class="ttdeci">#define TIM_CR2_OIS3N</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l10833">stm32f4xx.h:10833</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2326bafe64ba2ebdde908d66219eaa6f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2326bafe64ba2ebdde908d66219eaa6f">TIM_CCMR1_OC2M</a></div><div class="ttdeci">#define TIM_CCMR1_OC2M</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l10925">stm32f4xx.h:10925</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga276fd2250d2b085b73ef51cb4c099d24"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga276fd2250d2b085b73ef51cb4c099d24">TIM_CCMR2_OC3PE</a></div><div class="ttdeci">#define TIM_CCMR2_OC3PE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l10960">stm32f4xx.h:10960</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga277a096614829feba2d0a4fbb7d3dffc"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga277a096614829feba2d0a4fbb7d3dffc">TIM_BDTR_MOE</a></div><div class="ttdeci">#define TIM_BDTR_MOE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l11066">stm32f4xx.h:11066</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga294e216b50edd1c2f891143e1f971048"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga294e216b50edd1c2f891143e1f971048">TIM_CCMR2_CC4S</a></div><div class="ttdeci">#define TIM_CCMR2_CC4S</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l10969">stm32f4xx.h:10969</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2b942752d686c23323880ff576e7dffb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2b942752d686c23323880ff576e7dffb">TIM_CCMR1_IC2F</a></div><div class="ttdeci">#define TIM_CCMR1_IC2F</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l10948">stm32f4xx.h:10948</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2eabcc7e322b02c9c406b3ff70308260"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2eabcc7e322b02c9c406b3ff70308260">TIM_CCMR2_CC3S</a></div><div class="ttdeci">#define TIM_CCMR2_CC3S</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l10955">stm32f4xx.h:10955</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3136c6e776c6066509d298b6a9b34912"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3136c6e776c6066509d298b6a9b34912">TIM_CCER_CC2P</a></div><div class="ttdeci">#define TIM_CCER_CC2P</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l11011">stm32f4xx.h:11011</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga31b26bf058f88d771c33aff85ec89358"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga31b26bf058f88d771c33aff85ec89358">TIM_CR2_OIS1</a></div><div class="ttdeci">#define TIM_CR2_OIS1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l10828">stm32f4xx.h:10828</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga331a1d5f39d5f47b5409054e693fc651"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga331a1d5f39d5f47b5409054e693fc651">TIM_SMCR_ECE</a></div><div class="ttdeci">#define TIM_SMCR_ECE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l10859">stm32f4xx.h:10859</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga352b3c389bde13dd6049de0afdd874f1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga352b3c389bde13dd6049de0afdd874f1">TIM_CR1_CMS</a></div><div class="ttdeci">#define TIM_CR1_CMS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l10807">stm32f4xx.h:10807</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga387de559d8b16b16f3934fddd2aa969f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga387de559d8b16b16f3934fddd2aa969f">TIM_CCER_CC2NP</a></div><div class="ttdeci">#define TIM_CCER_CC2NP</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l11013">stm32f4xx.h:11013</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3bf610cf77c3c6c936ce7c4f85992e6c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3bf610cf77c3c6c936ce7c4f85992e6c">TIM_CCMR1_OC2FE</a></div><div class="ttdeci">#define TIM_CCMR1_OC2FE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l10922">stm32f4xx.h:10922</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3e951cd3f6593e321cf79b662a1deaaa"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3e951cd3f6593e321cf79b662a1deaaa">TIM_CCMR2_OC4PE</a></div><div class="ttdeci">#define TIM_CCMR2_OC4PE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l10974">stm32f4xx.h:10974</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3f494b9881e7b97bb2d79f7ad4e79937"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3f494b9881e7b97bb2d79f7ad4e79937">TIM_CCER_CC1E</a></div><div class="ttdeci">#define TIM_CCER_CC1E</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l11006">stm32f4xx.h:11006</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3faf23dc47e1b0877352d7f5a00f72e1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3faf23dc47e1b0877352d7f5a00f72e1">TIM_CCER_CC4P</a></div><div class="ttdeci">#define TIM_CCER_CC4P</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l11019">stm32f4xx.h:11019</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4029686d3307111d3f9f4400e29e4521"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4029686d3307111d3f9f4400e29e4521">TIM_CCER_CC3NP</a></div><div class="ttdeci">#define TIM_CCER_CC3NP</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l11017">stm32f4xx.h:11017</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga403fc501d4d8de6cabee6b07acb81a36"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a></div><div class="ttdeci">#define TIM_CCER_CC1NP</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l11009">stm32f4xx.h:11009</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga41b88bff3f38cec0617ce66fa5aef260"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga41b88bff3f38cec0617ce66fa5aef260">TIM_CCER_CC4NP</a></div><div class="ttdeci">#define TIM_CCER_CC4NP</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l11020">stm32f4xx.h:11020</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4209d414df704ce96c54abb2ea2df66a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4209d414df704ce96c54abb2ea2df66a">TIM_CCMR2_OC3CE</a></div><div class="ttdeci">#define TIM_CCMR2_OC3CE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l10967">stm32f4xx.h:10967</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4a3ad409f6b147cdcbafbfe29102f3fd"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd">TIM_CR1_ARPE</a></div><div class="ttdeci">#define TIM_CR1_ARPE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l10811">stm32f4xx.h:10811</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga52095cae524adb237339bfee92e8168a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga52095cae524adb237339bfee92e8168a">TIM_CCMR2_OC3M</a></div><div class="ttdeci">#define TIM_CCMR2_OC3M</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l10962">stm32f4xx.h:10962</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga52101db4ca2c7b3003f1b16a49b2032c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga52101db4ca2c7b3003f1b16a49b2032c">TIM_SMCR_MSM</a></div><div class="ttdeci">#define TIM_SMCR_MSM</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l10847">stm32f4xx.h:10847</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga52bb0e50c11c35dcf42aeff7f1c22874"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga52bb0e50c11c35dcf42aeff7f1c22874">TIM_CCMR1_CC2S_0</a></div><div class="ttdeci">#define TIM_CCMR1_CC2S_0</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l10919">stm32f4xx.h:10919</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5e8e704f9ce5742f45e15e3b3126aa9d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5e8e704f9ce5742f45e15e3b3126aa9d">TIM_CCMR1_IC2PSC</a></div><div class="ttdeci">#define TIM_CCMR1_IC2PSC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l10944">stm32f4xx.h:10944</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga61467648a433bd887683b9a4760021fa"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga61467648a433bd887683b9a4760021fa">TIM_CR2_OIS2</a></div><div class="ttdeci">#define TIM_CR2_OIS2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l10830">stm32f4xx.h:10830</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6220a5cd34c7a7a39e10c854aa00d2e5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6220a5cd34c7a7a39e10c854aa00d2e5">TIM_CCER_CC3P</a></div><div class="ttdeci">#define TIM_CCER_CC3P</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l11015">stm32f4xx.h:11015</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6a784649120eddec31998f34323d4156"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6a784649120eddec31998f34323d4156">TIM_CCER_CC2NE</a></div><div class="ttdeci">#define TIM_CCER_CC2NE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l11012">stm32f4xx.h:11012</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6d3d1488296350af6d36fbbf71905d29"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6d3d1488296350af6d36fbbf71905d29">TIM_CR1_OPM</a></div><div class="ttdeci">#define TIM_CR1_OPM</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l10804">stm32f4xx.h:10804</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6ddb3dc889733e71d812baa3873cb13b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6ddb3dc889733e71d812baa3873cb13b">TIM_CCMR1_OC1M</a></div><div class="ttdeci">#define TIM_CCMR1_OC1M</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l10911">stm32f4xx.h:10911</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6fd7591e2de10272f7fafb08cdd1b7b0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6fd7591e2de10272f7fafb08cdd1b7b0">TIM_CCMR2_IC4PSC</a></div><div class="ttdeci">#define TIM_CCMR2_IC4PSC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l10995">stm32f4xx.h:10995</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga70dc197250c2699d470aea1a7a42ad57"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga70dc197250c2699d470aea1a7a42ad57">TIM_CCMR2_OC4FE</a></div><div class="ttdeci">#define TIM_CCMR2_OC4FE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l10973">stm32f4xx.h:10973</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga76392a4d63674cd0db0a55762458f16c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga76392a4d63674cd0db0a55762458f16c">TIM_CCER_CC2E</a></div><div class="ttdeci">#define TIM_CCER_CC2E</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l11010">stm32f4xx.h:11010</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga769146db660b832f3ef26f892b567bd4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga769146db660b832f3ef26f892b567bd4">TIM_CR2_OIS2N</a></div><div class="ttdeci">#define TIM_CR2_OIS2N</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l10831">stm32f4xx.h:10831</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga813056b3f90a13c4432aeba55f28957e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga813056b3f90a13c4432aeba55f28957e">TIM_CCER_CC1NE</a></div><div class="ttdeci">#define TIM_CCER_CC1NE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l11008">stm32f4xx.h:11008</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8680e719bca2b672d850504220ae51fc"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8680e719bca2b672d850504220ae51fc">TIM_SMCR_TS</a></div><div class="ttdeci">#define TIM_SMCR_TS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l10842">stm32f4xx.h:10842</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8f44c50cf9928d2afab014e2ca29baba"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8f44c50cf9928d2afab014e2ca29baba">TIM_CCMR1_OC1CE</a></div><div class="ttdeci">#define TIM_CCMR1_OC1CE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l10916">stm32f4xx.h:10916</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga93d86355e5e3b399ed45e1ca83abed2a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga93d86355e5e3b399ed45e1ca83abed2a">TIM_CR1_CEN</a></div><div class="ttdeci">#define TIM_CR1_CEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l10801">stm32f4xx.h:10801</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga940b041ab5975311f42f26d314a4b621"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga940b041ab5975311f42f26d314a4b621">TIM_CCER_CC4E</a></div><div class="ttdeci">#define TIM_CCER_CC4E</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l11018">stm32f4xx.h:11018</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga95291df1eaf532c5c996d176648938eb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a></div><div class="ttdeci">#define TIM_CCMR1_CC1S</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l10904">stm32f4xx.h:10904</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa4f2a9f0cf7b60e3c623af451f141f3c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa4f2a9f0cf7b60e3c623af451f141f3c">TIM_CR1_UDIS</a></div><div class="ttdeci">#define TIM_CR1_UDIS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l10802">stm32f4xx.h:10802</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaaa6987d980e5c4c71c7d0faa1eb97a45"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaaa6987d980e5c4c71c7d0faa1eb97a45">TIM_CR2_MMS</a></div><div class="ttdeci">#define TIM_CR2_MMS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l10822">stm32f4xx.h:10822</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaae22c9c1197107d6fa629f419a29541e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaae22c9c1197107d6fa629f419a29541e">TIM_CR2_CCPC</a></div><div class="ttdeci">#define TIM_CR2_CCPC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l10818">stm32f4xx.h:10818</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab0ee123675d8b8f98b5a6eeeccf37912"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab0ee123675d8b8f98b5a6eeeccf37912">TIM_CCMR1_IC1F</a></div><div class="ttdeci">#define TIM_CCMR1_IC1F</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l10938">stm32f4xx.h:10938</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab46b7186665f5308cd2ca52acfb63e72"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab46b7186665f5308cd2ca52acfb63e72">TIM_CCMR1_IC1PSC</a></div><div class="ttdeci">#define TIM_CCMR1_IC1PSC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l10934">stm32f4xx.h:10934</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab9c5878e85ce02c22d8a374deebd1b6e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab9c5878e85ce02c22d8a374deebd1b6e">TIM_CCMR1_OC1FE</a></div><div class="ttdeci">#define TIM_CCMR1_OC1FE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l10908">stm32f4xx.h:10908</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gabddbf508732039730125ab3e87e9d370"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabddbf508732039730125ab3e87e9d370">TIM_CCMR1_OC2PE</a></div><div class="ttdeci">#define TIM_CCMR1_OC2PE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l10923">stm32f4xx.h:10923</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gacacc4ff7e5b75fd2e4e6b672ccd33a72"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacacc4ff7e5b75fd2e4e6b672ccd33a72">TIM_CR1_CKD</a></div><div class="ttdeci">#define TIM_CR1_CKD</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l10813">stm32f4xx.h:10813</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gacbed61ff3ba57c7fe6d3386ce3b7af2b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacbed61ff3ba57c7fe6d3386ce3b7af2b">TIM_CCMR2_OC4M</a></div><div class="ttdeci">#define TIM_CCMR2_OC4M</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l10976">stm32f4xx.h:10976</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gacdb0986b78bea5b53ea61e4ddd667cbf"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacdb0986b78bea5b53ea61e4ddd667cbf">TIM_CCMR1_CC2S</a></div><div class="ttdeci">#define TIM_CCMR1_CC2S</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l10918">stm32f4xx.h:10918</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gacea10770904af189f3aaeb97b45722aa"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacea10770904af189f3aaeb97b45722aa">TIM_CR1_DIR</a></div><div class="ttdeci">#define TIM_CR1_DIR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l10805">stm32f4xx.h:10805</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad07504497b70af628fa1aee8fe7ef63c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad07504497b70af628fa1aee8fe7ef63c">TIM_CR2_TI1S</a></div><div class="ttdeci">#define TIM_CR2_TI1S</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l10827">stm32f4xx.h:10827</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad218af6bd1de72891e1b85d582b766cd"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad218af6bd1de72891e1b85d582b766cd">TIM_CCMR2_IC3F</a></div><div class="ttdeci">#define TIM_CCMR2_IC3F</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l10989">stm32f4xx.h:10989</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad46cce61d3bd83b64257ba75e54ee1aa"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad46cce61d3bd83b64257ba75e54ee1aa">TIM_CCER_CC3NE</a></div><div class="ttdeci">#define TIM_CCER_CC3NE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l11016">stm32f4xx.h:11016</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad644f2f4b26e46587abedc8d3164e56e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad644f2f4b26e46587abedc8d3164e56e">TIM_CR2_OIS4</a></div><div class="ttdeci">#define TIM_CR2_OIS4</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l10834">stm32f4xx.h:10834</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad974d7c91edf6f1bd47e892b3b6f7565"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad974d7c91edf6f1bd47e892b3b6f7565">TIM_CR2_OIS3</a></div><div class="ttdeci">#define TIM_CR2_OIS3</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l10832">stm32f4xx.h:10832</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gade656832d3ec303a2a7a422638dd560e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gade656832d3ec303a2a7a422638dd560e">TIM_CR2_CCDS</a></div><div class="ttdeci">#define TIM_CR2_CCDS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l10820">stm32f4xx.h:10820</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae61f8d54923999fffb6db381e81f2b69"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae61f8d54923999fffb6db381e81f2b69">TIM_CR2_OIS1N</a></div><div class="ttdeci">#define TIM_CR2_OIS1N</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l10829">stm32f4xx.h:10829</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae6d8d2847058747ce23a648668ce4dba"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae6d8d2847058747ce23a648668ce4dba">TIM_CCMR2_OC3FE</a></div><div class="ttdeci">#define TIM_CCMR2_OC3FE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l10959">stm32f4xx.h:10959</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae92349731a6107e0f3a251b44a67c7ea"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae92349731a6107e0f3a251b44a67c7ea">TIM_SMCR_SMS</a></div><div class="ttdeci">#define TIM_SMCR_SMS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l10837">stm32f4xx.h:10837</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf0328c1339b2b1633ef7a8db4c02d0d5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf0328c1339b2b1633ef7a8db4c02d0d5">TIM_CR2_CCUS</a></div><div class="ttdeci">#define TIM_CR2_CCUS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l10819">stm32f4xx.h:10819</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gafc3d11f2e968752bc9ec7131c986c3a6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafc3d11f2e968752bc9ec7131c986c3a6">TIM_CCMR2_IC3PSC</a></div><div class="ttdeci">#define TIM_CCMR2_IC3PSC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l10985">stm32f4xx.h:10985</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_ga2397f8a0f8e7aa10cf8e8c049e431e53"><div class="ttname"><a href="group___peripheral__declaration.html#ga2397f8a0f8e7aa10cf8e8c049e431e53">TIM12</a></div><div class="ttdeci">#define TIM12</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l02160">stm32f4xx.h:2160</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_ga2dd30f46fad69dd73e1d8941a43daffe"><div class="ttname"><a href="group___peripheral__declaration.html#ga2dd30f46fad69dd73e1d8941a43daffe">TIM14</a></div><div class="ttdeci">#define TIM14</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l02162">stm32f4xx.h:2162</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_ga2e87451fea8dc9380056d3cfc5ed81fb"><div class="ttname"><a href="group___peripheral__declaration.html#ga2e87451fea8dc9380056d3cfc5ed81fb">TIM1</a></div><div class="ttdeci">#define TIM1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l02195">stm32f4xx.h:2195</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_ga3cfac9f2e43673f790f8668d48b4b92b"><div class="ttname"><a href="group___peripheral__declaration.html#ga3cfac9f2e43673f790f8668d48b4b92b">TIM2</a></div><div class="ttdeci">#define TIM2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l02154">stm32f4xx.h:2154</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_ga46b2ad3f5f506f0f8df0d2ec3e767267"><div class="ttname"><a href="group___peripheral__declaration.html#ga46b2ad3f5f506f0f8df0d2ec3e767267">TIM10</a></div><div class="ttdeci">#define TIM10</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l02209">stm32f4xx.h:2209</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_ga49267c49946fd61db6af8b49bcf16394"><div class="ttname"><a href="group___peripheral__declaration.html#ga49267c49946fd61db6af8b49bcf16394">TIM7</a></div><div class="ttdeci">#define TIM7</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l02159">stm32f4xx.h:2159</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_ga5125ff6a23a2ed66e2e19bd196128c14"><div class="ttname"><a href="group___peripheral__declaration.html#ga5125ff6a23a2ed66e2e19bd196128c14">TIM5</a></div><div class="ttdeci">#define TIM5</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l02157">stm32f4xx.h:2157</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_ga5a959a833074d59bf6cc7fb437c65b18"><div class="ttname"><a href="group___peripheral__declaration.html#ga5a959a833074d59bf6cc7fb437c65b18">TIM13</a></div><div class="ttdeci">#define TIM13</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l02161">stm32f4xx.h:2161</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_ga61ee4c391385607d7af432b63905fcc9"><div class="ttname"><a href="group___peripheral__declaration.html#ga61ee4c391385607d7af432b63905fcc9">TIM3</a></div><div class="ttdeci">#define TIM3</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l02155">stm32f4xx.h:2155</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_ga91a09bad8bdc7a1cb3d85cf49c94c8ec"><div class="ttname"><a href="group___peripheral__declaration.html#ga91a09bad8bdc7a1cb3d85cf49c94c8ec">TIM4</a></div><div class="ttdeci">#define TIM4</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l02156">stm32f4xx.h:2156</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_ga9a3660400b17735e91331f256095810e"><div class="ttname"><a href="group___peripheral__declaration.html#ga9a3660400b17735e91331f256095810e">TIM8</a></div><div class="ttdeci">#define TIM8</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l02196">stm32f4xx.h:2196</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_gac7b4ed55f9201b498b38c962cca97314"><div class="ttname"><a href="group___peripheral__declaration.html#gac7b4ed55f9201b498b38c962cca97314">TIM6</a></div><div class="ttdeci">#define TIM6</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l02158">stm32f4xx.h:2158</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_gacfd11ef966c7165f57e2cebe0abc71ad"><div class="ttname"><a href="group___peripheral__declaration.html#gacfd11ef966c7165f57e2cebe0abc71ad">TIM11</a></div><div class="ttdeci">#define TIM11</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l02210">stm32f4xx.h:2210</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_gaf52b4b4c36110a0addfa98059f54a50e"><div class="ttname"><a href="group___peripheral__declaration.html#gaf52b4b4c36110a0addfa98059f54a50e">TIM9</a></div><div class="ttdeci">#define TIM9</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l02208">stm32f4xx.h:2208</a></div></div>
<div class="ttc" id="agroup___r_c_c___a_p_b1___peripherals_html_ga0a4ec40233160ca20adaa571073e7bcd"><div class="ttname"><a href="group___r_c_c___a_p_b1___peripherals.html#ga0a4ec40233160ca20adaa571073e7bcd">RCC_APB1Periph_TIM12</a></div><div class="ttdeci">#define RCC_APB1Periph_TIM12</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00662">stm32f4xx_rcc.h:662</a></div></div>
<div class="ttc" id="agroup___r_c_c___a_p_b1___peripherals_html_ga34397b722f46f31e898136fb51a7523a"><div class="ttname"><a href="group___r_c_c___a_p_b1___peripherals.html#ga34397b722f46f31e898136fb51a7523a">RCC_APB1Periph_TIM13</a></div><div class="ttdeci">#define RCC_APB1Periph_TIM13</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00663">stm32f4xx_rcc.h:663</a></div></div>
<div class="ttc" id="agroup___r_c_c___a_p_b1___peripherals_html_ga4905c26000a571fa01fc057fe31d254a"><div class="ttname"><a href="group___r_c_c___a_p_b1___peripherals.html#ga4905c26000a571fa01fc057fe31d254a">RCC_APB1Periph_TIM5</a></div><div class="ttdeci">#define RCC_APB1Periph_TIM5</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00659">stm32f4xx_rcc.h:659</a></div></div>
<div class="ttc" id="agroup___r_c_c___a_p_b1___peripherals_html_ga4974e8b8f11d54fbc0bac1988ff6254c"><div class="ttname"><a href="group___r_c_c___a_p_b1___peripherals.html#ga4974e8b8f11d54fbc0bac1988ff6254c">RCC_APB1Periph_TIM6</a></div><div class="ttdeci">#define RCC_APB1Periph_TIM6</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00660">stm32f4xx_rcc.h:660</a></div></div>
<div class="ttc" id="agroup___r_c_c___a_p_b1___peripherals_html_ga7100c45768eea1484f6fd519b53e287d"><div class="ttname"><a href="group___r_c_c___a_p_b1___peripherals.html#ga7100c45768eea1484f6fd519b53e287d">RCC_APB1Periph_TIM14</a></div><div class="ttdeci">#define RCC_APB1Periph_TIM14</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00664">stm32f4xx_rcc.h:664</a></div></div>
<div class="ttc" id="agroup___r_c_c___a_p_b1___peripherals_html_ga742bab2f04cebe587574b53f7107aeaf"><div class="ttname"><a href="group___r_c_c___a_p_b1___peripherals.html#ga742bab2f04cebe587574b53f7107aeaf">RCC_APB1Periph_TIM2</a></div><div class="ttdeci">#define RCC_APB1Periph_TIM2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00656">stm32f4xx_rcc.h:656</a></div></div>
<div class="ttc" id="agroup___r_c_c___a_p_b1___peripherals_html_ga80f9f3720804a97210b723696bd94d83"><div class="ttname"><a href="group___r_c_c___a_p_b1___peripherals.html#ga80f9f3720804a97210b723696bd94d83">RCC_APB1Periph_TIM4</a></div><div class="ttdeci">#define RCC_APB1Periph_TIM4</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00658">stm32f4xx_rcc.h:658</a></div></div>
<div class="ttc" id="agroup___r_c_c___a_p_b1___peripherals_html_ga9415b0c46db5318bdee3f868c16b8d35"><div class="ttname"><a href="group___r_c_c___a_p_b1___peripherals.html#ga9415b0c46db5318bdee3f868c16b8d35">RCC_APB1Periph_TIM7</a></div><div class="ttdeci">#define RCC_APB1Periph_TIM7</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00661">stm32f4xx_rcc.h:661</a></div></div>
<div class="ttc" id="agroup___r_c_c___a_p_b1___peripherals_html_gad4454f63a511a256e55aad55c03beb76"><div class="ttname"><a href="group___r_c_c___a_p_b1___peripherals.html#gad4454f63a511a256e55aad55c03beb76">RCC_APB1Periph_TIM3</a></div><div class="ttdeci">#define RCC_APB1Periph_TIM3</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00657">stm32f4xx_rcc.h:657</a></div></div>
<div class="ttc" id="agroup___r_c_c___a_p_b2___peripherals_html_ga0d9babf212897db0b3aa852f8a71160b"><div class="ttname"><a href="group___r_c_c___a_p_b2___peripherals.html#ga0d9babf212897db0b3aa852f8a71160b">RCC_APB2Periph_TIM1</a></div><div class="ttdeci">#define RCC_APB2Periph_TIM1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00701">stm32f4xx_rcc.h:701</a></div></div>
<div class="ttc" id="agroup___r_c_c___a_p_b2___peripherals_html_ga24d0145dc172bc27ed580770cf15e4d9"><div class="ttname"><a href="group___r_c_c___a_p_b2___peripherals.html#ga24d0145dc172bc27ed580770cf15e4d9">RCC_APB2Periph_TIM9</a></div><div class="ttdeci">#define RCC_APB2Periph_TIM9</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00713">stm32f4xx_rcc.h:713</a></div></div>
<div class="ttc" id="agroup___r_c_c___a_p_b2___peripherals_html_ga75069120ecbe86920b39c2b75c909438"><div class="ttname"><a href="group___r_c_c___a_p_b2___peripherals.html#ga75069120ecbe86920b39c2b75c909438">RCC_APB2Periph_TIM10</a></div><div class="ttdeci">#define RCC_APB2Periph_TIM10</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00714">stm32f4xx_rcc.h:714</a></div></div>
<div class="ttc" id="agroup___r_c_c___a_p_b2___peripherals_html_gaba591104f4e31b1e8ce98c269035850f"><div class="ttname"><a href="group___r_c_c___a_p_b2___peripherals.html#gaba591104f4e31b1e8ce98c269035850f">RCC_APB2Periph_TIM11</a></div><div class="ttdeci">#define RCC_APB2Periph_TIM11</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00715">stm32f4xx_rcc.h:715</a></div></div>
<div class="ttc" id="agroup___r_c_c___a_p_b2___peripherals_html_gac951d41a08140a7d38a4faff8dd1e03e"><div class="ttname"><a href="group___r_c_c___a_p_b2___peripherals.html#gac951d41a08140a7d38a4faff8dd1e03e">RCC_APB2Periph_TIM8</a></div><div class="ttdeci">#define RCC_APB2Periph_TIM8</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00702">stm32f4xx_rcc.h:702</a></div></div>
<div class="ttc" id="agroup___r_c_c_html_gab197ae4369c10b92640a733b40ed2801"><div class="ttname"><a href="group___r_c_c.html#gab197ae4369c10b92640a733b40ed2801">RCC_APB1PeriphResetCmd</a></div><div class="ttdeci">void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)</div><div class="ttdoc">Forces or releases Low Speed APB (APB1) peripheral reset.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l02266">stm32f4xx_rcc.c:2266</a></div></div>
<div class="ttc" id="agroup___r_c_c_html_gad94553850ac07106a27ee85fec37efdf"><div class="ttname"><a href="group___r_c_c.html#gad94553850ac07106a27ee85fec37efdf">RCC_APB2PeriphResetCmd</a></div><div class="ttdeci">void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)</div><div class="ttdoc">Forces or releases High Speed APB (APB2) peripheral reset.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l02309">stm32f4xx_rcc.c:2309</a></div></div>
<div class="ttc" id="agroup___t_i_m___a_o_e___bit___set___reset_html_ga0f80ba4fbadd434bc82ca63e904ace41"><div class="ttname"><a href="group___t_i_m___a_o_e___bit___set___reset.html#ga0f80ba4fbadd434bc82ca63e904ace41">TIM_AutomaticOutput_Disable</a></div><div class="ttdeci">#define TIM_AutomaticOutput_Disable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00432">stm32f4xx_tim.h:432</a></div></div>
<div class="ttc" id="agroup___t_i_m___a_o_e___bit___set___reset_html_gaabce6b8865d80929bf69c6c3c7780846"><div class="ttname"><a href="group___t_i_m___a_o_e___bit___set___reset.html#gaabce6b8865d80929bf69c6c3c7780846">IS_TIM_AUTOMATIC_OUTPUT_STATE</a></div><div class="ttdeci">#define IS_TIM_AUTOMATIC_OUTPUT_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00433">stm32f4xx_tim.h:433</a></div></div>
<div class="ttc" id="agroup___t_i_m___break___input__enable__disable_html_ga29dd5484bdc69a467387bd8059b69f0e"><div class="ttname"><a href="group___t_i_m___break___input__enable__disable.html#ga29dd5484bdc69a467387bd8059b69f0e">IS_TIM_BREAK_STATE</a></div><div class="ttdeci">#define IS_TIM_BREAK_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00409">stm32f4xx_tim.h:409</a></div></div>
<div class="ttc" id="agroup___t_i_m___break___input__enable__disable_html_ga31ba16dd70ad4d99adc911f7bf6662e5"><div class="ttname"><a href="group___t_i_m___break___input__enable__disable.html#ga31ba16dd70ad4d99adc911f7bf6662e5">TIM_Break_Disable</a></div><div class="ttdeci">#define TIM_Break_Disable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00408">stm32f4xx_tim.h:408</a></div></div>
<div class="ttc" id="agroup___t_i_m___break___polarity_html_ga565656ca81d17f9a1807afe3971dff6e"><div class="ttname"><a href="group___t_i_m___break___polarity.html#ga565656ca81d17f9a1807afe3971dff6e">TIM_BreakPolarity_Low</a></div><div class="ttdeci">#define TIM_BreakPolarity_Low</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00419">stm32f4xx_tim.h:419</a></div></div>
<div class="ttc" id="agroup___t_i_m___break___polarity_html_gaa29e33e74c5ff10972357ddd3f47f078"><div class="ttname"><a href="group___t_i_m___break___polarity.html#gaa29e33e74c5ff10972357ddd3f47f078">IS_TIM_BREAK_POLARITY</a></div><div class="ttdeci">#define IS_TIM_BREAK_POLARITY(POLARITY)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00421">stm32f4xx_tim.h:421</a></div></div>
<div class="ttc" id="agroup___t_i_m___capture___compare___n___state_html_gad5a9f961e44c8d7c24066ac37ec79cbc"><div class="ttname"><a href="group___t_i_m___capture___compare___n___state.html#gad5a9f961e44c8d7c24066ac37ec79cbc">IS_TIM_CCXN</a></div><div class="ttdeci">#define IS_TIM_CCXN(CCXN)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00397">stm32f4xx_tim.h:397</a></div></div>
<div class="ttc" id="agroup___t_i_m___capture___compare___state_html_ga5b7461e8c9c25f6fa082118c95b02ba1"><div class="ttname"><a href="group___t_i_m___capture___compare___state.html#ga5b7461e8c9c25f6fa082118c95b02ba1">IS_TIM_CCX</a></div><div class="ttdeci">#define IS_TIM_CCX(CCX)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00385">stm32f4xx_tim.h:385</a></div></div>
<div class="ttc" id="agroup___t_i_m___channel_html_ga012711b19e8c91f6f352801a3dc0bcc9"><div class="ttname"><a href="group___t_i_m___channel.html#ga012711b19e8c91f6f352801a3dc0bcc9">TIM_Channel_3</a></div><div class="ttdeci">#define TIM_Channel_3</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00282">stm32f4xx_tim.h:282</a></div></div>
<div class="ttc" id="agroup___t_i_m___channel_html_ga03d7da8269a87a560f68985b4bd80931"><div class="ttname"><a href="group___t_i_m___channel.html#ga03d7da8269a87a560f68985b4bd80931">TIM_Channel_2</a></div><div class="ttdeci">#define TIM_Channel_2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00281">stm32f4xx_tim.h:281</a></div></div>
<div class="ttc" id="agroup___t_i_m___channel_html_ga69ea7f558f02c63dd1082d784d2449bd"><div class="ttname"><a href="group___t_i_m___channel.html#ga69ea7f558f02c63dd1082d784d2449bd">TIM_Channel_1</a></div><div class="ttdeci">#define TIM_Channel_1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00280">stm32f4xx_tim.h:280</a></div></div>
<div class="ttc" id="agroup___t_i_m___channel_html_ga6f44459b7dfc4138bbc2c3795311c48c"><div class="ttname"><a href="group___t_i_m___channel.html#ga6f44459b7dfc4138bbc2c3795311c48c">IS_TIM_COMPLEMENTARY_CHANNEL</a></div><div class="ttdeci">#define IS_TIM_COMPLEMENTARY_CHANNEL(CHANNEL)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00292">stm32f4xx_tim.h:292</a></div></div>
<div class="ttc" id="agroup___t_i_m___channel_html_gae9721e3731e5fd983c83a9c1d32ef03d"><div class="ttname"><a href="group___t_i_m___channel.html#gae9721e3731e5fd983c83a9c1d32ef03d">IS_TIM_CHANNEL</a></div><div class="ttdeci">#define IS_TIM_CHANNEL(CHANNEL)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00285">stm32f4xx_tim.h:285</a></div></div>
<div class="ttc" id="agroup___t_i_m___clock___division___c_k_d_html_ga88691a07b3976791977d280045b3c850"><div class="ttname"><a href="group___t_i_m___clock___division___c_k_d.html#ga88691a07b3976791977d280045b3c850">TIM_CKD_DIV1</a></div><div class="ttdeci">#define TIM_CKD_DIV1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00303">stm32f4xx_tim.h:303</a></div></div>
<div class="ttc" id="agroup___t_i_m___clock___division___c_k_d_html_ga9298ec9ad2d578a4c54e6c0dd4c03946"><div class="ttname"><a href="group___t_i_m___clock___division___c_k_d.html#ga9298ec9ad2d578a4c54e6c0dd4c03946">IS_TIM_CKD_DIV</a></div><div class="ttdeci">#define IS_TIM_CKD_DIV(DIV)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00306">stm32f4xx_tim.h:306</a></div></div>
<div class="ttc" id="agroup___t_i_m___counter___mode_html_ga9543fec190793e800d5d1b1b853636f5"><div class="ttname"><a href="group___t_i_m___counter___mode.html#ga9543fec190793e800d5d1b1b853636f5">IS_TIM_COUNTER_MODE</a></div><div class="ttdeci">#define IS_TIM_COUNTER_MODE(MODE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00322">stm32f4xx_tim.h:322</a></div></div>
<div class="ttc" id="agroup___t_i_m___counter___mode_html_gaf4cd3ce74af3122507b77c8f6e79c832"><div class="ttname"><a href="group___t_i_m___counter___mode.html#gaf4cd3ce74af3122507b77c8f6e79c832">TIM_CounterMode_Up</a></div><div class="ttdeci">#define TIM_CounterMode_Up</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00317">stm32f4xx_tim.h:317</a></div></div>
<div class="ttc" id="agroup___t_i_m___d_m_a___base__address_html_gaf565551f2619b1368fed7ef1ba7414de"><div class="ttname"><a href="group___t_i_m___d_m_a___base__address.html#gaf565551f2619b1368fed7ef1ba7414de">IS_TIM_DMA_BASE</a></div><div class="ttdeci">#define IS_TIM_DMA_BASE(BASE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00599">stm32f4xx_tim.h:599</a></div></div>
<div class="ttc" id="agroup___t_i_m___d_m_a___burst___length_html_gafd09cf0887b01a15101ba7dd6e2b4ba7"><div class="ttname"><a href="group___t_i_m___d_m_a___burst___length.html#gafd09cf0887b01a15101ba7dd6e2b4ba7">IS_TIM_DMA_LENGTH</a></div><div class="ttdeci">#define IS_TIM_DMA_LENGTH(LENGTH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00645">stm32f4xx_tim.h:645</a></div></div>
<div class="ttc" id="agroup___t_i_m___d_m_a__sources_html_gafb9cb1995ea4cd37db6032d80a49cd47"><div class="ttname"><a href="group___t_i_m___d_m_a__sources.html#gafb9cb1995ea4cd37db6032d80a49cd47">IS_TIM_DMA_SOURCE</a></div><div class="ttdeci">#define IS_TIM_DMA_SOURCE(SOURCE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00678">stm32f4xx_tim.h:678</a></div></div>
<div class="ttc" id="agroup___t_i_m___encoder___mode_html_ga9dd5baa6b2a44e0f25068a650cbfdd1b"><div class="ttname"><a href="group___t_i_m___encoder___mode.html#ga9dd5baa6b2a44e0f25068a650cbfdd1b">IS_TIM_ENCODER_MODE</a></div><div class="ttdeci">#define IS_TIM_ENCODER_MODE(MODE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00782">stm32f4xx_tim.h:782</a></div></div>
<div class="ttc" id="agroup___t_i_m___event___source_html_ga4ac88c3e43c8250114ea81a6e052d58a"><div class="ttname"><a href="group___t_i_m___event___source.html#ga4ac88c3e43c8250114ea81a6e052d58a">IS_TIM_EVENT_SOURCE</a></div><div class="ttdeci">#define IS_TIM_EVENT_SOURCE(SOURCE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00802">stm32f4xx_tim.h:802</a></div></div>
<div class="ttc" id="agroup___t_i_m___exported__constants_html_ga1abea04e3837b7683d8e8dc33441677f"><div class="ttname"><a href="group___t_i_m___exported__constants.html#ga1abea04e3837b7683d8e8dc33441677f">IS_TIM_LIST1_PERIPH</a></div><div class="ttdeci">#define IS_TIM_LIST1_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00190">stm32f4xx_tim.h:190</a></div></div>
<div class="ttc" id="agroup___t_i_m___exported__constants_html_ga2d80541c542755ac3f2aca078bd98adb"><div class="ttname"><a href="group___t_i_m___exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a></div><div class="ttdeci">#define IS_TIM_LIST3_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00213">stm32f4xx_tim.h:213</a></div></div>
<div class="ttc" id="agroup___t_i_m___exported__constants_html_ga3c489ac3294f0d8f2ec097da909bc8e0"><div class="ttname"><a href="group___t_i_m___exported__constants.html#ga3c489ac3294f0d8f2ec097da909bc8e0">IS_TIM_LIST2_PERIPH</a></div><div class="ttdeci">#define IS_TIM_LIST2_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00204">stm32f4xx_tim.h:204</a></div></div>
<div class="ttc" id="agroup___t_i_m___exported__constants_html_ga71710da28a59c007a1d2ddee18a5ffcc"><div class="ttname"><a href="group___t_i_m___exported__constants.html#ga71710da28a59c007a1d2ddee18a5ffcc">IS_TIM_ALL_PERIPH</a></div><div class="ttdeci">#define IS_TIM_ALL_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00175">stm32f4xx_tim.h:175</a></div></div>
<div class="ttc" id="agroup___t_i_m___exported__constants_html_ga90232c3966a578fbd9be2b228f225cb4"><div class="ttname"><a href="group___t_i_m___exported__constants.html#ga90232c3966a578fbd9be2b228f225cb4">IS_TIM_LIST5_PERIPH</a></div><div class="ttdeci">#define IS_TIM_LIST5_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00223">stm32f4xx_tim.h:223</a></div></div>
<div class="ttc" id="agroup___t_i_m___exported__constants_html_ga9449f429a84af2291f431b990361e639"><div class="ttname"><a href="group___t_i_m___exported__constants.html#ga9449f429a84af2291f431b990361e639">IS_TIM_LIST6_PERIPH</a></div><div class="ttdeci">#define IS_TIM_LIST6_PERIPH(TIMx)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00232">stm32f4xx_tim.h:232</a></div></div>
<div class="ttc" id="agroup___t_i_m___exported__constants_html_ga9c2699fd3d0c0901f8ac706c3d2dfe10"><div class="ttname"><a href="group___t_i_m___exported__constants.html#ga9c2699fd3d0c0901f8ac706c3d2dfe10">IS_TIM_LIST4_PERIPH</a></div><div class="ttdeci">#define IS_TIM_LIST4_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00220">stm32f4xx_tim.h:220</a></div></div>
<div class="ttc" id="agroup___t_i_m___external___trigger___filter_html_ga500df0646edcf07316a55a652502ca87"><div class="ttname"><a href="group___t_i_m___external___trigger___filter.html#ga500df0646edcf07316a55a652502ca87">IS_TIM_EXT_FILTER</a></div><div class="ttdeci">#define IS_TIM_EXT_FILTER(EXTFILTER)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00987">stm32f4xx_tim.h:987</a></div></div>
<div class="ttc" id="agroup___t_i_m___external___trigger___polarity_html_ga489ea1fed28375dec49cf1b8dfac47ca"><div class="ttname"><a href="group___t_i_m___external___trigger___polarity.html#ga489ea1fed28375dec49cf1b8dfac47ca">IS_TIM_EXT_POLARITY</a></div><div class="ttdeci">#define IS_TIM_EXT_POLARITY(POLARITY)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00745">stm32f4xx_tim.h:745</a></div></div>
<div class="ttc" id="agroup___t_i_m___external___trigger___prescaler_html_ga615587e6aae397d9fe8166004e7324f2"><div class="ttname"><a href="group___t_i_m___external___trigger___prescaler.html#ga615587e6aae397d9fe8166004e7324f2">IS_TIM_EXT_PRESCALER</a></div><div class="ttdeci">#define IS_TIM_EXT_PRESCALER(PRESCALER)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00692">stm32f4xx_tim.h:692</a></div></div>
<div class="ttc" id="agroup___t_i_m___flags_html_ga6406de8131ae53ee29740c3e8627b098"><div class="ttname"><a href="group___t_i_m___flags.html#ga6406de8131ae53ee29740c3e8627b098">IS_TIM_GET_FLAG</a></div><div class="ttdeci">#define IS_TIM_GET_FLAG(FLAG)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00957">stm32f4xx_tim.h:957</a></div></div>
<div class="ttc" id="agroup___t_i_m___forced___action_html_gaa2cb16f281d32c95ab974dc5157bfa63"><div class="ttname"><a href="group___t_i_m___forced___action.html#gaa2cb16f281d32c95ab974dc5157bfa63">IS_TIM_FORCED_ACTION</a></div><div class="ttdeci">#define IS_TIM_FORCED_ACTION(ACTION)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00769">stm32f4xx_tim.h:769</a></div></div>
<div class="ttc" id="agroup___t_i_m___group1_html_ga1556a0b9a5d53506875fd7de0cbc6b1f"><div class="ttname"><a href="group___t_i_m___group1.html#ga1556a0b9a5d53506875fd7de0cbc6b1f">TIM_TimeBaseStructInit</a></div><div class="ttdeci">void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef *TIM_TimeBaseInitStruct)</div><div class="ttdoc">Fills each TIM_TimeBaseInitStruct member with its default value.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l00340">stm32f4xx_tim.c:340</a></div></div>
<div class="ttc" id="agroup___t_i_m___group1_html_ga1659cc0ce503ac151568e0c7c02b1ba5"><div class="ttname"><a href="group___t_i_m___group1.html#ga1659cc0ce503ac151568e0c7c02b1ba5">TIM_DeInit</a></div><div class="ttdeci">void TIM_DeInit(TIM_TypeDef *TIMx)</div><div class="ttdoc">Deinitializes the TIMx peripheral registers to their default reset values.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l00200">stm32f4xx_tim.c:200</a></div></div>
<div class="ttc" id="agroup___t_i_m___group1_html_ga18173e7955a85d5c2598c643eada2692"><div class="ttname"><a href="group___t_i_m___group1.html#ga18173e7955a85d5c2598c643eada2692">TIM_SetCounter</a></div><div class="ttdeci">void TIM_SetCounter(TIM_TypeDef *TIMx, uint32_t Counter)</div><div class="ttdoc">Sets the TIMx Counter Register value.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l00409">stm32f4xx_tim.c:409</a></div></div>
<div class="ttc" id="agroup___t_i_m___group1_html_ga1d7a8f952e209de142499e67a653fc1f"><div class="ttname"><a href="group___t_i_m___group1.html#ga1d7a8f952e209de142499e67a653fc1f">TIM_UpdateRequestConfig</a></div><div class="ttdeci">void TIM_UpdateRequestConfig(TIM_TypeDef *TIMx, uint16_t TIM_UpdateSource)</div><div class="ttdoc">Configures the TIMx Update Request Interrupt source.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l00497">stm32f4xx_tim.c:497</a></div></div>
<div class="ttc" id="agroup___t_i_m___group1_html_ga20ef804dc32c723662d11ee7da3baab2"><div class="ttname"><a href="group___t_i_m___group1.html#ga20ef804dc32c723662d11ee7da3baab2">TIM_SetClockDivision</a></div><div class="ttdeci">void TIM_SetClockDivision(TIM_TypeDef *TIMx, uint16_t TIM_CKD)</div><div class="ttdoc">Sets the TIMx Clock Division value.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l00572">stm32f4xx_tim.c:572</a></div></div>
<div class="ttc" id="agroup___t_i_m___group1_html_ga2bdc275bcbd2ce9d1ba632e6c89896b7"><div class="ttname"><a href="group___t_i_m___group1.html#ga2bdc275bcbd2ce9d1ba632e6c89896b7">TIM_Cmd</a></div><div class="ttdeci">void TIM_Cmd(TIM_TypeDef *TIMx, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the specified TIM peripheral.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l00592">stm32f4xx_tim.c:592</a></div></div>
<div class="ttc" id="agroup___t_i_m___group1_html_ga427eb6e533480e02a27cd0ca876183d6"><div class="ttname"><a href="group___t_i_m___group1.html#ga427eb6e533480e02a27cd0ca876183d6">TIM_GetPrescaler</a></div><div class="ttdeci">uint16_t TIM_GetPrescaler(TIM_TypeDef *TIMx)</div><div class="ttdoc">Gets the TIMx Prescaler value.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l00452">stm32f4xx_tim.c:452</a></div></div>
<div class="ttc" id="agroup___t_i_m___group1_html_ga42b44b9fc2b0798d733720dd6bac1ac0"><div class="ttname"><a href="group___t_i_m___group1.html#ga42b44b9fc2b0798d733720dd6bac1ac0">TIM_ARRPreloadConfig</a></div><div class="ttdeci">void TIM_ARRPreloadConfig(TIM_TypeDef *TIMx, FunctionalState NewState)</div><div class="ttdoc">Enables or disables TIMx peripheral Preload register on ARR.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l00522">stm32f4xx_tim.c:522</a></div></div>
<div class="ttc" id="agroup___t_i_m___group1_html_ga45c6fd9041baf7f64c121e0172f305c7"><div class="ttname"><a href="group___t_i_m___group1.html#ga45c6fd9041baf7f64c121e0172f305c7">TIM_PrescalerConfig</a></div><div class="ttdeci">void TIM_PrescalerConfig(TIM_TypeDef *TIMx, uint16_t Prescaler, uint16_t TIM_PSCReloadMode)</div><div class="ttdoc">Configures the TIMx Prescaler.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l00360">stm32f4xx_tim.c:360</a></div></div>
<div class="ttc" id="agroup___t_i_m___group1_html_ga53607976e0866ab424e294cda9f6036e"><div class="ttname"><a href="group___t_i_m___group1.html#ga53607976e0866ab424e294cda9f6036e">TIM_GetCounter</a></div><div class="ttdeci">uint32_t TIM_GetCounter(TIM_TypeDef *TIMx)</div><div class="ttdoc">Gets the TIMx Counter value.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l00438">stm32f4xx_tim.c:438</a></div></div>
<div class="ttc" id="agroup___t_i_m___group1_html_ga83fd58c9416802d9638bbe1715c98932"><div class="ttname"><a href="group___t_i_m___group1.html#ga83fd58c9416802d9638bbe1715c98932">TIM_TimeBaseInit</a></div><div class="ttdeci">void TIM_TimeBaseInit(TIM_TypeDef *TIMx, TIM_TimeBaseInitTypeDef *TIM_TimeBaseInitStruct)</div><div class="ttdoc">Initializes the TIMx Time Base Unit peripheral according to the specified parameters in the TIM_TimeB...</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l00288">stm32f4xx_tim.c:288</a></div></div>
<div class="ttc" id="agroup___t_i_m___group1_html_ga93941c1db20bf3794f377307df90a67b"><div class="ttname"><a href="group___t_i_m___group1.html#ga93941c1db20bf3794f377307df90a67b">TIM_CounterModeConfig</a></div><div class="ttdeci">void TIM_CounterModeConfig(TIM_TypeDef *TIMx, uint16_t TIM_CounterMode)</div><div class="ttdoc">Specifies the TIMx Counter Mode to be used.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l00383">stm32f4xx_tim.c:383</a></div></div>
<div class="ttc" id="agroup___t_i_m___group1_html_gace2384dd33e849a054f61b8e1fc7e7c3"><div class="ttname"><a href="group___t_i_m___group1.html#gace2384dd33e849a054f61b8e1fc7e7c3">TIM_UpdateDisableConfig</a></div><div class="ttdeci">void TIM_UpdateDisableConfig(TIM_TypeDef *TIMx, FunctionalState NewState)</div><div class="ttdoc">Enables or Disables the TIMx Update event.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l00468">stm32f4xx_tim.c:468</a></div></div>
<div class="ttc" id="agroup___t_i_m___group1_html_gad6a388d498c7f299d00a9d0871943041"><div class="ttname"><a href="group___t_i_m___group1.html#gad6a388d498c7f299d00a9d0871943041">TIM_SetAutoreload</a></div><div class="ttdeci">void TIM_SetAutoreload(TIM_TypeDef *TIMx, uint32_t Autoreload)</div><div class="ttdoc">Sets the TIMx Autoreload Register value.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l00424">stm32f4xx_tim.c:424</a></div></div>
<div class="ttc" id="agroup___t_i_m___group1_html_gadd2cca5fac6c1291dc4339098d5c9562"><div class="ttname"><a href="group___t_i_m___group1.html#gadd2cca5fac6c1291dc4339098d5c9562">TIM_SelectOnePulseMode</a></div><div class="ttdeci">void TIM_SelectOnePulseMode(TIM_TypeDef *TIMx, uint16_t TIM_OPMode)</div><div class="ttdoc">Selects the TIMx's One Pulse Mode.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l00549">stm32f4xx_tim.c:549</a></div></div>
<div class="ttc" id="agroup___t_i_m___group2_html_ga03878f78163485c8a3508cff2111c297"><div class="ttname"><a href="group___t_i_m___group2.html#ga03878f78163485c8a3508cff2111c297">TIM_OC1PolarityConfig</a></div><div class="ttdeci">void TIM_OC1PolarityConfig(TIM_TypeDef *TIMx, uint16_t TIM_OCPolarity)</div><div class="ttdoc">Configures the TIMx channel 1 polarity.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l01593">stm32f4xx_tim.c:1593</a></div></div>
<div class="ttc" id="agroup___t_i_m___group2_html_ga0bd9476a14bd346c319945ec4fa2bc67"><div class="ttname"><a href="group___t_i_m___group2.html#ga0bd9476a14bd346c319945ec4fa2bc67">TIM_ClearOC3Ref</a></div><div class="ttdeci">void TIM_ClearOC3Ref(TIM_TypeDef *TIMx, uint16_t TIM_OCClear)</div><div class="ttdoc">Clears or safeguards the OCREF3 signal on an external event.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l01535">stm32f4xx_tim.c:1535</a></div></div>
<div class="ttc" id="agroup___t_i_m___group2_html_ga1ef43b03fe666495e80aac9741ae7ab0"><div class="ttname"><a href="group___t_i_m___group2.html#ga1ef43b03fe666495e80aac9741ae7ab0">TIM_OC3PolarityConfig</a></div><div class="ttdeci">void TIM_OC3PolarityConfig(TIM_TypeDef *TIMx, uint16_t TIM_OCPolarity)</div><div class="ttdoc">Configures the TIMx channel 3 polarity.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l01701">stm32f4xx_tim.c:1701</a></div></div>
<div class="ttc" id="agroup___t_i_m___group2_html_ga2017455121d910d6ff63ac6f219842c5"><div class="ttname"><a href="group___t_i_m___group2.html#ga2017455121d910d6ff63ac6f219842c5">TIM_OC2Init</a></div><div class="ttdeci">void TIM_OC2Init(TIM_TypeDef *TIMx, TIM_OCInitTypeDef *TIM_OCInitStruct)</div><div class="ttdoc">Initializes the TIMx Channel2 according to the specified parameters in the TIM_OCInitStruct.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l00754">stm32f4xx_tim.c:754</a></div></div>
<div class="ttc" id="agroup___t_i_m___group2_html_ga2fa6ea3a89f446b52b4e699272b70cad"><div class="ttname"><a href="group___t_i_m___group2.html#ga2fa6ea3a89f446b52b4e699272b70cad">TIM_OC2NPolarityConfig</a></div><div class="ttdeci">void TIM_OC2NPolarityConfig(TIM_TypeDef *TIMx, uint16_t TIM_OCNPolarity)</div><div class="ttdoc">Configures the TIMx Channel 2N polarity.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l01674">stm32f4xx_tim.c:1674</a></div></div>
<div class="ttc" id="agroup___t_i_m___group2_html_ga304ff7c8a1615498da749bf2507e9f2b"><div class="ttname"><a href="group___t_i_m___group2.html#ga304ff7c8a1615498da749bf2507e9f2b">TIM_CCxNCmd</a></div><div class="ttdeci">void TIM_CCxNCmd(TIM_TypeDef *TIMx, uint16_t TIM_Channel, uint16_t TIM_CCxN)</div><div class="ttdoc">Enables or disables the TIM Capture Compare Channel xN.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l01816">stm32f4xx_tim.c:1816</a></div></div>
<div class="ttc" id="agroup___t_i_m___group2_html_ga34e926cd8a99cfcc7480b2d6de5118b6"><div class="ttname"><a href="group___t_i_m___group2.html#ga34e926cd8a99cfcc7480b2d6de5118b6">TIM_ClearOC1Ref</a></div><div class="ttdeci">void TIM_ClearOC1Ref(TIM_TypeDef *TIMx, uint16_t TIM_OCClear)</div><div class="ttdoc">Clears or safeguards the OCREF1 signal on an external event.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l01476">stm32f4xx_tim.c:1476</a></div></div>
<div class="ttc" id="agroup___t_i_m___group2_html_ga394683c78ae02837882e36014e11643e"><div class="ttname"><a href="group___t_i_m___group2.html#ga394683c78ae02837882e36014e11643e">TIM_OCStructInit</a></div><div class="ttdeci">void TIM_OCStructInit(TIM_OCInitTypeDef *TIM_OCInitStruct)</div><div class="ttdoc">Fills each TIM_OCInitStruct member with its default value.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l00978">stm32f4xx_tim.c:978</a></div></div>
<div class="ttc" id="agroup___t_i_m___group2_html_ga3cb91578e7dd34ea7d09862482960445"><div class="ttname"><a href="group___t_i_m___group2.html#ga3cb91578e7dd34ea7d09862482960445">TIM_OC1NPolarityConfig</a></div><div class="ttdeci">void TIM_OC1NPolarityConfig(TIM_TypeDef *TIMx, uint16_t TIM_OCNPolarity)</div><div class="ttdoc">Configures the TIMx Channel 1N polarity.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l01620">stm32f4xx_tim.c:1620</a></div></div>
<div class="ttc" id="agroup___t_i_m___group2_html_ga3d2902b6fbab8dd55cd531055ffcc63d"><div class="ttname"><a href="group___t_i_m___group2.html#ga3d2902b6fbab8dd55cd531055ffcc63d">TIM_ForcedOC2Config</a></div><div class="ttdeci">void TIM_ForcedOC2Config(TIM_TypeDef *TIMx, uint16_t TIM_ForcedAction)</div><div class="ttdoc">Forces the TIMx output 2 waveform to active or inactive level.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l01153">stm32f4xx_tim.c:1153</a></div></div>
<div class="ttc" id="agroup___t_i_m___group2_html_ga3de36754f3ba5d46b9ef2bf8e77575c7"><div class="ttname"><a href="group___t_i_m___group2.html#ga3de36754f3ba5d46b9ef2bf8e77575c7">TIM_SetCompare2</a></div><div class="ttdeci">void TIM_SetCompare2(TIM_TypeDef *TIMx, uint32_t Compare2)</div><div class="ttdoc">Sets the TIMx Capture Compare2 Register value.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l01076">stm32f4xx_tim.c:1076</a></div></div>
<div class="ttc" id="agroup___t_i_m___group2_html_ga3ecc4647d9ede261beb5e0535cf29ebb"><div class="ttname"><a href="group___t_i_m___group2.html#ga3ecc4647d9ede261beb5e0535cf29ebb">TIM_CCxCmd</a></div><div class="ttdeci">void TIM_CCxCmd(TIM_TypeDef *TIMx, uint16_t TIM_Channel, uint16_t TIM_CCx)</div><div class="ttdoc">Enables or disables the TIM Capture Compare Channel x.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l01786">stm32f4xx_tim.c:1786</a></div></div>
<div class="ttc" id="agroup___t_i_m___group2_html_ga413359c87f46c69f1ffe2dc8fb3a65e7"><div class="ttname"><a href="group___t_i_m___group2.html#ga413359c87f46c69f1ffe2dc8fb3a65e7">TIM_OC2FastConfig</a></div><div class="ttdeci">void TIM_OC2FastConfig(TIM_TypeDef *TIMx, uint16_t TIM_OCFast)</div><div class="ttdoc">Configures the TIMx Output Compare 2 Fast feature.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l01386">stm32f4xx_tim.c:1386</a></div></div>
<div class="ttc" id="agroup___t_i_m___group2_html_ga48631e66c32bb905946664f4722b2546"><div class="ttname"><a href="group___t_i_m___group2.html#ga48631e66c32bb905946664f4722b2546">TIM_SetCompare1</a></div><div class="ttdeci">void TIM_SetCompare1(TIM_TypeDef *TIMx, uint32_t Compare1)</div><div class="ttdoc">Sets the TIMx Capture Compare1 Register value.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l01060">stm32f4xx_tim.c:1060</a></div></div>
<div class="ttc" id="agroup___t_i_m___group2_html_ga4f58c12e6493a0d8b9555c9097b831d6"><div class="ttname"><a href="group___t_i_m___group2.html#ga4f58c12e6493a0d8b9555c9097b831d6">TIM_ForcedOC1Config</a></div><div class="ttdeci">void TIM_ForcedOC1Config(TIM_TypeDef *TIMx, uint16_t TIM_ForcedAction)</div><div class="ttdoc">Forces the TIMx output 1 waveform to active or inactive level.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l01124">stm32f4xx_tim.c:1124</a></div></div>
<div class="ttc" id="agroup___t_i_m___group2_html_ga58279a04e8ea5333f1079d3cce8dde12"><div class="ttname"><a href="group___t_i_m___group2.html#ga58279a04e8ea5333f1079d3cce8dde12">TIM_OC4FastConfig</a></div><div class="ttdeci">void TIM_OC4FastConfig(TIM_TypeDef *TIMx, uint16_t TIM_OCFast)</div><div class="ttdoc">Configures the TIMx Output Compare 4 Fast feature.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l01446">stm32f4xx_tim.c:1446</a></div></div>
<div class="ttc" id="agroup___t_i_m___group2_html_ga60e6c29ad8f919bef616cf8e3306dd64"><div class="ttname"><a href="group___t_i_m___group2.html#ga60e6c29ad8f919bef616cf8e3306dd64">TIM_OC1PreloadConfig</a></div><div class="ttdeci">void TIM_OC1PreloadConfig(TIM_TypeDef *TIMx, uint16_t TIM_OCPreload)</div><div class="ttdoc">Enables or disables the TIMx peripheral Preload register on CCR1.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l01238">stm32f4xx_tim.c:1238</a></div></div>
<div class="ttc" id="agroup___t_i_m___group2_html_ga64571ebbb58cac39a9e760050175f11c"><div class="ttname"><a href="group___t_i_m___group2.html#ga64571ebbb58cac39a9e760050175f11c">TIM_OC4Init</a></div><div class="ttdeci">void TIM_OC4Init(TIM_TypeDef *TIMx, TIM_OCInitTypeDef *TIM_OCInitStruct)</div><div class="ttdoc">Initializes the TIMx Channel4 according to the specified parameters in the TIM_OCInitStruct.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l00915">stm32f4xx_tim.c:915</a></div></div>
<div class="ttc" id="agroup___t_i_m___group2_html_ga6831cacaac1ef50291af94db94450797"><div class="ttname"><a href="group___t_i_m___group2.html#ga6831cacaac1ef50291af94db94450797">TIM_OC2PolarityConfig</a></div><div class="ttdeci">void TIM_OC2PolarityConfig(TIM_TypeDef *TIMx, uint16_t TIM_OCPolarity)</div><div class="ttdoc">Configures the TIMx channel 2 polarity.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l01647">stm32f4xx_tim.c:1647</a></div></div>
<div class="ttc" id="agroup___t_i_m___group2_html_ga75b4614c6dd2cd52f2c5becdb6590c10"><div class="ttname"><a href="group___t_i_m___group2.html#ga75b4614c6dd2cd52f2c5becdb6590c10">TIM_OC2PreloadConfig</a></div><div class="ttdeci">void TIM_OC2PreloadConfig(TIM_TypeDef *TIMx, uint16_t TIM_OCPreload)</div><div class="ttdoc">Enables or disables the TIMx peripheral Preload register on CCR2.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l01268">stm32f4xx_tim.c:1268</a></div></div>
<div class="ttc" id="agroup___t_i_m___group2_html_ga83ea0af5a7c1af521236ce5e4d2c42b0"><div class="ttname"><a href="group___t_i_m___group2.html#ga83ea0af5a7c1af521236ce5e4d2c42b0">TIM_SelectOCxM</a></div><div class="ttdeci">void TIM_SelectOCxM(TIM_TypeDef *TIMx, uint16_t TIM_Channel, uint16_t TIM_OCMode)</div><div class="ttdoc">Selects the TIM Output Compare Mode.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l01014">stm32f4xx_tim.c:1014</a></div></div>
<div class="ttc" id="agroup___t_i_m___group2_html_ga8b2391685a519e60e596b7d596f86f09"><div class="ttname"><a href="group___t_i_m___group2.html#ga8b2391685a519e60e596b7d596f86f09">TIM_OC3PreloadConfig</a></div><div class="ttdeci">void TIM_OC3PreloadConfig(TIM_TypeDef *TIMx, uint16_t TIM_OCPreload)</div><div class="ttdoc">Enables or disables the TIMx peripheral Preload register on CCR3.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l01297">stm32f4xx_tim.c:1297</a></div></div>
<div class="ttc" id="agroup___t_i_m___group2_html_ga8bf4dfb35ff0c7b494dd96579f50b1ec"><div class="ttname"><a href="group___t_i_m___group2.html#ga8bf4dfb35ff0c7b494dd96579f50b1ec">TIM_OC4PreloadConfig</a></div><div class="ttdeci">void TIM_OC4PreloadConfig(TIM_TypeDef *TIMx, uint16_t TIM_OCPreload)</div><div class="ttdoc">Enables or disables the TIMx peripheral Preload register on CCR4.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l01326">stm32f4xx_tim.c:1326</a></div></div>
<div class="ttc" id="agroup___t_i_m___group2_html_ga90d4a358d4e6d4c5ed17dc1d6beb5f30"><div class="ttname"><a href="group___t_i_m___group2.html#ga90d4a358d4e6d4c5ed17dc1d6beb5f30">TIM_OC3Init</a></div><div class="ttdeci">void TIM_OC3Init(TIM_TypeDef *TIMx, TIM_OCInitTypeDef *TIM_OCInitStruct)</div><div class="ttdoc">Initializes the TIMx Channel3 according to the specified parameters in the TIM_OCInitStruct.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l00835">stm32f4xx_tim.c:835</a></div></div>
<div class="ttc" id="agroup___t_i_m___group2_html_ga920b0fb4ca44fceffd1c3e441feebd8f"><div class="ttname"><a href="group___t_i_m___group2.html#ga920b0fb4ca44fceffd1c3e441feebd8f">TIM_ForcedOC3Config</a></div><div class="ttdeci">void TIM_ForcedOC3Config(TIM_TypeDef *TIMx, uint16_t TIM_ForcedAction)</div><div class="ttdoc">Forces the TIMx output 3 waveform to active or inactive level.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l01181">stm32f4xx_tim.c:1181</a></div></div>
<div class="ttc" id="agroup___t_i_m___group2_html_ga99ba6c2afa87a239c9d32a49762b4245"><div class="ttname"><a href="group___t_i_m___group2.html#ga99ba6c2afa87a239c9d32a49762b4245">TIM_SetCompare4</a></div><div class="ttdeci">void TIM_SetCompare4(TIM_TypeDef *TIMx, uint32_t Compare4)</div><div class="ttdoc">Sets the TIMx Capture Compare4 Register value.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l01106">stm32f4xx_tim.c:1106</a></div></div>
<div class="ttc" id="agroup___t_i_m___group2_html_gab2f3698e6e56bd9b0a4be7056ba789e1"><div class="ttname"><a href="group___t_i_m___group2.html#gab2f3698e6e56bd9b0a4be7056ba789e1">TIM_OC3FastConfig</a></div><div class="ttdeci">void TIM_OC3FastConfig(TIM_TypeDef *TIMx, uint16_t TIM_OCFast)</div><div class="ttdoc">Configures the TIMx Output Compare 3 Fast feature.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l01416">stm32f4xx_tim.c:1416</a></div></div>
<div class="ttc" id="agroup___t_i_m___group2_html_gac372fbbbbc20329802659dd6c6b4e051"><div class="ttname"><a href="group___t_i_m___group2.html#gac372fbbbbc20329802659dd6c6b4e051">TIM_SetCompare3</a></div><div class="ttdeci">void TIM_SetCompare3(TIM_TypeDef *TIMx, uint32_t Compare3)</div><div class="ttdoc">Sets the TIMx Capture Compare3 Register value.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l01091">stm32f4xx_tim.c:1091</a></div></div>
<div class="ttc" id="agroup___t_i_m___group2_html_gac474ebc815d24c8a589969e0c68b27b0"><div class="ttname"><a href="group___t_i_m___group2.html#gac474ebc815d24c8a589969e0c68b27b0">TIM_ClearOC2Ref</a></div><div class="ttdeci">void TIM_ClearOC2Ref(TIM_TypeDef *TIMx, uint16_t TIM_OCClear)</div><div class="ttdoc">Clears or safeguards the OCREF2 signal on an external event.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l01506">stm32f4xx_tim.c:1506</a></div></div>
<div class="ttc" id="agroup___t_i_m___group2_html_gac710acc5b682e892584fc6f089f61dc2"><div class="ttname"><a href="group___t_i_m___group2.html#gac710acc5b682e892584fc6f089f61dc2">TIM_OC3NPolarityConfig</a></div><div class="ttdeci">void TIM_OC3NPolarityConfig(TIM_TypeDef *TIMx, uint16_t TIM_OCNPolarity)</div><div class="ttdoc">Configures the TIMx Channel 3N polarity.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l01728">stm32f4xx_tim.c:1728</a></div></div>
<div class="ttc" id="agroup___t_i_m___group2_html_gad678410f7c7244f83daad93ce9d1056e"><div class="ttname"><a href="group___t_i_m___group2.html#gad678410f7c7244f83daad93ce9d1056e">TIM_OC4PolarityConfig</a></div><div class="ttdeci">void TIM_OC4PolarityConfig(TIM_TypeDef *TIMx, uint16_t TIM_OCPolarity)</div><div class="ttdoc">Configures the TIMx channel 4 polarity.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l01755">stm32f4xx_tim.c:1755</a></div></div>
<div class="ttc" id="agroup___t_i_m___group2_html_gaec82031ca62f31f5483195c09752a83a"><div class="ttname"><a href="group___t_i_m___group2.html#gaec82031ca62f31f5483195c09752a83a">TIM_OC1FastConfig</a></div><div class="ttdeci">void TIM_OC1FastConfig(TIM_TypeDef *TIMx, uint16_t TIM_OCFast)</div><div class="ttdoc">Configures the TIMx Output Compare 1 Fast feature.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l01355">stm32f4xx_tim.c:1355</a></div></div>
<div class="ttc" id="agroup___t_i_m___group2_html_gaeee5fa66b26e7c6f71850272dc3028f3"><div class="ttname"><a href="group___t_i_m___group2.html#gaeee5fa66b26e7c6f71850272dc3028f3">TIM_ClearOC4Ref</a></div><div class="ttdeci">void TIM_ClearOC4Ref(TIM_TypeDef *TIMx, uint16_t TIM_OCClear)</div><div class="ttdoc">Clears or safeguards the OCREF4 signal on an external event.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l01564">stm32f4xx_tim.c:1564</a></div></div>
<div class="ttc" id="agroup___t_i_m___group2_html_gaf0a0bbe74251e56d4b835d20b0a3aa63"><div class="ttname"><a href="group___t_i_m___group2.html#gaf0a0bbe74251e56d4b835d20b0a3aa63">TIM_ForcedOC4Config</a></div><div class="ttdeci">void TIM_ForcedOC4Config(TIM_TypeDef *TIMx, uint16_t TIM_ForcedAction)</div><div class="ttdoc">Forces the TIMx output 4 waveform to active or inactive level.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l01210">stm32f4xx_tim.c:1210</a></div></div>
<div class="ttc" id="agroup___t_i_m___group2_html_gafcdb6ff00158862aef7fed5e7a554a3e"><div class="ttname"><a href="group___t_i_m___group2.html#gafcdb6ff00158862aef7fed5e7a554a3e">TIM_OC1Init</a></div><div class="ttdeci">void TIM_OC1Init(TIM_TypeDef *TIMx, TIM_OCInitTypeDef *TIM_OCInitStruct)</div><div class="ttdoc">Initializes the TIMx Channel1 according to the specified parameters in the TIM_OCInitStruct.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l00673">stm32f4xx_tim.c:673</a></div></div>
<div class="ttc" id="agroup___t_i_m___group3_html_ga0f2c784271356d6b64b8c0da64dbdbc2"><div class="ttname"><a href="group___t_i_m___group3.html#ga0f2c784271356d6b64b8c0da64dbdbc2">TIM_SetIC4Prescaler</a></div><div class="ttdeci">void TIM_SetIC4Prescaler(TIM_TypeDef *TIMx, uint16_t TIM_ICPSC)</div><div class="ttdoc">Sets the TIMx Input Capture 4 prescaler.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l02168">stm32f4xx_tim.c:2168</a></div></div>
<div class="ttc" id="agroup___t_i_m___group3_html_ga2524cb5db14e388fb7f20c99fb3d58a5"><div class="ttname"><a href="group___t_i_m___group3.html#ga2524cb5db14e388fb7f20c99fb3d58a5">TIM_GetCapture2</a></div><div class="ttdeci">uint32_t TIM_GetCapture2(TIM_TypeDef *TIMx)</div><div class="ttdoc">Gets the TIMx Input Capture 2 value.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l02047">stm32f4xx_tim.c:2047</a></div></div>
<div class="ttc" id="agroup___t_i_m___group3_html_ga3cc4869b5fe73271808512c89322a325"><div class="ttname"><a href="group___t_i_m___group3.html#ga3cc4869b5fe73271808512c89322a325">TIM_SetIC2Prescaler</a></div><div class="ttdeci">void TIM_SetIC2Prescaler(TIM_TypeDef *TIMx, uint16_t TIM_ICPSC)</div><div class="ttdoc">Sets the TIMx Input Capture 2 prescaler.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l02120">stm32f4xx_tim.c:2120</a></div></div>
<div class="ttc" id="agroup___t_i_m___group3_html_ga420b022cbc71ac603b5dd4922687abb1"><div class="ttname"><a href="group___t_i_m___group3.html#ga420b022cbc71ac603b5dd4922687abb1">TIM_GetCapture4</a></div><div class="ttdeci">uint32_t TIM_GetCapture4(TIM_TypeDef *TIMx)</div><div class="ttdoc">Gets the TIMx Input Capture 4 value.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l02075">stm32f4xx_tim.c:2075</a></div></div>
<div class="ttc" id="agroup___t_i_m___group3_html_ga5005dac8e4e8a4c7fc2a0ef05b77cc50"><div class="ttname"><a href="group___t_i_m___group3.html#ga5005dac8e4e8a4c7fc2a0ef05b77cc50">TIM_ICStructInit</a></div><div class="ttdeci">void TIM_ICStructInit(TIM_ICInitTypeDef *TIM_ICInitStruct)</div><div class="ttdoc">Fills each TIM_ICInitStruct member with its default value.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l01956">stm32f4xx_tim.c:1956</a></div></div>
<div class="ttc" id="agroup___t_i_m___group3_html_ga6bd39ca543305ff0cd06fce0f678d94d"><div class="ttname"><a href="group___t_i_m___group3.html#ga6bd39ca543305ff0cd06fce0f678d94d">TIM_GetCapture1</a></div><div class="ttdeci">uint32_t TIM_GetCapture1(TIM_TypeDef *TIMx)</div><div class="ttdoc">Gets the TIMx Input Capture 1 value.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l02032">stm32f4xx_tim.c:2032</a></div></div>
<div class="ttc" id="agroup___t_i_m___group3_html_ga71ee9ce2c535ec0fb3fac5f9119221f7"><div class="ttname"><a href="group___t_i_m___group3.html#ga71ee9ce2c535ec0fb3fac5f9119221f7">TIM_GetCapture3</a></div><div class="ttdeci">uint32_t TIM_GetCapture3(TIM_TypeDef *TIMx)</div><div class="ttdoc">Gets the TIMx Input Capture 3 value.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l02061">stm32f4xx_tim.c:2061</a></div></div>
<div class="ttc" id="agroup___t_i_m___group3_html_ga76f906383b8132ebe00dffadb70cf7f9"><div class="ttname"><a href="group___t_i_m___group3.html#ga76f906383b8132ebe00dffadb70cf7f9">TIM_SetIC3Prescaler</a></div><div class="ttdeci">void TIM_SetIC3Prescaler(TIM_TypeDef *TIMx, uint16_t TIM_ICPSC)</div><div class="ttdoc">Sets the TIMx Input Capture 3 prescaler.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l02144">stm32f4xx_tim.c:2144</a></div></div>
<div class="ttc" id="agroup___t_i_m___group3_html_ga9e6a153dd6552e4e1188eba227316f7f"><div class="ttname"><a href="group___t_i_m___group3.html#ga9e6a153dd6552e4e1188eba227316f7f">TIM_ICInit</a></div><div class="ttdeci">void TIM_ICInit(TIM_TypeDef *TIMx, TIM_ICInitTypeDef *TIM_ICInitStruct)</div><div class="ttdoc">Initializes the TIM peripheral according to the specified parameters in the TIM_ICInitStruct.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l01900">stm32f4xx_tim.c:1900</a></div></div>
<div class="ttc" id="agroup___t_i_m___group3_html_gaa71f9296556310f85628d6c748a06475"><div class="ttname"><a href="group___t_i_m___group3.html#gaa71f9296556310f85628d6c748a06475">TIM_PWMIConfig</a></div><div class="ttdeci">void TIM_PWMIConfig(TIM_TypeDef *TIMx, TIM_ICInitTypeDef *TIM_ICInitStruct)</div><div class="ttdoc">Configures the TIM peripheral according to the specified parameters in the TIM_ICInitStruct to measur...</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l01975">stm32f4xx_tim.c:1975</a></div></div>
<div class="ttc" id="agroup___t_i_m___group3_html_gaf0f684dea88e222de9689d8ed0ca8805"><div class="ttname"><a href="group___t_i_m___group3.html#gaf0f684dea88e222de9689d8ed0ca8805">TIM_SetIC1Prescaler</a></div><div class="ttdeci">void TIM_SetIC1Prescaler(TIM_TypeDef *TIMx, uint16_t TIM_ICPSC)</div><div class="ttdoc">Sets the TIMx Input Capture 1 prescaler.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l02095">stm32f4xx_tim.c:2095</a></div></div>
<div class="ttc" id="agroup___t_i_m___group4_html_ga0a935254e44312b1d78e8684a58db3c1"><div class="ttname"><a href="group___t_i_m___group4.html#ga0a935254e44312b1d78e8684a58db3c1">TIM_CCPreloadControl</a></div><div class="ttdeci">void TIM_CCPreloadControl(TIM_TypeDef *TIMx, FunctionalState NewState)</div><div class="ttdoc">Sets or Resets the TIM peripheral Capture Compare Preload Control bit.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l02315">stm32f4xx_tim.c:2315</a></div></div>
<div class="ttc" id="agroup___t_i_m___group4_html_ga3df4ba3f0727f63ce621e2b2e6035d4f"><div class="ttname"><a href="group___t_i_m___group4.html#ga3df4ba3f0727f63ce621e2b2e6035d4f">TIM_BDTRConfig</a></div><div class="ttdeci">void TIM_BDTRConfig(TIM_TypeDef *TIMx, TIM_BDTRInitTypeDef *TIM_BDTRInitStruct)</div><div class="ttdoc">Configures the Break feature, dead time, Lock level, OSSI/OSSR State and the AOE(automatic output ena...</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l02221">stm32f4xx_tim.c:2221</a></div></div>
<div class="ttc" id="agroup___t_i_m___group4_html_ga3e59ebced2ab8e0b817c460f1670e97d"><div class="ttname"><a href="group___t_i_m___group4.html#ga3e59ebced2ab8e0b817c460f1670e97d">TIM_CtrlPWMOutputs</a></div><div class="ttdeci">void TIM_CtrlPWMOutputs(TIM_TypeDef *TIMx, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the TIM peripheral Main Outputs.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l02265">stm32f4xx_tim.c:2265</a></div></div>
<div class="ttc" id="agroup___t_i_m___group4_html_gaea0f49938cda8ae0738162194798afc6"><div class="ttname"><a href="group___t_i_m___group4.html#gaea0f49938cda8ae0738162194798afc6">TIM_BDTRStructInit</a></div><div class="ttdeci">void TIM_BDTRStructInit(TIM_BDTRInitTypeDef *TIM_BDTRInitStruct)</div><div class="ttdoc">Fills each TIM_BDTRInitStruct member with its default value.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l02246">stm32f4xx_tim.c:2246</a></div></div>
<div class="ttc" id="agroup___t_i_m___group4_html_gaff2e7f9959b1b36e830df028c14accc8"><div class="ttname"><a href="group___t_i_m___group4.html#gaff2e7f9959b1b36e830df028c14accc8">TIM_SelectCOM</a></div><div class="ttdeci">void TIM_SelectCOM(TIM_TypeDef *TIMx, FunctionalState NewState)</div><div class="ttdoc">Selects the TIM peripheral Commutation event.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l02290">stm32f4xx_tim.c:2290</a></div></div>
<div class="ttc" id="agroup___t_i_m___group5_html_ga0827a0b411707304f76d33050727c24d"><div class="ttname"><a href="group___t_i_m___group5.html#ga0827a0b411707304f76d33050727c24d">TIM_GetITStatus</a></div><div class="ttdeci">ITStatus TIM_GetITStatus(TIM_TypeDef *TIMx, uint16_t TIM_IT)</div><div class="ttdoc">Checks whether the TIM interrupt has occurred or not.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l02513">stm32f4xx_tim.c:2513</a></div></div>
<div class="ttc" id="agroup___t_i_m___group5_html_ga0adcbbd5e838ec8642e7a9b80075f41f"><div class="ttname"><a href="group___t_i_m___group5.html#ga0adcbbd5e838ec8642e7a9b80075f41f">TIM_GetFlagStatus</a></div><div class="ttdeci">FlagStatus TIM_GetFlagStatus(TIM_TypeDef *TIMx, uint16_t TIM_FLAG)</div><div class="ttdoc">Checks whether the specified TIM flag is set or not.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l02443">stm32f4xx_tim.c:2443</a></div></div>
<div class="ttc" id="agroup___t_i_m___group5_html_ga24700389cfa3ea9b42234933b23f1399"><div class="ttname"><a href="group___t_i_m___group5.html#ga24700389cfa3ea9b42234933b23f1399">TIM_DMACmd</a></div><div class="ttdeci">void TIM_DMACmd(TIM_TypeDef *TIMx, uint16_t TIM_DMASource, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the TIMx's DMA Requests.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l02618">stm32f4xx_tim.c:2618</a></div></div>
<div class="ttc" id="agroup___t_i_m___group5_html_ga38bd4ffda920dd4f7655a0a2c6100a6e"><div class="ttname"><a href="group___t_i_m___group5.html#ga38bd4ffda920dd4f7655a0a2c6100a6e">TIM_GenerateEvent</a></div><div class="ttdeci">void TIM_GenerateEvent(TIM_TypeDef *TIMx, uint16_t TIM_EventSource)</div><div class="ttdoc">Configures the TIMx event to be generate by software.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l02410">stm32f4xx_tim.c:2410</a></div></div>
<div class="ttc" id="agroup___t_i_m___group5_html_ga46568c7b254941dc53e785342d60baf3"><div class="ttname"><a href="group___t_i_m___group5.html#ga46568c7b254941dc53e785342d60baf3">TIM_ClearFlag</a></div><div class="ttdeci">void TIM_ClearFlag(TIM_TypeDef *TIMx, uint16_t TIM_FLAG)</div><div class="ttdoc">Clears the TIMx's pending flags.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l02485">stm32f4xx_tim.c:2485</a></div></div>
<div class="ttc" id="agroup___t_i_m___group5_html_ga5273cb65acb885fe7982827b1c6b7d75"><div class="ttname"><a href="group___t_i_m___group5.html#ga5273cb65acb885fe7982827b1c6b7d75">TIM_SelectCCDMA</a></div><div class="ttdeci">void TIM_SelectCCDMA(TIM_TypeDef *TIMx, FunctionalState NewState)</div><div class="ttdoc">Selects the TIMx peripheral Capture Compare DMA source.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l02644">stm32f4xx_tim.c:2644</a></div></div>
<div class="ttc" id="agroup___t_i_m___group5_html_ga70e3d6c09d55ee69002e154c85cd40e4"><div class="ttname"><a href="group___t_i_m___group5.html#ga70e3d6c09d55ee69002e154c85cd40e4">TIM_ITConfig</a></div><div class="ttdeci">void TIM_ITConfig(TIM_TypeDef *TIMx, uint16_t TIM_IT, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the specified TIM interrupts.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l02372">stm32f4xx_tim.c:2372</a></div></div>
<div class="ttc" id="agroup___t_i_m___group5_html_ga9eb1e95af71ed380f51a2c6d585cc5d6"><div class="ttname"><a href="group___t_i_m___group5.html#ga9eb1e95af71ed380f51a2c6d585cc5d6">TIM_ClearITPendingBit</a></div><div class="ttdeci">void TIM_ClearITPendingBit(TIM_TypeDef *TIMx, uint16_t TIM_IT)</div><div class="ttdoc">Clears the TIMx's interrupt pending bits.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l02554">stm32f4xx_tim.c:2554</a></div></div>
<div class="ttc" id="agroup___t_i_m___group5_html_gad7156f84c436c8ac92cd789611826d09"><div class="ttname"><a href="group___t_i_m___group5.html#gad7156f84c436c8ac92cd789611826d09">TIM_DMAConfig</a></div><div class="ttdeci">void TIM_DMAConfig(TIM_TypeDef *TIMx, uint16_t TIM_DMABase, uint16_t TIM_DMABurstLength)</div><div class="ttdoc">Configures the TIMx's DMA interface.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l02591">stm32f4xx_tim.c:2591</a></div></div>
<div class="ttc" id="agroup___t_i_m___group6_html_ga0a9cbcbab32326cbbdaf4c111f59ec20"><div class="ttname"><a href="group___t_i_m___group6.html#ga0a9cbcbab32326cbbdaf4c111f59ec20">TIM_ETRClockMode2Config</a></div><div class="ttdeci">void TIM_ETRClockMode2Config(TIM_TypeDef *TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)</div><div class="ttdoc">Configures the External clock Mode2.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l02821">stm32f4xx_tim.c:2821</a></div></div>
<div class="ttc" id="agroup___t_i_m___group6_html_ga2394f0221709c0659874f9a4184cf86e"><div class="ttname"><a href="group___t_i_m___group6.html#ga2394f0221709c0659874f9a4184cf86e">TIM_InternalClockConfig</a></div><div class="ttdeci">void TIM_InternalClockConfig(TIM_TypeDef *TIMx)</div><div class="ttdoc">Configures the TIMx internal Clock.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l02683">stm32f4xx_tim.c:2683</a></div></div>
<div class="ttc" id="agroup___t_i_m___group6_html_ga47c05638b93aabcd641dbc8859e1b2df"><div class="ttname"><a href="group___t_i_m___group6.html#ga47c05638b93aabcd641dbc8859e1b2df">TIM_ETRClockMode1Config</a></div><div class="ttdeci">void TIM_ETRClockMode1Config(TIM_TypeDef *TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)</div><div class="ttdoc">Configures the External clock Mode1.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l02774">stm32f4xx_tim.c:2774</a></div></div>
<div class="ttc" id="agroup___t_i_m___group6_html_gabef227d21d9e121e6a4ec5ab6223f5a9"><div class="ttname"><a href="group___t_i_m___group6.html#gabef227d21d9e121e6a4ec5ab6223f5a9">TIM_ITRxExternalClockConfig</a></div><div class="ttdeci">void TIM_ITRxExternalClockConfig(TIM_TypeDef *TIMx, uint16_t TIM_InputTriggerSource)</div><div class="ttdoc">Configures the TIMx Internal Trigger as External Clock.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l02704">stm32f4xx_tim.c:2704</a></div></div>
<div class="ttc" id="agroup___t_i_m___group6_html_gaf460e7d9c9969044e364130e209937fc"><div class="ttname"><a href="group___t_i_m___group6.html#gaf460e7d9c9969044e364130e209937fc">TIM_TIxExternalClockConfig</a></div><div class="ttdeci">void TIM_TIxExternalClockConfig(TIM_TypeDef *TIMx, uint16_t TIM_TIxExternalCLKSource, uint16_t TIM_ICPolarity, uint16_t ICFilter)</div><div class="ttdoc">Configures the TIMx Trigger as External Clock.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l02734">stm32f4xx_tim.c:2734</a></div></div>
<div class="ttc" id="agroup___t_i_m___group7_html_ga28745aaa549e2067e42c19569209e6c6"><div class="ttname"><a href="group___t_i_m___group7.html#ga28745aaa549e2067e42c19569209e6c6">TIM_SelectOutputTrigger</a></div><div class="ttdeci">void TIM_SelectOutputTrigger(TIM_TypeDef *TIMx, uint16_t TIM_TRGOSource)</div><div class="ttdoc">Selects the TIMx Trigger Output Mode.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l02935">stm32f4xx_tim.c:2935</a></div></div>
<div class="ttc" id="agroup___t_i_m___group7_html_ga2f19ce1d90990691cf037e419ba08003"><div class="ttname"><a href="group___t_i_m___group7.html#ga2f19ce1d90990691cf037e419ba08003">TIM_SelectSlaveMode</a></div><div class="ttdeci">void TIM_SelectSlaveMode(TIM_TypeDef *TIMx, uint16_t TIM_SlaveMode)</div><div class="ttdoc">Selects the TIMx Slave Mode.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l02959">stm32f4xx_tim.c:2959</a></div></div>
<div class="ttc" id="agroup___t_i_m___group7_html_ga4252583c6ae8a73d6fc66f7e951dbc35"><div class="ttname"><a href="group___t_i_m___group7.html#ga4252583c6ae8a73d6fc66f7e951dbc35">TIM_SelectInputTrigger</a></div><div class="ttdeci">void TIM_SelectInputTrigger(TIM_TypeDef *TIMx, uint16_t TIM_InputTriggerSource)</div><div class="ttdoc">Selects the Input Trigger source.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l02892">stm32f4xx_tim.c:2892</a></div></div>
<div class="ttc" id="agroup___t_i_m___group7_html_ga4dcc3d11b670c381d0ff9cb7e9fd01e2"><div class="ttname"><a href="group___t_i_m___group7.html#ga4dcc3d11b670c381d0ff9cb7e9fd01e2">TIM_SelectMasterSlaveMode</a></div><div class="ttdeci">void TIM_SelectMasterSlaveMode(TIM_TypeDef *TIMx, uint16_t TIM_MasterSlaveMode)</div><div class="ttdoc">Sets or Resets the TIMx Master/Slave Mode.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l02982">stm32f4xx_tim.c:2982</a></div></div>
<div class="ttc" id="agroup___t_i_m___group7_html_ga8bdde400b7a30f3e747fe8e4962c0abe"><div class="ttname"><a href="group___t_i_m___group7.html#ga8bdde400b7a30f3e747fe8e4962c0abe">TIM_ETRConfig</a></div><div class="ttdeci">void TIM_ETRConfig(TIM_TypeDef *TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)</div><div class="ttdoc">Configures the TIMx External Trigger (ETR).</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l03012">stm32f4xx_tim.c:3012</a></div></div>
<div class="ttc" id="agroup___t_i_m___group8_html_ga0fc7e76c47a3bd1ba1ebc71427832b51"><div class="ttname"><a href="group___t_i_m___group8.html#ga0fc7e76c47a3bd1ba1ebc71427832b51">TIM_EncoderInterfaceConfig</a></div><div class="ttdeci">void TIM_EncoderInterfaceConfig(TIM_TypeDef *TIMx, uint16_t TIM_EncoderMode, uint16_t TIM_IC1Polarity, uint16_t TIM_IC2Polarity)</div><div class="ttdoc">Configures the TIMx Encoder Interface.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l03070">stm32f4xx_tim.c:3070</a></div></div>
<div class="ttc" id="agroup___t_i_m___group8_html_ga42c2d1025a3937c9d9f38631af86ffa4"><div class="ttname"><a href="group___t_i_m___group8.html#ga42c2d1025a3937c9d9f38631af86ffa4">TIM_SelectHallSensor</a></div><div class="ttdeci">void TIM_SelectHallSensor(TIM_TypeDef *TIMx, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the TIMx's Hall sensor interface.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l03122">stm32f4xx_tim.c:3122</a></div></div>
<div class="ttc" id="agroup___t_i_m___group9_html_ga08ffb6f2bfa96b6fbcbb8d8001cb8ba9"><div class="ttname"><a href="group___t_i_m___group9.html#ga08ffb6f2bfa96b6fbcbb8d8001cb8ba9">TIM_RemapConfig</a></div><div class="ttdeci">void TIM_RemapConfig(TIM_TypeDef *TIMx, uint16_t TIM_Remap)</div><div class="ttdoc">Configures the TIM2, TIM5 and TIM11 Remapping input capabilities.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l03173">stm32f4xx_tim.c:3173</a></div></div>
<div class="ttc" id="agroup___t_i_m___input___capture___filer___value_html_ga19ecc5fc2e1ce1697c3dbbb9809ca243"><div class="ttname"><a href="group___t_i_m___input___capture___filer___value.html#ga19ecc5fc2e1ce1697c3dbbb9809ca243">IS_TIM_IC_FILTER</a></div><div class="ttdeci">#define IS_TIM_IC_FILTER(ICFILTER)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00978">stm32f4xx_tim.h:978</a></div></div>
<div class="ttc" id="agroup___t_i_m___input___capture___polarity_html_ga6aff2fe442fd9662a0bb8731134cda89"><div class="ttname"><a href="group___t_i_m___input___capture___polarity.html#ga6aff2fe442fd9662a0bb8731134cda89">IS_TIM_IC_POLARITY</a></div><div class="ttdeci">#define IS_TIM_IC_POLARITY(POLARITY)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00510">stm32f4xx_tim.h:510</a></div></div>
<div class="ttc" id="agroup___t_i_m___input___capture___polarity_html_ga70c6f5ed30a236bac4c690928e742243"><div class="ttname"><a href="group___t_i_m___input___capture___polarity.html#ga70c6f5ed30a236bac4c690928e742243">TIM_ICPolarity_Falling</a></div><div class="ttdeci">#define TIM_ICPolarity_Falling</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00508">stm32f4xx_tim.h:508</a></div></div>
<div class="ttc" id="agroup___t_i_m___input___capture___polarity_html_gabe598596b7dbcac446a4918105fa95a6"><div class="ttname"><a href="group___t_i_m___input___capture___polarity.html#gabe598596b7dbcac446a4918105fa95a6">TIM_ICPolarity_Rising</a></div><div class="ttdeci">#define TIM_ICPolarity_Rising</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00507">stm32f4xx_tim.h:507</a></div></div>
<div class="ttc" id="agroup___t_i_m___input___capture___prescaler_html_ga8acb44abe3147d883685c1f9f1ce410e"><div class="ttname"><a href="group___t_i_m___input___capture___prescaler.html#ga8acb44abe3147d883685c1f9f1ce410e">TIM_ICPSC_DIV1</a></div><div class="ttdeci">#define TIM_ICPSC_DIV1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00537">stm32f4xx_tim.h:537</a></div></div>
<div class="ttc" id="agroup___t_i_m___input___capture___prescaler_html_ga91d219d7a210eb0a4bb49d72bda6b321"><div class="ttname"><a href="group___t_i_m___input___capture___prescaler.html#ga91d219d7a210eb0a4bb49d72bda6b321">IS_TIM_IC_PRESCALER</a></div><div class="ttdeci">#define IS_TIM_IC_PRESCALER(PRESCALER)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00541">stm32f4xx_tim.h:541</a></div></div>
<div class="ttc" id="agroup___t_i_m___input___capture___selection_html_ga2289b684133ac0b81ddfcd860d01b144"><div class="ttname"><a href="group___t_i_m___input___capture___selection.html#ga2289b684133ac0b81ddfcd860d01b144">TIM_ICSelection_IndirectTI</a></div><div class="ttdeci">#define TIM_ICSelection_IndirectTI</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00524">stm32f4xx_tim.h:523</a></div></div>
<div class="ttc" id="agroup___t_i_m___input___capture___selection_html_ga3d38876044457b7faefe951d367ac8c3"><div class="ttname"><a href="group___t_i_m___input___capture___selection.html#ga3d38876044457b7faefe951d367ac8c3">TIM_ICSelection_DirectTI</a></div><div class="ttdeci">#define TIM_ICSelection_DirectTI</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00522">stm32f4xx_tim.h:521</a></div></div>
<div class="ttc" id="agroup___t_i_m___input___capture___selection_html_ga623d8592109f4702829ae7fc3806bcb8"><div class="ttname"><a href="group___t_i_m___input___capture___selection.html#ga623d8592109f4702829ae7fc3806bcb8">IS_TIM_IC_SELECTION</a></div><div class="ttdeci">#define IS_TIM_IC_SELECTION(SELECTION)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00526">stm32f4xx_tim.h:526</a></div></div>
<div class="ttc" id="agroup___t_i_m___internal___trigger___selection_html_ga1ce6c387021e2fdaf3fa3d7cd3eae962"><div class="ttname"><a href="group___t_i_m___internal___trigger___selection.html#ga1ce6c387021e2fdaf3fa3d7cd3eae962">IS_TIM_INTERNAL_TRIGGER_SELECTION</a></div><div class="ttdeci">#define IS_TIM_INTERNAL_TRIGGER_SELECTION(SELECTION)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00720">stm32f4xx_tim.h:720</a></div></div>
<div class="ttc" id="agroup___t_i_m___internal___trigger___selection_html_ga36e47cf625c695a368a68280e950dfbc"><div class="ttname"><a href="group___t_i_m___internal___trigger___selection.html#ga36e47cf625c695a368a68280e950dfbc">IS_TIM_TRIGGER_SELECTION</a></div><div class="ttdeci">#define IS_TIM_TRIGGER_SELECTION(SELECTION)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00712">stm32f4xx_tim.h:712</a></div></div>
<div class="ttc" id="agroup___t_i_m___internal___trigger___selection_html_gaece08e02e056613a882aa7ff0a6ccc2d"><div class="ttname"><a href="group___t_i_m___internal___trigger___selection.html#gaece08e02e056613a882aa7ff0a6ccc2d">TIM_TS_ETRF</a></div><div class="ttdeci">#define TIM_TS_ETRF</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00711">stm32f4xx_tim.h:711</a></div></div>
<div class="ttc" id="agroup___t_i_m___lock__level_html_ga84d318c62d3e5dfe7082610d03e11f2f"><div class="ttname"><a href="group___t_i_m___lock__level.html#ga84d318c62d3e5dfe7082610d03e11f2f">TIM_LOCKLevel_OFF</a></div><div class="ttdeci">#define TIM_LOCKLevel_OFF</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00443">stm32f4xx_tim.h:443</a></div></div>
<div class="ttc" id="agroup___t_i_m___lock__level_html_gacf5e70717f6d13af301331bb043f5d48"><div class="ttname"><a href="group___t_i_m___lock__level.html#gacf5e70717f6d13af301331bb043f5d48">IS_TIM_LOCK_LEVEL</a></div><div class="ttdeci">#define IS_TIM_LOCK_LEVEL(LEVEL)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00447">stm32f4xx_tim.h:447</a></div></div>
<div class="ttc" id="agroup___t_i_m___master___slave___mode_html_ga53146701cf287a0eca43b9232dffac60"><div class="ttname"><a href="group___t_i_m___master___slave___mode.html#ga53146701cf287a0eca43b9232dffac60">IS_TIM_MSM_STATE</a></div><div class="ttdeci">#define IS_TIM_MSM_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00905">stm32f4xx_tim.h:905</a></div></div>
<div class="ttc" id="agroup___t_i_m___o_s_s_i___off___state___selection__for___idle__mode__state_html_gad24fc8836152903b408239284cecfab1"><div class="ttname"><a href="group___t_i_m___o_s_s_i___off___state___selection__for___idle__mode__state.html#gad24fc8836152903b408239284cecfab1">IS_TIM_OSSI_STATE</a></div><div class="ttdeci">#define IS_TIM_OSSI_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00461">stm32f4xx_tim.h:461</a></div></div>
<div class="ttc" id="agroup___t_i_m___o_s_s_i___off___state___selection__for___idle__mode__state_html_gae1962736fd5cad82e97a5814ef6758bd"><div class="ttname"><a href="group___t_i_m___o_s_s_i___off___state___selection__for___idle__mode__state.html#gae1962736fd5cad82e97a5814ef6758bd">TIM_OSSIState_Disable</a></div><div class="ttdeci">#define TIM_OSSIState_Disable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00460">stm32f4xx_tim.h:460</a></div></div>
<div class="ttc" id="agroup___t_i_m___o_s_s_r___off___state___selection__for___run__mode__state_html_ga48b4f15f6346e28087edbb9af2ba4f63"><div class="ttname"><a href="group___t_i_m___o_s_s_r___off___state___selection__for___run__mode__state.html#ga48b4f15f6346e28087edbb9af2ba4f63">IS_TIM_OSSR_STATE</a></div><div class="ttdeci">#define IS_TIM_OSSR_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00473">stm32f4xx_tim.h:473</a></div></div>
<div class="ttc" id="agroup___t_i_m___o_s_s_r___off___state___selection__for___run__mode__state_html_ga766dfd8b3c32ec1b8b446f0e2dbe7b97"><div class="ttname"><a href="group___t_i_m___o_s_s_r___off___state___selection__for___run__mode__state.html#ga766dfd8b3c32ec1b8b446f0e2dbe7b97">TIM_OSSRState_Disable</a></div><div class="ttdeci">#define TIM_OSSRState_Disable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00472">stm32f4xx_tim.h:472</a></div></div>
<div class="ttc" id="agroup___t_i_m___one___pulse___mode_html_ga3f4a4305b4feacb4322eb4a358e54637"><div class="ttname"><a href="group___t_i_m___one___pulse___mode.html#ga3f4a4305b4feacb4322eb4a358e54637">IS_TIM_OPM_MODE</a></div><div class="ttdeci">#define IS_TIM_OPM_MODE(MODE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00270">stm32f4xx_tim.h:270</a></div></div>
<div class="ttc" id="agroup___t_i_m___output___compare___clear___state_html_ga5297586b42da9263ac4f767c83202fed"><div class="ttname"><a href="group___t_i_m___output___compare___clear___state.html#ga5297586b42da9263ac4f767c83202fed">IS_TIM_OCCLEAR_STATE</a></div><div class="ttdeci">#define IS_TIM_OCCLEAR_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00853">stm32f4xx_tim.h:853</a></div></div>
<div class="ttc" id="agroup___t_i_m___output___compare___fast___state_html_ga65ad85cb4ba48660e8f519a1f6c298d2"><div class="ttname"><a href="group___t_i_m___output___compare___fast___state.html#ga65ad85cb4ba48660e8f519a1f6c298d2">IS_TIM_OCFAST_STATE</a></div><div class="ttdeci">#define IS_TIM_OCFAST_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00840">stm32f4xx_tim.h:840</a></div></div>
<div class="ttc" id="agroup___t_i_m___output___compare___idle___state_html_ga69c62dcc15f9d39108b19b64205d689e"><div class="ttname"><a href="group___t_i_m___output___compare___idle___state.html#ga69c62dcc15f9d39108b19b64205d689e">IS_TIM_OCIDLE_STATE</a></div><div class="ttdeci">#define IS_TIM_OCIDLE_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00485">stm32f4xx_tim.h:485</a></div></div>
<div class="ttc" id="agroup___t_i_m___output___compare___idle___state_html_gace5465bc9e90ba7862b3af9e6cc9b97e"><div class="ttname"><a href="group___t_i_m___output___compare___idle___state.html#gace5465bc9e90ba7862b3af9e6cc9b97e">TIM_OCIdleState_Reset</a></div><div class="ttdeci">#define TIM_OCIdleState_Reset</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00484">stm32f4xx_tim.h:484</a></div></div>
<div class="ttc" id="agroup___t_i_m___output___compare___n___idle___state_html_ga0987091d1d03ba2db065efb66eff3951"><div class="ttname"><a href="group___t_i_m___output___compare___n___idle___state.html#ga0987091d1d03ba2db065efb66eff3951">IS_TIM_OCNIDLE_STATE</a></div><div class="ttdeci">#define IS_TIM_OCNIDLE_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00497">stm32f4xx_tim.h:497</a></div></div>
<div class="ttc" id="agroup___t_i_m___output___compare___n___idle___state_html_ga329a32820cdba0af9c4b7a04177e8fdd"><div class="ttname"><a href="group___t_i_m___output___compare___n___idle___state.html#ga329a32820cdba0af9c4b7a04177e8fdd">TIM_OCNIdleState_Reset</a></div><div class="ttdeci">#define TIM_OCNIdleState_Reset</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00496">stm32f4xx_tim.h:496</a></div></div>
<div class="ttc" id="agroup___t_i_m___output___compare___n___polarity_html_gad7385dee1d2b6ce0daf23ceaac4439cd"><div class="ttname"><a href="group___t_i_m___output___compare___n___polarity.html#gad7385dee1d2b6ce0daf23ceaac4439cd">IS_TIM_OCN_POLARITY</a></div><div class="ttdeci">#define IS_TIM_OCN_POLARITY(POLARITY)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00349">stm32f4xx_tim.h:349</a></div></div>
<div class="ttc" id="agroup___t_i_m___output___compare___n___state_html_ga81e27a982d9707f699451f30314c4274"><div class="ttname"><a href="group___t_i_m___output___compare___n___state.html#ga81e27a982d9707f699451f30314c4274">IS_TIM_OUTPUTN_STATE</a></div><div class="ttdeci">#define IS_TIM_OUTPUTN_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00373">stm32f4xx_tim.h:373</a></div></div>
<div class="ttc" id="agroup___t_i_m___output___compare___n___state_html_gade8506a50fd6ba58273e9da81f6b0b54"><div class="ttname"><a href="group___t_i_m___output___compare___n___state.html#gade8506a50fd6ba58273e9da81f6b0b54">TIM_OutputNState_Disable</a></div><div class="ttdeci">#define TIM_OutputNState_Disable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00371">stm32f4xx_tim.h:371</a></div></div>
<div class="ttc" id="agroup___t_i_m___output___compare___polarity_html_ga1c2ee68d587d4f48d935c82fe4c3fe1e"><div class="ttname"><a href="group___t_i_m___output___compare___polarity.html#ga1c2ee68d587d4f48d935c82fe4c3fe1e">IS_TIM_OC_POLARITY</a></div><div class="ttdeci">#define IS_TIM_OC_POLARITY(POLARITY)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00337">stm32f4xx_tim.h:337</a></div></div>
<div class="ttc" id="agroup___t_i_m___output___compare___polarity_html_gaba2f2de6fd722b8973e0eddeb8644022"><div class="ttname"><a href="group___t_i_m___output___compare___polarity.html#gaba2f2de6fd722b8973e0eddeb8644022">TIM_OCPolarity_High</a></div><div class="ttdeci">#define TIM_OCPolarity_High</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00335">stm32f4xx_tim.h:335</a></div></div>
<div class="ttc" id="agroup___t_i_m___output___compare___preload___state_html_ga48cc07c5e87b5fd7549b7668f1598ab5"><div class="ttname"><a href="group___t_i_m___output___compare___preload___state.html#ga48cc07c5e87b5fd7549b7668f1598ab5">IS_TIM_OCPRELOAD_STATE</a></div><div class="ttdeci">#define IS_TIM_OCPRELOAD_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00828">stm32f4xx_tim.h:828</a></div></div>
<div class="ttc" id="agroup___t_i_m___output___compare___state_html_ga4ad0f484cfa16b5190654da8278940d0"><div class="ttname"><a href="group___t_i_m___output___compare___state.html#ga4ad0f484cfa16b5190654da8278940d0">TIM_OutputState_Disable</a></div><div class="ttdeci">#define TIM_OutputState_Disable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00359">stm32f4xx_tim.h:359</a></div></div>
<div class="ttc" id="agroup___t_i_m___output___compare___state_html_ga5848617f830d2de688eaff50ed279679"><div class="ttname"><a href="group___t_i_m___output___compare___state.html#ga5848617f830d2de688eaff50ed279679">IS_TIM_OUTPUT_STATE</a></div><div class="ttdeci">#define IS_TIM_OUTPUT_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00361">stm32f4xx_tim.h:361</a></div></div>
<div class="ttc" id="agroup___t_i_m___output___compare__and___p_w_m__modes_html_ga45f530dd241d3b0787b5c2d62cd1b98f"><div class="ttname"><a href="group___t_i_m___output___compare__and___p_w_m__modes.html#ga45f530dd241d3b0787b5c2d62cd1b98f">IS_TIM_OCM</a></div><div class="ttdeci">#define IS_TIM_OCM(MODE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00252">stm32f4xx_tim.h:252</a></div></div>
<div class="ttc" id="agroup___t_i_m___output___compare__and___p_w_m__modes_html_ga54d5745fade3b2f8ea1325e7447ca760"><div class="ttname"><a href="group___t_i_m___output___compare__and___p_w_m__modes.html#ga54d5745fade3b2f8ea1325e7447ca760">TIM_OCMode_Timing</a></div><div class="ttdeci">#define TIM_OCMode_Timing</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00240">stm32f4xx_tim.h:240</a></div></div>
<div class="ttc" id="agroup___t_i_m___output___compare__and___p_w_m__modes_html_ga93d898976e236c135bfd02a0c213c8ec"><div class="ttname"><a href="group___t_i_m___output___compare__and___p_w_m__modes.html#ga93d898976e236c135bfd02a0c213c8ec">IS_TIM_OC_MODE</a></div><div class="ttdeci">#define IS_TIM_OC_MODE(MODE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00246">stm32f4xx_tim.h:246</a></div></div>
<div class="ttc" id="agroup___t_i_m___prescaler___reload___mode_html_ga156317fc6b2c1f6f2e1da9dfa555ecf4"><div class="ttname"><a href="group___t_i_m___prescaler___reload___mode.html#ga156317fc6b2c1f6f2e1da9dfa555ecf4">IS_TIM_PRESCALER_RELOAD</a></div><div class="ttdeci">#define IS_TIM_PRESCALER_RELOAD(RELOAD)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00757">stm32f4xx_tim.h:757</a></div></div>
<div class="ttc" id="agroup___t_i_m___prescaler___reload___mode_html_ga9ba55481ccdcb64268b7b9f2095bfc17"><div class="ttname"><a href="group___t_i_m___prescaler___reload___mode.html#ga9ba55481ccdcb64268b7b9f2095bfc17">TIM_PSCReloadMode_Immediate</a></div><div class="ttdeci">#define TIM_PSCReloadMode_Immediate</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00756">stm32f4xx_tim.h:756</a></div></div>
<div class="ttc" id="agroup___t_i_m___remap_html_ga7faab73212e996d8b49555d3ad5be965"><div class="ttname"><a href="group___t_i_m___remap.html#ga7faab73212e996d8b49555d3ad5be965">IS_TIM_REMAP</a></div><div class="ttdeci">#define IS_TIM_REMAP(TIM_REMAP)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00927">stm32f4xx_tim.h:927</a></div></div>
<div class="ttc" id="agroup___t_i_m___slave___mode_html_ga34427a693157ab177fead9871185bd35"><div class="ttname"><a href="group___t_i_m___slave___mode.html#ga34427a693157ab177fead9871185bd35">TIM_SlaveMode_External1</a></div><div class="ttdeci">#define TIM_SlaveMode_External1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00890">stm32f4xx_tim.h:890</a></div></div>
<div class="ttc" id="agroup___t_i_m___slave___mode_html_ga7f0e666bc968c56df7f1f6c2465c89fb"><div class="ttname"><a href="group___t_i_m___slave___mode.html#ga7f0e666bc968c56df7f1f6c2465c89fb">IS_TIM_SLAVE_MODE</a></div><div class="ttdeci">#define IS_TIM_SLAVE_MODE(MODE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00891">stm32f4xx_tim.h:891</a></div></div>
<div class="ttc" id="agroup___t_i_m___t_ix___external___clock___source_html_gafa3c6345a7e1c3668b2e7e4d61a79491"><div class="ttname"><a href="group___t_i_m___t_ix___external___clock___source.html#gafa3c6345a7e1c3668b2e7e4d61a79491">TIM_TIxExternalCLK1Source_TI2</a></div><div class="ttdeci">#define TIM_TIxExternalCLK1Source_TI2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00733">stm32f4xx_tim.h:733</a></div></div>
<div class="ttc" id="agroup___t_i_m___trigger___output___source_html_gadf4e4e0422bd9c108b184884781d2d46"><div class="ttname"><a href="group___t_i_m___trigger___output___source.html#gadf4e4e0422bd9c108b184884781d2d46">IS_TIM_TRGO_SOURCE</a></div><div class="ttdeci">#define IS_TIM_TRGO_SOURCE(SOURCE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00871">stm32f4xx_tim.h:871</a></div></div>
<div class="ttc" id="agroup___t_i_m___update___source_html_ga32c67bc3f8211a2c7b44ee9fe1523875"><div class="ttname"><a href="group___t_i_m___update___source.html#ga32c67bc3f8211a2c7b44ee9fe1523875">TIM_UpdateSource_Global</a></div><div class="ttdeci">#define TIM_UpdateSource_Global</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00814">stm32f4xx_tim.h:812</a></div></div>
<div class="ttc" id="agroup___t_i_m___update___source_html_ga7c916798d8f5f4a828afadceb5d38a95"><div class="ttname"><a href="group___t_i_m___update___source.html#ga7c916798d8f5f4a828afadceb5d38a95">IS_TIM_UPDATE_SOURCE</a></div><div class="ttdeci">#define IS_TIM_UPDATE_SOURCE(SOURCE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00816">stm32f4xx_tim.h:816</a></div></div>
<div class="ttc" id="agroup___t_i_m__interrupt__sources_html_ga14fce0f8dbe0925e45b415b34bd162c9"><div class="ttname"><a href="group___t_i_m__interrupt__sources.html#ga14fce0f8dbe0925e45b415b34bd162c9">IS_TIM_IT</a></div><div class="ttdeci">#define IS_TIM_IT(IT)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00561">stm32f4xx_tim.h:561</a></div></div>
<div class="ttc" id="agroup___t_i_m__interrupt__sources_html_ga38e9d740c8d4ed8fcaced73816c124e6"><div class="ttname"><a href="group___t_i_m__interrupt__sources.html#ga38e9d740c8d4ed8fcaced73816c124e6">IS_TIM_GET_IT</a></div><div class="ttdeci">#define IS_TIM_GET_IT(IT)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00563">stm32f4xx_tim.h:563</a></div></div>
<div class="ttc" id="agroup___t_i_m_html_ga110aacc88d798c51d324cb360c62c538"><div class="ttname"><a href="group___t_i_m.html#ga110aacc88d798c51d324cb360c62c538">CCMR_OFFSET</a></div><div class="ttdeci">#define CCMR_OFFSET</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l00136">stm32f4xx_tim.c:136</a></div></div>
<div class="ttc" id="agroup___t_i_m_html_ga56a11432b4408650479f5c19dbbafbc8"><div class="ttname"><a href="group___t_i_m.html#ga56a11432b4408650479f5c19dbbafbc8">CCMR_OC13M_MASK</a></div><div class="ttdeci">#define CCMR_OC13M_MASK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l00139">stm32f4xx_tim.c:139</a></div></div>
<div class="ttc" id="agroup___t_i_m_html_ga705d4e8fca08b32bfd20592dea164447"><div class="ttname"><a href="group___t_i_m.html#ga705d4e8fca08b32bfd20592dea164447">SMCR_ETR_MASK</a></div><div class="ttdeci">#define SMCR_ETR_MASK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l00135">stm32f4xx_tim.c:135</a></div></div>
<div class="ttc" id="agroup___t_i_m_html_ga82e4fa29e85adee9247914e00323fe34"><div class="ttname"><a href="group___t_i_m.html#ga82e4fa29e85adee9247914e00323fe34">CCER_CCNE_SET</a></div><div class="ttdeci">#define CCER_CCNE_SET</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l00138">stm32f4xx_tim.c:138</a></div></div>
<div class="ttc" id="agroup___t_i_m_html_gabd4e5a88e8b7c9dbd068bbfd9f0e6ed2"><div class="ttname"><a href="group___t_i_m.html#gabd4e5a88e8b7c9dbd068bbfd9f0e6ed2">CCMR_OC24M_MASK</a></div><div class="ttdeci">#define CCMR_OC24M_MASK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l00140">stm32f4xx_tim.c:140</a></div></div>
<div class="ttc" id="agroup___t_i_m_html_gac721c0fff405ca1dc4bfe9c84868e928"><div class="ttname"><a href="group___t_i_m.html#gac721c0fff405ca1dc4bfe9c84868e928">CCER_CCE_SET</a></div><div class="ttdeci">#define CCER_CCE_SET</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l00137">stm32f4xx_tim.c:137</a></div></div>
<div class="ttc" id="astm32f4xx__conf_8h_html_a631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__conf_8h_source.html#l00074">stm32f4xx_conf.h:74</a></div></div>
<div class="ttc" id="astm32f4xx__rcc_8h_html"><div class="ttname"><a href="stm32f4xx__rcc_8h.html">stm32f4xx_rcc.h</a></div><div class="ttdoc">This file contains all the functions prototypes for the RCC firmware library.</div></div>
<div class="ttc" id="astm32f4xx__tim_8h_html"><div class="ttname"><a href="stm32f4xx__tim_8h.html">stm32f4xx_tim.h</a></div><div class="ttdoc">This file contains all the functions prototypes for the TIM firmware library.</div></div>
<div class="ttc" id="astruct_t_i_m___b_d_t_r_init_type_def_html"><div class="ttname"><a href="struct_t_i_m___b_d_t_r_init_type_def.html">TIM_BDTRInitTypeDef</a></div><div class="ttdoc">BDTR structure definition.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00143">stm32f4xx_tim.h:144</a></div></div>
<div class="ttc" id="astruct_t_i_m___b_d_t_r_init_type_def_html_a01ccbaffccdb3068b8a60c912579b1a2"><div class="ttname"><a href="struct_t_i_m___b_d_t_r_init_type_def.html#a01ccbaffccdb3068b8a60c912579b1a2">TIM_BDTRInitTypeDef::TIM_DeadTime</a></div><div class="ttdeci">uint16_t TIM_DeadTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00155">stm32f4xx_tim.h:155</a></div></div>
<div class="ttc" id="astruct_t_i_m___b_d_t_r_init_type_def_html_a5731e4e786b66f35cfe4798d6157619e"><div class="ttname"><a href="struct_t_i_m___b_d_t_r_init_type_def.html#a5731e4e786b66f35cfe4798d6157619e">TIM_BDTRInitTypeDef::TIM_BreakPolarity</a></div><div class="ttdeci">uint16_t TIM_BreakPolarity</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00162">stm32f4xx_tim.h:162</a></div></div>
<div class="ttc" id="astruct_t_i_m___b_d_t_r_init_type_def_html_a6c056e29af67fd8a32919104ea48eea2"><div class="ttname"><a href="struct_t_i_m___b_d_t_r_init_type_def.html#a6c056e29af67fd8a32919104ea48eea2">TIM_BDTRInitTypeDef::TIM_AutomaticOutput</a></div><div class="ttdeci">uint16_t TIM_AutomaticOutput</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00165">stm32f4xx_tim.h:165</a></div></div>
<div class="ttc" id="astruct_t_i_m___b_d_t_r_init_type_def_html_a8f34ad7bc4764bd3ff372cadde468072"><div class="ttname"><a href="struct_t_i_m___b_d_t_r_init_type_def.html#a8f34ad7bc4764bd3ff372cadde468072">TIM_BDTRInitTypeDef::TIM_OSSRState</a></div><div class="ttdeci">uint16_t TIM_OSSRState</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00146">stm32f4xx_tim.h:146</a></div></div>
<div class="ttc" id="astruct_t_i_m___b_d_t_r_init_type_def_html_a9fcf20632d0377727476a98f7183be56"><div class="ttname"><a href="struct_t_i_m___b_d_t_r_init_type_def.html#a9fcf20632d0377727476a98f7183be56">TIM_BDTRInitTypeDef::TIM_Break</a></div><div class="ttdeci">uint16_t TIM_Break</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00159">stm32f4xx_tim.h:159</a></div></div>
<div class="ttc" id="astruct_t_i_m___b_d_t_r_init_type_def_html_aa5296a7b194d25b16899f6a98da01f03"><div class="ttname"><a href="struct_t_i_m___b_d_t_r_init_type_def.html#aa5296a7b194d25b16899f6a98da01f03">TIM_BDTRInitTypeDef::TIM_LOCKLevel</a></div><div class="ttdeci">uint16_t TIM_LOCKLevel</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00152">stm32f4xx_tim.h:152</a></div></div>
<div class="ttc" id="astruct_t_i_m___b_d_t_r_init_type_def_html_ad8891e3739a7db8a45343d4e2f9d2824"><div class="ttname"><a href="struct_t_i_m___b_d_t_r_init_type_def.html#ad8891e3739a7db8a45343d4e2f9d2824">TIM_BDTRInitTypeDef::TIM_OSSIState</a></div><div class="ttdeci">uint16_t TIM_OSSIState</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00149">stm32f4xx_tim.h:149</a></div></div>
<div class="ttc" id="astruct_t_i_m___i_c_init_type_def_html"><div class="ttname"><a href="struct_t_i_m___i_c_init_type_def.html">TIM_ICInitTypeDef</a></div><div class="ttdoc">TIM Input Capture Init structure definition</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00119">stm32f4xx_tim.h:120</a></div></div>
<div class="ttc" id="astruct_t_i_m___i_c_init_type_def_html_a00b9a72e895a43dc18c69c96a149f080"><div class="ttname"><a href="struct_t_i_m___i_c_init_type_def.html#a00b9a72e895a43dc18c69c96a149f080">TIM_ICInitTypeDef::TIM_ICSelection</a></div><div class="ttdeci">uint16_t TIM_ICSelection</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00128">stm32f4xx_tim.h:128</a></div></div>
<div class="ttc" id="astruct_t_i_m___i_c_init_type_def_html_a234c284efc36c0cc15a2ed0fb4435557"><div class="ttname"><a href="struct_t_i_m___i_c_init_type_def.html#a234c284efc36c0cc15a2ed0fb4435557">TIM_ICInitTypeDef::TIM_ICPolarity</a></div><div class="ttdeci">uint16_t TIM_ICPolarity</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00125">stm32f4xx_tim.h:125</a></div></div>
<div class="ttc" id="astruct_t_i_m___i_c_init_type_def_html_a72539caa6e965e4fa89e3b21b188cf26"><div class="ttname"><a href="struct_t_i_m___i_c_init_type_def.html#a72539caa6e965e4fa89e3b21b188cf26">TIM_ICInitTypeDef::TIM_ICFilter</a></div><div class="ttdeci">uint16_t TIM_ICFilter</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00134">stm32f4xx_tim.h:134</a></div></div>
<div class="ttc" id="astruct_t_i_m___i_c_init_type_def_html_ab9404ee3d95aaa7a478ed99562c736d2"><div class="ttname"><a href="struct_t_i_m___i_c_init_type_def.html#ab9404ee3d95aaa7a478ed99562c736d2">TIM_ICInitTypeDef::TIM_Channel</a></div><div class="ttdeci">uint16_t TIM_Channel</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00122">stm32f4xx_tim.h:122</a></div></div>
<div class="ttc" id="astruct_t_i_m___i_c_init_type_def_html_ac61c7fc999ace295ac81b304cabd61e0"><div class="ttname"><a href="struct_t_i_m___i_c_init_type_def.html#ac61c7fc999ace295ac81b304cabd61e0">TIM_ICInitTypeDef::TIM_ICPrescaler</a></div><div class="ttdeci">uint16_t TIM_ICPrescaler</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00131">stm32f4xx_tim.h:131</a></div></div>
<div class="ttc" id="astruct_t_i_m___o_c_init_type_def_html"><div class="ttname"><a href="struct_t_i_m___o_c_init_type_def.html">TIM_OCInitTypeDef</a></div><div class="ttdoc">TIM Output Compare Init structure definition</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00084">stm32f4xx_tim.h:85</a></div></div>
<div class="ttc" id="astruct_t_i_m___o_c_init_type_def_html_a2a28f2d62339e06caef12816e04a8f55"><div class="ttname"><a href="struct_t_i_m___o_c_init_type_def.html#a2a28f2d62339e06caef12816e04a8f55">TIM_OCInitTypeDef::TIM_OCIdleState</a></div><div class="ttdeci">uint16_t TIM_OCIdleState</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00106">stm32f4xx_tim.h:106</a></div></div>
<div class="ttc" id="astruct_t_i_m___o_c_init_type_def_html_a2baca9c02d214d3125635a74e8d9aee4"><div class="ttname"><a href="struct_t_i_m___o_c_init_type_def.html#a2baca9c02d214d3125635a74e8d9aee4">TIM_OCInitTypeDef::TIM_OutputState</a></div><div class="ttdeci">uint16_t TIM_OutputState</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00089">stm32f4xx_tim.h:89</a></div></div>
<div class="ttc" id="astruct_t_i_m___o_c_init_type_def_html_a3e47e672810747302c9d0626ae2ccb17"><div class="ttname"><a href="struct_t_i_m___o_c_init_type_def.html#a3e47e672810747302c9d0626ae2ccb17">TIM_OCInitTypeDef::TIM_OCNPolarity</a></div><div class="ttdeci">uint16_t TIM_OCNPolarity</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00102">stm32f4xx_tim.h:102</a></div></div>
<div class="ttc" id="astruct_t_i_m___o_c_init_type_def_html_a6cbbe6eb87c2ab49e4d68fa9703ce949"><div class="ttname"><a href="struct_t_i_m___o_c_init_type_def.html#a6cbbe6eb87c2ab49e4d68fa9703ce949">TIM_OCInitTypeDef::TIM_OCNIdleState</a></div><div class="ttdeci">uint16_t TIM_OCNIdleState</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00110">stm32f4xx_tim.h:110</a></div></div>
<div class="ttc" id="astruct_t_i_m___o_c_init_type_def_html_a933904d2f892d0b945a908b9257fe869"><div class="ttname"><a href="struct_t_i_m___o_c_init_type_def.html#a933904d2f892d0b945a908b9257fe869">TIM_OCInitTypeDef::TIM_OutputNState</a></div><div class="ttdeci">uint16_t TIM_OutputNState</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00092">stm32f4xx_tim.h:92</a></div></div>
<div class="ttc" id="astruct_t_i_m___o_c_init_type_def_html_a9ed3e2de4700d008729a916d8ba78486"><div class="ttname"><a href="struct_t_i_m___o_c_init_type_def.html#a9ed3e2de4700d008729a916d8ba78486">TIM_OCInitTypeDef::TIM_OCPolarity</a></div><div class="ttdeci">uint16_t TIM_OCPolarity</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00099">stm32f4xx_tim.h:99</a></div></div>
<div class="ttc" id="astruct_t_i_m___o_c_init_type_def_html_ab4a2620c38029b136be560041173375d"><div class="ttname"><a href="struct_t_i_m___o_c_init_type_def.html#ab4a2620c38029b136be560041173375d">TIM_OCInitTypeDef::TIM_Pulse</a></div><div class="ttdeci">uint32_t TIM_Pulse</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00096">stm32f4xx_tim.h:96</a></div></div>
<div class="ttc" id="astruct_t_i_m___o_c_init_type_def_html_ad4338ed2415b0d6d19589bf72b7ba3b0"><div class="ttname"><a href="struct_t_i_m___o_c_init_type_def.html#ad4338ed2415b0d6d19589bf72b7ba3b0">TIM_OCInitTypeDef::TIM_OCMode</a></div><div class="ttdeci">uint16_t TIM_OCMode</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00086">stm32f4xx_tim.h:86</a></div></div>
<div class="ttc" id="astruct_t_i_m___time_base_init_type_def_html"><div class="ttname"><a href="struct_t_i_m___time_base_init_type_def.html">TIM_TimeBaseInitTypeDef</a></div><div class="ttdoc">TIM Time Base Init structure definition</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00055">stm32f4xx_tim.h:56</a></div></div>
<div class="ttc" id="astruct_t_i_m___time_base_init_type_def_html_a06a7f47b1ced6fa2227ec98a86eb391f"><div class="ttname"><a href="struct_t_i_m___time_base_init_type_def.html#a06a7f47b1ced6fa2227ec98a86eb391f">TIM_TimeBaseInitTypeDef::TIM_Period</a></div><div class="ttdeci">uint32_t TIM_Period</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00063">stm32f4xx_tim.h:63</a></div></div>
<div class="ttc" id="astruct_t_i_m___time_base_init_type_def_html_a0de4138cd939566bc667f21df089e195"><div class="ttname"><a href="struct_t_i_m___time_base_init_type_def.html#a0de4138cd939566bc667f21df089e195">TIM_TimeBaseInitTypeDef::TIM_CounterMode</a></div><div class="ttdeci">uint16_t TIM_CounterMode</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00060">stm32f4xx_tim.h:60</a></div></div>
<div class="ttc" id="astruct_t_i_m___time_base_init_type_def_html_a6d3c8632780db819b2eb811e71ce251e"><div class="ttname"><a href="struct_t_i_m___time_base_init_type_def.html#a6d3c8632780db819b2eb811e71ce251e">TIM_TimeBaseInitTypeDef::TIM_Prescaler</a></div><div class="ttdeci">uint16_t TIM_Prescaler</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00057">stm32f4xx_tim.h:57</a></div></div>
<div class="ttc" id="astruct_t_i_m___time_base_init_type_def_html_a81648259851390e090e1f507dfea7de8"><div class="ttname"><a href="struct_t_i_m___time_base_init_type_def.html#a81648259851390e090e1f507dfea7de8">TIM_TimeBaseInitTypeDef::TIM_RepetitionCounter</a></div><div class="ttdeci">uint8_t TIM_RepetitionCounter</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00070">stm32f4xx_tim.h:70</a></div></div>
<div class="ttc" id="astruct_t_i_m___time_base_init_type_def_html_ab473f51adaa9474702e454fc8c24a407"><div class="ttname"><a href="struct_t_i_m___time_base_init_type_def.html#ab473f51adaa9474702e454fc8c24a407">TIM_TimeBaseInitTypeDef::TIM_ClockDivision</a></div><div class="ttdeci">uint16_t TIM_ClockDivision</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00067">stm32f4xx_tim.h:67</a></div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html"><div class="ttname"><a href="struct_t_i_m___type_def.html">TIM_TypeDef</a></div><div class="ttdoc">TIM.</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01772">stm32f4xx.h:1773</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4
</small></address>
</body>
</html>
