

================================================================
== Vitis HLS Report for 'md5_final_1_Pipeline_VITIS_LOOP_172_3'
================================================================
* Date:           Tue Jul 18 13:25:04 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        md5_hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       24|       24|  0.240 us|  0.240 us|   24|   24|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_172_3  |       22|       22|        11|          4|          1|     4|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    732|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    165|    -|
|Register         |        -|    -|     307|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     307|    897|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln173_fu_208_p2        |         +|   0|  0|   71|          64|          64|
    |add_ln174_fu_242_p2        |         +|   0|  0|   71|          64|          64|
    |add_ln175_fu_264_p2        |         +|   0|  0|   71|          64|          64|
    |add_ln176_fu_283_p2        |         +|   0|  0|   71|          64|          64|
    |i_4_fu_220_p2              |         +|   0|  0|   11|           3|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage3_01001  |       and|   0|  0|    2|           1|           1|
    |ap_block_state2_io         |       and|   0|  0|    2|           1|           1|
    |icmp_ln172_fu_172_p2       |      icmp|   0|  0|   13|           3|           4|
    |lshr_ln173_fu_198_p2       |      lshr|   0|  0|  100|          32|          32|
    |lshr_ln174_fu_225_p2       |      lshr|   0|  0|  100|          32|          32|
    |lshr_ln175_fu_299_p2       |      lshr|   0|  0|  100|          32|          32|
    |lshr_ln176_fu_307_p2       |      lshr|   0|  0|  100|          32|          32|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage1_11001  |        or|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage2_11001  |        or|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage3_11001  |        or|   0|  0|    2|           1|           1|
    |ap_block_state3_io         |        or|   0|  0|    2|           1|           1|
    |ap_block_state5_io         |        or|   0|  0|    2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|    2|           1|           2|
    |xor_ln174_fu_233_p2        |       xor|   0|  0|    4|           3|           4|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0|  732|         403|         404|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  25|          5|    1|          5|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_3              |   9|          2|    3|          6|
    |gmem_blk_n_AW                     |   9|          2|    1|          2|
    |gmem_blk_n_B                      |   9|          2|    1|          2|
    |gmem_blk_n_W                      |   9|          2|    1|          2|
    |i_fu_66                           |   9|          2|    3|          6|
    |m_axi_gmem_AWADDR                 |  25|          5|   64|        320|
    |m_axi_gmem_WDATA                  |  25|          5|    8|         40|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 165|         35|   87|        393|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |gmem_addr_1_reg_378               |  64|   0|   64|          0|
    |gmem_addr_2_reg_384               |  64|   0|   64|          0|
    |gmem_addr_3_reg_390               |  64|   0|   64|          0|
    |gmem_addr_reg_367                 |  64|   0|   64|          0|
    |i_3_reg_344                       |   3|   0|    3|          0|
    |i_fu_66                           |   3|   0|    3|          0|
    |icmp_ln172_reg_351                |   1|   0|    1|          0|
    |icmp_ln172_reg_351_pp0_iter1_reg  |   1|   0|    1|          0|
    |trunc_ln173_1_reg_362             |   8|   0|    8|          0|
    |trunc_ln174_reg_373               |   8|   0|    8|          0|
    |trunc_ln175_reg_396               |   8|   0|    8|          0|
    |trunc_ln176_reg_401               |   8|   0|    8|          0|
    |zext_ln173_reg_355                |   2|   0|   32|         30|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 307|   0|  337|         30|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+---------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  md5_final.1_Pipeline_VITIS_LOOP_172_3|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  md5_final.1_Pipeline_VITIS_LOOP_172_3|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  md5_final.1_Pipeline_VITIS_LOOP_172_3|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  md5_final.1_Pipeline_VITIS_LOOP_172_3|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  md5_final.1_Pipeline_VITIS_LOOP_172_3|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  md5_final.1_Pipeline_VITIS_LOOP_172_3|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_WDATA     |  out|    8|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_RDATA     |   in|    8|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|   11|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                                   gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                                   gmem|       pointer|
|ctx_state_0_ret1     |   in|   32|     ap_none|                       ctx_state_0_ret1|        scalar|
|hash                 |   in|   64|     ap_none|                                   hash|        scalar|
|ctx_state_1_ret1     |   in|   32|     ap_none|                       ctx_state_1_ret1|        scalar|
|ctx_state_2_ret1     |   in|   32|     ap_none|                       ctx_state_2_ret1|        scalar|
|ctx_state_3_ret1     |   in|   32|     ap_none|                       ctx_state_3_ret1|        scalar|
+---------------------+-----+-----+------------+---------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 4, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.42>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 14 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 1024, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%ctx_state_3_ret1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ctx_state_3_ret1"   --->   Operation 16 'read' 'ctx_state_3_ret1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%ctx_state_2_ret1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ctx_state_2_ret1"   --->   Operation 17 'read' 'ctx_state_2_ret1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%ctx_state_1_ret1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ctx_state_1_ret1"   --->   Operation 18 'read' 'ctx_state_1_ret1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%hash_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %hash"   --->   Operation 19 'read' 'hash_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%ctx_state_0_ret1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ctx_state_0_ret1"   --->   Operation 20 'read' 'ctx_state_0_ret1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i_3 = load i3 %i" [src/md5.c:173]   --->   Operation 23 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.65ns)   --->   "%icmp_ln172 = icmp_eq  i3 %i_3, i3 4" [src/md5.c:172]   --->   Operation 24 'icmp' 'icmp_ln172' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln172 = br i1 %icmp_ln172, void %for.inc.split, void %for.end.exitStub" [src/md5.c:172]   --->   Operation 25 'br' 'br_ln172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i_7_cast9 = zext i3 %i_3" [src/md5.c:173]   --->   Operation 26 'zext' 'i_7_cast9' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln173 = trunc i3 %i_3" [src/md5.c:173]   --->   Operation 27 'trunc' 'trunc_ln173' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln173, i3 0" [src/md5.c:173]   --->   Operation 28 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i5 %shl_ln1" [src/md5.c:173]   --->   Operation 29 'zext' 'zext_ln173' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (4.42ns)   --->   "%lshr_ln173 = lshr i32 %ctx_state_0_ret1_read, i32 %zext_ln173" [src/md5.c:173]   --->   Operation 30 'lshr' 'lshr_ln173' <Predicate = (!icmp_ln172)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln173_1 = trunc i32 %lshr_ln173" [src/md5.c:173]   --->   Operation 31 'trunc' 'trunc_ln173_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (3.52ns)   --->   "%add_ln173 = add i64 %i_7_cast9, i64 %hash_read" [src/md5.c:173]   --->   Operation 32 'add' 'add_ln173' <Predicate = (!icmp_ln172)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i8 %gmem, i64 %add_ln173" [src/md5.c:173]   --->   Operation 33 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln172)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 34 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.65ns)   --->   "%i_4 = add i3 %i_3, i3 1" [src/md5.c:172]   --->   Operation 35 'add' 'i_4' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (7.30ns)   --->   "%gmem_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i64 %gmem_addr, i32 1" [src/md5.c:173]   --->   Operation 36 'writereq' 'gmem_addr_req' <Predicate = (!icmp_ln172)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 37 [1/1] (4.42ns)   --->   "%lshr_ln174 = lshr i32 %ctx_state_1_ret1_read, i32 %zext_ln173" [src/md5.c:174]   --->   Operation 37 'lshr' 'lshr_ln174' <Predicate = (!icmp_ln172)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln174 = trunc i32 %lshr_ln174" [src/md5.c:174]   --->   Operation 38 'trunc' 'trunc_ln174' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.96ns)   --->   "%xor_ln174 = xor i3 %i_3, i3 4" [src/md5.c:174]   --->   Operation 39 'xor' 'xor_ln174' <Predicate = (!icmp_ln172)> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i3 %xor_ln174" [src/md5.c:174]   --->   Operation 40 'zext' 'zext_ln174' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (3.52ns)   --->   "%add_ln174 = add i64 %zext_ln174, i64 %hash_read" [src/md5.c:174]   --->   Operation 41 'add' 'add_ln174' <Predicate = (!icmp_ln172)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i8 %gmem, i64 %add_ln174" [src/md5.c:174]   --->   Operation 42 'getelementptr' 'gmem_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln175_cast = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 1, i3 %i_3" [src/md5.c:175]   --->   Operation 43 'bitconcatenate' 'zext_ln175_cast' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln175 = zext i4 %zext_ln175_cast" [src/md5.c:175]   --->   Operation 44 'zext' 'zext_ln175' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (3.52ns)   --->   "%add_ln175 = add i64 %zext_ln175, i64 %hash_read" [src/md5.c:175]   --->   Operation 45 'add' 'add_ln175' <Predicate = (!icmp_ln172)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i8 %gmem, i64 %add_ln175" [src/md5.c:175]   --->   Operation 46 'getelementptr' 'gmem_addr_2' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln176 = sext i3 %xor_ln174" [src/md5.c:176]   --->   Operation 47 'sext' 'sext_ln176' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln176 = zext i4 %sext_ln176" [src/md5.c:176]   --->   Operation 48 'zext' 'zext_ln176' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (3.52ns)   --->   "%add_ln176 = add i64 %zext_ln176, i64 %hash_read" [src/md5.c:176]   --->   Operation 49 'add' 'add_ln176' <Predicate = (!icmp_ln172)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i8 %gmem, i64 %add_ln176" [src/md5.c:176]   --->   Operation 50 'getelementptr' 'gmem_addr_3' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln172 = store i3 %i_4, i3 %i" [src/md5.c:172]   --->   Operation 51 'store' 'store_ln172' <Predicate = (!icmp_ln172)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 52 [1/1] (7.30ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.m_axi.i8P1A, i64 %gmem_addr, i8 %trunc_ln173_1, i1 1" [src/md5.c:173]   --->   Operation 52 'write' 'write_ln173' <Predicate = (!icmp_ln172)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 53 [1/1] (7.30ns)   --->   "%gmem_addr_1_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i64 %gmem_addr_1, i32 1" [src/md5.c:174]   --->   Operation 53 'writereq' 'gmem_addr_1_req' <Predicate = (!icmp_ln172)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 54 [1/1] (4.42ns)   --->   "%lshr_ln175 = lshr i32 %ctx_state_2_ret1_read, i32 %zext_ln173" [src/md5.c:175]   --->   Operation 54 'lshr' 'lshr_ln175' <Predicate = (!icmp_ln172)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln175 = trunc i32 %lshr_ln175" [src/md5.c:175]   --->   Operation 55 'trunc' 'trunc_ln175' <Predicate = (!icmp_ln172)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 56 [5/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i64 %gmem_addr" [src/md5.c:173]   --->   Operation 56 'writeresp' 'gmem_addr_resp' <Predicate = (!icmp_ln172)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 57 [1/1] (7.30ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.m_axi.i8P1A, i64 %gmem_addr_1, i8 %trunc_ln174, i1 1" [src/md5.c:174]   --->   Operation 57 'write' 'write_ln174' <Predicate = (!icmp_ln172)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 58 [1/1] (7.30ns)   --->   "%gmem_addr_2_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i64 %gmem_addr_2, i32 1" [src/md5.c:175]   --->   Operation 58 'writereq' 'gmem_addr_2_req' <Predicate = (!icmp_ln172)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 59 [1/1] (4.42ns)   --->   "%lshr_ln176 = lshr i32 %ctx_state_3_ret1_read, i32 %zext_ln173" [src/md5.c:176]   --->   Operation 59 'lshr' 'lshr_ln176' <Predicate = (!icmp_ln172)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln176 = trunc i32 %lshr_ln176" [src/md5.c:176]   --->   Operation 60 'trunc' 'trunc_ln176' <Predicate = (!icmp_ln172)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 61 [4/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i64 %gmem_addr" [src/md5.c:173]   --->   Operation 61 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 62 [5/5] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i64 %gmem_addr_1" [src/md5.c:174]   --->   Operation 62 'writeresp' 'gmem_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 63 [1/1] (7.30ns)   --->   "%write_ln175 = write void @_ssdm_op_Write.m_axi.i8P1A, i64 %gmem_addr_2, i8 %trunc_ln175, i1 1" [src/md5.c:175]   --->   Operation 63 'write' 'write_ln175' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 64 [1/1] (7.30ns)   --->   "%gmem_addr_3_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i64 %gmem_addr_3, i32 1" [src/md5.c:176]   --->   Operation 64 'writereq' 'gmem_addr_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 65 [3/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i64 %gmem_addr" [src/md5.c:173]   --->   Operation 65 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 66 [4/5] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i64 %gmem_addr_1" [src/md5.c:174]   --->   Operation 66 'writeresp' 'gmem_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 67 [5/5] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i64 %gmem_addr_2" [src/md5.c:175]   --->   Operation 67 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 68 [1/1] (7.30ns)   --->   "%write_ln176 = write void @_ssdm_op_Write.m_axi.i8P1A, i64 %gmem_addr_3, i8 %trunc_ln176, i1 1" [src/md5.c:176]   --->   Operation 68 'write' 'write_ln176' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 69 [2/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i64 %gmem_addr" [src/md5.c:173]   --->   Operation 69 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 70 [3/5] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i64 %gmem_addr_1" [src/md5.c:174]   --->   Operation 70 'writeresp' 'gmem_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 71 [4/5] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i64 %gmem_addr_2" [src/md5.c:175]   --->   Operation 71 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 72 [5/5] (7.30ns)   --->   "%gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i64 %gmem_addr_3" [src/md5.c:176]   --->   Operation 72 'writeresp' 'gmem_addr_3_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 86 'ret' 'ret_ln0' <Predicate = (icmp_ln172)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 73 [1/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i64 %gmem_addr" [src/md5.c:173]   --->   Operation 73 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 74 [2/5] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i64 %gmem_addr_1" [src/md5.c:174]   --->   Operation 74 'writeresp' 'gmem_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 75 [3/5] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i64 %gmem_addr_2" [src/md5.c:175]   --->   Operation 75 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 76 [4/5] (7.30ns)   --->   "%gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i64 %gmem_addr_3" [src/md5.c:176]   --->   Operation 76 'writeresp' 'gmem_addr_3_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 77 [1/5] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i64 %gmem_addr_1" [src/md5.c:174]   --->   Operation 77 'writeresp' 'gmem_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 78 [2/5] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i64 %gmem_addr_2" [src/md5.c:175]   --->   Operation 78 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 79 [3/5] (7.30ns)   --->   "%gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i64 %gmem_addr_3" [src/md5.c:176]   --->   Operation 79 'writeresp' 'gmem_addr_3_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 80 [1/5] (7.30ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i64 %gmem_addr_2" [src/md5.c:175]   --->   Operation 80 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 81 [2/5] (7.30ns)   --->   "%gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i64 %gmem_addr_3" [src/md5.c:176]   --->   Operation 81 'writeresp' 'gmem_addr_3_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 82 [1/1] (0.00ns)   --->   "%speclooptripcount_ln140 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [src/md5.c:140]   --->   Operation 82 'speclooptripcount' 'speclooptripcount_ln140' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 83 [1/1] (0.00ns)   --->   "%specloopname_ln172 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [src/md5.c:172]   --->   Operation 83 'specloopname' 'specloopname_ln172' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 84 [1/5] (7.30ns)   --->   "%gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i64 %gmem_addr_3" [src/md5.c:176]   --->   Operation 84 'writeresp' 'gmem_addr_3_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln172 = br void %for.inc" [src/md5.c:172]   --->   Operation 85 'br' 'br_ln172' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ctx_state_0_ret1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ hash]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ ctx_state_1_ret1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ctx_state_2_ret1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ctx_state_3_ret1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                       (alloca           ) [ 011000000000]
specinterface_ln0       (specinterface    ) [ 000000000000]
ctx_state_3_ret1_read   (read             ) [ 001110000000]
ctx_state_2_ret1_read   (read             ) [ 001100000000]
ctx_state_1_ret1_read   (read             ) [ 001000000000]
hash_read               (read             ) [ 001000000000]
ctx_state_0_ret1_read   (read             ) [ 000000000000]
store_ln0               (store            ) [ 000000000000]
br_ln0                  (br               ) [ 000000000000]
i_3                     (load             ) [ 001000000000]
icmp_ln172              (icmp             ) [ 011111110000]
br_ln172                (br               ) [ 000000000000]
i_7_cast9               (zext             ) [ 000000000000]
trunc_ln173             (trunc            ) [ 000000000000]
shl_ln1                 (bitconcatenate   ) [ 000000000000]
zext_ln173              (zext             ) [ 001110000000]
lshr_ln173              (lshr             ) [ 000000000000]
trunc_ln173_1           (trunc            ) [ 001100000000]
add_ln173               (add              ) [ 000000000000]
gmem_addr               (getelementptr    ) [ 011111111000]
specpipeline_ln0        (specpipeline     ) [ 000000000000]
i_4                     (add              ) [ 000000000000]
gmem_addr_req           (writereq         ) [ 000000000000]
lshr_ln174              (lshr             ) [ 000000000000]
trunc_ln174             (trunc            ) [ 000110000000]
xor_ln174               (xor              ) [ 000000000000]
zext_ln174              (zext             ) [ 000000000000]
add_ln174               (add              ) [ 000000000000]
gmem_addr_1             (getelementptr    ) [ 011111111100]
zext_ln175_cast         (bitconcatenate   ) [ 000000000000]
zext_ln175              (zext             ) [ 000000000000]
add_ln175               (add              ) [ 000000000000]
gmem_addr_2             (getelementptr    ) [ 011111111110]
sext_ln176              (sext             ) [ 000000000000]
zext_ln176              (zext             ) [ 000000000000]
add_ln176               (add              ) [ 000000000000]
gmem_addr_3             (getelementptr    ) [ 011111111111]
store_ln172             (store            ) [ 000000000000]
write_ln173             (write            ) [ 000000000000]
gmem_addr_1_req         (writereq         ) [ 000000000000]
lshr_ln175              (lshr             ) [ 000000000000]
trunc_ln175             (trunc            ) [ 010011000000]
write_ln174             (write            ) [ 000000000000]
gmem_addr_2_req         (writereq         ) [ 000000000000]
lshr_ln176              (lshr             ) [ 000000000000]
trunc_ln176             (trunc            ) [ 011001100000]
write_ln175             (write            ) [ 000000000000]
gmem_addr_3_req         (writereq         ) [ 000000000000]
write_ln176             (write            ) [ 000000000000]
gmem_addr_resp          (writeresp        ) [ 000000000000]
gmem_addr_1_resp        (writeresp        ) [ 000000000000]
gmem_addr_2_resp        (writeresp        ) [ 000000000000]
speclooptripcount_ln140 (speclooptripcount) [ 000000000000]
specloopname_ln172      (specloopname     ) [ 000000000000]
gmem_addr_3_resp        (writeresp        ) [ 000000000000]
br_ln172                (br               ) [ 000000000000]
ret_ln0                 (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ctx_state_0_ret1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctx_state_0_ret1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="hash">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hash"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ctx_state_1_ret1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctx_state_1_ret1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ctx_state_2_ret1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctx_state_2_ret1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ctx_state_3_ret1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctx_state_3_ret1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i8P1A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i8P1A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i8P1A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="i_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="ctx_state_3_ret1_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ctx_state_3_ret1_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="ctx_state_2_ret1_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ctx_state_2_ret1_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="ctx_state_1_ret1_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ctx_state_1_ret1_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="hash_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="64" slack="0"/>
<pin id="90" dir="0" index="1" bw="64" slack="0"/>
<pin id="91" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="hash_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="ctx_state_0_ret1_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ctx_state_0_ret1_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_writeresp_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="8" slack="1"/>
<pin id="103" dir="0" index="2" bw="1" slack="0"/>
<pin id="104" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_addr_req/2 gmem_addr_resp/4 "/>
</bind>
</comp>

<comp id="107" class="1004" name="write_ln173_write_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="0" slack="0"/>
<pin id="109" dir="0" index="1" bw="8" slack="2"/>
<pin id="110" dir="0" index="2" bw="8" slack="2"/>
<pin id="111" dir="0" index="3" bw="1" slack="0"/>
<pin id="112" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/3 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_writeresp_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="0"/>
<pin id="117" dir="0" index="1" bw="8" slack="1"/>
<pin id="118" dir="0" index="2" bw="1" slack="0"/>
<pin id="119" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_addr_1_req/3 gmem_addr_1_resp/5 "/>
</bind>
</comp>

<comp id="123" class="1004" name="write_ln174_write_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="0" slack="0"/>
<pin id="125" dir="0" index="1" bw="8" slack="2"/>
<pin id="126" dir="0" index="2" bw="8" slack="2"/>
<pin id="127" dir="0" index="3" bw="1" slack="0"/>
<pin id="128" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/4 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_writeresp_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="0"/>
<pin id="133" dir="0" index="1" bw="8" slack="2"/>
<pin id="134" dir="0" index="2" bw="1" slack="0"/>
<pin id="135" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_addr_2_req/4 gmem_addr_2_resp/6 "/>
</bind>
</comp>

<comp id="139" class="1004" name="write_ln175_write_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="0" slack="0"/>
<pin id="141" dir="0" index="1" bw="8" slack="3"/>
<pin id="142" dir="0" index="2" bw="8" slack="2"/>
<pin id="143" dir="0" index="3" bw="1" slack="0"/>
<pin id="144" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln175/5 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_writeresp_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="0"/>
<pin id="149" dir="0" index="1" bw="8" slack="3"/>
<pin id="150" dir="0" index="2" bw="1" slack="0"/>
<pin id="151" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_addr_3_req/5 gmem_addr_3_resp/7 "/>
</bind>
</comp>

<comp id="155" class="1004" name="write_ln176_write_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="0" slack="0"/>
<pin id="157" dir="0" index="1" bw="8" slack="4"/>
<pin id="158" dir="0" index="2" bw="8" slack="2"/>
<pin id="159" dir="0" index="3" bw="1" slack="0"/>
<pin id="160" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln176/6 "/>
</bind>
</comp>

<comp id="164" class="1004" name="store_ln0_store_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="3" slack="0"/>
<pin id="167" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="i_3_load_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="3" slack="0"/>
<pin id="171" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="icmp_ln172_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="3" slack="0"/>
<pin id="174" dir="0" index="1" bw="3" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln172/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="i_7_cast9_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="3" slack="0"/>
<pin id="180" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_7_cast9/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="trunc_ln173_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="3" slack="0"/>
<pin id="184" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln173/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="shl_ln1_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="5" slack="0"/>
<pin id="188" dir="0" index="1" bw="2" slack="0"/>
<pin id="189" dir="0" index="2" bw="1" slack="0"/>
<pin id="190" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="zext_ln173_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="5" slack="0"/>
<pin id="196" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln173/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="lshr_ln173_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="5" slack="0"/>
<pin id="201" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln173/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="trunc_ln173_1_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln173_1/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="add_ln173_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="3" slack="0"/>
<pin id="210" dir="0" index="1" bw="64" slack="0"/>
<pin id="211" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln173/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="gmem_addr_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="64" slack="0"/>
<pin id="216" dir="0" index="1" bw="64" slack="0"/>
<pin id="217" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="i_4_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="3" slack="1"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="lshr_ln174_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="1"/>
<pin id="227" dir="0" index="1" bw="5" slack="1"/>
<pin id="228" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln174/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="trunc_ln174_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln174/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="xor_ln174_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="3" slack="1"/>
<pin id="235" dir="0" index="1" bw="3" slack="0"/>
<pin id="236" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln174/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="zext_ln174_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="3" slack="0"/>
<pin id="240" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="add_ln174_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="3" slack="0"/>
<pin id="244" dir="0" index="1" bw="64" slack="1"/>
<pin id="245" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln174/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="gmem_addr_1_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="64" slack="0"/>
<pin id="249" dir="0" index="1" bw="64" slack="0"/>
<pin id="250" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="zext_ln175_cast_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="4" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="3" slack="1"/>
<pin id="257" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln175_cast/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="zext_ln175_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="4" slack="0"/>
<pin id="262" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln175/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="add_ln175_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="4" slack="0"/>
<pin id="266" dir="0" index="1" bw="64" slack="1"/>
<pin id="267" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln175/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="gmem_addr_2_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="64" slack="0"/>
<pin id="271" dir="0" index="1" bw="64" slack="0"/>
<pin id="272" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="sext_ln176_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="3" slack="0"/>
<pin id="277" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln176/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="zext_ln176_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="3" slack="0"/>
<pin id="281" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln176/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="add_ln176_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="4" slack="0"/>
<pin id="285" dir="0" index="1" bw="64" slack="1"/>
<pin id="286" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln176/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="gmem_addr_3_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="64" slack="0"/>
<pin id="290" dir="0" index="1" bw="64" slack="0"/>
<pin id="291" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_3/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="store_ln172_store_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="3" slack="0"/>
<pin id="296" dir="0" index="1" bw="3" slack="1"/>
<pin id="297" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln172/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="lshr_ln175_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="2"/>
<pin id="301" dir="0" index="1" bw="5" slack="2"/>
<pin id="302" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln175/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="trunc_ln175_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="0"/>
<pin id="305" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln175/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="lshr_ln176_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="3"/>
<pin id="309" dir="0" index="1" bw="5" slack="3"/>
<pin id="310" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln176/4 "/>
</bind>
</comp>

<comp id="311" class="1004" name="trunc_ln176_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="0"/>
<pin id="313" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln176/4 "/>
</bind>
</comp>

<comp id="315" class="1005" name="i_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="3" slack="0"/>
<pin id="317" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="322" class="1005" name="ctx_state_3_ret1_read_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="3"/>
<pin id="324" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="ctx_state_3_ret1_read "/>
</bind>
</comp>

<comp id="327" class="1005" name="ctx_state_2_ret1_read_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="2"/>
<pin id="329" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="ctx_state_2_ret1_read "/>
</bind>
</comp>

<comp id="332" class="1005" name="ctx_state_1_ret1_read_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="1"/>
<pin id="334" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ctx_state_1_ret1_read "/>
</bind>
</comp>

<comp id="337" class="1005" name="hash_read_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="64" slack="1"/>
<pin id="339" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="hash_read "/>
</bind>
</comp>

<comp id="344" class="1005" name="i_3_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="3" slack="1"/>
<pin id="346" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="351" class="1005" name="icmp_ln172_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="1"/>
<pin id="353" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln172 "/>
</bind>
</comp>

<comp id="355" class="1005" name="zext_ln173_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="1"/>
<pin id="357" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln173 "/>
</bind>
</comp>

<comp id="362" class="1005" name="trunc_ln173_1_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="8" slack="2"/>
<pin id="364" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln173_1 "/>
</bind>
</comp>

<comp id="367" class="1005" name="gmem_addr_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="8" slack="1"/>
<pin id="369" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="373" class="1005" name="trunc_ln174_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="8" slack="2"/>
<pin id="375" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln174 "/>
</bind>
</comp>

<comp id="378" class="1005" name="gmem_addr_1_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="8" slack="1"/>
<pin id="380" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="384" class="1005" name="gmem_addr_2_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="8" slack="2"/>
<pin id="386" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_2 "/>
</bind>
</comp>

<comp id="390" class="1005" name="gmem_addr_3_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="8" slack="3"/>
<pin id="392" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="gmem_addr_3 "/>
</bind>
</comp>

<comp id="396" class="1005" name="trunc_ln175_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="8" slack="2"/>
<pin id="398" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln175 "/>
</bind>
</comp>

<comp id="401" class="1005" name="trunc_ln176_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="8" slack="2"/>
<pin id="403" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln176 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="12" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="32" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="10" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="32" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="32" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="34" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="32" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="48" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="12" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="113"><net_src comp="54" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="114"><net_src comp="52" pin="0"/><net_sink comp="107" pin=3"/></net>

<net id="120"><net_src comp="48" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="12" pin="0"/><net_sink comp="115" pin=2"/></net>

<net id="122"><net_src comp="56" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="129"><net_src comp="54" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="130"><net_src comp="52" pin="0"/><net_sink comp="123" pin=3"/></net>

<net id="136"><net_src comp="48" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="12" pin="0"/><net_sink comp="131" pin=2"/></net>

<net id="138"><net_src comp="56" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="145"><net_src comp="54" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="146"><net_src comp="52" pin="0"/><net_sink comp="139" pin=3"/></net>

<net id="152"><net_src comp="48" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="12" pin="0"/><net_sink comp="147" pin=2"/></net>

<net id="154"><net_src comp="56" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="161"><net_src comp="54" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="162"><net_src comp="52" pin="0"/><net_sink comp="155" pin=3"/></net>

<net id="163"><net_src comp="56" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="168"><net_src comp="36" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="176"><net_src comp="169" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="38" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="181"><net_src comp="169" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="169" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="191"><net_src comp="40" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="182" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="36" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="197"><net_src comp="186" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="202"><net_src comp="94" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="194" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="207"><net_src comp="198" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="212"><net_src comp="178" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="88" pin="2"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="4" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="208" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="46" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="232"><net_src comp="225" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="237"><net_src comp="38" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="241"><net_src comp="233" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="246"><net_src comp="238" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="251"><net_src comp="4" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="242" pin="2"/><net_sink comp="247" pin=1"/></net>

<net id="258"><net_src comp="50" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="52" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="253" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="268"><net_src comp="260" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="273"><net_src comp="4" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="264" pin="2"/><net_sink comp="269" pin=1"/></net>

<net id="278"><net_src comp="233" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="275" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="287"><net_src comp="279" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="292"><net_src comp="4" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="283" pin="2"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="220" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="306"><net_src comp="299" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="314"><net_src comp="307" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="66" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="320"><net_src comp="315" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="321"><net_src comp="315" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="325"><net_src comp="70" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="330"><net_src comp="76" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="335"><net_src comp="82" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="340"><net_src comp="88" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="342"><net_src comp="337" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="343"><net_src comp="337" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="347"><net_src comp="169" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="349"><net_src comp="344" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="350"><net_src comp="344" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="354"><net_src comp="172" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="358"><net_src comp="194" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="360"><net_src comp="355" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="361"><net_src comp="355" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="365"><net_src comp="204" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="370"><net_src comp="214" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="372"><net_src comp="367" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="376"><net_src comp="229" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="381"><net_src comp="247" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="383"><net_src comp="378" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="387"><net_src comp="269" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="389"><net_src comp="384" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="393"><net_src comp="288" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="395"><net_src comp="390" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="399"><net_src comp="303" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="404"><net_src comp="311" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="155" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {2 3 4 5 6 7 8 9 10 11 }
 - Input state : 
	Port: md5_final.1_Pipeline_VITIS_LOOP_172_3 : ctx_state_0_ret1 | {1 }
	Port: md5_final.1_Pipeline_VITIS_LOOP_172_3 : hash | {1 }
	Port: md5_final.1_Pipeline_VITIS_LOOP_172_3 : gmem | {}
	Port: md5_final.1_Pipeline_VITIS_LOOP_172_3 : ctx_state_1_ret1 | {1 }
	Port: md5_final.1_Pipeline_VITIS_LOOP_172_3 : ctx_state_2_ret1 | {1 }
	Port: md5_final.1_Pipeline_VITIS_LOOP_172_3 : ctx_state_3_ret1 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_3 : 1
		icmp_ln172 : 2
		br_ln172 : 3
		i_7_cast9 : 2
		trunc_ln173 : 2
		shl_ln1 : 3
		zext_ln173 : 4
		lshr_ln173 : 5
		trunc_ln173_1 : 6
		add_ln173 : 3
		gmem_addr : 4
	State 2
		trunc_ln174 : 1
		add_ln174 : 1
		gmem_addr_1 : 2
		zext_ln175 : 1
		add_ln175 : 2
		gmem_addr_2 : 3
		zext_ln176 : 1
		add_ln176 : 2
		gmem_addr_3 : 3
		store_ln172 : 1
	State 3
		trunc_ln175 : 1
	State 4
		trunc_ln176 : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|          |         lshr_ln173_fu_198        |    0    |   100   |
|   lshr   |         lshr_ln174_fu_225        |    0    |   100   |
|          |         lshr_ln175_fu_299        |    0    |   100   |
|          |         lshr_ln176_fu_307        |    0    |   100   |
|----------|----------------------------------|---------|---------|
|          |         add_ln173_fu_208         |    0    |    71   |
|          |            i_4_fu_220            |    0    |    11   |
|    add   |         add_ln174_fu_242         |    0    |    71   |
|          |         add_ln175_fu_264         |    0    |    71   |
|          |         add_ln176_fu_283         |    0    |    71   |
|----------|----------------------------------|---------|---------|
|   icmp   |         icmp_ln172_fu_172        |    0    |    11   |
|----------|----------------------------------|---------|---------|
|    xor   |         xor_ln174_fu_233         |    0    |    3    |
|----------|----------------------------------|---------|---------|
|          | ctx_state_3_ret1_read_read_fu_70 |    0    |    0    |
|          | ctx_state_2_ret1_read_read_fu_76 |    0    |    0    |
|   read   | ctx_state_1_ret1_read_read_fu_82 |    0    |    0    |
|          |       hash_read_read_fu_88       |    0    |    0    |
|          | ctx_state_0_ret1_read_read_fu_94 |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |       grp_writeresp_fu_100       |    0    |    0    |
| writeresp|       grp_writeresp_fu_115       |    0    |    0    |
|          |       grp_writeresp_fu_131       |    0    |    0    |
|          |       grp_writeresp_fu_147       |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |     write_ln173_write_fu_107     |    0    |    0    |
|   write  |     write_ln174_write_fu_123     |    0    |    0    |
|          |     write_ln175_write_fu_139     |    0    |    0    |
|          |     write_ln176_write_fu_155     |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |         i_7_cast9_fu_178         |    0    |    0    |
|          |         zext_ln173_fu_194        |    0    |    0    |
|   zext   |         zext_ln174_fu_238        |    0    |    0    |
|          |         zext_ln175_fu_260        |    0    |    0    |
|          |         zext_ln176_fu_279        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |        trunc_ln173_fu_182        |    0    |    0    |
|          |       trunc_ln173_1_fu_204       |    0    |    0    |
|   trunc  |        trunc_ln174_fu_229        |    0    |    0    |
|          |        trunc_ln175_fu_303        |    0    |    0    |
|          |        trunc_ln176_fu_311        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|bitconcatenate|          shl_ln1_fu_186          |    0    |    0    |
|          |      zext_ln175_cast_fu_253      |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   sext   |         sext_ln176_fu_275        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    0    |   709   |
|----------|----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|ctx_state_1_ret1_read_reg_332|   32   |
|ctx_state_2_ret1_read_reg_327|   32   |
|ctx_state_3_ret1_read_reg_322|   32   |
|     gmem_addr_1_reg_378     |    8   |
|     gmem_addr_2_reg_384     |    8   |
|     gmem_addr_3_reg_390     |    8   |
|      gmem_addr_reg_367      |    8   |
|      hash_read_reg_337      |   64   |
|         i_3_reg_344         |    3   |
|          i_reg_315          |    3   |
|      icmp_ln172_reg_351     |    1   |
|    trunc_ln173_1_reg_362    |    8   |
|     trunc_ln174_reg_373     |    8   |
|     trunc_ln175_reg_396     |    8   |
|     trunc_ln176_reg_401     |    8   |
|      zext_ln173_reg_355     |   32   |
+-----------------------------+--------+
|            Total            |   263  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  |
|----------------------|------|------|------|--------||---------|
| grp_writeresp_fu_100 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_115 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_131 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_147 |  p0  |   2  |   1  |    2   |
|----------------------|------|------|------|--------||---------|
|         Total        |      |      |      |    8   ||  6.352  |
|----------------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   709  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    -   |    -   |
|  Register |    -   |   263  |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   263  |   709  |
+-----------+--------+--------+--------+
