"""
è‡ªåŠ¨åŒ–ç”Ÿæˆçš„æµ‹è¯•ä¸»ç¨‹åº
æ¨¡å‹ç»Ÿè®¡:
  ç®—å­æ•°é‡: 12
  å‚æ•°å¤§å°: 241.05 KB
  
ç¡¬ä»¶ç»Ÿè®¡:
  æ€»å‘¨æœŸæ•°: 118,958
  æ€»MACæ“ä½œ: 118,214
  ä¼°è®¡å»¶è¿Ÿ: 594.79 ms
"""

import numpy as np
import sys
import os

sys.path.append(os.getcwd())

# å¯¼å…¥ç”Ÿæˆçš„é…ç½®
try:
    from g0_config import gen_0_map_config
    from g1_config import gen_1_map_config  
    from g2_config import gen_2_map_config
except ImportError as e:
    print(f"å¯¼å…¥é…ç½®å¤±è´¥: {e}")
    print("è¯·ç¡®ä¿å·²è¿è¡Œè‡ªåŠ¨åŒ–æ˜ å°„æµæ°´çº¿ç”Ÿæˆé…ç½®æ–‡ä»¶")
    sys.exit(1)

from generator.mapping_utils.map_config_gen import MapConfigGen
from generator.test_engine import TestMode, TestEngine
from generator.test_engine.test_config import HardwareDebugFileSwitch


def run_automated_test(case_file_name='auto_generated_test', send_to_fpga=True):
    """è¿è¡Œè‡ªåŠ¨åŒ–æµ‹è¯•"""
    
    print("=" * 60)
    print("å¼€å§‹è‡ªåŠ¨åŒ–æµ‹è¯•")
    print("=" * 60)
    
    # åˆå§‹åŒ–é…ç½®ç”Ÿæˆå™¨
    config = MapConfigGen()
    
    # æ—¶é’Ÿé…ç½®
    clock_in_phase = 200000
    
    # é˜¶æ®µä½¿èƒ½ï¼ˆæ‰€æœ‰é˜¶æ®µä½¿èƒ½ï¼‰
    total_phases = 10  # å‡è®¾10ä¸ªé˜¶æ®µ
    phase = np.ones(total_phases).astype(int)
    
    # æ·»åŠ Group0é…ç½® (FPGA)
    print("1. æ·»åŠ Group0é…ç½®...")
    config_0 = gen_0_map_config(
        phase_en=phase,
        clock_in_phase=clock_in_phase,
        size_x=1,
        size_y=1,
        data=None,
        out_data_en=True,
        in_data_en=not send_to_fpga
    )
    config.add_config(config_0, core_offset=(1, 0))
    
    # æ·»åŠ Group1é…ç½® (è®¡ç®—æ ¸å¿ƒ)
    print("2. æ·»åŠ Group1é…ç½®...")
    config_1 = gen_1_map_config(
        phase_en=phase,
        clock_in_phase=clock_in_phase,
        size_x=1,
        size_y=1,
        in_data_en=True,
        out_data_en=True
    )
    config.add_config(config_1, core_offset=(0, 0))
    
    # æ·»åŠ Group2é…ç½® (è·¯ç”±æ ¸å¿ƒ)
    print("3. æ·»åŠ Group2é…ç½®...")
    config_2 = gen_2_map_config(
        phase_en=phase,
        clock_in_phase=clock_in_phase,
        size_x=8,
        size_y=1,
        in_data_en=True,
        out_data_en=True,
        send_to_fpga=send_to_fpga
    )
    config.add_config(config_2, core_offset=(0, 1))
    
    # æ·»åŠ è·¯ç”±ä¿¡æ¯
    print("4. æ·»åŠ è·¯ç”±ä¿¡æ¯...")
    MapConfigGen.add_router_info(map_config=config.map_config)
    
    # æ·»åŠ åˆå§‹æ•°æ®ä¼ è¾“prim
    print("5. æ·»åŠ åˆå§‹æ•°æ®ä¼ è¾“prim...")
    prim = {
        'axon': None,
        'soma1': None,
        'router': None,
        'soma2': {
            'addr_in': 0x0000 >> 2,
            'addr_out': 0x8400,
            'addr_ciso': 0x10000 >> 2,
            'length_in': 1024,
            'num_in': 12,
            'length_ciso': 1,
            'num_ciso': 12,
            'length_out': 1024,
            'num_out': 12,
            'type_in': 1,
            'type_out': 1,
            'data_in': None
        }
    }
    
    MapConfigGen.add_prim_at_the_beginning(config.map_config, prim=prim)
    
    # é…ç½®æ—¶é’Ÿ
    config.map_config['sim_clock'] = 100000
    config.map_config['step_clock'] = {
        ((0, 0), 0): (100000 - 1, 100000)
    }
    
    # å‡†å¤‡æµ‹è¯•ç¯å¢ƒ
    c_path = os.getcwd()
    out_files_path = os.getcwd() + "/simulator/Out_files/" + case_file_name + "/"
    
    if os.path.exists(out_files_path):
        os.chdir(out_files_path)
        if sys.platform.startswith('win'):
            os.system('rd/s/q cmp_out')
        else:
            os.system('rm -rf cmp_out')
        os.chdir(c_path)
    else:
        os.makedirs(out_files_path, exist_ok=True)
    
    # é…ç½®æµ‹è¯•å‚æ•°
    test_config = {
        'tb_name': case_file_name,
        'test_mode': TestMode.MEMORY_STATE,
        'debug_file_switch': HardwareDebugFileSwitch().close_all.dict,
        'test_group_phase': [(0, 1)]
    }
    
    # è¿è¡Œæµ‹è¯•
    print("6. è¿è¡Œç¡¬ä»¶æ¨¡æ‹Ÿæµ‹è¯•...")
    tester = TestEngine(config.map_config, test_config)
    
    try:
        result = tester.run_test()
        if result:
            print("\nâœ… æµ‹è¯•é€šè¿‡!")
        else:
            print("\nâŒ æµ‹è¯•å¤±è´¥!")
        return result
    except Exception as e:
        print(f"\nâš ï¸ æµ‹è¯•è¿‡ç¨‹ä¸­å‡ºç°é”™è¯¯: {e}")
        import traceback
        traceback.print_exc()
        return False


if __name__ == '__main__':
    import argparse
    
    parser = argparse.ArgumentParser(description='è¿è¡Œè‡ªåŠ¨åŒ–ç”Ÿæˆçš„æµ‹è¯•')
    parser.add_argument('--name', type=str, default='auto_generated_test', 
                       help='æµ‹è¯•æ¡ˆä¾‹åç§°')
    parser.add_argument('--no-fpga', action='store_true', 
                       help='ä¸å‘é€åˆ°FPGA')
    
    args = parser.parse_args()
    
    # è¿è¡Œè‡ªåŠ¨åŒ–æµ‹è¯•
    success = run_automated_test(args.name, not args.no_fpga)
    
    if success:
        print("\nğŸ‰ è‡ªåŠ¨åŒ–æµ‹è¯•æµç¨‹å®Œæˆ!")
    else:
        print("\nğŸ’¥ è‡ªåŠ¨åŒ–æµ‹è¯•æµç¨‹å¤±è´¥!")
        sys.exit(1)
