/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  reg [11:0] _03_;
  wire [16:0] _04_;
  wire [29:0] _05_;
  reg [19:0] _06_;
  wire [12:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire [9:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [7:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [7:0] celloutsig_0_1z;
  wire [6:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [11:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [3:0] celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [24:0] celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire [5:0] celloutsig_0_39z;
  wire [9:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_40z;
  wire [11:0] celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire [15:0] celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_52z;
  wire celloutsig_0_56z;
  wire [32:0] celloutsig_0_57z;
  wire [3:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire [9:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [8:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_36z = ~(_00_ & celloutsig_0_12z[0]);
  assign celloutsig_1_5z = ~(celloutsig_1_3z & celloutsig_1_0z);
  assign celloutsig_0_10z = ~(celloutsig_0_9z & celloutsig_0_5z[0]);
  assign celloutsig_0_13z = ~(celloutsig_0_4z & celloutsig_0_5z[1]);
  assign celloutsig_0_31z = !(celloutsig_0_21z[0] ? celloutsig_0_21z[4] : celloutsig_0_21z[4]);
  assign celloutsig_1_1z = ~((celloutsig_1_0z | celloutsig_1_0z) & in_data[174]);
  assign celloutsig_1_3z = ~((celloutsig_1_2z[1] | celloutsig_1_1z) & celloutsig_1_1z);
  assign celloutsig_1_17z = ~((celloutsig_1_5z | celloutsig_1_11z) & celloutsig_1_3z);
  assign celloutsig_1_18z = ~((celloutsig_1_8z | celloutsig_1_17z) & (celloutsig_1_3z | _01_));
  assign celloutsig_0_22z = ~((celloutsig_0_4z | celloutsig_0_9z) & (celloutsig_0_17z[3] | celloutsig_0_4z));
  assign celloutsig_0_45z = celloutsig_0_27z[1] | celloutsig_0_17z[6];
  assign celloutsig_0_52z = celloutsig_0_18z | celloutsig_0_9z;
  assign celloutsig_1_11z = celloutsig_1_8z | celloutsig_1_5z;
  assign celloutsig_0_23z = celloutsig_0_14z | celloutsig_0_8z;
  assign celloutsig_0_25z = _02_ | celloutsig_0_6z[0];
  assign celloutsig_0_56z = celloutsig_0_5z[1] ^ celloutsig_0_11z[1];
  assign celloutsig_0_14z = celloutsig_0_5z[0] ^ celloutsig_0_13z;
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _03_ <= 12'h000;
    else _03_ <= { celloutsig_0_24z[10:1], celloutsig_0_19z, celloutsig_0_33z };
  reg [16:0] _25_;
  always_ff @(posedge clkin_data[64], posedge clkin_data[128])
    if (clkin_data[128]) _25_ <= 17'h00000;
    else _25_ <= { in_data[175:161], celloutsig_1_6z, celloutsig_1_6z };
  assign { _04_[16:6], _01_, _04_[4:0] } = _25_;
  reg [29:0] _26_;
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _26_ <= 30'h00000000;
    else _26_ <= { celloutsig_0_0z[12:6], celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_17z, celloutsig_0_13z, celloutsig_0_15z };
  assign { _05_[29:20], _02_, _05_[18:8], _00_, _05_[6:0] } = _26_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _06_ <= 20'h00000;
    else _06_ <= { celloutsig_0_8z, celloutsig_0_24z, celloutsig_0_21z };
  assign celloutsig_0_7z = celloutsig_0_0z[10:1] / { 1'h1, celloutsig_0_1z[3], celloutsig_0_1z };
  assign celloutsig_0_12z = { celloutsig_0_7z[6:0], celloutsig_0_6z } / { 1'h1, celloutsig_0_5z[0], celloutsig_0_1z };
  assign celloutsig_0_24z = { celloutsig_0_23z, celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_1z, celloutsig_0_8z } / { 1'h1, celloutsig_0_5z[2:1], celloutsig_0_19z, celloutsig_0_2z, celloutsig_0_21z };
  assign celloutsig_0_46z = { celloutsig_0_34z[15:14], celloutsig_0_39z, celloutsig_0_42z, celloutsig_0_42z, celloutsig_0_14z } > { celloutsig_0_3z[5:2], celloutsig_0_39z, celloutsig_0_19z };
  assign celloutsig_1_6z = { in_data[113:110], celloutsig_1_0z } > in_data[168:164];
  assign celloutsig_0_19z = { in_data[40:34], celloutsig_0_11z } > { celloutsig_0_3z[5], celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_18z, celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_14z };
  assign celloutsig_0_8z = celloutsig_0_7z[8:5] && celloutsig_0_0z[4:1];
  assign celloutsig_0_16z = { celloutsig_0_7z[4:2], celloutsig_0_6z } && { celloutsig_0_12z[2:1], celloutsig_0_9z, celloutsig_0_11z };
  assign celloutsig_0_38z = ! { celloutsig_0_27z[3:2], celloutsig_0_14z };
  assign celloutsig_0_44z = ! { celloutsig_0_4z, celloutsig_0_21z, celloutsig_0_38z };
  assign celloutsig_1_19z = ! celloutsig_1_7z;
  assign celloutsig_0_50z = celloutsig_0_34z[24:17] || { celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_18z };
  assign celloutsig_0_15z = celloutsig_0_12z[4:0] % { 1'h1, celloutsig_0_1z[6:4], celloutsig_0_10z };
  assign celloutsig_0_27z = { celloutsig_0_21z[2:0], celloutsig_0_26z } % { 1'h1, celloutsig_0_8z, celloutsig_0_19z, in_data[0] };
  assign celloutsig_0_34z = { _02_, _05_[18:8], _00_, _05_[6:3], celloutsig_0_1z } * { celloutsig_0_24z[8], celloutsig_0_19z, celloutsig_0_32z, celloutsig_0_9z, celloutsig_0_23z, celloutsig_0_2z, celloutsig_0_22z, celloutsig_0_32z, celloutsig_0_9z, celloutsig_0_17z, celloutsig_0_33z, celloutsig_0_4z, celloutsig_0_27z, celloutsig_0_31z, celloutsig_0_13z };
  assign celloutsig_0_5z = { celloutsig_0_0z[10:8], celloutsig_0_4z } * in_data[91:88];
  assign celloutsig_0_17z = { celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_14z } * { celloutsig_0_15z[4:1], celloutsig_0_6z, celloutsig_0_13z };
  assign celloutsig_0_6z = celloutsig_0_1z[2] ? celloutsig_0_3z[3:1] : { celloutsig_0_1z[1:0], celloutsig_0_4z };
  assign celloutsig_0_48z = celloutsig_0_42z ? { celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_25z, celloutsig_0_10z } : { celloutsig_0_34z[13:2], celloutsig_0_6z, celloutsig_0_44z };
  assign celloutsig_0_57z = celloutsig_0_14z ? { celloutsig_0_12z[5], celloutsig_0_33z, celloutsig_0_50z, celloutsig_0_17z, _06_, celloutsig_0_52z, celloutsig_0_46z } : { celloutsig_0_41z[11:6], celloutsig_0_15z, celloutsig_0_38z, celloutsig_0_31z, celloutsig_0_23z, celloutsig_0_48z, celloutsig_0_23z, celloutsig_0_45z, celloutsig_0_32z };
  assign celloutsig_1_7z = celloutsig_1_0z ? { celloutsig_1_2z[1:0], celloutsig_1_5z, 1'h1, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z } : in_data[114:106];
  assign celloutsig_0_11z = celloutsig_0_9z ? celloutsig_0_3z[6:4] : celloutsig_0_7z[8:6];
  assign celloutsig_1_2z = - in_data[141:139];
  assign celloutsig_0_1z = - in_data[36:29];
  assign celloutsig_0_3z = - { celloutsig_0_0z[9:1], celloutsig_0_2z };
  assign celloutsig_0_0z = ~ in_data[28:16];
  assign celloutsig_0_18z = & { celloutsig_0_17z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_0_26z = & { celloutsig_0_16z, celloutsig_0_13z, celloutsig_0_2z, in_data[4:3] };
  assign celloutsig_0_32z = celloutsig_0_27z[2] & celloutsig_0_9z;
  assign celloutsig_0_33z = celloutsig_0_19z & celloutsig_0_0z[3];
  assign celloutsig_0_9z = celloutsig_0_4z & celloutsig_0_3z[1];
  assign celloutsig_0_4z = in_data[34] & celloutsig_0_2z;
  assign celloutsig_1_8z = ^ { in_data[134:111], celloutsig_1_1z };
  assign celloutsig_0_2z = ^ { in_data[75:68], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_39z = { celloutsig_0_1z[7:4], celloutsig_0_16z, celloutsig_0_10z } <<< { celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_16z };
  assign celloutsig_0_41z = { celloutsig_0_39z[3:1], celloutsig_0_16z, celloutsig_0_36z, celloutsig_0_5z, celloutsig_0_40z } <<< { _06_[14:13], celloutsig_0_40z, celloutsig_0_39z, celloutsig_0_22z };
  assign celloutsig_0_40z = { celloutsig_0_19z, celloutsig_0_36z, celloutsig_0_16z } - { celloutsig_0_23z, celloutsig_0_22z, celloutsig_0_14z };
  assign celloutsig_0_21z = celloutsig_0_1z[6:0] - celloutsig_0_7z[9:3];
  assign celloutsig_0_42z = ~((celloutsig_0_3z[0] & _03_[9]) | celloutsig_0_25z);
  assign celloutsig_1_0z = ~((in_data[156] & in_data[129]) | in_data[143]);
  assign _04_[5] = _01_;
  assign { _05_[19], _05_[7] } = { _02_, _00_ };
  assign { out_data[128], out_data[96], out_data[32:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_56z, celloutsig_0_57z[31:0] };
endmodule
