// Seed: 1426614484
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  input wire id_18;
  input wire id_17;
  inout wire id_16;
  inout wire id_15;
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = id_4;
  wor id_19;
  assign id_3 = id_19++ * !id_2;
  initial id_13 = id_5;
endmodule
module module_1 (
    output wire id_0,
    output tri1 id_1,
    output wand id_2,
    input supply0 id_3,
    input tri0 id_4,
    input supply1 id_5,
    input uwire id_6
    , id_8
);
  wire  id_9;
  uwire id_10 = id_4;
  wire  id_11;
  module_0(
      id_11,
      id_11,
      id_11,
      id_9,
      id_9,
      id_11,
      id_8,
      id_8,
      id_9,
      id_8,
      id_9,
      id_8,
      id_9,
      id_11,
      id_8,
      id_9,
      id_9,
      id_8
  );
endmodule
