// Seed: 4186385078
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  always id_5 = id_1;
  module_2();
endmodule
module module_1 (
    input  wire id_0,
    input  tri0 id_1,
    input  tri  id_2,
    output tri1 id_3
);
  wire id_5;
  module_0(
      id_5, id_5, id_5, id_5, id_5
  );
  assign id_5 = id_1 < 1'h0;
endmodule
module module_2 ();
  wor id_1;
  assign id_1 = 1;
  wire id_2;
endmodule
