書面說明看IC設計期末報告.pdf
透過閱讀Design of a Scalable Low-Power 1-Bit Hybrid Full Adder for Fast Computation論文，理解電路原理，並用論文中的電路，做電路設計，以達到設計目標
參考論文:Hasan, M., Hasan, M., Hossein, M. J., Hossain, M., Zaman, H. U., & Islam, S. (2019). Design of a Scalable Low-Power 1-bit Hybrid Full Adder for Fast Computation. 
IEEE Transactions on Circuits and Systems II: Express Briefs, 1–1. doi:10.1109/tcsii.2019.2940558
