#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x12d704220 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x12d7044a0 .scope module, "alu_tb" "alu_tb" 3 1;
 .timescale 0 0;
S_0x12d704610 .scope module, "convert_endian" "convert_endian" 4 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
o0x120008010 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12d704d70_0 .net "in", 31 0, o0x120008010;  0 drivers
v0x12d714d60_0 .var "out", 31 0;
S_0x12d704780 .scope module, "data_ram" "data_ram" 5 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x1200080d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x12d714e20_0 .net "clk", 0 0, o0x1200080d0;  0 drivers
o0x120008100 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12d714ec0_0 .net "data_address", 31 0, o0x120008100;  0 drivers
o0x120008130 .functor BUFZ 1, C4<z>; HiZ drive
v0x12d714f70_0 .net "data_read", 0 0, o0x120008130;  0 drivers
v0x12d715020_0 .var "data_readdata", 31 0;
o0x120008190 .functor BUFZ 1, C4<z>; HiZ drive
v0x12d7150d0_0 .net "data_write", 0 0, o0x120008190;  0 drivers
o0x1200081c0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12d7151b0_0 .net "data_writedata", 31 0, o0x1200081c0;  0 drivers
S_0x12d7049a0 .scope module, "multu_tb" "multu_tb" 6 1;
 .timescale 0 0;
v0x12d721d60_0 .net "active", 0 0, L_0x12d72aa70;  1 drivers
v0x12d721e10_0 .var "clk", 0 0;
v0x12d721f20_0 .var "clk_enable", 0 0;
v0x12d721fb0_0 .net "data_address", 31 0, v0x12d71fd40_0;  1 drivers
v0x12d722040_0 .net "data_read", 0 0, L_0x12d72a0b0;  1 drivers
v0x12d7220d0_0 .var "data_readdata", 31 0;
v0x12d722160_0 .net "data_write", 0 0, L_0x12d729b40;  1 drivers
v0x12d7221f0_0 .net "data_writedata", 31 0, v0x12d718b50_0;  1 drivers
v0x12d7222c0_0 .net "instr_address", 31 0, L_0x12d72aba0;  1 drivers
v0x12d7223d0_0 .var "instr_readdata", 31 0;
v0x12d722460_0 .net "register_v0", 31 0, L_0x12d7283f0;  1 drivers
v0x12d722530_0 .var "reset", 0 0;
S_0x12d7152f0 .scope begin, "$unm_blk_3" "$unm_blk_3" 6 36, 6 36 0, S_0x12d7049a0;
 .timescale 0 0;
v0x12d7154c0_0 .var "expected", 63 0;
v0x12d715580_0 .var "funct", 5 0;
v0x12d715630_0 .var "i", 4 0;
v0x12d7156f0_0 .var "imm", 15 0;
v0x12d7157a0_0 .var "imm_instr", 31 0;
v0x12d715890_0 .var "opcode", 5 0;
v0x12d715940_0 .var "r_instr", 31 0;
v0x12d7159f0_0 .var "rd", 4 0;
v0x12d715aa0_0 .var "rs", 4 0;
v0x12d715bb0_0 .var "rt", 4 0;
v0x12d715c60_0 .var "shamt", 4 0;
v0x12d715d10_0 .var "test", 31 0;
E_0x12d7043e0 .event posedge, v0x12d718e60_0;
S_0x12d715dc0 .scope module, "dut" "mips_cpu_harvard" 6 135, 7 1 0, S_0x12d7049a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x12d7235b0 .functor OR 1, L_0x12d723260, L_0x12d723470, C4<0>, C4<0>;
L_0x12d7236a0 .functor BUFZ 1, L_0x12d722d50, C4<0>, C4<0>, C4<0>;
L_0x12d723ad0 .functor AND 1, L_0x12d722d50, L_0x12d723c20, C4<1>, C4<1>;
L_0x12d723da0 .functor OR 1, L_0x12d723ad0, L_0x12d723b40, C4<0>, C4<0>;
L_0x12d723ed0 .functor OR 1, L_0x12d723da0, L_0x12d723950, C4<0>, C4<0>;
L_0x12d723ff0 .functor OR 1, L_0x12d723ed0, L_0x12d725290, C4<0>, C4<0>;
L_0x12d7240a0 .functor OR 1, L_0x12d723ff0, L_0x12d724d20, C4<0>, C4<0>;
L_0x12d724c30 .functor AND 1, L_0x12d724740, L_0x12d724860, C4<1>, C4<1>;
L_0x12d724d20 .functor OR 1, L_0x12d7244e0, L_0x12d724c30, C4<0>, C4<0>;
L_0x12d725290 .functor AND 1, L_0x12d724a10, L_0x12d724f40, C4<1>, C4<1>;
L_0x12d7257f0 .functor OR 1, L_0x12d725130, L_0x12d725460, C4<0>, C4<0>;
L_0x12d723870 .functor OR 1, L_0x12d725be0, L_0x12d725e90, C4<0>, C4<0>;
L_0x12d7261c0 .functor AND 1, L_0x12d7256b0, L_0x12d723870, C4<1>, C4<1>;
L_0x12d7263c0 .functor OR 1, L_0x12d726050, L_0x12d726500, C4<0>, C4<0>;
L_0x12d726850 .functor OR 1, L_0x12d7263c0, L_0x12d726730, C4<0>, C4<0>;
L_0x12d7262b0 .functor AND 1, L_0x12d722d50, L_0x12d726850, C4<1>, C4<1>;
L_0x12d7265e0 .functor AND 1, L_0x12d722d50, L_0x12d726a40, C4<1>, C4<1>;
L_0x12d726900 .functor AND 1, L_0x12d722d50, L_0x12d724b10, C4<1>, C4<1>;
L_0x12d727500 .functor AND 1, v0x12d71fc20_0, v0x12d721a60_0, C4<1>, C4<1>;
L_0x12d727570 .functor AND 1, L_0x12d727500, L_0x12d7240a0, C4<1>, C4<1>;
L_0x12d7276a0 .functor OR 1, L_0x12d724d20, L_0x12d725290, C4<0>, C4<0>;
L_0x12d728460 .functor BUFZ 32, L_0x12d728050, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12d728550 .functor BUFZ 32, L_0x12d728300, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12d7294c0 .functor AND 1, v0x12d721f20_0, L_0x12d7262b0, C4<1>, C4<1>;
L_0x12d729530 .functor AND 1, L_0x12d7294c0, v0x12d71fc20_0, C4<1>, C4<1>;
L_0x12d727d70 .functor AND 1, L_0x12d729530, L_0x12d729710, C4<1>, C4<1>;
L_0x12d7299f0 .functor AND 1, v0x12d71fc20_0, v0x12d721a60_0, C4<1>, C4<1>;
L_0x12d729b40 .functor AND 1, L_0x12d7299f0, L_0x12d724270, C4<1>, C4<1>;
L_0x12d7297b0 .functor OR 1, L_0x12d729bf0, L_0x12d729c90, C4<0>, C4<0>;
L_0x12d72a040 .functor AND 1, L_0x12d7297b0, L_0x12d7298a0, C4<1>, C4<1>;
L_0x12d72a0b0 .functor OR 1, L_0x12d723950, L_0x12d72a040, C4<0>, C4<0>;
L_0x12d72aa70 .functor BUFZ 1, v0x12d71fc20_0, C4<0>, C4<0>, C4<0>;
L_0x12d72aba0 .functor BUFZ 32, v0x12d71fcb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12d71aef0_0 .net *"_ivl_100", 31 0, L_0x12d724ea0;  1 drivers
L_0x1200404d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12d71af80_0 .net *"_ivl_103", 25 0, L_0x1200404d8;  1 drivers
L_0x120040520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12d71b010_0 .net/2u *"_ivl_104", 31 0, L_0x120040520;  1 drivers
v0x12d71b0a0_0 .net *"_ivl_106", 0 0, L_0x12d724a10;  1 drivers
v0x12d71b130_0 .net *"_ivl_109", 5 0, L_0x12d725090;  1 drivers
L_0x120040568 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x12d71b1d0_0 .net/2u *"_ivl_110", 5 0, L_0x120040568;  1 drivers
v0x12d71b280_0 .net *"_ivl_112", 0 0, L_0x12d724f40;  1 drivers
v0x12d71b320_0 .net *"_ivl_116", 31 0, L_0x12d7253c0;  1 drivers
L_0x1200405b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12d71b3d0_0 .net *"_ivl_119", 25 0, L_0x1200405b0;  1 drivers
L_0x1200400a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x12d71b4e0_0 .net/2u *"_ivl_12", 5 0, L_0x1200400a0;  1 drivers
L_0x1200405f8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x12d71b590_0 .net/2u *"_ivl_120", 31 0, L_0x1200405f8;  1 drivers
v0x12d71b640_0 .net *"_ivl_122", 0 0, L_0x12d725130;  1 drivers
v0x12d71b6e0_0 .net *"_ivl_124", 31 0, L_0x12d7255d0;  1 drivers
L_0x120040640 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12d71b790_0 .net *"_ivl_127", 25 0, L_0x120040640;  1 drivers
L_0x120040688 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x12d71b840_0 .net/2u *"_ivl_128", 31 0, L_0x120040688;  1 drivers
v0x12d71b8f0_0 .net *"_ivl_130", 0 0, L_0x12d725460;  1 drivers
v0x12d71b990_0 .net *"_ivl_134", 31 0, L_0x12d725940;  1 drivers
L_0x1200406d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12d71bb20_0 .net *"_ivl_137", 25 0, L_0x1200406d0;  1 drivers
L_0x120040718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12d71bbb0_0 .net/2u *"_ivl_138", 31 0, L_0x120040718;  1 drivers
v0x12d71bc60_0 .net *"_ivl_140", 0 0, L_0x12d7256b0;  1 drivers
v0x12d71bd00_0 .net *"_ivl_143", 5 0, L_0x12d725cf0;  1 drivers
L_0x120040760 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x12d71bdb0_0 .net/2u *"_ivl_144", 5 0, L_0x120040760;  1 drivers
v0x12d71be60_0 .net *"_ivl_146", 0 0, L_0x12d725be0;  1 drivers
v0x12d71bf00_0 .net *"_ivl_149", 5 0, L_0x12d725fb0;  1 drivers
L_0x1200407a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x12d71bfb0_0 .net/2u *"_ivl_150", 5 0, L_0x1200407a8;  1 drivers
v0x12d71c060_0 .net *"_ivl_152", 0 0, L_0x12d725e90;  1 drivers
v0x12d71c100_0 .net *"_ivl_155", 0 0, L_0x12d723870;  1 drivers
v0x12d71c1a0_0 .net *"_ivl_159", 1 0, L_0x12d726320;  1 drivers
L_0x1200400e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x12d71c250_0 .net/2u *"_ivl_16", 5 0, L_0x1200400e8;  1 drivers
L_0x1200407f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x12d71c300_0 .net/2u *"_ivl_160", 1 0, L_0x1200407f0;  1 drivers
v0x12d71c3b0_0 .net *"_ivl_162", 0 0, L_0x12d726050;  1 drivers
L_0x120040838 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x12d71c450_0 .net/2u *"_ivl_164", 5 0, L_0x120040838;  1 drivers
v0x12d71c500_0 .net *"_ivl_166", 0 0, L_0x12d726500;  1 drivers
v0x12d71ba30_0 .net *"_ivl_169", 0 0, L_0x12d7263c0;  1 drivers
L_0x120040880 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x12d71c790_0 .net/2u *"_ivl_170", 5 0, L_0x120040880;  1 drivers
v0x12d71c820_0 .net *"_ivl_172", 0 0, L_0x12d726730;  1 drivers
v0x12d71c8b0_0 .net *"_ivl_175", 0 0, L_0x12d726850;  1 drivers
L_0x1200408c8 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x12d71c940_0 .net/2u *"_ivl_178", 5 0, L_0x1200408c8;  1 drivers
v0x12d71c9e0_0 .net *"_ivl_180", 0 0, L_0x12d726a40;  1 drivers
L_0x120040910 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x12d71ca80_0 .net/2u *"_ivl_184", 5 0, L_0x120040910;  1 drivers
v0x12d71cb30_0 .net *"_ivl_186", 0 0, L_0x12d724b10;  1 drivers
L_0x120040958 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x12d71cbd0_0 .net/2u *"_ivl_194", 4 0, L_0x120040958;  1 drivers
v0x12d71cc80_0 .net *"_ivl_197", 4 0, L_0x12d727130;  1 drivers
v0x12d71cd30_0 .net *"_ivl_199", 4 0, L_0x12d726fc0;  1 drivers
v0x12d71cde0_0 .net *"_ivl_20", 31 0, L_0x12d7230c0;  1 drivers
v0x12d71ce90_0 .net *"_ivl_200", 4 0, L_0x12d727060;  1 drivers
v0x12d71cf40_0 .net *"_ivl_205", 0 0, L_0x12d727500;  1 drivers
v0x12d71cfe0_0 .net *"_ivl_209", 0 0, L_0x12d7276a0;  1 drivers
L_0x1200409a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x12d71d080_0 .net/2u *"_ivl_210", 31 0, L_0x1200409a0;  1 drivers
v0x12d71d130_0 .net *"_ivl_212", 31 0, L_0x12d726690;  1 drivers
v0x12d71d1e0_0 .net *"_ivl_214", 31 0, L_0x12d7271d0;  1 drivers
v0x12d71d290_0 .net *"_ivl_216", 31 0, L_0x12d727a40;  1 drivers
v0x12d71d340_0 .net *"_ivl_218", 31 0, L_0x12d727900;  1 drivers
v0x12d71d3f0_0 .net *"_ivl_227", 0 0, L_0x12d7294c0;  1 drivers
v0x12d71d490_0 .net *"_ivl_229", 0 0, L_0x12d729530;  1 drivers
L_0x120040130 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12d71d530_0 .net *"_ivl_23", 25 0, L_0x120040130;  1 drivers
v0x12d71d5e0_0 .net *"_ivl_230", 31 0, L_0x12d729670;  1 drivers
L_0x120040ac0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12d71d690_0 .net *"_ivl_233", 30 0, L_0x120040ac0;  1 drivers
L_0x120040b08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x12d71d740_0 .net/2u *"_ivl_234", 31 0, L_0x120040b08;  1 drivers
v0x12d71d7f0_0 .net *"_ivl_236", 0 0, L_0x12d729710;  1 drivers
L_0x120040178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x12d71d890_0 .net/2u *"_ivl_24", 31 0, L_0x120040178;  1 drivers
v0x12d71d940_0 .net *"_ivl_241", 0 0, L_0x12d7299f0;  1 drivers
L_0x120040b50 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x12d71d9e0_0 .net/2u *"_ivl_244", 5 0, L_0x120040b50;  1 drivers
L_0x120040b98 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x12d71da90_0 .net/2u *"_ivl_248", 5 0, L_0x120040b98;  1 drivers
v0x12d71db40_0 .net *"_ivl_255", 0 0, L_0x12d7298a0;  1 drivers
v0x12d71c5a0_0 .net *"_ivl_257", 0 0, L_0x12d72a040;  1 drivers
v0x12d71c640_0 .net *"_ivl_26", 0 0, L_0x12d723260;  1 drivers
v0x12d71c6e0_0 .net *"_ivl_261", 15 0, L_0x12d72a4e0;  1 drivers
v0x12d71dbd0_0 .net *"_ivl_262", 17 0, L_0x12d729d70;  1 drivers
L_0x120040c28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12d71dc80_0 .net *"_ivl_265", 1 0, L_0x120040c28;  1 drivers
v0x12d71dd30_0 .net *"_ivl_268", 15 0, L_0x12d72a790;  1 drivers
L_0x120040c70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12d71dde0_0 .net *"_ivl_270", 1 0, L_0x120040c70;  1 drivers
v0x12d71de90_0 .net *"_ivl_273", 0 0, L_0x12d72a6c0;  1 drivers
L_0x120040cb8 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x12d71df40_0 .net/2u *"_ivl_274", 13 0, L_0x120040cb8;  1 drivers
L_0x120040d00 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x12d71dff0_0 .net/2u *"_ivl_276", 13 0, L_0x120040d00;  1 drivers
v0x12d71e0a0_0 .net *"_ivl_278", 13 0, L_0x12d72a830;  1 drivers
v0x12d71e150_0 .net *"_ivl_28", 31 0, L_0x12d723380;  1 drivers
L_0x1200401c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12d71e200_0 .net *"_ivl_31", 25 0, L_0x1200401c0;  1 drivers
L_0x120040208 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x12d71e2b0_0 .net/2u *"_ivl_32", 31 0, L_0x120040208;  1 drivers
v0x12d71e360_0 .net *"_ivl_34", 0 0, L_0x12d723470;  1 drivers
v0x12d71e400_0 .net *"_ivl_4", 31 0, L_0x12d722c20;  1 drivers
v0x12d71e4b0_0 .net *"_ivl_41", 2 0, L_0x12d723750;  1 drivers
L_0x120040250 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x12d71e560_0 .net/2u *"_ivl_42", 2 0, L_0x120040250;  1 drivers
v0x12d71e610_0 .net *"_ivl_47", 2 0, L_0x12d723a30;  1 drivers
L_0x120040298 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x12d71e6c0_0 .net/2u *"_ivl_48", 2 0, L_0x120040298;  1 drivers
v0x12d71e770_0 .net *"_ivl_53", 0 0, L_0x12d723c20;  1 drivers
v0x12d71e810_0 .net *"_ivl_55", 0 0, L_0x12d723ad0;  1 drivers
v0x12d71e8b0_0 .net *"_ivl_57", 0 0, L_0x12d723da0;  1 drivers
v0x12d71e950_0 .net *"_ivl_59", 0 0, L_0x12d723ed0;  1 drivers
v0x12d71e9f0_0 .net *"_ivl_61", 0 0, L_0x12d723ff0;  1 drivers
v0x12d71ea90_0 .net *"_ivl_65", 2 0, L_0x12d7241b0;  1 drivers
L_0x1200402e0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x12d71eb40_0 .net/2u *"_ivl_66", 2 0, L_0x1200402e0;  1 drivers
L_0x120040010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12d71ebf0_0 .net *"_ivl_7", 25 0, L_0x120040010;  1 drivers
v0x12d71eca0_0 .net *"_ivl_70", 31 0, L_0x12d724440;  1 drivers
L_0x120040328 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12d71ed50_0 .net *"_ivl_73", 25 0, L_0x120040328;  1 drivers
L_0x120040370 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x12d71ee00_0 .net/2u *"_ivl_74", 31 0, L_0x120040370;  1 drivers
v0x12d71eeb0_0 .net *"_ivl_76", 0 0, L_0x12d7244e0;  1 drivers
v0x12d71ef50_0 .net *"_ivl_78", 31 0, L_0x12d7246a0;  1 drivers
L_0x120040058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12d71f000_0 .net/2u *"_ivl_8", 31 0, L_0x120040058;  1 drivers
L_0x1200403b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12d71f0b0_0 .net *"_ivl_81", 25 0, L_0x1200403b8;  1 drivers
L_0x120040400 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x12d71f160_0 .net/2u *"_ivl_82", 31 0, L_0x120040400;  1 drivers
v0x12d71f210_0 .net *"_ivl_84", 0 0, L_0x12d724740;  1 drivers
v0x12d71f2b0_0 .net *"_ivl_87", 0 0, L_0x12d724600;  1 drivers
v0x12d71f360_0 .net *"_ivl_88", 31 0, L_0x12d724910;  1 drivers
L_0x120040448 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12d71f410_0 .net *"_ivl_91", 30 0, L_0x120040448;  1 drivers
L_0x120040490 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x12d71f4c0_0 .net/2u *"_ivl_92", 31 0, L_0x120040490;  1 drivers
v0x12d71f570_0 .net *"_ivl_94", 0 0, L_0x12d724860;  1 drivers
v0x12d71f610_0 .net *"_ivl_97", 0 0, L_0x12d724c30;  1 drivers
v0x12d71f6b0_0 .net "active", 0 0, L_0x12d72aa70;  alias, 1 drivers
v0x12d71f750_0 .net "alu_op1", 31 0, L_0x12d728460;  1 drivers
v0x12d71f7f0_0 .net "alu_op2", 31 0, L_0x12d728550;  1 drivers
v0x12d71f890_0 .net "alui_instr", 0 0, L_0x12d723b40;  1 drivers
v0x12d71f930_0 .net "b_flag", 0 0, v0x12d716a10_0;  1 drivers
v0x12d71f9e0_0 .net "b_imm", 17 0, L_0x12d72a5a0;  1 drivers
v0x12d71fa70_0 .net "b_offset", 31 0, L_0x12d72a990;  1 drivers
v0x12d71fb00_0 .net "clk", 0 0, v0x12d721e10_0;  1 drivers
v0x12d71fb90_0 .net "clk_enable", 0 0, v0x12d721f20_0;  1 drivers
v0x12d71fc20_0 .var "cpu_active", 0 0;
v0x12d71fcb0_0 .var "curr_addr", 31 0;
v0x12d71fd40_0 .var "data_address", 31 0;
v0x12d71fde0_0 .net "data_read", 0 0, L_0x12d72a0b0;  alias, 1 drivers
v0x12d71fe80_0 .net "data_readdata", 31 0, v0x12d7220d0_0;  1 drivers
v0x12d71ff60_0 .net "data_write", 0 0, L_0x12d729b40;  alias, 1 drivers
v0x12d720000_0 .net "data_writedata", 31 0, v0x12d718b50_0;  alias, 1 drivers
v0x12d7200a0_0 .var "delay_slot", 31 0;
v0x12d720140_0 .net "effective_addr", 31 0, v0x12d716dd0_0;  1 drivers
v0x12d7201e0_0 .net "funct_code", 5 0, L_0x12d722b80;  1 drivers
v0x12d720290_0 .net "hi_out", 31 0, v0x12d718f10_0;  1 drivers
v0x12d720350_0 .net "hl_reg_enable", 0 0, L_0x12d727d70;  1 drivers
v0x12d720420_0 .net "instr_address", 31 0, L_0x12d72aba0;  alias, 1 drivers
v0x12d7204c0_0 .net "instr_opcode", 5 0, L_0x12d722a20;  1 drivers
v0x12d720560_0 .net "instr_readdata", 31 0, v0x12d7223d0_0;  1 drivers
v0x12d720630_0 .net "j_imm", 0 0, L_0x12d7257f0;  1 drivers
v0x12d7206d0_0 .net "j_reg", 0 0, L_0x12d7261c0;  1 drivers
v0x12d720770_0 .net "link_const", 0 0, L_0x12d724d20;  1 drivers
v0x12d720810_0 .net "link_reg", 0 0, L_0x12d725290;  1 drivers
v0x12d7208b0_0 .net "lo_out", 31 0, v0x12d719640_0;  1 drivers
v0x12d720950_0 .net "load_data", 31 0, v0x12d717ec0_0;  1 drivers
v0x12d720a00_0 .net "load_instr", 0 0, L_0x12d723950;  1 drivers
v0x12d720a90_0 .net "lw", 0 0, L_0x12d722e70;  1 drivers
v0x12d720b30_0 .net "mfhi", 0 0, L_0x12d7265e0;  1 drivers
v0x12d720bd0_0 .net "mflo", 0 0, L_0x12d726900;  1 drivers
v0x12d720c70_0 .net "movefrom", 0 0, L_0x12d7235b0;  1 drivers
v0x12d720d10_0 .net "muldiv", 0 0, L_0x12d7262b0;  1 drivers
v0x12d720db0_0 .var "next_delay_slot", 31 0;
v0x12d720e60_0 .net "partial_store", 0 0, L_0x12d7297b0;  1 drivers
v0x12d720f00_0 .net "r_format", 0 0, L_0x12d722d50;  1 drivers
v0x12d720fa0_0 .net "reg_a_read_data", 31 0, L_0x12d728050;  1 drivers
v0x12d721060_0 .net "reg_a_read_index", 4 0, L_0x12d726ee0;  1 drivers
v0x12d721110_0 .net "reg_b_read_data", 31 0, L_0x12d728300;  1 drivers
v0x12d7211a0_0 .net "reg_b_read_index", 4 0, L_0x12d726b20;  1 drivers
v0x12d721260_0 .net "reg_dst", 0 0, L_0x12d7236a0;  1 drivers
v0x12d7212f0_0 .net "reg_write", 0 0, L_0x12d7240a0;  1 drivers
v0x12d721390_0 .net "reg_write_data", 31 0, L_0x12d727cd0;  1 drivers
v0x12d721450_0 .net "reg_write_enable", 0 0, L_0x12d727570;  1 drivers
v0x12d721500_0 .net "reg_write_index", 4 0, L_0x12d7273a0;  1 drivers
v0x12d7215b0_0 .net "register_v0", 31 0, L_0x12d7283f0;  alias, 1 drivers
v0x12d721660_0 .net "reset", 0 0, v0x12d722530_0;  1 drivers
v0x12d7216f0_0 .net "result", 31 0, v0x12d717220_0;  1 drivers
v0x12d7217a0_0 .net "result_hi", 31 0, v0x12d716bc0_0;  1 drivers
v0x12d721870_0 .net "result_lo", 31 0, v0x12d716d20_0;  1 drivers
v0x12d721940_0 .net "sb", 0 0, L_0x12d729bf0;  1 drivers
v0x12d7219d0_0 .net "sh", 0 0, L_0x12d729c90;  1 drivers
v0x12d721a60_0 .var "state", 0 0;
v0x12d721b00_0 .net "store_instr", 0 0, L_0x12d724270;  1 drivers
v0x12d721ba0_0 .net "sw", 0 0, L_0x12d722fe0;  1 drivers
E_0x12d715830/0 .event edge, v0x12d716a10_0, v0x12d7200a0_0, v0x12d71fa70_0, v0x12d720630_0;
E_0x12d715830/1 .event edge, v0x12d716c70_0, v0x12d7206d0_0, v0x12d71a300_0;
E_0x12d715830 .event/or E_0x12d715830/0, E_0x12d715830/1;
E_0x12d716150 .event edge, v0x12d718830_0, v0x12d716dd0_0;
L_0x12d722a20 .part v0x12d7223d0_0, 26, 6;
L_0x12d722b80 .part v0x12d7223d0_0, 0, 6;
L_0x12d722c20 .concat [ 6 26 0 0], L_0x12d722a20, L_0x120040010;
L_0x12d722d50 .cmp/eq 32, L_0x12d722c20, L_0x120040058;
L_0x12d722e70 .cmp/eq 6, L_0x12d722a20, L_0x1200400a0;
L_0x12d722fe0 .cmp/eq 6, L_0x12d722a20, L_0x1200400e8;
L_0x12d7230c0 .concat [ 6 26 0 0], L_0x12d722a20, L_0x120040130;
L_0x12d723260 .cmp/eq 32, L_0x12d7230c0, L_0x120040178;
L_0x12d723380 .concat [ 6 26 0 0], L_0x12d722a20, L_0x1200401c0;
L_0x12d723470 .cmp/eq 32, L_0x12d723380, L_0x120040208;
L_0x12d723750 .part L_0x12d722a20, 3, 3;
L_0x12d723950 .cmp/eq 3, L_0x12d723750, L_0x120040250;
L_0x12d723a30 .part L_0x12d722a20, 3, 3;
L_0x12d723b40 .cmp/eq 3, L_0x12d723a30, L_0x120040298;
L_0x12d723c20 .reduce/nor L_0x12d7262b0;
L_0x12d7241b0 .part L_0x12d722a20, 3, 3;
L_0x12d724270 .cmp/eq 3, L_0x12d7241b0, L_0x1200402e0;
L_0x12d724440 .concat [ 6 26 0 0], L_0x12d722a20, L_0x120040328;
L_0x12d7244e0 .cmp/eq 32, L_0x12d724440, L_0x120040370;
L_0x12d7246a0 .concat [ 6 26 0 0], L_0x12d722a20, L_0x1200403b8;
L_0x12d724740 .cmp/eq 32, L_0x12d7246a0, L_0x120040400;
L_0x12d724600 .part v0x12d7223d0_0, 20, 1;
L_0x12d724910 .concat [ 1 31 0 0], L_0x12d724600, L_0x120040448;
L_0x12d724860 .cmp/eq 32, L_0x12d724910, L_0x120040490;
L_0x12d724ea0 .concat [ 6 26 0 0], L_0x12d722a20, L_0x1200404d8;
L_0x12d724a10 .cmp/eq 32, L_0x12d724ea0, L_0x120040520;
L_0x12d725090 .part v0x12d7223d0_0, 0, 6;
L_0x12d724f40 .cmp/eq 6, L_0x12d725090, L_0x120040568;
L_0x12d7253c0 .concat [ 6 26 0 0], L_0x12d722a20, L_0x1200405b0;
L_0x12d725130 .cmp/eq 32, L_0x12d7253c0, L_0x1200405f8;
L_0x12d7255d0 .concat [ 6 26 0 0], L_0x12d722a20, L_0x120040640;
L_0x12d725460 .cmp/eq 32, L_0x12d7255d0, L_0x120040688;
L_0x12d725940 .concat [ 6 26 0 0], L_0x12d722a20, L_0x1200406d0;
L_0x12d7256b0 .cmp/eq 32, L_0x12d725940, L_0x120040718;
L_0x12d725cf0 .part v0x12d7223d0_0, 0, 6;
L_0x12d725be0 .cmp/eq 6, L_0x12d725cf0, L_0x120040760;
L_0x12d725fb0 .part v0x12d7223d0_0, 0, 6;
L_0x12d725e90 .cmp/eq 6, L_0x12d725fb0, L_0x1200407a8;
L_0x12d726320 .part L_0x12d722b80, 3, 2;
L_0x12d726050 .cmp/eq 2, L_0x12d726320, L_0x1200407f0;
L_0x12d726500 .cmp/eq 6, L_0x12d722b80, L_0x120040838;
L_0x12d726730 .cmp/eq 6, L_0x12d722b80, L_0x120040880;
L_0x12d726a40 .cmp/eq 6, L_0x12d722b80, L_0x1200408c8;
L_0x12d724b10 .cmp/eq 6, L_0x12d722b80, L_0x120040910;
L_0x12d726ee0 .part v0x12d7223d0_0, 21, 5;
L_0x12d726b20 .part v0x12d7223d0_0, 16, 5;
L_0x12d727130 .part v0x12d7223d0_0, 11, 5;
L_0x12d726fc0 .part v0x12d7223d0_0, 16, 5;
L_0x12d727060 .functor MUXZ 5, L_0x12d726fc0, L_0x12d727130, L_0x12d7236a0, C4<>;
L_0x12d7273a0 .functor MUXZ 5, L_0x12d727060, L_0x120040958, L_0x12d724d20, C4<>;
L_0x12d726690 .arith/sum 32, v0x12d7200a0_0, L_0x1200409a0;
L_0x12d7271d0 .functor MUXZ 32, v0x12d717220_0, v0x12d717ec0_0, L_0x12d723950, C4<>;
L_0x12d727a40 .functor MUXZ 32, L_0x12d7271d0, v0x12d719640_0, L_0x12d726900, C4<>;
L_0x12d727900 .functor MUXZ 32, L_0x12d727a40, v0x12d718f10_0, L_0x12d7265e0, C4<>;
L_0x12d727cd0 .functor MUXZ 32, L_0x12d727900, L_0x12d726690, L_0x12d7276a0, C4<>;
L_0x12d729670 .concat [ 1 31 0 0], v0x12d721a60_0, L_0x120040ac0;
L_0x12d729710 .cmp/eq 32, L_0x12d729670, L_0x120040b08;
L_0x12d729bf0 .cmp/eq 6, L_0x12d722a20, L_0x120040b50;
L_0x12d729c90 .cmp/eq 6, L_0x12d722a20, L_0x120040b98;
L_0x12d7298a0 .reduce/nor v0x12d721a60_0;
L_0x12d72a4e0 .part v0x12d7223d0_0, 0, 16;
L_0x12d729d70 .concat [ 16 2 0 0], L_0x12d72a4e0, L_0x120040c28;
L_0x12d72a790 .part L_0x12d729d70, 0, 16;
L_0x12d72a5a0 .concat [ 2 16 0 0], L_0x120040c70, L_0x12d72a790;
L_0x12d72a6c0 .part L_0x12d72a5a0, 17, 1;
L_0x12d72a830 .functor MUXZ 14, L_0x120040d00, L_0x120040cb8, L_0x12d72a6c0, C4<>;
L_0x12d72a990 .concat [ 18 14 0 0], L_0x12d72a5a0, L_0x12d72a830;
S_0x12d716180 .scope module, "cpu_alu" "alu" 7 134, 8 1 0, S_0x12d715dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x12d7164e0_0 .net *"_ivl_10", 15 0, L_0x12d728e50;  1 drivers
L_0x120040a78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12d7165a0_0 .net/2u *"_ivl_14", 15 0, L_0x120040a78;  1 drivers
v0x12d716650_0 .net *"_ivl_17", 15 0, L_0x12d728f90;  1 drivers
v0x12d716710_0 .net *"_ivl_5", 0 0, L_0x12d7287a0;  1 drivers
v0x12d7167c0_0 .net *"_ivl_6", 15 0, L_0x12d725d90;  1 drivers
v0x12d7168b0_0 .net *"_ivl_9", 15 0, L_0x12d728b50;  1 drivers
v0x12d716960_0 .net "addr_rt", 4 0, L_0x12d729200;  1 drivers
v0x12d716a10_0 .var "b_flag", 0 0;
v0x12d716ab0_0 .net "funct", 5 0, L_0x12d727790;  1 drivers
v0x12d716bc0_0 .var "hi", 31 0;
v0x12d716c70_0 .net "instructionword", 31 0, v0x12d7223d0_0;  alias, 1 drivers
v0x12d716d20_0 .var "lo", 31 0;
v0x12d716dd0_0 .var "memaddroffset", 31 0;
v0x12d716e80_0 .var "multresult", 63 0;
v0x12d716f30_0 .net "op1", 31 0, L_0x12d728460;  alias, 1 drivers
v0x12d716fe0_0 .net "op2", 31 0, L_0x12d728550;  alias, 1 drivers
v0x12d717090_0 .net "opcode", 5 0, L_0x12d728700;  1 drivers
v0x12d717220_0 .var "result", 31 0;
v0x12d7172b0_0 .net "shamt", 4 0, L_0x12d729160;  1 drivers
v0x12d717360_0 .net/s "sign_op1", 31 0, L_0x12d728460;  alias, 1 drivers
v0x12d717420_0 .net/s "sign_op2", 31 0, L_0x12d728550;  alias, 1 drivers
v0x12d7174b0_0 .net "simmediatedata", 31 0, L_0x12d728ef0;  1 drivers
v0x12d717540_0 .net "simmediatedatas", 31 0, L_0x12d728ef0;  alias, 1 drivers
v0x12d7175d0_0 .net "uimmediatedata", 31 0, L_0x12d729030;  1 drivers
v0x12d717660_0 .net "unsign_op1", 31 0, L_0x12d728460;  alias, 1 drivers
v0x12d717730_0 .net "unsign_op2", 31 0, L_0x12d728550;  alias, 1 drivers
v0x12d717810_0 .var "unsigned_result", 31 0;
E_0x12d716450/0 .event edge, v0x12d717090_0, v0x12d716ab0_0, v0x12d716fe0_0, v0x12d7172b0_0;
E_0x12d716450/1 .event edge, v0x12d716f30_0, v0x12d716e80_0, v0x12d716960_0, v0x12d7174b0_0;
E_0x12d716450/2 .event edge, v0x12d7175d0_0, v0x12d717810_0;
E_0x12d716450 .event/or E_0x12d716450/0, E_0x12d716450/1, E_0x12d716450/2;
L_0x12d728700 .part v0x12d7223d0_0, 26, 6;
L_0x12d727790 .part v0x12d7223d0_0, 0, 6;
L_0x12d7287a0 .part v0x12d7223d0_0, 15, 1;
LS_0x12d725d90_0_0 .concat [ 1 1 1 1], L_0x12d7287a0, L_0x12d7287a0, L_0x12d7287a0, L_0x12d7287a0;
LS_0x12d725d90_0_4 .concat [ 1 1 1 1], L_0x12d7287a0, L_0x12d7287a0, L_0x12d7287a0, L_0x12d7287a0;
LS_0x12d725d90_0_8 .concat [ 1 1 1 1], L_0x12d7287a0, L_0x12d7287a0, L_0x12d7287a0, L_0x12d7287a0;
LS_0x12d725d90_0_12 .concat [ 1 1 1 1], L_0x12d7287a0, L_0x12d7287a0, L_0x12d7287a0, L_0x12d7287a0;
L_0x12d725d90 .concat [ 4 4 4 4], LS_0x12d725d90_0_0, LS_0x12d725d90_0_4, LS_0x12d725d90_0_8, LS_0x12d725d90_0_12;
L_0x12d728b50 .part v0x12d7223d0_0, 0, 16;
L_0x12d728e50 .concat [ 16 0 0 0], L_0x12d728b50;
L_0x12d728ef0 .concat [ 16 16 0 0], L_0x12d728e50, L_0x12d725d90;
L_0x12d728f90 .part v0x12d7223d0_0, 0, 16;
L_0x12d729030 .concat [ 16 16 0 0], L_0x12d728f90, L_0x120040a78;
L_0x12d729160 .part v0x12d7223d0_0, 6, 5;
L_0x12d729200 .part v0x12d7223d0_0, 16, 5;
S_0x12d717960 .scope module, "cpu_load_block" "load_block" 7 147, 9 1 0, S_0x12d715dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "instr_word";
    .port_info 2 /INPUT 32 "datafromMem";
    .port_info 3 /INPUT 32 "regword";
    .port_info 4 /OUTPUT 32 "out_transformed";
v0x12d717c00_0 .net "address", 31 0, v0x12d716dd0_0;  alias, 1 drivers
v0x12d717cb0_0 .net "datafromMem", 31 0, v0x12d7220d0_0;  alias, 1 drivers
v0x12d717d50_0 .net "instr_word", 31 0, v0x12d7223d0_0;  alias, 1 drivers
v0x12d717e20_0 .net "opcode", 5 0, L_0x12d729300;  1 drivers
v0x12d717ec0_0 .var "out_transformed", 31 0;
v0x12d717fb0_0 .net "regword", 31 0, L_0x12d728300;  alias, 1 drivers
v0x12d718060_0 .net "whichbyte", 1 0, L_0x12d7293a0;  1 drivers
E_0x12d717ba0/0 .event edge, v0x12d717e20_0, v0x12d717cb0_0, v0x12d718060_0, v0x12d716c70_0;
E_0x12d717ba0/1 .event edge, v0x12d717fb0_0;
E_0x12d717ba0 .event/or E_0x12d717ba0/0, E_0x12d717ba0/1;
L_0x12d729300 .part v0x12d7223d0_0, 26, 6;
L_0x12d7293a0 .part v0x12d716dd0_0, 0, 2;
S_0x12d718190 .scope module, "dut" "store_block" 7 204, 10 1 0, S_0x12d715dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 32 "regword";
    .port_info 2 /INPUT 32 "dataword";
    .port_info 3 /INPUT 32 "eff_addr";
    .port_info 4 /OUTPUT 32 "storedata";
v0x12d718430_0 .net *"_ivl_1", 1 0, L_0x12d72a2a0;  1 drivers
L_0x120040be0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12d7184f0_0 .net *"_ivl_5", 0 0, L_0x120040be0;  1 drivers
v0x12d7185a0_0 .net "bytenum", 2 0, L_0x12d729f50;  1 drivers
v0x12d718660_0 .net "dataword", 31 0, v0x12d7220d0_0;  alias, 1 drivers
v0x12d718720_0 .net "eff_addr", 31 0, v0x12d716dd0_0;  alias, 1 drivers
v0x12d718830_0 .net "opcode", 5 0, L_0x12d722a20;  alias, 1 drivers
v0x12d7188c0_0 .net "regbyte", 7 0, L_0x12d72a380;  1 drivers
v0x12d718970_0 .net "reghalfword", 15 0, L_0x12d72a420;  1 drivers
v0x12d718a20_0 .net "regword", 31 0, L_0x12d728300;  alias, 1 drivers
v0x12d718b50_0 .var "storedata", 31 0;
E_0x12d7183d0/0 .event edge, v0x12d718830_0, v0x12d717fb0_0, v0x12d7185a0_0, v0x12d7188c0_0;
E_0x12d7183d0/1 .event edge, v0x12d717cb0_0, v0x12d718970_0;
E_0x12d7183d0 .event/or E_0x12d7183d0/0, E_0x12d7183d0/1;
L_0x12d72a2a0 .part v0x12d716dd0_0, 0, 2;
L_0x12d729f50 .concat [ 2 1 0 0], L_0x12d72a2a0, L_0x120040be0;
L_0x12d72a380 .part L_0x12d728300, 0, 8;
L_0x12d72a420 .part L_0x12d728300, 0, 16;
S_0x12d718c20 .scope module, "hi" "hl_reg" 7 171, 11 1 0, S_0x12d715dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x12d718e60_0 .net "clk", 0 0, v0x12d721e10_0;  alias, 1 drivers
v0x12d718f10_0 .var "data", 31 0;
v0x12d718fc0_0 .net "data_in", 31 0, v0x12d716bc0_0;  alias, 1 drivers
v0x12d719090_0 .net "data_out", 31 0, v0x12d718f10_0;  alias, 1 drivers
v0x12d719130_0 .net "enable", 0 0, L_0x12d727d70;  alias, 1 drivers
v0x12d719210_0 .net "reset", 0 0, v0x12d722530_0;  alias, 1 drivers
S_0x12d719330 .scope module, "lo" "hl_reg" 7 163, 11 1 0, S_0x12d715dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x12d7195b0_0 .net "clk", 0 0, v0x12d721e10_0;  alias, 1 drivers
v0x12d719640_0 .var "data", 31 0;
v0x12d7196d0_0 .net "data_in", 31 0, v0x12d716d20_0;  alias, 1 drivers
v0x12d7197a0_0 .net "data_out", 31 0, v0x12d719640_0;  alias, 1 drivers
v0x12d719840_0 .net "enable", 0 0, L_0x12d727d70;  alias, 1 drivers
v0x12d719910_0 .net "reset", 0 0, v0x12d722530_0;  alias, 1 drivers
S_0x12d719a20 .scope module, "register" "regfile" 7 105, 12 1 0, S_0x12d715dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x12d728050 .functor BUFZ 32, L_0x12d727be0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12d728300 .functor BUFZ 32, L_0x12d728140, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12d71a6b0_2 .array/port v0x12d71a6b0, 2;
L_0x12d7283f0 .functor BUFZ 32, v0x12d71a6b0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12d719d50_0 .net *"_ivl_0", 31 0, L_0x12d727be0;  1 drivers
v0x12d719e10_0 .net *"_ivl_10", 6 0, L_0x12d7281e0;  1 drivers
L_0x120040a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12d719eb0_0 .net *"_ivl_13", 1 0, L_0x120040a30;  1 drivers
v0x12d719f50_0 .net *"_ivl_2", 6 0, L_0x12d727f30;  1 drivers
L_0x1200409e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12d71a000_0 .net *"_ivl_5", 1 0, L_0x1200409e8;  1 drivers
v0x12d71a0f0_0 .net *"_ivl_8", 31 0, L_0x12d728140;  1 drivers
v0x12d71a1a0_0 .net "r_clk", 0 0, v0x12d721e10_0;  alias, 1 drivers
v0x12d71a270_0 .net "r_clk_enable", 0 0, v0x12d721f20_0;  alias, 1 drivers
v0x12d71a300_0 .net "read_data1", 31 0, L_0x12d728050;  alias, 1 drivers
v0x12d71a410_0 .net "read_data2", 31 0, L_0x12d728300;  alias, 1 drivers
v0x12d71a4a0_0 .net "read_reg1", 4 0, L_0x12d726ee0;  alias, 1 drivers
v0x12d71a550_0 .net "read_reg2", 4 0, L_0x12d726b20;  alias, 1 drivers
v0x12d71a600_0 .net "register_v0", 31 0, L_0x12d7283f0;  alias, 1 drivers
v0x12d71a6b0 .array "registers", 0 31, 31 0;
v0x12d71aa50_0 .net "reset", 0 0, v0x12d722530_0;  alias, 1 drivers
v0x12d71ab20_0 .net "write_control", 0 0, L_0x12d727570;  alias, 1 drivers
v0x12d71abb0_0 .net "write_data", 31 0, L_0x12d727cd0;  alias, 1 drivers
v0x12d71ad40_0 .net "write_reg", 4 0, L_0x12d7273a0;  alias, 1 drivers
L_0x12d727be0 .array/port v0x12d71a6b0, L_0x12d727f30;
L_0x12d727f30 .concat [ 5 2 0 0], L_0x12d726ee0, L_0x1200409e8;
L_0x12d728140 .array/port v0x12d71a6b0, L_0x12d7281e0;
L_0x12d7281e0 .concat [ 5 2 0 0], L_0x12d726b20, L_0x120040a30;
S_0x12d704b10 .scope module, "pc" "pc" 13 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
o0x12000b970 .functor BUFZ 1, C4<z>; HiZ drive
v0x12d722640_0 .net "clk", 0 0, o0x12000b970;  0 drivers
v0x12d7226f0_0 .var "curr_addr", 31 0;
o0x12000b9d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x12d722790_0 .net "enable", 0 0, o0x12000b9d0;  0 drivers
o0x12000ba00 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12d722820_0 .net "next_addr", 31 0, o0x12000ba00;  0 drivers
o0x12000ba30 .functor BUFZ 1, C4<z>; HiZ drive
v0x12d7228c0_0 .net "reset", 0 0, o0x12000ba30;  0 drivers
E_0x12d715fa0 .event posedge, v0x12d722640_0;
    .scope S_0x12d719a20;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12d71a6b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12d71a6b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12d71a6b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12d71a6b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12d71a6b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12d71a6b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12d71a6b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12d71a6b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12d71a6b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12d71a6b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12d71a6b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12d71a6b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12d71a6b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12d71a6b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12d71a6b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12d71a6b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12d71a6b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12d71a6b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12d71a6b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12d71a6b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12d71a6b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12d71a6b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12d71a6b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12d71a6b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12d71a6b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12d71a6b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12d71a6b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12d71a6b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12d71a6b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12d71a6b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12d71a6b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12d71a6b0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x12d719a20;
T_1 ;
    %wait E_0x12d7043e0;
    %load/vec4 v0x12d71aa50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12d71a6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12d71a6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12d71a6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12d71a6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12d71a6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12d71a6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12d71a6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12d71a6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12d71a6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12d71a6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12d71a6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12d71a6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12d71a6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12d71a6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12d71a6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12d71a6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12d71a6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12d71a6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12d71a6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12d71a6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12d71a6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12d71a6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12d71a6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12d71a6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12d71a6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12d71a6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12d71a6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12d71a6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12d71a6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12d71a6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12d71a6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12d71a6b0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x12d71a270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x12d71ab20_0;
    %load/vec4 v0x12d71ad40_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x12d71abb0_0;
    %load/vec4 v0x12d71ad40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12d71a6b0, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x12d716180;
T_2 ;
    %wait E_0x12d716450;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12d716a10_0, 0, 1;
    %load/vec4 v0x12d717090_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.22, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %jmp T_2.24;
T_2.0 ;
    %load/vec4 v0x12d716ab0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.44, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.45, 6;
    %jmp T_2.46;
T_2.25 ;
    %load/vec4 v0x12d717420_0;
    %ix/getv 4, v0x12d7172b0_0;
    %shiftl 4;
    %store/vec4 v0x12d717810_0, 0, 32;
    %jmp T_2.46;
T_2.26 ;
    %load/vec4 v0x12d717420_0;
    %ix/getv 4, v0x12d7172b0_0;
    %shiftr 4;
    %store/vec4 v0x12d717810_0, 0, 32;
    %jmp T_2.46;
T_2.27 ;
    %load/vec4 v0x12d717420_0;
    %ix/getv 4, v0x12d7172b0_0;
    %shiftr/s 4;
    %store/vec4 v0x12d717810_0, 0, 32;
    %jmp T_2.46;
T_2.28 ;
    %load/vec4 v0x12d717420_0;
    %load/vec4 v0x12d717660_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x12d717810_0, 0, 32;
    %jmp T_2.46;
T_2.29 ;
    %load/vec4 v0x12d717420_0;
    %load/vec4 v0x12d717660_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x12d717810_0, 0, 32;
    %jmp T_2.46;
T_2.30 ;
    %load/vec4 v0x12d717420_0;
    %load/vec4 v0x12d717660_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x12d717810_0, 0, 32;
    %jmp T_2.46;
T_2.31 ;
    %load/vec4 v0x12d717360_0;
    %pad/s 64;
    %load/vec4 v0x12d717420_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x12d716e80_0, 0, 64;
    %load/vec4 v0x12d716e80_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x12d716bc0_0, 0, 32;
    %load/vec4 v0x12d716e80_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x12d716d20_0, 0, 32;
    %jmp T_2.46;
T_2.32 ;
    %load/vec4 v0x12d717660_0;
    %pad/u 64;
    %load/vec4 v0x12d717730_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x12d716e80_0, 0, 64;
    %load/vec4 v0x12d716e80_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x12d716bc0_0, 0, 32;
    %load/vec4 v0x12d716e80_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x12d716d20_0, 0, 32;
    %jmp T_2.46;
T_2.33 ;
    %load/vec4 v0x12d717360_0;
    %load/vec4 v0x12d717420_0;
    %mod/s;
    %store/vec4 v0x12d716bc0_0, 0, 32;
    %load/vec4 v0x12d717360_0;
    %load/vec4 v0x12d717420_0;
    %div/s;
    %store/vec4 v0x12d716d20_0, 0, 32;
    %jmp T_2.46;
T_2.34 ;
    %load/vec4 v0x12d717660_0;
    %load/vec4 v0x12d717730_0;
    %mod;
    %store/vec4 v0x12d716bc0_0, 0, 32;
    %load/vec4 v0x12d717660_0;
    %load/vec4 v0x12d717730_0;
    %div;
    %store/vec4 v0x12d716d20_0, 0, 32;
    %jmp T_2.46;
T_2.35 ;
    %load/vec4 v0x12d716f30_0;
    %store/vec4 v0x12d716bc0_0, 0, 32;
    %jmp T_2.46;
T_2.36 ;
    %load/vec4 v0x12d716f30_0;
    %store/vec4 v0x12d716d20_0, 0, 32;
    %jmp T_2.46;
T_2.37 ;
    %load/vec4 v0x12d717360_0;
    %load/vec4 v0x12d717420_0;
    %add;
    %store/vec4 v0x12d717810_0, 0, 32;
    %jmp T_2.46;
T_2.38 ;
    %load/vec4 v0x12d717660_0;
    %load/vec4 v0x12d717730_0;
    %add;
    %store/vec4 v0x12d717810_0, 0, 32;
    %jmp T_2.46;
T_2.39 ;
    %load/vec4 v0x12d717660_0;
    %load/vec4 v0x12d717730_0;
    %sub;
    %store/vec4 v0x12d717810_0, 0, 32;
    %jmp T_2.46;
T_2.40 ;
    %load/vec4 v0x12d717660_0;
    %load/vec4 v0x12d717730_0;
    %and;
    %store/vec4 v0x12d717810_0, 0, 32;
    %jmp T_2.46;
T_2.41 ;
    %load/vec4 v0x12d717660_0;
    %load/vec4 v0x12d717730_0;
    %or;
    %store/vec4 v0x12d717810_0, 0, 32;
    %jmp T_2.46;
T_2.42 ;
    %load/vec4 v0x12d717660_0;
    %load/vec4 v0x12d717730_0;
    %xor;
    %store/vec4 v0x12d717810_0, 0, 32;
    %jmp T_2.46;
T_2.43 ;
    %load/vec4 v0x12d717660_0;
    %load/vec4 v0x12d717730_0;
    %or;
    %inv;
    %store/vec4 v0x12d717810_0, 0, 32;
    %jmp T_2.46;
T_2.44 ;
    %load/vec4 v0x12d717360_0;
    %load/vec4 v0x12d717420_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.48, 8;
T_2.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.48, 8;
 ; End of false expr.
    %blend;
T_2.48;
    %store/vec4 v0x12d717810_0, 0, 32;
    %jmp T_2.46;
T_2.45 ;
    %load/vec4 v0x12d717660_0;
    %load/vec4 v0x12d717730_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.49, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.50, 8;
T_2.49 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.50, 8;
 ; End of false expr.
    %blend;
T_2.50;
    %store/vec4 v0x12d717810_0, 0, 32;
    %jmp T_2.46;
T_2.46 ;
    %pop/vec4 1;
    %jmp T_2.24;
T_2.1 ;
    %load/vec4 v0x12d716960_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.53, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.54, 6;
    %jmp T_2.55;
T_2.51 ;
    %load/vec4 v0x12d717360_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12d716a10_0, 0, 1;
    %jmp T_2.57;
T_2.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12d716a10_0, 0, 1;
T_2.57 ;
    %jmp T_2.55;
T_2.52 ;
    %load/vec4 v0x12d717360_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12d716a10_0, 0, 1;
    %jmp T_2.59;
T_2.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12d716a10_0, 0, 1;
T_2.59 ;
    %jmp T_2.55;
T_2.53 ;
    %load/vec4 v0x12d717360_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12d716a10_0, 0, 1;
    %jmp T_2.61;
T_2.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12d716a10_0, 0, 1;
T_2.61 ;
    %jmp T_2.55;
T_2.54 ;
    %load/vec4 v0x12d717360_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.62, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12d716a10_0, 0, 1;
    %jmp T_2.63;
T_2.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12d716a10_0, 0, 1;
T_2.63 ;
    %jmp T_2.55;
T_2.55 ;
    %pop/vec4 1;
    %jmp T_2.24;
T_2.2 ;
    %load/vec4 v0x12d717360_0;
    %load/vec4 v0x12d717420_0;
    %cmp/e;
    %jmp/0xz  T_2.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12d716a10_0, 0, 1;
    %jmp T_2.65;
T_2.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12d716a10_0, 0, 1;
T_2.65 ;
    %jmp T_2.24;
T_2.3 ;
    %load/vec4 v0x12d717360_0;
    %load/vec4 v0x12d716fe0_0;
    %cmp/ne;
    %jmp/0xz  T_2.66, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12d716a10_0, 0, 1;
    %jmp T_2.67;
T_2.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12d716a10_0, 0, 1;
T_2.67 ;
    %jmp T_2.24;
T_2.4 ;
    %load/vec4 v0x12d717360_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12d716a10_0, 0, 1;
    %jmp T_2.69;
T_2.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12d716a10_0, 0, 1;
T_2.69 ;
    %jmp T_2.24;
T_2.5 ;
    %load/vec4 v0x12d717360_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.70, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12d716a10_0, 0, 1;
    %jmp T_2.71;
T_2.70 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12d716a10_0, 0, 1;
T_2.71 ;
    %jmp T_2.24;
T_2.6 ;
    %load/vec4 v0x12d717360_0;
    %load/vec4 v0x12d7174b0_0;
    %add;
    %store/vec4 v0x12d717810_0, 0, 32;
    %jmp T_2.24;
T_2.7 ;
    %load/vec4 v0x12d717660_0;
    %load/vec4 v0x12d7174b0_0;
    %add;
    %store/vec4 v0x12d717810_0, 0, 32;
    %jmp T_2.24;
T_2.8 ;
    %load/vec4 v0x12d717360_0;
    %load/vec4 v0x12d7174b0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.73, 8;
T_2.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.73, 8;
 ; End of false expr.
    %blend;
T_2.73;
    %store/vec4 v0x12d717810_0, 0, 32;
    %jmp T_2.24;
T_2.9 ;
    %load/vec4 v0x12d717660_0;
    %load/vec4 v0x12d717540_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.74, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.75, 8;
T_2.74 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.75, 8;
 ; End of false expr.
    %blend;
T_2.75;
    %store/vec4 v0x12d717810_0, 0, 32;
    %jmp T_2.24;
T_2.10 ;
    %load/vec4 v0x12d717660_0;
    %load/vec4 v0x12d7175d0_0;
    %and;
    %store/vec4 v0x12d717810_0, 0, 32;
    %jmp T_2.24;
T_2.11 ;
    %load/vec4 v0x12d717660_0;
    %load/vec4 v0x12d7175d0_0;
    %or;
    %store/vec4 v0x12d717810_0, 0, 32;
    %jmp T_2.24;
T_2.12 ;
    %load/vec4 v0x12d717660_0;
    %load/vec4 v0x12d7175d0_0;
    %xor;
    %store/vec4 v0x12d717810_0, 0, 32;
    %jmp T_2.24;
T_2.13 ;
    %load/vec4 v0x12d7175d0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x12d717810_0, 0, 32;
    %jmp T_2.24;
T_2.14 ;
    %load/vec4 v0x12d717360_0;
    %load/vec4 v0x12d7174b0_0;
    %add;
    %store/vec4 v0x12d716dd0_0, 0, 32;
    %jmp T_2.24;
T_2.15 ;
    %load/vec4 v0x12d717360_0;
    %load/vec4 v0x12d7174b0_0;
    %add;
    %store/vec4 v0x12d716dd0_0, 0, 32;
    %jmp T_2.24;
T_2.16 ;
    %load/vec4 v0x12d717360_0;
    %load/vec4 v0x12d7174b0_0;
    %add;
    %store/vec4 v0x12d716dd0_0, 0, 32;
    %jmp T_2.24;
T_2.17 ;
    %load/vec4 v0x12d717360_0;
    %load/vec4 v0x12d7174b0_0;
    %add;
    %store/vec4 v0x12d716dd0_0, 0, 32;
    %jmp T_2.24;
T_2.18 ;
    %load/vec4 v0x12d717360_0;
    %load/vec4 v0x12d7174b0_0;
    %add;
    %store/vec4 v0x12d716dd0_0, 0, 32;
    %jmp T_2.24;
T_2.19 ;
    %load/vec4 v0x12d717360_0;
    %load/vec4 v0x12d7174b0_0;
    %add;
    %store/vec4 v0x12d716dd0_0, 0, 32;
    %jmp T_2.24;
T_2.20 ;
    %load/vec4 v0x12d717360_0;
    %load/vec4 v0x12d7174b0_0;
    %add;
    %store/vec4 v0x12d716dd0_0, 0, 32;
    %jmp T_2.24;
T_2.21 ;
    %load/vec4 v0x12d717360_0;
    %load/vec4 v0x12d7174b0_0;
    %add;
    %store/vec4 v0x12d716dd0_0, 0, 32;
    %jmp T_2.24;
T_2.22 ;
    %load/vec4 v0x12d717360_0;
    %load/vec4 v0x12d7174b0_0;
    %add;
    %store/vec4 v0x12d716dd0_0, 0, 32;
    %jmp T_2.24;
T_2.23 ;
    %load/vec4 v0x12d717360_0;
    %load/vec4 v0x12d7174b0_0;
    %add;
    %store/vec4 v0x12d716dd0_0, 0, 32;
    %jmp T_2.24;
T_2.24 ;
    %pop/vec4 1;
    %load/vec4 v0x12d717810_0;
    %store/vec4 v0x12d717220_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x12d717960;
T_3 ;
    %wait E_0x12d717ba0;
    %load/vec4 v0x12d717e20_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %jmp T_3.8;
T_3.0 ;
    %load/vec4 v0x12d717cb0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x12d717cb0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12d717cb0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12d717cb0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12d717ec0_0, 0, 32;
    %jmp T_3.8;
T_3.1 ;
    %load/vec4 v0x12d718060_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %jmp T_3.13;
T_3.9 ;
    %load/vec4 v0x12d717cb0_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x12d717cb0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12d717ec0_0, 0, 32;
    %jmp T_3.13;
T_3.10 ;
    %load/vec4 v0x12d717cb0_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x12d717cb0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12d717ec0_0, 0, 32;
    %jmp T_3.13;
T_3.11 ;
    %load/vec4 v0x12d717cb0_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x12d717cb0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12d717ec0_0, 0, 32;
    %jmp T_3.13;
T_3.12 ;
    %load/vec4 v0x12d717cb0_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x12d717cb0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12d717ec0_0, 0, 32;
    %jmp T_3.13;
T_3.13 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.2 ;
    %load/vec4 v0x12d718060_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %jmp T_3.18;
T_3.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x12d717cb0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12d717ec0_0, 0, 32;
    %jmp T_3.18;
T_3.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x12d717cb0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12d717ec0_0, 0, 32;
    %jmp T_3.18;
T_3.16 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x12d717cb0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12d717ec0_0, 0, 32;
    %jmp T_3.18;
T_3.17 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x12d717cb0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12d717ec0_0, 0, 32;
    %jmp T_3.18;
T_3.18 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.3 ;
    %load/vec4 v0x12d718060_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %jmp T_3.21;
T_3.19 ;
    %load/vec4 v0x12d717cb0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x12d717cb0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12d717ec0_0, 0, 32;
    %jmp T_3.21;
T_3.20 ;
    %load/vec4 v0x12d717cb0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x12d717cb0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12d717ec0_0, 0, 32;
    %jmp T_3.21;
T_3.21 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.4 ;
    %load/vec4 v0x12d718060_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %jmp T_3.24;
T_3.22 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x12d717cb0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12d717ec0_0, 0, 32;
    %jmp T_3.24;
T_3.23 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x12d717cb0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12d717ec0_0, 0, 32;
    %jmp T_3.24;
T_3.24 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.5 ;
    %load/vec4 v0x12d717d50_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x12d717ec0_0, 0, 32;
    %jmp T_3.8;
T_3.6 ;
    %load/vec4 v0x12d718060_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %jmp T_3.29;
T_3.25 ;
    %load/vec4 v0x12d717fb0_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x12d717cb0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12d717ec0_0, 0, 32;
    %jmp T_3.29;
T_3.26 ;
    %load/vec4 v0x12d717fb0_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x12d717cb0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12d717cb0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12d717ec0_0, 0, 32;
    %jmp T_3.29;
T_3.27 ;
    %load/vec4 v0x12d717fb0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x12d717cb0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12d717cb0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12d717cb0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12d717ec0_0, 0, 32;
    %jmp T_3.29;
T_3.28 ;
    %load/vec4 v0x12d717cb0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x12d717cb0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12d717cb0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12d717cb0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12d717ec0_0, 0, 32;
    %jmp T_3.29;
T_3.29 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.7 ;
    %load/vec4 v0x12d718060_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %jmp T_3.34;
T_3.30 ;
    %load/vec4 v0x12d717cb0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x12d717cb0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12d717cb0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12d717cb0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12d717ec0_0, 0, 32;
    %jmp T_3.34;
T_3.31 ;
    %load/vec4 v0x12d717cb0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x12d717cb0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12d717cb0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12d717fb0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12d717ec0_0, 0, 32;
    %jmp T_3.34;
T_3.32 ;
    %load/vec4 v0x12d717cb0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x12d717cb0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12d717fb0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12d717ec0_0, 0, 32;
    %jmp T_3.34;
T_3.33 ;
    %load/vec4 v0x12d717cb0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x12d717fb0_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12d717ec0_0, 0, 32;
    %jmp T_3.34;
T_3.34 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x12d719330;
T_4 ;
    %wait E_0x12d7043e0;
    %load/vec4 v0x12d719910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12d719640_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x12d719840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x12d7196d0_0;
    %assign/vec4 v0x12d719640_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x12d718c20;
T_5 ;
    %wait E_0x12d7043e0;
    %load/vec4 v0x12d719210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12d718f10_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x12d719130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x12d718fc0_0;
    %assign/vec4 v0x12d718f10_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x12d718190;
T_6 ;
    %wait E_0x12d7183d0;
    %load/vec4 v0x12d718830_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x12d718a20_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12d718b50_0, 4, 8;
    %load/vec4 v0x12d718a20_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12d718b50_0, 4, 8;
    %load/vec4 v0x12d718a20_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12d718b50_0, 4, 8;
    %load/vec4 v0x12d718a20_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12d718b50_0, 4, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x12d718830_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x12d7185a0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.8;
T_6.4 ;
    %load/vec4 v0x12d7188c0_0;
    %load/vec4 v0x12d718660_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12d718b50_0, 0, 32;
    %jmp T_6.8;
T_6.5 ;
    %load/vec4 v0x12d718660_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x12d7188c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12d718660_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x12d718b50_0, 0, 32;
    %jmp T_6.8;
T_6.6 ;
    %load/vec4 v0x12d718660_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x12d7188c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12d718660_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12d718b50_0, 0, 32;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0x12d718660_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x12d7188c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12d718b50_0, 0, 32;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x12d718830_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_6.9, 4;
    %load/vec4 v0x12d7185a0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %jmp T_6.13;
T_6.11 ;
    %load/vec4 v0x12d718970_0;
    %load/vec4 v0x12d718660_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12d718b50_0, 0, 32;
    %jmp T_6.13;
T_6.12 ;
    %load/vec4 v0x12d718660_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x12d718970_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12d718b50_0, 0, 32;
    %jmp T_6.13;
T_6.13 ;
    %pop/vec4 1;
T_6.9 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x12d715dc0;
T_7 ;
    %wait E_0x12d716150;
    %load/vec4 v0x12d7204c0_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x12d720140_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x12d71fd40_0, 0, 32;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x12d715dc0;
T_8 ;
    %wait E_0x12d715830;
    %load/vec4 v0x12d71f930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x12d7200a0_0;
    %load/vec4 v0x12d71fa70_0;
    %add;
    %store/vec4 v0x12d720db0_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x12d720630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x12d7200a0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x12d720560_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x12d720db0_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x12d7206d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x12d720fa0_0;
    %store/vec4 v0x12d720db0_0, 0, 32;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x12d7200a0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x12d720db0_0, 0, 32;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x12d715dc0;
T_9 ;
    %wait E_0x12d7043e0;
    %load/vec4 v0x12d71fb90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x12d721660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x12d71fcb0_0, 0;
    %pushi/vec4 3217031172, 0, 32;
    %assign/vec4 v0x12d7200a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12d71fc20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12d721a60_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x12d71fc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x12d721a60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12d721a60_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x12d721a60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12d721a60_0, 0;
    %load/vec4 v0x12d7200a0_0;
    %assign/vec4 v0x12d71fcb0_0, 0;
    %load/vec4 v0x12d720db0_0;
    %assign/vec4 v0x12d7200a0_0, 0;
    %load/vec4 v0x12d71fcb0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12d71fc20_0, 0;
T_9.10 ;
T_9.8 ;
T_9.7 ;
T_9.4 ;
T_9.3 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x12d7049a0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12d721e10_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x12d721e10_0;
    %inv;
    %store/vec4 v0x12d721e10_0, 0, 1;
    %delay 4, 0;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %end;
    .thread T_10;
    .scope S_0x12d7049a0;
T_11 ;
    %fork t_1, S_0x12d7152f0;
    %jmp t_0;
    .scope S_0x12d7152f0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12d722530_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12d721f20_0, 0, 1;
    %wait E_0x12d7043e0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12d722530_0, 0, 1;
    %wait E_0x12d7043e0;
    %delay 2, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x12d715630_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x12d7220d0_0, 0, 32;
    %pushi/vec4 29, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x12d715890_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x12d715aa0_0, 0, 5;
    %load/vec4 v0x12d715630_0;
    %store/vec4 v0x12d715bb0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x12d7156f0_0, 0, 16;
    %load/vec4 v0x12d715890_0;
    %load/vec4 v0x12d715aa0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12d715bb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12d7156f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12d7157a0_0, 0, 32;
    %load/vec4 v0x12d7157a0_0;
    %store/vec4 v0x12d7223d0_0, 0, 32;
    %wait E_0x12d7043e0;
    %delay 2, 0;
    %load/vec4 v0x12d722160_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 6 78 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_11.3 ;
    %load/vec4 v0x12d722040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %jmp T_11.5;
T_11.4 ;
    %vpi_call/w 6 79 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_11.5 ;
    %load/vec4 v0x12d7220d0_0;
    %addi 3703181876, 0, 32;
    %store/vec4 v0x12d7220d0_0, 0, 32;
    %load/vec4 v0x12d715630_0;
    %addi 1, 0, 5;
    %store/vec4 v0x12d715630_0, 0, 5;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x12d715630_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x12d715d10_0, 0, 32;
    %pushi/vec4 28, 0, 32;
T_11.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.7, 5;
    %jmp/1 T_11.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x12d715890_0, 0, 6;
    %pushi/vec4 25, 0, 6;
    %store/vec4 v0x12d715580_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x12d715c60_0, 0, 5;
    %load/vec4 v0x12d715630_0;
    %store/vec4 v0x12d715aa0_0, 0, 5;
    %load/vec4 v0x12d715630_0;
    %addi 1, 0, 5;
    %store/vec4 v0x12d715bb0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x12d7159f0_0, 0, 5;
    %load/vec4 v0x12d715890_0;
    %load/vec4 v0x12d715aa0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12d715bb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12d7159f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12d715c60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12d715580_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12d715940_0, 0, 32;
    %load/vec4 v0x12d715940_0;
    %store/vec4 v0x12d7223d0_0, 0, 32;
    %load/vec4 v0x12d715d10_0;
    %pad/u 64;
    %load/vec4 v0x12d715d10_0;
    %addi 3703181876, 0, 32;
    %pad/u 64;
    %mul;
    %store/vec4 v0x12d7154c0_0, 0, 64;
    %wait E_0x12d7043e0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x12d715890_0, 0, 6;
    %pushi/vec4 18, 0, 6;
    %store/vec4 v0x12d715580_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x12d715c60_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x12d715aa0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x12d715bb0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x12d7159f0_0, 0, 5;
    %load/vec4 v0x12d715890_0;
    %load/vec4 v0x12d715aa0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12d715bb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12d7159f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12d715c60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12d715580_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12d715940_0, 0, 32;
    %load/vec4 v0x12d715940_0;
    %store/vec4 v0x12d7223d0_0, 0, 32;
    %wait E_0x12d7043e0;
    %delay 2, 0;
    %load/vec4 v0x12d722460_0;
    %load/vec4 v0x12d7154c0_0;
    %parti/s 32, 0, 2;
    %cmp/e;
    %jmp/0xz  T_11.8, 4;
    %jmp T_11.9;
T_11.8 ;
    %vpi_call/w 6 114 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", &PV<v0x12d7154c0_0, 0, 32>, v0x12d722460_0 {0 0 0};
T_11.9 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x12d715890_0, 0, 6;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0x12d715580_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x12d715c60_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x12d715aa0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x12d715bb0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x12d7159f0_0, 0, 5;
    %load/vec4 v0x12d715890_0;
    %load/vec4 v0x12d715aa0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12d715bb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12d7159f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12d715c60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12d715580_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12d715940_0, 0, 32;
    %load/vec4 v0x12d715940_0;
    %store/vec4 v0x12d7223d0_0, 0, 32;
    %wait E_0x12d7043e0;
    %delay 2, 0;
    %load/vec4 v0x12d722460_0;
    %load/vec4 v0x12d7154c0_0;
    %parti/s 32, 32, 7;
    %cmp/e;
    %jmp/0xz  T_11.10, 4;
    %jmp T_11.11;
T_11.10 ;
    %vpi_call/w 6 128 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", &PV<v0x12d7154c0_0, 32, 32>, v0x12d722460_0 {0 0 0};
T_11.11 ;
    %load/vec4 v0x12d715d10_0;
    %addi 3703181876, 0, 32;
    %store/vec4 v0x12d715d10_0, 0, 32;
    %load/vec4 v0x12d715630_0;
    %addi 1, 0, 5;
    %store/vec4 v0x12d715630_0, 0, 5;
    %jmp T_11.6;
T_11.7 ;
    %pop/vec4 1;
    %end;
    .scope S_0x12d7049a0;
t_0 %join;
    %end;
    .thread T_11;
    .scope S_0x12d704b10;
T_12 ;
    %wait E_0x12d715fa0;
    %load/vec4 v0x12d7228c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x12d7226f0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x12d722790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x12d722820_0;
    %assign/vec4 v0x12d7226f0_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/convert_endian.v";
    "rtl/mips_cpu/data_ram.v";
    "test/tb/multu_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/load_block.v";
    "rtl/mips_cpu/store_block.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/pc.v";
