;
; CPU Configuration
;

[ Config.General ]
Frequency = 1000
Cores = 8
Threads = 1
FastForward = 0
ContextQuantum = 100000
ThreadQuantum = 1000
ThreadSwitchPenalty = 0
RecoverKind = Writeback
RecoverPenalty = 0

[ Config.Pipeline ]
FetchKind = TimeSlice
DecodeWidth = 4
DispatchKind = TimeSlice
DispatchWidth = 4
IssueKind = TimeSlice
IssueWidth = 4
CommitKind = Shared
CommitWidth = 4
OccupancyStats = False

[ Config.Queues ]
FetchQueueSize = 64
UopQueueSize = 32
RobKind = Private
RobSize = 64
IqKind = Private
IqSize = 40
LsqKind = Private
LsqSize = 20
RfKind = Private
RfIntSize = 80
RfFpSize = 40
RfXmmSize = 40

[ Config.TraceCache ]
Present = False
Sets = 64
Assoc = 4
TraceSize = 16
BranchMax = 3
QueueSize = 32

[ Config.FunctionalUnits ]
IntAdd.Count = 3
IntAdd.OpLat = 1
IntAdd.IssueLat = 1
IntMult.Count = 1
IntMult.OpLat = 3
IntMult.IssueLat = 1
IntDiv.Count = 1
IntDiv.OpLat = 14
IntDiv.IssueLat = 11
EffAddr.Count = 3
EffAddr.OpLat = 2
EffAddr.IssueLat = 2
Logic.Count = 3
Logic.OpLat = 1
Logic.IssueLat = 1
FloatSimple.Count = 1
FloatSimple.OpLat = 2
FloatSimple.IssueLat = 1
FloatAdd.Count = 1
FloatAdd.OpLat = 3
FloatAdd.IssueLat = 1
FloatCompare.Count = 1
FloatCompare.OpLat = 3
FloatCompare.IssueLat = 1
FloatMult.Count = 1
FloatMult.OpLat = 5
FloatMult.IssueLat = 1
FloatDiv.Count = 1
FloatDiv.OpLat = 12
FloatDiv.IssueLat = 5
FloatComplex.Count = 1
FloatComplex.OpLat = 22
FloatComplex.IssueLat = 14
XmmIntAdd.Count = 1
XmmIntAdd.OpLat = 1
XmmIntAdd.IssueLat = 1
XmmIntMult.Count = 1
XmmIntMult.OpLat = 3
XmmIntMult.IssueLat = 1
XmmIntDiv.Count = 1
XmmIntDiv.OpLat = 14
XmmIntDiv.IssueLat = 11
XmmLogic.Count = 1
XmmLogic.OpLat = 1
XmmLogic.IssueLat = 1
XmmFloatAdd.Count = 1
XmmFloatAdd.OpLat = 3
XmmFloatAdd.IssueLat = 1
XmmFloatCompare.Count = 1
XmmFloatCompare.OpLat = 3
XmmFloatCompare.IssueLat = 1
XmmFloatMult.Count = 1
XmmFloatMult.OpLat = 5
XmmFloatMult.IssueLat = 1
XmmFloatDiv.Count = 1
XmmFloatDiv.OpLat = 12
XmmFloatDiv.IssueLat = 6
XmmFloatConv.Count = 1
XmmFloatConv.OpLat = 3
XmmFloatConv.IssueLat = 1
XmmFloatComplex.Count = 1
XmmFloatComplex.OpLat = 22
XmmFloatComplex.IssueLat = 14

[ Config.BranchPredictor ]
Kind = TwoLevel
BTB.Sets = 256
BTB.Assoc = 4
Bimod.Size = 1024
Choice.Size = 1024
RAS.Size = 32
TwoLevel.L1Size = 1
TwoLevel.L2Size = 1024
TwoLevel.L2Height = 256
TwoLevel.HistorySize = 8


;
; Simulation Statistics
;

; Global statistics
[ Global ]
Cycles = 83475
Time = 13.61
CyclesPerSecond = 6135

; Dispatch stage
Dispatch.Uop.nop = 1008
Dispatch.Uop.move = 10091
Dispatch.Uop.add = 20898
Dispatch.Uop.sub = 27596
Dispatch.Uop.mult = 242
Dispatch.Uop.div = 80
Dispatch.Uop.effaddr = 56528
Dispatch.Uop.and = 11782
Dispatch.Uop.or = 722
Dispatch.Uop.xor = 2195
Dispatch.Uop.not = 29
Dispatch.Uop.shift = 1338
Dispatch.Uop.sign = 215
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 32726
Dispatch.Uop.store = 21529
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 2325
Dispatch.Uop.ret = 1808
Dispatch.Uop.jump = 1793
Dispatch.Uop.branch = 22706
Dispatch.Uop.ibranch = 1504
Dispatch.Uop.syscall = 161
Dispatch.Integer = 115435
Dispatch.Logic = 16281
Dispatch.FloatingPoint = 0
Dispatch.Memory = 54255
Dispatch.Ctrl = 30136
Dispatch.WndSwitch = 4133
Dispatch.Total = 217276
Dispatch.IPC = 2.603
Dispatch.DutyCycle = 0.6507

; Issue stage
Issue.Uop.nop = 677
Issue.Uop.move = 6985
Issue.Uop.add = 18271
Issue.Uop.sub = 21670
Issue.Uop.mult = 184
Issue.Uop.div = 48
Issue.Uop.effaddr = 46087
Issue.Uop.and = 9390
Issue.Uop.or = 442
Issue.Uop.xor = 1681
Issue.Uop.not = 8
Issue.Uop.shift = 885
Issue.Uop.sign = 80
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 24595
Issue.Uop.store = 13768
Issue.Uop.prefetch = 0
Issue.Uop.call = 1909
Issue.Uop.ret = 1355
Issue.Uop.jump = 1460
Issue.Uop.branch = 17632
Issue.Uop.ibranch = 1435
Issue.Uop.syscall = 150
Issue.Integer = 93245
Issue.Logic = 12486
Issue.FloatingPoint = 0
Issue.Memory = 38363
Issue.Ctrl = 23791
Issue.WndSwitch = 3264
Issue.Total = 168712
Issue.IPC = 2.021
Issue.DutyCycle = 0.5053

; Commit stage
Commit.Uop.nop = 104
Commit.Uop.move = 4624
Commit.Uop.add = 14688
Commit.Uop.sub = 17584
Commit.Uop.mult = 176
Commit.Uop.div = 40
Commit.Uop.effaddr = 35936
Commit.Uop.and = 8656
Commit.Uop.or = 392
Commit.Uop.xor = 1280
Commit.Uop.not = 8
Commit.Uop.shift = 784
Commit.Uop.sign = 80
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 22472
Commit.Uop.store = 13768
Commit.Uop.prefetch = 0
Commit.Uop.call = 1376
Commit.Uop.ret = 1320
Commit.Uop.jump = 816
Commit.Uop.branch = 17128
Commit.Uop.ibranch = 872
Commit.Uop.syscall = 144
Commit.Integer = 73048
Commit.Logic = 11200
Commit.FloatingPoint = 0
Commit.Memory = 36240
Commit.Ctrl = 21512
Commit.WndSwitch = 2696
Commit.Total = 142248
Commit.IPC = 1.704
Commit.DutyCycle = 0.426

; Committed branches
;    Branches - Number of committed control uops
;    Squashed - Number of mispredicted uops squashed from the ROB
;    Mispred - Number of mispredicted branches in the correct path
;    PredAcc - Prediction accuracy
Commit.Branches = 21512
Commit.Squashed = 75028
Commit.Mispred = 5738
Commit.PredAcc = 0.7333


; Statistics for core 0
[ Core 0 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 4988
fu.IntAdd.Denied = 18
fu.IntAdd.WaitingTime = 0.005413
fu.IntMult.Accesses = 23
fu.IntMult.Denied = 0
fu.IntMult.WaitingTime = 0
fu.IntDiv.Accesses = 6
fu.IntDiv.Denied = 0
fu.IntDiv.WaitingTime = 0
fu.EffAddr.Accesses = 5749
fu.EffAddr.Denied = 733
fu.EffAddr.WaitingTime = 0.1042
fu.Logic.Accesses = 1558
fu.Logic.Denied = 38
fu.Logic.WaitingTime = 0.07253
fu.FloatSimple.Accesses = 0
fu.FloatSimple.Denied = 0
fu.FloatSimple.WaitingTime = 0
fu.FloatAdd.Accesses = 0
fu.FloatAdd.Denied = 0
fu.FloatAdd.WaitingTime = 0
fu.FloatCompare.Accesses = 0
fu.FloatCompare.Denied = 0
fu.FloatCompare.WaitingTime = 0
fu.FloatMult.Accesses = 0
fu.FloatMult.Denied = 0
fu.FloatMult.WaitingTime = 0
fu.FloatDiv.Accesses = 0
fu.FloatDiv.Denied = 0
fu.FloatDiv.WaitingTime = 0
fu.FloatComplex.Accesses = 0
fu.FloatComplex.Denied = 0
fu.FloatComplex.WaitingTime = 0
fu.XmmIntAdd.Accesses = 0
fu.XmmIntAdd.Denied = 0
fu.XmmIntAdd.WaitingTime = 0
fu.XmmIntMult.Accesses = 0
fu.XmmIntMult.Denied = 0
fu.XmmIntMult.WaitingTime = 0
fu.XmmIntDiv.Accesses = 0
fu.XmmIntDiv.Denied = 0
fu.XmmIntDiv.WaitingTime = 0
fu.XmmLogic.Accesses = 0
fu.XmmLogic.Denied = 0
fu.XmmLogic.WaitingTime = 0
fu.XmmFloatAdd.Accesses = 0
fu.XmmFloatAdd.Denied = 0
fu.XmmFloatAdd.WaitingTime = 0
fu.XmmFloatCompare.Accesses = 0
fu.XmmFloatCompare.Denied = 0
fu.XmmFloatCompare.WaitingTime = 0
fu.XmmFloatMult.Accesses = 0
fu.XmmFloatMult.Denied = 0
fu.XmmFloatMult.WaitingTime = 0
fu.XmmFloatDiv.Accesses = 0
fu.XmmFloatDiv.Denied = 0
fu.XmmFloatDiv.WaitingTime = 0
fu.XmmFloatConv.Accesses = 0
fu.XmmFloatConv.Denied = 0
fu.XmmFloatConv.WaitingTime = 0
fu.XmmFloatComplex.Accesses = 0
fu.XmmFloatComplex.Denied = 0
fu.XmmFloatComplex.WaitingTime = 0

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 17781
Dispatch.Stall.spec = 9386
Dispatch.Stall.uop_queue = 284624
Dispatch.Stall.rob = 20389
Dispatch.Stall.iq = 518
Dispatch.Stall.lsq = 587
Dispatch.Stall.rename = 0
Dispatch.Stall.ctx = 31

; Dispatch stage
Dispatch.Uop.nop = 127
Dispatch.Uop.move = 1252
Dispatch.Uop.add = 2623
Dispatch.Uop.sub = 3443
Dispatch.Uop.mult = 30
Dispatch.Uop.div = 10
Dispatch.Uop.effaddr = 7070
Dispatch.Uop.and = 1474
Dispatch.Uop.or = 89
Dispatch.Uop.xor = 275
Dispatch.Uop.not = 3
Dispatch.Uop.shift = 163
Dispatch.Uop.sign = 27
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 4095
Dispatch.Uop.store = 2690
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 291
Dispatch.Uop.ret = 229
Dispatch.Uop.jump = 222
Dispatch.Uop.branch = 2849
Dispatch.Uop.ibranch = 185
Dispatch.Uop.syscall = 20
Dispatch.Integer = 14428
Dispatch.Logic = 2031
Dispatch.FloatingPoint = 0
Dispatch.Memory = 6785
Dispatch.Ctrl = 3776
Dispatch.WndSwitch = 520
Dispatch.Total = 27167
Dispatch.IPC = 0.3255
Dispatch.DutyCycle = 0.08136

; Issue stage
Issue.Uop.nop = 87
Issue.Uop.move = 868
Issue.Uop.add = 2289
Issue.Uop.sub = 2699
Issue.Uop.mult = 23
Issue.Uop.div = 6
Issue.Uop.effaddr = 5749
Issue.Uop.and = 1171
Issue.Uop.or = 55
Issue.Uop.xor = 211
Issue.Uop.not = 1
Issue.Uop.shift = 110
Issue.Uop.sign = 10
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 3064
Issue.Uop.store = 1721
Issue.Uop.prefetch = 0
Issue.Uop.call = 238
Issue.Uop.ret = 171
Issue.Uop.jump = 183
Issue.Uop.branch = 2204
Issue.Uop.ibranch = 176
Issue.Uop.syscall = 19
Issue.Integer = 11634
Issue.Logic = 1558
Issue.FloatingPoint = 0
Issue.Memory = 4785
Issue.Ctrl = 2972
Issue.WndSwitch = 409
Issue.Total = 21055
Issue.IPC = 0.2522
Issue.DutyCycle = 0.06306

; Commit stage
Commit.Uop.nop = 13
Commit.Uop.move = 578
Commit.Uop.add = 1836
Commit.Uop.sub = 2198
Commit.Uop.mult = 22
Commit.Uop.div = 5
Commit.Uop.effaddr = 4492
Commit.Uop.and = 1082
Commit.Uop.or = 49
Commit.Uop.xor = 160
Commit.Uop.not = 1
Commit.Uop.shift = 98
Commit.Uop.sign = 10
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 2809
Commit.Uop.store = 1721
Commit.Uop.prefetch = 0
Commit.Uop.call = 172
Commit.Uop.ret = 165
Commit.Uop.jump = 102
Commit.Uop.branch = 2141
Commit.Uop.ibranch = 109
Commit.Uop.syscall = 18
Commit.Integer = 9131
Commit.Logic = 1400
Commit.FloatingPoint = 0
Commit.Memory = 4530
Commit.Ctrl = 2689
Commit.WndSwitch = 337
Commit.Total = 17781
Commit.IPC = 0.213
Commit.DutyCycle = 0.05325

; Committed branches
Commit.Branches = 2689
Commit.Squashed = 9386
Commit.Mispred = 719
Commit.PredAcc = 0.7326

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point/XMM register file)
;    Size - Available size
;    Reads, Writes - Accesses to the structure


; Statistics for core 0 - thread 0
[ Core 0 Thread 0 ]

; Dispatch stage
Dispatch.Uop.nop = 127
Dispatch.Uop.move = 1252
Dispatch.Uop.add = 2623
Dispatch.Uop.sub = 3443
Dispatch.Uop.mult = 30
Dispatch.Uop.div = 10
Dispatch.Uop.effaddr = 7070
Dispatch.Uop.and = 1474
Dispatch.Uop.or = 89
Dispatch.Uop.xor = 275
Dispatch.Uop.not = 3
Dispatch.Uop.shift = 163
Dispatch.Uop.sign = 27
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 4095
Dispatch.Uop.store = 2690
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 291
Dispatch.Uop.ret = 229
Dispatch.Uop.jump = 222
Dispatch.Uop.branch = 2849
Dispatch.Uop.ibranch = 185
Dispatch.Uop.syscall = 20
Dispatch.Integer = 14428
Dispatch.Logic = 2031
Dispatch.FloatingPoint = 0
Dispatch.Memory = 6785
Dispatch.Ctrl = 3776
Dispatch.WndSwitch = 520
Dispatch.Total = 27167
Dispatch.IPC = 0.3255
Dispatch.DutyCycle = 0.08136

; Issue stage
Issue.Uop.nop = 87
Issue.Uop.move = 868
Issue.Uop.add = 2289
Issue.Uop.sub = 2699
Issue.Uop.mult = 23
Issue.Uop.div = 6
Issue.Uop.effaddr = 5749
Issue.Uop.and = 1171
Issue.Uop.or = 55
Issue.Uop.xor = 211
Issue.Uop.not = 1
Issue.Uop.shift = 110
Issue.Uop.sign = 10
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 3064
Issue.Uop.store = 1721
Issue.Uop.prefetch = 0
Issue.Uop.call = 238
Issue.Uop.ret = 171
Issue.Uop.jump = 183
Issue.Uop.branch = 2204
Issue.Uop.ibranch = 176
Issue.Uop.syscall = 19
Issue.Integer = 11634
Issue.Logic = 1558
Issue.FloatingPoint = 0
Issue.Memory = 4785
Issue.Ctrl = 2972
Issue.WndSwitch = 409
Issue.Total = 21055
Issue.IPC = 0.2522
Issue.DutyCycle = 0.06306

; Commit stage
Commit.Uop.nop = 13
Commit.Uop.move = 578
Commit.Uop.add = 1836
Commit.Uop.sub = 2198
Commit.Uop.mult = 22
Commit.Uop.div = 5
Commit.Uop.effaddr = 4492
Commit.Uop.and = 1082
Commit.Uop.or = 49
Commit.Uop.xor = 160
Commit.Uop.not = 1
Commit.Uop.shift = 98
Commit.Uop.sign = 10
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 2809
Commit.Uop.store = 1721
Commit.Uop.prefetch = 0
Commit.Uop.call = 172
Commit.Uop.ret = 165
Commit.Uop.jump = 102
Commit.Uop.branch = 2141
Commit.Uop.ibranch = 109
Commit.Uop.syscall = 18
Commit.Integer = 9131
Commit.Logic = 1400
Commit.FloatingPoint = 0
Commit.Memory = 4530
Commit.Ctrl = 2689
Commit.WndSwitch = 337
Commit.Total = 17781
Commit.IPC = 0.213
Commit.DutyCycle = 0.05325

; Committed branches
Commit.Branches = 2689
Commit.Squashed = 9386
Commit.Mispred = 719
Commit.PredAcc = 0.7326

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, integer/floating-point/XMM register file,
; and renaming table)
ROB.Size = 64
ROB.Reads = 17781
ROB.Writes = 27167
IQ.Size = 40
IQ.Reads = 16270
IQ.Writes = 20382
LSQ.Size = 20
LSQ.Reads = 4785
LSQ.Writes = 6785
RF_Int.Size = 80
RF_Int.Reads = 23947
RF_Int.Writes = 15447
RF_Fp.Size = 40
RF_Fp.Reads = 0
RF_Fp.Writes = 0
RF_Xmm.Size = 40
RF_Xmm.Reads = 0
RF_Xmm.Writes = 0
RAT.IntReads = 31339
RAT.IntWrites = 17954
RAT.FpReads = 0
RAT.FpWrites = 0
RAT.XmmReads = 0
RAT.XmmWrites = 0
BTB.Reads = 4015
BTB.Writes = 2689


; Statistics for core 1
[ Core 1 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 5006
fu.IntAdd.Denied = 13
fu.IntAdd.WaitingTime = 0.004994
fu.IntMult.Accesses = 23
fu.IntMult.Denied = 0
fu.IntMult.WaitingTime = 0
fu.IntDiv.Accesses = 6
fu.IntDiv.Denied = 0
fu.IntDiv.WaitingTime = 0
fu.EffAddr.Accesses = 5745
fu.EffAddr.Denied = 767
fu.EffAddr.WaitingTime = 0.1112
fu.Logic.Accesses = 1566
fu.Logic.Denied = 39
fu.Logic.WaitingTime = 0.07152
fu.FloatSimple.Accesses = 0
fu.FloatSimple.Denied = 0
fu.FloatSimple.WaitingTime = 0
fu.FloatAdd.Accesses = 0
fu.FloatAdd.Denied = 0
fu.FloatAdd.WaitingTime = 0
fu.FloatCompare.Accesses = 0
fu.FloatCompare.Denied = 0
fu.FloatCompare.WaitingTime = 0
fu.FloatMult.Accesses = 0
fu.FloatMult.Denied = 0
fu.FloatMult.WaitingTime = 0
fu.FloatDiv.Accesses = 0
fu.FloatDiv.Denied = 0
fu.FloatDiv.WaitingTime = 0
fu.FloatComplex.Accesses = 0
fu.FloatComplex.Denied = 0
fu.FloatComplex.WaitingTime = 0
fu.XmmIntAdd.Accesses = 0
fu.XmmIntAdd.Denied = 0
fu.XmmIntAdd.WaitingTime = 0
fu.XmmIntMult.Accesses = 0
fu.XmmIntMult.Denied = 0
fu.XmmIntMult.WaitingTime = 0
fu.XmmIntDiv.Accesses = 0
fu.XmmIntDiv.Denied = 0
fu.XmmIntDiv.WaitingTime = 0
fu.XmmLogic.Accesses = 0
fu.XmmLogic.Denied = 0
fu.XmmLogic.WaitingTime = 0
fu.XmmFloatAdd.Accesses = 0
fu.XmmFloatAdd.Denied = 0
fu.XmmFloatAdd.WaitingTime = 0
fu.XmmFloatCompare.Accesses = 0
fu.XmmFloatCompare.Denied = 0
fu.XmmFloatCompare.WaitingTime = 0
fu.XmmFloatMult.Accesses = 0
fu.XmmFloatMult.Denied = 0
fu.XmmFloatMult.WaitingTime = 0
fu.XmmFloatDiv.Accesses = 0
fu.XmmFloatDiv.Denied = 0
fu.XmmFloatDiv.WaitingTime = 0
fu.XmmFloatConv.Accesses = 0
fu.XmmFloatConv.Denied = 0
fu.XmmFloatConv.WaitingTime = 0
fu.XmmFloatComplex.Accesses = 0
fu.XmmFloatComplex.Denied = 0
fu.XmmFloatComplex.WaitingTime = 0

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 17781
Dispatch.Stall.spec = 9307
Dispatch.Stall.uop_queue = 270451
Dispatch.Stall.rob = 23723
Dispatch.Stall.iq = 468
Dispatch.Stall.lsq = 563
Dispatch.Stall.rename = 0
Dispatch.Stall.ctx = 11023

; Dispatch stage
Dispatch.Uop.nop = 125
Dispatch.Uop.move = 1256
Dispatch.Uop.add = 2619
Dispatch.Uop.sub = 3434
Dispatch.Uop.mult = 31
Dispatch.Uop.div = 10
Dispatch.Uop.effaddr = 7036
Dispatch.Uop.and = 1470
Dispatch.Uop.or = 91
Dispatch.Uop.xor = 270
Dispatch.Uop.not = 4
Dispatch.Uop.shift = 169
Dispatch.Uop.sign = 26
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 4077
Dispatch.Uop.store = 2689
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 290
Dispatch.Uop.ret = 225
Dispatch.Uop.jump = 226
Dispatch.Uop.branch = 2827
Dispatch.Uop.ibranch = 193
Dispatch.Uop.syscall = 20
Dispatch.Integer = 14386
Dispatch.Logic = 2030
Dispatch.FloatingPoint = 0
Dispatch.Memory = 6766
Dispatch.Ctrl = 3761
Dispatch.WndSwitch = 515
Dispatch.Total = 27088
Dispatch.IPC = 0.3245
Dispatch.DutyCycle = 0.08113

; Issue stage
Issue.Uop.nop = 83
Issue.Uop.move = 870
Issue.Uop.add = 2296
Issue.Uop.sub = 2710
Issue.Uop.mult = 23
Issue.Uop.div = 6
Issue.Uop.effaddr = 5745
Issue.Uop.and = 1177
Issue.Uop.or = 56
Issue.Uop.xor = 210
Issue.Uop.not = 1
Issue.Uop.shift = 112
Issue.Uop.sign = 10
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 3079
Issue.Uop.store = 1721
Issue.Uop.prefetch = 0
Issue.Uop.call = 238
Issue.Uop.ret = 169
Issue.Uop.jump = 182
Issue.Uop.branch = 2203
Issue.Uop.ibranch = 185
Issue.Uop.syscall = 18
Issue.Integer = 11650
Issue.Logic = 1566
Issue.FloatingPoint = 0
Issue.Memory = 4800
Issue.Ctrl = 2977
Issue.WndSwitch = 407
Issue.Total = 21094
Issue.IPC = 0.2527
Issue.DutyCycle = 0.06317

; Commit stage
Commit.Uop.nop = 13
Commit.Uop.move = 578
Commit.Uop.add = 1836
Commit.Uop.sub = 2198
Commit.Uop.mult = 22
Commit.Uop.div = 5
Commit.Uop.effaddr = 4492
Commit.Uop.and = 1082
Commit.Uop.or = 49
Commit.Uop.xor = 160
Commit.Uop.not = 1
Commit.Uop.shift = 98
Commit.Uop.sign = 10
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 2809
Commit.Uop.store = 1721
Commit.Uop.prefetch = 0
Commit.Uop.call = 172
Commit.Uop.ret = 165
Commit.Uop.jump = 102
Commit.Uop.branch = 2141
Commit.Uop.ibranch = 109
Commit.Uop.syscall = 18
Commit.Integer = 9131
Commit.Logic = 1400
Commit.FloatingPoint = 0
Commit.Memory = 4530
Commit.Ctrl = 2689
Commit.WndSwitch = 337
Commit.Total = 17781
Commit.IPC = 0.213
Commit.DutyCycle = 0.05325

; Committed branches
Commit.Branches = 2689
Commit.Squashed = 9307
Commit.Mispred = 719
Commit.PredAcc = 0.7326

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point/XMM register file)
;    Size - Available size
;    Reads, Writes - Accesses to the structure


; Statistics for core 1 - thread 0
[ Core 1 Thread 0 ]

; Dispatch stage
Dispatch.Uop.nop = 125
Dispatch.Uop.move = 1256
Dispatch.Uop.add = 2619
Dispatch.Uop.sub = 3434
Dispatch.Uop.mult = 31
Dispatch.Uop.div = 10
Dispatch.Uop.effaddr = 7036
Dispatch.Uop.and = 1470
Dispatch.Uop.or = 91
Dispatch.Uop.xor = 270
Dispatch.Uop.not = 4
Dispatch.Uop.shift = 169
Dispatch.Uop.sign = 26
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 4077
Dispatch.Uop.store = 2689
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 290
Dispatch.Uop.ret = 225
Dispatch.Uop.jump = 226
Dispatch.Uop.branch = 2827
Dispatch.Uop.ibranch = 193
Dispatch.Uop.syscall = 20
Dispatch.Integer = 14386
Dispatch.Logic = 2030
Dispatch.FloatingPoint = 0
Dispatch.Memory = 6766
Dispatch.Ctrl = 3761
Dispatch.WndSwitch = 515
Dispatch.Total = 27088
Dispatch.IPC = 0.3245
Dispatch.DutyCycle = 0.08113

; Issue stage
Issue.Uop.nop = 83
Issue.Uop.move = 870
Issue.Uop.add = 2296
Issue.Uop.sub = 2710
Issue.Uop.mult = 23
Issue.Uop.div = 6
Issue.Uop.effaddr = 5745
Issue.Uop.and = 1177
Issue.Uop.or = 56
Issue.Uop.xor = 210
Issue.Uop.not = 1
Issue.Uop.shift = 112
Issue.Uop.sign = 10
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 3079
Issue.Uop.store = 1721
Issue.Uop.prefetch = 0
Issue.Uop.call = 238
Issue.Uop.ret = 169
Issue.Uop.jump = 182
Issue.Uop.branch = 2203
Issue.Uop.ibranch = 185
Issue.Uop.syscall = 18
Issue.Integer = 11650
Issue.Logic = 1566
Issue.FloatingPoint = 0
Issue.Memory = 4800
Issue.Ctrl = 2977
Issue.WndSwitch = 407
Issue.Total = 21094
Issue.IPC = 0.2527
Issue.DutyCycle = 0.06317

; Commit stage
Commit.Uop.nop = 13
Commit.Uop.move = 578
Commit.Uop.add = 1836
Commit.Uop.sub = 2198
Commit.Uop.mult = 22
Commit.Uop.div = 5
Commit.Uop.effaddr = 4492
Commit.Uop.and = 1082
Commit.Uop.or = 49
Commit.Uop.xor = 160
Commit.Uop.not = 1
Commit.Uop.shift = 98
Commit.Uop.sign = 10
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 2809
Commit.Uop.store = 1721
Commit.Uop.prefetch = 0
Commit.Uop.call = 172
Commit.Uop.ret = 165
Commit.Uop.jump = 102
Commit.Uop.branch = 2141
Commit.Uop.ibranch = 109
Commit.Uop.syscall = 18
Commit.Integer = 9131
Commit.Logic = 1400
Commit.FloatingPoint = 0
Commit.Memory = 4530
Commit.Ctrl = 2689
Commit.WndSwitch = 337
Commit.Total = 17781
Commit.IPC = 0.213
Commit.DutyCycle = 0.05325

; Committed branches
Commit.Branches = 2689
Commit.Squashed = 9307
Commit.Mispred = 719
Commit.PredAcc = 0.7326

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, integer/floating-point/XMM register file,
; and renaming table)
ROB.Size = 64
ROB.Reads = 17781
ROB.Writes = 27088
IQ.Size = 40
IQ.Reads = 16294
IQ.Writes = 20322
LSQ.Size = 20
LSQ.Reads = 4800
LSQ.Writes = 6766
RF_Int.Size = 80
RF_Int.Reads = 24000
RF_Int.Writes = 15505
RF_Fp.Size = 40
RF_Fp.Reads = 0
RF_Fp.Writes = 0
RF_Xmm.Size = 40
RF_Xmm.Reads = 0
RF_Xmm.Writes = 0
RAT.IntReads = 31234
RAT.IntWrites = 17897
RAT.FpReads = 0
RAT.FpWrites = 0
RAT.XmmReads = 0
RAT.XmmWrites = 0
BTB.Reads = 4008
BTB.Writes = 2689


; Statistics for core 2
[ Core 2 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 4966
fu.IntAdd.Denied = 24
fu.IntAdd.WaitingTime = 0.008055
fu.IntMult.Accesses = 23
fu.IntMult.Denied = 0
fu.IntMult.WaitingTime = 0
fu.IntDiv.Accesses = 6
fu.IntDiv.Denied = 0
fu.IntDiv.WaitingTime = 0
fu.EffAddr.Accesses = 5740
fu.EffAddr.Denied = 807
fu.EffAddr.WaitingTime = 0.1176
fu.Logic.Accesses = 1554
fu.Logic.Denied = 38
fu.Logic.WaitingTime = 0.07272
fu.FloatSimple.Accesses = 0
fu.FloatSimple.Denied = 0
fu.FloatSimple.WaitingTime = 0
fu.FloatAdd.Accesses = 0
fu.FloatAdd.Denied = 0
fu.FloatAdd.WaitingTime = 0
fu.FloatCompare.Accesses = 0
fu.FloatCompare.Denied = 0
fu.FloatCompare.WaitingTime = 0
fu.FloatMult.Accesses = 0
fu.FloatMult.Denied = 0
fu.FloatMult.WaitingTime = 0
fu.FloatDiv.Accesses = 0
fu.FloatDiv.Denied = 0
fu.FloatDiv.WaitingTime = 0
fu.FloatComplex.Accesses = 0
fu.FloatComplex.Denied = 0
fu.FloatComplex.WaitingTime = 0
fu.XmmIntAdd.Accesses = 0
fu.XmmIntAdd.Denied = 0
fu.XmmIntAdd.WaitingTime = 0
fu.XmmIntMult.Accesses = 0
fu.XmmIntMult.Denied = 0
fu.XmmIntMult.WaitingTime = 0
fu.XmmIntDiv.Accesses = 0
fu.XmmIntDiv.Denied = 0
fu.XmmIntDiv.WaitingTime = 0
fu.XmmLogic.Accesses = 0
fu.XmmLogic.Denied = 0
fu.XmmLogic.WaitingTime = 0
fu.XmmFloatAdd.Accesses = 0
fu.XmmFloatAdd.Denied = 0
fu.XmmFloatAdd.WaitingTime = 0
fu.XmmFloatCompare.Accesses = 0
fu.XmmFloatCompare.Denied = 0
fu.XmmFloatCompare.WaitingTime = 0
fu.XmmFloatMult.Accesses = 0
fu.XmmFloatMult.Denied = 0
fu.XmmFloatMult.WaitingTime = 0
fu.XmmFloatDiv.Accesses = 0
fu.XmmFloatDiv.Denied = 0
fu.XmmFloatDiv.WaitingTime = 0
fu.XmmFloatConv.Accesses = 0
fu.XmmFloatConv.Denied = 0
fu.XmmFloatConv.WaitingTime = 0
fu.XmmFloatComplex.Accesses = 0
fu.XmmFloatComplex.Denied = 0
fu.XmmFloatComplex.WaitingTime = 0

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 17781
Dispatch.Stall.spec = 9304
Dispatch.Stall.uop_queue = 277391
Dispatch.Stall.rob = 21160
Dispatch.Stall.iq = 522
Dispatch.Stall.lsq = 587
Dispatch.Stall.rename = 0
Dispatch.Stall.ctx = 6571

; Dispatch stage
Dispatch.Uop.nop = 124
Dispatch.Uop.move = 1263
Dispatch.Uop.add = 2596
Dispatch.Uop.sub = 3442
Dispatch.Uop.mult = 30
Dispatch.Uop.div = 10
Dispatch.Uop.effaddr = 7053
Dispatch.Uop.and = 1468
Dispatch.Uop.or = 89
Dispatch.Uop.xor = 277
Dispatch.Uop.not = 4
Dispatch.Uop.shift = 165
Dispatch.Uop.sign = 27
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 4083
Dispatch.Uop.store = 2674
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 287
Dispatch.Uop.ret = 225
Dispatch.Uop.jump = 223
Dispatch.Uop.branch = 2840
Dispatch.Uop.ibranch = 185
Dispatch.Uop.syscall = 20
Dispatch.Integer = 14394
Dispatch.Logic = 2030
Dispatch.FloatingPoint = 0
Dispatch.Memory = 6757
Dispatch.Ctrl = 3760
Dispatch.WndSwitch = 512
Dispatch.Total = 27085
Dispatch.IPC = 0.3245
Dispatch.DutyCycle = 0.08112

; Issue stage
Issue.Uop.nop = 83
Issue.Uop.move = 868
Issue.Uop.add = 2271
Issue.Uop.sub = 2695
Issue.Uop.mult = 23
Issue.Uop.div = 6
Issue.Uop.effaddr = 5740
Issue.Uop.and = 1170
Issue.Uop.or = 54
Issue.Uop.xor = 210
Issue.Uop.not = 1
Issue.Uop.shift = 109
Issue.Uop.sign = 10
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 3060
Issue.Uop.store = 1721
Issue.Uop.prefetch = 0
Issue.Uop.call = 235
Issue.Uop.ret = 167
Issue.Uop.jump = 181
Issue.Uop.branch = 2204
Issue.Uop.ibranch = 176
Issue.Uop.syscall = 19
Issue.Integer = 11603
Issue.Logic = 1554
Issue.FloatingPoint = 0
Issue.Memory = 4781
Issue.Ctrl = 2963
Issue.WndSwitch = 402
Issue.Total = 21003
Issue.IPC = 0.2516
Issue.DutyCycle = 0.0629

; Commit stage
Commit.Uop.nop = 13
Commit.Uop.move = 578
Commit.Uop.add = 1836
Commit.Uop.sub = 2198
Commit.Uop.mult = 22
Commit.Uop.div = 5
Commit.Uop.effaddr = 4492
Commit.Uop.and = 1082
Commit.Uop.or = 49
Commit.Uop.xor = 160
Commit.Uop.not = 1
Commit.Uop.shift = 98
Commit.Uop.sign = 10
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 2809
Commit.Uop.store = 1721
Commit.Uop.prefetch = 0
Commit.Uop.call = 172
Commit.Uop.ret = 165
Commit.Uop.jump = 102
Commit.Uop.branch = 2141
Commit.Uop.ibranch = 109
Commit.Uop.syscall = 18
Commit.Integer = 9131
Commit.Logic = 1400
Commit.FloatingPoint = 0
Commit.Memory = 4530
Commit.Ctrl = 2689
Commit.WndSwitch = 337
Commit.Total = 17781
Commit.IPC = 0.213
Commit.DutyCycle = 0.05325

; Committed branches
Commit.Branches = 2689
Commit.Squashed = 9304
Commit.Mispred = 715
Commit.PredAcc = 0.7341

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point/XMM register file)
;    Size - Available size
;    Reads, Writes - Accesses to the structure


; Statistics for core 2 - thread 0
[ Core 2 Thread 0 ]

; Dispatch stage
Dispatch.Uop.nop = 124
Dispatch.Uop.move = 1263
Dispatch.Uop.add = 2596
Dispatch.Uop.sub = 3442
Dispatch.Uop.mult = 30
Dispatch.Uop.div = 10
Dispatch.Uop.effaddr = 7053
Dispatch.Uop.and = 1468
Dispatch.Uop.or = 89
Dispatch.Uop.xor = 277
Dispatch.Uop.not = 4
Dispatch.Uop.shift = 165
Dispatch.Uop.sign = 27
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 4083
Dispatch.Uop.store = 2674
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 287
Dispatch.Uop.ret = 225
Dispatch.Uop.jump = 223
Dispatch.Uop.branch = 2840
Dispatch.Uop.ibranch = 185
Dispatch.Uop.syscall = 20
Dispatch.Integer = 14394
Dispatch.Logic = 2030
Dispatch.FloatingPoint = 0
Dispatch.Memory = 6757
Dispatch.Ctrl = 3760
Dispatch.WndSwitch = 512
Dispatch.Total = 27085
Dispatch.IPC = 0.3245
Dispatch.DutyCycle = 0.08112

; Issue stage
Issue.Uop.nop = 83
Issue.Uop.move = 868
Issue.Uop.add = 2271
Issue.Uop.sub = 2695
Issue.Uop.mult = 23
Issue.Uop.div = 6
Issue.Uop.effaddr = 5740
Issue.Uop.and = 1170
Issue.Uop.or = 54
Issue.Uop.xor = 210
Issue.Uop.not = 1
Issue.Uop.shift = 109
Issue.Uop.sign = 10
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 3060
Issue.Uop.store = 1721
Issue.Uop.prefetch = 0
Issue.Uop.call = 235
Issue.Uop.ret = 167
Issue.Uop.jump = 181
Issue.Uop.branch = 2204
Issue.Uop.ibranch = 176
Issue.Uop.syscall = 19
Issue.Integer = 11603
Issue.Logic = 1554
Issue.FloatingPoint = 0
Issue.Memory = 4781
Issue.Ctrl = 2963
Issue.WndSwitch = 402
Issue.Total = 21003
Issue.IPC = 0.2516
Issue.DutyCycle = 0.0629

; Commit stage
Commit.Uop.nop = 13
Commit.Uop.move = 578
Commit.Uop.add = 1836
Commit.Uop.sub = 2198
Commit.Uop.mult = 22
Commit.Uop.div = 5
Commit.Uop.effaddr = 4492
Commit.Uop.and = 1082
Commit.Uop.or = 49
Commit.Uop.xor = 160
Commit.Uop.not = 1
Commit.Uop.shift = 98
Commit.Uop.sign = 10
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 2809
Commit.Uop.store = 1721
Commit.Uop.prefetch = 0
Commit.Uop.call = 172
Commit.Uop.ret = 165
Commit.Uop.jump = 102
Commit.Uop.branch = 2141
Commit.Uop.ibranch = 109
Commit.Uop.syscall = 18
Commit.Integer = 9131
Commit.Logic = 1400
Commit.FloatingPoint = 0
Commit.Memory = 4530
Commit.Ctrl = 2689
Commit.WndSwitch = 337
Commit.Total = 17781
Commit.IPC = 0.213
Commit.DutyCycle = 0.05325

; Committed branches
Commit.Branches = 2689
Commit.Squashed = 9304
Commit.Mispred = 715
Commit.PredAcc = 0.7341

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, integer/floating-point/XMM register file,
; and renaming table)
ROB.Size = 64
ROB.Reads = 17781
ROB.Writes = 27085
IQ.Size = 40
IQ.Reads = 16222
IQ.Writes = 20328
LSQ.Size = 20
LSQ.Reads = 4781
LSQ.Writes = 6757
RF_Int.Size = 80
RF_Int.Reads = 23894
RF_Int.Writes = 15412
RF_Fp.Size = 40
RF_Fp.Reads = 0
RF_Fp.Writes = 0
RF_Xmm.Size = 40
RF_Xmm.Reads = 0
RF_Xmm.Writes = 0
RAT.IntReads = 31226
RAT.IntWrites = 17910
RAT.FpReads = 0
RAT.FpWrites = 0
RAT.XmmReads = 0
RAT.XmmWrites = 0
BTB.Reads = 4007
BTB.Writes = 2689


; Statistics for core 3
[ Core 3 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 5018
fu.IntAdd.Denied = 16
fu.IntAdd.WaitingTime = 0.005978
fu.IntMult.Accesses = 23
fu.IntMult.Denied = 0
fu.IntMult.WaitingTime = 0
fu.IntDiv.Accesses = 6
fu.IntDiv.Denied = 0
fu.IntDiv.WaitingTime = 0
fu.EffAddr.Accesses = 5785
fu.EffAddr.Denied = 791
fu.EffAddr.WaitingTime = 0.1134
fu.Logic.Accesses = 1566
fu.Logic.Denied = 38
fu.Logic.WaitingTime = 0.07216
fu.FloatSimple.Accesses = 0
fu.FloatSimple.Denied = 0
fu.FloatSimple.WaitingTime = 0
fu.FloatAdd.Accesses = 0
fu.FloatAdd.Denied = 0
fu.FloatAdd.WaitingTime = 0
fu.FloatCompare.Accesses = 0
fu.FloatCompare.Denied = 0
fu.FloatCompare.WaitingTime = 0
fu.FloatMult.Accesses = 0
fu.FloatMult.Denied = 0
fu.FloatMult.WaitingTime = 0
fu.FloatDiv.Accesses = 0
fu.FloatDiv.Denied = 0
fu.FloatDiv.WaitingTime = 0
fu.FloatComplex.Accesses = 0
fu.FloatComplex.Denied = 0
fu.FloatComplex.WaitingTime = 0
fu.XmmIntAdd.Accesses = 0
fu.XmmIntAdd.Denied = 0
fu.XmmIntAdd.WaitingTime = 0
fu.XmmIntMult.Accesses = 0
fu.XmmIntMult.Denied = 0
fu.XmmIntMult.WaitingTime = 0
fu.XmmIntDiv.Accesses = 0
fu.XmmIntDiv.Denied = 0
fu.XmmIntDiv.WaitingTime = 0
fu.XmmLogic.Accesses = 0
fu.XmmLogic.Denied = 0
fu.XmmLogic.WaitingTime = 0
fu.XmmFloatAdd.Accesses = 0
fu.XmmFloatAdd.Denied = 0
fu.XmmFloatAdd.WaitingTime = 0
fu.XmmFloatCompare.Accesses = 0
fu.XmmFloatCompare.Denied = 0
fu.XmmFloatCompare.WaitingTime = 0
fu.XmmFloatMult.Accesses = 0
fu.XmmFloatMult.Denied = 0
fu.XmmFloatMult.WaitingTime = 0
fu.XmmFloatDiv.Accesses = 0
fu.XmmFloatDiv.Denied = 0
fu.XmmFloatDiv.WaitingTime = 0
fu.XmmFloatConv.Accesses = 0
fu.XmmFloatConv.Denied = 0
fu.XmmFloatConv.WaitingTime = 0
fu.XmmFloatComplex.Accesses = 0
fu.XmmFloatComplex.Denied = 0
fu.XmmFloatComplex.WaitingTime = 0

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 17781
Dispatch.Stall.spec = 9483
Dispatch.Stall.uop_queue = 275807
Dispatch.Stall.rob = 20303
Dispatch.Stall.iq = 508
Dispatch.Stall.lsq = 587
Dispatch.Stall.rename = 0
Dispatch.Stall.ctx = 8847

; Dispatch stage
Dispatch.Uop.nop = 128
Dispatch.Uop.move = 1269
Dispatch.Uop.add = 2628
Dispatch.Uop.sub = 3456
Dispatch.Uop.mult = 31
Dispatch.Uop.div = 10
Dispatch.Uop.effaddr = 7088
Dispatch.Uop.and = 1480
Dispatch.Uop.or = 91
Dispatch.Uop.xor = 277
Dispatch.Uop.not = 4
Dispatch.Uop.shift = 168
Dispatch.Uop.sign = 27
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 4104
Dispatch.Uop.store = 2701
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 292
Dispatch.Uop.ret = 228
Dispatch.Uop.jump = 226
Dispatch.Uop.branch = 2842
Dispatch.Uop.ibranch = 193
Dispatch.Uop.syscall = 21
Dispatch.Integer = 14482
Dispatch.Logic = 2047
Dispatch.FloatingPoint = 0
Dispatch.Memory = 6805
Dispatch.Ctrl = 3781
Dispatch.WndSwitch = 520
Dispatch.Total = 27264
Dispatch.IPC = 0.3266
Dispatch.DutyCycle = 0.08165

; Issue stage
Issue.Uop.nop = 86
Issue.Uop.move = 879
Issue.Uop.add = 2301
Issue.Uop.sub = 2717
Issue.Uop.mult = 23
Issue.Uop.div = 6
Issue.Uop.effaddr = 5785
Issue.Uop.and = 1177
Issue.Uop.or = 56
Issue.Uop.xor = 210
Issue.Uop.not = 1
Issue.Uop.shift = 112
Issue.Uop.sign = 10
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 3093
Issue.Uop.store = 1721
Issue.Uop.prefetch = 0
Issue.Uop.call = 240
Issue.Uop.ret = 171
Issue.Uop.jump = 184
Issue.Uop.branch = 2206
Issue.Uop.ibranch = 185
Issue.Uop.syscall = 19
Issue.Integer = 11711
Issue.Logic = 1566
Issue.FloatingPoint = 0
Issue.Memory = 4814
Issue.Ctrl = 2986
Issue.WndSwitch = 411
Issue.Total = 21182
Issue.IPC = 0.2538
Issue.DutyCycle = 0.06344

; Commit stage
Commit.Uop.nop = 13
Commit.Uop.move = 578
Commit.Uop.add = 1836
Commit.Uop.sub = 2198
Commit.Uop.mult = 22
Commit.Uop.div = 5
Commit.Uop.effaddr = 4492
Commit.Uop.and = 1082
Commit.Uop.or = 49
Commit.Uop.xor = 160
Commit.Uop.not = 1
Commit.Uop.shift = 98
Commit.Uop.sign = 10
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 2809
Commit.Uop.store = 1721
Commit.Uop.prefetch = 0
Commit.Uop.call = 172
Commit.Uop.ret = 165
Commit.Uop.jump = 102
Commit.Uop.branch = 2141
Commit.Uop.ibranch = 109
Commit.Uop.syscall = 18
Commit.Integer = 9131
Commit.Logic = 1400
Commit.FloatingPoint = 0
Commit.Memory = 4530
Commit.Ctrl = 2689
Commit.WndSwitch = 337
Commit.Total = 17781
Commit.IPC = 0.213
Commit.DutyCycle = 0.05325

; Committed branches
Commit.Branches = 2689
Commit.Squashed = 9483
Commit.Mispred = 715
Commit.PredAcc = 0.7341

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point/XMM register file)
;    Size - Available size
;    Reads, Writes - Accesses to the structure


; Statistics for core 3 - thread 0
[ Core 3 Thread 0 ]

; Dispatch stage
Dispatch.Uop.nop = 128
Dispatch.Uop.move = 1269
Dispatch.Uop.add = 2628
Dispatch.Uop.sub = 3456
Dispatch.Uop.mult = 31
Dispatch.Uop.div = 10
Dispatch.Uop.effaddr = 7088
Dispatch.Uop.and = 1480
Dispatch.Uop.or = 91
Dispatch.Uop.xor = 277
Dispatch.Uop.not = 4
Dispatch.Uop.shift = 168
Dispatch.Uop.sign = 27
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 4104
Dispatch.Uop.store = 2701
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 292
Dispatch.Uop.ret = 228
Dispatch.Uop.jump = 226
Dispatch.Uop.branch = 2842
Dispatch.Uop.ibranch = 193
Dispatch.Uop.syscall = 21
Dispatch.Integer = 14482
Dispatch.Logic = 2047
Dispatch.FloatingPoint = 0
Dispatch.Memory = 6805
Dispatch.Ctrl = 3781
Dispatch.WndSwitch = 520
Dispatch.Total = 27264
Dispatch.IPC = 0.3266
Dispatch.DutyCycle = 0.08165

; Issue stage
Issue.Uop.nop = 86
Issue.Uop.move = 879
Issue.Uop.add = 2301
Issue.Uop.sub = 2717
Issue.Uop.mult = 23
Issue.Uop.div = 6
Issue.Uop.effaddr = 5785
Issue.Uop.and = 1177
Issue.Uop.or = 56
Issue.Uop.xor = 210
Issue.Uop.not = 1
Issue.Uop.shift = 112
Issue.Uop.sign = 10
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 3093
Issue.Uop.store = 1721
Issue.Uop.prefetch = 0
Issue.Uop.call = 240
Issue.Uop.ret = 171
Issue.Uop.jump = 184
Issue.Uop.branch = 2206
Issue.Uop.ibranch = 185
Issue.Uop.syscall = 19
Issue.Integer = 11711
Issue.Logic = 1566
Issue.FloatingPoint = 0
Issue.Memory = 4814
Issue.Ctrl = 2986
Issue.WndSwitch = 411
Issue.Total = 21182
Issue.IPC = 0.2538
Issue.DutyCycle = 0.06344

; Commit stage
Commit.Uop.nop = 13
Commit.Uop.move = 578
Commit.Uop.add = 1836
Commit.Uop.sub = 2198
Commit.Uop.mult = 22
Commit.Uop.div = 5
Commit.Uop.effaddr = 4492
Commit.Uop.and = 1082
Commit.Uop.or = 49
Commit.Uop.xor = 160
Commit.Uop.not = 1
Commit.Uop.shift = 98
Commit.Uop.sign = 10
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 2809
Commit.Uop.store = 1721
Commit.Uop.prefetch = 0
Commit.Uop.call = 172
Commit.Uop.ret = 165
Commit.Uop.jump = 102
Commit.Uop.branch = 2141
Commit.Uop.ibranch = 109
Commit.Uop.syscall = 18
Commit.Integer = 9131
Commit.Logic = 1400
Commit.FloatingPoint = 0
Commit.Memory = 4530
Commit.Ctrl = 2689
Commit.WndSwitch = 337
Commit.Total = 17781
Commit.IPC = 0.213
Commit.DutyCycle = 0.05325

; Committed branches
Commit.Branches = 2689
Commit.Squashed = 9483
Commit.Mispred = 715
Commit.PredAcc = 0.7341

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, integer/floating-point/XMM register file,
; and renaming table)
ROB.Size = 64
ROB.Reads = 17781
ROB.Writes = 27264
IQ.Size = 40
IQ.Reads = 16368
IQ.Writes = 20459
LSQ.Size = 20
LSQ.Reads = 4814
LSQ.Writes = 6805
RF_Int.Size = 80
RF_Int.Reads = 24072
RF_Int.Writes = 15566
RF_Fp.Size = 40
RF_Fp.Reads = 0
RF_Fp.Writes = 0
RF_Xmm.Size = 40
RF_Xmm.Reads = 0
RF_Xmm.Writes = 0
RAT.IntReads = 31423
RAT.IntWrites = 18032
RAT.FpReads = 0
RAT.FpWrites = 0
RAT.XmmReads = 0
RAT.XmmWrites = 0
BTB.Reads = 4014
BTB.Writes = 2689


; Statistics for core 4
[ Core 4 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 4970
fu.IntAdd.Denied = 14
fu.IntAdd.WaitingTime = 0.003823
fu.IntMult.Accesses = 23
fu.IntMult.Denied = 0
fu.IntMult.WaitingTime = 0
fu.IntDiv.Accesses = 6
fu.IntDiv.Denied = 0
fu.IntDiv.WaitingTime = 0
fu.EffAddr.Accesses = 5736
fu.EffAddr.Denied = 777
fu.EffAddr.WaitingTime = 0.1105
fu.Logic.Accesses = 1556
fu.Logic.Denied = 39
fu.Logic.WaitingTime = 0.07712
fu.FloatSimple.Accesses = 0
fu.FloatSimple.Denied = 0
fu.FloatSimple.WaitingTime = 0
fu.FloatAdd.Accesses = 0
fu.FloatAdd.Denied = 0
fu.FloatAdd.WaitingTime = 0
fu.FloatCompare.Accesses = 0
fu.FloatCompare.Denied = 0
fu.FloatCompare.WaitingTime = 0
fu.FloatMult.Accesses = 0
fu.FloatMult.Denied = 0
fu.FloatMult.WaitingTime = 0
fu.FloatDiv.Accesses = 0
fu.FloatDiv.Denied = 0
fu.FloatDiv.WaitingTime = 0
fu.FloatComplex.Accesses = 0
fu.FloatComplex.Denied = 0
fu.FloatComplex.WaitingTime = 0
fu.XmmIntAdd.Accesses = 0
fu.XmmIntAdd.Denied = 0
fu.XmmIntAdd.WaitingTime = 0
fu.XmmIntMult.Accesses = 0
fu.XmmIntMult.Denied = 0
fu.XmmIntMult.WaitingTime = 0
fu.XmmIntDiv.Accesses = 0
fu.XmmIntDiv.Denied = 0
fu.XmmIntDiv.WaitingTime = 0
fu.XmmLogic.Accesses = 0
fu.XmmLogic.Denied = 0
fu.XmmLogic.WaitingTime = 0
fu.XmmFloatAdd.Accesses = 0
fu.XmmFloatAdd.Denied = 0
fu.XmmFloatAdd.WaitingTime = 0
fu.XmmFloatCompare.Accesses = 0
fu.XmmFloatCompare.Denied = 0
fu.XmmFloatCompare.WaitingTime = 0
fu.XmmFloatMult.Accesses = 0
fu.XmmFloatMult.Denied = 0
fu.XmmFloatMult.WaitingTime = 0
fu.XmmFloatDiv.Accesses = 0
fu.XmmFloatDiv.Denied = 0
fu.XmmFloatDiv.WaitingTime = 0
fu.XmmFloatConv.Accesses = 0
fu.XmmFloatConv.Denied = 0
fu.XmmFloatConv.WaitingTime = 0
fu.XmmFloatComplex.Accesses = 0
fu.XmmFloatComplex.Denied = 0
fu.XmmFloatComplex.WaitingTime = 0

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 17781
Dispatch.Stall.spec = 9263
Dispatch.Stall.uop_queue = 274100
Dispatch.Stall.rob = 19514
Dispatch.Stall.iq = 28
Dispatch.Stall.lsq = 563
Dispatch.Stall.rename = 0
Dispatch.Stall.ctx = 12067

; Dispatch stage
Dispatch.Uop.nop = 123
Dispatch.Uop.move = 1246
Dispatch.Uop.add = 2599
Dispatch.Uop.sub = 3433
Dispatch.Uop.mult = 30
Dispatch.Uop.div = 10
Dispatch.Uop.effaddr = 7048
Dispatch.Uop.and = 1470
Dispatch.Uop.or = 90
Dispatch.Uop.xor = 272
Dispatch.Uop.not = 3
Dispatch.Uop.shift = 163
Dispatch.Uop.sign = 27
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 4083
Dispatch.Uop.store = 2682
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 290
Dispatch.Uop.ret = 225
Dispatch.Uop.jump = 221
Dispatch.Uop.branch = 2824
Dispatch.Uop.ibranch = 185
Dispatch.Uop.syscall = 20
Dispatch.Integer = 14366
Dispatch.Logic = 2025
Dispatch.FloatingPoint = 0
Dispatch.Memory = 6765
Dispatch.Ctrl = 3745
Dispatch.WndSwitch = 515
Dispatch.Total = 27044
Dispatch.IPC = 0.324
Dispatch.DutyCycle = 0.08099

; Issue stage
Issue.Uop.nop = 81
Issue.Uop.move = 866
Issue.Uop.add = 2270
Issue.Uop.sub = 2700
Issue.Uop.mult = 23
Issue.Uop.div = 6
Issue.Uop.effaddr = 5736
Issue.Uop.and = 1171
Issue.Uop.or = 55
Issue.Uop.xor = 210
Issue.Uop.not = 1
Issue.Uop.shift = 109
Issue.Uop.sign = 10
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 3061
Issue.Uop.store = 1721
Issue.Uop.prefetch = 0
Issue.Uop.call = 238
Issue.Uop.ret = 169
Issue.Uop.jump = 179
Issue.Uop.branch = 2199
Issue.Uop.ibranch = 176
Issue.Uop.syscall = 18
Issue.Integer = 11601
Issue.Logic = 1556
Issue.FloatingPoint = 0
Issue.Memory = 4782
Issue.Ctrl = 2961
Issue.WndSwitch = 407
Issue.Total = 20999
Issue.IPC = 0.2516
Issue.DutyCycle = 0.06289

; Commit stage
Commit.Uop.nop = 13
Commit.Uop.move = 578
Commit.Uop.add = 1836
Commit.Uop.sub = 2198
Commit.Uop.mult = 22
Commit.Uop.div = 5
Commit.Uop.effaddr = 4492
Commit.Uop.and = 1082
Commit.Uop.or = 49
Commit.Uop.xor = 160
Commit.Uop.not = 1
Commit.Uop.shift = 98
Commit.Uop.sign = 10
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 2809
Commit.Uop.store = 1721
Commit.Uop.prefetch = 0
Commit.Uop.call = 172
Commit.Uop.ret = 165
Commit.Uop.jump = 102
Commit.Uop.branch = 2141
Commit.Uop.ibranch = 109
Commit.Uop.syscall = 18
Commit.Integer = 9131
Commit.Logic = 1400
Commit.FloatingPoint = 0
Commit.Memory = 4530
Commit.Ctrl = 2689
Commit.WndSwitch = 337
Commit.Total = 17781
Commit.IPC = 0.213
Commit.DutyCycle = 0.05325

; Committed branches
Commit.Branches = 2689
Commit.Squashed = 9263
Commit.Mispred = 718
Commit.PredAcc = 0.733

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point/XMM register file)
;    Size - Available size
;    Reads, Writes - Accesses to the structure


; Statistics for core 4 - thread 0
[ Core 4 Thread 0 ]

; Dispatch stage
Dispatch.Uop.nop = 123
Dispatch.Uop.move = 1246
Dispatch.Uop.add = 2599
Dispatch.Uop.sub = 3433
Dispatch.Uop.mult = 30
Dispatch.Uop.div = 10
Dispatch.Uop.effaddr = 7048
Dispatch.Uop.and = 1470
Dispatch.Uop.or = 90
Dispatch.Uop.xor = 272
Dispatch.Uop.not = 3
Dispatch.Uop.shift = 163
Dispatch.Uop.sign = 27
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 4083
Dispatch.Uop.store = 2682
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 290
Dispatch.Uop.ret = 225
Dispatch.Uop.jump = 221
Dispatch.Uop.branch = 2824
Dispatch.Uop.ibranch = 185
Dispatch.Uop.syscall = 20
Dispatch.Integer = 14366
Dispatch.Logic = 2025
Dispatch.FloatingPoint = 0
Dispatch.Memory = 6765
Dispatch.Ctrl = 3745
Dispatch.WndSwitch = 515
Dispatch.Total = 27044
Dispatch.IPC = 0.324
Dispatch.DutyCycle = 0.08099

; Issue stage
Issue.Uop.nop = 81
Issue.Uop.move = 866
Issue.Uop.add = 2270
Issue.Uop.sub = 2700
Issue.Uop.mult = 23
Issue.Uop.div = 6
Issue.Uop.effaddr = 5736
Issue.Uop.and = 1171
Issue.Uop.or = 55
Issue.Uop.xor = 210
Issue.Uop.not = 1
Issue.Uop.shift = 109
Issue.Uop.sign = 10
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 3061
Issue.Uop.store = 1721
Issue.Uop.prefetch = 0
Issue.Uop.call = 238
Issue.Uop.ret = 169
Issue.Uop.jump = 179
Issue.Uop.branch = 2199
Issue.Uop.ibranch = 176
Issue.Uop.syscall = 18
Issue.Integer = 11601
Issue.Logic = 1556
Issue.FloatingPoint = 0
Issue.Memory = 4782
Issue.Ctrl = 2961
Issue.WndSwitch = 407
Issue.Total = 20999
Issue.IPC = 0.2516
Issue.DutyCycle = 0.06289

; Commit stage
Commit.Uop.nop = 13
Commit.Uop.move = 578
Commit.Uop.add = 1836
Commit.Uop.sub = 2198
Commit.Uop.mult = 22
Commit.Uop.div = 5
Commit.Uop.effaddr = 4492
Commit.Uop.and = 1082
Commit.Uop.or = 49
Commit.Uop.xor = 160
Commit.Uop.not = 1
Commit.Uop.shift = 98
Commit.Uop.sign = 10
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 2809
Commit.Uop.store = 1721
Commit.Uop.prefetch = 0
Commit.Uop.call = 172
Commit.Uop.ret = 165
Commit.Uop.jump = 102
Commit.Uop.branch = 2141
Commit.Uop.ibranch = 109
Commit.Uop.syscall = 18
Commit.Integer = 9131
Commit.Logic = 1400
Commit.FloatingPoint = 0
Commit.Memory = 4530
Commit.Ctrl = 2689
Commit.WndSwitch = 337
Commit.Total = 17781
Commit.IPC = 0.213
Commit.DutyCycle = 0.05325

; Committed branches
Commit.Branches = 2689
Commit.Squashed = 9263
Commit.Mispred = 718
Commit.PredAcc = 0.733

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, integer/floating-point/XMM register file,
; and renaming table)
ROB.Size = 64
ROB.Reads = 17781
ROB.Writes = 27044
IQ.Size = 40
IQ.Reads = 16217
IQ.Writes = 20279
LSQ.Size = 20
LSQ.Reads = 4782
LSQ.Writes = 6765
RF_Int.Size = 80
RF_Int.Reads = 23901
RF_Int.Writes = 15417
RF_Fp.Size = 40
RF_Fp.Reads = 0
RF_Fp.Writes = 0
RF_Xmm.Size = 40
RF_Xmm.Reads = 0
RF_Xmm.Writes = 0
RAT.IntReads = 31196
RAT.IntWrites = 17877
RAT.FpReads = 0
RAT.FpWrites = 0
RAT.XmmReads = 0
RAT.XmmWrites = 0
BTB.Reads = 4003
BTB.Writes = 2689


; Statistics for core 5
[ Core 5 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 5005
fu.IntAdd.Denied = 22
fu.IntAdd.WaitingTime = 0.007792
fu.IntMult.Accesses = 23
fu.IntMult.Denied = 0
fu.IntMult.WaitingTime = 0
fu.IntDiv.Accesses = 6
fu.IntDiv.Denied = 0
fu.IntDiv.WaitingTime = 0
fu.EffAddr.Accesses = 5779
fu.EffAddr.Denied = 777
fu.EffAddr.WaitingTime = 0.1125
fu.Logic.Accesses = 1564
fu.Logic.Denied = 38
fu.Logic.WaitingTime = 0.07225
fu.FloatSimple.Accesses = 0
fu.FloatSimple.Denied = 0
fu.FloatSimple.WaitingTime = 0
fu.FloatAdd.Accesses = 0
fu.FloatAdd.Denied = 0
fu.FloatAdd.WaitingTime = 0
fu.FloatCompare.Accesses = 0
fu.FloatCompare.Denied = 0
fu.FloatCompare.WaitingTime = 0
fu.FloatMult.Accesses = 0
fu.FloatMult.Denied = 0
fu.FloatMult.WaitingTime = 0
fu.FloatDiv.Accesses = 0
fu.FloatDiv.Denied = 0
fu.FloatDiv.WaitingTime = 0
fu.FloatComplex.Accesses = 0
fu.FloatComplex.Denied = 0
fu.FloatComplex.WaitingTime = 0
fu.XmmIntAdd.Accesses = 0
fu.XmmIntAdd.Denied = 0
fu.XmmIntAdd.WaitingTime = 0
fu.XmmIntMult.Accesses = 0
fu.XmmIntMult.Denied = 0
fu.XmmIntMult.WaitingTime = 0
fu.XmmIntDiv.Accesses = 0
fu.XmmIntDiv.Denied = 0
fu.XmmIntDiv.WaitingTime = 0
fu.XmmLogic.Accesses = 0
fu.XmmLogic.Denied = 0
fu.XmmLogic.WaitingTime = 0
fu.XmmFloatAdd.Accesses = 0
fu.XmmFloatAdd.Denied = 0
fu.XmmFloatAdd.WaitingTime = 0
fu.XmmFloatCompare.Accesses = 0
fu.XmmFloatCompare.Denied = 0
fu.XmmFloatCompare.WaitingTime = 0
fu.XmmFloatMult.Accesses = 0
fu.XmmFloatMult.Denied = 0
fu.XmmFloatMult.WaitingTime = 0
fu.XmmFloatDiv.Accesses = 0
fu.XmmFloatDiv.Denied = 0
fu.XmmFloatDiv.WaitingTime = 0
fu.XmmFloatConv.Accesses = 0
fu.XmmFloatConv.Denied = 0
fu.XmmFloatConv.WaitingTime = 0
fu.XmmFloatComplex.Accesses = 0
fu.XmmFloatComplex.Denied = 0
fu.XmmFloatComplex.WaitingTime = 0

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 17781
Dispatch.Stall.spec = 9486
Dispatch.Stall.uop_queue = 274302
Dispatch.Stall.rob = 20983
Dispatch.Stall.iq = 542
Dispatch.Stall.lsq = 587
Dispatch.Stall.rename = 0
Dispatch.Stall.ctx = 9635

; Dispatch stage
Dispatch.Uop.nop = 127
Dispatch.Uop.move = 1269
Dispatch.Uop.add = 2622
Dispatch.Uop.sub = 3472
Dispatch.Uop.mult = 30
Dispatch.Uop.div = 10
Dispatch.Uop.effaddr = 7095
Dispatch.Uop.and = 1477
Dispatch.Uop.or = 91
Dispatch.Uop.xor = 277
Dispatch.Uop.not = 3
Dispatch.Uop.shift = 167
Dispatch.Uop.sign = 26
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 4099
Dispatch.Uop.store = 2697
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 292
Dispatch.Uop.ret = 227
Dispatch.Uop.jump = 224
Dispatch.Uop.branch = 2857
Dispatch.Uop.ibranch = 185
Dispatch.Uop.syscall = 20
Dispatch.Integer = 14498
Dispatch.Logic = 2041
Dispatch.FloatingPoint = 0
Dispatch.Memory = 6796
Dispatch.Ctrl = 3785
Dispatch.WndSwitch = 519
Dispatch.Total = 27267
Dispatch.IPC = 0.3266
Dispatch.DutyCycle = 0.08166

; Issue stage
Issue.Uop.nop = 85
Issue.Uop.move = 883
Issue.Uop.add = 2284
Issue.Uop.sub = 2721
Issue.Uop.mult = 23
Issue.Uop.div = 6
Issue.Uop.effaddr = 5779
Issue.Uop.and = 1176
Issue.Uop.or = 55
Issue.Uop.xor = 210
Issue.Uop.not = 1
Issue.Uop.shift = 112
Issue.Uop.sign = 10
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 3076
Issue.Uop.store = 1721
Issue.Uop.prefetch = 0
Issue.Uop.call = 241
Issue.Uop.ret = 169
Issue.Uop.jump = 183
Issue.Uop.branch = 2208
Issue.Uop.ibranch = 176
Issue.Uop.syscall = 19
Issue.Integer = 11696
Issue.Logic = 1564
Issue.FloatingPoint = 0
Issue.Memory = 4797
Issue.Ctrl = 2977
Issue.WndSwitch = 410
Issue.Total = 21138
Issue.IPC = 0.2532
Issue.DutyCycle = 0.06331

; Commit stage
Commit.Uop.nop = 13
Commit.Uop.move = 578
Commit.Uop.add = 1836
Commit.Uop.sub = 2198
Commit.Uop.mult = 22
Commit.Uop.div = 5
Commit.Uop.effaddr = 4492
Commit.Uop.and = 1082
Commit.Uop.or = 49
Commit.Uop.xor = 160
Commit.Uop.not = 1
Commit.Uop.shift = 98
Commit.Uop.sign = 10
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 2809
Commit.Uop.store = 1721
Commit.Uop.prefetch = 0
Commit.Uop.call = 172
Commit.Uop.ret = 165
Commit.Uop.jump = 102
Commit.Uop.branch = 2141
Commit.Uop.ibranch = 109
Commit.Uop.syscall = 18
Commit.Integer = 9131
Commit.Logic = 1400
Commit.FloatingPoint = 0
Commit.Memory = 4530
Commit.Ctrl = 2689
Commit.WndSwitch = 337
Commit.Total = 17781
Commit.IPC = 0.213
Commit.DutyCycle = 0.05325

; Committed branches
Commit.Branches = 2689
Commit.Squashed = 9486
Commit.Mispred = 721
Commit.PredAcc = 0.7319

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point/XMM register file)
;    Size - Available size
;    Reads, Writes - Accesses to the structure


; Statistics for core 5 - thread 0
[ Core 5 Thread 0 ]

; Dispatch stage
Dispatch.Uop.nop = 127
Dispatch.Uop.move = 1269
Dispatch.Uop.add = 2622
Dispatch.Uop.sub = 3472
Dispatch.Uop.mult = 30
Dispatch.Uop.div = 10
Dispatch.Uop.effaddr = 7095
Dispatch.Uop.and = 1477
Dispatch.Uop.or = 91
Dispatch.Uop.xor = 277
Dispatch.Uop.not = 3
Dispatch.Uop.shift = 167
Dispatch.Uop.sign = 26
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 4099
Dispatch.Uop.store = 2697
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 292
Dispatch.Uop.ret = 227
Dispatch.Uop.jump = 224
Dispatch.Uop.branch = 2857
Dispatch.Uop.ibranch = 185
Dispatch.Uop.syscall = 20
Dispatch.Integer = 14498
Dispatch.Logic = 2041
Dispatch.FloatingPoint = 0
Dispatch.Memory = 6796
Dispatch.Ctrl = 3785
Dispatch.WndSwitch = 519
Dispatch.Total = 27267
Dispatch.IPC = 0.3266
Dispatch.DutyCycle = 0.08166

; Issue stage
Issue.Uop.nop = 85
Issue.Uop.move = 883
Issue.Uop.add = 2284
Issue.Uop.sub = 2721
Issue.Uop.mult = 23
Issue.Uop.div = 6
Issue.Uop.effaddr = 5779
Issue.Uop.and = 1176
Issue.Uop.or = 55
Issue.Uop.xor = 210
Issue.Uop.not = 1
Issue.Uop.shift = 112
Issue.Uop.sign = 10
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 3076
Issue.Uop.store = 1721
Issue.Uop.prefetch = 0
Issue.Uop.call = 241
Issue.Uop.ret = 169
Issue.Uop.jump = 183
Issue.Uop.branch = 2208
Issue.Uop.ibranch = 176
Issue.Uop.syscall = 19
Issue.Integer = 11696
Issue.Logic = 1564
Issue.FloatingPoint = 0
Issue.Memory = 4797
Issue.Ctrl = 2977
Issue.WndSwitch = 410
Issue.Total = 21138
Issue.IPC = 0.2532
Issue.DutyCycle = 0.06331

; Commit stage
Commit.Uop.nop = 13
Commit.Uop.move = 578
Commit.Uop.add = 1836
Commit.Uop.sub = 2198
Commit.Uop.mult = 22
Commit.Uop.div = 5
Commit.Uop.effaddr = 4492
Commit.Uop.and = 1082
Commit.Uop.or = 49
Commit.Uop.xor = 160
Commit.Uop.not = 1
Commit.Uop.shift = 98
Commit.Uop.sign = 10
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 2809
Commit.Uop.store = 1721
Commit.Uop.prefetch = 0
Commit.Uop.call = 172
Commit.Uop.ret = 165
Commit.Uop.jump = 102
Commit.Uop.branch = 2141
Commit.Uop.ibranch = 109
Commit.Uop.syscall = 18
Commit.Integer = 9131
Commit.Logic = 1400
Commit.FloatingPoint = 0
Commit.Memory = 4530
Commit.Ctrl = 2689
Commit.WndSwitch = 337
Commit.Total = 17781
Commit.IPC = 0.213
Commit.DutyCycle = 0.05325

; Committed branches
Commit.Branches = 2689
Commit.Squashed = 9486
Commit.Mispred = 721
Commit.PredAcc = 0.7319

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, integer/floating-point/XMM register file,
; and renaming table)
ROB.Size = 64
ROB.Reads = 17781
ROB.Writes = 27267
IQ.Size = 40
IQ.Reads = 16341
IQ.Writes = 20471
LSQ.Size = 20
LSQ.Reads = 4797
LSQ.Writes = 6796
RF_Int.Size = 80
RF_Int.Reads = 24017
RF_Int.Writes = 15531
RF_Fp.Size = 40
RF_Fp.Reads = 0
RF_Fp.Writes = 0
RF_Xmm.Size = 40
RF_Xmm.Reads = 0
RF_Xmm.Writes = 0
RAT.IntReads = 31435
RAT.IntWrites = 18029
RAT.FpReads = 0
RAT.FpWrites = 0
RAT.XmmReads = 0
RAT.XmmWrites = 0
BTB.Reads = 4034
BTB.Writes = 2689


; Statistics for core 6
[ Core 6 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 5004
fu.IntAdd.Denied = 16
fu.IntAdd.WaitingTime = 0.006395
fu.IntMult.Accesses = 23
fu.IntMult.Denied = 0
fu.IntMult.WaitingTime = 0
fu.IntDiv.Accesses = 6
fu.IntDiv.Denied = 0
fu.IntDiv.WaitingTime = 0
fu.EffAddr.Accesses = 5768
fu.EffAddr.Denied = 788
fu.EffAddr.WaitingTime = 0.1122
fu.Logic.Accesses = 1564
fu.Logic.Denied = 39
fu.Logic.WaitingTime = 0.07673
fu.FloatSimple.Accesses = 0
fu.FloatSimple.Denied = 0
fu.FloatSimple.WaitingTime = 0
fu.FloatAdd.Accesses = 0
fu.FloatAdd.Denied = 0
fu.FloatAdd.WaitingTime = 0
fu.FloatCompare.Accesses = 0
fu.FloatCompare.Denied = 0
fu.FloatCompare.WaitingTime = 0
fu.FloatMult.Accesses = 0
fu.FloatMult.Denied = 0
fu.FloatMult.WaitingTime = 0
fu.FloatDiv.Accesses = 0
fu.FloatDiv.Denied = 0
fu.FloatDiv.WaitingTime = 0
fu.FloatComplex.Accesses = 0
fu.FloatComplex.Denied = 0
fu.FloatComplex.WaitingTime = 0
fu.XmmIntAdd.Accesses = 0
fu.XmmIntAdd.Denied = 0
fu.XmmIntAdd.WaitingTime = 0
fu.XmmIntMult.Accesses = 0
fu.XmmIntMult.Denied = 0
fu.XmmIntMult.WaitingTime = 0
fu.XmmIntDiv.Accesses = 0
fu.XmmIntDiv.Denied = 0
fu.XmmIntDiv.WaitingTime = 0
fu.XmmLogic.Accesses = 0
fu.XmmLogic.Denied = 0
fu.XmmLogic.WaitingTime = 0
fu.XmmFloatAdd.Accesses = 0
fu.XmmFloatAdd.Denied = 0
fu.XmmFloatAdd.WaitingTime = 0
fu.XmmFloatCompare.Accesses = 0
fu.XmmFloatCompare.Denied = 0
fu.XmmFloatCompare.WaitingTime = 0
fu.XmmFloatMult.Accesses = 0
fu.XmmFloatMult.Denied = 0
fu.XmmFloatMult.WaitingTime = 0
fu.XmmFloatDiv.Accesses = 0
fu.XmmFloatDiv.Denied = 0
fu.XmmFloatDiv.WaitingTime = 0
fu.XmmFloatConv.Accesses = 0
fu.XmmFloatConv.Denied = 0
fu.XmmFloatConv.WaitingTime = 0
fu.XmmFloatComplex.Accesses = 0
fu.XmmFloatComplex.Denied = 0
fu.XmmFloatComplex.WaitingTime = 0

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 17781
Dispatch.Stall.spec = 9426
Dispatch.Stall.uop_queue = 276698
Dispatch.Stall.rob = 19271
Dispatch.Stall.iq = 506
Dispatch.Stall.lsq = 563
Dispatch.Stall.rename = 0
Dispatch.Stall.ctx = 9071

; Dispatch stage
Dispatch.Uop.nop = 126
Dispatch.Uop.move = 1266
Dispatch.Uop.add = 2609
Dispatch.Uop.sub = 3464
Dispatch.Uop.mult = 30
Dispatch.Uop.div = 10
Dispatch.Uop.effaddr = 7066
Dispatch.Uop.and = 1475
Dispatch.Uop.or = 90
Dispatch.Uop.xor = 273
Dispatch.Uop.not = 4
Dispatch.Uop.shift = 173
Dispatch.Uop.sign = 28
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 4098
Dispatch.Uop.store = 2702
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 292
Dispatch.Uop.ret = 224
Dispatch.Uop.jump = 227
Dispatch.Uop.branch = 2837
Dispatch.Uop.ibranch = 193
Dispatch.Uop.syscall = 20
Dispatch.Integer = 14445
Dispatch.Logic = 2043
Dispatch.FloatingPoint = 0
Dispatch.Memory = 6800
Dispatch.Ctrl = 3773
Dispatch.WndSwitch = 516
Dispatch.Total = 27207
Dispatch.IPC = 0.3259
Dispatch.DutyCycle = 0.08148

; Issue stage
Issue.Uop.nop = 85
Issue.Uop.move = 879
Issue.Uop.add = 2285
Issue.Uop.sub = 2719
Issue.Uop.mult = 23
Issue.Uop.div = 6
Issue.Uop.effaddr = 5768
Issue.Uop.and = 1176
Issue.Uop.or = 55
Issue.Uop.xor = 210
Issue.Uop.not = 1
Issue.Uop.shift = 112
Issue.Uop.sign = 10
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 3083
Issue.Uop.store = 1721
Issue.Uop.prefetch = 0
Issue.Uop.call = 240
Issue.Uop.ret = 170
Issue.Uop.jump = 184
Issue.Uop.branch = 2205
Issue.Uop.ibranch = 185
Issue.Uop.syscall = 19
Issue.Integer = 11680
Issue.Logic = 1564
Issue.FloatingPoint = 0
Issue.Memory = 4804
Issue.Ctrl = 2984
Issue.WndSwitch = 410
Issue.Total = 21136
Issue.IPC = 0.2532
Issue.DutyCycle = 0.0633

; Commit stage
Commit.Uop.nop = 13
Commit.Uop.move = 578
Commit.Uop.add = 1836
Commit.Uop.sub = 2198
Commit.Uop.mult = 22
Commit.Uop.div = 5
Commit.Uop.effaddr = 4492
Commit.Uop.and = 1082
Commit.Uop.or = 49
Commit.Uop.xor = 160
Commit.Uop.not = 1
Commit.Uop.shift = 98
Commit.Uop.sign = 10
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 2809
Commit.Uop.store = 1721
Commit.Uop.prefetch = 0
Commit.Uop.call = 172
Commit.Uop.ret = 165
Commit.Uop.jump = 102
Commit.Uop.branch = 2141
Commit.Uop.ibranch = 109
Commit.Uop.syscall = 18
Commit.Integer = 9131
Commit.Logic = 1400
Commit.FloatingPoint = 0
Commit.Memory = 4530
Commit.Ctrl = 2689
Commit.WndSwitch = 337
Commit.Total = 17781
Commit.IPC = 0.213
Commit.DutyCycle = 0.05325

; Committed branches
Commit.Branches = 2689
Commit.Squashed = 9426
Commit.Mispred = 715
Commit.PredAcc = 0.7341

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point/XMM register file)
;    Size - Available size
;    Reads, Writes - Accesses to the structure


; Statistics for core 6 - thread 0
[ Core 6 Thread 0 ]

; Dispatch stage
Dispatch.Uop.nop = 126
Dispatch.Uop.move = 1266
Dispatch.Uop.add = 2609
Dispatch.Uop.sub = 3464
Dispatch.Uop.mult = 30
Dispatch.Uop.div = 10
Dispatch.Uop.effaddr = 7066
Dispatch.Uop.and = 1475
Dispatch.Uop.or = 90
Dispatch.Uop.xor = 273
Dispatch.Uop.not = 4
Dispatch.Uop.shift = 173
Dispatch.Uop.sign = 28
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 4098
Dispatch.Uop.store = 2702
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 292
Dispatch.Uop.ret = 224
Dispatch.Uop.jump = 227
Dispatch.Uop.branch = 2837
Dispatch.Uop.ibranch = 193
Dispatch.Uop.syscall = 20
Dispatch.Integer = 14445
Dispatch.Logic = 2043
Dispatch.FloatingPoint = 0
Dispatch.Memory = 6800
Dispatch.Ctrl = 3773
Dispatch.WndSwitch = 516
Dispatch.Total = 27207
Dispatch.IPC = 0.3259
Dispatch.DutyCycle = 0.08148

; Issue stage
Issue.Uop.nop = 85
Issue.Uop.move = 879
Issue.Uop.add = 2285
Issue.Uop.sub = 2719
Issue.Uop.mult = 23
Issue.Uop.div = 6
Issue.Uop.effaddr = 5768
Issue.Uop.and = 1176
Issue.Uop.or = 55
Issue.Uop.xor = 210
Issue.Uop.not = 1
Issue.Uop.shift = 112
Issue.Uop.sign = 10
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 3083
Issue.Uop.store = 1721
Issue.Uop.prefetch = 0
Issue.Uop.call = 240
Issue.Uop.ret = 170
Issue.Uop.jump = 184
Issue.Uop.branch = 2205
Issue.Uop.ibranch = 185
Issue.Uop.syscall = 19
Issue.Integer = 11680
Issue.Logic = 1564
Issue.FloatingPoint = 0
Issue.Memory = 4804
Issue.Ctrl = 2984
Issue.WndSwitch = 410
Issue.Total = 21136
Issue.IPC = 0.2532
Issue.DutyCycle = 0.0633

; Commit stage
Commit.Uop.nop = 13
Commit.Uop.move = 578
Commit.Uop.add = 1836
Commit.Uop.sub = 2198
Commit.Uop.mult = 22
Commit.Uop.div = 5
Commit.Uop.effaddr = 4492
Commit.Uop.and = 1082
Commit.Uop.or = 49
Commit.Uop.xor = 160
Commit.Uop.not = 1
Commit.Uop.shift = 98
Commit.Uop.sign = 10
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 2809
Commit.Uop.store = 1721
Commit.Uop.prefetch = 0
Commit.Uop.call = 172
Commit.Uop.ret = 165
Commit.Uop.jump = 102
Commit.Uop.branch = 2141
Commit.Uop.ibranch = 109
Commit.Uop.syscall = 18
Commit.Integer = 9131
Commit.Logic = 1400
Commit.FloatingPoint = 0
Commit.Memory = 4530
Commit.Ctrl = 2689
Commit.WndSwitch = 337
Commit.Total = 17781
Commit.IPC = 0.213
Commit.DutyCycle = 0.05325

; Committed branches
Commit.Branches = 2689
Commit.Squashed = 9426
Commit.Mispred = 715
Commit.PredAcc = 0.7341

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, integer/floating-point/XMM register file,
; and renaming table)
ROB.Size = 64
ROB.Reads = 17781
ROB.Writes = 27207
IQ.Size = 40
IQ.Reads = 16332
IQ.Writes = 20407
LSQ.Size = 20
LSQ.Reads = 4804
LSQ.Writes = 6800
RF_Int.Size = 80
RF_Int.Reads = 24034
RF_Int.Writes = 15546
RF_Fp.Size = 40
RF_Fp.Reads = 0
RF_Fp.Writes = 0
RF_Xmm.Size = 40
RF_Xmm.Reads = 0
RF_Xmm.Writes = 0
RAT.IntReads = 31373
RAT.IntWrites = 17976
RAT.FpReads = 0
RAT.FpWrites = 0
RAT.XmmReads = 0
RAT.XmmWrites = 0
BTB.Reads = 4002
BTB.Writes = 2689


; Statistics for core 7
[ Core 7 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 4984
fu.IntAdd.Denied = 16
fu.IntAdd.WaitingTime = 0.005417
fu.IntMult.Accesses = 23
fu.IntMult.Denied = 0
fu.IntMult.WaitingTime = 0
fu.IntDiv.Accesses = 6
fu.IntDiv.Denied = 0
fu.IntDiv.WaitingTime = 0
fu.EffAddr.Accesses = 5785
fu.EffAddr.Denied = 774
fu.EffAddr.WaitingTime = 0.1106
fu.Logic.Accesses = 1558
fu.Logic.Denied = 39
fu.Logic.WaitingTime = 0.07702
fu.FloatSimple.Accesses = 0
fu.FloatSimple.Denied = 0
fu.FloatSimple.WaitingTime = 0
fu.FloatAdd.Accesses = 0
fu.FloatAdd.Denied = 0
fu.FloatAdd.WaitingTime = 0
fu.FloatCompare.Accesses = 0
fu.FloatCompare.Denied = 0
fu.FloatCompare.WaitingTime = 0
fu.FloatMult.Accesses = 0
fu.FloatMult.Denied = 0
fu.FloatMult.WaitingTime = 0
fu.FloatDiv.Accesses = 0
fu.FloatDiv.Denied = 0
fu.FloatDiv.WaitingTime = 0
fu.FloatComplex.Accesses = 0
fu.FloatComplex.Denied = 0
fu.FloatComplex.WaitingTime = 0
fu.XmmIntAdd.Accesses = 0
fu.XmmIntAdd.Denied = 0
fu.XmmIntAdd.WaitingTime = 0
fu.XmmIntMult.Accesses = 0
fu.XmmIntMult.Denied = 0
fu.XmmIntMult.WaitingTime = 0
fu.XmmIntDiv.Accesses = 0
fu.XmmIntDiv.Denied = 0
fu.XmmIntDiv.WaitingTime = 0
fu.XmmLogic.Accesses = 0
fu.XmmLogic.Denied = 0
fu.XmmLogic.WaitingTime = 0
fu.XmmFloatAdd.Accesses = 0
fu.XmmFloatAdd.Denied = 0
fu.XmmFloatAdd.WaitingTime = 0
fu.XmmFloatCompare.Accesses = 0
fu.XmmFloatCompare.Denied = 0
fu.XmmFloatCompare.WaitingTime = 0
fu.XmmFloatMult.Accesses = 0
fu.XmmFloatMult.Denied = 0
fu.XmmFloatMult.WaitingTime = 0
fu.XmmFloatDiv.Accesses = 0
fu.XmmFloatDiv.Denied = 0
fu.XmmFloatDiv.WaitingTime = 0
fu.XmmFloatConv.Accesses = 0
fu.XmmFloatConv.Denied = 0
fu.XmmFloatConv.WaitingTime = 0
fu.XmmFloatComplex.Accesses = 0
fu.XmmFloatComplex.Denied = 0
fu.XmmFloatComplex.WaitingTime = 0

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 17781
Dispatch.Stall.spec = 9373
Dispatch.Stall.uop_queue = 269325
Dispatch.Stall.rob = 20821
Dispatch.Stall.iq = 34
Dispatch.Stall.lsq = 563
Dispatch.Stall.rename = 0
Dispatch.Stall.ctx = 15419

; Dispatch stage
Dispatch.Uop.nop = 128
Dispatch.Uop.move = 1270
Dispatch.Uop.add = 2602
Dispatch.Uop.sub = 3452
Dispatch.Uop.mult = 30
Dispatch.Uop.div = 10
Dispatch.Uop.effaddr = 7072
Dispatch.Uop.and = 1468
Dispatch.Uop.or = 91
Dispatch.Uop.xor = 274
Dispatch.Uop.not = 4
Dispatch.Uop.shift = 170
Dispatch.Uop.sign = 27
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 4087
Dispatch.Uop.store = 2694
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 291
Dispatch.Uop.ret = 225
Dispatch.Uop.jump = 224
Dispatch.Uop.branch = 2830
Dispatch.Uop.ibranch = 185
Dispatch.Uop.syscall = 20
Dispatch.Integer = 14436
Dispatch.Logic = 2034
Dispatch.FloatingPoint = 0
Dispatch.Memory = 6781
Dispatch.Ctrl = 3755
Dispatch.WndSwitch = 516
Dispatch.Total = 27154
Dispatch.IPC = 0.3253
Dispatch.DutyCycle = 0.08132

; Issue stage
Issue.Uop.nop = 87
Issue.Uop.move = 872
Issue.Uop.add = 2275
Issue.Uop.sub = 2709
Issue.Uop.mult = 23
Issue.Uop.div = 6
Issue.Uop.effaddr = 5785
Issue.Uop.and = 1172
Issue.Uop.or = 56
Issue.Uop.xor = 210
Issue.Uop.not = 1
Issue.Uop.shift = 109
Issue.Uop.sign = 10
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 3079
Issue.Uop.store = 1721
Issue.Uop.prefetch = 0
Issue.Uop.call = 239
Issue.Uop.ret = 169
Issue.Uop.jump = 184
Issue.Uop.branch = 2203
Issue.Uop.ibranch = 176
Issue.Uop.syscall = 19
Issue.Integer = 11670
Issue.Logic = 1558
Issue.FloatingPoint = 0
Issue.Memory = 4800
Issue.Ctrl = 2971
Issue.WndSwitch = 408
Issue.Total = 21105
Issue.IPC = 0.2528
Issue.DutyCycle = 0.06321

; Commit stage
Commit.Uop.nop = 13
Commit.Uop.move = 578
Commit.Uop.add = 1836
Commit.Uop.sub = 2198
Commit.Uop.mult = 22
Commit.Uop.div = 5
Commit.Uop.effaddr = 4492
Commit.Uop.and = 1082
Commit.Uop.or = 49
Commit.Uop.xor = 160
Commit.Uop.not = 1
Commit.Uop.shift = 98
Commit.Uop.sign = 10
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 2809
Commit.Uop.store = 1721
Commit.Uop.prefetch = 0
Commit.Uop.call = 172
Commit.Uop.ret = 165
Commit.Uop.jump = 102
Commit.Uop.branch = 2141
Commit.Uop.ibranch = 109
Commit.Uop.syscall = 18
Commit.Integer = 9131
Commit.Logic = 1400
Commit.FloatingPoint = 0
Commit.Memory = 4530
Commit.Ctrl = 2689
Commit.WndSwitch = 337
Commit.Total = 17781
Commit.IPC = 0.213
Commit.DutyCycle = 0.05325

; Committed branches
Commit.Branches = 2689
Commit.Squashed = 9373
Commit.Mispred = 716
Commit.PredAcc = 0.7337

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point/XMM register file)
;    Size - Available size
;    Reads, Writes - Accesses to the structure


; Statistics for core 7 - thread 0
[ Core 7 Thread 0 ]

; Dispatch stage
Dispatch.Uop.nop = 128
Dispatch.Uop.move = 1270
Dispatch.Uop.add = 2602
Dispatch.Uop.sub = 3452
Dispatch.Uop.mult = 30
Dispatch.Uop.div = 10
Dispatch.Uop.effaddr = 7072
Dispatch.Uop.and = 1468
Dispatch.Uop.or = 91
Dispatch.Uop.xor = 274
Dispatch.Uop.not = 4
Dispatch.Uop.shift = 170
Dispatch.Uop.sign = 27
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 4087
Dispatch.Uop.store = 2694
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 291
Dispatch.Uop.ret = 225
Dispatch.Uop.jump = 224
Dispatch.Uop.branch = 2830
Dispatch.Uop.ibranch = 185
Dispatch.Uop.syscall = 20
Dispatch.Integer = 14436
Dispatch.Logic = 2034
Dispatch.FloatingPoint = 0
Dispatch.Memory = 6781
Dispatch.Ctrl = 3755
Dispatch.WndSwitch = 516
Dispatch.Total = 27154
Dispatch.IPC = 0.3253
Dispatch.DutyCycle = 0.08132

; Issue stage
Issue.Uop.nop = 87
Issue.Uop.move = 872
Issue.Uop.add = 2275
Issue.Uop.sub = 2709
Issue.Uop.mult = 23
Issue.Uop.div = 6
Issue.Uop.effaddr = 5785
Issue.Uop.and = 1172
Issue.Uop.or = 56
Issue.Uop.xor = 210
Issue.Uop.not = 1
Issue.Uop.shift = 109
Issue.Uop.sign = 10
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 3079
Issue.Uop.store = 1721
Issue.Uop.prefetch = 0
Issue.Uop.call = 239
Issue.Uop.ret = 169
Issue.Uop.jump = 184
Issue.Uop.branch = 2203
Issue.Uop.ibranch = 176
Issue.Uop.syscall = 19
Issue.Integer = 11670
Issue.Logic = 1558
Issue.FloatingPoint = 0
Issue.Memory = 4800
Issue.Ctrl = 2971
Issue.WndSwitch = 408
Issue.Total = 21105
Issue.IPC = 0.2528
Issue.DutyCycle = 0.06321

; Commit stage
Commit.Uop.nop = 13
Commit.Uop.move = 578
Commit.Uop.add = 1836
Commit.Uop.sub = 2198
Commit.Uop.mult = 22
Commit.Uop.div = 5
Commit.Uop.effaddr = 4492
Commit.Uop.and = 1082
Commit.Uop.or = 49
Commit.Uop.xor = 160
Commit.Uop.not = 1
Commit.Uop.shift = 98
Commit.Uop.sign = 10
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 2809
Commit.Uop.store = 1721
Commit.Uop.prefetch = 0
Commit.Uop.call = 172
Commit.Uop.ret = 165
Commit.Uop.jump = 102
Commit.Uop.branch = 2141
Commit.Uop.ibranch = 109
Commit.Uop.syscall = 18
Commit.Integer = 9131
Commit.Logic = 1400
Commit.FloatingPoint = 0
Commit.Memory = 4530
Commit.Ctrl = 2689
Commit.WndSwitch = 337
Commit.Total = 17781
Commit.IPC = 0.213
Commit.DutyCycle = 0.05325

; Committed branches
Commit.Branches = 2689
Commit.Squashed = 9373
Commit.Mispred = 716
Commit.PredAcc = 0.7337

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, integer/floating-point/XMM register file,
; and renaming table)
ROB.Size = 64
ROB.Reads = 17781
ROB.Writes = 27154
IQ.Size = 40
IQ.Reads = 16305
IQ.Writes = 20373
LSQ.Size = 20
LSQ.Reads = 4800
LSQ.Writes = 6781
RF_Int.Size = 80
RF_Int.Reads = 23988
RF_Int.Writes = 15513
RF_Fp.Size = 40
RF_Fp.Reads = 0
RF_Fp.Writes = 0
RF_Xmm.Size = 40
RF_Xmm.Reads = 0
RF_Xmm.Writes = 0
RAT.IntReads = 31295
RAT.IntWrites = 17961
RAT.FpReads = 0
RAT.FpWrites = 0
RAT.XmmReads = 0
RAT.XmmWrites = 0
BTB.Reads = 4012
BTB.Writes = 2689

