# Verilog-NOT
This trove consists of verilog code,RTL,simulation output,testbench of NOT gate in all three levels of modeling(gate level,data flow and behavioral model)

ginv - gate level verilog code

ginvtest - gate level testbench

ginv simulation - gate level simulation output

ginv.pdf - gate level RTL structure

dinv - data flow verilog code

dinvtest - data flow testbench

dinv simulation - data flow simulation output

dinv.pdf - data flow RTL structure

ex - behavioral level verilog code

check_no - behavioral level testbench

bnor simulation - behavioral level simulation output

bnor.pdf - behavioral level RTL structure
