# Register-File-verilog-Xininx
8Ã—8 Register File implemented in Verilog HDL with testbench verification using Xilinx Vivado.
