{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1689135033976 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1689135033978 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 12 12:10:26 2023 " "Processing started: Wed Jul 12 12:10:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1689135033978 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1689135033978 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LAB2 -c LAB2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LAB2 -c LAB2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1689135033980 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1689135034535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2.v 4 4 " "Found 4 design units, including 4 entities, in source file lab2.v" { { "Info" "ISGN_ENTITY_NAME" "1 LAB2 " "Found entity 1: LAB2" {  } { { "LAB2.v" "" { Text "D:/FPGA/LAB2/LAB2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689135034594 ""} { "Info" "ISGN_ENTITY_NAME" "2 timer " "Found entity 2: timer" {  } { { "LAB2.v" "" { Text "D:/FPGA/LAB2/LAB2.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689135034594 ""} { "Info" "ISGN_ENTITY_NAME" "3 seg_decoder " "Found entity 3: seg_decoder" {  } { { "LAB2.v" "" { Text "D:/FPGA/LAB2/LAB2.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689135034594 ""} { "Info" "ISGN_ENTITY_NAME" "4 two_digit_seg " "Found entity 4: two_digit_seg" {  } { { "LAB2.v" "" { Text "D:/FPGA/LAB2/LAB2.v" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689135034594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689135034594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.v 1 1 " "Found 1 design units, including 1 entities, in source file add.v" { { "Info" "ISGN_ENTITY_NAME" "1 add " "Found entity 1: add" {  } { { "add.v" "" { Text "D:/FPGA/LAB2/add.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689135034596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689135034596 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LAB2 " "Elaborating entity \"LAB2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1689135034797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:Timer " "Elaborating entity \"timer\" for hierarchy \"timer:Timer\"" {  } { { "LAB2.v" "Timer" { Text "D:/FPGA/LAB2/LAB2.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689135034808 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LAB2.v(30) " "Verilog HDL assignment warning at LAB2.v(30): truncated value with size 32 to match size of target (6)" {  } { { "LAB2.v" "" { Text "D:/FPGA/LAB2/LAB2.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1689135034809 "|LAB2|timer:Timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 LAB2.v(33) " "Verilog HDL assignment warning at LAB2.v(33): truncated value with size 32 to match size of target (8)" {  } { { "LAB2.v" "" { Text "D:/FPGA/LAB2/LAB2.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1689135034810 "|LAB2|timer:Timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 LAB2.v(36) " "Verilog HDL assignment warning at LAB2.v(36): truncated value with size 32 to match size of target (8)" {  } { { "LAB2.v" "" { Text "D:/FPGA/LAB2/LAB2.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1689135034810 "|LAB2|timer:Timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 LAB2.v(46) " "Verilog HDL assignment warning at LAB2.v(46): truncated value with size 32 to match size of target (26)" {  } { { "LAB2.v" "" { Text "D:/FPGA/LAB2/LAB2.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1689135034810 "|LAB2|timer:Timer"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "flag\[31\] LAB2.v(25) " "Can't resolve multiple constant drivers for net \"flag\[31\]\" at LAB2.v(25)" {  } { { "LAB2.v" "" { Text "D:/FPGA/LAB2/LAB2.v" 25 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689135034817 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "LAB2.v(26) " "Constant driver at LAB2.v(26)" {  } { { "LAB2.v" "" { Text "D:/FPGA/LAB2/LAB2.v" 26 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Quartus II" 0 -1 1689135034817 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "flag\[30\] LAB2.v(25) " "Can't resolve multiple constant drivers for net \"flag\[30\]\" at LAB2.v(25)" {  } { { "LAB2.v" "" { Text "D:/FPGA/LAB2/LAB2.v" 25 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689135034817 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "flag\[29\] LAB2.v(25) " "Can't resolve multiple constant drivers for net \"flag\[29\]\" at LAB2.v(25)" {  } { { "LAB2.v" "" { Text "D:/FPGA/LAB2/LAB2.v" 25 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689135034817 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "flag\[28\] LAB2.v(25) " "Can't resolve multiple constant drivers for net \"flag\[28\]\" at LAB2.v(25)" {  } { { "LAB2.v" "" { Text "D:/FPGA/LAB2/LAB2.v" 25 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689135034817 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "flag\[27\] LAB2.v(25) " "Can't resolve multiple constant drivers for net \"flag\[27\]\" at LAB2.v(25)" {  } { { "LAB2.v" "" { Text "D:/FPGA/LAB2/LAB2.v" 25 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689135034817 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "flag\[26\] LAB2.v(25) " "Can't resolve multiple constant drivers for net \"flag\[26\]\" at LAB2.v(25)" {  } { { "LAB2.v" "" { Text "D:/FPGA/LAB2/LAB2.v" 25 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689135034817 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "flag\[25\] LAB2.v(25) " "Can't resolve multiple constant drivers for net \"flag\[25\]\" at LAB2.v(25)" {  } { { "LAB2.v" "" { Text "D:/FPGA/LAB2/LAB2.v" 25 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689135034817 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "flag\[24\] LAB2.v(25) " "Can't resolve multiple constant drivers for net \"flag\[24\]\" at LAB2.v(25)" {  } { { "LAB2.v" "" { Text "D:/FPGA/LAB2/LAB2.v" 25 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689135034817 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "flag\[23\] LAB2.v(25) " "Can't resolve multiple constant drivers for net \"flag\[23\]\" at LAB2.v(25)" {  } { { "LAB2.v" "" { Text "D:/FPGA/LAB2/LAB2.v" 25 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689135034818 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "flag\[22\] LAB2.v(25) " "Can't resolve multiple constant drivers for net \"flag\[22\]\" at LAB2.v(25)" {  } { { "LAB2.v" "" { Text "D:/FPGA/LAB2/LAB2.v" 25 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689135034818 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "flag\[21\] LAB2.v(25) " "Can't resolve multiple constant drivers for net \"flag\[21\]\" at LAB2.v(25)" {  } { { "LAB2.v" "" { Text "D:/FPGA/LAB2/LAB2.v" 25 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689135034818 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "flag\[20\] LAB2.v(25) " "Can't resolve multiple constant drivers for net \"flag\[20\]\" at LAB2.v(25)" {  } { { "LAB2.v" "" { Text "D:/FPGA/LAB2/LAB2.v" 25 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689135034818 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "flag\[19\] LAB2.v(25) " "Can't resolve multiple constant drivers for net \"flag\[19\]\" at LAB2.v(25)" {  } { { "LAB2.v" "" { Text "D:/FPGA/LAB2/LAB2.v" 25 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689135034818 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "flag\[18\] LAB2.v(25) " "Can't resolve multiple constant drivers for net \"flag\[18\]\" at LAB2.v(25)" {  } { { "LAB2.v" "" { Text "D:/FPGA/LAB2/LAB2.v" 25 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689135034818 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "flag\[17\] LAB2.v(25) " "Can't resolve multiple constant drivers for net \"flag\[17\]\" at LAB2.v(25)" {  } { { "LAB2.v" "" { Text "D:/FPGA/LAB2/LAB2.v" 25 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689135034818 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "flag\[16\] LAB2.v(25) " "Can't resolve multiple constant drivers for net \"flag\[16\]\" at LAB2.v(25)" {  } { { "LAB2.v" "" { Text "D:/FPGA/LAB2/LAB2.v" 25 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689135034818 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "flag\[15\] LAB2.v(25) " "Can't resolve multiple constant drivers for net \"flag\[15\]\" at LAB2.v(25)" {  } { { "LAB2.v" "" { Text "D:/FPGA/LAB2/LAB2.v" 25 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689135034818 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "flag\[14\] LAB2.v(25) " "Can't resolve multiple constant drivers for net \"flag\[14\]\" at LAB2.v(25)" {  } { { "LAB2.v" "" { Text "D:/FPGA/LAB2/LAB2.v" 25 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1689135034818 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "timer:Timer " "Can't elaborate user hierarchy \"timer:Timer\"" {  } { { "LAB2.v" "Timer" { Text "D:/FPGA/LAB2/LAB2.v" 8 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1689135034818 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 20 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4656 " "Peak virtual memory: 4656 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1689135034936 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jul 12 12:10:34 2023 " "Processing ended: Wed Jul 12 12:10:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1689135034936 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1689135034936 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1689135034936 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1689135034936 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 22 s 4 s " "Quartus II Full Compilation was unsuccessful. 22 errors, 4 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1689135035558 ""}
