#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Fri Jan 17 10:48:00 2025
# Process ID: 9724
# Current directory: C:/Users/Mark/Desktop/review/VHDL/osci_ipc
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7340 C:\Users\Mark\Desktop\review\VHDL\osci_ipc\osci_ipc.xpr
# Log file: C:/Users/Mark/Desktop/review/VHDL/osci_ipc/vivado.log
# Journal file: C:/Users/Mark/Desktop/review/VHDL/osci_ipc\vivado.jou
# Running On: DESKTOP-IIQHOR6, OS: Windows, CPU Frequency: 3800 MHz, CPU Physical cores: 16, Host memory: 34282 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Mark/Desktop/review/VHDL/osci_ipc/osci_ipc.xpr
update_compile_order -fileset sources_1
launch_simulation
source osci_ipc_tb.tcl
export_ip_user_files -of_objects  [get_files C:/Users/Mark/Desktop/review/VHDL/osci_ipc/osci_ipc.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci] -no_script -reset -force -quiet
remove_files  -fileset dds_compiler_0 C:/Users/Mark/Desktop/review/VHDL/osci_ipc/osci_ipc.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci
file delete -force C:/Users/Mark/Desktop/review/VHDL/osci_ipc/osci_ipc.srcs/sources_1/ip/dds_compiler_0
file delete -force c:/Users/Mark/Desktop/review/VHDL/osci_ipc/osci_ipc.gen/sources_1/ip/dds_compiler_0
create_ip -name dds_compiler -vendor xilinx.com -library ip -version 6.0 -module_name dds_compiler_0
set_property -dict [list CONFIG.Parameter_Entry {System_Parameters} CONFIG.Output_Frequency1 {10} CONFIG.Frequency_Resolution {0.4} CONFIG.Noise_Shaping {Auto} CONFIG.Phase_Width {28} CONFIG.Output_Width {8} CONFIG.PINC1 {1100110011001100110011001}] [get_ips dds_compiler_0]
generate_target {instantiation_template} [get_files c:/Users/Mark/Desktop/review/VHDL/osci_ipc/osci_ipc.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci]
generate_target all [get_files  c:/Users/Mark/Desktop/review/VHDL/osci_ipc/osci_ipc.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci]
catch { config_ip_cache -export [get_ips -all dds_compiler_0] }
export_ip_user_files -of_objects [get_files c:/Users/Mark/Desktop/review/VHDL/osci_ipc/osci_ipc.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/Mark/Desktop/review/VHDL/osci_ipc/osci_ipc.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci]
launch_runs dds_compiler_0_synth_1 -jobs 8
wait_on_run dds_compiler_0_synth_1
export_simulation -of_objects [get_files c:/Users/Mark/Desktop/review/VHDL/osci_ipc/osci_ipc.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci] -directory C:/Users/Mark/Desktop/review/VHDL/osci_ipc/osci_ipc.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Mark/Desktop/review/VHDL/osci_ipc/osci_ipc.ip_user_files -ipstatic_source_dir C:/Users/Mark/Desktop/review/VHDL/osci_ipc/osci_ipc.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Mark/Desktop/review/VHDL/osci_ipc/osci_ipc.cache/compile_simlib/modelsim} {questa=C:/Users/Mark/Desktop/review/VHDL/osci_ipc/osci_ipc.cache/compile_simlib/questa} {riviera=C:/Users/Mark/Desktop/review/VHDL/osci_ipc/osci_ipc.cache/compile_simlib/riviera} {activehdl=C:/Users/Mark/Desktop/review/VHDL/osci_ipc/osci_ipc.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
source osci_ipc_tb.tcl
close_sim
