RTL:
`timescale 1ns / 1ps
//Date : 28/03/2025
//Name : Shankhalika Mallick

// DAY-23 FULL ADDER USING DECODER

module FA_DEC(A,B,C,SUM,CARRY);
input A,B,C;
output SUM,CARRY;
reg [7:0] out;
wire [2:0] index;

assign index={A,B,C};
always @(*)
begin
out=8'b0;
out[index]=1;
end

assign SUM=out[1]|out[2]|out[4]|out[7];
assign CARRY=out[3]|out[5]|out[6]|out[7];
endmodule

-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

TESTBENCH:
`include "FA.v"
`timescale 1ns/1ps

module FA_TB();
reg A,B,C;
wire SUM,CARRY;
FA_DEC ob(A,B,C,SUM,CARRY);
initial
begin
    $dumpfile ("FA.vcd");
    $dumpvars(0,FA_TB);
    #5 $display("A\tB\tC\tSUM CARRY");
    #2 $monitor("%b\t%b\t%b\t%b\t%b",A,B,C,SUM,CARRY);
end
initial
begin
    #5 A=1; B=0; C=1;
    #5 A=1; B=1; C=1;
    #5 A=0; B=0; C=1;
    #5 A=1; B=0; C=0;
    #5 A=0; B=0; C=0;
end
endmodule

-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

OUTPUT:
[Running] FA_TB.v
VCD info: dumpfile FA.vcd opened for output.
A	B	C	SUM CARRY
1	0	1	0	1
1	1	1	1	1
0	0	1	1	0
1	0	0	1	0
0	0	0	0	0
[Done] exit with code=0 in 0.694 seconds
