IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 45.57        Core1: 135.61        
Core2: 32.73        Core3: 103.00        
Core4: 27.40        Core5: 137.48        
Core6: 26.03        Core7: 102.29        
Core8: 25.21        Core9: 72.85        
Core10: 14.98        Core11: 134.22        
Core12: 19.75        Core13: 158.51        
Core14: 33.27        Core15: 153.27        
Core16: 27.39        Core17: 115.05        
Core18: 18.97        Core19: 101.63        
Core20: 45.16        Core21: 104.24        
Core22: 28.22        Core23: 107.44        
Core24: 37.53        Core25: 101.65        
Core26: 41.36        Core27: 158.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.58
Socket1: 129.77
DDR read Latency(ns)
Socket0: 27986.75
Socket1: 240.66


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.26        Core1: 140.55        
Core2: 30.80        Core3: 108.75        
Core4: 30.44        Core5: 141.25        
Core6: 32.09        Core7: 103.55        
Core8: 13.46        Core9: 73.25        
Core10: 24.06        Core11: 138.41        
Core12: 23.20        Core13: 163.03        
Core14: 32.24        Core15: 149.02        
Core16: 32.40        Core17: 116.98        
Core18: 29.98        Core19: 104.84        
Core20: 20.51        Core21: 114.31        
Core22: 29.06        Core23: 112.83        
Core24: 47.10        Core25: 112.23        
Core26: 32.26        Core27: 162.09        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.48
Socket1: 133.72
DDR read Latency(ns)
Socket0: 28767.46
Socket1: 244.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.77        Core1: 141.80        
Core2: 32.52        Core3: 109.76        
Core4: 35.26        Core5: 144.81        
Core6: 39.13        Core7: 109.54        
Core8: 23.22        Core9: 73.87        
Core10: 38.70        Core11: 139.12        
Core12: 40.34        Core13: 171.26        
Core14: 43.50        Core15: 158.06        
Core16: 35.24        Core17: 125.65        
Core18: 36.02        Core19: 112.24        
Core20: 34.80        Core21: 122.31        
Core22: 24.74        Core23: 117.15        
Core24: 41.70        Core25: 117.33        
Core26: 40.21        Core27: 169.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.39
Socket1: 139.17
DDR read Latency(ns)
Socket0: 27967.43
Socket1: 239.94


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.13        Core1: 141.98        
Core2: 35.86        Core3: 106.49        
Core4: 37.88        Core5: 142.87        
Core6: 16.81        Core7: 103.93        
Core8: 18.33        Core9: 73.12        
Core10: 24.07        Core11: 140.09        
Core12: 23.15        Core13: 161.67        
Core14: 22.98        Core15: 158.07        
Core16: 36.41        Core17: 119.96        
Core18: 29.05        Core19: 109.06        
Core20: 35.81        Core21: 115.23        
Core22: 26.18        Core23: 109.58        
Core24: 25.19        Core25: 110.96        
Core26: 31.75        Core27: 164.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.62
Socket1: 135.70
DDR read Latency(ns)
Socket0: 27741.85
Socket1: 242.23


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.75        Core1: 142.09        
Core2: 27.88        Core3: 105.48        
Core4: 35.70        Core5: 142.48        
Core6: 34.51        Core7: 108.79        
Core8: 13.67        Core9: 76.57        
Core10: 19.26        Core11: 138.87        
Core12: 24.24        Core13: 162.89        
Core14: 32.54        Core15: 159.28        
Core16: 24.95        Core17: 121.51        
Core18: 29.36        Core19: 113.48        
Core20: 25.45        Core21: 116.66        
Core22: 29.29        Core23: 114.15        
Core24: 25.36        Core25: 114.06        
Core26: 27.61        Core27: 162.06        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.79
Socket1: 136.22
DDR read Latency(ns)
Socket0: 28322.82
Socket1: 241.23


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.08        Core1: 142.25        
Core2: 14.62        Core3: 107.85        
Core4: 37.05        Core5: 142.48        
Core6: 30.08        Core7: 106.81        
Core8: 26.69        Core9: 77.26        
Core10: 23.02        Core11: 137.50        
Core12: 23.62        Core13: 162.89        
Core14: 24.35        Core15: 162.22        
Core16: 28.22        Core17: 119.43        
Core18: 33.85        Core19: 114.00        
Core20: 46.54        Core21: 113.56        
Core22: 32.82        Core23: 112.50        
Core24: 41.85        Core25: 110.82        
Core26: 31.96        Core27: 164.39        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.09
Socket1: 136.36
DDR read Latency(ns)
Socket0: 27903.79
Socket1: 242.11
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.86        Core1: 137.88        
Core2: 31.63        Core3: 126.51        
Core4: 26.63        Core5: 133.46        
Core6: 30.56        Core7: 108.18        
Core8: 28.59        Core9: 59.03        
Core10: 34.53        Core11: 129.02        
Core12: 29.85        Core13: 158.42        
Core14: 13.84        Core15: 164.85        
Core16: 22.61        Core17: 108.24        
Core18: 26.29        Core19: 94.22        
Core20: 22.73        Core21: 107.41        
Core22: 25.66        Core23: 107.63        
Core24: 37.11        Core25: 94.05        
Core26: 36.79        Core27: 162.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.20
Socket1: 130.87
DDR read Latency(ns)
Socket0: 23051.52
Socket1: 240.69


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.92        Core1: 141.12        
Core2: 36.03        Core3: 123.74        
Core4: 33.33        Core5: 135.16        
Core6: 29.94        Core7: 108.20        
Core8: 26.71        Core9: 62.16        
Core10: 26.22        Core11: 126.25        
Core12: 22.43        Core13: 162.72        
Core14: 13.85        Core15: 168.47        
Core16: 22.63        Core17: 105.64        
Core18: 28.93        Core19: 94.14        
Core20: 24.91        Core21: 109.46        
Core22: 16.49        Core23: 105.91        
Core24: 33.72        Core25: 97.54        
Core26: 36.83        Core27: 166.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.01
Socket1: 132.25
DDR read Latency(ns)
Socket0: 23175.25
Socket1: 243.72


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.92        Core1: 156.06        
Core2: 36.57        Core3: 126.37        
Core4: 35.11        Core5: 130.45        
Core6: 35.37        Core7: 104.49        
Core8: 37.35        Core9: 60.01        
Core10: 30.41        Core11: 129.38        
Core12: 23.36        Core13: 158.89        
Core14: 32.02        Core15: 171.72        
Core16: 23.15        Core17: 100.52        
Core18: 39.68        Core19: 92.40        
Core20: 46.15        Core21: 111.73        
Core22: 41.70        Core23: 103.08        
Core24: 20.61        Core25: 93.18        
Core26: 34.09        Core27: 164.09        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 32.57
Socket1: 131.79
DDR read Latency(ns)
Socket0: 24808.97
Socket1: 241.27


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.66        Core1: 157.91        
Core2: 36.98        Core3: 124.56        
Core4: 37.18        Core5: 131.42        
Core6: 30.89        Core7: 104.14        
Core8: 30.13        Core9: 58.81        
Core10: 35.17        Core11: 124.93        
Core12: 26.24        Core13: 161.68        
Core14: 22.08        Core15: 171.76        
Core16: 28.50        Core17: 99.88        
Core18: 30.42        Core19: 94.30        
Core20: 32.80        Core21: 112.69        
Core22: 28.86        Core23: 102.73        
Core24: 13.83        Core25: 95.69        
Core26: 33.42        Core27: 163.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.40
Socket1: 131.89
DDR read Latency(ns)
Socket0: 25456.06
Socket1: 240.45


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.54        Core1: 157.29        
Core2: 30.87        Core3: 125.34        
Core4: 35.16        Core5: 130.75        
Core6: 36.64        Core7: 102.47        
Core8: 34.99        Core9: 60.74        
Core10: 28.70        Core11: 128.86        
Core12: 25.83        Core13: 163.74        
Core14: 17.22        Core15: 171.51        
Core16: 27.62        Core17: 102.90        
Core18: 25.79        Core19: 94.77        
Core20: 28.13        Core21: 114.05        
Core22: 12.65        Core23: 102.09        
Core24: 23.68        Core25: 96.17        
Core26: 22.07        Core27: 165.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.75
Socket1: 132.73
DDR read Latency(ns)
Socket0: 26091.21
Socket1: 240.50


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.40        Core1: 155.71        
Core2: 23.33        Core3: 122.59        
Core4: 35.48        Core5: 129.66        
Core6: 37.39        Core7: 102.92        
Core8: 34.17        Core9: 57.99        
Core10: 30.93        Core11: 129.51        
Core12: 35.84        Core13: 160.18        
Core14: 34.90        Core15: 170.31        
Core16: 14.49        Core17: 102.22        
Core18: 25.94        Core19: 91.59        
Core20: 26.13        Core21: 110.39        
Core22: 24.13        Core23: 99.64        
Core24: 26.63        Core25: 95.83        
Core26: 31.72        Core27: 165.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.40
Socket1: 131.19
DDR read Latency(ns)
Socket0: 25282.38
Socket1: 241.52
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.76        Core1: 138.27        
Core2: 32.92        Core3: 129.85        
Core4: 37.49        Core5: 131.48        
Core6: 33.62        Core7: 86.29        
Core8: 36.20        Core9: 64.47        
Core10: 27.64        Core11: 142.66        
Core12: 34.77        Core13: 156.03        
Core14: 13.85        Core15: 143.23        
Core16: 35.97        Core17: 105.68        
Core18: 34.25        Core19: 95.36        
Core20: 33.03        Core21: 84.86        
Core22: 30.26        Core23: 98.55        
Core24: 24.86        Core25: 96.88        
Core26: 37.39        Core27: 161.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.01
Socket1: 129.68
DDR read Latency(ns)
Socket0: 25538.92
Socket1: 236.42


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.79        Core1: 137.57        
Core2: 30.59        Core3: 127.38        
Core4: 21.89        Core5: 133.20        
Core6: 30.91        Core7: 87.62        
Core8: 41.82        Core9: 63.93        
Core10: 39.32        Core11: 141.40        
Core12: 32.30        Core13: 156.76        
Core14: 33.90        Core15: 141.83        
Core16: 34.13        Core17: 107.57        
Core18: 14.08        Core19: 92.32        
Core20: 28.35        Core21: 82.32        
Core22: 22.72        Core23: 98.95        
Core24: 29.10        Core25: 98.22        
Core26: 29.50        Core27: 159.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.83
Socket1: 128.96
DDR read Latency(ns)
Socket0: 27425.78
Socket1: 236.62


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 46.96        Core1: 137.22        
Core2: 34.63        Core3: 128.74        
Core4: 31.38        Core5: 130.73        
Core6: 32.56        Core7: 85.46        
Core8: 27.84        Core9: 65.49        
Core10: 32.67        Core11: 139.99        
Core12: 39.50        Core13: 155.87        
Core14: 43.93        Core15: 140.04        
Core16: 26.07        Core17: 103.79        
Core18: 42.87        Core19: 94.55        
Core20: 39.98        Core21: 84.07        
Core22: 31.39        Core23: 97.57        
Core24: 39.95        Core25: 97.09        
Core26: 41.89        Core27: 158.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 36.77
Socket1: 128.28
DDR read Latency(ns)
Socket0: 26323.69
Socket1: 239.11


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.54        Core1: 144.21        
Core2: 37.45        Core3: 135.50        
Core4: 33.40        Core5: 133.08        
Core6: 30.08        Core7: 90.17        
Core8: 39.12        Core9: 71.89        
Core10: 29.20        Core11: 151.28        
Core12: 33.53        Core13: 174.87        
Core14: 31.76        Core15: 160.66        
Core16: 14.21        Core17: 103.47        
Core18: 24.45        Core19: 97.37        
Core20: 24.91        Core21: 90.75        
Core22: 28.99        Core23: 102.72        
Core24: 30.16        Core25: 104.68        
Core26: 30.33        Core27: 170.35        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.06
Socket1: 137.70
DDR read Latency(ns)
Socket0: 25216.20
Socket1: 233.99


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.69        Core1: 143.76        
Core2: 30.85        Core3: 136.87        
Core4: 28.30        Core5: 132.43        
Core6: 32.46        Core7: 91.47        
Core8: 31.70        Core9: 71.03        
Core10: 31.56        Core11: 153.35        
Core12: 30.41        Core13: 175.38        
Core14: 28.17        Core15: 162.44        
Core16: 13.15        Core17: 107.35        
Core18: 28.23        Core19: 98.53        
Core20: 31.78        Core21: 93.66        
Core22: 27.48        Core23: 104.71        
Core24: 28.03        Core25: 105.76        
Core26: 29.76        Core27: 170.46        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.72
Socket1: 138.72
DDR read Latency(ns)
Socket0: 25736.87
Socket1: 232.05


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 46.87        Core1: 140.60        
Core2: 41.37        Core3: 132.15        
Core4: 33.93        Core5: 134.73        
Core6: 33.46        Core7: 88.54        
Core8: 29.31        Core9: 66.45        
Core10: 35.79        Core11: 149.42        
Core12: 29.16        Core13: 169.57        
Core14: 14.04        Core15: 157.51        
Core16: 29.17        Core17: 105.64        
Core18: 20.26        Core19: 97.55        
Core20: 27.32        Core21: 84.76        
Core22: 26.92        Core23: 103.67        
Core24: 32.79        Core25: 103.83        
Core26: 30.94        Core27: 167.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.28
Socket1: 135.25
DDR read Latency(ns)
Socket0: 26596.60
Socket1: 233.13
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.03        Core1: 116.55        
Core2: 28.89        Core3: 130.97        
Core4: 30.64        Core5: 123.21        
Core6: 33.48        Core7: 102.05        
Core8: 40.98        Core9: 50.27        
Core10: 28.87        Core11: 125.47        
Core12: 33.56        Core13: 145.94        
Core14: 41.83        Core15: 143.19        
Core16: 44.04        Core17: 106.54        
Core18: 30.06        Core19: 99.58        
Core20: 24.21        Core21: 88.70        
Core22: 37.13        Core23: 102.30        
Core24: 25.07        Core25: 99.12        
Core26: 30.22        Core27: 142.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.23
Socket1: 123.58
DDR read Latency(ns)
Socket0: 23319.98
Socket1: 260.83


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 46.53        Core1: 118.36        
Core2: 34.17        Core3: 133.62        
Core4: 29.92        Core5: 126.02        
Core6: 26.67        Core7: 104.24        
Core8: 31.24        Core9: 61.66        
Core10: 13.12        Core11: 129.79        
Core12: 31.40        Core13: 149.93        
Core14: 27.25        Core15: 146.79        
Core16: 28.09        Core17: 106.74        
Core18: 28.49        Core19: 105.42        
Core20: 29.25        Core21: 96.07        
Core22: 30.24        Core23: 108.41        
Core24: 24.62        Core25: 105.41        
Core26: 29.75        Core27: 144.95        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.53
Socket1: 127.55
DDR read Latency(ns)
Socket0: 24690.92
Socket1: 266.83


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 45.93        Core1: 115.40        
Core2: 30.60        Core3: 129.95        
Core4: 30.31        Core5: 130.31        
Core6: 26.83        Core7: 98.76        
Core8: 28.65        Core9: 63.16        
Core10: 24.18        Core11: 133.87        
Core12: 13.40        Core13: 144.96        
Core14: 28.53        Core15: 143.10        
Core16: 30.38        Core17: 105.67        
Core18: 28.11        Core19: 97.58        
Core20: 31.22        Core21: 93.57        
Core22: 24.99        Core23: 104.66        
Core24: 27.59        Core25: 101.52        
Core26: 30.87        Core27: 142.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.36
Socket1: 125.64
DDR read Latency(ns)
Socket0: 22329.22
Socket1: 266.61


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 47.02        Core1: 113.72        
Core2: 24.82        Core3: 129.09        
Core4: 28.39        Core5: 128.50        
Core6: 24.50        Core7: 101.12        
Core8: 12.55        Core9: 59.10        
Core10: 26.12        Core11: 130.59        
Core12: 23.77        Core13: 144.54        
Core14: 26.71        Core15: 142.04        
Core16: 22.82        Core17: 103.73        
Core18: 33.00        Core19: 98.76        
Core20: 29.62        Core21: 92.68        
Core22: 40.40        Core23: 100.91        
Core24: 40.34        Core25: 102.21        
Core26: 28.94        Core27: 141.97        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.80
Socket1: 124.44
DDR read Latency(ns)
Socket0: 24861.44
Socket1: 264.46


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 44.67        Core1: 115.85        
Core2: 42.03        Core3: 131.45        
Core4: 46.64        Core5: 129.25        
Core6: 41.26        Core7: 104.74        
Core8: 46.14        Core9: 58.47        
Core10: 42.08        Core11: 133.27        
Core12: 38.50        Core13: 146.30        
Core14: 40.57        Core15: 143.27        
Core16: 30.73        Core17: 104.36        
Core18: 41.71        Core19: 100.43        
Core20: 28.07        Core21: 91.91        
Core22: 42.80        Core23: 101.60        
Core24: 45.64        Core25: 99.93        
Core26: 38.72        Core27: 144.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 40.81
Socket1: 125.92
DDR read Latency(ns)
Socket0: 27230.16
Socket1: 266.16


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 45.63        Core1: 114.14        
Core2: 34.34        Core3: 130.79        
Core4: 33.01        Core5: 129.41        
Core6: 30.42        Core7: 102.76        
Core8: 34.34        Core9: 60.58        
Core10: 30.79        Core11: 132.84        
Core12: 12.03        Core13: 147.74        
Core14: 27.96        Core15: 143.96        
Core16: 27.85        Core17: 108.02        
Core18: 25.20        Core19: 102.57        
Core20: 23.18        Core21: 91.03        
Core22: 29.38        Core23: 104.86        
Core24: 29.20        Core25: 102.64        
Core26: 29.92        Core27: 143.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.69
Socket1: 126.12
DDR read Latency(ns)
Socket0: 24123.91
Socket1: 264.99
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.34        Core1: 114.90        
Core2: 26.64        Core3: 129.35        
Core4: 27.09        Core5: 114.59        
Core6: 25.23        Core7: 95.20        
Core8: 30.71        Core9: 60.21        
Core10: 25.26        Core11: 134.20        
Core12: 30.07        Core13: 134.23        
Core14: 26.67        Core15: 131.75        
Core16: 27.42        Core17: 90.76        
Core18: 12.36        Core19: 85.28        
Core20: 24.05        Core21: 85.52        
Core22: 21.95        Core23: 88.24        
Core24: 29.17        Core25: 75.33        
Core26: 35.11        Core27: 145.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.45
Socket1: 116.53
DDR read Latency(ns)
Socket0: 22908.68
Socket1: 249.56


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 45.57        Core1: 109.90        
Core2: 27.97        Core3: 128.94        
Core4: 26.90        Core5: 115.89        
Core6: 21.16        Core7: 92.97        
Core8: 27.59        Core9: 55.86        
Core10: 31.23        Core11: 136.35        
Core12: 34.91        Core13: 135.00        
Core14: 35.50        Core15: 130.09        
Core16: 28.26        Core17: 91.89        
Core18: 30.61        Core19: 83.52        
Core20: 30.41        Core21: 80.74        
Core22: 12.74        Core23: 85.43        
Core24: 28.69        Core25: 77.88        
Core26: 27.23        Core27: 142.89        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.83
Socket1: 115.38
DDR read Latency(ns)
Socket0: 25660.38
Socket1: 251.88


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 45.69        Core1: 109.96        
Core2: 27.69        Core3: 127.26        
Core4: 37.10        Core5: 113.99        
Core6: 28.63        Core7: 93.31        
Core8: 35.90        Core9: 60.98        
Core10: 27.55        Core11: 127.88        
Core12: 35.62        Core13: 131.39        
Core14: 38.38        Core15: 130.17        
Core16: 40.75        Core17: 92.11        
Core18: 46.07        Core19: 79.89        
Core20: 26.94        Core21: 79.65        
Core22: 40.42        Core23: 83.63        
Core24: 39.43        Core25: 77.60        
Core26: 39.10        Core27: 142.94        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 37.42
Socket1: 114.19
DDR read Latency(ns)
Socket0: 24500.80
Socket1: 253.78


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 46.92        Core1: 124.95        
Core2: 27.64        Core3: 139.30        
Core4: 26.19        Core5: 122.37        
Core6: 25.71        Core7: 112.19        
Core8: 36.51        Core9: 66.99        
Core10: 33.34        Core11: 150.75        
Core12: 34.66        Core13: 157.78        
Core14: 31.55        Core15: 156.96        
Core16: 37.79        Core17: 109.15        
Core18: 28.24        Core19: 91.68        
Core20: 11.93        Core21: 91.55        
Core22: 23.16        Core23: 96.74        
Core24: 23.79        Core25: 105.32        
Core26: 27.45        Core27: 159.92        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.41
Socket1: 132.28
DDR read Latency(ns)
Socket0: 26248.74
Socket1: 283.43


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.52        Core1: 120.71        
Core2: 29.19        Core3: 126.60        
Core4: 24.17        Core5: 123.98        
Core6: 26.21        Core7: 103.26        
Core8: 26.31        Core9: 52.18        
Core10: 28.85        Core11: 147.96        
Core12: 27.78        Core13: 147.43        
Core14: 32.48        Core15: 146.69        
Core16: 36.54        Core17: 95.05        
Core18: 35.71        Core19: 98.06        
Core20: 27.80        Core21: 94.59        
Core22: 30.17        Core23: 102.38        
Core24: 28.79        Core25: 86.33        
Core26: 11.31        Core27: 154.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.87
Socket1: 126.10
DDR read Latency(ns)
Socket0: 24670.59
Socket1: 280.34


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 46.63        Core1: 126.63        
Core2: 36.58        Core3: 130.87        
Core4: 11.99        Core5: 125.24        
Core6: 23.61        Core7: 105.10        
Core8: 22.53        Core9: 54.53        
Core10: 25.18        Core11: 151.93        
Core12: 24.80        Core13: 160.49        
Core14: 28.64        Core15: 160.07        
Core16: 28.39        Core17: 96.96        
Core18: 30.83        Core19: 98.05        
Core20: 27.29        Core21: 97.54        
Core22: 36.62        Core23: 101.97        
Core24: 26.25        Core25: 94.20        
Core26: 30.89        Core27: 162.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.30
Socket1: 131.82
DDR read Latency(ns)
Socket0: 26224.94
Socket1: 283.24
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.74        Core1: 140.23        
Core2: 36.99        Core3: 137.63        
Core4: 30.01        Core5: 137.87        
Core6: 12.82        Core7: 100.59        
Core8: 23.75        Core9: 48.94        
Core10: 25.42        Core11: 134.48        
Core12: 28.26        Core13: 153.71        
Core14: 28.22        Core15: 149.96        
Core16: 18.17        Core17: 83.94        
Core18: 41.85        Core19: 102.89        
Core20: 42.13        Core21: 91.78        
Core22: 32.63        Core23: 90.39        
Core24: 40.69        Core25: 101.31        
Core26: 33.35        Core27: 158.81        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.41
Socket1: 129.67
DDR read Latency(ns)
Socket0: 25072.91
Socket1: 240.67


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 45.13        Core1: 140.41        
Core2: 40.28        Core3: 137.34        
Core4: 33.92        Core5: 137.51        
Core6: 22.74        Core7: 102.70        
Core8: 30.79        Core9: 48.77        
Core10: 41.57        Core11: 130.88        
Core12: 27.62        Core13: 153.74        
Core14: 21.86        Core15: 150.40        
Core16: 27.75        Core17: 85.12        
Core18: 28.72        Core19: 105.41        
Core20: 39.01        Core21: 94.38        
Core22: 30.05        Core23: 90.98        
Core24: 41.13        Core25: 104.83        
Core26: 35.47        Core27: 158.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.24
Socket1: 129.78
DDR read Latency(ns)
Socket0: 25885.47
Socket1: 241.98


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 45.59        Core1: 139.32        
Core2: 28.38        Core3: 137.24        
Core4: 14.28        Core5: 138.26        
Core6: 25.18        Core7: 100.57        
Core8: 25.05        Core9: 48.38        
Core10: 29.96        Core11: 134.05        
Core12: 25.92        Core13: 153.40        
Core14: 19.50        Core15: 150.60        
Core16: 27.75        Core17: 84.85        
Core18: 27.91        Core19: 104.17        
Core20: 28.26        Core21: 92.53        
Core22: 32.04        Core23: 89.33        
Core24: 34.95        Core25: 98.97        
Core26: 22.97        Core27: 156.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.76
Socket1: 129.31
DDR read Latency(ns)
Socket0: 24175.78
Socket1: 241.89


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 46.26        Core1: 140.11        
Core2: 29.61        Core3: 137.96        
Core4: 23.50        Core5: 138.84        
Core6: 26.27        Core7: 100.83        
Core8: 13.64        Core9: 48.44        
Core10: 23.72        Core11: 133.68        
Core12: 29.96        Core13: 156.06        
Core14: 23.90        Core15: 154.74        
Core16: 27.01        Core17: 82.88        
Core18: 23.81        Core19: 103.79        
Core20: 31.05        Core21: 90.92        
Core22: 27.84        Core23: 92.35        
Core24: 29.51        Core25: 101.34        
Core26: 17.57        Core27: 159.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.73
Socket1: 130.24
DDR read Latency(ns)
Socket0: 24619.63
Socket1: 242.27


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.78        Core1: 139.91        
Core2: 27.67        Core3: 136.71        
Core4: 19.01        Core5: 138.72        
Core6: 12.97        Core7: 98.61        
Core8: 28.23        Core9: 46.34        
Core10: 24.61        Core11: 131.26        
Core12: 24.24        Core13: 155.43        
Core14: 22.69        Core15: 151.83        
Core16: 27.72        Core17: 85.34        
Core18: 27.19        Core19: 103.96        
Core20: 30.68        Core21: 89.86        
Core22: 28.52        Core23: 91.40        
Core24: 28.01        Core25: 103.59        
Core26: 34.45        Core27: 157.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.80
Socket1: 129.51
DDR read Latency(ns)
Socket0: 24733.24
Socket1: 241.44


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 44.25        Core1: 133.49        
Core2: 19.02        Core3: 131.42        
Core4: 26.36        Core5: 133.10        
Core6: 14.38        Core7: 93.22        
Core8: 26.76        Core9: 46.56        
Core10: 30.44        Core11: 131.68        
Core12: 25.78        Core13: 148.32        
Core14: 22.65        Core15: 145.53        
Core16: 26.24        Core17: 87.25        
Core18: 28.75        Core19: 95.83        
Core20: 40.92        Core21: 84.78        
Core22: 31.60        Core23: 85.05        
Core24: 39.23        Core25: 107.19        
Core26: 32.56        Core27: 153.57        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.10
Socket1: 125.73
DDR read Latency(ns)
Socket0: 25265.21
Socket1: 239.24
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.82        Core1: 127.14        
Core2: 29.33        Core3: 123.90        
Core4: 31.13        Core5: 105.71        
Core6: 39.12        Core7: 66.07        
Core8: 41.48        Core9: 57.26        
Core10: 41.11        Core11: 132.36        
Core12: 40.82        Core13: 137.56        
Core14: 42.22        Core15: 129.08        
Core16: 36.10        Core17: 102.19        
Core18: 38.99        Core19: 75.19        
Core20: 40.06        Core21: 84.88        
Core22: 31.26        Core23: 62.76        
Core24: 35.44        Core25: 70.67        
Core26: 32.70        Core27: 99.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 38.46
Socket1: 108.55
DDR read Latency(ns)
Socket0: 23434.66
Socket1: 230.45


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 44.51        Core1: 129.21        
Core2: 42.95        Core3: 121.29        
Core4: 29.04        Core5: 111.56        
Core6: 42.28        Core7: 63.64        
Core8: 40.47        Core9: 56.70        
Core10: 29.21        Core11: 132.92        
Core12: 28.36        Core13: 136.96        
Core14: 28.95        Core15: 127.53        
Core16: 15.19        Core17: 101.66        
Core18: 25.84        Core19: 80.70        
Core20: 24.71        Core21: 85.41        
Core22: 25.67        Core23: 60.35        
Core24: 26.93        Core25: 75.06        
Core26: 30.14        Core27: 99.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.04
Socket1: 109.40
DDR read Latency(ns)
Socket0: 23430.78
Socket1: 232.08


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.77        Core1: 125.52        
Core2: 42.86        Core3: 126.72        
Core4: 27.60        Core5: 125.95        
Core6: 29.04        Core7: 72.74        
Core8: 29.62        Core9: 57.90        
Core10: 14.71        Core11: 137.96        
Core12: 22.11        Core13: 141.70        
Core14: 24.92        Core15: 128.42        
Core16: 29.51        Core17: 105.07        
Core18: 23.44        Core19: 85.47        
Core20: 27.42        Core21: 65.49        
Core22: 39.18        Core23: 69.54        
Core24: 26.08        Core25: 95.89        
Core26: 38.26        Core27: 102.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.70
Socket1: 113.87
DDR read Latency(ns)
Socket0: 21099.52
Socket1: 232.28


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.29        Core1: 124.27        
Core2: 31.74        Core3: 125.38        
Core4: 31.88        Core5: 125.87        
Core6: 37.15        Core7: 72.90        
Core8: 26.44        Core9: 55.22        
Core10: 24.75        Core11: 138.41        
Core12: 44.08        Core13: 142.15        
Core14: 42.26        Core15: 127.98        
Core16: 30.04        Core17: 108.52        
Core18: 14.00        Core19: 84.42        
Core20: 26.45        Core21: 66.65        
Core22: 31.19        Core23: 69.16        
Core24: 26.51        Core25: 93.66        
Core26: 29.45        Core27: 103.16        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.14
Socket1: 113.64
DDR read Latency(ns)
Socket0: 21032.60
Socket1: 229.23


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.18        Core1: 123.21        
Core2: 27.04        Core3: 125.44        
Core4: 32.89        Core5: 125.12        
Core6: 39.69        Core7: 70.96        
Core8: 32.19        Core9: 56.07        
Core10: 37.35        Core11: 138.58        
Core12: 24.35        Core13: 142.50        
Core14: 29.01        Core15: 128.56        
Core16: 32.37        Core17: 106.63        
Core18: 13.55        Core19: 85.66        
Core20: 27.21        Core21: 64.95        
Core22: 21.40        Core23: 66.88        
Core24: 26.87        Core25: 92.74        
Core26: 30.16        Core27: 103.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.42
Socket1: 113.25
DDR read Latency(ns)
Socket0: 21237.68
Socket1: 230.09


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 44.02        Core1: 124.88        
Core2: 32.85        Core3: 126.87        
Core4: 37.47        Core5: 126.27        
Core6: 33.00        Core7: 71.89        
Core8: 30.31        Core9: 57.48        
Core10: 31.20        Core11: 138.44        
Core12: 37.19        Core13: 142.32        
Core14: 30.85        Core15: 129.01        
Core16: 26.51        Core17: 105.60        
Core18: 34.82        Core19: 84.60        
Core20: 39.86        Core21: 64.85        
Core22: 42.21        Core23: 68.12        
Core24: 41.59        Core25: 94.68        
Core26: 40.47        Core27: 102.36        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 37.17
Socket1: 113.78
DDR read Latency(ns)
Socket0: 22362.84
Socket1: 229.13
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 44.99        Core1: 125.43        
Core2: 13.42        Core3: 126.28        
Core4: 26.42        Core5: 130.04        
Core6: 26.68        Core7: 90.32        
Core8: 27.07        Core9: 71.74        
Core10: 27.89        Core11: 164.94        
Core12: 26.02        Core13: 158.57        
Core14: 37.52        Core15: 157.02        
Core16: 31.49        Core17: 116.90        
Core18: 39.52        Core19: 93.96        
Core20: 37.91        Core21: 95.53        
Core22: 31.26        Core23: 91.42        
Core24: 33.07        Core25: 109.06        
Core26: 29.62        Core27: 123.16        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.16
Socket1: 129.05
DDR read Latency(ns)
Socket0: 24433.80
Socket1: 240.07


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 45.93        Core1: 131.29        
Core2: 32.23        Core3: 121.56        
Core4: 26.59        Core5: 126.81        
Core6: 39.82        Core7: 82.10        
Core8: 33.11        Core9: 70.39        
Core10: 30.47        Core11: 166.89        
Core12: 29.22        Core13: 154.63        
Core14: 13.84        Core15: 154.77        
Core16: 24.40        Core17: 116.43        
Core18: 32.33        Core19: 91.06        
Core20: 32.39        Core21: 97.87        
Core22: 20.05        Core23: 89.47        
Core24: 29.50        Core25: 109.11        
Core26: 24.10        Core27: 118.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.33
Socket1: 127.24
DDR read Latency(ns)
Socket0: 24241.78
Socket1: 234.75


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.28        Core1: 128.75        
Core2: 42.04        Core3: 123.96        
Core4: 23.06        Core5: 126.00        
Core6: 31.30        Core7: 82.48        
Core8: 42.35        Core9: 62.27        
Core10: 22.34        Core11: 165.98        
Core12: 25.15        Core13: 152.29        
Core14: 31.03        Core15: 151.60        
Core16: 15.61        Core17: 109.02        
Core18: 26.25        Core19: 86.59        
Core20: 30.53        Core21: 98.35        
Core22: 30.82        Core23: 90.02        
Core24: 29.87        Core25: 108.45        
Core26: 32.47        Core27: 118.04        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.38
Socket1: 125.96
DDR read Latency(ns)
Socket0: 20881.44
Socket1: 237.28


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.01        Core1: 126.38        
Core2: 31.14        Core3: 127.07        
Core4: 27.87        Core5: 124.34        
Core6: 27.02        Core7: 80.24        
Core8: 23.15        Core9: 58.71        
Core10: 31.48        Core11: 162.70        
Core12: 36.06        Core13: 154.42        
Core14: 35.92        Core15: 152.59        
Core16: 32.61        Core17: 109.80        
Core18: 31.74        Core19: 84.38        
Core20: 13.57        Core21: 96.44        
Core22: 29.15        Core23: 89.98        
Core24: 23.62        Core25: 107.28        
Core26: 28.33        Core27: 124.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.16
Socket1: 126.03
DDR read Latency(ns)
Socket0: 24762.07
Socket1: 235.80


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.10        Core1: 129.62        
Core2: 22.11        Core3: 125.89        
Core4: 39.00        Core5: 127.54        
Core6: 42.85        Core7: 82.33        
Core8: 42.61        Core9: 55.62        
Core10: 42.28        Core11: 164.93        
Core12: 41.61        Core13: 155.75        
Core14: 41.53        Core15: 158.45        
Core16: 39.32        Core17: 115.23        
Core18: 45.81        Core19: 89.65        
Core20: 44.98        Core21: 96.77        
Core22: 45.33        Core23: 86.87        
Core24: 42.95        Core25: 111.85        
Core26: 41.47        Core27: 118.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 40.01
Socket1: 127.31
DDR read Latency(ns)
Socket0: 27098.74
Socket1: 236.72


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 44.87        Core1: 127.59        
Core2: 29.73        Core3: 124.50        
Core4: 22.45        Core5: 124.18        
Core6: 27.22        Core7: 81.48        
Core8: 31.40        Core9: 59.30        
Core10: 30.49        Core11: 162.56        
Core12: 39.61        Core13: 151.54        
Core14: 33.95        Core15: 152.34        
Core16: 39.40        Core17: 113.72        
Core18: 29.18        Core19: 88.52        
Core20: 36.23        Core21: 94.66        
Core22: 29.64        Core23: 86.89        
Core24: 14.74        Core25: 104.00        
Core26: 26.33        Core27: 116.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.07
Socket1: 124.86
DDR read Latency(ns)
Socket0: 24392.69
Socket1: 235.69
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.91        Core1: 124.75        
Core2: 36.49        Core3: 137.93        
Core4: 32.55        Core5: 140.75        
Core6: 31.08        Core7: 102.25        
Core8: 35.72        Core9: 62.80        
Core10: 26.04        Core11: 165.36        
Core12: 37.66        Core13: 148.30        
Core14: 34.12        Core15: 158.95        
Core16: 29.41        Core17: 103.20        
Core18: 34.99        Core19: 107.94        
Core20: 28.07        Core21: 106.05        
Core22: 36.51        Core23: 103.94        
Core24: 14.71        Core25: 120.15        
Core26: 35.30        Core27: 148.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.54
Socket1: 133.77
DDR read Latency(ns)
Socket0: 25663.32
Socket1: 231.20


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.80        Core1: 127.23        
Core2: 27.96        Core3: 137.51        
Core4: 27.17        Core5: 126.31        
Core6: 32.52        Core7: 106.19        
Core8: 32.42        Core9: 64.42        
Core10: 20.33        Core11: 163.67        
Core12: 26.85        Core13: 148.81        
Core14: 36.17        Core15: 153.70        
Core16: 37.47        Core17: 105.71        
Core18: 39.70        Core19: 117.11        
Core20: 31.10        Core21: 113.94        
Core22: 35.06        Core23: 108.55        
Core24: 30.89        Core25: 115.13        
Core26: 14.85        Core27: 151.33        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.08
Socket1: 133.62
DDR read Latency(ns)
Socket0: 25054.89
Socket1: 237.96


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.18        Core1: 128.78        
Core2: 22.73        Core3: 141.68        
Core4: 33.07        Core5: 126.85        
Core6: 36.84        Core7: 105.08        
Core8: 31.19        Core9: 59.56        
Core10: 36.97        Core11: 166.08        
Core12: 27.78        Core13: 150.84        
Core14: 38.19        Core15: 155.73        
Core16: 40.21        Core17: 107.45        
Core18: 33.63        Core19: 114.97        
Core20: 33.44        Core21: 108.39        
Core22: 15.73        Core23: 105.95        
Core24: 25.80        Core25: 115.71        
Core26: 35.22        Core27: 155.06        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.54
Socket1: 134.53
DDR read Latency(ns)
Socket0: 23247.90
Socket1: 237.47


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.22        Core1: 128.75        
Core2: 37.21        Core3: 137.82        
Core4: 41.63        Core5: 128.02        
Core6: 42.90        Core7: 107.81        
Core8: 40.51        Core9: 65.03        
Core10: 38.46        Core11: 166.72        
Core12: 42.87        Core13: 149.55        
Core14: 37.51        Core15: 159.71        
Core16: 37.29        Core17: 110.09        
Core18: 34.69        Core19: 117.19        
Core20: 29.61        Core21: 118.72        
Core22: 37.59        Core23: 109.93        
Core24: 31.06        Core25: 123.28        
Core26: 30.96        Core27: 157.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 37.39
Socket1: 136.03
DDR read Latency(ns)
Socket0: 26419.10
Socket1: 239.80


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.06        Core1: 121.44        
Core2: 35.77        Core3: 137.16        
Core4: 25.60        Core5: 150.94        
Core6: 28.64        Core7: 99.33        
Core8: 39.43        Core9: 65.61        
Core10: 28.43        Core11: 168.07        
Core12: 14.64        Core13: 143.35        
Core14: 34.75        Core15: 161.38        
Core16: 34.52        Core17: 102.97        
Core18: 36.77        Core19: 105.35        
Core20: 29.56        Core21: 103.45        
Core22: 42.64        Core23: 101.88        
Core24: 37.11        Core25: 117.92        
Core26: 38.64        Core27: 154.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.58
Socket1: 134.26
DDR read Latency(ns)
Socket0: 27331.69
Socket1: 235.04


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.67        Core1: 121.60        
Core2: 32.04        Core3: 136.26        
Core4: 14.78        Core5: 149.58        
Core6: 27.65        Core7: 99.09        
Core8: 30.06        Core9: 67.22        
Core10: 51.15        Core11: 166.87        
Core12: 40.24        Core13: 145.77        
Core14: 37.14        Core15: 160.15        
Core16: 31.82        Core17: 98.58        
Core18: 31.88        Core19: 106.02        
Core20: 24.93        Core21: 103.73        
Core22: 33.86        Core23: 102.44        
Core24: 27.87        Core25: 118.52        
Core26: 36.46        Core27: 151.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.79
Socket1: 133.54
DDR read Latency(ns)
Socket0: 25468.30
Socket1: 233.85
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.18        Core1: 135.40        
Core2: 32.49        Core3: 131.60        
Core4: 31.85        Core5: 122.92        
Core6: 30.19        Core7: 88.31        
Core8: 37.99        Core9: 50.53        
Core10: 29.53        Core11: 127.17        
Core12: 31.73        Core13: 152.18        
Core14: 30.55        Core15: 156.58        
Core16: 13.63        Core17: 96.53        
Core18: 26.47        Core19: 79.10        
Core20: 26.04        Core21: 101.41        
Core22: 29.92        Core23: 80.72        
Core24: 24.11        Core25: 87.09        
Core26: 28.99        Core27: 158.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.50
Socket1: 122.19
DDR read Latency(ns)
Socket0: 24365.03
Socket1: 237.85


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 45.55        Core1: 140.89        
Core2: 38.24        Core3: 137.48        
Core4: 25.31        Core5: 125.28        
Core6: 32.10        Core7: 93.27        
Core8: 35.82        Core9: 52.63        
Core10: 27.55        Core11: 124.89        
Core12: 38.00        Core13: 159.89        
Core14: 41.23        Core15: 158.89        
Core16: 34.74        Core17: 99.93        
Core18: 36.16        Core19: 79.91        
Core20: 35.99        Core21: 104.97        
Core22: 29.11        Core23: 85.03        
Core24: 35.76        Core25: 92.21        
Core26: 37.64        Core27: 164.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 38.25
Socket1: 126.51
DDR read Latency(ns)
Socket0: 26900.25
Socket1: 237.27


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 44.74        Core1: 134.20        
Core2: 28.10        Core3: 135.78        
Core4: 31.54        Core5: 124.33        
Core6: 25.89        Core7: 90.38        
Core8: 27.75        Core9: 52.34        
Core10: 31.26        Core11: 128.83        
Core12: 28.44        Core13: 157.27        
Core14: 30.14        Core15: 158.19        
Core16: 25.43        Core17: 97.28        
Core18: 12.07        Core19: 79.19        
Core20: 24.08        Core21: 99.93        
Core22: 29.68        Core23: 84.29        
Core24: 28.69        Core25: 89.97        
Core26: 30.48        Core27: 160.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.71
Socket1: 124.24
DDR read Latency(ns)
Socket0: 24893.18
Socket1: 239.41


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 45.66        Core1: 135.07        
Core2: 30.50        Core3: 136.17        
Core4: 27.22        Core5: 122.35        
Core6: 33.10        Core7: 87.84        
Core8: 31.54        Core9: 53.92        
Core10: 27.70        Core11: 126.98        
Core12: 29.10        Core13: 158.51        
Core14: 15.05        Core15: 160.43        
Core16: 23.23        Core17: 98.85        
Core18: 22.54        Core19: 81.64        
Core20: 21.54        Core21: 99.07        
Core22: 34.69        Core23: 85.23        
Core24: 21.11        Core25: 87.05        
Core26: 34.99        Core27: 163.41        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.81
Socket1: 124.98
DDR read Latency(ns)
Socket0: 25457.68
Socket1: 236.67


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 45.04        Core1: 145.78        
Core2: 29.27        Core3: 133.63        
Core4: 29.23        Core5: 130.65        
Core6: 34.25        Core7: 89.88        
Core8: 34.73        Core9: 49.01        
Core10: 31.57        Core11: 128.89        
Core12: 30.35        Core13: 143.86        
Core14: 30.67        Core15: 155.59        
Core16: 14.35        Core17: 94.16        
Core18: 23.04        Core19: 78.71        
Core20: 26.71        Core21: 105.36        
Core22: 30.18        Core23: 77.47        
Core24: 29.65        Core25: 89.90        
Core26: 25.32        Core27: 158.95        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.79
Socket1: 124.88
DDR read Latency(ns)
Socket0: 24394.38
Socket1: 236.76


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 44.54        Core1: 142.25        
Core2: 32.27        Core3: 140.78        
Core4: 26.32        Core5: 126.13        
Core6: 24.28        Core7: 94.91        
Core8: 28.28        Core9: 54.14        
Core10: 31.90        Core11: 128.79        
Core12: 36.45        Core13: 162.94        
Core14: 31.10        Core15: 164.77        
Core16: 34.61        Core17: 103.31        
Core18: 12.64        Core19: 80.85        
Core20: 23.07        Core21: 107.15        
Core22: 24.60        Core23: 86.93        
Core24: 28.83        Core25: 94.38        
Core26: 32.94        Core27: 166.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.75
Socket1: 128.87
DDR read Latency(ns)
Socket0: 25731.86
Socket1: 236.26
