==39272== Cachegrind, a cache and branch-prediction profiler
==39272== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39272== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39272== Command: ./sift .
==39272== 
--39272-- warning: L3 cache found, using its data for the LL simulation.
--39272-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39272-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.031250
==39272== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39272== (see section Limitations in user manual)
==39272== NOTE: further instances of this message will not be shown
==39272== 
==39272== I   refs:      3,167,698,658
==39272== I1  misses:           20,932
==39272== LLi misses:            2,710
==39272== I1  miss rate:          0.00%
==39272== LLi miss rate:          0.00%
==39272== 
==39272== D   refs:        974,218,288  (676,537,038 rd   + 297,681,250 wr)
==39272== D1  misses:      118,139,433  (105,642,468 rd   +  12,496,965 wr)
==39272== LLd misses:        3,706,973  (  1,937,259 rd   +   1,769,714 wr)
==39272== D1  miss rate:          12.1% (       15.6%     +         4.2%  )
==39272== LLd miss rate:           0.4% (        0.3%     +         0.6%  )
==39272== 
==39272== LL refs:         118,160,365  (105,663,400 rd   +  12,496,965 wr)
==39272== LL misses:         3,709,683  (  1,939,969 rd   +   1,769,714 wr)
==39272== LL miss rate:            0.1% (        0.1%     +         0.6%  )
