{
    "libero":"2022_2_0_10_veer",    
    "tests":
    [
        {
            "name":"base",
            "tcl_script":"MPFS_ICICLE_KIT_REFERENCE_DESIGN.tcl",
            "script_args":"EXPORT_FPE+HSS_UPDATE+BFM_SIMULATION"
        },
        {
            "name":"spi_loopback",
            "tcl_script":"MPFS_ICICLE_KIT_REFERENCE_DESIGN.tcl",
            "script_args":"EXPORT_FPE+HSS_UPDATE+SPI_LOOPBACK"
        },
        {
            "name":"i2c_loopback",
            "tcl_script":"MPFS_ICICLE_KIT_REFERENCE_DESIGN.tcl",
            "script_args":"EXPORT_FPE+HSS_UPDATE+I2C_LOOPBACK"
        },
        {
            "name":"axi4_stream_demo",
            "tcl_script":"MPFS_ICICLE_KIT_REFERENCE_DESIGN.tcl",
            "script_args":"EXPORT_FPE+HSS_UPDATE+AXI4_STREAM_DEMO"
        },
        {
            "name":"axi4_stream_demo_bfm",
            "tcl_script":"MPFS_ICICLE_KIT_REFERENCE_DESIGN.tcl",
            "script_args":"AXI4_STREAM_DEMO+BFM_SIMULATION"
        },
        {
            "name":"dri_demo",
            "tcl_script":"MPFS_ICICLE_KIT_REFERENCE_DESIGN.tcl",
            "script_args":"EXPORT_FPE+HSS_UPDATE+DRI_CCC_DEMO"
        },
        {
            "name":"vectorblox",
            "tcl_script":"MPFS_ICICLE_KIT_REFERENCE_DESIGN.tcl",
            "script_args":"EXPORT_FPE+HSS_UPDATE+VECTORBLOX"
        },
		{
            "name":"micron_qspi",
            "tcl_script":"MPFS_ICICLE_KIT_REFERENCE_DESIGN.tcl",
            "script_args":"EXPORT_FPE+HSS_UPDATE+MICRON_QSPI"
        },
        {
            "name":"smarthls",
            "tcl_script":"MPFS_ICICLE_KIT_REFERENCE_DESIGN.tcl",
            "script_args":"SMARTHLS:./script_support/additional_configurations/smarthls/invert_and_threshold+EXPORT_FPE:./soc+HSS_UPDATE:1"
        }
    ]
}
