

================================================================
== Vitis HLS Report for 'xFFindmax3x3_3_0_0_s'
================================================================
* Date:           Mon Nov  2 13:48:35 2020

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        edge_canny_detector
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.529 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.52>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%p_high_threshold_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_high_threshold" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:38]   --->   Operation 2 'read' 'p_high_threshold_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%p_low_threshold_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_low_threshold" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:38]   --->   Operation 3 'read' 'p_low_threshold_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%angle_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %angle" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:38]   --->   Operation 4 'read' 'angle_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_i22_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_i22" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:38]   --->   Operation 5 'read' 'p_i22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_i21_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_i21" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:38]   --->   Operation 6 'read' 'p_i21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_i20_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_i20" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:38]   --->   Operation 7 'read' 'p_i20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_i12_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_i12" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:38]   --->   Operation 8 'read' 'p_i12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_i11_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_i11" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:38]   --->   Operation 9 'read' 'p_i11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_i10_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_i10" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:38]   --->   Operation 10 'read' 'p_i10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_i02_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_i02" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:38]   --->   Operation 11 'read' 'p_i02_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_i01_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_i01" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:38]   --->   Operation 12 'read' 'p_i01_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_i00_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_i00" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:38]   --->   Operation 13 'read' 'p_i00_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln890 = zext i8 %p_low_threshold_read"   --->   Operation 14 'zext' 'zext_ln890' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.86ns)   --->   "%icmp_ln890 = icmp_slt  i16 %zext_ln890, i16 %p_i11_read"   --->   Operation 15 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.85ns)   --->   "%icmp_ln874 = icmp_eq  i8 %angle_read, i8"   --->   Operation 16 'icmp' 'icmp_ln874' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.86ns)   --->   "%icmp_ln890_1 = icmp_sgt  i16 %p_i11_read, i16 %p_i10_read"   --->   Operation 17 'icmp' 'icmp_ln890_1' <Predicate = (!or_ln874)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.86ns)   --->   "%icmp_ln886 = icmp_slt  i16 %p_i11_read, i16 %p_i12_read"   --->   Operation 18 'icmp' 'icmp_ln886' <Predicate = (!or_ln874)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.33ns)   --->   "%xor_ln886 = xor i1 %icmp_ln886, i1"   --->   Operation 19 'xor' 'xor_ln886' <Predicate = (!or_ln874)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.85ns)   --->   "%icmp_ln874_5 = icmp_eq  i8 %angle_read, i8"   --->   Operation 20 'icmp' 'icmp_ln874_5' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln890_1 = zext i8 %p_high_threshold_read"   --->   Operation 21 'zext' 'zext_ln890_1' <Predicate = (icmp_ln890 & !or_ln59 & !or_ln874)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.86ns)   --->   "%icmp_ln890_2 = icmp_slt  i16 %zext_ln890_1, i16 %p_i11_read"   --->   Operation 22 'icmp' 'icmp_ln890_2' <Predicate = (icmp_ln890 & !or_ln59 & !or_ln874)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.44ns)   --->   "%NMS = select i1 %icmp_ln890_2, i8, i8" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:49]   --->   Operation 23 'select' 'NMS' <Predicate = (icmp_ln890 & !or_ln59 & !or_ln874)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.86ns)   --->   "%icmp_ln890_3 = icmp_sgt  i16 %p_i11_read, i16 %p_i02_read"   --->   Operation 24 'icmp' 'icmp_ln890_3' <Predicate = (!or_ln874)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.86ns)   --->   "%icmp_ln890_4 = icmp_sgt  i16 %p_i11_read, i16 %p_i20_read"   --->   Operation 25 'icmp' 'icmp_ln890_4' <Predicate = (!or_ln874)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.85ns)   --->   "%icmp_ln874_6 = icmp_eq  i8 %angle_read, i8"   --->   Operation 26 'icmp' 'icmp_ln874_6' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.86ns)   --->   "%icmp_ln890_5 = icmp_sgt  i16 %p_i11_read, i16 %p_i01_read"   --->   Operation 27 'icmp' 'icmp_ln890_5' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.86ns)   --->   "%icmp_ln886_1 = icmp_slt  i16 %p_i11_read, i16 %p_i21_read"   --->   Operation 28 'icmp' 'icmp_ln886_1' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.33ns)   --->   "%xor_ln886_1 = xor i1 %icmp_ln886_1, i1"   --->   Operation 29 'xor' 'xor_ln886_1' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.85ns)   --->   "%icmp_ln874_7 = icmp_eq  i8 %angle_read, i8"   --->   Operation 30 'icmp' 'icmp_ln874_7' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.86ns)   --->   "%icmp_ln890_6 = icmp_sgt  i16 %p_i11_read, i16 %p_i00_read"   --->   Operation 31 'icmp' 'icmp_ln890_6' <Predicate = (!and_ln73_1 & !and_ln59_1 & !and_ln46_1 & icmp_ln890 & !or_ln59 & !or_ln874)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.86ns)   --->   "%icmp_ln890_7 = icmp_sgt  i16 %p_i11_read, i16 %p_i22_read"   --->   Operation 32 'icmp' 'icmp_ln890_7' <Predicate = (!and_ln73_1 & !and_ln59_1 & !and_ln46_1 & icmp_ln890 & !or_ln59 & !or_ln874)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node and_ln874)   --->   "%xor_ln874 = xor i1 %icmp_ln874, i1"   --->   Operation 33 'xor' 'xor_ln874' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln874 = and i1 %icmp_ln890, i1 %xor_ln874"   --->   Operation 34 'and' 'and_ln874' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node and_ln874_1)   --->   "%xor_ln874_1 = xor i1 %icmp_ln874_5, i1"   --->   Operation 35 'xor' 'xor_ln874_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln874_1 = and i1 %and_ln874, i1 %xor_ln874_1"   --->   Operation 36 'and' 'and_ln874_1' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node and_ln874_2)   --->   "%xor_ln874_2 = xor i1 %icmp_ln874_6, i1"   --->   Operation 37 'xor' 'xor_ln874_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln874_2 = and i1 %and_ln874_1, i1 %xor_ln874_2"   --->   Operation 38 'and' 'and_ln874_2' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node NMS_1)   --->   "%and_ln86 = and i1 %and_ln874_2, i1 %icmp_ln874_7" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:86]   --->   Operation 39 'and' 'and_ln86' <Predicate = (!and_ln73_1 & !and_ln59_1 & !and_ln46_1 & icmp_ln890 & !or_ln59 & !or_ln874)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node NMS_1)   --->   "%and_ln86_1 = and i1 %icmp_ln890_7, i1 %icmp_ln890_6" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:86]   --->   Operation 40 'and' 'and_ln86_1' <Predicate = (!and_ln73_1 & !and_ln59_1 & !and_ln46_1 & icmp_ln890 & !or_ln59 & !or_ln874)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node NMS_1)   --->   "%and_ln86_2 = and i1 %and_ln86_1, i1 %and_ln86" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:86]   --->   Operation 41 'and' 'and_ln86_2' <Predicate = (!and_ln73_1 & !and_ln59_1 & !and_ln46_1 & icmp_ln890 & !or_ln59 & !or_ln874)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.44ns) (out node of the LUT)   --->   "%NMS_1 = select i1 %and_ln86_2, i8 %NMS, i8" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:86]   --->   Operation 42 'select' 'NMS_1' <Predicate = (!and_ln73_1 & !and_ln59_1 & !and_ln46_1 & icmp_ln890 & !or_ln59 & !or_ln874)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.33ns)   --->   "%and_ln874_3 = and i1 %and_ln874_1, i1 %icmp_ln874_6"   --->   Operation 43 'and' 'and_ln874_3' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node NMS_2)   --->   "%and_ln73 = and i1 %xor_ln886_1, i1 %and_ln874_3" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:73]   --->   Operation 44 'and' 'and_ln73' <Predicate = (!and_ln59_1 & !and_ln46_1 & icmp_ln890 & !or_ln59 & !or_ln874)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node NMS_2)   --->   "%and_ln73_1 = and i1 %and_ln73, i1 %icmp_ln890_5" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:73]   --->   Operation 45 'and' 'and_ln73_1' <Predicate = (!and_ln59_1 & !and_ln46_1 & icmp_ln890 & !or_ln59 & !or_ln874)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.44ns) (out node of the LUT)   --->   "%NMS_2 = select i1 %and_ln73_1, i8 %NMS, i8 %NMS_1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:73]   --->   Operation 46 'select' 'NMS_2' <Predicate = (!and_ln59_1 & !and_ln46_1 & icmp_ln890 & !or_ln59 & !or_ln874)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.33ns)   --->   "%and_ln874_4 = and i1 %and_ln874, i1 %icmp_ln874_5"   --->   Operation 47 'and' 'and_ln874_4' <Predicate = (!or_ln874)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node NMS_3)   --->   "%and_ln59 = and i1 %icmp_ln890_4, i1 %and_ln874_4" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:59]   --->   Operation 48 'and' 'and_ln59' <Predicate = (!and_ln46_1 & icmp_ln890 & !or_ln59 & !or_ln874)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node NMS_3)   --->   "%and_ln59_1 = and i1 %and_ln59, i1 %icmp_ln890_3" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:59]   --->   Operation 49 'and' 'and_ln59_1' <Predicate = (!and_ln46_1 & icmp_ln890 & !or_ln59 & !or_ln874)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.44ns) (out node of the LUT)   --->   "%NMS_3 = select i1 %and_ln59_1, i8 %NMS, i8 %NMS_2" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:59]   --->   Operation 50 'select' 'NMS_3' <Predicate = (!and_ln46_1 & icmp_ln890 & !or_ln59 & !or_ln874)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.33ns)   --->   "%and_ln874_5 = and i1 %icmp_ln890, i1 %icmp_ln874"   --->   Operation 51 'and' 'and_ln874_5' <Predicate = (!or_ln874)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node NMS_5)   --->   "%and_ln46 = and i1 %xor_ln886, i1 %and_ln874_5" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:46]   --->   Operation 52 'and' 'and_ln46' <Predicate = (icmp_ln890 & !or_ln59 & !or_ln874)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node NMS_5)   --->   "%and_ln46_1 = and i1 %and_ln46, i1 %icmp_ln890_1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:46]   --->   Operation 53 'and' 'and_ln46_1' <Predicate = (icmp_ln890 & !or_ln59 & !or_ln874)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node NMS_5)   --->   "%NMS_4 = select i1 %and_ln46_1, i8 %NMS, i8 %NMS_3" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:46]   --->   Operation 54 'select' 'NMS_4' <Predicate = (icmp_ln890 & !or_ln59 & !or_ln874)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.44ns) (out node of the LUT)   --->   "%NMS_5 = select i1 %icmp_ln890, i8 %NMS_4, i8"   --->   Operation 55 'select' 'NMS_5' <Predicate = (!or_ln59 & !or_ln874)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node or_ln59)   --->   "%and_ln46_2 = and i1 %icmp_ln890_1, i1 %xor_ln886" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:46]   --->   Operation 56 'and' 'and_ln46_2' <Predicate = (!or_ln874)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node or_ln59)   --->   "%xor_ln46 = xor i1 %and_ln46_2, i1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:46]   --->   Operation 57 'xor' 'xor_ln46' <Predicate = (!or_ln874)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node or_ln59)   --->   "%and_ln46_3 = and i1 %and_ln874_5, i1 %xor_ln46" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:46]   --->   Operation 58 'and' 'and_ln46_3' <Predicate = (!or_ln874)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node or_ln59)   --->   "%and_ln59_2 = and i1 %icmp_ln890_3, i1 %icmp_ln890_4" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:59]   --->   Operation 59 'and' 'and_ln59_2' <Predicate = (!or_ln874)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node or_ln59)   --->   "%xor_ln59 = xor i1 %and_ln59_2, i1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:59]   --->   Operation 60 'xor' 'xor_ln59' <Predicate = (!or_ln874)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node or_ln59)   --->   "%and_ln59_3 = and i1 %and_ln874_4, i1 %xor_ln59" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:59]   --->   Operation 61 'and' 'and_ln59_3' <Predicate = (!or_ln874)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln59 = or i1 %and_ln59_3, i1 %and_ln46_3" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:59]   --->   Operation 62 'or' 'or_ln59' <Predicate = (!or_ln874)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.44ns) (out node of the LUT)   --->   "%NMS_6 = select i1 %or_ln59, i8, i8 %NMS_5" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:59]   --->   Operation 63 'select' 'NMS_6' <Predicate = (!or_ln874)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node or_ln874)   --->   "%and_ln73_2 = and i1 %icmp_ln890_5, i1 %xor_ln886_1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:73]   --->   Operation 64 'and' 'and_ln73_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node or_ln874)   --->   "%xor_ln73 = xor i1 %and_ln73_2, i1" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:73]   --->   Operation 65 'xor' 'xor_ln73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node or_ln874)   --->   "%and_ln73_3 = and i1 %and_ln874_3, i1 %xor_ln73" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:73]   --->   Operation 66 'and' 'and_ln73_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node or_ln874)   --->   "%xor_ln874_3 = xor i1 %icmp_ln874_7, i1"   --->   Operation 67 'xor' 'xor_ln874_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node or_ln874)   --->   "%and_ln874_6 = and i1 %and_ln874_2, i1 %xor_ln874_3"   --->   Operation 68 'and' 'and_ln874_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln874)   --->   "%xor_ln874_4 = xor i1 %icmp_ln890, i1"   --->   Operation 69 'xor' 'xor_ln874_4' <Predicate = (or_ln874)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln874)   --->   "%or_ln874_1 = or i1 %icmp_ln874, i1 %xor_ln874_4"   --->   Operation 70 'or' 'or_ln874_1' <Predicate = (or_ln874)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln874)   --->   "%or_ln874_2 = or i1 %icmp_ln874_5, i1 %or_ln874_1"   --->   Operation 71 'or' 'or_ln874_2' <Predicate = (or_ln874)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln874)   --->   "%or_ln874_3 = or i1 %icmp_ln874_6, i1 %or_ln874_2"   --->   Operation 72 'or' 'or_ln874_3' <Predicate = (or_ln874)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln874)   --->   "%or_ln874_4 = or i1 %icmp_ln874_7, i1 %or_ln874_3"   --->   Operation 73 'or' 'or_ln874_4' <Predicate = (or_ln874)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln874 = select i1 %or_ln874_4, i8, i8"   --->   Operation 74 'select' 'select_ln874' <Predicate = (or_ln874)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln874 = or i1 %and_ln874_6, i1 %and_ln73_3"   --->   Operation 75 'or' 'or_ln874' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.44ns) (out node of the LUT)   --->   "%NMS_7 = select i1 %or_ln874, i8 %select_ln874, i8 %NMS_6"   --->   Operation 76 'select' 'NMS_7' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%ret_ln99 = ret i8 %NMS_7" [F:/Vitis_Libraries/vision/L1/include\imgproc/xf_canny_utils.hpp:99]   --->   Operation 77 'ret' 'ret_ln99' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_i00]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_i01]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_i02]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_i10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_i11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_i12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_i20]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_i21]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_i22]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ angle]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_low_threshold]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_high_threshold]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_high_threshold_read (read  ) [ 00]
p_low_threshold_read  (read  ) [ 00]
angle_read            (read  ) [ 00]
p_i22_read            (read  ) [ 00]
p_i21_read            (read  ) [ 00]
p_i20_read            (read  ) [ 00]
p_i12_read            (read  ) [ 00]
p_i11_read            (read  ) [ 00]
p_i10_read            (read  ) [ 00]
p_i02_read            (read  ) [ 00]
p_i01_read            (read  ) [ 00]
p_i00_read            (read  ) [ 00]
zext_ln890            (zext  ) [ 00]
icmp_ln890            (icmp  ) [ 01]
icmp_ln874            (icmp  ) [ 00]
icmp_ln890_1          (icmp  ) [ 00]
icmp_ln886            (icmp  ) [ 00]
xor_ln886             (xor   ) [ 00]
icmp_ln874_5          (icmp  ) [ 00]
zext_ln890_1          (zext  ) [ 00]
icmp_ln890_2          (icmp  ) [ 00]
NMS                   (select) [ 00]
icmp_ln890_3          (icmp  ) [ 00]
icmp_ln890_4          (icmp  ) [ 00]
icmp_ln874_6          (icmp  ) [ 00]
icmp_ln890_5          (icmp  ) [ 00]
icmp_ln886_1          (icmp  ) [ 00]
xor_ln886_1           (xor   ) [ 00]
icmp_ln874_7          (icmp  ) [ 00]
icmp_ln890_6          (icmp  ) [ 00]
icmp_ln890_7          (icmp  ) [ 00]
xor_ln874             (xor   ) [ 00]
and_ln874             (and   ) [ 00]
xor_ln874_1           (xor   ) [ 00]
and_ln874_1           (and   ) [ 00]
xor_ln874_2           (xor   ) [ 00]
and_ln874_2           (and   ) [ 00]
and_ln86              (and   ) [ 00]
and_ln86_1            (and   ) [ 00]
and_ln86_2            (and   ) [ 00]
NMS_1                 (select) [ 00]
and_ln874_3           (and   ) [ 00]
and_ln73              (and   ) [ 00]
and_ln73_1            (and   ) [ 01]
NMS_2                 (select) [ 00]
and_ln874_4           (and   ) [ 00]
and_ln59              (and   ) [ 00]
and_ln59_1            (and   ) [ 01]
NMS_3                 (select) [ 00]
and_ln874_5           (and   ) [ 00]
and_ln46              (and   ) [ 00]
and_ln46_1            (and   ) [ 01]
NMS_4                 (select) [ 00]
NMS_5                 (select) [ 00]
and_ln46_2            (and   ) [ 00]
xor_ln46              (xor   ) [ 00]
and_ln46_3            (and   ) [ 00]
and_ln59_2            (and   ) [ 00]
xor_ln59              (xor   ) [ 00]
and_ln59_3            (and   ) [ 00]
or_ln59               (or    ) [ 01]
NMS_6                 (select) [ 00]
and_ln73_2            (and   ) [ 00]
xor_ln73              (xor   ) [ 00]
and_ln73_3            (and   ) [ 00]
xor_ln874_3           (xor   ) [ 00]
and_ln874_6           (and   ) [ 00]
xor_ln874_4           (xor   ) [ 00]
or_ln874_1            (or    ) [ 00]
or_ln874_2            (or    ) [ 00]
or_ln874_3            (or    ) [ 00]
or_ln874_4            (or    ) [ 00]
select_ln874          (select) [ 00]
or_ln874              (or    ) [ 01]
NMS_7                 (select) [ 00]
ret_ln99              (ret   ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_i00">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_i00"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_i01">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_i01"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_i02">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_i02"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_i10">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_i10"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_i11">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_i11"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_i12">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_i12"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_i20">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_i20"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_i21">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_i21"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_i22">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_i22"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="angle">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="angle"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_low_threshold">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_low_threshold"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_high_threshold">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_high_threshold"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="p_high_threshold_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="8" slack="0"/>
<pin id="44" dir="0" index="1" bw="8" slack="0"/>
<pin id="45" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_high_threshold_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="p_low_threshold_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="8" slack="0"/>
<pin id="50" dir="0" index="1" bw="8" slack="0"/>
<pin id="51" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_low_threshold_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="angle_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="8" slack="0"/>
<pin id="56" dir="0" index="1" bw="8" slack="0"/>
<pin id="57" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="angle_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="p_i22_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="16" slack="0"/>
<pin id="62" dir="0" index="1" bw="16" slack="0"/>
<pin id="63" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_i22_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="p_i21_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="16" slack="0"/>
<pin id="68" dir="0" index="1" bw="16" slack="0"/>
<pin id="69" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_i21_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="p_i20_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="16" slack="0"/>
<pin id="74" dir="0" index="1" bw="16" slack="0"/>
<pin id="75" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_i20_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="p_i12_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="16" slack="0"/>
<pin id="80" dir="0" index="1" bw="16" slack="0"/>
<pin id="81" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_i12_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="p_i11_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="16" slack="0"/>
<pin id="86" dir="0" index="1" bw="16" slack="0"/>
<pin id="87" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_i11_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="p_i10_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="16" slack="0"/>
<pin id="92" dir="0" index="1" bw="16" slack="0"/>
<pin id="93" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_i10_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="p_i02_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="16" slack="0"/>
<pin id="98" dir="0" index="1" bw="16" slack="0"/>
<pin id="99" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_i02_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="p_i01_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="16" slack="0"/>
<pin id="104" dir="0" index="1" bw="16" slack="0"/>
<pin id="105" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_i01_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="p_i00_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="0"/>
<pin id="110" dir="0" index="1" bw="16" slack="0"/>
<pin id="111" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_i00_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="zext_ln890_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="0"/>
<pin id="116" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln890/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="icmp_ln890_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="0"/>
<pin id="120" dir="0" index="1" bw="16" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="icmp_ln874_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln874/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="icmp_ln890_1_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="16" slack="0"/>
<pin id="132" dir="0" index="1" bw="16" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="icmp_ln886_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="16" slack="0"/>
<pin id="138" dir="0" index="1" bw="16" slack="0"/>
<pin id="139" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln886/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="xor_ln886_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln886/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="icmp_ln874_5_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="0"/>
<pin id="150" dir="0" index="1" bw="7" slack="0"/>
<pin id="151" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln874_5/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="zext_ln890_1_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="0"/>
<pin id="156" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln890_1/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="icmp_ln890_2_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="0"/>
<pin id="160" dir="0" index="1" bw="16" slack="0"/>
<pin id="161" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_2/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="NMS_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="8" slack="0"/>
<pin id="168" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="NMS/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="icmp_ln890_3_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="16" slack="0"/>
<pin id="174" dir="0" index="1" bw="16" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_3/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="icmp_ln890_4_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="16" slack="0"/>
<pin id="180" dir="0" index="1" bw="16" slack="0"/>
<pin id="181" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_4/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="icmp_ln874_6_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="0"/>
<pin id="186" dir="0" index="1" bw="8" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln874_6/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="icmp_ln890_5_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="16" slack="0"/>
<pin id="192" dir="0" index="1" bw="16" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_5/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="icmp_ln886_1_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="16" slack="0"/>
<pin id="198" dir="0" index="1" bw="16" slack="0"/>
<pin id="199" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln886_1/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="xor_ln886_1_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln886_1/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="icmp_ln874_7_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="0"/>
<pin id="210" dir="0" index="1" bw="8" slack="0"/>
<pin id="211" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln874_7/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="icmp_ln890_6_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="16" slack="0"/>
<pin id="216" dir="0" index="1" bw="16" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_6/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="icmp_ln890_7_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="16" slack="0"/>
<pin id="222" dir="0" index="1" bw="16" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_7/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="xor_ln874_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln874/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="and_ln874_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln874/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="xor_ln874_1_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln874_1/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="and_ln874_1_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln874_1/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="xor_ln874_2_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln874_2/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="and_ln874_2_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln874_2/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="and_ln86_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln86/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="and_ln86_1_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln86_1/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="and_ln86_2_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln86_2/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="NMS_1_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="0" index="1" bw="8" slack="0"/>
<pin id="283" dir="0" index="2" bw="1" slack="0"/>
<pin id="284" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="NMS_1/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="and_ln874_3_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln874_3/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="and_ln73_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln73/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="and_ln73_1_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln73_1/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="NMS_2_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="8" slack="0"/>
<pin id="309" dir="0" index="2" bw="8" slack="0"/>
<pin id="310" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="NMS_2/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="and_ln874_4_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln874_4/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="and_ln59_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln59/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="and_ln59_1_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln59_1/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="NMS_3_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="8" slack="0"/>
<pin id="335" dir="0" index="2" bw="8" slack="0"/>
<pin id="336" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="NMS_3/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="and_ln874_5_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln874_5/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="and_ln46_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln46/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="and_ln46_1_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln46_1/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="NMS_4_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="0" index="1" bw="8" slack="0"/>
<pin id="361" dir="0" index="2" bw="8" slack="0"/>
<pin id="362" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="NMS_4/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="NMS_5_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="0" index="1" bw="8" slack="0"/>
<pin id="369" dir="0" index="2" bw="1" slack="0"/>
<pin id="370" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="NMS_5/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="and_ln46_2_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln46_2/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="xor_ln46_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln46/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="and_ln46_3_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln46_3/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="and_ln59_2_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln59_2/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="xor_ln59_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln59/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="and_ln59_3_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln59_3/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="or_ln59_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln59/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="NMS_6_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="0" index="2" bw="8" slack="0"/>
<pin id="420" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="NMS_6/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="and_ln73_2_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln73_2/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="xor_ln73_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln73/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="and_ln73_3_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln73_3/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="xor_ln874_3_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln874_3/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="and_ln874_6_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln874_6/1 "/>
</bind>
</comp>

<comp id="454" class="1004" name="xor_ln874_4_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="0"/>
<pin id="456" dir="0" index="1" bw="1" slack="0"/>
<pin id="457" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln874_4/1 "/>
</bind>
</comp>

<comp id="460" class="1004" name="or_ln874_1_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="0" index="1" bw="1" slack="0"/>
<pin id="463" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln874_1/1 "/>
</bind>
</comp>

<comp id="466" class="1004" name="or_ln874_2_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln874_2/1 "/>
</bind>
</comp>

<comp id="472" class="1004" name="or_ln874_3_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln874_3/1 "/>
</bind>
</comp>

<comp id="478" class="1004" name="or_ln874_4_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="0"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln874_4/1 "/>
</bind>
</comp>

<comp id="484" class="1004" name="select_ln874_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="0"/>
<pin id="486" dir="0" index="1" bw="1" slack="0"/>
<pin id="487" dir="0" index="2" bw="1" slack="0"/>
<pin id="488" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln874/1 "/>
</bind>
</comp>

<comp id="492" class="1004" name="or_ln874_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="0"/>
<pin id="494" dir="0" index="1" bw="1" slack="0"/>
<pin id="495" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln874/1 "/>
</bind>
</comp>

<comp id="498" class="1004" name="NMS_7_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="0"/>
<pin id="500" dir="0" index="1" bw="8" slack="0"/>
<pin id="501" dir="0" index="2" bw="8" slack="0"/>
<pin id="502" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="NMS_7/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="46"><net_src comp="24" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="22" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="24" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="20" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="24" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="18" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="26" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="16" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="26" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="14" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="26" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="12" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="26" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="10" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="26" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="26" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="26" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="26" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="26" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="0" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="117"><net_src comp="48" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="114" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="84" pin="2"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="54" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="28" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="84" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="90" pin="2"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="84" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="78" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="136" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="30" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="54" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="32" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="157"><net_src comp="42" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="154" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="84" pin="2"/><net_sink comp="158" pin=1"/></net>

<net id="169"><net_src comp="158" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="28" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="34" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="176"><net_src comp="84" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="96" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="84" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="72" pin="2"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="54" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="36" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="84" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="102" pin="2"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="84" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="66" pin="2"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="196" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="30" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="54" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="38" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="84" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="108" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="84" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="60" pin="2"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="124" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="30" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="118" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="226" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="148" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="30" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="232" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="238" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="184" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="30" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="244" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="250" pin="2"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="256" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="208" pin="2"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="220" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="214" pin="2"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="268" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="262" pin="2"/><net_sink comp="274" pin=1"/></net>

<net id="285"><net_src comp="274" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="164" pin="3"/><net_sink comp="280" pin=1"/></net>

<net id="287"><net_src comp="40" pin="0"/><net_sink comp="280" pin=2"/></net>

<net id="292"><net_src comp="244" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="184" pin="2"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="202" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="288" pin="2"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="294" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="190" pin="2"/><net_sink comp="300" pin=1"/></net>

<net id="311"><net_src comp="300" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="164" pin="3"/><net_sink comp="306" pin=1"/></net>

<net id="313"><net_src comp="280" pin="3"/><net_sink comp="306" pin=2"/></net>

<net id="318"><net_src comp="232" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="148" pin="2"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="178" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="314" pin="2"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="320" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="172" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="337"><net_src comp="326" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="164" pin="3"/><net_sink comp="332" pin=1"/></net>

<net id="339"><net_src comp="306" pin="3"/><net_sink comp="332" pin=2"/></net>

<net id="344"><net_src comp="118" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="124" pin="2"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="142" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="340" pin="2"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="346" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="130" pin="2"/><net_sink comp="352" pin=1"/></net>

<net id="363"><net_src comp="352" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="164" pin="3"/><net_sink comp="358" pin=1"/></net>

<net id="365"><net_src comp="332" pin="3"/><net_sink comp="358" pin=2"/></net>

<net id="371"><net_src comp="118" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="358" pin="3"/><net_sink comp="366" pin=1"/></net>

<net id="373"><net_src comp="40" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="378"><net_src comp="130" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="142" pin="2"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="374" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="30" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="340" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="380" pin="2"/><net_sink comp="386" pin=1"/></net>

<net id="396"><net_src comp="172" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="178" pin="2"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="392" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="30" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="314" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="398" pin="2"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="404" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="386" pin="2"/><net_sink comp="410" pin=1"/></net>

<net id="421"><net_src comp="410" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="40" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="423"><net_src comp="366" pin="3"/><net_sink comp="416" pin=2"/></net>

<net id="428"><net_src comp="190" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="202" pin="2"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="424" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="30" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="440"><net_src comp="288" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="430" pin="2"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="208" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="30" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="452"><net_src comp="256" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="442" pin="2"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="118" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="30" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="464"><net_src comp="124" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="454" pin="2"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="148" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="460" pin="2"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="184" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="466" pin="2"/><net_sink comp="472" pin=1"/></net>

<net id="482"><net_src comp="208" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="472" pin="2"/><net_sink comp="478" pin=1"/></net>

<net id="489"><net_src comp="478" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="490"><net_src comp="40" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="491"><net_src comp="28" pin="0"/><net_sink comp="484" pin=2"/></net>

<net id="496"><net_src comp="448" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="436" pin="2"/><net_sink comp="492" pin=1"/></net>

<net id="503"><net_src comp="492" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="504"><net_src comp="484" pin="3"/><net_sink comp="498" pin=1"/></net>

<net id="505"><net_src comp="416" pin="3"/><net_sink comp="498" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: xFFindmax3x3<3, 0, 0> : p_i00 | {1 }
	Port: xFFindmax3x3<3, 0, 0> : p_i01 | {1 }
	Port: xFFindmax3x3<3, 0, 0> : p_i02 | {1 }
	Port: xFFindmax3x3<3, 0, 0> : p_i10 | {1 }
	Port: xFFindmax3x3<3, 0, 0> : p_i11 | {1 }
	Port: xFFindmax3x3<3, 0, 0> : p_i12 | {1 }
	Port: xFFindmax3x3<3, 0, 0> : p_i20 | {1 }
	Port: xFFindmax3x3<3, 0, 0> : p_i21 | {1 }
	Port: xFFindmax3x3<3, 0, 0> : p_i22 | {1 }
	Port: xFFindmax3x3<3, 0, 0> : angle | {1 }
	Port: xFFindmax3x3<3, 0, 0> : p_low_threshold | {1 }
	Port: xFFindmax3x3<3, 0, 0> : p_high_threshold | {1 }
  - Chain level:
	State 1
		icmp_ln890 : 1
		xor_ln886 : 1
		icmp_ln890_2 : 1
		NMS : 2
		xor_ln886_1 : 1
		xor_ln874 : 1
		and_ln874 : 1
		xor_ln874_1 : 1
		and_ln874_1 : 1
		xor_ln874_2 : 1
		and_ln874_2 : 1
		and_ln86 : 1
		and_ln86_1 : 1
		and_ln86_2 : 1
		NMS_1 : 1
		and_ln874_3 : 1
		and_ln73 : 1
		and_ln73_1 : 1
		NMS_2 : 2
		and_ln874_4 : 1
		and_ln59 : 1
		and_ln59_1 : 1
		NMS_3 : 3
		and_ln874_5 : 2
		and_ln46 : 2
		and_ln46_1 : 2
		NMS_4 : 4
		NMS_5 : 5
		and_ln46_2 : 1
		xor_ln46 : 1
		and_ln46_3 : 1
		and_ln59_2 : 1
		xor_ln59 : 1
		and_ln59_3 : 1
		or_ln59 : 1
		NMS_6 : 6
		and_ln73_2 : 1
		xor_ln73 : 1
		and_ln73_3 : 1
		xor_ln874_3 : 1
		and_ln874_6 : 1
		xor_ln874_4 : 2
		or_ln874_1 : 2
		or_ln874_2 : 2
		or_ln874_3 : 2
		or_ln874_4 : 2
		select_ln874 : 2
		or_ln874 : 1
		NMS_7 : 7
		ret_ln99 : 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|          |         icmp_ln890_fu_118        |    0    |    13   |
|          |         icmp_ln874_fu_124        |    0    |    11   |
|          |        icmp_ln890_1_fu_130       |    0    |    13   |
|          |         icmp_ln886_fu_136        |    0    |    13   |
|          |        icmp_ln874_5_fu_148       |    0    |    11   |
|          |        icmp_ln890_2_fu_158       |    0    |    13   |
|   icmp   |        icmp_ln890_3_fu_172       |    0    |    13   |
|          |        icmp_ln890_4_fu_178       |    0    |    13   |
|          |        icmp_ln874_6_fu_184       |    0    |    11   |
|          |        icmp_ln890_5_fu_190       |    0    |    13   |
|          |        icmp_ln886_1_fu_196       |    0    |    13   |
|          |        icmp_ln874_7_fu_208       |    0    |    11   |
|          |        icmp_ln890_6_fu_214       |    0    |    13   |
|          |        icmp_ln890_7_fu_220       |    0    |    13   |
|----------|----------------------------------|---------|---------|
|          |            NMS_fu_164            |    0    |    8    |
|          |           NMS_1_fu_280           |    0    |    8    |
|          |           NMS_2_fu_306           |    0    |    8    |
|          |           NMS_3_fu_332           |    0    |    8    |
|  select  |           NMS_4_fu_358           |    0    |    8    |
|          |           NMS_5_fu_366           |    0    |    8    |
|          |           NMS_6_fu_416           |    0    |    8    |
|          |        select_ln874_fu_484       |    0    |    2    |
|          |           NMS_7_fu_498           |    0    |    8    |
|----------|----------------------------------|---------|---------|
|          |         and_ln874_fu_232         |    0    |    2    |
|          |        and_ln874_1_fu_244        |    0    |    2    |
|          |        and_ln874_2_fu_256        |    0    |    2    |
|          |          and_ln86_fu_262         |    0    |    2    |
|          |         and_ln86_1_fu_268        |    0    |    2    |
|          |         and_ln86_2_fu_274        |    0    |    2    |
|          |        and_ln874_3_fu_288        |    0    |    2    |
|          |          and_ln73_fu_294         |    0    |    2    |
|          |         and_ln73_1_fu_300        |    0    |    2    |
|          |        and_ln874_4_fu_314        |    0    |    2    |
|    and   |          and_ln59_fu_320         |    0    |    2    |
|          |         and_ln59_1_fu_326        |    0    |    2    |
|          |        and_ln874_5_fu_340        |    0    |    2    |
|          |          and_ln46_fu_346         |    0    |    2    |
|          |         and_ln46_1_fu_352        |    0    |    2    |
|          |         and_ln46_2_fu_374        |    0    |    2    |
|          |         and_ln46_3_fu_386        |    0    |    2    |
|          |         and_ln59_2_fu_392        |    0    |    2    |
|          |         and_ln59_3_fu_404        |    0    |    2    |
|          |         and_ln73_2_fu_424        |    0    |    2    |
|          |         and_ln73_3_fu_436        |    0    |    2    |
|          |        and_ln874_6_fu_448        |    0    |    2    |
|----------|----------------------------------|---------|---------|
|          |         xor_ln886_fu_142         |    0    |    2    |
|          |        xor_ln886_1_fu_202        |    0    |    2    |
|          |         xor_ln874_fu_226         |    0    |    2    |
|          |        xor_ln874_1_fu_238        |    0    |    2    |
|    xor   |        xor_ln874_2_fu_250        |    0    |    2    |
|          |          xor_ln46_fu_380         |    0    |    2    |
|          |          xor_ln59_fu_398         |    0    |    2    |
|          |          xor_ln73_fu_430         |    0    |    2    |
|          |        xor_ln874_3_fu_442        |    0    |    2    |
|          |        xor_ln874_4_fu_454        |    0    |    2    |
|----------|----------------------------------|---------|---------|
|          |          or_ln59_fu_410          |    0    |    2    |
|          |         or_ln874_1_fu_460        |    0    |    2    |
|    or    |         or_ln874_2_fu_466        |    0    |    2    |
|          |         or_ln874_3_fu_472        |    0    |    2    |
|          |         or_ln874_4_fu_478        |    0    |    2    |
|          |          or_ln874_fu_492         |    0    |    2    |
|----------|----------------------------------|---------|---------|
|          | p_high_threshold_read_read_fu_42 |    0    |    0    |
|          |  p_low_threshold_read_read_fu_48 |    0    |    0    |
|          |       angle_read_read_fu_54      |    0    |    0    |
|          |       p_i22_read_read_fu_60      |    0    |    0    |
|          |       p_i21_read_read_fu_66      |    0    |    0    |
|   read   |       p_i20_read_read_fu_72      |    0    |    0    |
|          |       p_i12_read_read_fu_78      |    0    |    0    |
|          |       p_i11_read_read_fu_84      |    0    |    0    |
|          |       p_i10_read_read_fu_90      |    0    |    0    |
|          |       p_i02_read_read_fu_96      |    0    |    0    |
|          |      p_i01_read_read_fu_102      |    0    |    0    |
|          |      p_i00_read_read_fu_108      |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   zext   |         zext_ln890_fu_114        |    0    |    0    |
|          |        zext_ln890_1_fu_154       |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    0    |   316   |
|----------|----------------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   316  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   316  |
+-----------+--------+--------+
