Vivado Simulator 2019.1
Time resolution is 1 ps
Loading rom.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.even_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 1638700000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.even_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 1638900000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.even_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 1639100000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.even_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 1639300000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.even_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 1639500000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.even_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 1639700000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.even_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 1639900000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.even_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 1640100000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.even_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 1640300000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.even_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 1640500000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.even_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 1640700000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.even_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 1640900000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.even_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 1641100000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.even_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 1641300000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.even_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 1641500000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.even_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 1641700000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.even_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 1641900000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.odd_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 2457900000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.odd_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 2458100000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.odd_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 2458300000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.odd_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 2458500000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.odd_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 2458700000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.odd_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 2458900000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.odd_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 2459100000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.odd_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 2459300000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.odd_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 2459500000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.odd_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 2459700000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.odd_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 2459900000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.odd_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 2460100000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.odd_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 2460300000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.odd_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 2460500000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.odd_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 2460700000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.odd_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 2460900000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.odd_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 2461100000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Distance for case          0 :      43842
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.even_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 212992900000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.even_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 212993100000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.even_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 212993300000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.even_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 212993500000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.even_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 212993700000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.even_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 212993900000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.even_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 212994100000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.even_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 212994300000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.even_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 212994500000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.even_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 212994700000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.even_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 212994900000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.even_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 212995100000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.even_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 212995300000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.even_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 212995500000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.even_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 212995700000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.even_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 212995900000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.even_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 212996100000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.odd_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 213812100000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.odd_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 213812300000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.odd_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 213812500000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.odd_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 213812700000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.odd_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 213812900000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.odd_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 213813100000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.odd_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 213813300000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.odd_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 213813500000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.odd_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 213813700000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.odd_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 213813900000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.odd_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 213814100000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.odd_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 213814300000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.odd_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 213814500000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.odd_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 213814700000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.odd_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 213814900000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.odd_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 213815100000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.odd_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 213815300000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Distance for case          1 :      43842
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.even_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 424347100000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.even_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 424347300000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.even_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 424347500000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.even_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 424347700000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.even_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 424347900000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.even_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 424348100000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.even_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 424348300000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.even_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 424348500000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.even_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 424348700000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.even_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 424348900000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.even_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 424349100000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.even_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 424349300000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.even_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 424349500000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.even_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 424349700000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.even_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 424349900000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.even_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 424350100000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.even_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 424350300000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.odd_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 425166300000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.odd_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 425166500000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.odd_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 425166700000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.odd_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 425166900000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.odd_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 425167100000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.odd_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 425167300000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.odd_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 425167500000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.odd_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 425167700000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.odd_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 425167900000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.odd_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 425168100000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.odd_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 425168300000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.odd_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 425168500000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.odd_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 425168700000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.odd_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 425168900000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.odd_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 425169100000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.odd_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 425169300000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.odd_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 425169500000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Distance for case          2 :      43615
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.even_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 635701300000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.even_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 635701500000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.even_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 635701700000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.even_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 635701900000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.even_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 635702100000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.even_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 635702300000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.even_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 635702500000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.even_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 635702700000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.even_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 635702900000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.even_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 635703100000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.even_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 635703300000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.even_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 635703500000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.even_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 635703700000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.even_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 635703900000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.even_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 635704100000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.even_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 635704300000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.even_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 635704500000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.odd_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 636520500000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.odd_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 636520700000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.odd_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 636520900000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.odd_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 636521100000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.odd_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 636521300000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.odd_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 636521500000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.odd_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 636521700000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.odd_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 636521900000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.odd_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 636522100000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.odd_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 636522300000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.odd_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 636522500000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.odd_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 636522700000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.odd_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 636522900000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.odd_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 636523100000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.odd_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 636523300000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.odd_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 636523500000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.odd_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 636523700000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Distance for case          3 :      44662
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.even_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 847055500000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.even_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 847055700000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.even_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 847055900000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.even_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 847056100000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.even_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 847056300000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.even_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 847056500000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.even_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 847056700000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.even_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 847056900000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.even_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 847057100000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.even_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 847057300000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.even_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 847057500000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.even_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 847057700000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.even_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 847057900000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.even_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 847058100000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.even_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 847058300000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.even_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 847058500000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.even_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 847058700000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.odd_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 847874700000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.odd_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 847874900000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.odd_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 847875100000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.odd_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 847875300000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.odd_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 847875500000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.odd_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 847875700000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.odd_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 847875900000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.odd_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 847876100000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.odd_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 847876300000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.odd_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 847876500000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.odd_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 847876700000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.odd_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 847876900000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.odd_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 847877100000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.odd_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 847877300000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.odd_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 847877500000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.odd_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 847877700000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : dwt_4F_32bit_256x256_tb.uut.dwt_matrix_memory_inst.odd_rows.U0.inst_blk_mem_gen.gnbram.gnativebmg.native_blk_mem_gen.valid.cstr.ramloop[0].ram.r.prim_noinit.ram.DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram.gen_tdp.INT_RAMB_TDP.chk_for_col_msg at simulation time 847877900000.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
