Running: /home/chittaranjan/opt/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/chittaranjan/opt/projects_dir/mod_25/mod_25_tb_isim_beh.exe -prj /home/chittaranjan/opt/projects_dir/mod_25/mod_25_tb_beh.prj work.mod_25_tb 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "/home/chittaranjan/opt/projects_dir/mod_25/mod_25.vhd" into library work
Parsing VHDL file "/home/chittaranjan/opt/projects_dir/mod_25/mod_25_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 84696 KB
Fuse CPU Usage: 840 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture mod_25_arch of entity mod_25 [mod_25_default]
Compiling architecture behavior of entity mod_25_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable /home/chittaranjan/opt/projects_dir/mod_25/mod_25_tb_isim_beh.exe
Fuse Memory Usage: 1181272 KB
Fuse CPU Usage: 900 ms
GCC CPU Usage: 1380 ms
