
---------- Begin Simulation Statistics ----------
final_tick                               262314969000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 209305                       # Simulator instruction rate (inst/s)
host_mem_usage                                 742260                       # Number of bytes of host memory used
host_op_rate                                   209312                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   477.77                       # Real time elapsed on the host
host_tick_rate                              549037568                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100003539                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.262315                       # Number of seconds simulated
sim_ticks                                262314969000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.550871                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  596912                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               599605                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               822                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            599826                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                155                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             358                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              203                       # Number of indirect misses.
system.cpu.branchPred.lookups                  601797                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     561                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          114                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100003539                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.623150                       # CPI: cycles per instruction
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        95000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        95000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        93000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        93000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           13                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           13                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        95000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        95000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.071429                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.071429                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        93000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        93000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.071429                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.071429                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.ReadReq_accesses::.cpu.data     35711027                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     35711027                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data        97400                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total        97400                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 94970.873786                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 94970.873786                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data     35710917                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        35710917                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     10714000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     10714000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000003                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data          110                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           110                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9782000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9782000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          103                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          103                       # number of ReadReq MSHR misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           46                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           46                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       105400                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       105400                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           32                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            32                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.304348                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.304348                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_misses::.cpu.data           14                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           14                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1054000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1054000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.217391                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.217391                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           10                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           10                       # number of SoftPFReq MSHR misses
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data     13095625                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13095625                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 100955.431565                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 100955.431565                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 104255.282969                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 104255.282969                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10119954                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10119954                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 300410150000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 300410150000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.227226                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.227226                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data      2975671                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2975671                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1487824                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1487824                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 155115910000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 155115910000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.113614                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.113614                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1487847                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1487847                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data     48806652                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48806652                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 100955.300138                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 100955.300138                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 104254.640277                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 104254.640277                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data     45830871                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         45830871                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data 300420864000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 300420864000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.060971                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.060971                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data      2975781                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2975781                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data      1487831                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1487831                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 155125692000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 155125692000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.030487                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.030487                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data      1487950                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1487950                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data     48806698                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48806698                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 100954.825181                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 100954.825181                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 104254.647974                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 104254.647974                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data     45830903                       # number of overall hits
system.cpu.dcache.overall_hits::total        45830903                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data 300420864000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 300420864000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.060971                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.060971                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data      2975795                       # number of overall misses
system.cpu.dcache.overall_misses::total       2975795                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data      1487831                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1487831                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 155126746000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 155126746000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.030487                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.030487                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1487960                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1487960                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 262314969000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                1486937                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          510                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          455                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             31.801163                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses        196714865                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.464537                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999477                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999477                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 262314969000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs           1487961                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses         196714865                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1023.464537                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            47318891                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            240000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks      1486839                       # number of writebacks
system.cpu.dcache.writebacks::total           1486839                       # number of writebacks
system.cpu.discardedOps                          2530                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 262314969000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 262314969000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49411446                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          36901107                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         13094541                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.icache.ReadReq_accesses::.cpu.inst      5364482                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      5364482                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 100150.495050                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 100150.495050                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 98150.495050                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 98150.495050                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst      5363977                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         5363977                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     50576000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     50576000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000094                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000094                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst          505                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           505                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     49566000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     49566000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000094                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000094                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          505                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          505                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst      5364482                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      5364482                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 100150.495050                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 100150.495050                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 98150.495050                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 98150.495050                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst      5363977                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          5363977                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst     50576000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     50576000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000094                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000094                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst          505                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            505                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     49566000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     49566000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000094                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000094                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst          505                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          505                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst      5364482                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      5364482                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 100150.495050                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 100150.495050                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 98150.495050                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 98150.495050                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst      5363977                       # number of overall hits
system.cpu.icache.overall_hits::total         5363977                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst     50576000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     50576000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000094                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000094                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst          505                       # number of overall misses
system.cpu.icache.overall_misses::total           505                       # number of overall misses
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     49566000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     49566000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000094                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000094                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst          505                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          505                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 262314969000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                     86                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::4          419                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs          10622.736634                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses         21458433                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   418.945353                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.818253                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.818253                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          419                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.818359                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 262314969000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs               505                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses          21458433                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           418.945353                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5364482                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks           86                       # number of writebacks
system.cpu.icache.writebacks::total                86                       # number of writebacks
system.cpu.idleCycles                       145638348                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.381221                       # IPC: instructions per cycle
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 262314969000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 262314969000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        262314969                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                50006822     50.01%     50.01% # Class of committed instruction
system.cpu.op_class_0::IntMult                     85      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                6      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::MemRead               36900886     36.90%     86.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13095738     13.10%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100003539                       # Class of committed instruction
system.cpu.pwrStateResidencyTicks::ON    262314969000                       # Cumulative time (in ticks) in various power states
system.cpu.tickCycles                       116676621                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.ReadCleanReq_accesses::.cpu.inst          505                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            505                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97224.032587                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97224.032587                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77224.032587                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77224.032587                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             14                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 14                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst     47737000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     47737000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.972277                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.972277                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst          491                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              491                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     37917000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     37917000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.972277                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.972277                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          491                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          491                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data       1487847                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1487847                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 101255.282297                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101255.282297                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81255.282297                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81255.282297                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_miss_latency::.cpu.data 150652368000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  150652368000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data         1487847                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1487847                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 120895428000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 120895428000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data      1487847                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1487847                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data          114                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           114                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 100291.262136                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100291.262136                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 81040.404040                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81040.404040                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            11                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                11                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data     10330000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     10330000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.903509                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.903509                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data          103                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             103                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      8023000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      8023000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.868421                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.868421                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data           99                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           99                       # number of ReadSharedReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks           82                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           82                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           82                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               82                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks      1486839                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1486839                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks      1486839                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1486839                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst              505                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1487961                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1488466                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97224.032587                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 101255.215565                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101253.885777                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77224.032587                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 81255.268000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81253.938192                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst                   14                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   11                       # number of demand (read+write) hits
system.l2.demand_hits::total                       25                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst     47737000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 150662698000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     150710435000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.972277                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999993                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999983                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst                491                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            1487950                       # number of demand (read+write) misses
system.l2.demand_misses::total                1488441                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst     37917000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 120903451000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 120941368000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.972277                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999990                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999981                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst           491                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       1487946                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1488437                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst             505                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1487961                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1488466                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 97224.032587                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 101255.215565                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101253.885777                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77224.032587                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 81255.268000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81253.938192                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst                  14                       # number of overall hits
system.l2.overall_hits::.cpu.data                  11                       # number of overall hits
system.l2.overall_hits::total                      25                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst     47737000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 150662698000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    150710435000                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.972277                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999993                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999983                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst               491                       # number of overall misses
system.l2.overall_misses::.cpu.data           1487950                       # number of overall misses
system.l2.overall_misses::total               1488441                       # number of overall misses
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst     37917000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 120903451000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 120941368000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.972277                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999990                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999981                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst          491                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      1487946                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1488437                       # number of overall MSHR misses
system.l2.pwrStateResidencyTicks::UNDEFINED 262314969000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                        1455669                       # number of replacements
system.l2.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          510                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5103                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        27098                       # Occupied blocks per task id
system.l2.tags.avg_refs                      1.999051                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                 49095877                       # Number of data accesses
system.l2.tags.occ_blocks::.cpu.inst        10.030176                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32414.343017                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000306                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.989207                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989513                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 262314969000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                   1488437                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                  49095877                       # Number of tag accesses
system.l2.tags.tagsinuse                 32424.373193                       # Cycle average of tags in use
system.l2.tags.total_refs                     2975461                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks::.writebacks             1455093                       # number of writebacks
system.l2.writebacks::total                   1455093                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                      89115.76                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                29988.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples   1455093.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       491.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1487946.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     11238.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       363.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    363.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                       355.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    355.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      24.29                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         5.61                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.84                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.77                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst       119795                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           119795                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst            119795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         363031299                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             363151094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      355015775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           119795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        363031299                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            718166869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      355015775                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            355015775                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples       340056                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    553.978780                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   364.581523                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   412.268379                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        17120      5.03%      5.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       128500     37.79%     42.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        11478      3.38%     46.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        13689      4.03%     50.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        10341      3.04%     53.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        11426      3.36%     56.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        13682      4.02%     60.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9639      2.83%     63.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       124181     36.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       340056                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM               95259968                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                95259968                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                93123904                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys             93125952                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst        31424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         31424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst          31424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       95228544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           95259968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     93125952                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        93125952                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst          491                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1487946                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25916.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29989.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst        31424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     95228544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 119794.917231734493                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 363031299.216477394104                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst     12725000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  44623005500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks      1455093                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks   4193487.70                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks     93123904                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 355007967.539969086647                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 6101914598750                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds        80713                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState             4435415                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1374387                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds        80713                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst             491                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         1487946                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1488437                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1455093                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1455093                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    88.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0             93000                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             92989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             93116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             93077                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             93097                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             93064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             93082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             93070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             93120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             93050                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            92957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            92955                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            93005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            92931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            92946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            92978                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             90903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             90895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             90948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             91009                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             91008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             91008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             91008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             91008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             91008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             90944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            90880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            90880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            90880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            90880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            90884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            90918                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.000536124500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 262314969000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples        80713                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.440896                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.029088                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    116.207721                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        80712    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         80713                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                 1488355                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      80                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                   1488437                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1488437                       # Read request sizes (log2)
system.mem_ctrls.readReqs                     1488437                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 88.08                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                  1310942                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                 7442185000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                  262314920000                       # Total gap between requests
system.mem_ctrls.totMemAccLat             44635730500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                  16727536750                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples        80713                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.027592                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.026851                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.166054                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               10      0.01%      0.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            78456     97.20%     97.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2247      2.78%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         80713                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  79582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  80704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  80714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  80714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  80714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  80714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  80714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  80714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  84083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  80714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  80714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  80714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  80714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  80714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  80714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  80714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  80714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  80713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                  1455093                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1455093                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                    1455093                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                88.83                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                 1292499                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy          61281005520                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy               1214485440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy               0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            541.662744                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 125737814000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    8759140000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  127818015000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_0.preBackEnergy          49123891200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                645514320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy              5315694300                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         20706606960.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           142086245880                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime                    0                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy             3799048140                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          61245632460                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy               1213521540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy               0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            541.610549                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 125815932000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    8759140000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  127739897000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.preBackEnergy          49153679040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                644998200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy              5311745880                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         20706606960.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           142072554360                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime                    0                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy             3796370280                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      4432123                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4432123                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    188385920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               188385920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 262314969000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          8764058000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         7837528500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.0                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1488437                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1488437    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1488437                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1455249                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2943686                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp                590                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1455093                       # Transaction distribution
system.membus.trans_dist::CleanEvict              156                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1487847                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1487847                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           590                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1096                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4462859                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4463955                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        37824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    190387200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              190425024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 262314969000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         5949339000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1515000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4463886996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.snoopTraffic                  93125952                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2944135                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000151                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.012335                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2943690     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    444      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2944135                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests           24                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1487024                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          419                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2975489                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            420                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                         1455669                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp               619                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2941932                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           86                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             674                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1487847                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1487847                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           505                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          114                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
