INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/FA.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/FSM_011101_011001.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_011101_011001
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/HA.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/Lab0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/Lab1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/Lab2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/Lab3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/MUX_2_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/RCA_4_FA.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RCA_4_FA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/RC_Add_Sub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RC_Add_Sub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/RC_Add_Sub_Univ_SSeg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RC_Add_Sub_Univ_SSeg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/SevenSeg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSeg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/Validity.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Validity
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/fsm_template.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_template
WARNING: [VRFC 10-3380] identifier 'START' is used before its declaration [C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/fsm_template.sv:19]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/n_bit_register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module n_bit_register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/univ_sseg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module univ_sseg
INFO: [VRFC 10-2458] undeclared symbol sclk, assumed default net type wire [C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/univ_sseg.sv:94]
INFO: [VRFC 10-311] analyzing module clk_divder
INFO: [VRFC 10-311] analyzing module cnt_convert_14b
INFO: [VRFC 10-311] analyzing module cnt_convert_7b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/Lab7.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/final_project.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_project
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/switches_encoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switches_encoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/LEDS_DECODER.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LEDS_DECODER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/button_press_register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module button_press_register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/clock_divider.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/n_bit_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module n_bit_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/score_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module score_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/health_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module health_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/stateRegister.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stateRegister
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/CatchMeFSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CatchMeFSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/CatchMeIfYouCan.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CatchMeIfYouCan
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/Accumulator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sources_1/new/button_t_flip_flop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module button_t_flip_flop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sim_1/new/Lab2Sum.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab2Sum
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sim_1/new/Lab1Sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab1Sim
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sim_1/new/Lab0Sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab0Sim
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sim_1/new/switches_encoder_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switches_encoder_sim
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sim_1/new/leds_decoder_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leds_decoder_sim
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sim_1/new/button_press_register_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module button_press_register_sim
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sim_1/new/clockdivider_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockdivider_test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sim_1/new/score_counter_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module score_counter_sim
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Christian Honein/Desktop/v2/Digital_Design_Labs_Project/cpe133_labs/cpe133_labs.srcs/sim_1/new/health_counter_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module health_counter_sim
