Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 22:08:29 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/bgm_submodules/mul_r2/post_route_timing.rpt
| Design       : mul_r2
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
prod1_reg/CLK                  prod_reg__0/PCIN[0]            8.467         
prod1_reg/CLK                  prod_reg__0/PCIN[10]           8.467         
prod1_reg/CLK                  prod_reg__0/PCIN[11]           8.467         
prod1_reg/CLK                  prod_reg__0/PCIN[12]           8.467         
prod1_reg/CLK                  prod_reg__0/PCIN[13]           8.467         
prod1_reg/CLK                  prod_reg__0/PCIN[14]           8.467         
prod1_reg/CLK                  prod_reg__0/PCIN[15]           8.467         
prod1_reg/CLK                  prod_reg__0/PCIN[16]           8.467         
prod1_reg/CLK                  prod_reg__0/PCIN[17]           8.467         
prod1_reg/CLK                  prod_reg__0/PCIN[18]           8.467         
prod1_reg/CLK                  prod_reg__0/PCIN[19]           8.467         
prod1_reg/CLK                  prod_reg__0/PCIN[1]            8.467         
prod1_reg/CLK                  prod_reg__0/PCIN[20]           8.467         
prod1_reg/CLK                  prod_reg__0/PCIN[21]           8.467         
prod1_reg/CLK                  prod_reg__0/PCIN[22]           8.467         
prod1_reg/CLK                  prod_reg__0/PCIN[23]           8.467         
prod1_reg/CLK                  prod_reg__0/PCIN[24]           8.467         
prod1_reg/CLK                  prod_reg__0/PCIN[25]           8.467         
prod1_reg/CLK                  prod_reg__0/PCIN[26]           8.467         
prod1_reg/CLK                  prod_reg__0/PCIN[27]           8.467         
prod1_reg/CLK                  prod_reg__0/PCIN[28]           8.467         
prod1_reg/CLK                  prod_reg__0/PCIN[29]           8.467         
prod1_reg/CLK                  prod_reg__0/PCIN[2]            8.467         
prod1_reg/CLK                  prod_reg__0/PCIN[30]           8.467         
prod1_reg/CLK                  prod_reg__0/PCIN[31]           8.467         
prod1_reg/CLK                  prod_reg__0/PCIN[32]           8.467         
prod1_reg/CLK                  prod_reg__0/PCIN[33]           8.467         
prod1_reg/CLK                  prod_reg__0/PCIN[34]           8.467         
prod1_reg/CLK                  prod_reg__0/PCIN[35]           8.467         
prod1_reg/CLK                  prod_reg__0/PCIN[36]           8.467         
prod1_reg/CLK                  prod_reg__0/PCIN[37]           8.467         
prod1_reg/CLK                  prod_reg__0/PCIN[38]           8.467         
prod1_reg/CLK                  prod_reg__0/PCIN[39]           8.467         
prod1_reg/CLK                  prod_reg__0/PCIN[3]            8.467         
prod1_reg/CLK                  prod_reg__0/PCIN[40]           8.467         
prod1_reg/CLK                  prod_reg__0/PCIN[41]           8.467         
prod1_reg/CLK                  prod_reg__0/PCIN[42]           8.467         
prod1_reg/CLK                  prod_reg__0/PCIN[43]           8.467         
prod1_reg/CLK                  prod_reg__0/PCIN[44]           8.467         
prod1_reg/CLK                  prod_reg__0/PCIN[45]           8.467         
prod1_reg/CLK                  prod_reg__0/PCIN[46]           8.467         
prod1_reg/CLK                  prod_reg__0/PCIN[47]           8.467         
prod1_reg/CLK                  prod_reg__0/PCIN[4]            8.467         
prod1_reg/CLK                  prod_reg__0/PCIN[5]            8.467         
prod1_reg/CLK                  prod_reg__0/PCIN[6]            8.467         
prod1_reg/CLK                  prod_reg__0/PCIN[7]            8.467         
prod1_reg/CLK                  prod_reg__0/PCIN[8]            8.467         
prod1_reg/CLK                  prod_reg__0/PCIN[9]            8.467         
prod1_reg/CLK                  prod_reg[11]/D                 9.069         
prod1_reg/CLK                  prod_reg[10]/D                 9.093         
prod1_reg/CLK                  prod_reg[0]/D                  9.110         
prod1_reg/CLK                  prod_reg[12]/D                 9.110         
prod1_reg/CLK                  prod_reg[16]/D                 9.110         
prod1_reg/CLK                  prod_reg[4]/D                  9.110         
prod1_reg/CLK                  prod_reg[14]/D                 9.111         
prod1_reg/CLK                  prod_reg[2]/D                  9.111         
prod1_reg/CLK                  prod_reg[6]/D                  9.111         
prod1_reg/CLK                  prod_reg[9]/D                  9.126         
prod1_reg/CLK                  prod_reg[13]/D                 9.200         
prod1_reg/CLK                  prod_reg[1]/D                  9.200         
prod1_reg/CLK                  prod_reg[5]/D                  9.200         
prod1_reg/CLK                  prod_reg[15]/D                 9.213         
prod1_reg/CLK                  prod_reg[3]/D                  9.213         
prod1_reg/CLK                  prod_reg[7]/D                  9.213         
prod1_reg/CLK                  prod_reg[8]/D                  9.217         



