04:51:13 INFO  : Registering command handlers for SDK TCF services
04:51:16 INFO  : Launching XSCT server: xsct -n -interactive /home/petr/Projects/fpga/zedboard/wrk/ps_systems/sdk_project/temp_xsdb_launch_script.tcl
04:51:21 INFO  : XSCT server has started successfully.
04:51:26 INFO  : Successfully done setting XSCT server connection channel  
04:51:26 INFO  : Successfully done setting SDK workspace  
04:51:26 INFO  : Processing command line option -hwspec /home/petr/Projects/fpga/zedboard/wrk/ps_systems/sdk_src/system_wrapper.hdf.
04:57:18 INFO  : Connected to target on host '192.168.1.150' and port '3121'.
05:00:08 INFO  : Connected to target on host '192.168.1.150' and port '3121'.
05:00:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG Cable 2018.3 AAo1BIUq0" && level==0} -index 1' command is executed.
05:00:09 INFO  : FPGA configured successfully with bitstream "/home/petr/Projects/fpga/zedboard/wrk/ps_systems/zedbrd_frst/zedbrd_frst.runs/impl_1/system_wrapper.bit"
05:06:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "JTAG Cable 2018.3 AAo1BIUq0" && level==0} -index 1' command is executed.
05:06:02 INFO  : 'fpga -state' command is executed.
05:06:02 INFO  : Connected to target on host '192.168.1.150' and port '3121'.
05:06:03 INFO  : Jtag cable 'JTAG Cable 2018.3 AAo1BIUq0' is selected.
05:06:03 INFO  : 'jtag frequency' command is executed.
05:06:03 INFO  : Sourcing of '/home/petr/Projects/fpga/zedboard/wrk/ps_systems/sdk_project/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
05:06:03 INFO  : Context for 'APU' is selected.
05:06:03 INFO  : Hardware design information is loaded from '/home/petr/Projects/fpga/zedboard/wrk/ps_systems/sdk_project/system_wrapper_hw_platform_0/system.hdf'.
05:06:03 INFO  : 'configparams force-mem-access 1' command is executed.
05:06:03 INFO  : Context for 'APU' is selected.
05:06:03 INFO  : 'stop' command is executed.
05:06:03 INFO  : 'ps7_init' command is executed.
05:06:03 INFO  : 'ps7_post_config' command is executed.
05:06:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:06:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
05:06:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:06:03 INFO  : The application '/home/petr/Projects/fpga/zedboard/wrk/ps_systems/sdk_project/zedbrd_frst/Debug/zedbrd_frst.elf' is downloaded to processor 'ps7_cortexa9_0'.
05:06:03 INFO  : 'configparams force-mem-access 0' command is executed.
05:06:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:192.168.1.150:3121
source /home/petr/Projects/fpga/zedboard/wrk/ps_systems/sdk_project/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "JTAG Cable 2018.3 AAo1BIUq0"} -index 0
loadhw -hw /home/petr/Projects/fpga/zedboard/wrk/ps_systems/sdk_project/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "JTAG Cable 2018.3 AAo1BIUq0"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "JTAG Cable 2018.3 AAo1BIUq0"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "JTAG Cable 2018.3 AAo1BIUq0"} -index 0
dow /home/petr/Projects/fpga/zedboard/wrk/ps_systems/sdk_project/zedbrd_frst/Debug/zedbrd_frst.elf
configparams force-mem-access 0
----------------End of Script----------------

05:06:03 INFO  : Memory regions updated for context APU
05:06:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
05:06:03 INFO  : 'con' command is executed.
05:06:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "JTAG Cable 2018.3 AAo1BIUq0"} -index 0
con
----------------End of Script----------------

05:06:03 INFO  : Launch script is exported to file '/home/petr/Projects/fpga/zedboard/wrk/ps_systems/sdk_project/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zedbrd_frst.elf_on_local.tcl'
06:42:35 INFO  : Disconnected from the channel tcfchan#1.
14:59:00 INFO  : Registering command handlers for SDK TCF services
14:59:01 INFO  : Launching XSCT server: xsct -n -interactive /home/petr/Projects/fpga/zedboard/wrk/ps_systems/sdk_project/temp_xsdb_launch_script.tcl
14:59:04 INFO  : XSCT server has started successfully.
14:59:04 INFO  : Successfully done setting XSCT server connection channel  
14:59:04 INFO  : Successfully done setting SDK workspace  
14:59:29 INFO  : Invoking Bootgen: bootgen -image zedbrd_frst.bif -arch zynq -o /home/petr/Projects/fpga/zedboard/wrk/ps_systems/sdk_project/zedbrd_frst/bootimage/BOOT.bin
14:59:29 INFO  : Creating new bif file /home/petr/Projects/fpga/zedboard/wrk/ps_systems/sdk_project/zedbrd_frst/bootimage/zedbrd_frst.bif
14:59:31 INFO  : Bootgen command execution is done.
