<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Haiku-commits] r27404 - in haiku/trunk:	headers/private/kernel/arch/x86 src/system/kernel/arch/x86
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/haiku-commits/2008-September/index.html" >
   <LINK REL="made" HREF="mailto:haiku-commits%40lists.berlios.de?Subject=Re%3A%20%5BHaiku-commits%5D%20r27404%20-%20in%20haiku/trunk%3A%0A%09headers/private/kernel/arch/x86%20src/system/kernel/arch/x86&In-Reply-To=%3C200809101950.m8AJo8Up021257%40sheep.berlios.de%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="011671.html">
   <LINK REL="Next"  HREF="011673.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Haiku-commits] r27404 - in haiku/trunk:	headers/private/kernel/arch/x86 src/system/kernel/arch/x86</H1>
    <B>axeld at BerliOS</B> 
    <A HREF="mailto:haiku-commits%40lists.berlios.de?Subject=Re%3A%20%5BHaiku-commits%5D%20r27404%20-%20in%20haiku/trunk%3A%0A%09headers/private/kernel/arch/x86%20src/system/kernel/arch/x86&In-Reply-To=%3C200809101950.m8AJo8Up021257%40sheep.berlios.de%3E"
       TITLE="[Haiku-commits] r27404 - in haiku/trunk:	headers/private/kernel/arch/x86 src/system/kernel/arch/x86">axeld at mail.berlios.de
       </A><BR>
    <I>Wed Sep 10 21:50:08 CEST 2008</I>
    <P><UL>
        <LI>Previous message: <A HREF="011671.html">[Haiku-commits] r27403 - in haiku/trunk: headers/os/drivers	src/add-ons/kernel/bus_managers/acpi
</A></li>
        <LI>Next message: <A HREF="011673.html">[Haiku-commits] r27405 - haiku/trunk/headers/os
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#11672">[ date ]</a>
              <a href="thread.html#11672">[ thread ]</a>
              <a href="subject.html#11672">[ subject ]</a>
              <a href="author.html#11672">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>Author: axeld
Date: 2008-09-10 21:50:08 +0200 (Wed, 10 Sep 2008)
New Revision: 27404
ViewCVS: <A HREF="http://svn.berlios.de/viewcvs/haiku?rev=27404&amp;view=rev">http://svn.berlios.de/viewcvs/haiku?rev=27404&amp;view=rev</A>

Added:
   haiku/trunk/src/system/kernel/arch/x86/arch_cpu.cpp
Removed:
   haiku/trunk/src/system/kernel/arch/x86/arch_cpu.c
Modified:
   haiku/trunk/headers/private/kernel/arch/x86/arch_cpu.h
   haiku/trunk/src/system/kernel/arch/x86/Jamfile
   haiku/trunk/src/system/kernel/arch/x86/apm.cpp
Log:
* Added acpi_shutdown() method. If the ACPI bus manager is installed, this will
  be used now. Tested only with VMware so far.
* apm_shutdown() is now called with interrupts turned on.
* Renamed arch_cpu.c to arch_cpu.cpp.
* Minor cleanup.


Modified: haiku/trunk/headers/private/kernel/arch/x86/arch_cpu.h
===================================================================
--- haiku/trunk/headers/private/kernel/arch/x86/arch_cpu.h	2008-09-10 19:24:37 UTC (rev 27403)
+++ haiku/trunk/headers/private/kernel/arch/x86/arch_cpu.h	2008-09-10 19:50:08 UTC (rev 27404)
@@ -222,7 +222,7 @@
 typedef struct arch_cpu_info {
 	// saved cpu info
 	enum x86_vendors vendor;
-	enum x86_feature_type feature[FEATURE_NUM];
+	uint32 feature[FEATURE_NUM];
 	char model_name[49];
 	const char *vendor_name;
 	int type;

Modified: haiku/trunk/src/system/kernel/arch/x86/Jamfile
===================================================================
--- haiku/trunk/src/system/kernel/arch/x86/Jamfile	2008-09-10 19:24:37 UTC (rev 27403)
+++ haiku/trunk/src/system/kernel/arch/x86/Jamfile	2008-09-10 19:50:08 UTC (rev 27404)
@@ -14,7 +14,7 @@
 
 KernelMergeObject kernel_arch_x86.o :
 	arch_commpage.cpp
-	arch_cpu.c
+	arch_cpu.cpp
 	arch_debug.cpp
 	arch_debug_console.c
 	arch_elf.c

Modified: haiku/trunk/src/system/kernel/arch/x86/apm.cpp
===================================================================
--- haiku/trunk/src/system/kernel/arch/x86/apm.cpp	2008-09-10 19:24:37 UTC (rev 27403)
+++ haiku/trunk/src/system/kernel/arch/x86/apm.cpp	2008-09-10 19:50:08 UTC (rev 27404)
@@ -1,5 +1,5 @@
 /*
- * Copyright 2006-2007, Axel D&#246;rfler, <A HREF="https://lists.berlios.de/mailman/listinfo/haiku-commits">axeld at pinc-software.de.</A> All rights reserved.
+ * Copyright 2006-2008, Axel D&#246;rfler, <A HREF="https://lists.berlios.de/mailman/listinfo/haiku-commits">axeld at pinc-software.de.</A> All rights reserved.
  * Distributed under the terms of the MIT License.
  */
 
@@ -256,7 +256,12 @@
 	if (!sAPMEnabled)
 		return B_NOT_SUPPORTED;
 
-	return apm_set_state(APM_ALL_DEVICES, APM_POWER_STATE_OFF);
+	cpu_status state = disable_interrupts();
+
+	status_t status = apm_set_state(APM_ALL_DEVICES, APM_POWER_STATE_OFF);
+
+	restore_interrupts(state);
+	return status;
 }
 
 

Deleted: haiku/trunk/src/system/kernel/arch/x86/arch_cpu.c

Copied: haiku/trunk/src/system/kernel/arch/x86/arch_cpu.cpp (from rev 27402, haiku/trunk/src/system/kernel/arch/x86/arch_cpu.c)
===================================================================
--- haiku/trunk/src/system/kernel/arch/x86/arch_cpu.c	2008-09-10 16:22:23 UTC (rev 27402)
+++ haiku/trunk/src/system/kernel/arch/x86/arch_cpu.cpp	2008-09-10 19:50:08 UTC (rev 27404)
@@ -0,0 +1,765 @@
+/*
+ * Copyright 2002-2008, Axel D&#246;rfler, <A HREF="https://lists.berlios.de/mailman/listinfo/haiku-commits">axeld at pinc-software.de.</A>
+ * Distributed under the terms of the MIT License.
+ *
+ * Copyright 2001-2002, Travis Geiselbrecht. All rights reserved.
+ * Distributed under the terms of the NewOS License.
+ */
+
+
+#include &lt;cpu.h&gt;
+
+#include &lt;string.h&gt;
+#include &lt;stdlib.h&gt;
+#include &lt;stdio.h&gt;
+
+#include &lt;ACPI.h&gt;
+
+#include &lt;boot_device.h&gt;
+#include &lt;commpage.h&gt;
+#include &lt;smp.h&gt;
+#include &lt;tls.h&gt;
+#include &lt;vm.h&gt;
+
+#include &lt;arch_system_info.h&gt;
+#include &lt;arch/x86/selector.h&gt;
+#include &lt;boot/kernel_args.h&gt;
+
+#include &quot;interrupts.h&quot;
+
+
+#define DUMP_FEATURE_STRING 1
+
+
+/* cpu vendor info */
+struct cpu_vendor_info {
+	const char *vendor;
+	const char *ident_string[2];
+};
+
+static const struct cpu_vendor_info vendor_info[VENDOR_NUM] = {
+	{ &quot;Intel&quot;, { &quot;GenuineIntel&quot; } },
+	{ &quot;AMD&quot;, { &quot;AuthenticAMD&quot; } },
+	{ &quot;Cyrix&quot;, { &quot;CyrixInstead&quot; } },
+	{ &quot;UMC&quot;, { &quot;UMC UMC UMC&quot; } },
+	{ &quot;NexGen&quot;, { &quot;NexGenDriven&quot; } },
+	{ &quot;Centaur&quot;, { &quot;CentaurHauls&quot; } },
+	{ &quot;Rise&quot;, { &quot;RiseRiseRise&quot; } },
+	{ &quot;Transmeta&quot;, { &quot;GenuineTMx86&quot;, &quot;TransmetaCPU&quot; } },
+	{ &quot;NSC&quot;, { &quot;Geode by NSC&quot; } },
+};
+
+#define CR0_CACHE_DISABLE		(1UL &lt;&lt; 30)
+#define CR0_NOT_WRITE_THROUGH	(1UL &lt;&lt; 29)
+#define CR0_FPU_EMULATION		(1UL &lt;&lt; 2)
+#define CR0_MONITOR_FPU			(1UL &lt;&lt; 1)
+
+#define CR4_OS_FXSR				(1UL &lt;&lt; 9)
+#define CR4_OS_XMM_EXCEPTION	(1UL &lt;&lt; 10)
+
+struct set_mtrr_parameter {
+	int32	index;
+	uint64	base;
+	uint64	length;
+	uint8	type;
+};
+
+
+extern &quot;C&quot; void reboot(void);
+	// from arch_x86.S
+
+void (*gX86SwapFPUFunc)(void *oldState, const void *newState);
+bool gHasSSE = false;
+
+static uint32 sCpuRendezvous;
+static uint32 sCpuRendezvous2;
+
+segment_descriptor *gGDT = NULL;
+
+/* Some specials for the double fault handler */
+//static struct tss sDoubleFaultTSS;
+static uint32 sDoubleFaultStack[10240];
+
+static x86_cpu_module_info *sCpuModule;
+
+
+extern &quot;C&quot; void memcpy_generic(void* dest, const void* source, size_t count);
+extern int memcpy_generic_end;
+
+x86_optimized_functions gOptimizedFunctions = {
+	memcpy_generic,
+	&amp;memcpy_generic_end
+};
+
+
+static status_t
+acpi_shutdown(void)
+{
+	acpi_module_info* acpi;
+	if (get_module(B_ACPI_MODULE_NAME, (module_info**)&amp;acpi) != B_OK)
+		return B_NOT_SUPPORTED;
+
+	status_t status = acpi-&gt;enter_sleep_state(ACPI_POWER_STATE_OFF);
+	if (status == B_OK)
+		status = acpi-&gt;enter_sleep_state(ACPI_POWER_STATE_OFF);
+
+	put_module(B_ACPI_MODULE_NAME);
+	return status;
+}
+
+
+/*!	Disable CPU caches, and invalidate them. */
+static void
+disable_caches()
+{
+	x86_write_cr0((x86_read_cr0() | CR0_CACHE_DISABLE) &amp; ~CR0_NOT_WRITE_THROUGH);
+	wbinvd();
+	arch_cpu_global_TLB_invalidate();
+}
+
+
+/*!	Invalidate CPU caches, and enable them. */
+static void
+enable_caches()
+{
+	wbinvd();
+	arch_cpu_global_TLB_invalidate();
+	x86_write_cr0(x86_read_cr0() &amp; ~(CR0_CACHE_DISABLE | CR0_NOT_WRITE_THROUGH));
+}
+
+
+static void
+set_mtrr(void *_parameter, int cpu)
+{
+	struct set_mtrr_parameter *parameter = (struct set_mtrr_parameter *)_parameter;
+
+	// wait until all CPUs have arrived here
+	smp_cpu_rendezvous(&amp;sCpuRendezvous, cpu);
+
+	disable_caches();
+
+	sCpuModule-&gt;set_mtrr(parameter-&gt;index, parameter-&gt;base, parameter-&gt;length,
+		parameter-&gt;type);
+
+	enable_caches();
+
+	// wait until all CPUs have arrived here
+	smp_cpu_rendezvous(&amp;sCpuRendezvous2, cpu);
+}
+
+
+static void
+init_mtrrs(void *_unused, int cpu)
+{
+	// wait until all CPUs have arrived here
+	smp_cpu_rendezvous(&amp;sCpuRendezvous, cpu);
+
+	disable_caches();
+
+	sCpuModule-&gt;init_mtrrs();
+
+	enable_caches();
+
+	// wait until all CPUs have arrived here
+	smp_cpu_rendezvous(&amp;sCpuRendezvous2, cpu);
+}
+
+
+uint32
+x86_count_mtrrs(void)
+{
+	if (sCpuModule == NULL)
+		return 0;
+
+	return sCpuModule-&gt;count_mtrrs();
+}
+
+
+void
+x86_set_mtrr(uint32 index, uint64 base, uint64 length, uint8 type)
+{
+	struct set_mtrr_parameter parameter;
+	parameter.index = index;
+	parameter.base = base;
+	parameter.length = length;
+	parameter.type = type;
+
+	sCpuRendezvous = sCpuRendezvous2 = 0;
+	call_all_cpus(&amp;set_mtrr, &amp;parameter);
+}
+
+
+status_t
+x86_get_mtrr(uint32 index, uint64 *_base, uint64 *_length, uint8 *_type)
+{
+	// the MTRRs are identical on all CPUs, so it doesn't matter
+	// on which CPU this runs
+	return sCpuModule-&gt;get_mtrr(index, _base, _length, _type);
+}
+
+
+static void
+init_sse(void)
+{
+	if (!x86_check_feature(IA32_FEATURE_SSE, FEATURE_COMMON)
+		|| !x86_check_feature(IA32_FEATURE_FXSR, FEATURE_COMMON)) {
+		// we don't have proper SSE support
+		return;
+	}
+
+	// enable OS support for SSE
+	x86_write_cr4(x86_read_cr4() | CR4_OS_FXSR | CR4_OS_XMM_EXCEPTION);
+	x86_write_cr0(x86_read_cr0() &amp; ~(CR0_FPU_EMULATION | CR0_MONITOR_FPU));
+
+	gX86SwapFPUFunc = i386_fxsave_swap;
+	gHasSSE = true;
+}
+
+
+static void
+load_tss(int cpu)
+{
+	short seg = ((TSS_BASE_SEGMENT + cpu) &lt;&lt; 3) | DPL_KERNEL;
+	asm(&quot;movw  %0, %%ax;&quot;
+		&quot;ltr %%ax;&quot; : : &quot;r&quot; (seg) : &quot;eax&quot;);
+}
+
+
+static void
+init_double_fault(int cpuNum)
+{
+	/* set up the double fault tss */
+	/* TODO: Axel - fix SMP support */
+	struct tss *tss = &amp;gCPU[cpuNum].arch.double_fault_tss;
+
+	memset(tss, 0, sizeof(struct tss));
+	tss-&gt;sp0 = (uint32)sDoubleFaultStack + sizeof(sDoubleFaultStack);
+	tss-&gt;ss0 = KERNEL_DATA_SEG;
+	read_cr3(tss-&gt;cr3);
+		// copy the current cr3 to the double fault cr3
+	tss-&gt;eip = (uint32)&amp;double_fault;
+	tss-&gt;es = KERNEL_DATA_SEG;
+	tss-&gt;cs = KERNEL_CODE_SEG;
+	tss-&gt;ss = KERNEL_DATA_SEG;
+	tss-&gt;esp = tss-&gt;sp0;
+	tss-&gt;ds = KERNEL_DATA_SEG;
+	tss-&gt;fs = KERNEL_DATA_SEG;
+	tss-&gt;gs = KERNEL_DATA_SEG;
+	tss-&gt;ldt_seg_selector = 0;
+	tss-&gt;io_map_base = sizeof(struct tss);
+
+	// add TSS descriptor for this new TSS
+	set_tss_descriptor(&amp;gGDT[DOUBLE_FAULT_TSS_BASE_SEGMENT + cpuNum],
+		(addr_t)tss, sizeof(struct tss));
+}
+
+
+#if DUMP_FEATURE_STRING
+static void
+dump_feature_string(int currentCPU, cpu_ent *cpu)
+{
+	char features[256];
+	features[0] = 0;
+
+	if (cpu-&gt;arch.feature[FEATURE_COMMON] &amp; IA32_FEATURE_FPU)
+		strlcat(features, &quot;fpu &quot;, sizeof(features));
+	if (cpu-&gt;arch.feature[FEATURE_COMMON] &amp; IA32_FEATURE_VME)
+		strlcat(features, &quot;vme &quot;, sizeof(features));
+	if (cpu-&gt;arch.feature[FEATURE_COMMON] &amp; IA32_FEATURE_DE)
+		strlcat(features, &quot;de &quot;, sizeof(features));
+	if (cpu-&gt;arch.feature[FEATURE_COMMON] &amp; IA32_FEATURE_PSE)
+		strlcat(features, &quot;pse &quot;, sizeof(features));
+	if (cpu-&gt;arch.feature[FEATURE_COMMON] &amp; IA32_FEATURE_TSC)
+		strlcat(features, &quot;tsc &quot;, sizeof(features));
+	if (cpu-&gt;arch.feature[FEATURE_COMMON] &amp; IA32_FEATURE_MSR)
+		strlcat(features, &quot;msr &quot;, sizeof(features));
+	if (cpu-&gt;arch.feature[FEATURE_COMMON] &amp; IA32_FEATURE_PAE)
+		strlcat(features, &quot;pae &quot;, sizeof(features));
+	if (cpu-&gt;arch.feature[FEATURE_COMMON] &amp; IA32_FEATURE_MCE)
+		strlcat(features, &quot;mce &quot;, sizeof(features));
+	if (cpu-&gt;arch.feature[FEATURE_COMMON] &amp; IA32_FEATURE_CX8)
+		strlcat(features, &quot;cx8 &quot;, sizeof(features));
+	if (cpu-&gt;arch.feature[FEATURE_COMMON] &amp; IA32_FEATURE_APIC)
+		strlcat(features, &quot;apic &quot;, sizeof(features));
+	if (cpu-&gt;arch.feature[FEATURE_COMMON] &amp; IA32_FEATURE_SEP)
+		strlcat(features, &quot;sep &quot;, sizeof(features));
+	if (cpu-&gt;arch.feature[FEATURE_COMMON] &amp; IA32_FEATURE_MTRR)
+		strlcat(features, &quot;mtrr &quot;, sizeof(features));
+	if (cpu-&gt;arch.feature[FEATURE_COMMON] &amp; IA32_FEATURE_PGE)
+		strlcat(features, &quot;pge &quot;, sizeof(features));
+	if (cpu-&gt;arch.feature[FEATURE_COMMON] &amp; IA32_FEATURE_MCA)
+		strlcat(features, &quot;mca &quot;, sizeof(features));
+	if (cpu-&gt;arch.feature[FEATURE_COMMON] &amp; IA32_FEATURE_CMOV)
+		strlcat(features, &quot;cmov &quot;, sizeof(features));
+	if (cpu-&gt;arch.feature[FEATURE_COMMON] &amp; IA32_FEATURE_PAT)
+		strlcat(features, &quot;pat &quot;, sizeof(features));
+	if (cpu-&gt;arch.feature[FEATURE_COMMON] &amp; IA32_FEATURE_PSE36)
+		strlcat(features, &quot;pse36 &quot;, sizeof(features));
+	if (cpu-&gt;arch.feature[FEATURE_COMMON] &amp; IA32_FEATURE_PSN)
+		strlcat(features, &quot;psn &quot;, sizeof(features));
+	if (cpu-&gt;arch.feature[FEATURE_COMMON] &amp; IA32_FEATURE_CLFSH)
+		strlcat(features, &quot;clfsh &quot;, sizeof(features));
+	if (cpu-&gt;arch.feature[FEATURE_COMMON] &amp; IA32_FEATURE_DS)
+		strlcat(features, &quot;ds &quot;, sizeof(features));
+	if (cpu-&gt;arch.feature[FEATURE_COMMON] &amp; IA32_FEATURE_ACPI)
+		strlcat(features, &quot;acpi &quot;, sizeof(features));
+	if (cpu-&gt;arch.feature[FEATURE_COMMON] &amp; IA32_FEATURE_MMX)
+		strlcat(features, &quot;mmx &quot;, sizeof(features));
+	if (cpu-&gt;arch.feature[FEATURE_COMMON] &amp; IA32_FEATURE_FXSR)
+		strlcat(features, &quot;fxsr &quot;, sizeof(features));
+	if (cpu-&gt;arch.feature[FEATURE_COMMON] &amp; IA32_FEATURE_SSE)
+		strlcat(features, &quot;sse &quot;, sizeof(features));
+	if (cpu-&gt;arch.feature[FEATURE_COMMON] &amp; IA32_FEATURE_SSE2)
+		strlcat(features, &quot;sse2 &quot;, sizeof(features));
+	if (cpu-&gt;arch.feature[FEATURE_COMMON] &amp; IA32_FEATURE_SS)
+		strlcat(features, &quot;ss &quot;, sizeof(features));
+	if (cpu-&gt;arch.feature[FEATURE_COMMON] &amp; IA32_FEATURE_HTT)
+		strlcat(features, &quot;htt &quot;, sizeof(features));
+	if (cpu-&gt;arch.feature[FEATURE_COMMON] &amp; IA32_FEATURE_TM)
+		strlcat(features, &quot;tm &quot;, sizeof(features));
+	if (cpu-&gt;arch.feature[FEATURE_COMMON] &amp; IA32_FEATURE_PBE)
+		strlcat(features, &quot;pbe &quot;, sizeof(features));
+	if (cpu-&gt;arch.feature[FEATURE_EXT] &amp; IA32_FEATURE_EXT_SSE3)
+		strlcat(features, &quot;sse3 &quot;, sizeof(features));
+	if (cpu-&gt;arch.feature[FEATURE_EXT] &amp; IA32_FEATURE_EXT_MONITOR)
+		strlcat(features, &quot;monitor &quot;, sizeof(features));
+	if (cpu-&gt;arch.feature[FEATURE_EXT] &amp; IA32_FEATURE_EXT_DSCPL)
+		strlcat(features, &quot;dscpl &quot;, sizeof(features));
+	if (cpu-&gt;arch.feature[FEATURE_EXT] &amp; IA32_FEATURE_EXT_EST)
+		strlcat(features, &quot;est &quot;, sizeof(features));
+	if (cpu-&gt;arch.feature[FEATURE_EXT] &amp; IA32_FEATURE_EXT_TM2)
+		strlcat(features, &quot;tm2 &quot;, sizeof(features));
+	if (cpu-&gt;arch.feature[FEATURE_EXT] &amp; IA32_FEATURE_EXT_CNXTID)
+		strlcat(features, &quot;cnxtid &quot;, sizeof(features));
+	if (cpu-&gt;arch.feature[FEATURE_EXT_AMD] &amp; IA32_FEATURE_AMD_EXT_SYSCALL)
+		strlcat(features, &quot;syscall &quot;, sizeof(features));
+	if (cpu-&gt;arch.feature[FEATURE_EXT_AMD] &amp; IA32_FEATURE_AMD_EXT_NX)
+		strlcat(features, &quot;nx &quot;, sizeof(features));
+	if (cpu-&gt;arch.feature[FEATURE_EXT_AMD] &amp; IA32_FEATURE_AMD_EXT_MMXEXT)
+		strlcat(features, &quot;mmxext &quot;, sizeof(features));
+	if (cpu-&gt;arch.feature[FEATURE_EXT_AMD] &amp; IA32_FEATURE_AMD_EXT_FFXSR)
+		strlcat(features, &quot;ffxsr &quot;, sizeof(features));
+	if (cpu-&gt;arch.feature[FEATURE_EXT_AMD] &amp; IA32_FEATURE_AMD_EXT_LONG)
+		strlcat(features, &quot;long &quot;, sizeof(features));
+	if (cpu-&gt;arch.feature[FEATURE_EXT_AMD] &amp; IA32_FEATURE_AMD_EXT_3DNOWEXT)
+		strlcat(features, &quot;3dnowext &quot;, sizeof(features));
+	if (cpu-&gt;arch.feature[FEATURE_EXT_AMD] &amp; IA32_FEATURE_AMD_EXT_3DNOW)
+		strlcat(features, &quot;3dnow &quot;, sizeof(features));
+
+	dprintf(&quot;CPU %d: features: %s\n&quot;, currentCPU, features);
+}
+#endif	// DUMP_FEATURE_STRING
+
+
+static int
+detect_cpu(int currentCPU)
+{
+	cpu_ent *cpu = get_cpu_struct();
+	char vendorString[17];
+	cpuid_info cpuid;
+
+	// clear out the cpu info data
+	cpu-&gt;arch.vendor = VENDOR_UNKNOWN;
+	cpu-&gt;arch.vendor_name = &quot;UNKNOWN VENDOR&quot;;
+	cpu-&gt;arch.feature[FEATURE_COMMON] = 0;
+	cpu-&gt;arch.feature[FEATURE_EXT] = 0;
+	cpu-&gt;arch.feature[FEATURE_EXT_AMD] = 0;
+	cpu-&gt;arch.model_name[0] = 0;
+
+	// print some fun data
+	get_current_cpuid(&amp;cpuid, 0);
+
+	// build the vendor string
+	memset(vendorString, 0, sizeof(vendorString));
+	memcpy(vendorString, cpuid.eax_0.vendor_id, sizeof(cpuid.eax_0.vendor_id));
+
+	// get the family, model, stepping
+	get_current_cpuid(&amp;cpuid, 1);
+	cpu-&gt;arch.type = cpuid.eax_1.type;
+	cpu-&gt;arch.family = cpuid.eax_1.family;
+	cpu-&gt;arch.extended_family = cpuid.eax_1.extended_family;
+	cpu-&gt;arch.model = cpuid.eax_1.model;
+	cpu-&gt;arch.extended_model = cpuid.eax_1.extended_model;
+	cpu-&gt;arch.stepping = cpuid.eax_1.stepping;
+	dprintf(&quot;CPU %d: type %d family %d extended_family %d model %d &quot;
+		&quot;extended_model %d stepping %d, string '%s'\n&quot;,
+		currentCPU, cpu-&gt;arch.type, cpu-&gt;arch.family,
+		cpu-&gt;arch.extended_family, cpu-&gt;arch.model,
+		cpu-&gt;arch.extended_model, cpu-&gt;arch.stepping, vendorString);
+
+	// figure out what vendor we have here
+
+	for (int32 i = 0; i &lt; VENDOR_NUM; i++) {
+		if (vendor_info[i].ident_string[0]
+			&amp;&amp; !strcmp(vendorString, vendor_info[i].ident_string[0])) {
+			cpu-&gt;arch.vendor = (x86_vendors)i;
+			cpu-&gt;arch.vendor_name = vendor_info[i].vendor;
+			break;
+		}
+		if (vendor_info[i].ident_string[1]
+			&amp;&amp; !strcmp(vendorString, vendor_info[i].ident_string[1])) {
+			cpu-&gt;arch.vendor = (x86_vendors)i;
+			cpu-&gt;arch.vendor_name = vendor_info[i].vendor;
+			break;
+		}
+	}
+
+	// see if we can get the model name
+	get_current_cpuid(&amp;cpuid, 0x80000000);
+	if (cpuid.eax_0.max_eax &gt;= 0x80000004) {
+		// build the model string (need to swap ecx/edx data before copying)
+		unsigned int temp;
+		memset(cpu-&gt;arch.model_name, 0, sizeof(cpu-&gt;arch.model_name));
+		get_current_cpuid(&amp;cpuid, 0x80000002);
+		temp = cpuid.regs.edx; cpuid.regs.edx = cpuid.regs.ecx; cpuid.regs.ecx = temp;
+		memcpy(cpu-&gt;arch.model_name, cpuid.as_chars, sizeof(cpuid.as_chars));
+		get_current_cpuid(&amp;cpuid, 0x80000003);
+		temp = cpuid.regs.edx; cpuid.regs.edx = cpuid.regs.ecx; cpuid.regs.ecx = temp;
+		memcpy(cpu-&gt;arch.model_name + 16, cpuid.as_chars, sizeof(cpuid.as_chars));
+		get_current_cpuid(&amp;cpuid, 0x80000004);
+		temp = cpuid.regs.edx; cpuid.regs.edx = cpuid.regs.ecx; cpuid.regs.ecx = temp;
+		memcpy(cpu-&gt;arch.model_name + 32, cpuid.as_chars, sizeof(cpuid.as_chars));
+
+		// some cpus return a right-justified string
+		int32 i = 0;
+		while (cpu-&gt;arch.model_name[i] == ' ')
+			i++;
+		if (i &gt; 0) {
+			memmove(cpu-&gt;arch.model_name, &amp;cpu-&gt;arch.model_name[i],
+				strlen(&amp;cpu-&gt;arch.model_name[i]) + 1);
+		}
+
+		dprintf(&quot;CPU %d: vendor '%s' model name '%s'\n&quot;,
+			currentCPU, cpu-&gt;arch.vendor_name, cpu-&gt;arch.model_name);
+	} else {
+		strcpy(cpu-&gt;arch.model_name, &quot;unknown&quot;);
+	}
+
+	// load feature bits
+	get_current_cpuid(&amp;cpuid, 1);
+	cpu-&gt;arch.feature[FEATURE_COMMON] = cpuid.eax_1.features; // edx
+	cpu-&gt;arch.feature[FEATURE_EXT] = cpuid.eax_1.extended_features; // ecx
+	if (cpu-&gt;arch.vendor == VENDOR_AMD) {
+		get_current_cpuid(&amp;cpuid, 0x80000001);
+		cpu-&gt;arch.feature[FEATURE_EXT_AMD] = cpuid.regs.edx; // edx
+	}
+
+#if DUMP_FEATURE_STRING
+	dump_feature_string(currentCPU, cpu);
+#endif
+
+	return 0;
+}
+
+
+bool
+x86_check_feature(uint32 feature, enum x86_feature_type type)
+{
+	cpu_ent *cpu = get_cpu_struct();
+
+#if 0
+	int i;
+	dprintf(&quot;x86_check_feature: feature 0x%x, type %d\n&quot;, feature, type);
+	for (i = 0; i &lt; FEATURE_NUM; i++) {
+		dprintf(&quot;features %d: 0x%x\n&quot;, i, cpu-&gt;arch.feature[i]);
+	}
+#endif
+
+	return (cpu-&gt;arch.feature[type] &amp; feature) != 0;
+}
+
+
+void*
+x86_get_double_fault_stack(int32 cpu, size_t* _size)
+{
+	*_size = sizeof(sDoubleFaultStack);
+	return sDoubleFaultStack;
+}
+
+
+//	#pragma mark -
+
+
+status_t
+arch_cpu_preboot_init_percpu(kernel_args *args, int cpu)
+{
+	x86_write_cr0(x86_read_cr0() &amp; ~(CR0_FPU_EMULATION | CR0_MONITOR_FPU));
+	gX86SwapFPUFunc = i386_fnsave_swap;
+
+	return B_OK;
+}
+
+
+status_t
+arch_cpu_init_percpu(kernel_args *args, int cpu)
+{
+	detect_cpu(cpu);
+
+	// load the TSS for this cpu
+	// note the main cpu gets initialized in arch_cpu_init_post_vm()
+	if (cpu != 0)
+		load_tss(cpu);
+
+	return 0;
+}
+
+status_t
+arch_cpu_init(kernel_args *args)
+{
+	__x86_setup_system_time(args-&gt;arch_args.system_time_cv_factor);
+
+	return B_OK;
+}
+
+
+status_t
+arch_cpu_init_post_vm(kernel_args *args)
+{
+	uint32 i;
+
+	// account for the segment descriptors
+
+	gGDT = (segment_descriptor *)args-&gt;arch_args.vir_gdt;
+	create_area(&quot;gdt&quot;, (void **)&amp;gGDT, B_EXACT_ADDRESS, B_PAGE_SIZE,
+		B_ALREADY_WIRED, B_KERNEL_READ_AREA | B_KERNEL_WRITE_AREA);
+
+	// currently taken out of the build, because it's not yet used (and assumes
+	// (a fixed number of used GDT entries)
+	//i386_selector_init(gGDT);  // pass the new gdt
+
+	// setup task-state segments
+	for (i = 0; i &lt; args-&gt;num_cpus; i++) {
+		// initialize the regular and double fault tss stored in the per-cpu
+		// structure
+		memset(&amp;gCPU[i].arch.tss, 0, sizeof(struct tss));
+		gCPU[i].arch.tss.ss0 = KERNEL_DATA_SEG;
+		gCPU[i].arch.tss.io_map_base = sizeof(struct tss);
+
+		// add TSS descriptor for this new TSS
+		set_tss_descriptor(&amp;gGDT[TSS_BASE_SEGMENT + i],
+			(addr_t)&amp;gCPU[i].arch.tss, sizeof(struct tss));
+
+		// initialize the double fault tss
+		init_double_fault(i);
+	}
+
+	// set the current hardware task on cpu 0
+	load_tss(0);
+
+	x86_set_task_gate(8, DOUBLE_FAULT_TSS_BASE_SEGMENT &lt;&lt; 3);
+
+	// setup TLS descriptors (one for every CPU)
+
+	for (i = 0; i &lt; args-&gt;num_cpus; i++) {
+		set_segment_descriptor(&amp;gGDT[TLS_BASE_SEGMENT + i], 0, TLS_SIZE,
+			DT_DATA_WRITEABLE, DPL_USER);
+	}
+
+	// setup SSE2/3 support
+	init_sse();
+
+	return B_OK;
+}
+
+
+status_t
+arch_cpu_init_post_modules(kernel_args *args)
+{
+	// initialize CPU module
+
+	void *cookie = open_module_list(&quot;cpu&quot;);
+
+	while (true) {
+		char name[B_FILE_NAME_LENGTH];
+		size_t nameLength = sizeof(name);
+
+		if (read_next_module_name(cookie, name, &amp;nameLength) != B_OK
+			|| get_module(name, (module_info **)&amp;sCpuModule) == B_OK)
+			break;
+	}
+
+	close_module_list(cookie);
+
+	// initialize MTRRs if available
+	if (x86_count_mtrrs() &gt; 0) {
+		sCpuRendezvous = sCpuRendezvous2 = 0;
+		call_all_cpus(&amp;init_mtrrs, NULL);
+	}
+
+	// get optimized functions from the CPU module
+	if (sCpuModule != NULL &amp;&amp; sCpuModule-&gt;get_optimized_functions != NULL) {
+		x86_optimized_functions functions;
+		memset(&amp;functions, 0, sizeof(functions));
+
+		sCpuModule-&gt;get_optimized_functions(&amp;functions);
+
+		if (functions.memcpy != NULL) {
+			gOptimizedFunctions.memcpy = functions.memcpy;
+			gOptimizedFunctions.memcpy_end = functions.memcpy_end;
+		}
+	}
+
+	// put the optimized functions into the commpage
+	fill_commpage_entry(COMMPAGE_ENTRY_X86_MEMCPY, gOptimizedFunctions.memcpy,
+		(addr_t)gOptimizedFunctions.memcpy_end
+			- (addr_t)gOptimizedFunctions.memcpy);
+
+	return B_OK;
+}
+
+
+void
+i386_set_tss_and_kstack(addr_t kstack)
+{
+	get_cpu_struct()-&gt;arch.tss.sp0 = kstack;
+}
+
+void
+arch_cpu_global_TLB_invalidate(void)
+{
+	uint32 flags = x86_read_cr4();
+
+	if (flags &amp; IA32_CR4_GLOBAL_PAGES) {
+		// disable and reenable the global pages to flush all TLBs regardless
+		// of the global page bit
+		x86_write_cr4(flags &amp; ~IA32_CR4_GLOBAL_PAGES);
+		x86_write_cr4(flags | IA32_CR4_GLOBAL_PAGES);
+	} else
+		arch_cpu_user_TLB_invalidate();
+}
+
+
+void
+arch_cpu_invalidate_TLB_range(addr_t start, addr_t end)
+{
+	int32 num_pages = end / B_PAGE_SIZE - start / B_PAGE_SIZE;
+	while (num_pages-- &gt;= 0) {
+		invalidate_TLB(start);
+		start += B_PAGE_SIZE;
+	}
+}
+
+
+void
+arch_cpu_invalidate_TLB_list(addr_t pages[], int num_pages)
+{
+	int i;
+	for (i = 0; i &lt; num_pages; i++) {
+		invalidate_TLB(pages[i]);
+	}
+}
+
+ssize_t
+arch_cpu_user_strlcpy(char *to, const char *from, size_t size, addr_t *faultHandler)
+{
+	int fromLength = 0;
+	addr_t oldFaultHandler = *faultHandler;
+
+	// this check is to trick the gcc4 compiler and have it keep the error label
+	if (to == NULL &amp;&amp; size &gt; 0)
+		goto error;
+
+	*faultHandler = (addr_t)&amp;&error;
+
+	if (size &gt; 0) {
+		to[--size] = '\0';
+		// copy
+		for ( ; size; size--, fromLength++, to++, from++) {
+			if ((*to = *from) == '\0')
+				break;
+		}
+	}
+	// count any leftover from chars
+	while (*from++ != '\0') {
+		fromLength++;
+	}
+
+	*faultHandler = oldFaultHandler;
+	return fromLength;
+
+error:
+	*faultHandler = oldFaultHandler;
+	return B_BAD_ADDRESS;
+}
+
+
+status_t
+arch_cpu_user_memset(void *s, char c, size_t count, addr_t *faultHandler)
+{
+	char *xs = (char *)s;
+	addr_t oldFaultHandler = *faultHandler;
+
+	// this check is to trick the gcc4 compiler and have it keep the error label
+	if (s == NULL)
+		goto error;
+
+	*faultHandler = (addr_t)&amp;&error;
+
+	while (count--)
+		*xs++ = c;
+
+	*faultHandler = oldFaultHandler;
+	return 0;
+
+error:
+	*faultHandler = oldFaultHandler;
+	return B_BAD_ADDRESS;
+}
+
+
+status_t
+arch_cpu_shutdown(bool rebootSystem)
+{
+	if (!rebootSystem) {
+		status_t status = acpi_shutdown();
+		if (status != B_OK)
+			status = apm_shutdown();
+
+		return status;
+	}
+
+	cpu_status state = disable_interrupts();
+
+	// try to reset the system using the keyboard controller
+	out8(0xfe, 0x64);
+
+	// Give some time to the controller to do its job (0.5s)
+	snooze(500000);
+
+	// if that didn't help, try it this way
+	reboot();
+
+	restore_interrupts(state);
+	return B_ERROR;
+}
+
+
+void
+arch_cpu_idle(void)
+{
+	asm(&quot;hlt&quot;);
+}
+
+
+void
+arch_cpu_sync_icache(void *address, size_t length)
+{
+	// instruction cache is always consistent on x86
+}
+
+
+void
+arch_cpu_memory_read_barrier(void)
+{
+	asm volatile (&quot;lock;&quot; : : : &quot;memory&quot;);
+	asm volatile (&quot;addl $0,0(%%esp);&quot; : : : &quot;memory&quot;);
+}
+
+
+void
+arch_cpu_memory_write_barrier(void)
+{
+	asm volatile (&quot;lock;&quot; : : : &quot;memory&quot;);
+	asm volatile (&quot;addl $0,0(%%esp);&quot; : : : &quot;memory&quot;);
+}
+


</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="011671.html">[Haiku-commits] r27403 - in haiku/trunk: headers/os/drivers	src/add-ons/kernel/bus_managers/acpi
</A></li>
	<LI>Next message: <A HREF="011673.html">[Haiku-commits] r27405 - haiku/trunk/headers/os
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#11672">[ date ]</a>
              <a href="thread.html#11672">[ thread ]</a>
              <a href="subject.html#11672">[ subject ]</a>
              <a href="author.html#11672">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/haiku-commits">More information about the Haiku-commits
mailing list</a><br>
</body></html>
