# Generated by Yosys 0.9+2406 (git sha1 UNKNOWN, clang 10.0.0-4ubuntu1 -fPIC -Os)

.model top
.inputs sys_clk rx_pin
.outputs out_mclk out_ws out_sck out_sd led1 led2 led3 led4 led5 tx_pin
.names $false
.names $true
1
.names $undef
.subckt $paramod\dds\DATA_WDTH?24\ADDR_WDTH?12\CNTR_WDTH?4 clk=clk note[0]=note_value_1[0] note[1]=note_value_1[1] note[2]=note_value_1[2] note[3]=note_value_1[3] note[4]=note_value_1[4] note[5]=note_value_1[5] note[6]=note_value_1[6] query_sine=query_sine sine[0]=sine_value_1[0] sine[1]=sine_value_1[1] sine[2]=sine_value_1[2] sine[3]=sine_value_1[3] sine[4]=sine_value_1[4] sine[5]=sine_value_1[5] sine[6]=sine_value_1[6] sine[7]=sine_value_1[7] sine[8]=sine_value_1[8] sine[9]=sine_value_1[9] sine[10]=sine_value_1[10] sine[11]=sine_value_1[11] sine[12]=sine_value_1[12] sine[13]=sine_value_1[13] sine[14]=sine_value_1[14] sine[15]=sine_value_1[15] sine[16]=sine_value_1[16] sine[17]=sine_value_1[17] sine[18]=sine_value_1[18] sine[19]=sine_value_1[19] sine[20]=sine_value_1[20] sine[21]=sine_value_1[21] sine[22]=sine_value_1[22] sine[23]=sine_value_1[23]
.subckt $paramod\dds\DATA_WDTH?24\ADDR_WDTH?12\CNTR_WDTH?4 clk=clk note[0]=note_value_2[0] note[1]=note_value_2[1] note[2]=note_value_2[2] note[3]=note_value_2[3] note[4]=note_value_2[4] note[5]=note_value_2[5] note[6]=note_value_2[6] query_sine=query_sine sine[0]=sine_value_2[0] sine[1]=sine_value_2[1] sine[2]=sine_value_2[2] sine[3]=sine_value_2[3] sine[4]=sine_value_2[4] sine[5]=sine_value_2[5] sine[6]=sine_value_2[6] sine[7]=sine_value_2[7] sine[8]=sine_value_2[8] sine[9]=sine_value_2[9] sine[10]=sine_value_2[10] sine[11]=sine_value_2[11] sine[12]=sine_value_2[12] sine[13]=sine_value_2[13] sine[14]=sine_value_2[14] sine[15]=sine_value_2[15] sine[16]=sine_value_2[16] sine[17]=sine_value_2[17] sine[18]=sine_value_2[18] sine[19]=sine_value_2[19] sine[20]=sine_value_2[20] sine[21]=sine_value_2[21] sine[22]=sine_value_2[22] sine[23]=sine_value_2[23]
.subckt $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx clk=clk left_chan[0]=mixed_sine_value[0] left_chan[1]=mixed_sine_value[1] left_chan[2]=mixed_sine_value[2] left_chan[3]=mixed_sine_value[3] left_chan[4]=mixed_sine_value[4] left_chan[5]=mixed_sine_value[5] left_chan[6]=mixed_sine_value[6] left_chan[7]=mixed_sine_value[7] left_chan[8]=mixed_sine_value[8] left_chan[9]=mixed_sine_value[9] left_chan[10]=mixed_sine_value[10] left_chan[11]=mixed_sine_value[11] left_chan[12]=mixed_sine_value[12] left_chan[13]=mixed_sine_value[13] left_chan[14]=mixed_sine_value[14] left_chan[15]=mixed_sine_value[15] left_chan[16]=mixed_sine_value[16] left_chan[17]=mixed_sine_value[17] left_chan[18]=mixed_sine_value[18] left_chan[19]=mixed_sine_value[19] left_chan[20]=mixed_sine_value[20] left_chan[21]=mixed_sine_value[21] left_chan[22]=mixed_sine_value[23] left_chan[23]=mixed_sine_value[23] load=query_sine right_chan[0]=mixed_sine_value[0] right_chan[1]=mixed_sine_value[1] right_chan[2]=mixed_sine_value[2] right_chan[3]=mixed_sine_value[3] right_chan[4]=mixed_sine_value[4] right_chan[5]=mixed_sine_value[5] right_chan[6]=mixed_sine_value[6] right_chan[7]=mixed_sine_value[7] right_chan[8]=mixed_sine_value[8] right_chan[9]=mixed_sine_value[9] right_chan[10]=mixed_sine_value[10] right_chan[11]=mixed_sine_value[11] right_chan[12]=mixed_sine_value[12] right_chan[13]=mixed_sine_value[13] right_chan[14]=mixed_sine_value[14] right_chan[15]=mixed_sine_value[15] right_chan[16]=mixed_sine_value[16] right_chan[17]=mixed_sine_value[17] right_chan[18]=mixed_sine_value[18] right_chan[19]=mixed_sine_value[19] right_chan[20]=mixed_sine_value[20] right_chan[21]=mixed_sine_value[21] right_chan[22]=mixed_sine_value[23] right_chan[23]=mixed_sine_value[23] sck=out_sck sd=out_sd ws=out_ws
.subckt SB_LUT4 I0=note_value_1[4] I1=note_value_1[5] I2=note_value_1[6] I3=led1_SB_LUT4_O_I3 O=led1
.subckt SB_LUT4 I0=note_value_1[0] I1=note_value_1[1] I2=note_value_1[2] I3=note_value_1[3] O=led1_SB_LUT4_O_I3
.subckt SB_LUT4 I0=note_value_2[4] I1=note_value_2[5] I2=note_value_2[6] I3=led2_SB_LUT4_O_I3 O=led2
.subckt SB_LUT4 I0=note_value_2[0] I1=note_value_2[1] I2=note_value_2[2] I3=note_value_2[3] O=led2_SB_LUT4_O_I3
.subckt SB_DFFE C=clk D=data_byte[4] E=led5_SB_DFFE_Q_E Q=led5
.subckt SB_LUT4 I0=$false I1=data_byte[1] I2=led5_SB_DFFE_Q_E_SB_LUT4_O_I2 I3=midi_fsm_u1_new_byte_valid O=led5_SB_DFFE_Q_E
.subckt SB_LUT4 I0=data_byte[0] I1=data_byte[2] I2=data_byte[3] I3=data_byte[7] O=led5_SB_DFFE_Q_E_SB_LUT4_O_I2
.subckt midi_fsm clk=clk new_byte_valid=midi_fsm_u1_new_byte_valid new_byte_value[0]=data_byte[0] new_byte_value[1]=data_byte[1] new_byte_value[2]=data_byte[2] new_byte_value[3]=data_byte[3] new_byte_value[4]=data_byte[4] new_byte_value[5]=data_byte[5] new_byte_value[6]=data_byte[6] new_byte_value[7]=data_byte[7] note_values[0]=note_value_1[0] note_values[1]=note_value_1[1] note_values[2]=note_value_1[2] note_values[3]=note_value_1[3] note_values[4]=note_value_1[4] note_values[5]=note_value_1[5] note_values[6]=note_value_1[6] note_values[7]=note_value_2[0] note_values[8]=note_value_2[1] note_values[9]=note_value_2[2] note_values[10]=note_value_2[3] note_values[11]=note_value_2[4] note_values[12]=note_value_2[5] note_values[13]=note_value_2[6] note_values[14]=midi_fsm_u1_note_values[0] note_values[15]=midi_fsm_u1_note_values[1] note_values[16]=midi_fsm_u1_note_values[2] note_values[17]=midi_fsm_u1_note_values[3] note_values[18]=midi_fsm_u1_note_values[4] note_values[19]=midi_fsm_u1_note_values[5] note_values[20]=midi_fsm_u1_note_values[6] note_values[21]=midi_fsm_u1_note_values[7] note_values[22]=midi_fsm_u1_note_values[8] note_values[23]=midi_fsm_u1_note_values[9] note_values[24]=midi_fsm_u1_note_values[10] note_values[25]=midi_fsm_u1_note_values[11] note_values[26]=midi_fsm_u1_note_values[12] note_values[27]=midi_fsm_u1_note_values[13] velocity_values[0]=velocity_value_1[0] velocity_values[1]=velocity_value_1[1] velocity_values[2]=velocity_value_1[2] velocity_values[3]=velocity_value_1[3] velocity_values[4]=velocity_value_1[4] velocity_values[5]=velocity_value_1[5] velocity_values[6]=velocity_value_1[6] velocity_values[7]=velocity_value_2[0] velocity_values[8]=velocity_value_2[1] velocity_values[9]=velocity_value_2[2] velocity_values[10]=velocity_value_2[3] velocity_values[11]=velocity_value_2[4] velocity_values[12]=velocity_value_2[5] velocity_values[13]=velocity_value_2[6] velocity_values[14]=midi_fsm_u1_velocity_values[0] velocity_values[15]=midi_fsm_u1_velocity_values[1] velocity_values[16]=midi_fsm_u1_velocity_values[2] velocity_values[17]=midi_fsm_u1_velocity_values[3] velocity_values[18]=midi_fsm_u1_velocity_values[4] velocity_values[19]=midi_fsm_u1_velocity_values[5] velocity_values[20]=midi_fsm_u1_velocity_values[6] velocity_values[21]=midi_fsm_u1_velocity_values[7] velocity_values[22]=midi_fsm_u1_velocity_values[8] velocity_values[23]=midi_fsm_u1_velocity_values[9] velocity_values[24]=midi_fsm_u1_velocity_values[10] velocity_values[25]=midi_fsm_u1_velocity_values[11] velocity_values[26]=midi_fsm_u1_velocity_values[12] velocity_values[27]=midi_fsm_u1_velocity_values[13]
.subckt SB_LUT4 I0=$false I1=sine_value_1[7] I2=sine_value_2[7] I3=mixed_sine_value_SB_LUT4_O_I3[5] O=mixed_sine_value[5]
.subckt SB_LUT4 I0=$false I1=sine_value_1[6] I2=sine_value_2[6] I3=mixed_sine_value_SB_LUT4_O_I3[4] O=mixed_sine_value[4]
.subckt SB_LUT4 I0=$false I1=sine_value_1[19] I2=sine_value_2[19] I3=mixed_sine_value_SB_LUT4_O_I3[17] O=mixed_sine_value[17]
.subckt SB_LUT4 I0=$false I1=sine_value_1[18] I2=sine_value_2[18] I3=mixed_sine_value_SB_LUT4_O_I3[16] O=mixed_sine_value[16]
.subckt SB_LUT4 I0=$false I1=sine_value_1[17] I2=sine_value_2[17] I3=mixed_sine_value_SB_LUT4_O_I3[15] O=mixed_sine_value[15]
.subckt SB_LUT4 I0=$false I1=sine_value_1[16] I2=sine_value_2[16] I3=mixed_sine_value_SB_LUT4_O_I3[14] O=mixed_sine_value[14]
.subckt SB_LUT4 I0=$false I1=sine_value_1[15] I2=sine_value_2[15] I3=mixed_sine_value_SB_LUT4_O_I3[13] O=mixed_sine_value[13]
.subckt SB_LUT4 I0=$false I1=sine_value_1[14] I2=sine_value_2[14] I3=mixed_sine_value_SB_LUT4_O_I3[12] O=mixed_sine_value[12]
.subckt SB_LUT4 I0=$false I1=sine_value_1[13] I2=sine_value_2[13] I3=mixed_sine_value_SB_LUT4_O_I3[11] O=mixed_sine_value[11]
.subckt SB_LUT4 I0=$false I1=sine_value_1[12] I2=sine_value_2[12] I3=mixed_sine_value_SB_LUT4_O_I3[10] O=mixed_sine_value[10]
.subckt SB_LUT4 I0=$false I1=sine_value_1[2] I2=sine_value_2[2] I3=$false O=mixed_sine_value[0]
.subckt SB_LUT4 I0=$false I1=sine_value_1[11] I2=sine_value_2[11] I3=mixed_sine_value_SB_LUT4_O_I3[9] O=mixed_sine_value[9]
.subckt SB_LUT4 I0=$false I1=sine_value_1[5] I2=sine_value_2[5] I3=mixed_sine_value_SB_LUT4_O_I3[3] O=mixed_sine_value[3]
.subckt SB_LUT4 I0=$false I1=sine_value_1[10] I2=sine_value_2[10] I3=mixed_sine_value_SB_LUT4_O_I3[8] O=mixed_sine_value[8]
.subckt SB_LUT4 I0=$false I1=sine_value_1[9] I2=sine_value_2[9] I3=mixed_sine_value_SB_LUT4_O_I3[7] O=mixed_sine_value[7]
.subckt SB_LUT4 I0=$false I1=sine_value_1[8] I2=sine_value_2[8] I3=mixed_sine_value_SB_LUT4_O_I3[6] O=mixed_sine_value[6]
.subckt SB_LUT4 I0=$false I1=sine_value_1[4] I2=sine_value_2[4] I3=mixed_sine_value_SB_LUT4_O_I3[2] O=mixed_sine_value[2]
.subckt SB_LUT4 I0=$false I1=sine_value_1[23] I2=sine_value_2[23] I3=mixed_sine_value_SB_LUT4_O_I3[22] O=mixed_sine_value[23]
.subckt SB_LUT4 I0=$false I1=sine_value_1[23] I2=sine_value_2[23] I3=mixed_sine_value_SB_LUT4_O_I3[21] O=mixed_sine_value[21]
.subckt SB_LUT4 I0=$false I1=sine_value_1[22] I2=sine_value_2[22] I3=mixed_sine_value_SB_LUT4_O_I3[20] O=mixed_sine_value[20]
.subckt SB_LUT4 I0=$false I1=sine_value_1[3] I2=sine_value_2[3] I3=mixed_sine_value_SB_LUT4_O_I3[1] O=mixed_sine_value[1]
.subckt SB_LUT4 I0=$false I1=sine_value_1[21] I2=sine_value_2[21] I3=mixed_sine_value_SB_LUT4_O_I3[19] O=mixed_sine_value[19]
.subckt SB_LUT4 I0=$false I1=sine_value_1[20] I2=sine_value_2[20] I3=mixed_sine_value_SB_LUT4_O_I3[18] O=mixed_sine_value[18]
.subckt pll clock_in=sys_clk clock_out=clk
.subckt SB_LUT4 I0=$false I1=$false I2=rx_valid I3=tx_ready O=midi_fsm_u1_new_byte_valid
.subckt SB_CARRY CI=mixed_sine_value_SB_LUT4_O_I3[9] CO=mixed_sine_value_SB_LUT4_O_I3[10] I0=sine_value_1[11] I1=sine_value_2[11]
.subckt SB_CARRY CI=mixed_sine_value_SB_LUT4_O_I3[8] CO=mixed_sine_value_SB_LUT4_O_I3[9] I0=sine_value_1[10] I1=sine_value_2[10]
.subckt SB_CARRY CI=mixed_sine_value_SB_LUT4_O_I3[1] CO=mixed_sine_value_SB_LUT4_O_I3[2] I0=sine_value_1[3] I1=sine_value_2[3]
.subckt SB_CARRY CI=mixed_sine_value_SB_LUT4_O_I3[19] CO=mixed_sine_value_SB_LUT4_O_I3[20] I0=sine_value_1[21] I1=sine_value_2[21]
.subckt SB_CARRY CI=mixed_sine_value_SB_LUT4_O_I3[18] CO=mixed_sine_value_SB_LUT4_O_I3[19] I0=sine_value_1[20] I1=sine_value_2[20]
.subckt SB_CARRY CI=mixed_sine_value_SB_LUT4_O_I3[17] CO=mixed_sine_value_SB_LUT4_O_I3[18] I0=sine_value_1[19] I1=sine_value_2[19]
.subckt SB_CARRY CI=mixed_sine_value_SB_LUT4_O_I3[16] CO=mixed_sine_value_SB_LUT4_O_I3[17] I0=sine_value_1[18] I1=sine_value_2[18]
.subckt SB_CARRY CI=mixed_sine_value_SB_LUT4_O_I3[15] CO=mixed_sine_value_SB_LUT4_O_I3[16] I0=sine_value_1[17] I1=sine_value_2[17]
.subckt SB_CARRY CI=mixed_sine_value_SB_LUT4_O_I3[14] CO=mixed_sine_value_SB_LUT4_O_I3[15] I0=sine_value_1[16] I1=sine_value_2[16]
.subckt SB_CARRY CI=mixed_sine_value_SB_LUT4_O_I3[13] CO=mixed_sine_value_SB_LUT4_O_I3[14] I0=sine_value_1[15] I1=sine_value_2[15]
.subckt SB_CARRY CI=mixed_sine_value_SB_LUT4_O_I3[12] CO=mixed_sine_value_SB_LUT4_O_I3[13] I0=sine_value_1[14] I1=sine_value_2[14]
.subckt SB_CARRY CI=mixed_sine_value_SB_LUT4_O_I3[11] CO=mixed_sine_value_SB_LUT4_O_I3[12] I0=sine_value_1[13] I1=sine_value_2[13]
.subckt SB_CARRY CI=mixed_sine_value_SB_LUT4_O_I3[7] CO=mixed_sine_value_SB_LUT4_O_I3[8] I0=sine_value_1[9] I1=sine_value_2[9]
.subckt SB_CARRY CI=mixed_sine_value_SB_LUT4_O_I3[10] CO=mixed_sine_value_SB_LUT4_O_I3[11] I0=sine_value_1[12] I1=sine_value_2[12]
.subckt SB_CARRY CI=$false CO=mixed_sine_value_SB_LUT4_O_I3[1] I0=sine_value_1[2] I1=sine_value_2[2]
.subckt SB_CARRY CI=mixed_sine_value_SB_LUT4_O_I3[6] CO=mixed_sine_value_SB_LUT4_O_I3[7] I0=sine_value_1[8] I1=sine_value_2[8]
.subckt SB_CARRY CI=mixed_sine_value_SB_LUT4_O_I3[5] CO=mixed_sine_value_SB_LUT4_O_I3[6] I0=sine_value_1[7] I1=sine_value_2[7]
.subckt SB_CARRY CI=mixed_sine_value_SB_LUT4_O_I3[4] CO=mixed_sine_value_SB_LUT4_O_I3[5] I0=sine_value_1[6] I1=sine_value_2[6]
.subckt SB_CARRY CI=mixed_sine_value_SB_LUT4_O_I3[3] CO=mixed_sine_value_SB_LUT4_O_I3[4] I0=sine_value_1[5] I1=sine_value_2[5]
.subckt SB_CARRY CI=mixed_sine_value_SB_LUT4_O_I3[2] CO=mixed_sine_value_SB_LUT4_O_I3[3] I0=sine_value_1[4] I1=sine_value_2[4]
.subckt SB_CARRY CI=mixed_sine_value_SB_LUT4_O_I3[21] CO=mixed_sine_value_SB_LUT4_O_I3[22] I0=sine_value_1[23] I1=sine_value_2[23]
.subckt SB_CARRY CI=mixed_sine_value_SB_LUT4_O_I3[20] CO=mixed_sine_value_SB_LUT4_O_I3[21] I0=sine_value_1[22] I1=sine_value_2[22]
.subckt $paramod\uart_rx\CLK_RATE?24576000 clk=clk receive=tx_ready rx_bits=rx_pin rx_byte[0]=data_byte[0] rx_byte[1]=data_byte[1] rx_byte[2]=data_byte[2] rx_byte[3]=data_byte[3] rx_byte[4]=data_byte[4] rx_byte[5]=data_byte[5] rx_byte[6]=data_byte[6] rx_byte[7]=data_byte[7] valid=rx_valid
.subckt $paramod\uart_tx\CLK_RATE?24576000 clk=clk ready=tx_ready send=rx_valid tx_bits=tx_pin tx_byte[0]=data_byte[0] tx_byte[1]=data_byte[1] tx_byte[2]=data_byte[2] tx_byte[3]=data_byte[3] tx_byte[4]=data_byte[4] tx_byte[5]=data_byte[5] tx_byte[6]=data_byte[6] tx_byte[7]=data_byte[7]
.names $false mixed_sine_value_SB_LUT4_O_I3[0]
1 1
.names $undef led3
1 1
.names $undef led4
1 1
.names mixed_sine_value[23] mixed_sine_value[22]
1 1
.names $undef note_value_3[0]
1 1
.names $undef note_value_3[1]
1 1
.names $undef note_value_3[2]
1 1
.names $undef note_value_3[3]
1 1
.names $undef note_value_3[4]
1 1
.names $undef note_value_3[5]
1 1
.names $undef note_value_3[6]
1 1
.names $undef note_value_4[0]
1 1
.names $undef note_value_4[1]
1 1
.names $undef note_value_4[2]
1 1
.names $undef note_value_4[3]
1 1
.names $undef note_value_4[4]
1 1
.names $undef note_value_4[5]
1 1
.names $undef note_value_4[6]
1 1
.names clk out_mclk
1 1
.names $false sine_value_3[0]
1 1
.names $false sine_value_3[1]
1 1
.names $false sine_value_3[2]
1 1
.names $false sine_value_3[3]
1 1
.names $false sine_value_3[4]
1 1
.names $false sine_value_3[5]
1 1
.names $false sine_value_3[6]
1 1
.names $false sine_value_3[7]
1 1
.names $false sine_value_3[8]
1 1
.names $false sine_value_3[9]
1 1
.names $false sine_value_3[10]
1 1
.names $false sine_value_3[11]
1 1
.names $false sine_value_3[12]
1 1
.names $false sine_value_3[13]
1 1
.names $false sine_value_3[14]
1 1
.names $false sine_value_3[15]
1 1
.names $false sine_value_3[16]
1 1
.names $false sine_value_3[17]
1 1
.names $false sine_value_3[18]
1 1
.names $false sine_value_3[19]
1 1
.names $false sine_value_3[20]
1 1
.names $false sine_value_3[21]
1 1
.names $false sine_value_3[22]
1 1
.names $false sine_value_3[23]
1 1
.names $false sine_value_4[0]
1 1
.names $false sine_value_4[1]
1 1
.names $false sine_value_4[2]
1 1
.names $false sine_value_4[3]
1 1
.names $false sine_value_4[4]
1 1
.names $false sine_value_4[5]
1 1
.names $false sine_value_4[6]
1 1
.names $false sine_value_4[7]
1 1
.names $false sine_value_4[8]
1 1
.names $false sine_value_4[9]
1 1
.names $false sine_value_4[10]
1 1
.names $false sine_value_4[11]
1 1
.names $false sine_value_4[12]
1 1
.names $false sine_value_4[13]
1 1
.names $false sine_value_4[14]
1 1
.names $false sine_value_4[15]
1 1
.names $false sine_value_4[16]
1 1
.names $false sine_value_4[17]
1 1
.names $false sine_value_4[18]
1 1
.names $false sine_value_4[19]
1 1
.names $false sine_value_4[20]
1 1
.names $false sine_value_4[21]
1 1
.names $false sine_value_4[22]
1 1
.names $false sine_value_4[23]
1 1
.end

.model $paramod$bad454e227c2498fe55d6f77591c45383b48ca8d\i2s_tx
.inputs clk left_chan[0] left_chan[1] left_chan[2] left_chan[3] left_chan[4] left_chan[5] left_chan[6] left_chan[7] left_chan[8] left_chan[9] left_chan[10] left_chan[11] left_chan[12] left_chan[13] left_chan[14] left_chan[15] left_chan[16] left_chan[17] left_chan[18] left_chan[19] left_chan[20] left_chan[21] left_chan[22] left_chan[23] right_chan[0] right_chan[1] right_chan[2] right_chan[3] right_chan[4] right_chan[5] right_chan[6] right_chan[7] right_chan[8] right_chan[9] right_chan[10] right_chan[11] right_chan[12] right_chan[13] right_chan[14] right_chan[15] right_chan[16] right_chan[17] right_chan[18] right_chan[19] right_chan[20] right_chan[21] right_chan[22] right_chan[23]
.outputs sck ws sd load
.names $false
.names $true
1
.names $undef
.subckt SB_DFFE C=clk D=left_chan[23] E=load Q=left_buff[23]
.subckt SB_DFFE C=clk D=left_chan[22] E=load Q=left_buff[22]
.subckt SB_DFFE C=clk D=left_chan[13] E=load Q=left_buff[13]
.subckt SB_DFFE C=clk D=left_chan[12] E=load Q=left_buff[12]
.subckt SB_DFFE C=clk D=left_chan[11] E=load Q=left_buff[11]
.subckt SB_DFFE C=clk D=left_chan[10] E=load Q=left_buff[10]
.subckt SB_DFFE C=clk D=left_chan[9] E=load Q=left_buff[9]
.subckt SB_DFFE C=clk D=left_chan[8] E=load Q=left_buff[8]
.subckt SB_DFFE C=clk D=left_chan[7] E=load Q=left_buff[7]
.subckt SB_DFFE C=clk D=left_chan[6] E=load Q=left_buff[6]
.subckt SB_DFFE C=clk D=left_chan[5] E=load Q=left_buff[5]
.subckt SB_DFFE C=clk D=left_chan[4] E=load Q=left_buff[4]
.subckt SB_DFFE C=clk D=left_chan[21] E=load Q=left_buff[21]
.subckt SB_DFFE C=clk D=left_chan[3] E=load Q=left_buff[3]
.subckt SB_DFFE C=clk D=left_chan[2] E=load Q=left_buff[2]
.subckt SB_DFFE C=clk D=left_chan[1] E=load Q=left_buff[1]
.subckt SB_DFFE C=clk D=left_chan[0] E=load Q=left_buff[0]
.subckt SB_DFFE C=clk D=left_chan[20] E=load Q=left_buff[20]
.subckt SB_DFFE C=clk D=left_chan[19] E=load Q=left_buff[19]
.subckt SB_DFFE C=clk D=left_chan[18] E=load Q=left_buff[18]
.subckt SB_DFFE C=clk D=left_chan[17] E=load Q=left_buff[17]
.subckt SB_DFFE C=clk D=left_chan[16] E=load Q=left_buff[16]
.subckt SB_DFFE C=clk D=left_chan[15] E=load Q=left_buff[15]
.subckt SB_DFFE C=clk D=left_chan[14] E=load Q=left_buff[14]
.subckt SB_LUT4 I0=$false I1=$false I2=ws_SB_DFFE_Q_E I3=ws O=load
.subckt SB_DFFE C=clk D=right_chan[23] E=load Q=right_buff[23]
.subckt SB_DFFE C=clk D=right_chan[22] E=load Q=right_buff[22]
.subckt SB_DFFE C=clk D=right_chan[13] E=load Q=right_buff[13]
.subckt SB_DFFE C=clk D=right_chan[12] E=load Q=right_buff[12]
.subckt SB_DFFE C=clk D=right_chan[11] E=load Q=right_buff[11]
.subckt SB_DFFE C=clk D=right_chan[10] E=load Q=right_buff[10]
.subckt SB_DFFE C=clk D=right_chan[9] E=load Q=right_buff[9]
.subckt SB_DFFE C=clk D=right_chan[8] E=load Q=right_buff[8]
.subckt SB_DFFE C=clk D=right_chan[7] E=load Q=right_buff[7]
.subckt SB_DFFE C=clk D=right_chan[6] E=load Q=right_buff[6]
.subckt SB_DFFE C=clk D=right_chan[5] E=load Q=right_buff[5]
.subckt SB_DFFE C=clk D=right_chan[4] E=load Q=right_buff[4]
.subckt SB_DFFE C=clk D=right_chan[21] E=load Q=right_buff[21]
.subckt SB_DFFE C=clk D=right_chan[3] E=load Q=right_buff[3]
.subckt SB_DFFE C=clk D=right_chan[2] E=load Q=right_buff[2]
.subckt SB_DFFE C=clk D=right_chan[1] E=load Q=right_buff[1]
.subckt SB_DFFE C=clk D=right_chan[0] E=load Q=right_buff[0]
.subckt SB_DFFE C=clk D=right_chan[20] E=load Q=right_buff[20]
.subckt SB_DFFE C=clk D=right_chan[19] E=load Q=right_buff[19]
.subckt SB_DFFE C=clk D=right_chan[18] E=load Q=right_buff[18]
.subckt SB_DFFE C=clk D=right_chan[17] E=load Q=right_buff[17]
.subckt SB_DFFE C=clk D=right_chan[16] E=load Q=right_buff[16]
.subckt SB_DFFE C=clk D=right_chan[15] E=load Q=right_buff[15]
.subckt SB_DFFE C=clk D=right_chan[14] E=load Q=right_buff[14]
.subckt SB_DFFE C=clk D=sck_SB_DFFE_Q_D E=sck_SB_DFFE_Q_E Q=sck
.subckt SB_LUT4 I0=$false I1=$false I2=$false I3=sck O=sck_SB_DFFE_Q_D
.subckt SB_DFFSS C=clk D=sck_counter_SB_DFFSS_Q_D Q=sck_counter[1] S=sck_SB_DFFE_Q_E
.subckt SB_DFFSS C=clk D=sck_counter_SB_DFFSS_Q_1_D Q=sck_counter[0] S=sck_SB_DFFE_Q_E
.subckt SB_LUT4 I0=$false I1=$false I2=$false I3=sck_counter[0] O=sck_counter_SB_DFFSS_Q_1_D
.subckt SB_LUT4 I0=$false I1=$false I2=sck_counter[0] I3=sck_counter[1] O=sck_counter_SB_DFFSS_Q_D
.subckt SB_LUT4 I0=$false I1=$false I2=sck_counter[0] I3=sck_counter[1] O=sck_SB_DFFE_Q_E
.subckt SB_DFFESR C=clk D=sd_SB_DFFESR_Q_D E=strobe Q=sd R=sd_SB_DFFESR_Q_R
.subckt SB_LUT4 I0=sd_SB_DFFESR_Q_D_SB_LUT4_O_I0 I1=sd_SB_DFFESR_Q_D_SB_LUT4_O_I1 I2=sd_SB_DFFESR_Q_D_SB_LUT4_O_I2 I3=sd_SB_DFFESR_Q_D_SB_LUT4_O_I3 O=sd_SB_DFFESR_Q_D
.subckt SB_LUT4 I0=ws_counter[3] I1=sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2 I3=ws O=sd_SB_DFFESR_Q_D_SB_LUT4_O_I0
.subckt SB_LUT4 I0=sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=ws_counter[1] O=sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.subckt SB_LUT4 I0=left_buff[11] I1=left_buff[15] I2=ws_counter[2] I3=ws_counter[0] O=sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.subckt SB_LUT4 I0=left_buff[10] I1=left_buff[14] I2=ws_counter[0] I3=ws_counter[2] O=sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.subckt SB_LUT4 I0=left_buff[8] I1=left_buff[9] I2=ws_counter[2] I3=sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.subckt SB_LUT4 I0=left_buff[12] I1=left_buff[13] I2=ws_counter[2] I3=ws_counter[0] O=sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.subckt SB_LUT4 I0=ws_counter[1] I1=sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3 O=sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.subckt SB_LUT4 I0=left_buff[0] I1=left_buff[4] I2=ws_counter[0] I3=ws_counter[2] O=sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.subckt SB_LUT4 I0=left_buff[1] I1=left_buff[5] I2=ws_counter[2] I3=ws_counter[0] O=sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.subckt SB_LUT4 I0=sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=ws_counter[1] I3=ws_counter[3] O=sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.subckt SB_LUT4 I0=left_buff[3] I1=left_buff[7] I2=ws_counter[2] I3=ws_counter[0] O=sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.subckt SB_LUT4 I0=left_buff[2] I1=left_buff[6] I2=ws_counter[0] I3=ws_counter[2] O=sd_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.subckt SB_LUT4 I0=ws_counter[3] I1=sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2 I3=ws O=sd_SB_DFFESR_Q_D_SB_LUT4_O_I1
.subckt SB_LUT4 I0=sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=ws_counter[1] I3=sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3 O=sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.subckt SB_LUT4 I0=$false I1=right_buff[8] I2=right_buff[12] I3=ws_counter[2] O=sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.subckt SB_LUT4 I0=$false I1=right_buff[9] I2=right_buff[13] I3=ws_counter[2] O=sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.subckt SB_LUT4 I0=sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=ws_counter[1] I3=ws_counter[0] O=sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.subckt SB_LUT4 I0=$false I1=right_buff[10] I2=right_buff[14] I3=ws_counter[2] O=sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.subckt SB_LUT4 I0=$false I1=right_buff[11] I2=right_buff[15] I3=ws_counter[2] O=sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.subckt SB_LUT4 I0=sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=ws_counter[1] I3=sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 O=sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.subckt SB_LUT4 I0=right_buff[0] I1=right_buff[4] I2=ws_counter[0] I3=ws_counter[2] O=sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.subckt SB_LUT4 I0=right_buff[1] I1=right_buff[5] I2=ws_counter[2] I3=ws_counter[0] O=sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.subckt SB_LUT4 I0=sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0 I1=sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1 I2=ws_counter[1] I3=ws_counter[3] O=sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.subckt SB_LUT4 I0=right_buff[2] I1=right_buff[6] I2=ws_counter[0] I3=ws_counter[2] O=sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.subckt SB_LUT4 I0=right_buff[3] I1=right_buff[7] I2=ws_counter[2] I3=ws_counter[0] O=sd_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.subckt SB_LUT4 I0=sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=ws O=sd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.subckt SB_LUT4 I0=sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 I1=sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 I2=ws_counter[0] I3=ws_counter[1] O=sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.subckt SB_LUT4 I0=$false I1=right_buff[19] I2=right_buff[23] I3=ws_counter[2] O=sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.subckt SB_LUT4 I0=$false I1=right_buff[18] I2=right_buff[22] I3=ws_counter[2] O=sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.subckt SB_LUT4 I0=sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0 I1=sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 I2=ws_counter[1] I3=ws_counter[0] O=sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.subckt SB_LUT4 I0=$false I1=right_buff[17] I2=right_buff[21] I3=ws_counter[2] O=sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.subckt SB_LUT4 I0=$false I1=right_buff[16] I2=right_buff[20] I3=ws_counter[2] O=sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.subckt SB_LUT4 I0=sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 I1=sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 I3=ws_counter[1] O=sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.subckt SB_LUT4 I0=left_buff[17] I1=left_buff[21] I2=ws_counter[2] I3=ws_counter[0] O=sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.subckt SB_LUT4 I0=left_buff[16] I1=left_buff[20] I2=ws_counter[0] I3=ws_counter[2] O=sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.subckt SB_LUT4 I0=left_buff[18] I1=left_buff[19] I2=ws_counter[2] I3=sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 O=sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.subckt SB_LUT4 I0=left_buff[22] I1=left_buff[23] I2=ws_counter[2] I3=ws_counter[0] O=sd_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.subckt SB_LUT4 I0=$false I1=ws_counter[4] I2=$true I3=ws_counter[3] O=sd_SB_DFFESR_Q_D_SB_LUT4_O_I3
.subckt SB_LUT4 I0=$false I1=ws_counter[3] I2=sd_SB_DFFESR_Q_R_SB_LUT4_O_I2 I3=sd_SB_DFFESR_Q_R_SB_LUT4_O_I3 O=sd_SB_DFFESR_Q_R
.subckt SB_LUT4 I0=$false I1=$false I2=ws_counter[3] I3=sd_SB_DFFESR_Q_R_SB_LUT4_O_I2 O=sd_SB_DFFESR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O
.subckt SB_LUT4 I0=ws_counter[2] I1=ws_counter[1] I2=ws_counter[4] I3=ws_counter[0] O=sd_SB_DFFESR_Q_R_SB_LUT4_O_I2
.subckt SB_CARRY CI=ws_counter_SB_DFFESS_Q_4_D_SB_CARRY_CI_CO[4] CO=sd_SB_DFFESR_Q_R_SB_LUT4_O_I3 I0=$false I1=sd_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1
.subckt SB_LUT4 I0=$false I1=$false I2=$false I3=ws_counter[4] O=sd_SB_DFFESR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_I1
.subckt SB_LUT4 I0=$false I1=$false I2=sck_SB_DFFE_Q_E I3=sck O=strobe
.subckt SB_DFFE C=clk D=ws_SB_DFFE_Q_D E=ws_SB_DFFE_Q_E Q=ws
.subckt SB_LUT4 I0=$false I1=$false I2=$false I3=ws O=ws_SB_DFFE_Q_D
.subckt SB_LUT4 I0=$false I1=$false I2=sd_SB_DFFESR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O I3=strobe O=ws_SB_DFFE_Q_E
.subckt SB_DFFESS C=clk D=ws_counter_SB_DFFESS_Q_D[4] E=strobe Q=ws_counter[4] S=sd_SB_DFFESR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O
.subckt SB_DFFESS C=clk D=ws_counter_SB_DFFESS_Q_D[3] E=strobe Q=ws_counter[3] S=sd_SB_DFFESR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O
.subckt SB_DFFESS C=clk D=ws_counter_SB_DFFESS_Q_D[2] E=strobe Q=ws_counter[2] S=sd_SB_DFFESR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O
.subckt SB_DFFESS C=clk D=ws_counter_SB_DFFESS_Q_D[1] E=strobe Q=ws_counter[1] S=sd_SB_DFFESR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O
.subckt SB_DFFESS C=clk D=ws_counter_SB_DFFESS_Q_4_D E=strobe Q=ws_counter[0] S=sd_SB_DFFESR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O
.subckt SB_CARRY CI=ws_counter_SB_DFFESS_Q_4_D CO=ws_counter_SB_DFFESS_Q_4_D_SB_CARRY_CI_CO[2] I0=$false I1=ws_counter_SB_DFFESS_Q_4_D_SB_CARRY_CI_I1
.subckt SB_CARRY CI=ws_counter_SB_DFFESS_Q_4_D_SB_CARRY_CI_CO[3] CO=ws_counter_SB_DFFESS_Q_4_D_SB_CARRY_CI_CO[4] I0=$true I1=ws_counter_SB_DFFESS_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_I1
.subckt SB_CARRY CI=ws_counter_SB_DFFESS_Q_4_D_SB_CARRY_CI_CO[2] CO=ws_counter_SB_DFFESS_Q_4_D_SB_CARRY_CI_CO[3] I0=$false I1=ws_counter_SB_DFFESS_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_1_I1
.subckt SB_LUT4 I0=$false I1=$false I2=$false I3=ws_counter[2] O=ws_counter_SB_DFFESS_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_1_I1
.subckt SB_LUT4 I0=$false I1=$false I2=$false I3=ws_counter[3] O=ws_counter_SB_DFFESS_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_I1
.subckt SB_LUT4 I0=$false I1=$false I2=$false I3=ws_counter[1] O=ws_counter_SB_DFFESS_Q_4_D_SB_CARRY_CI_I1
.subckt SB_LUT4 I0=$false I1=$false I2=$false I3=ws_counter[0] O=ws_counter_SB_DFFESS_Q_4_D
.subckt SB_LUT4 I0=$false I1=ws_counter[1] I2=$true I3=ws_counter[0] O=ws_counter_SB_DFFESS_Q_D[1]
.subckt SB_LUT4 I0=$false I1=ws_counter[4] I2=$true I3=ws_counter_SB_DFFESS_Q_D_SB_LUT4_O_3_I3[4] O=ws_counter_SB_DFFESS_Q_D[4]
.subckt SB_LUT4 I0=$false I1=ws_counter[3] I2=$true I3=ws_counter_SB_DFFESS_Q_D_SB_LUT4_O_3_I3[3] O=ws_counter_SB_DFFESS_Q_D[3]
.subckt SB_LUT4 I0=$false I1=ws_counter[2] I2=$true I3=ws_counter_SB_DFFESS_Q_D_SB_LUT4_O_3_I3[2] O=ws_counter_SB_DFFESS_Q_D[2]
.subckt SB_CARRY CI=ws_counter_SB_DFFESS_Q_D_SB_LUT4_O_3_I3[3] CO=ws_counter_SB_DFFESS_Q_D_SB_LUT4_O_3_I3[4] I0=ws_counter[3] I1=$true
.subckt SB_CARRY CI=ws_counter_SB_DFFESS_Q_D_SB_LUT4_O_3_I3[2] CO=ws_counter_SB_DFFESS_Q_D_SB_LUT4_O_3_I3[3] I0=ws_counter[2] I1=$true
.subckt SB_CARRY CI=ws_counter[0] CO=ws_counter_SB_DFFESS_Q_D_SB_LUT4_O_3_I3[2] I0=ws_counter[1] I1=$true
.names $true ws_counter_SB_DFFESS_Q_4_D_SB_CARRY_CI_CO[0]
1 1
.names ws_counter_SB_DFFESS_Q_4_D ws_counter_SB_DFFESS_Q_4_D_SB_CARRY_CI_CO[1]
1 1
.names $true ws_counter_SB_DFFESS_Q_D_SB_LUT4_O_3_I3[0]
1 1
.names ws_counter[0] ws_counter_SB_DFFESS_Q_D_SB_LUT4_O_3_I3[1]
1 1
.names ws_counter_SB_DFFESS_Q_4_D ws_counter_SB_DFFESS_Q_D[0]
1 1
.end

.model $paramod\dds\DATA_WDTH?24\ADDR_WDTH?12\CNTR_WDTH?4
.inputs clk query_sine note[0] note[1] note[2] note[3] note[4] note[5] note[6]
.outputs sine[0] sine[1] sine[2] sine[3] sine[4] sine[5] sine[6] sine[7] sine[8] sine[9] sine[10] sine[11] sine[12] sine[13] sine[14] sine[15] sine[16] sine[17] sine[18] sine[19] sine[20] sine[21] sine[22] sine[23]
.names $false
.names $true
1
.names $undef
.subckt $paramod\note_lookup\DATA_WDTH?16\ADDR_WDTH?7 clk=clk note_lookup[0]=note[0] note_lookup[1]=note[1] note_lookup[2]=note[2] note_lookup[3]=note[3] note_lookup[4]=note[4] note_lookup[5]=note[5] note_lookup[6]=note[6] note_value[0]=note_value[0] note_value[1]=note_value[1] note_value[2]=note_value[2] note_value[3]=note_value[3] note_value[4]=note_value[4] note_value[5]=note_value[5] note_value[6]=note_value[6] note_value[7]=note_value[7] note_value[8]=note_value[8] note_value[9]=note_value[9] note_value[10]=note_value[10] note_value[11]=note_value[11] note_value[12]=note_value[12] note_value[13]=note_value[13] note_value[14]=note_value[14] note_value[15]=note_value[15]
.subckt SB_DFF C=clk D=sine_value[23] Q=sine[23]
.subckt SB_DFF C=clk D=sine_value[22] Q=sine[22]
.subckt SB_DFF C=clk D=sine_value[13] Q=sine[13]
.subckt SB_DFF C=clk D=sine_value[12] Q=sine[12]
.subckt SB_DFF C=clk D=sine_value[11] Q=sine[11]
.subckt SB_DFF C=clk D=sine_value[10] Q=sine[10]
.subckt SB_DFF C=clk D=sine_value[9] Q=sine[9]
.subckt SB_DFF C=clk D=sine_value[8] Q=sine[8]
.subckt SB_DFF C=clk D=sine_value[7] Q=sine[7]
.subckt SB_DFF C=clk D=sine_value[6] Q=sine[6]
.subckt SB_DFF C=clk D=sine_value[5] Q=sine[5]
.subckt SB_DFF C=clk D=sine_value[4] Q=sine[4]
.subckt SB_DFF C=clk D=sine_value[21] Q=sine[21]
.subckt SB_DFF C=clk D=sine_value[3] Q=sine[3]
.subckt SB_DFF C=clk D=sine_value[2] Q=sine[2]
.subckt SB_DFF C=clk D=sine_value[1] Q=sine[1]
.subckt SB_DFF C=clk D=sine_value[0] Q=sine[0]
.subckt SB_DFF C=clk D=sine_value[20] Q=sine[20]
.subckt SB_DFF C=clk D=sine_value[19] Q=sine[19]
.subckt SB_DFF C=clk D=sine_value[18] Q=sine[18]
.subckt SB_DFF C=clk D=sine_value[17] Q=sine[17]
.subckt SB_DFF C=clk D=sine_value[16] Q=sine[16]
.subckt SB_DFF C=clk D=sine_value[15] Q=sine[15]
.subckt SB_DFF C=clk D=sine_value[14] Q=sine[14]
.subckt SB_DFFE C=clk D=sine_lookup_SB_DFFE_Q_D[15] E=query_sine Q=sine_lookup[15]
.subckt SB_DFFE C=clk D=sine_lookup_SB_DFFE_Q_D[14] E=query_sine Q=sine_lookup[14]
.subckt SB_DFFE C=clk D=sine_lookup_SB_DFFE_Q_D[5] E=query_sine Q=sine_lookup[5]
.subckt SB_DFFE C=clk D=sine_lookup_SB_DFFE_Q_D[4] E=query_sine Q=sine_lookup[4]
.subckt SB_DFFE C=clk D=sine_lookup_SB_DFFE_Q_D[3] E=query_sine Q=sine_lookup[3]
.subckt SB_DFFE C=clk D=sine_lookup_SB_DFFE_Q_D[2] E=query_sine Q=sine_lookup[2]
.subckt SB_DFFE C=clk D=sine_lookup_SB_DFFE_Q_D[1] E=query_sine Q=sine_lookup[1]
.subckt SB_DFFE C=clk D=sine_lookup_SB_DFFE_Q_D[0] E=query_sine Q=sine_lookup[0]
.subckt SB_DFFE C=clk D=sine_lookup_SB_DFFE_Q_D[13] E=query_sine Q=sine_lookup[13]
.subckt SB_DFFE C=clk D=sine_lookup_SB_DFFE_Q_D[12] E=query_sine Q=sine_lookup[12]
.subckt SB_DFFE C=clk D=sine_lookup_SB_DFFE_Q_D[11] E=query_sine Q=sine_lookup[11]
.subckt SB_DFFE C=clk D=sine_lookup_SB_DFFE_Q_D[10] E=query_sine Q=sine_lookup[10]
.subckt SB_DFFE C=clk D=sine_lookup_SB_DFFE_Q_D[9] E=query_sine Q=sine_lookup[9]
.subckt SB_DFFE C=clk D=sine_lookup_SB_DFFE_Q_D[8] E=query_sine Q=sine_lookup[8]
.subckt SB_DFFE C=clk D=sine_lookup_SB_DFFE_Q_D[7] E=query_sine Q=sine_lookup[7]
.subckt SB_DFFE C=clk D=sine_lookup_SB_DFFE_Q_D[6] E=query_sine Q=sine_lookup[6]
.subckt $paramod\sine_lookup\DATA_WDTH?24\ADDR_WDTH?12\CNTR_WDTH?4 clk=clk sine_lookup[0]=sine_lookup[0] sine_lookup[1]=sine_lookup[1] sine_lookup[2]=sine_lookup[2] sine_lookup[3]=sine_lookup[3] sine_lookup[4]=sine_lookup[4] sine_lookup[5]=sine_lookup[5] sine_lookup[6]=sine_lookup[6] sine_lookup[7]=sine_lookup[7] sine_lookup[8]=sine_lookup[8] sine_lookup[9]=sine_lookup[9] sine_lookup[10]=sine_lookup[10] sine_lookup[11]=sine_lookup[11] sine_lookup[12]=sine_lookup[12] sine_lookup[13]=sine_lookup[13] sine_lookup[14]=sine_lookup[14] sine_lookup[15]=sine_lookup[15] sine_value[0]=sine_value[0] sine_value[1]=sine_value[1] sine_value[2]=sine_value[2] sine_value[3]=sine_value[3] sine_value[4]=sine_value[4] sine_value[5]=sine_value[5] sine_value[6]=sine_value[6] sine_value[7]=sine_value[7] sine_value[8]=sine_value[8] sine_value[9]=sine_value[9] sine_value[10]=sine_value[10] sine_value[11]=sine_value[11] sine_value[12]=sine_value[12] sine_value[13]=sine_value[13] sine_value[14]=sine_value[14] sine_value[15]=sine_value[15] sine_value[16]=sine_value[16] sine_value[17]=sine_value[17] sine_value[18]=sine_value[18] sine_value[19]=sine_value[19] sine_value[20]=sine_value[20] sine_value[21]=sine_value[21] sine_value[22]=sine_value[22] sine_value[23]=sine_value[23]
.subckt SB_CARRY CI=$false CO=step_size_SB_CARRY_I0_CO[1] I0=step_size[0] I1=sine_lookup[0]
.subckt SB_CARRY CI=step_size_SB_CARRY_I0_CO[9] CO=step_size_SB_CARRY_I0_CO[10] I0=step_size[9] I1=sine_lookup[9]
.subckt SB_CARRY CI=step_size_SB_CARRY_I0_CO[14] CO=step_size_SB_CARRY_I0_CO[15] I0=step_size[14] I1=sine_lookup[14]
.subckt SB_CARRY CI=step_size_SB_CARRY_I0_CO[13] CO=step_size_SB_CARRY_I0_CO[14] I0=step_size[13] I1=sine_lookup[13]
.subckt SB_CARRY CI=step_size_SB_CARRY_I0_CO[12] CO=step_size_SB_CARRY_I0_CO[13] I0=step_size[12] I1=sine_lookup[12]
.subckt SB_CARRY CI=step_size_SB_CARRY_I0_CO[11] CO=step_size_SB_CARRY_I0_CO[12] I0=step_size[11] I1=sine_lookup[11]
.subckt SB_CARRY CI=step_size_SB_CARRY_I0_CO[10] CO=step_size_SB_CARRY_I0_CO[11] I0=step_size[10] I1=sine_lookup[10]
.subckt SB_CARRY CI=step_size_SB_CARRY_I0_CO[8] CO=step_size_SB_CARRY_I0_CO[9] I0=step_size[8] I1=sine_lookup[8]
.subckt SB_CARRY CI=step_size_SB_CARRY_I0_CO[7] CO=step_size_SB_CARRY_I0_CO[8] I0=step_size[7] I1=sine_lookup[7]
.subckt SB_CARRY CI=step_size_SB_CARRY_I0_CO[6] CO=step_size_SB_CARRY_I0_CO[7] I0=step_size[6] I1=sine_lookup[6]
.subckt SB_CARRY CI=step_size_SB_CARRY_I0_CO[5] CO=step_size_SB_CARRY_I0_CO[6] I0=step_size[5] I1=sine_lookup[5]
.subckt SB_CARRY CI=step_size_SB_CARRY_I0_CO[4] CO=step_size_SB_CARRY_I0_CO[5] I0=step_size[4] I1=sine_lookup[4]
.subckt SB_CARRY CI=step_size_SB_CARRY_I0_CO[3] CO=step_size_SB_CARRY_I0_CO[4] I0=step_size[3] I1=sine_lookup[3]
.subckt SB_CARRY CI=step_size_SB_CARRY_I0_CO[2] CO=step_size_SB_CARRY_I0_CO[3] I0=step_size[2] I1=sine_lookup[2]
.subckt SB_CARRY CI=step_size_SB_CARRY_I0_CO[1] CO=step_size_SB_CARRY_I0_CO[2] I0=step_size[1] I1=sine_lookup[1]
.subckt SB_DFF C=clk D=note_value[15] Q=step_size[15]
.subckt SB_DFF C=clk D=note_value[14] Q=step_size[14]
.subckt SB_DFF C=clk D=note_value[5] Q=step_size[5]
.subckt SB_DFF C=clk D=note_value[4] Q=step_size[4]
.subckt SB_DFF C=clk D=note_value[3] Q=step_size[3]
.subckt SB_DFF C=clk D=note_value[2] Q=step_size[2]
.subckt SB_DFF C=clk D=note_value[1] Q=step_size[1]
.subckt SB_DFF C=clk D=note_value[0] Q=step_size[0]
.subckt SB_DFF C=clk D=note_value[13] Q=step_size[13]
.subckt SB_DFF C=clk D=note_value[12] Q=step_size[12]
.subckt SB_DFF C=clk D=note_value[11] Q=step_size[11]
.subckt SB_DFF C=clk D=note_value[10] Q=step_size[10]
.subckt SB_DFF C=clk D=note_value[9] Q=step_size[9]
.subckt SB_DFF C=clk D=note_value[8] Q=step_size[8]
.subckt SB_DFF C=clk D=note_value[7] Q=step_size[7]
.subckt SB_DFF C=clk D=note_value[6] Q=step_size[6]
.subckt SB_LUT4 I0=$false I1=step_size[9] I2=sine_lookup[9] I3=step_size_SB_CARRY_I0_CO[9] O=sine_lookup_SB_DFFE_Q_D[9]
.subckt SB_LUT4 I0=$false I1=step_size[8] I2=sine_lookup[8] I3=step_size_SB_CARRY_I0_CO[8] O=sine_lookup_SB_DFFE_Q_D[8]
.subckt SB_LUT4 I0=$false I1=step_size[14] I2=sine_lookup[14] I3=step_size_SB_CARRY_I0_CO[14] O=sine_lookup_SB_DFFE_Q_D[14]
.subckt SB_LUT4 I0=$false I1=step_size[13] I2=sine_lookup[13] I3=step_size_SB_CARRY_I0_CO[13] O=sine_lookup_SB_DFFE_Q_D[13]
.subckt SB_LUT4 I0=$false I1=step_size[12] I2=sine_lookup[12] I3=step_size_SB_CARRY_I0_CO[12] O=sine_lookup_SB_DFFE_Q_D[12]
.subckt SB_LUT4 I0=$false I1=step_size[11] I2=sine_lookup[11] I3=step_size_SB_CARRY_I0_CO[11] O=sine_lookup_SB_DFFE_Q_D[11]
.subckt SB_LUT4 I0=$false I1=step_size[10] I2=sine_lookup[10] I3=step_size_SB_CARRY_I0_CO[10] O=sine_lookup_SB_DFFE_Q_D[10]
.subckt SB_LUT4 I0=$false I1=step_size[0] I2=sine_lookup[0] I3=$false O=sine_lookup_SB_DFFE_Q_D[0]
.subckt SB_LUT4 I0=$false I1=step_size[7] I2=sine_lookup[7] I3=step_size_SB_CARRY_I0_CO[7] O=sine_lookup_SB_DFFE_Q_D[7]
.subckt SB_LUT4 I0=$false I1=step_size[6] I2=sine_lookup[6] I3=step_size_SB_CARRY_I0_CO[6] O=sine_lookup_SB_DFFE_Q_D[6]
.subckt SB_LUT4 I0=$false I1=step_size[5] I2=sine_lookup[5] I3=step_size_SB_CARRY_I0_CO[5] O=sine_lookup_SB_DFFE_Q_D[5]
.subckt SB_LUT4 I0=$false I1=step_size[4] I2=sine_lookup[4] I3=step_size_SB_CARRY_I0_CO[4] O=sine_lookup_SB_DFFE_Q_D[4]
.subckt SB_LUT4 I0=$false I1=step_size[3] I2=sine_lookup[3] I3=step_size_SB_CARRY_I0_CO[3] O=sine_lookup_SB_DFFE_Q_D[3]
.subckt SB_LUT4 I0=$false I1=step_size[2] I2=sine_lookup[2] I3=step_size_SB_CARRY_I0_CO[2] O=sine_lookup_SB_DFFE_Q_D[2]
.subckt SB_LUT4 I0=$false I1=step_size[1] I2=sine_lookup[1] I3=step_size_SB_CARRY_I0_CO[1] O=sine_lookup_SB_DFFE_Q_D[1]
.subckt SB_LUT4 I0=$false I1=step_size[15] I2=sine_lookup[15] I3=step_size_SB_CARRY_I0_CO[15] O=sine_lookup_SB_DFFE_Q_D[15]
.names $false step_size_SB_CARRY_I0_CO[0]
1 1
.names $false note_lookup[0]
1 1
.names $false note_lookup[1]
1 1
.names $false note_lookup[2]
1 1
.names $false note_lookup[3]
1 1
.names $false note_lookup[4]
1 1
.names $false note_lookup[5]
1 1
.names $false note_lookup[6]
1 1
.end

.model $paramod\note_lookup\DATA_WDTH?16\ADDR_WDTH?7
.inputs clk note_lookup[0] note_lookup[1] note_lookup[2] note_lookup[3] note_lookup[4] note_lookup[5] note_lookup[6]
.outputs note_value[0] note_value[1] note_value[2] note_value[3] note_value[4] note_value[5] note_value[6] note_value[7] note_value[8] note_value[9] note_value[10] note_value[11] note_value[12] note_value[13] note_value[14] note_value[15]
.names $false
.names $true
1
.names $undef
.subckt SB_RAM40_4K MASK[0]=$true MASK[1]=$true MASK[2]=$true MASK[3]=$true MASK[4]=$true MASK[5]=$true MASK[6]=$true MASK[7]=$true MASK[8]=$true MASK[9]=$true MASK[10]=$true MASK[11]=$true MASK[12]=$true MASK[13]=$true MASK[14]=$true MASK[15]=$true RADDR[0]=note_lookup[0] RADDR[1]=note_lookup[1] RADDR[2]=note_lookup[2] RADDR[3]=note_lookup[3] RADDR[4]=note_lookup[4] RADDR[5]=note_lookup[5] RADDR[6]=note_lookup[6] RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=clk RCLKE=$true RDATA[0]=note_value[0] RDATA[1]=note_value[1] RDATA[2]=note_value[2] RDATA[3]=note_value[3] RDATA[4]=note_value[4] RDATA[5]=note_value[5] RDATA[6]=note_value[6] RDATA[7]=note_value[7] RDATA[8]=note_value[8] RDATA[9]=note_value[9] RDATA[10]=note_value[10] RDATA[11]=note_value[11] RDATA[12]=note_value[12] RDATA[13]=note_value[13] RDATA[14]=note_value[14] RDATA[15]=note_value[15] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$false WDATA[1]=$false WDATA[2]=$false WDATA[3]=$false WDATA[4]=$false WDATA[5]=$false WDATA[6]=$false WDATA[7]=$false WDATA[8]=$false WDATA[9]=$false WDATA[10]=$false WDATA[11]=$false WDATA[12]=$false WDATA[13]=$false WDATA[14]=$false WDATA[15]=$false WE=$true
.end

.model $paramod\sine_lookup\DATA_WDTH?24\ADDR_WDTH?12\CNTR_WDTH?4
.inputs clk sine_lookup[0] sine_lookup[1] sine_lookup[2] sine_lookup[3] sine_lookup[4] sine_lookup[5] sine_lookup[6] sine_lookup[7] sine_lookup[8] sine_lookup[9] sine_lookup[10] sine_lookup[11] sine_lookup[12] sine_lookup[13] sine_lookup[14] sine_lookup[15]
.outputs sine_value[0] sine_value[1] sine_value[2] sine_value[3] sine_value[4] sine_value[5] sine_value[6] sine_value[7] sine_value[8] sine_value[9] sine_value[10] sine_value[11] sine_value[12] sine_value[13] sine_value[14] sine_value[15] sine_value[16] sine_value[17] sine_value[18] sine_value[19] sine_value[20] sine_value[21] sine_value[22] sine_value[23]
.names $false
.names $true
1
.names $undef
.subckt SB_DFF C=clk D=sine_lookup[15] Q=delayed_sine_neg
.subckt SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=sine_addr_inv[0] RADDR[1]=sine_addr_inv[1] RADDR[2]=sine_addr_inv[2] RADDR[3]=sine_addr_inv[3] RADDR[4]=sine_addr_inv[4] RADDR[5]=sine_addr_inv[5] RADDR[6]=sine_addr_inv[6] RADDR[7]=sine_addr_inv[7] RADDR[8]=sine_addr_inv[8] RADDR[9]=sine_addr_inv[9] RADDR[10]=$false RCLK=clk RCLKE=$true RDATA[0]=rom.0.0.0_RDATA[0] RDATA[1]=sine_data[0] RDATA[2]=rom.0.0.0_RDATA[2] RDATA[3]=rom.0.0.0_RDATA[3] RDATA[4]=rom.0.0.0_RDATA[4] RDATA[5]=sine_data[1] RDATA[6]=rom.0.0.0_RDATA[6] RDATA[7]=rom.0.0.0_RDATA[7] RDATA[8]=rom.0.0.0_RDATA[8] RDATA[9]=sine_data[2] RDATA[10]=rom.0.0.0_RDATA[10] RDATA[11]=rom.0.0.0_RDATA[11] RDATA[12]=rom.0.0.0_RDATA[12] RDATA[13]=sine_data[3] RDATA[14]=rom.0.0.0_RDATA[14] RDATA[15]=rom.0.0.0_RDATA[15] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$undef WDATA[1]=$false WDATA[2]=$undef WDATA[3]=$undef WDATA[4]=$undef WDATA[5]=$false WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$false WDATA[10]=$undef WDATA[11]=$undef WDATA[12]=$undef WDATA[13]=$false WDATA[14]=$undef WDATA[15]=$undef WE=$true
.subckt SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=sine_addr_inv[0] RADDR[1]=sine_addr_inv[1] RADDR[2]=sine_addr_inv[2] RADDR[3]=sine_addr_inv[3] RADDR[4]=sine_addr_inv[4] RADDR[5]=sine_addr_inv[5] RADDR[6]=sine_addr_inv[6] RADDR[7]=sine_addr_inv[7] RADDR[8]=sine_addr_inv[8] RADDR[9]=sine_addr_inv[9] RADDR[10]=$false RCLK=clk RCLKE=$true RDATA[0]=rom.1.0.0_RDATA[0] RDATA[1]=sine_data[4] RDATA[2]=rom.1.0.0_RDATA[2] RDATA[3]=rom.1.0.0_RDATA[3] RDATA[4]=rom.1.0.0_RDATA[4] RDATA[5]=sine_data[5] RDATA[6]=rom.1.0.0_RDATA[6] RDATA[7]=rom.1.0.0_RDATA[7] RDATA[8]=rom.1.0.0_RDATA[8] RDATA[9]=sine_data[6] RDATA[10]=rom.1.0.0_RDATA[10] RDATA[11]=rom.1.0.0_RDATA[11] RDATA[12]=rom.1.0.0_RDATA[12] RDATA[13]=sine_data[7] RDATA[14]=rom.1.0.0_RDATA[14] RDATA[15]=rom.1.0.0_RDATA[15] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$undef WDATA[1]=$false WDATA[2]=$undef WDATA[3]=$undef WDATA[4]=$undef WDATA[5]=$false WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$false WDATA[10]=$undef WDATA[11]=$undef WDATA[12]=$undef WDATA[13]=$false WDATA[14]=$undef WDATA[15]=$undef WE=$true
.subckt SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=sine_addr_inv[0] RADDR[1]=sine_addr_inv[1] RADDR[2]=sine_addr_inv[2] RADDR[3]=sine_addr_inv[3] RADDR[4]=sine_addr_inv[4] RADDR[5]=sine_addr_inv[5] RADDR[6]=sine_addr_inv[6] RADDR[7]=sine_addr_inv[7] RADDR[8]=sine_addr_inv[8] RADDR[9]=sine_addr_inv[9] RADDR[10]=$false RCLK=clk RCLKE=$true RDATA[0]=rom.2.0.0_RDATA[0] RDATA[1]=sine_data[8] RDATA[2]=rom.2.0.0_RDATA[2] RDATA[3]=rom.2.0.0_RDATA[3] RDATA[4]=rom.2.0.0_RDATA[4] RDATA[5]=sine_data[9] RDATA[6]=rom.2.0.0_RDATA[6] RDATA[7]=rom.2.0.0_RDATA[7] RDATA[8]=rom.2.0.0_RDATA[8] RDATA[9]=sine_data[10] RDATA[10]=rom.2.0.0_RDATA[10] RDATA[11]=rom.2.0.0_RDATA[11] RDATA[12]=rom.2.0.0_RDATA[12] RDATA[13]=sine_data[11] RDATA[14]=rom.2.0.0_RDATA[14] RDATA[15]=rom.2.0.0_RDATA[15] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$undef WDATA[1]=$false WDATA[2]=$undef WDATA[3]=$undef WDATA[4]=$undef WDATA[5]=$false WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$false WDATA[10]=$undef WDATA[11]=$undef WDATA[12]=$undef WDATA[13]=$false WDATA[14]=$undef WDATA[15]=$undef WE=$true
.subckt SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=sine_addr_inv[0] RADDR[1]=sine_addr_inv[1] RADDR[2]=sine_addr_inv[2] RADDR[3]=sine_addr_inv[3] RADDR[4]=sine_addr_inv[4] RADDR[5]=sine_addr_inv[5] RADDR[6]=sine_addr_inv[6] RADDR[7]=sine_addr_inv[7] RADDR[8]=sine_addr_inv[8] RADDR[9]=sine_addr_inv[9] RADDR[10]=$false RCLK=clk RCLKE=$true RDATA[0]=rom.3.0.0_RDATA[0] RDATA[1]=sine_data[12] RDATA[2]=rom.3.0.0_RDATA[2] RDATA[3]=rom.3.0.0_RDATA[3] RDATA[4]=rom.3.0.0_RDATA[4] RDATA[5]=sine_data[13] RDATA[6]=rom.3.0.0_RDATA[6] RDATA[7]=rom.3.0.0_RDATA[7] RDATA[8]=rom.3.0.0_RDATA[8] RDATA[9]=sine_data[14] RDATA[10]=rom.3.0.0_RDATA[10] RDATA[11]=rom.3.0.0_RDATA[11] RDATA[12]=rom.3.0.0_RDATA[12] RDATA[13]=sine_data[15] RDATA[14]=rom.3.0.0_RDATA[14] RDATA[15]=rom.3.0.0_RDATA[15] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$undef WDATA[1]=$false WDATA[2]=$undef WDATA[3]=$undef WDATA[4]=$undef WDATA[5]=$false WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$false WDATA[10]=$undef WDATA[11]=$undef WDATA[12]=$undef WDATA[13]=$false WDATA[14]=$undef WDATA[15]=$undef WE=$true
.subckt SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=sine_addr_inv[0] RADDR[1]=sine_addr_inv[1] RADDR[2]=sine_addr_inv[2] RADDR[3]=sine_addr_inv[3] RADDR[4]=sine_addr_inv[4] RADDR[5]=sine_addr_inv[5] RADDR[6]=sine_addr_inv[6] RADDR[7]=sine_addr_inv[7] RADDR[8]=sine_addr_inv[8] RADDR[9]=sine_addr_inv[9] RADDR[10]=$false RCLK=clk RCLKE=$true RDATA[0]=rom.4.0.0_RDATA[0] RDATA[1]=sine_data[16] RDATA[2]=rom.4.0.0_RDATA[2] RDATA[3]=rom.4.0.0_RDATA[3] RDATA[4]=rom.4.0.0_RDATA[4] RDATA[5]=sine_data[17] RDATA[6]=rom.4.0.0_RDATA[6] RDATA[7]=rom.4.0.0_RDATA[7] RDATA[8]=rom.4.0.0_RDATA[8] RDATA[9]=sine_data[18] RDATA[10]=rom.4.0.0_RDATA[10] RDATA[11]=rom.4.0.0_RDATA[11] RDATA[12]=rom.4.0.0_RDATA[12] RDATA[13]=sine_data[19] RDATA[14]=rom.4.0.0_RDATA[14] RDATA[15]=rom.4.0.0_RDATA[15] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$undef WDATA[1]=$false WDATA[2]=$undef WDATA[3]=$undef WDATA[4]=$undef WDATA[5]=$false WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$false WDATA[10]=$undef WDATA[11]=$undef WDATA[12]=$undef WDATA[13]=$false WDATA[14]=$undef WDATA[15]=$undef WE=$true
.subckt SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=sine_addr_inv[0] RADDR[1]=sine_addr_inv[1] RADDR[2]=sine_addr_inv[2] RADDR[3]=sine_addr_inv[3] RADDR[4]=sine_addr_inv[4] RADDR[5]=sine_addr_inv[5] RADDR[6]=sine_addr_inv[6] RADDR[7]=sine_addr_inv[7] RADDR[8]=sine_addr_inv[8] RADDR[9]=sine_addr_inv[9] RADDR[10]=$false RCLK=clk RCLKE=$true RDATA[0]=rom.5.0.0_RDATA[0] RDATA[1]=sine_data[20] RDATA[2]=rom.5.0.0_RDATA[2] RDATA[3]=rom.5.0.0_RDATA[3] RDATA[4]=rom.5.0.0_RDATA[4] RDATA[5]=sine_data[21] RDATA[6]=rom.5.0.0_RDATA[6] RDATA[7]=rom.5.0.0_RDATA[7] RDATA[8]=rom.5.0.0_RDATA[8] RDATA[9]=sine_data[22] RDATA[10]=rom.5.0.0_RDATA[10] RDATA[11]=rom.5.0.0_RDATA[11] RDATA[12]=rom.5.0.0_RDATA[12] RDATA[13]=sine_data[23] RDATA[14]=rom.5.0.0_RDATA[14] RDATA[15]=rom.5.0.0_RDATA[15] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$undef WDATA[1]=$false WDATA[2]=$undef WDATA[3]=$undef WDATA[4]=$undef WDATA[5]=$false WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$false WDATA[10]=$undef WDATA[11]=$undef WDATA[12]=$undef WDATA[13]=$false WDATA[14]=$undef WDATA[15]=$undef WE=$true
.subckt SB_LUT4 I0=$false I1=$false I2=sine_lookup[14] I3=sine_lookup[13] O=sine_addr_inv[9]
.subckt SB_LUT4 I0=$false I1=$false I2=sine_lookup[14] I3=sine_lookup[12] O=sine_addr_inv[8]
.subckt SB_LUT4 I0=$false I1=$false I2=sine_lookup[14] I3=sine_lookup[11] O=sine_addr_inv[7]
.subckt SB_LUT4 I0=$false I1=$false I2=sine_lookup[14] I3=sine_lookup[10] O=sine_addr_inv[6]
.subckt SB_LUT4 I0=$false I1=$false I2=sine_lookup[14] I3=sine_lookup[9] O=sine_addr_inv[5]
.subckt SB_LUT4 I0=$false I1=$false I2=sine_lookup[14] I3=sine_lookup[8] O=sine_addr_inv[4]
.subckt SB_LUT4 I0=$false I1=$false I2=sine_lookup[14] I3=sine_lookup[7] O=sine_addr_inv[3]
.subckt SB_LUT4 I0=$false I1=$false I2=sine_lookup[14] I3=sine_lookup[6] O=sine_addr_inv[2]
.subckt SB_LUT4 I0=$false I1=$false I2=sine_lookup[14] I3=sine_lookup[5] O=sine_addr_inv[1]
.subckt SB_LUT4 I0=$false I1=$false I2=sine_lookup[4] I3=sine_lookup[14] O=sine_addr_inv[0]
.subckt SB_LUT4 I0=sine_data[7] I1=delayed_sine_neg I2=sine_value_SB_LUT4_O_I2 I3=sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[7] O=sine_value[7]
.subckt SB_LUT4 I0=sine_data[6] I1=delayed_sine_neg I2=sine_value_SB_LUT4_O_1_I2 I3=sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[6] O=sine_value[6]
.subckt SB_LUT4 I0=sine_data[1] I1=delayed_sine_neg I2=sine_value_SB_LUT4_O_10_I2 I3=sine_value_SB_LUT4_O_10_I3 O=sine_value[1]
.subckt SB_LUT4 I0=$false I1=$false I2=$false I3=sine_data[1] O=sine_value_SB_LUT4_O_10_I2
.subckt SB_CARRY CI=sine_value_SB_LUT4_O_10_I3 CO=sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[2] I0=$false I1=sine_value_SB_LUT4_O_10_I2
.subckt SB_LUT4 I0=$false I1=$false I2=$false I3=sine_data[0] O=sine_value_SB_LUT4_O_10_I3
.subckt SB_LUT4 I0=sine_data[19] I1=delayed_sine_neg I2=sine_value_SB_LUT4_O_11_I2 I3=sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[19] O=sine_value[19]
.subckt SB_CARRY CI=sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[19] CO=sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[20] I0=$false I1=sine_value_SB_LUT4_O_11_I2
.subckt SB_LUT4 I0=$false I1=$false I2=$false I3=sine_data[19] O=sine_value_SB_LUT4_O_11_I2
.subckt SB_LUT4 I0=sine_data[18] I1=delayed_sine_neg I2=sine_value_SB_LUT4_O_12_I2 I3=sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[18] O=sine_value[18]
.subckt SB_CARRY CI=sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[18] CO=sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[19] I0=$false I1=sine_value_SB_LUT4_O_12_I2
.subckt SB_LUT4 I0=$false I1=$false I2=$false I3=sine_data[18] O=sine_value_SB_LUT4_O_12_I2
.subckt SB_LUT4 I0=sine_data[17] I1=delayed_sine_neg I2=sine_value_SB_LUT4_O_13_I2 I3=sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[17] O=sine_value[17]
.subckt SB_CARRY CI=sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[17] CO=sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[18] I0=$false I1=sine_value_SB_LUT4_O_13_I2
.subckt SB_LUT4 I0=$false I1=$false I2=$false I3=sine_data[17] O=sine_value_SB_LUT4_O_13_I2
.subckt SB_LUT4 I0=sine_data[16] I1=delayed_sine_neg I2=sine_value_SB_LUT4_O_14_I2 I3=sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[16] O=sine_value[16]
.subckt SB_CARRY CI=sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[16] CO=sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[17] I0=$false I1=sine_value_SB_LUT4_O_14_I2
.subckt SB_LUT4 I0=$false I1=$false I2=$false I3=sine_data[16] O=sine_value_SB_LUT4_O_14_I2
.subckt SB_LUT4 I0=sine_data[15] I1=delayed_sine_neg I2=sine_value_SB_LUT4_O_15_I2 I3=sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[15] O=sine_value[15]
.subckt SB_CARRY CI=sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[15] CO=sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[16] I0=$false I1=sine_value_SB_LUT4_O_15_I2
.subckt SB_LUT4 I0=$false I1=$false I2=$false I3=sine_data[15] O=sine_value_SB_LUT4_O_15_I2
.subckt SB_LUT4 I0=sine_data[14] I1=delayed_sine_neg I2=sine_value_SB_LUT4_O_16_I2 I3=sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[14] O=sine_value[14]
.subckt SB_CARRY CI=sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[14] CO=sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[15] I0=$false I1=sine_value_SB_LUT4_O_16_I2
.subckt SB_LUT4 I0=$false I1=$false I2=$false I3=sine_data[14] O=sine_value_SB_LUT4_O_16_I2
.subckt SB_LUT4 I0=sine_data[13] I1=delayed_sine_neg I2=sine_value_SB_LUT4_O_17_I2 I3=sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[13] O=sine_value[13]
.subckt SB_CARRY CI=sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[13] CO=sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[14] I0=$false I1=sine_value_SB_LUT4_O_17_I2
.subckt SB_LUT4 I0=$false I1=$false I2=$false I3=sine_data[13] O=sine_value_SB_LUT4_O_17_I2
.subckt SB_LUT4 I0=sine_data[12] I1=delayed_sine_neg I2=sine_value_SB_LUT4_O_18_I2 I3=sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[12] O=sine_value[12]
.subckt SB_CARRY CI=sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[12] CO=sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[13] I0=$false I1=sine_value_SB_LUT4_O_18_I2
.subckt SB_LUT4 I0=$false I1=$false I2=$false I3=sine_data[12] O=sine_value_SB_LUT4_O_18_I2
.subckt SB_LUT4 I0=sine_data[11] I1=delayed_sine_neg I2=sine_value_SB_LUT4_O_19_I2 I3=sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[11] O=sine_value[11]
.subckt SB_CARRY CI=sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[11] CO=sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[12] I0=$false I1=sine_value_SB_LUT4_O_19_I2
.subckt SB_LUT4 I0=$false I1=$false I2=$false I3=sine_data[11] O=sine_value_SB_LUT4_O_19_I2
.subckt SB_CARRY CI=sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[6] CO=sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[7] I0=$false I1=sine_value_SB_LUT4_O_1_I2
.subckt SB_LUT4 I0=$false I1=$false I2=$false I3=sine_data[6] O=sine_value_SB_LUT4_O_1_I2
.subckt SB_LUT4 I0=sine_data[5] I1=delayed_sine_neg I2=sine_value_SB_LUT4_O_2_I2 I3=sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[5] O=sine_value[5]
.subckt SB_LUT4 I0=sine_data[10] I1=delayed_sine_neg I2=sine_value_SB_LUT4_O_20_I2 I3=sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[10] O=sine_value[10]
.subckt SB_CARRY CI=sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[10] CO=sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[11] I0=$false I1=sine_value_SB_LUT4_O_20_I2
.subckt SB_LUT4 I0=$false I1=$false I2=$false I3=sine_data[10] O=sine_value_SB_LUT4_O_20_I2
.subckt SB_LUT4 I0=sine_data[9] I1=delayed_sine_neg I2=sine_value_SB_LUT4_O_21_I2 I3=sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[9] O=sine_value[9]
.subckt SB_CARRY CI=sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[9] CO=sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[10] I0=$false I1=sine_value_SB_LUT4_O_21_I2
.subckt SB_LUT4 I0=$false I1=$false I2=$false I3=sine_data[9] O=sine_value_SB_LUT4_O_21_I2
.subckt SB_LUT4 I0=sine_data[8] I1=delayed_sine_neg I2=sine_value_SB_LUT4_O_22_I2 I3=sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[8] O=sine_value[8]
.subckt SB_CARRY CI=sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[8] CO=sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[9] I0=$false I1=sine_value_SB_LUT4_O_22_I2
.subckt SB_LUT4 I0=$false I1=$false I2=$false I3=sine_data[8] O=sine_value_SB_LUT4_O_22_I2
.subckt SB_CARRY CI=sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[5] CO=sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[6] I0=$false I1=sine_value_SB_LUT4_O_2_I2
.subckt SB_LUT4 I0=$false I1=$false I2=$false I3=sine_data[5] O=sine_value_SB_LUT4_O_2_I2
.subckt SB_LUT4 I0=sine_data[4] I1=delayed_sine_neg I2=sine_value_SB_LUT4_O_3_I2 I3=sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[4] O=sine_value[4]
.subckt SB_CARRY CI=sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[4] CO=sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[5] I0=$false I1=sine_value_SB_LUT4_O_3_I2
.subckt SB_LUT4 I0=$false I1=$false I2=$false I3=sine_data[4] O=sine_value_SB_LUT4_O_3_I2
.subckt SB_LUT4 I0=sine_data[3] I1=delayed_sine_neg I2=sine_value_SB_LUT4_O_4_I2 I3=sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[3] O=sine_value[3]
.subckt SB_CARRY CI=sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[3] CO=sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[4] I0=$false I1=sine_value_SB_LUT4_O_4_I2
.subckt SB_LUT4 I0=$false I1=$false I2=$false I3=sine_data[3] O=sine_value_SB_LUT4_O_4_I2
.subckt SB_LUT4 I0=sine_data[2] I1=delayed_sine_neg I2=sine_value_SB_LUT4_O_5_I2 I3=sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[2] O=sine_value[2]
.subckt SB_CARRY CI=sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[2] CO=sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[3] I0=$false I1=sine_value_SB_LUT4_O_5_I2
.subckt SB_LUT4 I0=$false I1=$false I2=$false I3=sine_data[2] O=sine_value_SB_LUT4_O_5_I2
.subckt SB_LUT4 I0=sine_data[23] I1=delayed_sine_neg I2=$false I3=sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[23] O=sine_value[23]
.subckt SB_LUT4 I0=sine_data[22] I1=delayed_sine_neg I2=sine_value_SB_LUT4_O_7_I2 I3=sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[22] O=sine_value[22]
.subckt SB_CARRY CI=sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[22] CO=sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[23] I0=$false I1=sine_value_SB_LUT4_O_7_I2
.subckt SB_LUT4 I0=$false I1=$false I2=$false I3=sine_data[22] O=sine_value_SB_LUT4_O_7_I2
.subckt SB_LUT4 I0=sine_data[21] I1=delayed_sine_neg I2=sine_value_SB_LUT4_O_8_I2 I3=sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[21] O=sine_value[21]
.subckt SB_CARRY CI=sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[21] CO=sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[22] I0=$false I1=sine_value_SB_LUT4_O_8_I2
.subckt SB_LUT4 I0=$false I1=$false I2=$false I3=sine_data[21] O=sine_value_SB_LUT4_O_8_I2
.subckt SB_LUT4 I0=sine_data[20] I1=delayed_sine_neg I2=sine_value_SB_LUT4_O_9_I2 I3=sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[20] O=sine_value[20]
.subckt SB_CARRY CI=sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[20] CO=sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[21] I0=$false I1=sine_value_SB_LUT4_O_9_I2
.subckt SB_LUT4 I0=$false I1=$false I2=$false I3=sine_data[20] O=sine_value_SB_LUT4_O_9_I2
.subckt SB_CARRY CI=sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[7] CO=sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[8] I0=$false I1=sine_value_SB_LUT4_O_I2
.subckt SB_LUT4 I0=$false I1=$false I2=$false I3=sine_data[7] O=sine_value_SB_LUT4_O_I2
.names $false sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
1 1
.names sine_value_SB_LUT4_O_10_I3 sine_value_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
1 1
.names sine_data[8] rom.2.0.0_RDATA[1]
1 1
.names sine_data[9] rom.2.0.0_RDATA[5]
1 1
.names sine_data[10] rom.2.0.0_RDATA[9]
1 1
.names sine_data[11] rom.2.0.0_RDATA[13]
1 1
.names sine_data[4] rom.1.0.0_RDATA[1]
1 1
.names sine_data[5] rom.1.0.0_RDATA[5]
1 1
.names sine_data[6] rom.1.0.0_RDATA[9]
1 1
.names sine_data[7] rom.1.0.0_RDATA[13]
1 1
.names sine_data[20] rom.5.0.0_RDATA[1]
1 1
.names sine_data[21] rom.5.0.0_RDATA[5]
1 1
.names sine_data[22] rom.5.0.0_RDATA[9]
1 1
.names sine_data[23] rom.5.0.0_RDATA[13]
1 1
.names sine_data[16] rom.4.0.0_RDATA[1]
1 1
.names sine_data[17] rom.4.0.0_RDATA[5]
1 1
.names sine_data[18] rom.4.0.0_RDATA[9]
1 1
.names sine_data[19] rom.4.0.0_RDATA[13]
1 1
.names sine_data[0] rom.0.0.0_RDATA[1]
1 1
.names sine_data[1] rom.0.0.0_RDATA[5]
1 1
.names sine_data[2] rom.0.0.0_RDATA[9]
1 1
.names sine_data[3] rom.0.0.0_RDATA[13]
1 1
.names sine_data[12] rom.3.0.0_RDATA[1]
1 1
.names sine_data[13] rom.3.0.0_RDATA[5]
1 1
.names sine_data[14] rom.3.0.0_RDATA[9]
1 1
.names sine_data[15] rom.3.0.0_RDATA[13]
1 1
.names sine_lookup[4] sine_addr[0]
1 1
.names sine_lookup[5] sine_addr[1]
1 1
.names sine_lookup[6] sine_addr[2]
1 1
.names sine_lookup[7] sine_addr[3]
1 1
.names sine_lookup[8] sine_addr[4]
1 1
.names sine_lookup[9] sine_addr[5]
1 1
.names sine_lookup[10] sine_addr[6]
1 1
.names sine_lookup[11] sine_addr[7]
1 1
.names sine_lookup[12] sine_addr[8]
1 1
.names sine_lookup[13] sine_addr[9]
1 1
.names sine_lookup[0] sine_cntr[0]
1 1
.names sine_lookup[1] sine_cntr[1]
1 1
.names sine_lookup[2] sine_cntr[2]
1 1
.names sine_lookup[3] sine_cntr[3]
1 1
.names sine_lookup[14] sine_inv
1 1
.names sine_lookup[15] sine_neg
1 1
.names sine_data[0] sine_value[0]
1 1
.end

.model $paramod\uart_rx\CLK_RATE?24576000
.inputs clk rx_bits receive
.outputs valid rx_byte[0] rx_byte[1] rx_byte[2] rx_byte[3] rx_byte[4] rx_byte[5] rx_byte[6] rx_byte[7]
.names $false
.names $true
1
.names $undef
.subckt SB_LUT4 I0=receive I1=state[1] I2=state[0] I3=state_SB_DFFE_Q_E O=receive_SB_LUT4_I0_O
.subckt SB_LUT4 I0=receive_SB_LUT4_I0_O_SB_LUT4_I2_I0 I1=serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O I2=receive_SB_LUT4_I0_O I3=receive_SB_LUT4_I0_O_SB_LUT4_I2_I3 O=receive_SB_LUT4_I0_O_SB_LUT4_I2_O
.subckt SB_LUT4 I0=receive_SB_LUT4_I0_O_SB_LUT4_I2_I0 I1=serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O I2=receive_SB_LUT4_I0_O I3=receive_SB_LUT4_I0_O_SB_LUT4_I2_1_I3 O=state_SB_DFFE_Q_4_D[1]
.subckt SB_LUT4 I0=$false I1=$false I2=serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O I3=receive_SB_LUT4_I0_O_SB_LUT4_I2_1_I3 O=receive_SB_LUT4_I0_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_O
.subckt SB_LUT4 I0=$false I1=$false I2=shift_counter_SB_DFFE_Q_E I3=state[1] O=receive_SB_LUT4_I0_O_SB_LUT4_I2_1_I3
.subckt SB_LUT4 I0=$false I1=state[1] I2=state_SB_DFFE_Q_E I3=state[0] O=receive_SB_LUT4_I0_O_SB_LUT4_I2_I0
.subckt SB_LUT4 I0=shift_counter_SB_DFFE_Q_E I1=receive_SB_LUT4_I0_O_SB_LUT4_I2_I3 I2=receive_SB_LUT4_I0_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_O I3=shift_counter[0] O=state_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.subckt SB_LUT4 I0=$false I1=state[1] I2=rx_reg_SB_LUT4_O_I3_SB_LUT4_I1_O I3=shift_counter_SB_DFFE_Q_E O=receive_SB_LUT4_I0_O_SB_LUT4_I2_I3
.subckt SB_LUT4 I0=$false I1=$false I2=$false I3=rx_bits O=rx_bits_SB_LUT4_I3_O
.subckt SB_DFF C=clk D=rx_bits_SB_LUT4_I3_O Q=rx_bits_SB_LUT4_I3_O_SB_DFF_D_Q
.subckt SB_DFF C=clk D=rx_bits_SB_LUT4_I3_O_SB_DFF_D_Q Q=rx_bits_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_D_Q
.subckt SB_LUT4 I0=$false I1=$false I2=$false I3=rx_reg_SB_LUT4_O_I3 O=rx_reg[0]
.subckt SB_DFF C=clk D=rx_reg_SB_LUT4_O_I3_SB_DFF_Q_D Q=rx_reg_SB_LUT4_O_I3
.subckt SB_DFF C=clk D=rx_bits_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_D_Q Q=rx_reg_SB_LUT4_O_I3_SB_DFF_Q_D
.subckt SB_LUT4 I0=$false I1=rx_reg_SB_LUT4_O_I3 I2=rx_reg_SB_LUT4_O_I3_SB_DFF_Q_D I3=rx_bits_SB_LUT4_I3_O_SB_DFF_D_Q_SB_DFF_D_Q O=rx_reg_SB_LUT4_O_I3_SB_LUT4_I1_O
.subckt SB_LUT4 I0=$false I1=state[1] I2=rx_reg_SB_LUT4_O_I3_SB_LUT4_I1_O I3=shift_counter[1] O=rx_reg_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O
.subckt SB_LUT4 I0=$false I1=state[1] I2=rx_reg_SB_LUT4_O_I3_SB_LUT4_I1_O I3=shift_counter[2] O=rx_reg_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_1_O
.subckt SB_LUT4 I0=serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O I1=receive_SB_LUT4_I0_O_SB_LUT4_I2_1_I3 I2=shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O I3=rx_reg_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_1_O O=state_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I0_1_I3
.subckt SB_LUT4 I0=serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O I1=receive_SB_LUT4_I0_O_SB_LUT4_I2_1_I3 I2=shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O I3=rx_reg_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I2_O O=state_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I0_I3
.subckt SB_CARRY CI=serial_counter[0] CO=serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[2] I0=serial_counter[1] I1=$true
.subckt SB_CARRY CI=serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[9] CO=serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[10] I0=serial_counter[9] I1=$true
.subckt SB_CARRY CI=serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[8] CO=serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[9] I0=serial_counter[8] I1=$true
.subckt SB_CARRY CI=serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[7] CO=serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[8] I0=serial_counter[7] I1=$true
.subckt SB_CARRY CI=serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[6] CO=serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[7] I0=serial_counter[6] I1=$true
.subckt SB_CARRY CI=serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[5] CO=serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[6] I0=serial_counter[5] I1=$true
.subckt SB_CARRY CI=serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[4] CO=serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[5] I0=serial_counter[4] I1=$true
.subckt SB_CARRY CI=serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[3] CO=serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[4] I0=serial_counter[3] I1=$true
.subckt SB_CARRY CI=serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[2] CO=serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[3] I0=serial_counter[2] I1=$true
.subckt SB_CARRY CI=serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[10] CO=serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[11] I0=serial_counter[10] I1=$true
.subckt SB_DFFSR C=clk D=serial_counter_SB_DFFSR_Q_D Q=serial_counter[9] R=shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O
.subckt SB_LUT4 I0=serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O I1=serial_counter[9] I2=$true I3=serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[9] O=serial_counter_SB_DFFSR_Q_D
.subckt SB_DFFSS C=clk D=serial_counter_SB_DFFSS_Q_D Q=serial_counter[10] S=shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O
.subckt SB_LUT4 I0=serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O I1=serial_counter[10] I2=$true I3=serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[10] O=serial_counter_SB_DFFSS_Q_D
.subckt SB_LUT4 I0=$false I1=$false I2=$false I3=serial_counter_SB_LUT4_O_I3 O=serial_counter[0]
.subckt SB_LUT4 I0=$false I1=$false I2=$false I3=serial_counter_SB_LUT4_O_1_I3 O=serial_counter[8]
.subckt SB_DFF C=clk D=serial_counter_SB_LUT4_O_1_I3_SB_DFF_Q_D Q=serial_counter_SB_LUT4_O_1_I3
.subckt SB_LUT4 I0=serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O I1=serial_counter[8] I2=shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O I3=serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[8] O=serial_counter_SB_LUT4_O_1_I3_SB_DFF_Q_D
.subckt SB_LUT4 I0=serial_counter[9] I1=serial_counter[10] I2=serial_counter_SB_LUT4_O_1_I3 I3=serial_counter_SB_LUT4_O_I3 O=serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O
.subckt SB_LUT4 I0=$false I1=serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O I2=serial_counter_SB_LUT4_O_5_I3_SB_LUT4_I0_O I3=serial_counter_SB_LUT4_O_8_I3_SB_LUT4_I1_O O=serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.subckt SB_LUT4 I0=$false I1=$false I2=$false I3=serial_counter_SB_LUT4_O_2_I3 O=serial_counter[7]
.subckt SB_DFF C=clk D=serial_counter_SB_LUT4_O_2_I3_SB_DFF_Q_D Q=serial_counter_SB_LUT4_O_2_I3
.subckt SB_LUT4 I0=shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O I1=serial_counter[7] I2=serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O I3=serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[7] O=serial_counter_SB_LUT4_O_2_I3_SB_DFF_Q_D
.subckt SB_LUT4 I0=$false I1=$false I2=$false I3=serial_counter_SB_LUT4_O_3_I3 O=serial_counter[6]
.subckt SB_DFF C=clk D=serial_counter_SB_LUT4_O_3_I3_SB_DFF_Q_D Q=serial_counter_SB_LUT4_O_3_I3
.subckt SB_LUT4 I0=shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O I1=serial_counter[6] I2=serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O I3=serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[6] O=serial_counter_SB_LUT4_O_3_I3_SB_DFF_Q_D
.subckt SB_LUT4 I0=$false I1=$false I2=$false I3=serial_counter_SB_LUT4_O_4_I3 O=serial_counter[5]
.subckt SB_DFF C=clk D=serial_counter_SB_LUT4_O_4_I3_SB_DFF_Q_D Q=serial_counter_SB_LUT4_O_4_I3
.subckt SB_LUT4 I0=shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O I1=serial_counter[5] I2=serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O I3=serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[5] O=serial_counter_SB_LUT4_O_4_I3_SB_DFF_Q_D
.subckt SB_LUT4 I0=$false I1=$false I2=$false I3=serial_counter_SB_LUT4_O_5_I3 O=serial_counter[4]
.subckt SB_DFF C=clk D=serial_counter_SB_LUT4_O_5_I3_SB_DFF_Q_D Q=serial_counter_SB_LUT4_O_5_I3
.subckt SB_LUT4 I0=shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O I1=serial_counter[4] I2=serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O I3=serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[4] O=serial_counter_SB_LUT4_O_5_I3_SB_DFF_Q_D
.subckt SB_LUT4 I0=serial_counter_SB_LUT4_O_5_I3 I1=serial_counter_SB_LUT4_O_4_I3 I2=serial_counter_SB_LUT4_O_3_I3 I3=serial_counter_SB_LUT4_O_2_I3 O=serial_counter_SB_LUT4_O_5_I3_SB_LUT4_I0_O
.subckt SB_LUT4 I0=$false I1=$false I2=$false I3=serial_counter_SB_LUT4_O_6_I3 O=serial_counter[3]
.subckt SB_DFF C=clk D=serial_counter_SB_LUT4_O_6_I3_SB_DFF_Q_D Q=serial_counter_SB_LUT4_O_6_I3
.subckt SB_LUT4 I0=shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O I1=serial_counter[3] I2=serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O I3=serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[3] O=serial_counter_SB_LUT4_O_6_I3_SB_DFF_Q_D
.subckt SB_LUT4 I0=$false I1=$false I2=$false I3=serial_counter_SB_LUT4_O_7_I3 O=serial_counter[2]
.subckt SB_DFF C=clk D=serial_counter_SB_LUT4_O_7_I3_SB_DFF_Q_D Q=serial_counter_SB_LUT4_O_7_I3
.subckt SB_LUT4 I0=shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O I1=serial_counter[2] I2=serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O I3=serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[2] O=serial_counter_SB_LUT4_O_7_I3_SB_DFF_Q_D
.subckt SB_LUT4 I0=$false I1=$false I2=$false I3=serial_counter_SB_LUT4_O_8_I3 O=serial_counter[1]
.subckt SB_DFF C=clk D=serial_counter_SB_LUT4_O_8_I3_SB_DFF_Q_D Q=serial_counter_SB_LUT4_O_8_I3
.subckt SB_LUT4 I0=shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O I1=serial_counter[1] I2=serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O I3=serial_counter[0] O=serial_counter_SB_LUT4_O_8_I3_SB_DFF_Q_D
.subckt SB_LUT4 I0=serial_counter_SB_LUT4_O_8_I3_SB_LUT4_I1_I0 I1=serial_counter_SB_LUT4_O_8_I3 I2=serial_counter_SB_LUT4_O_7_I3 I3=serial_counter_SB_LUT4_O_6_I3 O=serial_counter_SB_LUT4_O_8_I3_SB_LUT4_I1_O
.subckt SB_DFF C=clk D=serial_counter_SB_LUT4_O_8_I3_SB_LUT4_I1_I0_SB_DFF_Q_D Q=serial_counter_SB_LUT4_O_8_I3_SB_LUT4_I1_I0
.subckt SB_LUT4 I0=serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O I1=serial_counter_SB_LUT4_O_8_I3_SB_LUT4_I1_I0 I2=shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O I3=serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[11] O=serial_counter_SB_LUT4_O_8_I3_SB_LUT4_I1_I0_SB_DFF_Q_D
.subckt SB_DFF C=clk D=serial_counter_SB_LUT4_O_I3_SB_DFF_Q_D Q=serial_counter_SB_LUT4_O_I3
.subckt SB_LUT4 I0=$false I1=$false I2=shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O I3=serial_counter_SB_LUT4_O_I3 O=serial_counter_SB_LUT4_O_I3_SB_DFF_Q_D
.subckt SB_DFFE C=clk D=state_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2] E=shift_counter_SB_DFFE_Q_E Q=shift_counter[2]
.subckt SB_DFFE C=clk D=state_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I0_O[1] E=shift_counter_SB_DFFE_Q_E Q=shift_counter[1]
.subckt SB_DFFE C=clk D=state_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I0_O[0] E=shift_counter_SB_DFFE_Q_E Q=shift_counter[0]
.subckt SB_LUT4 I0=$false I1=$false I2=state[1] I3=shift_counter_SB_DFFE_Q_E O=shift_counter_SB_DFFE_Q_E_SB_LUT4_I3_O
.subckt SB_LUT4 I0=state[0] I1=state[4] I2=state[2] I3=state[3] O=shift_counter_SB_DFFE_Q_E
.subckt SB_DFFE C=clk D=rx_reg[0] E=receive_SB_LUT4_I0_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_O Q=shift_register[7]
.subckt SB_DFFE C=clk D=shift_register[7] E=receive_SB_LUT4_I0_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_O Q=shift_register[6]
.subckt SB_DFFE C=clk D=shift_register[6] E=receive_SB_LUT4_I0_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_O Q=shift_register[5]
.subckt SB_DFFE C=clk D=shift_register[5] E=receive_SB_LUT4_I0_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_O Q=shift_register[4]
.subckt SB_DFFE C=clk D=shift_register[4] E=receive_SB_LUT4_I0_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_O Q=shift_register[3]
.subckt SB_DFFE C=clk D=shift_register[3] E=receive_SB_LUT4_I0_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_O Q=shift_register[2]
.subckt SB_DFFE C=clk D=shift_register[2] E=receive_SB_LUT4_I0_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_O Q=shift_register[1]
.subckt SB_DFFE C=clk D=shift_register[1] E=receive_SB_LUT4_I0_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_O Q=shift_register[0]
.subckt SB_DFFE C=clk D=$false E=state_SB_DFFE_Q_E Q=state[4]
.subckt SB_DFFE C=clk D=$false E=state_SB_DFFE_Q_E Q=state[3]
.subckt SB_DFFE C=clk D=$false E=state_SB_DFFE_Q_E Q=state[2]
.subckt SB_DFFE C=clk D=state_SB_DFFE_Q_4_D[1] E=state_SB_DFFE_Q_E Q=state[1]
.subckt SB_DFFE C=clk D=state_SB_DFFE_Q_4_D[0] E=state_SB_DFFE_Q_E Q=state[0]
.subckt SB_LUT4 I0=$false I1=receive_SB_LUT4_I0_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_O I2=state_SB_DFFE_Q_4_D_SB_LUT4_O_I2 I3=receive_SB_LUT4_I0_O_SB_LUT4_I2_O O=state_SB_DFFE_Q_4_D[0]
.subckt SB_LUT4 I0=state_SB_DFFE_Q_4_D_SB_LUT4_O_I2 I1=state_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I0_I1 I2=receive_SB_LUT4_I0_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_O I3=state_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I0_I3 O=state_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.subckt SB_LUT4 I0=state_SB_DFFE_Q_4_D_SB_LUT4_O_I2 I1=state_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I0_1_I1 I2=receive_SB_LUT4_I0_O_SB_LUT4_I2_1_I3_SB_LUT4_I3_O I3=state_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I0_1_I3 O=state_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I0_O[2]
.subckt SB_LUT4 I0=$false I1=shift_counter[2] I2=$true I3=state_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I0_1_I1_SB_LUT4_O_I3[2] O=state_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I0_1_I1
.subckt SB_CARRY CI=shift_counter[0] CO=state_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I0_1_I1_SB_LUT4_O_I3[2] I0=shift_counter[1] I1=$true
.subckt SB_LUT4 I0=$false I1=shift_counter[1] I2=$true I3=shift_counter[0] O=state_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I0_I1
.subckt SB_LUT4 I0=$false I1=shift_counter[0] I2=shift_counter[1] I3=shift_counter[2] O=state_SB_DFFE_Q_4_D_SB_LUT4_O_I2
.subckt SB_LUT4 I0=$false I1=state[4] I2=state[2] I3=state[3] O=state_SB_DFFE_Q_E
.subckt SB_LUT4 I0=$false I1=state_SB_DFFE_Q_E I2=state[1] I3=state[0] O=valid
.names $false state_SB_DFFE_Q_4_D[2]
1 1
.names $false state_SB_DFFE_Q_4_D[3]
1 1
.names $false state_SB_DFFE_Q_4_D[4]
1 1
.names $true serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[0]
1 1
.names serial_counter[0] serial_counter_SB_DFFSS_Q_D_SB_LUT4_O_I3[1]
1 1
.names $true state_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I0_1_I1_SB_LUT4_O_I3[0]
1 1
.names shift_counter[0] state_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I0_1_I1_SB_LUT4_O_I3[1]
1 1
.names shift_register[0] rx_byte[0]
1 1
.names shift_register[1] rx_byte[1]
1 1
.names shift_register[2] rx_byte[2]
1 1
.names shift_register[3] rx_byte[3]
1 1
.names shift_register[4] rx_byte[4]
1 1
.names shift_register[5] rx_byte[5]
1 1
.names shift_register[6] rx_byte[6]
1 1
.names shift_register[7] rx_byte[7]
1 1
.names $undef rx_reg[3]
1 1
.end

.model $paramod\uart_tx\CLK_RATE?24576000
.inputs clk tx_byte[0] tx_byte[1] tx_byte[2] tx_byte[3] tx_byte[4] tx_byte[5] tx_byte[6] tx_byte[7] send
.outputs ready tx_bits
.names $false
.names $true
1
.names $undef
.subckt SB_LUT4 I0=$false I1=$false I2=serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O I3=ready O=ready_SB_LUT4_I3_O
.subckt SB_LUT4 I0=$false I1=$false I2=state[1] I3=state[0] O=ready
.subckt SB_LUT4 I0=send I1=serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O I2=shift_counter[0] I3=state[1] O=send_SB_LUT4_I0_O
.subckt SB_LUT4 I0=$false I1=state[1] I2=send I3=shift_counter[1] O=send_SB_LUT4_I2_O
.subckt SB_LUT4 I0=$false I1=state[1] I2=send I3=shift_counter[2] O=send_SB_LUT4_I2_1_O
.subckt SB_CARRY CI=serial_counter[0] CO=serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2] I0=serial_counter[1] I1=$true
.subckt SB_CARRY CI=serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9] CO=serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10] I0=serial_counter[9] I1=$true
.subckt SB_CARRY CI=serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8] CO=serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9] I0=serial_counter[8] I1=$true
.subckt SB_CARRY CI=serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7] CO=serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8] I0=serial_counter[7] I1=$true
.subckt SB_CARRY CI=serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6] CO=serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7] I0=serial_counter[6] I1=$true
.subckt SB_CARRY CI=serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5] CO=serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6] I0=serial_counter[5] I1=$true
.subckt SB_CARRY CI=serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4] CO=serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5] I0=serial_counter[4] I1=$true
.subckt SB_CARRY CI=serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3] CO=serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4] I0=serial_counter[3] I1=$true
.subckt SB_CARRY CI=serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2] CO=serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3] I0=serial_counter[2] I1=$true
.subckt SB_CARRY CI=serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10] CO=serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11] I0=serial_counter[10] I1=$true
.subckt SB_DFFSR C=clk D=serial_counter_SB_DFFSR_Q_D[10] Q=serial_counter[10] R=ready_SB_LUT4_I3_O
.subckt SB_DFFSR C=clk D=serial_counter_SB_DFFSR_Q_D[9] Q=serial_counter[9] R=ready_SB_LUT4_I3_O
.subckt SB_LUT4 I0=$false I1=serial_counter[10] I2=$true I3=serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10] O=serial_counter_SB_DFFSR_Q_D[10]
.subckt SB_LUT4 I0=$false I1=serial_counter[9] I2=$true I3=serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9] O=serial_counter_SB_DFFSR_Q_D[9]
.subckt SB_LUT4 I0=$false I1=$false I2=$false I3=serial_counter_SB_LUT4_O_I3 O=serial_counter[0]
.subckt SB_LUT4 I0=$false I1=$false I2=$false I3=serial_counter_SB_LUT4_O_1_I3 O=serial_counter[8]
.subckt SB_DFF C=clk D=serial_counter_SB_LUT4_O_1_I3_SB_DFF_Q_D Q=serial_counter_SB_LUT4_O_1_I3
.subckt SB_LUT4 I0=ready_SB_LUT4_I3_O I1=serial_counter[8] I2=$true I3=serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8] O=serial_counter_SB_LUT4_O_1_I3_SB_DFF_Q_D
.subckt SB_LUT4 I0=serial_counter[9] I1=serial_counter[10] I2=serial_counter_SB_LUT4_O_1_I3 I3=serial_counter_SB_LUT4_O_I3 O=serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O
.subckt SB_LUT4 I0=$false I1=serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O I2=serial_counter_SB_LUT4_O_5_I3_SB_LUT4_I0_O I3=serial_counter_SB_LUT4_O_8_I3_SB_LUT4_I1_O O=serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.subckt SB_LUT4 I0=$false I1=$false I2=$false I3=serial_counter_SB_LUT4_O_2_I3 O=serial_counter[7]
.subckt SB_DFF C=clk D=serial_counter_SB_LUT4_O_2_I3_SB_DFF_Q_D Q=serial_counter_SB_LUT4_O_2_I3
.subckt SB_LUT4 I0=ready_SB_LUT4_I3_O I1=serial_counter[7] I2=$true I3=serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7] O=serial_counter_SB_LUT4_O_2_I3_SB_DFF_Q_D
.subckt SB_LUT4 I0=$false I1=$false I2=$false I3=serial_counter_SB_LUT4_O_3_I3 O=serial_counter[6]
.subckt SB_DFF C=clk D=serial_counter_SB_LUT4_O_3_I3_SB_DFF_Q_D Q=serial_counter_SB_LUT4_O_3_I3
.subckt SB_LUT4 I0=ready_SB_LUT4_I3_O I1=serial_counter[6] I2=$true I3=serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6] O=serial_counter_SB_LUT4_O_3_I3_SB_DFF_Q_D
.subckt SB_LUT4 I0=$false I1=$false I2=$false I3=serial_counter_SB_LUT4_O_4_I3 O=serial_counter[5]
.subckt SB_DFF C=clk D=serial_counter_SB_LUT4_O_4_I3_SB_DFF_Q_D Q=serial_counter_SB_LUT4_O_4_I3
.subckt SB_LUT4 I0=ready_SB_LUT4_I3_O I1=serial_counter[5] I2=$true I3=serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5] O=serial_counter_SB_LUT4_O_4_I3_SB_DFF_Q_D
.subckt SB_LUT4 I0=$false I1=$false I2=$false I3=serial_counter_SB_LUT4_O_5_I3 O=serial_counter[4]
.subckt SB_DFF C=clk D=serial_counter_SB_LUT4_O_5_I3_SB_DFF_Q_D Q=serial_counter_SB_LUT4_O_5_I3
.subckt SB_LUT4 I0=ready_SB_LUT4_I3_O I1=serial_counter[4] I2=$true I3=serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4] O=serial_counter_SB_LUT4_O_5_I3_SB_DFF_Q_D
.subckt SB_LUT4 I0=serial_counter_SB_LUT4_O_5_I3 I1=serial_counter_SB_LUT4_O_4_I3 I2=serial_counter_SB_LUT4_O_3_I3 I3=serial_counter_SB_LUT4_O_2_I3 O=serial_counter_SB_LUT4_O_5_I3_SB_LUT4_I0_O
.subckt SB_LUT4 I0=$false I1=$false I2=$false I3=serial_counter_SB_LUT4_O_6_I3 O=serial_counter[3]
.subckt SB_DFF C=clk D=serial_counter_SB_LUT4_O_6_I3_SB_DFF_Q_D Q=serial_counter_SB_LUT4_O_6_I3
.subckt SB_LUT4 I0=ready_SB_LUT4_I3_O I1=serial_counter[3] I2=$true I3=serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3] O=serial_counter_SB_LUT4_O_6_I3_SB_DFF_Q_D
.subckt SB_LUT4 I0=$false I1=$false I2=$false I3=serial_counter_SB_LUT4_O_7_I3 O=serial_counter[2]
.subckt SB_DFF C=clk D=serial_counter_SB_LUT4_O_7_I3_SB_DFF_Q_D Q=serial_counter_SB_LUT4_O_7_I3
.subckt SB_LUT4 I0=ready_SB_LUT4_I3_O I1=serial_counter[2] I2=$true I3=serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2] O=serial_counter_SB_LUT4_O_7_I3_SB_DFF_Q_D
.subckt SB_LUT4 I0=$false I1=$false I2=$false I3=serial_counter_SB_LUT4_O_8_I3 O=serial_counter[1]
.subckt SB_DFF C=clk D=serial_counter_SB_LUT4_O_8_I3_SB_DFF_Q_D Q=serial_counter_SB_LUT4_O_8_I3
.subckt SB_LUT4 I0=ready_SB_LUT4_I3_O I1=serial_counter[1] I2=$true I3=serial_counter[0] O=serial_counter_SB_LUT4_O_8_I3_SB_DFF_Q_D
.subckt SB_LUT4 I0=serial_counter_SB_LUT4_O_8_I3_SB_LUT4_I1_I0 I1=serial_counter_SB_LUT4_O_8_I3 I2=serial_counter_SB_LUT4_O_7_I3 I3=serial_counter_SB_LUT4_O_6_I3 O=serial_counter_SB_LUT4_O_8_I3_SB_LUT4_I1_O
.subckt SB_DFF C=clk D=serial_counter_SB_LUT4_O_8_I3_SB_LUT4_I1_I0_SB_DFF_Q_D Q=serial_counter_SB_LUT4_O_8_I3_SB_LUT4_I1_I0
.subckt SB_LUT4 I0=ready_SB_LUT4_I3_O I1=serial_counter_SB_LUT4_O_8_I3_SB_LUT4_I1_I0 I2=$true I3=serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11] O=serial_counter_SB_LUT4_O_8_I3_SB_LUT4_I1_I0_SB_DFF_Q_D
.subckt SB_DFF C=clk D=serial_counter_SB_LUT4_O_I3_SB_DFF_Q_D Q=serial_counter_SB_LUT4_O_I3
.subckt SB_LUT4 I0=$false I1=$false I2=ready_SB_LUT4_I3_O I3=serial_counter_SB_LUT4_O_I3 O=serial_counter_SB_LUT4_O_I3_SB_DFF_Q_D
.subckt SB_DFFE C=clk D=shift_counter_SB_DFFE_Q_D[2] E=shift_counter_SB_DFFE_Q_E Q=shift_counter[2]
.subckt SB_DFFE C=clk D=shift_counter_SB_DFFE_Q_D[1] E=shift_counter_SB_DFFE_Q_E Q=shift_counter[1]
.subckt SB_DFFE C=clk D=shift_counter_SB_DFFE_Q_D[0] E=shift_counter_SB_DFFE_Q_E Q=shift_counter[0]
.subckt SB_LUT4 I0=state_SB_DFFE_Q_D_SB_LUT4_O_1_I0 I1=state[1] I2=state[0] I3=send_SB_LUT4_I0_O O=shift_counter_SB_DFFE_Q_D[0]
.subckt SB_LUT4 I0=shift_counter_SB_DFFE_Q_D_SB_LUT4_O_1_I0 I1=serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O I2=send_SB_LUT4_I2_O I3=state[1] O=shift_counter_SB_DFFE_Q_D[1]
.subckt SB_LUT4 I0=shift_counter_SB_DFFE_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0 I1=state[0] I2=state_SB_DFFE_Q_D_SB_LUT4_O_1_I0 I3=state[1] O=shift_counter_SB_DFFE_Q_D_SB_LUT4_O_1_I0
.subckt SB_LUT4 I0=$false I1=shift_counter[1] I2=$true I3=shift_counter[0] O=shift_counter_SB_DFFE_Q_D_SB_LUT4_O_1_I0_SB_LUT4_O_I0
.subckt SB_LUT4 I0=shift_counter_SB_DFFE_Q_D_SB_LUT4_O_2_I0 I1=serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O I2=send_SB_LUT4_I2_1_O I3=state[1] O=shift_counter_SB_DFFE_Q_D[2]
.subckt SB_LUT4 I0=shift_counter_SB_DFFE_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_I0 I1=state[0] I2=state_SB_DFFE_Q_D_SB_LUT4_O_1_I0 I3=state[1] O=shift_counter_SB_DFFE_Q_D_SB_LUT4_O_2_I0
.subckt SB_LUT4 I0=$false I1=shift_counter[2] I2=$true I3=shift_counter_SB_DFFE_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2] O=shift_counter_SB_DFFE_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_I0
.subckt SB_CARRY CI=shift_counter[0] CO=shift_counter_SB_DFFE_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2] I0=shift_counter[1] I1=$true
.subckt SB_LUT4 I0=$false I1=$false I2=state[1] I3=state[0] O=shift_counter_SB_DFFE_Q_E
.subckt SB_DFFE C=clk D=tx_byte_SB_LUT4_I2_O_SB_LUT4_I0_O[7] E=shift_register_SB_DFFE_Q_E Q=shift_register[7]
.subckt SB_DFFE C=clk D=tx_byte_SB_LUT4_I2_O_SB_LUT4_I0_O[6] E=shift_register_SB_DFFE_Q_E Q=shift_register[6]
.subckt SB_DFFE C=clk D=tx_byte_SB_LUT4_I2_O_SB_LUT4_I0_O[5] E=shift_register_SB_DFFE_Q_E Q=shift_register[5]
.subckt SB_DFFE C=clk D=tx_byte_SB_LUT4_I2_O_SB_LUT4_I0_O[4] E=shift_register_SB_DFFE_Q_E Q=shift_register[4]
.subckt SB_DFFE C=clk D=tx_byte_SB_LUT4_I2_O_SB_LUT4_I0_O[3] E=shift_register_SB_DFFE_Q_E Q=shift_register[3]
.subckt SB_DFFE C=clk D=tx_byte_SB_LUT4_I2_O_SB_LUT4_I0_O[2] E=shift_register_SB_DFFE_Q_E Q=shift_register[2]
.subckt SB_DFFE C=clk D=tx_byte_SB_LUT4_I2_O_SB_LUT4_I0_O[1] E=shift_register_SB_DFFE_Q_E Q=shift_register[1]
.subckt SB_DFFE C=clk D=tx_byte_SB_LUT4_I2_O_SB_LUT4_I0_O[0] E=shift_register_SB_DFFE_Q_E Q=shift_register[0]
.subckt SB_LUT4 I0=$false I1=$false I2=$false I3=state[0] O=shift_register_SB_DFFE_Q_E
.subckt SB_DFFE C=clk D=state_SB_DFFE_Q_D[1] E=$true Q=state[1]
.subckt SB_DFFE C=clk D=state_SB_DFFE_Q_D[0] E=$true Q=state[0]
.subckt SB_LUT4 I0=state[1] I1=state[0] I2=serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O I3=state_SB_DFFE_Q_D_SB_LUT4_O_I3 O=state_SB_DFFE_Q_D[0]
.subckt SB_LUT4 I0=state_SB_DFFE_Q_D_SB_LUT4_O_1_I0 I1=serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O I2=state[0] I3=state[1] O=state_SB_DFFE_Q_D[1]
.subckt SB_LUT4 I0=$false I1=shift_counter[0] I2=shift_counter[1] I3=shift_counter[2] O=state_SB_DFFE_Q_D_SB_LUT4_O_1_I0
.subckt SB_LUT4 I0=$false I1=send I2=state_SB_DFFE_Q_D_SB_LUT4_O_1_I0 I3=state[1] O=state_SB_DFFE_Q_D_SB_LUT4_O_I3
.subckt SB_LUT4 I0=$false I1=shift_register[0] I2=state[0] I3=state[1] O=tx_bits
.subckt SB_LUT4 I0=tx_byte[7] I1=shift_register[7] I2=state[1] I3=send O=tx_byte_SB_LUT4_I0_O
.subckt SB_LUT4 I0=serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O I1=state[1] I2=state[0] I3=tx_byte_SB_LUT4_I0_O O=tx_byte_SB_LUT4_I2_O_SB_LUT4_I0_O[7]
.subckt SB_LUT4 I0=$false I1=tx_byte[0] I2=shift_register[0] I3=send O=tx_byte_SB_LUT4_I1_O
.subckt SB_LUT4 I0=tx_byte_SB_LUT4_I1_O I1=tx_byte_SB_LUT4_I1_O_SB_LUT4_I0_I1 I2=state[0] I3=state[1] O=tx_byte_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.subckt SB_LUT4 I0=$false I1=shift_register[0] I2=shift_register[1] I3=serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O O=tx_byte_SB_LUT4_I1_O_SB_LUT4_I0_I1
.subckt SB_LUT4 I0=$false I1=shift_register[1] I2=tx_byte[1] I3=send O=tx_byte_SB_LUT4_I2_O
.subckt SB_LUT4 I0=$false I1=shift_register[2] I2=tx_byte[2] I3=send O=tx_byte_SB_LUT4_I2_1_O
.subckt SB_LUT4 I0=tx_byte_SB_LUT4_I2_1_O I1=tx_byte_SB_LUT4_I2_1_O_SB_LUT4_I0_I1 I2=state[0] I3=state[1] O=tx_byte_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.subckt SB_LUT4 I0=$false I1=shift_register[2] I2=shift_register[3] I3=serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O O=tx_byte_SB_LUT4_I2_1_O_SB_LUT4_I0_I1
.subckt SB_LUT4 I0=$false I1=shift_register[3] I2=tx_byte[3] I3=send O=tx_byte_SB_LUT4_I2_2_O
.subckt SB_LUT4 I0=tx_byte_SB_LUT4_I2_2_O I1=tx_byte_SB_LUT4_I2_2_O_SB_LUT4_I0_I1 I2=state[0] I3=state[1] O=tx_byte_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.subckt SB_LUT4 I0=$false I1=shift_register[3] I2=shift_register[4] I3=serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O O=tx_byte_SB_LUT4_I2_2_O_SB_LUT4_I0_I1
.subckt SB_LUT4 I0=$false I1=shift_register[4] I2=tx_byte[4] I3=send O=tx_byte_SB_LUT4_I2_3_O
.subckt SB_LUT4 I0=tx_byte_SB_LUT4_I2_3_O I1=tx_byte_SB_LUT4_I2_3_O_SB_LUT4_I0_I1 I2=state[0] I3=state[1] O=tx_byte_SB_LUT4_I2_O_SB_LUT4_I0_O[4]
.subckt SB_LUT4 I0=$false I1=shift_register[4] I2=shift_register[5] I3=serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O O=tx_byte_SB_LUT4_I2_3_O_SB_LUT4_I0_I1
.subckt SB_LUT4 I0=$false I1=shift_register[5] I2=tx_byte[5] I3=send O=tx_byte_SB_LUT4_I2_4_O
.subckt SB_LUT4 I0=tx_byte_SB_LUT4_I2_4_O I1=tx_byte_SB_LUT4_I2_4_O_SB_LUT4_I0_I1 I2=state[0] I3=state[1] O=tx_byte_SB_LUT4_I2_O_SB_LUT4_I0_O[5]
.subckt SB_LUT4 I0=$false I1=shift_register[5] I2=shift_register[6] I3=serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O O=tx_byte_SB_LUT4_I2_4_O_SB_LUT4_I0_I1
.subckt SB_LUT4 I0=$false I1=shift_register[6] I2=tx_byte[6] I3=send O=tx_byte_SB_LUT4_I2_5_O
.subckt SB_LUT4 I0=tx_byte_SB_LUT4_I2_5_O I1=tx_byte_SB_LUT4_I2_5_O_SB_LUT4_I0_I1 I2=state[0] I3=state[1] O=tx_byte_SB_LUT4_I2_O_SB_LUT4_I0_O[6]
.subckt SB_LUT4 I0=$false I1=shift_register[6] I2=shift_register[7] I3=serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O O=tx_byte_SB_LUT4_I2_5_O_SB_LUT4_I0_I1
.subckt SB_LUT4 I0=tx_byte_SB_LUT4_I2_O I1=tx_byte_SB_LUT4_I2_O_SB_LUT4_I0_I1 I2=state[0] I3=state[1] O=tx_byte_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.subckt SB_LUT4 I0=$false I1=shift_register[1] I2=shift_register[2] I3=serial_counter_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_I1_O O=tx_byte_SB_LUT4_I2_O_SB_LUT4_I0_I1
.names $true serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
1 1
.names serial_counter[0] serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
1 1
.names $true shift_counter_SB_DFFE_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
1 1
.names shift_counter[0] shift_counter_SB_DFFE_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
1 1
.names serial_counter_SB_LUT4_O_I3 serial_counter_SB_DFFSR_Q_D[0]
1 1
.end

.model midi_fsm
.inputs clk new_byte_valid new_byte_value[0] new_byte_value[1] new_byte_value[2] new_byte_value[3] new_byte_value[4] new_byte_value[5] new_byte_value[6] new_byte_value[7]
.outputs note_values[0] note_values[1] note_values[2] note_values[3] note_values[4] note_values[5] note_values[6] note_values[7] note_values[8] note_values[9] note_values[10] note_values[11] note_values[12] note_values[13] note_values[14] note_values[15] note_values[16] note_values[17] note_values[18] note_values[19] note_values[20] note_values[21] note_values[22] note_values[23] note_values[24] note_values[25] note_values[26] note_values[27] velocity_values[0] velocity_values[1] velocity_values[2] velocity_values[3] velocity_values[4] velocity_values[5] velocity_values[6] velocity_values[7] velocity_values[8] velocity_values[9] velocity_values[10] velocity_values[11] velocity_values[12] velocity_values[13] velocity_values[14] velocity_values[15] velocity_values[16] velocity_values[17] velocity_values[18] velocity_values[19] velocity_values[20] velocity_values[21] velocity_values[22] velocity_values[23] velocity_values[24] velocity_values[25] velocity_values[26] velocity_values[27]
.names $false
.names $true
1
.names $undef
.subckt SB_DFFE C=clk D=new_byte_value[4] E=midi_fsm_msg_SB_DFFE_Q_E Q=midi_fsm_msg[0]
.subckt SB_DFFESR C=clk D=midi_fsm_state_SB_DFFESR_Q_D E=new_byte_valid Q=midi_fsm_state[1] R=midi_fsm_state_SB_DFFE_Q_D[0]
.subckt SB_LUT4 I0=$false I1=$false I2=new_byte_valid_SB_LUT4_I3_1_O I3=midi_fsm_state_SB_DFFESR_Q_D O=midi_fsm_state_SB_DFFESR_Q_D_SB_LUT4_I3_O
.subckt SB_LUT4 I0=$false I1=$false I2=midi_fsm_state[1] I3=midi_fsm_state[0] O=midi_fsm_state_SB_DFFESR_Q_D
.subckt SB_DFFE C=clk D=midi_fsm_state_SB_DFFE_Q_D[0] E=new_byte_valid Q=midi_fsm_state[0]
.subckt SB_LUT4 I0=$false I1=new_byte_value[0] I2=new_byte_value[1] I3=midi_fsm_state_SB_DFFE_Q_D_SB_LUT4_O_I3 O=midi_fsm_state_SB_DFFE_Q_D[0]
.subckt SB_LUT4 I0=$false I1=new_byte_value[2] I2=new_byte_value[3] I3=new_byte_value[7] O=midi_fsm_state_SB_DFFE_Q_D_SB_LUT4_O_I3
.subckt SB_LUT4 I0=$false I1=$false I2=midi_fsm_state_SB_DFFE_Q_D[0] I3=new_byte_valid O=midi_fsm_msg_SB_DFFE_Q_E
.subckt SB_LUT4 I0=$false I1=$false I2=midi_fsm_state_SB_DFFE_Q_D[0] I3=new_byte_valid O=new_byte_valid_SB_LUT4_I3_1_O
.subckt SB_LUT4 I0=$false I1=midi_fsm_state[0] I2=new_byte_valid_SB_LUT4_I3_1_O I3=midi_fsm_state[1] O=new_byte_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.subckt SB_DFFESR C=clk D=new_byte_value[6] E=midi_fsm_state_SB_DFFESR_Q_D_SB_LUT4_I3_O Q=note_val_reg[6] R=note_val_reg_SB_DFFESR_Q_R
.subckt SB_DFFESR C=clk D=new_byte_value[5] E=midi_fsm_state_SB_DFFESR_Q_D_SB_LUT4_I3_O Q=note_val_reg[5] R=note_val_reg_SB_DFFESR_Q_R
.subckt SB_DFFESR C=clk D=new_byte_value[4] E=midi_fsm_state_SB_DFFESR_Q_D_SB_LUT4_I3_O Q=note_val_reg[4] R=note_val_reg_SB_DFFESR_Q_R
.subckt SB_DFFESR C=clk D=new_byte_value[3] E=midi_fsm_state_SB_DFFESR_Q_D_SB_LUT4_I3_O Q=note_val_reg[3] R=note_val_reg_SB_DFFESR_Q_R
.subckt SB_DFFESR C=clk D=new_byte_value[2] E=midi_fsm_state_SB_DFFESR_Q_D_SB_LUT4_I3_O Q=note_val_reg[2] R=note_val_reg_SB_DFFESR_Q_R
.subckt SB_DFFESR C=clk D=new_byte_value[1] E=midi_fsm_state_SB_DFFESR_Q_D_SB_LUT4_I3_O Q=note_val_reg[1] R=note_val_reg_SB_DFFESR_Q_R
.subckt SB_DFFESR C=clk D=new_byte_value[0] E=midi_fsm_state_SB_DFFESR_Q_D_SB_LUT4_I3_O Q=note_val_reg[0] R=note_val_reg_SB_DFFESR_Q_R
.subckt SB_LUT4 I0=$false I1=$false I2=$false I3=midi_fsm_msg[0] O=note_val_reg_SB_DFFESR_Q_R
.subckt SB_DFFE C=clk D=$false E=new_byte_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O Q=note_values[27]
.subckt SB_DFFE C=clk D=$false E=new_byte_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O Q=note_values[26]
.subckt SB_DFFE C=clk D=$false E=new_byte_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O Q=note_values[17]
.subckt SB_DFFE C=clk D=$false E=new_byte_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O Q=note_values[16]
.subckt SB_DFFE C=clk D=$false E=new_byte_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O Q=note_values[15]
.subckt SB_DFFE C=clk D=$false E=new_byte_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O Q=note_values[14]
.subckt SB_DFFE C=clk D=note_val_reg[6] E=one_hot_reg_SB_LUT4_I3_O Q=note_values[13]
.subckt SB_DFFE C=clk D=note_val_reg[5] E=one_hot_reg_SB_LUT4_I3_O Q=note_values[12]
.subckt SB_DFFE C=clk D=note_val_reg[4] E=one_hot_reg_SB_LUT4_I3_O Q=note_values[11]
.subckt SB_DFFE C=clk D=note_val_reg[3] E=one_hot_reg_SB_LUT4_I3_O Q=note_values[10]
.subckt SB_DFFE C=clk D=note_val_reg[2] E=one_hot_reg_SB_LUT4_I3_O Q=note_values[9]
.subckt SB_DFFE C=clk D=note_val_reg[1] E=one_hot_reg_SB_LUT4_I3_O Q=note_values[8]
.subckt SB_DFFE C=clk D=$false E=new_byte_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O Q=note_values[25]
.subckt SB_DFFE C=clk D=note_val_reg[0] E=one_hot_reg_SB_LUT4_I3_O Q=note_values[7]
.subckt SB_DFFE C=clk D=note_val_reg[6] E=one_hot_reg_SB_LUT4_I3_1_O Q=note_values[6]
.subckt SB_DFFE C=clk D=note_val_reg[5] E=one_hot_reg_SB_LUT4_I3_1_O Q=note_values[5]
.subckt SB_DFFE C=clk D=note_val_reg[4] E=one_hot_reg_SB_LUT4_I3_1_O Q=note_values[4]
.subckt SB_DFFE C=clk D=note_val_reg[3] E=one_hot_reg_SB_LUT4_I3_1_O Q=note_values[3]
.subckt SB_DFFE C=clk D=note_val_reg[2] E=one_hot_reg_SB_LUT4_I3_1_O Q=note_values[2]
.subckt SB_DFFE C=clk D=note_val_reg[1] E=one_hot_reg_SB_LUT4_I3_1_O Q=note_values[1]
.subckt SB_DFFE C=clk D=note_val_reg[0] E=one_hot_reg_SB_LUT4_I3_1_O Q=note_values[0]
.subckt SB_DFFE C=clk D=$false E=new_byte_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O Q=note_values[24]
.subckt SB_DFFE C=clk D=$false E=new_byte_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O Q=note_values[23]
.subckt SB_DFFE C=clk D=$false E=new_byte_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O Q=note_values[22]
.subckt SB_DFFE C=clk D=$false E=new_byte_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O Q=note_values[21]
.subckt SB_DFFE C=clk D=$false E=new_byte_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O Q=note_values[20]
.subckt SB_DFFE C=clk D=$false E=new_byte_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O Q=note_values[19]
.subckt SB_DFFE C=clk D=$false E=new_byte_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O Q=note_values[18]
.subckt SB_LUT4 I0=one_hot_SB_LUT4_O_I0 I1=one_hot_SB_LUT4_O_I1 I2=one_hot_SB_LUT4_O_I2 I3=one_hot_SB_LUT4_O_I3 O=one_hot[0]
.subckt SB_LUT4 I0=one_hot[0] I1=one_hot_SB_LUT4_O_1_I1 I2=one_hot_SB_LUT4_O_1_I2 I3=one_hot_SB_LUT4_O_1_I3 O=one_hot[1]
.subckt SB_LUT4 I0=midi_fsm_msg[0] I1=new_byte_value[2] I2=note_values[9] I3=one_hot_SB_LUT4_O_1_I1_SB_LUT4_O_I3 O=one_hot_SB_LUT4_O_1_I1
.subckt SB_LUT4 I0=note_values[10] I1=one_hot_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=note_values[11] I3=one_hot_SB_LUT4_O_I2_SB_LUT4_O_I3 O=one_hot_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.subckt SB_LUT4 I0=midi_fsm_msg[0] I1=new_byte_value[6] I2=note_values[13] I3=one_hot_SB_LUT4_O_1_I2_SB_LUT4_O_I3 O=one_hot_SB_LUT4_O_1_I2
.subckt SB_LUT4 I0=midi_fsm_msg[0] I1=new_byte_value[5] I2=one_hot_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 I3=note_values[12] O=one_hot_SB_LUT4_O_1_I2_SB_LUT4_O_I3
.subckt SB_LUT4 I0=$false I1=midi_fsm_msg[0] I2=new_byte_value[1] I3=note_values[8] O=one_hot_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.subckt SB_LUT4 I0=$false I1=midi_fsm_msg[0] I2=new_byte_value[0] I3=note_values[7] O=one_hot_SB_LUT4_O_1_I3
.subckt SB_LUT4 I0=$false I1=midi_fsm_msg[0] I2=new_byte_value[0] I3=note_values[0] O=one_hot_SB_LUT4_O_I0
.subckt SB_LUT4 I0=midi_fsm_msg[0] I1=new_byte_value[1] I2=note_values[1] I3=one_hot_SB_LUT4_O_I1_SB_LUT4_O_I3 O=one_hot_SB_LUT4_O_I1
.subckt SB_LUT4 I0=midi_fsm_msg[0] I1=new_byte_value[2] I2=note_values[7] I3=note_values[2] O=one_hot_SB_LUT4_O_I1_SB_LUT4_O_I3
.subckt SB_LUT4 I0=note_values[3] I1=one_hot_SB_LUT4_O_I2_SB_LUT4_O_I1 I2=note_values[4] I3=one_hot_SB_LUT4_O_I2_SB_LUT4_O_I3 O=one_hot_SB_LUT4_O_I2
.subckt SB_LUT4 I0=$false I1=$false I2=midi_fsm_msg[0] I3=new_byte_value[3] O=one_hot_SB_LUT4_O_I2_SB_LUT4_O_I1
.subckt SB_LUT4 I0=$false I1=$false I2=midi_fsm_msg[0] I3=new_byte_value[4] O=one_hot_SB_LUT4_O_I2_SB_LUT4_O_I3
.subckt SB_LUT4 I0=midi_fsm_msg[0] I1=new_byte_value[5] I2=note_values[5] I3=one_hot_SB_LUT4_O_I3_SB_LUT4_O_I3 O=one_hot_SB_LUT4_O_I3
.subckt SB_LUT4 I0=$false I1=midi_fsm_msg[0] I2=new_byte_value[6] I3=note_values[6] O=one_hot_SB_LUT4_O_I3_SB_LUT4_O_I3
.subckt SB_DFFE C=clk D=one_hot[1] E=midi_fsm_state_SB_DFFESR_Q_D_SB_LUT4_I3_O Q=one_hot_reg[1]
.subckt SB_DFFE C=clk D=one_hot[0] E=midi_fsm_state_SB_DFFESR_Q_D_SB_LUT4_I3_O Q=one_hot_reg[0]
.subckt SB_LUT4 I0=midi_fsm_state[0] I1=new_byte_valid_SB_LUT4_I3_1_O I2=midi_fsm_state[1] I3=one_hot_reg[1] O=one_hot_reg_SB_LUT4_I3_O
.subckt SB_LUT4 I0=midi_fsm_state[0] I1=new_byte_valid_SB_LUT4_I3_1_O I2=midi_fsm_state[1] I3=one_hot_reg[0] O=one_hot_reg_SB_LUT4_I3_1_O
.subckt SB_DFFE C=clk D=$false E=new_byte_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O Q=velocity_values[27]
.subckt SB_DFFE C=clk D=$false E=new_byte_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O Q=velocity_values[26]
.subckt SB_DFFE C=clk D=$false E=new_byte_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O Q=velocity_values[17]
.subckt SB_DFFE C=clk D=$false E=new_byte_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O Q=velocity_values[16]
.subckt SB_DFFE C=clk D=$false E=new_byte_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O Q=velocity_values[15]
.subckt SB_DFFE C=clk D=$false E=new_byte_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O Q=velocity_values[14]
.subckt SB_DFFE C=clk D=new_byte_value[6] E=one_hot_reg_SB_LUT4_I3_O Q=velocity_values[13]
.subckt SB_DFFE C=clk D=new_byte_value[5] E=one_hot_reg_SB_LUT4_I3_O Q=velocity_values[12]
.subckt SB_DFFE C=clk D=new_byte_value[4] E=one_hot_reg_SB_LUT4_I3_O Q=velocity_values[11]
.subckt SB_DFFE C=clk D=new_byte_value[3] E=one_hot_reg_SB_LUT4_I3_O Q=velocity_values[10]
.subckt SB_DFFE C=clk D=new_byte_value[2] E=one_hot_reg_SB_LUT4_I3_O Q=velocity_values[9]
.subckt SB_DFFE C=clk D=new_byte_value[1] E=one_hot_reg_SB_LUT4_I3_O Q=velocity_values[8]
.subckt SB_DFFE C=clk D=$false E=new_byte_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O Q=velocity_values[25]
.subckt SB_DFFE C=clk D=new_byte_value[0] E=one_hot_reg_SB_LUT4_I3_O Q=velocity_values[7]
.subckt SB_DFFE C=clk D=new_byte_value[6] E=one_hot_reg_SB_LUT4_I3_1_O Q=velocity_values[6]
.subckt SB_DFFE C=clk D=new_byte_value[5] E=one_hot_reg_SB_LUT4_I3_1_O Q=velocity_values[5]
.subckt SB_DFFE C=clk D=new_byte_value[4] E=one_hot_reg_SB_LUT4_I3_1_O Q=velocity_values[4]
.subckt SB_DFFE C=clk D=new_byte_value[3] E=one_hot_reg_SB_LUT4_I3_1_O Q=velocity_values[3]
.subckt SB_DFFE C=clk D=new_byte_value[2] E=one_hot_reg_SB_LUT4_I3_1_O Q=velocity_values[2]
.subckt SB_DFFE C=clk D=new_byte_value[1] E=one_hot_reg_SB_LUT4_I3_1_O Q=velocity_values[1]
.subckt SB_DFFE C=clk D=new_byte_value[0] E=one_hot_reg_SB_LUT4_I3_1_O Q=velocity_values[0]
.subckt SB_DFFE C=clk D=$false E=new_byte_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O Q=velocity_values[24]
.subckt SB_DFFE C=clk D=$false E=new_byte_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O Q=velocity_values[23]
.subckt SB_DFFE C=clk D=$false E=new_byte_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O Q=velocity_values[22]
.subckt SB_DFFE C=clk D=$false E=new_byte_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O Q=velocity_values[21]
.subckt SB_DFFE C=clk D=$false E=new_byte_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O Q=velocity_values[20]
.subckt SB_DFFE C=clk D=$false E=new_byte_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O Q=velocity_values[19]
.subckt SB_DFFE C=clk D=$false E=new_byte_valid_SB_LUT4_I3_1_O_SB_LUT4_I2_O Q=velocity_values[18]
.names $false i[0]
1 1
.names $true i[1]
1 1
.names $false i[2]
1 1
.names $false i[3]
1 1
.names $false i[4]
1 1
.names $false i[5]
1 1
.names $false i[6]
1 1
.names $false i[7]
1 1
.names $false i[8]
1 1
.names $false i[9]
1 1
.names $false i[10]
1 1
.names $false i[11]
1 1
.names $false i[12]
1 1
.names $false i[13]
1 1
.names $false i[14]
1 1
.names $false i[15]
1 1
.names $false i[16]
1 1
.names $false i[17]
1 1
.names $false i[18]
1 1
.names $false i[19]
1 1
.names $false i[20]
1 1
.names $false i[21]
1 1
.names $false i[22]
1 1
.names $false i[23]
1 1
.names $false i[24]
1 1
.names $false i[25]
1 1
.names $false i[26]
1 1
.names $false i[27]
1 1
.names $false i[28]
1 1
.names $false i[29]
1 1
.names $false i[30]
1 1
.names $false i[31]
1 1
.names $false midi_fsm_msg[1]
1 1
.names $false midi_fsm_msg[2]
1 1
.names note_val_reg[0] next_note_values[0]
1 1
.names note_val_reg[1] next_note_values[1]
1 1
.names note_val_reg[2] next_note_values[2]
1 1
.names note_val_reg[3] next_note_values[3]
1 1
.names note_val_reg[4] next_note_values[4]
1 1
.names note_val_reg[5] next_note_values[5]
1 1
.names note_val_reg[6] next_note_values[6]
1 1
.names note_val_reg[0] next_note_values[7]
1 1
.names note_val_reg[1] next_note_values[8]
1 1
.names note_val_reg[2] next_note_values[9]
1 1
.names note_val_reg[3] next_note_values[10]
1 1
.names note_val_reg[4] next_note_values[11]
1 1
.names note_val_reg[5] next_note_values[12]
1 1
.names note_val_reg[6] next_note_values[13]
1 1
.names new_byte_value[0] next_velocity_values[0]
1 1
.names new_byte_value[1] next_velocity_values[1]
1 1
.names new_byte_value[2] next_velocity_values[2]
1 1
.names new_byte_value[3] next_velocity_values[3]
1 1
.names new_byte_value[4] next_velocity_values[4]
1 1
.names new_byte_value[5] next_velocity_values[5]
1 1
.names new_byte_value[6] next_velocity_values[6]
1 1
.names new_byte_value[0] next_velocity_values[7]
1 1
.names new_byte_value[1] next_velocity_values[8]
1 1
.names new_byte_value[2] next_velocity_values[9]
1 1
.names new_byte_value[3] next_velocity_values[10]
1 1
.names new_byte_value[4] next_velocity_values[11]
1 1
.names new_byte_value[5] next_velocity_values[12]
1 1
.names new_byte_value[6] next_velocity_values[13]
1 1
.end

.model pll
.inputs clock_in
.outputs clock_out locked
.names $false
.names $true
1
.names $undef
.subckt SB_PLL40_CORE BYPASS=$false LOCK=locked PLLOUTCORE=clock_out REFERENCECLK=clock_in RESETB=$true
.end
