########################################
#  This file was generated by hdlmake  #
#  http://ohwr.org/projects/hdl-make/  #
########################################

PROJECT := dbe_demo_top.xise
ISE_CRAP := *.b dbe_demo_top_summary.html *.tcl dbe_demo_top.bld dbe_demo_top.cmd_log *.drc dbe_demo_top.lso *.ncd dbe_demo_top.ngc dbe_demo_top.ngd dbe_demo_top.ngr dbe_demo_top.pad dbe_demo_top.par dbe_demo_top.pcf dbe_demo_top.prj dbe_demo_top.ptwx dbe_demo_top.stx dbe_demo_top.syr dbe_demo_top.twr dbe_demo_top.twx dbe_demo_top.gise dbe_demo_top.unroutes dbe_demo_top.ut dbe_demo_top.xpi dbe_demo_top.xst dbe_demo_top_bitgen.xwbt dbe_demo_top_envsettings.html dbe_demo_top_guide.ncd dbe_demo_top_map.map dbe_demo_top_map.mrp dbe_demo_top_map.ncd dbe_demo_top_map.ngm dbe_demo_top_map.xrpt dbe_demo_top_ngdbuild.xrpt dbe_demo_top_pad.csv dbe_demo_top_pad.txt dbe_demo_top_par.xrpt dbe_demo_top_summary.xml dbe_demo_top_usage.xml dbe_demo_top_xst.xrpt usage_statistics_webtalk.html webtalk.log webtalk_pn.xml run.tcl

#target for performing local synthesis
local:
		echo "project open $(PROJECT)" > run.tcl
		echo "process run {Generate Programming File} -force rerun_all" >> run.tcl
		xtclsh run.tcl


#target for cleaing all intermediate stuff
clean:
		rm -f $(ISE_CRAP)
		rm -rf xst xlnx_auto_*_xdb iseconfig _xmsgs _ngo
    
#target for cleaning final files
mrproper:
		rm -f *.bit *.bin *.mcs

USER:=$(HDLMAKE_USER)#take the value from the environment
SERVER:=$(HDLMAKE_SERVER)#take the value from the environment
R_NAME:=dbe_demo_top

__test_for_remote_synthesis_variables:
ifeq (x$(USER),x)
	@echo "Remote synthesis user is not set. You can set it by editing variable USER in the makefile." && false
endif
ifeq (x$(SERVER),x)
	@echo "Remote synthesis server is not set. You can set it by editing variable SERVER in the makefile." && false
endif

CWD := $(shell pwd)

FILES := ../../top/ml_605_dbe/dbe_demo/dbe_demo_top.vhd \
../../top/ml_605_dbe/dbe_demo/sys_pll.vhd \
../../modules/custom/xwb_irq_mngr.vhd \
../../../../cores/general-cores/modules/common/gencores_pkg.vhd \
../../../../cores/general-cores/modules/common/gc_crc_gen.vhd \
../../../../cores/general-cores/modules/common/gc_moving_average.vhd \
../../../../cores/general-cores/modules/common/gc_extend_pulse.vhd \
../../../../cores/general-cores/modules/common/gc_delay_gen.vhd \
../../../../cores/general-cores/modules/common/gc_dual_pi_controller.vhd \
../../../../cores/general-cores/modules/common/gc_reset.vhd \
../../../../cores/general-cores/modules/common/gc_serial_dac.vhd \
../../../../cores/general-cores/modules/common/gc_sync_ffs.vhd \
../../../../cores/general-cores/modules/common/gc_arbitrated_mux.vhd \
../../../../cores/general-cores/modules/common/gc_pulse_synchronizer.vhd \
../../../../cores/general-cores/modules/common/gc_frequency_meter.vhd \
../../../../cores/general-cores/modules/common/gc_dual_clock_ram.vhd \
../../../../cores/general-cores/modules/common/gc_wfifo.vhd \
../../../../cores/general-cores/modules/genrams/genram_pkg.vhd \
../../../../cores/general-cores/modules/genrams/memory_loader_pkg.vhd \
../../../../cores/general-cores/modules/genrams/generic_shiftreg_fifo.vhd \
../../../../cores/general-cores/modules/wishbone/wishbone_pkg.vhd \
../../../../cores/general-cores/modules/genrams/xilinx/generic_dpram.vhd \
../../../../cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd \
../../../../cores/general-cores/modules/genrams/xilinx/generic_dpram_dualclock.vhd \
../../../../cores/general-cores/modules/genrams/xilinx/generic_spram.vhd \
../../../../cores/general-cores/modules/genrams/xilinx/virtex6/generic_async_fifo.vhd \
../../../../cores/general-cores/modules/genrams/xilinx/virtex6/generic_sync_fifo.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_v4_1_xst_comp.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_v4_1_defaults.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_v4_1_pkg.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_getinit_pkg.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_min_area_pkg.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_bindec.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_mux.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_s6.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_s6_init.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_s3adsp.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_s3adsp_init.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_s3a.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_s3a_init.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_v6.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_v6_init.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_v5.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_v5_init.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_v4.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_v4_init.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_s3.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_wrapper_s3_init.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_prim_width.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_generic_cstr.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_ecc_encoder.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_ecc_decoder.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_input_block.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_output_block.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_top.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/blk_mem_gen_v4_1/blk_mem_gen_v4_1_xst.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_v6_1_pkg.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_v6_1_defaults.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_v6_1_xst_comp.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/input_blk.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/output_blk.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/shft_wrapper.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/shft_ram.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/dmem.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/memory.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/compare.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_bin_cntr.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_bin_cntr.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/updn_cntr.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_status_flags_as.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_status_flags_ss.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_pe_as.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_pe_ss.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_handshaking_flags.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_dc_as.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_dc_fwft_ext_as.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/dc_ss.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/dc_ss_fwft.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_fwft.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_logic.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/reset_blk_ramfifo.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/clk_x_pntrs.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_status_flags_as.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_status_flags_ss.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_pf_as.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_pf_ss.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_handshaking_flags.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_dc_as.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_dc_fwft_ext_as.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_logic.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_status_flags_sshft.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_status_flags_sshft.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wr_pf_sshft.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rd_pe_sshft.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/logic_sshft.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_ramfifo.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_v6_1_comps_builtin.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/delay.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/clk_x_pntrs_builtin.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/bin_cntr.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/logic_builtin.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/reset_builtin.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/builtin_prim.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/builtin_extdepth.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/builtin_top.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/builtin_prim_v6.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/builtin_extdepth_v6.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/builtin_top_v6.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_v6_1_builtin.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/rgtw.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/wgtr.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/input_block_fifo16_patch.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/output_block_fifo16_patch.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo16_patch_top.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_v6_1_fifo16_patch.vhd \
../../../../cores/general-cores/modules/genrams/coregen_ip/fifo_generator_v6_1/fifo_generator_v6_1_xst.vhd \
../../../../cores/general-cores/modules/wishbone/wb_async_bridge/wb_async_bridge.vhd \
../../../../cores/general-cores/modules/wishbone/wb_async_bridge/xwb_async_bridge.vhd \
../../../../cores/general-cores/modules/wishbone/wb_onewire_master/wb_onewire_master.vhd \
../../../../cores/general-cores/modules/wishbone/wb_onewire_master/xwb_onewire_master.vhd \
../../../../cores/general-cores/modules/wishbone/wb_onewire_master/sockit_owm.v \
../../../../cores/general-cores/modules/wishbone/wb_i2c_master/i2c_master_bit_ctrl.vhd \
../../../../cores/general-cores/modules/wishbone/wb_i2c_master/i2c_master_byte_ctrl.vhd \
../../../../cores/general-cores/modules/wishbone/wb_i2c_master/i2c_master_top.vhd \
../../../../cores/general-cores/modules/wishbone/wb_i2c_master/wb_i2c_master.vhd \
../../../../cores/general-cores/modules/wishbone/wb_i2c_master/xwb_i2c_master.vhd \
../../../../cores/general-cores/modules/wishbone/wb_bus_fanout/xwb_bus_fanout.vhd \
../../../../cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd \
../../../../cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd \
../../../../cores/general-cores/modules/wishbone/wb_gpio_port/xwb_gpio_port.vhd \
../../../../cores/general-cores/modules/wishbone/wb_simple_timer/wb_tics.vhd \
../../../../cores/general-cores/modules/wishbone/wb_simple_timer/xwb_tics.vhd \
../../../../cores/general-cores/modules/wishbone/wb_uart/uart_async_rx.vhd \
../../../../cores/general-cores/modules/wishbone/wb_uart/uart_async_tx.vhd \
../../../../cores/general-cores/modules/wishbone/wb_uart/uart_baud_gen.vhd \
../../../../cores/general-cores/modules/wishbone/wb_uart/simple_uart_wb.vhd \
../../../../cores/general-cores/modules/wishbone/wb_uart/simple_uart_pkg.vhd \
../../../../cores/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd \
../../../../cores/general-cores/modules/wishbone/wb_uart/xwb_simple_uart.vhd \
../../../../cores/general-cores/modules/wishbone/wb_vic/vic_prio_enc.vhd \
../../../../cores/general-cores/modules/wishbone/wb_vic/wb_slave_vic.vhd \
../../../../cores/general-cores/modules/wishbone/wb_vic/wb_vic.vhd \
../../../../cores/general-cores/modules/wishbone/wb_vic/xwb_vic.vhd \
../../../../cores/general-cores/modules/wishbone/wb_spi/spi_clgen.v \
../../../../cores/general-cores/modules/wishbone/wb_spi/spi_shift.v \
../../../../cores/general-cores/modules/wishbone/wb_spi/spi_top.v \
../../../../cores/general-cores/modules/wishbone/wb_spi/wb_spi.vhd \
../../../../cores/general-cores/modules/wishbone/wb_spi/xwb_spi.vhd \
../../../../cores/general-cores/modules/wishbone/wb_crossbar/sdb_rom.vhd \
../../../../cores/general-cores/modules/wishbone/wb_crossbar/xwb_crossbar.vhd \
../../../../cores/general-cores/modules/wishbone/wb_crossbar/xwb_sdb_crossbar.vhd \
../../../../cores/general-cores/modules/wishbone/wb_lm32/generated/xwb_lm32.vhd \
../../../../cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v \
../../../../cores/general-cores/modules/wishbone/wb_lm32/src/lm32_mc_arithmetic.v \
../../../../cores/general-cores/modules/wishbone/wb_lm32/src/jtag_cores.v \
../../../../cores/general-cores/modules/wishbone/wb_lm32/src/lm32_adder.v \
../../../../cores/general-cores/modules/wishbone/wb_lm32/src/lm32_addsub.v \
../../../../cores/general-cores/modules/wishbone/wb_lm32/src/lm32_dp_ram.v \
../../../../cores/general-cores/modules/wishbone/wb_lm32/src/lm32_logic_op.v \
../../../../cores/general-cores/modules/wishbone/wb_lm32/src/lm32_ram.v \
../../../../cores/general-cores/modules/wishbone/wb_lm32/src/lm32_shifter.v \
../../../../cores/general-cores/modules/wishbone/wb_lm32/platform/generic/lm32_multiplier.v \
../../../../cores/general-cores/modules/wishbone/wb_lm32/platform/generic/jtag_tap.v \
../../../../cores/general-cores/modules/wishbone/wb_slave_adapter/wb_slave_adapter.vhd \
../../../../cores/general-cores/modules/wishbone/wb_xilinx_fpga_loader/wb_xilinx_fpga_loader.vhd \
../../../../cores/general-cores/modules/wishbone/wb_xilinx_fpga_loader/xwb_xilinx_fpga_loader.vhd \
../../../../cores/general-cores/modules/wishbone/wb_xilinx_fpga_loader/xloader_registers_pkg.vhd \
../../../../cores/general-cores/modules/wishbone/wb_xilinx_fpga_loader/xloader_wb.vhd \
../../../../cores/general-cores/modules/wishbone/wb_clock_crossing/xwb_clock_crossing.vhd \
../../../../cores/general-cores/modules/wishbone/wb_dma/xwb_dma.vhd \
../../../../cores/general-cores/modules/wishbone/wbgen2/wbgen2_dpssram.vhd \
../../../../cores/general-cores/modules/wishbone/wbgen2/wbgen2_eic.vhd \
../../../../cores/general-cores/modules/wishbone/wbgen2/wbgen2_fifo_async.vhd \
../../../../cores/general-cores/modules/wishbone/wbgen2/wbgen2_fifo_sync.vhd \
../../../../cores/general-cores/modules/wishbone/wbgen2/wbgen2_pkg.vhd \
../../../../cores/general-cores/modules/wishbone/wb_spi/timescale.v \
../../../../cores/general-cores/modules/wishbone/wb_lm32/platform/generic/../../src/lm32_include.v \
../../../../cores/general-cores/modules/wishbone/wb_lm32/src/lm32_include.v \
../../../../cores/general-cores/modules/wishbone/wb_spi/spi_defines.v \
run.tcl \
dbe_demo_top.xise

#target for running simulation in the remote location
remote: __test_for_remote_synthesis_variables __send __do_synthesis __send_back
__send_back: __do_synthesis
__do_synthesis: __send
__send: __test_for_remote_synthesis_variables

__send:
		ssh $(USER)@$(SERVER) 'mkdir -p $(R_NAME)'
		rsync -Rav $(foreach file, $(FILES), $(shell readlink -f $(file))) $(USER)@$(SERVER):$(R_NAME)

__do_synthesis:
		ssh $(USER)@$(SERVER) 'cd $(R_NAME)$(CWD) && xtclsh run.tcl'

__send_back: 
		cd .. && rsync -av $(USER)@$(SERVER):$(R_NAME)$(CWD) . && cd $(CWD)

#target for removing stuff from the remote location
cleanremote:
		ssh $(USER)@$(SERVER) 'rm -rf $(R_NAME)'

