{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 03 12:48:49 2018 " "Info: Processing started: Sat Nov 03 12:48:49 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off mxdisplay -c mxdisplay " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mxdisplay -c mxdisplay" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk3 " "Info: Assuming node \"clk3\" is an undefined clock" {  } { { "mxdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot. v5.0/mxdisplay/mxdisplay.vhd" 18 -1 0 } } { "f:/quartus/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk3" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk3 register point\[1\] register row1\[7\]~reg0 80.57 MHz 12.411 ns Internal " "Info: Clock \"clk3\" has Internal fmax of 80.57 MHz between source register \"point\[1\]\" and destination register \"row1\[7\]~reg0\" (period= 12.411 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.702 ns + Longest register register " "Info: + Longest register to register delay is 11.702 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns point\[1\] 1 REG LC_X9_Y8_N2 40 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y8_N2; Fanout = 40; REG Node = 'point\[1\]'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { point[1] } "NODE_NAME" } } { "mxdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot. v5.0/mxdisplay/mxdisplay.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.234 ns) + CELL(0.511 ns) 2.745 ns Mux0~0 2 COMB LC_X10_Y8_N0 1 " "Info: 2: + IC(2.234 ns) + CELL(0.511 ns) = 2.745 ns; Loc. = LC_X10_Y8_N0; Fanout = 1; COMB Node = 'Mux0~0'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.745 ns" { point[1] Mux0~0 } "NODE_NAME" } } { "mxdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot. v5.0/mxdisplay/mxdisplay.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.471 ns) + CELL(0.200 ns) 5.416 ns Mux0~1 3 COMB LC_X6_Y8_N5 8 " "Info: 3: + IC(2.471 ns) + CELL(0.200 ns) = 5.416 ns; Loc. = LC_X6_Y8_N5; Fanout = 8; COMB Node = 'Mux0~1'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { Mux0~0 Mux0~1 } "NODE_NAME" } } { "mxdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot. v5.0/mxdisplay/mxdisplay.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.803 ns) + CELL(0.511 ns) 6.730 ns Decoder1~7 4 COMB LC_X6_Y8_N3 1 " "Info: 4: + IC(0.803 ns) + CELL(0.511 ns) = 6.730 ns; Loc. = LC_X6_Y8_N3; Fanout = 1; COMB Node = 'Decoder1~7'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.314 ns" { Mux0~1 Decoder1~7 } "NODE_NAME" } } { "mxdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot. v5.0/mxdisplay/mxdisplay.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.428 ns) + CELL(0.914 ns) 10.072 ns row1~41 5 COMB LC_X4_Y10_N4 1 " "Info: 5: + IC(2.428 ns) + CELL(0.914 ns) = 10.072 ns; Loc. = LC_X4_Y10_N4; Fanout = 1; COMB Node = 'row1~41'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.342 ns" { Decoder1~7 row1~41 } "NODE_NAME" } } { "mxdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot. v5.0/mxdisplay/mxdisplay.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.534 ns) + CELL(0.200 ns) 10.806 ns row1~42 6 COMB LC_X4_Y10_N5 1 " "Info: 6: + IC(0.534 ns) + CELL(0.200 ns) = 10.806 ns; Loc. = LC_X4_Y10_N5; Fanout = 1; COMB Node = 'row1~42'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.734 ns" { row1~41 row1~42 } "NODE_NAME" } } { "mxdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot. v5.0/mxdisplay/mxdisplay.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.591 ns) 11.702 ns row1\[7\]~reg0 7 REG LC_X4_Y10_N6 1 " "Info: 7: + IC(0.305 ns) + CELL(0.591 ns) = 11.702 ns; Loc. = LC_X4_Y10_N6; Fanout = 1; REG Node = 'row1\[7\]~reg0'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { row1~42 row1[7]~reg0 } "NODE_NAME" } } { "mxdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot. v5.0/mxdisplay/mxdisplay.vhd" 39 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.927 ns ( 25.01 % ) " "Info: Total cell delay = 2.927 ns ( 25.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.775 ns ( 74.99 % ) " "Info: Total interconnect delay = 8.775 ns ( 74.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.702 ns" { point[1] Mux0~0 Mux0~1 Decoder1~7 row1~41 row1~42 row1[7]~reg0 } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "11.702 ns" { point[1] {} Mux0~0 {} Mux0~1 {} Decoder1~7 {} row1~41 {} row1~42 {} row1[7]~reg0 {} } { 0.000ns 2.234ns 2.471ns 0.803ns 2.428ns 0.534ns 0.305ns } { 0.000ns 0.511ns 0.200ns 0.511ns 0.914ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk3 destination 3.819 ns + Shortest register " "Info: + Shortest clock path from clock \"clk3\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk3 1 CLK PIN_18 32 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 32; CLK Node = 'clk3'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk3 } "NODE_NAME" } } { "mxdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot. v5.0/mxdisplay/mxdisplay.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns row1\[7\]~reg0 2 REG LC_X4_Y10_N6 1 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X4_Y10_N6; Fanout = 1; REG Node = 'row1\[7\]~reg0'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk3 row1[7]~reg0 } "NODE_NAME" } } { "mxdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot. v5.0/mxdisplay/mxdisplay.vhd" 39 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk3 row1[7]~reg0 } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk3 {} clk3~combout {} row1[7]~reg0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk3 source 3.819 ns - Longest register " "Info: - Longest clock path from clock \"clk3\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk3 1 CLK PIN_18 32 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 32; CLK Node = 'clk3'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk3 } "NODE_NAME" } } { "mxdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot. v5.0/mxdisplay/mxdisplay.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns point\[1\] 2 REG LC_X9_Y8_N2 40 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X9_Y8_N2; Fanout = 40; REG Node = 'point\[1\]'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk3 point[1] } "NODE_NAME" } } { "mxdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot. v5.0/mxdisplay/mxdisplay.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk3 point[1] } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk3 {} clk3~combout {} point[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk3 row1[7]~reg0 } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk3 {} clk3~combout {} row1[7]~reg0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk3 point[1] } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk3 {} clk3~combout {} point[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "mxdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot. v5.0/mxdisplay/mxdisplay.vhd" 39 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "mxdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot. v5.0/mxdisplay/mxdisplay.vhd" 39 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.702 ns" { point[1] Mux0~0 Mux0~1 Decoder1~7 row1~41 row1~42 row1[7]~reg0 } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "11.702 ns" { point[1] {} Mux0~0 {} Mux0~1 {} Decoder1~7 {} row1~41 {} row1~42 {} row1[7]~reg0 {} } { 0.000ns 2.234ns 2.471ns 0.803ns 2.428ns 0.534ns 0.305ns } { 0.000ns 0.511ns 0.200ns 0.511ns 0.914ns 0.200ns 0.591ns } "" } } { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk3 row1[7]~reg0 } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk3 {} clk3~combout {} row1[7]~reg0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk3 point[1] } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk3 {} clk3~combout {} point[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "col2\[0\]~reg0 blc\[0\] clk3 10.135 ns register " "Info: tsu for register \"col2\[0\]~reg0\" (data pin = \"blc\[0\]\", clock pin = \"clk3\") is 10.135 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.621 ns + Longest pin register " "Info: + Longest pin to register delay is 13.621 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns blc\[0\] 1 PIN PIN_98 17 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_98; Fanout = 17; PIN Node = 'blc\[0\]'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { blc[0] } "NODE_NAME" } } { "mxdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot. v5.0/mxdisplay/mxdisplay.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.230 ns) + CELL(0.511 ns) 4.873 ns p1~5 2 COMB LC_X9_Y7_N9 1 " "Info: 2: + IC(3.230 ns) + CELL(0.511 ns) = 4.873 ns; Loc. = LC_X9_Y7_N9; Fanout = 1; COMB Node = 'p1~5'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.741 ns" { blc[0] p1~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.907 ns) + CELL(0.511 ns) 7.291 ns p1~6 3 COMB LC_X8_Y6_N9 1 " "Info: 3: + IC(1.907 ns) + CELL(0.511 ns) = 7.291 ns; Loc. = LC_X8_Y6_N9; Fanout = 1; COMB Node = 'p1~6'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.418 ns" { p1~5 p1~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.733 ns) + CELL(0.200 ns) 8.224 ns p1~8 4 COMB LC_X8_Y6_N0 3 " "Info: 4: + IC(0.733 ns) + CELL(0.200 ns) = 8.224 ns; Loc. = LC_X8_Y6_N0; Fanout = 3; COMB Node = 'p1~8'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.933 ns" { p1~6 p1~8 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 8.729 ns col2~30 5 COMB LC_X8_Y6_N1 6 " "Info: 5: + IC(0.305 ns) + CELL(0.200 ns) = 8.729 ns; Loc. = LC_X8_Y6_N1; Fanout = 6; COMB Node = 'col2~30'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { p1~8 col2~30 } "NODE_NAME" } } { "mxdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot. v5.0/mxdisplay/mxdisplay.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.208 ns) + CELL(0.511 ns) 10.448 ns col2~60 6 COMB LC_X9_Y6_N9 1 " "Info: 6: + IC(1.208 ns) + CELL(0.511 ns) = 10.448 ns; Loc. = LC_X9_Y6_N9; Fanout = 1; COMB Node = 'col2~60'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.719 ns" { col2~30 col2~60 } "NODE_NAME" } } { "mxdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot. v5.0/mxdisplay/mxdisplay.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.723 ns) + CELL(0.200 ns) 11.371 ns col2~33 7 COMB LC_X9_Y6_N1 1 " "Info: 7: + IC(0.723 ns) + CELL(0.200 ns) = 11.371 ns; Loc. = LC_X9_Y6_N1; Fanout = 1; COMB Node = 'col2~33'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.923 ns" { col2~60 col2~33 } "NODE_NAME" } } { "mxdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot. v5.0/mxdisplay/mxdisplay.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.721 ns) + CELL(0.200 ns) 12.292 ns col2~34 8 COMB LC_X9_Y6_N3 1 " "Info: 8: + IC(0.721 ns) + CELL(0.200 ns) = 12.292 ns; Loc. = LC_X9_Y6_N3; Fanout = 1; COMB Node = 'col2~34'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.921 ns" { col2~33 col2~34 } "NODE_NAME" } } { "mxdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot. v5.0/mxdisplay/mxdisplay.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.738 ns) + CELL(0.591 ns) 13.621 ns col2\[0\]~reg0 9 REG LC_X9_Y6_N0 2 " "Info: 9: + IC(0.738 ns) + CELL(0.591 ns) = 13.621 ns; Loc. = LC_X9_Y6_N0; Fanout = 2; REG Node = 'col2\[0\]~reg0'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.329 ns" { col2~34 col2[0]~reg0 } "NODE_NAME" } } { "mxdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot. v5.0/mxdisplay/mxdisplay.vhd" 39 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.056 ns ( 29.78 % ) " "Info: Total cell delay = 4.056 ns ( 29.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.565 ns ( 70.22 % ) " "Info: Total interconnect delay = 9.565 ns ( 70.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "13.621 ns" { blc[0] p1~5 p1~6 p1~8 col2~30 col2~60 col2~33 col2~34 col2[0]~reg0 } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "13.621 ns" { blc[0] {} blc[0]~combout {} p1~5 {} p1~6 {} p1~8 {} col2~30 {} col2~60 {} col2~33 {} col2~34 {} col2[0]~reg0 {} } { 0.000ns 0.000ns 3.230ns 1.907ns 0.733ns 0.305ns 1.208ns 0.723ns 0.721ns 0.738ns } { 0.000ns 1.132ns 0.511ns 0.511ns 0.200ns 0.200ns 0.511ns 0.200ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "mxdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot. v5.0/mxdisplay/mxdisplay.vhd" 39 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk3 destination 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"clk3\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk3 1 CLK PIN_18 32 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 32; CLK Node = 'clk3'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk3 } "NODE_NAME" } } { "mxdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot. v5.0/mxdisplay/mxdisplay.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns col2\[0\]~reg0 2 REG LC_X9_Y6_N0 2 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X9_Y6_N0; Fanout = 2; REG Node = 'col2\[0\]~reg0'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk3 col2[0]~reg0 } "NODE_NAME" } } { "mxdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot. v5.0/mxdisplay/mxdisplay.vhd" 39 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk3 col2[0]~reg0 } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk3 {} clk3~combout {} col2[0]~reg0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "13.621 ns" { blc[0] p1~5 p1~6 p1~8 col2~30 col2~60 col2~33 col2~34 col2[0]~reg0 } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "13.621 ns" { blc[0] {} blc[0]~combout {} p1~5 {} p1~6 {} p1~8 {} col2~30 {} col2~60 {} col2~33 {} col2~34 {} col2[0]~reg0 {} } { 0.000ns 0.000ns 3.230ns 1.907ns 0.733ns 0.305ns 1.208ns 0.723ns 0.721ns 0.738ns } { 0.000ns 1.132ns 0.511ns 0.511ns 0.200ns 0.200ns 0.511ns 0.200ns 0.200ns 0.591ns } "" } } { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk3 col2[0]~reg0 } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk3 {} clk3~combout {} col2[0]~reg0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk3 col2\[2\] col2\[2\]~reg0 9.037 ns register " "Info: tco from clock \"clk3\" to destination pin \"col2\[2\]\" through register \"col2\[2\]~reg0\" is 9.037 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk3 source 3.819 ns + Longest register " "Info: + Longest clock path from clock \"clk3\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk3 1 CLK PIN_18 32 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 32; CLK Node = 'clk3'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk3 } "NODE_NAME" } } { "mxdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot. v5.0/mxdisplay/mxdisplay.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns col2\[2\]~reg0 2 REG LC_X7_Y6_N3 2 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X7_Y6_N3; Fanout = 2; REG Node = 'col2\[2\]~reg0'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk3 col2[2]~reg0 } "NODE_NAME" } } { "mxdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot. v5.0/mxdisplay/mxdisplay.vhd" 39 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk3 col2[2]~reg0 } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk3 {} clk3~combout {} col2[2]~reg0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "mxdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot. v5.0/mxdisplay/mxdisplay.vhd" 39 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.842 ns + Longest register pin " "Info: + Longest register to pin delay is 4.842 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns col2\[2\]~reg0 1 REG LC_X7_Y6_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y6_N3; Fanout = 2; REG Node = 'col2\[2\]~reg0'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { col2[2]~reg0 } "NODE_NAME" } } { "mxdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot. v5.0/mxdisplay/mxdisplay.vhd" 39 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.520 ns) + CELL(2.322 ns) 4.842 ns col2\[2\] 2 PIN PIN_27 0 " "Info: 2: + IC(2.520 ns) + CELL(2.322 ns) = 4.842 ns; Loc. = PIN_27; Fanout = 0; PIN Node = 'col2\[2\]'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.842 ns" { col2[2]~reg0 col2[2] } "NODE_NAME" } } { "mxdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot. v5.0/mxdisplay/mxdisplay.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 47.96 % ) " "Info: Total cell delay = 2.322 ns ( 47.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.520 ns ( 52.04 % ) " "Info: Total interconnect delay = 2.520 ns ( 52.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.842 ns" { col2[2]~reg0 col2[2] } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "4.842 ns" { col2[2]~reg0 {} col2[2] {} } { 0.000ns 2.520ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk3 col2[2]~reg0 } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk3 {} clk3~combout {} col2[2]~reg0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.842 ns" { col2[2]~reg0 col2[2] } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "4.842 ns" { col2[2]~reg0 {} col2[2] {} } { 0.000ns 2.520ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "col2\[5\]~reg0 stay clk3 -1.180 ns register " "Info: th for register \"col2\[5\]~reg0\" (data pin = \"stay\", clock pin = \"clk3\") is -1.180 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk3 destination 3.819 ns + Longest register " "Info: + Longest clock path from clock \"clk3\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk3 1 CLK PIN_18 32 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 32; CLK Node = 'clk3'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk3 } "NODE_NAME" } } { "mxdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot. v5.0/mxdisplay/mxdisplay.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns col2\[5\]~reg0 2 REG LC_X10_Y6_N3 2 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X10_Y6_N3; Fanout = 2; REG Node = 'col2\[5\]~reg0'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk3 col2[5]~reg0 } "NODE_NAME" } } { "mxdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot. v5.0/mxdisplay/mxdisplay.vhd" 39 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk3 col2[5]~reg0 } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk3 {} clk3~combout {} col2[5]~reg0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "mxdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot. v5.0/mxdisplay/mxdisplay.vhd" 39 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.220 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.220 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns stay 1 PIN PIN_120 9 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_120; Fanout = 9; PIN Node = 'stay'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { stay } "NODE_NAME" } } { "mxdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot. v5.0/mxdisplay/mxdisplay.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.905 ns) + CELL(1.183 ns) 5.220 ns col2\[5\]~reg0 2 REG LC_X10_Y6_N3 2 " "Info: 2: + IC(2.905 ns) + CELL(1.183 ns) = 5.220 ns; Loc. = LC_X10_Y6_N3; Fanout = 2; REG Node = 'col2\[5\]~reg0'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.088 ns" { stay col2[5]~reg0 } "NODE_NAME" } } { "mxdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot. v5.0/mxdisplay/mxdisplay.vhd" 39 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.315 ns ( 44.35 % ) " "Info: Total cell delay = 2.315 ns ( 44.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.905 ns ( 55.65 % ) " "Info: Total interconnect delay = 2.905 ns ( 55.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.220 ns" { stay col2[5]~reg0 } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "5.220 ns" { stay {} stay~combout {} col2[5]~reg0 {} } { 0.000ns 0.000ns 2.905ns } { 0.000ns 1.132ns 1.183ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk3 col2[5]~reg0 } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk3 {} clk3~combout {} col2[5]~reg0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.220 ns" { stay col2[5]~reg0 } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "5.220 ns" { stay {} stay~combout {} col2[5]~reg0 {} } { 0.000ns 0.000ns 2.905ns } { 0.000ns 1.132ns 1.183ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 03 12:48:50 2018 " "Info: Processing ended: Sat Nov 03 12:48:50 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
