Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Dec 18 14:32:17 2024
| Host         : Eliot_Abramo running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file pong_top_timing_summary_routed.rpt -pb pong_top_timing_summary_routed.pb -rpx pong_top_timing_summary_routed.rpx -warn_on_violation
| Design       : pong_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (14)
7. checking multiple_clock (207)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (207)
--------------------------------
 There are 207 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.610        0.000                      0                  506        0.113        0.000                      0                  506        2.000        0.000                       0                   212  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK125xCI               {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0    {0.000 6.667}        13.333          75.000          
  clkfbout_clk_wiz_0    {0.000 4.000}        8.000           125.000         
sys_clk_pin             {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0_1  {0.000 6.667}        13.333          75.000          
  clkfbout_clk_wiz_0_1  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK125xCI                                                                                                                                                                 2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          4.610        0.000                      0                  506        0.183        0.000                      0                  506        6.167        0.000                       0                   209  
  clkfbout_clk_wiz_0                                                                                                                                                      6.751        0.000                       0                     2  
sys_clk_pin                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        4.611        0.000                      0                  506        0.183        0.000                      0                  506        6.167        0.000                       0                   209  
  clkfbout_clk_wiz_0_1                                                                                                                                                    6.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          4.610        0.000                      0                  506        0.113        0.000                      0                  506  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        4.610        0.000                      0                  506        0.113        0.000                      0                  506  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK125xCI
  To Clock:  CLK125xCI

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK125xCI
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK125xCI }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.610ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.610ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.320ns  (logic 3.483ns (41.862%)  route 4.837ns (58.138%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.268ns = ( 19.602 - 13.333 ) 
    Source Clock Delay      (SCD):    6.913ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         1.782     6.913    i_pong_fsm/clk_out1
    SLICE_X91Y52         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y52         FDPE (Prop_fdpe_C_Q)         0.456     7.369 r  i_pong_fsm/PlateXxDP_reg[3]/Q
                         net (fo=27, routed)          1.782     9.150    i_pong_fsm/PlateXxDP_reg[11]_0[3]
    SLICE_X82Y59         LUT4 (Prop_lut4_I0_O)        0.124     9.274 r  i_pong_fsm/ARG_carry_i_5/O
                         net (fo=1, routed)           0.000     9.274    i_pong_fsm/ARG_carry_i_5_n_0
    SLICE_X82Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.650 r  i_pong_fsm/ARG_carry/CO[3]
                         net (fo=1, routed)           0.000     9.650    i_pong_fsm/ARG_carry_n_0
    SLICE_X82Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.973 f  i_pong_fsm/ARG_carry__0/O[1]
                         net (fo=4, routed)           0.729    10.702    i_pong_fsm/RESIZE[5]
    SLICE_X81Y62         LUT2 (Prop_lut2_I1_O)        0.306    11.008 r  i_pong_fsm/i__carry_i_8/O
                         net (fo=1, routed)           0.000    11.008    i_pong_fsm/i__carry_i_8_n_0
    SLICE_X81Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.558 r  i_pong_fsm/FsmState2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.558    i_pong_fsm/FsmState2_inferred__0/i__carry_n_0
    SLICE_X81Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.829 r  i_pong_fsm/FsmState2_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           0.644    12.473    i_pong_fsm/FsmState25_in
    SLICE_X83Y64         LUT4 (Prop_lut4_I1_O)        0.399    12.872 f  i_pong_fsm/HighscorexDP[3]_i_7/O
                         net (fo=4, routed)           0.758    13.629    i_pong_fsm/HighscorexDP[3]_i_7_n_0
    SLICE_X88Y64         LUT5 (Prop_lut5_I4_O)        0.352    13.981 r  i_pong_fsm/HighscorexDP[3]_i_6/O
                         net (fo=3, routed)           0.594    14.575    i_pong_fsm/HighscorexDP[3]_i_6_n_0
    SLICE_X89Y64         LUT6 (Prop_lut6_I5_O)        0.326    14.901 r  i_pong_fsm/HighscorexDP[3]_i_1/O
                         net (fo=4, routed)           0.332    15.233    i_pong_fsm/HighscorexDP[3]_i_1_n_0
    SLICE_X89Y65         FDPE                                         r  i_pong_fsm/HighscorexDP_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         1.540    19.602    i_pong_fsm/clk_out1
    SLICE_X89Y65         FDPE                                         r  i_pong_fsm/HighscorexDP_reg[0]/C
                         clock pessimism              0.516    20.118    
                         clock uncertainty           -0.070    20.048    
    SLICE_X89Y65         FDPE (Setup_fdpe_C_CE)      -0.205    19.843    i_pong_fsm/HighscorexDP_reg[0]
  -------------------------------------------------------------------
                         required time                         19.843    
                         arrival time                         -15.233    
  -------------------------------------------------------------------
                         slack                                  4.610    

Slack (MET) :             4.610ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.320ns  (logic 3.483ns (41.862%)  route 4.837ns (58.138%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.268ns = ( 19.602 - 13.333 ) 
    Source Clock Delay      (SCD):    6.913ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         1.782     6.913    i_pong_fsm/clk_out1
    SLICE_X91Y52         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y52         FDPE (Prop_fdpe_C_Q)         0.456     7.369 r  i_pong_fsm/PlateXxDP_reg[3]/Q
                         net (fo=27, routed)          1.782     9.150    i_pong_fsm/PlateXxDP_reg[11]_0[3]
    SLICE_X82Y59         LUT4 (Prop_lut4_I0_O)        0.124     9.274 r  i_pong_fsm/ARG_carry_i_5/O
                         net (fo=1, routed)           0.000     9.274    i_pong_fsm/ARG_carry_i_5_n_0
    SLICE_X82Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.650 r  i_pong_fsm/ARG_carry/CO[3]
                         net (fo=1, routed)           0.000     9.650    i_pong_fsm/ARG_carry_n_0
    SLICE_X82Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.973 f  i_pong_fsm/ARG_carry__0/O[1]
                         net (fo=4, routed)           0.729    10.702    i_pong_fsm/RESIZE[5]
    SLICE_X81Y62         LUT2 (Prop_lut2_I1_O)        0.306    11.008 r  i_pong_fsm/i__carry_i_8/O
                         net (fo=1, routed)           0.000    11.008    i_pong_fsm/i__carry_i_8_n_0
    SLICE_X81Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.558 r  i_pong_fsm/FsmState2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.558    i_pong_fsm/FsmState2_inferred__0/i__carry_n_0
    SLICE_X81Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.829 r  i_pong_fsm/FsmState2_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           0.644    12.473    i_pong_fsm/FsmState25_in
    SLICE_X83Y64         LUT4 (Prop_lut4_I1_O)        0.399    12.872 f  i_pong_fsm/HighscorexDP[3]_i_7/O
                         net (fo=4, routed)           0.758    13.629    i_pong_fsm/HighscorexDP[3]_i_7_n_0
    SLICE_X88Y64         LUT5 (Prop_lut5_I4_O)        0.352    13.981 r  i_pong_fsm/HighscorexDP[3]_i_6/O
                         net (fo=3, routed)           0.594    14.575    i_pong_fsm/HighscorexDP[3]_i_6_n_0
    SLICE_X89Y64         LUT6 (Prop_lut6_I5_O)        0.326    14.901 r  i_pong_fsm/HighscorexDP[3]_i_1/O
                         net (fo=4, routed)           0.332    15.233    i_pong_fsm/HighscorexDP[3]_i_1_n_0
    SLICE_X89Y65         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         1.540    19.602    i_pong_fsm/clk_out1
    SLICE_X89Y65         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[1]/C
                         clock pessimism              0.516    20.118    
                         clock uncertainty           -0.070    20.048    
    SLICE_X89Y65         FDCE (Setup_fdce_C_CE)      -0.205    19.843    i_pong_fsm/HighscorexDP_reg[1]
  -------------------------------------------------------------------
                         required time                         19.843    
                         arrival time                         -15.233    
  -------------------------------------------------------------------
                         slack                                  4.610    

Slack (MET) :             4.610ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.320ns  (logic 3.483ns (41.862%)  route 4.837ns (58.138%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.268ns = ( 19.602 - 13.333 ) 
    Source Clock Delay      (SCD):    6.913ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         1.782     6.913    i_pong_fsm/clk_out1
    SLICE_X91Y52         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y52         FDPE (Prop_fdpe_C_Q)         0.456     7.369 r  i_pong_fsm/PlateXxDP_reg[3]/Q
                         net (fo=27, routed)          1.782     9.150    i_pong_fsm/PlateXxDP_reg[11]_0[3]
    SLICE_X82Y59         LUT4 (Prop_lut4_I0_O)        0.124     9.274 r  i_pong_fsm/ARG_carry_i_5/O
                         net (fo=1, routed)           0.000     9.274    i_pong_fsm/ARG_carry_i_5_n_0
    SLICE_X82Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.650 r  i_pong_fsm/ARG_carry/CO[3]
                         net (fo=1, routed)           0.000     9.650    i_pong_fsm/ARG_carry_n_0
    SLICE_X82Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.973 f  i_pong_fsm/ARG_carry__0/O[1]
                         net (fo=4, routed)           0.729    10.702    i_pong_fsm/RESIZE[5]
    SLICE_X81Y62         LUT2 (Prop_lut2_I1_O)        0.306    11.008 r  i_pong_fsm/i__carry_i_8/O
                         net (fo=1, routed)           0.000    11.008    i_pong_fsm/i__carry_i_8_n_0
    SLICE_X81Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.558 r  i_pong_fsm/FsmState2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.558    i_pong_fsm/FsmState2_inferred__0/i__carry_n_0
    SLICE_X81Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.829 r  i_pong_fsm/FsmState2_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           0.644    12.473    i_pong_fsm/FsmState25_in
    SLICE_X83Y64         LUT4 (Prop_lut4_I1_O)        0.399    12.872 f  i_pong_fsm/HighscorexDP[3]_i_7/O
                         net (fo=4, routed)           0.758    13.629    i_pong_fsm/HighscorexDP[3]_i_7_n_0
    SLICE_X88Y64         LUT5 (Prop_lut5_I4_O)        0.352    13.981 r  i_pong_fsm/HighscorexDP[3]_i_6/O
                         net (fo=3, routed)           0.594    14.575    i_pong_fsm/HighscorexDP[3]_i_6_n_0
    SLICE_X89Y64         LUT6 (Prop_lut6_I5_O)        0.326    14.901 r  i_pong_fsm/HighscorexDP[3]_i_1/O
                         net (fo=4, routed)           0.332    15.233    i_pong_fsm/HighscorexDP[3]_i_1_n_0
    SLICE_X89Y65         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         1.540    19.602    i_pong_fsm/clk_out1
    SLICE_X89Y65         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[2]/C
                         clock pessimism              0.516    20.118    
                         clock uncertainty           -0.070    20.048    
    SLICE_X89Y65         FDCE (Setup_fdce_C_CE)      -0.205    19.843    i_pong_fsm/HighscorexDP_reg[2]
  -------------------------------------------------------------------
                         required time                         19.843    
                         arrival time                         -15.233    
  -------------------------------------------------------------------
                         slack                                  4.610    

Slack (MET) :             4.610ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.320ns  (logic 3.483ns (41.862%)  route 4.837ns (58.138%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.268ns = ( 19.602 - 13.333 ) 
    Source Clock Delay      (SCD):    6.913ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         1.782     6.913    i_pong_fsm/clk_out1
    SLICE_X91Y52         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y52         FDPE (Prop_fdpe_C_Q)         0.456     7.369 r  i_pong_fsm/PlateXxDP_reg[3]/Q
                         net (fo=27, routed)          1.782     9.150    i_pong_fsm/PlateXxDP_reg[11]_0[3]
    SLICE_X82Y59         LUT4 (Prop_lut4_I0_O)        0.124     9.274 r  i_pong_fsm/ARG_carry_i_5/O
                         net (fo=1, routed)           0.000     9.274    i_pong_fsm/ARG_carry_i_5_n_0
    SLICE_X82Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.650 r  i_pong_fsm/ARG_carry/CO[3]
                         net (fo=1, routed)           0.000     9.650    i_pong_fsm/ARG_carry_n_0
    SLICE_X82Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.973 f  i_pong_fsm/ARG_carry__0/O[1]
                         net (fo=4, routed)           0.729    10.702    i_pong_fsm/RESIZE[5]
    SLICE_X81Y62         LUT2 (Prop_lut2_I1_O)        0.306    11.008 r  i_pong_fsm/i__carry_i_8/O
                         net (fo=1, routed)           0.000    11.008    i_pong_fsm/i__carry_i_8_n_0
    SLICE_X81Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.558 r  i_pong_fsm/FsmState2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.558    i_pong_fsm/FsmState2_inferred__0/i__carry_n_0
    SLICE_X81Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.829 r  i_pong_fsm/FsmState2_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           0.644    12.473    i_pong_fsm/FsmState25_in
    SLICE_X83Y64         LUT4 (Prop_lut4_I1_O)        0.399    12.872 f  i_pong_fsm/HighscorexDP[3]_i_7/O
                         net (fo=4, routed)           0.758    13.629    i_pong_fsm/HighscorexDP[3]_i_7_n_0
    SLICE_X88Y64         LUT5 (Prop_lut5_I4_O)        0.352    13.981 r  i_pong_fsm/HighscorexDP[3]_i_6/O
                         net (fo=3, routed)           0.594    14.575    i_pong_fsm/HighscorexDP[3]_i_6_n_0
    SLICE_X89Y64         LUT6 (Prop_lut6_I5_O)        0.326    14.901 r  i_pong_fsm/HighscorexDP[3]_i_1/O
                         net (fo=4, routed)           0.332    15.233    i_pong_fsm/HighscorexDP[3]_i_1_n_0
    SLICE_X89Y65         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         1.540    19.602    i_pong_fsm/clk_out1
    SLICE_X89Y65         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[3]/C
                         clock pessimism              0.516    20.118    
                         clock uncertainty           -0.070    20.048    
    SLICE_X89Y65         FDCE (Setup_fdce_C_CE)      -0.205    19.843    i_pong_fsm/HighscorexDP_reg[3]
  -------------------------------------------------------------------
                         required time                         19.843    
                         arrival time                         -15.233    
  -------------------------------------------------------------------
                         slack                                  4.610    

Slack (MET) :             4.957ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/BallsxDP_reg[2][BallXSpeed][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.209ns  (logic 3.483ns (42.429%)  route 4.726ns (57.571%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.269ns = ( 19.603 - 13.333 ) 
    Source Clock Delay      (SCD):    6.913ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         1.782     6.913    i_pong_fsm/clk_out1
    SLICE_X91Y52         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y52         FDPE (Prop_fdpe_C_Q)         0.456     7.369 r  i_pong_fsm/PlateXxDP_reg[3]/Q
                         net (fo=27, routed)          1.782     9.150    i_pong_fsm/PlateXxDP_reg[11]_0[3]
    SLICE_X82Y59         LUT4 (Prop_lut4_I0_O)        0.124     9.274 r  i_pong_fsm/ARG_carry_i_5/O
                         net (fo=1, routed)           0.000     9.274    i_pong_fsm/ARG_carry_i_5_n_0
    SLICE_X82Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.650 r  i_pong_fsm/ARG_carry/CO[3]
                         net (fo=1, routed)           0.000     9.650    i_pong_fsm/ARG_carry_n_0
    SLICE_X82Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.973 f  i_pong_fsm/ARG_carry__0/O[1]
                         net (fo=4, routed)           0.729    10.702    i_pong_fsm/RESIZE[5]
    SLICE_X81Y62         LUT2 (Prop_lut2_I1_O)        0.306    11.008 r  i_pong_fsm/i__carry_i_8/O
                         net (fo=1, routed)           0.000    11.008    i_pong_fsm/i__carry_i_8_n_0
    SLICE_X81Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.558 r  i_pong_fsm/FsmState2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.558    i_pong_fsm/FsmState2_inferred__0/i__carry_n_0
    SLICE_X81Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.829 r  i_pong_fsm/FsmState2_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           0.644    12.473    i_pong_fsm/FsmState25_in
    SLICE_X83Y64         LUT4 (Prop_lut4_I1_O)        0.399    12.872 f  i_pong_fsm/HighscorexDP[3]_i_7/O
                         net (fo=4, routed)           0.758    13.629    i_pong_fsm/HighscorexDP[3]_i_7_n_0
    SLICE_X88Y64         LUT5 (Prop_lut5_I4_O)        0.352    13.981 r  i_pong_fsm/HighscorexDP[3]_i_6/O
                         net (fo=3, routed)           0.814    14.796    i_pong_fsm/HighscorexDP[3]_i_6_n_0
    SLICE_X84Y64         LUT6 (Prop_lut6_I1_O)        0.326    15.122 r  i_pong_fsm/BallsxDP[2][BallXSpeed][0]_i_1/O
                         net (fo=1, routed)           0.000    15.122    i_pong_fsm/BallsxDP[2][BallXSpeed][0]_i_1_n_0
    SLICE_X84Y64         FDCE                                         r  i_pong_fsm/BallsxDP_reg[2][BallXSpeed][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         1.541    19.603    i_pong_fsm/clk_out1
    SLICE_X84Y64         FDCE                                         r  i_pong_fsm/BallsxDP_reg[2][BallXSpeed][0]/C
                         clock pessimism              0.516    20.119    
                         clock uncertainty           -0.070    20.049    
    SLICE_X84Y64         FDCE (Setup_fdce_C_D)        0.029    20.078    i_pong_fsm/BallsxDP_reg[2][BallXSpeed][0]
  -------------------------------------------------------------------
                         required time                         20.078    
                         arrival time                         -15.122    
  -------------------------------------------------------------------
                         slack                                  4.957    

Slack (MET) :             4.987ns  (required time - arrival time)
  Source:                 i_pong_fsm/BallsxDP_reg[0][BallY][1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/BluexDP_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.197ns  (logic 2.847ns (34.733%)  route 5.350ns (65.267%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.351ns = ( 19.684 - 13.333 ) 
    Source Clock Delay      (SCD):    6.910ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         1.779     6.910    i_pong_fsm/clk_out1
    SLICE_X90Y60         FDPE                                         r  i_pong_fsm/BallsxDP_reg[0][BallY][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y60         FDPE (Prop_fdpe_C_Q)         0.478     7.388 f  i_pong_fsm/BallsxDP_reg[0][BallY][1]/Q
                         net (fo=7, routed)           1.169     8.556    i_pong_fsm/BallsxDP_reg[0][BallY][11]_0[1]
    SLICE_X92Y65         LUT1 (Prop_lut1_I0_O)        0.301     8.857 r  i_pong_fsm/i___0_carry_i_2/O
                         net (fo=1, routed)           0.000     8.857    i_pong_fsm/i___0_carry_i_2_n_0
    SLICE_X92Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.390 r  i_pong_fsm/BallOut_BallY_out_inferred__1/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.390    i_pong_fsm/BallOut_BallY_out_inferred__1/i___0_carry_n_0
    SLICE_X92Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.507 r  i_pong_fsm/BallOut_BallY_out_inferred__1/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.507    i_pong_fsm/BallOut_BallY_out_inferred__1/i___0_carry__0_n_0
    SLICE_X92Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.726 r  i_pong_fsm/BallOut_BallY_out_inferred__1/i___0_carry__1/O[0]
                         net (fo=1, routed)           0.474    10.200    i_vga_controller/RedxDP_reg[3]_i_55_0[0]
    SLICE_X91Y67         LUT2 (Prop_lut2_I1_O)        0.295    10.495 r  i_vga_controller/RedxDP[3]_i_126/O
                         net (fo=1, routed)           0.000    10.495    i_vga_controller/RedxDP[3]_i_126_n_0
    SLICE_X91Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.027 f  i_vga_controller/RedxDP_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           1.408    12.435    i_vga_controller/RedxDP_reg[3]_i_55_n_0
    SLICE_X89Y64         LUT5 (Prop_lut5_I0_O)        0.124    12.559 r  i_vga_controller/RedxDP[3]_i_17/O
                         net (fo=1, routed)           0.351    12.910    i_vga_controller/RedxDP[3]_i_17_n_0
    SLICE_X88Y64         LUT6 (Prop_lut6_I5_O)        0.124    13.034 r  i_vga_controller/RedxDP[3]_i_4/O
                         net (fo=12, routed)          1.949    14.982    i_vga_controller/RedxDP[3]_i_4_n_0
    SLICE_X90Y46         LUT5 (Prop_lut5_I2_O)        0.124    15.106 r  i_vga_controller/BluexDP[2]_i_1/O
                         net (fo=1, routed)           0.000    15.106    i_vga_controller/BluexDN[2]
    SLICE_X90Y46         FDCE                                         r  i_vga_controller/BluexDP_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         1.622    19.684    i_vga_controller/CLK
    SLICE_X90Y46         FDCE                                         r  i_vga_controller/BluexDP_reg[2]/C
                         clock pessimism              0.402    20.086    
                         clock uncertainty           -0.070    20.017    
    SLICE_X90Y46         FDCE (Setup_fdce_C_D)        0.077    20.094    i_vga_controller/BluexDP_reg[2]
  -------------------------------------------------------------------
                         required time                         20.094    
                         arrival time                         -15.106    
  -------------------------------------------------------------------
                         slack                                  4.987    

Slack (MET) :             5.055ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/FsmStatexDP_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.220ns  (logic 3.216ns (39.123%)  route 5.004ns (60.877%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.331ns = ( 19.665 - 13.333 ) 
    Source Clock Delay      (SCD):    6.913ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         1.782     6.913    i_pong_fsm/clk_out1
    SLICE_X91Y52         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y52         FDPE (Prop_fdpe_C_Q)         0.456     7.369 r  i_pong_fsm/PlateXxDP_reg[3]/Q
                         net (fo=27, routed)          2.006     9.375    i_pong_fsm/PlateXxDP_reg[11]_0[3]
    SLICE_X87Y62         LUT4 (Prop_lut4_I0_O)        0.124     9.499 r  i_pong_fsm/i__carry_i_5__10/O
                         net (fo=1, routed)           0.000     9.499    i_pong_fsm/i__carry_i_5__10_n_0
    SLICE_X87Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.900 r  i_pong_fsm/ARG_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.900    i_pong_fsm/ARG_inferred__3/i__carry_n_0
    SLICE_X87Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.234 f  i_pong_fsm/ARG_inferred__3/i__carry__0/O[1]
                         net (fo=4, routed)           0.681    10.915    i_pong_fsm/ARG_inferred__3/i__carry__0_n_6
    SLICE_X86Y63         LUT2 (Prop_lut2_I1_O)        0.303    11.218 r  i_pong_fsm/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000    11.218    i_pong_fsm/i__carry_i_8__1_n_0
    SLICE_X86Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.751 r  i_pong_fsm/FsmState2_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.751    i_pong_fsm/FsmState2_inferred__4/i__carry_n_0
    SLICE_X86Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.005 f  i_pong_fsm/FsmState2_inferred__4/i__carry__0/CO[0]
                         net (fo=2, routed)           0.553    12.558    i_pong_fsm/FsmState216_in
    SLICE_X85Y65         LUT3 (Prop_lut3_I1_O)        0.361    12.919 r  i_pong_fsm/FsmStatexDP[1]_i_3/O
                         net (fo=3, routed)           1.147    14.066    i_pong_fsm/FsmStatexDP[1]_i_3_n_0
    SLICE_X93Y63         LUT6 (Prop_lut6_I0_O)        0.326    14.392 r  i_pong_fsm/FsmStatexDP[0]_i_2/O
                         net (fo=1, routed)           0.617    15.009    i_pong_fsm/FsmStatexDP[0]_i_2_n_0
    SLICE_X94Y63         LUT4 (Prop_lut4_I1_O)        0.124    15.133 r  i_pong_fsm/FsmStatexDP[0]_i_1/O
                         net (fo=1, routed)           0.000    15.133    i_pong_fsm/FsmStatexDP[0]_i_1_n_0
    SLICE_X94Y63         FDCE                                         r  i_pong_fsm/FsmStatexDP_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         1.603    19.665    i_pong_fsm/clk_out1
    SLICE_X94Y63         FDCE                                         r  i_pong_fsm/FsmStatexDP_reg[0]/C
                         clock pessimism              0.516    20.181    
                         clock uncertainty           -0.070    20.111    
    SLICE_X94Y63         FDCE (Setup_fdce_C_D)        0.077    20.188    i_pong_fsm/FsmStatexDP_reg[0]
  -------------------------------------------------------------------
                         required time                         20.188    
                         arrival time                         -15.133    
  -------------------------------------------------------------------
                         slack                                  5.055    

Slack (MET) :             5.068ns  (required time - arrival time)
  Source:                 i_pong_fsm/BallsxDP_reg[0][BallY][1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/GreenxDP_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.071ns  (logic 2.847ns (35.275%)  route 5.224ns (64.725%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.352ns = ( 19.685 - 13.333 ) 
    Source Clock Delay      (SCD):    6.910ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         1.779     6.910    i_pong_fsm/clk_out1
    SLICE_X90Y60         FDPE                                         r  i_pong_fsm/BallsxDP_reg[0][BallY][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y60         FDPE (Prop_fdpe_C_Q)         0.478     7.388 f  i_pong_fsm/BallsxDP_reg[0][BallY][1]/Q
                         net (fo=7, routed)           1.169     8.556    i_pong_fsm/BallsxDP_reg[0][BallY][11]_0[1]
    SLICE_X92Y65         LUT1 (Prop_lut1_I0_O)        0.301     8.857 r  i_pong_fsm/i___0_carry_i_2/O
                         net (fo=1, routed)           0.000     8.857    i_pong_fsm/i___0_carry_i_2_n_0
    SLICE_X92Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.390 r  i_pong_fsm/BallOut_BallY_out_inferred__1/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.390    i_pong_fsm/BallOut_BallY_out_inferred__1/i___0_carry_n_0
    SLICE_X92Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.507 r  i_pong_fsm/BallOut_BallY_out_inferred__1/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.507    i_pong_fsm/BallOut_BallY_out_inferred__1/i___0_carry__0_n_0
    SLICE_X92Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.726 r  i_pong_fsm/BallOut_BallY_out_inferred__1/i___0_carry__1/O[0]
                         net (fo=1, routed)           0.474    10.200    i_vga_controller/RedxDP_reg[3]_i_55_0[0]
    SLICE_X91Y67         LUT2 (Prop_lut2_I1_O)        0.295    10.495 r  i_vga_controller/RedxDP[3]_i_126/O
                         net (fo=1, routed)           0.000    10.495    i_vga_controller/RedxDP[3]_i_126_n_0
    SLICE_X91Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.027 f  i_vga_controller/RedxDP_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           1.408    12.435    i_vga_controller/RedxDP_reg[3]_i_55_n_0
    SLICE_X89Y64         LUT5 (Prop_lut5_I0_O)        0.124    12.559 r  i_vga_controller/RedxDP[3]_i_17/O
                         net (fo=1, routed)           0.351    12.910    i_vga_controller/RedxDP[3]_i_17_n_0
    SLICE_X88Y64         LUT6 (Prop_lut6_I5_O)        0.124    13.034 r  i_vga_controller/RedxDP[3]_i_4/O
                         net (fo=12, routed)          1.823    14.856    i_vga_controller/RedxDP[3]_i_4_n_0
    SLICE_X91Y48         LUT5 (Prop_lut5_I2_O)        0.124    14.980 r  i_vga_controller/GreenxDP[1]_i_1/O
                         net (fo=1, routed)           0.000    14.980    i_vga_controller/GreenxDN[1]
    SLICE_X91Y48         FDCE                                         r  i_vga_controller/GreenxDP_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         1.623    19.685    i_vga_controller/CLK
    SLICE_X91Y48         FDCE                                         r  i_vga_controller/GreenxDP_reg[1]/C
                         clock pessimism              0.402    20.087    
                         clock uncertainty           -0.070    20.018    
    SLICE_X91Y48         FDCE (Setup_fdce_C_D)        0.031    20.049    i_vga_controller/GreenxDP_reg[1]
  -------------------------------------------------------------------
                         required time                         20.049    
                         arrival time                         -14.980    
  -------------------------------------------------------------------
                         slack                                  5.068    

Slack (MET) :             5.068ns  (required time - arrival time)
  Source:                 i_pong_fsm/BallsxDP_reg[0][BallY][1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/BluexDP_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.069ns  (logic 2.847ns (35.284%)  route 5.222ns (64.716%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.352ns = ( 19.685 - 13.333 ) 
    Source Clock Delay      (SCD):    6.910ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         1.779     6.910    i_pong_fsm/clk_out1
    SLICE_X90Y60         FDPE                                         r  i_pong_fsm/BallsxDP_reg[0][BallY][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y60         FDPE (Prop_fdpe_C_Q)         0.478     7.388 f  i_pong_fsm/BallsxDP_reg[0][BallY][1]/Q
                         net (fo=7, routed)           1.169     8.556    i_pong_fsm/BallsxDP_reg[0][BallY][11]_0[1]
    SLICE_X92Y65         LUT1 (Prop_lut1_I0_O)        0.301     8.857 r  i_pong_fsm/i___0_carry_i_2/O
                         net (fo=1, routed)           0.000     8.857    i_pong_fsm/i___0_carry_i_2_n_0
    SLICE_X92Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.390 r  i_pong_fsm/BallOut_BallY_out_inferred__1/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.390    i_pong_fsm/BallOut_BallY_out_inferred__1/i___0_carry_n_0
    SLICE_X92Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.507 r  i_pong_fsm/BallOut_BallY_out_inferred__1/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.507    i_pong_fsm/BallOut_BallY_out_inferred__1/i___0_carry__0_n_0
    SLICE_X92Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.726 r  i_pong_fsm/BallOut_BallY_out_inferred__1/i___0_carry__1/O[0]
                         net (fo=1, routed)           0.474    10.200    i_vga_controller/RedxDP_reg[3]_i_55_0[0]
    SLICE_X91Y67         LUT2 (Prop_lut2_I1_O)        0.295    10.495 r  i_vga_controller/RedxDP[3]_i_126/O
                         net (fo=1, routed)           0.000    10.495    i_vga_controller/RedxDP[3]_i_126_n_0
    SLICE_X91Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.027 f  i_vga_controller/RedxDP_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           1.408    12.435    i_vga_controller/RedxDP_reg[3]_i_55_n_0
    SLICE_X89Y64         LUT5 (Prop_lut5_I0_O)        0.124    12.559 r  i_vga_controller/RedxDP[3]_i_17/O
                         net (fo=1, routed)           0.351    12.910    i_vga_controller/RedxDP[3]_i_17_n_0
    SLICE_X88Y64         LUT6 (Prop_lut6_I5_O)        0.124    13.034 r  i_vga_controller/RedxDP[3]_i_4/O
                         net (fo=12, routed)          1.821    14.854    i_vga_controller/RedxDP[3]_i_4_n_0
    SLICE_X91Y48         LUT5 (Prop_lut5_I2_O)        0.124    14.978 r  i_vga_controller/BluexDP[3]_i_1/O
                         net (fo=1, routed)           0.000    14.978    i_vga_controller/BluexDN[3]
    SLICE_X91Y48         FDCE                                         r  i_vga_controller/BluexDP_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         1.623    19.685    i_vga_controller/CLK
    SLICE_X91Y48         FDCE                                         r  i_vga_controller/BluexDP_reg[3]/C
                         clock pessimism              0.402    20.087    
                         clock uncertainty           -0.070    20.018    
    SLICE_X91Y48         FDCE (Setup_fdce_C_D)        0.029    20.047    i_vga_controller/BluexDP_reg[3]
  -------------------------------------------------------------------
                         required time                         20.047    
                         arrival time                         -14.978    
  -------------------------------------------------------------------
                         slack                                  5.068    

Slack (MET) :             5.189ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/BallsxDP_reg[0][BallYSpeed][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.844ns  (logic 3.056ns (38.958%)  route 4.788ns (61.042%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.329ns = ( 19.663 - 13.333 ) 
    Source Clock Delay      (SCD):    6.853ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         1.722     6.853    i_pong_fsm/clk_out1
    SLICE_X88Y53         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y53         FDPE (Prop_fdpe_C_Q)         0.456     7.309 r  i_pong_fsm/PlateXxDP_reg[2]/Q
                         net (fo=20, routed)          1.302     8.611    i_pong_fsm/PlateXxDP_reg[11]_0[2]
    SLICE_X90Y56         LUT4 (Prop_lut4_I2_O)        0.124     8.735 r  i_pong_fsm/i__carry_i_4__14/O
                         net (fo=1, routed)           0.000     8.735    i_pong_fsm/i__carry_i_4__14_n_0
    SLICE_X90Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.111 r  i_pong_fsm/ARG_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.111    i_pong_fsm/ARG_inferred__1/i__carry_n_0
    SLICE_X90Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.434 f  i_pong_fsm/ARG_inferred__1/i__carry__0/O[1]
                         net (fo=4, routed)           0.751    10.185    i_pong_fsm/ARG_inferred__1/i__carry__0_n_6
    SLICE_X93Y57         LUT2 (Prop_lut2_I1_O)        0.306    10.491 r  i_pong_fsm/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000    10.491    i_pong_fsm/i__carry_i_8__0_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.041 r  i_pong_fsm/FsmState2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.041    i_pong_fsm/FsmState2_inferred__2/i__carry_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.312 r  i_pong_fsm/FsmState2_inferred__2/i__carry__0/CO[0]
                         net (fo=4, routed)           1.026    12.338    i_pong_fsm/FsmState228_in
    SLICE_X91Y63         LUT4 (Prop_lut4_I1_O)        0.373    12.711 f  i_pong_fsm/HighscorexDP[3]_i_5/O
                         net (fo=5, routed)           0.326    13.036    i_pong_fsm/HighscorexDP[3]_i_5_n_0
    SLICE_X90Y64         LUT6 (Prop_lut6_I0_O)        0.124    13.160 r  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2/O
                         net (fo=2, routed)           0.860    14.020    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2_n_0
    SLICE_X90Y62         LUT5 (Prop_lut5_I3_O)        0.153    14.173 r  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_1/O
                         net (fo=1, routed)           0.524    14.697    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_1_n_0
    SLICE_X90Y62         FDCE                                         r  i_pong_fsm/BallsxDP_reg[0][BallYSpeed][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         1.601    19.663    i_pong_fsm/clk_out1
    SLICE_X90Y62         FDCE                                         r  i_pong_fsm/BallsxDP_reg[0][BallYSpeed][1]/C
                         clock pessimism              0.516    20.179    
                         clock uncertainty           -0.070    20.109    
    SLICE_X90Y62         FDCE (Setup_fdce_C_D)       -0.223    19.886    i_pong_fsm/BallsxDP_reg[0][BallYSpeed][1]
  -------------------------------------------------------------------
                         required time                         19.886    
                         arrival time                         -14.697    
  -------------------------------------------------------------------
                         slack                                  5.189    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 i_vga_controller/XCoordxDP_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.168%)  route 0.326ns (69.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    2.015ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         0.584     2.015    i_vga_controller/CLK
    SLICE_X84Y50         FDCE                                         r  i_vga_controller/XCoordxDP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y50         FDCE (Prop_fdce_C_Q)         0.141     2.156 r  i_vga_controller/XCoordxDP_reg[4]/Q
                         net (fo=37, routed)          0.326     2.483    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[2]
    RAMB36_X4Y10         RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         0.919     2.640    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X4Y10         RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.523     2.117    
    RAMB36_X4Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183     2.300    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                           2.483    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 i_vga_controller/XCoordxDP_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.165%)  route 0.326ns (69.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    2.015ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         0.584     2.015    i_vga_controller/CLK
    SLICE_X84Y50         FDCE                                         r  i_vga_controller/XCoordxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y50         FDCE (Prop_fdce_C_Q)         0.141     2.156 r  i_vga_controller/XCoordxDP_reg[3]/Q
                         net (fo=37, routed)          0.326     2.483    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[1]
    RAMB36_X4Y10         RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         0.919     2.640    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X4Y10         RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.523     2.117    
    RAMB36_X4Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.183     2.300    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                           2.483    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 i_vga_controller/XCoordxDP_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.899%)  route 0.331ns (70.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    2.015ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         0.584     2.015    i_vga_controller/CLK
    SLICE_X84Y50         FDCE                                         r  i_vga_controller/XCoordxDP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y50         FDCE (Prop_fdce_C_Q)         0.141     2.156 r  i_vga_controller/XCoordxDP_reg[2]/Q
                         net (fo=37, routed)          0.331     2.487    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[0]
    RAMB36_X4Y10         RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         0.919     2.640    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X4Y10         RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.523     2.117    
    RAMB36_X4Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                      0.183     2.300    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                           2.487    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 i_vga_controller/VCntxDP_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VSEdgexSN_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.226ns (62.366%)  route 0.136ns (37.634%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.572ns
    Source Clock Delay      (SCD):    2.014ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         0.583     2.014    i_vga_controller/CLK
    SLICE_X80Y53         FDCE                                         r  i_vga_controller/VCntxDP_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y53         FDCE (Prop_fdce_C_Q)         0.128     2.142 f  i_vga_controller/VCntxDP_reg[5]/Q
                         net (fo=6, routed)           0.136     2.279    i_vga_controller/VCntxDP_reg_n_0_[5]
    SLICE_X83Y53         LUT6 (Prop_lut6_I1_O)        0.098     2.377 r  i_vga_controller/VSEdgexSN_i_1/O
                         net (fo=1, routed)           0.000     2.377    i_vga_controller/VSEdgexSN
    SLICE_X83Y53         FDCE                                         r  i_vga_controller/VSEdgexSN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         0.852     2.572    i_vga_controller/CLK
    SLICE_X83Y53         FDCE                                         r  i_vga_controller/VSEdgexSN_reg/C
                         clock pessimism             -0.523     2.049    
    SLICE_X83Y53         FDCE (Hold_fdce_C_D)         0.091     2.140    i_vga_controller/VSEdgexSN_reg
  -------------------------------------------------------------------
                         required time                         -2.140    
                         arrival time                           2.377    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 i_vga_controller/VCntxDP_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VSyncxDP_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.777%)  route 0.180ns (49.223%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.572ns
    Source Clock Delay      (SCD):    2.014ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         0.583     2.014    i_vga_controller/CLK
    SLICE_X80Y53         FDCE                                         r  i_vga_controller/VCntxDP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y53         FDCE (Prop_fdce_C_Q)         0.141     2.155 r  i_vga_controller/VCntxDP_reg[2]/Q
                         net (fo=7, routed)           0.180     2.335    i_vga_controller/VCntxDP_reg_n_0_[2]
    SLICE_X83Y54         LUT6 (Prop_lut6_I3_O)        0.045     2.380 r  i_vga_controller/VSyncxDP_i_1/O
                         net (fo=1, routed)           0.000     2.380    i_vga_controller/VSyncxDP_i_1_n_0
    SLICE_X83Y54         FDCE                                         r  i_vga_controller/VSyncxDP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         0.852     2.572    i_vga_controller/CLK
    SLICE_X83Y54         FDCE                                         r  i_vga_controller/VSyncxDP_reg/C
                         clock pessimism             -0.523     2.049    
    SLICE_X83Y54         FDCE (Hold_fdce_C_D)         0.091     2.140    i_vga_controller/VSyncxDP_reg
  -------------------------------------------------------------------
                         required time                         -2.140    
                         arrival time                           2.380    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 i_pong_fsm/BallsxDP_reg[2][BallYSpeed][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/BallsxDP_reg[2][BallYSpeed][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.566ns
    Source Clock Delay      (SCD):    2.010ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         0.579     2.010    i_pong_fsm/clk_out1
    SLICE_X81Y65         FDCE                                         r  i_pong_fsm/BallsxDP_reg[2][BallYSpeed][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y65         FDCE (Prop_fdce_C_Q)         0.141     2.151 r  i_pong_fsm/BallsxDP_reg[2][BallYSpeed][0]/Q
                         net (fo=3, routed)           0.167     2.318    i_pong_fsm/BallsxDP_reg[2][BallYSpeed_n_0_][0]
    SLICE_X81Y65         LUT4 (Prop_lut4_I0_O)        0.042     2.360 r  i_pong_fsm/BallsxDP[2][BallYSpeed][1]_i_1/O
                         net (fo=1, routed)           0.000     2.360    i_pong_fsm/BallsxDP[2][BallYSpeed][1]_i_1_n_0
    SLICE_X81Y65         FDCE                                         r  i_pong_fsm/BallsxDP_reg[2][BallYSpeed][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         0.846     2.566    i_pong_fsm/clk_out1
    SLICE_X81Y65         FDCE                                         r  i_pong_fsm/BallsxDP_reg[2][BallYSpeed][1]/C
                         clock pessimism             -0.556     2.010    
    SLICE_X81Y65         FDCE (Hold_fdce_C_D)         0.107     2.117    i_pong_fsm/BallsxDP_reg[2][BallYSpeed][1]
  -------------------------------------------------------------------
                         required time                         -2.117    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 i_vga_controller/VCntxDP_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/YCoordxDP_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.252ns (60.476%)  route 0.165ns (39.524%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.572ns
    Source Clock Delay      (SCD):    2.014ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         0.583     2.014    i_vga_controller/CLK
    SLICE_X80Y55         FDCE                                         r  i_vga_controller/VCntxDP_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y55         FDCE (Prop_fdce_C_Q)         0.141     2.155 f  i_vga_controller/VCntxDP_reg[10]/Q
                         net (fo=6, routed)           0.165     2.320    i_vga_controller/VCntxDP_reg_n_0_[10]
    SLICE_X82Y55         LUT1 (Prop_lut1_I0_O)        0.045     2.365 r  i_vga_controller/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     2.365    i_vga_controller/i__carry__1_i_2_n_0
    SLICE_X82Y55         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.431 r  i_vga_controller/minusOp_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.000     2.431    i_vga_controller/minusOp_inferred__0/i__carry__1_n_6
    SLICE_X82Y55         FDCE                                         r  i_vga_controller/YCoordxDP_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         0.852     2.572    i_vga_controller/CLK
    SLICE_X82Y55         FDCE                                         r  i_vga_controller/YCoordxDP_reg[10]/C
                         clock pessimism             -0.523     2.049    
    SLICE_X82Y55         FDCE (Hold_fdce_C_D)         0.134     2.183    i_vga_controller/YCoordxDP_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.183    
                         arrival time                           2.431    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 i_pong_fsm/HighscorexDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.666%)  route 0.154ns (45.334%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.567ns
    Source Clock Delay      (SCD):    2.010ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         0.579     2.010    i_pong_fsm/clk_out1
    SLICE_X89Y65         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y65         FDCE (Prop_fdce_C_Q)         0.141     2.151 r  i_pong_fsm/HighscorexDP_reg[1]/Q
                         net (fo=4, routed)           0.154     2.305    i_pong_fsm/HighscorexDP[1]
    SLICE_X89Y65         LUT6 (Prop_lut6_I1_O)        0.045     2.350 r  i_pong_fsm/HighscorexDP[3]_i_2/O
                         net (fo=1, routed)           0.000     2.350    i_pong_fsm/HighscorexDN[3]
    SLICE_X89Y65         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         0.847     2.567    i_pong_fsm/clk_out1
    SLICE_X89Y65         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[3]/C
                         clock pessimism             -0.557     2.010    
    SLICE_X89Y65         FDCE (Hold_fdce_C_D)         0.092     2.102    i_pong_fsm/HighscorexDP_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.102    
                         arrival time                           2.350    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 i_pong_fsm/BallsxDP_reg[2][IsActive][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/BallsxDP_reg[2][IsActive][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.568%)  route 0.155ns (45.432%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.566ns
    Source Clock Delay      (SCD):    2.010ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         0.579     2.010    i_pong_fsm/clk_out1
    SLICE_X85Y65         FDCE                                         r  i_pong_fsm/BallsxDP_reg[2][IsActive][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y65         FDCE (Prop_fdce_C_Q)         0.141     2.151 r  i_pong_fsm/BallsxDP_reg[2][IsActive][0]/Q
                         net (fo=2, routed)           0.155     2.306    i_pong_fsm/BallsxD[2][IsActive][0]
    SLICE_X85Y65         LUT3 (Prop_lut3_I2_O)        0.045     2.351 r  i_pong_fsm/BallsxDP[2][IsActive][0]_i_1/O
                         net (fo=1, routed)           0.000     2.351    i_pong_fsm/BallsxDP[2][IsActive][0]_i_1_n_0
    SLICE_X85Y65         FDCE                                         r  i_pong_fsm/BallsxDP_reg[2][IsActive][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         0.846     2.566    i_pong_fsm/clk_out1
    SLICE_X85Y65         FDCE                                         r  i_pong_fsm/BallsxDP_reg[2][IsActive][0]/C
                         clock pessimism             -0.556     2.010    
    SLICE_X85Y65         FDCE (Hold_fdce_C_D)         0.092     2.102    i_pong_fsm/BallsxDP_reg[2][IsActive][0]
  -------------------------------------------------------------------
                         required time                         -2.102    
                         arrival time                           2.351    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 i_pong_fsm/BallsxDP_reg[1][BallYSpeed][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/BallsxDP_reg[1][BallYSpeed][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.567ns
    Source Clock Delay      (SCD):    2.010ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         0.579     2.010    i_pong_fsm/clk_out1
    SLICE_X86Y65         FDCE                                         r  i_pong_fsm/BallsxDP_reg[1][BallYSpeed][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y65         FDCE (Prop_fdce_C_Q)         0.164     2.174 r  i_pong_fsm/BallsxDP_reg[1][BallYSpeed][0]/Q
                         net (fo=3, routed)           0.175     2.349    i_pong_fsm/BallsxDP_reg[1][BallYSpeed_n_0_][0]
    SLICE_X86Y65         LUT5 (Prop_lut5_I2_O)        0.043     2.392 r  i_pong_fsm/BallsxDP[1][BallYSpeed][1]_i_1/O
                         net (fo=1, routed)           0.000     2.392    i_pong_fsm/BallsxDP[1][BallYSpeed][1]_i_1_n_0
    SLICE_X86Y65         FDCE                                         r  i_pong_fsm/BallsxDP_reg[1][BallYSpeed][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         0.847     2.567    i_pong_fsm/clk_out1
    SLICE_X86Y65         FDCE                                         r  i_pong_fsm/BallsxDP_reg[1][BallYSpeed][1]/C
                         clock pessimism             -0.557     2.010    
    SLICE_X86Y65         FDCE (Hold_fdce_C_D)         0.131     2.141    i_pong_fsm/BallsxDP_reg[1][BallYSpeed][1]
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           2.392    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X4Y18     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB18_X4Y18     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X4Y2      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X4Y2      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X5Y3      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X5Y3      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X5Y4      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X5Y4      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X5Y8      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X5Y8      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.333      200.027    MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X84Y50     i_vga_controller/XCoordxDP_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X84Y50     i_vga_controller/XCoordxDP_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X84Y50     i_vga_controller/XCoordxDP_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X84Y50     i_vga_controller/XCoordxDP_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X84Y51     i_vga_controller/XCoordxDP_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X84Y51     i_vga_controller/XCoordxDP_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X84Y51     i_vga_controller/XCoordxDP_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X84Y51     i_vga_controller/XCoordxDP_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X82Y50     i_vga_controller/HCntxDP_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X83Y52     i_vga_controller/HCntxDP_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X90Y54     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X90Y54     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X90Y54     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X90Y55     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X90Y61     i_pong_fsm/BallsxDP_reg[0][BallX][10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X90Y61     i_pong_fsm/BallsxDP_reg[0][BallX][11]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         6.667       6.167      SLICE_X90Y60     i_pong_fsm/BallsxDP_reg[0][BallX][1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X91Y59     i_pong_fsm/BallsxDP_reg[0][BallX][2]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         6.667       6.167      SLICE_X90Y60     i_pong_fsm/BallsxDP_reg[0][BallX][3]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         6.667       6.167      SLICE_X90Y60     i_pong_fsm/BallsxDP_reg[0][BallX][4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK125xCI }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.611ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.611ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.320ns  (logic 3.483ns (41.862%)  route 4.837ns (58.138%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.268ns = ( 19.602 - 13.333 ) 
    Source Clock Delay      (SCD):    6.913ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         1.782     6.913    i_pong_fsm/clk_out1
    SLICE_X91Y52         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y52         FDPE (Prop_fdpe_C_Q)         0.456     7.369 r  i_pong_fsm/PlateXxDP_reg[3]/Q
                         net (fo=27, routed)          1.782     9.150    i_pong_fsm/PlateXxDP_reg[11]_0[3]
    SLICE_X82Y59         LUT4 (Prop_lut4_I0_O)        0.124     9.274 r  i_pong_fsm/ARG_carry_i_5/O
                         net (fo=1, routed)           0.000     9.274    i_pong_fsm/ARG_carry_i_5_n_0
    SLICE_X82Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.650 r  i_pong_fsm/ARG_carry/CO[3]
                         net (fo=1, routed)           0.000     9.650    i_pong_fsm/ARG_carry_n_0
    SLICE_X82Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.973 f  i_pong_fsm/ARG_carry__0/O[1]
                         net (fo=4, routed)           0.729    10.702    i_pong_fsm/RESIZE[5]
    SLICE_X81Y62         LUT2 (Prop_lut2_I1_O)        0.306    11.008 r  i_pong_fsm/i__carry_i_8/O
                         net (fo=1, routed)           0.000    11.008    i_pong_fsm/i__carry_i_8_n_0
    SLICE_X81Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.558 r  i_pong_fsm/FsmState2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.558    i_pong_fsm/FsmState2_inferred__0/i__carry_n_0
    SLICE_X81Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.829 r  i_pong_fsm/FsmState2_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           0.644    12.473    i_pong_fsm/FsmState25_in
    SLICE_X83Y64         LUT4 (Prop_lut4_I1_O)        0.399    12.872 f  i_pong_fsm/HighscorexDP[3]_i_7/O
                         net (fo=4, routed)           0.758    13.629    i_pong_fsm/HighscorexDP[3]_i_7_n_0
    SLICE_X88Y64         LUT5 (Prop_lut5_I4_O)        0.352    13.981 r  i_pong_fsm/HighscorexDP[3]_i_6/O
                         net (fo=3, routed)           0.594    14.575    i_pong_fsm/HighscorexDP[3]_i_6_n_0
    SLICE_X89Y64         LUT6 (Prop_lut6_I5_O)        0.326    14.901 r  i_pong_fsm/HighscorexDP[3]_i_1/O
                         net (fo=4, routed)           0.332    15.233    i_pong_fsm/HighscorexDP[3]_i_1_n_0
    SLICE_X89Y65         FDPE                                         r  i_pong_fsm/HighscorexDP_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         1.540    19.602    i_pong_fsm/clk_out1
    SLICE_X89Y65         FDPE                                         r  i_pong_fsm/HighscorexDP_reg[0]/C
                         clock pessimism              0.516    20.118    
                         clock uncertainty           -0.069    20.049    
    SLICE_X89Y65         FDPE (Setup_fdpe_C_CE)      -0.205    19.844    i_pong_fsm/HighscorexDP_reg[0]
  -------------------------------------------------------------------
                         required time                         19.844    
                         arrival time                         -15.233    
  -------------------------------------------------------------------
                         slack                                  4.611    

Slack (MET) :             4.611ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.320ns  (logic 3.483ns (41.862%)  route 4.837ns (58.138%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.268ns = ( 19.602 - 13.333 ) 
    Source Clock Delay      (SCD):    6.913ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         1.782     6.913    i_pong_fsm/clk_out1
    SLICE_X91Y52         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y52         FDPE (Prop_fdpe_C_Q)         0.456     7.369 r  i_pong_fsm/PlateXxDP_reg[3]/Q
                         net (fo=27, routed)          1.782     9.150    i_pong_fsm/PlateXxDP_reg[11]_0[3]
    SLICE_X82Y59         LUT4 (Prop_lut4_I0_O)        0.124     9.274 r  i_pong_fsm/ARG_carry_i_5/O
                         net (fo=1, routed)           0.000     9.274    i_pong_fsm/ARG_carry_i_5_n_0
    SLICE_X82Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.650 r  i_pong_fsm/ARG_carry/CO[3]
                         net (fo=1, routed)           0.000     9.650    i_pong_fsm/ARG_carry_n_0
    SLICE_X82Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.973 f  i_pong_fsm/ARG_carry__0/O[1]
                         net (fo=4, routed)           0.729    10.702    i_pong_fsm/RESIZE[5]
    SLICE_X81Y62         LUT2 (Prop_lut2_I1_O)        0.306    11.008 r  i_pong_fsm/i__carry_i_8/O
                         net (fo=1, routed)           0.000    11.008    i_pong_fsm/i__carry_i_8_n_0
    SLICE_X81Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.558 r  i_pong_fsm/FsmState2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.558    i_pong_fsm/FsmState2_inferred__0/i__carry_n_0
    SLICE_X81Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.829 r  i_pong_fsm/FsmState2_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           0.644    12.473    i_pong_fsm/FsmState25_in
    SLICE_X83Y64         LUT4 (Prop_lut4_I1_O)        0.399    12.872 f  i_pong_fsm/HighscorexDP[3]_i_7/O
                         net (fo=4, routed)           0.758    13.629    i_pong_fsm/HighscorexDP[3]_i_7_n_0
    SLICE_X88Y64         LUT5 (Prop_lut5_I4_O)        0.352    13.981 r  i_pong_fsm/HighscorexDP[3]_i_6/O
                         net (fo=3, routed)           0.594    14.575    i_pong_fsm/HighscorexDP[3]_i_6_n_0
    SLICE_X89Y64         LUT6 (Prop_lut6_I5_O)        0.326    14.901 r  i_pong_fsm/HighscorexDP[3]_i_1/O
                         net (fo=4, routed)           0.332    15.233    i_pong_fsm/HighscorexDP[3]_i_1_n_0
    SLICE_X89Y65         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         1.540    19.602    i_pong_fsm/clk_out1
    SLICE_X89Y65         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[1]/C
                         clock pessimism              0.516    20.118    
                         clock uncertainty           -0.069    20.049    
    SLICE_X89Y65         FDCE (Setup_fdce_C_CE)      -0.205    19.844    i_pong_fsm/HighscorexDP_reg[1]
  -------------------------------------------------------------------
                         required time                         19.844    
                         arrival time                         -15.233    
  -------------------------------------------------------------------
                         slack                                  4.611    

Slack (MET) :             4.611ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.320ns  (logic 3.483ns (41.862%)  route 4.837ns (58.138%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.268ns = ( 19.602 - 13.333 ) 
    Source Clock Delay      (SCD):    6.913ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         1.782     6.913    i_pong_fsm/clk_out1
    SLICE_X91Y52         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y52         FDPE (Prop_fdpe_C_Q)         0.456     7.369 r  i_pong_fsm/PlateXxDP_reg[3]/Q
                         net (fo=27, routed)          1.782     9.150    i_pong_fsm/PlateXxDP_reg[11]_0[3]
    SLICE_X82Y59         LUT4 (Prop_lut4_I0_O)        0.124     9.274 r  i_pong_fsm/ARG_carry_i_5/O
                         net (fo=1, routed)           0.000     9.274    i_pong_fsm/ARG_carry_i_5_n_0
    SLICE_X82Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.650 r  i_pong_fsm/ARG_carry/CO[3]
                         net (fo=1, routed)           0.000     9.650    i_pong_fsm/ARG_carry_n_0
    SLICE_X82Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.973 f  i_pong_fsm/ARG_carry__0/O[1]
                         net (fo=4, routed)           0.729    10.702    i_pong_fsm/RESIZE[5]
    SLICE_X81Y62         LUT2 (Prop_lut2_I1_O)        0.306    11.008 r  i_pong_fsm/i__carry_i_8/O
                         net (fo=1, routed)           0.000    11.008    i_pong_fsm/i__carry_i_8_n_0
    SLICE_X81Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.558 r  i_pong_fsm/FsmState2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.558    i_pong_fsm/FsmState2_inferred__0/i__carry_n_0
    SLICE_X81Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.829 r  i_pong_fsm/FsmState2_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           0.644    12.473    i_pong_fsm/FsmState25_in
    SLICE_X83Y64         LUT4 (Prop_lut4_I1_O)        0.399    12.872 f  i_pong_fsm/HighscorexDP[3]_i_7/O
                         net (fo=4, routed)           0.758    13.629    i_pong_fsm/HighscorexDP[3]_i_7_n_0
    SLICE_X88Y64         LUT5 (Prop_lut5_I4_O)        0.352    13.981 r  i_pong_fsm/HighscorexDP[3]_i_6/O
                         net (fo=3, routed)           0.594    14.575    i_pong_fsm/HighscorexDP[3]_i_6_n_0
    SLICE_X89Y64         LUT6 (Prop_lut6_I5_O)        0.326    14.901 r  i_pong_fsm/HighscorexDP[3]_i_1/O
                         net (fo=4, routed)           0.332    15.233    i_pong_fsm/HighscorexDP[3]_i_1_n_0
    SLICE_X89Y65         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         1.540    19.602    i_pong_fsm/clk_out1
    SLICE_X89Y65         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[2]/C
                         clock pessimism              0.516    20.118    
                         clock uncertainty           -0.069    20.049    
    SLICE_X89Y65         FDCE (Setup_fdce_C_CE)      -0.205    19.844    i_pong_fsm/HighscorexDP_reg[2]
  -------------------------------------------------------------------
                         required time                         19.844    
                         arrival time                         -15.233    
  -------------------------------------------------------------------
                         slack                                  4.611    

Slack (MET) :             4.611ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.320ns  (logic 3.483ns (41.862%)  route 4.837ns (58.138%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.268ns = ( 19.602 - 13.333 ) 
    Source Clock Delay      (SCD):    6.913ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         1.782     6.913    i_pong_fsm/clk_out1
    SLICE_X91Y52         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y52         FDPE (Prop_fdpe_C_Q)         0.456     7.369 r  i_pong_fsm/PlateXxDP_reg[3]/Q
                         net (fo=27, routed)          1.782     9.150    i_pong_fsm/PlateXxDP_reg[11]_0[3]
    SLICE_X82Y59         LUT4 (Prop_lut4_I0_O)        0.124     9.274 r  i_pong_fsm/ARG_carry_i_5/O
                         net (fo=1, routed)           0.000     9.274    i_pong_fsm/ARG_carry_i_5_n_0
    SLICE_X82Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.650 r  i_pong_fsm/ARG_carry/CO[3]
                         net (fo=1, routed)           0.000     9.650    i_pong_fsm/ARG_carry_n_0
    SLICE_X82Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.973 f  i_pong_fsm/ARG_carry__0/O[1]
                         net (fo=4, routed)           0.729    10.702    i_pong_fsm/RESIZE[5]
    SLICE_X81Y62         LUT2 (Prop_lut2_I1_O)        0.306    11.008 r  i_pong_fsm/i__carry_i_8/O
                         net (fo=1, routed)           0.000    11.008    i_pong_fsm/i__carry_i_8_n_0
    SLICE_X81Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.558 r  i_pong_fsm/FsmState2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.558    i_pong_fsm/FsmState2_inferred__0/i__carry_n_0
    SLICE_X81Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.829 r  i_pong_fsm/FsmState2_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           0.644    12.473    i_pong_fsm/FsmState25_in
    SLICE_X83Y64         LUT4 (Prop_lut4_I1_O)        0.399    12.872 f  i_pong_fsm/HighscorexDP[3]_i_7/O
                         net (fo=4, routed)           0.758    13.629    i_pong_fsm/HighscorexDP[3]_i_7_n_0
    SLICE_X88Y64         LUT5 (Prop_lut5_I4_O)        0.352    13.981 r  i_pong_fsm/HighscorexDP[3]_i_6/O
                         net (fo=3, routed)           0.594    14.575    i_pong_fsm/HighscorexDP[3]_i_6_n_0
    SLICE_X89Y64         LUT6 (Prop_lut6_I5_O)        0.326    14.901 r  i_pong_fsm/HighscorexDP[3]_i_1/O
                         net (fo=4, routed)           0.332    15.233    i_pong_fsm/HighscorexDP[3]_i_1_n_0
    SLICE_X89Y65         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         1.540    19.602    i_pong_fsm/clk_out1
    SLICE_X89Y65         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[3]/C
                         clock pessimism              0.516    20.118    
                         clock uncertainty           -0.069    20.049    
    SLICE_X89Y65         FDCE (Setup_fdce_C_CE)      -0.205    19.844    i_pong_fsm/HighscorexDP_reg[3]
  -------------------------------------------------------------------
                         required time                         19.844    
                         arrival time                         -15.233    
  -------------------------------------------------------------------
                         slack                                  4.611    

Slack (MET) :             4.957ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/BallsxDP_reg[2][BallXSpeed][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.209ns  (logic 3.483ns (42.429%)  route 4.726ns (57.571%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.269ns = ( 19.603 - 13.333 ) 
    Source Clock Delay      (SCD):    6.913ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         1.782     6.913    i_pong_fsm/clk_out1
    SLICE_X91Y52         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y52         FDPE (Prop_fdpe_C_Q)         0.456     7.369 r  i_pong_fsm/PlateXxDP_reg[3]/Q
                         net (fo=27, routed)          1.782     9.150    i_pong_fsm/PlateXxDP_reg[11]_0[3]
    SLICE_X82Y59         LUT4 (Prop_lut4_I0_O)        0.124     9.274 r  i_pong_fsm/ARG_carry_i_5/O
                         net (fo=1, routed)           0.000     9.274    i_pong_fsm/ARG_carry_i_5_n_0
    SLICE_X82Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.650 r  i_pong_fsm/ARG_carry/CO[3]
                         net (fo=1, routed)           0.000     9.650    i_pong_fsm/ARG_carry_n_0
    SLICE_X82Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.973 f  i_pong_fsm/ARG_carry__0/O[1]
                         net (fo=4, routed)           0.729    10.702    i_pong_fsm/RESIZE[5]
    SLICE_X81Y62         LUT2 (Prop_lut2_I1_O)        0.306    11.008 r  i_pong_fsm/i__carry_i_8/O
                         net (fo=1, routed)           0.000    11.008    i_pong_fsm/i__carry_i_8_n_0
    SLICE_X81Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.558 r  i_pong_fsm/FsmState2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.558    i_pong_fsm/FsmState2_inferred__0/i__carry_n_0
    SLICE_X81Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.829 r  i_pong_fsm/FsmState2_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           0.644    12.473    i_pong_fsm/FsmState25_in
    SLICE_X83Y64         LUT4 (Prop_lut4_I1_O)        0.399    12.872 f  i_pong_fsm/HighscorexDP[3]_i_7/O
                         net (fo=4, routed)           0.758    13.629    i_pong_fsm/HighscorexDP[3]_i_7_n_0
    SLICE_X88Y64         LUT5 (Prop_lut5_I4_O)        0.352    13.981 r  i_pong_fsm/HighscorexDP[3]_i_6/O
                         net (fo=3, routed)           0.814    14.796    i_pong_fsm/HighscorexDP[3]_i_6_n_0
    SLICE_X84Y64         LUT6 (Prop_lut6_I1_O)        0.326    15.122 r  i_pong_fsm/BallsxDP[2][BallXSpeed][0]_i_1/O
                         net (fo=1, routed)           0.000    15.122    i_pong_fsm/BallsxDP[2][BallXSpeed][0]_i_1_n_0
    SLICE_X84Y64         FDCE                                         r  i_pong_fsm/BallsxDP_reg[2][BallXSpeed][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         1.541    19.603    i_pong_fsm/clk_out1
    SLICE_X84Y64         FDCE                                         r  i_pong_fsm/BallsxDP_reg[2][BallXSpeed][0]/C
                         clock pessimism              0.516    20.119    
                         clock uncertainty           -0.069    20.050    
    SLICE_X84Y64         FDCE (Setup_fdce_C_D)        0.029    20.079    i_pong_fsm/BallsxDP_reg[2][BallXSpeed][0]
  -------------------------------------------------------------------
                         required time                         20.079    
                         arrival time                         -15.122    
  -------------------------------------------------------------------
                         slack                                  4.957    

Slack (MET) :             4.988ns  (required time - arrival time)
  Source:                 i_pong_fsm/BallsxDP_reg[0][BallY][1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/BluexDP_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.197ns  (logic 2.847ns (34.733%)  route 5.350ns (65.267%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.351ns = ( 19.684 - 13.333 ) 
    Source Clock Delay      (SCD):    6.910ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         1.779     6.910    i_pong_fsm/clk_out1
    SLICE_X90Y60         FDPE                                         r  i_pong_fsm/BallsxDP_reg[0][BallY][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y60         FDPE (Prop_fdpe_C_Q)         0.478     7.388 f  i_pong_fsm/BallsxDP_reg[0][BallY][1]/Q
                         net (fo=7, routed)           1.169     8.556    i_pong_fsm/BallsxDP_reg[0][BallY][11]_0[1]
    SLICE_X92Y65         LUT1 (Prop_lut1_I0_O)        0.301     8.857 r  i_pong_fsm/i___0_carry_i_2/O
                         net (fo=1, routed)           0.000     8.857    i_pong_fsm/i___0_carry_i_2_n_0
    SLICE_X92Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.390 r  i_pong_fsm/BallOut_BallY_out_inferred__1/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.390    i_pong_fsm/BallOut_BallY_out_inferred__1/i___0_carry_n_0
    SLICE_X92Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.507 r  i_pong_fsm/BallOut_BallY_out_inferred__1/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.507    i_pong_fsm/BallOut_BallY_out_inferred__1/i___0_carry__0_n_0
    SLICE_X92Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.726 r  i_pong_fsm/BallOut_BallY_out_inferred__1/i___0_carry__1/O[0]
                         net (fo=1, routed)           0.474    10.200    i_vga_controller/RedxDP_reg[3]_i_55_0[0]
    SLICE_X91Y67         LUT2 (Prop_lut2_I1_O)        0.295    10.495 r  i_vga_controller/RedxDP[3]_i_126/O
                         net (fo=1, routed)           0.000    10.495    i_vga_controller/RedxDP[3]_i_126_n_0
    SLICE_X91Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.027 f  i_vga_controller/RedxDP_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           1.408    12.435    i_vga_controller/RedxDP_reg[3]_i_55_n_0
    SLICE_X89Y64         LUT5 (Prop_lut5_I0_O)        0.124    12.559 r  i_vga_controller/RedxDP[3]_i_17/O
                         net (fo=1, routed)           0.351    12.910    i_vga_controller/RedxDP[3]_i_17_n_0
    SLICE_X88Y64         LUT6 (Prop_lut6_I5_O)        0.124    13.034 r  i_vga_controller/RedxDP[3]_i_4/O
                         net (fo=12, routed)          1.949    14.982    i_vga_controller/RedxDP[3]_i_4_n_0
    SLICE_X90Y46         LUT5 (Prop_lut5_I2_O)        0.124    15.106 r  i_vga_controller/BluexDP[2]_i_1/O
                         net (fo=1, routed)           0.000    15.106    i_vga_controller/BluexDN[2]
    SLICE_X90Y46         FDCE                                         r  i_vga_controller/BluexDP_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         1.622    19.684    i_vga_controller/CLK
    SLICE_X90Y46         FDCE                                         r  i_vga_controller/BluexDP_reg[2]/C
                         clock pessimism              0.402    20.086    
                         clock uncertainty           -0.069    20.017    
    SLICE_X90Y46         FDCE (Setup_fdce_C_D)        0.077    20.094    i_vga_controller/BluexDP_reg[2]
  -------------------------------------------------------------------
                         required time                         20.094    
                         arrival time                         -15.106    
  -------------------------------------------------------------------
                         slack                                  4.988    

Slack (MET) :             5.056ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/FsmStatexDP_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.220ns  (logic 3.216ns (39.123%)  route 5.004ns (60.877%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.331ns = ( 19.665 - 13.333 ) 
    Source Clock Delay      (SCD):    6.913ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         1.782     6.913    i_pong_fsm/clk_out1
    SLICE_X91Y52         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y52         FDPE (Prop_fdpe_C_Q)         0.456     7.369 r  i_pong_fsm/PlateXxDP_reg[3]/Q
                         net (fo=27, routed)          2.006     9.375    i_pong_fsm/PlateXxDP_reg[11]_0[3]
    SLICE_X87Y62         LUT4 (Prop_lut4_I0_O)        0.124     9.499 r  i_pong_fsm/i__carry_i_5__10/O
                         net (fo=1, routed)           0.000     9.499    i_pong_fsm/i__carry_i_5__10_n_0
    SLICE_X87Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.900 r  i_pong_fsm/ARG_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.900    i_pong_fsm/ARG_inferred__3/i__carry_n_0
    SLICE_X87Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.234 f  i_pong_fsm/ARG_inferred__3/i__carry__0/O[1]
                         net (fo=4, routed)           0.681    10.915    i_pong_fsm/ARG_inferred__3/i__carry__0_n_6
    SLICE_X86Y63         LUT2 (Prop_lut2_I1_O)        0.303    11.218 r  i_pong_fsm/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000    11.218    i_pong_fsm/i__carry_i_8__1_n_0
    SLICE_X86Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.751 r  i_pong_fsm/FsmState2_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.751    i_pong_fsm/FsmState2_inferred__4/i__carry_n_0
    SLICE_X86Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.005 f  i_pong_fsm/FsmState2_inferred__4/i__carry__0/CO[0]
                         net (fo=2, routed)           0.553    12.558    i_pong_fsm/FsmState216_in
    SLICE_X85Y65         LUT3 (Prop_lut3_I1_O)        0.361    12.919 r  i_pong_fsm/FsmStatexDP[1]_i_3/O
                         net (fo=3, routed)           1.147    14.066    i_pong_fsm/FsmStatexDP[1]_i_3_n_0
    SLICE_X93Y63         LUT6 (Prop_lut6_I0_O)        0.326    14.392 r  i_pong_fsm/FsmStatexDP[0]_i_2/O
                         net (fo=1, routed)           0.617    15.009    i_pong_fsm/FsmStatexDP[0]_i_2_n_0
    SLICE_X94Y63         LUT4 (Prop_lut4_I1_O)        0.124    15.133 r  i_pong_fsm/FsmStatexDP[0]_i_1/O
                         net (fo=1, routed)           0.000    15.133    i_pong_fsm/FsmStatexDP[0]_i_1_n_0
    SLICE_X94Y63         FDCE                                         r  i_pong_fsm/FsmStatexDP_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         1.603    19.665    i_pong_fsm/clk_out1
    SLICE_X94Y63         FDCE                                         r  i_pong_fsm/FsmStatexDP_reg[0]/C
                         clock pessimism              0.516    20.181    
                         clock uncertainty           -0.069    20.112    
    SLICE_X94Y63         FDCE (Setup_fdce_C_D)        0.077    20.189    i_pong_fsm/FsmStatexDP_reg[0]
  -------------------------------------------------------------------
                         required time                         20.189    
                         arrival time                         -15.133    
  -------------------------------------------------------------------
                         slack                                  5.056    

Slack (MET) :             5.069ns  (required time - arrival time)
  Source:                 i_pong_fsm/BallsxDP_reg[0][BallY][1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/GreenxDP_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.071ns  (logic 2.847ns (35.275%)  route 5.224ns (64.725%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.352ns = ( 19.685 - 13.333 ) 
    Source Clock Delay      (SCD):    6.910ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         1.779     6.910    i_pong_fsm/clk_out1
    SLICE_X90Y60         FDPE                                         r  i_pong_fsm/BallsxDP_reg[0][BallY][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y60         FDPE (Prop_fdpe_C_Q)         0.478     7.388 f  i_pong_fsm/BallsxDP_reg[0][BallY][1]/Q
                         net (fo=7, routed)           1.169     8.556    i_pong_fsm/BallsxDP_reg[0][BallY][11]_0[1]
    SLICE_X92Y65         LUT1 (Prop_lut1_I0_O)        0.301     8.857 r  i_pong_fsm/i___0_carry_i_2/O
                         net (fo=1, routed)           0.000     8.857    i_pong_fsm/i___0_carry_i_2_n_0
    SLICE_X92Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.390 r  i_pong_fsm/BallOut_BallY_out_inferred__1/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.390    i_pong_fsm/BallOut_BallY_out_inferred__1/i___0_carry_n_0
    SLICE_X92Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.507 r  i_pong_fsm/BallOut_BallY_out_inferred__1/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.507    i_pong_fsm/BallOut_BallY_out_inferred__1/i___0_carry__0_n_0
    SLICE_X92Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.726 r  i_pong_fsm/BallOut_BallY_out_inferred__1/i___0_carry__1/O[0]
                         net (fo=1, routed)           0.474    10.200    i_vga_controller/RedxDP_reg[3]_i_55_0[0]
    SLICE_X91Y67         LUT2 (Prop_lut2_I1_O)        0.295    10.495 r  i_vga_controller/RedxDP[3]_i_126/O
                         net (fo=1, routed)           0.000    10.495    i_vga_controller/RedxDP[3]_i_126_n_0
    SLICE_X91Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.027 f  i_vga_controller/RedxDP_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           1.408    12.435    i_vga_controller/RedxDP_reg[3]_i_55_n_0
    SLICE_X89Y64         LUT5 (Prop_lut5_I0_O)        0.124    12.559 r  i_vga_controller/RedxDP[3]_i_17/O
                         net (fo=1, routed)           0.351    12.910    i_vga_controller/RedxDP[3]_i_17_n_0
    SLICE_X88Y64         LUT6 (Prop_lut6_I5_O)        0.124    13.034 r  i_vga_controller/RedxDP[3]_i_4/O
                         net (fo=12, routed)          1.823    14.856    i_vga_controller/RedxDP[3]_i_4_n_0
    SLICE_X91Y48         LUT5 (Prop_lut5_I2_O)        0.124    14.980 r  i_vga_controller/GreenxDP[1]_i_1/O
                         net (fo=1, routed)           0.000    14.980    i_vga_controller/GreenxDN[1]
    SLICE_X91Y48         FDCE                                         r  i_vga_controller/GreenxDP_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         1.623    19.685    i_vga_controller/CLK
    SLICE_X91Y48         FDCE                                         r  i_vga_controller/GreenxDP_reg[1]/C
                         clock pessimism              0.402    20.087    
                         clock uncertainty           -0.069    20.018    
    SLICE_X91Y48         FDCE (Setup_fdce_C_D)        0.031    20.049    i_vga_controller/GreenxDP_reg[1]
  -------------------------------------------------------------------
                         required time                         20.049    
                         arrival time                         -14.980    
  -------------------------------------------------------------------
                         slack                                  5.069    

Slack (MET) :             5.069ns  (required time - arrival time)
  Source:                 i_pong_fsm/BallsxDP_reg[0][BallY][1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/BluexDP_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.069ns  (logic 2.847ns (35.284%)  route 5.222ns (64.716%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.352ns = ( 19.685 - 13.333 ) 
    Source Clock Delay      (SCD):    6.910ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         1.779     6.910    i_pong_fsm/clk_out1
    SLICE_X90Y60         FDPE                                         r  i_pong_fsm/BallsxDP_reg[0][BallY][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y60         FDPE (Prop_fdpe_C_Q)         0.478     7.388 f  i_pong_fsm/BallsxDP_reg[0][BallY][1]/Q
                         net (fo=7, routed)           1.169     8.556    i_pong_fsm/BallsxDP_reg[0][BallY][11]_0[1]
    SLICE_X92Y65         LUT1 (Prop_lut1_I0_O)        0.301     8.857 r  i_pong_fsm/i___0_carry_i_2/O
                         net (fo=1, routed)           0.000     8.857    i_pong_fsm/i___0_carry_i_2_n_0
    SLICE_X92Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.390 r  i_pong_fsm/BallOut_BallY_out_inferred__1/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.390    i_pong_fsm/BallOut_BallY_out_inferred__1/i___0_carry_n_0
    SLICE_X92Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.507 r  i_pong_fsm/BallOut_BallY_out_inferred__1/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.507    i_pong_fsm/BallOut_BallY_out_inferred__1/i___0_carry__0_n_0
    SLICE_X92Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.726 r  i_pong_fsm/BallOut_BallY_out_inferred__1/i___0_carry__1/O[0]
                         net (fo=1, routed)           0.474    10.200    i_vga_controller/RedxDP_reg[3]_i_55_0[0]
    SLICE_X91Y67         LUT2 (Prop_lut2_I1_O)        0.295    10.495 r  i_vga_controller/RedxDP[3]_i_126/O
                         net (fo=1, routed)           0.000    10.495    i_vga_controller/RedxDP[3]_i_126_n_0
    SLICE_X91Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.027 f  i_vga_controller/RedxDP_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           1.408    12.435    i_vga_controller/RedxDP_reg[3]_i_55_n_0
    SLICE_X89Y64         LUT5 (Prop_lut5_I0_O)        0.124    12.559 r  i_vga_controller/RedxDP[3]_i_17/O
                         net (fo=1, routed)           0.351    12.910    i_vga_controller/RedxDP[3]_i_17_n_0
    SLICE_X88Y64         LUT6 (Prop_lut6_I5_O)        0.124    13.034 r  i_vga_controller/RedxDP[3]_i_4/O
                         net (fo=12, routed)          1.821    14.854    i_vga_controller/RedxDP[3]_i_4_n_0
    SLICE_X91Y48         LUT5 (Prop_lut5_I2_O)        0.124    14.978 r  i_vga_controller/BluexDP[3]_i_1/O
                         net (fo=1, routed)           0.000    14.978    i_vga_controller/BluexDN[3]
    SLICE_X91Y48         FDCE                                         r  i_vga_controller/BluexDP_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         1.623    19.685    i_vga_controller/CLK
    SLICE_X91Y48         FDCE                                         r  i_vga_controller/BluexDP_reg[3]/C
                         clock pessimism              0.402    20.087    
                         clock uncertainty           -0.069    20.018    
    SLICE_X91Y48         FDCE (Setup_fdce_C_D)        0.029    20.047    i_vga_controller/BluexDP_reg[3]
  -------------------------------------------------------------------
                         required time                         20.047    
                         arrival time                         -14.978    
  -------------------------------------------------------------------
                         slack                                  5.069    

Slack (MET) :             5.190ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/BallsxDP_reg[0][BallYSpeed][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.844ns  (logic 3.056ns (38.958%)  route 4.788ns (61.042%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.329ns = ( 19.663 - 13.333 ) 
    Source Clock Delay      (SCD):    6.853ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         1.722     6.853    i_pong_fsm/clk_out1
    SLICE_X88Y53         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y53         FDPE (Prop_fdpe_C_Q)         0.456     7.309 r  i_pong_fsm/PlateXxDP_reg[2]/Q
                         net (fo=20, routed)          1.302     8.611    i_pong_fsm/PlateXxDP_reg[11]_0[2]
    SLICE_X90Y56         LUT4 (Prop_lut4_I2_O)        0.124     8.735 r  i_pong_fsm/i__carry_i_4__14/O
                         net (fo=1, routed)           0.000     8.735    i_pong_fsm/i__carry_i_4__14_n_0
    SLICE_X90Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.111 r  i_pong_fsm/ARG_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.111    i_pong_fsm/ARG_inferred__1/i__carry_n_0
    SLICE_X90Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.434 f  i_pong_fsm/ARG_inferred__1/i__carry__0/O[1]
                         net (fo=4, routed)           0.751    10.185    i_pong_fsm/ARG_inferred__1/i__carry__0_n_6
    SLICE_X93Y57         LUT2 (Prop_lut2_I1_O)        0.306    10.491 r  i_pong_fsm/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000    10.491    i_pong_fsm/i__carry_i_8__0_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.041 r  i_pong_fsm/FsmState2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.041    i_pong_fsm/FsmState2_inferred__2/i__carry_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.312 r  i_pong_fsm/FsmState2_inferred__2/i__carry__0/CO[0]
                         net (fo=4, routed)           1.026    12.338    i_pong_fsm/FsmState228_in
    SLICE_X91Y63         LUT4 (Prop_lut4_I1_O)        0.373    12.711 f  i_pong_fsm/HighscorexDP[3]_i_5/O
                         net (fo=5, routed)           0.326    13.036    i_pong_fsm/HighscorexDP[3]_i_5_n_0
    SLICE_X90Y64         LUT6 (Prop_lut6_I0_O)        0.124    13.160 r  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2/O
                         net (fo=2, routed)           0.860    14.020    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2_n_0
    SLICE_X90Y62         LUT5 (Prop_lut5_I3_O)        0.153    14.173 r  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_1/O
                         net (fo=1, routed)           0.524    14.697    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_1_n_0
    SLICE_X90Y62         FDCE                                         r  i_pong_fsm/BallsxDP_reg[0][BallYSpeed][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         1.601    19.663    i_pong_fsm/clk_out1
    SLICE_X90Y62         FDCE                                         r  i_pong_fsm/BallsxDP_reg[0][BallYSpeed][1]/C
                         clock pessimism              0.516    20.179    
                         clock uncertainty           -0.069    20.110    
    SLICE_X90Y62         FDCE (Setup_fdce_C_D)       -0.223    19.887    i_pong_fsm/BallsxDP_reg[0][BallYSpeed][1]
  -------------------------------------------------------------------
                         required time                         19.887    
                         arrival time                         -14.697    
  -------------------------------------------------------------------
                         slack                                  5.190    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 i_vga_controller/XCoordxDP_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.168%)  route 0.326ns (69.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    2.015ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         0.584     2.015    i_vga_controller/CLK
    SLICE_X84Y50         FDCE                                         r  i_vga_controller/XCoordxDP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y50         FDCE (Prop_fdce_C_Q)         0.141     2.156 r  i_vga_controller/XCoordxDP_reg[4]/Q
                         net (fo=37, routed)          0.326     2.483    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[2]
    RAMB36_X4Y10         RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         0.919     2.640    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X4Y10         RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.523     2.117    
    RAMB36_X4Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183     2.300    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                           2.483    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 i_vga_controller/XCoordxDP_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.165%)  route 0.326ns (69.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    2.015ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         0.584     2.015    i_vga_controller/CLK
    SLICE_X84Y50         FDCE                                         r  i_vga_controller/XCoordxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y50         FDCE (Prop_fdce_C_Q)         0.141     2.156 r  i_vga_controller/XCoordxDP_reg[3]/Q
                         net (fo=37, routed)          0.326     2.483    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[1]
    RAMB36_X4Y10         RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         0.919     2.640    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X4Y10         RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.523     2.117    
    RAMB36_X4Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.183     2.300    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                           2.483    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 i_vga_controller/XCoordxDP_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.899%)  route 0.331ns (70.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    2.015ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         0.584     2.015    i_vga_controller/CLK
    SLICE_X84Y50         FDCE                                         r  i_vga_controller/XCoordxDP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y50         FDCE (Prop_fdce_C_Q)         0.141     2.156 r  i_vga_controller/XCoordxDP_reg[2]/Q
                         net (fo=37, routed)          0.331     2.487    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[0]
    RAMB36_X4Y10         RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         0.919     2.640    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X4Y10         RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.523     2.117    
    RAMB36_X4Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                      0.183     2.300    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                           2.487    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 i_vga_controller/VCntxDP_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VSEdgexSN_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.226ns (62.366%)  route 0.136ns (37.634%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.572ns
    Source Clock Delay      (SCD):    2.014ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         0.583     2.014    i_vga_controller/CLK
    SLICE_X80Y53         FDCE                                         r  i_vga_controller/VCntxDP_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y53         FDCE (Prop_fdce_C_Q)         0.128     2.142 f  i_vga_controller/VCntxDP_reg[5]/Q
                         net (fo=6, routed)           0.136     2.279    i_vga_controller/VCntxDP_reg_n_0_[5]
    SLICE_X83Y53         LUT6 (Prop_lut6_I1_O)        0.098     2.377 r  i_vga_controller/VSEdgexSN_i_1/O
                         net (fo=1, routed)           0.000     2.377    i_vga_controller/VSEdgexSN
    SLICE_X83Y53         FDCE                                         r  i_vga_controller/VSEdgexSN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         0.852     2.572    i_vga_controller/CLK
    SLICE_X83Y53         FDCE                                         r  i_vga_controller/VSEdgexSN_reg/C
                         clock pessimism             -0.523     2.049    
    SLICE_X83Y53         FDCE (Hold_fdce_C_D)         0.091     2.140    i_vga_controller/VSEdgexSN_reg
  -------------------------------------------------------------------
                         required time                         -2.140    
                         arrival time                           2.377    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 i_vga_controller/VCntxDP_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VSyncxDP_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.777%)  route 0.180ns (49.223%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.572ns
    Source Clock Delay      (SCD):    2.014ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         0.583     2.014    i_vga_controller/CLK
    SLICE_X80Y53         FDCE                                         r  i_vga_controller/VCntxDP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y53         FDCE (Prop_fdce_C_Q)         0.141     2.155 r  i_vga_controller/VCntxDP_reg[2]/Q
                         net (fo=7, routed)           0.180     2.335    i_vga_controller/VCntxDP_reg_n_0_[2]
    SLICE_X83Y54         LUT6 (Prop_lut6_I3_O)        0.045     2.380 r  i_vga_controller/VSyncxDP_i_1/O
                         net (fo=1, routed)           0.000     2.380    i_vga_controller/VSyncxDP_i_1_n_0
    SLICE_X83Y54         FDCE                                         r  i_vga_controller/VSyncxDP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         0.852     2.572    i_vga_controller/CLK
    SLICE_X83Y54         FDCE                                         r  i_vga_controller/VSyncxDP_reg/C
                         clock pessimism             -0.523     2.049    
    SLICE_X83Y54         FDCE (Hold_fdce_C_D)         0.091     2.140    i_vga_controller/VSyncxDP_reg
  -------------------------------------------------------------------
                         required time                         -2.140    
                         arrival time                           2.380    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 i_pong_fsm/BallsxDP_reg[2][BallYSpeed][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/BallsxDP_reg[2][BallYSpeed][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.566ns
    Source Clock Delay      (SCD):    2.010ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         0.579     2.010    i_pong_fsm/clk_out1
    SLICE_X81Y65         FDCE                                         r  i_pong_fsm/BallsxDP_reg[2][BallYSpeed][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y65         FDCE (Prop_fdce_C_Q)         0.141     2.151 r  i_pong_fsm/BallsxDP_reg[2][BallYSpeed][0]/Q
                         net (fo=3, routed)           0.167     2.318    i_pong_fsm/BallsxDP_reg[2][BallYSpeed_n_0_][0]
    SLICE_X81Y65         LUT4 (Prop_lut4_I0_O)        0.042     2.360 r  i_pong_fsm/BallsxDP[2][BallYSpeed][1]_i_1/O
                         net (fo=1, routed)           0.000     2.360    i_pong_fsm/BallsxDP[2][BallYSpeed][1]_i_1_n_0
    SLICE_X81Y65         FDCE                                         r  i_pong_fsm/BallsxDP_reg[2][BallYSpeed][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         0.846     2.566    i_pong_fsm/clk_out1
    SLICE_X81Y65         FDCE                                         r  i_pong_fsm/BallsxDP_reg[2][BallYSpeed][1]/C
                         clock pessimism             -0.556     2.010    
    SLICE_X81Y65         FDCE (Hold_fdce_C_D)         0.107     2.117    i_pong_fsm/BallsxDP_reg[2][BallYSpeed][1]
  -------------------------------------------------------------------
                         required time                         -2.117    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 i_vga_controller/VCntxDP_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/YCoordxDP_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.252ns (60.476%)  route 0.165ns (39.524%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.572ns
    Source Clock Delay      (SCD):    2.014ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         0.583     2.014    i_vga_controller/CLK
    SLICE_X80Y55         FDCE                                         r  i_vga_controller/VCntxDP_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y55         FDCE (Prop_fdce_C_Q)         0.141     2.155 f  i_vga_controller/VCntxDP_reg[10]/Q
                         net (fo=6, routed)           0.165     2.320    i_vga_controller/VCntxDP_reg_n_0_[10]
    SLICE_X82Y55         LUT1 (Prop_lut1_I0_O)        0.045     2.365 r  i_vga_controller/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     2.365    i_vga_controller/i__carry__1_i_2_n_0
    SLICE_X82Y55         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.431 r  i_vga_controller/minusOp_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.000     2.431    i_vga_controller/minusOp_inferred__0/i__carry__1_n_6
    SLICE_X82Y55         FDCE                                         r  i_vga_controller/YCoordxDP_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         0.852     2.572    i_vga_controller/CLK
    SLICE_X82Y55         FDCE                                         r  i_vga_controller/YCoordxDP_reg[10]/C
                         clock pessimism             -0.523     2.049    
    SLICE_X82Y55         FDCE (Hold_fdce_C_D)         0.134     2.183    i_vga_controller/YCoordxDP_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.183    
                         arrival time                           2.431    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 i_pong_fsm/HighscorexDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.666%)  route 0.154ns (45.334%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.567ns
    Source Clock Delay      (SCD):    2.010ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         0.579     2.010    i_pong_fsm/clk_out1
    SLICE_X89Y65         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y65         FDCE (Prop_fdce_C_Q)         0.141     2.151 r  i_pong_fsm/HighscorexDP_reg[1]/Q
                         net (fo=4, routed)           0.154     2.305    i_pong_fsm/HighscorexDP[1]
    SLICE_X89Y65         LUT6 (Prop_lut6_I1_O)        0.045     2.350 r  i_pong_fsm/HighscorexDP[3]_i_2/O
                         net (fo=1, routed)           0.000     2.350    i_pong_fsm/HighscorexDN[3]
    SLICE_X89Y65         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         0.847     2.567    i_pong_fsm/clk_out1
    SLICE_X89Y65         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[3]/C
                         clock pessimism             -0.557     2.010    
    SLICE_X89Y65         FDCE (Hold_fdce_C_D)         0.092     2.102    i_pong_fsm/HighscorexDP_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.102    
                         arrival time                           2.350    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 i_pong_fsm/BallsxDP_reg[2][IsActive][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/BallsxDP_reg[2][IsActive][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.568%)  route 0.155ns (45.432%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.566ns
    Source Clock Delay      (SCD):    2.010ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         0.579     2.010    i_pong_fsm/clk_out1
    SLICE_X85Y65         FDCE                                         r  i_pong_fsm/BallsxDP_reg[2][IsActive][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y65         FDCE (Prop_fdce_C_Q)         0.141     2.151 r  i_pong_fsm/BallsxDP_reg[2][IsActive][0]/Q
                         net (fo=2, routed)           0.155     2.306    i_pong_fsm/BallsxD[2][IsActive][0]
    SLICE_X85Y65         LUT3 (Prop_lut3_I2_O)        0.045     2.351 r  i_pong_fsm/BallsxDP[2][IsActive][0]_i_1/O
                         net (fo=1, routed)           0.000     2.351    i_pong_fsm/BallsxDP[2][IsActive][0]_i_1_n_0
    SLICE_X85Y65         FDCE                                         r  i_pong_fsm/BallsxDP_reg[2][IsActive][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         0.846     2.566    i_pong_fsm/clk_out1
    SLICE_X85Y65         FDCE                                         r  i_pong_fsm/BallsxDP_reg[2][IsActive][0]/C
                         clock pessimism             -0.556     2.010    
    SLICE_X85Y65         FDCE (Hold_fdce_C_D)         0.092     2.102    i_pong_fsm/BallsxDP_reg[2][IsActive][0]
  -------------------------------------------------------------------
                         required time                         -2.102    
                         arrival time                           2.351    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 i_pong_fsm/BallsxDP_reg[1][BallYSpeed][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/BallsxDP_reg[1][BallYSpeed][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.567ns
    Source Clock Delay      (SCD):    2.010ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         0.579     2.010    i_pong_fsm/clk_out1
    SLICE_X86Y65         FDCE                                         r  i_pong_fsm/BallsxDP_reg[1][BallYSpeed][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y65         FDCE (Prop_fdce_C_Q)         0.164     2.174 r  i_pong_fsm/BallsxDP_reg[1][BallYSpeed][0]/Q
                         net (fo=3, routed)           0.175     2.349    i_pong_fsm/BallsxDP_reg[1][BallYSpeed_n_0_][0]
    SLICE_X86Y65         LUT5 (Prop_lut5_I2_O)        0.043     2.392 r  i_pong_fsm/BallsxDP[1][BallYSpeed][1]_i_1/O
                         net (fo=1, routed)           0.000     2.392    i_pong_fsm/BallsxDP[1][BallYSpeed][1]_i_1_n_0
    SLICE_X86Y65         FDCE                                         r  i_pong_fsm/BallsxDP_reg[1][BallYSpeed][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         0.847     2.567    i_pong_fsm/clk_out1
    SLICE_X86Y65         FDCE                                         r  i_pong_fsm/BallsxDP_reg[1][BallYSpeed][1]/C
                         clock pessimism             -0.557     2.010    
    SLICE_X86Y65         FDCE (Hold_fdce_C_D)         0.131     2.141    i_pong_fsm/BallsxDP_reg[1][BallYSpeed][1]
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           2.392    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X4Y18     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB18_X4Y18     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X4Y2      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X4Y2      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X5Y3      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X5Y3      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X5Y4      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X5Y4      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X5Y8      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X5Y8      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.333      200.027    MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X84Y50     i_vga_controller/XCoordxDP_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X84Y50     i_vga_controller/XCoordxDP_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X84Y50     i_vga_controller/XCoordxDP_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X84Y50     i_vga_controller/XCoordxDP_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X84Y51     i_vga_controller/XCoordxDP_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X84Y51     i_vga_controller/XCoordxDP_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X84Y51     i_vga_controller/XCoordxDP_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X84Y51     i_vga_controller/XCoordxDP_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X82Y50     i_vga_controller/HCntxDP_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X83Y52     i_vga_controller/HCntxDP_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X90Y54     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X90Y54     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X90Y54     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X90Y55     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X90Y61     i_pong_fsm/BallsxDP_reg[0][BallX][10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X90Y61     i_pong_fsm/BallsxDP_reg[0][BallX][11]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         6.667       6.167      SLICE_X90Y60     i_pong_fsm/BallsxDP_reg[0][BallX][1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X91Y59     i_pong_fsm/BallsxDP_reg[0][BallX][2]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         6.667       6.167      SLICE_X90Y60     i_pong_fsm/BallsxDP_reg[0][BallX][3]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         6.667       6.167      SLICE_X90Y60     i_pong_fsm/BallsxDP_reg[0][BallX][4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.610ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.610ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.320ns  (logic 3.483ns (41.862%)  route 4.837ns (58.138%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.268ns = ( 19.602 - 13.333 ) 
    Source Clock Delay      (SCD):    6.913ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         1.782     6.913    i_pong_fsm/clk_out1
    SLICE_X91Y52         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y52         FDPE (Prop_fdpe_C_Q)         0.456     7.369 r  i_pong_fsm/PlateXxDP_reg[3]/Q
                         net (fo=27, routed)          1.782     9.150    i_pong_fsm/PlateXxDP_reg[11]_0[3]
    SLICE_X82Y59         LUT4 (Prop_lut4_I0_O)        0.124     9.274 r  i_pong_fsm/ARG_carry_i_5/O
                         net (fo=1, routed)           0.000     9.274    i_pong_fsm/ARG_carry_i_5_n_0
    SLICE_X82Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.650 r  i_pong_fsm/ARG_carry/CO[3]
                         net (fo=1, routed)           0.000     9.650    i_pong_fsm/ARG_carry_n_0
    SLICE_X82Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.973 f  i_pong_fsm/ARG_carry__0/O[1]
                         net (fo=4, routed)           0.729    10.702    i_pong_fsm/RESIZE[5]
    SLICE_X81Y62         LUT2 (Prop_lut2_I1_O)        0.306    11.008 r  i_pong_fsm/i__carry_i_8/O
                         net (fo=1, routed)           0.000    11.008    i_pong_fsm/i__carry_i_8_n_0
    SLICE_X81Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.558 r  i_pong_fsm/FsmState2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.558    i_pong_fsm/FsmState2_inferred__0/i__carry_n_0
    SLICE_X81Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.829 r  i_pong_fsm/FsmState2_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           0.644    12.473    i_pong_fsm/FsmState25_in
    SLICE_X83Y64         LUT4 (Prop_lut4_I1_O)        0.399    12.872 f  i_pong_fsm/HighscorexDP[3]_i_7/O
                         net (fo=4, routed)           0.758    13.629    i_pong_fsm/HighscorexDP[3]_i_7_n_0
    SLICE_X88Y64         LUT5 (Prop_lut5_I4_O)        0.352    13.981 r  i_pong_fsm/HighscorexDP[3]_i_6/O
                         net (fo=3, routed)           0.594    14.575    i_pong_fsm/HighscorexDP[3]_i_6_n_0
    SLICE_X89Y64         LUT6 (Prop_lut6_I5_O)        0.326    14.901 r  i_pong_fsm/HighscorexDP[3]_i_1/O
                         net (fo=4, routed)           0.332    15.233    i_pong_fsm/HighscorexDP[3]_i_1_n_0
    SLICE_X89Y65         FDPE                                         r  i_pong_fsm/HighscorexDP_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         1.540    19.602    i_pong_fsm/clk_out1
    SLICE_X89Y65         FDPE                                         r  i_pong_fsm/HighscorexDP_reg[0]/C
                         clock pessimism              0.516    20.118    
                         clock uncertainty           -0.070    20.048    
    SLICE_X89Y65         FDPE (Setup_fdpe_C_CE)      -0.205    19.843    i_pong_fsm/HighscorexDP_reg[0]
  -------------------------------------------------------------------
                         required time                         19.843    
                         arrival time                         -15.233    
  -------------------------------------------------------------------
                         slack                                  4.610    

Slack (MET) :             4.610ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.320ns  (logic 3.483ns (41.862%)  route 4.837ns (58.138%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.268ns = ( 19.602 - 13.333 ) 
    Source Clock Delay      (SCD):    6.913ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         1.782     6.913    i_pong_fsm/clk_out1
    SLICE_X91Y52         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y52         FDPE (Prop_fdpe_C_Q)         0.456     7.369 r  i_pong_fsm/PlateXxDP_reg[3]/Q
                         net (fo=27, routed)          1.782     9.150    i_pong_fsm/PlateXxDP_reg[11]_0[3]
    SLICE_X82Y59         LUT4 (Prop_lut4_I0_O)        0.124     9.274 r  i_pong_fsm/ARG_carry_i_5/O
                         net (fo=1, routed)           0.000     9.274    i_pong_fsm/ARG_carry_i_5_n_0
    SLICE_X82Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.650 r  i_pong_fsm/ARG_carry/CO[3]
                         net (fo=1, routed)           0.000     9.650    i_pong_fsm/ARG_carry_n_0
    SLICE_X82Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.973 f  i_pong_fsm/ARG_carry__0/O[1]
                         net (fo=4, routed)           0.729    10.702    i_pong_fsm/RESIZE[5]
    SLICE_X81Y62         LUT2 (Prop_lut2_I1_O)        0.306    11.008 r  i_pong_fsm/i__carry_i_8/O
                         net (fo=1, routed)           0.000    11.008    i_pong_fsm/i__carry_i_8_n_0
    SLICE_X81Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.558 r  i_pong_fsm/FsmState2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.558    i_pong_fsm/FsmState2_inferred__0/i__carry_n_0
    SLICE_X81Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.829 r  i_pong_fsm/FsmState2_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           0.644    12.473    i_pong_fsm/FsmState25_in
    SLICE_X83Y64         LUT4 (Prop_lut4_I1_O)        0.399    12.872 f  i_pong_fsm/HighscorexDP[3]_i_7/O
                         net (fo=4, routed)           0.758    13.629    i_pong_fsm/HighscorexDP[3]_i_7_n_0
    SLICE_X88Y64         LUT5 (Prop_lut5_I4_O)        0.352    13.981 r  i_pong_fsm/HighscorexDP[3]_i_6/O
                         net (fo=3, routed)           0.594    14.575    i_pong_fsm/HighscorexDP[3]_i_6_n_0
    SLICE_X89Y64         LUT6 (Prop_lut6_I5_O)        0.326    14.901 r  i_pong_fsm/HighscorexDP[3]_i_1/O
                         net (fo=4, routed)           0.332    15.233    i_pong_fsm/HighscorexDP[3]_i_1_n_0
    SLICE_X89Y65         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         1.540    19.602    i_pong_fsm/clk_out1
    SLICE_X89Y65         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[1]/C
                         clock pessimism              0.516    20.118    
                         clock uncertainty           -0.070    20.048    
    SLICE_X89Y65         FDCE (Setup_fdce_C_CE)      -0.205    19.843    i_pong_fsm/HighscorexDP_reg[1]
  -------------------------------------------------------------------
                         required time                         19.843    
                         arrival time                         -15.233    
  -------------------------------------------------------------------
                         slack                                  4.610    

Slack (MET) :             4.610ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.320ns  (logic 3.483ns (41.862%)  route 4.837ns (58.138%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.268ns = ( 19.602 - 13.333 ) 
    Source Clock Delay      (SCD):    6.913ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         1.782     6.913    i_pong_fsm/clk_out1
    SLICE_X91Y52         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y52         FDPE (Prop_fdpe_C_Q)         0.456     7.369 r  i_pong_fsm/PlateXxDP_reg[3]/Q
                         net (fo=27, routed)          1.782     9.150    i_pong_fsm/PlateXxDP_reg[11]_0[3]
    SLICE_X82Y59         LUT4 (Prop_lut4_I0_O)        0.124     9.274 r  i_pong_fsm/ARG_carry_i_5/O
                         net (fo=1, routed)           0.000     9.274    i_pong_fsm/ARG_carry_i_5_n_0
    SLICE_X82Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.650 r  i_pong_fsm/ARG_carry/CO[3]
                         net (fo=1, routed)           0.000     9.650    i_pong_fsm/ARG_carry_n_0
    SLICE_X82Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.973 f  i_pong_fsm/ARG_carry__0/O[1]
                         net (fo=4, routed)           0.729    10.702    i_pong_fsm/RESIZE[5]
    SLICE_X81Y62         LUT2 (Prop_lut2_I1_O)        0.306    11.008 r  i_pong_fsm/i__carry_i_8/O
                         net (fo=1, routed)           0.000    11.008    i_pong_fsm/i__carry_i_8_n_0
    SLICE_X81Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.558 r  i_pong_fsm/FsmState2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.558    i_pong_fsm/FsmState2_inferred__0/i__carry_n_0
    SLICE_X81Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.829 r  i_pong_fsm/FsmState2_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           0.644    12.473    i_pong_fsm/FsmState25_in
    SLICE_X83Y64         LUT4 (Prop_lut4_I1_O)        0.399    12.872 f  i_pong_fsm/HighscorexDP[3]_i_7/O
                         net (fo=4, routed)           0.758    13.629    i_pong_fsm/HighscorexDP[3]_i_7_n_0
    SLICE_X88Y64         LUT5 (Prop_lut5_I4_O)        0.352    13.981 r  i_pong_fsm/HighscorexDP[3]_i_6/O
                         net (fo=3, routed)           0.594    14.575    i_pong_fsm/HighscorexDP[3]_i_6_n_0
    SLICE_X89Y64         LUT6 (Prop_lut6_I5_O)        0.326    14.901 r  i_pong_fsm/HighscorexDP[3]_i_1/O
                         net (fo=4, routed)           0.332    15.233    i_pong_fsm/HighscorexDP[3]_i_1_n_0
    SLICE_X89Y65         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         1.540    19.602    i_pong_fsm/clk_out1
    SLICE_X89Y65         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[2]/C
                         clock pessimism              0.516    20.118    
                         clock uncertainty           -0.070    20.048    
    SLICE_X89Y65         FDCE (Setup_fdce_C_CE)      -0.205    19.843    i_pong_fsm/HighscorexDP_reg[2]
  -------------------------------------------------------------------
                         required time                         19.843    
                         arrival time                         -15.233    
  -------------------------------------------------------------------
                         slack                                  4.610    

Slack (MET) :             4.610ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.320ns  (logic 3.483ns (41.862%)  route 4.837ns (58.138%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.268ns = ( 19.602 - 13.333 ) 
    Source Clock Delay      (SCD):    6.913ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         1.782     6.913    i_pong_fsm/clk_out1
    SLICE_X91Y52         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y52         FDPE (Prop_fdpe_C_Q)         0.456     7.369 r  i_pong_fsm/PlateXxDP_reg[3]/Q
                         net (fo=27, routed)          1.782     9.150    i_pong_fsm/PlateXxDP_reg[11]_0[3]
    SLICE_X82Y59         LUT4 (Prop_lut4_I0_O)        0.124     9.274 r  i_pong_fsm/ARG_carry_i_5/O
                         net (fo=1, routed)           0.000     9.274    i_pong_fsm/ARG_carry_i_5_n_0
    SLICE_X82Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.650 r  i_pong_fsm/ARG_carry/CO[3]
                         net (fo=1, routed)           0.000     9.650    i_pong_fsm/ARG_carry_n_0
    SLICE_X82Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.973 f  i_pong_fsm/ARG_carry__0/O[1]
                         net (fo=4, routed)           0.729    10.702    i_pong_fsm/RESIZE[5]
    SLICE_X81Y62         LUT2 (Prop_lut2_I1_O)        0.306    11.008 r  i_pong_fsm/i__carry_i_8/O
                         net (fo=1, routed)           0.000    11.008    i_pong_fsm/i__carry_i_8_n_0
    SLICE_X81Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.558 r  i_pong_fsm/FsmState2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.558    i_pong_fsm/FsmState2_inferred__0/i__carry_n_0
    SLICE_X81Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.829 r  i_pong_fsm/FsmState2_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           0.644    12.473    i_pong_fsm/FsmState25_in
    SLICE_X83Y64         LUT4 (Prop_lut4_I1_O)        0.399    12.872 f  i_pong_fsm/HighscorexDP[3]_i_7/O
                         net (fo=4, routed)           0.758    13.629    i_pong_fsm/HighscorexDP[3]_i_7_n_0
    SLICE_X88Y64         LUT5 (Prop_lut5_I4_O)        0.352    13.981 r  i_pong_fsm/HighscorexDP[3]_i_6/O
                         net (fo=3, routed)           0.594    14.575    i_pong_fsm/HighscorexDP[3]_i_6_n_0
    SLICE_X89Y64         LUT6 (Prop_lut6_I5_O)        0.326    14.901 r  i_pong_fsm/HighscorexDP[3]_i_1/O
                         net (fo=4, routed)           0.332    15.233    i_pong_fsm/HighscorexDP[3]_i_1_n_0
    SLICE_X89Y65         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         1.540    19.602    i_pong_fsm/clk_out1
    SLICE_X89Y65         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[3]/C
                         clock pessimism              0.516    20.118    
                         clock uncertainty           -0.070    20.048    
    SLICE_X89Y65         FDCE (Setup_fdce_C_CE)      -0.205    19.843    i_pong_fsm/HighscorexDP_reg[3]
  -------------------------------------------------------------------
                         required time                         19.843    
                         arrival time                         -15.233    
  -------------------------------------------------------------------
                         slack                                  4.610    

Slack (MET) :             4.957ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/BallsxDP_reg[2][BallXSpeed][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.209ns  (logic 3.483ns (42.429%)  route 4.726ns (57.571%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.269ns = ( 19.603 - 13.333 ) 
    Source Clock Delay      (SCD):    6.913ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         1.782     6.913    i_pong_fsm/clk_out1
    SLICE_X91Y52         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y52         FDPE (Prop_fdpe_C_Q)         0.456     7.369 r  i_pong_fsm/PlateXxDP_reg[3]/Q
                         net (fo=27, routed)          1.782     9.150    i_pong_fsm/PlateXxDP_reg[11]_0[3]
    SLICE_X82Y59         LUT4 (Prop_lut4_I0_O)        0.124     9.274 r  i_pong_fsm/ARG_carry_i_5/O
                         net (fo=1, routed)           0.000     9.274    i_pong_fsm/ARG_carry_i_5_n_0
    SLICE_X82Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.650 r  i_pong_fsm/ARG_carry/CO[3]
                         net (fo=1, routed)           0.000     9.650    i_pong_fsm/ARG_carry_n_0
    SLICE_X82Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.973 f  i_pong_fsm/ARG_carry__0/O[1]
                         net (fo=4, routed)           0.729    10.702    i_pong_fsm/RESIZE[5]
    SLICE_X81Y62         LUT2 (Prop_lut2_I1_O)        0.306    11.008 r  i_pong_fsm/i__carry_i_8/O
                         net (fo=1, routed)           0.000    11.008    i_pong_fsm/i__carry_i_8_n_0
    SLICE_X81Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.558 r  i_pong_fsm/FsmState2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.558    i_pong_fsm/FsmState2_inferred__0/i__carry_n_0
    SLICE_X81Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.829 r  i_pong_fsm/FsmState2_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           0.644    12.473    i_pong_fsm/FsmState25_in
    SLICE_X83Y64         LUT4 (Prop_lut4_I1_O)        0.399    12.872 f  i_pong_fsm/HighscorexDP[3]_i_7/O
                         net (fo=4, routed)           0.758    13.629    i_pong_fsm/HighscorexDP[3]_i_7_n_0
    SLICE_X88Y64         LUT5 (Prop_lut5_I4_O)        0.352    13.981 r  i_pong_fsm/HighscorexDP[3]_i_6/O
                         net (fo=3, routed)           0.814    14.796    i_pong_fsm/HighscorexDP[3]_i_6_n_0
    SLICE_X84Y64         LUT6 (Prop_lut6_I1_O)        0.326    15.122 r  i_pong_fsm/BallsxDP[2][BallXSpeed][0]_i_1/O
                         net (fo=1, routed)           0.000    15.122    i_pong_fsm/BallsxDP[2][BallXSpeed][0]_i_1_n_0
    SLICE_X84Y64         FDCE                                         r  i_pong_fsm/BallsxDP_reg[2][BallXSpeed][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         1.541    19.603    i_pong_fsm/clk_out1
    SLICE_X84Y64         FDCE                                         r  i_pong_fsm/BallsxDP_reg[2][BallXSpeed][0]/C
                         clock pessimism              0.516    20.119    
                         clock uncertainty           -0.070    20.049    
    SLICE_X84Y64         FDCE (Setup_fdce_C_D)        0.029    20.078    i_pong_fsm/BallsxDP_reg[2][BallXSpeed][0]
  -------------------------------------------------------------------
                         required time                         20.078    
                         arrival time                         -15.122    
  -------------------------------------------------------------------
                         slack                                  4.957    

Slack (MET) :             4.987ns  (required time - arrival time)
  Source:                 i_pong_fsm/BallsxDP_reg[0][BallY][1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/BluexDP_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.197ns  (logic 2.847ns (34.733%)  route 5.350ns (65.267%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.351ns = ( 19.684 - 13.333 ) 
    Source Clock Delay      (SCD):    6.910ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         1.779     6.910    i_pong_fsm/clk_out1
    SLICE_X90Y60         FDPE                                         r  i_pong_fsm/BallsxDP_reg[0][BallY][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y60         FDPE (Prop_fdpe_C_Q)         0.478     7.388 f  i_pong_fsm/BallsxDP_reg[0][BallY][1]/Q
                         net (fo=7, routed)           1.169     8.556    i_pong_fsm/BallsxDP_reg[0][BallY][11]_0[1]
    SLICE_X92Y65         LUT1 (Prop_lut1_I0_O)        0.301     8.857 r  i_pong_fsm/i___0_carry_i_2/O
                         net (fo=1, routed)           0.000     8.857    i_pong_fsm/i___0_carry_i_2_n_0
    SLICE_X92Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.390 r  i_pong_fsm/BallOut_BallY_out_inferred__1/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.390    i_pong_fsm/BallOut_BallY_out_inferred__1/i___0_carry_n_0
    SLICE_X92Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.507 r  i_pong_fsm/BallOut_BallY_out_inferred__1/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.507    i_pong_fsm/BallOut_BallY_out_inferred__1/i___0_carry__0_n_0
    SLICE_X92Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.726 r  i_pong_fsm/BallOut_BallY_out_inferred__1/i___0_carry__1/O[0]
                         net (fo=1, routed)           0.474    10.200    i_vga_controller/RedxDP_reg[3]_i_55_0[0]
    SLICE_X91Y67         LUT2 (Prop_lut2_I1_O)        0.295    10.495 r  i_vga_controller/RedxDP[3]_i_126/O
                         net (fo=1, routed)           0.000    10.495    i_vga_controller/RedxDP[3]_i_126_n_0
    SLICE_X91Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.027 f  i_vga_controller/RedxDP_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           1.408    12.435    i_vga_controller/RedxDP_reg[3]_i_55_n_0
    SLICE_X89Y64         LUT5 (Prop_lut5_I0_O)        0.124    12.559 r  i_vga_controller/RedxDP[3]_i_17/O
                         net (fo=1, routed)           0.351    12.910    i_vga_controller/RedxDP[3]_i_17_n_0
    SLICE_X88Y64         LUT6 (Prop_lut6_I5_O)        0.124    13.034 r  i_vga_controller/RedxDP[3]_i_4/O
                         net (fo=12, routed)          1.949    14.982    i_vga_controller/RedxDP[3]_i_4_n_0
    SLICE_X90Y46         LUT5 (Prop_lut5_I2_O)        0.124    15.106 r  i_vga_controller/BluexDP[2]_i_1/O
                         net (fo=1, routed)           0.000    15.106    i_vga_controller/BluexDN[2]
    SLICE_X90Y46         FDCE                                         r  i_vga_controller/BluexDP_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         1.622    19.684    i_vga_controller/CLK
    SLICE_X90Y46         FDCE                                         r  i_vga_controller/BluexDP_reg[2]/C
                         clock pessimism              0.402    20.086    
                         clock uncertainty           -0.070    20.017    
    SLICE_X90Y46         FDCE (Setup_fdce_C_D)        0.077    20.094    i_vga_controller/BluexDP_reg[2]
  -------------------------------------------------------------------
                         required time                         20.094    
                         arrival time                         -15.106    
  -------------------------------------------------------------------
                         slack                                  4.987    

Slack (MET) :             5.055ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/FsmStatexDP_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.220ns  (logic 3.216ns (39.123%)  route 5.004ns (60.877%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.331ns = ( 19.665 - 13.333 ) 
    Source Clock Delay      (SCD):    6.913ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         1.782     6.913    i_pong_fsm/clk_out1
    SLICE_X91Y52         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y52         FDPE (Prop_fdpe_C_Q)         0.456     7.369 r  i_pong_fsm/PlateXxDP_reg[3]/Q
                         net (fo=27, routed)          2.006     9.375    i_pong_fsm/PlateXxDP_reg[11]_0[3]
    SLICE_X87Y62         LUT4 (Prop_lut4_I0_O)        0.124     9.499 r  i_pong_fsm/i__carry_i_5__10/O
                         net (fo=1, routed)           0.000     9.499    i_pong_fsm/i__carry_i_5__10_n_0
    SLICE_X87Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.900 r  i_pong_fsm/ARG_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.900    i_pong_fsm/ARG_inferred__3/i__carry_n_0
    SLICE_X87Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.234 f  i_pong_fsm/ARG_inferred__3/i__carry__0/O[1]
                         net (fo=4, routed)           0.681    10.915    i_pong_fsm/ARG_inferred__3/i__carry__0_n_6
    SLICE_X86Y63         LUT2 (Prop_lut2_I1_O)        0.303    11.218 r  i_pong_fsm/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000    11.218    i_pong_fsm/i__carry_i_8__1_n_0
    SLICE_X86Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.751 r  i_pong_fsm/FsmState2_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.751    i_pong_fsm/FsmState2_inferred__4/i__carry_n_0
    SLICE_X86Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.005 f  i_pong_fsm/FsmState2_inferred__4/i__carry__0/CO[0]
                         net (fo=2, routed)           0.553    12.558    i_pong_fsm/FsmState216_in
    SLICE_X85Y65         LUT3 (Prop_lut3_I1_O)        0.361    12.919 r  i_pong_fsm/FsmStatexDP[1]_i_3/O
                         net (fo=3, routed)           1.147    14.066    i_pong_fsm/FsmStatexDP[1]_i_3_n_0
    SLICE_X93Y63         LUT6 (Prop_lut6_I0_O)        0.326    14.392 r  i_pong_fsm/FsmStatexDP[0]_i_2/O
                         net (fo=1, routed)           0.617    15.009    i_pong_fsm/FsmStatexDP[0]_i_2_n_0
    SLICE_X94Y63         LUT4 (Prop_lut4_I1_O)        0.124    15.133 r  i_pong_fsm/FsmStatexDP[0]_i_1/O
                         net (fo=1, routed)           0.000    15.133    i_pong_fsm/FsmStatexDP[0]_i_1_n_0
    SLICE_X94Y63         FDCE                                         r  i_pong_fsm/FsmStatexDP_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         1.603    19.665    i_pong_fsm/clk_out1
    SLICE_X94Y63         FDCE                                         r  i_pong_fsm/FsmStatexDP_reg[0]/C
                         clock pessimism              0.516    20.181    
                         clock uncertainty           -0.070    20.111    
    SLICE_X94Y63         FDCE (Setup_fdce_C_D)        0.077    20.188    i_pong_fsm/FsmStatexDP_reg[0]
  -------------------------------------------------------------------
                         required time                         20.188    
                         arrival time                         -15.133    
  -------------------------------------------------------------------
                         slack                                  5.055    

Slack (MET) :             5.068ns  (required time - arrival time)
  Source:                 i_pong_fsm/BallsxDP_reg[0][BallY][1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/GreenxDP_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.071ns  (logic 2.847ns (35.275%)  route 5.224ns (64.725%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.352ns = ( 19.685 - 13.333 ) 
    Source Clock Delay      (SCD):    6.910ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         1.779     6.910    i_pong_fsm/clk_out1
    SLICE_X90Y60         FDPE                                         r  i_pong_fsm/BallsxDP_reg[0][BallY][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y60         FDPE (Prop_fdpe_C_Q)         0.478     7.388 f  i_pong_fsm/BallsxDP_reg[0][BallY][1]/Q
                         net (fo=7, routed)           1.169     8.556    i_pong_fsm/BallsxDP_reg[0][BallY][11]_0[1]
    SLICE_X92Y65         LUT1 (Prop_lut1_I0_O)        0.301     8.857 r  i_pong_fsm/i___0_carry_i_2/O
                         net (fo=1, routed)           0.000     8.857    i_pong_fsm/i___0_carry_i_2_n_0
    SLICE_X92Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.390 r  i_pong_fsm/BallOut_BallY_out_inferred__1/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.390    i_pong_fsm/BallOut_BallY_out_inferred__1/i___0_carry_n_0
    SLICE_X92Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.507 r  i_pong_fsm/BallOut_BallY_out_inferred__1/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.507    i_pong_fsm/BallOut_BallY_out_inferred__1/i___0_carry__0_n_0
    SLICE_X92Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.726 r  i_pong_fsm/BallOut_BallY_out_inferred__1/i___0_carry__1/O[0]
                         net (fo=1, routed)           0.474    10.200    i_vga_controller/RedxDP_reg[3]_i_55_0[0]
    SLICE_X91Y67         LUT2 (Prop_lut2_I1_O)        0.295    10.495 r  i_vga_controller/RedxDP[3]_i_126/O
                         net (fo=1, routed)           0.000    10.495    i_vga_controller/RedxDP[3]_i_126_n_0
    SLICE_X91Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.027 f  i_vga_controller/RedxDP_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           1.408    12.435    i_vga_controller/RedxDP_reg[3]_i_55_n_0
    SLICE_X89Y64         LUT5 (Prop_lut5_I0_O)        0.124    12.559 r  i_vga_controller/RedxDP[3]_i_17/O
                         net (fo=1, routed)           0.351    12.910    i_vga_controller/RedxDP[3]_i_17_n_0
    SLICE_X88Y64         LUT6 (Prop_lut6_I5_O)        0.124    13.034 r  i_vga_controller/RedxDP[3]_i_4/O
                         net (fo=12, routed)          1.823    14.856    i_vga_controller/RedxDP[3]_i_4_n_0
    SLICE_X91Y48         LUT5 (Prop_lut5_I2_O)        0.124    14.980 r  i_vga_controller/GreenxDP[1]_i_1/O
                         net (fo=1, routed)           0.000    14.980    i_vga_controller/GreenxDN[1]
    SLICE_X91Y48         FDCE                                         r  i_vga_controller/GreenxDP_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         1.623    19.685    i_vga_controller/CLK
    SLICE_X91Y48         FDCE                                         r  i_vga_controller/GreenxDP_reg[1]/C
                         clock pessimism              0.402    20.087    
                         clock uncertainty           -0.070    20.018    
    SLICE_X91Y48         FDCE (Setup_fdce_C_D)        0.031    20.049    i_vga_controller/GreenxDP_reg[1]
  -------------------------------------------------------------------
                         required time                         20.049    
                         arrival time                         -14.980    
  -------------------------------------------------------------------
                         slack                                  5.068    

Slack (MET) :             5.068ns  (required time - arrival time)
  Source:                 i_pong_fsm/BallsxDP_reg[0][BallY][1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/BluexDP_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.069ns  (logic 2.847ns (35.284%)  route 5.222ns (64.716%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.352ns = ( 19.685 - 13.333 ) 
    Source Clock Delay      (SCD):    6.910ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         1.779     6.910    i_pong_fsm/clk_out1
    SLICE_X90Y60         FDPE                                         r  i_pong_fsm/BallsxDP_reg[0][BallY][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y60         FDPE (Prop_fdpe_C_Q)         0.478     7.388 f  i_pong_fsm/BallsxDP_reg[0][BallY][1]/Q
                         net (fo=7, routed)           1.169     8.556    i_pong_fsm/BallsxDP_reg[0][BallY][11]_0[1]
    SLICE_X92Y65         LUT1 (Prop_lut1_I0_O)        0.301     8.857 r  i_pong_fsm/i___0_carry_i_2/O
                         net (fo=1, routed)           0.000     8.857    i_pong_fsm/i___0_carry_i_2_n_0
    SLICE_X92Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.390 r  i_pong_fsm/BallOut_BallY_out_inferred__1/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.390    i_pong_fsm/BallOut_BallY_out_inferred__1/i___0_carry_n_0
    SLICE_X92Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.507 r  i_pong_fsm/BallOut_BallY_out_inferred__1/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.507    i_pong_fsm/BallOut_BallY_out_inferred__1/i___0_carry__0_n_0
    SLICE_X92Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.726 r  i_pong_fsm/BallOut_BallY_out_inferred__1/i___0_carry__1/O[0]
                         net (fo=1, routed)           0.474    10.200    i_vga_controller/RedxDP_reg[3]_i_55_0[0]
    SLICE_X91Y67         LUT2 (Prop_lut2_I1_O)        0.295    10.495 r  i_vga_controller/RedxDP[3]_i_126/O
                         net (fo=1, routed)           0.000    10.495    i_vga_controller/RedxDP[3]_i_126_n_0
    SLICE_X91Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.027 f  i_vga_controller/RedxDP_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           1.408    12.435    i_vga_controller/RedxDP_reg[3]_i_55_n_0
    SLICE_X89Y64         LUT5 (Prop_lut5_I0_O)        0.124    12.559 r  i_vga_controller/RedxDP[3]_i_17/O
                         net (fo=1, routed)           0.351    12.910    i_vga_controller/RedxDP[3]_i_17_n_0
    SLICE_X88Y64         LUT6 (Prop_lut6_I5_O)        0.124    13.034 r  i_vga_controller/RedxDP[3]_i_4/O
                         net (fo=12, routed)          1.821    14.854    i_vga_controller/RedxDP[3]_i_4_n_0
    SLICE_X91Y48         LUT5 (Prop_lut5_I2_O)        0.124    14.978 r  i_vga_controller/BluexDP[3]_i_1/O
                         net (fo=1, routed)           0.000    14.978    i_vga_controller/BluexDN[3]
    SLICE_X91Y48         FDCE                                         r  i_vga_controller/BluexDP_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         1.623    19.685    i_vga_controller/CLK
    SLICE_X91Y48         FDCE                                         r  i_vga_controller/BluexDP_reg[3]/C
                         clock pessimism              0.402    20.087    
                         clock uncertainty           -0.070    20.018    
    SLICE_X91Y48         FDCE (Setup_fdce_C_D)        0.029    20.047    i_vga_controller/BluexDP_reg[3]
  -------------------------------------------------------------------
                         required time                         20.047    
                         arrival time                         -14.978    
  -------------------------------------------------------------------
                         slack                                  5.068    

Slack (MET) :             5.189ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/BallsxDP_reg[0][BallYSpeed][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.844ns  (logic 3.056ns (38.958%)  route 4.788ns (61.042%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.329ns = ( 19.663 - 13.333 ) 
    Source Clock Delay      (SCD):    6.853ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         1.722     6.853    i_pong_fsm/clk_out1
    SLICE_X88Y53         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y53         FDPE (Prop_fdpe_C_Q)         0.456     7.309 r  i_pong_fsm/PlateXxDP_reg[2]/Q
                         net (fo=20, routed)          1.302     8.611    i_pong_fsm/PlateXxDP_reg[11]_0[2]
    SLICE_X90Y56         LUT4 (Prop_lut4_I2_O)        0.124     8.735 r  i_pong_fsm/i__carry_i_4__14/O
                         net (fo=1, routed)           0.000     8.735    i_pong_fsm/i__carry_i_4__14_n_0
    SLICE_X90Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.111 r  i_pong_fsm/ARG_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.111    i_pong_fsm/ARG_inferred__1/i__carry_n_0
    SLICE_X90Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.434 f  i_pong_fsm/ARG_inferred__1/i__carry__0/O[1]
                         net (fo=4, routed)           0.751    10.185    i_pong_fsm/ARG_inferred__1/i__carry__0_n_6
    SLICE_X93Y57         LUT2 (Prop_lut2_I1_O)        0.306    10.491 r  i_pong_fsm/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000    10.491    i_pong_fsm/i__carry_i_8__0_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.041 r  i_pong_fsm/FsmState2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.041    i_pong_fsm/FsmState2_inferred__2/i__carry_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.312 r  i_pong_fsm/FsmState2_inferred__2/i__carry__0/CO[0]
                         net (fo=4, routed)           1.026    12.338    i_pong_fsm/FsmState228_in
    SLICE_X91Y63         LUT4 (Prop_lut4_I1_O)        0.373    12.711 f  i_pong_fsm/HighscorexDP[3]_i_5/O
                         net (fo=5, routed)           0.326    13.036    i_pong_fsm/HighscorexDP[3]_i_5_n_0
    SLICE_X90Y64         LUT6 (Prop_lut6_I0_O)        0.124    13.160 r  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2/O
                         net (fo=2, routed)           0.860    14.020    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2_n_0
    SLICE_X90Y62         LUT5 (Prop_lut5_I3_O)        0.153    14.173 r  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_1/O
                         net (fo=1, routed)           0.524    14.697    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_1_n_0
    SLICE_X90Y62         FDCE                                         r  i_pong_fsm/BallsxDP_reg[0][BallYSpeed][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         1.601    19.663    i_pong_fsm/clk_out1
    SLICE_X90Y62         FDCE                                         r  i_pong_fsm/BallsxDP_reg[0][BallYSpeed][1]/C
                         clock pessimism              0.516    20.179    
                         clock uncertainty           -0.070    20.109    
    SLICE_X90Y62         FDCE (Setup_fdce_C_D)       -0.223    19.886    i_pong_fsm/BallsxDP_reg[0][BallYSpeed][1]
  -------------------------------------------------------------------
                         required time                         19.886    
                         arrival time                         -14.697    
  -------------------------------------------------------------------
                         slack                                  5.189    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 i_vga_controller/XCoordxDP_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.168%)  route 0.326ns (69.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    2.015ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         0.584     2.015    i_vga_controller/CLK
    SLICE_X84Y50         FDCE                                         r  i_vga_controller/XCoordxDP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y50         FDCE (Prop_fdce_C_Q)         0.141     2.156 r  i_vga_controller/XCoordxDP_reg[4]/Q
                         net (fo=37, routed)          0.326     2.483    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[2]
    RAMB36_X4Y10         RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         0.919     2.640    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X4Y10         RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.523     2.117    
                         clock uncertainty            0.070     2.186    
    RAMB36_X4Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183     2.369    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.369    
                         arrival time                           2.483    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 i_vga_controller/XCoordxDP_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.165%)  route 0.326ns (69.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    2.015ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         0.584     2.015    i_vga_controller/CLK
    SLICE_X84Y50         FDCE                                         r  i_vga_controller/XCoordxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y50         FDCE (Prop_fdce_C_Q)         0.141     2.156 r  i_vga_controller/XCoordxDP_reg[3]/Q
                         net (fo=37, routed)          0.326     2.483    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[1]
    RAMB36_X4Y10         RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         0.919     2.640    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X4Y10         RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.523     2.117    
                         clock uncertainty            0.070     2.186    
    RAMB36_X4Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.183     2.369    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.369    
                         arrival time                           2.483    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 i_vga_controller/XCoordxDP_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.899%)  route 0.331ns (70.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    2.015ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         0.584     2.015    i_vga_controller/CLK
    SLICE_X84Y50         FDCE                                         r  i_vga_controller/XCoordxDP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y50         FDCE (Prop_fdce_C_Q)         0.141     2.156 r  i_vga_controller/XCoordxDP_reg[2]/Q
                         net (fo=37, routed)          0.331     2.487    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[0]
    RAMB36_X4Y10         RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         0.919     2.640    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X4Y10         RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.523     2.117    
                         clock uncertainty            0.070     2.186    
    RAMB36_X4Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                      0.183     2.369    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.369    
                         arrival time                           2.487    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 i_vga_controller/VCntxDP_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VSEdgexSN_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.226ns (62.366%)  route 0.136ns (37.634%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.572ns
    Source Clock Delay      (SCD):    2.014ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         0.583     2.014    i_vga_controller/CLK
    SLICE_X80Y53         FDCE                                         r  i_vga_controller/VCntxDP_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y53         FDCE (Prop_fdce_C_Q)         0.128     2.142 f  i_vga_controller/VCntxDP_reg[5]/Q
                         net (fo=6, routed)           0.136     2.279    i_vga_controller/VCntxDP_reg_n_0_[5]
    SLICE_X83Y53         LUT6 (Prop_lut6_I1_O)        0.098     2.377 r  i_vga_controller/VSEdgexSN_i_1/O
                         net (fo=1, routed)           0.000     2.377    i_vga_controller/VSEdgexSN
    SLICE_X83Y53         FDCE                                         r  i_vga_controller/VSEdgexSN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         0.852     2.572    i_vga_controller/CLK
    SLICE_X83Y53         FDCE                                         r  i_vga_controller/VSEdgexSN_reg/C
                         clock pessimism             -0.523     2.049    
                         clock uncertainty            0.070     2.119    
    SLICE_X83Y53         FDCE (Hold_fdce_C_D)         0.091     2.210    i_vga_controller/VSEdgexSN_reg
  -------------------------------------------------------------------
                         required time                         -2.210    
                         arrival time                           2.377    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 i_vga_controller/VCntxDP_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VSyncxDP_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.777%)  route 0.180ns (49.223%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.572ns
    Source Clock Delay      (SCD):    2.014ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         0.583     2.014    i_vga_controller/CLK
    SLICE_X80Y53         FDCE                                         r  i_vga_controller/VCntxDP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y53         FDCE (Prop_fdce_C_Q)         0.141     2.155 r  i_vga_controller/VCntxDP_reg[2]/Q
                         net (fo=7, routed)           0.180     2.335    i_vga_controller/VCntxDP_reg_n_0_[2]
    SLICE_X83Y54         LUT6 (Prop_lut6_I3_O)        0.045     2.380 r  i_vga_controller/VSyncxDP_i_1/O
                         net (fo=1, routed)           0.000     2.380    i_vga_controller/VSyncxDP_i_1_n_0
    SLICE_X83Y54         FDCE                                         r  i_vga_controller/VSyncxDP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         0.852     2.572    i_vga_controller/CLK
    SLICE_X83Y54         FDCE                                         r  i_vga_controller/VSyncxDP_reg/C
                         clock pessimism             -0.523     2.049    
                         clock uncertainty            0.070     2.119    
    SLICE_X83Y54         FDCE (Hold_fdce_C_D)         0.091     2.210    i_vga_controller/VSyncxDP_reg
  -------------------------------------------------------------------
                         required time                         -2.210    
                         arrival time                           2.380    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 i_pong_fsm/BallsxDP_reg[2][BallYSpeed][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/BallsxDP_reg[2][BallYSpeed][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.566ns
    Source Clock Delay      (SCD):    2.010ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         0.579     2.010    i_pong_fsm/clk_out1
    SLICE_X81Y65         FDCE                                         r  i_pong_fsm/BallsxDP_reg[2][BallYSpeed][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y65         FDCE (Prop_fdce_C_Q)         0.141     2.151 r  i_pong_fsm/BallsxDP_reg[2][BallYSpeed][0]/Q
                         net (fo=3, routed)           0.167     2.318    i_pong_fsm/BallsxDP_reg[2][BallYSpeed_n_0_][0]
    SLICE_X81Y65         LUT4 (Prop_lut4_I0_O)        0.042     2.360 r  i_pong_fsm/BallsxDP[2][BallYSpeed][1]_i_1/O
                         net (fo=1, routed)           0.000     2.360    i_pong_fsm/BallsxDP[2][BallYSpeed][1]_i_1_n_0
    SLICE_X81Y65         FDCE                                         r  i_pong_fsm/BallsxDP_reg[2][BallYSpeed][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         0.846     2.566    i_pong_fsm/clk_out1
    SLICE_X81Y65         FDCE                                         r  i_pong_fsm/BallsxDP_reg[2][BallYSpeed][1]/C
                         clock pessimism             -0.556     2.010    
                         clock uncertainty            0.070     2.080    
    SLICE_X81Y65         FDCE (Hold_fdce_C_D)         0.107     2.187    i_pong_fsm/BallsxDP_reg[2][BallYSpeed][1]
  -------------------------------------------------------------------
                         required time                         -2.187    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 i_vga_controller/VCntxDP_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/YCoordxDP_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.252ns (60.476%)  route 0.165ns (39.524%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.572ns
    Source Clock Delay      (SCD):    2.014ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         0.583     2.014    i_vga_controller/CLK
    SLICE_X80Y55         FDCE                                         r  i_vga_controller/VCntxDP_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y55         FDCE (Prop_fdce_C_Q)         0.141     2.155 f  i_vga_controller/VCntxDP_reg[10]/Q
                         net (fo=6, routed)           0.165     2.320    i_vga_controller/VCntxDP_reg_n_0_[10]
    SLICE_X82Y55         LUT1 (Prop_lut1_I0_O)        0.045     2.365 r  i_vga_controller/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     2.365    i_vga_controller/i__carry__1_i_2_n_0
    SLICE_X82Y55         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.431 r  i_vga_controller/minusOp_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.000     2.431    i_vga_controller/minusOp_inferred__0/i__carry__1_n_6
    SLICE_X82Y55         FDCE                                         r  i_vga_controller/YCoordxDP_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         0.852     2.572    i_vga_controller/CLK
    SLICE_X82Y55         FDCE                                         r  i_vga_controller/YCoordxDP_reg[10]/C
                         clock pessimism             -0.523     2.049    
                         clock uncertainty            0.070     2.119    
    SLICE_X82Y55         FDCE (Hold_fdce_C_D)         0.134     2.253    i_vga_controller/YCoordxDP_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.253    
                         arrival time                           2.431    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 i_pong_fsm/HighscorexDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.666%)  route 0.154ns (45.334%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.567ns
    Source Clock Delay      (SCD):    2.010ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         0.579     2.010    i_pong_fsm/clk_out1
    SLICE_X89Y65         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y65         FDCE (Prop_fdce_C_Q)         0.141     2.151 r  i_pong_fsm/HighscorexDP_reg[1]/Q
                         net (fo=4, routed)           0.154     2.305    i_pong_fsm/HighscorexDP[1]
    SLICE_X89Y65         LUT6 (Prop_lut6_I1_O)        0.045     2.350 r  i_pong_fsm/HighscorexDP[3]_i_2/O
                         net (fo=1, routed)           0.000     2.350    i_pong_fsm/HighscorexDN[3]
    SLICE_X89Y65         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         0.847     2.567    i_pong_fsm/clk_out1
    SLICE_X89Y65         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[3]/C
                         clock pessimism             -0.557     2.010    
                         clock uncertainty            0.070     2.080    
    SLICE_X89Y65         FDCE (Hold_fdce_C_D)         0.092     2.172    i_pong_fsm/HighscorexDP_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.172    
                         arrival time                           2.350    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 i_pong_fsm/BallsxDP_reg[2][IsActive][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/BallsxDP_reg[2][IsActive][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.568%)  route 0.155ns (45.432%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.566ns
    Source Clock Delay      (SCD):    2.010ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         0.579     2.010    i_pong_fsm/clk_out1
    SLICE_X85Y65         FDCE                                         r  i_pong_fsm/BallsxDP_reg[2][IsActive][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y65         FDCE (Prop_fdce_C_Q)         0.141     2.151 r  i_pong_fsm/BallsxDP_reg[2][IsActive][0]/Q
                         net (fo=2, routed)           0.155     2.306    i_pong_fsm/BallsxD[2][IsActive][0]
    SLICE_X85Y65         LUT3 (Prop_lut3_I2_O)        0.045     2.351 r  i_pong_fsm/BallsxDP[2][IsActive][0]_i_1/O
                         net (fo=1, routed)           0.000     2.351    i_pong_fsm/BallsxDP[2][IsActive][0]_i_1_n_0
    SLICE_X85Y65         FDCE                                         r  i_pong_fsm/BallsxDP_reg[2][IsActive][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         0.846     2.566    i_pong_fsm/clk_out1
    SLICE_X85Y65         FDCE                                         r  i_pong_fsm/BallsxDP_reg[2][IsActive][0]/C
                         clock pessimism             -0.556     2.010    
                         clock uncertainty            0.070     2.080    
    SLICE_X85Y65         FDCE (Hold_fdce_C_D)         0.092     2.172    i_pong_fsm/BallsxDP_reg[2][IsActive][0]
  -------------------------------------------------------------------
                         required time                         -2.172    
                         arrival time                           2.351    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 i_pong_fsm/BallsxDP_reg[1][BallYSpeed][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/BallsxDP_reg[1][BallYSpeed][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.567ns
    Source Clock Delay      (SCD):    2.010ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         0.579     2.010    i_pong_fsm/clk_out1
    SLICE_X86Y65         FDCE                                         r  i_pong_fsm/BallsxDP_reg[1][BallYSpeed][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y65         FDCE (Prop_fdce_C_Q)         0.164     2.174 r  i_pong_fsm/BallsxDP_reg[1][BallYSpeed][0]/Q
                         net (fo=3, routed)           0.175     2.349    i_pong_fsm/BallsxDP_reg[1][BallYSpeed_n_0_][0]
    SLICE_X86Y65         LUT5 (Prop_lut5_I2_O)        0.043     2.392 r  i_pong_fsm/BallsxDP[1][BallYSpeed][1]_i_1/O
                         net (fo=1, routed)           0.000     2.392    i_pong_fsm/BallsxDP[1][BallYSpeed][1]_i_1_n_0
    SLICE_X86Y65         FDCE                                         r  i_pong_fsm/BallsxDP_reg[1][BallYSpeed][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         0.847     2.567    i_pong_fsm/clk_out1
    SLICE_X86Y65         FDCE                                         r  i_pong_fsm/BallsxDP_reg[1][BallYSpeed][1]/C
                         clock pessimism             -0.557     2.010    
                         clock uncertainty            0.070     2.080    
    SLICE_X86Y65         FDCE (Hold_fdce_C_D)         0.131     2.211    i_pong_fsm/BallsxDP_reg[1][BallYSpeed][1]
  -------------------------------------------------------------------
                         required time                         -2.211    
                         arrival time                           2.392    
  -------------------------------------------------------------------
                         slack                                  0.182    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.610ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.610ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.320ns  (logic 3.483ns (41.862%)  route 4.837ns (58.138%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.268ns = ( 19.602 - 13.333 ) 
    Source Clock Delay      (SCD):    6.913ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         1.782     6.913    i_pong_fsm/clk_out1
    SLICE_X91Y52         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y52         FDPE (Prop_fdpe_C_Q)         0.456     7.369 r  i_pong_fsm/PlateXxDP_reg[3]/Q
                         net (fo=27, routed)          1.782     9.150    i_pong_fsm/PlateXxDP_reg[11]_0[3]
    SLICE_X82Y59         LUT4 (Prop_lut4_I0_O)        0.124     9.274 r  i_pong_fsm/ARG_carry_i_5/O
                         net (fo=1, routed)           0.000     9.274    i_pong_fsm/ARG_carry_i_5_n_0
    SLICE_X82Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.650 r  i_pong_fsm/ARG_carry/CO[3]
                         net (fo=1, routed)           0.000     9.650    i_pong_fsm/ARG_carry_n_0
    SLICE_X82Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.973 f  i_pong_fsm/ARG_carry__0/O[1]
                         net (fo=4, routed)           0.729    10.702    i_pong_fsm/RESIZE[5]
    SLICE_X81Y62         LUT2 (Prop_lut2_I1_O)        0.306    11.008 r  i_pong_fsm/i__carry_i_8/O
                         net (fo=1, routed)           0.000    11.008    i_pong_fsm/i__carry_i_8_n_0
    SLICE_X81Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.558 r  i_pong_fsm/FsmState2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.558    i_pong_fsm/FsmState2_inferred__0/i__carry_n_0
    SLICE_X81Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.829 r  i_pong_fsm/FsmState2_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           0.644    12.473    i_pong_fsm/FsmState25_in
    SLICE_X83Y64         LUT4 (Prop_lut4_I1_O)        0.399    12.872 f  i_pong_fsm/HighscorexDP[3]_i_7/O
                         net (fo=4, routed)           0.758    13.629    i_pong_fsm/HighscorexDP[3]_i_7_n_0
    SLICE_X88Y64         LUT5 (Prop_lut5_I4_O)        0.352    13.981 r  i_pong_fsm/HighscorexDP[3]_i_6/O
                         net (fo=3, routed)           0.594    14.575    i_pong_fsm/HighscorexDP[3]_i_6_n_0
    SLICE_X89Y64         LUT6 (Prop_lut6_I5_O)        0.326    14.901 r  i_pong_fsm/HighscorexDP[3]_i_1/O
                         net (fo=4, routed)           0.332    15.233    i_pong_fsm/HighscorexDP[3]_i_1_n_0
    SLICE_X89Y65         FDPE                                         r  i_pong_fsm/HighscorexDP_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         1.540    19.602    i_pong_fsm/clk_out1
    SLICE_X89Y65         FDPE                                         r  i_pong_fsm/HighscorexDP_reg[0]/C
                         clock pessimism              0.516    20.118    
                         clock uncertainty           -0.070    20.048    
    SLICE_X89Y65         FDPE (Setup_fdpe_C_CE)      -0.205    19.843    i_pong_fsm/HighscorexDP_reg[0]
  -------------------------------------------------------------------
                         required time                         19.843    
                         arrival time                         -15.233    
  -------------------------------------------------------------------
                         slack                                  4.610    

Slack (MET) :             4.610ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.320ns  (logic 3.483ns (41.862%)  route 4.837ns (58.138%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.268ns = ( 19.602 - 13.333 ) 
    Source Clock Delay      (SCD):    6.913ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         1.782     6.913    i_pong_fsm/clk_out1
    SLICE_X91Y52         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y52         FDPE (Prop_fdpe_C_Q)         0.456     7.369 r  i_pong_fsm/PlateXxDP_reg[3]/Q
                         net (fo=27, routed)          1.782     9.150    i_pong_fsm/PlateXxDP_reg[11]_0[3]
    SLICE_X82Y59         LUT4 (Prop_lut4_I0_O)        0.124     9.274 r  i_pong_fsm/ARG_carry_i_5/O
                         net (fo=1, routed)           0.000     9.274    i_pong_fsm/ARG_carry_i_5_n_0
    SLICE_X82Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.650 r  i_pong_fsm/ARG_carry/CO[3]
                         net (fo=1, routed)           0.000     9.650    i_pong_fsm/ARG_carry_n_0
    SLICE_X82Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.973 f  i_pong_fsm/ARG_carry__0/O[1]
                         net (fo=4, routed)           0.729    10.702    i_pong_fsm/RESIZE[5]
    SLICE_X81Y62         LUT2 (Prop_lut2_I1_O)        0.306    11.008 r  i_pong_fsm/i__carry_i_8/O
                         net (fo=1, routed)           0.000    11.008    i_pong_fsm/i__carry_i_8_n_0
    SLICE_X81Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.558 r  i_pong_fsm/FsmState2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.558    i_pong_fsm/FsmState2_inferred__0/i__carry_n_0
    SLICE_X81Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.829 r  i_pong_fsm/FsmState2_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           0.644    12.473    i_pong_fsm/FsmState25_in
    SLICE_X83Y64         LUT4 (Prop_lut4_I1_O)        0.399    12.872 f  i_pong_fsm/HighscorexDP[3]_i_7/O
                         net (fo=4, routed)           0.758    13.629    i_pong_fsm/HighscorexDP[3]_i_7_n_0
    SLICE_X88Y64         LUT5 (Prop_lut5_I4_O)        0.352    13.981 r  i_pong_fsm/HighscorexDP[3]_i_6/O
                         net (fo=3, routed)           0.594    14.575    i_pong_fsm/HighscorexDP[3]_i_6_n_0
    SLICE_X89Y64         LUT6 (Prop_lut6_I5_O)        0.326    14.901 r  i_pong_fsm/HighscorexDP[3]_i_1/O
                         net (fo=4, routed)           0.332    15.233    i_pong_fsm/HighscorexDP[3]_i_1_n_0
    SLICE_X89Y65         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         1.540    19.602    i_pong_fsm/clk_out1
    SLICE_X89Y65         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[1]/C
                         clock pessimism              0.516    20.118    
                         clock uncertainty           -0.070    20.048    
    SLICE_X89Y65         FDCE (Setup_fdce_C_CE)      -0.205    19.843    i_pong_fsm/HighscorexDP_reg[1]
  -------------------------------------------------------------------
                         required time                         19.843    
                         arrival time                         -15.233    
  -------------------------------------------------------------------
                         slack                                  4.610    

Slack (MET) :             4.610ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.320ns  (logic 3.483ns (41.862%)  route 4.837ns (58.138%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.268ns = ( 19.602 - 13.333 ) 
    Source Clock Delay      (SCD):    6.913ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         1.782     6.913    i_pong_fsm/clk_out1
    SLICE_X91Y52         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y52         FDPE (Prop_fdpe_C_Q)         0.456     7.369 r  i_pong_fsm/PlateXxDP_reg[3]/Q
                         net (fo=27, routed)          1.782     9.150    i_pong_fsm/PlateXxDP_reg[11]_0[3]
    SLICE_X82Y59         LUT4 (Prop_lut4_I0_O)        0.124     9.274 r  i_pong_fsm/ARG_carry_i_5/O
                         net (fo=1, routed)           0.000     9.274    i_pong_fsm/ARG_carry_i_5_n_0
    SLICE_X82Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.650 r  i_pong_fsm/ARG_carry/CO[3]
                         net (fo=1, routed)           0.000     9.650    i_pong_fsm/ARG_carry_n_0
    SLICE_X82Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.973 f  i_pong_fsm/ARG_carry__0/O[1]
                         net (fo=4, routed)           0.729    10.702    i_pong_fsm/RESIZE[5]
    SLICE_X81Y62         LUT2 (Prop_lut2_I1_O)        0.306    11.008 r  i_pong_fsm/i__carry_i_8/O
                         net (fo=1, routed)           0.000    11.008    i_pong_fsm/i__carry_i_8_n_0
    SLICE_X81Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.558 r  i_pong_fsm/FsmState2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.558    i_pong_fsm/FsmState2_inferred__0/i__carry_n_0
    SLICE_X81Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.829 r  i_pong_fsm/FsmState2_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           0.644    12.473    i_pong_fsm/FsmState25_in
    SLICE_X83Y64         LUT4 (Prop_lut4_I1_O)        0.399    12.872 f  i_pong_fsm/HighscorexDP[3]_i_7/O
                         net (fo=4, routed)           0.758    13.629    i_pong_fsm/HighscorexDP[3]_i_7_n_0
    SLICE_X88Y64         LUT5 (Prop_lut5_I4_O)        0.352    13.981 r  i_pong_fsm/HighscorexDP[3]_i_6/O
                         net (fo=3, routed)           0.594    14.575    i_pong_fsm/HighscorexDP[3]_i_6_n_0
    SLICE_X89Y64         LUT6 (Prop_lut6_I5_O)        0.326    14.901 r  i_pong_fsm/HighscorexDP[3]_i_1/O
                         net (fo=4, routed)           0.332    15.233    i_pong_fsm/HighscorexDP[3]_i_1_n_0
    SLICE_X89Y65         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         1.540    19.602    i_pong_fsm/clk_out1
    SLICE_X89Y65         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[2]/C
                         clock pessimism              0.516    20.118    
                         clock uncertainty           -0.070    20.048    
    SLICE_X89Y65         FDCE (Setup_fdce_C_CE)      -0.205    19.843    i_pong_fsm/HighscorexDP_reg[2]
  -------------------------------------------------------------------
                         required time                         19.843    
                         arrival time                         -15.233    
  -------------------------------------------------------------------
                         slack                                  4.610    

Slack (MET) :             4.610ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.320ns  (logic 3.483ns (41.862%)  route 4.837ns (58.138%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.268ns = ( 19.602 - 13.333 ) 
    Source Clock Delay      (SCD):    6.913ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         1.782     6.913    i_pong_fsm/clk_out1
    SLICE_X91Y52         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y52         FDPE (Prop_fdpe_C_Q)         0.456     7.369 r  i_pong_fsm/PlateXxDP_reg[3]/Q
                         net (fo=27, routed)          1.782     9.150    i_pong_fsm/PlateXxDP_reg[11]_0[3]
    SLICE_X82Y59         LUT4 (Prop_lut4_I0_O)        0.124     9.274 r  i_pong_fsm/ARG_carry_i_5/O
                         net (fo=1, routed)           0.000     9.274    i_pong_fsm/ARG_carry_i_5_n_0
    SLICE_X82Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.650 r  i_pong_fsm/ARG_carry/CO[3]
                         net (fo=1, routed)           0.000     9.650    i_pong_fsm/ARG_carry_n_0
    SLICE_X82Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.973 f  i_pong_fsm/ARG_carry__0/O[1]
                         net (fo=4, routed)           0.729    10.702    i_pong_fsm/RESIZE[5]
    SLICE_X81Y62         LUT2 (Prop_lut2_I1_O)        0.306    11.008 r  i_pong_fsm/i__carry_i_8/O
                         net (fo=1, routed)           0.000    11.008    i_pong_fsm/i__carry_i_8_n_0
    SLICE_X81Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.558 r  i_pong_fsm/FsmState2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.558    i_pong_fsm/FsmState2_inferred__0/i__carry_n_0
    SLICE_X81Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.829 r  i_pong_fsm/FsmState2_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           0.644    12.473    i_pong_fsm/FsmState25_in
    SLICE_X83Y64         LUT4 (Prop_lut4_I1_O)        0.399    12.872 f  i_pong_fsm/HighscorexDP[3]_i_7/O
                         net (fo=4, routed)           0.758    13.629    i_pong_fsm/HighscorexDP[3]_i_7_n_0
    SLICE_X88Y64         LUT5 (Prop_lut5_I4_O)        0.352    13.981 r  i_pong_fsm/HighscorexDP[3]_i_6/O
                         net (fo=3, routed)           0.594    14.575    i_pong_fsm/HighscorexDP[3]_i_6_n_0
    SLICE_X89Y64         LUT6 (Prop_lut6_I5_O)        0.326    14.901 r  i_pong_fsm/HighscorexDP[3]_i_1/O
                         net (fo=4, routed)           0.332    15.233    i_pong_fsm/HighscorexDP[3]_i_1_n_0
    SLICE_X89Y65         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         1.540    19.602    i_pong_fsm/clk_out1
    SLICE_X89Y65         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[3]/C
                         clock pessimism              0.516    20.118    
                         clock uncertainty           -0.070    20.048    
    SLICE_X89Y65         FDCE (Setup_fdce_C_CE)      -0.205    19.843    i_pong_fsm/HighscorexDP_reg[3]
  -------------------------------------------------------------------
                         required time                         19.843    
                         arrival time                         -15.233    
  -------------------------------------------------------------------
                         slack                                  4.610    

Slack (MET) :             4.957ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/BallsxDP_reg[2][BallXSpeed][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.209ns  (logic 3.483ns (42.429%)  route 4.726ns (57.571%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.269ns = ( 19.603 - 13.333 ) 
    Source Clock Delay      (SCD):    6.913ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         1.782     6.913    i_pong_fsm/clk_out1
    SLICE_X91Y52         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y52         FDPE (Prop_fdpe_C_Q)         0.456     7.369 r  i_pong_fsm/PlateXxDP_reg[3]/Q
                         net (fo=27, routed)          1.782     9.150    i_pong_fsm/PlateXxDP_reg[11]_0[3]
    SLICE_X82Y59         LUT4 (Prop_lut4_I0_O)        0.124     9.274 r  i_pong_fsm/ARG_carry_i_5/O
                         net (fo=1, routed)           0.000     9.274    i_pong_fsm/ARG_carry_i_5_n_0
    SLICE_X82Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.650 r  i_pong_fsm/ARG_carry/CO[3]
                         net (fo=1, routed)           0.000     9.650    i_pong_fsm/ARG_carry_n_0
    SLICE_X82Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.973 f  i_pong_fsm/ARG_carry__0/O[1]
                         net (fo=4, routed)           0.729    10.702    i_pong_fsm/RESIZE[5]
    SLICE_X81Y62         LUT2 (Prop_lut2_I1_O)        0.306    11.008 r  i_pong_fsm/i__carry_i_8/O
                         net (fo=1, routed)           0.000    11.008    i_pong_fsm/i__carry_i_8_n_0
    SLICE_X81Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.558 r  i_pong_fsm/FsmState2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.558    i_pong_fsm/FsmState2_inferred__0/i__carry_n_0
    SLICE_X81Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.829 r  i_pong_fsm/FsmState2_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           0.644    12.473    i_pong_fsm/FsmState25_in
    SLICE_X83Y64         LUT4 (Prop_lut4_I1_O)        0.399    12.872 f  i_pong_fsm/HighscorexDP[3]_i_7/O
                         net (fo=4, routed)           0.758    13.629    i_pong_fsm/HighscorexDP[3]_i_7_n_0
    SLICE_X88Y64         LUT5 (Prop_lut5_I4_O)        0.352    13.981 r  i_pong_fsm/HighscorexDP[3]_i_6/O
                         net (fo=3, routed)           0.814    14.796    i_pong_fsm/HighscorexDP[3]_i_6_n_0
    SLICE_X84Y64         LUT6 (Prop_lut6_I1_O)        0.326    15.122 r  i_pong_fsm/BallsxDP[2][BallXSpeed][0]_i_1/O
                         net (fo=1, routed)           0.000    15.122    i_pong_fsm/BallsxDP[2][BallXSpeed][0]_i_1_n_0
    SLICE_X84Y64         FDCE                                         r  i_pong_fsm/BallsxDP_reg[2][BallXSpeed][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         1.541    19.603    i_pong_fsm/clk_out1
    SLICE_X84Y64         FDCE                                         r  i_pong_fsm/BallsxDP_reg[2][BallXSpeed][0]/C
                         clock pessimism              0.516    20.119    
                         clock uncertainty           -0.070    20.049    
    SLICE_X84Y64         FDCE (Setup_fdce_C_D)        0.029    20.078    i_pong_fsm/BallsxDP_reg[2][BallXSpeed][0]
  -------------------------------------------------------------------
                         required time                         20.078    
                         arrival time                         -15.122    
  -------------------------------------------------------------------
                         slack                                  4.957    

Slack (MET) :             4.987ns  (required time - arrival time)
  Source:                 i_pong_fsm/BallsxDP_reg[0][BallY][1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/BluexDP_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.197ns  (logic 2.847ns (34.733%)  route 5.350ns (65.267%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.351ns = ( 19.684 - 13.333 ) 
    Source Clock Delay      (SCD):    6.910ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         1.779     6.910    i_pong_fsm/clk_out1
    SLICE_X90Y60         FDPE                                         r  i_pong_fsm/BallsxDP_reg[0][BallY][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y60         FDPE (Prop_fdpe_C_Q)         0.478     7.388 f  i_pong_fsm/BallsxDP_reg[0][BallY][1]/Q
                         net (fo=7, routed)           1.169     8.556    i_pong_fsm/BallsxDP_reg[0][BallY][11]_0[1]
    SLICE_X92Y65         LUT1 (Prop_lut1_I0_O)        0.301     8.857 r  i_pong_fsm/i___0_carry_i_2/O
                         net (fo=1, routed)           0.000     8.857    i_pong_fsm/i___0_carry_i_2_n_0
    SLICE_X92Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.390 r  i_pong_fsm/BallOut_BallY_out_inferred__1/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.390    i_pong_fsm/BallOut_BallY_out_inferred__1/i___0_carry_n_0
    SLICE_X92Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.507 r  i_pong_fsm/BallOut_BallY_out_inferred__1/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.507    i_pong_fsm/BallOut_BallY_out_inferred__1/i___0_carry__0_n_0
    SLICE_X92Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.726 r  i_pong_fsm/BallOut_BallY_out_inferred__1/i___0_carry__1/O[0]
                         net (fo=1, routed)           0.474    10.200    i_vga_controller/RedxDP_reg[3]_i_55_0[0]
    SLICE_X91Y67         LUT2 (Prop_lut2_I1_O)        0.295    10.495 r  i_vga_controller/RedxDP[3]_i_126/O
                         net (fo=1, routed)           0.000    10.495    i_vga_controller/RedxDP[3]_i_126_n_0
    SLICE_X91Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.027 f  i_vga_controller/RedxDP_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           1.408    12.435    i_vga_controller/RedxDP_reg[3]_i_55_n_0
    SLICE_X89Y64         LUT5 (Prop_lut5_I0_O)        0.124    12.559 r  i_vga_controller/RedxDP[3]_i_17/O
                         net (fo=1, routed)           0.351    12.910    i_vga_controller/RedxDP[3]_i_17_n_0
    SLICE_X88Y64         LUT6 (Prop_lut6_I5_O)        0.124    13.034 r  i_vga_controller/RedxDP[3]_i_4/O
                         net (fo=12, routed)          1.949    14.982    i_vga_controller/RedxDP[3]_i_4_n_0
    SLICE_X90Y46         LUT5 (Prop_lut5_I2_O)        0.124    15.106 r  i_vga_controller/BluexDP[2]_i_1/O
                         net (fo=1, routed)           0.000    15.106    i_vga_controller/BluexDN[2]
    SLICE_X90Y46         FDCE                                         r  i_vga_controller/BluexDP_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         1.622    19.684    i_vga_controller/CLK
    SLICE_X90Y46         FDCE                                         r  i_vga_controller/BluexDP_reg[2]/C
                         clock pessimism              0.402    20.086    
                         clock uncertainty           -0.070    20.017    
    SLICE_X90Y46         FDCE (Setup_fdce_C_D)        0.077    20.094    i_vga_controller/BluexDP_reg[2]
  -------------------------------------------------------------------
                         required time                         20.094    
                         arrival time                         -15.106    
  -------------------------------------------------------------------
                         slack                                  4.987    

Slack (MET) :             5.055ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/FsmStatexDP_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.220ns  (logic 3.216ns (39.123%)  route 5.004ns (60.877%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.331ns = ( 19.665 - 13.333 ) 
    Source Clock Delay      (SCD):    6.913ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         1.782     6.913    i_pong_fsm/clk_out1
    SLICE_X91Y52         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y52         FDPE (Prop_fdpe_C_Q)         0.456     7.369 r  i_pong_fsm/PlateXxDP_reg[3]/Q
                         net (fo=27, routed)          2.006     9.375    i_pong_fsm/PlateXxDP_reg[11]_0[3]
    SLICE_X87Y62         LUT4 (Prop_lut4_I0_O)        0.124     9.499 r  i_pong_fsm/i__carry_i_5__10/O
                         net (fo=1, routed)           0.000     9.499    i_pong_fsm/i__carry_i_5__10_n_0
    SLICE_X87Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.900 r  i_pong_fsm/ARG_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.900    i_pong_fsm/ARG_inferred__3/i__carry_n_0
    SLICE_X87Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.234 f  i_pong_fsm/ARG_inferred__3/i__carry__0/O[1]
                         net (fo=4, routed)           0.681    10.915    i_pong_fsm/ARG_inferred__3/i__carry__0_n_6
    SLICE_X86Y63         LUT2 (Prop_lut2_I1_O)        0.303    11.218 r  i_pong_fsm/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000    11.218    i_pong_fsm/i__carry_i_8__1_n_0
    SLICE_X86Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.751 r  i_pong_fsm/FsmState2_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.751    i_pong_fsm/FsmState2_inferred__4/i__carry_n_0
    SLICE_X86Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.005 f  i_pong_fsm/FsmState2_inferred__4/i__carry__0/CO[0]
                         net (fo=2, routed)           0.553    12.558    i_pong_fsm/FsmState216_in
    SLICE_X85Y65         LUT3 (Prop_lut3_I1_O)        0.361    12.919 r  i_pong_fsm/FsmStatexDP[1]_i_3/O
                         net (fo=3, routed)           1.147    14.066    i_pong_fsm/FsmStatexDP[1]_i_3_n_0
    SLICE_X93Y63         LUT6 (Prop_lut6_I0_O)        0.326    14.392 r  i_pong_fsm/FsmStatexDP[0]_i_2/O
                         net (fo=1, routed)           0.617    15.009    i_pong_fsm/FsmStatexDP[0]_i_2_n_0
    SLICE_X94Y63         LUT4 (Prop_lut4_I1_O)        0.124    15.133 r  i_pong_fsm/FsmStatexDP[0]_i_1/O
                         net (fo=1, routed)           0.000    15.133    i_pong_fsm/FsmStatexDP[0]_i_1_n_0
    SLICE_X94Y63         FDCE                                         r  i_pong_fsm/FsmStatexDP_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         1.603    19.665    i_pong_fsm/clk_out1
    SLICE_X94Y63         FDCE                                         r  i_pong_fsm/FsmStatexDP_reg[0]/C
                         clock pessimism              0.516    20.181    
                         clock uncertainty           -0.070    20.111    
    SLICE_X94Y63         FDCE (Setup_fdce_C_D)        0.077    20.188    i_pong_fsm/FsmStatexDP_reg[0]
  -------------------------------------------------------------------
                         required time                         20.188    
                         arrival time                         -15.133    
  -------------------------------------------------------------------
                         slack                                  5.055    

Slack (MET) :             5.068ns  (required time - arrival time)
  Source:                 i_pong_fsm/BallsxDP_reg[0][BallY][1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/GreenxDP_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.071ns  (logic 2.847ns (35.275%)  route 5.224ns (64.725%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.352ns = ( 19.685 - 13.333 ) 
    Source Clock Delay      (SCD):    6.910ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         1.779     6.910    i_pong_fsm/clk_out1
    SLICE_X90Y60         FDPE                                         r  i_pong_fsm/BallsxDP_reg[0][BallY][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y60         FDPE (Prop_fdpe_C_Q)         0.478     7.388 f  i_pong_fsm/BallsxDP_reg[0][BallY][1]/Q
                         net (fo=7, routed)           1.169     8.556    i_pong_fsm/BallsxDP_reg[0][BallY][11]_0[1]
    SLICE_X92Y65         LUT1 (Prop_lut1_I0_O)        0.301     8.857 r  i_pong_fsm/i___0_carry_i_2/O
                         net (fo=1, routed)           0.000     8.857    i_pong_fsm/i___0_carry_i_2_n_0
    SLICE_X92Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.390 r  i_pong_fsm/BallOut_BallY_out_inferred__1/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.390    i_pong_fsm/BallOut_BallY_out_inferred__1/i___0_carry_n_0
    SLICE_X92Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.507 r  i_pong_fsm/BallOut_BallY_out_inferred__1/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.507    i_pong_fsm/BallOut_BallY_out_inferred__1/i___0_carry__0_n_0
    SLICE_X92Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.726 r  i_pong_fsm/BallOut_BallY_out_inferred__1/i___0_carry__1/O[0]
                         net (fo=1, routed)           0.474    10.200    i_vga_controller/RedxDP_reg[3]_i_55_0[0]
    SLICE_X91Y67         LUT2 (Prop_lut2_I1_O)        0.295    10.495 r  i_vga_controller/RedxDP[3]_i_126/O
                         net (fo=1, routed)           0.000    10.495    i_vga_controller/RedxDP[3]_i_126_n_0
    SLICE_X91Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.027 f  i_vga_controller/RedxDP_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           1.408    12.435    i_vga_controller/RedxDP_reg[3]_i_55_n_0
    SLICE_X89Y64         LUT5 (Prop_lut5_I0_O)        0.124    12.559 r  i_vga_controller/RedxDP[3]_i_17/O
                         net (fo=1, routed)           0.351    12.910    i_vga_controller/RedxDP[3]_i_17_n_0
    SLICE_X88Y64         LUT6 (Prop_lut6_I5_O)        0.124    13.034 r  i_vga_controller/RedxDP[3]_i_4/O
                         net (fo=12, routed)          1.823    14.856    i_vga_controller/RedxDP[3]_i_4_n_0
    SLICE_X91Y48         LUT5 (Prop_lut5_I2_O)        0.124    14.980 r  i_vga_controller/GreenxDP[1]_i_1/O
                         net (fo=1, routed)           0.000    14.980    i_vga_controller/GreenxDN[1]
    SLICE_X91Y48         FDCE                                         r  i_vga_controller/GreenxDP_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         1.623    19.685    i_vga_controller/CLK
    SLICE_X91Y48         FDCE                                         r  i_vga_controller/GreenxDP_reg[1]/C
                         clock pessimism              0.402    20.087    
                         clock uncertainty           -0.070    20.018    
    SLICE_X91Y48         FDCE (Setup_fdce_C_D)        0.031    20.049    i_vga_controller/GreenxDP_reg[1]
  -------------------------------------------------------------------
                         required time                         20.049    
                         arrival time                         -14.980    
  -------------------------------------------------------------------
                         slack                                  5.068    

Slack (MET) :             5.068ns  (required time - arrival time)
  Source:                 i_pong_fsm/BallsxDP_reg[0][BallY][1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/BluexDP_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.069ns  (logic 2.847ns (35.284%)  route 5.222ns (64.716%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.352ns = ( 19.685 - 13.333 ) 
    Source Clock Delay      (SCD):    6.910ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         1.779     6.910    i_pong_fsm/clk_out1
    SLICE_X90Y60         FDPE                                         r  i_pong_fsm/BallsxDP_reg[0][BallY][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y60         FDPE (Prop_fdpe_C_Q)         0.478     7.388 f  i_pong_fsm/BallsxDP_reg[0][BallY][1]/Q
                         net (fo=7, routed)           1.169     8.556    i_pong_fsm/BallsxDP_reg[0][BallY][11]_0[1]
    SLICE_X92Y65         LUT1 (Prop_lut1_I0_O)        0.301     8.857 r  i_pong_fsm/i___0_carry_i_2/O
                         net (fo=1, routed)           0.000     8.857    i_pong_fsm/i___0_carry_i_2_n_0
    SLICE_X92Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.390 r  i_pong_fsm/BallOut_BallY_out_inferred__1/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.390    i_pong_fsm/BallOut_BallY_out_inferred__1/i___0_carry_n_0
    SLICE_X92Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.507 r  i_pong_fsm/BallOut_BallY_out_inferred__1/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.507    i_pong_fsm/BallOut_BallY_out_inferred__1/i___0_carry__0_n_0
    SLICE_X92Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.726 r  i_pong_fsm/BallOut_BallY_out_inferred__1/i___0_carry__1/O[0]
                         net (fo=1, routed)           0.474    10.200    i_vga_controller/RedxDP_reg[3]_i_55_0[0]
    SLICE_X91Y67         LUT2 (Prop_lut2_I1_O)        0.295    10.495 r  i_vga_controller/RedxDP[3]_i_126/O
                         net (fo=1, routed)           0.000    10.495    i_vga_controller/RedxDP[3]_i_126_n_0
    SLICE_X91Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.027 f  i_vga_controller/RedxDP_reg[3]_i_55/CO[3]
                         net (fo=1, routed)           1.408    12.435    i_vga_controller/RedxDP_reg[3]_i_55_n_0
    SLICE_X89Y64         LUT5 (Prop_lut5_I0_O)        0.124    12.559 r  i_vga_controller/RedxDP[3]_i_17/O
                         net (fo=1, routed)           0.351    12.910    i_vga_controller/RedxDP[3]_i_17_n_0
    SLICE_X88Y64         LUT6 (Prop_lut6_I5_O)        0.124    13.034 r  i_vga_controller/RedxDP[3]_i_4/O
                         net (fo=12, routed)          1.821    14.854    i_vga_controller/RedxDP[3]_i_4_n_0
    SLICE_X91Y48         LUT5 (Prop_lut5_I2_O)        0.124    14.978 r  i_vga_controller/BluexDP[3]_i_1/O
                         net (fo=1, routed)           0.000    14.978    i_vga_controller/BluexDN[3]
    SLICE_X91Y48         FDCE                                         r  i_vga_controller/BluexDP_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         1.623    19.685    i_vga_controller/CLK
    SLICE_X91Y48         FDCE                                         r  i_vga_controller/BluexDP_reg[3]/C
                         clock pessimism              0.402    20.087    
                         clock uncertainty           -0.070    20.018    
    SLICE_X91Y48         FDCE (Setup_fdce_C_D)        0.029    20.047    i_vga_controller/BluexDP_reg[3]
  -------------------------------------------------------------------
                         required time                         20.047    
                         arrival time                         -14.978    
  -------------------------------------------------------------------
                         slack                                  5.068    

Slack (MET) :             5.189ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/BallsxDP_reg[0][BallYSpeed][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.844ns  (logic 3.056ns (38.958%)  route 4.788ns (61.042%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.329ns = ( 19.663 - 13.333 ) 
    Source Clock Delay      (SCD):    6.853ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         1.722     6.853    i_pong_fsm/clk_out1
    SLICE_X88Y53         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y53         FDPE (Prop_fdpe_C_Q)         0.456     7.309 r  i_pong_fsm/PlateXxDP_reg[2]/Q
                         net (fo=20, routed)          1.302     8.611    i_pong_fsm/PlateXxDP_reg[11]_0[2]
    SLICE_X90Y56         LUT4 (Prop_lut4_I2_O)        0.124     8.735 r  i_pong_fsm/i__carry_i_4__14/O
                         net (fo=1, routed)           0.000     8.735    i_pong_fsm/i__carry_i_4__14_n_0
    SLICE_X90Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.111 r  i_pong_fsm/ARG_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.111    i_pong_fsm/ARG_inferred__1/i__carry_n_0
    SLICE_X90Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.434 f  i_pong_fsm/ARG_inferred__1/i__carry__0/O[1]
                         net (fo=4, routed)           0.751    10.185    i_pong_fsm/ARG_inferred__1/i__carry__0_n_6
    SLICE_X93Y57         LUT2 (Prop_lut2_I1_O)        0.306    10.491 r  i_pong_fsm/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000    10.491    i_pong_fsm/i__carry_i_8__0_n_0
    SLICE_X93Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.041 r  i_pong_fsm/FsmState2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.041    i_pong_fsm/FsmState2_inferred__2/i__carry_n_0
    SLICE_X93Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.312 r  i_pong_fsm/FsmState2_inferred__2/i__carry__0/CO[0]
                         net (fo=4, routed)           1.026    12.338    i_pong_fsm/FsmState228_in
    SLICE_X91Y63         LUT4 (Prop_lut4_I1_O)        0.373    12.711 f  i_pong_fsm/HighscorexDP[3]_i_5/O
                         net (fo=5, routed)           0.326    13.036    i_pong_fsm/HighscorexDP[3]_i_5_n_0
    SLICE_X90Y64         LUT6 (Prop_lut6_I0_O)        0.124    13.160 r  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2/O
                         net (fo=2, routed)           0.860    14.020    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2_n_0
    SLICE_X90Y62         LUT5 (Prop_lut5_I3_O)        0.153    14.173 r  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_1/O
                         net (fo=1, routed)           0.524    14.697    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_1_n_0
    SLICE_X90Y62         FDCE                                         r  i_pong_fsm/BallsxDP_reg[0][BallYSpeed][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         1.601    19.663    i_pong_fsm/clk_out1
    SLICE_X90Y62         FDCE                                         r  i_pong_fsm/BallsxDP_reg[0][BallYSpeed][1]/C
                         clock pessimism              0.516    20.179    
                         clock uncertainty           -0.070    20.109    
    SLICE_X90Y62         FDCE (Setup_fdce_C_D)       -0.223    19.886    i_pong_fsm/BallsxDP_reg[0][BallYSpeed][1]
  -------------------------------------------------------------------
                         required time                         19.886    
                         arrival time                         -14.697    
  -------------------------------------------------------------------
                         slack                                  5.189    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 i_vga_controller/XCoordxDP_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.168%)  route 0.326ns (69.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    2.015ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         0.584     2.015    i_vga_controller/CLK
    SLICE_X84Y50         FDCE                                         r  i_vga_controller/XCoordxDP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y50         FDCE (Prop_fdce_C_Q)         0.141     2.156 r  i_vga_controller/XCoordxDP_reg[4]/Q
                         net (fo=37, routed)          0.326     2.483    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[2]
    RAMB36_X4Y10         RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         0.919     2.640    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X4Y10         RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.523     2.117    
                         clock uncertainty            0.070     2.186    
    RAMB36_X4Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183     2.369    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.369    
                         arrival time                           2.483    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 i_vga_controller/XCoordxDP_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.165%)  route 0.326ns (69.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    2.015ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         0.584     2.015    i_vga_controller/CLK
    SLICE_X84Y50         FDCE                                         r  i_vga_controller/XCoordxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y50         FDCE (Prop_fdce_C_Q)         0.141     2.156 r  i_vga_controller/XCoordxDP_reg[3]/Q
                         net (fo=37, routed)          0.326     2.483    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[1]
    RAMB36_X4Y10         RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         0.919     2.640    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X4Y10         RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.523     2.117    
                         clock uncertainty            0.070     2.186    
    RAMB36_X4Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.183     2.369    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.369    
                         arrival time                           2.483    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 i_vga_controller/XCoordxDP_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.899%)  route 0.331ns (70.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    2.015ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         0.584     2.015    i_vga_controller/CLK
    SLICE_X84Y50         FDCE                                         r  i_vga_controller/XCoordxDP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y50         FDCE (Prop_fdce_C_Q)         0.141     2.156 r  i_vga_controller/XCoordxDP_reg[2]/Q
                         net (fo=37, routed)          0.331     2.487    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[0]
    RAMB36_X4Y10         RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         0.919     2.640    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X4Y10         RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.523     2.117    
                         clock uncertainty            0.070     2.186    
    RAMB36_X4Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                      0.183     2.369    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.369    
                         arrival time                           2.487    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 i_vga_controller/VCntxDP_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VSEdgexSN_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.226ns (62.366%)  route 0.136ns (37.634%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.572ns
    Source Clock Delay      (SCD):    2.014ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         0.583     2.014    i_vga_controller/CLK
    SLICE_X80Y53         FDCE                                         r  i_vga_controller/VCntxDP_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y53         FDCE (Prop_fdce_C_Q)         0.128     2.142 f  i_vga_controller/VCntxDP_reg[5]/Q
                         net (fo=6, routed)           0.136     2.279    i_vga_controller/VCntxDP_reg_n_0_[5]
    SLICE_X83Y53         LUT6 (Prop_lut6_I1_O)        0.098     2.377 r  i_vga_controller/VSEdgexSN_i_1/O
                         net (fo=1, routed)           0.000     2.377    i_vga_controller/VSEdgexSN
    SLICE_X83Y53         FDCE                                         r  i_vga_controller/VSEdgexSN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         0.852     2.572    i_vga_controller/CLK
    SLICE_X83Y53         FDCE                                         r  i_vga_controller/VSEdgexSN_reg/C
                         clock pessimism             -0.523     2.049    
                         clock uncertainty            0.070     2.119    
    SLICE_X83Y53         FDCE (Hold_fdce_C_D)         0.091     2.210    i_vga_controller/VSEdgexSN_reg
  -------------------------------------------------------------------
                         required time                         -2.210    
                         arrival time                           2.377    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 i_vga_controller/VCntxDP_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VSyncxDP_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.777%)  route 0.180ns (49.223%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.572ns
    Source Clock Delay      (SCD):    2.014ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         0.583     2.014    i_vga_controller/CLK
    SLICE_X80Y53         FDCE                                         r  i_vga_controller/VCntxDP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y53         FDCE (Prop_fdce_C_Q)         0.141     2.155 r  i_vga_controller/VCntxDP_reg[2]/Q
                         net (fo=7, routed)           0.180     2.335    i_vga_controller/VCntxDP_reg_n_0_[2]
    SLICE_X83Y54         LUT6 (Prop_lut6_I3_O)        0.045     2.380 r  i_vga_controller/VSyncxDP_i_1/O
                         net (fo=1, routed)           0.000     2.380    i_vga_controller/VSyncxDP_i_1_n_0
    SLICE_X83Y54         FDCE                                         r  i_vga_controller/VSyncxDP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         0.852     2.572    i_vga_controller/CLK
    SLICE_X83Y54         FDCE                                         r  i_vga_controller/VSyncxDP_reg/C
                         clock pessimism             -0.523     2.049    
                         clock uncertainty            0.070     2.119    
    SLICE_X83Y54         FDCE (Hold_fdce_C_D)         0.091     2.210    i_vga_controller/VSyncxDP_reg
  -------------------------------------------------------------------
                         required time                         -2.210    
                         arrival time                           2.380    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 i_pong_fsm/BallsxDP_reg[2][BallYSpeed][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/BallsxDP_reg[2][BallYSpeed][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.566ns
    Source Clock Delay      (SCD):    2.010ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         0.579     2.010    i_pong_fsm/clk_out1
    SLICE_X81Y65         FDCE                                         r  i_pong_fsm/BallsxDP_reg[2][BallYSpeed][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y65         FDCE (Prop_fdce_C_Q)         0.141     2.151 r  i_pong_fsm/BallsxDP_reg[2][BallYSpeed][0]/Q
                         net (fo=3, routed)           0.167     2.318    i_pong_fsm/BallsxDP_reg[2][BallYSpeed_n_0_][0]
    SLICE_X81Y65         LUT4 (Prop_lut4_I0_O)        0.042     2.360 r  i_pong_fsm/BallsxDP[2][BallYSpeed][1]_i_1/O
                         net (fo=1, routed)           0.000     2.360    i_pong_fsm/BallsxDP[2][BallYSpeed][1]_i_1_n_0
    SLICE_X81Y65         FDCE                                         r  i_pong_fsm/BallsxDP_reg[2][BallYSpeed][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         0.846     2.566    i_pong_fsm/clk_out1
    SLICE_X81Y65         FDCE                                         r  i_pong_fsm/BallsxDP_reg[2][BallYSpeed][1]/C
                         clock pessimism             -0.556     2.010    
                         clock uncertainty            0.070     2.080    
    SLICE_X81Y65         FDCE (Hold_fdce_C_D)         0.107     2.187    i_pong_fsm/BallsxDP_reg[2][BallYSpeed][1]
  -------------------------------------------------------------------
                         required time                         -2.187    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 i_vga_controller/VCntxDP_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/YCoordxDP_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.252ns (60.476%)  route 0.165ns (39.524%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.572ns
    Source Clock Delay      (SCD):    2.014ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         0.583     2.014    i_vga_controller/CLK
    SLICE_X80Y55         FDCE                                         r  i_vga_controller/VCntxDP_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y55         FDCE (Prop_fdce_C_Q)         0.141     2.155 f  i_vga_controller/VCntxDP_reg[10]/Q
                         net (fo=6, routed)           0.165     2.320    i_vga_controller/VCntxDP_reg_n_0_[10]
    SLICE_X82Y55         LUT1 (Prop_lut1_I0_O)        0.045     2.365 r  i_vga_controller/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     2.365    i_vga_controller/i__carry__1_i_2_n_0
    SLICE_X82Y55         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.431 r  i_vga_controller/minusOp_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.000     2.431    i_vga_controller/minusOp_inferred__0/i__carry__1_n_6
    SLICE_X82Y55         FDCE                                         r  i_vga_controller/YCoordxDP_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         0.852     2.572    i_vga_controller/CLK
    SLICE_X82Y55         FDCE                                         r  i_vga_controller/YCoordxDP_reg[10]/C
                         clock pessimism             -0.523     2.049    
                         clock uncertainty            0.070     2.119    
    SLICE_X82Y55         FDCE (Hold_fdce_C_D)         0.134     2.253    i_vga_controller/YCoordxDP_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.253    
                         arrival time                           2.431    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 i_pong_fsm/HighscorexDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.666%)  route 0.154ns (45.334%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.567ns
    Source Clock Delay      (SCD):    2.010ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         0.579     2.010    i_pong_fsm/clk_out1
    SLICE_X89Y65         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y65         FDCE (Prop_fdce_C_Q)         0.141     2.151 r  i_pong_fsm/HighscorexDP_reg[1]/Q
                         net (fo=4, routed)           0.154     2.305    i_pong_fsm/HighscorexDP[1]
    SLICE_X89Y65         LUT6 (Prop_lut6_I1_O)        0.045     2.350 r  i_pong_fsm/HighscorexDP[3]_i_2/O
                         net (fo=1, routed)           0.000     2.350    i_pong_fsm/HighscorexDN[3]
    SLICE_X89Y65         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         0.847     2.567    i_pong_fsm/clk_out1
    SLICE_X89Y65         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[3]/C
                         clock pessimism             -0.557     2.010    
                         clock uncertainty            0.070     2.080    
    SLICE_X89Y65         FDCE (Hold_fdce_C_D)         0.092     2.172    i_pong_fsm/HighscorexDP_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.172    
                         arrival time                           2.350    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 i_pong_fsm/BallsxDP_reg[2][IsActive][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/BallsxDP_reg[2][IsActive][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.568%)  route 0.155ns (45.432%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.566ns
    Source Clock Delay      (SCD):    2.010ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         0.579     2.010    i_pong_fsm/clk_out1
    SLICE_X85Y65         FDCE                                         r  i_pong_fsm/BallsxDP_reg[2][IsActive][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y65         FDCE (Prop_fdce_C_Q)         0.141     2.151 r  i_pong_fsm/BallsxDP_reg[2][IsActive][0]/Q
                         net (fo=2, routed)           0.155     2.306    i_pong_fsm/BallsxD[2][IsActive][0]
    SLICE_X85Y65         LUT3 (Prop_lut3_I2_O)        0.045     2.351 r  i_pong_fsm/BallsxDP[2][IsActive][0]_i_1/O
                         net (fo=1, routed)           0.000     2.351    i_pong_fsm/BallsxDP[2][IsActive][0]_i_1_n_0
    SLICE_X85Y65         FDCE                                         r  i_pong_fsm/BallsxDP_reg[2][IsActive][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         0.846     2.566    i_pong_fsm/clk_out1
    SLICE_X85Y65         FDCE                                         r  i_pong_fsm/BallsxDP_reg[2][IsActive][0]/C
                         clock pessimism             -0.556     2.010    
                         clock uncertainty            0.070     2.080    
    SLICE_X85Y65         FDCE (Hold_fdce_C_D)         0.092     2.172    i_pong_fsm/BallsxDP_reg[2][IsActive][0]
  -------------------------------------------------------------------
                         required time                         -2.172    
                         arrival time                           2.351    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 i_pong_fsm/BallsxDP_reg[1][BallYSpeed][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/BallsxDP_reg[1][BallYSpeed][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.567ns
    Source Clock Delay      (SCD):    2.010ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         0.579     2.010    i_pong_fsm/clk_out1
    SLICE_X86Y65         FDCE                                         r  i_pong_fsm/BallsxDP_reg[1][BallYSpeed][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y65         FDCE (Prop_fdce_C_Q)         0.164     2.174 r  i_pong_fsm/BallsxDP_reg[1][BallYSpeed][0]/Q
                         net (fo=3, routed)           0.175     2.349    i_pong_fsm/BallsxDP_reg[1][BallYSpeed_n_0_][0]
    SLICE_X86Y65         LUT5 (Prop_lut5_I2_O)        0.043     2.392 r  i_pong_fsm/BallsxDP[1][BallYSpeed][1]_i_1/O
                         net (fo=1, routed)           0.000     2.392    i_pong_fsm/BallsxDP[1][BallYSpeed][1]_i_1_n_0
    SLICE_X86Y65         FDCE                                         r  i_pong_fsm/BallsxDP_reg[1][BallYSpeed][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=207, routed)         0.847     2.567    i_pong_fsm/clk_out1
    SLICE_X86Y65         FDCE                                         r  i_pong_fsm/BallsxDP_reg[1][BallYSpeed][1]/C
                         clock pessimism             -0.557     2.010    
                         clock uncertainty            0.070     2.080    
    SLICE_X86Y65         FDCE (Hold_fdce_C_D)         0.131     2.211    i_pong_fsm/BallsxDP_reg[1][BallYSpeed][1]
  -------------------------------------------------------------------
                         required time                         -2.211    
                         arrival time                           2.392    
  -------------------------------------------------------------------
                         slack                                  0.182    





