// Seed: 3773172808
module module_0 (
    id_1
);
  input wire id_1;
  reg id_2;
  always_latch
  fork : SymbolIdentifier
    id_2 <= 1 == id_2;
    begin : LABEL_0
      id_2 = #1 1'b0;
      id_2 <= 1'd0 == id_1;
      #1;
      id_2 <= 1 * id_1;
      release id_2;
    end
    $display(1);
  join : SymbolIdentifier
  tri1 id_3 = 1, id_4;
  wire id_5;
endmodule
module module_1 #(
    parameter id_5 = 32'd24,
    parameter id_6 = 32'd43
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  defparam id_5.id_6 = 1'b0;
  module_0 modCall_1 (id_4);
endmodule
