Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed May  8 11:54:14 2024
| Host         : alv-desktop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab9_timing_summary_routed.rpt -pb lab9_timing_summary_routed.pb -rpx lab9_timing_summary_routed.rpx -warn_on_violation
| Design       : lab9
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  22          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.772        0.000                      0                 2011        0.074        0.000                      0                 2011        4.020        0.000                       0                   245  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
sysClk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysClk              2.772        0.000                      0                 2011        0.074        0.000                      0                 2011        4.020        0.000                       0                   245  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sysClk                      
(none)                      sysClk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysClk
  To Clock:  sysClk

Setup :            0  Failing Endpoints,  Worst Slack        2.772ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.772ns  (required time - arrival time)
  Source:                 screenInterface/ram_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInterface/screenInteface/RGB_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        7.046ns  (logic 3.545ns (50.309%)  route 3.501ns (49.691%))
  Logic Levels:           3  (LUT4=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.601     5.122    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y6          RAMB36E1                                     r  screenInterface/ram_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.994 r  screenInterface/ram_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.059    screenInterface/ram_reg_0_1_n_1
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.484 r  screenInterface/ram_reg_1_1/DOBDO[0]
                         net (fo=1, routed)           2.862    11.346    screenInterface/screenInteface/RGB_reg[7]_3[0]
    SLICE_X36Y81         LUT6 (Prop_lut6_I5_O)        0.124    11.470 r  screenInterface/screenInteface/RGB[7]_i_2/O
                         net (fo=1, routed)           0.574    12.044    screenInterface/screenInteface/RGB[7]_i_2_n_0
    SLICE_X36Y80         LUT4 (Prop_lut4_I0_O)        0.124    12.168 r  screenInterface/screenInteface/RGB[7]_i_1/O
                         net (fo=1, routed)           0.000    12.168    screenInterface/screenInteface/p_0_out[7]
    SLICE_X36Y80         FDRE                                         r  screenInterface/screenInteface/RGB_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.424    14.765    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X36Y80         FDRE                                         r  screenInterface/screenInteface/RGB_reg[7]/C
                         clock pessimism              0.180    14.945    
                         clock uncertainty           -0.035    14.909    
    SLICE_X36Y80         FDRE (Setup_fdre_C_D)        0.031    14.940    screenInterface/screenInteface/RGB_reg[7]
  -------------------------------------------------------------------
                         required time                         14.940    
                         arrival time                         -12.168    
  -------------------------------------------------------------------
                         slack                                  2.772    

Slack (MET) :             2.782ns  (required time - arrival time)
  Source:                 screenInterface/ram_reg_2_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInterface/screenInteface/RGB_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.911ns  (logic 3.545ns (51.296%)  route 3.366ns (48.704%))
  Logic Levels:           3  (LUT4=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.301ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.780     5.301    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y22         RAMB36E1                                     r  screenInterface/ram_reg_2_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.173 r  screenInterface/ram_reg_2_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.238    screenInterface/ram_reg_2_2_n_1
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.663 r  screenInterface/ram_reg_3_2/DOBDO[0]
                         net (fo=1, routed)           2.455    11.118    screenInterface/screenInteface/RGB_reg[11]_2[0]
    SLICE_X46Y81         LUT6 (Prop_lut6_I3_O)        0.124    11.242 r  screenInterface/screenInteface/RGB[11]_i_2/O
                         net (fo=1, routed)           0.846    12.088    screenInterface/screenInteface/RGB[11]_i_2_n_0
    SLICE_X38Y80         LUT4 (Prop_lut4_I0_O)        0.124    12.212 r  screenInterface/screenInteface/RGB[11]_i_1/O
                         net (fo=1, routed)           0.000    12.212    screenInterface/screenInteface/p_0_out[11]
    SLICE_X38Y80         FDRE                                         r  screenInterface/screenInteface/RGB_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.424    14.765    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X38Y80         FDRE                                         r  screenInterface/screenInteface/RGB_reg[11]/C
                         clock pessimism              0.187    14.952    
                         clock uncertainty           -0.035    14.916    
    SLICE_X38Y80         FDRE (Setup_fdre_C_D)        0.077    14.993    screenInterface/screenInteface/RGB_reg[11]
  -------------------------------------------------------------------
                         required time                         14.993    
                         arrival time                         -12.212    
  -------------------------------------------------------------------
                         slack                                  2.782    

Slack (MET) :             2.856ns  (required time - arrival time)
  Source:                 screenInterface/ram_reg_2_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInterface/screenInteface/RGB_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.799ns  (logic 3.545ns (52.139%)  route 3.254ns (47.861%))
  Logic Levels:           3  (LUT4=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.769     5.290    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y24         RAMB36E1                                     r  screenInterface/ram_reg_2_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.162 r  screenInterface/ram_reg_2_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.227    screenInterface/ram_reg_2_0_n_1
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.652 r  screenInterface/ram_reg_3_0/DOBDO[0]
                         net (fo=1, routed)           2.886    11.538    screenInterface/screenInteface/RGB_reg[3]_3[0]
    SLICE_X36Y81         LUT6 (Prop_lut6_I3_O)        0.124    11.662 r  screenInterface/screenInteface/RGB[3]_i_2/O
                         net (fo=1, routed)           0.303    11.965    screenInterface/screenInteface/RGB[3]_i_2_n_0
    SLICE_X36Y80         LUT4 (Prop_lut4_I0_O)        0.124    12.089 r  screenInterface/screenInteface/RGB[3]_i_1/O
                         net (fo=1, routed)           0.000    12.089    screenInterface/screenInteface/p_0_out[3]
    SLICE_X36Y80         FDRE                                         r  screenInterface/screenInteface/RGB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.424    14.765    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X36Y80         FDRE                                         r  screenInterface/screenInteface/RGB_reg[3]/C
                         clock pessimism              0.187    14.952    
                         clock uncertainty           -0.035    14.916    
    SLICE_X36Y80         FDRE (Setup_fdre_C_D)        0.029    14.945    screenInterface/screenInteface/RGB_reg[3]
  -------------------------------------------------------------------
                         required time                         14.945    
                         arrival time                         -12.089    
  -------------------------------------------------------------------
                         slack                                  2.856    

Slack (MET) :             3.030ns  (required time - arrival time)
  Source:                 screenInterface/screenInteface/pixelCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInterface/ram_reg_0_1/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.361ns  (logic 0.456ns (7.168%)  route 5.905ns (92.832%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.541     5.062    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X36Y80         FDRE                                         r  screenInterface/screenInteface/pixelCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.456     5.518 r  screenInterface/screenInteface/pixelCnt_reg[6]/Q
                         net (fo=80, routed)          5.905    11.423    screenInterface/pixel[6]
    RAMB36_X0Y6          RAMB36E1                                     r  screenInterface/ram_reg_0_1/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.483    14.824    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y6          RAMB36E1                                     r  screenInterface/ram_reg_0_1/CLKBWRCLK
                         clock pessimism              0.180    15.004    
                         clock uncertainty           -0.035    14.968    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    14.453    screenInterface/ram_reg_0_1
  -------------------------------------------------------------------
                         required time                         14.453    
                         arrival time                         -11.423    
  -------------------------------------------------------------------
                         slack                                  3.030    

Slack (MET) :             3.113ns  (required time - arrival time)
  Source:                 x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInterface/ram_reg_0_2/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.022ns  (logic 0.610ns (10.129%)  route 5.412ns (89.871%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 14.828 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.547     5.068    clk_IBUF_BUFG
    SLICE_X28Y84         FDRE                                         r  x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84         FDRE (Prop_fdre_C_Q)         0.456     5.524 r  x_reg[5]/Q
                         net (fo=8, routed)           0.873     6.397    screenInterface/Q[5]
    SLICE_X31Y85         LUT2 (Prop_lut2_I0_O)        0.154     6.551 r  screenInterface/ram_reg_0_2_i_2/O
                         net (fo=16, routed)          4.539    11.090    screenInterface/ram_reg_0_2_i_2_n_0
    RAMB36_X1Y6          RAMB36E1                                     r  screenInterface/ram_reg_0_2/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.487    14.828    screenInterface/clk_IBUF_BUFG
    RAMB36_X1Y6          RAMB36E1                                     r  screenInterface/ram_reg_0_2/CLKARDCLK
                         clock pessimism              0.180    15.008    
                         clock uncertainty           -0.035    14.972    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.769    14.203    screenInterface/ram_reg_0_2
  -------------------------------------------------------------------
                         required time                         14.203    
                         arrival time                         -11.090    
  -------------------------------------------------------------------
                         slack                                  3.113    

Slack (MET) :             3.144ns  (required time - arrival time)
  Source:                 y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInterface/ram_reg_14_2/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.267ns  (logic 0.580ns (9.255%)  route 5.687ns (90.745%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.548     5.069    clk_IBUF_BUFG
    SLICE_X32Y85         FDRE                                         r  y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  y_reg[5]/Q
                         net (fo=8, routed)           1.163     6.688    screenInterface/ram_reg_15_2_0[5]
    SLICE_X36Y84         LUT2 (Prop_lut2_I0_O)        0.124     6.812 r  screenInterface/ram_reg_0_2_i_11/O
                         net (fo=16, routed)          4.524    11.336    screenInterface/ram_reg_0_2_i_11_n_0
    RAMB36_X0Y10         RAMB36E1                                     r  screenInterface/ram_reg_14_2/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.482    14.823    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  screenInterface/ram_reg_14_2/CLKARDCLK
                         clock pessimism              0.258    15.081    
                         clock uncertainty           -0.035    15.046    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    14.480    screenInterface/ram_reg_14_2
  -------------------------------------------------------------------
                         required time                         14.480    
                         arrival time                         -11.336    
  -------------------------------------------------------------------
                         slack                                  3.144    

Slack (MET) :             3.222ns  (required time - arrival time)
  Source:                 y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInterface/ram_reg_0_2/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        5.912ns  (logic 0.608ns (10.284%)  route 5.304ns (89.716%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 14.828 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.544     5.065    clk_IBUF_BUFG
    SLICE_X33Y82         FDRE                                         r  y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  y_reg[0]/Q
                         net (fo=13, routed)          1.186     6.707    screenInterface/ram_reg_15_2_0[0]
    SLICE_X35Y84         LUT2 (Prop_lut2_I0_O)        0.152     6.859 r  screenInterface/ram_reg_0_2_i_16/O
                         net (fo=16, routed)          4.118    10.977    screenInterface/ram_reg_0_2_i_16_n_0
    RAMB36_X1Y6          RAMB36E1                                     r  screenInterface/ram_reg_0_2/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.487    14.828    screenInterface/clk_IBUF_BUFG
    RAMB36_X1Y6          RAMB36E1                                     r  screenInterface/ram_reg_0_2/CLKARDCLK
                         clock pessimism              0.180    15.008    
                         clock uncertainty           -0.035    14.972    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.774    14.198    screenInterface/ram_reg_0_2
  -------------------------------------------------------------------
                         required time                         14.198    
                         arrival time                         -10.977    
  -------------------------------------------------------------------
                         slack                                  3.222    

Slack (MET) :             3.244ns  (required time - arrival time)
  Source:                 y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInterface/ram_reg_14_2/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        5.963ns  (logic 0.608ns (10.196%)  route 5.355ns (89.804%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.544     5.065    clk_IBUF_BUFG
    SLICE_X33Y82         FDRE                                         r  y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  y_reg[0]/Q
                         net (fo=13, routed)          1.186     6.707    screenInterface/ram_reg_15_2_0[0]
    SLICE_X35Y84         LUT2 (Prop_lut2_I0_O)        0.152     6.859 r  screenInterface/ram_reg_0_2_i_16/O
                         net (fo=16, routed)          4.169    11.028    screenInterface/ram_reg_0_2_i_16_n_0
    RAMB36_X0Y10         RAMB36E1                                     r  screenInterface/ram_reg_14_2/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.482    14.823    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  screenInterface/ram_reg_14_2/CLKARDCLK
                         clock pessimism              0.258    15.081    
                         clock uncertainty           -0.035    15.046    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.774    14.272    screenInterface/ram_reg_14_2
  -------------------------------------------------------------------
                         required time                         14.272    
                         arrival time                         -11.028    
  -------------------------------------------------------------------
                         slack                                  3.244    

Slack (MET) :             3.259ns  (required time - arrival time)
  Source:                 x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInterface/ram_reg_5_0/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        6.298ns  (logic 0.580ns (9.209%)  route 5.718ns (90.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.989ns = ( 14.989 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.547     5.068    clk_IBUF_BUFG
    SLICE_X28Y84         FDRE                                         r  x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84         FDRE (Prop_fdre_C_Q)         0.456     5.524 r  x_reg[6]/Q
                         net (fo=8, routed)           0.895     6.419    screenInterface/Q[6]
    SLICE_X28Y83         LUT2 (Prop_lut2_I0_O)        0.124     6.543 r  screenInterface/ram_reg_0_0_i_3/O
                         net (fo=24, routed)          4.823    11.366    screenInterface/ram_reg_0_0_i_3_n_0
    RAMB36_X1Y26         RAMB36E1                                     r  screenInterface/ram_reg_5_0/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.648    14.989    screenInterface/clk_IBUF_BUFG
    RAMB36_X1Y26         RAMB36E1                                     r  screenInterface/ram_reg_5_0/CLKARDCLK
                         clock pessimism              0.187    15.175    
                         clock uncertainty           -0.035    15.140    
    RAMB36_X1Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    14.625    screenInterface/ram_reg_5_0
  -------------------------------------------------------------------
                         required time                         14.625    
                         arrival time                         -11.366    
  -------------------------------------------------------------------
                         slack                                  3.259    

Slack (MET) :             3.289ns  (required time - arrival time)
  Source:                 y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInterface/ram_reg_14_2/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        5.925ns  (logic 0.606ns (10.229%)  route 5.319ns (89.771%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.544     5.065    clk_IBUF_BUFG
    SLICE_X33Y82         FDRE                                         r  y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  y_reg[2]/Q
                         net (fo=13, routed)          0.843     6.364    screenInterface/ram_reg_15_2_0[2]
    SLICE_X35Y84         LUT2 (Prop_lut2_I0_O)        0.150     6.514 r  screenInterface/ram_reg_0_2_i_14/O
                         net (fo=16, routed)          4.475    10.989    screenInterface/ram_reg_0_2_i_14_n_0
    RAMB36_X0Y10         RAMB36E1                                     r  screenInterface/ram_reg_14_2/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.482    14.823    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  screenInterface/ram_reg_14_2/CLKARDCLK
                         clock pessimism              0.258    15.081    
                         clock uncertainty           -0.035    15.046    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.768    14.278    screenInterface/ram_reg_14_2
  -------------------------------------------------------------------
                         required time                         14.278    
                         arrival time                         -10.989    
  -------------------------------------------------------------------
                         slack                                  3.289    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 screenInterface/screenInteface/lineCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInterface/screenInteface/lineCnt_reg[3]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.226ns (52.905%)  route 0.201ns (47.095%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.555     1.438    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X36Y82         FDRE                                         r  screenInterface/screenInteface/lineCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.128     1.566 r  screenInterface/screenInteface/lineCnt_reg[3]/Q
                         net (fo=25, routed)          0.201     1.767    screenInterface/screenInteface/ADDRBWRADDR[3]
    SLICE_X35Y82         LUT5 (Prop_lut5_I4_O)        0.098     1.865 r  screenInterface/screenInteface/lineCnt[3]_rep__0_i_1/O
                         net (fo=1, routed)           0.000     1.865    screenInterface/screenInteface/lineCnt[3]_rep__0_i_1_n_0
    SLICE_X35Y82         FDRE                                         r  screenInterface/screenInteface/lineCnt_reg[3]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.820     1.948    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X35Y82         FDRE                                         r  screenInterface/screenInteface/lineCnt_reg[3]_rep__0/C
                         clock pessimism             -0.249     1.699    
    SLICE_X35Y82         FDRE (Hold_fdre_C_D)         0.092     1.791    screenInterface/screenInteface/lineCnt_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 screenInterface/screenInteface/pixelCnt_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInterface/screenInteface/pixelCnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.362%)  route 0.243ns (56.638%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.552     1.435    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X35Y80         FDRE                                         r  screenInterface/screenInteface/pixelCnt_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  screenInterface/screenInteface/pixelCnt_reg[2]_rep__0/Q
                         net (fo=22, routed)          0.243     1.819    screenInterface/screenInteface/pixelCnt_reg[2]_rep__0_0
    SLICE_X37Y79         LUT5 (Prop_lut5_I0_O)        0.045     1.864 r  screenInterface/screenInteface/pixelCnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.864    screenInterface/screenInteface/plusOp[4]
    SLICE_X37Y79         FDRE                                         r  screenInterface/screenInteface/pixelCnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.818     1.946    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X37Y79         FDRE                                         r  screenInterface/screenInteface/pixelCnt_reg[4]/C
                         clock pessimism             -0.249     1.697    
    SLICE_X37Y79         FDRE (Hold_fdre_C_D)         0.092     1.789    screenInterface/screenInteface/pixelCnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 screenInterface/screenInteface/pixelCnt_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInterface/screenInteface/pixelCnt_reg[4]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.209ns (41.576%)  route 0.294ns (58.424%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.552     1.435    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X34Y80         FDRE                                         r  screenInterface/screenInteface/pixelCnt_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y80         FDRE (Prop_fdre_C_Q)         0.164     1.599 r  screenInterface/screenInteface/pixelCnt_reg[3]_rep__0/Q
                         net (fo=19, routed)          0.294     1.893    screenInterface/screenInteface/pixelCnt_reg[3]_rep__0_0
    SLICE_X38Y80         LUT5 (Prop_lut5_I3_O)        0.045     1.938 r  screenInterface/screenInteface/pixelCnt[4]_rep__0_i_1/O
                         net (fo=1, routed)           0.000     1.938    screenInterface/screenInteface/pixelCnt[4]_rep__0_i_1_n_0
    SLICE_X38Y80         FDRE                                         r  screenInterface/screenInteface/pixelCnt_reg[4]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.819     1.947    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X38Y80         FDRE                                         r  screenInterface/screenInteface/pixelCnt_reg[4]_rep__0/C
                         clock pessimism             -0.249     1.698    
    SLICE_X38Y80         FDRE (Hold_fdre_C_D)         0.121     1.819    screenInterface/screenInteface/pixelCnt_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 screenInterface/screenInteface/lineCnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInterface/ram_reg_6_0/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.141ns (22.573%)  route 0.484ns (77.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.555     1.438    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X37Y82         FDRE                                         r  screenInterface/screenInteface/lineCnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  screenInterface/screenInteface/lineCnt_reg[4]/Q
                         net (fo=56, routed)          0.484     2.063    screenInterface/line[4]
    RAMB36_X0Y16         RAMB36E1                                     r  screenInterface/ram_reg_6_0/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.867     1.995    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y16         RAMB36E1                                     r  screenInterface/ram_reg_6_0/CLKBWRCLK
                         clock pessimism             -0.249     1.746    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     1.929    screenInterface/ram_reg_6_0
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 screenInterface/screenInteface/pixelCnt_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInterface/screenInteface/pixelCnt_reg[4]_rep/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.209ns (42.590%)  route 0.282ns (57.410%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.552     1.435    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X34Y80         FDRE                                         r  screenInterface/screenInteface/pixelCnt_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y80         FDRE (Prop_fdre_C_Q)         0.164     1.599 r  screenInterface/screenInteface/pixelCnt_reg[3]_rep__0/Q
                         net (fo=19, routed)          0.282     1.881    screenInterface/screenInteface/pixelCnt_reg[3]_rep__0_0
    SLICE_X37Y80         LUT5 (Prop_lut5_I3_O)        0.045     1.926 r  screenInterface/screenInteface/pixelCnt[4]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.926    screenInterface/screenInteface/pixelCnt[4]_rep_i_1_n_0
    SLICE_X37Y80         FDRE                                         r  screenInterface/screenInteface/pixelCnt_reg[4]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.819     1.947    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X37Y80         FDRE                                         r  screenInterface/screenInteface/pixelCnt_reg[4]_rep/C
                         clock pessimism             -0.249     1.698    
    SLICE_X37Y80         FDRE (Hold_fdre_C_D)         0.092     1.790    screenInterface/screenInteface/pixelCnt_reg[4]_rep
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 screenInterface/screenInteface/pixelCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInterface/screenInteface/pixelCnt_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.773%)  route 0.088ns (32.227%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.552     1.435    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X35Y80         FDRE                                         r  screenInterface/screenInteface/pixelCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  screenInterface/screenInteface/pixelCnt_reg[1]/Q
                         net (fo=27, routed)          0.088     1.665    screenInterface/screenInteface/pixelCnt_reg[9]_0[1]
    SLICE_X34Y80         LUT3 (Prop_lut3_I1_O)        0.045     1.710 r  screenInterface/screenInteface/pixelCnt[2]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.710    screenInterface/screenInteface/pixelCnt[2]_rep_i_1_n_0
    SLICE_X34Y80         FDRE                                         r  screenInterface/screenInteface/pixelCnt_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.818     1.946    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X34Y80         FDRE                                         r  screenInterface/screenInteface/pixelCnt_reg[2]_rep/C
                         clock pessimism             -0.498     1.448    
    SLICE_X34Y80         FDRE (Hold_fdre_C_D)         0.121     1.569    screenInterface/screenInteface/pixelCnt_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 screenInterface/screenInteface/pixelCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInterface/screenInteface/pixelCnt_reg[3]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.282%)  route 0.090ns (32.718%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.552     1.435    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X35Y80         FDRE                                         r  screenInterface/screenInteface/pixelCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  screenInterface/screenInteface/pixelCnt_reg[1]/Q
                         net (fo=27, routed)          0.090     1.667    screenInterface/screenInteface/pixelCnt_reg[9]_0[1]
    SLICE_X34Y80         LUT4 (Prop_lut4_I0_O)        0.045     1.712 r  screenInterface/screenInteface/pixelCnt[3]_rep__0_i_1/O
                         net (fo=1, routed)           0.000     1.712    screenInterface/screenInteface/pixelCnt[3]_rep__0_i_1_n_0
    SLICE_X34Y80         FDRE                                         r  screenInterface/screenInteface/pixelCnt_reg[3]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.818     1.946    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X34Y80         FDRE                                         r  screenInterface/screenInteface/pixelCnt_reg[3]_rep__0/C
                         clock pessimism             -0.498     1.448    
    SLICE_X34Y80         FDRE (Hold_fdre_C_D)         0.120     1.568    screenInterface/screenInteface/pixelCnt_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 screenInterface/screenInteface/pixelCnt_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInterface/screenInteface/pixelCnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.186ns (36.829%)  route 0.319ns (63.171%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.552     1.435    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X35Y80         FDRE                                         r  screenInterface/screenInteface/pixelCnt_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  screenInterface/screenInteface/pixelCnt_reg[2]_rep__0/Q
                         net (fo=22, routed)          0.319     1.895    screenInterface/screenInteface/pixelCnt_reg[2]_rep__0_0
    SLICE_X37Y80         LUT4 (Prop_lut4_I2_O)        0.045     1.940 r  screenInterface/screenInteface/pixelCnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.940    screenInterface/screenInteface/plusOp[3]
    SLICE_X37Y80         FDRE                                         r  screenInterface/screenInteface/pixelCnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.819     1.947    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X37Y80         FDRE                                         r  screenInterface/screenInteface/pixelCnt_reg[3]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X37Y80         FDRE (Hold_fdre_C_D)         0.091     1.789    screenInterface/screenInteface/pixelCnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 screenInterface/screenInteface/lineCnt_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInterface/screenInteface/lineCnt_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.919%)  route 0.084ns (31.081%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.555     1.438    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X37Y82         FDRE                                         r  screenInterface/screenInteface/lineCnt_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  screenInterface/screenInteface/lineCnt_reg[1]_rep/Q
                         net (fo=22, routed)          0.084     1.663    screenInterface/screenInteface/pixelCnt_reg[4]_rep__0_0[1]
    SLICE_X36Y82         LUT4 (Prop_lut4_I2_O)        0.045     1.708 r  screenInterface/screenInteface/lineCnt[2]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.708    screenInterface/screenInteface/lineCnt[2]_rep_i_1_n_0
    SLICE_X36Y82         FDRE                                         r  screenInterface/screenInteface/lineCnt_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.821     1.949    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X36Y82         FDRE                                         r  screenInterface/screenInteface/lineCnt_reg[2]_rep/C
                         clock pessimism             -0.498     1.451    
    SLICE_X36Y82         FDRE (Hold_fdre_C_D)         0.092     1.543    screenInterface/screenInteface/lineCnt_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 screenInterface/screenInteface/lineCnt_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInterface/ram_reg_7_0/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.141ns (21.387%)  route 0.518ns (78.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.555     1.438    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X36Y82         FDRE                                         r  screenInterface/screenInteface/lineCnt_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  screenInterface/screenInteface/lineCnt_reg[2]_rep/Q
                         net (fo=16, routed)          0.518     2.098    screenInterface/screenInteface_n_30
    RAMB36_X0Y17         RAMB36E1                                     r  screenInterface/ram_reg_7_0/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.871     1.999    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y17         RAMB36E1                                     r  screenInterface/ram_reg_7_0/CLKBWRCLK
                         clock pessimism             -0.249     1.750    
    RAMB36_X0Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183     1.933    screenInterface/ram_reg_7_0
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.165    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysClk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y8   screenInterface/ram_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y6   screenInterface/ram_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y6   screenInterface/ram_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y14  screenInterface/ram_reg_10_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y12  screenInterface/ram_reg_10_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y12  screenInterface/ram_reg_10_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y15  screenInterface/ram_reg_11_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y13  screenInterface/ram_reg_11_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y13  screenInterface/ram_reg_11_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y10  screenInterface/ram_reg_12_0/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y92  mouseInterface/ps2ClkSynchronizer/aux_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y92  mouseInterface/ps2ClkSynchronizer/aux_reg[1]_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y86  TxDataRdy_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y86  TxDataRdy_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y86  TxData_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y86  TxData_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y85  colorRdy_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y85  colorRdy_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y87  mouseScanner.state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y87  mouseScanner.state_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y92  mouseInterface/ps2ClkSynchronizer/aux_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y92  mouseInterface/ps2ClkSynchronizer/aux_reg[1]_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y86  TxDataRdy_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y86  TxDataRdy_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y86  TxData_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y86  TxData_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y85  colorRdy_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y85  colorRdy_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y87  mouseScanner.state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y87  mouseScanner.state_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sysClk
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.612ns  (logic 4.323ns (37.232%)  route 7.288ns (62.768%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.544     5.065    clk_IBUF_BUFG
    SLICE_X33Y82         FDRE                                         r  y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  y_reg[2]/Q
                         net (fo=13, routed)          1.386     6.907    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_4_0[2]
    SLICE_X34Y83         LUT6 (Prop_lut6_I0_O)        0.124     7.031 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_10/O
                         net (fo=1, routed)           0.689     7.720    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_10_n_0
    SLICE_X34Y83         LUT5 (Prop_lut5_I4_O)        0.124     7.844 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_3/O
                         net (fo=3, routed)           0.954     8.799    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_3_n_0
    SLICE_X34Y81         LUT5 (Prop_lut5_I1_O)        0.124     8.923 r  screenInterface/screenInteface/RGB_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.259    13.181    RGB_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    16.677 r  RGB_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.677    RGB[0]
    N18                                                               r  RGB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.495ns  (logic 4.347ns (37.814%)  route 7.148ns (62.186%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.544     5.065    clk_IBUF_BUFG
    SLICE_X33Y82         FDRE                                         r  y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  y_reg[2]/Q
                         net (fo=13, routed)          1.386     6.907    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_4_0[2]
    SLICE_X34Y83         LUT6 (Prop_lut6_I0_O)        0.124     7.031 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_10/O
                         net (fo=1, routed)           0.689     7.720    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_10_n_0
    SLICE_X34Y83         LUT5 (Prop_lut5_I4_O)        0.124     7.844 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_3/O
                         net (fo=3, routed)           0.954     8.799    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_3_n_0
    SLICE_X34Y81         LUT5 (Prop_lut5_I1_O)        0.124     8.923 r  screenInterface/screenInteface/RGB_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.119    13.041    RGB_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519    16.560 r  RGB_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.560    RGB[2]
    K18                                                               r  RGB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.491ns  (logic 4.330ns (37.687%)  route 7.160ns (62.313%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.544     5.065    clk_IBUF_BUFG
    SLICE_X33Y82         FDRE                                         r  y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  y_reg[2]/Q
                         net (fo=13, routed)          1.386     6.907    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_4_0[2]
    SLICE_X34Y83         LUT6 (Prop_lut6_I0_O)        0.124     7.031 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_10/O
                         net (fo=1, routed)           0.689     7.720    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_10_n_0
    SLICE_X34Y83         LUT5 (Prop_lut5_I4_O)        0.124     7.844 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_3/O
                         net (fo=3, routed)           0.962     8.807    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_3_n_0
    SLICE_X34Y81         LUT5 (Prop_lut5_I1_O)        0.124     8.931 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_1/O
                         net (fo=4, routed)           4.122    13.053    RGB_OBUF[8]
    N19                  OBUF (Prop_obuf_I_O)         3.502    16.555 r  RGB_OBUF[11]_inst/O
                         net (fo=0)                   0.000    16.555    RGB[11]
    N19                                                               r  RGB[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInterface/screenInteface/lineCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.374ns  (logic 4.950ns (43.520%)  route 6.424ns (56.480%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.544     5.065    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X36Y82         FDRE                                         r  screenInterface/screenInteface/lineCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  screenInterface/screenInteface/lineCnt_reg[2]/Q
                         net (fo=15, routed)          1.246     6.767    screenInterface/screenInteface/line[2]
    SLICE_X35Y83         LUT6 (Prop_lut6_I3_O)        0.124     6.891 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_13/O
                         net (fo=1, routed)           0.000     6.891    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_13_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     7.427 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_4/CO[2]
                         net (fo=3, routed)           0.836     8.263    screenInterface/screenInteface/RGB22_in
    SLICE_X34Y81         LUT5 (Prop_lut5_I2_O)        0.313     8.576 r  screenInterface/screenInteface/RGB_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           4.342    12.918    RGB_OBUF[4]
    J17                  OBUF (Prop_obuf_I_O)         3.521    16.439 r  RGB_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.439    RGB[4]
    J17                                                               r  RGB[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.330ns  (logic 4.331ns (38.230%)  route 6.998ns (61.770%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.544     5.065    clk_IBUF_BUFG
    SLICE_X33Y82         FDRE                                         r  y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  y_reg[2]/Q
                         net (fo=13, routed)          1.386     6.907    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_4_0[2]
    SLICE_X34Y83         LUT6 (Prop_lut6_I0_O)        0.124     7.031 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_10/O
                         net (fo=1, routed)           0.689     7.720    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_10_n_0
    SLICE_X34Y83         LUT5 (Prop_lut5_I4_O)        0.124     7.844 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_3/O
                         net (fo=3, routed)           0.954     8.799    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_3_n_0
    SLICE_X34Y81         LUT5 (Prop_lut5_I1_O)        0.124     8.923 r  screenInterface/screenInteface/RGB_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.969    12.891    RGB_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503    16.395 r  RGB_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.395    RGB[1]
    L18                                                               r  RGB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.310ns  (logic 4.352ns (38.480%)  route 6.958ns (61.520%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.544     5.065    clk_IBUF_BUFG
    SLICE_X33Y82         FDRE                                         r  y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  y_reg[2]/Q
                         net (fo=13, routed)          1.386     6.907    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_4_0[2]
    SLICE_X34Y83         LUT6 (Prop_lut6_I0_O)        0.124     7.031 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_10/O
                         net (fo=1, routed)           0.689     7.720    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_10_n_0
    SLICE_X34Y83         LUT5 (Prop_lut5_I4_O)        0.124     7.844 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_3/O
                         net (fo=3, routed)           0.962     8.807    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_3_n_0
    SLICE_X34Y81         LUT5 (Prop_lut5_I1_O)        0.124     8.931 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_1/O
                         net (fo=4, routed)           3.920    12.851    RGB_OBUF[8]
    J19                  OBUF (Prop_obuf_I_O)         3.524    16.374 r  RGB_OBUF[10]_inst/O
                         net (fo=0)                   0.000    16.374    RGB[10]
    J19                                                               r  RGB[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.201ns  (logic 4.353ns (38.859%)  route 6.849ns (61.141%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.544     5.065    clk_IBUF_BUFG
    SLICE_X33Y82         FDRE                                         r  y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  y_reg[2]/Q
                         net (fo=13, routed)          1.386     6.907    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_4_0[2]
    SLICE_X34Y83         LUT6 (Prop_lut6_I0_O)        0.124     7.031 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_10/O
                         net (fo=1, routed)           0.689     7.720    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_10_n_0
    SLICE_X34Y83         LUT5 (Prop_lut5_I4_O)        0.124     7.844 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_3/O
                         net (fo=3, routed)           0.954     8.799    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_3_n_0
    SLICE_X34Y81         LUT5 (Prop_lut5_I1_O)        0.124     8.923 r  screenInterface/screenInteface/RGB_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.819    12.741    RGB_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    16.266 r  RGB_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.266    RGB[3]
    J18                                                               r  RGB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInterface/screenInteface/lineCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.098ns  (logic 4.958ns (44.676%)  route 6.140ns (55.324%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.544     5.065    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X36Y82         FDRE                                         r  screenInterface/screenInteface/lineCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  screenInterface/screenInteface/lineCnt_reg[2]/Q
                         net (fo=15, routed)          1.246     6.767    screenInterface/screenInteface/line[2]
    SLICE_X35Y83         LUT6 (Prop_lut6_I3_O)        0.124     6.891 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_13/O
                         net (fo=1, routed)           0.000     6.891    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_13_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     7.427 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_4/CO[2]
                         net (fo=3, routed)           0.836     8.263    screenInterface/screenInteface/RGB22_in
    SLICE_X34Y81         LUT5 (Prop_lut5_I2_O)        0.313     8.576 r  screenInterface/screenInteface/RGB_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           4.058    12.634    RGB_OBUF[4]
    G17                  OBUF (Prop_obuf_I_O)         3.529    16.163 r  RGB_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.163    RGB[6]
    G17                                                               r  RGB[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.019ns  (logic 4.347ns (39.453%)  route 6.672ns (60.547%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.544     5.065    clk_IBUF_BUFG
    SLICE_X33Y82         FDRE                                         r  y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  y_reg[2]/Q
                         net (fo=13, routed)          1.386     6.907    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_4_0[2]
    SLICE_X34Y83         LUT6 (Prop_lut6_I0_O)        0.124     7.031 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_10/O
                         net (fo=1, routed)           0.689     7.720    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_10_n_0
    SLICE_X34Y83         LUT5 (Prop_lut5_I4_O)        0.124     7.844 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_3/O
                         net (fo=3, routed)           0.962     8.807    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_3_n_0
    SLICE_X34Y81         LUT5 (Prop_lut5_I1_O)        0.124     8.931 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_1/O
                         net (fo=4, routed)           3.634    12.564    RGB_OBUF[8]
    H19                  OBUF (Prop_obuf_I_O)         3.519    16.084 r  RGB_OBUF[9]_inst/O
                         net (fo=0)                   0.000    16.084    RGB[9]
    H19                                                               r  RGB[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInterface/screenInteface/lineCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.924ns  (logic 4.934ns (45.169%)  route 5.990ns (54.831%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.544     5.065    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X36Y82         FDRE                                         r  screenInterface/screenInteface/lineCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  screenInterface/screenInteface/lineCnt_reg[2]/Q
                         net (fo=15, routed)          1.246     6.767    screenInterface/screenInteface/line[2]
    SLICE_X35Y83         LUT6 (Prop_lut6_I3_O)        0.124     6.891 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_13/O
                         net (fo=1, routed)           0.000     6.891    screenInterface/screenInteface/RGB_OBUF[11]_inst_i_13_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     7.427 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_4/CO[2]
                         net (fo=3, routed)           0.836     8.263    screenInterface/screenInteface/RGB22_in
    SLICE_X34Y81         LUT5 (Prop_lut5_I2_O)        0.313     8.576 r  screenInterface/screenInteface/RGB_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           3.908    12.484    RGB_OBUF[4]
    H17                  OBUF (Prop_obuf_I_O)         3.505    15.989 r  RGB_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.989    RGB[5]
    H17                                                               r  RGB[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mouseInterface/fsmdt.state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2Clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.219ns  (logic 0.965ns (43.491%)  route 1.254ns (56.509%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.558     1.441    mouseInterface/clk_IBUF_BUFG
    SLICE_X29Y87         FDSE                                         r  mouseInterface/fsmdt.state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDSE (Prop_fdse_C_Q)         0.141     1.582 r  mouseInterface/fsmdt.state_reg[1]/Q
                         net (fo=14, routed)          1.254     2.836    ps2Clk_IOBUF_inst/T
    C17                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.660 r  ps2Clk_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.660    ps2Clk
    C17                                                               r  ps2Clk (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mouseInterface/fsmdt.shifter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2Data
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.443ns  (logic 1.372ns (56.146%)  route 1.072ns (43.854%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.559     1.442    mouseInterface/clk_IBUF_BUFG
    SLICE_X30Y88         FDRE                                         r  mouseInterface/fsmdt.shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y88         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  mouseInterface/fsmdt.shifter_reg[0]/Q
                         net (fo=1, routed)           1.072     2.678    ps2Data_IOBUF_inst/I
    B17                  OBUFT (Prop_obuft_I_O)       1.208     3.886 r  ps2Data_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.886    ps2Data
    B17                                                               r  ps2Data (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInterface/screenInteface/hSync_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hSync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.560ns  (logic 1.362ns (53.200%)  route 1.198ns (46.800%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.550     1.433    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X34Y78         FDRE                                         r  screenInterface/screenInteface/hSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y78         FDRE (Prop_fdre_C_Q)         0.164     1.597 r  screenInterface/screenInteface/hSync_reg/Q
                         net (fo=1, routed)           1.198     2.795    hSync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     3.993 r  hSync_OBUF_inst/O
                         net (fo=0)                   0.000     3.993    hSync
    P19                                                               r  hSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInterface/screenInteface/vSync_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vSync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.658ns  (logic 1.345ns (50.627%)  route 1.312ns (49.373%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.551     1.434    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X33Y78         FDRE                                         r  screenInterface/screenInteface/vSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  screenInterface/screenInteface/vSync_reg/Q
                         net (fo=1, routed)           1.312     2.887    vSync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     4.092 r  vSync_OBUF_inst/O
                         net (fo=0)                   0.000     4.092    vSync
    R19                                                               r  vSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInterface/screenInteface/RGB_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.795ns  (logic 1.417ns (50.705%)  route 1.378ns (49.295%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.553     1.436    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X36Y80         FDRE                                         r  screenInterface/screenInteface/RGB_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  screenInterface/screenInteface/RGB_reg[7]/Q
                         net (fo=1, routed)           0.238     1.815    screenInterface/screenInteface/RGB_reg_n_0_[7]
    SLICE_X34Y81         LUT5 (Prop_lut5_I4_O)        0.045     1.860 r  screenInterface/screenInteface/RGB_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           1.140     3.000    RGB_OBUF[4]
    D17                  OBUF (Prop_obuf_I_O)         1.231     4.232 r  RGB_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.232    RGB[7]
    D17                                                               r  RGB[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInterface/screenInteface/RGB_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.868ns  (logic 1.434ns (49.982%)  route 1.435ns (50.018%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.553     1.436    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X38Y80         FDRE                                         r  screenInterface/screenInteface/RGB_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  screenInterface/screenInteface/RGB_reg[11]/Q
                         net (fo=1, routed)           0.229     1.829    screenInterface/screenInteface/RGB_reg_n_0_[11]
    SLICE_X34Y81         LUT5 (Prop_lut5_I4_O)        0.045     1.874 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_1/O
                         net (fo=4, routed)           1.206     3.080    RGB_OBUF[8]
    G19                  OBUF (Prop_obuf_I_O)         1.225     4.305 r  RGB_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.305    RGB[8]
    G19                                                               r  RGB[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInterface/screenInteface/RGB_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.912ns  (logic 1.429ns (49.085%)  route 1.483ns (50.915%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.553     1.436    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X38Y80         FDRE                                         r  screenInterface/screenInteface/RGB_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y80         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  screenInterface/screenInteface/RGB_reg[11]/Q
                         net (fo=1, routed)           0.229     1.829    screenInterface/screenInteface/RGB_reg_n_0_[11]
    SLICE_X34Y81         LUT5 (Prop_lut5_I4_O)        0.045     1.874 r  screenInterface/screenInteface/RGB_OBUF[11]_inst_i_1/O
                         net (fo=4, routed)           1.254     3.128    RGB_OBUF[8]
    H19                  OBUF (Prop_obuf_I_O)         1.220     4.348 r  RGB_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.348    RGB[9]
    H19                                                               r  RGB[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInterface/screenInteface/RGB_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.935ns  (logic 1.412ns (48.094%)  route 1.524ns (51.906%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.553     1.436    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X36Y80         FDRE                                         r  screenInterface/screenInteface/RGB_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  screenInterface/screenInteface/RGB_reg[3]/Q
                         net (fo=1, routed)           0.213     1.790    screenInterface/screenInteface/RGB_reg_n_0_[3]
    SLICE_X34Y81         LUT5 (Prop_lut5_I4_O)        0.045     1.835 r  screenInterface/screenInteface/RGB_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.311     3.146    RGB_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         1.226     4.371 r  RGB_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.371    RGB[3]
    J18                                                               r  RGB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInterface/screenInteface/RGB_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.977ns  (logic 1.391ns (46.708%)  route 1.586ns (53.292%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.553     1.436    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X36Y80         FDRE                                         r  screenInterface/screenInteface/RGB_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  screenInterface/screenInteface/RGB_reg[3]/Q
                         net (fo=1, routed)           0.213     1.790    screenInterface/screenInteface/RGB_reg_n_0_[3]
    SLICE_X34Y81         LUT5 (Prop_lut5_I4_O)        0.045     1.835 r  screenInterface/screenInteface/RGB_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.374     3.209    RGB_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.205     4.413 r  RGB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.413    RGB[1]
    L18                                                               r  RGB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInterface/screenInteface/RGB_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.977ns  (logic 1.393ns (46.775%)  route 1.585ns (53.225%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.553     1.436    screenInterface/screenInteface/clk_IBUF_BUFG
    SLICE_X36Y80         FDRE                                         r  screenInterface/screenInteface/RGB_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  screenInterface/screenInteface/RGB_reg[7]/Q
                         net (fo=1, routed)           0.238     1.815    screenInterface/screenInteface/RGB_reg_n_0_[7]
    SLICE_X34Y81         LUT5 (Prop_lut5_I4_O)        0.045     1.860 r  screenInterface/screenInteface/RGB_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           1.347     3.207    RGB_OBUF[4]
    H17                  OBUF (Prop_obuf_I_O)         1.207     4.413 r  RGB_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.413    RGB[5]
    H17                                                               r  RGB[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sysClk

Max Delay            51 Endpoints
Min Delay            51 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sws[0]
                            (input port)
  Destination:            screenInterface/ram_reg_5_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.654ns  (logic 1.577ns (20.602%)  route 6.077ns (79.398%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.989ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sws[0] (IN)
                         net (fo=0)                   0.000     0.000    sws[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sws_IBUF[0]_inst/O
                         net (fo=1, routed)           2.473     3.926    screenInterface/sws_IBUF[0]
    SLICE_X8Y46          LUT2 (Prop_lut2_I0_O)        0.124     4.050 r  screenInterface/ram_reg_0_0_i_19/O
                         net (fo=16, routed)          3.604     7.654    screenInterface/ramWrData[0]
    RAMB36_X1Y26         RAMB36E1                                     r  screenInterface/ram_reg_5_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.648     4.989    screenInterface/clk_IBUF_BUFG
    RAMB36_X1Y26         RAMB36E1                                     r  screenInterface/ram_reg_5_0/CLKARDCLK

Slack:                    inf
  Source:                 sws[0]
                            (input port)
  Destination:            screenInterface/ram_reg_4_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.595ns  (logic 1.577ns (20.761%)  route 6.018ns (79.239%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.984ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sws[0] (IN)
                         net (fo=0)                   0.000     0.000    sws[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sws_IBUF[0]_inst/O
                         net (fo=1, routed)           2.473     3.926    screenInterface/sws_IBUF[0]
    SLICE_X8Y46          LUT2 (Prop_lut2_I0_O)        0.124     4.050 r  screenInterface/ram_reg_0_0_i_19/O
                         net (fo=16, routed)          3.545     7.595    screenInterface/ramWrData[0]
    RAMB36_X1Y25         RAMB36E1                                     r  screenInterface/ram_reg_4_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.643     4.984    screenInterface/clk_IBUF_BUFG
    RAMB36_X1Y25         RAMB36E1                                     r  screenInterface/ram_reg_4_0/CLKARDCLK

Slack:                    inf
  Source:                 sws[2]
                            (input port)
  Destination:            screenInterface/ram_reg_5_2/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.443ns  (logic 1.614ns (21.683%)  route 5.829ns (78.317%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sws[2] (IN)
                         net (fo=0)                   0.000     0.000    sws[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sws_IBUF[2]_inst/O
                         net (fo=1, routed)           2.658     4.122    screenInterface/sws_IBUF[2]
    SLICE_X8Y46          LUT2 (Prop_lut2_I0_O)        0.150     4.272 r  screenInterface/ram_reg_0_2_i_17/O
                         net (fo=16, routed)          3.171     7.443    screenInterface/ramWrData[2]
    RAMB36_X2Y19         RAMB36E1                                     r  screenInterface/ram_reg_5_2/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.486     4.827    screenInterface/clk_IBUF_BUFG
    RAMB36_X2Y19         RAMB36E1                                     r  screenInterface/ram_reg_5_2/CLKARDCLK

Slack:                    inf
  Source:                 sws[2]
                            (input port)
  Destination:            screenInterface/ram_reg_3_2/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.286ns  (logic 1.614ns (22.151%)  route 5.672ns (77.849%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.989ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sws[2] (IN)
                         net (fo=0)                   0.000     0.000    sws[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sws_IBUF[2]_inst/O
                         net (fo=1, routed)           2.658     4.122    screenInterface/sws_IBUF[2]
    SLICE_X8Y46          LUT2 (Prop_lut2_I0_O)        0.150     4.272 r  screenInterface/ram_reg_0_2_i_17/O
                         net (fo=16, routed)          3.014     7.286    screenInterface/ramWrData[2]
    RAMB36_X0Y23         RAMB36E1                                     r  screenInterface/ram_reg_3_2/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.648     4.989    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y23         RAMB36E1                                     r  screenInterface/ram_reg_3_2/CLKARDCLK

Slack:                    inf
  Source:                 sws[2]
                            (input port)
  Destination:            screenInterface/ram_reg_7_2/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.190ns  (logic 1.614ns (22.444%)  route 5.577ns (77.556%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sws[2] (IN)
                         net (fo=0)                   0.000     0.000    sws[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sws_IBUF[2]_inst/O
                         net (fo=1, routed)           2.658     4.122    screenInterface/sws_IBUF[2]
    SLICE_X8Y46          LUT2 (Prop_lut2_I0_O)        0.150     4.272 r  screenInterface/ram_reg_0_2_i_17/O
                         net (fo=16, routed)          2.919     7.190    screenInterface/ramWrData[2]
    RAMB36_X2Y17         RAMB36E1                                     r  screenInterface/ram_reg_7_2/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.482     4.823    screenInterface/clk_IBUF_BUFG
    RAMB36_X2Y17         RAMB36E1                                     r  screenInterface/ram_reg_7_2/CLKARDCLK

Slack:                    inf
  Source:                 sws[0]
                            (input port)
  Destination:            screenInterface/ram_reg_3_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.150ns  (logic 1.577ns (22.052%)  route 5.574ns (77.948%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.987ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sws[0] (IN)
                         net (fo=0)                   0.000     0.000    sws[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sws_IBUF[0]_inst/O
                         net (fo=1, routed)           2.473     3.926    screenInterface/sws_IBUF[0]
    SLICE_X8Y46          LUT2 (Prop_lut2_I0_O)        0.124     4.050 r  screenInterface/ram_reg_0_0_i_19/O
                         net (fo=16, routed)          3.101     7.150    screenInterface/ramWrData[0]
    RAMB36_X0Y25         RAMB36E1                                     r  screenInterface/ram_reg_3_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.646     4.987    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y25         RAMB36E1                                     r  screenInterface/ram_reg_3_0/CLKARDCLK

Slack:                    inf
  Source:                 sws[2]
                            (input port)
  Destination:            screenInterface/ram_reg_4_2/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.109ns  (logic 1.614ns (22.702%)  route 5.495ns (77.298%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sws[2] (IN)
                         net (fo=0)                   0.000     0.000    sws[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sws_IBUF[2]_inst/O
                         net (fo=1, routed)           2.658     4.122    screenInterface/sws_IBUF[2]
    SLICE_X8Y46          LUT2 (Prop_lut2_I0_O)        0.150     4.272 r  screenInterface/ram_reg_0_2_i_17/O
                         net (fo=16, routed)          2.837     7.109    screenInterface/ramWrData[2]
    RAMB36_X2Y18         RAMB36E1                                     r  screenInterface/ram_reg_4_2/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.485     4.826    screenInterface/clk_IBUF_BUFG
    RAMB36_X2Y18         RAMB36E1                                     r  screenInterface/ram_reg_4_2/CLKARDCLK

Slack:                    inf
  Source:                 sws[0]
                            (input port)
  Destination:            screenInterface/ram_reg_2_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.008ns  (logic 1.577ns (22.501%)  route 5.431ns (77.499%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.984ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sws[0] (IN)
                         net (fo=0)                   0.000     0.000    sws[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sws_IBUF[0]_inst/O
                         net (fo=1, routed)           2.473     3.926    screenInterface/sws_IBUF[0]
    SLICE_X8Y46          LUT2 (Prop_lut2_I0_O)        0.124     4.050 r  screenInterface/ram_reg_0_0_i_19/O
                         net (fo=16, routed)          2.958     7.008    screenInterface/ramWrData[0]
    RAMB36_X0Y24         RAMB36E1                                     r  screenInterface/ram_reg_2_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.643     4.984    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y24         RAMB36E1                                     r  screenInterface/ram_reg_2_0/CLKARDCLK

Slack:                    inf
  Source:                 sws[2]
                            (input port)
  Destination:            screenInterface/ram_reg_6_2/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.958ns  (logic 1.614ns (23.192%)  route 5.345ns (76.808%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.819ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sws[2] (IN)
                         net (fo=0)                   0.000     0.000    sws[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sws_IBUF[2]_inst/O
                         net (fo=1, routed)           2.658     4.122    screenInterface/sws_IBUF[2]
    SLICE_X8Y46          LUT2 (Prop_lut2_I0_O)        0.150     4.272 r  screenInterface/ram_reg_0_2_i_17/O
                         net (fo=16, routed)          2.687     6.958    screenInterface/ramWrData[2]
    RAMB36_X2Y16         RAMB36E1                                     r  screenInterface/ram_reg_6_2/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.478     4.819    screenInterface/clk_IBUF_BUFG
    RAMB36_X2Y16         RAMB36E1                                     r  screenInterface/ram_reg_6_2/CLKARDCLK

Slack:                    inf
  Source:                 sws[2]
                            (input port)
  Destination:            screenInterface/ram_reg_2_2/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.953ns  (logic 1.614ns (23.211%)  route 5.339ns (76.789%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.994ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sws[2] (IN)
                         net (fo=0)                   0.000     0.000    sws[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sws_IBUF[2]_inst/O
                         net (fo=1, routed)           2.658     4.122    screenInterface/sws_IBUF[2]
    SLICE_X8Y46          LUT2 (Prop_lut2_I0_O)        0.150     4.272 r  screenInterface/ram_reg_0_2_i_17/O
                         net (fo=16, routed)          2.681     6.953    screenInterface/ramWrData[2]
    RAMB36_X0Y22         RAMB36E1                                     r  screenInterface/ram_reg_2_2/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.653     4.994    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y22         RAMB36E1                                     r  screenInterface/ram_reg_2_2/CLKARDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ps2Data
                            (input port)
  Destination:            mouseInterface/ps2DataSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.297ns  (logic 0.220ns (16.974%)  route 1.077ns (83.026%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  ps2Data (INOUT)
                         net (fo=1, unset)            0.000     0.000    ps2Data_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  ps2Data_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           1.077     1.297    mouseInterface/ps2DataSynchronizer/aux_reg[0]_0[0]
    SLICE_X30Y94         FDRE                                         r  mouseInterface/ps2DataSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.829     1.957    mouseInterface/ps2DataSynchronizer/clk_IBUF_BUFG
    SLICE_X30Y94         FDRE                                         r  mouseInterface/ps2DataSynchronizer/aux_reg[0]/C

Slack:                    inf
  Source:                 ps2Clk
                            (input port)
  Destination:            mouseInterface/ps2ClkSynchronizer/aux_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.348ns  (logic 0.217ns (16.069%)  route 1.131ns (83.931%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  ps2Clk (INOUT)
                         net (fo=1, unset)            0.000     0.000    ps2Clk_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  ps2Clk_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           1.131     1.348    mouseInterface/ps2ClkSynchronizer/ps2Clk_IBUF
    SLICE_X30Y92         SRL16E                                       r  mouseInterface/ps2ClkSynchronizer/aux_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.828     1.956    mouseInterface/ps2ClkSynchronizer/clk_IBUF_BUFG
    SLICE_X30Y92         SRL16E                                       r  mouseInterface/ps2ClkSynchronizer/aux_reg[1]_srl2/CLK

Slack:                    inf
  Source:                 sws[0]
                            (input port)
  Destination:            screenInterface/ram_reg_1_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.444ns  (logic 0.266ns (18.412%)  route 1.179ns (81.588%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sws[0] (IN)
                         net (fo=0)                   0.000     0.000    sws[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sws_IBUF[0]_inst/O
                         net (fo=1, routed)           0.995     1.216    screenInterface/sws_IBUF[0]
    SLICE_X8Y46          LUT2 (Prop_lut2_I0_O)        0.045     1.261 r  screenInterface/ram_reg_0_0_i_19/O
                         net (fo=16, routed)          0.183     1.444    screenInterface/ramWrData[0]
    RAMB36_X0Y9          RAMB36E1                                     r  screenInterface/ram_reg_1_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.879     2.007    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y9          RAMB36E1                                     r  screenInterface/ram_reg_1_0/CLKARDCLK

Slack:                    inf
  Source:                 sws[1]
                            (input port)
  Destination:            screenInterface/ram_reg_10_1/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.651ns  (logic 0.274ns (16.619%)  route 1.376ns (83.381%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sws[1] (IN)
                         net (fo=0)                   0.000     0.000    sws[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sws_IBUF[1]_inst/O
                         net (fo=1, routed)           0.906     1.135    screenInterface/sws_IBUF[1]
    SLICE_X8Y46          LUT2 (Prop_lut2_I0_O)        0.045     1.180 r  screenInterface/ram_reg_0_1_i_17/O
                         net (fo=16, routed)          0.471     1.651    screenInterface/ramWrData[1]
    RAMB36_X0Y12         RAMB36E1                                     r  screenInterface/ram_reg_10_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.871     1.999    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y12         RAMB36E1                                     r  screenInterface/ram_reg_10_1/CLKARDCLK

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            rstSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.676ns  (logic 0.222ns (13.240%)  route 1.454ns (86.760%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  rst_IBUF_inst/O
                         net (fo=1, routed)           1.454     1.676    rstSynchronizer/D[0]
    SLICE_X28Y79         FDRE                                         r  rstSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.820     1.947    rstSynchronizer/clk_IBUF_BUFG
    SLICE_X28Y79         FDRE                                         r  rstSynchronizer/aux_reg[0]/C

Slack:                    inf
  Source:                 sws[1]
                            (input port)
  Destination:            screenInterface/ram_reg_11_1/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.691ns  (logic 0.274ns (16.221%)  route 1.417ns (83.779%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sws[1] (IN)
                         net (fo=0)                   0.000     0.000    sws[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sws_IBUF[1]_inst/O
                         net (fo=1, routed)           0.906     1.135    screenInterface/sws_IBUF[1]
    SLICE_X8Y46          LUT2 (Prop_lut2_I0_O)        0.045     1.180 r  screenInterface/ram_reg_0_1_i_17/O
                         net (fo=16, routed)          0.511     1.691    screenInterface/ramWrData[1]
    RAMB36_X0Y13         RAMB36E1                                     r  screenInterface/ram_reg_11_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.867     1.995    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y13         RAMB36E1                                     r  screenInterface/ram_reg_11_1/CLKARDCLK

Slack:                    inf
  Source:                 sws[0]
                            (input port)
  Destination:            screenInterface/ram_reg_0_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.717ns  (logic 0.266ns (15.490%)  route 1.451ns (84.510%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sws[0] (IN)
                         net (fo=0)                   0.000     0.000    sws[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sws_IBUF[0]_inst/O
                         net (fo=1, routed)           0.995     1.216    screenInterface/sws_IBUF[0]
    SLICE_X8Y46          LUT2 (Prop_lut2_I0_O)        0.045     1.261 r  screenInterface/ram_reg_0_0_i_19/O
                         net (fo=16, routed)          0.456     1.717    screenInterface/ramWrData[0]
    RAMB36_X0Y8          RAMB36E1                                     r  screenInterface/ram_reg_0_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.878     2.006    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y8          RAMB36E1                                     r  screenInterface/ram_reg_0_0/CLKARDCLK

Slack:                    inf
  Source:                 sws[0]
                            (input port)
  Destination:            screenInterface/ram_reg_10_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.824ns  (logic 0.266ns (14.581%)  route 1.558ns (85.419%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sws[0] (IN)
                         net (fo=0)                   0.000     0.000    sws[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sws_IBUF[0]_inst/O
                         net (fo=1, routed)           0.995     1.216    screenInterface/sws_IBUF[0]
    SLICE_X8Y46          LUT2 (Prop_lut2_I0_O)        0.045     1.261 r  screenInterface/ram_reg_0_0_i_19/O
                         net (fo=16, routed)          0.563     1.824    screenInterface/ramWrData[0]
    RAMB36_X0Y14         RAMB36E1                                     r  screenInterface/ram_reg_10_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.861     1.989    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y14         RAMB36E1                                     r  screenInterface/ram_reg_10_0/CLKARDCLK

Slack:                    inf
  Source:                 sws[1]
                            (input port)
  Destination:            screenInterface/ram_reg_1_1/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.837ns  (logic 0.274ns (14.937%)  route 1.562ns (85.063%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sws[1] (IN)
                         net (fo=0)                   0.000     0.000    sws[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sws_IBUF[1]_inst/O
                         net (fo=1, routed)           0.906     1.135    screenInterface/sws_IBUF[1]
    SLICE_X8Y46          LUT2 (Prop_lut2_I0_O)        0.045     1.180 r  screenInterface/ram_reg_0_1_i_17/O
                         net (fo=16, routed)          0.657     1.837    screenInterface/ramWrData[1]
    RAMB36_X0Y7          RAMB36E1                                     r  screenInterface/ram_reg_1_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.876     2.004    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y7          RAMB36E1                                     r  screenInterface/ram_reg_1_1/CLKARDCLK

Slack:                    inf
  Source:                 sws[1]
                            (input port)
  Destination:            screenInterface/ram_reg_0_1/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.868ns  (logic 0.274ns (14.688%)  route 1.594ns (85.312%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sws[1] (IN)
                         net (fo=0)                   0.000     0.000    sws[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sws_IBUF[1]_inst/O
                         net (fo=1, routed)           0.906     1.135    screenInterface/sws_IBUF[1]
    SLICE_X8Y46          LUT2 (Prop_lut2_I0_O)        0.045     1.180 r  screenInterface/ram_reg_0_1_i_17/O
                         net (fo=16, routed)          0.688     1.868    screenInterface/ramWrData[1]
    RAMB36_X0Y6          RAMB36E1                                     r  screenInterface/ram_reg_0_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.871     1.999    screenInterface/clk_IBUF_BUFG
    RAMB36_X0Y6          RAMB36E1                                     r  screenInterface/ram_reg_0_1/CLKARDCLK





