Classic Timing Analyzer report for SAP_1
Fri Mar 12 22:03:52 2021
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                         ;
+------------------------------+-------+---------------+-------------+------------------+------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From             ; To               ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------------------+------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.176 ns    ; enable_load      ; register[7]~reg0 ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.285 ns    ; register[5]~reg0 ; register[5]      ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.147 ns    ; from_BUS[6]      ; register[6]~reg0 ; --         ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;             ;                  ;                  ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------------------+------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------+
; tsu                                                                           ;
+-------+--------------+------------+-------------+------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From        ; To               ; To Clock ;
+-------+--------------+------------+-------------+------------------+----------+
; N/A   ; None         ; 5.176 ns   ; enable_load ; register[0]~reg0 ; clock    ;
; N/A   ; None         ; 5.176 ns   ; enable_load ; register[1]~reg0 ; clock    ;
; N/A   ; None         ; 5.176 ns   ; enable_load ; register[2]~reg0 ; clock    ;
; N/A   ; None         ; 5.176 ns   ; enable_load ; register[3]~reg0 ; clock    ;
; N/A   ; None         ; 5.176 ns   ; enable_load ; register[4]~reg0 ; clock    ;
; N/A   ; None         ; 5.176 ns   ; enable_load ; register[5]~reg0 ; clock    ;
; N/A   ; None         ; 5.176 ns   ; enable_load ; register[6]~reg0 ; clock    ;
; N/A   ; None         ; 5.176 ns   ; enable_load ; register[7]~reg0 ; clock    ;
; N/A   ; None         ; 4.832 ns   ; from_BUS[0] ; register[0]~reg0 ; clock    ;
; N/A   ; None         ; 4.821 ns   ; from_BUS[3] ; register[3]~reg0 ; clock    ;
; N/A   ; None         ; 4.727 ns   ; from_BUS[2] ; register[2]~reg0 ; clock    ;
; N/A   ; None         ; 4.678 ns   ; from_BUS[4] ; register[4]~reg0 ; clock    ;
; N/A   ; None         ; 4.638 ns   ; from_BUS[5] ; register[5]~reg0 ; clock    ;
; N/A   ; None         ; 4.599 ns   ; from_BUS[1] ; register[1]~reg0 ; clock    ;
; N/A   ; None         ; 0.127 ns   ; from_BUS[7] ; register[7]~reg0 ; clock    ;
; N/A   ; None         ; 0.119 ns   ; from_BUS[6] ; register[6]~reg0 ; clock    ;
+-------+--------------+------------+-------------+------------------+----------+


+---------------------------------------------------------------------------------+
; tco                                                                             ;
+-------+--------------+------------+------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From             ; To          ; From Clock ;
+-------+--------------+------------+------------------+-------------+------------+
; N/A   ; None         ; 9.285 ns   ; register[5]~reg0 ; register[5] ; clock      ;
; N/A   ; None         ; 8.867 ns   ; register[2]~reg0 ; register[2] ; clock      ;
; N/A   ; None         ; 8.706 ns   ; register[6]~reg0 ; register[6] ; clock      ;
; N/A   ; None         ; 8.598 ns   ; register[4]~reg0 ; register[4] ; clock      ;
; N/A   ; None         ; 8.470 ns   ; register[3]~reg0 ; register[3] ; clock      ;
; N/A   ; None         ; 8.020 ns   ; register[1]~reg0 ; register[1] ; clock      ;
; N/A   ; None         ; 7.648 ns   ; register[7]~reg0 ; register[7] ; clock      ;
; N/A   ; None         ; 7.290 ns   ; register[0]~reg0 ; register[0] ; clock      ;
+-------+--------------+------------+------------------+-------------+------------+


+-------------------------------------------------------------------------------------+
; th                                                                                  ;
+---------------+-------------+-----------+-------------+------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From        ; To               ; To Clock ;
+---------------+-------------+-----------+-------------+------------------+----------+
; N/A           ; None        ; 0.147 ns  ; from_BUS[6] ; register[6]~reg0 ; clock    ;
; N/A           ; None        ; 0.139 ns  ; from_BUS[7] ; register[7]~reg0 ; clock    ;
; N/A           ; None        ; -4.333 ns ; from_BUS[1] ; register[1]~reg0 ; clock    ;
; N/A           ; None        ; -4.372 ns ; from_BUS[5] ; register[5]~reg0 ; clock    ;
; N/A           ; None        ; -4.412 ns ; from_BUS[4] ; register[4]~reg0 ; clock    ;
; N/A           ; None        ; -4.461 ns ; from_BUS[2] ; register[2]~reg0 ; clock    ;
; N/A           ; None        ; -4.555 ns ; from_BUS[3] ; register[3]~reg0 ; clock    ;
; N/A           ; None        ; -4.566 ns ; from_BUS[0] ; register[0]~reg0 ; clock    ;
; N/A           ; None        ; -4.910 ns ; enable_load ; register[0]~reg0 ; clock    ;
; N/A           ; None        ; -4.910 ns ; enable_load ; register[1]~reg0 ; clock    ;
; N/A           ; None        ; -4.910 ns ; enable_load ; register[2]~reg0 ; clock    ;
; N/A           ; None        ; -4.910 ns ; enable_load ; register[3]~reg0 ; clock    ;
; N/A           ; None        ; -4.910 ns ; enable_load ; register[4]~reg0 ; clock    ;
; N/A           ; None        ; -4.910 ns ; enable_load ; register[5]~reg0 ; clock    ;
; N/A           ; None        ; -4.910 ns ; enable_load ; register[6]~reg0 ; clock    ;
; N/A           ; None        ; -4.910 ns ; enable_load ; register[7]~reg0 ; clock    ;
+---------------+-------------+-----------+-------------+------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Fri Mar 12 22:03:51 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SAP_1 -c SAP_1 --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: No valid register-to-register data paths exist for clock "clock"
Info: tsu for register "register[0]~reg0" (data pin = "enable_load", clock pin = "clock") is 5.176 ns
    Info: + Longest pin to register delay is 7.963 ns
        Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_74; Fanout = 8; PIN Node = 'enable_load'
        Info: 2: + IC(6.143 ns) + CELL(0.855 ns) = 7.963 ns; Loc. = LCFF_X20_Y4_N9; Fanout = 1; REG Node = 'register[0]~reg0'
        Info: Total cell delay = 1.820 ns ( 22.86 % )
        Info: Total interconnect delay = 6.143 ns ( 77.14 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "clock" to destination register is 2.747 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.838 ns) + CELL(0.666 ns) = 2.747 ns; Loc. = LCFF_X20_Y4_N9; Fanout = 1; REG Node = 'register[0]~reg0'
        Info: Total cell delay = 1.766 ns ( 64.29 % )
        Info: Total interconnect delay = 0.981 ns ( 35.71 % )
Info: tco from clock "clock" to destination pin "register[5]" through register "register[5]~reg0" is 9.285 ns
    Info: + Longest clock path from clock "clock" to source register is 2.747 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.838 ns) + CELL(0.666 ns) = 2.747 ns; Loc. = LCFF_X20_Y4_N11; Fanout = 1; REG Node = 'register[5]~reg0'
        Info: Total cell delay = 1.766 ns ( 64.29 % )
        Info: Total interconnect delay = 0.981 ns ( 35.71 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 6.234 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y4_N11; Fanout = 1; REG Node = 'register[5]~reg0'
        Info: 2: + IC(3.178 ns) + CELL(3.056 ns) = 6.234 ns; Loc. = PIN_9; Fanout = 0; PIN Node = 'register[5]'
        Info: Total cell delay = 3.056 ns ( 49.02 % )
        Info: Total interconnect delay = 3.178 ns ( 50.98 % )
Info: th for register "register[6]~reg0" (data pin = "from_BUS[6]", clock pin = "clock") is 0.147 ns
    Info: + Longest clock path from clock "clock" to destination register is 2.747 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.838 ns) + CELL(0.666 ns) = 2.747 ns; Loc. = LCFF_X20_Y4_N13; Fanout = 1; REG Node = 'register[6]~reg0'
        Info: Total cell delay = 1.766 ns ( 64.29 % )
        Info: Total interconnect delay = 0.981 ns ( 35.71 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 2.906 ns
        Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_88; Fanout = 1; PIN Node = 'from_BUS[6]'
        Info: 2: + IC(1.482 ns) + CELL(0.206 ns) = 2.798 ns; Loc. = LCCOMB_X20_Y4_N12; Fanout = 1; COMB Node = 'register[6]~reg0feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.906 ns; Loc. = LCFF_X20_Y4_N13; Fanout = 1; REG Node = 'register[6]~reg0'
        Info: Total cell delay = 1.424 ns ( 49.00 % )
        Info: Total interconnect delay = 1.482 ns ( 51.00 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 196 megabytes
    Info: Processing ended: Fri Mar 12 22:03:52 2021
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


