$date
	Mon May 18 17:41:34 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module dut $end
$scope module gate $end
$var wire 1 ! z $end
$var wire 1 " y $end
$var wire 1 # x $end
$upscope $end
$upscope $end
$scope module dut $end
$scope module reg_gate $end
$var wire 1 $ clock $end
$var wire 1 ! in $end
$var wire 1 % reset $end
$var wire 1 & x $end
$var wire 1 ' y $end
$var reg 1 ( out $end
$var reg 1 # x_r $end
$var reg 1 " y_r $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x(
x'
x&
1%
1$
x#
x"
x!
$end
#5
0$
#10
0!
0"
0#
0(
1$
#15
0$
#19
0%
0'
0&
#20
1$
#25
0$
#29
1'
1&
#30
1!
1"
1#
1$
#35
0$
#39
0'
#40
0!
0"
1(
1$
#45
0$
#49
1'
#50
1!
1"
0(
1$
#55
0$
#59
0&
#60
0!
0#
1(
1$
#65
0$
#70
0(
1$
#75
0$
#79
