# LC3-b Assembler and Simulators

[State Machine](https://github.com/sidharthNair/LC3b-Assembler-and-Simulators/blob/main/statemachine.pdf) - Original State Machine<br />
[ISA](https://github.com/sidharthNair/LC3b-Assembler-and-Simulators/blob/main/isa.pdf) - LC3-b Instruction Set Architecture<br /> 
[Microarchitecture](https://github.com/sidharthNair/LC3b-Assembler-and-Simulators/blob/main/microarchitecture.pdf) - Original Microarchitecture<br />

[`lab 1`](https://github.com/sidharthNair/EE460N/tree/main/lab1) - Assembler for the LC3-b assembly language

[`lab 2`](https://github.com/sidharthNair/EE460N/tree/main/lab2) - Instruction level simulator for assembled LC3-b programs

[`lab 3`](https://github.com/sidharthNair/EE460N/tree/main/lab3) - Cycle level simulator for assembled LC3-b programs

[`lab 4`](https://github.com/sidharthNair/EE460N/tree/main/lab4) - Adding support for interrupts and exceptions to solution to Lab 3

[`lab 5`](https://github.com/sidharthNair/EE460N/tree/main/lab5) - Adding support for virtual memory to solution to Lab 4

[`lab 6`](https://github.com/sidharthNair/EE460N/tree/main/lab6) - _Pipelined_ cycle level simulator for assembled LC3-b programs
