[MAIN]
Title=Timer module for SBA
Description=Generic 32 bits Multiple Timer Module. Base address + 0 is TMRDATL: Timer register less significant word. Base address + 1 is TMRDATH: Timer register high significand word. Base address + 2 is TMRCFG: Timer config: TMRIF & TMRIE & TMREN. Base address + 3 is TMRCHS: Timer Channel select.
Version=0.1
Date=2017/05/12
Author=Miguel A. Risco-Castillo
CodeURL=https://github.com/mriscoc/SBA_Library/blob/master/TIMER/TIMER.vhd
Testbench=https://github.com/mriscoc/SBA_Library/blob/master/TIMER/TIMER.tb.vhd
DataSheetURL=https://github.com/mriscoc/SBA_Library/blob/master/TIMER/readme.md
Image=https://raw.githubusercontent.com/mriscoc/SBA-Library/master/TIMER/image.png
Categories=CONVERTERS 
SBAversion=1.1
ConfigApp=

[CONFIG]
SBAPORTS=1
STB=1
WE=1
ADRLINES=2
DATILINES=16
DATOLINES=16
INT=1

[ADDRESS]
TMRDATL=0
TMRDATH=1
TMRCFG=2
TMRCHS=3

[GENERIC]
chans=4

[INTERFACE]
TOUT=TOUT

[EXTERNAL]
TOUT=out(3:0)

[SIGNALS]

[REQUIREMENTS]
