$date
	Thu Oct 11 15:42:58 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module jk_flipfloptb $end
$var wire 1 ! q $end
$var wire 1 " q1 $end
$var reg 1 # clock $end
$var reg 1 $ j $end
$var reg 1 % k $end
$scope module jkff $end
$var wire 1 & c $end
$var wire 1 ' j $end
$var wire 1 ( k $end
$var reg 1 ) q $end
$var reg 1 * q1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1*
0)
0(
0'
1&
0%
0$
1#
1"
0!
$end
#5
0#
0&
#10
1$
1'
#20
1%
1(
#25
0*
0"
1)
1!
1#
1&
#30
0$
0'
#40
0%
0(
#45
0#
0&
#50
1$
1'
#60
1%
1(
#65
1*
1"
0)
0!
1#
1&
#70
0$
0'
#80
0%
0(
#85
0#
0&
#90
1$
1'
#100
1%
1(
#105
0*
0"
1)
1!
1#
1&
